

================================================================
== Vivado HLS Report for 'matrixMul'
================================================================
* Date:           Sat May 28 02:04:19 2022

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        HW2_HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.380|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1         |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1      |    ?|    ?|         2|          -|          -|     ?|    no    |
        |- Loop 2         |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 2.1      |    ?|    ?|         2|          -|          -|     ?|    no    |
        |- Loop 3         |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 3.1      |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |  ++ Loop 3.1.1  |    ?|    ?|         3|          -|          -|     ?|    no    |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      1|       -|      -|
|Expression       |        -|      -|       0|    510|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|      -|     144|    232|
|Memory           |       16|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    230|
|Register         |        -|      -|     851|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       16|      1|     995|    972|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        5|   ~0  |   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------------------+--------------------------+---------+-------+-----+-----+
    |          Instance          |          Module          | BRAM_18K| DSP48E|  FF | LUT |
    +----------------------------+--------------------------+---------+-------+-----+-----+
    |matrixMul_AXILiteS_s_axi_U  |matrixMul_AXILiteS_s_axi  |        0|      0|  144|  232|
    +----------------------------+--------------------------+---------+-------+-----+-----+
    |Total                       |                          |        0|      0|  144|  232|
    +----------------------------+--------------------------+---------+-------+-----+-----+

    * DSP48: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |matrixMul_mac_mulbkb_U1  |matrixMul_mac_mulbkb  | i0 + i1 * i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    +-------+-------------+---------+---+----+-------+-----+------+-------------+
    | Memory|    Module   | BRAM_18K| FF| LUT| Words | Bits| Banks| W*Bits*Banks|
    +-------+-------------+---------+---+----+-------+-----+------+-------------+
    |a_U    |matrixMul_a  |        8|  0|   0|  16384|    8|     1|       131072|
    |b_U    |matrixMul_a  |        8|  0|   0|  16384|    8|     1|       131072|
    +-------+-------------+---------+---+----+-------+-----+------+-------------+
    |Total  |             |       16|  0|   0|  32768|   16|     2|       262144|
    +-------+-------------+---------+---+----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_227_p2          |     +    |      0|  0|  38|          31|           1|
    |i_2_fu_282_p2          |     +    |      0|  0|  38|          31|           1|
    |i_3_fu_337_p2          |     +    |      0|  0|  38|          31|           1|
    |j_1_fu_254_p2          |     +    |      0|  0|  38|          31|           1|
    |j_2_fu_309_p2          |     +    |      0|  0|  38|          31|           1|
    |j_3_fu_364_p2          |     +    |      0|  0|  38|          31|           1|
    |n_1_fu_383_p2          |     +    |      0|  0|  38|          31|           1|
    |tmp_10_fu_319_p2       |     +    |      0|  0|  23|          16|          16|
    |tmp_16_fu_393_p2       |     +    |      0|  0|  23|          16|          16|
    |tmp_18_fu_415_p2       |     +    |      0|  0|  23|          16|          16|
    |tmp_9_fu_264_p2        |     +    |      0|  0|  23|          16|          16|
    |ap_block_state11_io    |    and   |      0|  0|   2|           1|           1|
    |c_1_load_A             |    and   |      0|  0|   2|           1|           1|
    |c_1_load_B             |    and   |      0|  0|   2|           1|           1|
    |in_r_0_load_A          |    and   |      0|  0|   2|           1|           1|
    |in_r_0_load_B          |    and   |      0|  0|   2|           1|           1|
    |c_1_state_cmp_full     |   icmp   |      0|  0|   8|           2|           1|
    |in_r_0_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |tmp_11_fu_378_p2       |   icmp   |      0|  0|  18|          32|          32|
    |tmp_2_fu_249_p2        |   icmp   |      0|  0|  18|          32|          32|
    |tmp_3_fu_277_p2        |   icmp   |      0|  0|  18|          32|          32|
    |tmp_5_fu_332_p2        |   icmp   |      0|  0|  18|          32|          32|
    |tmp_8_fu_359_p2        |   icmp   |      0|  0|  18|          32|          32|
    |tmp_fu_222_p2          |   icmp   |      0|  0|  18|          32|          32|
    |tmp_s_fu_304_p2        |   icmp   |      0|  0|  18|          32|          32|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 510|         514|         302|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |a_address0        |  15|          3|   14|         42|
    |ap_NS_fsm         |  62|         15|    1|         15|
    |b_address0        |  15|          3|   14|         42|
    |c_1_data_out      |   9|          2|   32|         64|
    |c_1_state         |  15|          3|    2|          6|
    |c_TDATA_blk_n     |   9|          2|    1|          2|
    |i1_reg_149        |   9|          2|   31|         62|
    |i3_reg_171        |   9|          2|   31|         62|
    |i_reg_127         |   9|          2|   31|         62|
    |in_r_0_data_out   |   9|          2|    8|         16|
    |in_r_0_state      |  15|          3|    2|          6|
    |in_r_TDATA_blk_n  |   9|          2|    1|          2|
    |j2_reg_160        |   9|          2|   31|         62|
    |j4_reg_182        |   9|          2|   31|         62|
    |j_reg_138         |   9|          2|   31|         62|
    |n_reg_207         |   9|          2|   31|         62|
    |sum_reg_193       |   9|          2|   32|         64|
    +------------------+----+-----------+-----+-----------+
    |Total             | 230|         51|  324|        693|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |a_load_reg_554        |   8|   0|    8|          0|
    |ap_CS_fsm             |  14|   0|   14|          0|
    |b_load_reg_559        |   8|   0|    8|          0|
    |c_1_payload_A         |  32|   0|   32|          0|
    |c_1_payload_B         |  32|   0|   32|          0|
    |c_1_sel_rd            |   1|   0|    1|          0|
    |c_1_sel_wr            |   1|   0|    1|          0|
    |c_1_state             |   2|   0|    2|          0|
    |i1_reg_149            |  31|   0|   31|          0|
    |i3_reg_171            |  31|   0|   31|          0|
    |i_1_reg_461           |  31|   0|   31|          0|
    |i_2_reg_487           |  31|   0|   31|          0|
    |i_3_reg_513           |  31|   0|   31|          0|
    |i_reg_127             |  31|   0|   31|          0|
    |in_r_0_payload_A      |   8|   0|    8|          0|
    |in_r_0_payload_B      |   8|   0|    8|          0|
    |in_r_0_sel_rd         |   1|   0|    1|          0|
    |in_r_0_sel_wr         |   1|   0|    1|          0|
    |in_r_0_state          |   2|   0|    2|          0|
    |j2_reg_160            |  31|   0|   31|          0|
    |j4_reg_182            |  31|   0|   31|          0|
    |j_1_reg_474           |  31|   0|   31|          0|
    |j_2_reg_500           |  31|   0|   31|          0|
    |j_3_reg_526           |  31|   0|   31|          0|
    |j_reg_138             |  31|   0|   31|          0|
    |lm_0_data_reg         |  32|   0|   32|          0|
    |lm_0_vld_reg          |   0|   0|    1|          1|
    |lm_read_reg_452       |  32|   0|   32|          0|
    |ln_0_data_reg         |  32|   0|   32|          0|
    |ln_0_vld_reg          |   0|   0|    1|          1|
    |ln_read_reg_445       |  32|   0|   32|          0|
    |lp_0_data_reg         |  32|   0|   32|          0|
    |lp_0_vld_reg          |   0|   0|    1|          1|
    |lp_read_reg_439       |  32|   0|   32|          0|
    |n_1_reg_539           |  31|   0|   31|          0|
    |n_reg_207             |  31|   0|   31|          0|
    |sum_reg_193           |  32|   0|   32|          0|
    |tmp_10_reg_505        |  16|   0|   16|          0|
    |tmp_14_reg_531        |  16|   0|   16|          0|
    |tmp_15_cast1_reg_492  |   9|   0|   16|          7|
    |tmp_18_cast_reg_518   |   9|   0|   16|          7|
    |tmp_7_cast_reg_466    |   9|   0|   16|          7|
    |tmp_9_reg_479         |  16|   0|   16|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 | 851|   0|  875|         24|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWADDR   |  in |    6|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARADDR   |  in |    6|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |   AXILiteS   |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_hs |   matrixMul  | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |   matrixMul  | return value |
|ap_start                |  in |    1| ap_ctrl_hs |   matrixMul  | return value |
|ap_done                 | out |    1| ap_ctrl_hs |   matrixMul  | return value |
|ap_idle                 | out |    1| ap_ctrl_hs |   matrixMul  | return value |
|ap_ready                | out |    1| ap_ctrl_hs |   matrixMul  | return value |
|in_r_TDATA              |  in |    8|    axis    |     in_r     |    pointer   |
|in_r_TVALID             |  in |    1|    axis    |     in_r     |    pointer   |
|in_r_TREADY             | out |    1|    axis    |     in_r     |    pointer   |
|c_TDATA                 | out |   32|    axis    |       c      |    pointer   |
|c_TVALID                | out |    1|    axis    |       c      |    pointer   |
|c_TREADY                |  in |    1|    axis    |       c      |    pointer   |
+------------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / (tmp)
	6  / (!tmp)
4 --> 
	5  / (tmp_2)
	3  / (!tmp_2)
5 --> 
	4  / true
6 --> 
	7  / (tmp_3)
	9  / (!tmp_3)
7 --> 
	8  / (tmp_s)
	6  / (!tmp_s)
8 --> 
	7  / true
9 --> 
	10  / (tmp_5)
10 --> 
	11  / (tmp_8)
	9  / (!tmp_8)
11 --> 
	12  / (tmp_11)
	14  / (!tmp_11)
12 --> 
	13  / true
13 --> 
	11  / true
14 --> 
	10  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 15 [2/2] (1.00ns)   --->   "%lp_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %lp) nounwind"   --->   Operation 15 'read' 'lp_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 16 [2/2] (1.00ns)   --->   "%ln_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %ln) nounwind"   --->   Operation 16 'read' 'ln_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 17 [2/2] (1.00ns)   --->   "%lm_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %lm) nounwind"   --->   Operation 17 'read' 'lm_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 18 [1/1] (3.25ns)   --->   "%a = alloca [16384 x i8], align 1" [HW2_HLS/Matrix_MUL.cpp:11]   --->   Operation 18 'alloca' 'a' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_1 : Operation 19 [1/1] (3.25ns)   --->   "%b = alloca [16384 x i8], align 1" [HW2_HLS/Matrix_MUL.cpp:12]   --->   Operation 19 'alloca' 'b' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %lm) nounwind, !map !7"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %ln) nounwind, !map !13"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %lp) nounwind, !map !17"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %in_r) nounwind, !map !21"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %c) nounwind, !map !28"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @matrixMul_str) nounwind"   --->   Operation 25 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/2] (1.00ns)   --->   "%lp_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %lp) nounwind"   --->   Operation 26 'read' 'lp_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 27 [1/2] (1.00ns)   --->   "%ln_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %ln) nounwind"   --->   Operation 27 'read' 'ln_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 28 [1/2] (1.00ns)   --->   "%lm_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %lm) nounwind"   --->   Operation 28 'read' 'lm_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %c, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %in_r, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 30 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %ln, [10 x i8]* @p_str3, i32 1, i32 1, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [HW2_HLS/Matrix_MUL.cpp:7]   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %lp, [10 x i8]* @p_str3, i32 1, i32 1, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [HW2_HLS/Matrix_MUL.cpp:8]   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %lm, [10 x i8]* @p_str3, i32 1, i32 1, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [HW2_HLS/Matrix_MUL.cpp:9]   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.76ns)   --->   "br label %.loopexit" [HW2_HLS/Matrix_MUL.cpp:16]   --->   Operation 34 'br' <Predicate = true> <Delay = 1.76>

State 3 <SV = 2> <Delay = 2.52>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%i = phi i31 [ 0, %0 ], [ %i_1, %.loopexit.loopexit ]"   --->   Operation 35 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%i_cast = zext i31 %i to i32" [HW2_HLS/Matrix_MUL.cpp:16]   --->   Operation 36 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (2.47ns)   --->   "%tmp = icmp slt i32 %i_cast, %lm_read" [HW2_HLS/Matrix_MUL.cpp:16]   --->   Operation 37 'icmp' 'tmp' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (2.52ns)   --->   "%i_1 = add i31 %i, 1" [HW2_HLS/Matrix_MUL.cpp:16]   --->   Operation 38 'add' 'i_1' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "br i1 %tmp, label %.preheader5.preheader, label %.preheader4.preheader" [HW2_HLS/Matrix_MUL.cpp:16]   --->   Operation 39 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_1 = trunc i31 %i to i9" [HW2_HLS/Matrix_MUL.cpp:16]   --->   Operation 40 'trunc' 'tmp_1' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_7_cast = call i16 @_ssdm_op_BitConcatenate.i16.i9.i7(i9 %tmp_1, i7 0)" [HW2_HLS/Matrix_MUL.cpp:17]   --->   Operation 41 'bitconcatenate' 'tmp_7_cast' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (1.76ns)   --->   "br label %.preheader5" [HW2_HLS/Matrix_MUL.cpp:17]   --->   Operation 42 'br' <Predicate = (tmp)> <Delay = 1.76>
ST_3 : Operation 43 [1/1] (1.76ns)   --->   "br label %.preheader4" [HW2_HLS/Matrix_MUL.cpp:21]   --->   Operation 43 'br' <Predicate = (!tmp)> <Delay = 1.76>

State 4 <SV = 3> <Delay = 2.52>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%j = phi i31 [ %j_1, %1 ], [ 0, %.preheader5.preheader ]"   --->   Operation 44 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%j_cast = zext i31 %j to i32" [HW2_HLS/Matrix_MUL.cpp:17]   --->   Operation 45 'zext' 'j_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (2.47ns)   --->   "%tmp_2 = icmp slt i32 %j_cast, %ln_read" [HW2_HLS/Matrix_MUL.cpp:17]   --->   Operation 46 'icmp' 'tmp_2' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (2.52ns)   --->   "%j_1 = add i31 %j, 1" [HW2_HLS/Matrix_MUL.cpp:17]   --->   Operation 47 'add' 'j_1' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %1, label %.loopexit.loopexit" [HW2_HLS/Matrix_MUL.cpp:17]   --->   Operation 48 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_4 = trunc i31 %j to i16" [HW2_HLS/Matrix_MUL.cpp:18]   --->   Operation 49 'trunc' 'tmp_4' <Predicate = (tmp_2)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (2.07ns)   --->   "%tmp_9 = add i16 %tmp_7_cast, %tmp_4" [HW2_HLS/Matrix_MUL.cpp:18]   --->   Operation 50 'add' 'tmp_9' <Predicate = (tmp_2)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [2/2] (0.00ns)   --->   "%in_read = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %in_r) nounwind" [HW2_HLS/Matrix_MUL.cpp:18]   --->   Operation 51 'read' 'in_read' <Predicate = (tmp_2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 52 'br' <Predicate = (!tmp_2)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_9_cast = zext i16 %tmp_9 to i64" [HW2_HLS/Matrix_MUL.cpp:18]   --->   Operation 53 'zext' 'tmp_9_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%a_addr = getelementptr [16384 x i8]* %a, i64 0, i64 %tmp_9_cast" [HW2_HLS/Matrix_MUL.cpp:18]   --->   Operation 54 'getelementptr' 'a_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/2] (0.00ns)   --->   "%in_read = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %in_r) nounwind" [HW2_HLS/Matrix_MUL.cpp:18]   --->   Operation 55 'read' 'in_read' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 56 [1/1] (3.25ns)   --->   "store i8 %in_read, i8* %a_addr, align 1" [HW2_HLS/Matrix_MUL.cpp:18]   --->   Operation 56 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "br label %.preheader5" [HW2_HLS/Matrix_MUL.cpp:17]   --->   Operation 57 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 3> <Delay = 2.52>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%i1 = phi i31 [ %i_2, %.preheader4.loopexit ], [ 0, %.preheader4.preheader ]"   --->   Operation 58 'phi' 'i1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%i1_cast = zext i31 %i1 to i32" [HW2_HLS/Matrix_MUL.cpp:21]   --->   Operation 59 'zext' 'i1_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (2.47ns)   --->   "%tmp_3 = icmp slt i32 %i1_cast, %ln_read" [HW2_HLS/Matrix_MUL.cpp:21]   --->   Operation 60 'icmp' 'tmp_3' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 61 [1/1] (2.52ns)   --->   "%i_2 = add i31 %i1, 1" [HW2_HLS/Matrix_MUL.cpp:21]   --->   Operation 61 'add' 'i_2' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "br i1 %tmp_3, label %.preheader3.preheader, label %.preheader2.preheader" [HW2_HLS/Matrix_MUL.cpp:21]   --->   Operation 62 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_6 = trunc i31 %i1 to i9" [HW2_HLS/Matrix_MUL.cpp:21]   --->   Operation 63 'trunc' 'tmp_6' <Predicate = (tmp_3)> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_15_cast1 = call i16 @_ssdm_op_BitConcatenate.i16.i9.i7(i9 %tmp_6, i7 0)" [HW2_HLS/Matrix_MUL.cpp:22]   --->   Operation 64 'bitconcatenate' 'tmp_15_cast1' <Predicate = (tmp_3)> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (1.76ns)   --->   "br label %.preheader3" [HW2_HLS/Matrix_MUL.cpp:22]   --->   Operation 65 'br' <Predicate = (tmp_3)> <Delay = 1.76>
ST_6 : Operation 66 [1/1] (1.76ns)   --->   "br label %.preheader2" [HW2_HLS/Matrix_MUL.cpp:27]   --->   Operation 66 'br' <Predicate = (!tmp_3)> <Delay = 1.76>

State 7 <SV = 4> <Delay = 2.52>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%j2 = phi i31 [ %j_2, %2 ], [ 0, %.preheader3.preheader ]"   --->   Operation 67 'phi' 'j2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%j2_cast = zext i31 %j2 to i32" [HW2_HLS/Matrix_MUL.cpp:22]   --->   Operation 68 'zext' 'j2_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (2.47ns)   --->   "%tmp_s = icmp slt i32 %j2_cast, %lp_read" [HW2_HLS/Matrix_MUL.cpp:22]   --->   Operation 69 'icmp' 'tmp_s' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 70 [1/1] (2.52ns)   --->   "%j_2 = add i31 %j2, 1" [HW2_HLS/Matrix_MUL.cpp:22]   --->   Operation 70 'add' 'j_2' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %2, label %.preheader4.loopexit" [HW2_HLS/Matrix_MUL.cpp:22]   --->   Operation 71 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_7 = trunc i31 %j2 to i16" [HW2_HLS/Matrix_MUL.cpp:23]   --->   Operation 72 'trunc' 'tmp_7' <Predicate = (tmp_s)> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (2.07ns)   --->   "%tmp_10 = add i16 %tmp_15_cast1, %tmp_7" [HW2_HLS/Matrix_MUL.cpp:23]   --->   Operation 73 'add' 'tmp_10' <Predicate = (tmp_s)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 74 [2/2] (0.00ns)   --->   "%in_read_1 = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %in_r) nounwind" [HW2_HLS/Matrix_MUL.cpp:23]   --->   Operation 74 'read' 'in_read_1' <Predicate = (tmp_s)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "br label %.preheader4"   --->   Operation 75 'br' <Predicate = (!tmp_s)> <Delay = 0.00>

State 8 <SV = 5> <Delay = 3.25>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_16_cast = zext i16 %tmp_10 to i64" [HW2_HLS/Matrix_MUL.cpp:23]   --->   Operation 76 'zext' 'tmp_16_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%b_addr = getelementptr [16384 x i8]* %b, i64 0, i64 %tmp_16_cast" [HW2_HLS/Matrix_MUL.cpp:23]   --->   Operation 77 'getelementptr' 'b_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 78 [1/2] (0.00ns)   --->   "%in_read_1 = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %in_r) nounwind" [HW2_HLS/Matrix_MUL.cpp:23]   --->   Operation 78 'read' 'in_read_1' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_8 : Operation 79 [1/1] (3.25ns)   --->   "store i8 %in_read_1, i8* %b_addr, align 1" [HW2_HLS/Matrix_MUL.cpp:23]   --->   Operation 79 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "br label %.preheader3" [HW2_HLS/Matrix_MUL.cpp:22]   --->   Operation 80 'br' <Predicate = true> <Delay = 0.00>

State 9 <SV = 4> <Delay = 2.52>
ST_9 : Operation 81 [1/1] (0.00ns)   --->   "%i3 = phi i31 [ %i_3, %.preheader2.loopexit ], [ 0, %.preheader2.preheader ]"   --->   Operation 81 'phi' 'i3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 82 [1/1] (0.00ns)   --->   "%i3_cast = zext i31 %i3 to i32" [HW2_HLS/Matrix_MUL.cpp:27]   --->   Operation 82 'zext' 'i3_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 83 [1/1] (2.47ns)   --->   "%tmp_5 = icmp slt i32 %i3_cast, %lm_read" [HW2_HLS/Matrix_MUL.cpp:27]   --->   Operation 83 'icmp' 'tmp_5' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 84 [1/1] (2.52ns)   --->   "%i_3 = add i31 %i3, 1" [HW2_HLS/Matrix_MUL.cpp:27]   --->   Operation 84 'add' 'i_3' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 85 [1/1] (0.00ns)   --->   "br i1 %tmp_5, label %.preheader1.preheader, label %5" [HW2_HLS/Matrix_MUL.cpp:27]   --->   Operation 85 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_12 = trunc i31 %i3 to i9" [HW2_HLS/Matrix_MUL.cpp:27]   --->   Operation 86 'trunc' 'tmp_12' <Predicate = (tmp_5)> <Delay = 0.00>
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_18_cast = call i16 @_ssdm_op_BitConcatenate.i16.i9.i7(i9 %tmp_12, i7 0)" [HW2_HLS/Matrix_MUL.cpp:28]   --->   Operation 87 'bitconcatenate' 'tmp_18_cast' <Predicate = (tmp_5)> <Delay = 0.00>
ST_9 : Operation 88 [1/1] (1.76ns)   --->   "br label %.preheader1" [HW2_HLS/Matrix_MUL.cpp:28]   --->   Operation 88 'br' <Predicate = (tmp_5)> <Delay = 1.76>
ST_9 : Operation 89 [1/1] (0.00ns)   --->   "ret void" [HW2_HLS/Matrix_MUL.cpp:36]   --->   Operation 89 'ret' <Predicate = (!tmp_5)> <Delay = 0.00>

State 10 <SV = 5> <Delay = 2.52>
ST_10 : Operation 90 [1/1] (0.00ns)   --->   "%j4 = phi i31 [ %j_3, %4 ], [ 0, %.preheader1.preheader ]"   --->   Operation 90 'phi' 'j4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 91 [1/1] (0.00ns)   --->   "%j4_cast = zext i31 %j4 to i32" [HW2_HLS/Matrix_MUL.cpp:28]   --->   Operation 91 'zext' 'j4_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 92 [1/1] (2.47ns)   --->   "%tmp_8 = icmp slt i32 %j4_cast, %lp_read" [HW2_HLS/Matrix_MUL.cpp:28]   --->   Operation 92 'icmp' 'tmp_8' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 93 [1/1] (2.52ns)   --->   "%j_3 = add i31 %j4, 1" [HW2_HLS/Matrix_MUL.cpp:28]   --->   Operation 93 'add' 'j_3' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 94 [1/1] (0.00ns)   --->   "br i1 %tmp_8, label %.preheader.preheader, label %.preheader2.loopexit" [HW2_HLS/Matrix_MUL.cpp:28]   --->   Operation 94 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_14 = trunc i31 %j4 to i16" [HW2_HLS/Matrix_MUL.cpp:30]   --->   Operation 95 'trunc' 'tmp_14' <Predicate = (tmp_8)> <Delay = 0.00>
ST_10 : Operation 96 [1/1] (1.76ns)   --->   "br label %.preheader" [HW2_HLS/Matrix_MUL.cpp:30]   --->   Operation 96 'br' <Predicate = (tmp_8)> <Delay = 1.76>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "br label %.preheader2"   --->   Operation 97 'br' <Predicate = (!tmp_8)> <Delay = 0.00>

State 11 <SV = 6> <Delay = 5.33>
ST_11 : Operation 98 [1/1] (0.00ns)   --->   "%sum = phi i32 [ %sum_1, %3 ], [ 0, %.preheader.preheader ]"   --->   Operation 98 'phi' 'sum' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 99 [1/1] (0.00ns)   --->   "%n = phi i31 [ %n_1, %3 ], [ 0, %.preheader.preheader ]"   --->   Operation 99 'phi' 'n' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 100 [1/1] (0.00ns)   --->   "%n_cast = zext i31 %n to i32" [HW2_HLS/Matrix_MUL.cpp:30]   --->   Operation 100 'zext' 'n_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 101 [1/1] (2.47ns)   --->   "%tmp_11 = icmp slt i32 %n_cast, %ln_read" [HW2_HLS/Matrix_MUL.cpp:30]   --->   Operation 101 'icmp' 'tmp_11' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 102 [1/1] (2.52ns)   --->   "%n_1 = add i31 %n, 1" [HW2_HLS/Matrix_MUL.cpp:30]   --->   Operation 102 'add' 'n_1' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 103 [1/1] (0.00ns)   --->   "br i1 %tmp_11, label %3, label %4" [HW2_HLS/Matrix_MUL.cpp:30]   --->   Operation 103 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_15 = trunc i31 %n to i16" [HW2_HLS/Matrix_MUL.cpp:31]   --->   Operation 104 'trunc' 'tmp_15' <Predicate = (tmp_11)> <Delay = 0.00>
ST_11 : Operation 105 [1/1] (2.07ns)   --->   "%tmp_16 = add i16 %tmp_18_cast, %tmp_15" [HW2_HLS/Matrix_MUL.cpp:31]   --->   Operation 105 'add' 'tmp_16' <Predicate = (tmp_11)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_19_cast = zext i16 %tmp_16 to i64" [HW2_HLS/Matrix_MUL.cpp:31]   --->   Operation 106 'zext' 'tmp_19_cast' <Predicate = (tmp_11)> <Delay = 0.00>
ST_11 : Operation 107 [1/1] (0.00ns)   --->   "%a_addr_1 = getelementptr [16384 x i8]* %a, i64 0, i64 %tmp_19_cast" [HW2_HLS/Matrix_MUL.cpp:31]   --->   Operation 107 'getelementptr' 'a_addr_1' <Predicate = (tmp_11)> <Delay = 0.00>
ST_11 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_17 = trunc i31 %n to i9" [HW2_HLS/Matrix_MUL.cpp:30]   --->   Operation 108 'trunc' 'tmp_17' <Predicate = (tmp_11)> <Delay = 0.00>
ST_11 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_21_cast = call i16 @_ssdm_op_BitConcatenate.i16.i9.i7(i9 %tmp_17, i7 0)" [HW2_HLS/Matrix_MUL.cpp:31]   --->   Operation 109 'bitconcatenate' 'tmp_21_cast' <Predicate = (tmp_11)> <Delay = 0.00>
ST_11 : Operation 110 [1/1] (2.07ns)   --->   "%tmp_18 = add i16 %tmp_21_cast, %tmp_14" [HW2_HLS/Matrix_MUL.cpp:31]   --->   Operation 110 'add' 'tmp_18' <Predicate = (tmp_11)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_22_cast = zext i16 %tmp_18 to i64" [HW2_HLS/Matrix_MUL.cpp:31]   --->   Operation 111 'zext' 'tmp_22_cast' <Predicate = (tmp_11)> <Delay = 0.00>
ST_11 : Operation 112 [1/1] (0.00ns)   --->   "%b_addr_1 = getelementptr [16384 x i8]* %b, i64 0, i64 %tmp_22_cast" [HW2_HLS/Matrix_MUL.cpp:31]   --->   Operation 112 'getelementptr' 'b_addr_1' <Predicate = (tmp_11)> <Delay = 0.00>
ST_11 : Operation 113 [2/2] (3.25ns)   --->   "%a_load = load i8* %a_addr_1, align 1" [HW2_HLS/Matrix_MUL.cpp:31]   --->   Operation 113 'load' 'a_load' <Predicate = (tmp_11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_11 : Operation 114 [2/2] (3.25ns)   --->   "%b_load = load i8* %b_addr_1, align 1" [HW2_HLS/Matrix_MUL.cpp:31]   --->   Operation 114 'load' 'b_load' <Predicate = (tmp_11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_11 : Operation 115 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P(i32* %c, i32 %sum) nounwind" [HW2_HLS/Matrix_MUL.cpp:33]   --->   Operation 115 'write' <Predicate = (!tmp_11)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 12 <SV = 7> <Delay = 3.25>
ST_12 : Operation 116 [1/2] (3.25ns)   --->   "%a_load = load i8* %a_addr_1, align 1" [HW2_HLS/Matrix_MUL.cpp:31]   --->   Operation 116 'load' 'a_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_12 : Operation 117 [1/2] (3.25ns)   --->   "%b_load = load i8* %b_addr_1, align 1" [HW2_HLS/Matrix_MUL.cpp:31]   --->   Operation 117 'load' 'b_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>

State 13 <SV = 8> <Delay = 6.38>
ST_13 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_13_cast = zext i8 %a_load to i16" [HW2_HLS/Matrix_MUL.cpp:31]   --->   Operation 118 'zext' 'tmp_13_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_14_cast = zext i8 %b_load to i16" [HW2_HLS/Matrix_MUL.cpp:31]   --->   Operation 119 'zext' 'tmp_14_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 120 [1/1] (3.36ns)   --->   "%tmp_13 = mul i16 %tmp_14_cast, %tmp_13_cast" [HW2_HLS/Matrix_MUL.cpp:31]   --->   Operation 120 'mul' 'tmp_13' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_15_cast = zext i16 %tmp_13 to i32" [HW2_HLS/Matrix_MUL.cpp:31]   --->   Operation 121 'zext' 'tmp_15_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 122 [1/1] (3.02ns)   --->   "%sum_1 = add nsw i32 %sum, %tmp_15_cast" [HW2_HLS/Matrix_MUL.cpp:31]   --->   Operation 122 'add' 'sum_1' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 123 [1/1] (0.00ns)   --->   "br label %.preheader" [HW2_HLS/Matrix_MUL.cpp:30]   --->   Operation 123 'br' <Predicate = true> <Delay = 0.00>

State 14 <SV = 7> <Delay = 0.00>
ST_14 : Operation 124 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P(i32* %c, i32 %sum) nounwind" [HW2_HLS/Matrix_MUL.cpp:33]   --->   Operation 124 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_14 : Operation 125 [1/1] (0.00ns)   --->   "br label %.preheader1" [HW2_HLS/Matrix_MUL.cpp:28]   --->   Operation 125 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ lm]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ln]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ lp]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
a            (alloca        ) [ 001111111111111]
b            (alloca        ) [ 001111111111111]
StgValue_20  (specbitsmap   ) [ 000000000000000]
StgValue_21  (specbitsmap   ) [ 000000000000000]
StgValue_22  (specbitsmap   ) [ 000000000000000]
StgValue_23  (specbitsmap   ) [ 000000000000000]
StgValue_24  (specbitsmap   ) [ 000000000000000]
StgValue_25  (spectopmodule ) [ 000000000000000]
lp_read      (read          ) [ 000111111111111]
ln_read      (read          ) [ 000111111111111]
lm_read      (read          ) [ 000111111111111]
StgValue_29  (specinterface ) [ 000000000000000]
StgValue_30  (specinterface ) [ 000000000000000]
StgValue_31  (specinterface ) [ 000000000000000]
StgValue_32  (specinterface ) [ 000000000000000]
StgValue_33  (specinterface ) [ 000000000000000]
StgValue_34  (br            ) [ 001111000000000]
i            (phi           ) [ 000100000000000]
i_cast       (zext          ) [ 000000000000000]
tmp          (icmp          ) [ 000111000000000]
i_1          (add           ) [ 001111000000000]
StgValue_39  (br            ) [ 000000000000000]
tmp_1        (trunc         ) [ 000000000000000]
tmp_7_cast   (bitconcatenate) [ 000011000000000]
StgValue_42  (br            ) [ 000111000000000]
StgValue_43  (br            ) [ 000111111000000]
j            (phi           ) [ 000010000000000]
j_cast       (zext          ) [ 000000000000000]
tmp_2        (icmp          ) [ 000111000000000]
j_1          (add           ) [ 000111000000000]
StgValue_48  (br            ) [ 000000000000000]
tmp_4        (trunc         ) [ 000000000000000]
tmp_9        (add           ) [ 000001000000000]
StgValue_52  (br            ) [ 001111000000000]
tmp_9_cast   (zext          ) [ 000000000000000]
a_addr       (getelementptr ) [ 000000000000000]
in_read      (read          ) [ 000000000000000]
StgValue_56  (store         ) [ 000000000000000]
StgValue_57  (br            ) [ 000111000000000]
i1           (phi           ) [ 000000100000000]
i1_cast      (zext          ) [ 000000000000000]
tmp_3        (icmp          ) [ 000000111000000]
i_2          (add           ) [ 000100111000000]
StgValue_62  (br            ) [ 000000000000000]
tmp_6        (trunc         ) [ 000000000000000]
tmp_15_cast1 (bitconcatenate) [ 000000011000000]
StgValue_65  (br            ) [ 000000111000000]
StgValue_66  (br            ) [ 000000111111111]
j2           (phi           ) [ 000000010000000]
j2_cast      (zext          ) [ 000000000000000]
tmp_s        (icmp          ) [ 000000111000000]
j_2          (add           ) [ 000000111000000]
StgValue_71  (br            ) [ 000000000000000]
tmp_7        (trunc         ) [ 000000000000000]
tmp_10       (add           ) [ 000000001000000]
StgValue_75  (br            ) [ 000100111000000]
tmp_16_cast  (zext          ) [ 000000000000000]
b_addr       (getelementptr ) [ 000000000000000]
in_read_1    (read          ) [ 000000000000000]
StgValue_79  (store         ) [ 000000000000000]
StgValue_80  (br            ) [ 000000111000000]
i3           (phi           ) [ 000000000100000]
i3_cast      (zext          ) [ 000000000000000]
tmp_5        (icmp          ) [ 000000000111111]
i_3          (add           ) [ 000000100111111]
StgValue_85  (br            ) [ 000000000000000]
tmp_12       (trunc         ) [ 000000000000000]
tmp_18_cast  (bitconcatenate) [ 000000000011111]
StgValue_88  (br            ) [ 000000000111111]
StgValue_89  (ret           ) [ 000000000000000]
j4           (phi           ) [ 000000000010000]
j4_cast      (zext          ) [ 000000000000000]
tmp_8        (icmp          ) [ 000000000111111]
j_3          (add           ) [ 000000000111111]
StgValue_94  (br            ) [ 000000000000000]
tmp_14       (trunc         ) [ 000000000001110]
StgValue_96  (br            ) [ 000000000111111]
StgValue_97  (br            ) [ 000000100111111]
sum          (phi           ) [ 000000000001111]
n            (phi           ) [ 000000000001000]
n_cast       (zext          ) [ 000000000000000]
tmp_11       (icmp          ) [ 000000000111111]
n_1          (add           ) [ 000000000111111]
StgValue_103 (br            ) [ 000000000000000]
tmp_15       (trunc         ) [ 000000000000000]
tmp_16       (add           ) [ 000000000000000]
tmp_19_cast  (zext          ) [ 000000000000000]
a_addr_1     (getelementptr ) [ 000000000000100]
tmp_17       (trunc         ) [ 000000000000000]
tmp_21_cast  (bitconcatenate) [ 000000000000000]
tmp_18       (add           ) [ 000000000000000]
tmp_22_cast  (zext          ) [ 000000000000000]
b_addr_1     (getelementptr ) [ 000000000000100]
a_load       (load          ) [ 000000000000010]
b_load       (load          ) [ 000000000000010]
tmp_13_cast  (zext          ) [ 000000000000000]
tmp_14_cast  (zext          ) [ 000000000000000]
tmp_13       (mul           ) [ 000000000000000]
tmp_15_cast  (zext          ) [ 000000000000000]
sum_1        (add           ) [ 000000000111111]
StgValue_123 (br            ) [ 000000000111111]
StgValue_124 (write         ) [ 000000000000000]
StgValue_125 (br            ) [ 000000000111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="lm">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lm"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ln">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ln"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="lp">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lp"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_r">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="c">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrixMul_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i9.i7"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="a_alloca_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="a/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="b_alloca_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="grp_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="lp_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="grp_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ln_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="grp_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="lm_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="8" slack="0"/>
<pin id="76" dir="0" index="1" bw="8" slack="0"/>
<pin id="77" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_read/4 in_read_1/7 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_write_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="0" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="0" index="2" bw="32" slack="0"/>
<pin id="84" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_115/11 "/>
</bind>
</comp>

<comp id="87" class="1004" name="a_addr_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="16" slack="0"/>
<pin id="91" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/5 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_access_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="14" slack="0"/>
<pin id="95" dir="0" index="1" bw="8" slack="0"/>
<pin id="96" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_56/5 a_load/11 "/>
</bind>
</comp>

<comp id="100" class="1004" name="b_addr_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="16" slack="0"/>
<pin id="104" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr/8 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_access_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="14" slack="0"/>
<pin id="108" dir="0" index="1" bw="8" slack="0"/>
<pin id="109" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="110" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_79/8 b_load/11 "/>
</bind>
</comp>

<comp id="113" class="1004" name="a_addr_1_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="16" slack="0"/>
<pin id="117" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_1/11 "/>
</bind>
</comp>

<comp id="119" class="1004" name="b_addr_1_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="16" slack="0"/>
<pin id="123" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr_1/11 "/>
</bind>
</comp>

<comp id="127" class="1005" name="i_reg_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="31" slack="1"/>
<pin id="129" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="131" class="1004" name="i_phi_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="1" slack="1"/>
<pin id="133" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="134" dir="0" index="2" bw="31" slack="0"/>
<pin id="135" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="138" class="1005" name="j_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="31" slack="1"/>
<pin id="140" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="142" class="1004" name="j_phi_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="31" slack="0"/>
<pin id="144" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="145" dir="0" index="2" bw="1" slack="1"/>
<pin id="146" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/4 "/>
</bind>
</comp>

<comp id="149" class="1005" name="i1_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="31" slack="1"/>
<pin id="151" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i1 (phireg) "/>
</bind>
</comp>

<comp id="153" class="1004" name="i1_phi_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="31" slack="0"/>
<pin id="155" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="1" slack="1"/>
<pin id="157" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1/6 "/>
</bind>
</comp>

<comp id="160" class="1005" name="j2_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="31" slack="1"/>
<pin id="162" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="j2 (phireg) "/>
</bind>
</comp>

<comp id="164" class="1004" name="j2_phi_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="31" slack="0"/>
<pin id="166" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="1" slack="1"/>
<pin id="168" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j2/7 "/>
</bind>
</comp>

<comp id="171" class="1005" name="i3_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="31" slack="1"/>
<pin id="173" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i3 (phireg) "/>
</bind>
</comp>

<comp id="175" class="1004" name="i3_phi_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="31" slack="0"/>
<pin id="177" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="178" dir="0" index="2" bw="1" slack="1"/>
<pin id="179" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i3/9 "/>
</bind>
</comp>

<comp id="182" class="1005" name="j4_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="31" slack="1"/>
<pin id="184" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="j4 (phireg) "/>
</bind>
</comp>

<comp id="186" class="1004" name="j4_phi_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="31" slack="0"/>
<pin id="188" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="189" dir="0" index="2" bw="1" slack="1"/>
<pin id="190" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="191" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j4/10 "/>
</bind>
</comp>

<comp id="193" class="1005" name="sum_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="1"/>
<pin id="195" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum (phireg) "/>
</bind>
</comp>

<comp id="198" class="1004" name="sum_phi_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="1"/>
<pin id="200" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="201" dir="0" index="2" bw="1" slack="1"/>
<pin id="202" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum/11 "/>
</bind>
</comp>

<comp id="207" class="1005" name="n_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="31" slack="1"/>
<pin id="209" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="n (phireg) "/>
</bind>
</comp>

<comp id="211" class="1004" name="n_phi_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="31" slack="0"/>
<pin id="213" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="214" dir="0" index="2" bw="1" slack="1"/>
<pin id="215" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n/11 "/>
</bind>
</comp>

<comp id="218" class="1004" name="i_cast_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="31" slack="0"/>
<pin id="220" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/3 "/>
</bind>
</comp>

<comp id="222" class="1004" name="tmp_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="0" index="1" bw="32" slack="1"/>
<pin id="225" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="227" class="1004" name="i_1_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="31" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/3 "/>
</bind>
</comp>

<comp id="233" class="1004" name="tmp_1_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="31" slack="0"/>
<pin id="235" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="237" class="1004" name="tmp_7_cast_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="16" slack="0"/>
<pin id="239" dir="0" index="1" bw="9" slack="0"/>
<pin id="240" dir="0" index="2" bw="1" slack="0"/>
<pin id="241" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7_cast/3 "/>
</bind>
</comp>

<comp id="245" class="1004" name="j_cast_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="31" slack="0"/>
<pin id="247" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast/4 "/>
</bind>
</comp>

<comp id="249" class="1004" name="tmp_2_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="0"/>
<pin id="251" dir="0" index="1" bw="32" slack="2"/>
<pin id="252" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="254" class="1004" name="j_1_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="31" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/4 "/>
</bind>
</comp>

<comp id="260" class="1004" name="tmp_4_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="31" slack="0"/>
<pin id="262" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="264" class="1004" name="tmp_9_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="16" slack="1"/>
<pin id="266" dir="0" index="1" bw="16" slack="0"/>
<pin id="267" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="269" class="1004" name="tmp_9_cast_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="16" slack="1"/>
<pin id="271" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9_cast/5 "/>
</bind>
</comp>

<comp id="273" class="1004" name="i1_cast_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="31" slack="0"/>
<pin id="275" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i1_cast/6 "/>
</bind>
</comp>

<comp id="277" class="1004" name="tmp_3_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="0"/>
<pin id="279" dir="0" index="1" bw="32" slack="2"/>
<pin id="280" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/6 "/>
</bind>
</comp>

<comp id="282" class="1004" name="i_2_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="31" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/6 "/>
</bind>
</comp>

<comp id="288" class="1004" name="tmp_6_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="31" slack="0"/>
<pin id="290" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_6/6 "/>
</bind>
</comp>

<comp id="292" class="1004" name="tmp_15_cast1_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="16" slack="0"/>
<pin id="294" dir="0" index="1" bw="9" slack="0"/>
<pin id="295" dir="0" index="2" bw="1" slack="0"/>
<pin id="296" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_15_cast1/6 "/>
</bind>
</comp>

<comp id="300" class="1004" name="j2_cast_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="31" slack="0"/>
<pin id="302" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j2_cast/7 "/>
</bind>
</comp>

<comp id="304" class="1004" name="tmp_s_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="0"/>
<pin id="306" dir="0" index="1" bw="32" slack="3"/>
<pin id="307" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/7 "/>
</bind>
</comp>

<comp id="309" class="1004" name="j_2_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="31" slack="0"/>
<pin id="311" dir="0" index="1" bw="1" slack="0"/>
<pin id="312" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/7 "/>
</bind>
</comp>

<comp id="315" class="1004" name="tmp_7_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="31" slack="0"/>
<pin id="317" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_7/7 "/>
</bind>
</comp>

<comp id="319" class="1004" name="tmp_10_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="16" slack="1"/>
<pin id="321" dir="0" index="1" bw="16" slack="0"/>
<pin id="322" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_10/7 "/>
</bind>
</comp>

<comp id="324" class="1004" name="tmp_16_cast_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="16" slack="1"/>
<pin id="326" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_16_cast/8 "/>
</bind>
</comp>

<comp id="328" class="1004" name="i3_cast_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="31" slack="0"/>
<pin id="330" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i3_cast/9 "/>
</bind>
</comp>

<comp id="332" class="1004" name="tmp_5_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="0"/>
<pin id="334" dir="0" index="1" bw="32" slack="3"/>
<pin id="335" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/9 "/>
</bind>
</comp>

<comp id="337" class="1004" name="i_3_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="31" slack="0"/>
<pin id="339" dir="0" index="1" bw="1" slack="0"/>
<pin id="340" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/9 "/>
</bind>
</comp>

<comp id="343" class="1004" name="tmp_12_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="31" slack="0"/>
<pin id="345" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_12/9 "/>
</bind>
</comp>

<comp id="347" class="1004" name="tmp_18_cast_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="16" slack="0"/>
<pin id="349" dir="0" index="1" bw="9" slack="0"/>
<pin id="350" dir="0" index="2" bw="1" slack="0"/>
<pin id="351" dir="1" index="3" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_18_cast/9 "/>
</bind>
</comp>

<comp id="355" class="1004" name="j4_cast_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="31" slack="0"/>
<pin id="357" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j4_cast/10 "/>
</bind>
</comp>

<comp id="359" class="1004" name="tmp_8_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="0"/>
<pin id="361" dir="0" index="1" bw="32" slack="4"/>
<pin id="362" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_8/10 "/>
</bind>
</comp>

<comp id="364" class="1004" name="j_3_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="31" slack="0"/>
<pin id="366" dir="0" index="1" bw="1" slack="0"/>
<pin id="367" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_3/10 "/>
</bind>
</comp>

<comp id="370" class="1004" name="tmp_14_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="31" slack="0"/>
<pin id="372" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_14/10 "/>
</bind>
</comp>

<comp id="374" class="1004" name="n_cast_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="31" slack="0"/>
<pin id="376" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="n_cast/11 "/>
</bind>
</comp>

<comp id="378" class="1004" name="tmp_11_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="0"/>
<pin id="380" dir="0" index="1" bw="32" slack="5"/>
<pin id="381" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_11/11 "/>
</bind>
</comp>

<comp id="383" class="1004" name="n_1_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="31" slack="0"/>
<pin id="385" dir="0" index="1" bw="1" slack="0"/>
<pin id="386" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="n_1/11 "/>
</bind>
</comp>

<comp id="389" class="1004" name="tmp_15_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="31" slack="0"/>
<pin id="391" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_15/11 "/>
</bind>
</comp>

<comp id="393" class="1004" name="tmp_16_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="16" slack="2"/>
<pin id="395" dir="0" index="1" bw="16" slack="0"/>
<pin id="396" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_16/11 "/>
</bind>
</comp>

<comp id="398" class="1004" name="tmp_19_cast_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="16" slack="0"/>
<pin id="400" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_19_cast/11 "/>
</bind>
</comp>

<comp id="403" class="1004" name="tmp_17_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="31" slack="0"/>
<pin id="405" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_17/11 "/>
</bind>
</comp>

<comp id="407" class="1004" name="tmp_21_cast_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="16" slack="0"/>
<pin id="409" dir="0" index="1" bw="9" slack="0"/>
<pin id="410" dir="0" index="2" bw="1" slack="0"/>
<pin id="411" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_21_cast/11 "/>
</bind>
</comp>

<comp id="415" class="1004" name="tmp_18_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="16" slack="0"/>
<pin id="417" dir="0" index="1" bw="16" slack="1"/>
<pin id="418" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_18/11 "/>
</bind>
</comp>

<comp id="420" class="1004" name="tmp_22_cast_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="16" slack="0"/>
<pin id="422" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_22_cast/11 "/>
</bind>
</comp>

<comp id="425" class="1004" name="tmp_13_cast_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="8" slack="1"/>
<pin id="427" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_13_cast/13 "/>
</bind>
</comp>

<comp id="428" class="1004" name="tmp_14_cast_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="8" slack="1"/>
<pin id="430" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_14_cast/13 "/>
</bind>
</comp>

<comp id="431" class="1007" name="grp_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="8" slack="0"/>
<pin id="433" dir="0" index="1" bw="8" slack="0"/>
<pin id="434" dir="0" index="2" bw="32" slack="2"/>
<pin id="435" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_13/13 tmp_15_cast/13 sum_1/13 "/>
</bind>
</comp>

<comp id="439" class="1005" name="lp_read_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="32" slack="3"/>
<pin id="441" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="lp_read "/>
</bind>
</comp>

<comp id="445" class="1005" name="ln_read_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="32" slack="2"/>
<pin id="447" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="ln_read "/>
</bind>
</comp>

<comp id="452" class="1005" name="lm_read_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="32" slack="1"/>
<pin id="454" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lm_read "/>
</bind>
</comp>

<comp id="461" class="1005" name="i_1_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="31" slack="0"/>
<pin id="463" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="466" class="1005" name="tmp_7_cast_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="16" slack="1"/>
<pin id="468" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7_cast "/>
</bind>
</comp>

<comp id="474" class="1005" name="j_1_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="31" slack="0"/>
<pin id="476" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="479" class="1005" name="tmp_9_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="16" slack="1"/>
<pin id="481" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="487" class="1005" name="i_2_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="31" slack="0"/>
<pin id="489" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="492" class="1005" name="tmp_15_cast1_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="16" slack="1"/>
<pin id="494" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15_cast1 "/>
</bind>
</comp>

<comp id="500" class="1005" name="j_2_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="31" slack="0"/>
<pin id="502" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="505" class="1005" name="tmp_10_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="16" slack="1"/>
<pin id="507" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="513" class="1005" name="i_3_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="31" slack="0"/>
<pin id="515" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="518" class="1005" name="tmp_18_cast_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="16" slack="2"/>
<pin id="520" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="tmp_18_cast "/>
</bind>
</comp>

<comp id="526" class="1005" name="j_3_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="31" slack="0"/>
<pin id="528" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="j_3 "/>
</bind>
</comp>

<comp id="531" class="1005" name="tmp_14_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="16" slack="1"/>
<pin id="533" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="539" class="1005" name="n_1_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="31" slack="0"/>
<pin id="541" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="n_1 "/>
</bind>
</comp>

<comp id="544" class="1005" name="a_addr_1_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="14" slack="1"/>
<pin id="546" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="a_addr_1 "/>
</bind>
</comp>

<comp id="549" class="1005" name="b_addr_1_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="14" slack="1"/>
<pin id="551" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="b_addr_1 "/>
</bind>
</comp>

<comp id="554" class="1005" name="a_load_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="8" slack="1"/>
<pin id="556" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="a_load "/>
</bind>
</comp>

<comp id="559" class="1005" name="b_load_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="8" slack="1"/>
<pin id="561" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="b_load "/>
</bind>
</comp>

<comp id="564" class="1005" name="sum_1_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="32" slack="1"/>
<pin id="566" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="12" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="12" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="60"><net_src comp="10" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="4" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="10" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="2" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="10" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="42" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="6" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="85"><net_src comp="46" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="8" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="44" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="98"><net_src comp="74" pin="2"/><net_sink comp="93" pin=1"/></net>

<net id="99"><net_src comp="87" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="105"><net_src comp="44" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="111"><net_src comp="74" pin="2"/><net_sink comp="106" pin=1"/></net>

<net id="112"><net_src comp="100" pin="3"/><net_sink comp="106" pin=0"/></net>

<net id="118"><net_src comp="44" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="124"><net_src comp="44" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="125"><net_src comp="113" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="126"><net_src comp="119" pin="3"/><net_sink comp="106" pin=0"/></net>

<net id="130"><net_src comp="34" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="137"><net_src comp="127" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="141"><net_src comp="34" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="148"><net_src comp="138" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="152"><net_src comp="34" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="159"><net_src comp="149" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="163"><net_src comp="34" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="170"><net_src comp="160" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="174"><net_src comp="34" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="181"><net_src comp="171" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="185"><net_src comp="34" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="192"><net_src comp="182" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="196"><net_src comp="28" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="204"><net_src comp="193" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="205"><net_src comp="198" pin="4"/><net_sink comp="80" pin=2"/></net>

<net id="206"><net_src comp="198" pin="4"/><net_sink comp="193" pin=0"/></net>

<net id="210"><net_src comp="34" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="217"><net_src comp="207" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="221"><net_src comp="131" pin="4"/><net_sink comp="218" pin=0"/></net>

<net id="226"><net_src comp="218" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="231"><net_src comp="131" pin="4"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="36" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="236"><net_src comp="131" pin="4"/><net_sink comp="233" pin=0"/></net>

<net id="242"><net_src comp="38" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="233" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="244"><net_src comp="40" pin="0"/><net_sink comp="237" pin=2"/></net>

<net id="248"><net_src comp="142" pin="4"/><net_sink comp="245" pin=0"/></net>

<net id="253"><net_src comp="245" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="258"><net_src comp="142" pin="4"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="36" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="263"><net_src comp="142" pin="4"/><net_sink comp="260" pin=0"/></net>

<net id="268"><net_src comp="260" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="272"><net_src comp="269" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="276"><net_src comp="153" pin="4"/><net_sink comp="273" pin=0"/></net>

<net id="281"><net_src comp="273" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="286"><net_src comp="153" pin="4"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="36" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="291"><net_src comp="153" pin="4"/><net_sink comp="288" pin=0"/></net>

<net id="297"><net_src comp="38" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="298"><net_src comp="288" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="299"><net_src comp="40" pin="0"/><net_sink comp="292" pin=2"/></net>

<net id="303"><net_src comp="164" pin="4"/><net_sink comp="300" pin=0"/></net>

<net id="308"><net_src comp="300" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="313"><net_src comp="164" pin="4"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="36" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="318"><net_src comp="164" pin="4"/><net_sink comp="315" pin=0"/></net>

<net id="323"><net_src comp="315" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="327"><net_src comp="324" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="331"><net_src comp="175" pin="4"/><net_sink comp="328" pin=0"/></net>

<net id="336"><net_src comp="328" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="341"><net_src comp="175" pin="4"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="36" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="346"><net_src comp="175" pin="4"/><net_sink comp="343" pin=0"/></net>

<net id="352"><net_src comp="38" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="353"><net_src comp="343" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="354"><net_src comp="40" pin="0"/><net_sink comp="347" pin=2"/></net>

<net id="358"><net_src comp="186" pin="4"/><net_sink comp="355" pin=0"/></net>

<net id="363"><net_src comp="355" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="368"><net_src comp="186" pin="4"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="36" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="373"><net_src comp="186" pin="4"/><net_sink comp="370" pin=0"/></net>

<net id="377"><net_src comp="211" pin="4"/><net_sink comp="374" pin=0"/></net>

<net id="382"><net_src comp="374" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="387"><net_src comp="211" pin="4"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="36" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="392"><net_src comp="211" pin="4"/><net_sink comp="389" pin=0"/></net>

<net id="397"><net_src comp="389" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="401"><net_src comp="393" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="406"><net_src comp="211" pin="4"/><net_sink comp="403" pin=0"/></net>

<net id="412"><net_src comp="38" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="413"><net_src comp="403" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="414"><net_src comp="40" pin="0"/><net_sink comp="407" pin=2"/></net>

<net id="419"><net_src comp="407" pin="3"/><net_sink comp="415" pin=0"/></net>

<net id="423"><net_src comp="415" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="436"><net_src comp="428" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="437"><net_src comp="425" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="438"><net_src comp="193" pin="1"/><net_sink comp="431" pin=2"/></net>

<net id="442"><net_src comp="56" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="444"><net_src comp="439" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="448"><net_src comp="62" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="450"><net_src comp="445" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="451"><net_src comp="445" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="455"><net_src comp="68" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="457"><net_src comp="452" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="464"><net_src comp="227" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="469"><net_src comp="237" pin="3"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="477"><net_src comp="254" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="482"><net_src comp="264" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="490"><net_src comp="282" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="495"><net_src comp="292" pin="3"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="503"><net_src comp="309" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="508"><net_src comp="319" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="516"><net_src comp="337" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="521"><net_src comp="347" pin="3"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="529"><net_src comp="364" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="534"><net_src comp="370" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="542"><net_src comp="383" pin="2"/><net_sink comp="539" pin=0"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="547"><net_src comp="113" pin="3"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="552"><net_src comp="119" pin="3"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="557"><net_src comp="93" pin="3"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="562"><net_src comp="106" pin="3"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="567"><net_src comp="431" pin="3"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="198" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: c | {14 }
 - Input state : 
	Port: matrixMul : lm | {1 }
	Port: matrixMul : ln | {1 }
	Port: matrixMul : lp | {1 }
	Port: matrixMul : in_r | {4 7 }
  - Chain level:
	State 1
	State 2
	State 3
		i_cast : 1
		tmp : 2
		i_1 : 1
		StgValue_39 : 3
		tmp_1 : 1
		tmp_7_cast : 2
	State 4
		j_cast : 1
		tmp_2 : 2
		j_1 : 1
		StgValue_48 : 3
		tmp_4 : 1
		tmp_9 : 2
	State 5
		a_addr : 1
		StgValue_56 : 2
	State 6
		i1_cast : 1
		tmp_3 : 2
		i_2 : 1
		StgValue_62 : 3
		tmp_6 : 1
		tmp_15_cast1 : 2
	State 7
		j2_cast : 1
		tmp_s : 2
		j_2 : 1
		StgValue_71 : 3
		tmp_7 : 1
		tmp_10 : 2
	State 8
		b_addr : 1
		StgValue_79 : 2
	State 9
		i3_cast : 1
		tmp_5 : 2
		i_3 : 1
		StgValue_85 : 3
		tmp_12 : 1
		tmp_18_cast : 2
	State 10
		j4_cast : 1
		tmp_8 : 2
		j_3 : 1
		StgValue_94 : 3
		tmp_14 : 1
	State 11
		n_cast : 1
		tmp_11 : 2
		n_1 : 1
		StgValue_103 : 3
		tmp_15 : 1
		tmp_16 : 2
		tmp_19_cast : 3
		a_addr_1 : 4
		tmp_17 : 1
		tmp_21_cast : 2
		tmp_18 : 3
		tmp_22_cast : 4
		b_addr_1 : 5
		a_load : 5
		b_load : 6
		StgValue_115 : 1
	State 12
	State 13
		tmp_13 : 1
		tmp_15_cast : 2
		sum_1 : 3
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|          |      i_1_fu_227     |    0    |    0    |    38   |
|          |      j_1_fu_254     |    0    |    0    |    38   |
|          |     tmp_9_fu_264    |    0    |    0    |    23   |
|          |      i_2_fu_282     |    0    |    0    |    38   |
|          |      j_2_fu_309     |    0    |    0    |    38   |
|    add   |    tmp_10_fu_319    |    0    |    0    |    23   |
|          |      i_3_fu_337     |    0    |    0    |    38   |
|          |      j_3_fu_364     |    0    |    0    |    38   |
|          |      n_1_fu_383     |    0    |    0    |    38   |
|          |    tmp_16_fu_393    |    0    |    0    |    23   |
|          |    tmp_18_fu_415    |    0    |    0    |    23   |
|----------|---------------------|---------|---------|---------|
|          |      tmp_fu_222     |    0    |    0    |    18   |
|          |     tmp_2_fu_249    |    0    |    0    |    18   |
|          |     tmp_3_fu_277    |    0    |    0    |    18   |
|   icmp   |     tmp_s_fu_304    |    0    |    0    |    18   |
|          |     tmp_5_fu_332    |    0    |    0    |    18   |
|          |     tmp_8_fu_359    |    0    |    0    |    18   |
|          |    tmp_11_fu_378    |    0    |    0    |    18   |
|----------|---------------------|---------|---------|---------|
|  muladd  |      grp_fu_431     |    1    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |    grp_read_fu_56   |    0    |    0    |    0    |
|   read   |    grp_read_fu_62   |    0    |    0    |    0    |
|          |    grp_read_fu_68   |    0    |    0    |    0    |
|          |    grp_read_fu_74   |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   write  |   grp_write_fu_80   |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |    i_cast_fu_218    |    0    |    0    |    0    |
|          |    j_cast_fu_245    |    0    |    0    |    0    |
|          |  tmp_9_cast_fu_269  |    0    |    0    |    0    |
|          |    i1_cast_fu_273   |    0    |    0    |    0    |
|          |    j2_cast_fu_300   |    0    |    0    |    0    |
|          |  tmp_16_cast_fu_324 |    0    |    0    |    0    |
|   zext   |    i3_cast_fu_328   |    0    |    0    |    0    |
|          |    j4_cast_fu_355   |    0    |    0    |    0    |
|          |    n_cast_fu_374    |    0    |    0    |    0    |
|          |  tmp_19_cast_fu_398 |    0    |    0    |    0    |
|          |  tmp_22_cast_fu_420 |    0    |    0    |    0    |
|          |  tmp_13_cast_fu_425 |    0    |    0    |    0    |
|          |  tmp_14_cast_fu_428 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |     tmp_1_fu_233    |    0    |    0    |    0    |
|          |     tmp_4_fu_260    |    0    |    0    |    0    |
|          |     tmp_6_fu_288    |    0    |    0    |    0    |
|   trunc  |     tmp_7_fu_315    |    0    |    0    |    0    |
|          |    tmp_12_fu_343    |    0    |    0    |    0    |
|          |    tmp_14_fu_370    |    0    |    0    |    0    |
|          |    tmp_15_fu_389    |    0    |    0    |    0    |
|          |    tmp_17_fu_403    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |  tmp_7_cast_fu_237  |    0    |    0    |    0    |
|bitconcatenate| tmp_15_cast1_fu_292 |    0    |    0    |    0    |
|          |  tmp_18_cast_fu_347 |    0    |    0    |    0    |
|          |  tmp_21_cast_fu_407 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    1    |    0    |   484   |
|----------|---------------------|---------|---------|---------|

Memories:
+----+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |
+----+--------+--------+--------+
|  a |    8   |    0   |    0   |
|  b |    8   |    0   |    0   |
+----+--------+--------+--------+
|Total|   16   |    0   |    0   |
+----+--------+--------+--------+

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|  a_addr_1_reg_544  |   14   |
|   a_load_reg_554   |    8   |
|  b_addr_1_reg_549  |   14   |
|   b_load_reg_559   |    8   |
|     i1_reg_149     |   31   |
|     i3_reg_171     |   31   |
|     i_1_reg_461    |   31   |
|     i_2_reg_487    |   31   |
|     i_3_reg_513    |   31   |
|      i_reg_127     |   31   |
|     j2_reg_160     |   31   |
|     j4_reg_182     |   31   |
|     j_1_reg_474    |   31   |
|     j_2_reg_500    |   31   |
|     j_3_reg_526    |   31   |
|      j_reg_138     |   31   |
|   lm_read_reg_452  |   32   |
|   ln_read_reg_445  |   32   |
|   lp_read_reg_439  |   32   |
|     n_1_reg_539    |   31   |
|      n_reg_207     |   31   |
|    sum_1_reg_564   |   32   |
|     sum_reg_193    |   32   |
|   tmp_10_reg_505   |   16   |
|   tmp_14_reg_531   |   16   |
|tmp_15_cast1_reg_492|   16   |
| tmp_18_cast_reg_518|   16   |
| tmp_7_cast_reg_466 |   16   |
|    tmp_9_reg_479   |   16   |
+--------------------+--------+
|        Total       |   734  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_80  |  p2  |   2  |  32  |   64   ||    9    |
|  grp_access_fu_93 |  p0  |   3  |  14  |   42   ||    15   |
| grp_access_fu_106 |  p0  |   3  |  14  |   42   ||    15   |
|    sum_reg_193    |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   212  ||  7.1675 ||    48   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    1   |    -   |    0   |   484  |
|   Memory  |   16   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    7   |    -   |   48   |
|  Register |    -   |    -   |    -   |   734  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   16   |    1   |    7   |   734  |   532  |
+-----------+--------+--------+--------+--------+--------+
