Running in Lattice mode

Starting:    C:\lscc\iCEcube2.2020.12\synpbase\bin64\mbin\synplify.exe
Install:     C:\lscc\iCEcube2.2020.12\synpbase
Hostname:    FIRAS-AIRTOP
Date:        Wed Mar 09 14:52:06 2022
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro TENS_I30_syn.prj
ProductType: synplify_pro




log file: "C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\TENS_I30\TENS_I30_Implmnt\TENS_I30.srr"
Running: TENS_I30_Implmnt in foreground

Running TENS_I30_syn|TENS_I30_Implmnt

Running: compile (Compile) on TENS_I30_syn|TENS_I30_Implmnt
# Wed Mar 09 14:52:06 2022

Running: compile_flow (Compile Process) on TENS_I30_syn|TENS_I30_Implmnt
# Wed Mar 09 14:52:06 2022

Running: compiler (Compile Input) on TENS_I30_syn|TENS_I30_Implmnt
# Wed Mar 09 14:52:06 2022
Copied C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\TENS_I30\TENS_I30_Implmnt\synwork\TENS_I30_comp.srs to C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\TENS_I30\TENS_I30_Implmnt\TENS_I30.srs

compiler completed
# Wed Mar 09 14:52:08 2022

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on TENS_I30_syn|TENS_I30_Implmnt
# Wed Mar 09 14:52:08 2022

multi_srs_gen completed
# Wed Mar 09 14:52:08 2022

Return Code: 0
Run Time:00h:00m:00s
Copied C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\TENS_I30\TENS_I30_Implmnt\synwork\TENS_I30_mult.srs to C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\TENS_I30\TENS_I30_Implmnt\TENS_I30.srs
Complete: Compile Process on TENS_I30_syn|TENS_I30_Implmnt

Running: premap (Pre-mapping) on TENS_I30_syn|TENS_I30_Implmnt
# Wed Mar 09 14:52:08 2022

premap completed with warnings
# Wed Mar 09 14:52:08 2022

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on TENS_I30_syn|TENS_I30_Implmnt

Running: map (Map) on TENS_I30_syn|TENS_I30_Implmnt
# Wed Mar 09 14:52:08 2022

Running: fpga_mapper (Map & Optimize) on TENS_I30_syn|TENS_I30_Implmnt
# Wed Mar 09 14:52:08 2022
Copied C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\TENS_I30\TENS_I30_Implmnt\synwork\TENS_I30_m.srm to C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\TENS_I30\TENS_I30_Implmnt\TENS_I30.srm

fpga_mapper completed with warnings
# Wed Mar 09 14:52:10 2022

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on TENS_I30_syn|TENS_I30_Implmnt
Complete: Logic Synthesis on TENS_I30_syn|TENS_I30_Implmnt
log file: "C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\TENS_I30\TENS_I30_Implmnt\TENS_I30.srr"
Running: TENS_I30_Implmnt in foreground

Running TENS_I30_syn|TENS_I30_Implmnt

Running: compile (Compile) on TENS_I30_syn|TENS_I30_Implmnt
# Wed Mar 09 14:52:25 2022

Running: compile_flow (Compile Process) on TENS_I30_syn|TENS_I30_Implmnt
# Wed Mar 09 14:52:25 2022

Running: compiler (Compile Input) on TENS_I30_syn|TENS_I30_Implmnt
# Wed Mar 09 14:52:25 2022

compiler completed
# Wed Mar 09 14:52:25 2022

Return Code: 0
Run Time:00h:00m:00s

Running: multi_srs_gen (Multi-srs Generator) on TENS_I30_syn|TENS_I30_Implmnt
# Wed Mar 09 14:52:25 2022
Up-To-Date: multi_srs_gen. No run necessary
Complete: Compile Process on TENS_I30_syn|TENS_I30_Implmnt

Running: premap (Pre-mapping) on TENS_I30_syn|TENS_I30_Implmnt
# Wed Mar 09 14:52:26 2022

premap completed with warnings
# Wed Mar 09 14:52:26 2022

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on TENS_I30_syn|TENS_I30_Implmnt

Running: map (Map) on TENS_I30_syn|TENS_I30_Implmnt
# Wed Mar 09 14:52:26 2022

Running: fpga_mapper (Map & Optimize) on TENS_I30_syn|TENS_I30_Implmnt
# Wed Mar 09 14:52:26 2022
Copied C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\TENS_I30\TENS_I30_Implmnt\synwork\TENS_I30_m.srm to C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\TENS_I30\TENS_I30_Implmnt\TENS_I30.srm

fpga_mapper completed with warnings
# Wed Mar 09 14:52:27 2022

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on TENS_I30_syn|TENS_I30_Implmnt
Complete: Logic Synthesis on TENS_I30_syn|TENS_I30_Implmnt
log file: "C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\TENS_I30\TENS_I30_Implmnt\TENS_I30.srr"
Running: syntax_check in foreground

Running HDL syntax check...

syntax_check completed
# Wed Mar 09 14:52:35 2022

Return Code: 0
Run Time:00h:00m:00s
log file: "C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\TENS_I30\TENS_I30_Implmnt\TENS_I30.srr"
Running: TENS_I30_Implmnt in foreground

Running TENS_I30_syn|TENS_I30_Implmnt

Running: compile (Compile) on TENS_I30_syn|TENS_I30_Implmnt
# Wed Mar 09 14:52:42 2022

Running: compile_flow (Compile Process) on TENS_I30_syn|TENS_I30_Implmnt
# Wed Mar 09 14:52:42 2022

Running: compiler (Compile Input) on TENS_I30_syn|TENS_I30_Implmnt
# Wed Mar 09 14:52:42 2022

compiler completed
# Wed Mar 09 14:52:42 2022

Return Code: 0
Run Time:00h:00m:00s

Running: multi_srs_gen (Multi-srs Generator) on TENS_I30_syn|TENS_I30_Implmnt
# Wed Mar 09 14:52:42 2022
Up-To-Date: multi_srs_gen. No run necessary
Complete: Compile Process on TENS_I30_syn|TENS_I30_Implmnt

Running: premap (Pre-mapping) on TENS_I30_syn|TENS_I30_Implmnt
# Wed Mar 09 14:52:42 2022
Up-To-Date: premap. No run necessary
Complete: Compile on TENS_I30_syn|TENS_I30_Implmnt

Running: map (Map) on TENS_I30_syn|TENS_I30_Implmnt
# Wed Mar 09 14:52:42 2022

Running: fpga_mapper (Map & Optimize) on TENS_I30_syn|TENS_I30_Implmnt
# Wed Mar 09 14:52:42 2022
Up-To-Date: fpga_mapper. No run necessary
Complete: Map on TENS_I30_syn|TENS_I30_Implmnt
Complete: Logic Synthesis on TENS_I30_syn|TENS_I30_Implmnt
exit status=0
