<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/tallguydesi/Documents/Low_Res_DAC_UART-main/impl/gwsynthesis/USART.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/home/tallguydesi/Documents/Low_Res_DAC_UART-main/src/tangnano9k.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.02</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Jun  9 12:58:36 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>984</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>452</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>4</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>3</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>4</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>666.667</td>
<td>1.500
<td>0.000</td>
<td>333.333</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>5</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>111.111</td>
<td>9.000
<td>0.000</td>
<td>55.556</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>27.000(MHz)</td>
<td>93.178(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>1.500(MHz)</td>
<td>48.073(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>26.305</td>
<td>uart_inst/rxCounter_5_s1/Q</td>
<td>uart_inst/led_2_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>10.689</td>
</tr>
<tr>
<td>2</td>
<td>26.305</td>
<td>uart_inst/rxCounter_5_s1/Q</td>
<td>uart_inst/led_3_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>10.689</td>
</tr>
<tr>
<td>3</td>
<td>26.308</td>
<td>uart_inst/rxCounter_5_s1/Q</td>
<td>uart_inst/led_4_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>10.685</td>
</tr>
<tr>
<td>4</td>
<td>26.308</td>
<td>uart_inst/rxCounter_5_s1/Q</td>
<td>uart_inst/led_5_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>10.685</td>
</tr>
<tr>
<td>5</td>
<td>26.689</td>
<td>uart_inst/rxCounter_5_s1/Q</td>
<td>uart_inst/led_0_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>10.305</td>
</tr>
<tr>
<td>6</td>
<td>26.772</td>
<td>uart_inst/rxCounter_5_s1/Q</td>
<td>uart_inst/led_1_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>10.222</td>
</tr>
<tr>
<td>7</td>
<td>27.044</td>
<td>uart_inst/rxCounter_5_s1/Q</td>
<td>uart_inst/intensity_smoothed_9_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>9.950</td>
</tr>
<tr>
<td>8</td>
<td>27.044</td>
<td>uart_inst/rxCounter_5_s1/Q</td>
<td>uart_inst/intensity_smoothed_10_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>9.950</td>
</tr>
<tr>
<td>9</td>
<td>27.044</td>
<td>uart_inst/rxCounter_5_s1/Q</td>
<td>uart_inst/intensity_smoothed_11_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>9.950</td>
</tr>
<tr>
<td>10</td>
<td>27.044</td>
<td>uart_inst/rxCounter_5_s1/Q</td>
<td>uart_inst/intensity_smoothed_12_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>9.950</td>
</tr>
<tr>
<td>11</td>
<td>27.148</td>
<td>uart_inst/rxCounter_5_s1/Q</td>
<td>uart_inst/led_update_counter_12_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>9.846</td>
</tr>
<tr>
<td>12</td>
<td>27.148</td>
<td>uart_inst/rxCounter_5_s1/Q</td>
<td>uart_inst/led_update_counter_13_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>9.846</td>
</tr>
<tr>
<td>13</td>
<td>27.148</td>
<td>uart_inst/rxCounter_5_s1/Q</td>
<td>uart_inst/led_update_counter_14_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>9.846</td>
</tr>
<tr>
<td>14</td>
<td>27.148</td>
<td>uart_inst/rxCounter_5_s1/Q</td>
<td>uart_inst/led_update_counter_15_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>9.846</td>
</tr>
<tr>
<td>15</td>
<td>27.338</td>
<td>driver_inst/bit_count_2_s0/Q</td>
<td>fifo_buffer/count_8_s1/D</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.138</td>
<td>9.132</td>
</tr>
<tr>
<td>16</td>
<td>27.395</td>
<td>driver_inst/bit_count_2_s0/Q</td>
<td>fifo_buffer/count_7_s1/D</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.138</td>
<td>9.075</td>
</tr>
<tr>
<td>17</td>
<td>27.452</td>
<td>driver_inst/bit_count_2_s0/Q</td>
<td>fifo_buffer/count_6_s1/D</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.138</td>
<td>9.018</td>
</tr>
<tr>
<td>18</td>
<td>27.472</td>
<td>uart_inst/rxCounter_5_s1/Q</td>
<td>uart_inst/intensity_accum_14_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>9.522</td>
</tr>
<tr>
<td>19</td>
<td>27.472</td>
<td>uart_inst/rxCounter_5_s1/Q</td>
<td>uart_inst/intensity_accum_15_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>9.522</td>
</tr>
<tr>
<td>20</td>
<td>27.503</td>
<td>uart_inst/rxCounter_5_s1/Q</td>
<td>uart_inst/intensity_smoothed_8_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>9.491</td>
</tr>
<tr>
<td>21</td>
<td>27.503</td>
<td>uart_inst/rxCounter_5_s1/Q</td>
<td>uart_inst/intensity_smoothed_13_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>9.491</td>
</tr>
<tr>
<td>22</td>
<td>27.503</td>
<td>uart_inst/rxCounter_5_s1/Q</td>
<td>uart_inst/intensity_accum_21_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>9.491</td>
</tr>
<tr>
<td>23</td>
<td>27.509</td>
<td>driver_inst/bit_count_2_s0/Q</td>
<td>fifo_buffer/count_5_s1/D</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.138</td>
<td>8.961</td>
</tr>
<tr>
<td>24</td>
<td>27.516</td>
<td>uart_inst/rxCounter_5_s1/Q</td>
<td>uart_inst/intensity_accum_12_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>9.478</td>
</tr>
<tr>
<td>25</td>
<td>27.516</td>
<td>uart_inst/rxCounter_5_s1/Q</td>
<td>uart_inst/intensity_accum_16_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>9.478</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.526</td>
<td>driver_inst/mute_state_s2/Q</td>
<td>driver_inst/sample_0_s0/RESET</td>
<td>clk:[R]</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.241</td>
<td>1.810</td>
</tr>
<tr>
<td>2</td>
<td>0.526</td>
<td>driver_inst/mute_state_s2/Q</td>
<td>driver_inst/sample_1_s0/RESET</td>
<td>clk:[R]</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.241</td>
<td>1.810</td>
</tr>
<tr>
<td>3</td>
<td>0.526</td>
<td>driver_inst/mute_state_s2/Q</td>
<td>driver_inst/sample_2_s0/RESET</td>
<td>clk:[R]</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.241</td>
<td>1.810</td>
</tr>
<tr>
<td>4</td>
<td>0.526</td>
<td>driver_inst/mute_state_s2/Q</td>
<td>driver_inst/sample_4_s0/RESET</td>
<td>clk:[R]</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.241</td>
<td>1.810</td>
</tr>
<tr>
<td>5</td>
<td>0.526</td>
<td>driver_inst/mute_state_s2/Q</td>
<td>driver_inst/sample_8_s0/RESET</td>
<td>clk:[R]</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.241</td>
<td>1.810</td>
</tr>
<tr>
<td>6</td>
<td>0.526</td>
<td>driver_inst/mute_state_s2/Q</td>
<td>driver_inst/sample_10_s0/RESET</td>
<td>clk:[R]</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.241</td>
<td>1.810</td>
</tr>
<tr>
<td>7</td>
<td>0.526</td>
<td>driver_inst/mute_state_s2/Q</td>
<td>driver_inst/sample_11_s0/RESET</td>
<td>clk:[R]</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.241</td>
<td>1.810</td>
</tr>
<tr>
<td>8</td>
<td>0.526</td>
<td>driver_inst/mute_state_s2/Q</td>
<td>driver_inst/sample_12_s0/RESET</td>
<td>clk:[R]</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.241</td>
<td>1.810</td>
</tr>
<tr>
<td>9</td>
<td>0.526</td>
<td>driver_inst/mute_state_s2/Q</td>
<td>driver_inst/sample_13_s0/RESET</td>
<td>clk:[R]</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.241</td>
<td>1.810</td>
</tr>
<tr>
<td>10</td>
<td>0.526</td>
<td>driver_inst/mute_state_s2/Q</td>
<td>driver_inst/sample_14_s0/RESET</td>
<td>clk:[R]</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.241</td>
<td>1.810</td>
</tr>
<tr>
<td>11</td>
<td>0.565</td>
<td>uart_inst/intensity_smoothed_9_s0/Q</td>
<td>uart_inst/led_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>12</td>
<td>0.588</td>
<td>driver_inst/mute_state_s2/Q</td>
<td>driver_inst/sample_3_s0/RESET</td>
<td>clk:[R]</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.241</td>
<td>1.871</td>
</tr>
<tr>
<td>13</td>
<td>0.588</td>
<td>driver_inst/mute_state_s2/Q</td>
<td>driver_inst/sample_5_s0/RESET</td>
<td>clk:[R]</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.241</td>
<td>1.871</td>
</tr>
<tr>
<td>14</td>
<td>0.588</td>
<td>driver_inst/mute_state_s2/Q</td>
<td>driver_inst/sample_6_s0/RESET</td>
<td>clk:[R]</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.241</td>
<td>1.871</td>
</tr>
<tr>
<td>15</td>
<td>0.588</td>
<td>driver_inst/mute_state_s2/Q</td>
<td>driver_inst/sample_7_s0/RESET</td>
<td>clk:[R]</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.241</td>
<td>1.871</td>
</tr>
<tr>
<td>16</td>
<td>0.588</td>
<td>driver_inst/mute_state_s2/Q</td>
<td>driver_inst/sample_9_s0/RESET</td>
<td>clk:[R]</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.241</td>
<td>1.871</td>
</tr>
<tr>
<td>17</td>
<td>0.588</td>
<td>driver_inst/mute_state_s2/Q</td>
<td>driver_inst/sample_15_s0/RESET</td>
<td>clk:[R]</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.241</td>
<td>1.871</td>
</tr>
<tr>
<td>18</td>
<td>0.708</td>
<td>uart_inst/byte_phase_s2/Q</td>
<td>uart_inst/byte_phase_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>19</td>
<td>0.708</td>
<td>uart_inst/led_update_counter_0_s1/Q</td>
<td>uart_inst/led_update_counter_0_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>20</td>
<td>0.708</td>
<td>uart_inst/rxBitNumber_0_s1/Q</td>
<td>uart_inst/rxBitNumber_0_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>21</td>
<td>0.708</td>
<td>uart_inst/rxBitNumber_2_s1/Q</td>
<td>uart_inst/rxBitNumber_2_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>22</td>
<td>0.708</td>
<td>uart_inst/rxCounter_9_s1/Q</td>
<td>uart_inst/rxCounter_9_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>23</td>
<td>0.708</td>
<td>uart_inst/rxCounter_10_s1/Q</td>
<td>uart_inst/rxCounter_10_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>24</td>
<td>0.708</td>
<td>uart_inst/rxCounter_12_s1/Q</td>
<td>uart_inst/rxCounter_12_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>25</td>
<td>0.708</td>
<td>driver_inst/ws_s1/Q</td>
<td>driver_inst/ws_s1/D</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk:[F]</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>15.130</td>
<td>16.380</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>uart_inst/shift_reg_7_s0</td>
</tr>
<tr>
<td>2</td>
<td>15.130</td>
<td>16.380</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>uart_inst/shift_reg_6_s0</td>
</tr>
<tr>
<td>3</td>
<td>15.130</td>
<td>16.380</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>uart_inst/shift_reg_4_s0</td>
</tr>
<tr>
<td>4</td>
<td>15.130</td>
<td>16.380</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>uart_inst/byte_buf_7_s0</td>
</tr>
<tr>
<td>5</td>
<td>15.130</td>
<td>16.380</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>uart_inst/temp_data_15_s0</td>
</tr>
<tr>
<td>6</td>
<td>15.130</td>
<td>16.380</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>uart_inst/data_in_15_s0</td>
</tr>
<tr>
<td>7</td>
<td>15.130</td>
<td>16.380</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>uart_inst/intensity_accum_5_s0</td>
</tr>
<tr>
<td>8</td>
<td>15.130</td>
<td>16.380</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>fifo_buffer/rd_ptr_4_s0</td>
</tr>
<tr>
<td>9</td>
<td>15.130</td>
<td>16.380</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>fifo_buffer/rd_ptr_5_s0</td>
</tr>
<tr>
<td>10</td>
<td>15.130</td>
<td>16.380</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>uart_inst/intensity_accum_6_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.305</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.163</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/rxCounter_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_inst/led_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[1][B]</td>
<td>uart_inst/rxCounter_5_s1/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R16C16[1][B]</td>
<td style=" font-weight:bold;">uart_inst/rxCounter_5_s1/Q</td>
</tr>
<tr>
<td>6.082</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][A]</td>
<td>uart_inst/n1216_s2/I0</td>
</tr>
<tr>
<td>6.904</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C20[3][A]</td>
<td style=" background: #97FFFF;">uart_inst/n1216_s2/F</td>
</tr>
<tr>
<td>7.883</td>
<td>0.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[3][B]</td>
<td>uart_inst/n1216_s1/I1</td>
</tr>
<tr>
<td>8.915</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R14C16[3][B]</td>
<td style=" background: #97FFFF;">uart_inst/n1216_s1/F</td>
</tr>
<tr>
<td>10.092</td>
<td>1.177</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][B]</td>
<td>uart_inst/temp_data_15_s3/I1</td>
</tr>
<tr>
<td>10.718</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R15C20[3][B]</td>
<td style=" background: #97FFFF;">uart_inst/temp_data_15_s3/F</td>
</tr>
<tr>
<td>11.717</td>
<td>0.999</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[3][B]</td>
<td>uart_inst/n1329_s0/I3</td>
</tr>
<tr>
<td>12.778</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>50</td>
<td>R16C21[3][B]</td>
<td style=" background: #97FFFF;">uart_inst/n1329_s0/F</td>
</tr>
<tr>
<td>15.163</td>
<td>2.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL21[B]</td>
<td style=" font-weight:bold;">uart_inst/led_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.511</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL21[B]</td>
<td>uart_inst/led_2_s0/CLK</td>
</tr>
<tr>
<td>41.467</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL21[B]</td>
<td>uart_inst/led_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.541, 33.128%; route: 6.689, 62.584%; tC2Q: 0.458, 4.288%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.305</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.163</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/rxCounter_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_inst/led_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[1][B]</td>
<td>uart_inst/rxCounter_5_s1/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R16C16[1][B]</td>
<td style=" font-weight:bold;">uart_inst/rxCounter_5_s1/Q</td>
</tr>
<tr>
<td>6.082</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][A]</td>
<td>uart_inst/n1216_s2/I0</td>
</tr>
<tr>
<td>6.904</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C20[3][A]</td>
<td style=" background: #97FFFF;">uart_inst/n1216_s2/F</td>
</tr>
<tr>
<td>7.883</td>
<td>0.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[3][B]</td>
<td>uart_inst/n1216_s1/I1</td>
</tr>
<tr>
<td>8.915</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R14C16[3][B]</td>
<td style=" background: #97FFFF;">uart_inst/n1216_s1/F</td>
</tr>
<tr>
<td>10.092</td>
<td>1.177</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][B]</td>
<td>uart_inst/temp_data_15_s3/I1</td>
</tr>
<tr>
<td>10.718</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R15C20[3][B]</td>
<td style=" background: #97FFFF;">uart_inst/temp_data_15_s3/F</td>
</tr>
<tr>
<td>11.717</td>
<td>0.999</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[3][B]</td>
<td>uart_inst/n1329_s0/I3</td>
</tr>
<tr>
<td>12.778</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>50</td>
<td>R16C21[3][B]</td>
<td style=" background: #97FFFF;">uart_inst/n1329_s0/F</td>
</tr>
<tr>
<td>15.163</td>
<td>2.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL22[B]</td>
<td style=" font-weight:bold;">uart_inst/led_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.511</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL22[B]</td>
<td>uart_inst/led_3_s0/CLK</td>
</tr>
<tr>
<td>41.467</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL22[B]</td>
<td>uart_inst/led_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.541, 33.128%; route: 6.689, 62.584%; tC2Q: 0.458, 4.288%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.308</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.159</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/rxCounter_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_inst/led_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[1][B]</td>
<td>uart_inst/rxCounter_5_s1/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R16C16[1][B]</td>
<td style=" font-weight:bold;">uart_inst/rxCounter_5_s1/Q</td>
</tr>
<tr>
<td>6.082</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][A]</td>
<td>uart_inst/n1216_s2/I0</td>
</tr>
<tr>
<td>6.904</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C20[3][A]</td>
<td style=" background: #97FFFF;">uart_inst/n1216_s2/F</td>
</tr>
<tr>
<td>7.883</td>
<td>0.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[3][B]</td>
<td>uart_inst/n1216_s1/I1</td>
</tr>
<tr>
<td>8.915</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R14C16[3][B]</td>
<td style=" background: #97FFFF;">uart_inst/n1216_s1/F</td>
</tr>
<tr>
<td>10.092</td>
<td>1.177</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][B]</td>
<td>uart_inst/temp_data_15_s3/I1</td>
</tr>
<tr>
<td>10.718</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R15C20[3][B]</td>
<td style=" background: #97FFFF;">uart_inst/temp_data_15_s3/F</td>
</tr>
<tr>
<td>11.717</td>
<td>0.999</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[3][B]</td>
<td>uart_inst/n1329_s0/I3</td>
</tr>
<tr>
<td>12.778</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>50</td>
<td>R16C21[3][B]</td>
<td style=" background: #97FFFF;">uart_inst/n1329_s0/F</td>
</tr>
<tr>
<td>15.159</td>
<td>2.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL25[B]</td>
<td style=" font-weight:bold;">uart_inst/led_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.511</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL25[B]</td>
<td>uart_inst/led_4_s0/CLK</td>
</tr>
<tr>
<td>41.467</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL25[B]</td>
<td>uart_inst/led_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.541, 33.139%; route: 6.686, 62.572%; tC2Q: 0.458, 4.289%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.308</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.159</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/rxCounter_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_inst/led_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[1][B]</td>
<td>uart_inst/rxCounter_5_s1/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R16C16[1][B]</td>
<td style=" font-weight:bold;">uart_inst/rxCounter_5_s1/Q</td>
</tr>
<tr>
<td>6.082</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][A]</td>
<td>uart_inst/n1216_s2/I0</td>
</tr>
<tr>
<td>6.904</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C20[3][A]</td>
<td style=" background: #97FFFF;">uart_inst/n1216_s2/F</td>
</tr>
<tr>
<td>7.883</td>
<td>0.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[3][B]</td>
<td>uart_inst/n1216_s1/I1</td>
</tr>
<tr>
<td>8.915</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R14C16[3][B]</td>
<td style=" background: #97FFFF;">uart_inst/n1216_s1/F</td>
</tr>
<tr>
<td>10.092</td>
<td>1.177</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][B]</td>
<td>uart_inst/temp_data_15_s3/I1</td>
</tr>
<tr>
<td>10.718</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R15C20[3][B]</td>
<td style=" background: #97FFFF;">uart_inst/temp_data_15_s3/F</td>
</tr>
<tr>
<td>11.717</td>
<td>0.999</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[3][B]</td>
<td>uart_inst/n1329_s0/I3</td>
</tr>
<tr>
<td>12.778</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>50</td>
<td>R16C21[3][B]</td>
<td style=" background: #97FFFF;">uart_inst/n1329_s0/F</td>
</tr>
<tr>
<td>15.159</td>
<td>2.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL26[B]</td>
<td style=" font-weight:bold;">uart_inst/led_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.511</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL26[B]</td>
<td>uart_inst/led_5_s0/CLK</td>
</tr>
<tr>
<td>41.467</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL26[B]</td>
<td>uart_inst/led_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.541, 33.139%; route: 6.686, 62.572%; tC2Q: 0.458, 4.289%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.689</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.779</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/rxCounter_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_inst/led_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[1][B]</td>
<td>uart_inst/rxCounter_5_s1/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R16C16[1][B]</td>
<td style=" font-weight:bold;">uart_inst/rxCounter_5_s1/Q</td>
</tr>
<tr>
<td>6.082</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][A]</td>
<td>uart_inst/n1216_s2/I0</td>
</tr>
<tr>
<td>6.904</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C20[3][A]</td>
<td style=" background: #97FFFF;">uart_inst/n1216_s2/F</td>
</tr>
<tr>
<td>7.883</td>
<td>0.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[3][B]</td>
<td>uart_inst/n1216_s1/I1</td>
</tr>
<tr>
<td>8.915</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R14C16[3][B]</td>
<td style=" background: #97FFFF;">uart_inst/n1216_s1/F</td>
</tr>
<tr>
<td>10.092</td>
<td>1.177</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][B]</td>
<td>uart_inst/temp_data_15_s3/I1</td>
</tr>
<tr>
<td>10.718</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R15C20[3][B]</td>
<td style=" background: #97FFFF;">uart_inst/temp_data_15_s3/F</td>
</tr>
<tr>
<td>11.717</td>
<td>0.999</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[3][B]</td>
<td>uart_inst/n1329_s0/I3</td>
</tr>
<tr>
<td>12.778</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>50</td>
<td>R16C21[3][B]</td>
<td style=" background: #97FFFF;">uart_inst/n1329_s0/F</td>
</tr>
<tr>
<td>14.779</td>
<td>2.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td style=" font-weight:bold;">uart_inst/led_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.511</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>uart_inst/led_0_s0/CLK</td>
</tr>
<tr>
<td>41.467</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL15[A]</td>
<td>uart_inst/led_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.541, 34.363%; route: 6.305, 61.189%; tC2Q: 0.458, 4.448%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.772</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.696</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/rxCounter_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_inst/led_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[1][B]</td>
<td>uart_inst/rxCounter_5_s1/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R16C16[1][B]</td>
<td style=" font-weight:bold;">uart_inst/rxCounter_5_s1/Q</td>
</tr>
<tr>
<td>6.082</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][A]</td>
<td>uart_inst/n1216_s2/I0</td>
</tr>
<tr>
<td>6.904</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C20[3][A]</td>
<td style=" background: #97FFFF;">uart_inst/n1216_s2/F</td>
</tr>
<tr>
<td>7.883</td>
<td>0.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[3][B]</td>
<td>uart_inst/n1216_s1/I1</td>
</tr>
<tr>
<td>8.915</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R14C16[3][B]</td>
<td style=" background: #97FFFF;">uart_inst/n1216_s1/F</td>
</tr>
<tr>
<td>10.092</td>
<td>1.177</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][B]</td>
<td>uart_inst/temp_data_15_s3/I1</td>
</tr>
<tr>
<td>10.718</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R15C20[3][B]</td>
<td style=" background: #97FFFF;">uart_inst/temp_data_15_s3/F</td>
</tr>
<tr>
<td>11.717</td>
<td>0.999</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[3][B]</td>
<td>uart_inst/n1329_s0/I3</td>
</tr>
<tr>
<td>12.778</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>50</td>
<td>R16C21[3][B]</td>
<td style=" background: #97FFFF;">uart_inst/n1329_s0/F</td>
</tr>
<tr>
<td>14.696</td>
<td>1.918</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL16[B]</td>
<td style=" font-weight:bold;">uart_inst/led_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.511</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL16[B]</td>
<td>uart_inst/led_1_s0/CLK</td>
</tr>
<tr>
<td>41.467</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL16[B]</td>
<td>uart_inst/led_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.541, 34.640%; route: 6.223, 60.876%; tC2Q: 0.458, 4.484%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.044</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.423</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/rxCounter_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_inst/intensity_smoothed_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[1][B]</td>
<td>uart_inst/rxCounter_5_s1/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R16C16[1][B]</td>
<td style=" font-weight:bold;">uart_inst/rxCounter_5_s1/Q</td>
</tr>
<tr>
<td>6.082</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][A]</td>
<td>uart_inst/n1216_s2/I0</td>
</tr>
<tr>
<td>6.904</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C20[3][A]</td>
<td style=" background: #97FFFF;">uart_inst/n1216_s2/F</td>
</tr>
<tr>
<td>7.883</td>
<td>0.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[3][B]</td>
<td>uart_inst/n1216_s1/I1</td>
</tr>
<tr>
<td>8.915</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R14C16[3][B]</td>
<td style=" background: #97FFFF;">uart_inst/n1216_s1/F</td>
</tr>
<tr>
<td>10.092</td>
<td>1.177</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][B]</td>
<td>uart_inst/temp_data_15_s3/I1</td>
</tr>
<tr>
<td>10.718</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R15C20[3][B]</td>
<td style=" background: #97FFFF;">uart_inst/temp_data_15_s3/F</td>
</tr>
<tr>
<td>11.717</td>
<td>0.999</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[3][B]</td>
<td>uart_inst/n1329_s0/I3</td>
</tr>
<tr>
<td>12.778</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>50</td>
<td>R16C21[3][B]</td>
<td style=" background: #97FFFF;">uart_inst/n1329_s0/F</td>
</tr>
<tr>
<td>14.423</td>
<td>1.645</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C2[1][B]</td>
<td style=" font-weight:bold;">uart_inst/intensity_smoothed_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.511</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C2[1][B]</td>
<td>uart_inst/intensity_smoothed_9_s0/CLK</td>
</tr>
<tr>
<td>41.467</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C2[1][B]</td>
<td>uart_inst/intensity_smoothed_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.541, 35.589%; route: 5.950, 59.804%; tC2Q: 0.458, 4.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.044</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.423</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/rxCounter_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_inst/intensity_smoothed_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[1][B]</td>
<td>uart_inst/rxCounter_5_s1/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R16C16[1][B]</td>
<td style=" font-weight:bold;">uart_inst/rxCounter_5_s1/Q</td>
</tr>
<tr>
<td>6.082</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][A]</td>
<td>uart_inst/n1216_s2/I0</td>
</tr>
<tr>
<td>6.904</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C20[3][A]</td>
<td style=" background: #97FFFF;">uart_inst/n1216_s2/F</td>
</tr>
<tr>
<td>7.883</td>
<td>0.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[3][B]</td>
<td>uart_inst/n1216_s1/I1</td>
</tr>
<tr>
<td>8.915</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R14C16[3][B]</td>
<td style=" background: #97FFFF;">uart_inst/n1216_s1/F</td>
</tr>
<tr>
<td>10.092</td>
<td>1.177</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][B]</td>
<td>uart_inst/temp_data_15_s3/I1</td>
</tr>
<tr>
<td>10.718</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R15C20[3][B]</td>
<td style=" background: #97FFFF;">uart_inst/temp_data_15_s3/F</td>
</tr>
<tr>
<td>11.717</td>
<td>0.999</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[3][B]</td>
<td>uart_inst/n1329_s0/I3</td>
</tr>
<tr>
<td>12.778</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>50</td>
<td>R16C21[3][B]</td>
<td style=" background: #97FFFF;">uart_inst/n1329_s0/F</td>
</tr>
<tr>
<td>14.423</td>
<td>1.645</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C2[0][B]</td>
<td style=" font-weight:bold;">uart_inst/intensity_smoothed_10_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.511</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C2[0][B]</td>
<td>uart_inst/intensity_smoothed_10_s0/CLK</td>
</tr>
<tr>
<td>41.467</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C2[0][B]</td>
<td>uart_inst/intensity_smoothed_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.541, 35.589%; route: 5.950, 59.804%; tC2Q: 0.458, 4.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.044</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.423</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/rxCounter_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_inst/intensity_smoothed_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[1][B]</td>
<td>uart_inst/rxCounter_5_s1/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R16C16[1][B]</td>
<td style=" font-weight:bold;">uart_inst/rxCounter_5_s1/Q</td>
</tr>
<tr>
<td>6.082</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][A]</td>
<td>uart_inst/n1216_s2/I0</td>
</tr>
<tr>
<td>6.904</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C20[3][A]</td>
<td style=" background: #97FFFF;">uart_inst/n1216_s2/F</td>
</tr>
<tr>
<td>7.883</td>
<td>0.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[3][B]</td>
<td>uart_inst/n1216_s1/I1</td>
</tr>
<tr>
<td>8.915</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R14C16[3][B]</td>
<td style=" background: #97FFFF;">uart_inst/n1216_s1/F</td>
</tr>
<tr>
<td>10.092</td>
<td>1.177</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][B]</td>
<td>uart_inst/temp_data_15_s3/I1</td>
</tr>
<tr>
<td>10.718</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R15C20[3][B]</td>
<td style=" background: #97FFFF;">uart_inst/temp_data_15_s3/F</td>
</tr>
<tr>
<td>11.717</td>
<td>0.999</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[3][B]</td>
<td>uart_inst/n1329_s0/I3</td>
</tr>
<tr>
<td>12.778</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>50</td>
<td>R16C21[3][B]</td>
<td style=" background: #97FFFF;">uart_inst/n1329_s0/F</td>
</tr>
<tr>
<td>14.423</td>
<td>1.645</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C2[1][A]</td>
<td style=" font-weight:bold;">uart_inst/intensity_smoothed_11_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.511</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C2[1][A]</td>
<td>uart_inst/intensity_smoothed_11_s0/CLK</td>
</tr>
<tr>
<td>41.467</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C2[1][A]</td>
<td>uart_inst/intensity_smoothed_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.541, 35.589%; route: 5.950, 59.804%; tC2Q: 0.458, 4.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.044</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.423</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/rxCounter_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_inst/intensity_smoothed_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[1][B]</td>
<td>uart_inst/rxCounter_5_s1/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R16C16[1][B]</td>
<td style=" font-weight:bold;">uart_inst/rxCounter_5_s1/Q</td>
</tr>
<tr>
<td>6.082</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][A]</td>
<td>uart_inst/n1216_s2/I0</td>
</tr>
<tr>
<td>6.904</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C20[3][A]</td>
<td style=" background: #97FFFF;">uart_inst/n1216_s2/F</td>
</tr>
<tr>
<td>7.883</td>
<td>0.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[3][B]</td>
<td>uart_inst/n1216_s1/I1</td>
</tr>
<tr>
<td>8.915</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R14C16[3][B]</td>
<td style=" background: #97FFFF;">uart_inst/n1216_s1/F</td>
</tr>
<tr>
<td>10.092</td>
<td>1.177</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][B]</td>
<td>uart_inst/temp_data_15_s3/I1</td>
</tr>
<tr>
<td>10.718</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R15C20[3][B]</td>
<td style=" background: #97FFFF;">uart_inst/temp_data_15_s3/F</td>
</tr>
<tr>
<td>11.717</td>
<td>0.999</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[3][B]</td>
<td>uart_inst/n1329_s0/I3</td>
</tr>
<tr>
<td>12.778</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>50</td>
<td>R16C21[3][B]</td>
<td style=" background: #97FFFF;">uart_inst/n1329_s0/F</td>
</tr>
<tr>
<td>14.423</td>
<td>1.645</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C2[0][A]</td>
<td style=" font-weight:bold;">uart_inst/intensity_smoothed_12_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.511</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C2[0][A]</td>
<td>uart_inst/intensity_smoothed_12_s0/CLK</td>
</tr>
<tr>
<td>41.467</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C2[0][A]</td>
<td>uart_inst/intensity_smoothed_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.541, 35.589%; route: 5.950, 59.804%; tC2Q: 0.458, 4.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.148</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.320</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/rxCounter_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_inst/led_update_counter_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[1][B]</td>
<td>uart_inst/rxCounter_5_s1/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R16C16[1][B]</td>
<td style=" font-weight:bold;">uart_inst/rxCounter_5_s1/Q</td>
</tr>
<tr>
<td>6.082</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][A]</td>
<td>uart_inst/n1216_s2/I0</td>
</tr>
<tr>
<td>6.904</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C20[3][A]</td>
<td style=" background: #97FFFF;">uart_inst/n1216_s2/F</td>
</tr>
<tr>
<td>7.883</td>
<td>0.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[3][B]</td>
<td>uart_inst/n1216_s1/I1</td>
</tr>
<tr>
<td>8.915</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R14C16[3][B]</td>
<td style=" background: #97FFFF;">uart_inst/n1216_s1/F</td>
</tr>
<tr>
<td>10.092</td>
<td>1.177</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][B]</td>
<td>uart_inst/temp_data_15_s3/I1</td>
</tr>
<tr>
<td>10.718</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R15C20[3][B]</td>
<td style=" background: #97FFFF;">uart_inst/temp_data_15_s3/F</td>
</tr>
<tr>
<td>11.717</td>
<td>0.999</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[3][B]</td>
<td>uart_inst/n1329_s0/I3</td>
</tr>
<tr>
<td>12.778</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>50</td>
<td>R16C21[3][B]</td>
<td style=" background: #97FFFF;">uart_inst/n1329_s0/F</td>
</tr>
<tr>
<td>14.320</td>
<td>1.542</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[0][A]</td>
<td style=" font-weight:bold;">uart_inst/led_update_counter_12_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.511</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[0][A]</td>
<td>uart_inst/led_update_counter_12_s0/CLK</td>
</tr>
<tr>
<td>41.467</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C21[0][A]</td>
<td>uart_inst/led_update_counter_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.541, 35.963%; route: 5.847, 59.382%; tC2Q: 0.458, 4.655%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.148</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.320</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/rxCounter_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_inst/led_update_counter_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[1][B]</td>
<td>uart_inst/rxCounter_5_s1/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R16C16[1][B]</td>
<td style=" font-weight:bold;">uart_inst/rxCounter_5_s1/Q</td>
</tr>
<tr>
<td>6.082</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][A]</td>
<td>uart_inst/n1216_s2/I0</td>
</tr>
<tr>
<td>6.904</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C20[3][A]</td>
<td style=" background: #97FFFF;">uart_inst/n1216_s2/F</td>
</tr>
<tr>
<td>7.883</td>
<td>0.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[3][B]</td>
<td>uart_inst/n1216_s1/I1</td>
</tr>
<tr>
<td>8.915</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R14C16[3][B]</td>
<td style=" background: #97FFFF;">uart_inst/n1216_s1/F</td>
</tr>
<tr>
<td>10.092</td>
<td>1.177</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][B]</td>
<td>uart_inst/temp_data_15_s3/I1</td>
</tr>
<tr>
<td>10.718</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R15C20[3][B]</td>
<td style=" background: #97FFFF;">uart_inst/temp_data_15_s3/F</td>
</tr>
<tr>
<td>11.717</td>
<td>0.999</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[3][B]</td>
<td>uart_inst/n1329_s0/I3</td>
</tr>
<tr>
<td>12.778</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>50</td>
<td>R16C21[3][B]</td>
<td style=" background: #97FFFF;">uart_inst/n1329_s0/F</td>
</tr>
<tr>
<td>14.320</td>
<td>1.542</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[0][B]</td>
<td style=" font-weight:bold;">uart_inst/led_update_counter_13_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.511</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[0][B]</td>
<td>uart_inst/led_update_counter_13_s0/CLK</td>
</tr>
<tr>
<td>41.467</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C21[0][B]</td>
<td>uart_inst/led_update_counter_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.541, 35.963%; route: 5.847, 59.382%; tC2Q: 0.458, 4.655%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.148</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.320</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/rxCounter_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_inst/led_update_counter_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[1][B]</td>
<td>uart_inst/rxCounter_5_s1/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R16C16[1][B]</td>
<td style=" font-weight:bold;">uart_inst/rxCounter_5_s1/Q</td>
</tr>
<tr>
<td>6.082</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][A]</td>
<td>uart_inst/n1216_s2/I0</td>
</tr>
<tr>
<td>6.904</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C20[3][A]</td>
<td style=" background: #97FFFF;">uart_inst/n1216_s2/F</td>
</tr>
<tr>
<td>7.883</td>
<td>0.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[3][B]</td>
<td>uart_inst/n1216_s1/I1</td>
</tr>
<tr>
<td>8.915</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R14C16[3][B]</td>
<td style=" background: #97FFFF;">uart_inst/n1216_s1/F</td>
</tr>
<tr>
<td>10.092</td>
<td>1.177</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][B]</td>
<td>uart_inst/temp_data_15_s3/I1</td>
</tr>
<tr>
<td>10.718</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R15C20[3][B]</td>
<td style=" background: #97FFFF;">uart_inst/temp_data_15_s3/F</td>
</tr>
<tr>
<td>11.717</td>
<td>0.999</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[3][B]</td>
<td>uart_inst/n1329_s0/I3</td>
</tr>
<tr>
<td>12.778</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>50</td>
<td>R16C21[3][B]</td>
<td style=" background: #97FFFF;">uart_inst/n1329_s0/F</td>
</tr>
<tr>
<td>14.320</td>
<td>1.542</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[1][A]</td>
<td style=" font-weight:bold;">uart_inst/led_update_counter_14_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.511</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[1][A]</td>
<td>uart_inst/led_update_counter_14_s0/CLK</td>
</tr>
<tr>
<td>41.467</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C21[1][A]</td>
<td>uart_inst/led_update_counter_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.541, 35.963%; route: 5.847, 59.382%; tC2Q: 0.458, 4.655%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.148</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.320</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/rxCounter_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_inst/led_update_counter_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[1][B]</td>
<td>uart_inst/rxCounter_5_s1/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R16C16[1][B]</td>
<td style=" font-weight:bold;">uart_inst/rxCounter_5_s1/Q</td>
</tr>
<tr>
<td>6.082</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][A]</td>
<td>uart_inst/n1216_s2/I0</td>
</tr>
<tr>
<td>6.904</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C20[3][A]</td>
<td style=" background: #97FFFF;">uart_inst/n1216_s2/F</td>
</tr>
<tr>
<td>7.883</td>
<td>0.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[3][B]</td>
<td>uart_inst/n1216_s1/I1</td>
</tr>
<tr>
<td>8.915</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R14C16[3][B]</td>
<td style=" background: #97FFFF;">uart_inst/n1216_s1/F</td>
</tr>
<tr>
<td>10.092</td>
<td>1.177</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][B]</td>
<td>uart_inst/temp_data_15_s3/I1</td>
</tr>
<tr>
<td>10.718</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R15C20[3][B]</td>
<td style=" background: #97FFFF;">uart_inst/temp_data_15_s3/F</td>
</tr>
<tr>
<td>11.717</td>
<td>0.999</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[3][B]</td>
<td>uart_inst/n1329_s0/I3</td>
</tr>
<tr>
<td>12.778</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>50</td>
<td>R16C21[3][B]</td>
<td style=" background: #97FFFF;">uart_inst/n1329_s0/F</td>
</tr>
<tr>
<td>14.320</td>
<td>1.542</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[1][B]</td>
<td style=" font-weight:bold;">uart_inst/led_update_counter_15_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.511</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[1][B]</td>
<td>uart_inst/led_update_counter_15_s0/CLK</td>
</tr>
<tr>
<td>41.467</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C21[1][B]</td>
<td>uart_inst/led_update_counter_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.541, 35.963%; route: 5.847, 59.382%; tC2Q: 0.458, 4.655%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.338</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.743</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.081</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver_inst/bit_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_buffer/count_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.367</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_R</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.611</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[1][A]</td>
<td>driver_inst/bit_count_2_s0/CLK</td>
</tr>
<tr>
<td>5.070</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R14C34[1][A]</td>
<td style=" font-weight:bold;">driver_inst/bit_count_2_s0/Q</td>
</tr>
<tr>
<td>5.908</td>
<td>0.838</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C33[3][B]</td>
<td>driver_inst/sample_tick_Z_s0/I1</td>
</tr>
<tr>
<td>7.007</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C33[3][B]</td>
<td style=" background: #97FFFF;">driver_inst/sample_tick_Z_s0/F</td>
</tr>
<tr>
<td>7.826</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[2][B]</td>
<td>driver_inst/sample_tick_Z_s/I2</td>
</tr>
<tr>
<td>8.925</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R16C34[2][B]</td>
<td style=" background: #97FFFF;">driver_inst/sample_tick_Z_s/F</td>
</tr>
<tr>
<td>9.745</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[3][A]</td>
<td>fifo_buffer/n46_s0/I3</td>
</tr>
<tr>
<td>10.547</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R16C31[3][A]</td>
<td style=" background: #97FFFF;">fifo_buffer/n46_s0/F</td>
</tr>
<tr>
<td>12.724</td>
<td>2.177</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C30[0][B]</td>
<td>fifo_buffer/n44_1_s/CIN</td>
</tr>
<tr>
<td>12.781</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C30[0][B]</td>
<td style=" background: #97FFFF;">fifo_buffer/n44_1_s/COUT</td>
</tr>
<tr>
<td>12.781</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C30[1][A]</td>
<td>fifo_buffer/n43_1_s/CIN</td>
</tr>
<tr>
<td>12.838</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C30[1][A]</td>
<td style=" background: #97FFFF;">fifo_buffer/n43_1_s/COUT</td>
</tr>
<tr>
<td>12.838</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C30[1][B]</td>
<td>fifo_buffer/n42_1_s/CIN</td>
</tr>
<tr>
<td>12.895</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C30[1][B]</td>
<td style=" background: #97FFFF;">fifo_buffer/n42_1_s/COUT</td>
</tr>
<tr>
<td>12.895</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C30[2][A]</td>
<td>fifo_buffer/n41_1_s/CIN</td>
</tr>
<tr>
<td>12.952</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C30[2][A]</td>
<td style=" background: #97FFFF;">fifo_buffer/n41_1_s/COUT</td>
</tr>
<tr>
<td>12.952</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C30[2][B]</td>
<td>fifo_buffer/n40_1_s/CIN</td>
</tr>
<tr>
<td>13.009</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C30[2][B]</td>
<td style=" background: #97FFFF;">fifo_buffer/n40_1_s/COUT</td>
</tr>
<tr>
<td>13.009</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C31[0][A]</td>
<td>fifo_buffer/n39_1_s/CIN</td>
</tr>
<tr>
<td>13.066</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C31[0][A]</td>
<td style=" background: #97FFFF;">fifo_buffer/n39_1_s/COUT</td>
</tr>
<tr>
<td>13.066</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C31[0][B]</td>
<td>fifo_buffer/n38_1_s/CIN</td>
</tr>
<tr>
<td>13.123</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C31[0][B]</td>
<td style=" background: #97FFFF;">fifo_buffer/n38_1_s/COUT</td>
</tr>
<tr>
<td>13.123</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C31[1][A]</td>
<td>fifo_buffer/n37_1_s/CIN</td>
</tr>
<tr>
<td>13.180</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C31[1][A]</td>
<td style=" background: #97FFFF;">fifo_buffer/n37_1_s/COUT</td>
</tr>
<tr>
<td>13.180</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C31[1][B]</td>
<td>fifo_buffer/n36_1_s/CIN</td>
</tr>
<tr>
<td>13.743</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C31[1][B]</td>
<td style=" background: #97FFFF;">fifo_buffer/n36_1_s/SUM</td>
</tr>
<tr>
<td>13.743</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[1][B]</td>
<td style=" font-weight:bold;">fifo_buffer/count_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.511</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[1][B]</td>
<td>fifo_buffer/count_8_s1/CLK</td>
</tr>
<tr>
<td>41.481</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fifo_buffer/count_8_s1</td>
</tr>
<tr>
<td>41.081</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C31[1][B]</td>
<td>fifo_buffer/count_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.138</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.019, 44.011%; route: 4.655, 50.970%; tC2Q: 0.458, 5.019%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.395</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.686</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.081</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver_inst/bit_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_buffer/count_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.367</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_R</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.611</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[1][A]</td>
<td>driver_inst/bit_count_2_s0/CLK</td>
</tr>
<tr>
<td>5.070</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R14C34[1][A]</td>
<td style=" font-weight:bold;">driver_inst/bit_count_2_s0/Q</td>
</tr>
<tr>
<td>5.908</td>
<td>0.838</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C33[3][B]</td>
<td>driver_inst/sample_tick_Z_s0/I1</td>
</tr>
<tr>
<td>7.007</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C33[3][B]</td>
<td style=" background: #97FFFF;">driver_inst/sample_tick_Z_s0/F</td>
</tr>
<tr>
<td>7.826</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[2][B]</td>
<td>driver_inst/sample_tick_Z_s/I2</td>
</tr>
<tr>
<td>8.925</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R16C34[2][B]</td>
<td style=" background: #97FFFF;">driver_inst/sample_tick_Z_s/F</td>
</tr>
<tr>
<td>9.745</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[3][A]</td>
<td>fifo_buffer/n46_s0/I3</td>
</tr>
<tr>
<td>10.547</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R16C31[3][A]</td>
<td style=" background: #97FFFF;">fifo_buffer/n46_s0/F</td>
</tr>
<tr>
<td>12.724</td>
<td>2.177</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C30[0][B]</td>
<td>fifo_buffer/n44_1_s/CIN</td>
</tr>
<tr>
<td>12.781</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C30[0][B]</td>
<td style=" background: #97FFFF;">fifo_buffer/n44_1_s/COUT</td>
</tr>
<tr>
<td>12.781</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C30[1][A]</td>
<td>fifo_buffer/n43_1_s/CIN</td>
</tr>
<tr>
<td>12.838</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C30[1][A]</td>
<td style=" background: #97FFFF;">fifo_buffer/n43_1_s/COUT</td>
</tr>
<tr>
<td>12.838</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C30[1][B]</td>
<td>fifo_buffer/n42_1_s/CIN</td>
</tr>
<tr>
<td>12.895</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C30[1][B]</td>
<td style=" background: #97FFFF;">fifo_buffer/n42_1_s/COUT</td>
</tr>
<tr>
<td>12.895</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C30[2][A]</td>
<td>fifo_buffer/n41_1_s/CIN</td>
</tr>
<tr>
<td>12.952</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C30[2][A]</td>
<td style=" background: #97FFFF;">fifo_buffer/n41_1_s/COUT</td>
</tr>
<tr>
<td>12.952</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C30[2][B]</td>
<td>fifo_buffer/n40_1_s/CIN</td>
</tr>
<tr>
<td>13.009</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C30[2][B]</td>
<td style=" background: #97FFFF;">fifo_buffer/n40_1_s/COUT</td>
</tr>
<tr>
<td>13.009</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C31[0][A]</td>
<td>fifo_buffer/n39_1_s/CIN</td>
</tr>
<tr>
<td>13.066</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C31[0][A]</td>
<td style=" background: #97FFFF;">fifo_buffer/n39_1_s/COUT</td>
</tr>
<tr>
<td>13.066</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C31[0][B]</td>
<td>fifo_buffer/n38_1_s/CIN</td>
</tr>
<tr>
<td>13.123</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C31[0][B]</td>
<td style=" background: #97FFFF;">fifo_buffer/n38_1_s/COUT</td>
</tr>
<tr>
<td>13.123</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C31[1][A]</td>
<td>fifo_buffer/n37_1_s/CIN</td>
</tr>
<tr>
<td>13.686</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C31[1][A]</td>
<td style=" background: #97FFFF;">fifo_buffer/n37_1_s/SUM</td>
</tr>
<tr>
<td>13.686</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[1][A]</td>
<td style=" font-weight:bold;">fifo_buffer/count_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.511</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[1][A]</td>
<td>fifo_buffer/count_7_s1/CLK</td>
</tr>
<tr>
<td>41.481</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fifo_buffer/count_7_s1</td>
</tr>
<tr>
<td>41.081</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C31[1][A]</td>
<td>fifo_buffer/count_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.138</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.962, 43.659%; route: 4.655, 51.291%; tC2Q: 0.458, 5.051%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.452</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.629</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.081</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver_inst/bit_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_buffer/count_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.367</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_R</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.611</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[1][A]</td>
<td>driver_inst/bit_count_2_s0/CLK</td>
</tr>
<tr>
<td>5.070</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R14C34[1][A]</td>
<td style=" font-weight:bold;">driver_inst/bit_count_2_s0/Q</td>
</tr>
<tr>
<td>5.908</td>
<td>0.838</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C33[3][B]</td>
<td>driver_inst/sample_tick_Z_s0/I1</td>
</tr>
<tr>
<td>7.007</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C33[3][B]</td>
<td style=" background: #97FFFF;">driver_inst/sample_tick_Z_s0/F</td>
</tr>
<tr>
<td>7.826</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[2][B]</td>
<td>driver_inst/sample_tick_Z_s/I2</td>
</tr>
<tr>
<td>8.925</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R16C34[2][B]</td>
<td style=" background: #97FFFF;">driver_inst/sample_tick_Z_s/F</td>
</tr>
<tr>
<td>9.745</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[3][A]</td>
<td>fifo_buffer/n46_s0/I3</td>
</tr>
<tr>
<td>10.547</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R16C31[3][A]</td>
<td style=" background: #97FFFF;">fifo_buffer/n46_s0/F</td>
</tr>
<tr>
<td>12.724</td>
<td>2.177</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C30[0][B]</td>
<td>fifo_buffer/n44_1_s/CIN</td>
</tr>
<tr>
<td>12.781</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C30[0][B]</td>
<td style=" background: #97FFFF;">fifo_buffer/n44_1_s/COUT</td>
</tr>
<tr>
<td>12.781</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C30[1][A]</td>
<td>fifo_buffer/n43_1_s/CIN</td>
</tr>
<tr>
<td>12.838</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C30[1][A]</td>
<td style=" background: #97FFFF;">fifo_buffer/n43_1_s/COUT</td>
</tr>
<tr>
<td>12.838</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C30[1][B]</td>
<td>fifo_buffer/n42_1_s/CIN</td>
</tr>
<tr>
<td>12.895</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C30[1][B]</td>
<td style=" background: #97FFFF;">fifo_buffer/n42_1_s/COUT</td>
</tr>
<tr>
<td>12.895</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C30[2][A]</td>
<td>fifo_buffer/n41_1_s/CIN</td>
</tr>
<tr>
<td>12.952</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C30[2][A]</td>
<td style=" background: #97FFFF;">fifo_buffer/n41_1_s/COUT</td>
</tr>
<tr>
<td>12.952</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C30[2][B]</td>
<td>fifo_buffer/n40_1_s/CIN</td>
</tr>
<tr>
<td>13.009</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C30[2][B]</td>
<td style=" background: #97FFFF;">fifo_buffer/n40_1_s/COUT</td>
</tr>
<tr>
<td>13.009</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C31[0][A]</td>
<td>fifo_buffer/n39_1_s/CIN</td>
</tr>
<tr>
<td>13.066</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C31[0][A]</td>
<td style=" background: #97FFFF;">fifo_buffer/n39_1_s/COUT</td>
</tr>
<tr>
<td>13.066</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C31[0][B]</td>
<td>fifo_buffer/n38_1_s/CIN</td>
</tr>
<tr>
<td>13.629</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C31[0][B]</td>
<td style=" background: #97FFFF;">fifo_buffer/n38_1_s/SUM</td>
</tr>
<tr>
<td>13.629</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[0][B]</td>
<td style=" font-weight:bold;">fifo_buffer/count_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.511</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[0][B]</td>
<td>fifo_buffer/count_6_s1/CLK</td>
</tr>
<tr>
<td>41.481</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fifo_buffer/count_6_s1</td>
</tr>
<tr>
<td>41.081</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C31[0][B]</td>
<td>fifo_buffer/count_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.138</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.905, 43.303%; route: 4.655, 51.615%; tC2Q: 0.458, 5.082%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.472</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.996</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/rxCounter_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_inst/intensity_accum_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[1][B]</td>
<td>uart_inst/rxCounter_5_s1/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R16C16[1][B]</td>
<td style=" font-weight:bold;">uart_inst/rxCounter_5_s1/Q</td>
</tr>
<tr>
<td>6.082</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][A]</td>
<td>uart_inst/n1216_s2/I0</td>
</tr>
<tr>
<td>6.904</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C20[3][A]</td>
<td style=" background: #97FFFF;">uart_inst/n1216_s2/F</td>
</tr>
<tr>
<td>7.883</td>
<td>0.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[3][B]</td>
<td>uart_inst/n1216_s1/I1</td>
</tr>
<tr>
<td>8.915</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R14C16[3][B]</td>
<td style=" background: #97FFFF;">uart_inst/n1216_s1/F</td>
</tr>
<tr>
<td>10.092</td>
<td>1.177</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][B]</td>
<td>uart_inst/temp_data_15_s3/I1</td>
</tr>
<tr>
<td>10.718</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R15C20[3][B]</td>
<td style=" background: #97FFFF;">uart_inst/temp_data_15_s3/F</td>
</tr>
<tr>
<td>11.717</td>
<td>0.999</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[3][B]</td>
<td>uart_inst/n1329_s0/I3</td>
</tr>
<tr>
<td>12.778</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>50</td>
<td>R16C21[3][B]</td>
<td style=" background: #97FFFF;">uart_inst/n1329_s0/F</td>
</tr>
<tr>
<td>13.996</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td style=" font-weight:bold;">uart_inst/intensity_accum_14_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.511</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td>uart_inst/intensity_accum_14_s0/CLK</td>
</tr>
<tr>
<td>41.467</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C26[0][A]</td>
<td>uart_inst/intensity_accum_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.541, 37.188%; route: 5.522, 57.998%; tC2Q: 0.458, 4.814%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.472</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.996</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/rxCounter_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_inst/intensity_accum_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[1][B]</td>
<td>uart_inst/rxCounter_5_s1/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R16C16[1][B]</td>
<td style=" font-weight:bold;">uart_inst/rxCounter_5_s1/Q</td>
</tr>
<tr>
<td>6.082</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][A]</td>
<td>uart_inst/n1216_s2/I0</td>
</tr>
<tr>
<td>6.904</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C20[3][A]</td>
<td style=" background: #97FFFF;">uart_inst/n1216_s2/F</td>
</tr>
<tr>
<td>7.883</td>
<td>0.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[3][B]</td>
<td>uart_inst/n1216_s1/I1</td>
</tr>
<tr>
<td>8.915</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R14C16[3][B]</td>
<td style=" background: #97FFFF;">uart_inst/n1216_s1/F</td>
</tr>
<tr>
<td>10.092</td>
<td>1.177</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][B]</td>
<td>uart_inst/temp_data_15_s3/I1</td>
</tr>
<tr>
<td>10.718</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R15C20[3][B]</td>
<td style=" background: #97FFFF;">uart_inst/temp_data_15_s3/F</td>
</tr>
<tr>
<td>11.717</td>
<td>0.999</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[3][B]</td>
<td>uart_inst/n1329_s0/I3</td>
</tr>
<tr>
<td>12.778</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>50</td>
<td>R16C21[3][B]</td>
<td style=" background: #97FFFF;">uart_inst/n1329_s0/F</td>
</tr>
<tr>
<td>13.996</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[0][B]</td>
<td style=" font-weight:bold;">uart_inst/intensity_accum_15_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.511</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[0][B]</td>
<td>uart_inst/intensity_accum_15_s0/CLK</td>
</tr>
<tr>
<td>41.467</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C26[0][B]</td>
<td>uart_inst/intensity_accum_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.541, 37.188%; route: 5.522, 57.998%; tC2Q: 0.458, 4.814%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.503</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.965</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/rxCounter_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_inst/intensity_smoothed_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[1][B]</td>
<td>uart_inst/rxCounter_5_s1/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R16C16[1][B]</td>
<td style=" font-weight:bold;">uart_inst/rxCounter_5_s1/Q</td>
</tr>
<tr>
<td>6.082</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][A]</td>
<td>uart_inst/n1216_s2/I0</td>
</tr>
<tr>
<td>6.904</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C20[3][A]</td>
<td style=" background: #97FFFF;">uart_inst/n1216_s2/F</td>
</tr>
<tr>
<td>7.883</td>
<td>0.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[3][B]</td>
<td>uart_inst/n1216_s1/I1</td>
</tr>
<tr>
<td>8.915</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R14C16[3][B]</td>
<td style=" background: #97FFFF;">uart_inst/n1216_s1/F</td>
</tr>
<tr>
<td>10.092</td>
<td>1.177</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][B]</td>
<td>uart_inst/temp_data_15_s3/I1</td>
</tr>
<tr>
<td>10.718</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R15C20[3][B]</td>
<td style=" background: #97FFFF;">uart_inst/temp_data_15_s3/F</td>
</tr>
<tr>
<td>11.717</td>
<td>0.999</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[3][B]</td>
<td>uart_inst/n1329_s0/I3</td>
</tr>
<tr>
<td>12.778</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>50</td>
<td>R16C21[3][B]</td>
<td style=" background: #97FFFF;">uart_inst/n1329_s0/F</td>
</tr>
<tr>
<td>13.965</td>
<td>1.187</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[1][B]</td>
<td style=" font-weight:bold;">uart_inst/intensity_smoothed_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.511</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[1][B]</td>
<td>uart_inst/intensity_smoothed_8_s0/CLK</td>
</tr>
<tr>
<td>41.467</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C18[1][B]</td>
<td>uart_inst/intensity_smoothed_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.541, 37.309%; route: 5.492, 57.862%; tC2Q: 0.458, 4.829%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.503</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.965</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/rxCounter_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_inst/intensity_smoothed_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[1][B]</td>
<td>uart_inst/rxCounter_5_s1/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R16C16[1][B]</td>
<td style=" font-weight:bold;">uart_inst/rxCounter_5_s1/Q</td>
</tr>
<tr>
<td>6.082</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][A]</td>
<td>uart_inst/n1216_s2/I0</td>
</tr>
<tr>
<td>6.904</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C20[3][A]</td>
<td style=" background: #97FFFF;">uart_inst/n1216_s2/F</td>
</tr>
<tr>
<td>7.883</td>
<td>0.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[3][B]</td>
<td>uart_inst/n1216_s1/I1</td>
</tr>
<tr>
<td>8.915</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R14C16[3][B]</td>
<td style=" background: #97FFFF;">uart_inst/n1216_s1/F</td>
</tr>
<tr>
<td>10.092</td>
<td>1.177</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][B]</td>
<td>uart_inst/temp_data_15_s3/I1</td>
</tr>
<tr>
<td>10.718</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R15C20[3][B]</td>
<td style=" background: #97FFFF;">uart_inst/temp_data_15_s3/F</td>
</tr>
<tr>
<td>11.717</td>
<td>0.999</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[3][B]</td>
<td>uart_inst/n1329_s0/I3</td>
</tr>
<tr>
<td>12.778</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>50</td>
<td>R16C21[3][B]</td>
<td style=" background: #97FFFF;">uart_inst/n1329_s0/F</td>
</tr>
<tr>
<td>13.965</td>
<td>1.187</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[0][A]</td>
<td style=" font-weight:bold;">uart_inst/intensity_smoothed_13_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.511</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[0][A]</td>
<td>uart_inst/intensity_smoothed_13_s0/CLK</td>
</tr>
<tr>
<td>41.467</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C18[0][A]</td>
<td>uart_inst/intensity_smoothed_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.541, 37.309%; route: 5.492, 57.862%; tC2Q: 0.458, 4.829%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.503</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.965</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/rxCounter_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_inst/intensity_accum_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[1][B]</td>
<td>uart_inst/rxCounter_5_s1/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R16C16[1][B]</td>
<td style=" font-weight:bold;">uart_inst/rxCounter_5_s1/Q</td>
</tr>
<tr>
<td>6.082</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][A]</td>
<td>uart_inst/n1216_s2/I0</td>
</tr>
<tr>
<td>6.904</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C20[3][A]</td>
<td style=" background: #97FFFF;">uart_inst/n1216_s2/F</td>
</tr>
<tr>
<td>7.883</td>
<td>0.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[3][B]</td>
<td>uart_inst/n1216_s1/I1</td>
</tr>
<tr>
<td>8.915</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R14C16[3][B]</td>
<td style=" background: #97FFFF;">uart_inst/n1216_s1/F</td>
</tr>
<tr>
<td>10.092</td>
<td>1.177</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][B]</td>
<td>uart_inst/temp_data_15_s3/I1</td>
</tr>
<tr>
<td>10.718</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R15C20[3][B]</td>
<td style=" background: #97FFFF;">uart_inst/temp_data_15_s3/F</td>
</tr>
<tr>
<td>11.717</td>
<td>0.999</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[3][B]</td>
<td>uart_inst/n1329_s0/I3</td>
</tr>
<tr>
<td>12.778</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>50</td>
<td>R16C21[3][B]</td>
<td style=" background: #97FFFF;">uart_inst/n1329_s0/F</td>
</tr>
<tr>
<td>13.965</td>
<td>1.187</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[2][B]</td>
<td style=" font-weight:bold;">uart_inst/intensity_accum_21_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.511</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[2][B]</td>
<td>uart_inst/intensity_accum_21_s0/CLK</td>
</tr>
<tr>
<td>41.467</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C18[2][B]</td>
<td>uart_inst/intensity_accum_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.541, 37.309%; route: 5.492, 57.862%; tC2Q: 0.458, 4.829%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.509</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.572</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.081</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver_inst/bit_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_buffer/count_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.367</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_R</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.611</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[1][A]</td>
<td>driver_inst/bit_count_2_s0/CLK</td>
</tr>
<tr>
<td>5.070</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R14C34[1][A]</td>
<td style=" font-weight:bold;">driver_inst/bit_count_2_s0/Q</td>
</tr>
<tr>
<td>5.908</td>
<td>0.838</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C33[3][B]</td>
<td>driver_inst/sample_tick_Z_s0/I1</td>
</tr>
<tr>
<td>7.007</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C33[3][B]</td>
<td style=" background: #97FFFF;">driver_inst/sample_tick_Z_s0/F</td>
</tr>
<tr>
<td>7.826</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[2][B]</td>
<td>driver_inst/sample_tick_Z_s/I2</td>
</tr>
<tr>
<td>8.925</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R16C34[2][B]</td>
<td style=" background: #97FFFF;">driver_inst/sample_tick_Z_s/F</td>
</tr>
<tr>
<td>9.745</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[3][A]</td>
<td>fifo_buffer/n46_s0/I3</td>
</tr>
<tr>
<td>10.547</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R16C31[3][A]</td>
<td style=" background: #97FFFF;">fifo_buffer/n46_s0/F</td>
</tr>
<tr>
<td>12.724</td>
<td>2.177</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C30[0][B]</td>
<td>fifo_buffer/n44_1_s/CIN</td>
</tr>
<tr>
<td>12.781</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C30[0][B]</td>
<td style=" background: #97FFFF;">fifo_buffer/n44_1_s/COUT</td>
</tr>
<tr>
<td>12.781</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C30[1][A]</td>
<td>fifo_buffer/n43_1_s/CIN</td>
</tr>
<tr>
<td>12.838</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C30[1][A]</td>
<td style=" background: #97FFFF;">fifo_buffer/n43_1_s/COUT</td>
</tr>
<tr>
<td>12.838</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C30[1][B]</td>
<td>fifo_buffer/n42_1_s/CIN</td>
</tr>
<tr>
<td>12.895</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C30[1][B]</td>
<td style=" background: #97FFFF;">fifo_buffer/n42_1_s/COUT</td>
</tr>
<tr>
<td>12.895</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C30[2][A]</td>
<td>fifo_buffer/n41_1_s/CIN</td>
</tr>
<tr>
<td>12.952</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C30[2][A]</td>
<td style=" background: #97FFFF;">fifo_buffer/n41_1_s/COUT</td>
</tr>
<tr>
<td>12.952</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C30[2][B]</td>
<td>fifo_buffer/n40_1_s/CIN</td>
</tr>
<tr>
<td>13.009</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C30[2][B]</td>
<td style=" background: #97FFFF;">fifo_buffer/n40_1_s/COUT</td>
</tr>
<tr>
<td>13.009</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C31[0][A]</td>
<td>fifo_buffer/n39_1_s/CIN</td>
</tr>
<tr>
<td>13.572</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C31[0][A]</td>
<td style=" background: #97FFFF;">fifo_buffer/n39_1_s/SUM</td>
</tr>
<tr>
<td>13.572</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[0][A]</td>
<td style=" font-weight:bold;">fifo_buffer/count_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.511</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[0][A]</td>
<td>fifo_buffer/count_5_s1/CLK</td>
</tr>
<tr>
<td>41.481</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fifo_buffer/count_5_s1</td>
</tr>
<tr>
<td>41.081</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C31[0][A]</td>
<td>fifo_buffer/count_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.138</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.848, 42.942%; route: 4.655, 51.943%; tC2Q: 0.458, 5.115%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.516</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.952</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/rxCounter_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_inst/intensity_accum_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[1][B]</td>
<td>uart_inst/rxCounter_5_s1/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R16C16[1][B]</td>
<td style=" font-weight:bold;">uart_inst/rxCounter_5_s1/Q</td>
</tr>
<tr>
<td>6.082</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][A]</td>
<td>uart_inst/n1216_s2/I0</td>
</tr>
<tr>
<td>6.904</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C20[3][A]</td>
<td style=" background: #97FFFF;">uart_inst/n1216_s2/F</td>
</tr>
<tr>
<td>7.883</td>
<td>0.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[3][B]</td>
<td>uart_inst/n1216_s1/I1</td>
</tr>
<tr>
<td>8.915</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R14C16[3][B]</td>
<td style=" background: #97FFFF;">uart_inst/n1216_s1/F</td>
</tr>
<tr>
<td>10.092</td>
<td>1.177</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][B]</td>
<td>uart_inst/temp_data_15_s3/I1</td>
</tr>
<tr>
<td>10.718</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R15C20[3][B]</td>
<td style=" background: #97FFFF;">uart_inst/temp_data_15_s3/F</td>
</tr>
<tr>
<td>11.717</td>
<td>0.999</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[3][B]</td>
<td>uart_inst/n1329_s0/I3</td>
</tr>
<tr>
<td>12.778</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>50</td>
<td>R16C21[3][B]</td>
<td style=" background: #97FFFF;">uart_inst/n1329_s0/F</td>
</tr>
<tr>
<td>13.952</td>
<td>1.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[1][B]</td>
<td style=" font-weight:bold;">uart_inst/intensity_accum_12_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.511</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[1][B]</td>
<td>uart_inst/intensity_accum_12_s0/CLK</td>
</tr>
<tr>
<td>41.467</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C24[1][B]</td>
<td>uart_inst/intensity_accum_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.541, 37.361%; route: 5.479, 57.804%; tC2Q: 0.458, 4.836%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.516</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.952</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/rxCounter_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_inst/intensity_accum_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[1][B]</td>
<td>uart_inst/rxCounter_5_s1/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R16C16[1][B]</td>
<td style=" font-weight:bold;">uart_inst/rxCounter_5_s1/Q</td>
</tr>
<tr>
<td>6.082</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][A]</td>
<td>uart_inst/n1216_s2/I0</td>
</tr>
<tr>
<td>6.904</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C20[3][A]</td>
<td style=" background: #97FFFF;">uart_inst/n1216_s2/F</td>
</tr>
<tr>
<td>7.883</td>
<td>0.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[3][B]</td>
<td>uart_inst/n1216_s1/I1</td>
</tr>
<tr>
<td>8.915</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R14C16[3][B]</td>
<td style=" background: #97FFFF;">uart_inst/n1216_s1/F</td>
</tr>
<tr>
<td>10.092</td>
<td>1.177</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][B]</td>
<td>uart_inst/temp_data_15_s3/I1</td>
</tr>
<tr>
<td>10.718</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R15C20[3][B]</td>
<td style=" background: #97FFFF;">uart_inst/temp_data_15_s3/F</td>
</tr>
<tr>
<td>11.717</td>
<td>0.999</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[3][B]</td>
<td>uart_inst/n1329_s0/I3</td>
</tr>
<tr>
<td>12.778</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>50</td>
<td>R16C21[3][B]</td>
<td style=" background: #97FFFF;">uart_inst/n1329_s0/F</td>
</tr>
<tr>
<td>13.952</td>
<td>1.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td style=" font-weight:bold;">uart_inst/intensity_accum_16_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.511</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td>uart_inst/intensity_accum_16_s0/CLK</td>
</tr>
<tr>
<td>41.467</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C24[1][A]</td>
<td>uart_inst/intensity_accum_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.541, 37.361%; route: 5.479, 57.804%; tC2Q: 0.458, 4.836%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>671.787</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>671.261</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver_inst/mute_state_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver_inst/sample_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>666.667</td>
<td>666.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>666.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>666.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>669.793</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>669.978</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[2][A]</td>
<td>driver_inst/mute_state_s2/CLK</td>
</tr>
<tr>
<td>670.311</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C31[2][A]</td>
<td style=" font-weight:bold;">driver_inst/mute_state_s2/Q</td>
</tr>
<tr>
<td>670.549</td>
<td>0.238</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[0][B]</td>
<td>driver_inst/n22_s1/I1</td>
</tr>
<tr>
<td>671.273</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R16C32[0][B]</td>
<td style=" background: #97FFFF;">driver_inst/n22_s1/F</td>
</tr>
<tr>
<td>671.787</td>
<td>0.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[1][A]</td>
<td style=" font-weight:bold;">driver_inst/sample_0_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>666.667</td>
<td>666.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>666.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>671.034</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_R</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>671.219</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[1][A]</td>
<td>driver_inst/sample_0_s0/CLK</td>
</tr>
<tr>
<td>671.249</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/sample_0_s0</td>
</tr>
<tr>
<td>671.261</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C32[1][A]</td>
<td>driver_inst/sample_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.241</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 40.009%; route: 0.752, 41.571%; tC2Q: 0.333, 18.420%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>671.787</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>671.261</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver_inst/mute_state_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver_inst/sample_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>666.667</td>
<td>666.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>666.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>666.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>669.793</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>669.978</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[2][A]</td>
<td>driver_inst/mute_state_s2/CLK</td>
</tr>
<tr>
<td>670.311</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C31[2][A]</td>
<td style=" font-weight:bold;">driver_inst/mute_state_s2/Q</td>
</tr>
<tr>
<td>670.549</td>
<td>0.238</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[0][B]</td>
<td>driver_inst/n22_s1/I1</td>
</tr>
<tr>
<td>671.273</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R16C32[0][B]</td>
<td style=" background: #97FFFF;">driver_inst/n22_s1/F</td>
</tr>
<tr>
<td>671.787</td>
<td>0.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td style=" font-weight:bold;">driver_inst/sample_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>666.667</td>
<td>666.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>666.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>671.034</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_R</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>671.219</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td>driver_inst/sample_1_s0/CLK</td>
</tr>
<tr>
<td>671.249</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/sample_1_s0</td>
</tr>
<tr>
<td>671.261</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C32[0][A]</td>
<td>driver_inst/sample_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.241</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 40.009%; route: 0.752, 41.571%; tC2Q: 0.333, 18.420%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>671.787</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>671.261</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver_inst/mute_state_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver_inst/sample_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>666.667</td>
<td>666.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>666.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>666.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>669.793</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>669.978</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[2][A]</td>
<td>driver_inst/mute_state_s2/CLK</td>
</tr>
<tr>
<td>670.311</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C31[2][A]</td>
<td style=" font-weight:bold;">driver_inst/mute_state_s2/Q</td>
</tr>
<tr>
<td>670.549</td>
<td>0.238</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[0][B]</td>
<td>driver_inst/n22_s1/I1</td>
</tr>
<tr>
<td>671.273</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R16C32[0][B]</td>
<td style=" background: #97FFFF;">driver_inst/n22_s1/F</td>
</tr>
<tr>
<td>671.787</td>
<td>0.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[2][B]</td>
<td style=" font-weight:bold;">driver_inst/sample_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>666.667</td>
<td>666.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>666.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>671.034</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_R</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>671.219</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[2][B]</td>
<td>driver_inst/sample_2_s0/CLK</td>
</tr>
<tr>
<td>671.249</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/sample_2_s0</td>
</tr>
<tr>
<td>671.261</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C32[2][B]</td>
<td>driver_inst/sample_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.241</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 40.009%; route: 0.752, 41.571%; tC2Q: 0.333, 18.420%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>671.787</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>671.261</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver_inst/mute_state_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver_inst/sample_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>666.667</td>
<td>666.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>666.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>666.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>669.793</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>669.978</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[2][A]</td>
<td>driver_inst/mute_state_s2/CLK</td>
</tr>
<tr>
<td>670.311</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C31[2][A]</td>
<td style=" font-weight:bold;">driver_inst/mute_state_s2/Q</td>
</tr>
<tr>
<td>670.549</td>
<td>0.238</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[0][B]</td>
<td>driver_inst/n22_s1/I1</td>
</tr>
<tr>
<td>671.273</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R16C32[0][B]</td>
<td style=" background: #97FFFF;">driver_inst/n22_s1/F</td>
</tr>
<tr>
<td>671.787</td>
<td>0.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[0][A]</td>
<td style=" font-weight:bold;">driver_inst/sample_4_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>666.667</td>
<td>666.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>666.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>671.034</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_R</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>671.219</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[0][A]</td>
<td>driver_inst/sample_4_s0/CLK</td>
</tr>
<tr>
<td>671.249</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/sample_4_s0</td>
</tr>
<tr>
<td>671.261</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C32[0][A]</td>
<td>driver_inst/sample_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.241</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 40.009%; route: 0.752, 41.571%; tC2Q: 0.333, 18.420%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>671.787</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>671.261</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver_inst/mute_state_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver_inst/sample_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>666.667</td>
<td>666.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>666.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>666.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>669.793</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>669.978</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[2][A]</td>
<td>driver_inst/mute_state_s2/CLK</td>
</tr>
<tr>
<td>670.311</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C31[2][A]</td>
<td style=" font-weight:bold;">driver_inst/mute_state_s2/Q</td>
</tr>
<tr>
<td>670.549</td>
<td>0.238</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[0][B]</td>
<td>driver_inst/n22_s1/I1</td>
</tr>
<tr>
<td>671.273</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R16C32[0][B]</td>
<td style=" background: #97FFFF;">driver_inst/n22_s1/F</td>
</tr>
<tr>
<td>671.787</td>
<td>0.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[0][B]</td>
<td style=" font-weight:bold;">driver_inst/sample_8_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>666.667</td>
<td>666.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>666.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>671.034</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_R</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>671.219</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[0][B]</td>
<td>driver_inst/sample_8_s0/CLK</td>
</tr>
<tr>
<td>671.249</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/sample_8_s0</td>
</tr>
<tr>
<td>671.261</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C32[0][B]</td>
<td>driver_inst/sample_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.241</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 40.009%; route: 0.752, 41.571%; tC2Q: 0.333, 18.420%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>671.787</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>671.261</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver_inst/mute_state_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver_inst/sample_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>666.667</td>
<td>666.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>666.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>666.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>669.793</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>669.978</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[2][A]</td>
<td>driver_inst/mute_state_s2/CLK</td>
</tr>
<tr>
<td>670.311</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C31[2][A]</td>
<td style=" font-weight:bold;">driver_inst/mute_state_s2/Q</td>
</tr>
<tr>
<td>670.549</td>
<td>0.238</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[0][B]</td>
<td>driver_inst/n22_s1/I1</td>
</tr>
<tr>
<td>671.273</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R16C32[0][B]</td>
<td style=" background: #97FFFF;">driver_inst/n22_s1/F</td>
</tr>
<tr>
<td>671.787</td>
<td>0.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[1][B]</td>
<td style=" font-weight:bold;">driver_inst/sample_10_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>666.667</td>
<td>666.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>666.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>671.034</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_R</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>671.219</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[1][B]</td>
<td>driver_inst/sample_10_s0/CLK</td>
</tr>
<tr>
<td>671.249</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/sample_10_s0</td>
</tr>
<tr>
<td>671.261</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C32[1][B]</td>
<td>driver_inst/sample_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.241</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 40.009%; route: 0.752, 41.571%; tC2Q: 0.333, 18.420%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>671.787</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>671.261</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver_inst/mute_state_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver_inst/sample_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>666.667</td>
<td>666.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>666.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>666.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>669.793</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>669.978</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[2][A]</td>
<td>driver_inst/mute_state_s2/CLK</td>
</tr>
<tr>
<td>670.311</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C31[2][A]</td>
<td style=" font-weight:bold;">driver_inst/mute_state_s2/Q</td>
</tr>
<tr>
<td>670.549</td>
<td>0.238</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[0][B]</td>
<td>driver_inst/n22_s1/I1</td>
</tr>
<tr>
<td>671.273</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R16C32[0][B]</td>
<td style=" background: #97FFFF;">driver_inst/n22_s1/F</td>
</tr>
<tr>
<td>671.787</td>
<td>0.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[2][B]</td>
<td style=" font-weight:bold;">driver_inst/sample_11_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>666.667</td>
<td>666.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>666.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>671.034</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_R</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>671.219</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[2][B]</td>
<td>driver_inst/sample_11_s0/CLK</td>
</tr>
<tr>
<td>671.249</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/sample_11_s0</td>
</tr>
<tr>
<td>671.261</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C32[2][B]</td>
<td>driver_inst/sample_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.241</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 40.009%; route: 0.752, 41.571%; tC2Q: 0.333, 18.420%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>671.787</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>671.261</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver_inst/mute_state_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver_inst/sample_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>666.667</td>
<td>666.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>666.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>666.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>669.793</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>669.978</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[2][A]</td>
<td>driver_inst/mute_state_s2/CLK</td>
</tr>
<tr>
<td>670.311</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C31[2][A]</td>
<td style=" font-weight:bold;">driver_inst/mute_state_s2/Q</td>
</tr>
<tr>
<td>670.549</td>
<td>0.238</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[0][B]</td>
<td>driver_inst/n22_s1/I1</td>
</tr>
<tr>
<td>671.273</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R16C32[0][B]</td>
<td style=" background: #97FFFF;">driver_inst/n22_s1/F</td>
</tr>
<tr>
<td>671.787</td>
<td>0.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[1][A]</td>
<td style=" font-weight:bold;">driver_inst/sample_12_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>666.667</td>
<td>666.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>666.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>671.034</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_R</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>671.219</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[1][A]</td>
<td>driver_inst/sample_12_s0/CLK</td>
</tr>
<tr>
<td>671.249</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/sample_12_s0</td>
</tr>
<tr>
<td>671.261</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C32[1][A]</td>
<td>driver_inst/sample_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.241</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 40.009%; route: 0.752, 41.571%; tC2Q: 0.333, 18.420%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>671.787</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>671.261</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver_inst/mute_state_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver_inst/sample_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>666.667</td>
<td>666.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>666.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>666.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>669.793</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>669.978</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[2][A]</td>
<td>driver_inst/mute_state_s2/CLK</td>
</tr>
<tr>
<td>670.311</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C31[2][A]</td>
<td style=" font-weight:bold;">driver_inst/mute_state_s2/Q</td>
</tr>
<tr>
<td>670.549</td>
<td>0.238</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[0][B]</td>
<td>driver_inst/n22_s1/I1</td>
</tr>
<tr>
<td>671.273</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R16C32[0][B]</td>
<td style=" background: #97FFFF;">driver_inst/n22_s1/F</td>
</tr>
<tr>
<td>671.787</td>
<td>0.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[1][B]</td>
<td style=" font-weight:bold;">driver_inst/sample_13_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>666.667</td>
<td>666.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>666.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>671.034</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_R</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>671.219</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[1][B]</td>
<td>driver_inst/sample_13_s0/CLK</td>
</tr>
<tr>
<td>671.249</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/sample_13_s0</td>
</tr>
<tr>
<td>671.261</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C32[1][B]</td>
<td>driver_inst/sample_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.241</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 40.009%; route: 0.752, 41.571%; tC2Q: 0.333, 18.420%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>671.787</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>671.261</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver_inst/mute_state_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver_inst/sample_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>666.667</td>
<td>666.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>666.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>666.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>669.793</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>669.978</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[2][A]</td>
<td>driver_inst/mute_state_s2/CLK</td>
</tr>
<tr>
<td>670.311</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C31[2][A]</td>
<td style=" font-weight:bold;">driver_inst/mute_state_s2/Q</td>
</tr>
<tr>
<td>670.549</td>
<td>0.238</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[0][B]</td>
<td>driver_inst/n22_s1/I1</td>
</tr>
<tr>
<td>671.273</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R16C32[0][B]</td>
<td style=" background: #97FFFF;">driver_inst/n22_s1/F</td>
</tr>
<tr>
<td>671.787</td>
<td>0.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[2][A]</td>
<td style=" font-weight:bold;">driver_inst/sample_14_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>666.667</td>
<td>666.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>666.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>671.034</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_R</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>671.219</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[2][A]</td>
<td>driver_inst/sample_14_s0/CLK</td>
</tr>
<tr>
<td>671.249</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/sample_14_s0</td>
</tr>
<tr>
<td>671.261</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C32[2][A]</td>
<td>driver_inst/sample_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.241</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 40.009%; route: 0.752, 41.571%; tC2Q: 0.333, 18.420%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.565</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.876</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/intensity_smoothed_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_inst/led_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C2[1][B]</td>
<td>uart_inst/intensity_smoothed_9_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R16C2[1][B]</td>
<td style=" font-weight:bold;">uart_inst/intensity_smoothed_9_s0/Q</td>
</tr>
<tr>
<td>3.876</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL16[B]</td>
<td style=" font-weight:bold;">uart_inst/led_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL16[B]</td>
<td>uart_inst/led_1_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL16[B]</td>
<td>uart_inst/led_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.588</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>671.849</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>671.261</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver_inst/mute_state_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver_inst/sample_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>666.667</td>
<td>666.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>666.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>666.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>669.793</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>669.978</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[2][A]</td>
<td>driver_inst/mute_state_s2/CLK</td>
</tr>
<tr>
<td>670.311</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C31[2][A]</td>
<td style=" font-weight:bold;">driver_inst/mute_state_s2/Q</td>
</tr>
<tr>
<td>670.549</td>
<td>0.238</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[0][B]</td>
<td>driver_inst/n22_s1/I1</td>
</tr>
<tr>
<td>671.273</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R16C32[0][B]</td>
<td style=" background: #97FFFF;">driver_inst/n22_s1/F</td>
</tr>
<tr>
<td>671.849</td>
<td>0.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C33[0][B]</td>
<td style=" font-weight:bold;">driver_inst/sample_3_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>666.667</td>
<td>666.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>666.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>671.034</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_R</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>671.219</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C33[0][B]</td>
<td>driver_inst/sample_3_s0/CLK</td>
</tr>
<tr>
<td>671.249</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/sample_3_s0</td>
</tr>
<tr>
<td>671.261</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C33[0][B]</td>
<td>driver_inst/sample_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.241</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 38.692%; route: 0.814, 43.494%; tC2Q: 0.333, 17.814%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.588</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>671.849</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>671.261</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver_inst/mute_state_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver_inst/sample_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>666.667</td>
<td>666.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>666.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>666.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>669.793</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>669.978</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[2][A]</td>
<td>driver_inst/mute_state_s2/CLK</td>
</tr>
<tr>
<td>670.311</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C31[2][A]</td>
<td style=" font-weight:bold;">driver_inst/mute_state_s2/Q</td>
</tr>
<tr>
<td>670.549</td>
<td>0.238</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[0][B]</td>
<td>driver_inst/n22_s1/I1</td>
</tr>
<tr>
<td>671.273</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R16C32[0][B]</td>
<td style=" background: #97FFFF;">driver_inst/n22_s1/F</td>
</tr>
<tr>
<td>671.849</td>
<td>0.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[0][A]</td>
<td style=" font-weight:bold;">driver_inst/sample_5_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>666.667</td>
<td>666.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>666.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>671.034</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_R</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>671.219</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[0][A]</td>
<td>driver_inst/sample_5_s0/CLK</td>
</tr>
<tr>
<td>671.249</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/sample_5_s0</td>
</tr>
<tr>
<td>671.261</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C33[0][A]</td>
<td>driver_inst/sample_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.241</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 38.692%; route: 0.814, 43.494%; tC2Q: 0.333, 17.814%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.588</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>671.849</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>671.261</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver_inst/mute_state_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver_inst/sample_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>666.667</td>
<td>666.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>666.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>666.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>669.793</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>669.978</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[2][A]</td>
<td>driver_inst/mute_state_s2/CLK</td>
</tr>
<tr>
<td>670.311</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C31[2][A]</td>
<td style=" font-weight:bold;">driver_inst/mute_state_s2/Q</td>
</tr>
<tr>
<td>670.549</td>
<td>0.238</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[0][B]</td>
<td>driver_inst/n22_s1/I1</td>
</tr>
<tr>
<td>671.273</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R16C32[0][B]</td>
<td style=" background: #97FFFF;">driver_inst/n22_s1/F</td>
</tr>
<tr>
<td>671.849</td>
<td>0.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C33[1][B]</td>
<td style=" font-weight:bold;">driver_inst/sample_6_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>666.667</td>
<td>666.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>666.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>671.034</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_R</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>671.219</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C33[1][B]</td>
<td>driver_inst/sample_6_s0/CLK</td>
</tr>
<tr>
<td>671.249</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/sample_6_s0</td>
</tr>
<tr>
<td>671.261</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C33[1][B]</td>
<td>driver_inst/sample_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.241</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 38.692%; route: 0.814, 43.494%; tC2Q: 0.333, 17.814%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.588</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>671.849</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>671.261</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver_inst/mute_state_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver_inst/sample_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>666.667</td>
<td>666.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>666.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>666.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>669.793</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>669.978</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[2][A]</td>
<td>driver_inst/mute_state_s2/CLK</td>
</tr>
<tr>
<td>670.311</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C31[2][A]</td>
<td style=" font-weight:bold;">driver_inst/mute_state_s2/Q</td>
</tr>
<tr>
<td>670.549</td>
<td>0.238</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[0][B]</td>
<td>driver_inst/n22_s1/I1</td>
</tr>
<tr>
<td>671.273</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R16C32[0][B]</td>
<td style=" background: #97FFFF;">driver_inst/n22_s1/F</td>
</tr>
<tr>
<td>671.849</td>
<td>0.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C33[0][A]</td>
<td style=" font-weight:bold;">driver_inst/sample_7_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>666.667</td>
<td>666.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>666.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>671.034</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_R</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>671.219</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C33[0][A]</td>
<td>driver_inst/sample_7_s0/CLK</td>
</tr>
<tr>
<td>671.249</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/sample_7_s0</td>
</tr>
<tr>
<td>671.261</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C33[0][A]</td>
<td>driver_inst/sample_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.241</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 38.692%; route: 0.814, 43.494%; tC2Q: 0.333, 17.814%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.588</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>671.849</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>671.261</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver_inst/mute_state_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver_inst/sample_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>666.667</td>
<td>666.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>666.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>666.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>669.793</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>669.978</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[2][A]</td>
<td>driver_inst/mute_state_s2/CLK</td>
</tr>
<tr>
<td>670.311</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C31[2][A]</td>
<td style=" font-weight:bold;">driver_inst/mute_state_s2/Q</td>
</tr>
<tr>
<td>670.549</td>
<td>0.238</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[0][B]</td>
<td>driver_inst/n22_s1/I1</td>
</tr>
<tr>
<td>671.273</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R16C32[0][B]</td>
<td style=" background: #97FFFF;">driver_inst/n22_s1/F</td>
</tr>
<tr>
<td>671.849</td>
<td>0.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[1][B]</td>
<td style=" font-weight:bold;">driver_inst/sample_9_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>666.667</td>
<td>666.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>666.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>671.034</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_R</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>671.219</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[1][B]</td>
<td>driver_inst/sample_9_s0/CLK</td>
</tr>
<tr>
<td>671.249</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/sample_9_s0</td>
</tr>
<tr>
<td>671.261</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C33[1][B]</td>
<td>driver_inst/sample_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.241</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 38.692%; route: 0.814, 43.494%; tC2Q: 0.333, 17.814%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.588</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>671.849</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>671.261</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver_inst/mute_state_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver_inst/sample_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>666.667</td>
<td>666.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>666.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>666.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>669.793</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>669.978</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[2][A]</td>
<td>driver_inst/mute_state_s2/CLK</td>
</tr>
<tr>
<td>670.311</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C31[2][A]</td>
<td style=" font-weight:bold;">driver_inst/mute_state_s2/Q</td>
</tr>
<tr>
<td>670.549</td>
<td>0.238</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[0][B]</td>
<td>driver_inst/n22_s1/I1</td>
</tr>
<tr>
<td>671.273</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R16C32[0][B]</td>
<td style=" background: #97FFFF;">driver_inst/n22_s1/F</td>
</tr>
<tr>
<td>671.849</td>
<td>0.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[0][B]</td>
<td style=" font-weight:bold;">driver_inst/sample_15_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>666.667</td>
<td>666.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>666.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>671.034</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_R</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>671.219</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[0][B]</td>
<td>driver_inst/sample_15_s0/CLK</td>
</tr>
<tr>
<td>671.249</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/sample_15_s0</td>
</tr>
<tr>
<td>671.261</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C33[0][B]</td>
<td>driver_inst/sample_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.241</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 38.692%; route: 0.814, 43.494%; tC2Q: 0.333, 17.814%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/byte_phase_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_inst/byte_phase_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[0][A]</td>
<td>uart_inst/byte_phase_s2/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R16C18[0][A]</td>
<td style=" font-weight:bold;">uart_inst/byte_phase_s2/Q</td>
</tr>
<tr>
<td>3.647</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[0][A]</td>
<td>uart_inst/n636_s3/I2</td>
</tr>
<tr>
<td>4.019</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C18[0][A]</td>
<td style=" background: #97FFFF;">uart_inst/n636_s3/F</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[0][A]</td>
<td style=" font-weight:bold;">uart_inst/byte_phase_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[0][A]</td>
<td>uart_inst/byte_phase_s2/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C18[0][A]</td>
<td>uart_inst/byte_phase_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/led_update_counter_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_inst/led_update_counter_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td>uart_inst/led_update_counter_0_s1/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C20[0][A]</td>
<td style=" font-weight:bold;">uart_inst/led_update_counter_0_s1/Q</td>
</tr>
<tr>
<td>3.647</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td>uart_inst/n282_s3/I3</td>
</tr>
<tr>
<td>4.019</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td style=" background: #97FFFF;">uart_inst/n282_s3/F</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td style=" font-weight:bold;">uart_inst/led_update_counter_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td>uart_inst/led_update_counter_0_s1/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C20[0][A]</td>
<td>uart_inst/led_update_counter_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/rxBitNumber_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_inst/rxBitNumber_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[1][A]</td>
<td>uart_inst/rxBitNumber_0_s1/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R16C14[1][A]</td>
<td style=" font-weight:bold;">uart_inst/rxBitNumber_0_s1/Q</td>
</tr>
<tr>
<td>3.647</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[1][A]</td>
<td>uart_inst/n603_s8/I2</td>
</tr>
<tr>
<td>4.019</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C14[1][A]</td>
<td style=" background: #97FFFF;">uart_inst/n603_s8/F</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[1][A]</td>
<td style=" font-weight:bold;">uart_inst/rxBitNumber_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[1][A]</td>
<td>uart_inst/rxBitNumber_0_s1/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C14[1][A]</td>
<td>uart_inst/rxBitNumber_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/rxBitNumber_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_inst/rxBitNumber_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td>uart_inst/rxBitNumber_2_s1/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R16C14[0][A]</td>
<td style=" font-weight:bold;">uart_inst/rxBitNumber_2_s1/Q</td>
</tr>
<tr>
<td>3.647</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td>uart_inst/n599_s13/I2</td>
</tr>
<tr>
<td>4.019</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td style=" background: #97FFFF;">uart_inst/n599_s13/F</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td style=" font-weight:bold;">uart_inst/rxBitNumber_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td>uart_inst/rxBitNumber_2_s1/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C14[0][A]</td>
<td>uart_inst/rxBitNumber_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/rxCounter_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_inst/rxCounter_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[1][A]</td>
<td>uart_inst/rxCounter_9_s1/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R16C16[1][A]</td>
<td style=" font-weight:bold;">uart_inst/rxCounter_9_s1/Q</td>
</tr>
<tr>
<td>3.647</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[1][A]</td>
<td>uart_inst/n579_s11/I3</td>
</tr>
<tr>
<td>4.019</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C16[1][A]</td>
<td style=" background: #97FFFF;">uart_inst/n579_s11/F</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[1][A]</td>
<td style=" font-weight:bold;">uart_inst/rxCounter_9_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[1][A]</td>
<td>uart_inst/rxCounter_9_s1/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C16[1][A]</td>
<td>uart_inst/rxCounter_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/rxCounter_10_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_inst/rxCounter_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td>uart_inst/rxCounter_10_s1/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R14C20[1][A]</td>
<td style=" font-weight:bold;">uart_inst/rxCounter_10_s1/Q</td>
</tr>
<tr>
<td>3.647</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td>uart_inst/n577_s11/I3</td>
</tr>
<tr>
<td>4.019</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td style=" background: #97FFFF;">uart_inst/n577_s11/F</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td style=" font-weight:bold;">uart_inst/rxCounter_10_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td>uart_inst/rxCounter_10_s1/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C20[1][A]</td>
<td>uart_inst/rxCounter_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/rxCounter_12_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_inst/rxCounter_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20[0][A]</td>
<td>uart_inst/rxCounter_12_s1/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C20[0][A]</td>
<td style=" font-weight:bold;">uart_inst/rxCounter_12_s1/Q</td>
</tr>
<tr>
<td>3.647</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20[0][A]</td>
<td>uart_inst/n573_s12/I3</td>
</tr>
<tr>
<td>4.019</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C20[0][A]</td>
<td style=" background: #97FFFF;">uart_inst/n573_s12/F</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[0][A]</td>
<td style=" font-weight:bold;">uart_inst/rxCounter_12_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20[0][A]</td>
<td>uart_inst/rxCounter_12_s1/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C20[0][A]</td>
<td>uart_inst/rxCounter_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>338.604</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>337.896</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver_inst/ws_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver_inst/ws_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>333.333</td>
<td>333.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>333.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>337.701</td>
<td>4.367</td>
<td>tCL</td>
<td>FF</td>
<td>25</td>
<td>PLL_R</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>337.896</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[0][A]</td>
<td>driver_inst/ws_s1/CLK</td>
</tr>
<tr>
<td>338.229</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R16C32[0][A]</td>
<td style=" font-weight:bold;">driver_inst/ws_s1/Q</td>
</tr>
<tr>
<td>338.232</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[0][A]</td>
<td>driver_inst/n101_s2/I0</td>
</tr>
<tr>
<td>338.604</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C32[0][A]</td>
<td style=" background: #97FFFF;">driver_inst/n101_s2/F</td>
</tr>
<tr>
<td>338.604</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[0][A]</td>
<td style=" font-weight:bold;">driver_inst/ws_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>333.333</td>
<td>333.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>333.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>337.701</td>
<td>4.367</td>
<td>tCL</td>
<td>FF</td>
<td>25</td>
<td>PLL_R</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>337.896</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[0][A]</td>
<td>driver_inst/ws_s1/CLK</td>
</tr>
<tr>
<td>337.896</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C32[0][A]</td>
<td>driver_inst/ws_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.130</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.380</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>uart_inst/shift_reg_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>uart_inst/shift_reg_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.659</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.854</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>uart_inst/shift_reg_7_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.130</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.380</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>uart_inst/shift_reg_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>uart_inst/shift_reg_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.659</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.854</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>uart_inst/shift_reg_6_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.130</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.380</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>uart_inst/shift_reg_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>uart_inst/shift_reg_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.659</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.854</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>uart_inst/shift_reg_4_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.130</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.380</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>uart_inst/byte_buf_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>uart_inst/byte_buf_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.659</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.854</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>uart_inst/byte_buf_7_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.130</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.380</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>uart_inst/temp_data_15_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>uart_inst/temp_data_15_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.659</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.854</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>uart_inst/temp_data_15_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.130</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.380</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>uart_inst/data_in_15_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>uart_inst/data_in_15_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.659</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.854</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>uart_inst/data_in_15_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.130</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.380</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>uart_inst/intensity_accum_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>uart_inst/intensity_accum_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.659</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.854</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>uart_inst/intensity_accum_5_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.130</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.380</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>fifo_buffer/rd_ptr_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>fifo_buffer/rd_ptr_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.659</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.854</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>fifo_buffer/rd_ptr_4_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.130</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.380</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>fifo_buffer/rd_ptr_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>fifo_buffer/rd_ptr_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.659</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.854</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>fifo_buffer/rd_ptr_5_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.130</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.380</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>uart_inst/intensity_accum_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>uart_inst/intensity_accum_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.659</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.854</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>uart_inst/intensity_accum_6_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>150</td>
<td>clk_d</td>
<td>26.305</td>
<td>0.262</td>
</tr>
<tr>
<td>62</td>
<td>uart_inst/temp_data_15_8</td>
<td>26.305</td>
<td>2.974</td>
</tr>
<tr>
<td>50</td>
<td>uart_inst/n316_3</td>
<td>26.305</td>
<td>3.467</td>
</tr>
<tr>
<td>25</td>
<td>bck_d</td>
<td>27.338</td>
<td>0.661</td>
</tr>
<tr>
<td>25</td>
<td>uart_inst/temp_data[15]</td>
<td>28.991</td>
<td>3.737</td>
</tr>
<tr>
<td>20</td>
<td>driver_inst/bit_count[0]</td>
<td>29.794</td>
<td>1.346</td>
</tr>
<tr>
<td>17</td>
<td>driver_inst/n21_3</td>
<td>660.936</td>
<td>0.857</td>
</tr>
<tr>
<td>17</td>
<td>uart_inst/rxState[2]</td>
<td>28.159</td>
<td>1.346</td>
</tr>
<tr>
<td>16</td>
<td>driver_inst/n22_4</td>
<td>34.367</td>
<td>0.846</td>
</tr>
<tr>
<td>16</td>
<td>uart_inst/rxState[1]</td>
<td>28.479</td>
<td>1.002</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C7</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C9</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C10</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C26</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C13</td>
<td>100.00%</td>
</tr>
<tr>
<td>R4C32</td>
<td>100.00%</td>
</tr>
<tr>
<td>R7C25</td>
<td>100.00%</td>
</tr>
<tr>
<td>R13C40</td>
<td>100.00%</td>
</tr>
<tr>
<td>R26C3</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
