/* Generated by Yosys 0.45+106 (git sha1 dcf9f5831, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3) */

(* top =  1  *)
(* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:240" *)
(* generator = "Amaranth" *)
module top(s_axi_lite_awprot, s_axi_lite_awvalid, s_axi_lite_wdata, s_axi_lite_wstrb, s_axi_lite_wvalid, s_axi_lite_bready, s_axi_lite_araddr, s_axi_lite_arprot, s_axi_lite_arvalid, s_axi_lite_rready, m_axi_spectrometer_awid, m_axi_spectrometer_awready, m_axi_spectrometer_wid, m_axi_spectrometer_wready, m_axi_spectrometer_bid, m_axi_spectrometer_bresp, m_axi_spectrometer_bvalid, m_axi_recorder_awid, m_axi_recorder_awready, m_axi_recorder_wid, m_axi_recorder_wready
, m_axi_recorder_bid, m_axi_recorder_bresp, m_axi_recorder_bvalid, re_in, im_in, s_axi_lite_clk, s_axi_lite_rst, sampling_clk, clk, clk2x_clk, clk3x_clk, s_axi_lite_awready, s_axi_lite_wready, s_axi_lite_bresp, s_axi_lite_bvalid, s_axi_lite_arready, s_axi_lite_rdata, s_axi_lite_rresp, s_axi_lite_rvalid, m_axi_spectrometer_awaddr, m_axi_spectrometer_awlen
, m_axi_spectrometer_awsize, m_axi_spectrometer_awburst, m_axi_spectrometer_awlock, m_axi_spectrometer_awcache, m_axi_spectrometer_awprot, m_axi_spectrometer_awvalid, m_axi_spectrometer_wdata, m_axi_spectrometer_wstrb, m_axi_spectrometer_wlast, m_axi_spectrometer_wvalid, m_axi_spectrometer_bready, m_axi_recorder_awaddr, m_axi_recorder_awlen, m_axi_recorder_awsize, m_axi_recorder_awburst, m_axi_recorder_awlock, m_axi_recorder_awcache, m_axi_recorder_awprot, m_axi_recorder_awvalid, m_axi_recorder_wdata, m_axi_recorder_wstrb
, m_axi_recorder_wlast, m_axi_recorder_wvalid, m_axi_recorder_bready, interrupt_out, rst, s_axi_lite_awaddr);
  reg \$auto$verilog_backend.cc:2352:dump_module$1  = 0;
  wire [18:0] \$1 ;
  wire \$10 ;
  wire \$11 ;
  wire \$12 ;
  wire \$13 ;
  wire \$14 ;
  wire \$15 ;
  wire \$16 ;
  wire \$17 ;
  wire [3:0] \$18 ;
  wire \$19 ;
  wire [18:0] \$2 ;
  wire \$20 ;
  wire \$21 ;
  wire \$22 ;
  wire \$23 ;
  wire \$24 ;
  wire \$25 ;
  wire \$26 ;
  wire \$27 ;
  wire [3:0] \$28 ;
  wire \$29 ;
  wire [31:0] \$3 ;
  wire \$30 ;
  wire \$31 ;
  wire [3:0] \$32 ;
  reg [15:0] \$33 ;
  reg [15:0] \$34 ;
  reg \$35 ;
  reg [31:0] \$36 ;
  reg \$37 ;
  reg \$38 ;
  reg \$39 ;
  wire [31:0] \$4 ;
  reg [3:0] \$40 ;
  reg \$41 ;
  reg [3:0] \$42 ;
  reg \$43 ;
  reg [3:0] \$44 ;
  wire [46:0] \$45 ;
  wire [2:0] \$46 ;
  wire [17:0] \$47 ;
  wire [31:0] \$48 ;
  wire [28:0] \$49 ;
  wire \$5 ;
  wire [31:0] \$50 ;
  wire [34:0] \$51 ;
  wire [23:0] \$52 ;
  wire \$6 ;
  wire \$7 ;
  wire \$8 ;
  wire \$9 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/spectrometer.py:86" *)
  wire abort;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:263" *)
  wire [1:0] address;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:374" *)
  reg [3:0] \address$142  = 4'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:263" *)
  wire \address$145 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:263" *)
  wire [2:0] \address$153 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi4_lite.py:65" *)
  wire [3:0] \address$188 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/ddc.py:132" *)
  wire bypass2;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/ddc.py:133" *)
  wire bypass3;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:40" *)
  input clk;
  wire clk;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:41" *)
  input clk2x_clk;
  wire clk2x_clk;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:41" *)
  wire clk2x_rst;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:42" *)
  input clk3x_clk;
  wire clk3x_clk;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:42" *)
  wire clk3x_rst;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/ddc.py:126" *)
  wire [9:0] coeff_waddr;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/ddc.py:128" *)
  wire [17:0] coeff_wdata;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/ddc.py:127" *)
  wire coeff_wren;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/clknx.py:38" *)
  wire common_edge;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/ddc.py:121" *)
  wire \common_edge$104 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/clknx.py:38" *)
  wire \common_edge$76 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/spectrometer.py:80" *)
  wire common_edge_2x;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/spectrometer.py:81" *)
  wire common_edge_3x;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/ddc.py:129" *)
  wire [6:0] decimation1;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/ddc.py:130" *)
  wire [5:0] decimation2;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/ddc.py:131" *)
  wire [6:0] decimation3;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/recorder.py:99" *)
  wire dropped_samples;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/ddc.py:122" *)
  wire enable_input;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:97" *)
  wire field_abort;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:97" *)
  wire field_bypass2;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:97" *)
  wire field_bypass3;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:97" *)
  wire [9:0] field_coeff_waddr;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:97" *)
  wire [17:0] field_coeff_wdata;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:97" *)
  wire field_coeff_wren;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:97" *)
  wire [6:0] field_decimation1;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:97" *)
  wire [5:0] field_decimation2;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:97" *)
  wire [6:0] field_decimation3;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:97" *)
  wire field_dropped_samples;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:97" *)
  wire field_enable_input;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:97" *)
  wire [27:0] field_frequency;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:97" *)
  wire [2:0] field_last_buffer;
  (* enum_base_type = "RecorderMode" *)
  (* enum_value_00 = "MODE_16BIT" *)
  (* enum_value_01 = "MODE_12BIT" *)
  (* enum_value_10 = "MODE_8BIT" *)
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:97" *)
  wire [1:0] field_mode;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:97" *)
  wire [31:0] field_next_address;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:97" *)
  wire [9:0] field_num_integrations;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:97" *)
  wire field_odd_operations1;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:97" *)
  wire field_odd_operations3;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:97" *)
  wire [6:0] field_operations_minus_one1;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:97" *)
  wire [5:0] field_operations_minus_one2;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:97" *)
  wire [6:0] field_operations_minus_one3;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:97" *)
  wire field_peak_detect;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:97" *)
  wire field_recorder;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:97" *)
  wire field_sdr_reset;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:97" *)
  wire field_spectrometer;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:97" *)
  wire field_start;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:97" *)
  wire field_stop;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:97" *)
  wire field_use_ddc_out;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/recorder.py:98" *)
  wire finished;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/ddc.py:124" *)
  wire [27:0] frequency;
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/lib/cdc.py:262" *)
  wire i;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cdc.py:74" *)
  wire [2:0] i_address;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cdc.py:75" *)
  wire [31:0] i_rdata;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cdc.py:71" *)
  wire i_rdone;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cdc.py:70" *)
  reg i_ren = 1'h0;
  (* init = 32'd0 *)
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cdc.py:76" *)
  wire [31:0] i_wdata;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cdc.py:73" *)
  wire i_wdone;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cdc.py:72" *)
  reg [3:0] i_wstrobe = 4'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cdc.py:189" *)
  input [11:0] im_in;
  wire [11:0] im_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/ddc.py:141" *)
  wire [11:0] \im_in$139 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cdc.py:189" *)
  wire [11:0] \im_in$70 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/spectrometer.py:83" *)
  reg [15:0] \im_in$79  = 16'h0000;
  (* init = 16'h0000 *)
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/recorder.py:92" *)
  wire [15:0] \im_in$93 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cdc.py:195" *)
  wire [11:0] im_out;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/ddc.py:145" *)
  wire [15:0] \im_out$172 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:95" *)
  wire interrupt;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:95" *)
  output interrupt_out;
  wire interrupt_out;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/spectrometer.py:90" *)
  wire \interrupt_out$82 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/spectrometer.py:88" *)
  wire [2:0] last_buffer;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/recorder.py:100" *)
  output [31:0] m_axi_recorder_awaddr;
  wire [31:0] m_axi_recorder_awaddr;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:98" *)
  output [1:0] m_axi_recorder_awburst;
  wire [1:0] m_axi_recorder_awburst;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:105" *)
  output [3:0] m_axi_recorder_awcache;
  wire [3:0] m_axi_recorder_awcache;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:150" *)
  input [-1:0] m_axi_recorder_awid;
  wire [-1:0] m_axi_recorder_awid;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:90" *)
  output [3:0] m_axi_recorder_awlen;
  wire [3:0] m_axi_recorder_awlen;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:101" *)
  output [1:0] m_axi_recorder_awlock;
  wire [1:0] m_axi_recorder_awlock;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:108" *)
  output [2:0] m_axi_recorder_awprot;
  wire [2:0] m_axi_recorder_awprot;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:123" *)
  input m_axi_recorder_awready;
  wire m_axi_recorder_awready;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:94" *)
  output [2:0] m_axi_recorder_awsize;
  wire [2:0] m_axi_recorder_awsize;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:121" *)
  output m_axi_recorder_awvalid;
  wire m_axi_recorder_awvalid;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:150" *)
  input [-1:0] m_axi_recorder_bid;
  wire [-1:0] m_axi_recorder_bid;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:162" *)
  output m_axi_recorder_bready;
  wire m_axi_recorder_bready;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:153" *)
  input [1:0] m_axi_recorder_bresp;
  wire [1:0] m_axi_recorder_bresp;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:160" *)
  input m_axi_recorder_bvalid;
  wire m_axi_recorder_bvalid;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:130" *)
  output [63:0] m_axi_recorder_wdata;
  wire [63:0] m_axi_recorder_wdata;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:150" *)
  input [-1:0] m_axi_recorder_wid;
  wire [-1:0] m_axi_recorder_wid;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:137" *)
  output m_axi_recorder_wlast;
  wire m_axi_recorder_wlast;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:146" *)
  input m_axi_recorder_wready;
  wire m_axi_recorder_wready;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:133" *)
  output [7:0] m_axi_recorder_wstrb;
  wire [7:0] m_axi_recorder_wstrb;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:144" *)
  output m_axi_recorder_wvalid;
  wire m_axi_recorder_wvalid;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:86" *)
  output [31:0] m_axi_spectrometer_awaddr;
  wire [31:0] m_axi_spectrometer_awaddr;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:98" *)
  output [1:0] m_axi_spectrometer_awburst;
  wire [1:0] m_axi_spectrometer_awburst;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:105" *)
  output [3:0] m_axi_spectrometer_awcache;
  wire [3:0] m_axi_spectrometer_awcache;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:150" *)
  input [-1:0] m_axi_spectrometer_awid;
  wire [-1:0] m_axi_spectrometer_awid;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:90" *)
  output [3:0] m_axi_spectrometer_awlen;
  wire [3:0] m_axi_spectrometer_awlen;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:101" *)
  output [1:0] m_axi_spectrometer_awlock;
  wire [1:0] m_axi_spectrometer_awlock;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:108" *)
  output [2:0] m_axi_spectrometer_awprot;
  wire [2:0] m_axi_spectrometer_awprot;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:123" *)
  input m_axi_spectrometer_awready;
  wire m_axi_spectrometer_awready;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:94" *)
  output [2:0] m_axi_spectrometer_awsize;
  wire [2:0] m_axi_spectrometer_awsize;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:121" *)
  output m_axi_spectrometer_awvalid;
  wire m_axi_spectrometer_awvalid;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:150" *)
  input [-1:0] m_axi_spectrometer_bid;
  wire [-1:0] m_axi_spectrometer_bid;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:162" *)
  output m_axi_spectrometer_bready;
  wire m_axi_spectrometer_bready;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:153" *)
  input [1:0] m_axi_spectrometer_bresp;
  wire [1:0] m_axi_spectrometer_bresp;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:160" *)
  input m_axi_spectrometer_bvalid;
  wire m_axi_spectrometer_bvalid;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:130" *)
  output [63:0] m_axi_spectrometer_wdata;
  wire [63:0] m_axi_spectrometer_wdata;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:150" *)
  input [-1:0] m_axi_spectrometer_wid;
  wire [-1:0] m_axi_spectrometer_wid;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:137" *)
  output m_axi_spectrometer_wlast;
  wire m_axi_spectrometer_wlast;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:146" *)
  input m_axi_spectrometer_wready;
  wire m_axi_spectrometer_wready;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:133" *)
  output [7:0] m_axi_spectrometer_wstrb;
  wire [7:0] m_axi_spectrometer_wstrb;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:144" *)
  output m_axi_spectrometer_wvalid;
  wire m_axi_spectrometer_wvalid;
  (* enum_base_type = "RecorderMode" *)
  (* enum_value_00 = "MODE_16BIT" *)
  (* enum_value_01 = "MODE_12BIT" *)
  (* enum_value_10 = "MODE_8BIT" *)
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/recorder.py:95" *)
  wire [1:0] mode;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/recorder.py:100" *)
  wire [31:0] next_address;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/spectrometer.py:85" *)
  wire [9:0] number_integrations;
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/lib/cdc.py:263" *)
  wire o;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cdc.py:82" *)
  wire [2:0] o_address;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cdc.py:83" *)
  wire [31:0] o_rdata;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cdc.py:79" *)
  wire o_rdone;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cdc.py:78" *)
  wire o_ren;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cdc.py:84" *)
  wire [31:0] o_wdata;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cdc.py:81" *)
  wire o_wdone;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cdc.py:80" *)
  wire [3:0] o_wstrobe;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/ddc.py:137" *)
  wire odd_operations1;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/ddc.py:138" *)
  wire odd_operations3;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/ddc.py:134" *)
  wire [6:0] operations_minus_one1;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/ddc.py:135" *)
  wire [5:0] operations_minus_one2;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/ddc.py:136" *)
  wire [6:0] operations_minus_one3;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/spectrometer.py:87" *)
  wire peak_detect;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:264" *)
  wire [31:0] rdata;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi4_lite.py:66" *)
  reg [31:0] \rdata$174  = 32'd0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:264" *)
  wire [31:0] \rdata$175 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:264" *)
  wire [31:0] \rdata$176 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:260" *)
  wire rdone;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi4_lite.py:62" *)
  reg \rdone$178  = 1'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:260" *)
  wire \rdone$179 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:260" *)
  wire \rdone$180 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cdc.py:188" *)
  input [11:0] re_in;
  wire [11:0] re_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/ddc.py:140" *)
  wire [11:0] \re_in$137 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cdc.py:188" *)
  wire [11:0] \re_in$69 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/spectrometer.py:82" *)
  reg [15:0] \re_in$77  = 16'h0000;
  (* init = 16'h0000 *)
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/recorder.py:91" *)
  wire [15:0] \re_in$92 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cdc.py:194" *)
  wire [11:0] re_out;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/ddc.py:144" *)
  wire [15:0] \re_out$171 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:259" *)
  wire ren;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:259" *)
  reg \ren$186  = 1'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi4_lite.py:61" *)
  wire \ren$187 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:259" *)
  reg \ren$191  = 1'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cdc.py:192" *)
  wire reset;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:40" *)
  output rst;
  wire rst;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:175" *)
  input [5:0] s_axi_lite_araddr;
  wire [5:0] s_axi_lite_araddr;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:198" *)
  input [2:0] s_axi_lite_arprot;
  wire [2:0] s_axi_lite_arprot;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi4_lite.py:61" *)
  output s_axi_lite_arready;
  wire s_axi_lite_arready;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:211" *)
  input s_axi_lite_arvalid;
  wire s_axi_lite_arvalid;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:86" *)
  input [5:0] s_axi_lite_awaddr;
  wire [5:0] s_axi_lite_awaddr;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:108" *)
  input [2:0] s_axi_lite_awprot;
  wire [2:0] s_axi_lite_awprot;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:146" *)
  output s_axi_lite_awready;
  wire s_axi_lite_awready;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:121" *)
  input s_axi_lite_awvalid;
  wire s_axi_lite_awvalid;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:162" *)
  input s_axi_lite_bready;
  wire s_axi_lite_bready;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:101" *)
  output [1:0] s_axi_lite_bresp;
  wire [1:0] s_axi_lite_bresp;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:160" *)
  output s_axi_lite_bvalid;
  wire s_axi_lite_bvalid;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:34" *)
  input s_axi_lite_clk;
  wire s_axi_lite_clk;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:220" *)
  output [31:0] s_axi_lite_rdata;
  wire [31:0] s_axi_lite_rdata;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:238" *)
  input s_axi_lite_rready;
  wire s_axi_lite_rready;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:101" *)
  output [1:0] s_axi_lite_rresp;
  wire [1:0] s_axi_lite_rresp;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:34" *)
  input s_axi_lite_rst;
  wire s_axi_lite_rst;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:236" *)
  output s_axi_lite_rvalid;
  wire s_axi_lite_rvalid;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi4_lite.py:67" *)
  input [31:0] s_axi_lite_wdata;
  wire [31:0] s_axi_lite_wdata;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:146" *)
  output s_axi_lite_wready;
  wire s_axi_lite_wready;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:133" *)
  input [3:0] s_axi_lite_wstrb;
  wire [3:0] s_axi_lite_wstrb;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:144" *)
  input s_axi_lite_wvalid;
  wire s_axi_lite_wvalid;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:35" *)
  input sampling_clk;
  wire sampling_clk;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:35" *)
  wire sampling_rst;
  (* init = 16'h0000 *)
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:278" *)
  wire [15:0] spectrometer_im_in;
  (* init = 16'h0000 *)
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:276" *)
  wire [15:0] spectrometer_re_in;
  (* init = 1'h0 *)
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:282" *)
  wire spectrometer_strobe_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/recorder.py:96" *)
  wire start;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/recorder.py:97" *)
  wire stop;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/spectrometer.py:79" *)
  reg strobe_in = 1'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/ddc.py:142" *)
  wire \strobe_in$135 ;
  (* init = 1'h0 *)
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/recorder.py:90" *)
  wire \strobe_in$91 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cdc.py:193" *)
  wire strobe_out;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/ddc.py:146" *)
  wire \strobe_out$173 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:265" *)
  reg [31:0] wdata = 32'd0;
  (* init = 32'd0 *)
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:375" *)
  wire [31:0] \wdata$144 ;
  (* init = 32'd0 *)
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:265" *)
  wire [31:0] \wdata$146 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:265" *)
  wire [31:0] \wdata$155 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi4_lite.py:67" *)
  wire [31:0] \wdata$195 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:262" *)
  wire wdone;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi4_lite.py:64" *)
  reg \wdone$182  = 1'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:262" *)
  wire \wdone$183 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:262" *)
  wire \wdone$184 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:261" *)
  wire [3:0] wstrobe;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:261" *)
  reg [3:0] \wstrobe$189  = 4'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi4_lite.py:63" *)
  wire [3:0] \wstrobe$190 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:261" *)
  reg [3:0] \wstrobe$192  = 4'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:261" *)
  always @(posedge s_axi_lite_clk)
    \wstrobe$189  <= \$40 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:259" *)
  always @(posedge s_axi_lite_clk)
    \ren$191  <= \$41 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:261" *)
  always @(posedge s_axi_lite_clk)
    \wstrobe$192  <= \$42 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cdc.py:70" *)
  always @(posedge s_axi_lite_clk)
    i_ren <= \$43 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cdc.py:72" *)
  always @(posedge s_axi_lite_clk)
    i_wstrobe <= \$44 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:374" *)
  always @(posedge s_axi_lite_clk)
    \address$142  <= \address$188 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:375" *)
  always @(posedge s_axi_lite_clk)
    wdata <= s_axi_lite_wdata;
  assign \$3  = \rdata$175  | (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:382" *) \rdata$176 ;
  assign \$4  = \$3  | (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:382" *) i_rdata;
  assign \$5  = \rdone$179  | (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:385" *) \rdone$180 ;
  assign \$6  = \$5  | (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:385" *) i_rdone;
  assign \$7  = \wdone$183  | (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:388" *) \wdone$184 ;
  assign \$8  = \$7  | (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:388" *) i_wdone;
  assign \$10  = ~ (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:380" *) \$9 ;
  assign \$11  = ! (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:380" *) \address$188 [2];
  assign \$12  = \$10  & (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:380" *) \$11 ;
  assign \$13  = s_axi_lite_arready & (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:392" *) \$12 ;
  assign \$15  = ~ (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:380" *) \$14 ;
  assign \$16  = ! (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:380" *) \address$188 [2];
  assign \$17  = \$15  & (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:380" *) \$16 ;
  assign \$18  = \$17  ? (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:394" *) \wstrobe$190  : 4'h0;
  assign \$20  = ~ (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:378" *) \$19 ;
  assign \$22  = \$20  & (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:378" *) \$21 ;
  assign \$23  = s_axi_lite_arready & (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:396" *) \$22 ;
  assign \$25  = ~ (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:378" *) \$24 ;
  assign \$27  = \$25  & (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:378" *) \$26 ;
  assign \$28  = \$27  ? (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:398" *) \wstrobe$190  : 4'h0;
  assign \$30  = s_axi_lite_arready & (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:400" *) \$29 ;
  assign \$32  = \$31  ? (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:402" *) \wstrobe$190  : 4'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:276" *)
  always @(posedge clk)
    \re_in$77  <= \$33 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:278" *)
  always @(posedge clk)
    \im_in$79  <= \$34 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:282" *)
  always @(posedge clk)
    strobe_in <= \$35 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi4_lite.py:66" *)
  always @(posedge s_axi_lite_clk)
    \rdata$174  <= \$36 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi4_lite.py:62" *)
  always @(posedge s_axi_lite_clk)
    \rdone$178  <= \$37 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi4_lite.py:64" *)
  always @(posedge s_axi_lite_clk)
    \wdone$182  <= \$38 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:259" *)
  always @(posedge s_axi_lite_clk)
    \ren$186  <= \$39 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:249" *)
  \top.axi4lite  axi4lite (
    .address(\address$188 ),
    .rdata(\rdata$174 ),
    .rdone(\rdone$178 ),
    .s_axi_lite_araddr(s_axi_lite_araddr),
    .s_axi_lite_arready(s_axi_lite_arready),
    .s_axi_lite_arvalid(s_axi_lite_arvalid),
    .s_axi_lite_awaddr(s_axi_lite_awaddr),
    .s_axi_lite_awready(s_axi_lite_awready),
    .s_axi_lite_awvalid(s_axi_lite_awvalid),
    .s_axi_lite_bready(s_axi_lite_bready),
    .s_axi_lite_bvalid(s_axi_lite_bvalid),
    .s_axi_lite_clk(s_axi_lite_clk),
    .s_axi_lite_rdata(s_axi_lite_rdata),
    .s_axi_lite_rready(s_axi_lite_rready),
    .s_axi_lite_rst(s_axi_lite_rst),
    .s_axi_lite_rvalid(s_axi_lite_rvalid),
    .s_axi_lite_wstrb(s_axi_lite_wstrb),
    .s_axi_lite_wvalid(s_axi_lite_wvalid),
    .wdata(s_axi_lite_wdata),
    .wdone(\wdone$182 ),
    .wstrobe(\wstrobe$190 )
  );
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:429" *)
  \top.clk2x_rst$212  \clk2x_rst$212  (
    .clk2x_clk(clk2x_clk),
    .clk2x_rst(clk2x_rst),
    .field_sdr_reset(reset)
  );
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:429" *)
  \top.clk3x_rst$213  \clk3x_rst$213  (
    .clk3x_clk(clk3x_clk),
    .clk3x_rst(clk3x_rst),
    .field_sdr_reset(reset)
  );
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:264" *)
  \top.common_edge_2x$208  \common_edge_2x$208  (
    .clk(clk),
    .clk2x_clk(clk2x_clk),
    .clk2x_rst(clk2x_rst),
    .common_edge(common_edge_2x),
    .rst(rst)
  );
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:266" *)
  \top.common_edge_3x$209  \common_edge_3x$209  (
    .clk(clk),
    .clk3x_clk(clk3x_clk),
    .clk3x_rst(clk3x_rst),
    .common_edge(common_edge_3x),
    .rst(rst)
  );
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:250" *)
  \top.control_registers  control_registers (
    .address(\address$142 [1:0]),
    .field_recorder(field_recorder),
    .field_sdr_reset(reset),
    .field_spectrometer(field_spectrometer),
    .interrupt(interrupt_out),
    .rdata(\rdata$175 ),
    .rdone(\rdone$179 ),
    .\ren$3 (\ren$186 ),
    .s_axi_lite_clk(s_axi_lite_clk),
    .s_axi_lite_rst(s_axi_lite_rst),
    .wdata(wdata),
    .wdone(\wdone$183 ),
    .\wstrobe$5 (\wstrobe$189 )
  );
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:259" *)
  \top.ddc  ddc (
    .bypass2(bypass2),
    .bypass3(bypass3),
    .clk(clk),
    .clk3x_clk(clk3x_clk),
    .clk3x_rst(clk3x_rst),
    .coeff_waddr(coeff_waddr),
    .coeff_wdata(coeff_wdata),
    .coeff_wren(coeff_wren),
    .common_edge(common_edge_3x),
    .decimation1(decimation1),
    .decimation2(decimation2),
    .decimation3(decimation3),
    .enable_input(enable_input),
    .frequency(frequency),
    .\im_out$58 (\im_out$172 ),
    .odd_operations1(odd_operations1),
    .odd_operations3(odd_operations3),
    .operations_minus_one1(operations_minus_one1),
    .operations_minus_one2(operations_minus_one2),
    .operations_minus_one3(operations_minus_one3),
    .\port$1342$0 (\$52 ),
    .\re_out$56 (\re_out$171 ),
    .rst(rst),
    .strobe_in(\strobe_in$135 ),
    .\strobe_out$55 (\strobe_out$173 )
  );
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:258" *)
  \top.recorder  recorder (
    .clk(clk),
    .dropped_samples(field_dropped_samples),
    .fifo_data(\$48 ),
    .finished(field_recorder),
    .im_in(\im_in$79 ),
    .m_axi_recorder_awready(m_axi_recorder_awready),
    .m_axi_recorder_awvalid(m_axi_recorder_awvalid),
    .m_axi_recorder_bready(m_axi_recorder_bready),
    .m_axi_recorder_bvalid(m_axi_recorder_bvalid),
    .m_axi_recorder_wlast(m_axi_recorder_wlast),
    .m_axi_recorder_wready(m_axi_recorder_wready),
    .m_axi_recorder_wvalid(m_axi_recorder_wvalid),
    .\mode$59 (mode),
    .\port$2955$0 (\$50 ),
    .\port$832$0 (\$49 ),
    .re_in(\re_in$77 ),
    .rst(rst),
    .s_axi_lite_clk(s_axi_lite_clk),
    .s_axi_lite_rst(s_axi_lite_rst),
    .start(start),
    .stop(stop),
    .strobe_in(strobe_in)
  );
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:252" *)
  \top.recorder_registers  recorder_registers (
    .address(\address$142 [0]),
    .field_dropped_samples(field_dropped_samples),
    .field_mode(mode),
    .field_start(start),
    .field_stop(stop),
    .\port$832$0 (\$49 ),
    .rdata(\rdata$176 ),
    .rdone(\rdone$180 ),
    .\ren$3 (\ren$191 ),
    .s_axi_lite_clk(s_axi_lite_clk),
    .s_axi_lite_rst(s_axi_lite_rst),
    .wdata(wdata),
    .wdone(\wdone$184 ),
    .\wstrobe$5 (\wstrobe$192 )
  );
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:270" *)
  \top.rxiq_cdc  rxiq_cdc (
    .clk(clk),
    .im_in(im_in),
    .\port$1342$0 (\$52 ),
    .re_in(re_in),
    .reset(reset),
    .rst(rst),
    .sampling_clk(sampling_clk),
    .sampling_rst(sampling_rst),
    .strobe_out(\strobe_in$135 )
  );
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:429" *)
  \top.sampling_rst$214  \sampling_rst$214  (
    .field_sdr_reset(reset),
    .sampling_clk(sampling_clk),
    .sampling_rst(sampling_rst)
  );
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:260" *)
  \top.sdr_registers  sdr_registers (
    .clk(clk),
    .field_abort(abort),
    .field_bypass2(bypass2),
    .field_bypass3(bypass3),
    .field_coeff_waddr(coeff_waddr),
    .field_coeff_wdata(coeff_wdata),
    .field_coeff_wren(coeff_wren),
    .field_decimation1(decimation1),
    .field_decimation2(decimation2),
    .field_decimation3(decimation3),
    .field_enable_input(enable_input),
    .field_frequency(frequency),
    .field_last_buffer(field_last_buffer),
    .field_num_integrations(number_integrations),
    .field_odd_operations1(odd_operations1),
    .field_odd_operations3(odd_operations3),
    .field_operations_minus_one1(operations_minus_one1),
    .field_operations_minus_one2(operations_minus_one2),
    .field_operations_minus_one3(operations_minus_one3),
    .field_peak_detect(peak_detect),
    .field_use_ddc_out(field_use_ddc_out),
    .\port$3360$4 (\$51 ),
    .rdata(o_rdata),
    .rdone(o_rdone),
    .\ren$3 (ren),
    .rst(rst),
    .wdone(o_wdone),
    .\wstrobe$5 (wstrobe)
  );
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:261" *)
  \top.sdr_registers_cdc  sdr_registers_cdc (
    .clk(clk),
    .i_address(\address$142 [2:0]),
    .i_rdata(i_rdata),
    .i_rdone(i_rdone),
    .i_ren(i_ren),
    .i_wdata(wdata),
    .i_wdone(i_wdone),
    .i_wstrobe(i_wstrobe),
    .o_rdata(o_rdata),
    .o_rdone(o_rdone),
    .o_ren(ren),
    .o_wdone(o_wdone),
    .o_wstrobe(wstrobe),
    .\port$3360$4 (\$51 ),
    .rst(rst),
    .s_axi_lite_clk(s_axi_lite_clk),
    .s_axi_lite_rst(s_axi_lite_rst)
  );
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:254" *)
  \top.spectrometer  spectrometer (
    .abort(abort),
    .clk(clk),
    .clk2x_clk(clk2x_clk),
    .clk2x_rst(clk2x_rst),
    .clk3x_clk(clk3x_clk),
    .clk3x_rst(clk3x_rst),
    .clken(strobe_in),
    .common_edge_2x(common_edge_2x),
    .common_edge_3x(common_edge_3x),
    .im_in(\im_in$79 ),
    .interrupt_out(i),
    .last_buffer(field_last_buffer),
    .m_axi_spectrometer_awready(m_axi_spectrometer_awready),
    .m_axi_spectrometer_awvalid(m_axi_spectrometer_awvalid),
    .m_axi_spectrometer_bready(m_axi_spectrometer_bready),
    .m_axi_spectrometer_bvalid(m_axi_spectrometer_bvalid),
    .m_axi_spectrometer_wlast(m_axi_spectrometer_wlast),
    .m_axi_spectrometer_wready(m_axi_spectrometer_wready),
    .m_axi_spectrometer_wvalid(m_axi_spectrometer_wvalid),
    .nint(number_integrations),
    .peak_detect(peak_detect),
    .\port$711$0 (\$47 ),
    .rdata_exponent(\$46 ),
    .rdata_value(\$45 ),
    .re_in(\re_in$77 ),
    .rst(rst)
  );
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:429" *)
  \top.sync_rst  sync_rst (
    .clk(clk),
    .field_sdr_reset(reset),
    .rst(rst)
  );
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:255" *)
  \top.sync_spectrometer_interrupt  sync_spectrometer_interrupt (
    .clk(clk),
    .i(i),
    .o(field_spectrometer),
    .rst(rst),
    .s_axi_lite_clk(s_axi_lite_clk),
    .s_axi_lite_rst(s_axi_lite_rst)
  );
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end
    \$41  = \$23 ;
    if (s_axi_lite_rst) begin
      \$41  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end
    \$42  = \$28 ;
    if (s_axi_lite_rst) begin
      \$42  = 4'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end
    \$43  = \$30 ;
    if (s_axi_lite_rst) begin
      \$43  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end
    \$44  = \$32 ;
    if (s_axi_lite_rst) begin
      \$44  = 4'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end
    (* full_case = 32'd1 *)
    if (field_use_ddc_out) begin
      \$33  = \re_out$171 ;
    end else begin
      \$33  = \$1 [15:0];
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end
    (* full_case = 32'd1 *)
    if (field_use_ddc_out) begin
      \$34  = \im_out$172 ;
    end else begin
      \$34  = \$2 [15:0];
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end
    (* full_case = 32'd1 *)
    if (field_use_ddc_out) begin
      \$35  = \strobe_out$173 ;
    end else begin
      \$35  = \strobe_in$135 ;
    end
    if (rst) begin
      \$35  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end
    \$36  = \$4 ;
    if (s_axi_lite_rst) begin
      \$36  = 32'd0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end
    \$37  = \$6 ;
    if (s_axi_lite_rst) begin
      \$37  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end
    \$38  = \$8 ;
    if (s_axi_lite_rst) begin
      \$38  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end
    \$39  = \$13 ;
    if (s_axi_lite_rst) begin
      \$39  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end
    \$40  = \$18 ;
    if (s_axi_lite_rst) begin
      \$40  = 4'h0;
    end
  end
  assign \re_in$69  = re_in;
  assign \im_in$70  = im_in;
  assign spectrometer_strobe_in = strobe_in;
  assign common_edge = common_edge_2x;
  assign \common_edge$76  = common_edge_3x;
  assign spectrometer_re_in = \re_in$77 ;
  assign spectrometer_im_in = \im_in$79 ;
  assign \interrupt_out$82  = i;
  assign field_num_integrations = number_integrations;
  assign field_abort = abort;
  assign field_peak_detect = peak_detect;
  assign last_buffer = field_last_buffer;
  assign \strobe_in$91  = strobe_in;
  assign \re_in$92  = \re_in$77 ;
  assign \im_in$93  = \im_in$79 ;
  assign field_mode = mode;
  assign field_start = start;
  assign field_stop = stop;
  assign dropped_samples = field_dropped_samples;
  assign field_next_address = { 3'h0, \$49  };
  assign next_address = { 3'h0, \$49  };
  assign \common_edge$104  = common_edge_3x;
  assign field_enable_input = enable_input;
  assign field_frequency = frequency;
  assign field_coeff_waddr = coeff_waddr;
  assign field_coeff_wren = coeff_wren;
  assign field_coeff_wdata = coeff_wdata;
  assign field_decimation1 = decimation1;
  assign field_decimation2 = decimation2;
  assign field_decimation3 = decimation3;
  assign field_bypass2 = bypass2;
  assign field_bypass3 = bypass3;
  assign field_operations_minus_one1 = operations_minus_one1;
  assign field_operations_minus_one2 = operations_minus_one2;
  assign field_operations_minus_one3 = operations_minus_one3;
  assign field_odd_operations1 = odd_operations1;
  assign field_odd_operations3 = odd_operations3;
  assign strobe_out = \strobe_in$135 ;
  assign \re_in$137  = \$52 [11:0];
  assign re_out = \$52 [11:0];
  assign \im_in$139  = \$52 [23:12];
  assign im_out = \$52 [23:12];
  assign address = \address$142 [1:0];
  assign \wdata$144  = wdata;
  assign \address$145  = \address$142 [0];
  assign \wdata$146  = wdata;
  assign i_address = \address$142 [2:0];
  assign i_wdata = wdata;
  assign o_ren = ren;
  assign o_wstrobe = wstrobe;
  assign \address$153  = \$51 [2:0];
  assign o_address = \$51 [2:0];
  assign \wdata$155  = \$51 [34:3];
  assign o_wdata = \$51 [34:3];
  assign rdone = o_rdone;
  assign wdone = o_wdone;
  assign rdata = o_rdata;
  assign field_sdr_reset = reset;
  assign interrupt = interrupt_out;
  assign o = field_spectrometer;
  assign finished = field_recorder;
  assign \ren$187  = s_axi_lite_arready;
  assign \wdata$195  = s_axi_lite_wdata;
  assign s_axi_lite_wready = s_axi_lite_awready;
  assign s_axi_lite_bresp = 2'h0;
  assign s_axi_lite_rresp = 2'h0;
  assign m_axi_spectrometer_awaddr = { 14'h0680, \$47  };
  assign m_axi_spectrometer_awlen = 4'hf;
  assign m_axi_spectrometer_awsize = 3'h3;
  assign m_axi_spectrometer_awburst = 2'h1;
  assign m_axi_spectrometer_awlock = 2'h0;
  assign m_axi_spectrometer_awcache = 4'h3;
  assign m_axi_spectrometer_awprot = 3'h0;
  assign m_axi_spectrometer_wdata = { 5'h00, \$46 , 9'h000, \$45  };
  assign m_axi_spectrometer_wstrb = 8'hff;
  assign m_axi_recorder_awaddr = { 3'h0, \$49  };
  assign m_axi_recorder_awlen = 4'hf;
  assign m_axi_recorder_awsize = 3'h3;
  assign m_axi_recorder_awburst = 2'h1;
  assign m_axi_recorder_awlock = 2'h0;
  assign m_axi_recorder_awcache = 4'h3;
  assign m_axi_recorder_awprot = 3'h0;
  assign m_axi_recorder_wdata = { \$48 , \$50  };
  assign m_axi_recorder_wstrb = 8'hff;
  assign \$1  = { 3'h0, \$52 [11:0], 4'h0 };
  assign \$2  = { 3'h0, \$52 [23:12], 4'h0 };
  assign \$9  = \address$188 [3];
  assign \$14  = \address$188 [3];
  assign \$19  = \address$188 [3];
  assign \$21  = \address$188 [2];
  assign \$24  = \address$188 [3];
  assign \$26  = \address$188 [2];
  assign \$29  = \address$188 [3];
  assign \$31  = \address$188 [3];
endmodule

(* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi4_lite.py:81" *)
(* generator = "Amaranth" *)
module \top.axi4lite (s_axi_lite_awvalid, wdata, s_axi_lite_wstrb, s_axi_lite_wvalid, s_axi_lite_bready, s_axi_lite_araddr, s_axi_lite_arvalid, s_axi_lite_rready, s_axi_lite_clk, s_axi_lite_rst, rdata, rdone, wdone, s_axi_lite_awready, s_axi_lite_arready, wstrobe, address, s_axi_lite_bvalid, s_axi_lite_rdata, s_axi_lite_rvalid, s_axi_lite_awaddr
);
  reg \$auto$verilog_backend.cc:2352:dump_module$2  = 0;
  wire \$1 ;
  wire \$10 ;
  wire \$11 ;
  wire \$12 ;
  wire [3:0] \$13 ;
  wire [5:0] \$14 ;
  wire [5:0] \$15 ;
  wire [5:0] \$16 ;
  wire \$17 ;
  wire \$18 ;
  wire \$19 ;
  wire \$2 ;
  wire \$20 ;
  wire \$21 ;
  wire \$22 ;
  wire \$23 ;
  reg \$24 ;
  reg \$25 ;
  reg [3:0] \$26 ;
  reg \$27 ;
  reg \$28 ;
  reg \$29 ;
  wire \$3 ;
  reg [31:0] \$30 ;
  reg \$31 ;
  wire \$4 ;
  wire \$5 ;
  wire \$6 ;
  wire \$7 ;
  wire \$8 ;
  wire \$9 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi4_lite.py:65" *)
  output [3:0] address;
  reg [3:0] address = 4'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi4_lite.py:82" *)
  reg busy = 1'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi4_lite.py:66" *)
  input [31:0] rdata;
  wire [31:0] rdata;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi4_lite.py:62" *)
  input rdone;
  wire rdone;
  (* init = 1'h0 *)
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi4_lite.py:61" *)
  wire ren;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:175" *)
  input [5:0] s_axi_lite_araddr;
  wire [5:0] s_axi_lite_araddr;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi4_lite.py:61" *)
  output s_axi_lite_arready;
  reg s_axi_lite_arready = 1'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:211" *)
  input s_axi_lite_arvalid;
  wire s_axi_lite_arvalid;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:86" *)
  input [5:0] s_axi_lite_awaddr;
  wire [5:0] s_axi_lite_awaddr;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:146" *)
  output s_axi_lite_awready;
  reg s_axi_lite_awready = 1'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:121" *)
  input s_axi_lite_awvalid;
  wire s_axi_lite_awvalid;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:162" *)
  input s_axi_lite_bready;
  wire s_axi_lite_bready;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:153" *)
  wire [1:0] s_axi_lite_bresp;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:160" *)
  output s_axi_lite_bvalid;
  reg s_axi_lite_bvalid = 1'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:34" *)
  input s_axi_lite_clk;
  wire s_axi_lite_clk;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:220" *)
  output [31:0] s_axi_lite_rdata;
  reg [31:0] s_axi_lite_rdata = 32'd0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:238" *)
  input s_axi_lite_rready;
  wire s_axi_lite_rready;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:223" *)
  wire [1:0] s_axi_lite_rresp;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:34" *)
  input s_axi_lite_rst;
  wire s_axi_lite_rst;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:236" *)
  output s_axi_lite_rvalid;
  reg s_axi_lite_rvalid = 1'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:130" *)
  wire [31:0] s_axi_lite_wdata;
  (* init = 1'h0 *)
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:146" *)
  wire s_axi_lite_wready;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:133" *)
  input [3:0] s_axi_lite_wstrb;
  wire [3:0] s_axi_lite_wstrb;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:144" *)
  input s_axi_lite_wvalid;
  wire s_axi_lite_wvalid;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi4_lite.py:87" *)
  wire start_read;
  (* init = 1'h0 *)
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi4_lite.py:88" *)
  wire start_read_q;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi4_lite.py:85" *)
  wire start_write;
  (* init = 1'h0 *)
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi4_lite.py:86" *)
  wire start_write_q;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:130" *)
  input [31:0] wdata;
  wire [31:0] wdata;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi4_lite.py:64" *)
  input wdone;
  wire wdone;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi4_lite.py:84" *)
  reg write_preference = 1'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi4_lite.py:63" *)
  output [3:0] wstrobe;
  reg [3:0] wstrobe = 4'h0;
  assign \$1  = ~ (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi4_lite.py:96" *) busy;
  assign \$2  = \$1  & (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi4_lite.py:96" *) s_axi_lite_awvalid;
  assign \$3  = \$2  & (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi4_lite.py:96" *) s_axi_lite_wvalid;
  assign \$4  = ~ (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi4_lite.py:97" *) s_axi_lite_arvalid;
  assign \$5  = write_preference | (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi4_lite.py:97" *) \$4 ;
  assign start_write = \$3  & (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi4_lite.py:96" *) \$5 ;
  assign \$6  = ~ (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi4_lite.py:99" *) busy;
  assign \$7  = \$6  & (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi4_lite.py:99" *) s_axi_lite_arvalid;
  assign \$8  = ~ (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi4_lite.py:100" *) write_preference;
  assign \$9  = ~ (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi4_lite.py:100" *) s_axi_lite_awvalid;
  assign \$10  = \$8  | (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi4_lite.py:100" *) \$9 ;
  assign \$11  = ~ (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi4_lite.py:100" *) s_axi_lite_wvalid;
  assign \$12  = \$10  | (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi4_lite.py:100" *) \$11 ;
  assign start_read = \$7  & (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi4_lite.py:99" *) \$12 ;
  assign \$13  = start_write ? (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi4_lite.py:105" *) s_axi_lite_wstrb : 4'h0;
  assign \$16  = start_write ? (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi4_lite.py:108" *) \$14  : \$15 ;
  assign \$17  = s_axi_lite_bvalid & (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:266" *) s_axi_lite_bready;
  assign \$18  = s_axi_lite_rvalid & (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:272" *) s_axi_lite_rready;
  assign \$19  = \$17  | (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi4_lite.py:113" *) \$18 ;
  assign \$20  = start_write | (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi4_lite.py:115" *) start_read;
  assign \$21  = ~ (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi4_lite.py:118" *) write_preference;
  assign \$22  = s_axi_lite_bvalid & (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:266" *) s_axi_lite_bready;
  assign \$23  = s_axi_lite_rvalid & (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:272" *) s_axi_lite_rready;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi4_lite.py:86" *)
  always @(posedge s_axi_lite_clk)
    s_axi_lite_awready <= \$24 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi4_lite.py:88" *)
  always @(posedge s_axi_lite_clk)
    s_axi_lite_arready <= \$25 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi4_lite.py:63" *)
  always @(posedge s_axi_lite_clk)
    wstrobe <= \$26 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi4_lite.py:65" *)
  always @(posedge s_axi_lite_clk)
    address <= \$16 [3:0];
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi4_lite.py:82" *)
  always @(posedge s_axi_lite_clk)
    busy <= \$27 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi4_lite.py:84" *)
  always @(posedge s_axi_lite_clk)
    write_preference <= \$28 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:160" *)
  always @(posedge s_axi_lite_clk)
    s_axi_lite_bvalid <= \$29 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:220" *)
  always @(posedge s_axi_lite_clk)
    s_axi_lite_rdata <= \$30 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:236" *)
  always @(posedge s_axi_lite_clk)
    s_axi_lite_rvalid <= \$31 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$2 ) begin end
    \$24  = start_write;
    if (s_axi_lite_rst) begin
      \$24  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$2 ) begin end
    \$25  = start_read;
    if (s_axi_lite_rst) begin
      \$25  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$2 ) begin end
    \$26  = \$13 ;
    if (s_axi_lite_rst) begin
      \$26  = 4'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$2 ) begin end
    \$27  = busy;
    if (\$19 ) begin
      \$27  = 1'h0;
    end
    if (\$20 ) begin
      \$27  = 1'h1;
    end
    if (s_axi_lite_rst) begin
      \$27  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$2 ) begin end
    \$28  = write_preference;
    if (\$20 ) begin
      \$28  = \$21 ;
    end
    if (s_axi_lite_rst) begin
      \$28  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$2 ) begin end
    \$29  = s_axi_lite_bvalid;
    if (wdone) begin
      \$29  = 1'h1;
    end
    if (\$22 ) begin
      \$29  = 1'h0;
    end
    if (s_axi_lite_rst) begin
      \$29  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$2 ) begin end
    \$30  = s_axi_lite_rdata;
    if (rdone) begin
      \$30  = rdata;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$2 ) begin end
    \$31  = s_axi_lite_rvalid;
    if (rdone) begin
      \$31  = 1'h1;
    end
    if (\$23 ) begin
      \$31  = 1'h0;
    end
    if (s_axi_lite_rst) begin
      \$31  = 1'h0;
    end
  end
  assign start_write_q = s_axi_lite_awready;
  assign s_axi_lite_wready = s_axi_lite_awready;
  assign start_read_q = s_axi_lite_arready;
  assign ren = s_axi_lite_arready;
  assign s_axi_lite_wdata = wdata;
  assign s_axi_lite_bresp = 2'h0;
  assign s_axi_lite_rresp = 2'h0;
  assign \$14  = { 2'h0, s_axi_lite_awaddr[5:2] };
  assign \$15  = { 2'h0, s_axi_lite_araddr[5:2] };
endmodule

(* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/vendor/_xilinx.py:1236" *)
(* generator = "Amaranth" *)
module \top.clk2x_rst$212 (field_sdr_reset, clk2x_rst, clk2x_clk);
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:41" *)
  input clk2x_clk;
  wire clk2x_clk;
  (* ASYNC_REG = "TRUE" *)
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/vendor/_xilinx.py:1237" *)
  output clk2x_rst;
  reg clk2x_rst = 1'h1;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:97" *)
  input field_sdr_reset;
  wire field_sdr_reset;
  (* ASYNC_REG = "TRUE" *)
  (* \amaranth.vivado.false_path  = "TRUE" *)
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/vendor/_xilinx.py:1237" *)
  reg stage0 = 1'h1;
  (* ASYNC_REG = "TRUE" *)
  (* init = 1'h1 *)
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/vendor/_xilinx.py:1237" *)
  wire stage1;
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/vendor/_xilinx.py:1237" *)
  always @(posedge clk2x_clk)
    stage0 <= field_sdr_reset;
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/vendor/_xilinx.py:1237" *)
  always @(posedge clk2x_clk)
    clk2x_rst <= stage0;
  assign stage1 = clk2x_rst;
endmodule

(* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/vendor/_xilinx.py:1236" *)
(* generator = "Amaranth" *)
module \top.clk3x_rst$213 (field_sdr_reset, clk3x_rst, clk3x_clk);
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:42" *)
  input clk3x_clk;
  wire clk3x_clk;
  (* ASYNC_REG = "TRUE" *)
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/vendor/_xilinx.py:1237" *)
  output clk3x_rst;
  reg clk3x_rst = 1'h1;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:97" *)
  input field_sdr_reset;
  wire field_sdr_reset;
  (* ASYNC_REG = "TRUE" *)
  (* \amaranth.vivado.false_path  = "TRUE" *)
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/vendor/_xilinx.py:1237" *)
  reg stage0 = 1'h1;
  (* ASYNC_REG = "TRUE" *)
  (* init = 1'h1 *)
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/vendor/_xilinx.py:1237" *)
  wire stage1;
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/vendor/_xilinx.py:1237" *)
  always @(posedge clk3x_clk)
    stage0 <= field_sdr_reset;
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/vendor/_xilinx.py:1237" *)
  always @(posedge clk3x_clk)
    clk3x_rst <= stage0;
  assign stage1 = clk3x_rst;
endmodule

(* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/clknx.py:41" *)
(* generator = "Amaranth" *)
module \top.common_edge_2x$208 (clk2x_clk, common_edge, rst, clk2x_rst, clk);
  wire \$1 ;
  wire \$2 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:40" *)
  input clk;
  wire clk;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:41" *)
  input clk2x_clk;
  wire clk2x_clk;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:41" *)
  input clk2x_rst;
  wire clk2x_rst;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/clknx.py:38" *)
  output common_edge;
  wire common_edge;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/clknx.py:50" *)
  reg [1:0] pulse_del = 2'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:40" *)
  input rst;
  wire rst;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/clknx.py:42" *)
  reg toggle_1x = 1'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/clknx.py:44" *)
  reg toggle_1x_q = 1'h0;
  assign \$1  = ~ (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/clknx.py:43" *) toggle_1x;
  assign \$2  = toggle_1x ^ (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/clknx.py:47" *) toggle_1x_q;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/clknx.py:42" *)
  always @(posedge clk)
    toggle_1x <= \$1 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/clknx.py:44" *)
  always @(posedge clk2x_clk)
    toggle_1x_q <= toggle_1x;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/clknx.py:50" *)
  always @(posedge clk2x_clk)
    pulse_del <= { pulse_del[0], \$2  };
  assign common_edge = pulse_del[1];
endmodule

(* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/clknx.py:41" *)
(* generator = "Amaranth" *)
module \top.common_edge_3x$209 (clk3x_clk, common_edge, rst, clk3x_rst, clk);
  wire \$1 ;
  wire \$2 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:40" *)
  input clk;
  wire clk;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:42" *)
  input clk3x_clk;
  wire clk3x_clk;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:42" *)
  input clk3x_rst;
  wire clk3x_rst;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/clknx.py:38" *)
  output common_edge;
  wire common_edge;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/clknx.py:50" *)
  reg [2:0] pulse_del = 3'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:40" *)
  input rst;
  wire rst;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/clknx.py:42" *)
  reg toggle_1x = 1'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/clknx.py:44" *)
  reg toggle_1x_q = 1'h0;
  assign \$1  = ~ (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/clknx.py:43" *) toggle_1x;
  assign \$2  = toggle_1x ^ (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/clknx.py:47" *) toggle_1x_q;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/clknx.py:42" *)
  always @(posedge clk)
    toggle_1x <= \$1 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/clknx.py:44" *)
  always @(posedge clk3x_clk)
    toggle_1x_q <= toggle_1x;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/clknx.py:50" *)
  always @(posedge clk3x_clk)
    pulse_del <= { pulse_del[1:0], \$2  };
  assign common_edge = pulse_del[2];
endmodule

(* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:274" *)
(* generator = "Amaranth" *)
module \top.control_registers (s_axi_lite_rst, field_spectrometer, \ren$3 , \wstrobe$5 , address, wdata, rdata, rdone, wdone, field_sdr_reset, interrupt, field_recorder, s_axi_lite_clk);
  reg \$auto$verilog_backend.cc:2352:dump_module$3  = 0;
  wire \$1 ;
  reg \$10 ;
  reg \$11 ;
  wire \$2 ;
  wire \$3 ;
  wire \$4 ;
  wire [31:0] \$5 ;
  wire [31:0] \$6 ;
  wire [31:0] \$7 ;
  wire [31:0] \$8 ;
  wire \$9 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:263" *)
  input [1:0] address;
  wire [1:0] address;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:97" *)
  input field_recorder;
  wire field_recorder;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:97" *)
  output field_sdr_reset;
  wire field_sdr_reset;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:97" *)
  input field_spectrometer;
  wire field_spectrometer;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:95" *)
  output interrupt;
  wire interrupt;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:264" *)
  output [31:0] rdata;
  reg [31:0] rdata = 32'd0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:92" *)
  wire [31:0] \rdata$20 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:92" *)
  wire [31:0] \rdata$21 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:92" *)
  wire [31:0] \rdata$22 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:92" *)
  wire [31:0] \rdata$23 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:260" *)
  output rdone;
  reg rdone = 1'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:275" *)
  wire [3:0] reg_enable;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:90" *)
  wire ren;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:90" *)
  wire \ren$11 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:90" *)
  wire \ren$14 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:259" *)
  input \ren$3 ;
  wire \ren$3 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:90" *)
  wire \ren$8 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:34" *)
  input s_axi_lite_clk;
  wire s_axi_lite_clk;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:34" *)
  input s_axi_lite_rst;
  wire s_axi_lite_rst;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:93" *)
  input [31:0] wdata;
  wire [31:0] wdata;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:93" *)
  wire [31:0] \wdata$10 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:93" *)
  wire [31:0] \wdata$13 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:93" *)
  wire [31:0] \wdata$16 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:265" *)
  wire [31:0] \wdata$7 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:262" *)
  output wdone;
  reg wdone = 1'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:91" *)
  wire [3:0] wstrobe;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:91" *)
  wire [3:0] \wstrobe$12 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:91" *)
  wire [3:0] \wstrobe$15 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:261" *)
  input [3:0] \wstrobe$5 ;
  wire [3:0] \wstrobe$5 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:91" *)
  wire [3:0] \wstrobe$9 ;
  assign \$1  = ! (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:282" *) address;
  assign ren = \ren$3  & (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:283" *) reg_enable[0];
  assign wstrobe = reg_enable[0] ? (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:284" *) \wstrobe$5  : 4'h0;
  assign \$2  = address == (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:282" *) 1'h1;
  assign \ren$8  = \ren$3  & (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:283" *) reg_enable[1];
  assign \wstrobe$9  = reg_enable[1] ? (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:284" *) \wstrobe$5  : 4'h0;
  assign \$3  = address == (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:282" *) 2'h2;
  assign \ren$11  = \ren$3  & (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:283" *) reg_enable[2];
  assign \wstrobe$12  = reg_enable[2] ? (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:284" *) \wstrobe$5  : 4'h0;
  assign \$4  = address == (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:282" *) 2'h3;
  assign \ren$14  = \ren$3  & (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:283" *) reg_enable[3];
  assign \wstrobe$15  = reg_enable[3] ? (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:284" *) \wstrobe$5  : 4'h0;
  assign \$6  = \$5  | (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:287" *) \rdata$21 ;
  assign \$7  = \$6  | (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:287" *) \rdata$22 ;
  assign \$8  = \$7  | (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:287" *) \rdata$23 ;
  assign \$9  = | (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:291" *) \wstrobe$5 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:264" *)
  always @(posedge s_axi_lite_clk)
    rdata <= \$8 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:260" *)
  always @(posedge s_axi_lite_clk)
    rdone <= \$10 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:262" *)
  always @(posedge s_axi_lite_clk)
    wdone <= \$11 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:280" *)
  \top.control_registers.control  control (
    .field_sdr_reset(field_sdr_reset),
    .rdata(\rdata$22 ),
    .ren(\ren$11 ),
    .s_axi_lite_clk(s_axi_lite_clk),
    .s_axi_lite_rst(s_axi_lite_rst),
    .wdata(wdata),
    .wstrobe(\wstrobe$12 )
  );
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:280" *)
  \top.control_registers.interrupts  interrupts (
    .field_recorder(field_recorder),
    .field_spectrometer(field_spectrometer),
    .interrupt(interrupt),
    .rdata(\rdata$23 ),
    .ren(\ren$14 ),
    .s_axi_lite_clk(s_axi_lite_clk),
    .s_axi_lite_rst(s_axi_lite_rst)
  );
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:280" *)
  \top.control_registers.product_id  product_id (
    .rdata(\rdata$20 ),
    .ren(ren)
  );
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:280" *)
  \top.control_registers.version  version (
    .rdata(\rdata$21 ),
    .ren(\ren$8 )
  );
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$3 ) begin end
    \$10  = \ren$3 ;
    if (s_axi_lite_rst) begin
      \$10  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$3 ) begin end
    \$11  = \$9 ;
    if (s_axi_lite_rst) begin
      \$11  = 1'h0;
    end
  end
  assign \wdata$7  = wdata;
  assign \wdata$10  = wdata;
  assign \wdata$13  = wdata;
  assign \wdata$16  = wdata;
  assign reg_enable[3] = \$4 ;
  assign reg_enable[2] = \$3 ;
  assign reg_enable[1] = \$2 ;
  assign reg_enable[0] = \$1 ;
  assign \$5  = \rdata$20 ;
endmodule

(* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:117" *)
(* generator = "Amaranth" *)
module \top.control_registers.control (s_axi_lite_rst, ren, wstrobe, wdata, rdata, field_sdr_reset, s_axi_lite_clk);
  reg \$auto$verilog_backend.cc:2352:dump_module$4  = 0;
  reg \$1 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:97" *)
  output field_sdr_reset;
  reg field_sdr_reset = 1'h1;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:92" *)
  output [31:0] rdata;
  reg [31:0] rdata;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:90" *)
  input ren;
  wire ren;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:34" *)
  input s_axi_lite_clk;
  wire s_axi_lite_clk;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:34" *)
  input s_axi_lite_rst;
  wire s_axi_lite_rst;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:93" *)
  input [31:0] wdata;
  wire [31:0] wdata;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:91" *)
  input [3:0] wstrobe;
  wire [3:0] wstrobe;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:97" *)
  always @(posedge s_axi_lite_clk)
    field_sdr_reset <= \$1 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$4 ) begin end
    rdata = 32'd0;
    if (ren) begin
      rdata = 32'd0;
    end
    if (ren) begin
      rdata[0] = field_sdr_reset;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$4 ) begin end
    \$1  = field_sdr_reset;
    if (wstrobe[0]) begin
      \$1  = wdata[0];
    end
    if (s_axi_lite_rst) begin
      \$1  = 1'h1;
    end
  end
endmodule

(* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:117" *)
(* generator = "Amaranth" *)
module \top.control_registers.interrupts (s_axi_lite_rst, ren, field_spectrometer, rdata, interrupt, field_recorder, s_axi_lite_clk);
  reg \$auto$verilog_backend.cc:2352:dump_module$5  = 0;
  wire \$1 ;
  wire \$2 ;
  wire \$3 ;
  reg \$4 ;
  reg \$5 ;
  reg \$6 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:97" *)
  input field_recorder;
  wire field_recorder;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:97" *)
  input field_spectrometer;
  wire field_spectrometer;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:102" *)
  reg field_sticky_recorder = 1'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:102" *)
  reg field_sticky_spectrometer = 1'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:95" *)
  output interrupt;
  reg interrupt = 1'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:92" *)
  output [31:0] rdata;
  reg [31:0] rdata;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:90" *)
  input ren;
  wire ren;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:34" *)
  input s_axi_lite_clk;
  wire s_axi_lite_clk;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:34" *)
  input s_axi_lite_rst;
  wire s_axi_lite_rst;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:102" *)
  always @(posedge s_axi_lite_clk)
    field_sticky_spectrometer <= \$4 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:102" *)
  always @(posedge s_axi_lite_clk)
    field_sticky_recorder <= \$5 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:95" *)
  always @(posedge s_axi_lite_clk)
    interrupt <= \$6 ;
  assign \$1  = field_sticky_spectrometer | (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:129" *) field_spectrometer;
  assign \$2  = field_sticky_recorder | (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:129" *) field_recorder;
  assign \$3  = | (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:154" *) { field_sticky_recorder, field_sticky_spectrometer };
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$5 ) begin end
    rdata = 32'd0;
    if (ren) begin
      rdata = 32'd0;
    end
    if (ren) begin
      rdata[0] = field_sticky_spectrometer;
      rdata[1] = field_sticky_recorder;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$5 ) begin end
    \$4  = \$1 ;
    if (ren) begin
      \$4  = field_spectrometer;
    end
    if (s_axi_lite_rst) begin
      \$4  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$5 ) begin end
    \$5  = \$2 ;
    if (ren) begin
      \$5  = field_recorder;
    end
    if (s_axi_lite_rst) begin
      \$5  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$5 ) begin end
    \$6  = \$3 ;
    if (s_axi_lite_rst) begin
      \$6  = 1'h0;
    end
  end
endmodule

(* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:117" *)
(* generator = "Amaranth" *)
module \top.control_registers.product_id (rdata, ren);
  reg \$auto$verilog_backend.cc:2352:dump_module$6  = 0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:97" *)
  wire [31:0] field_product_id;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:92" *)
  output [31:0] rdata;
  reg [31:0] rdata;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:90" *)
  input ren;
  wire ren;
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$6 ) begin end
    rdata = 32'd0;
    if (ren) begin
      rdata = 32'd0;
    end
    if (ren) begin
      rdata = 32'd1634296173;
    end
  end
  assign field_product_id = 32'd1634296173;
endmodule

(* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:117" *)
(* generator = "Amaranth" *)
module \top.control_registers.version (rdata, ren);
  reg \$auto$verilog_backend.cc:2352:dump_module$7  = 0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:97" *)
  wire [7:0] field_bugfix;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:97" *)
  wire [7:0] field_major;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:97" *)
  wire [7:0] field_minor;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:97" *)
  wire [7:0] field_platform;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:92" *)
  output [31:0] rdata;
  reg [31:0] rdata;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:90" *)
  input ren;
  wire ren;
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$7 ) begin end
    rdata = 32'd0;
    if (ren) begin
      rdata = 32'd0;
    end
    if (ren) begin
      rdata[7:0] = 8'h00;
      rdata[15:8] = 8'h06;
      rdata[23:16] = 8'h00;
      rdata[31:24] = 8'h00;
    end
  end
  assign field_bugfix = 8'h00;
  assign field_minor = 8'h06;
  assign field_major = 8'h00;
  assign field_platform = 8'h00;
endmodule

(* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/ddc.py:149" *)
(* generator = "Amaranth" *)
module \top.ddc (clk3x_clk, \port$1342$0 , \strobe_out$55 , \re_out$56 , \im_out$58 , coeff_waddr, coeff_wren, coeff_wdata, decimation1, decimation2, decimation3, frequency, operations_minus_one1, operations_minus_one2, operations_minus_one3, odd_operations1, odd_operations3, bypass2, bypass3, enable_input, common_edge
, strobe_in, rst, clk3x_rst, clk);
  reg \$auto$verilog_backend.cc:2352:dump_module$8  = 0;
  wire \$1 ;
  wire \$2 ;
  wire \$3 ;
  wire \$4 ;
  reg \$5 ;
  reg \$6 ;
  reg \$7 ;
  reg [15:0] \$8 ;
  reg [15:0] \$9 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/ddc.py:132" *)
  input bypass2;
  wire bypass2;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/ddc.py:132" *)
  wire \bypass2$24 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/ddc.py:133" *)
  input bypass3;
  wire bypass3;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/ddc.py:133" *)
  wire \bypass3$26 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:40" *)
  input clk;
  wire clk;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:42" *)
  input clk3x_clk;
  wire clk3x_clk;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:42" *)
  input clk3x_rst;
  wire clk3x_rst;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/mixer.py:78" *)
  wire clken;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/ddc.py:126" *)
  input [9:0] coeff_waddr;
  wire [9:0] coeff_waddr;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/ddc.py:126" *)
  wire [9:0] \coeff_waddr$12 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/ddc.py:128" *)
  input [17:0] coeff_wdata;
  wire [17:0] coeff_wdata;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/ddc.py:128" *)
  wire [17:0] \coeff_wdata$16 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/ddc.py:127" *)
  input coeff_wren;
  wire coeff_wren;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/ddc.py:127" *)
  wire \coeff_wren$14 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/ddc.py:121" *)
  input common_edge;
  wire common_edge;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/ddc.py:121" *)
  wire \common_edge$1 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/ddc.py:129" *)
  input [6:0] decimation1;
  wire [6:0] decimation1;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/ddc.py:129" *)
  wire [6:0] \decimation1$18 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/ddc.py:130" *)
  input [5:0] decimation2;
  wire [5:0] decimation2;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/ddc.py:130" *)
  wire [5:0] \decimation2$20 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/ddc.py:131" *)
  input [6:0] decimation3;
  wire [6:0] decimation3;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/ddc.py:131" *)
  wire [6:0] \decimation3$22 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/ddc.py:122" *)
  input enable_input;
  wire enable_input;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/ddc.py:124" *)
  input [27:0] frequency;
  wire [27:0] frequency;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/ddc.py:124" *)
  wire [27:0] \frequency$6 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/mixer.py:81" *)
  wire [11:0] im_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/ddc.py:141" *)
  wire [11:0] \im_in$10 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:866" *)
  wire [11:0] \im_in$43 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/mixer.py:83" *)
  wire [11:0] im_out;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/ddc.py:145" *)
  output [15:0] \im_out$58 ;
  reg [15:0] \im_out$58  = 16'h0000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:871" *)
  wire [15:0] \im_out$59 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/buffer.py:42" *)
  wire [23:0] in_data;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:868" *)
  wire in_ready;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/buffer.py:43" *)
  wire in_valid;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:867" *)
  wire \in_valid$44 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/ddc.py:137" *)
  input odd_operations1;
  wire odd_operations1;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/ddc.py:137" *)
  wire \odd_operations1$34 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/ddc.py:138" *)
  input odd_operations3;
  wire odd_operations3;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/ddc.py:138" *)
  wire \odd_operations3$36 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/ddc.py:134" *)
  input [6:0] operations_minus_one1;
  wire [6:0] operations_minus_one1;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/ddc.py:134" *)
  wire [6:0] \operations_minus_one1$28 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/ddc.py:135" *)
  input [5:0] operations_minus_one2;
  wire [5:0] operations_minus_one2;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/ddc.py:135" *)
  wire [5:0] \operations_minus_one2$30 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/ddc.py:136" *)
  input [6:0] operations_minus_one3;
  wire [6:0] operations_minus_one3;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/ddc.py:136" *)
  wire [6:0] \operations_minus_one3$32 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/buffer.py:45" *)
  wire [23:0] out_data;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/buffer.py:47" *)
  wire out_ready;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/ddc.py:188" *)
  reg out_toggle = 1'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/ddc.py:192" *)
  reg out_toggle_q = 1'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/buffer.py:46" *)
  wire out_valid;
  input [23:0] \port$1342$0 ;
  wire [23:0] \port$1342$0 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/mixer.py:80" *)
  wire [11:0] re_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:865" *)
  wire [11:0] \re_in$41 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/ddc.py:140" *)
  wire [11:0] \re_in$8 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/mixer.py:82" *)
  wire [11:0] re_out;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/ddc.py:144" *)
  output [15:0] \re_out$56 ;
  reg [15:0] \re_out$56  = 16'h0000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:870" *)
  wire [15:0] \re_out$57 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:40" *)
  input rst;
  wire rst;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/ddc.py:142" *)
  input strobe_in;
  wire strobe_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:872" *)
  wire strobe_out;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/ddc.py:146" *)
  output \strobe_out$55 ;
  reg \strobe_out$55  = 1'h0;
  assign clken = enable_input & (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/ddc.py:156" *) strobe_in;
  assign \$1  = enable_input & (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/ddc.py:180" *) common_edge;
  assign in_valid = \$1  & (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/ddc.py:180" *) strobe_in;
  assign \$2  = ~ (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/ddc.py:190" *) out_toggle;
  assign \$3  = out_toggle ^ (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/ddc.py:195" *) out_toggle_q;
  assign \$4  = out_toggle ^ (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/ddc.py:197" *) out_toggle_q;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/ddc.py:188" *)
  always @(posedge clk3x_clk)
    out_toggle <= \$5 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/ddc.py:192" *)
  always @(posedge clk)
    out_toggle_q <= \$6 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/ddc.py:146" *)
  always @(posedge clk)
    \strobe_out$55  <= \$7 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/ddc.py:144" *)
  always @(posedge clk)
    \re_out$56  <= \$8 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/ddc.py:145" *)
  always @(posedge clk)
    \im_out$58  <= \$9 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/ddc.py:163" *)
  \top.ddc.decimator  decimator (
    .bypass2(bypass2),
    .bypass3(bypass3),
    .clk3x_clk(clk3x_clk),
    .clk3x_rst(clk3x_rst),
    .\coeff_waddr$1 (coeff_waddr),
    .coeff_wdata(coeff_wdata),
    .\coeff_wren$5 (coeff_wren),
    .decimation(decimation1),
    .\decimation$14 (decimation2),
    .\decimation$16 (decimation3),
    .\im_out$61 (\im_out$59 ),
    .in_ready(out_ready),
    .in_valid(\in_valid$44 ),
    .odd_operations(odd_operations1),
    .\odd_operations$26 (odd_operations3),
    .operations_minus_one(operations_minus_one1),
    .\operations_minus_one$20 (operations_minus_one2),
    .\operations_minus_one$22 (operations_minus_one3),
    .\port$3279$0 (out_data),
    .\re_out$60 (\re_out$57 ),
    .\strobe_out$62 (strobe_out)
  );
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/ddc.py:176" *)
  \top.ddc.inbuff  inbuff (
    .clk3x_clk(clk3x_clk),
    .clk3x_rst(clk3x_rst),
    .in_valid(in_valid),
    .out_data(out_data),
    .out_ready(out_ready),
    .out_valid(\in_valid$44 ),
    .\port$3011$0 (re_out),
    .\port$3013$0 (im_out)
  );
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/ddc.py:151" *)
  \top.ddc.mixer  mixer (
    .clk(clk),
    .clk3x_clk(clk3x_clk),
    .clk3x_rst(clk3x_rst),
    .clken(clken),
    .common_edge(common_edge),
    .frequency(frequency),
    .im_out(im_out),
    .\port$1342$0 (\port$1342$0 ),
    .re_out(re_out),
    .rst(rst)
  );
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$8 ) begin end
    \$5  = out_toggle;
    if (strobe_out) begin
      \$5  = \$2 ;
    end
    if (clk3x_rst) begin
      \$5  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$8 ) begin end
    \$6  = out_toggle;
    if (rst) begin
      \$6  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$8 ) begin end
    \$7  = \$3 ;
    if (rst) begin
      \$7  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$8 ) begin end
    \$8  = \re_out$56 ;
    if (\$4 ) begin
      \$8  = \re_out$57 ;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$8 ) begin end
    \$9  = \im_out$58 ;
    if (\$4 ) begin
      \$9  = \im_out$59 ;
    end
  end
  assign \common_edge$1  = common_edge;
  assign \frequency$6  = frequency;
  assign re_in = \port$1342$0 [11:0];
  assign \re_in$8  = \port$1342$0 [11:0];
  assign im_in = \port$1342$0 [23:12];
  assign \im_in$10  = \port$1342$0 [23:12];
  assign \coeff_waddr$12  = coeff_waddr;
  assign \coeff_wren$14  = coeff_wren;
  assign \coeff_wdata$16  = coeff_wdata;
  assign \decimation1$18  = decimation1;
  assign \decimation2$20  = decimation2;
  assign \decimation3$22  = decimation3;
  assign \bypass2$24  = bypass2;
  assign \bypass3$26  = bypass3;
  assign \operations_minus_one1$28  = operations_minus_one1;
  assign \operations_minus_one2$30  = operations_minus_one2;
  assign \operations_minus_one3$32  = operations_minus_one3;
  assign \odd_operations1$34  = odd_operations1;
  assign \odd_operations3$36  = odd_operations3;
  assign in_data = { im_out, re_out };
  assign \re_in$41  = out_data[11:0];
  assign \im_in$43  = out_data[23:12];
  assign out_valid = \in_valid$44 ;
  assign in_ready = out_ready;
endmodule

(* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:875" *)
(* generator = "Amaranth" *)
module \top.ddc.decimator (\re_out$60 , \im_out$61 , \strobe_out$62 , in_ready, \port$3279$0 , in_valid, \coeff_waddr$1 , \coeff_wren$5 , coeff_wdata, decimation, \decimation$14 , \decimation$16 , operations_minus_one, \operations_minus_one$20 , \operations_minus_one$22 , odd_operations, \odd_operations$26 , bypass2, bypass3, clk3x_rst, clk3x_clk
);
  reg \$auto$verilog_backend.cc:2352:dump_module$9  = 0;
  wire \$1 ;
  reg \$10 ;
  reg [15:0] \$11 ;
  reg [15:0] \$12 ;
  reg [15:0] \$13 ;
  reg [15:0] \$14 ;
  reg \$15 ;
  wire \$2 ;
  wire \$3 ;
  wire \$4 ;
  wire \$5 ;
  wire \$6 ;
  reg \$7 ;
  reg [15:0] \$8 ;
  reg [15:0] \$9 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:857" *)
  input bypass2;
  wire bypass2;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:858" *)
  input bypass3;
  wire bypass3;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:42" *)
  input clk3x_clk;
  wire clk3x_clk;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:42" *)
  input clk3x_rst;
  wire clk3x_rst;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:324" *)
  wire [7:0] coeff_waddr;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:851" *)
  input [9:0] \coeff_waddr$1 ;
  wire [9:0] \coeff_waddr$1 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:605" *)
  wire [6:0] \coeff_waddr$6 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:324" *)
  wire [7:0] \coeff_waddr$9 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:326" *)
  input [17:0] coeff_wdata;
  wire [17:0] coeff_wdata;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:326" *)
  wire [17:0] \coeff_wdata$10 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:853" *)
  wire [17:0] \coeff_wdata$3 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:607" *)
  wire [17:0] \coeff_wdata$7 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:325" *)
  wire coeff_wren;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:325" *)
  wire \coeff_wren$11 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:852" *)
  input \coeff_wren$5 ;
  wire \coeff_wren$5 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:606" *)
  wire \coeff_wren$8 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:854" *)
  input [6:0] decimation;
  wire [6:0] decimation;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:855" *)
  input [5:0] \decimation$14 ;
  wire [5:0] \decimation$14 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:856" *)
  input [6:0] \decimation$16 ;
  wire [6:0] \decimation$16 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:854" *)
  wire [6:0] decimation1;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:855" *)
  wire [5:0] decimation2;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:856" *)
  wire [6:0] decimation3;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:332" *)
  wire [11:0] im_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:866" *)
  wire [11:0] \im_in$31 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:612" *)
  reg [15:0] \im_in$38  = 16'h0000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:332" *)
  reg [15:0] \im_in$44  = 16'h0000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:337" *)
  wire [15:0] im_out;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:617" *)
  wire [15:0] \im_out$59 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:871" *)
  output [15:0] \im_out$61 ;
  reg [15:0] \im_out$61  = 16'h0000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:337" *)
  wire [15:0] \im_out$64 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:334" *)
  output in_ready;
  wire in_ready;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:334" *)
  wire \in_ready$35 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:614" *)
  wire \in_ready$50 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:334" *)
  wire \in_ready$55 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:867" *)
  input in_valid;
  wire in_valid;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:867" *)
  wire \in_valid$33 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:613" *)
  reg \in_valid$40  = 1'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:333" *)
  reg \in_valid$46  = 1'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:862" *)
  input odd_operations;
  wire odd_operations;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:863" *)
  input \odd_operations$26 ;
  wire \odd_operations$26 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:862" *)
  wire odd_operations1;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:863" *)
  wire odd_operations3;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:859" *)
  input [6:0] operations_minus_one;
  wire [6:0] operations_minus_one;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:860" *)
  input [5:0] \operations_minus_one$20 ;
  wire [5:0] \operations_minus_one$20 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:861" *)
  input [6:0] \operations_minus_one$22 ;
  wire [6:0] \operations_minus_one$22 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:859" *)
  wire [6:0] operations_minus_one1;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:860" *)
  wire [5:0] operations_minus_one2;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:861" *)
  wire [6:0] operations_minus_one3;
  input [23:0] \port$3279$0 ;
  wire [23:0] \port$3279$0 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:331" *)
  wire [11:0] re_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:865" *)
  wire [11:0] \re_in$29 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:611" *)
  reg [15:0] \re_in$36  = 16'h0000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:331" *)
  reg [15:0] \re_in$42  = 16'h0000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:336" *)
  wire [15:0] re_out;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:616" *)
  wire [15:0] \re_out$58 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:870" *)
  output [15:0] \re_out$60 ;
  reg [15:0] \re_out$60  = 16'h0000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:336" *)
  wire [15:0] \re_out$63 ;
  (* init = 16'h0000 *)
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:917" *)
  wire [15:0] stage2_im_in;
  (* init = 1'h0 *)
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:918" *)
  wire stage2_in_valid;
  (* init = 16'h0000 *)
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:916" *)
  wire [15:0] stage2_re_in;
  (* init = 16'h0000 *)
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:934" *)
  wire [15:0] stage3_im_in;
  (* init = 1'h0 *)
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:935" *)
  wire stage3_in_valid;
  (* init = 16'h0000 *)
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:933" *)
  wire [15:0] stage3_re_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:338" *)
  wire strobe_out;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:618" *)
  wire \strobe_out$57 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:872" *)
  output \strobe_out$62 ;
  reg \strobe_out$62  = 1'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:338" *)
  wire \strobe_out$65 ;
  assign \$1  = ! (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:899" *) \coeff_waddr$1 [9:8];
  assign coeff_wren = \coeff_wren$5  & (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:898" *) \$1 ;
  assign \$2  = \coeff_waddr$1 [9:8] == (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:899" *) 1'h1;
  assign \coeff_wren$8  = \coeff_wren$5  & (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:898" *) \$2 ;
  assign \$3  = \coeff_waddr$1 [9:8] == (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:899" *) 2'h2;
  assign \coeff_wren$11  = \coeff_wren$5  & (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:898" *) \$3 ;
  assign \$4  = ~ (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:928" *) bypass2;
  assign \$5  = ~ (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:948" *) bypass3;
  assign \$6  = ~ (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:955" *) bypass3;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:918" *)
  always @(posedge clk3x_clk)
    \in_valid$40  <= \$7 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:916" *)
  always @(posedge clk3x_clk)
    \re_in$36  <= \$8 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:917" *)
  always @(posedge clk3x_clk)
    \im_in$38  <= \$9 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:935" *)
  always @(posedge clk3x_clk)
    \in_valid$46  <= \$10 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:933" *)
  always @(posedge clk3x_clk)
    \re_in$42  <= \$11 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:934" *)
  always @(posedge clk3x_clk)
    \im_in$44  <= \$12 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:870" *)
  always @(posedge clk3x_clk)
    \re_out$60  <= \$13 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:871" *)
  always @(posedge clk3x_clk)
    \im_out$61  <= \$14 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:872" *)
  always @(posedge clk3x_clk)
    \strobe_out$62  <= \$15 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:877" *)
  \top.ddc.decimator.stage1  stage1 (
    .clk3x_clk(clk3x_clk),
    .clk3x_rst(clk3x_rst),
    .coeff_waddr(\coeff_waddr$1 [7:0]),
    .coeff_wren(coeff_wren),
    .decimation(decimation),
    .im_out(im_out),
    .in_ready(in_ready),
    .in_valid(in_valid),
    .odd_operations(odd_operations),
    .operations_minus_one(operations_minus_one),
    .re_out(re_out),
    .strobe_out(strobe_out),
    .wdata(\port$3279$0 ),
    .\wdata$21 (coeff_wdata)
  );
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:882" *)
  \top.ddc.decimator.stage2  stage2 (
    .clk3x_clk(clk3x_clk),
    .clk3x_rst(clk3x_rst),
    .decimation(\decimation$14 ),
    .im_in(\im_in$38 ),
    .im_out(\im_out$59 ),
    .in_ready(\in_ready$50 ),
    .in_valid(\in_valid$40 ),
    .operations_minus_one(\operations_minus_one$20 ),
    .re_in(\re_in$36 ),
    .re_out(\re_out$58 ),
    .strobe_out(\strobe_out$57 ),
    .waddr(\coeff_waddr$1 [6:0]),
    .\wdata$13 (coeff_wdata),
    .wren(\coeff_wren$8 )
  );
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:887" *)
  \top.ddc.decimator.stage3  stage3 (
    .clk3x_clk(clk3x_clk),
    .clk3x_rst(clk3x_rst),
    .coeff_waddr(\coeff_waddr$1 [7:0]),
    .coeff_wren(\coeff_wren$11 ),
    .decimation(\decimation$16 ),
    .im_in(\im_in$44 ),
    .im_out(\im_out$64 ),
    .in_ready(\in_ready$55 ),
    .in_valid(\in_valid$46 ),
    .odd_operations(\odd_operations$26 ),
    .operations_minus_one(\operations_minus_one$22 ),
    .re_in(\re_in$42 ),
    .re_out(\re_out$63 ),
    .strobe_out(\strobe_out$65 ),
    .\wdata$21 (coeff_wdata)
  );
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$9 ) begin end
    \$7  = \in_valid$40 ;
    if (\in_ready$50 ) begin
      \$7  = 1'h0;
    end
    if (strobe_out) begin
      \$7  = \$4 ;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$9 ) begin end
    \$8  = \re_in$36 ;
    if (strobe_out) begin
      \$8  = re_out;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$9 ) begin end
    \$9  = \im_in$38 ;
    if (strobe_out) begin
      \$9  = im_out;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$9 ) begin end
    \$10  = \in_valid$46 ;
    if (\in_ready$55 ) begin
      \$10  = 1'h0;
    end
    (* full_case = 32'd1 *)
    if (bypass2) begin
      if (strobe_out) begin
        \$10  = \$5 ;
      end
    end else begin
      if (\strobe_out$57 ) begin
        \$10  = \$6 ;
      end
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$9 ) begin end
    \$11  = \re_in$42 ;
    (* full_case = 32'd1 *)
    if (bypass2) begin
      if (strobe_out) begin
        \$11  = re_out;
      end
    end else begin
      if (\strobe_out$57 ) begin
        \$11  = \re_out$58 ;
      end
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$9 ) begin end
    \$12  = \im_in$44 ;
    (* full_case = 32'd1 *)
    if (bypass2) begin
      if (strobe_out) begin
        \$12  = im_out;
      end
    end else begin
      if (\strobe_out$57 ) begin
        \$12  = \im_out$59 ;
      end
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$9 ) begin end
    (* full_case = 32'd1 *)
    if (bypass3) begin
      (* full_case = 32'd1 *)
      if (bypass2) begin
        \$13  = re_out;
      end else begin
        \$13  = \re_out$58 ;
      end
    end else begin
      \$13  = \re_out$63 ;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$9 ) begin end
    (* full_case = 32'd1 *)
    if (bypass3) begin
      (* full_case = 32'd1 *)
      if (bypass2) begin
        \$14  = im_out;
      end else begin
        \$14  = \im_out$59 ;
      end
    end else begin
      \$14  = \im_out$64 ;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$9 ) begin end
    (* full_case = 32'd1 *)
    if (bypass3) begin
      (* full_case = 32'd1 *)
      if (bypass2) begin
        \$15  = strobe_out;
      end else begin
        \$15  = \strobe_out$57 ;
      end
    end else begin
      \$15  = \strobe_out$65 ;
    end
    if (clk3x_rst) begin
      \$15  = 1'h0;
    end
  end
  assign coeff_waddr = \coeff_waddr$1 [7:0];
  assign \coeff_wdata$3  = coeff_wdata;
  assign \coeff_waddr$6  = \coeff_waddr$1 [6:0];
  assign \coeff_wdata$7  = coeff_wdata;
  assign \coeff_waddr$9  = \coeff_waddr$1 [7:0];
  assign \coeff_wdata$10  = coeff_wdata;
  assign decimation1 = decimation;
  assign decimation2 = \decimation$14 ;
  assign decimation3 = \decimation$16 ;
  assign operations_minus_one1 = operations_minus_one;
  assign operations_minus_one2 = \operations_minus_one$20 ;
  assign operations_minus_one3 = \operations_minus_one$22 ;
  assign odd_operations1 = odd_operations;
  assign odd_operations3 = \odd_operations$26 ;
  assign re_in = \port$3279$0 [11:0];
  assign \re_in$29  = \port$3279$0 [11:0];
  assign im_in = \port$3279$0 [23:12];
  assign \im_in$31  = \port$3279$0 [23:12];
  assign \in_valid$33  = in_valid;
  assign \in_ready$35  = in_ready;
  assign stage2_re_in = \re_in$36 ;
  assign stage2_im_in = \im_in$38 ;
  assign stage2_in_valid = \in_valid$40 ;
  assign stage3_re_in = \re_in$42 ;
  assign stage3_im_in = \im_in$44 ;
  assign stage3_in_valid = \in_valid$46 ;
endmodule

(* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:376" *)
(* generator = "Amaranth" *)
module \top.ddc.decimator.stage1 (coeff_wren, in_ready, strobe_out, re_out, im_out, wdata, in_valid, coeff_waddr, \wdata$21 , decimation, operations_minus_one, odd_operations, clk3x_rst, clk3x_clk);
  reg \$auto$verilog_backend.cc:2352:dump_module$10  = 0;
  wire \$1 ;
  wire [8:0] \$10 ;
  wire [8:0] \$11 ;
  wire [8:0] \$12 ;
  wire [8:0] \$13 ;
  wire [7:0] \$14 ;
  wire [7:0] \$15 ;
  wire [7:0] \$16 ;
  wire [7:0] \$17 ;
  wire \$18 ;
  wire \$19 ;
  wire \$2 ;
  wire \$20 ;
  wire [7:0] \$21 ;
  wire [7:0] \$22 ;
  wire \$23 ;
  wire \$24 ;
  wire \$25 ;
  wire \$26 ;
  wire \$27 ;
  wire \$28 ;
  wire \$29 ;
  wire \$3 ;
  wire \$30 ;
  wire \$31 ;
  wire \$32 ;
  wire \$33 ;
  wire \$34 ;
  wire [8:0] \$35 ;
  wire \$36 ;
  wire \$37 ;
  wire \$38 ;
  wire \$39 ;
  wire \$4 ;
  wire \$40 ;
  wire \$41 ;
  wire \$42 ;
  wire [16:0] \$43 ;
  wire [16:0] \$44 ;
  reg [7:0] \$45 ;
  reg [7:0] \$46 ;
  reg \$47 ;
  reg [6:0] \$48 ;
  reg [6:0] \$49 ;
  wire [47:0] \$5 ;
  reg \$50 ;
  reg [6:0] \$51 ;
  reg \$52 ;
  reg \$53 ;
  reg [7:0] \$54 ;
  reg \$55 ;
  reg [5:0] \$56 ;
  reg \$57 ;
  reg [15:0] \$58 ;
  reg [15:0] \$59 ;
  wire [47:0] \$6 ;
  wire [47:0] \$7 ;
  wire [47:0] \$8 ;
  wire [8:0] \$9 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:70" *)
  wire [11:0] a;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:70" *)
  wire [11:0] \a$2 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:70" *)
  wire [11:0] \a$3 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:70" *)
  wire [11:0] \a$5 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:72" *)
  wire [47:0] acc;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:72" *)
  wire [47:0] \acc$57 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:72" *)
  wire [47:0] \acc$59 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:72" *)
  wire [47:0] \acc$61 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:71" *)
  wire [17:0] b;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:71" *)
  wire [17:0] \b$11 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:71" *)
  wire [17:0] \b$8 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:71" *)
  wire [17:0] \b$9 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:42" *)
  input clk3x_clk;
  wire clk3x_clk;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:42" *)
  input clk3x_rst;
  wire clk3x_rst;
  (* init = 7'h00 *)
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:417" *)
  wire [6:0] coeff_counter;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:324" *)
  input [7:0] coeff_waddr;
  wire [7:0] coeff_waddr;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:326" *)
  wire [17:0] coeff_wdata;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:325" *)
  input coeff_wren;
  wire coeff_wren;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:327" *)
  input [6:0] decimation;
  wire [6:0] decimation;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:415" *)
  reg [6:0] decimation_counter = 7'h00;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:421" *)
  reg decimation_end_of_count = 1'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:430" *)
  reg enable_macc0 = 1'h1;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:428" *)
  reg [1:0] enable_macc0_q = 2'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:431" *)
  wire enable_macc1;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:429" *)
  reg [1:0] enable_macc1_q = 2'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:69" *)
  wire first_acc;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:69" *)
  wire \first_acc$39 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:69" *)
  wire \first_acc$40 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:69" *)
  wire \first_acc$41 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:426" *)
  reg \first_acc$64  = 1'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:427" *)
  reg [1:0] first_acc_q = 2'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:513" *)
  wire [15:0] im0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:515" *)
  wire [15:0] im1;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:332" *)
  wire [11:0] im_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:337" *)
  output [15:0] im_out;
  reg [15:0] im_out = 16'h0000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:334" *)
  output in_ready;
  reg in_ready = 1'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:333" *)
  input in_valid;
  wire in_valid;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:423" *)
  wire last_acc;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:422" *)
  reg last_operation = 1'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:506" *)
  reg [5:0] macc_done_q = 6'h00;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:329" *)
  input odd_operations;
  wire odd_operations;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:416" *)
  reg [6:0] operation_counter = 7'h01;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:328" *)
  input [6:0] operations_minus_one;
  wire [6:0] operations_minus_one;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:218" *)
  reg [6:0] raddr = 7'h00;
  (* init = 7'h00 *)
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:218" *)
  wire [6:0] \raddr$53 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:150" *)
  reg [7:0] raddr0 = 8'h00;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:153" *)
  reg [7:0] raddr1 = 8'h00;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:219" *)
  wire [17:0] rdata;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:219" *)
  wire [17:0] \rdata$10 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:151" *)
  wire [23:0] rdata0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:154" *)
  wire [23:0] rdata1;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:512" *)
  wire [15:0] re0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:514" *)
  wire [15:0] re1;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:331" *)
  wire [11:0] re_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:336" *)
  output [15:0] re_out;
  reg [15:0] re_out = 16'h0000;
  (* init = 8'h00 *)
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:418" *)
  wire [7:0] sample_addr0;
  (* init = 8'h00 *)
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:419" *)
  wire [7:0] sample_addr1;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:68" *)
  wire strobe_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:68" *)
  wire \strobe_in$33 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:68" *)
  wire \strobe_in$34 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:68" *)
  wire \strobe_in$36 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:338" *)
  output strobe_out;
  reg strobe_out = 1'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:220" *)
  wire [6:0] waddr;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:220" *)
  wire [6:0] \waddr$17 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:155" *)
  reg [7:0] \waddr$49  = 8'h00;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:157" *)
  input [23:0] wdata;
  wire [23:0] wdata;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:222" *)
  input [17:0] \wdata$21 ;
  wire [17:0] \wdata$21 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:222" *)
  wire [17:0] \wdata$23 ;
  (* init = 1'h1 *)
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:420" *)
  wire work;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:221" *)
  wire wren;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:221" *)
  wire \wren$20 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:156" *)
  wire \wren$46 ;
  (* init = 8'h00 *)
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:414" *)
  wire [7:0] write_pointer;
  assign \$36  = in_valid & (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:479" *) in_ready;
  assign \$37  = ~ (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:481" *) enable_macc0;
  assign \$38  = \$37  | (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:481" *) last_operation;
  assign \$39  = ~ (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:484" *) in_valid;
  assign \$40  = \$39  & (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:484" *) in_ready;
  assign \$41  = \$40  & (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:484" *) last_operation;
  assign \$42  = last_acc & (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:509" *) enable_macc0;
  assign \$43  = $signed(\$5 [15:0]) + (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:524" *) $signed(\$7 [15:0]);
  assign \$44  = $signed(\$6 [15:0]) + (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:525" *) $signed(\$8 [15:0]);
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:427" *)
  always @(posedge clk3x_clk)
    first_acc_q <= { first_acc_q[0], \first_acc$64  };
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:428" *)
  always @(posedge clk3x_clk)
    enable_macc0_q <= { enable_macc0_q[0], enable_macc0 };
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:429" *)
  always @(posedge clk3x_clk)
    enable_macc1_q <= { enable_macc1_q[0], enable_macc1 };
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:418" *)
  always @(posedge clk3x_clk)
    raddr0 <= \$45 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:419" *)
  always @(posedge clk3x_clk)
    raddr1 <= \$46 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:426" *)
  always @(posedge clk3x_clk)
    \first_acc$64  <= \$47 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:417" *)
  always @(posedge clk3x_clk)
    raddr <= \$48 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:416" *)
  always @(posedge clk3x_clk)
    operation_counter <= \$49 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:422" *)
  always @(posedge clk3x_clk)
    last_operation <= \$50 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:415" *)
  always @(posedge clk3x_clk)
    decimation_counter <= \$51 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:421" *)
  always @(posedge clk3x_clk)
    decimation_end_of_count <= \$52 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:334" *)
  always @(posedge clk3x_clk)
    in_ready <= \$53 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:414" *)
  always @(posedge clk3x_clk)
    \waddr$49  <= \$54 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:420" *)
  always @(posedge clk3x_clk)
    enable_macc0 <= \$55 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:506" *)
  always @(posedge clk3x_clk)
    macc_done_q <= \$56 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:338" *)
  always @(posedge clk3x_clk)
    strobe_out <= \$57 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:336" *)
  always @(posedge clk3x_clk)
    re_out <= \$58 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:337" *)
  always @(posedge clk3x_clk)
    im_out <= \$59 ;
  assign \$1  = ~ (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:408" *) coeff_waddr[7];
  assign wren = coeff_wren & (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:408" *) \$1 ;
  assign \wren$20  = coeff_wren & (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:409" *) coeff_waddr[7];
  assign last_acc = decimation_end_of_count & (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:424" *) last_operation;
  assign \$2  = ~ (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:434" *) last_operation;
  assign \$3  = ~ (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:434" *) odd_operations;
  assign \$4  = \$2  | (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:434" *) \$3 ;
  assign enable_macc1 = enable_macc0 & (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:434" *) \$4 ;
  assign \wren$46  = in_valid & (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:498" *) in_ready;
  assign \$9  = raddr0 - (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:446" *) { decimation, 1'h0 };
  assign \$10  = last_operation ? (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:445" *) { 1'h0, \waddr$49  } : \$9 ;
  assign \$11  = \waddr$49  - (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:448" *) decimation;
  assign \$12  = raddr1 - (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:449" *) { decimation, 1'h0 };
  assign \$13  = last_operation ? (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:448" *) \$11  : \$12 ;
  assign \$14  = raddr + (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:451" *) 1'h1;
  assign \$15  = last_acc ? (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:451" *) 8'h00 : \$14 ;
  assign \$16  = operation_counter - (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:454" *) 1'h1;
  assign \$17  = last_operation ? (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:452" *) { 1'h0, operations_minus_one } : \$16 ;
  assign \$18  = operation_counter == (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:455" *) 1'h1;
  assign \$19  = ! (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:456" *) operations_minus_one;
  assign \$20  = \$18  | (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:455" *) \$19 ;
  assign \$21  = decimation_counter - (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:461" *) 1'h1;
  assign \$22  = last_acc ? (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:460" *) { 1'h0, decimation } : \$21 ;
  assign \$23  = ~ (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:468" *) decimation_end_of_count;
  assign \$24  = decimation_counter == (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:469" *) 2'h2;
  assign \$25  = ! (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:470" *) decimation_counter;
  assign \$26  = \$24  | (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:469" *) \$25 ;
  assign \$27  = \$23  & (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:468" *) \$26 ;
  assign \$28  = ~ (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:475" *) in_ready;
  assign \$29  = in_ready & (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:476" *) in_valid;
  assign \$30  = \$28  | (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:475" *) \$29 ;
  assign \$31  = last_operation & (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:475" *) \$30 ;
  assign \$32  = ~ (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:477" *) enable_macc0;
  assign \$33  = \$32  & (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:477" *) in_valid;
  assign \$34  = \$31  | (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:475" *) \$33 ;
  assign \$35  = \waddr$49  + (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:478" *) 1'h1;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:391" *)
  \top.ddc.decimator.stage1.coeffs0  coeffs0 (
    .clk3x_clk(clk3x_clk),
    .clk3x_rst(clk3x_rst),
    .rdata(b),
    .rdport__addr(raddr),
    .wrport__addr(coeff_waddr[6:0]),
    .wrport__data(\wdata$21 ),
    .wrport__en(wren)
  );
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:393" *)
  \top.ddc.decimator.stage1.coeffs1  coeffs1 (
    .clk3x_clk(clk3x_clk),
    .clk3x_rst(clk3x_rst),
    .rdata(\b$9 ),
    .rdport__addr(raddr),
    .wrport__addr(coeff_waddr[6:0]),
    .wrport__data(\wdata$21 ),
    .wrport__en(\wren$20 )
  );
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:383" *)
  \top.ddc.decimator.stage1.macc0_im  macc0_im (
    .a(rdata0[23:12]),
    .acc(\acc$57 ),
    .b(b),
    .clk3x_clk(clk3x_clk),
    .clk3x_rst(clk3x_rst),
    .first_acc(first_acc_q[1]),
    .strobe_in(enable_macc0_q[1])
  );
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:381" *)
  \top.ddc.decimator.stage1.macc0_re  macc0_re (
    .a(rdata0[11:0]),
    .acc(acc),
    .b(b),
    .clk3x_clk(clk3x_clk),
    .clk3x_rst(clk3x_rst),
    .first_acc(first_acc_q[1]),
    .strobe_in(enable_macc0_q[1])
  );
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:387" *)
  \top.ddc.decimator.stage1.macc1_im  macc1_im (
    .a(rdata1[23:12]),
    .acc(\acc$61 ),
    .b(\b$9 ),
    .clk3x_clk(clk3x_clk),
    .clk3x_rst(clk3x_rst),
    .first_acc(first_acc_q[1]),
    .strobe_in(enable_macc1_q[1])
  );
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:385" *)
  \top.ddc.decimator.stage1.macc1_re  macc1_re (
    .a(rdata1[11:0]),
    .acc(\acc$59 ),
    .b(\b$9 ),
    .clk3x_clk(clk3x_clk),
    .clk3x_rst(clk3x_rst),
    .first_acc(first_acc_q[1]),
    .strobe_in(enable_macc1_q[1])
  );
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:389" *)
  \top.ddc.decimator.stage1.samples  samples (
    .clk3x_clk(clk3x_clk),
    .clk3x_rst(clk3x_rst),
    .rdata0(rdata0),
    .rdata1(rdata1),
    .rdport0__addr(raddr0),
    .rdport1__addr(raddr1),
    .wrport__addr(\waddr$49 ),
    .wrport__data(wdata),
    .wrport__en(\wren$46 )
  );
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$10 ) begin end
    \$45  = raddr0;
    if (enable_macc0) begin
      \$45  = \$10 [7:0];
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$10 ) begin end
    \$46  = raddr1;
    if (enable_macc0) begin
      \$46  = \$13 [7:0];
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$10 ) begin end
    \$47  = \first_acc$64 ;
    if (enable_macc0) begin
      \$47  = last_acc;
    end
    if (clk3x_rst) begin
      \$47  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$10 ) begin end
    \$48  = raddr;
    if (enable_macc0) begin
      \$48  = \$15 [6:0];
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$10 ) begin end
    \$49  = operation_counter;
    if (enable_macc0) begin
      \$49  = \$17 [6:0];
    end
    if (clk3x_rst) begin
      \$49  = 7'h01;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$10 ) begin end
    \$50  = last_operation;
    if (enable_macc0) begin
      \$50  = \$20 ;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$10 ) begin end
    \$51  = decimation_counter;
    if (enable_macc0) begin
      if (last_operation) begin
        \$51  = \$22 [6:0];
      end
    end
    if (clk3x_rst) begin
      \$51  = 7'h00;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$10 ) begin end
    \$52  = decimation_end_of_count;
    if (enable_macc0) begin
      if (last_operation) begin
        \$52  = \$27 ;
      end
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$10 ) begin end
    \$53  = in_ready;
    if (last_operation) begin
      \$53  = 1'h1;
    end
    if (\$36 ) begin
      \$53  = \$38 ;
    end
    if (clk3x_rst) begin
      \$53  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$10 ) begin end
    \$54  = \waddr$49 ;
    if (\$34 ) begin
      \$54  = \$35 [7:0];
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$10 ) begin end
    \$55  = enable_macc0;
    if (\$36 ) begin
      \$55  = 1'h1;
    end
    if (\$41 ) begin
      \$55  = 1'h0;
    end
    if (clk3x_rst) begin
      \$55  = 1'h1;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$10 ) begin end
    \$56  = { macc_done_q[4:0], \$42  };
    if (clk3x_rst) begin
      \$56  = 6'h00;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$10 ) begin end
    \$57  = macc_done_q[5];
    if (clk3x_rst) begin
      \$57  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$10 ) begin end
    \$58  = re_out;
    if (macc_done_q[5]) begin
      \$58  = \$43 [15:0];
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$10 ) begin end
    \$59  = im_out;
    if (macc_done_q[5]) begin
      \$59  = \$44 [15:0];
    end
  end
  assign a = rdata0[11:0];
  assign \a$2  = rdata0[23:12];
  assign \a$3  = rdata1[11:0];
  assign \a$5  = rdata1[23:12];
  assign rdata = b;
  assign \b$8  = b;
  assign \rdata$10  = \b$9 ;
  assign \b$11  = \b$9 ;
  assign re_in = wdata[11:0];
  assign im_in = wdata[23:12];
  assign waddr = coeff_waddr[6:0];
  assign \waddr$17  = coeff_waddr[6:0];
  assign coeff_wdata = \wdata$21 ;
  assign \wdata$23  = \wdata$21 ;
  assign work = enable_macc0;
  assign strobe_in = enable_macc0_q[1];
  assign \strobe_in$33  = enable_macc0_q[1];
  assign \strobe_in$34  = enable_macc1_q[1];
  assign \strobe_in$36  = enable_macc1_q[1];
  assign first_acc = first_acc_q[1];
  assign \first_acc$39  = first_acc_q[1];
  assign \first_acc$40  = first_acc_q[1];
  assign \first_acc$41  = first_acc_q[1];
  assign sample_addr0 = raddr0;
  assign sample_addr1 = raddr1;
  assign write_pointer = \waddr$49 ;
  assign coeff_counter = raddr;
  assign \raddr$53  = raddr;
  assign re0 = \$5 [15:0];
  assign im0 = \$6 [15:0];
  assign re1 = \$7 [15:0];
  assign im1 = \$8 [15:0];
  assign \$5  = { acc[47], acc[47], acc[47], acc[47], acc[47], acc[47], acc[47], acc[47], acc[47], acc[47], acc[47], acc[47], acc[47], acc[47], acc[47], acc[47], acc[47], acc[47:17] };
  assign \$6  = { \acc$57 [47], \acc$57 [47], \acc$57 [47], \acc$57 [47], \acc$57 [47], \acc$57 [47], \acc$57 [47], \acc$57 [47], \acc$57 [47], \acc$57 [47], \acc$57 [47], \acc$57 [47], \acc$57 [47], \acc$57 [47], \acc$57 [47], \acc$57 [47], \acc$57 [47], \acc$57 [47:17] };
  assign \$7  = { \acc$59 [47], \acc$59 [47], \acc$59 [47], \acc$59 [47], \acc$59 [47], \acc$59 [47], \acc$59 [47], \acc$59 [47], \acc$59 [47], \acc$59 [47], \acc$59 [47], \acc$59 [47], \acc$59 [47], \acc$59 [47], \acc$59 [47], \acc$59 [47], \acc$59 [47], \acc$59 [47:17] };
  assign \$8  = { \acc$61 [47], \acc$61 [47], \acc$61 [47], \acc$61 [47], \acc$61 [47], \acc$61 [47], \acc$61 [47], \acc$61 [47], \acc$61 [47], \acc$61 [47], \acc$61 [47], \acc$61 [47], \acc$61 [47], \acc$61 [47], \acc$61 [47], \acc$61 [47], \acc$61 [47], \acc$61 [47:17] };
endmodule

(* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:225" *)
(* generator = "Amaranth" *)
module \top.ddc.decimator.stage1.coeffs0 (wrport__en, rdport__addr, rdata, wrport__addr, wrport__data, clk3x_rst, clk3x_clk);
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:42" *)
  input clk3x_clk;
  wire clk3x_clk;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:42" *)
  input clk3x_rst;
  wire clk3x_rst;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:218" *)
  wire [6:0] raddr;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:219" *)
  output [17:0] rdata;
  reg [17:0] rdata = 18'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:218" *)
  input [6:0] rdport__addr;
  wire [6:0] rdport__addr;
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/lib/memory.py:241" *)
  wire [17:0] rdport__data;
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/lib/memory.py:239" *)
  wire rdport__en;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:220" *)
  wire [6:0] waddr;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:222" *)
  wire [17:0] wdata;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:221" *)
  wire wren;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:220" *)
  input [6:0] wrport__addr;
  wire [6:0] wrport__addr;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:222" *)
  input [17:0] wrport__data;
  wire [17:0] wrport__data;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:221" *)
  input wrport__en;
  wire wrport__en;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:227" *)
  reg [17:0] mem [127:0];
  initial begin
    mem[0] = 18'h00000;
    mem[1] = 18'h00000;
    mem[2] = 18'h00000;
    mem[3] = 18'h00000;
    mem[4] = 18'h00000;
    mem[5] = 18'h00000;
    mem[6] = 18'h00000;
    mem[7] = 18'h00000;
    mem[8] = 18'h00000;
    mem[9] = 18'h00000;
    mem[10] = 18'h00000;
    mem[11] = 18'h00000;
    mem[12] = 18'h00000;
    mem[13] = 18'h00000;
    mem[14] = 18'h00000;
    mem[15] = 18'h00000;
    mem[16] = 18'h00000;
    mem[17] = 18'h00000;
    mem[18] = 18'h00000;
    mem[19] = 18'h00000;
    mem[20] = 18'h00000;
    mem[21] = 18'h00000;
    mem[22] = 18'h00000;
    mem[23] = 18'h00000;
    mem[24] = 18'h00000;
    mem[25] = 18'h00000;
    mem[26] = 18'h00000;
    mem[27] = 18'h00000;
    mem[28] = 18'h00000;
    mem[29] = 18'h00000;
    mem[30] = 18'h00000;
    mem[31] = 18'h00000;
    mem[32] = 18'h00000;
    mem[33] = 18'h00000;
    mem[34] = 18'h00000;
    mem[35] = 18'h00000;
    mem[36] = 18'h00000;
    mem[37] = 18'h00000;
    mem[38] = 18'h00000;
    mem[39] = 18'h00000;
    mem[40] = 18'h00000;
    mem[41] = 18'h00000;
    mem[42] = 18'h00000;
    mem[43] = 18'h00000;
    mem[44] = 18'h00000;
    mem[45] = 18'h00000;
    mem[46] = 18'h00000;
    mem[47] = 18'h00000;
    mem[48] = 18'h00000;
    mem[49] = 18'h00000;
    mem[50] = 18'h00000;
    mem[51] = 18'h00000;
    mem[52] = 18'h00000;
    mem[53] = 18'h00000;
    mem[54] = 18'h00000;
    mem[55] = 18'h00000;
    mem[56] = 18'h00000;
    mem[57] = 18'h00000;
    mem[58] = 18'h00000;
    mem[59] = 18'h00000;
    mem[60] = 18'h00000;
    mem[61] = 18'h00000;
    mem[62] = 18'h00000;
    mem[63] = 18'h00000;
    mem[64] = 18'h00000;
    mem[65] = 18'h00000;
    mem[66] = 18'h00000;
    mem[67] = 18'h00000;
    mem[68] = 18'h00000;
    mem[69] = 18'h00000;
    mem[70] = 18'h00000;
    mem[71] = 18'h00000;
    mem[72] = 18'h00000;
    mem[73] = 18'h00000;
    mem[74] = 18'h00000;
    mem[75] = 18'h00000;
    mem[76] = 18'h00000;
    mem[77] = 18'h00000;
    mem[78] = 18'h00000;
    mem[79] = 18'h00000;
    mem[80] = 18'h00000;
    mem[81] = 18'h00000;
    mem[82] = 18'h00000;
    mem[83] = 18'h00000;
    mem[84] = 18'h00000;
    mem[85] = 18'h00000;
    mem[86] = 18'h00000;
    mem[87] = 18'h00000;
    mem[88] = 18'h00000;
    mem[89] = 18'h00000;
    mem[90] = 18'h00000;
    mem[91] = 18'h00000;
    mem[92] = 18'h00000;
    mem[93] = 18'h00000;
    mem[94] = 18'h00000;
    mem[95] = 18'h00000;
    mem[96] = 18'h00000;
    mem[97] = 18'h00000;
    mem[98] = 18'h00000;
    mem[99] = 18'h00000;
    mem[100] = 18'h00000;
    mem[101] = 18'h00000;
    mem[102] = 18'h00000;
    mem[103] = 18'h00000;
    mem[104] = 18'h00000;
    mem[105] = 18'h00000;
    mem[106] = 18'h00000;
    mem[107] = 18'h00000;
    mem[108] = 18'h00000;
    mem[109] = 18'h00000;
    mem[110] = 18'h00000;
    mem[111] = 18'h00000;
    mem[112] = 18'h00000;
    mem[113] = 18'h00000;
    mem[114] = 18'h00000;
    mem[115] = 18'h00000;
    mem[116] = 18'h00000;
    mem[117] = 18'h00000;
    mem[118] = 18'h00000;
    mem[119] = 18'h00000;
    mem[120] = 18'h00000;
    mem[121] = 18'h00000;
    mem[122] = 18'h00000;
    mem[123] = 18'h00000;
    mem[124] = 18'h00000;
    mem[125] = 18'h00000;
    mem[126] = 18'h00000;
    mem[127] = 18'h00000;
  end
  always @(posedge clk3x_clk) begin
    if (wrport__en)
      mem[wrport__addr] <= wrport__data;
  end
  reg [17:0] _0_;
  always @(posedge clk3x_clk) begin
    _0_ <= mem[rdport__addr];
  end
  assign rdport__data = _0_;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:219" *)
  always @(posedge clk3x_clk)
    rdata <= rdport__data;
  assign rdport__en = 1'h1;
  assign raddr = rdport__addr;
  assign wren = wrport__en;
  assign waddr = wrport__addr;
  assign wdata = wrport__data;
endmodule

(* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:225" *)
(* generator = "Amaranth" *)
module \top.ddc.decimator.stage1.coeffs1 (wrport__en, rdport__addr, rdata, wrport__addr, wrport__data, clk3x_rst, clk3x_clk);
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:42" *)
  input clk3x_clk;
  wire clk3x_clk;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:42" *)
  input clk3x_rst;
  wire clk3x_rst;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:218" *)
  wire [6:0] raddr;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:219" *)
  output [17:0] rdata;
  reg [17:0] rdata = 18'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:218" *)
  input [6:0] rdport__addr;
  wire [6:0] rdport__addr;
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/lib/memory.py:241" *)
  wire [17:0] rdport__data;
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/lib/memory.py:239" *)
  wire rdport__en;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:220" *)
  wire [6:0] waddr;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:222" *)
  wire [17:0] wdata;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:221" *)
  wire wren;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:220" *)
  input [6:0] wrport__addr;
  wire [6:0] wrport__addr;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:222" *)
  input [17:0] wrport__data;
  wire [17:0] wrport__data;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:221" *)
  input wrport__en;
  wire wrport__en;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:227" *)
  reg [17:0] mem [127:0];
  initial begin
    mem[0] = 18'h00000;
    mem[1] = 18'h00000;
    mem[2] = 18'h00000;
    mem[3] = 18'h00000;
    mem[4] = 18'h00000;
    mem[5] = 18'h00000;
    mem[6] = 18'h00000;
    mem[7] = 18'h00000;
    mem[8] = 18'h00000;
    mem[9] = 18'h00000;
    mem[10] = 18'h00000;
    mem[11] = 18'h00000;
    mem[12] = 18'h00000;
    mem[13] = 18'h00000;
    mem[14] = 18'h00000;
    mem[15] = 18'h00000;
    mem[16] = 18'h00000;
    mem[17] = 18'h00000;
    mem[18] = 18'h00000;
    mem[19] = 18'h00000;
    mem[20] = 18'h00000;
    mem[21] = 18'h00000;
    mem[22] = 18'h00000;
    mem[23] = 18'h00000;
    mem[24] = 18'h00000;
    mem[25] = 18'h00000;
    mem[26] = 18'h00000;
    mem[27] = 18'h00000;
    mem[28] = 18'h00000;
    mem[29] = 18'h00000;
    mem[30] = 18'h00000;
    mem[31] = 18'h00000;
    mem[32] = 18'h00000;
    mem[33] = 18'h00000;
    mem[34] = 18'h00000;
    mem[35] = 18'h00000;
    mem[36] = 18'h00000;
    mem[37] = 18'h00000;
    mem[38] = 18'h00000;
    mem[39] = 18'h00000;
    mem[40] = 18'h00000;
    mem[41] = 18'h00000;
    mem[42] = 18'h00000;
    mem[43] = 18'h00000;
    mem[44] = 18'h00000;
    mem[45] = 18'h00000;
    mem[46] = 18'h00000;
    mem[47] = 18'h00000;
    mem[48] = 18'h00000;
    mem[49] = 18'h00000;
    mem[50] = 18'h00000;
    mem[51] = 18'h00000;
    mem[52] = 18'h00000;
    mem[53] = 18'h00000;
    mem[54] = 18'h00000;
    mem[55] = 18'h00000;
    mem[56] = 18'h00000;
    mem[57] = 18'h00000;
    mem[58] = 18'h00000;
    mem[59] = 18'h00000;
    mem[60] = 18'h00000;
    mem[61] = 18'h00000;
    mem[62] = 18'h00000;
    mem[63] = 18'h00000;
    mem[64] = 18'h00000;
    mem[65] = 18'h00000;
    mem[66] = 18'h00000;
    mem[67] = 18'h00000;
    mem[68] = 18'h00000;
    mem[69] = 18'h00000;
    mem[70] = 18'h00000;
    mem[71] = 18'h00000;
    mem[72] = 18'h00000;
    mem[73] = 18'h00000;
    mem[74] = 18'h00000;
    mem[75] = 18'h00000;
    mem[76] = 18'h00000;
    mem[77] = 18'h00000;
    mem[78] = 18'h00000;
    mem[79] = 18'h00000;
    mem[80] = 18'h00000;
    mem[81] = 18'h00000;
    mem[82] = 18'h00000;
    mem[83] = 18'h00000;
    mem[84] = 18'h00000;
    mem[85] = 18'h00000;
    mem[86] = 18'h00000;
    mem[87] = 18'h00000;
    mem[88] = 18'h00000;
    mem[89] = 18'h00000;
    mem[90] = 18'h00000;
    mem[91] = 18'h00000;
    mem[92] = 18'h00000;
    mem[93] = 18'h00000;
    mem[94] = 18'h00000;
    mem[95] = 18'h00000;
    mem[96] = 18'h00000;
    mem[97] = 18'h00000;
    mem[98] = 18'h00000;
    mem[99] = 18'h00000;
    mem[100] = 18'h00000;
    mem[101] = 18'h00000;
    mem[102] = 18'h00000;
    mem[103] = 18'h00000;
    mem[104] = 18'h00000;
    mem[105] = 18'h00000;
    mem[106] = 18'h00000;
    mem[107] = 18'h00000;
    mem[108] = 18'h00000;
    mem[109] = 18'h00000;
    mem[110] = 18'h00000;
    mem[111] = 18'h00000;
    mem[112] = 18'h00000;
    mem[113] = 18'h00000;
    mem[114] = 18'h00000;
    mem[115] = 18'h00000;
    mem[116] = 18'h00000;
    mem[117] = 18'h00000;
    mem[118] = 18'h00000;
    mem[119] = 18'h00000;
    mem[120] = 18'h00000;
    mem[121] = 18'h00000;
    mem[122] = 18'h00000;
    mem[123] = 18'h00000;
    mem[124] = 18'h00000;
    mem[125] = 18'h00000;
    mem[126] = 18'h00000;
    mem[127] = 18'h00000;
  end
  always @(posedge clk3x_clk) begin
    if (wrport__en)
      mem[wrport__addr] <= wrport__data;
  end
  reg [17:0] _0_;
  always @(posedge clk3x_clk) begin
    _0_ <= mem[rdport__addr];
  end
  assign rdport__data = _0_;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:219" *)
  always @(posedge clk3x_clk)
    rdata <= rdport__data;
  assign rdport__en = 1'h1;
  assign raddr = rdport__addr;
  assign wren = wrport__en;
  assign waddr = wrport__addr;
  assign wdata = wrport__data;
endmodule

(* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:79" *)
(* generator = "Amaranth" *)
module \top.ddc.decimator.stage1.macc0_im (first_acc, strobe_in, acc, a, b, clk3x_rst, clk3x_clk);
  reg \$auto$verilog_backend.cc:2352:dump_module$11  = 0;
  wire [29:0] \$1 ;
  wire [47:0] \$2 ;
  wire [48:0] \$3 ;
  reg [11:0] \$4 ;
  reg [17:0] \$5 ;
  reg [47:0] \$6 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:70" *)
  input [11:0] a;
  wire [11:0] a;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:81" *)
  reg [11:0] a_q = 12'h000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:82" *)
  reg [11:0] a_q2 = 12'h000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:72" *)
  output [47:0] acc;
  reg [47:0] acc = 48'h000000000000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:71" *)
  input [17:0] b;
  wire [17:0] b;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:83" *)
  reg [17:0] b_q = 18'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:84" *)
  reg [17:0] b_q2 = 18'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:42" *)
  input clk3x_clk;
  wire clk3x_clk;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:42" *)
  input clk3x_rst;
  wire clk3x_rst;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:69" *)
  input first_acc;
  wire first_acc;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:87" *)
  reg [2:0] first_acc_q = 3'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:85" *)
  reg [29:0] mult = 30'h00000000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:68" *)
  input strobe_in;
  wire strobe_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:86" *)
  reg [2:0] strobe_in_q = 3'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:86" *)
  always @(posedge clk3x_clk)
    strobe_in_q <= { strobe_in_q[1:0], strobe_in };
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:87" *)
  always @(posedge clk3x_clk)
    first_acc_q <= { first_acc_q[1:0], first_acc };
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:81" *)
  always @(posedge clk3x_clk)
    a_q <= \$4 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:83" *)
  always @(posedge clk3x_clk)
    b_q <= \$5 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:82" *)
  always @(posedge clk3x_clk)
    a_q2 <= a_q;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:84" *)
  always @(posedge clk3x_clk)
    b_q2 <= b_q;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:85" *)
  always @(posedge clk3x_clk)
    mult <= \$1 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:72" *)
  always @(posedge clk3x_clk)
    acc <= \$6 ;
  assign \$1  = $signed(a_q2) * (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:97" *) $signed(b_q2);
  assign \$2  = first_acc_q[2] ? (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:103" *) 48'h000000010000 : acc;
  assign \$3  = $signed(mult) + (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:103" *) $signed(\$2 );
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$11 ) begin end
    \$4  = a_q;
    if (strobe_in) begin
      \$4  = a;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$11 ) begin end
    \$5  = b_q;
    if (strobe_in) begin
      \$5  = b;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$11 ) begin end
    \$6  = acc;
    if (strobe_in_q[2]) begin
      \$6  = \$3 [47:0];
    end
  end
endmodule

(* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:79" *)
(* generator = "Amaranth" *)
module \top.ddc.decimator.stage1.macc0_re (first_acc, strobe_in, acc, a, b, clk3x_rst, clk3x_clk);
  reg \$auto$verilog_backend.cc:2352:dump_module$12  = 0;
  wire [29:0] \$1 ;
  wire [47:0] \$2 ;
  wire [48:0] \$3 ;
  reg [11:0] \$4 ;
  reg [17:0] \$5 ;
  reg [47:0] \$6 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:70" *)
  input [11:0] a;
  wire [11:0] a;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:81" *)
  reg [11:0] a_q = 12'h000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:82" *)
  reg [11:0] a_q2 = 12'h000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:72" *)
  output [47:0] acc;
  reg [47:0] acc = 48'h000000000000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:71" *)
  input [17:0] b;
  wire [17:0] b;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:83" *)
  reg [17:0] b_q = 18'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:84" *)
  reg [17:0] b_q2 = 18'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:42" *)
  input clk3x_clk;
  wire clk3x_clk;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:42" *)
  input clk3x_rst;
  wire clk3x_rst;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:69" *)
  input first_acc;
  wire first_acc;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:87" *)
  reg [2:0] first_acc_q = 3'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:85" *)
  reg [29:0] mult = 30'h00000000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:68" *)
  input strobe_in;
  wire strobe_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:86" *)
  reg [2:0] strobe_in_q = 3'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:86" *)
  always @(posedge clk3x_clk)
    strobe_in_q <= { strobe_in_q[1:0], strobe_in };
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:87" *)
  always @(posedge clk3x_clk)
    first_acc_q <= { first_acc_q[1:0], first_acc };
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:81" *)
  always @(posedge clk3x_clk)
    a_q <= \$4 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:83" *)
  always @(posedge clk3x_clk)
    b_q <= \$5 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:82" *)
  always @(posedge clk3x_clk)
    a_q2 <= a_q;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:84" *)
  always @(posedge clk3x_clk)
    b_q2 <= b_q;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:85" *)
  always @(posedge clk3x_clk)
    mult <= \$1 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:72" *)
  always @(posedge clk3x_clk)
    acc <= \$6 ;
  assign \$1  = $signed(a_q2) * (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:97" *) $signed(b_q2);
  assign \$2  = first_acc_q[2] ? (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:103" *) 48'h000000010000 : acc;
  assign \$3  = $signed(mult) + (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:103" *) $signed(\$2 );
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$12 ) begin end
    \$4  = a_q;
    if (strobe_in) begin
      \$4  = a;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$12 ) begin end
    \$5  = b_q;
    if (strobe_in) begin
      \$5  = b;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$12 ) begin end
    \$6  = acc;
    if (strobe_in_q[2]) begin
      \$6  = \$3 [47:0];
    end
  end
endmodule

(* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:79" *)
(* generator = "Amaranth" *)
module \top.ddc.decimator.stage1.macc1_im (first_acc, strobe_in, acc, a, b, clk3x_rst, clk3x_clk);
  reg \$auto$verilog_backend.cc:2352:dump_module$13  = 0;
  wire [29:0] \$1 ;
  wire [47:0] \$2 ;
  wire [48:0] \$3 ;
  reg [11:0] \$4 ;
  reg [17:0] \$5 ;
  reg [47:0] \$6 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:70" *)
  input [11:0] a;
  wire [11:0] a;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:81" *)
  reg [11:0] a_q = 12'h000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:82" *)
  reg [11:0] a_q2 = 12'h000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:72" *)
  output [47:0] acc;
  reg [47:0] acc = 48'h000000000000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:71" *)
  input [17:0] b;
  wire [17:0] b;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:83" *)
  reg [17:0] b_q = 18'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:84" *)
  reg [17:0] b_q2 = 18'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:42" *)
  input clk3x_clk;
  wire clk3x_clk;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:42" *)
  input clk3x_rst;
  wire clk3x_rst;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:69" *)
  input first_acc;
  wire first_acc;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:87" *)
  reg [2:0] first_acc_q = 3'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:85" *)
  reg [29:0] mult = 30'h00000000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:68" *)
  input strobe_in;
  wire strobe_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:86" *)
  reg [2:0] strobe_in_q = 3'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:86" *)
  always @(posedge clk3x_clk)
    strobe_in_q <= { strobe_in_q[1:0], strobe_in };
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:87" *)
  always @(posedge clk3x_clk)
    first_acc_q <= { first_acc_q[1:0], first_acc };
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:81" *)
  always @(posedge clk3x_clk)
    a_q <= \$4 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:83" *)
  always @(posedge clk3x_clk)
    b_q <= \$5 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:82" *)
  always @(posedge clk3x_clk)
    a_q2 <= a_q;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:84" *)
  always @(posedge clk3x_clk)
    b_q2 <= b_q;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:85" *)
  always @(posedge clk3x_clk)
    mult <= \$1 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:72" *)
  always @(posedge clk3x_clk)
    acc <= \$6 ;
  assign \$1  = $signed(a_q2) * (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:97" *) $signed(b_q2);
  assign \$2  = first_acc_q[2] ? (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:103" *) 48'h000000010000 : acc;
  assign \$3  = $signed(mult) + (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:103" *) $signed(\$2 );
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$13 ) begin end
    \$4  = a_q;
    if (strobe_in) begin
      \$4  = a;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$13 ) begin end
    \$5  = b_q;
    if (strobe_in) begin
      \$5  = b;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$13 ) begin end
    \$6  = acc;
    if (strobe_in_q[2]) begin
      \$6  = \$3 [47:0];
    end
  end
endmodule

(* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:79" *)
(* generator = "Amaranth" *)
module \top.ddc.decimator.stage1.macc1_re (first_acc, strobe_in, acc, a, b, clk3x_rst, clk3x_clk);
  reg \$auto$verilog_backend.cc:2352:dump_module$14  = 0;
  wire [29:0] \$1 ;
  wire [47:0] \$2 ;
  wire [48:0] \$3 ;
  reg [11:0] \$4 ;
  reg [17:0] \$5 ;
  reg [47:0] \$6 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:70" *)
  input [11:0] a;
  wire [11:0] a;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:81" *)
  reg [11:0] a_q = 12'h000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:82" *)
  reg [11:0] a_q2 = 12'h000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:72" *)
  output [47:0] acc;
  reg [47:0] acc = 48'h000000000000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:71" *)
  input [17:0] b;
  wire [17:0] b;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:83" *)
  reg [17:0] b_q = 18'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:84" *)
  reg [17:0] b_q2 = 18'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:42" *)
  input clk3x_clk;
  wire clk3x_clk;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:42" *)
  input clk3x_rst;
  wire clk3x_rst;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:69" *)
  input first_acc;
  wire first_acc;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:87" *)
  reg [2:0] first_acc_q = 3'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:85" *)
  reg [29:0] mult = 30'h00000000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:68" *)
  input strobe_in;
  wire strobe_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:86" *)
  reg [2:0] strobe_in_q = 3'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:86" *)
  always @(posedge clk3x_clk)
    strobe_in_q <= { strobe_in_q[1:0], strobe_in };
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:87" *)
  always @(posedge clk3x_clk)
    first_acc_q <= { first_acc_q[1:0], first_acc };
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:81" *)
  always @(posedge clk3x_clk)
    a_q <= \$4 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:83" *)
  always @(posedge clk3x_clk)
    b_q <= \$5 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:82" *)
  always @(posedge clk3x_clk)
    a_q2 <= a_q;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:84" *)
  always @(posedge clk3x_clk)
    b_q2 <= b_q;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:85" *)
  always @(posedge clk3x_clk)
    mult <= \$1 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:72" *)
  always @(posedge clk3x_clk)
    acc <= \$6 ;
  assign \$1  = $signed(a_q2) * (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:97" *) $signed(b_q2);
  assign \$2  = first_acc_q[2] ? (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:103" *) 48'h000000010000 : acc;
  assign \$3  = $signed(mult) + (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:103" *) $signed(\$2 );
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$14 ) begin end
    \$4  = a_q;
    if (strobe_in) begin
      \$4  = a;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$14 ) begin end
    \$5  = b_q;
    if (strobe_in) begin
      \$5  = b;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$14 ) begin end
    \$6  = acc;
    if (strobe_in_q[2]) begin
      \$6  = \$3 [47:0];
    end
  end
endmodule

(* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:160" *)
(* generator = "Amaranth" *)
module \top.ddc.decimator.stage1.samples (wrport__en, rdport0__addr, rdport1__addr, wrport__addr, rdata0, rdata1, wrport__data, clk3x_rst, clk3x_clk);
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:42" *)
  input clk3x_clk;
  wire clk3x_clk;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:42" *)
  input clk3x_rst;
  wire clk3x_rst;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:150" *)
  wire [7:0] raddr0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:153" *)
  wire [7:0] raddr1;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:151" *)
  output [23:0] rdata0;
  reg [23:0] rdata0 = 24'h000000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:154" *)
  output [23:0] rdata1;
  reg [23:0] rdata1 = 24'h000000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:150" *)
  input [7:0] rdport0__addr;
  wire [7:0] rdport0__addr;
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/lib/memory.py:241" *)
  wire [23:0] rdport0__data;
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/lib/memory.py:239" *)
  wire rdport0__en;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:153" *)
  input [7:0] rdport1__addr;
  wire [7:0] rdport1__addr;
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/lib/memory.py:241" *)
  wire [23:0] rdport1__data;
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/lib/memory.py:239" *)
  wire rdport1__en;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:155" *)
  wire [7:0] waddr;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:157" *)
  wire [23:0] wdata;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:156" *)
  wire wren;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:155" *)
  input [7:0] wrport__addr;
  wire [7:0] wrport__addr;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:157" *)
  input [23:0] wrport__data;
  wire [23:0] wrport__data;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:156" *)
  input wrport__en;
  wire wrport__en;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:162" *)
  reg [23:0] mem [255:0];
  initial begin
    mem[0] = 24'h000000;
    mem[1] = 24'h000000;
    mem[2] = 24'h000000;
    mem[3] = 24'h000000;
    mem[4] = 24'h000000;
    mem[5] = 24'h000000;
    mem[6] = 24'h000000;
    mem[7] = 24'h000000;
    mem[8] = 24'h000000;
    mem[9] = 24'h000000;
    mem[10] = 24'h000000;
    mem[11] = 24'h000000;
    mem[12] = 24'h000000;
    mem[13] = 24'h000000;
    mem[14] = 24'h000000;
    mem[15] = 24'h000000;
    mem[16] = 24'h000000;
    mem[17] = 24'h000000;
    mem[18] = 24'h000000;
    mem[19] = 24'h000000;
    mem[20] = 24'h000000;
    mem[21] = 24'h000000;
    mem[22] = 24'h000000;
    mem[23] = 24'h000000;
    mem[24] = 24'h000000;
    mem[25] = 24'h000000;
    mem[26] = 24'h000000;
    mem[27] = 24'h000000;
    mem[28] = 24'h000000;
    mem[29] = 24'h000000;
    mem[30] = 24'h000000;
    mem[31] = 24'h000000;
    mem[32] = 24'h000000;
    mem[33] = 24'h000000;
    mem[34] = 24'h000000;
    mem[35] = 24'h000000;
    mem[36] = 24'h000000;
    mem[37] = 24'h000000;
    mem[38] = 24'h000000;
    mem[39] = 24'h000000;
    mem[40] = 24'h000000;
    mem[41] = 24'h000000;
    mem[42] = 24'h000000;
    mem[43] = 24'h000000;
    mem[44] = 24'h000000;
    mem[45] = 24'h000000;
    mem[46] = 24'h000000;
    mem[47] = 24'h000000;
    mem[48] = 24'h000000;
    mem[49] = 24'h000000;
    mem[50] = 24'h000000;
    mem[51] = 24'h000000;
    mem[52] = 24'h000000;
    mem[53] = 24'h000000;
    mem[54] = 24'h000000;
    mem[55] = 24'h000000;
    mem[56] = 24'h000000;
    mem[57] = 24'h000000;
    mem[58] = 24'h000000;
    mem[59] = 24'h000000;
    mem[60] = 24'h000000;
    mem[61] = 24'h000000;
    mem[62] = 24'h000000;
    mem[63] = 24'h000000;
    mem[64] = 24'h000000;
    mem[65] = 24'h000000;
    mem[66] = 24'h000000;
    mem[67] = 24'h000000;
    mem[68] = 24'h000000;
    mem[69] = 24'h000000;
    mem[70] = 24'h000000;
    mem[71] = 24'h000000;
    mem[72] = 24'h000000;
    mem[73] = 24'h000000;
    mem[74] = 24'h000000;
    mem[75] = 24'h000000;
    mem[76] = 24'h000000;
    mem[77] = 24'h000000;
    mem[78] = 24'h000000;
    mem[79] = 24'h000000;
    mem[80] = 24'h000000;
    mem[81] = 24'h000000;
    mem[82] = 24'h000000;
    mem[83] = 24'h000000;
    mem[84] = 24'h000000;
    mem[85] = 24'h000000;
    mem[86] = 24'h000000;
    mem[87] = 24'h000000;
    mem[88] = 24'h000000;
    mem[89] = 24'h000000;
    mem[90] = 24'h000000;
    mem[91] = 24'h000000;
    mem[92] = 24'h000000;
    mem[93] = 24'h000000;
    mem[94] = 24'h000000;
    mem[95] = 24'h000000;
    mem[96] = 24'h000000;
    mem[97] = 24'h000000;
    mem[98] = 24'h000000;
    mem[99] = 24'h000000;
    mem[100] = 24'h000000;
    mem[101] = 24'h000000;
    mem[102] = 24'h000000;
    mem[103] = 24'h000000;
    mem[104] = 24'h000000;
    mem[105] = 24'h000000;
    mem[106] = 24'h000000;
    mem[107] = 24'h000000;
    mem[108] = 24'h000000;
    mem[109] = 24'h000000;
    mem[110] = 24'h000000;
    mem[111] = 24'h000000;
    mem[112] = 24'h000000;
    mem[113] = 24'h000000;
    mem[114] = 24'h000000;
    mem[115] = 24'h000000;
    mem[116] = 24'h000000;
    mem[117] = 24'h000000;
    mem[118] = 24'h000000;
    mem[119] = 24'h000000;
    mem[120] = 24'h000000;
    mem[121] = 24'h000000;
    mem[122] = 24'h000000;
    mem[123] = 24'h000000;
    mem[124] = 24'h000000;
    mem[125] = 24'h000000;
    mem[126] = 24'h000000;
    mem[127] = 24'h000000;
    mem[128] = 24'h000000;
    mem[129] = 24'h000000;
    mem[130] = 24'h000000;
    mem[131] = 24'h000000;
    mem[132] = 24'h000000;
    mem[133] = 24'h000000;
    mem[134] = 24'h000000;
    mem[135] = 24'h000000;
    mem[136] = 24'h000000;
    mem[137] = 24'h000000;
    mem[138] = 24'h000000;
    mem[139] = 24'h000000;
    mem[140] = 24'h000000;
    mem[141] = 24'h000000;
    mem[142] = 24'h000000;
    mem[143] = 24'h000000;
    mem[144] = 24'h000000;
    mem[145] = 24'h000000;
    mem[146] = 24'h000000;
    mem[147] = 24'h000000;
    mem[148] = 24'h000000;
    mem[149] = 24'h000000;
    mem[150] = 24'h000000;
    mem[151] = 24'h000000;
    mem[152] = 24'h000000;
    mem[153] = 24'h000000;
    mem[154] = 24'h000000;
    mem[155] = 24'h000000;
    mem[156] = 24'h000000;
    mem[157] = 24'h000000;
    mem[158] = 24'h000000;
    mem[159] = 24'h000000;
    mem[160] = 24'h000000;
    mem[161] = 24'h000000;
    mem[162] = 24'h000000;
    mem[163] = 24'h000000;
    mem[164] = 24'h000000;
    mem[165] = 24'h000000;
    mem[166] = 24'h000000;
    mem[167] = 24'h000000;
    mem[168] = 24'h000000;
    mem[169] = 24'h000000;
    mem[170] = 24'h000000;
    mem[171] = 24'h000000;
    mem[172] = 24'h000000;
    mem[173] = 24'h000000;
    mem[174] = 24'h000000;
    mem[175] = 24'h000000;
    mem[176] = 24'h000000;
    mem[177] = 24'h000000;
    mem[178] = 24'h000000;
    mem[179] = 24'h000000;
    mem[180] = 24'h000000;
    mem[181] = 24'h000000;
    mem[182] = 24'h000000;
    mem[183] = 24'h000000;
    mem[184] = 24'h000000;
    mem[185] = 24'h000000;
    mem[186] = 24'h000000;
    mem[187] = 24'h000000;
    mem[188] = 24'h000000;
    mem[189] = 24'h000000;
    mem[190] = 24'h000000;
    mem[191] = 24'h000000;
    mem[192] = 24'h000000;
    mem[193] = 24'h000000;
    mem[194] = 24'h000000;
    mem[195] = 24'h000000;
    mem[196] = 24'h000000;
    mem[197] = 24'h000000;
    mem[198] = 24'h000000;
    mem[199] = 24'h000000;
    mem[200] = 24'h000000;
    mem[201] = 24'h000000;
    mem[202] = 24'h000000;
    mem[203] = 24'h000000;
    mem[204] = 24'h000000;
    mem[205] = 24'h000000;
    mem[206] = 24'h000000;
    mem[207] = 24'h000000;
    mem[208] = 24'h000000;
    mem[209] = 24'h000000;
    mem[210] = 24'h000000;
    mem[211] = 24'h000000;
    mem[212] = 24'h000000;
    mem[213] = 24'h000000;
    mem[214] = 24'h000000;
    mem[215] = 24'h000000;
    mem[216] = 24'h000000;
    mem[217] = 24'h000000;
    mem[218] = 24'h000000;
    mem[219] = 24'h000000;
    mem[220] = 24'h000000;
    mem[221] = 24'h000000;
    mem[222] = 24'h000000;
    mem[223] = 24'h000000;
    mem[224] = 24'h000000;
    mem[225] = 24'h000000;
    mem[226] = 24'h000000;
    mem[227] = 24'h000000;
    mem[228] = 24'h000000;
    mem[229] = 24'h000000;
    mem[230] = 24'h000000;
    mem[231] = 24'h000000;
    mem[232] = 24'h000000;
    mem[233] = 24'h000000;
    mem[234] = 24'h000000;
    mem[235] = 24'h000000;
    mem[236] = 24'h000000;
    mem[237] = 24'h000000;
    mem[238] = 24'h000000;
    mem[239] = 24'h000000;
    mem[240] = 24'h000000;
    mem[241] = 24'h000000;
    mem[242] = 24'h000000;
    mem[243] = 24'h000000;
    mem[244] = 24'h000000;
    mem[245] = 24'h000000;
    mem[246] = 24'h000000;
    mem[247] = 24'h000000;
    mem[248] = 24'h000000;
    mem[249] = 24'h000000;
    mem[250] = 24'h000000;
    mem[251] = 24'h000000;
    mem[252] = 24'h000000;
    mem[253] = 24'h000000;
    mem[254] = 24'h000000;
    mem[255] = 24'h000000;
  end
  always @(posedge clk3x_clk) begin
    if (wrport__en)
      mem[wrport__addr] <= wrport__data;
  end
  reg [23:0] _0_;
  reg [23:0] _1_;
  always @(posedge clk3x_clk) begin
    _0_ <= mem[rdport0__addr];
    _1_ <= mem[rdport1__addr];
  end
  assign rdport0__data = _0_;
  assign rdport1__data = _1_;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:151" *)
  always @(posedge clk3x_clk)
    rdata0 <= rdport0__data;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:154" *)
  always @(posedge clk3x_clk)
    rdata1 <= rdport1__data;
  assign rdport0__en = 1'h1;
  assign raddr0 = rdport0__addr;
  assign wren = wrport__en;
  assign waddr = wrport__addr;
  assign wdata = wrport__data;
  assign rdport1__en = 1'h1;
  assign raddr1 = rdport1__addr;
endmodule

(* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:646" *)
(* generator = "Amaranth" *)
module \top.ddc.decimator.stage2 (wren, in_valid, re_in, im_in, in_ready, strobe_out, re_out, im_out, waddr, \wdata$13 , decimation, operations_minus_one, clk3x_rst, clk3x_clk);
  reg \$auto$verilog_backend.cc:2352:dump_module$15  = 0;
  wire [47:0] \$1 ;
  wire \$10 ;
  wire \$11 ;
  wire [6:0] \$12 ;
  wire [6:0] \$13 ;
  wire \$14 ;
  wire \$15 ;
  wire \$16 ;
  wire \$17 ;
  wire \$18 ;
  wire \$19 ;
  wire [47:0] \$2 ;
  wire \$20 ;
  wire \$21 ;
  wire \$22 ;
  wire \$23 ;
  wire \$24 ;
  wire \$25 ;
  wire [7:0] \$26 ;
  wire \$27 ;
  wire \$28 ;
  wire \$29 ;
  wire [7:0] \$3 ;
  wire \$30 ;
  wire \$31 ;
  wire \$32 ;
  wire \$33 ;
  wire [1:0] \$34 ;
  reg [6:0] \$35 ;
  reg \$36 ;
  reg [6:0] \$37 ;
  reg [5:0] \$38 ;
  reg \$39 ;
  wire [7:0] \$4 ;
  reg [5:0] \$40 ;
  reg \$41 ;
  reg \$42 ;
  reg [6:0] \$43 ;
  reg \$44 ;
  reg [5:0] \$45 ;
  reg \$46 ;
  reg [15:0] \$47 ;
  reg [15:0] \$48 ;
  wire [7:0] \$5 ;
  wire [7:0] \$6 ;
  wire [6:0] \$7 ;
  wire [6:0] \$8 ;
  wire \$9 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:70" *)
  wire [15:0] a;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:70" *)
  wire [15:0] \a$2 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:72" *)
  wire [47:0] acc;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:72" *)
  wire [47:0] \acc$38 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:71" *)
  wire [17:0] b;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:71" *)
  wire [17:0] \b$5 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:42" *)
  input clk3x_clk;
  wire clk3x_clk;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:42" *)
  input clk3x_rst;
  wire clk3x_rst;
  (* init = 7'h00 *)
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:674" *)
  wire [6:0] coeff_counter;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:605" *)
  wire [6:0] coeff_waddr;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:607" *)
  wire [17:0] coeff_wdata;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:606" *)
  wire coeff_wren;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:608" *)
  input [5:0] decimation;
  wire [5:0] decimation;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:672" *)
  reg [5:0] decimation_counter = 6'h00;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:677" *)
  reg decimation_end_of_count = 1'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:685" *)
  reg enable_macc = 1'h1;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:684" *)
  reg [1:0] enable_macc_q = 2'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:69" *)
  wire first_acc;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:69" *)
  wire \first_acc$25 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:681" *)
  reg \first_acc$41  = 1'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:682" *)
  reg [1:0] first_acc_q = 2'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:755" *)
  wire [15:0] im;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:612" *)
  input [15:0] im_in;
  wire [15:0] im_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:617" *)
  output [15:0] im_out;
  reg [15:0] im_out = 16'h0000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:614" *)
  output in_ready;
  reg in_ready = 1'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:613" *)
  input in_valid;
  wire in_valid;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:679" *)
  wire last_acc;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:678" *)
  reg last_operation = 1'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:748" *)
  reg [5:0] macc_done_q = 6'h00;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:673" *)
  reg [5:0] operation_counter = 6'h01;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:609" *)
  input [5:0] operations_minus_one;
  wire [5:0] operations_minus_one;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:218" *)
  reg [6:0] raddr = 7'h00;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:150" *)
  reg [6:0] raddr0 = 7'h00;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:219" *)
  wire [17:0] rdata;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:151" *)
  wire [31:0] rdata0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:754" *)
  wire [15:0] re;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:611" *)
  input [15:0] re_in;
  wire [15:0] re_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:616" *)
  output [15:0] re_out;
  reg [15:0] re_out = 16'h0000;
  (* init = 7'h00 *)
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:675" *)
  wire [6:0] sample_addr;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:68" *)
  wire strobe_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:68" *)
  wire \strobe_in$22 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:618" *)
  output strobe_out;
  reg strobe_out = 1'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:605" *)
  input [6:0] waddr;
  wire [6:0] waddr;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:155" *)
  reg [6:0] \waddr$31  = 7'h00;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:157" *)
  wire [31:0] wdata;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:607" *)
  input [17:0] \wdata$13 ;
  wire [17:0] \wdata$13 ;
  (* init = 1'h1 *)
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:676" *)
  wire work;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:606" *)
  input wren;
  wire wren;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:156" *)
  wire \wren$28 ;
  (* init = 7'h00 *)
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:671" *)
  wire [6:0] write_pointer;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:677" *)
  always @(posedge clk3x_clk)
    decimation_end_of_count <= \$41 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:614" *)
  always @(posedge clk3x_clk)
    in_ready <= \$42 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:671" *)
  always @(posedge clk3x_clk)
    \waddr$31  <= \$43 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:676" *)
  always @(posedge clk3x_clk)
    enable_macc <= \$44 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:748" *)
  always @(posedge clk3x_clk)
    macc_done_q <= \$45 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:618" *)
  always @(posedge clk3x_clk)
    strobe_out <= \$46 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:616" *)
  always @(posedge clk3x_clk)
    re_out <= \$47 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:617" *)
  always @(posedge clk3x_clk)
    im_out <= \$48 ;
  assign last_acc = decimation_end_of_count & (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:680" *) last_operation;
  assign \wren$28  = in_valid & (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:741" *) in_ready;
  assign \$3  = raddr0 - (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:696" *) decimation;
  assign \$4  = last_operation ? (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:695" *) { 1'h0, \waddr$31  } : \$3 ;
  assign \$5  = raddr + (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:699" *) 1'h1;
  assign \$6  = last_acc ? (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:699" *) 8'h00 : \$5 ;
  assign \$7  = operation_counter - (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:702" *) 1'h1;
  assign \$8  = last_operation ? (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:700" *) { 1'h0, operations_minus_one } : \$7 ;
  assign \$9  = operation_counter == (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:703" *) 1'h1;
  assign \$10  = ! (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:704" *) operations_minus_one;
  assign \$11  = \$9  | (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:703" *) \$10 ;
  assign \$12  = decimation_counter - (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:709" *) 1'h1;
  assign \$13  = last_acc ? (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:708" *) { 1'h0, decimation } : \$12 ;
  assign \$14  = ~ (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:716" *) decimation_end_of_count;
  assign \$15  = decimation_counter == (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:717" *) 2'h2;
  assign \$16  = ! (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:718" *) decimation_counter;
  assign \$17  = \$15  | (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:717" *) \$16 ;
  assign \$18  = \$14  & (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:716" *) \$17 ;
  assign \$19  = ~ (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:723" *) in_ready;
  assign \$20  = in_ready & (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:724" *) in_valid;
  assign \$21  = \$19  | (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:723" *) \$20 ;
  assign \$22  = last_operation & (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:723" *) \$21 ;
  assign \$23  = ~ (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:725" *) enable_macc;
  assign \$24  = \$23  & (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:725" *) in_valid;
  assign \$25  = \$22  | (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:723" *) \$24 ;
  assign \$26  = \waddr$31  + (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:726" *) 1'h1;
  assign \$27  = in_valid & (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:727" *) in_ready;
  assign \$28  = ~ (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:729" *) enable_macc;
  assign \$29  = \$28  | (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:729" *) last_operation;
  assign \$30  = ~ (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:732" *) in_valid;
  assign \$31  = \$30  & (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:732" *) in_ready;
  assign \$32  = \$31  & (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:732" *) last_operation;
  assign \$33  = last_acc & (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:751" *) enable_macc;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:682" *)
  always @(posedge clk3x_clk)
    first_acc_q <= \$34 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:684" *)
  always @(posedge clk3x_clk)
    enable_macc_q <= { enable_macc_q[0], enable_macc };
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:675" *)
  always @(posedge clk3x_clk)
    raddr0 <= \$35 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:681" *)
  always @(posedge clk3x_clk)
    \first_acc$41  <= \$36 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:674" *)
  always @(posedge clk3x_clk)
    raddr <= \$37 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:673" *)
  always @(posedge clk3x_clk)
    operation_counter <= \$38 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:678" *)
  always @(posedge clk3x_clk)
    last_operation <= \$39 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:672" *)
  always @(posedge clk3x_clk)
    decimation_counter <= \$40 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:657" *)
  \top.ddc.decimator.stage2.coeffs  coeffs (
    .clk3x_clk(clk3x_clk),
    .clk3x_rst(clk3x_rst),
    .rdata(b),
    .rdport__addr(raddr),
    .wrport__addr(waddr),
    .wrport__data(\wdata$13 ),
    .wrport__en(wren)
  );
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:653" *)
  \top.ddc.decimator.stage2.macc_im  macc_im (
    .a(rdata0[31:16]),
    .acc(\acc$38 ),
    .b(b),
    .clk3x_clk(clk3x_clk),
    .clk3x_rst(clk3x_rst),
    .first_acc(first_acc_q[1]),
    .strobe_in(enable_macc_q[1])
  );
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:651" *)
  \top.ddc.decimator.stage2.macc_re  macc_re (
    .a(rdata0[15:0]),
    .acc(acc),
    .b(b),
    .clk3x_clk(clk3x_clk),
    .clk3x_rst(clk3x_rst),
    .first_acc(first_acc_q[1]),
    .strobe_in(enable_macc_q[1])
  );
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:655" *)
  \top.ddc.decimator.stage2.samples  samples (
    .clk3x_clk(clk3x_clk),
    .clk3x_rst(clk3x_rst),
    .\port$3032$0 (re_in),
    .\port$3034$0 (im_in),
    .rdata0(rdata0),
    .rdport0__addr(raddr0),
    .wrport__addr(\waddr$31 ),
    .wrport__en(\wren$28 )
  );
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$15 ) begin end
    \$42  = in_ready;
    if (last_operation) begin
      \$42  = 1'h1;
    end
    if (\$27 ) begin
      \$42  = \$29 ;
    end
    if (clk3x_rst) begin
      \$42  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$15 ) begin end
    \$43  = \waddr$31 ;
    if (\$25 ) begin
      \$43  = \$26 [6:0];
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$15 ) begin end
    \$44  = enable_macc;
    if (\$27 ) begin
      \$44  = 1'h1;
    end
    if (\$32 ) begin
      \$44  = 1'h0;
    end
    if (clk3x_rst) begin
      \$44  = 1'h1;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$15 ) begin end
    \$45  = { macc_done_q[4:0], \$33  };
    if (clk3x_rst) begin
      \$45  = 6'h00;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$15 ) begin end
    \$46  = macc_done_q[5];
    if (clk3x_rst) begin
      \$46  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$15 ) begin end
    \$47  = re_out;
    if (macc_done_q[5]) begin
      \$47  = \$1 [15:0];
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$15 ) begin end
    \$48  = im_out;
    if (macc_done_q[5]) begin
      \$48  = \$2 [15:0];
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$15 ) begin end
    \$35  = raddr0;
    if (enable_macc) begin
      \$35  = \$4 [6:0];
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$15 ) begin end
    \$36  = \first_acc$41 ;
    if (enable_macc) begin
      \$36  = last_acc;
    end
    if (clk3x_rst) begin
      \$36  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$15 ) begin end
    \$37  = raddr;
    if (enable_macc) begin
      \$37  = \$6 [6:0];
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$15 ) begin end
    \$38  = operation_counter;
    if (enable_macc) begin
      \$38  = \$8 [5:0];
    end
    if (clk3x_rst) begin
      \$38  = 6'h01;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$15 ) begin end
    \$39  = last_operation;
    if (enable_macc) begin
      \$39  = \$11 ;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$15 ) begin end
    \$40  = decimation_counter;
    if (enable_macc) begin
      if (last_operation) begin
        \$40  = \$13 [5:0];
      end
    end
    if (clk3x_rst) begin
      \$40  = 6'h00;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$15 ) begin end
    \$41  = decimation_end_of_count;
    if (enable_macc) begin
      if (last_operation) begin
        \$41  = \$18 ;
      end
    end
  end
  assign a = rdata0[15:0];
  assign \a$2  = rdata0[31:16];
  assign rdata = b;
  assign \b$5  = b;
  assign wdata = { im_in, re_in };
  assign coeff_waddr = waddr;
  assign coeff_wren = wren;
  assign coeff_wdata = \wdata$13 ;
  assign work = enable_macc;
  assign strobe_in = enable_macc_q[1];
  assign \strobe_in$22  = enable_macc_q[1];
  assign first_acc = first_acc_q[1];
  assign \first_acc$25  = first_acc_q[1];
  assign sample_addr = raddr0;
  assign write_pointer = \waddr$31 ;
  assign coeff_counter = raddr;
  assign re = \$1 [15:0];
  assign im = \$2 [15:0];
  assign \$34  = { first_acc_q[0], \first_acc$41  };
  assign \$1  = { acc[47], acc[47], acc[47], acc[47], acc[47], acc[47], acc[47], acc[47], acc[47], acc[47], acc[47], acc[47], acc[47], acc[47], acc[47], acc[47], acc[47], acc[47], acc[47:18] };
  assign \$2  = { \acc$38 [47], \acc$38 [47], \acc$38 [47], \acc$38 [47], \acc$38 [47], \acc$38 [47], \acc$38 [47], \acc$38 [47], \acc$38 [47], \acc$38 [47], \acc$38 [47], \acc$38 [47], \acc$38 [47], \acc$38 [47], \acc$38 [47], \acc$38 [47], \acc$38 [47], \acc$38 [47], \acc$38 [47:18] };
endmodule

(* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:225" *)
(* generator = "Amaranth" *)
module \top.ddc.decimator.stage2.coeffs (wrport__en, rdport__addr, rdata, wrport__addr, wrport__data, clk3x_rst, clk3x_clk);
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:42" *)
  input clk3x_clk;
  wire clk3x_clk;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:42" *)
  input clk3x_rst;
  wire clk3x_rst;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:218" *)
  wire [6:0] raddr;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:219" *)
  output [17:0] rdata;
  reg [17:0] rdata = 18'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:218" *)
  input [6:0] rdport__addr;
  wire [6:0] rdport__addr;
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/lib/memory.py:241" *)
  wire [17:0] rdport__data;
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/lib/memory.py:239" *)
  wire rdport__en;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:220" *)
  wire [6:0] waddr;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:222" *)
  wire [17:0] wdata;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:221" *)
  wire wren;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:220" *)
  input [6:0] wrport__addr;
  wire [6:0] wrport__addr;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:222" *)
  input [17:0] wrport__data;
  wire [17:0] wrport__data;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:221" *)
  input wrport__en;
  wire wrport__en;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:227" *)
  reg [17:0] mem [127:0];
  initial begin
    mem[0] = 18'h00000;
    mem[1] = 18'h00000;
    mem[2] = 18'h00000;
    mem[3] = 18'h00000;
    mem[4] = 18'h00000;
    mem[5] = 18'h00000;
    mem[6] = 18'h00000;
    mem[7] = 18'h00000;
    mem[8] = 18'h00000;
    mem[9] = 18'h00000;
    mem[10] = 18'h00000;
    mem[11] = 18'h00000;
    mem[12] = 18'h00000;
    mem[13] = 18'h00000;
    mem[14] = 18'h00000;
    mem[15] = 18'h00000;
    mem[16] = 18'h00000;
    mem[17] = 18'h00000;
    mem[18] = 18'h00000;
    mem[19] = 18'h00000;
    mem[20] = 18'h00000;
    mem[21] = 18'h00000;
    mem[22] = 18'h00000;
    mem[23] = 18'h00000;
    mem[24] = 18'h00000;
    mem[25] = 18'h00000;
    mem[26] = 18'h00000;
    mem[27] = 18'h00000;
    mem[28] = 18'h00000;
    mem[29] = 18'h00000;
    mem[30] = 18'h00000;
    mem[31] = 18'h00000;
    mem[32] = 18'h00000;
    mem[33] = 18'h00000;
    mem[34] = 18'h00000;
    mem[35] = 18'h00000;
    mem[36] = 18'h00000;
    mem[37] = 18'h00000;
    mem[38] = 18'h00000;
    mem[39] = 18'h00000;
    mem[40] = 18'h00000;
    mem[41] = 18'h00000;
    mem[42] = 18'h00000;
    mem[43] = 18'h00000;
    mem[44] = 18'h00000;
    mem[45] = 18'h00000;
    mem[46] = 18'h00000;
    mem[47] = 18'h00000;
    mem[48] = 18'h00000;
    mem[49] = 18'h00000;
    mem[50] = 18'h00000;
    mem[51] = 18'h00000;
    mem[52] = 18'h00000;
    mem[53] = 18'h00000;
    mem[54] = 18'h00000;
    mem[55] = 18'h00000;
    mem[56] = 18'h00000;
    mem[57] = 18'h00000;
    mem[58] = 18'h00000;
    mem[59] = 18'h00000;
    mem[60] = 18'h00000;
    mem[61] = 18'h00000;
    mem[62] = 18'h00000;
    mem[63] = 18'h00000;
    mem[64] = 18'h00000;
    mem[65] = 18'h00000;
    mem[66] = 18'h00000;
    mem[67] = 18'h00000;
    mem[68] = 18'h00000;
    mem[69] = 18'h00000;
    mem[70] = 18'h00000;
    mem[71] = 18'h00000;
    mem[72] = 18'h00000;
    mem[73] = 18'h00000;
    mem[74] = 18'h00000;
    mem[75] = 18'h00000;
    mem[76] = 18'h00000;
    mem[77] = 18'h00000;
    mem[78] = 18'h00000;
    mem[79] = 18'h00000;
    mem[80] = 18'h00000;
    mem[81] = 18'h00000;
    mem[82] = 18'h00000;
    mem[83] = 18'h00000;
    mem[84] = 18'h00000;
    mem[85] = 18'h00000;
    mem[86] = 18'h00000;
    mem[87] = 18'h00000;
    mem[88] = 18'h00000;
    mem[89] = 18'h00000;
    mem[90] = 18'h00000;
    mem[91] = 18'h00000;
    mem[92] = 18'h00000;
    mem[93] = 18'h00000;
    mem[94] = 18'h00000;
    mem[95] = 18'h00000;
    mem[96] = 18'h00000;
    mem[97] = 18'h00000;
    mem[98] = 18'h00000;
    mem[99] = 18'h00000;
    mem[100] = 18'h00000;
    mem[101] = 18'h00000;
    mem[102] = 18'h00000;
    mem[103] = 18'h00000;
    mem[104] = 18'h00000;
    mem[105] = 18'h00000;
    mem[106] = 18'h00000;
    mem[107] = 18'h00000;
    mem[108] = 18'h00000;
    mem[109] = 18'h00000;
    mem[110] = 18'h00000;
    mem[111] = 18'h00000;
    mem[112] = 18'h00000;
    mem[113] = 18'h00000;
    mem[114] = 18'h00000;
    mem[115] = 18'h00000;
    mem[116] = 18'h00000;
    mem[117] = 18'h00000;
    mem[118] = 18'h00000;
    mem[119] = 18'h00000;
    mem[120] = 18'h00000;
    mem[121] = 18'h00000;
    mem[122] = 18'h00000;
    mem[123] = 18'h00000;
    mem[124] = 18'h00000;
    mem[125] = 18'h00000;
    mem[126] = 18'h00000;
    mem[127] = 18'h00000;
  end
  always @(posedge clk3x_clk) begin
    if (wrport__en)
      mem[wrport__addr] <= wrport__data;
  end
  reg [17:0] _0_;
  always @(posedge clk3x_clk) begin
    _0_ <= mem[rdport__addr];
  end
  assign rdport__data = _0_;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:219" *)
  always @(posedge clk3x_clk)
    rdata <= rdport__data;
  assign rdport__en = 1'h1;
  assign raddr = rdport__addr;
  assign wren = wrport__en;
  assign waddr = wrport__addr;
  assign wdata = wrport__data;
endmodule

(* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:79" *)
(* generator = "Amaranth" *)
module \top.ddc.decimator.stage2.macc_im (first_acc, strobe_in, acc, a, b, clk3x_rst, clk3x_clk);
  reg \$auto$verilog_backend.cc:2352:dump_module$16  = 0;
  wire [33:0] \$1 ;
  wire [47:0] \$2 ;
  wire [48:0] \$3 ;
  reg [15:0] \$4 ;
  reg [17:0] \$5 ;
  reg [47:0] \$6 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:70" *)
  input [15:0] a;
  wire [15:0] a;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:81" *)
  reg [15:0] a_q = 16'h0000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:82" *)
  reg [15:0] a_q2 = 16'h0000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:72" *)
  output [47:0] acc;
  reg [47:0] acc = 48'h000000000000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:71" *)
  input [17:0] b;
  wire [17:0] b;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:83" *)
  reg [17:0] b_q = 18'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:84" *)
  reg [17:0] b_q2 = 18'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:42" *)
  input clk3x_clk;
  wire clk3x_clk;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:42" *)
  input clk3x_rst;
  wire clk3x_rst;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:69" *)
  input first_acc;
  wire first_acc;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:87" *)
  reg [2:0] first_acc_q = 3'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:85" *)
  reg [33:0] mult = 34'h000000000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:68" *)
  input strobe_in;
  wire strobe_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:86" *)
  reg [2:0] strobe_in_q = 3'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:86" *)
  always @(posedge clk3x_clk)
    strobe_in_q <= { strobe_in_q[1:0], strobe_in };
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:87" *)
  always @(posedge clk3x_clk)
    first_acc_q <= { first_acc_q[1:0], first_acc };
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:81" *)
  always @(posedge clk3x_clk)
    a_q <= \$4 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:83" *)
  always @(posedge clk3x_clk)
    b_q <= \$5 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:82" *)
  always @(posedge clk3x_clk)
    a_q2 <= a_q;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:84" *)
  always @(posedge clk3x_clk)
    b_q2 <= b_q;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:85" *)
  always @(posedge clk3x_clk)
    mult <= \$1 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:72" *)
  always @(posedge clk3x_clk)
    acc <= \$6 ;
  assign \$1  = $signed(a_q2) * (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:97" *) $signed(b_q2);
  assign \$2  = first_acc_q[2] ? (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:103" *) 48'h000000020000 : acc;
  assign \$3  = $signed(mult) + (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:103" *) $signed(\$2 );
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$16 ) begin end
    \$4  = a_q;
    if (strobe_in) begin
      \$4  = a;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$16 ) begin end
    \$5  = b_q;
    if (strobe_in) begin
      \$5  = b;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$16 ) begin end
    \$6  = acc;
    if (strobe_in_q[2]) begin
      \$6  = \$3 [47:0];
    end
  end
endmodule

(* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:79" *)
(* generator = "Amaranth" *)
module \top.ddc.decimator.stage2.macc_re (first_acc, strobe_in, acc, a, b, clk3x_rst, clk3x_clk);
  reg \$auto$verilog_backend.cc:2352:dump_module$17  = 0;
  wire [33:0] \$1 ;
  wire [47:0] \$2 ;
  wire [48:0] \$3 ;
  reg [15:0] \$4 ;
  reg [17:0] \$5 ;
  reg [47:0] \$6 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:70" *)
  input [15:0] a;
  wire [15:0] a;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:81" *)
  reg [15:0] a_q = 16'h0000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:82" *)
  reg [15:0] a_q2 = 16'h0000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:72" *)
  output [47:0] acc;
  reg [47:0] acc = 48'h000000000000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:71" *)
  input [17:0] b;
  wire [17:0] b;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:83" *)
  reg [17:0] b_q = 18'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:84" *)
  reg [17:0] b_q2 = 18'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:42" *)
  input clk3x_clk;
  wire clk3x_clk;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:42" *)
  input clk3x_rst;
  wire clk3x_rst;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:69" *)
  input first_acc;
  wire first_acc;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:87" *)
  reg [2:0] first_acc_q = 3'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:85" *)
  reg [33:0] mult = 34'h000000000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:68" *)
  input strobe_in;
  wire strobe_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:86" *)
  reg [2:0] strobe_in_q = 3'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:86" *)
  always @(posedge clk3x_clk)
    strobe_in_q <= { strobe_in_q[1:0], strobe_in };
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:87" *)
  always @(posedge clk3x_clk)
    first_acc_q <= { first_acc_q[1:0], first_acc };
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:81" *)
  always @(posedge clk3x_clk)
    a_q <= \$4 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:83" *)
  always @(posedge clk3x_clk)
    b_q <= \$5 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:82" *)
  always @(posedge clk3x_clk)
    a_q2 <= a_q;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:84" *)
  always @(posedge clk3x_clk)
    b_q2 <= b_q;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:85" *)
  always @(posedge clk3x_clk)
    mult <= \$1 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:72" *)
  always @(posedge clk3x_clk)
    acc <= \$6 ;
  assign \$1  = $signed(a_q2) * (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:97" *) $signed(b_q2);
  assign \$2  = first_acc_q[2] ? (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:103" *) 48'h000000020000 : acc;
  assign \$3  = $signed(mult) + (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:103" *) $signed(\$2 );
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$17 ) begin end
    \$4  = a_q;
    if (strobe_in) begin
      \$4  = a;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$17 ) begin end
    \$5  = b_q;
    if (strobe_in) begin
      \$5  = b;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$17 ) begin end
    \$6  = acc;
    if (strobe_in_q[2]) begin
      \$6  = \$3 [47:0];
    end
  end
endmodule

(* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:160" *)
(* generator = "Amaranth" *)
module \top.ddc.decimator.stage2.samples (wrport__en, \port$3032$0 , \port$3034$0 , rdport0__addr, wrport__addr, rdata0, clk3x_rst, clk3x_clk);
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:42" *)
  input clk3x_clk;
  wire clk3x_clk;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:42" *)
  input clk3x_rst;
  wire clk3x_rst;
  input [15:0] \port$3032$0 ;
  wire [15:0] \port$3032$0 ;
  input [15:0] \port$3034$0 ;
  wire [15:0] \port$3034$0 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:150" *)
  wire [6:0] raddr0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:151" *)
  output [31:0] rdata0;
  reg [31:0] rdata0 = 32'd0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:150" *)
  input [6:0] rdport0__addr;
  wire [6:0] rdport0__addr;
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/lib/memory.py:241" *)
  wire [31:0] rdport0__data;
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/lib/memory.py:239" *)
  wire rdport0__en;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:155" *)
  wire [6:0] waddr;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:157" *)
  wire [31:0] wdata;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:156" *)
  wire wren;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:155" *)
  input [6:0] wrport__addr;
  wire [6:0] wrport__addr;
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/lib/memory.py:402" *)
  wire [31:0] wrport__data;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:156" *)
  input wrport__en;
  wire wrport__en;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:162" *)
  reg [31:0] mem [127:0];
  initial begin
    mem[0] = 32'd0;
    mem[1] = 32'd0;
    mem[2] = 32'd0;
    mem[3] = 32'd0;
    mem[4] = 32'd0;
    mem[5] = 32'd0;
    mem[6] = 32'd0;
    mem[7] = 32'd0;
    mem[8] = 32'd0;
    mem[9] = 32'd0;
    mem[10] = 32'd0;
    mem[11] = 32'd0;
    mem[12] = 32'd0;
    mem[13] = 32'd0;
    mem[14] = 32'd0;
    mem[15] = 32'd0;
    mem[16] = 32'd0;
    mem[17] = 32'd0;
    mem[18] = 32'd0;
    mem[19] = 32'd0;
    mem[20] = 32'd0;
    mem[21] = 32'd0;
    mem[22] = 32'd0;
    mem[23] = 32'd0;
    mem[24] = 32'd0;
    mem[25] = 32'd0;
    mem[26] = 32'd0;
    mem[27] = 32'd0;
    mem[28] = 32'd0;
    mem[29] = 32'd0;
    mem[30] = 32'd0;
    mem[31] = 32'd0;
    mem[32] = 32'd0;
    mem[33] = 32'd0;
    mem[34] = 32'd0;
    mem[35] = 32'd0;
    mem[36] = 32'd0;
    mem[37] = 32'd0;
    mem[38] = 32'd0;
    mem[39] = 32'd0;
    mem[40] = 32'd0;
    mem[41] = 32'd0;
    mem[42] = 32'd0;
    mem[43] = 32'd0;
    mem[44] = 32'd0;
    mem[45] = 32'd0;
    mem[46] = 32'd0;
    mem[47] = 32'd0;
    mem[48] = 32'd0;
    mem[49] = 32'd0;
    mem[50] = 32'd0;
    mem[51] = 32'd0;
    mem[52] = 32'd0;
    mem[53] = 32'd0;
    mem[54] = 32'd0;
    mem[55] = 32'd0;
    mem[56] = 32'd0;
    mem[57] = 32'd0;
    mem[58] = 32'd0;
    mem[59] = 32'd0;
    mem[60] = 32'd0;
    mem[61] = 32'd0;
    mem[62] = 32'd0;
    mem[63] = 32'd0;
    mem[64] = 32'd0;
    mem[65] = 32'd0;
    mem[66] = 32'd0;
    mem[67] = 32'd0;
    mem[68] = 32'd0;
    mem[69] = 32'd0;
    mem[70] = 32'd0;
    mem[71] = 32'd0;
    mem[72] = 32'd0;
    mem[73] = 32'd0;
    mem[74] = 32'd0;
    mem[75] = 32'd0;
    mem[76] = 32'd0;
    mem[77] = 32'd0;
    mem[78] = 32'd0;
    mem[79] = 32'd0;
    mem[80] = 32'd0;
    mem[81] = 32'd0;
    mem[82] = 32'd0;
    mem[83] = 32'd0;
    mem[84] = 32'd0;
    mem[85] = 32'd0;
    mem[86] = 32'd0;
    mem[87] = 32'd0;
    mem[88] = 32'd0;
    mem[89] = 32'd0;
    mem[90] = 32'd0;
    mem[91] = 32'd0;
    mem[92] = 32'd0;
    mem[93] = 32'd0;
    mem[94] = 32'd0;
    mem[95] = 32'd0;
    mem[96] = 32'd0;
    mem[97] = 32'd0;
    mem[98] = 32'd0;
    mem[99] = 32'd0;
    mem[100] = 32'd0;
    mem[101] = 32'd0;
    mem[102] = 32'd0;
    mem[103] = 32'd0;
    mem[104] = 32'd0;
    mem[105] = 32'd0;
    mem[106] = 32'd0;
    mem[107] = 32'd0;
    mem[108] = 32'd0;
    mem[109] = 32'd0;
    mem[110] = 32'd0;
    mem[111] = 32'd0;
    mem[112] = 32'd0;
    mem[113] = 32'd0;
    mem[114] = 32'd0;
    mem[115] = 32'd0;
    mem[116] = 32'd0;
    mem[117] = 32'd0;
    mem[118] = 32'd0;
    mem[119] = 32'd0;
    mem[120] = 32'd0;
    mem[121] = 32'd0;
    mem[122] = 32'd0;
    mem[123] = 32'd0;
    mem[124] = 32'd0;
    mem[125] = 32'd0;
    mem[126] = 32'd0;
    mem[127] = 32'd0;
  end
  always @(posedge clk3x_clk) begin
    if (wrport__en)
      mem[wrport__addr] <= { \port$3034$0 , \port$3032$0  };
  end
  reg [31:0] _0_;
  always @(posedge clk3x_clk) begin
    _0_ <= mem[rdport0__addr];
  end
  assign rdport0__data = _0_;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:151" *)
  always @(posedge clk3x_clk)
    rdata0 <= rdport0__data;
  assign rdport0__en = 1'h1;
  assign raddr0 = rdport0__addr;
  assign wren = wrport__en;
  assign waddr = wrport__addr;
  assign wrport__data = { \port$3034$0 , \port$3032$0  };
  assign wdata = { \port$3034$0 , \port$3032$0  };
endmodule

(* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:376" *)
(* generator = "Amaranth" *)
module \top.ddc.decimator.stage3 (coeff_wren, in_valid, re_in, im_in, in_ready, strobe_out, re_out, im_out, coeff_waddr, \wdata$21 , decimation, operations_minus_one, odd_operations, clk3x_rst, clk3x_clk);
  reg \$auto$verilog_backend.cc:2352:dump_module$18  = 0;
  wire \$1 ;
  wire [8:0] \$10 ;
  wire [8:0] \$11 ;
  wire [8:0] \$12 ;
  wire [8:0] \$13 ;
  wire [7:0] \$14 ;
  wire [7:0] \$15 ;
  wire [7:0] \$16 ;
  wire [7:0] \$17 ;
  wire \$18 ;
  wire \$19 ;
  wire \$2 ;
  wire \$20 ;
  wire [7:0] \$21 ;
  wire [7:0] \$22 ;
  wire \$23 ;
  wire \$24 ;
  wire \$25 ;
  wire \$26 ;
  wire \$27 ;
  wire \$28 ;
  wire \$29 ;
  wire \$3 ;
  wire \$30 ;
  wire \$31 ;
  wire \$32 ;
  wire \$33 ;
  wire \$34 ;
  wire [8:0] \$35 ;
  wire \$36 ;
  wire \$37 ;
  wire \$38 ;
  wire \$39 ;
  wire \$4 ;
  wire \$40 ;
  wire \$41 ;
  wire \$42 ;
  wire [16:0] \$43 ;
  wire [16:0] \$44 ;
  reg [7:0] \$45 ;
  reg [7:0] \$46 ;
  reg \$47 ;
  reg [6:0] \$48 ;
  reg [6:0] \$49 ;
  wire [47:0] \$5 ;
  reg \$50 ;
  reg [6:0] \$51 ;
  reg \$52 ;
  reg \$53 ;
  reg [7:0] \$54 ;
  reg \$55 ;
  reg [5:0] \$56 ;
  reg \$57 ;
  reg [15:0] \$58 ;
  reg [15:0] \$59 ;
  wire [47:0] \$6 ;
  wire [47:0] \$7 ;
  wire [47:0] \$8 ;
  wire [8:0] \$9 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:70" *)
  wire [15:0] a;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:70" *)
  wire [15:0] \a$2 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:70" *)
  wire [15:0] \a$3 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:70" *)
  wire [15:0] \a$5 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:72" *)
  wire [47:0] acc;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:72" *)
  wire [47:0] \acc$57 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:72" *)
  wire [47:0] \acc$59 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:72" *)
  wire [47:0] \acc$61 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:71" *)
  wire [17:0] b;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:71" *)
  wire [17:0] \b$11 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:71" *)
  wire [17:0] \b$8 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:71" *)
  wire [17:0] \b$9 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:42" *)
  input clk3x_clk;
  wire clk3x_clk;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:42" *)
  input clk3x_rst;
  wire clk3x_rst;
  (* init = 7'h00 *)
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:417" *)
  wire [6:0] coeff_counter;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:324" *)
  input [7:0] coeff_waddr;
  wire [7:0] coeff_waddr;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:326" *)
  wire [17:0] coeff_wdata;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:325" *)
  input coeff_wren;
  wire coeff_wren;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:327" *)
  input [6:0] decimation;
  wire [6:0] decimation;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:415" *)
  reg [6:0] decimation_counter = 7'h00;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:421" *)
  reg decimation_end_of_count = 1'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:430" *)
  reg enable_macc0 = 1'h1;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:428" *)
  reg [1:0] enable_macc0_q = 2'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:431" *)
  wire enable_macc1;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:429" *)
  reg [1:0] enable_macc1_q = 2'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:69" *)
  wire first_acc;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:69" *)
  wire \first_acc$39 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:69" *)
  wire \first_acc$40 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:69" *)
  wire \first_acc$41 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:426" *)
  reg \first_acc$64  = 1'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:427" *)
  reg [1:0] first_acc_q = 2'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:513" *)
  wire [15:0] im0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:515" *)
  wire [15:0] im1;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:332" *)
  input [15:0] im_in;
  wire [15:0] im_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:337" *)
  output [15:0] im_out;
  reg [15:0] im_out = 16'h0000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:334" *)
  output in_ready;
  reg in_ready = 1'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:333" *)
  input in_valid;
  wire in_valid;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:423" *)
  wire last_acc;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:422" *)
  reg last_operation = 1'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:506" *)
  reg [5:0] macc_done_q = 6'h00;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:329" *)
  input odd_operations;
  wire odd_operations;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:416" *)
  reg [6:0] operation_counter = 7'h01;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:328" *)
  input [6:0] operations_minus_one;
  wire [6:0] operations_minus_one;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:218" *)
  reg [6:0] raddr = 7'h00;
  (* init = 7'h00 *)
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:218" *)
  wire [6:0] \raddr$53 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:150" *)
  reg [7:0] raddr0 = 8'h00;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:153" *)
  reg [7:0] raddr1 = 8'h00;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:219" *)
  wire [17:0] rdata;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:219" *)
  wire [17:0] \rdata$10 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:151" *)
  wire [31:0] rdata0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:154" *)
  wire [31:0] rdata1;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:512" *)
  wire [15:0] re0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:514" *)
  wire [15:0] re1;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:331" *)
  input [15:0] re_in;
  wire [15:0] re_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:336" *)
  output [15:0] re_out;
  reg [15:0] re_out = 16'h0000;
  (* init = 8'h00 *)
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:418" *)
  wire [7:0] sample_addr0;
  (* init = 8'h00 *)
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:419" *)
  wire [7:0] sample_addr1;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:68" *)
  wire strobe_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:68" *)
  wire \strobe_in$33 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:68" *)
  wire \strobe_in$34 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:68" *)
  wire \strobe_in$36 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:338" *)
  output strobe_out;
  reg strobe_out = 1'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:220" *)
  wire [6:0] waddr;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:220" *)
  wire [6:0] \waddr$17 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:155" *)
  reg [7:0] \waddr$49  = 8'h00;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:157" *)
  wire [31:0] wdata;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:222" *)
  input [17:0] \wdata$21 ;
  wire [17:0] \wdata$21 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:222" *)
  wire [17:0] \wdata$23 ;
  (* init = 1'h1 *)
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:420" *)
  wire work;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:221" *)
  wire wren;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:221" *)
  wire \wren$20 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:156" *)
  wire \wren$46 ;
  (* init = 8'h00 *)
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:414" *)
  wire [7:0] write_pointer;
  assign \$36  = in_valid & (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:479" *) in_ready;
  assign \$37  = ~ (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:481" *) enable_macc0;
  assign \$38  = \$37  | (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:481" *) last_operation;
  assign \$39  = ~ (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:484" *) in_valid;
  assign \$40  = \$39  & (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:484" *) in_ready;
  assign \$41  = \$40  & (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:484" *) last_operation;
  assign \$42  = last_acc & (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:509" *) enable_macc0;
  assign \$43  = $signed(\$5 [15:0]) + (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:524" *) $signed(\$7 [15:0]);
  assign \$44  = $signed(\$6 [15:0]) + (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:525" *) $signed(\$8 [15:0]);
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:427" *)
  always @(posedge clk3x_clk)
    first_acc_q <= { first_acc_q[0], \first_acc$64  };
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:428" *)
  always @(posedge clk3x_clk)
    enable_macc0_q <= { enable_macc0_q[0], enable_macc0 };
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:429" *)
  always @(posedge clk3x_clk)
    enable_macc1_q <= { enable_macc1_q[0], enable_macc1 };
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:418" *)
  always @(posedge clk3x_clk)
    raddr0 <= \$45 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:419" *)
  always @(posedge clk3x_clk)
    raddr1 <= \$46 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:426" *)
  always @(posedge clk3x_clk)
    \first_acc$64  <= \$47 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:417" *)
  always @(posedge clk3x_clk)
    raddr <= \$48 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:416" *)
  always @(posedge clk3x_clk)
    operation_counter <= \$49 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:422" *)
  always @(posedge clk3x_clk)
    last_operation <= \$50 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:415" *)
  always @(posedge clk3x_clk)
    decimation_counter <= \$51 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:421" *)
  always @(posedge clk3x_clk)
    decimation_end_of_count <= \$52 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:334" *)
  always @(posedge clk3x_clk)
    in_ready <= \$53 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:414" *)
  always @(posedge clk3x_clk)
    \waddr$49  <= \$54 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:420" *)
  always @(posedge clk3x_clk)
    enable_macc0 <= \$55 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:506" *)
  always @(posedge clk3x_clk)
    macc_done_q <= \$56 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:338" *)
  always @(posedge clk3x_clk)
    strobe_out <= \$57 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:336" *)
  always @(posedge clk3x_clk)
    re_out <= \$58 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:337" *)
  always @(posedge clk3x_clk)
    im_out <= \$59 ;
  assign \$1  = ~ (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:408" *) coeff_waddr[7];
  assign wren = coeff_wren & (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:408" *) \$1 ;
  assign \wren$20  = coeff_wren & (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:409" *) coeff_waddr[7];
  assign last_acc = decimation_end_of_count & (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:424" *) last_operation;
  assign \$2  = ~ (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:434" *) last_operation;
  assign \$3  = ~ (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:434" *) odd_operations;
  assign \$4  = \$2  | (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:434" *) \$3 ;
  assign enable_macc1 = enable_macc0 & (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:434" *) \$4 ;
  assign \wren$46  = in_valid & (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:498" *) in_ready;
  assign \$9  = raddr0 - (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:446" *) { decimation, 1'h0 };
  assign \$10  = last_operation ? (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:445" *) { 1'h0, \waddr$49  } : \$9 ;
  assign \$11  = \waddr$49  - (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:448" *) decimation;
  assign \$12  = raddr1 - (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:449" *) { decimation, 1'h0 };
  assign \$13  = last_operation ? (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:448" *) \$11  : \$12 ;
  assign \$14  = raddr + (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:451" *) 1'h1;
  assign \$15  = last_acc ? (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:451" *) 8'h00 : \$14 ;
  assign \$16  = operation_counter - (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:454" *) 1'h1;
  assign \$17  = last_operation ? (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:452" *) { 1'h0, operations_minus_one } : \$16 ;
  assign \$18  = operation_counter == (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:455" *) 1'h1;
  assign \$19  = ! (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:456" *) operations_minus_one;
  assign \$20  = \$18  | (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:455" *) \$19 ;
  assign \$21  = decimation_counter - (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:461" *) 1'h1;
  assign \$22  = last_acc ? (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:460" *) { 1'h0, decimation } : \$21 ;
  assign \$23  = ~ (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:468" *) decimation_end_of_count;
  assign \$24  = decimation_counter == (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:469" *) 2'h2;
  assign \$25  = ! (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:470" *) decimation_counter;
  assign \$26  = \$24  | (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:469" *) \$25 ;
  assign \$27  = \$23  & (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:468" *) \$26 ;
  assign \$28  = ~ (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:475" *) in_ready;
  assign \$29  = in_ready & (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:476" *) in_valid;
  assign \$30  = \$28  | (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:475" *) \$29 ;
  assign \$31  = last_operation & (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:475" *) \$30 ;
  assign \$32  = ~ (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:477" *) enable_macc0;
  assign \$33  = \$32  & (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:477" *) in_valid;
  assign \$34  = \$31  | (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:475" *) \$33 ;
  assign \$35  = \waddr$49  + (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:478" *) 1'h1;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:391" *)
  \top.ddc.decimator.stage3.coeffs0  coeffs0 (
    .clk3x_clk(clk3x_clk),
    .clk3x_rst(clk3x_rst),
    .rdata(b),
    .rdport__addr(raddr),
    .wrport__addr(coeff_waddr[6:0]),
    .wrport__data(\wdata$21 ),
    .wrport__en(wren)
  );
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:393" *)
  \top.ddc.decimator.stage3.coeffs1  coeffs1 (
    .clk3x_clk(clk3x_clk),
    .clk3x_rst(clk3x_rst),
    .rdata(\b$9 ),
    .rdport__addr(raddr),
    .wrport__addr(coeff_waddr[6:0]),
    .wrport__data(\wdata$21 ),
    .wrport__en(\wren$20 )
  );
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:383" *)
  \top.ddc.decimator.stage3.macc0_im  macc0_im (
    .a(rdata0[31:16]),
    .acc(\acc$57 ),
    .b(b),
    .clk3x_clk(clk3x_clk),
    .clk3x_rst(clk3x_rst),
    .first_acc(first_acc_q[1]),
    .strobe_in(enable_macc0_q[1])
  );
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:381" *)
  \top.ddc.decimator.stage3.macc0_re  macc0_re (
    .a(rdata0[15:0]),
    .acc(acc),
    .b(b),
    .clk3x_clk(clk3x_clk),
    .clk3x_rst(clk3x_rst),
    .first_acc(first_acc_q[1]),
    .strobe_in(enable_macc0_q[1])
  );
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:387" *)
  \top.ddc.decimator.stage3.macc1_im  macc1_im (
    .a(rdata1[31:16]),
    .acc(\acc$61 ),
    .b(\b$9 ),
    .clk3x_clk(clk3x_clk),
    .clk3x_rst(clk3x_rst),
    .first_acc(first_acc_q[1]),
    .strobe_in(enable_macc1_q[1])
  );
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:385" *)
  \top.ddc.decimator.stage3.macc1_re  macc1_re (
    .a(rdata1[15:0]),
    .acc(\acc$59 ),
    .b(\b$9 ),
    .clk3x_clk(clk3x_clk),
    .clk3x_rst(clk3x_rst),
    .first_acc(first_acc_q[1]),
    .strobe_in(enable_macc1_q[1])
  );
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:389" *)
  \top.ddc.decimator.stage3.samples  samples (
    .clk3x_clk(clk3x_clk),
    .clk3x_rst(clk3x_rst),
    .\port$3038$0 (re_in),
    .\port$3040$0 (im_in),
    .rdata0(rdata0),
    .rdata1(rdata1),
    .rdport0__addr(raddr0),
    .rdport1__addr(raddr1),
    .wrport__addr(\waddr$49 ),
    .wrport__en(\wren$46 )
  );
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$18 ) begin end
    \$45  = raddr0;
    if (enable_macc0) begin
      \$45  = \$10 [7:0];
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$18 ) begin end
    \$46  = raddr1;
    if (enable_macc0) begin
      \$46  = \$13 [7:0];
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$18 ) begin end
    \$47  = \first_acc$64 ;
    if (enable_macc0) begin
      \$47  = last_acc;
    end
    if (clk3x_rst) begin
      \$47  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$18 ) begin end
    \$48  = raddr;
    if (enable_macc0) begin
      \$48  = \$15 [6:0];
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$18 ) begin end
    \$49  = operation_counter;
    if (enable_macc0) begin
      \$49  = \$17 [6:0];
    end
    if (clk3x_rst) begin
      \$49  = 7'h01;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$18 ) begin end
    \$50  = last_operation;
    if (enable_macc0) begin
      \$50  = \$20 ;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$18 ) begin end
    \$51  = decimation_counter;
    if (enable_macc0) begin
      if (last_operation) begin
        \$51  = \$22 [6:0];
      end
    end
    if (clk3x_rst) begin
      \$51  = 7'h00;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$18 ) begin end
    \$52  = decimation_end_of_count;
    if (enable_macc0) begin
      if (last_operation) begin
        \$52  = \$27 ;
      end
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$18 ) begin end
    \$53  = in_ready;
    if (last_operation) begin
      \$53  = 1'h1;
    end
    if (\$36 ) begin
      \$53  = \$38 ;
    end
    if (clk3x_rst) begin
      \$53  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$18 ) begin end
    \$54  = \waddr$49 ;
    if (\$34 ) begin
      \$54  = \$35 [7:0];
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$18 ) begin end
    \$55  = enable_macc0;
    if (\$36 ) begin
      \$55  = 1'h1;
    end
    if (\$41 ) begin
      \$55  = 1'h0;
    end
    if (clk3x_rst) begin
      \$55  = 1'h1;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$18 ) begin end
    \$56  = { macc_done_q[4:0], \$42  };
    if (clk3x_rst) begin
      \$56  = 6'h00;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$18 ) begin end
    \$57  = macc_done_q[5];
    if (clk3x_rst) begin
      \$57  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$18 ) begin end
    \$58  = re_out;
    if (macc_done_q[5]) begin
      \$58  = \$43 [15:0];
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$18 ) begin end
    \$59  = im_out;
    if (macc_done_q[5]) begin
      \$59  = \$44 [15:0];
    end
  end
  assign a = rdata0[15:0];
  assign \a$2  = rdata0[31:16];
  assign \a$3  = rdata1[15:0];
  assign \a$5  = rdata1[31:16];
  assign rdata = b;
  assign \b$8  = b;
  assign \rdata$10  = \b$9 ;
  assign \b$11  = \b$9 ;
  assign wdata = { im_in, re_in };
  assign waddr = coeff_waddr[6:0];
  assign \waddr$17  = coeff_waddr[6:0];
  assign coeff_wdata = \wdata$21 ;
  assign \wdata$23  = \wdata$21 ;
  assign work = enable_macc0;
  assign strobe_in = enable_macc0_q[1];
  assign \strobe_in$33  = enable_macc0_q[1];
  assign \strobe_in$34  = enable_macc1_q[1];
  assign \strobe_in$36  = enable_macc1_q[1];
  assign first_acc = first_acc_q[1];
  assign \first_acc$39  = first_acc_q[1];
  assign \first_acc$40  = first_acc_q[1];
  assign \first_acc$41  = first_acc_q[1];
  assign sample_addr0 = raddr0;
  assign sample_addr1 = raddr1;
  assign write_pointer = \waddr$49 ;
  assign coeff_counter = raddr;
  assign \raddr$53  = raddr;
  assign re0 = \$5 [15:0];
  assign im0 = \$6 [15:0];
  assign re1 = \$7 [15:0];
  assign im1 = \$8 [15:0];
  assign \$5  = { acc[47], acc[47], acc[47], acc[47], acc[47], acc[47], acc[47], acc[47], acc[47], acc[47], acc[47], acc[47], acc[47], acc[47], acc[47], acc[47], acc[47], acc[47], acc[47:18] };
  assign \$6  = { \acc$57 [47], \acc$57 [47], \acc$57 [47], \acc$57 [47], \acc$57 [47], \acc$57 [47], \acc$57 [47], \acc$57 [47], \acc$57 [47], \acc$57 [47], \acc$57 [47], \acc$57 [47], \acc$57 [47], \acc$57 [47], \acc$57 [47], \acc$57 [47], \acc$57 [47], \acc$57 [47], \acc$57 [47:18] };
  assign \$7  = { \acc$59 [47], \acc$59 [47], \acc$59 [47], \acc$59 [47], \acc$59 [47], \acc$59 [47], \acc$59 [47], \acc$59 [47], \acc$59 [47], \acc$59 [47], \acc$59 [47], \acc$59 [47], \acc$59 [47], \acc$59 [47], \acc$59 [47], \acc$59 [47], \acc$59 [47], \acc$59 [47], \acc$59 [47:18] };
  assign \$8  = { \acc$61 [47], \acc$61 [47], \acc$61 [47], \acc$61 [47], \acc$61 [47], \acc$61 [47], \acc$61 [47], \acc$61 [47], \acc$61 [47], \acc$61 [47], \acc$61 [47], \acc$61 [47], \acc$61 [47], \acc$61 [47], \acc$61 [47], \acc$61 [47], \acc$61 [47], \acc$61 [47], \acc$61 [47:18] };
endmodule

(* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:225" *)
(* generator = "Amaranth" *)
module \top.ddc.decimator.stage3.coeffs0 (wrport__en, rdport__addr, rdata, wrport__addr, wrport__data, clk3x_rst, clk3x_clk);
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:42" *)
  input clk3x_clk;
  wire clk3x_clk;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:42" *)
  input clk3x_rst;
  wire clk3x_rst;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:218" *)
  wire [6:0] raddr;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:219" *)
  output [17:0] rdata;
  reg [17:0] rdata = 18'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:218" *)
  input [6:0] rdport__addr;
  wire [6:0] rdport__addr;
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/lib/memory.py:241" *)
  wire [17:0] rdport__data;
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/lib/memory.py:239" *)
  wire rdport__en;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:220" *)
  wire [6:0] waddr;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:222" *)
  wire [17:0] wdata;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:221" *)
  wire wren;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:220" *)
  input [6:0] wrport__addr;
  wire [6:0] wrport__addr;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:222" *)
  input [17:0] wrport__data;
  wire [17:0] wrport__data;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:221" *)
  input wrport__en;
  wire wrport__en;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:227" *)
  reg [17:0] mem [127:0];
  initial begin
    mem[0] = 18'h00000;
    mem[1] = 18'h00000;
    mem[2] = 18'h00000;
    mem[3] = 18'h00000;
    mem[4] = 18'h00000;
    mem[5] = 18'h00000;
    mem[6] = 18'h00000;
    mem[7] = 18'h00000;
    mem[8] = 18'h00000;
    mem[9] = 18'h00000;
    mem[10] = 18'h00000;
    mem[11] = 18'h00000;
    mem[12] = 18'h00000;
    mem[13] = 18'h00000;
    mem[14] = 18'h00000;
    mem[15] = 18'h00000;
    mem[16] = 18'h00000;
    mem[17] = 18'h00000;
    mem[18] = 18'h00000;
    mem[19] = 18'h00000;
    mem[20] = 18'h00000;
    mem[21] = 18'h00000;
    mem[22] = 18'h00000;
    mem[23] = 18'h00000;
    mem[24] = 18'h00000;
    mem[25] = 18'h00000;
    mem[26] = 18'h00000;
    mem[27] = 18'h00000;
    mem[28] = 18'h00000;
    mem[29] = 18'h00000;
    mem[30] = 18'h00000;
    mem[31] = 18'h00000;
    mem[32] = 18'h00000;
    mem[33] = 18'h00000;
    mem[34] = 18'h00000;
    mem[35] = 18'h00000;
    mem[36] = 18'h00000;
    mem[37] = 18'h00000;
    mem[38] = 18'h00000;
    mem[39] = 18'h00000;
    mem[40] = 18'h00000;
    mem[41] = 18'h00000;
    mem[42] = 18'h00000;
    mem[43] = 18'h00000;
    mem[44] = 18'h00000;
    mem[45] = 18'h00000;
    mem[46] = 18'h00000;
    mem[47] = 18'h00000;
    mem[48] = 18'h00000;
    mem[49] = 18'h00000;
    mem[50] = 18'h00000;
    mem[51] = 18'h00000;
    mem[52] = 18'h00000;
    mem[53] = 18'h00000;
    mem[54] = 18'h00000;
    mem[55] = 18'h00000;
    mem[56] = 18'h00000;
    mem[57] = 18'h00000;
    mem[58] = 18'h00000;
    mem[59] = 18'h00000;
    mem[60] = 18'h00000;
    mem[61] = 18'h00000;
    mem[62] = 18'h00000;
    mem[63] = 18'h00000;
    mem[64] = 18'h00000;
    mem[65] = 18'h00000;
    mem[66] = 18'h00000;
    mem[67] = 18'h00000;
    mem[68] = 18'h00000;
    mem[69] = 18'h00000;
    mem[70] = 18'h00000;
    mem[71] = 18'h00000;
    mem[72] = 18'h00000;
    mem[73] = 18'h00000;
    mem[74] = 18'h00000;
    mem[75] = 18'h00000;
    mem[76] = 18'h00000;
    mem[77] = 18'h00000;
    mem[78] = 18'h00000;
    mem[79] = 18'h00000;
    mem[80] = 18'h00000;
    mem[81] = 18'h00000;
    mem[82] = 18'h00000;
    mem[83] = 18'h00000;
    mem[84] = 18'h00000;
    mem[85] = 18'h00000;
    mem[86] = 18'h00000;
    mem[87] = 18'h00000;
    mem[88] = 18'h00000;
    mem[89] = 18'h00000;
    mem[90] = 18'h00000;
    mem[91] = 18'h00000;
    mem[92] = 18'h00000;
    mem[93] = 18'h00000;
    mem[94] = 18'h00000;
    mem[95] = 18'h00000;
    mem[96] = 18'h00000;
    mem[97] = 18'h00000;
    mem[98] = 18'h00000;
    mem[99] = 18'h00000;
    mem[100] = 18'h00000;
    mem[101] = 18'h00000;
    mem[102] = 18'h00000;
    mem[103] = 18'h00000;
    mem[104] = 18'h00000;
    mem[105] = 18'h00000;
    mem[106] = 18'h00000;
    mem[107] = 18'h00000;
    mem[108] = 18'h00000;
    mem[109] = 18'h00000;
    mem[110] = 18'h00000;
    mem[111] = 18'h00000;
    mem[112] = 18'h00000;
    mem[113] = 18'h00000;
    mem[114] = 18'h00000;
    mem[115] = 18'h00000;
    mem[116] = 18'h00000;
    mem[117] = 18'h00000;
    mem[118] = 18'h00000;
    mem[119] = 18'h00000;
    mem[120] = 18'h00000;
    mem[121] = 18'h00000;
    mem[122] = 18'h00000;
    mem[123] = 18'h00000;
    mem[124] = 18'h00000;
    mem[125] = 18'h00000;
    mem[126] = 18'h00000;
    mem[127] = 18'h00000;
  end
  always @(posedge clk3x_clk) begin
    if (wrport__en)
      mem[wrport__addr] <= wrport__data;
  end
  reg [17:0] _0_;
  always @(posedge clk3x_clk) begin
    _0_ <= mem[rdport__addr];
  end
  assign rdport__data = _0_;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:219" *)
  always @(posedge clk3x_clk)
    rdata <= rdport__data;
  assign rdport__en = 1'h1;
  assign raddr = rdport__addr;
  assign wren = wrport__en;
  assign waddr = wrport__addr;
  assign wdata = wrport__data;
endmodule

(* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:225" *)
(* generator = "Amaranth" *)
module \top.ddc.decimator.stage3.coeffs1 (wrport__en, rdport__addr, rdata, wrport__addr, wrport__data, clk3x_rst, clk3x_clk);
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:42" *)
  input clk3x_clk;
  wire clk3x_clk;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:42" *)
  input clk3x_rst;
  wire clk3x_rst;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:218" *)
  wire [6:0] raddr;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:219" *)
  output [17:0] rdata;
  reg [17:0] rdata = 18'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:218" *)
  input [6:0] rdport__addr;
  wire [6:0] rdport__addr;
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/lib/memory.py:241" *)
  wire [17:0] rdport__data;
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/lib/memory.py:239" *)
  wire rdport__en;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:220" *)
  wire [6:0] waddr;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:222" *)
  wire [17:0] wdata;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:221" *)
  wire wren;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:220" *)
  input [6:0] wrport__addr;
  wire [6:0] wrport__addr;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:222" *)
  input [17:0] wrport__data;
  wire [17:0] wrport__data;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:221" *)
  input wrport__en;
  wire wrport__en;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:227" *)
  reg [17:0] mem [127:0];
  initial begin
    mem[0] = 18'h00000;
    mem[1] = 18'h00000;
    mem[2] = 18'h00000;
    mem[3] = 18'h00000;
    mem[4] = 18'h00000;
    mem[5] = 18'h00000;
    mem[6] = 18'h00000;
    mem[7] = 18'h00000;
    mem[8] = 18'h00000;
    mem[9] = 18'h00000;
    mem[10] = 18'h00000;
    mem[11] = 18'h00000;
    mem[12] = 18'h00000;
    mem[13] = 18'h00000;
    mem[14] = 18'h00000;
    mem[15] = 18'h00000;
    mem[16] = 18'h00000;
    mem[17] = 18'h00000;
    mem[18] = 18'h00000;
    mem[19] = 18'h00000;
    mem[20] = 18'h00000;
    mem[21] = 18'h00000;
    mem[22] = 18'h00000;
    mem[23] = 18'h00000;
    mem[24] = 18'h00000;
    mem[25] = 18'h00000;
    mem[26] = 18'h00000;
    mem[27] = 18'h00000;
    mem[28] = 18'h00000;
    mem[29] = 18'h00000;
    mem[30] = 18'h00000;
    mem[31] = 18'h00000;
    mem[32] = 18'h00000;
    mem[33] = 18'h00000;
    mem[34] = 18'h00000;
    mem[35] = 18'h00000;
    mem[36] = 18'h00000;
    mem[37] = 18'h00000;
    mem[38] = 18'h00000;
    mem[39] = 18'h00000;
    mem[40] = 18'h00000;
    mem[41] = 18'h00000;
    mem[42] = 18'h00000;
    mem[43] = 18'h00000;
    mem[44] = 18'h00000;
    mem[45] = 18'h00000;
    mem[46] = 18'h00000;
    mem[47] = 18'h00000;
    mem[48] = 18'h00000;
    mem[49] = 18'h00000;
    mem[50] = 18'h00000;
    mem[51] = 18'h00000;
    mem[52] = 18'h00000;
    mem[53] = 18'h00000;
    mem[54] = 18'h00000;
    mem[55] = 18'h00000;
    mem[56] = 18'h00000;
    mem[57] = 18'h00000;
    mem[58] = 18'h00000;
    mem[59] = 18'h00000;
    mem[60] = 18'h00000;
    mem[61] = 18'h00000;
    mem[62] = 18'h00000;
    mem[63] = 18'h00000;
    mem[64] = 18'h00000;
    mem[65] = 18'h00000;
    mem[66] = 18'h00000;
    mem[67] = 18'h00000;
    mem[68] = 18'h00000;
    mem[69] = 18'h00000;
    mem[70] = 18'h00000;
    mem[71] = 18'h00000;
    mem[72] = 18'h00000;
    mem[73] = 18'h00000;
    mem[74] = 18'h00000;
    mem[75] = 18'h00000;
    mem[76] = 18'h00000;
    mem[77] = 18'h00000;
    mem[78] = 18'h00000;
    mem[79] = 18'h00000;
    mem[80] = 18'h00000;
    mem[81] = 18'h00000;
    mem[82] = 18'h00000;
    mem[83] = 18'h00000;
    mem[84] = 18'h00000;
    mem[85] = 18'h00000;
    mem[86] = 18'h00000;
    mem[87] = 18'h00000;
    mem[88] = 18'h00000;
    mem[89] = 18'h00000;
    mem[90] = 18'h00000;
    mem[91] = 18'h00000;
    mem[92] = 18'h00000;
    mem[93] = 18'h00000;
    mem[94] = 18'h00000;
    mem[95] = 18'h00000;
    mem[96] = 18'h00000;
    mem[97] = 18'h00000;
    mem[98] = 18'h00000;
    mem[99] = 18'h00000;
    mem[100] = 18'h00000;
    mem[101] = 18'h00000;
    mem[102] = 18'h00000;
    mem[103] = 18'h00000;
    mem[104] = 18'h00000;
    mem[105] = 18'h00000;
    mem[106] = 18'h00000;
    mem[107] = 18'h00000;
    mem[108] = 18'h00000;
    mem[109] = 18'h00000;
    mem[110] = 18'h00000;
    mem[111] = 18'h00000;
    mem[112] = 18'h00000;
    mem[113] = 18'h00000;
    mem[114] = 18'h00000;
    mem[115] = 18'h00000;
    mem[116] = 18'h00000;
    mem[117] = 18'h00000;
    mem[118] = 18'h00000;
    mem[119] = 18'h00000;
    mem[120] = 18'h00000;
    mem[121] = 18'h00000;
    mem[122] = 18'h00000;
    mem[123] = 18'h00000;
    mem[124] = 18'h00000;
    mem[125] = 18'h00000;
    mem[126] = 18'h00000;
    mem[127] = 18'h00000;
  end
  always @(posedge clk3x_clk) begin
    if (wrport__en)
      mem[wrport__addr] <= wrport__data;
  end
  reg [17:0] _0_;
  always @(posedge clk3x_clk) begin
    _0_ <= mem[rdport__addr];
  end
  assign rdport__data = _0_;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:219" *)
  always @(posedge clk3x_clk)
    rdata <= rdport__data;
  assign rdport__en = 1'h1;
  assign raddr = rdport__addr;
  assign wren = wrport__en;
  assign waddr = wrport__addr;
  assign wdata = wrport__data;
endmodule

(* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:79" *)
(* generator = "Amaranth" *)
module \top.ddc.decimator.stage3.macc0_im (first_acc, strobe_in, acc, a, b, clk3x_rst, clk3x_clk);
  reg \$auto$verilog_backend.cc:2352:dump_module$19  = 0;
  wire [33:0] \$1 ;
  wire [47:0] \$2 ;
  wire [48:0] \$3 ;
  reg [15:0] \$4 ;
  reg [17:0] \$5 ;
  reg [47:0] \$6 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:70" *)
  input [15:0] a;
  wire [15:0] a;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:81" *)
  reg [15:0] a_q = 16'h0000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:82" *)
  reg [15:0] a_q2 = 16'h0000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:72" *)
  output [47:0] acc;
  reg [47:0] acc = 48'h000000000000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:71" *)
  input [17:0] b;
  wire [17:0] b;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:83" *)
  reg [17:0] b_q = 18'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:84" *)
  reg [17:0] b_q2 = 18'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:42" *)
  input clk3x_clk;
  wire clk3x_clk;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:42" *)
  input clk3x_rst;
  wire clk3x_rst;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:69" *)
  input first_acc;
  wire first_acc;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:87" *)
  reg [2:0] first_acc_q = 3'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:85" *)
  reg [33:0] mult = 34'h000000000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:68" *)
  input strobe_in;
  wire strobe_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:86" *)
  reg [2:0] strobe_in_q = 3'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:86" *)
  always @(posedge clk3x_clk)
    strobe_in_q <= { strobe_in_q[1:0], strobe_in };
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:87" *)
  always @(posedge clk3x_clk)
    first_acc_q <= { first_acc_q[1:0], first_acc };
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:81" *)
  always @(posedge clk3x_clk)
    a_q <= \$4 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:83" *)
  always @(posedge clk3x_clk)
    b_q <= \$5 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:82" *)
  always @(posedge clk3x_clk)
    a_q2 <= a_q;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:84" *)
  always @(posedge clk3x_clk)
    b_q2 <= b_q;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:85" *)
  always @(posedge clk3x_clk)
    mult <= \$1 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:72" *)
  always @(posedge clk3x_clk)
    acc <= \$6 ;
  assign \$1  = $signed(a_q2) * (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:97" *) $signed(b_q2);
  assign \$2  = first_acc_q[2] ? (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:103" *) 48'h000000020000 : acc;
  assign \$3  = $signed(mult) + (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:103" *) $signed(\$2 );
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$19 ) begin end
    \$4  = a_q;
    if (strobe_in) begin
      \$4  = a;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$19 ) begin end
    \$5  = b_q;
    if (strobe_in) begin
      \$5  = b;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$19 ) begin end
    \$6  = acc;
    if (strobe_in_q[2]) begin
      \$6  = \$3 [47:0];
    end
  end
endmodule

(* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:79" *)
(* generator = "Amaranth" *)
module \top.ddc.decimator.stage3.macc0_re (first_acc, strobe_in, acc, a, b, clk3x_rst, clk3x_clk);
  reg \$auto$verilog_backend.cc:2352:dump_module$20  = 0;
  wire [33:0] \$1 ;
  wire [47:0] \$2 ;
  wire [48:0] \$3 ;
  reg [15:0] \$4 ;
  reg [17:0] \$5 ;
  reg [47:0] \$6 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:70" *)
  input [15:0] a;
  wire [15:0] a;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:81" *)
  reg [15:0] a_q = 16'h0000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:82" *)
  reg [15:0] a_q2 = 16'h0000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:72" *)
  output [47:0] acc;
  reg [47:0] acc = 48'h000000000000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:71" *)
  input [17:0] b;
  wire [17:0] b;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:83" *)
  reg [17:0] b_q = 18'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:84" *)
  reg [17:0] b_q2 = 18'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:42" *)
  input clk3x_clk;
  wire clk3x_clk;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:42" *)
  input clk3x_rst;
  wire clk3x_rst;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:69" *)
  input first_acc;
  wire first_acc;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:87" *)
  reg [2:0] first_acc_q = 3'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:85" *)
  reg [33:0] mult = 34'h000000000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:68" *)
  input strobe_in;
  wire strobe_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:86" *)
  reg [2:0] strobe_in_q = 3'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:86" *)
  always @(posedge clk3x_clk)
    strobe_in_q <= { strobe_in_q[1:0], strobe_in };
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:87" *)
  always @(posedge clk3x_clk)
    first_acc_q <= { first_acc_q[1:0], first_acc };
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:81" *)
  always @(posedge clk3x_clk)
    a_q <= \$4 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:83" *)
  always @(posedge clk3x_clk)
    b_q <= \$5 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:82" *)
  always @(posedge clk3x_clk)
    a_q2 <= a_q;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:84" *)
  always @(posedge clk3x_clk)
    b_q2 <= b_q;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:85" *)
  always @(posedge clk3x_clk)
    mult <= \$1 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:72" *)
  always @(posedge clk3x_clk)
    acc <= \$6 ;
  assign \$1  = $signed(a_q2) * (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:97" *) $signed(b_q2);
  assign \$2  = first_acc_q[2] ? (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:103" *) 48'h000000020000 : acc;
  assign \$3  = $signed(mult) + (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:103" *) $signed(\$2 );
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$20 ) begin end
    \$4  = a_q;
    if (strobe_in) begin
      \$4  = a;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$20 ) begin end
    \$5  = b_q;
    if (strobe_in) begin
      \$5  = b;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$20 ) begin end
    \$6  = acc;
    if (strobe_in_q[2]) begin
      \$6  = \$3 [47:0];
    end
  end
endmodule

(* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:79" *)
(* generator = "Amaranth" *)
module \top.ddc.decimator.stage3.macc1_im (first_acc, strobe_in, acc, a, b, clk3x_rst, clk3x_clk);
  reg \$auto$verilog_backend.cc:2352:dump_module$21  = 0;
  wire [33:0] \$1 ;
  wire [47:0] \$2 ;
  wire [48:0] \$3 ;
  reg [15:0] \$4 ;
  reg [17:0] \$5 ;
  reg [47:0] \$6 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:70" *)
  input [15:0] a;
  wire [15:0] a;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:81" *)
  reg [15:0] a_q = 16'h0000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:82" *)
  reg [15:0] a_q2 = 16'h0000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:72" *)
  output [47:0] acc;
  reg [47:0] acc = 48'h000000000000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:71" *)
  input [17:0] b;
  wire [17:0] b;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:83" *)
  reg [17:0] b_q = 18'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:84" *)
  reg [17:0] b_q2 = 18'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:42" *)
  input clk3x_clk;
  wire clk3x_clk;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:42" *)
  input clk3x_rst;
  wire clk3x_rst;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:69" *)
  input first_acc;
  wire first_acc;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:87" *)
  reg [2:0] first_acc_q = 3'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:85" *)
  reg [33:0] mult = 34'h000000000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:68" *)
  input strobe_in;
  wire strobe_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:86" *)
  reg [2:0] strobe_in_q = 3'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:86" *)
  always @(posedge clk3x_clk)
    strobe_in_q <= { strobe_in_q[1:0], strobe_in };
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:87" *)
  always @(posedge clk3x_clk)
    first_acc_q <= { first_acc_q[1:0], first_acc };
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:81" *)
  always @(posedge clk3x_clk)
    a_q <= \$4 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:83" *)
  always @(posedge clk3x_clk)
    b_q <= \$5 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:82" *)
  always @(posedge clk3x_clk)
    a_q2 <= a_q;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:84" *)
  always @(posedge clk3x_clk)
    b_q2 <= b_q;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:85" *)
  always @(posedge clk3x_clk)
    mult <= \$1 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:72" *)
  always @(posedge clk3x_clk)
    acc <= \$6 ;
  assign \$1  = $signed(a_q2) * (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:97" *) $signed(b_q2);
  assign \$2  = first_acc_q[2] ? (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:103" *) 48'h000000020000 : acc;
  assign \$3  = $signed(mult) + (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:103" *) $signed(\$2 );
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$21 ) begin end
    \$4  = a_q;
    if (strobe_in) begin
      \$4  = a;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$21 ) begin end
    \$5  = b_q;
    if (strobe_in) begin
      \$5  = b;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$21 ) begin end
    \$6  = acc;
    if (strobe_in_q[2]) begin
      \$6  = \$3 [47:0];
    end
  end
endmodule

(* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:79" *)
(* generator = "Amaranth" *)
module \top.ddc.decimator.stage3.macc1_re (first_acc, strobe_in, acc, a, b, clk3x_rst, clk3x_clk);
  reg \$auto$verilog_backend.cc:2352:dump_module$22  = 0;
  wire [33:0] \$1 ;
  wire [47:0] \$2 ;
  wire [48:0] \$3 ;
  reg [15:0] \$4 ;
  reg [17:0] \$5 ;
  reg [47:0] \$6 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:70" *)
  input [15:0] a;
  wire [15:0] a;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:81" *)
  reg [15:0] a_q = 16'h0000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:82" *)
  reg [15:0] a_q2 = 16'h0000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:72" *)
  output [47:0] acc;
  reg [47:0] acc = 48'h000000000000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:71" *)
  input [17:0] b;
  wire [17:0] b;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:83" *)
  reg [17:0] b_q = 18'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:84" *)
  reg [17:0] b_q2 = 18'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:42" *)
  input clk3x_clk;
  wire clk3x_clk;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:42" *)
  input clk3x_rst;
  wire clk3x_rst;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:69" *)
  input first_acc;
  wire first_acc;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:87" *)
  reg [2:0] first_acc_q = 3'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:85" *)
  reg [33:0] mult = 34'h000000000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:68" *)
  input strobe_in;
  wire strobe_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:86" *)
  reg [2:0] strobe_in_q = 3'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:86" *)
  always @(posedge clk3x_clk)
    strobe_in_q <= { strobe_in_q[1:0], strobe_in };
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:87" *)
  always @(posedge clk3x_clk)
    first_acc_q <= { first_acc_q[1:0], first_acc };
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:81" *)
  always @(posedge clk3x_clk)
    a_q <= \$4 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:83" *)
  always @(posedge clk3x_clk)
    b_q <= \$5 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:82" *)
  always @(posedge clk3x_clk)
    a_q2 <= a_q;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:84" *)
  always @(posedge clk3x_clk)
    b_q2 <= b_q;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:85" *)
  always @(posedge clk3x_clk)
    mult <= \$1 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:72" *)
  always @(posedge clk3x_clk)
    acc <= \$6 ;
  assign \$1  = $signed(a_q2) * (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:97" *) $signed(b_q2);
  assign \$2  = first_acc_q[2] ? (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:103" *) 48'h000000020000 : acc;
  assign \$3  = $signed(mult) + (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:103" *) $signed(\$2 );
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$22 ) begin end
    \$4  = a_q;
    if (strobe_in) begin
      \$4  = a;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$22 ) begin end
    \$5  = b_q;
    if (strobe_in) begin
      \$5  = b;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$22 ) begin end
    \$6  = acc;
    if (strobe_in_q[2]) begin
      \$6  = \$3 [47:0];
    end
  end
endmodule

(* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:160" *)
(* generator = "Amaranth" *)
module \top.ddc.decimator.stage3.samples (wrport__en, \port$3038$0 , \port$3040$0 , rdport0__addr, rdport1__addr, wrport__addr, rdata0, rdata1, clk3x_rst, clk3x_clk);
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:42" *)
  input clk3x_clk;
  wire clk3x_clk;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:42" *)
  input clk3x_rst;
  wire clk3x_rst;
  input [15:0] \port$3038$0 ;
  wire [15:0] \port$3038$0 ;
  input [15:0] \port$3040$0 ;
  wire [15:0] \port$3040$0 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:150" *)
  wire [7:0] raddr0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:153" *)
  wire [7:0] raddr1;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:151" *)
  output [31:0] rdata0;
  reg [31:0] rdata0 = 32'd0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:154" *)
  output [31:0] rdata1;
  reg [31:0] rdata1 = 32'd0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:150" *)
  input [7:0] rdport0__addr;
  wire [7:0] rdport0__addr;
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/lib/memory.py:241" *)
  wire [31:0] rdport0__data;
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/lib/memory.py:239" *)
  wire rdport0__en;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:153" *)
  input [7:0] rdport1__addr;
  wire [7:0] rdport1__addr;
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/lib/memory.py:241" *)
  wire [31:0] rdport1__data;
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/lib/memory.py:239" *)
  wire rdport1__en;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:155" *)
  wire [7:0] waddr;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:157" *)
  wire [31:0] wdata;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:156" *)
  wire wren;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:155" *)
  input [7:0] wrport__addr;
  wire [7:0] wrport__addr;
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/lib/memory.py:402" *)
  wire [31:0] wrport__data;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:156" *)
  input wrport__en;
  wire wrport__en;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:162" *)
  reg [31:0] mem [255:0];
  initial begin
    mem[0] = 32'd0;
    mem[1] = 32'd0;
    mem[2] = 32'd0;
    mem[3] = 32'd0;
    mem[4] = 32'd0;
    mem[5] = 32'd0;
    mem[6] = 32'd0;
    mem[7] = 32'd0;
    mem[8] = 32'd0;
    mem[9] = 32'd0;
    mem[10] = 32'd0;
    mem[11] = 32'd0;
    mem[12] = 32'd0;
    mem[13] = 32'd0;
    mem[14] = 32'd0;
    mem[15] = 32'd0;
    mem[16] = 32'd0;
    mem[17] = 32'd0;
    mem[18] = 32'd0;
    mem[19] = 32'd0;
    mem[20] = 32'd0;
    mem[21] = 32'd0;
    mem[22] = 32'd0;
    mem[23] = 32'd0;
    mem[24] = 32'd0;
    mem[25] = 32'd0;
    mem[26] = 32'd0;
    mem[27] = 32'd0;
    mem[28] = 32'd0;
    mem[29] = 32'd0;
    mem[30] = 32'd0;
    mem[31] = 32'd0;
    mem[32] = 32'd0;
    mem[33] = 32'd0;
    mem[34] = 32'd0;
    mem[35] = 32'd0;
    mem[36] = 32'd0;
    mem[37] = 32'd0;
    mem[38] = 32'd0;
    mem[39] = 32'd0;
    mem[40] = 32'd0;
    mem[41] = 32'd0;
    mem[42] = 32'd0;
    mem[43] = 32'd0;
    mem[44] = 32'd0;
    mem[45] = 32'd0;
    mem[46] = 32'd0;
    mem[47] = 32'd0;
    mem[48] = 32'd0;
    mem[49] = 32'd0;
    mem[50] = 32'd0;
    mem[51] = 32'd0;
    mem[52] = 32'd0;
    mem[53] = 32'd0;
    mem[54] = 32'd0;
    mem[55] = 32'd0;
    mem[56] = 32'd0;
    mem[57] = 32'd0;
    mem[58] = 32'd0;
    mem[59] = 32'd0;
    mem[60] = 32'd0;
    mem[61] = 32'd0;
    mem[62] = 32'd0;
    mem[63] = 32'd0;
    mem[64] = 32'd0;
    mem[65] = 32'd0;
    mem[66] = 32'd0;
    mem[67] = 32'd0;
    mem[68] = 32'd0;
    mem[69] = 32'd0;
    mem[70] = 32'd0;
    mem[71] = 32'd0;
    mem[72] = 32'd0;
    mem[73] = 32'd0;
    mem[74] = 32'd0;
    mem[75] = 32'd0;
    mem[76] = 32'd0;
    mem[77] = 32'd0;
    mem[78] = 32'd0;
    mem[79] = 32'd0;
    mem[80] = 32'd0;
    mem[81] = 32'd0;
    mem[82] = 32'd0;
    mem[83] = 32'd0;
    mem[84] = 32'd0;
    mem[85] = 32'd0;
    mem[86] = 32'd0;
    mem[87] = 32'd0;
    mem[88] = 32'd0;
    mem[89] = 32'd0;
    mem[90] = 32'd0;
    mem[91] = 32'd0;
    mem[92] = 32'd0;
    mem[93] = 32'd0;
    mem[94] = 32'd0;
    mem[95] = 32'd0;
    mem[96] = 32'd0;
    mem[97] = 32'd0;
    mem[98] = 32'd0;
    mem[99] = 32'd0;
    mem[100] = 32'd0;
    mem[101] = 32'd0;
    mem[102] = 32'd0;
    mem[103] = 32'd0;
    mem[104] = 32'd0;
    mem[105] = 32'd0;
    mem[106] = 32'd0;
    mem[107] = 32'd0;
    mem[108] = 32'd0;
    mem[109] = 32'd0;
    mem[110] = 32'd0;
    mem[111] = 32'd0;
    mem[112] = 32'd0;
    mem[113] = 32'd0;
    mem[114] = 32'd0;
    mem[115] = 32'd0;
    mem[116] = 32'd0;
    mem[117] = 32'd0;
    mem[118] = 32'd0;
    mem[119] = 32'd0;
    mem[120] = 32'd0;
    mem[121] = 32'd0;
    mem[122] = 32'd0;
    mem[123] = 32'd0;
    mem[124] = 32'd0;
    mem[125] = 32'd0;
    mem[126] = 32'd0;
    mem[127] = 32'd0;
    mem[128] = 32'd0;
    mem[129] = 32'd0;
    mem[130] = 32'd0;
    mem[131] = 32'd0;
    mem[132] = 32'd0;
    mem[133] = 32'd0;
    mem[134] = 32'd0;
    mem[135] = 32'd0;
    mem[136] = 32'd0;
    mem[137] = 32'd0;
    mem[138] = 32'd0;
    mem[139] = 32'd0;
    mem[140] = 32'd0;
    mem[141] = 32'd0;
    mem[142] = 32'd0;
    mem[143] = 32'd0;
    mem[144] = 32'd0;
    mem[145] = 32'd0;
    mem[146] = 32'd0;
    mem[147] = 32'd0;
    mem[148] = 32'd0;
    mem[149] = 32'd0;
    mem[150] = 32'd0;
    mem[151] = 32'd0;
    mem[152] = 32'd0;
    mem[153] = 32'd0;
    mem[154] = 32'd0;
    mem[155] = 32'd0;
    mem[156] = 32'd0;
    mem[157] = 32'd0;
    mem[158] = 32'd0;
    mem[159] = 32'd0;
    mem[160] = 32'd0;
    mem[161] = 32'd0;
    mem[162] = 32'd0;
    mem[163] = 32'd0;
    mem[164] = 32'd0;
    mem[165] = 32'd0;
    mem[166] = 32'd0;
    mem[167] = 32'd0;
    mem[168] = 32'd0;
    mem[169] = 32'd0;
    mem[170] = 32'd0;
    mem[171] = 32'd0;
    mem[172] = 32'd0;
    mem[173] = 32'd0;
    mem[174] = 32'd0;
    mem[175] = 32'd0;
    mem[176] = 32'd0;
    mem[177] = 32'd0;
    mem[178] = 32'd0;
    mem[179] = 32'd0;
    mem[180] = 32'd0;
    mem[181] = 32'd0;
    mem[182] = 32'd0;
    mem[183] = 32'd0;
    mem[184] = 32'd0;
    mem[185] = 32'd0;
    mem[186] = 32'd0;
    mem[187] = 32'd0;
    mem[188] = 32'd0;
    mem[189] = 32'd0;
    mem[190] = 32'd0;
    mem[191] = 32'd0;
    mem[192] = 32'd0;
    mem[193] = 32'd0;
    mem[194] = 32'd0;
    mem[195] = 32'd0;
    mem[196] = 32'd0;
    mem[197] = 32'd0;
    mem[198] = 32'd0;
    mem[199] = 32'd0;
    mem[200] = 32'd0;
    mem[201] = 32'd0;
    mem[202] = 32'd0;
    mem[203] = 32'd0;
    mem[204] = 32'd0;
    mem[205] = 32'd0;
    mem[206] = 32'd0;
    mem[207] = 32'd0;
    mem[208] = 32'd0;
    mem[209] = 32'd0;
    mem[210] = 32'd0;
    mem[211] = 32'd0;
    mem[212] = 32'd0;
    mem[213] = 32'd0;
    mem[214] = 32'd0;
    mem[215] = 32'd0;
    mem[216] = 32'd0;
    mem[217] = 32'd0;
    mem[218] = 32'd0;
    mem[219] = 32'd0;
    mem[220] = 32'd0;
    mem[221] = 32'd0;
    mem[222] = 32'd0;
    mem[223] = 32'd0;
    mem[224] = 32'd0;
    mem[225] = 32'd0;
    mem[226] = 32'd0;
    mem[227] = 32'd0;
    mem[228] = 32'd0;
    mem[229] = 32'd0;
    mem[230] = 32'd0;
    mem[231] = 32'd0;
    mem[232] = 32'd0;
    mem[233] = 32'd0;
    mem[234] = 32'd0;
    mem[235] = 32'd0;
    mem[236] = 32'd0;
    mem[237] = 32'd0;
    mem[238] = 32'd0;
    mem[239] = 32'd0;
    mem[240] = 32'd0;
    mem[241] = 32'd0;
    mem[242] = 32'd0;
    mem[243] = 32'd0;
    mem[244] = 32'd0;
    mem[245] = 32'd0;
    mem[246] = 32'd0;
    mem[247] = 32'd0;
    mem[248] = 32'd0;
    mem[249] = 32'd0;
    mem[250] = 32'd0;
    mem[251] = 32'd0;
    mem[252] = 32'd0;
    mem[253] = 32'd0;
    mem[254] = 32'd0;
    mem[255] = 32'd0;
  end
  always @(posedge clk3x_clk) begin
    if (wrport__en)
      mem[wrport__addr] <= { \port$3040$0 , \port$3038$0  };
  end
  reg [31:0] _0_;
  reg [31:0] _1_;
  always @(posedge clk3x_clk) begin
    _0_ <= mem[rdport0__addr];
    _1_ <= mem[rdport1__addr];
  end
  assign rdport0__data = _0_;
  assign rdport1__data = _1_;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:151" *)
  always @(posedge clk3x_clk)
    rdata0 <= rdport0__data;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fir.py:154" *)
  always @(posedge clk3x_clk)
    rdata1 <= rdport1__data;
  assign rdport0__en = 1'h1;
  assign raddr0 = rdport0__addr;
  assign wren = wrport__en;
  assign waddr = wrport__addr;
  assign wrport__data = { \port$3040$0 , \port$3038$0  };
  assign wdata = { \port$3040$0 , \port$3038$0  };
  assign rdport1__en = 1'h1;
  assign raddr1 = rdport1__addr;
endmodule

(* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/buffer.py:50" *)
(* generator = "Amaranth" *)
module \top.ddc.inbuff (in_valid, \port$3011$0 , \port$3013$0 , out_ready, out_data, out_valid, clk3x_rst, clk3x_clk);
  reg \$auto$verilog_backend.cc:2352:dump_module$23  = 0;
  wire \$1 ;
  reg \$10 ;
  wire \$2 ;
  wire \$3 ;
  wire [23:0] \$4 ;
  wire \$5 ;
  wire \$6 ;
  reg [23:0] \$7 ;
  reg \$8 ;
  reg [23:0] \$9 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:42" *)
  input clk3x_clk;
  wire clk3x_clk;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:42" *)
  input clk3x_rst;
  wire clk3x_rst;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/buffer.py:42" *)
  wire [23:0] in_data;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/buffer.py:44" *)
  wire in_ready;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/buffer.py:43" *)
  input in_valid;
  wire in_valid;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/buffer.py:45" *)
  output [23:0] out_data;
  reg [23:0] out_data = 24'h000000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/buffer.py:47" *)
  input out_ready;
  wire out_ready;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/buffer.py:46" *)
  output out_valid;
  reg out_valid = 1'h0;
  input [11:0] \port$3011$0 ;
  wire [11:0] \port$3011$0 ;
  input [11:0] \port$3013$0 ;
  wire [11:0] \port$3013$0 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/buffer.py:52" *)
  reg [23:0] skid_data = 24'h000000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/buffer.py:53" *)
  reg skid_valid = 1'h0;
  assign in_ready = ~ (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/buffer.py:55" *) skid_valid;
  assign \$1  = out_valid & (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/buffer.py:57" *) out_ready;
  assign \$2  = in_valid & (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/buffer.py:64" *) in_ready;
  assign \$3  = in_valid & (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/buffer.py:60" *) skid_valid;
  assign \$4  = skid_valid ? (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/buffer.py:61" *) skid_data : { \port$3013$0 , \port$3011$0  };
  assign \$5  = in_valid | (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/buffer.py:62" *) skid_valid;
  assign \$6  = ~ (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/buffer.py:70" *) out_valid;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/buffer.py:52" *)
  always @(posedge clk3x_clk)
    skid_data <= \$7 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/buffer.py:53" *)
  always @(posedge clk3x_clk)
    skid_valid <= \$8 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/buffer.py:45" *)
  always @(posedge clk3x_clk)
    out_data <= \$9 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/buffer.py:46" *)
  always @(posedge clk3x_clk)
    out_valid <= \$10 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$23 ) begin end
    \$7  = skid_data;
    if (\$1 ) begin
      \$7  = { \port$3013$0 , \port$3011$0  };
    end else if (\$2 ) begin
      \$7  = { \port$3013$0 , \port$3011$0  };
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$23 ) begin end
    \$8  = skid_valid;
    if (\$1 ) begin
      \$8  = \$3 ;
    end else if (\$2 ) begin
      \$8  = out_valid;
    end
    if (clk3x_rst) begin
      \$8  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$23 ) begin end
    \$9  = out_data;
    if (\$1 ) begin
      \$9  = \$4 ;
    end else if (\$2 ) begin
      if (\$6 ) begin
        \$9  = { \port$3013$0 , \port$3011$0  };
      end
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$23 ) begin end
    \$10  = out_valid;
    if (\$1 ) begin
      \$10  = \$5 ;
    end else if (\$2 ) begin
      \$10  = 1'h1;
    end
    if (clk3x_rst) begin
      \$10  = 1'h0;
    end
  end
  assign in_data = { \port$3013$0 , \port$3011$0  };
endmodule

(* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/mixer.py:119" *)
(* generator = "Amaranth" *)
module \top.ddc.mixer (clk3x_clk, clken, \port$1342$0 , re_out, im_out, frequency, common_edge, rst, clk3x_rst, clk);
  reg \$auto$verilog_backend.cc:2352:dump_module$24  = 0;
  wire [29:0] \$1 ;
  wire [14:0] \$2 ;
  wire [14:0] \$3 ;
  reg [35:0] \$4 ;
  reg [27:0] \$5 ;
  reg [11:0] \$6 ;
  reg [11:0] \$7 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/mixer.py:139" *)
  reg [35:0] cexp_mem_out = 36'h000000000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:40" *)
  input clk;
  wire clk;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:42" *)
  input clk3x_clk;
  wire clk3x_clk;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:42" *)
  input clk3x_rst;
  wire clk3x_rst;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:185" *)
  input clken;
  wire clken;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:185" *)
  wire \clken$15 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/mixer.py:77" *)
  input common_edge;
  wire common_edge;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/mixer.py:77" *)
  wire \common_edge$14 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/mixer.py:79" *)
  input [27:0] frequency;
  wire [27:0] frequency;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:187" *)
  wire [11:0] im_a;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:189" *)
  wire [17:0] im_b;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/mixer.py:81" *)
  wire [11:0] im_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/mixer.py:83" *)
  output [11:0] im_out;
  reg [11:0] im_out = 12'h000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:191" *)
  wire [14:0] \im_out$10 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/mixer.py:141" *)
  reg [27:0] phase = 28'h0000000;
  input [23:0] \port$1342$0 ;
  wire [23:0] \port$1342$0 ;
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/lib/memory.py:240" *)
  wire [9:0] rdport__addr;
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/lib/memory.py:241" *)
  wire [35:0] rdport__data;
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/lib/memory.py:239" *)
  wire rdport__en;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:186" *)
  wire [11:0] re_a;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:188" *)
  wire [17:0] re_b;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/mixer.py:80" *)
  wire [11:0] re_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/mixer.py:82" *)
  output [11:0] re_out;
  reg [11:0] re_out = 12'h000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:190" *)
  wire [14:0] \re_out$8 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:40" *)
  input rst;
  wire rst;
  (* ram_style = "block" *)
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/mixer.py:127" *)
  reg [35:0] cexp_mem [1023:0];
  initial begin
    cexp_mem[0] = 36'h7fffc0000;
    cexp_mem[1] = 36'h7fff7fcdc;
    cexp_mem[2] = 36'h7ffd7f9b8;
    cexp_mem[3] = 36'h7ffa7f693;
    cexp_mem[4] = 36'h7ff63f36f;
    cexp_mem[5] = 36'h7ff07f04b;
    cexp_mem[6] = 36'h7fe9bed28;
    cexp_mem[7] = 36'h7fe1bea04;
    cexp_mem[8] = 36'h7fd87e6e1;
    cexp_mem[9] = 36'h7fcdfe3be;
    cexp_mem[10] = 36'h7fc23e09b;
    cexp_mem[11] = 36'h7fb57dd78;
    cexp_mem[12] = 36'h7fa73da56;
    cexp_mem[13] = 36'h7f97bd734;
    cexp_mem[14] = 36'h7f873d412;
    cexp_mem[15] = 36'h7f753d0f1;
    cexp_mem[16] = 36'h7f623cdd1;
    cexp_mem[17] = 36'h7f4dfcab1;
    cexp_mem[18] = 36'h7f383c791;
    cexp_mem[19] = 36'h7f217c472;
    cexp_mem[20] = 36'h7f097c154;
    cexp_mem[21] = 36'h7ef03be36;
    cexp_mem[22] = 36'h7ed5fbb18;
    cexp_mem[23] = 36'h7eba3b7fc;
    cexp_mem[24] = 36'h7e9d3b4e0;
    cexp_mem[25] = 36'h7e7f3b1c5;
    cexp_mem[26] = 36'h7e5ffaeaa;
    cexp_mem[27] = 36'h7e3f3ab91;
    cexp_mem[28] = 36'h7e1d7a878;
    cexp_mem[29] = 36'h7dfa7a560;
    cexp_mem[30] = 36'h7dd67a249;
    cexp_mem[31] = 36'h7db0f9f33;
    cexp_mem[32] = 36'h7d8a79c1d;
    cexp_mem[33] = 36'h7d6279909;
    cexp_mem[34] = 36'h7d39795f6;
    cexp_mem[35] = 36'h7d0f392e3;
    cexp_mem[36] = 36'h7ce3b8fd2;
    cexp_mem[37] = 36'h7cb738cc2;
    cexp_mem[38] = 36'h7c89389b3;
    cexp_mem[39] = 36'h7c5a386a5;
    cexp_mem[40] = 36'h7c29f8398;
    cexp_mem[41] = 36'h7bf87808d;
    cexp_mem[42] = 36'h7bc5f7d83;
    cexp_mem[43] = 36'h7b91f7a79;
    cexp_mem[44] = 36'h7b5cf7772;
    cexp_mem[45] = 36'h7b26b746b;
    cexp_mem[46] = 36'h7aef77166;
    cexp_mem[47] = 36'h7ab6b6e62;
    cexp_mem[48] = 36'h7a7cf6b60;
    cexp_mem[49] = 36'h7a41f685f;
    cexp_mem[50] = 36'h7a05f6560;
    cexp_mem[51] = 36'h79c8b6262;
    cexp_mem[52] = 36'h798a35f65;
    cexp_mem[53] = 36'h794a75c6b;
    cexp_mem[54] = 36'h7909b5971;
    cexp_mem[55] = 36'h78c7b567a;
    cexp_mem[56] = 36'h788475384;
    cexp_mem[57] = 36'h78403508f;
    cexp_mem[58] = 36'h77fab4d9c;
    cexp_mem[59] = 36'h77b3f4aab;
    cexp_mem[60] = 36'h776c347bc;
    cexp_mem[61] = 36'h7723744cf;
    cexp_mem[62] = 36'h76d9341e3;
    cexp_mem[63] = 36'h768df3ef9;
    cexp_mem[64] = 36'h7641b3c11;
    cexp_mem[65] = 36'h75f43392b;
    cexp_mem[66] = 36'h75a573647;
    cexp_mem[67] = 36'h7555b3365;
    cexp_mem[68] = 36'h7504b3085;
    cexp_mem[69] = 36'h74b2b2da6;
    cexp_mem[70] = 36'h745fb2aca;
    cexp_mem[71] = 36'h740b327f0;
    cexp_mem[72] = 36'h73b5f2518;
    cexp_mem[73] = 36'h735f72242;
    cexp_mem[74] = 36'h7307b1f6e;
    cexp_mem[75] = 36'h72aef1c9c;
    cexp_mem[76] = 36'h7255319cd;
    cexp_mem[77] = 36'h71fa31700;
    cexp_mem[78] = 36'h719e31435;
    cexp_mem[79] = 36'h7140f116c;
    cexp_mem[80] = 36'h70e2b0ea6;
    cexp_mem[81] = 36'h708370be1;
    cexp_mem[82] = 36'h7022f0920;
    cexp_mem[83] = 36'h6fc170660;
    cexp_mem[84] = 36'h6f5ef03a3;
    cexp_mem[85] = 36'h6efb700e9;
    cexp_mem[86] = 36'h6e96afe31;
    cexp_mem[87] = 36'h6e30efb7b;
    cexp_mem[88] = 36'h6dc9ef8c8;
    cexp_mem[89] = 36'h6d622f617;
    cexp_mem[90] = 36'h6cf92f36a;
    cexp_mem[91] = 36'h6c8f2f0be;
    cexp_mem[92] = 36'h6c242ee15;
    cexp_mem[93] = 36'h6bb7eeb6f;
    cexp_mem[94] = 36'h6b4aee8cc;
    cexp_mem[95] = 36'h6adcae62b;
    cexp_mem[96] = 36'h6a6dae38d;
    cexp_mem[97] = 36'h69fd6e0f2;
    cexp_mem[98] = 36'h698c2de59;
    cexp_mem[99] = 36'h6919edbc3;
    cexp_mem[100] = 36'h68a6ad930;
    cexp_mem[101] = 36'h68326d6a0;
    cexp_mem[102] = 36'h67bced413;
    cexp_mem[103] = 36'h6746ad189;
    cexp_mem[104] = 36'h66cf6cf01;
    cexp_mem[105] = 36'h66572cc7d;
    cexp_mem[106] = 36'h65ddec9fb;
    cexp_mem[107] = 36'h6563ac77d;
    cexp_mem[108] = 36'h64e86c501;
    cexp_mem[109] = 36'h646c6c288;
    cexp_mem[110] = 36'h63ef2c013;
    cexp_mem[111] = 36'h63712bda1;
    cexp_mem[112] = 36'h62f1ebb31;
    cexp_mem[113] = 36'h6271eb8c5;
    cexp_mem[114] = 36'h61f0eb65c;
    cexp_mem[115] = 36'h616f2b3f7;
    cexp_mem[116] = 36'h60ec2b194;
    cexp_mem[117] = 36'h60686af35;
    cexp_mem[118] = 36'h5fe3aacd9;
    cexp_mem[119] = 36'h5f5deaa80;
    cexp_mem[120] = 36'h5ed76a82a;
    cexp_mem[121] = 36'h5e4fea5d8;
    cexp_mem[122] = 36'h5dc7aa389;
    cexp_mem[123] = 36'h5d3e6a13d;
    cexp_mem[124] = 36'h5cb429ef5;
    cexp_mem[125] = 36'h5c28e9cb0;
    cexp_mem[126] = 36'h5b9d29a6f;
    cexp_mem[127] = 36'h5b1029831;
    cexp_mem[128] = 36'h5a82695f7;
    cexp_mem[129] = 36'h59f3e93c0;
    cexp_mem[130] = 36'h59646918c;
    cexp_mem[131] = 36'h58d428f5d;
    cexp_mem[132] = 36'h5842e8d30;
    cexp_mem[133] = 36'h57b0e8b07;
    cexp_mem[134] = 36'h571de88e2;
    cexp_mem[135] = 36'h568a286c1;
    cexp_mem[136] = 36'h55f5a84a3;
    cexp_mem[137] = 36'h556028289;
    cexp_mem[138] = 36'h54c9e8072;
    cexp_mem[139] = 36'h5432e7e5f;
    cexp_mem[140] = 36'h539b27c50;
    cexp_mem[141] = 36'h530267a44;
    cexp_mem[142] = 36'h52692783d;
    cexp_mem[143] = 36'h51cee7639;
    cexp_mem[144] = 36'h5133e7439;
    cexp_mem[145] = 36'h5097e723c;
    cexp_mem[146] = 36'h4ffb67044;
    cexp_mem[147] = 36'h4f5e26e4f;
    cexp_mem[148] = 36'h4ebfe6c5f;
    cexp_mem[149] = 36'h4e20e6a72;
    cexp_mem[150] = 36'h4d8166889;
    cexp_mem[151] = 36'h4ce0e66a4;
    cexp_mem[152] = 36'h4c3fe64c3;
    cexp_mem[153] = 36'h4b9de62e6;
    cexp_mem[154] = 36'h4afb6610d;
    cexp_mem[155] = 36'h4a5825f37;
    cexp_mem[156] = 36'h49b425d66;
    cexp_mem[157] = 36'h490f65b99;
    cexp_mem[158] = 36'h4869e59d0;
    cexp_mem[159] = 36'h47c3a580b;
    cexp_mem[160] = 36'h471ce564a;
    cexp_mem[161] = 36'h46756548e;
    cexp_mem[162] = 36'h45cd252d5;
    cexp_mem[163] = 36'h452465121;
    cexp_mem[164] = 36'h447ae4f70;
    cexp_mem[165] = 36'h43d0a4dc4;
    cexp_mem[166] = 36'h4325a4c1c;
    cexp_mem[167] = 36'h427a64a78;
    cexp_mem[168] = 36'h41ce248d9;
    cexp_mem[169] = 36'h41216473d;
    cexp_mem[170] = 36'h4073e45a6;
    cexp_mem[171] = 36'h3fc5e4413;
    cexp_mem[172] = 36'h3f1764285;
    cexp_mem[173] = 36'h3e68240fb;
    cexp_mem[174] = 36'h3db823f75;
    cexp_mem[175] = 36'h3d07e3df3;
    cexp_mem[176] = 36'h3c56a3c76;
    cexp_mem[177] = 36'h3ba523afd;
    cexp_mem[178] = 36'h3af2e3988;
    cexp_mem[179] = 36'h3a4023818;
    cexp_mem[180] = 36'h398ce36ac;
    cexp_mem[181] = 36'h38d923545;
    cexp_mem[182] = 36'h3824a33e2;
    cexp_mem[183] = 36'h376fa3283;
    cexp_mem[184] = 36'h36ba23129;
    cexp_mem[185] = 36'h360422fd4;
    cexp_mem[186] = 36'h354da2e82;
    cexp_mem[187] = 36'h3496a2d36;
    cexp_mem[188] = 36'h33dee2bee;
    cexp_mem[189] = 36'h3326e2aaa;
    cexp_mem[190] = 36'h326e6296b;
    cexp_mem[191] = 36'h31b562830;
    cexp_mem[192] = 36'h30fbe26fa;
    cexp_mem[193] = 36'h3041e25c9;
    cexp_mem[194] = 36'h2f876249c;
    cexp_mem[195] = 36'h2ecc62373;
    cexp_mem[196] = 36'h2e1122250;
    cexp_mem[197] = 36'h2d5562131;
    cexp_mem[198] = 36'h2c9922016;
    cexp_mem[199] = 36'h2bdc61f00;
    cexp_mem[200] = 36'h2b1f21def;
    cexp_mem[201] = 36'h2a61a1ce2;
    cexp_mem[202] = 36'h29a3e1bda;
    cexp_mem[203] = 36'h28e561ad7;
    cexp_mem[204] = 36'h2826e19d8;
    cexp_mem[205] = 36'h2767a18de;
    cexp_mem[206] = 36'h26a8217e9;
    cexp_mem[207] = 36'h25e8616f9;
    cexp_mem[208] = 36'h25282160d;
    cexp_mem[209] = 36'h2467a1526;
    cexp_mem[210] = 36'h23a6a1443;
    cexp_mem[211] = 36'h22e561366;
    cexp_mem[212] = 36'h2223a128d;
    cexp_mem[213] = 36'h2161e11b9;
    cexp_mem[214] = 36'h209f610e9;
    cexp_mem[215] = 36'h1fdce101f;
    cexp_mem[216] = 36'h1f1a20f59;
    cexp_mem[217] = 36'h1e56e0e98;
    cexp_mem[218] = 36'h1d9360ddc;
    cexp_mem[219] = 36'h1ccfa0d24;
    cexp_mem[220] = 36'h1c0ba0c72;
    cexp_mem[221] = 36'h1b4760bc4;
    cexp_mem[222] = 36'h1a82a0b1b;
    cexp_mem[223] = 36'h19bde0a77;
    cexp_mem[224] = 36'h18f8e09d7;
    cexp_mem[225] = 36'h18336093d;
    cexp_mem[226] = 36'h176de08a7;
    cexp_mem[227] = 36'h16a820817;
    cexp_mem[228] = 36'h15e22078b;
    cexp_mem[229] = 36'h151be0704;
    cexp_mem[230] = 36'h1455a0681;
    cexp_mem[231] = 36'h138ee0604;
    cexp_mem[232] = 36'h12c82058c;
    cexp_mem[233] = 36'h120120518;
    cexp_mem[234] = 36'h113a204a9;
    cexp_mem[235] = 36'h1072a0440;
    cexp_mem[236] = 36'h0fab203db;
    cexp_mem[237] = 36'h0ee3a037b;
    cexp_mem[238] = 36'h0e1be0320;
    cexp_mem[239] = 36'h0d53e02c9;
    cexp_mem[240] = 36'h0c8be0278;
    cexp_mem[241] = 36'h0bc3e022c;
    cexp_mem[242] = 36'h0afba01e4;
    cexp_mem[243] = 36'h0a33201a2;
    cexp_mem[244] = 36'h096aa0164;
    cexp_mem[245] = 36'h08a22012b;
    cexp_mem[246] = 36'h07d9600f8;
    cexp_mem[247] = 36'h0710a00c9;
    cexp_mem[248] = 36'h0647e009f;
    cexp_mem[249] = 36'h057f2007a;
    cexp_mem[250] = 36'h04b62005a;
    cexp_mem[251] = 36'h03ed6003f;
    cexp_mem[252] = 36'h032460028;
    cexp_mem[253] = 36'h025b60017;
    cexp_mem[254] = 36'h01922000b;
    cexp_mem[255] = 36'h00c920003;
    cexp_mem[256] = 36'h000020001;
    cexp_mem[257] = 36'hff3720003;
    cexp_mem[258] = 36'hfe6e2000b;
    cexp_mem[259] = 36'hfda4e0017;
    cexp_mem[260] = 36'hfcdbe0028;
    cexp_mem[261] = 36'hfc12e003f;
    cexp_mem[262] = 36'hfb4a2005a;
    cexp_mem[263] = 36'hfa812007a;
    cexp_mem[264] = 36'hf9b86009f;
    cexp_mem[265] = 36'hf8efa00c9;
    cexp_mem[266] = 36'hf826e00f8;
    cexp_mem[267] = 36'hf75e2012b;
    cexp_mem[268] = 36'hf695a0164;
    cexp_mem[269] = 36'hf5cd201a2;
    cexp_mem[270] = 36'hf504a01e4;
    cexp_mem[271] = 36'hf43c6022c;
    cexp_mem[272] = 36'hf37460278;
    cexp_mem[273] = 36'hf2ac602c9;
    cexp_mem[274] = 36'hf1e460320;
    cexp_mem[275] = 36'hf11ca037b;
    cexp_mem[276] = 36'hf055203db;
    cexp_mem[277] = 36'hef8da0440;
    cexp_mem[278] = 36'heec6204a9;
    cexp_mem[279] = 36'hedff20518;
    cexp_mem[280] = 36'hed382058c;
    cexp_mem[281] = 36'hec7160604;
    cexp_mem[282] = 36'hebaaa0681;
    cexp_mem[283] = 36'heae460704;
    cexp_mem[284] = 36'hea1e2078b;
    cexp_mem[285] = 36'he95820817;
    cexp_mem[286] = 36'he892608a7;
    cexp_mem[287] = 36'he7cce093d;
    cexp_mem[288] = 36'he707609d7;
    cexp_mem[289] = 36'he64260a77;
    cexp_mem[290] = 36'he57da0b1b;
    cexp_mem[291] = 36'he4b8e0bc4;
    cexp_mem[292] = 36'he3f4a0c72;
    cexp_mem[293] = 36'he330a0d24;
    cexp_mem[294] = 36'he26ce0ddc;
    cexp_mem[295] = 36'he1a960e98;
    cexp_mem[296] = 36'he0e620f59;
    cexp_mem[297] = 36'he0236101f;
    cexp_mem[298] = 36'hdf60e10e9;
    cexp_mem[299] = 36'hde9e611b9;
    cexp_mem[300] = 36'hdddca128d;
    cexp_mem[301] = 36'hdd1ae1366;
    cexp_mem[302] = 36'hdc59a1443;
    cexp_mem[303] = 36'hdb98a1526;
    cexp_mem[304] = 36'hdad82160d;
    cexp_mem[305] = 36'hda17e16f9;
    cexp_mem[306] = 36'hd958217e9;
    cexp_mem[307] = 36'hd898a18de;
    cexp_mem[308] = 36'hd7d9619d8;
    cexp_mem[309] = 36'hd71ae1ad7;
    cexp_mem[310] = 36'hd65c61bda;
    cexp_mem[311] = 36'hd59ea1ce2;
    cexp_mem[312] = 36'hd4e121def;
    cexp_mem[313] = 36'hd423e1f00;
    cexp_mem[314] = 36'hd36722016;
    cexp_mem[315] = 36'hd2aae2131;
    cexp_mem[316] = 36'hd1ef22250;
    cexp_mem[317] = 36'hd133e2373;
    cexp_mem[318] = 36'hd078e249c;
    cexp_mem[319] = 36'hcfbe625c9;
    cexp_mem[320] = 36'hcf04626fa;
    cexp_mem[321] = 36'hce4ae2830;
    cexp_mem[322] = 36'hcd91e296b;
    cexp_mem[323] = 36'hccd962aaa;
    cexp_mem[324] = 36'hcc2162bee;
    cexp_mem[325] = 36'hcb69a2d36;
    cexp_mem[326] = 36'hcab2a2e82;
    cexp_mem[327] = 36'hc9fc22fd4;
    cexp_mem[328] = 36'hc94623129;
    cexp_mem[329] = 36'hc890a3283;
    cexp_mem[330] = 36'hc7dba33e2;
    cexp_mem[331] = 36'hc72723545;
    cexp_mem[332] = 36'hc673636ac;
    cexp_mem[333] = 36'hc5c023818;
    cexp_mem[334] = 36'hc50d63988;
    cexp_mem[335] = 36'hc45b23afd;
    cexp_mem[336] = 36'hc3a9a3c76;
    cexp_mem[337] = 36'hc2f863df3;
    cexp_mem[338] = 36'hc24823f75;
    cexp_mem[339] = 36'hc198240fb;
    cexp_mem[340] = 36'hc0e8e4285;
    cexp_mem[341] = 36'hc03a64413;
    cexp_mem[342] = 36'hbf8c645a6;
    cexp_mem[343] = 36'hbedee473d;
    cexp_mem[344] = 36'hbe32248d9;
    cexp_mem[345] = 36'hbd85e4a78;
    cexp_mem[346] = 36'hbcdaa4c1c;
    cexp_mem[347] = 36'hbc2fa4dc4;
    cexp_mem[348] = 36'hbb8564f70;
    cexp_mem[349] = 36'hbadbe5121;
    cexp_mem[350] = 36'hba33252d5;
    cexp_mem[351] = 36'hb98ae548e;
    cexp_mem[352] = 36'hb8e36564a;
    cexp_mem[353] = 36'hb83ca580b;
    cexp_mem[354] = 36'hb796659d0;
    cexp_mem[355] = 36'hb6f0e5b99;
    cexp_mem[356] = 36'hb64c25d66;
    cexp_mem[357] = 36'hb5a825f37;
    cexp_mem[358] = 36'hb504e610d;
    cexp_mem[359] = 36'hb462662e6;
    cexp_mem[360] = 36'hb3c0664c3;
    cexp_mem[361] = 36'hb31f666a4;
    cexp_mem[362] = 36'hb27ee6889;
    cexp_mem[363] = 36'hb1df66a72;
    cexp_mem[364] = 36'hb14066c5f;
    cexp_mem[365] = 36'hb0a226e4f;
    cexp_mem[366] = 36'hb004e7044;
    cexp_mem[367] = 36'haf686723c;
    cexp_mem[368] = 36'haecc67439;
    cexp_mem[369] = 36'hae3167639;
    cexp_mem[370] = 36'had972783d;
    cexp_mem[371] = 36'hacfde7a44;
    cexp_mem[372] = 36'hac6527c50;
    cexp_mem[373] = 36'habcd67e5f;
    cexp_mem[374] = 36'hab3668072;
    cexp_mem[375] = 36'haaa028289;
    cexp_mem[376] = 36'haa0aa84a3;
    cexp_mem[377] = 36'ha976286c1;
    cexp_mem[378] = 36'ha8e2688e2;
    cexp_mem[379] = 36'ha84f68b07;
    cexp_mem[380] = 36'ha7bd68d30;
    cexp_mem[381] = 36'ha72c28f5d;
    cexp_mem[382] = 36'ha69be918c;
    cexp_mem[383] = 36'ha60c693c0;
    cexp_mem[384] = 36'ha57de95f7;
    cexp_mem[385] = 36'ha4f029831;
    cexp_mem[386] = 36'ha46329a6f;
    cexp_mem[387] = 36'ha3d769cb0;
    cexp_mem[388] = 36'ha34c29ef5;
    cexp_mem[389] = 36'ha2c1ea13d;
    cexp_mem[390] = 36'ha238aa389;
    cexp_mem[391] = 36'ha1b06a5d8;
    cexp_mem[392] = 36'ha128ea82a;
    cexp_mem[393] = 36'ha0a26aa80;
    cexp_mem[394] = 36'ha01caacd9;
    cexp_mem[395] = 36'h9f97eaf35;
    cexp_mem[396] = 36'h9f142b194;
    cexp_mem[397] = 36'h9e912b3f7;
    cexp_mem[398] = 36'h9e0f6b65c;
    cexp_mem[399] = 36'h9d8e6b8c5;
    cexp_mem[400] = 36'h9d0e6bb31;
    cexp_mem[401] = 36'h9c8f2bda1;
    cexp_mem[402] = 36'h9c112c013;
    cexp_mem[403] = 36'h9b93ec288;
    cexp_mem[404] = 36'h9b17ec501;
    cexp_mem[405] = 36'h9a9cac77d;
    cexp_mem[406] = 36'h9a226c9fb;
    cexp_mem[407] = 36'h99a92cc7d;
    cexp_mem[408] = 36'h9930ecf01;
    cexp_mem[409] = 36'h98b9ad189;
    cexp_mem[410] = 36'h98436d413;
    cexp_mem[411] = 36'h97cded6a0;
    cexp_mem[412] = 36'h9759ad930;
    cexp_mem[413] = 36'h96e66dbc3;
    cexp_mem[414] = 36'h96742de59;
    cexp_mem[415] = 36'h9602ee0f2;
    cexp_mem[416] = 36'h9592ae38d;
    cexp_mem[417] = 36'h9523ae62b;
    cexp_mem[418] = 36'h94b56e8cc;
    cexp_mem[419] = 36'h94486eb6f;
    cexp_mem[420] = 36'h93dc2ee15;
    cexp_mem[421] = 36'h93712f0be;
    cexp_mem[422] = 36'h93072f36a;
    cexp_mem[423] = 36'h929e2f617;
    cexp_mem[424] = 36'h92366f8c8;
    cexp_mem[425] = 36'h91cf6fb7b;
    cexp_mem[426] = 36'h9169afe31;
    cexp_mem[427] = 36'h9104f00e9;
    cexp_mem[428] = 36'h90a1703a3;
    cexp_mem[429] = 36'h903ef0660;
    cexp_mem[430] = 36'h8fdd70920;
    cexp_mem[431] = 36'h8f7cf0be1;
    cexp_mem[432] = 36'h8f1db0ea6;
    cexp_mem[433] = 36'h8ebf7116c;
    cexp_mem[434] = 36'h8e6231435;
    cexp_mem[435] = 36'h8e0631700;
    cexp_mem[436] = 36'h8dab319cd;
    cexp_mem[437] = 36'h8d5171c9c;
    cexp_mem[438] = 36'h8cf8b1f6e;
    cexp_mem[439] = 36'h8ca0f2242;
    cexp_mem[440] = 36'h8c4a72518;
    cexp_mem[441] = 36'h8bf5327f0;
    cexp_mem[442] = 36'h8ba0b2aca;
    cexp_mem[443] = 36'h8b4db2da6;
    cexp_mem[444] = 36'h8afbb3085;
    cexp_mem[445] = 36'h8aaab3365;
    cexp_mem[446] = 36'h8a5af3647;
    cexp_mem[447] = 36'h8a0c3392b;
    cexp_mem[448] = 36'h89beb3c11;
    cexp_mem[449] = 36'h897273ef9;
    cexp_mem[450] = 36'h8927341e3;
    cexp_mem[451] = 36'h88dcf44cf;
    cexp_mem[452] = 36'h8894347bc;
    cexp_mem[453] = 36'h884c74aab;
    cexp_mem[454] = 36'h8805b4d9c;
    cexp_mem[455] = 36'h87c03508f;
    cexp_mem[456] = 36'h877bf5384;
    cexp_mem[457] = 36'h8738b567a;
    cexp_mem[458] = 36'h86f6b5971;
    cexp_mem[459] = 36'h86b5f5c6b;
    cexp_mem[460] = 36'h867635f65;
    cexp_mem[461] = 36'h8637b6262;
    cexp_mem[462] = 36'h85fa76560;
    cexp_mem[463] = 36'h85be7685f;
    cexp_mem[464] = 36'h858376b60;
    cexp_mem[465] = 36'h8549b6e62;
    cexp_mem[466] = 36'h8510f7166;
    cexp_mem[467] = 36'h84d9b746b;
    cexp_mem[468] = 36'h84a377772;
    cexp_mem[469] = 36'h846e77a79;
    cexp_mem[470] = 36'h843a77d83;
    cexp_mem[471] = 36'h8407f808d;
    cexp_mem[472] = 36'h83d678398;
    cexp_mem[473] = 36'h83a6386a5;
    cexp_mem[474] = 36'h8377389b3;
    cexp_mem[475] = 36'h834938cc2;
    cexp_mem[476] = 36'h831cb8fd2;
    cexp_mem[477] = 36'h82f1392e3;
    cexp_mem[478] = 36'h82c6f95f6;
    cexp_mem[479] = 36'h829df9909;
    cexp_mem[480] = 36'h8275f9c1d;
    cexp_mem[481] = 36'h824f79f33;
    cexp_mem[482] = 36'h8229fa249;
    cexp_mem[483] = 36'h8205fa560;
    cexp_mem[484] = 36'h81e2fa878;
    cexp_mem[485] = 36'h81c13ab91;
    cexp_mem[486] = 36'h81a07aeaa;
    cexp_mem[487] = 36'h81813b1c5;
    cexp_mem[488] = 36'h81633b4e0;
    cexp_mem[489] = 36'h81463b7fc;
    cexp_mem[490] = 36'h812a7bb18;
    cexp_mem[491] = 36'h81103be36;
    cexp_mem[492] = 36'h80f6fc154;
    cexp_mem[493] = 36'h80defc472;
    cexp_mem[494] = 36'h80c83c791;
    cexp_mem[495] = 36'h80b27cab1;
    cexp_mem[496] = 36'h809e3cdd1;
    cexp_mem[497] = 36'h808b3d0f1;
    cexp_mem[498] = 36'h80793d412;
    cexp_mem[499] = 36'h8068bd734;
    cexp_mem[500] = 36'h80593da56;
    cexp_mem[501] = 36'h804afdd78;
    cexp_mem[502] = 36'h803e3e09b;
    cexp_mem[503] = 36'h80327e3be;
    cexp_mem[504] = 36'h8027fe6e1;
    cexp_mem[505] = 36'h801ebea04;
    cexp_mem[506] = 36'h8016bed28;
    cexp_mem[507] = 36'h800fff04b;
    cexp_mem[508] = 36'h800a3f36f;
    cexp_mem[509] = 36'h8005ff693;
    cexp_mem[510] = 36'h8002ff9b8;
    cexp_mem[511] = 36'h8000ffcdc;
    cexp_mem[512] = 36'h800040000;
    cexp_mem[513] = 36'h8000c0324;
    cexp_mem[514] = 36'h8002c0648;
    cexp_mem[515] = 36'h8005c096d;
    cexp_mem[516] = 36'h800a00c91;
    cexp_mem[517] = 36'h800fc0fb5;
    cexp_mem[518] = 36'h8016812d8;
    cexp_mem[519] = 36'h801e815fc;
    cexp_mem[520] = 36'h8027c191f;
    cexp_mem[521] = 36'h803241c42;
    cexp_mem[522] = 36'h803e01f65;
    cexp_mem[523] = 36'h804ac2288;
    cexp_mem[524] = 36'h8059025aa;
    cexp_mem[525] = 36'h8068828cc;
    cexp_mem[526] = 36'h807902bee;
    cexp_mem[527] = 36'h808b02f0f;
    cexp_mem[528] = 36'h809e0322f;
    cexp_mem[529] = 36'h80b24354f;
    cexp_mem[530] = 36'h80c80386f;
    cexp_mem[531] = 36'h80dec3b8e;
    cexp_mem[532] = 36'h80f6c3eac;
    cexp_mem[533] = 36'h8110041ca;
    cexp_mem[534] = 36'h812a444e8;
    cexp_mem[535] = 36'h814604804;
    cexp_mem[536] = 36'h816304b20;
    cexp_mem[537] = 36'h818104e3b;
    cexp_mem[538] = 36'h81a045156;
    cexp_mem[539] = 36'h81c10546f;
    cexp_mem[540] = 36'h81e2c5788;
    cexp_mem[541] = 36'h8205c5aa0;
    cexp_mem[542] = 36'h8229c5db7;
    cexp_mem[543] = 36'h824f460cd;
    cexp_mem[544] = 36'h8275c63e3;
    cexp_mem[545] = 36'h829dc66f7;
    cexp_mem[546] = 36'h82c6c6a0a;
    cexp_mem[547] = 36'h82f106d1d;
    cexp_mem[548] = 36'h831c8702e;
    cexp_mem[549] = 36'h83490733e;
    cexp_mem[550] = 36'h83770764d;
    cexp_mem[551] = 36'h83a60795b;
    cexp_mem[552] = 36'h83d647c68;
    cexp_mem[553] = 36'h8407c7f73;
    cexp_mem[554] = 36'h843a4827d;
    cexp_mem[555] = 36'h846e48587;
    cexp_mem[556] = 36'h84a34888e;
    cexp_mem[557] = 36'h84d988b95;
    cexp_mem[558] = 36'h8510c8e9a;
    cexp_mem[559] = 36'h85498919e;
    cexp_mem[560] = 36'h8583494a0;
    cexp_mem[561] = 36'h85be497a1;
    cexp_mem[562] = 36'h85fa49aa0;
    cexp_mem[563] = 36'h863789d9e;
    cexp_mem[564] = 36'h86760a09b;
    cexp_mem[565] = 36'h86b5ca395;
    cexp_mem[566] = 36'h86f68a68f;
    cexp_mem[567] = 36'h87388a986;
    cexp_mem[568] = 36'h877bcac7c;
    cexp_mem[569] = 36'h87c00af71;
    cexp_mem[570] = 36'h88058b264;
    cexp_mem[571] = 36'h884c4b555;
    cexp_mem[572] = 36'h88940b844;
    cexp_mem[573] = 36'h88dccbb31;
    cexp_mem[574] = 36'h89270be1d;
    cexp_mem[575] = 36'h89724c107;
    cexp_mem[576] = 36'h89be8c3ef;
    cexp_mem[577] = 36'h8a0c0c6d5;
    cexp_mem[578] = 36'h8a5acc9b9;
    cexp_mem[579] = 36'h8aaa8cc9b;
    cexp_mem[580] = 36'h8afb8cf7b;
    cexp_mem[581] = 36'h8b4d8d25a;
    cexp_mem[582] = 36'h8ba08d536;
    cexp_mem[583] = 36'h8bf50d810;
    cexp_mem[584] = 36'h8c4a4dae8;
    cexp_mem[585] = 36'h8ca0cddbe;
    cexp_mem[586] = 36'h8cf88e092;
    cexp_mem[587] = 36'h8d514e364;
    cexp_mem[588] = 36'h8dab0e633;
    cexp_mem[589] = 36'h8e060e900;
    cexp_mem[590] = 36'h8e620ebcb;
    cexp_mem[591] = 36'h8ebf4ee94;
    cexp_mem[592] = 36'h8f1d8f15a;
    cexp_mem[593] = 36'h8f7ccf41f;
    cexp_mem[594] = 36'h8fdd4f6e0;
    cexp_mem[595] = 36'h903ecf9a0;
    cexp_mem[596] = 36'h90a14fc5d;
    cexp_mem[597] = 36'h9104cff17;
    cexp_mem[598] = 36'h9169901cf;
    cexp_mem[599] = 36'h91cf50485;
    cexp_mem[600] = 36'h923650738;
    cexp_mem[601] = 36'h929e109e9;
    cexp_mem[602] = 36'h930710c96;
    cexp_mem[603] = 36'h937110f42;
    cexp_mem[604] = 36'h93dc111eb;
    cexp_mem[605] = 36'h944851491;
    cexp_mem[606] = 36'h94b551734;
    cexp_mem[607] = 36'h9523919d5;
    cexp_mem[608] = 36'h959291c73;
    cexp_mem[609] = 36'h9602d1f0e;
    cexp_mem[610] = 36'h9674121a7;
    cexp_mem[611] = 36'h96e65243d;
    cexp_mem[612] = 36'h9759926d0;
    cexp_mem[613] = 36'h97cdd2960;
    cexp_mem[614] = 36'h984352bed;
    cexp_mem[615] = 36'h98b992e77;
    cexp_mem[616] = 36'h9930d30ff;
    cexp_mem[617] = 36'h99a913383;
    cexp_mem[618] = 36'h9a2253605;
    cexp_mem[619] = 36'h9a9c93883;
    cexp_mem[620] = 36'h9b17d3aff;
    cexp_mem[621] = 36'h9b93d3d78;
    cexp_mem[622] = 36'h9c1113fed;
    cexp_mem[623] = 36'h9c8f1425f;
    cexp_mem[624] = 36'h9d0e544cf;
    cexp_mem[625] = 36'h9d8e5473b;
    cexp_mem[626] = 36'h9e0f549a4;
    cexp_mem[627] = 36'h9e9114c09;
    cexp_mem[628] = 36'h9f1414e6c;
    cexp_mem[629] = 36'h9f97d50cb;
    cexp_mem[630] = 36'ha01c95327;
    cexp_mem[631] = 36'ha0a255580;
    cexp_mem[632] = 36'ha128d57d6;
    cexp_mem[633] = 36'ha1b055a28;
    cexp_mem[634] = 36'ha23895c77;
    cexp_mem[635] = 36'ha2c1d5ec3;
    cexp_mem[636] = 36'ha34c1610b;
    cexp_mem[637] = 36'ha3d756350;
    cexp_mem[638] = 36'ha46316591;
    cexp_mem[639] = 36'ha4f0167cf;
    cexp_mem[640] = 36'ha57dd6a09;
    cexp_mem[641] = 36'ha60c56c40;
    cexp_mem[642] = 36'ha69bd6e74;
    cexp_mem[643] = 36'ha72c170a3;
    cexp_mem[644] = 36'ha7bd572d0;
    cexp_mem[645] = 36'ha84f574f9;
    cexp_mem[646] = 36'ha8e25771e;
    cexp_mem[647] = 36'ha9761793f;
    cexp_mem[648] = 36'haa0a97b5d;
    cexp_mem[649] = 36'haaa017d77;
    cexp_mem[650] = 36'hab3657f8e;
    cexp_mem[651] = 36'habcd581a1;
    cexp_mem[652] = 36'hac65183b0;
    cexp_mem[653] = 36'hacfdd85bc;
    cexp_mem[654] = 36'had97187c3;
    cexp_mem[655] = 36'hae31589c7;
    cexp_mem[656] = 36'haecc58bc7;
    cexp_mem[657] = 36'haf6858dc4;
    cexp_mem[658] = 36'hb004d8fbc;
    cexp_mem[659] = 36'hb0a2191b1;
    cexp_mem[660] = 36'hb140593a1;
    cexp_mem[661] = 36'hb1df5958e;
    cexp_mem[662] = 36'hb27ed9777;
    cexp_mem[663] = 36'hb31f5995c;
    cexp_mem[664] = 36'hb3c059b3d;
    cexp_mem[665] = 36'hb46259d1a;
    cexp_mem[666] = 36'hb504d9ef3;
    cexp_mem[667] = 36'hb5a81a0c9;
    cexp_mem[668] = 36'hb64c1a29a;
    cexp_mem[669] = 36'hb6f0da467;
    cexp_mem[670] = 36'hb7965a630;
    cexp_mem[671] = 36'hb83c9a7f5;
    cexp_mem[672] = 36'hb8e35a9b6;
    cexp_mem[673] = 36'hb98adab72;
    cexp_mem[674] = 36'hba331ad2b;
    cexp_mem[675] = 36'hbadbdaedf;
    cexp_mem[676] = 36'hbb855b090;
    cexp_mem[677] = 36'hbc2f9b23c;
    cexp_mem[678] = 36'hbcda9b3e4;
    cexp_mem[679] = 36'hbd85db588;
    cexp_mem[680] = 36'hbe321b727;
    cexp_mem[681] = 36'hbededb8c3;
    cexp_mem[682] = 36'hbf8c5ba5a;
    cexp_mem[683] = 36'hc03a5bbed;
    cexp_mem[684] = 36'hc0e8dbd7b;
    cexp_mem[685] = 36'hc1981bf05;
    cexp_mem[686] = 36'hc2481c08b;
    cexp_mem[687] = 36'hc2f85c20d;
    cexp_mem[688] = 36'hc3a99c38a;
    cexp_mem[689] = 36'hc45b1c503;
    cexp_mem[690] = 36'hc50d5c678;
    cexp_mem[691] = 36'hc5c01c7e8;
    cexp_mem[692] = 36'hc6735c954;
    cexp_mem[693] = 36'hc7271cabb;
    cexp_mem[694] = 36'hc7db9cc1e;
    cexp_mem[695] = 36'hc8909cd7d;
    cexp_mem[696] = 36'hc9461ced7;
    cexp_mem[697] = 36'hc9fc1d02c;
    cexp_mem[698] = 36'hcab29d17e;
    cexp_mem[699] = 36'hcb699d2ca;
    cexp_mem[700] = 36'hcc215d412;
    cexp_mem[701] = 36'hccd95d556;
    cexp_mem[702] = 36'hcd91dd695;
    cexp_mem[703] = 36'hce4add7d0;
    cexp_mem[704] = 36'hcf045d906;
    cexp_mem[705] = 36'hcfbe5da37;
    cexp_mem[706] = 36'hd078ddb64;
    cexp_mem[707] = 36'hd133ddc8d;
    cexp_mem[708] = 36'hd1ef1ddb0;
    cexp_mem[709] = 36'hd2aaddecf;
    cexp_mem[710] = 36'hd3671dfea;
    cexp_mem[711] = 36'hd423de100;
    cexp_mem[712] = 36'hd4e11e211;
    cexp_mem[713] = 36'hd59e9e31e;
    cexp_mem[714] = 36'hd65c5e426;
    cexp_mem[715] = 36'hd71ade529;
    cexp_mem[716] = 36'hd7d95e628;
    cexp_mem[717] = 36'hd8989e722;
    cexp_mem[718] = 36'hd9581e817;
    cexp_mem[719] = 36'hda17de907;
    cexp_mem[720] = 36'hdad81e9f3;
    cexp_mem[721] = 36'hdb989eada;
    cexp_mem[722] = 36'hdc599ebbd;
    cexp_mem[723] = 36'hdd1adec9a;
    cexp_mem[724] = 36'hdddc9ed73;
    cexp_mem[725] = 36'hde9e5ee47;
    cexp_mem[726] = 36'hdf60def17;
    cexp_mem[727] = 36'he0235efe1;
    cexp_mem[728] = 36'he0e61f0a7;
    cexp_mem[729] = 36'he1a95f168;
    cexp_mem[730] = 36'he26cdf224;
    cexp_mem[731] = 36'he3309f2dc;
    cexp_mem[732] = 36'he3f49f38e;
    cexp_mem[733] = 36'he4b8df43c;
    cexp_mem[734] = 36'he57d9f4e5;
    cexp_mem[735] = 36'he6425f589;
    cexp_mem[736] = 36'he7075f629;
    cexp_mem[737] = 36'he7ccdf6c3;
    cexp_mem[738] = 36'he8925f759;
    cexp_mem[739] = 36'he9581f7e9;
    cexp_mem[740] = 36'hea1e1f875;
    cexp_mem[741] = 36'heae45f8fc;
    cexp_mem[742] = 36'hebaa9f97f;
    cexp_mem[743] = 36'hec715f9fc;
    cexp_mem[744] = 36'hed381fa74;
    cexp_mem[745] = 36'hedff1fae8;
    cexp_mem[746] = 36'heec61fb57;
    cexp_mem[747] = 36'hef8d9fbc0;
    cexp_mem[748] = 36'hf0551fc25;
    cexp_mem[749] = 36'hf11c9fc85;
    cexp_mem[750] = 36'hf1e45fce0;
    cexp_mem[751] = 36'hf2ac5fd37;
    cexp_mem[752] = 36'hf3745fd88;
    cexp_mem[753] = 36'hf43c5fdd4;
    cexp_mem[754] = 36'hf5049fe1c;
    cexp_mem[755] = 36'hf5cd1fe5e;
    cexp_mem[756] = 36'hf6959fe9c;
    cexp_mem[757] = 36'hf75e1fed5;
    cexp_mem[758] = 36'hf826dff08;
    cexp_mem[759] = 36'hf8ef9ff37;
    cexp_mem[760] = 36'hf9b85ff61;
    cexp_mem[761] = 36'hfa811ff86;
    cexp_mem[762] = 36'hfb4a1ffa6;
    cexp_mem[763] = 36'hfc12dffc1;
    cexp_mem[764] = 36'hfcdbdffd8;
    cexp_mem[765] = 36'hfda4dffe9;
    cexp_mem[766] = 36'hfe6e1fff5;
    cexp_mem[767] = 36'hff371fffd;
    cexp_mem[768] = 36'h00001ffff;
    cexp_mem[769] = 36'h00c91fffd;
    cexp_mem[770] = 36'h01921fff5;
    cexp_mem[771] = 36'h025b5ffe9;
    cexp_mem[772] = 36'h03245ffd8;
    cexp_mem[773] = 36'h03ed5ffc1;
    cexp_mem[774] = 36'h04b61ffa6;
    cexp_mem[775] = 36'h057f1ff86;
    cexp_mem[776] = 36'h0647dff61;
    cexp_mem[777] = 36'h07109ff37;
    cexp_mem[778] = 36'h07d95ff08;
    cexp_mem[779] = 36'h08a21fed5;
    cexp_mem[780] = 36'h096a9fe9c;
    cexp_mem[781] = 36'h0a331fe5e;
    cexp_mem[782] = 36'h0afb9fe1c;
    cexp_mem[783] = 36'h0bc3dfdd4;
    cexp_mem[784] = 36'h0c8bdfd88;
    cexp_mem[785] = 36'h0d53dfd37;
    cexp_mem[786] = 36'h0e1bdfce0;
    cexp_mem[787] = 36'h0ee39fc85;
    cexp_mem[788] = 36'h0fab1fc25;
    cexp_mem[789] = 36'h10729fbc0;
    cexp_mem[790] = 36'h113a1fb57;
    cexp_mem[791] = 36'h12011fae8;
    cexp_mem[792] = 36'h12c81fa74;
    cexp_mem[793] = 36'h138edf9fc;
    cexp_mem[794] = 36'h14559f97f;
    cexp_mem[795] = 36'h151bdf8fc;
    cexp_mem[796] = 36'h15e21f875;
    cexp_mem[797] = 36'h16a81f7e9;
    cexp_mem[798] = 36'h176ddf759;
    cexp_mem[799] = 36'h18335f6c3;
    cexp_mem[800] = 36'h18f8df629;
    cexp_mem[801] = 36'h19bddf589;
    cexp_mem[802] = 36'h1a829f4e5;
    cexp_mem[803] = 36'h1b475f43c;
    cexp_mem[804] = 36'h1c0b9f38e;
    cexp_mem[805] = 36'h1ccf9f2dc;
    cexp_mem[806] = 36'h1d935f224;
    cexp_mem[807] = 36'h1e56df168;
    cexp_mem[808] = 36'h1f1a1f0a7;
    cexp_mem[809] = 36'h1fdcdefe1;
    cexp_mem[810] = 36'h209f5ef17;
    cexp_mem[811] = 36'h2161dee47;
    cexp_mem[812] = 36'h22239ed73;
    cexp_mem[813] = 36'h22e55ec9a;
    cexp_mem[814] = 36'h23a69ebbd;
    cexp_mem[815] = 36'h24679eada;
    cexp_mem[816] = 36'h25281e9f3;
    cexp_mem[817] = 36'h25e85e907;
    cexp_mem[818] = 36'h26a81e817;
    cexp_mem[819] = 36'h27679e722;
    cexp_mem[820] = 36'h2826de628;
    cexp_mem[821] = 36'h28e55e529;
    cexp_mem[822] = 36'h29a3de426;
    cexp_mem[823] = 36'h2a619e31e;
    cexp_mem[824] = 36'h2b1f1e211;
    cexp_mem[825] = 36'h2bdc5e100;
    cexp_mem[826] = 36'h2c991dfea;
    cexp_mem[827] = 36'h2d555decf;
    cexp_mem[828] = 36'h2e111ddb0;
    cexp_mem[829] = 36'h2ecc5dc8d;
    cexp_mem[830] = 36'h2f875db64;
    cexp_mem[831] = 36'h3041dda37;
    cexp_mem[832] = 36'h30fbdd906;
    cexp_mem[833] = 36'h31b55d7d0;
    cexp_mem[834] = 36'h326e5d695;
    cexp_mem[835] = 36'h3326dd556;
    cexp_mem[836] = 36'h33dedd412;
    cexp_mem[837] = 36'h34969d2ca;
    cexp_mem[838] = 36'h354d9d17e;
    cexp_mem[839] = 36'h36041d02c;
    cexp_mem[840] = 36'h36ba1ced7;
    cexp_mem[841] = 36'h376f9cd7d;
    cexp_mem[842] = 36'h38249cc1e;
    cexp_mem[843] = 36'h38d91cabb;
    cexp_mem[844] = 36'h398cdc954;
    cexp_mem[845] = 36'h3a401c7e8;
    cexp_mem[846] = 36'h3af2dc678;
    cexp_mem[847] = 36'h3ba51c503;
    cexp_mem[848] = 36'h3c569c38a;
    cexp_mem[849] = 36'h3d07dc20d;
    cexp_mem[850] = 36'h3db81c08b;
    cexp_mem[851] = 36'h3e681bf05;
    cexp_mem[852] = 36'h3f175bd7b;
    cexp_mem[853] = 36'h3fc5dbbed;
    cexp_mem[854] = 36'h4073dba5a;
    cexp_mem[855] = 36'h41215b8c3;
    cexp_mem[856] = 36'h41ce1b727;
    cexp_mem[857] = 36'h427a5b588;
    cexp_mem[858] = 36'h43259b3e4;
    cexp_mem[859] = 36'h43d09b23c;
    cexp_mem[860] = 36'h447adb090;
    cexp_mem[861] = 36'h45245aedf;
    cexp_mem[862] = 36'h45cd1ad2b;
    cexp_mem[863] = 36'h46755ab72;
    cexp_mem[864] = 36'h471cda9b6;
    cexp_mem[865] = 36'h47c39a7f5;
    cexp_mem[866] = 36'h4869da630;
    cexp_mem[867] = 36'h490f5a467;
    cexp_mem[868] = 36'h49b41a29a;
    cexp_mem[869] = 36'h4a581a0c9;
    cexp_mem[870] = 36'h4afb59ef3;
    cexp_mem[871] = 36'h4b9dd9d1a;
    cexp_mem[872] = 36'h4c3fd9b3d;
    cexp_mem[873] = 36'h4ce0d995c;
    cexp_mem[874] = 36'h4d8159777;
    cexp_mem[875] = 36'h4e20d958e;
    cexp_mem[876] = 36'h4ebfd93a1;
    cexp_mem[877] = 36'h4f5e191b1;
    cexp_mem[878] = 36'h4ffb58fbc;
    cexp_mem[879] = 36'h5097d8dc4;
    cexp_mem[880] = 36'h5133d8bc7;
    cexp_mem[881] = 36'h51ced89c7;
    cexp_mem[882] = 36'h5269187c3;
    cexp_mem[883] = 36'h5302585bc;
    cexp_mem[884] = 36'h539b183b0;
    cexp_mem[885] = 36'h5432d81a1;
    cexp_mem[886] = 36'h54c9d7f8e;
    cexp_mem[887] = 36'h556017d77;
    cexp_mem[888] = 36'h55f597b5d;
    cexp_mem[889] = 36'h568a1793f;
    cexp_mem[890] = 36'h571dd771e;
    cexp_mem[891] = 36'h57b0d74f9;
    cexp_mem[892] = 36'h5842d72d0;
    cexp_mem[893] = 36'h58d4170a3;
    cexp_mem[894] = 36'h596456e74;
    cexp_mem[895] = 36'h59f3d6c40;
    cexp_mem[896] = 36'h5a8256a09;
    cexp_mem[897] = 36'h5b10167cf;
    cexp_mem[898] = 36'h5b9d16591;
    cexp_mem[899] = 36'h5c28d6350;
    cexp_mem[900] = 36'h5cb41610b;
    cexp_mem[901] = 36'h5d3e55ec3;
    cexp_mem[902] = 36'h5dc795c77;
    cexp_mem[903] = 36'h5e4fd5a28;
    cexp_mem[904] = 36'h5ed7557d6;
    cexp_mem[905] = 36'h5f5dd5580;
    cexp_mem[906] = 36'h5fe395327;
    cexp_mem[907] = 36'h6068550cb;
    cexp_mem[908] = 36'h60ec14e6c;
    cexp_mem[909] = 36'h616f14c09;
    cexp_mem[910] = 36'h61f0d49a4;
    cexp_mem[911] = 36'h6271d473b;
    cexp_mem[912] = 36'h62f1d44cf;
    cexp_mem[913] = 36'h63711425f;
    cexp_mem[914] = 36'h63ef13fed;
    cexp_mem[915] = 36'h646c53d78;
    cexp_mem[916] = 36'h64e853aff;
    cexp_mem[917] = 36'h656393883;
    cexp_mem[918] = 36'h65ddd3605;
    cexp_mem[919] = 36'h665713383;
    cexp_mem[920] = 36'h66cf530ff;
    cexp_mem[921] = 36'h674692e77;
    cexp_mem[922] = 36'h67bcd2bed;
    cexp_mem[923] = 36'h683252960;
    cexp_mem[924] = 36'h68a6926d0;
    cexp_mem[925] = 36'h6919d243d;
    cexp_mem[926] = 36'h698c121a7;
    cexp_mem[927] = 36'h69fd51f0e;
    cexp_mem[928] = 36'h6a6d91c73;
    cexp_mem[929] = 36'h6adc919d5;
    cexp_mem[930] = 36'h6b4ad1734;
    cexp_mem[931] = 36'h6bb7d1491;
    cexp_mem[932] = 36'h6c24111eb;
    cexp_mem[933] = 36'h6c8f10f42;
    cexp_mem[934] = 36'h6cf910c96;
    cexp_mem[935] = 36'h6d62109e9;
    cexp_mem[936] = 36'h6dc9d0738;
    cexp_mem[937] = 36'h6e30d0485;
    cexp_mem[938] = 36'h6e96901cf;
    cexp_mem[939] = 36'h6efb4ff17;
    cexp_mem[940] = 36'h6f5ecfc5d;
    cexp_mem[941] = 36'h6fc14f9a0;
    cexp_mem[942] = 36'h7022cf6e0;
    cexp_mem[943] = 36'h70834f41f;
    cexp_mem[944] = 36'h70e28f15a;
    cexp_mem[945] = 36'h7140cee94;
    cexp_mem[946] = 36'h719e0ebcb;
    cexp_mem[947] = 36'h71fa0e900;
    cexp_mem[948] = 36'h72550e633;
    cexp_mem[949] = 36'h72aece364;
    cexp_mem[950] = 36'h73078e092;
    cexp_mem[951] = 36'h735f4ddbe;
    cexp_mem[952] = 36'h73b5cdae8;
    cexp_mem[953] = 36'h740b0d810;
    cexp_mem[954] = 36'h745f8d536;
    cexp_mem[955] = 36'h74b28d25a;
    cexp_mem[956] = 36'h75048cf7b;
    cexp_mem[957] = 36'h75558cc9b;
    cexp_mem[958] = 36'h75a54c9b9;
    cexp_mem[959] = 36'h75f40c6d5;
    cexp_mem[960] = 36'h76418c3ef;
    cexp_mem[961] = 36'h768dcc107;
    cexp_mem[962] = 36'h76d90be1d;
    cexp_mem[963] = 36'h77234bb31;
    cexp_mem[964] = 36'h776c0b844;
    cexp_mem[965] = 36'h77b3cb555;
    cexp_mem[966] = 36'h77fa8b264;
    cexp_mem[967] = 36'h78400af71;
    cexp_mem[968] = 36'h78844ac7c;
    cexp_mem[969] = 36'h78c78a986;
    cexp_mem[970] = 36'h79098a68f;
    cexp_mem[971] = 36'h794a4a395;
    cexp_mem[972] = 36'h798a0a09b;
    cexp_mem[973] = 36'h79c889d9e;
    cexp_mem[974] = 36'h7a05c9aa0;
    cexp_mem[975] = 36'h7a41c97a1;
    cexp_mem[976] = 36'h7a7cc94a0;
    cexp_mem[977] = 36'h7ab68919e;
    cexp_mem[978] = 36'h7aef48e9a;
    cexp_mem[979] = 36'h7b2688b95;
    cexp_mem[980] = 36'h7b5cc888e;
    cexp_mem[981] = 36'h7b91c8587;
    cexp_mem[982] = 36'h7bc5c827d;
    cexp_mem[983] = 36'h7bf847f73;
    cexp_mem[984] = 36'h7c29c7c68;
    cexp_mem[985] = 36'h7c5a0795b;
    cexp_mem[986] = 36'h7c890764d;
    cexp_mem[987] = 36'h7cb70733e;
    cexp_mem[988] = 36'h7ce38702e;
    cexp_mem[989] = 36'h7d0f06d1d;
    cexp_mem[990] = 36'h7d3946a0a;
    cexp_mem[991] = 36'h7d62466f7;
    cexp_mem[992] = 36'h7d8a463e3;
    cexp_mem[993] = 36'h7db0c60cd;
    cexp_mem[994] = 36'h7dd645db7;
    cexp_mem[995] = 36'h7dfa45aa0;
    cexp_mem[996] = 36'h7e1d45788;
    cexp_mem[997] = 36'h7e3f0546f;
    cexp_mem[998] = 36'h7e5fc5156;
    cexp_mem[999] = 36'h7e7f04e3b;
    cexp_mem[1000] = 36'h7e9d04b20;
    cexp_mem[1001] = 36'h7eba04804;
    cexp_mem[1002] = 36'h7ed5c44e8;
    cexp_mem[1003] = 36'h7ef0041ca;
    cexp_mem[1004] = 36'h7f0943eac;
    cexp_mem[1005] = 36'h7f2143b8e;
    cexp_mem[1006] = 36'h7f380386f;
    cexp_mem[1007] = 36'h7f4dc354f;
    cexp_mem[1008] = 36'h7f620322f;
    cexp_mem[1009] = 36'h7f7502f0f;
    cexp_mem[1010] = 36'h7f8702bee;
    cexp_mem[1011] = 36'h7f97828cc;
    cexp_mem[1012] = 36'h7fa7025aa;
    cexp_mem[1013] = 36'h7fb542288;
    cexp_mem[1014] = 36'h7fc201f65;
    cexp_mem[1015] = 36'h7fcdc1c42;
    cexp_mem[1016] = 36'h7fd84191f;
    cexp_mem[1017] = 36'h7fe1815fc;
    cexp_mem[1018] = 36'h7fe9812d8;
    cexp_mem[1019] = 36'h7ff040fb5;
    cexp_mem[1020] = 36'h7ff600c91;
    cexp_mem[1021] = 36'h7ffa4096d;
    cexp_mem[1022] = 36'h7ffd40648;
    cexp_mem[1023] = 36'h7fff40324;
  end
  reg [35:0] _0_;
  always @(posedge clk) begin
    if (clken) begin
      _0_ <= cexp_mem[phase[27:18]];
    end
  end
  assign rdport__data = _0_;
  assign \$3  = \im_out$10 [0] + (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/mixer.py:149" *) \im_out$10 [14:1];
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/mixer.py:139" *)
  always @(posedge clk)
    cexp_mem_out <= \$4 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/mixer.py:141" *)
  always @(posedge clk)
    phase <= \$5 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/mixer.py:82" *)
  always @(posedge clk)
    re_out <= \$6 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/mixer.py:83" *)
  always @(posedge clk)
    im_out <= \$7 ;
  assign \$1  = $signed({ 1'h0, phase }) + (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/mixer.py:146" *) $signed(frequency);
  assign \$2  = \re_out$8 [0] + (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/mixer.py:148" *) \re_out$8 [14:1];
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/mixer.py:121" *)
  \top.ddc.mixer.cmult  cmult (
    .clk(clk),
    .clk3x_clk(clk3x_clk),
    .clk3x_rst(clk3x_rst),
    .clken(clken),
    .common_edge(common_edge),
    .im_out(\im_out$10 ),
    .\port$1342$0 (\port$1342$0 ),
    .\port$3005$0 (cexp_mem_out),
    .re_out(\re_out$8 ),
    .rst(rst)
  );
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$24 ) begin end
    \$4  = cexp_mem_out;
    if (clken) begin
      \$4  = rdport__data;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$24 ) begin end
    \$5  = phase;
    if (clken) begin
      \$5  = \$1 [27:0];
    end
    if (rst) begin
      \$5  = 28'h0000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$24 ) begin end
    \$6  = re_out;
    if (clken) begin
      \$6  = \$2 [11:0];
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$24 ) begin end
    \$7  = im_out;
    if (clken) begin
      \$7  = \$3 [11:0];
    end
  end
  assign rdport__en = clken;
  assign rdport__addr = phase[27:18];
  assign \common_edge$14  = common_edge;
  assign \clken$15  = clken;
  assign re_a = \port$1342$0 [11:0];
  assign re_in = \port$1342$0 [11:0];
  assign im_a = \port$1342$0 [23:12];
  assign im_in = \port$1342$0 [23:12];
  assign re_b = cexp_mem_out[35:18];
  assign im_b = cexp_mem_out[17:0];
endmodule

(* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:288" *)
(* generator = "Amaranth" *)
module \top.ddc.mixer.cmult (clk3x_clk, clken, \port$1342$0 , \port$3005$0 , im_out, re_out, common_edge, rst, clk3x_rst, clk);
  reg \$auto$verilog_backend.cc:2352:dump_module$25  = 0;
  wire [47:0] \$1 ;
  wire \$10 ;
  wire [47:0] \$11 ;
  wire \$12 ;
  reg \$13 ;
  reg \$14 ;
  reg [14:0] \$15 ;
  reg [14:0] \$16 ;
  wire [47:0] \$2 ;
  wire [29:0] \$3 ;
  wire [17:0] \$4 ;
  wire \$5 ;
  wire [3:0] \$6 ;
  wire \$7 ;
  wire \$8 ;
  wire \$9 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:40" *)
  input clk;
  wire clk;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:42" *)
  input clk3x_clk;
  wire clk3x_clk;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:42" *)
  input clk3x_rst;
  wire clk3x_rst;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:185" *)
  input clken;
  wire clken;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:184" *)
  input common_edge;
  wire common_edge;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:290" *)
  reg common_edge_q = 1'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:291" *)
  reg common_edge_qq = 1'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:187" *)
  wire [11:0] im_a;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:189" *)
  wire [17:0] im_b;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:191" *)
  output [14:0] im_out;
  reg [14:0] im_out = 15'h0000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:407" *)
  reg [4:0] inmode;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:408" *)
  reg [6:0] opmode;
  input [23:0] \port$1342$0 ;
  wire [23:0] \port$1342$0 ;
  input [35:0] \port$3005$0 ;
  wire [35:0] \port$3005$0 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:402" *)
  reg [29:0] port_a;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:403" *)
  reg [17:0] port_b;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:405" *)
  wire [47:0] port_c;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:404" *)
  reg [24:0] port_d;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:406" *)
  wire [47:0] port_p;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:186" *)
  wire [11:0] re_a;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:188" *)
  wire [17:0] re_b;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:190" *)
  output [14:0] re_out;
  reg [14:0] re_out = 15'h0000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:40" *)
  input rst;
  wire rst;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:290" *)
  always @(posedge clk3x_clk)
    common_edge_q <= \$13 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:291" *)
  always @(posedge clk3x_clk)
    common_edge_qq <= \$14 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:191" *)
  always @(posedge clk3x_clk)
    im_out <= \$15 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:190" *)
  always @(posedge clk)
    re_out <= \$16 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:409" *)
  DSP48E1 #(
    .ACASCREG(32'd1),
    .ADREG(32'd1),
    .ALUMODEREG(32'd1),
    .AREG(32'd1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(32'd2),
    .BREG(32'd2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(32'd1),
    .CARRYINSELREG(32'd1),
    .CREG(32'd1),
    .DREG(32'd1),
    .INMODEREG(32'd1),
    .MASK(48'hffffffffffff),
    .MREG(32'd1),
    .OPMODEREG(32'd1),
    .PATTERN(32'd0),
    .PREG(32'd1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("TRUE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")
  ) dsp (
    .A(port_a),
    .ACIN(30'h00000000),
    .ACOUT(\$3 ),
    .ALUMODE(4'h0),
    .B(port_b),
    .BCIN(18'h00000),
    .BCOUT(\$4 ),
    .C(port_p),
    .CARRYCASCIN(1'h0),
    .CARRYCASCOUT(\$5 ),
    .CARRYIN(1'h0),
    .CARRYINSEL(3'h0),
    .CARRYOUT(\$6 ),
    .CEA1(clken),
    .CEA2(1'h0),
    .CEAD(clken),
    .CEALUMODE(clken),
    .CEB1(clken),
    .CEB2(clken),
    .CEC(clken),
    .CECARRYIN(1'h0),
    .CECTRL(clken),
    .CED(clken),
    .CEINMODE(clken),
    .CEM(clken),
    .CEP(clken),
    .CLK(clk3x_clk),
    .D(port_d),
    .INMODE(inmode),
    .MULTSIGNIN(1'h0),
    .MULTSIGNOUT(\$7 ),
    .OPMODE(opmode),
    .OVERFLOW(\$8 ),
    .P(port_p),
    .PATTERNBDETECT(\$9 ),
    .PATTERNDETECT(\$10 ),
    .PCIN(48'h000000000000),
    .PCOUT(\$11 ),
    .RSTA(1'h0),
    .RSTALLCARRYIN(1'h0),
    .RSTALUMODE(1'h0),
    .RSTB(1'h0),
    .RSTC(1'h0),
    .RSTCTRL(1'h0),
    .RSTD(1'h0),
    .RSTINMODE(1'h0),
    .RSTM(1'h0),
    .RSTP(1'h0),
    .UNDERFLOW(\$12 )
  );
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$25 ) begin end
    \$13  = common_edge_q;
    if (clken) begin
      \$13  = common_edge;
    end
    if (clk3x_rst) begin
      \$13  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$25 ) begin end
    \$14  = common_edge_qq;
    if (clken) begin
      \$14  = common_edge_q;
    end
    if (clk3x_rst) begin
      \$14  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$25 ) begin end
    \$15  = im_out;
    if (clken) begin
      if (common_edge) begin
        \$15  = \$1 [14:0];
      end
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$25 ) begin end
    \$16  = re_out;
    if (clken) begin
      \$16  = \$2 [14:0];
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$25 ) begin end
    port_d = 25'h0000000;
    if (common_edge) begin
      port_d = { \port$1342$0 [11], \port$1342$0 [11], \port$1342$0 [11], \port$1342$0 [11], \port$1342$0 [11], \port$1342$0 [11], \port$1342$0 [11], \port$1342$0 [11], \port$1342$0 [11], \port$1342$0 [11], \port$1342$0 [11], \port$1342$0 [11], \port$1342$0 [11], \port$1342$0 [11:0] };
    end
    if (common_edge_q) begin
      port_d = { \port$3005$0 [35], \port$3005$0 [35], \port$3005$0 [35], \port$3005$0 [35], \port$3005$0 [35], \port$3005$0 [35], \port$3005$0 [35], \port$3005$0 [35:18] };
    end
    if (common_edge_qq) begin
      port_d = { \port$3005$0 [35], \port$3005$0 [35], \port$3005$0 [35], \port$3005$0 [35], \port$3005$0 [35], \port$3005$0 [35], \port$3005$0 [35], \port$3005$0 [35:18] };
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$25 ) begin end
    port_a = 30'h00000000;
    if (common_edge) begin
      port_a = { \port$1342$0 [23], \port$1342$0 [23], \port$1342$0 [23], \port$1342$0 [23], \port$1342$0 [23], \port$1342$0 [23], \port$1342$0 [23], \port$1342$0 [23], \port$1342$0 [23], \port$1342$0 [23], \port$1342$0 [23], \port$1342$0 [23], \port$1342$0 [23], \port$1342$0 [23], \port$1342$0 [23], \port$1342$0 [23], \port$1342$0 [23], \port$1342$0 [23], \port$1342$0 [23:12] };
    end
    if (common_edge_q) begin
      port_a = { \port$3005$0 [17], \port$3005$0 [17], \port$3005$0 [17], \port$3005$0 [17], \port$3005$0 [17], \port$3005$0 [17], \port$3005$0 [17], \port$3005$0 [17], \port$3005$0 [17], \port$3005$0 [17], \port$3005$0 [17], \port$3005$0 [17], \port$3005$0 [17:0] };
    end
    if (common_edge_qq) begin
      port_a = { \port$3005$0 [17], \port$3005$0 [17], \port$3005$0 [17], \port$3005$0 [17], \port$3005$0 [17], \port$3005$0 [17], \port$3005$0 [17], \port$3005$0 [17], \port$3005$0 [17], \port$3005$0 [17], \port$3005$0 [17], \port$3005$0 [17], \port$3005$0 [17:0] };
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$25 ) begin end
    port_b = 18'h00000;
    if (common_edge) begin
      port_b = \port$3005$0 [17:0];
    end
    if (common_edge_q) begin
      port_b = { \port$1342$0 [11], \port$1342$0 [11], \port$1342$0 [11], \port$1342$0 [11], \port$1342$0 [11], \port$1342$0 [11], \port$1342$0 [11:0] };
    end
    if (common_edge_qq) begin
      port_b = { \port$1342$0 [23], \port$1342$0 [23], \port$1342$0 [23], \port$1342$0 [23], \port$1342$0 [23], \port$1342$0 [23], \port$1342$0 [23:12] };
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$25 ) begin end
    opmode = 7'h00;
    if (common_edge) begin
      opmode = 7'h25;
    end
    if (common_edge_q) begin
      opmode = 7'h35;
    end
    if (common_edge_qq) begin
      opmode = 7'h05;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$25 ) begin end
    inmode = 5'h00;
    if (common_edge) begin
      inmode = 5'h0d;
    end
    if (common_edge_q) begin
      inmode = 5'h0d;
    end
    if (common_edge_qq) begin
      inmode = 5'h05;
    end
  end
  assign port_c = port_p;
  assign re_a = \port$1342$0 [11:0];
  assign im_a = \port$1342$0 [23:12];
  assign im_b = \port$3005$0 [17:0];
  assign re_b = \port$3005$0 [35:18];
  assign \$1  = { 16'h0000, port_p[47:16] };
  assign \$2  = { 16'h0000, port_p[47:16] };
endmodule

(* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/recorder.py:115" *)
(* generator = "Amaranth" *)
module \top.recorder (m_axi_recorder_wready, m_axi_recorder_bvalid, s_axi_lite_clk, s_axi_lite_rst, clk, fifo_data, \port$832$0 , m_axi_recorder_awvalid, m_axi_recorder_wlast, m_axi_recorder_wvalid, re_in, im_in, strobe_in, start, stop, \mode$59 , \port$2955$0 , m_axi_recorder_bready, finished, dropped_samples, rst
, m_axi_recorder_awready);
  reg \$auto$verilog_backend.cc:2352:dump_module$26  = 0;
  wire \$1 ;
  wire \$10 ;
  wire \$11 ;
  reg \$12 ;
  reg [1:0] \$13 ;
  reg \$14 ;
  reg \$15 ;
  reg \$16 ;
  reg \$17 ;
  wire [7:0] \$18 ;
  wire [7:0] \$19 ;
  wire \$2 ;
  wire [3:0] \$20 ;
  wire [31:0] \$21 ;
  wire [28:0] \$22 ;
  wire \$3 ;
  wire [15:0] \$4 ;
  wire [15:0] \$5 ;
  wire \$6 ;
  wire [15:0] \$7 ;
  wire [15:0] \$8 ;
  wire \$9 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:40" *)
  input clk;
  wire clk;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fifo.py:49" *)
  reg [35:0] data_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fifo.py:54" *)
  wire [35:0] data_out;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/recorder.py:183" *)
  reg dropped = 1'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/recorder.py:99" *)
  output dropped_samples;
  wire dropped_samples;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/packer.py:219" *)
  wire empty;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fifo.py:56" *)
  wire \empty$41 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/packer.py:37" *)
  wire enable;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/packer.py:77" *)
  wire \enable$21 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/packer.py:154" *)
  wire \enable$25 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/packer.py:215" *)
  wire \enable$35 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/packer.py:217" *)
  output [31:0] fifo_data;
  wire [31:0] fifo_data;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/recorder.py:203" *)
  reg fifo_run = 1'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/dma.py:250" *)
  output finished;
  wire finished;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/dma.py:250" *)
  wire \finished$51 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/recorder.py:92" *)
  input [15:0] im_in;
  wire [15:0] im_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/recorder.py:92" *)
  wire [15:0] \im_in$12 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/packer.py:79" *)
  wire [11:0] \im_in$19 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/packer.py:156" *)
  wire [7:0] \im_in$23 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:86" *)
  wire [31:0] m_axi_recorder_awaddr;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:98" *)
  wire [1:0] m_axi_recorder_awburst;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:105" *)
  wire [3:0] m_axi_recorder_awcache;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:90" *)
  wire [3:0] m_axi_recorder_awlen;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:101" *)
  wire [1:0] m_axi_recorder_awlock;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:108" *)
  wire [2:0] m_axi_recorder_awprot;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:123" *)
  input m_axi_recorder_awready;
  wire m_axi_recorder_awready;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:94" *)
  wire [2:0] m_axi_recorder_awsize;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:121" *)
  output m_axi_recorder_awvalid;
  wire m_axi_recorder_awvalid;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:162" *)
  output m_axi_recorder_bready;
  wire m_axi_recorder_bready;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:160" *)
  input m_axi_recorder_bvalid;
  wire m_axi_recorder_bvalid;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:130" *)
  wire [63:0] m_axi_recorder_wdata;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:137" *)
  output m_axi_recorder_wlast;
  wire m_axi_recorder_wlast;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:146" *)
  input m_axi_recorder_wready;
  wire m_axi_recorder_wready;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:133" *)
  wire [7:0] m_axi_recorder_wstrb;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:144" *)
  output m_axi_recorder_wvalid;
  wire m_axi_recorder_wvalid;
  (* enum_base_type = "RecorderMode" *)
  (* enum_value_00 = "MODE_16BIT" *)
  (* enum_value_01 = "MODE_12BIT" *)
  (* enum_value_10 = "MODE_8BIT" *)
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/recorder.py:143" *)
  wire [1:0] mode;
  (* enum_base_type = "RecorderMode" *)
  (* enum_value_00 = "MODE_16BIT" *)
  (* enum_value_01 = "MODE_12BIT" *)
  (* enum_value_10 = "MODE_8BIT" *)
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/recorder.py:95" *)
  input [1:0] \mode$59 ;
  wire [1:0] \mode$59 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/recorder.py:100" *)
  wire [31:0] next_address;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/dma.py:251" *)
  wire [31:0] \next_address$53 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/packer.py:41" *)
  wire [31:0] out;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/packer.py:81" *)
  wire [31:0] \out$30 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/packer.py:158" *)
  wire [31:0] \out$32 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/packer.py:221" *)
  wire [63:0] out_data;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/packer.py:223" *)
  wire out_ready;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/packer.py:222" *)
  wire out_valid;
  output [31:0] \port$2955$0 ;
  wire [31:0] \port$2955$0 ;
  output [28:0] \port$832$0 ;
  wire [28:0] \port$832$0 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fifo.py:55" *)
  wire rden;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/packer.py:218" *)
  wire \rden$39 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/recorder.py:91" *)
  input [15:0] re_in;
  wire [15:0] re_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/recorder.py:91" *)
  wire [15:0] \re_in$10 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/packer.py:78" *)
  wire [11:0] \re_in$18 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/packer.py:155" *)
  wire [7:0] \re_in$22 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fifo.py:47" *)
  wire reset;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:40" *)
  input rst;
  wire rst;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/recorder.py:128" *)
  reg run = 1'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/recorder.py:131" *)
  reg [1:0] run_delay = 2'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/recorder.py:144" *)
  wire run_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/recorder.py:198" *)
  wire run_in_dma;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/recorder.py:204" *)
  reg run_in_dma_q = 1'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/recorder.py:184" *)
  reg run_in_q = 1'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:34" *)
  input s_axi_lite_clk;
  wire s_axi_lite_clk;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:34" *)
  input s_axi_lite_rst;
  wire s_axi_lite_rst;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/dma.py:248" *)
  input start;
  wire start;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/dma.py:248" *)
  wire \start$48 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/recorder.py:97" *)
  input stop;
  wire stop;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/recorder.py:97" *)
  wire \stop$50 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/dma.py:253" *)
  wire [63:0] stream_data;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/dma.py:255" *)
  wire stream_ready;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/dma.py:254" *)
  wire stream_valid;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/packer.py:157" *)
  input strobe_in;
  wire strobe_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/recorder.py:90" *)
  wire \strobe_in$14 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/packer.py:80" *)
  wire \strobe_in$20 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/packer.py:157" *)
  wire \strobe_in$24 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/packer.py:42" *)
  wire strobe_out;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/packer.py:82" *)
  wire \strobe_out$31 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/packer.py:159" *)
  wire \strobe_out$33 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fifo.py:50" *)
  reg wren;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fifo.py:52" *)
  wire wrerr;
  assign \$1  = ~ (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/recorder.py:209" *) run_in_dma;
  assign \$2  = \$1  & (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/recorder.py:209" *) run_in_dma_q;
  assign \$3  = ! (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/lib/enum.py:303" *) mode;
  assign enable = run_in & (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/recorder.py:155" *) \$3 ;
  assign \$6  = mode == (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/lib/enum.py:303" *) 1'h1;
  assign \enable$21  = run_in & (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/recorder.py:160" *) \$6 ;
  assign \$9  = mode == (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/lib/enum.py:303" *) 2'h2;
  assign \enable$25  = run_in & (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/recorder.py:165" *) \$9 ;
  assign reset = ~ (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/recorder.py:206" *) fifo_run;
  assign \$10  = ~ (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/recorder.py:188" *) run_in_q;
  assign \$11  = run_in & (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/recorder.py:188" *) \$10 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/recorder.py:128" *)
  always @(posedge s_axi_lite_clk)
    run <= \$12 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/recorder.py:131" *)
  always @(posedge s_axi_lite_clk)
    run_delay <= \$13 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/recorder.py:204" *)
  always @(posedge s_axi_lite_clk)
    run_in_dma_q <= \$14 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/recorder.py:203" *)
  always @(posedge s_axi_lite_clk)
    fifo_run <= \$15 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/recorder.py:184" *)
  always @(posedge clk)
    run_in_q <= \$16 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/recorder.py:183" *)
  always @(posedge clk)
    dropped <= \$17 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/recorder.py:125" *)
  \top.recorder.dma  dma (
    .finished(finished),
    .m_axi_recorder_awready(m_axi_recorder_awready),
    .m_axi_recorder_awvalid(m_axi_recorder_awvalid),
    .m_axi_recorder_bready(m_axi_recorder_bready),
    .m_axi_recorder_bvalid(m_axi_recorder_bvalid),
    .m_axi_recorder_wlast(m_axi_recorder_wlast),
    .m_axi_recorder_wready(m_axi_recorder_wready),
    .m_axi_recorder_wvalid(m_axi_recorder_wvalid),
    .\port$2955$0 (\$21 ),
    .\port$815$0 (fifo_data),
    .\port$832$0 (\$22 ),
    .s_axi_lite_clk(s_axi_lite_clk),
    .s_axi_lite_rst(s_axi_lite_rst),
    .start(start),
    .stop(stop),
    .stream_ready(out_ready),
    .stream_valid(stream_valid)
  );
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/recorder.py:122" *)
  \top.recorder.fifo  fifo (
    .clk(clk),
    .data_in(data_in),
    .empty(empty),
    .\port$815$0 (fifo_data),
    .\port$815$32 (\$20 ),
    .rden(rden),
    .reset(reset),
    .s_axi_lite_clk(s_axi_lite_clk),
    .s_axi_lite_rst(s_axi_lite_rst),
    .wren(wren),
    .wrerr(wrerr)
  );
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/recorder.py:120" *)
  \top.recorder.pack12  pack12 (
    .clk(clk),
    .enable(\enable$21 ),
    .im_in(\$5 [11:0]),
    .out(\out$30 ),
    .re_in(\$4 [11:0]),
    .rst(rst),
    .strobe_in(strobe_in),
    .strobe_out(\strobe_out$31 )
  );
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/recorder.py:119" *)
  \top.recorder.pack16  pack16 (
    .enable(enable),
    .im_in(im_in),
    .re_in(re_in),
    .strobe_in(strobe_in),
    .strobe_out(strobe_out)
  );
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/recorder.py:124" *)
  \top.recorder.pack64  pack64 (
    .empty(empty),
    .enable(run_delay[1]),
    .fifo_data(fifo_data),
    .fifo_data_q(\$21 ),
    .has_two(stream_valid),
    .out_ready(out_ready),
    .rden(rden),
    .s_axi_lite_clk(s_axi_lite_clk),
    .s_axi_lite_rst(s_axi_lite_rst)
  );
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/recorder.py:121" *)
  \top.recorder.pack8  pack8 (
    .clk(clk),
    .enable(\enable$25 ),
    .im_in(\$8 [7:0]),
    .im_q(\$19 ),
    .re_in(\$7 [7:0]),
    .re_q(\$18 ),
    .rst(rst),
    .strobe_in(strobe_in),
    .strobe_out(\strobe_out$33 )
  );
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/recorder.py:196" *)
  \top.recorder.sync_dropped  sync_dropped (
    .dropped(dropped),
    .s_axi_lite_clk(s_axi_lite_clk),
    .s_axi_lite_rst(s_axi_lite_rst),
    .stage1(dropped_samples)
  );
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/recorder.py:145" *)
  \top.recorder.sync_mode  sync_mode (
    .clk(clk),
    .mode(\mode$59 ),
    .rst(rst),
    .stage1(mode)
  );
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/recorder.py:147" *)
  \top.recorder.sync_run  sync_run (
    .clk(clk),
    .rst(rst),
    .run_delay(run_delay),
    .stage1(run_in)
  );
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/recorder.py:199" *)
  \top.recorder.sync_run_in  sync_run_in (
    .run_in(run_in),
    .s_axi_lite_clk(s_axi_lite_clk),
    .s_axi_lite_rst(s_axi_lite_rst),
    .stage1(run_in_dma)
  );
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$26 ) begin end
    \$12  = run;
    if (start) begin
      \$12  = 1'h1;
    end
    if (finished) begin
      \$12  = 1'h0;
    end
    if (s_axi_lite_rst) begin
      \$12  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$26 ) begin end
    \$13  = { run_delay[0], run };
    if (s_axi_lite_rst) begin
      \$13  = 2'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$26 ) begin end
    \$14  = run_in_dma;
    if (s_axi_lite_rst) begin
      \$14  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$26 ) begin end
    \$15  = fifo_run;
    if (start) begin
      \$15  = 1'h1;
    end
    if (\$2 ) begin
      \$15  = 1'h0;
    end
    if (s_axi_lite_rst) begin
      \$15  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$26 ) begin end
    data_in = 36'h000000000;
    casez (mode)
      2'h0:
          data_in = { 4'h0, im_in, re_in };
      2'h1:
          data_in = { 4'h0, \out$30  };
      2'h2:
          data_in = { 4'h0, \$8 [7:0], \$7 [7:0], \$19 , \$18  };
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$26 ) begin end
    wren = 1'h0;
    casez (mode)
      2'h0:
          wren = strobe_out;
      2'h1:
          wren = \strobe_out$31 ;
      2'h2:
          wren = \strobe_out$33 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$26 ) begin end
    \$16  = run_in;
    if (rst) begin
      \$16  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$26 ) begin end
    \$17  = dropped;
    if (wrerr) begin
      \$17  = 1'h1;
    end
    if (\$11 ) begin
      \$17  = 1'h0;
    end
    if (rst) begin
      \$17  = 1'h0;
    end
  end
  assign \re_in$10  = re_in;
  assign \im_in$12  = im_in;
  assign \strobe_in$14  = strobe_in;
  assign \re_in$18  = \$4 [11:0];
  assign \im_in$19  = \$5 [11:0];
  assign \strobe_in$20  = strobe_in;
  assign \re_in$22  = \$7 [7:0];
  assign \im_in$23  = \$8 [7:0];
  assign \strobe_in$24  = strobe_in;
  assign out = { im_in, re_in };
  assign \out$32  = { \$8 [7:0], \$7 [7:0], \$19 , \$18  };
  assign \enable$35  = run_delay[1];
  assign data_out = { \$20 , fifo_data };
  assign \rden$39  = rden;
  assign \empty$41  = empty;
  assign stream_data = { fifo_data, \$21  };
  assign out_data = { fifo_data, \$21  };
  assign out_valid = stream_valid;
  assign stream_ready = out_ready;
  assign \start$48  = start;
  assign \stop$50  = stop;
  assign \finished$51  = finished;
  assign next_address = { 3'h0, \$22  };
  assign \next_address$53  = { 3'h0, \$22  };
  assign m_axi_recorder_awaddr = { 3'h0, \$22  };
  assign m_axi_recorder_awlen = 4'hf;
  assign m_axi_recorder_awsize = 3'h3;
  assign m_axi_recorder_awburst = 2'h1;
  assign m_axi_recorder_awlock = 2'h0;
  assign m_axi_recorder_awcache = 4'h3;
  assign m_axi_recorder_awprot = 3'h0;
  assign m_axi_recorder_wdata = { fifo_data, \$21  };
  assign m_axi_recorder_wstrb = 8'hff;
  assign \port$832$0  = \$22 ;
  assign \port$2955$0  = \$21 ;
  assign \$4  = { 4'h0, re_in[15:4] };
  assign \$5  = { 4'h0, im_in[15:4] };
  assign \$7  = { 8'h00, re_in[15:8] };
  assign \$8  = { 8'h00, im_in[15:8] };
endmodule

(* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/dma.py:263" *)
(* generator = "Amaranth" *)
module \top.recorder.dma (m_axi_recorder_wready, m_axi_recorder_bvalid, s_axi_lite_clk, s_axi_lite_rst, \port$815$0 , \port$832$0 , m_axi_recorder_awvalid, m_axi_recorder_wlast, m_axi_recorder_wvalid, stream_ready, start, stop, \port$2955$0 , stream_valid, m_axi_recorder_bready, finished, m_axi_recorder_awready);
  reg \$auto$verilog_backend.cc:2352:dump_module$27  = 0;
  wire [28:0] \$1 ;
  wire [22:0] \$10 ;
  wire \$11 ;
  wire \$12 ;
  wire \$13 ;
  wire \$14 ;
  wire \$15 ;
  wire \$16 ;
  wire \$17 ;
  wire \$18 ;
  wire [4:0] \$19 ;
  wire \$2 ;
  wire \$20 ;
  wire \$21 ;
  wire \$22 ;
  wire \$23 ;
  wire [4:0] \$24 ;
  wire \$25 ;
  wire \$26 ;
  wire \$27 ;
  wire \$28 ;
  wire \$29 ;
  wire \$3 ;
  wire \$30 ;
  wire \$31 ;
  wire \$32 ;
  wire \$33 ;
  wire \$34 ;
  wire \$35 ;
  wire \$36 ;
  wire \$37 ;
  reg [21:0] \$38 ;
  reg \$39 ;
  wire \$4 ;
  reg \$40 ;
  reg \$41 ;
  reg [3:0] \$42 ;
  reg [3:0] \$43 ;
  reg \$44 ;
  reg \$45 ;
  reg \$46 ;
  wire \$5 ;
  wire \$6 ;
  wire \$7 ;
  wire \$8 ;
  wire \$9 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/dma.py:284" *)
  wire addr_counter_end;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/dma.py:280" *)
  reg [21:0] axi_addr_counter = 22'h020000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/dma.py:306" *)
  reg [3:0] beat_counter = 4'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/dma.py:307" *)
  wire [4:0] beat_counter_next;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/dma.py:339" *)
  wire enable_w;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/dma.py:250" *)
  output finished;
  reg finished = 1'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:86" *)
  wire [31:0] m_axi_recorder_awaddr;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:98" *)
  wire [1:0] m_axi_recorder_awburst;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:105" *)
  wire [3:0] m_axi_recorder_awcache;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:90" *)
  wire [3:0] m_axi_recorder_awlen;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:101" *)
  wire [1:0] m_axi_recorder_awlock;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:108" *)
  wire [2:0] m_axi_recorder_awprot;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:123" *)
  input m_axi_recorder_awready;
  wire m_axi_recorder_awready;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:94" *)
  wire [2:0] m_axi_recorder_awsize;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:121" *)
  output m_axi_recorder_awvalid;
  wire m_axi_recorder_awvalid;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:162" *)
  output m_axi_recorder_bready;
  reg m_axi_recorder_bready = 1'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:160" *)
  input m_axi_recorder_bvalid;
  wire m_axi_recorder_bvalid;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:130" *)
  wire [63:0] m_axi_recorder_wdata;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:137" *)
  output m_axi_recorder_wlast;
  wire m_axi_recorder_wlast;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:146" *)
  input m_axi_recorder_wready;
  wire m_axi_recorder_wready;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:133" *)
  wire [7:0] m_axi_recorder_wstrb;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:144" *)
  output m_axi_recorder_wvalid;
  wire m_axi_recorder_wvalid;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/dma.py:251" *)
  wire [31:0] next_address;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/dma.py:363" *)
  reg no_outstanding_b_q = 1'h1;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/dma.py:276" *)
  reg one_outstanding_burst = 1'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/dma.py:330" *)
  reg [3:0] outstanding_b = 4'hf;
  input [31:0] \port$2955$0 ;
  wire [31:0] \port$2955$0 ;
  input [31:0] \port$815$0 ;
  wire [31:0] \port$815$0 ;
  output [28:0] \port$832$0 ;
  wire [28:0] \port$832$0 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/dma.py:265" *)
  reg running = 1'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:34" *)
  input s_axi_lite_clk;
  wire s_axi_lite_clk;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:34" *)
  input s_axi_lite_rst;
  wire s_axi_lite_rst;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/dma.py:248" *)
  input start;
  wire start;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/dma.py:249" *)
  input stop;
  wire stop;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/dma.py:253" *)
  wire [63:0] stream_data;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/dma.py:255" *)
  output stream_ready;
  wire stream_ready;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/dma.py:254" *)
  input stream_valid;
  wire stream_valid;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/dma.py:277" *)
  reg two_outstanding_bursts = 1'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/dma.py:306" *)
  always @(posedge s_axi_lite_clk)
    beat_counter <= \$43 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/dma.py:265" *)
  always @(posedge s_axi_lite_clk)
    running <= \$44 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/dma.py:363" *)
  always @(posedge s_axi_lite_clk)
    no_outstanding_b_q <= \$45 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/dma.py:250" *)
  always @(posedge s_axi_lite_clk)
    finished <= \$46 ;
  assign addr_counter_end = axi_addr_counter[21:18] == (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/dma.py:291" *) 4'hd;
  assign \$2  = ~ (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/dma.py:294" *) two_outstanding_bursts;
  assign \$3  = running & (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/dma.py:294" *) \$2 ;
  assign \$4  = ~ (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/dma.py:294" *) addr_counter_end;
  assign m_axi_recorder_awvalid = \$3  & (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/dma.py:294" *) \$4 ;
  assign beat_counter_next = beat_counter + (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/dma.py:309" *) 1'h1;
  assign \$5  = one_outstanding_burst | (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/dma.py:341" *) two_outstanding_bursts;
  assign \$6  = ~ (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/dma.py:332" *) outstanding_b[3];
  assign \$7  = \$6  & (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/dma.py:332" *) outstanding_b[2];
  assign \$8  = ~ (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/dma.py:342" *) \$7 ;
  assign enable_w = \$5  & (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/dma.py:341" *) \$8 ;
  assign m_axi_recorder_wvalid = enable_w & (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/dma.py:343" *) stream_valid;
  assign stream_ready = enable_w & (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/dma.py:344" *) m_axi_recorder_wready;
  assign \$9  = m_axi_recorder_awvalid & (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:260" *) m_axi_recorder_awready;
  assign \$10  = axi_addr_counter + (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/dma.py:297" *) 1'h1;
  assign \$11  = m_axi_recorder_wvalid & (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:263" *) m_axi_recorder_wready;
  assign \$12  = \$11  & (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/dma.py:298" *) beat_counter_next[4];
  assign \$13  = ~ (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/dma.py:298" *) \$12 ;
  assign \$14  = ~ (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/dma.py:301" *) one_outstanding_burst;
  assign \$15  = m_axi_recorder_wvalid & (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:263" *) m_axi_recorder_wready;
  assign \$16  = beat_counter_next[4] & (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/dma.py:333" *) \$15 ;
  assign \$17  = ~ (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/dma.py:333" *) m_axi_recorder_bvalid;
  assign \$18  = \$16  & (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/dma.py:333" *) \$17 ;
  assign \$19  = outstanding_b + (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/dma.py:334" *) 1'h1;
  assign \$20  = m_axi_recorder_wvalid & (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:263" *) m_axi_recorder_wready;
  assign \$21  = beat_counter_next[4] & (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/dma.py:336" *) \$20 ;
  assign \$22  = ~ (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/dma.py:336" *) \$21 ;
  assign \$23  = m_axi_recorder_bvalid & (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/dma.py:335" *) \$22 ;
  assign \$24  = outstanding_b - (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/dma.py:337" *) 1'h1;
  assign \$25  = m_axi_recorder_wvalid & (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:263" *) m_axi_recorder_wready;
  assign \$26  = m_axi_recorder_awvalid & (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:260" *) m_axi_recorder_awready;
  assign \$27  = ~ (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/dma.py:348" *) \$26 ;
  assign \$28  = beat_counter_next[4] & (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/dma.py:348" *) \$27 ;
  assign \$29  = stop | (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/dma.py:355" *) addr_counter_end;
  assign \$30  = ~ (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/dma.py:367" *) running;
  assign \$31  = ~ (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/dma.py:368" *) one_outstanding_burst;
  assign \$32  = \$30  & (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/dma.py:367" *) \$31 ;
  assign \$33  = ~ (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/dma.py:368" *) two_outstanding_bursts;
  assign \$34  = \$32  & (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/dma.py:367" *) \$33 ;
  assign \$35  = ~ (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/dma.py:369" *) no_outstanding_b_q;
  assign \$36  = \$34  & (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/dma.py:367" *) \$35 ;
  assign \$37  = \$36  & (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/dma.py:367" *) outstanding_b[3];
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/dma.py:280" *)
  always @(posedge s_axi_lite_clk)
    axi_addr_counter <= \$38 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/dma.py:276" *)
  always @(posedge s_axi_lite_clk)
    one_outstanding_burst <= \$39 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/dma.py:277" *)
  always @(posedge s_axi_lite_clk)
    two_outstanding_bursts <= \$40 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:162" *)
  always @(posedge s_axi_lite_clk)
    m_axi_recorder_bready <= \$41 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/dma.py:330" *)
  always @(posedge s_axi_lite_clk)
    outstanding_b <= \$42 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$27 ) begin end
    \$43  = beat_counter;
    if (\$25 ) begin
      \$43  = beat_counter_next[3:0];
    end
    if (s_axi_lite_rst) begin
      \$43  = 4'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$27 ) begin end
    \$44  = running;
    if (\$29 ) begin
      \$44  = 1'h0;
    end
    if (start) begin
      \$44  = 1'h1;
    end
    if (s_axi_lite_rst) begin
      \$44  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$27 ) begin end
    \$45  = outstanding_b[3];
    if (s_axi_lite_rst) begin
      \$45  = 1'h1;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$27 ) begin end
    \$46  = \$37 ;
    if (s_axi_lite_rst) begin
      \$46  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$27 ) begin end
    \$38  = axi_addr_counter;
    if (\$9 ) begin
      \$38  = \$10 [21:0];
    end
    if (start) begin
      \$38  = 22'h020000;
    end
    if (s_axi_lite_rst) begin
      \$38  = 22'h020000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$27 ) begin end
    \$39  = one_outstanding_burst;
    if (\$9 ) begin
      if (\$13 ) begin
        \$39  = \$14 ;
      end
    end
    if (\$25 ) begin
      if (\$28 ) begin
        \$39  = two_outstanding_bursts;
      end
    end
    if (s_axi_lite_rst) begin
      \$39  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$27 ) begin end
    \$40  = two_outstanding_bursts;
    if (\$9 ) begin
      if (\$13 ) begin
        \$40  = one_outstanding_burst;
      end
    end
    if (\$25 ) begin
      if (\$28 ) begin
        \$40  = 1'h0;
      end
    end
    if (s_axi_lite_rst) begin
      \$40  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$27 ) begin end
    \$41  = 1'h1;
    if (s_axi_lite_rst) begin
      \$41  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$27 ) begin end
    \$42  = outstanding_b;
    if (\$18 ) begin
      \$42  = \$19 [3:0];
    end
    if (\$23 ) begin
      \$42  = \$24 [3:0];
    end
    if (s_axi_lite_rst) begin
      \$42  = 4'hf;
    end
  end
  assign next_address = { 3'h0, \$1  };
  assign m_axi_recorder_awaddr = { 3'h0, \$1  };
  assign m_axi_recorder_wdata = { \port$815$0 , \port$2955$0  };
  assign stream_data = { \port$815$0 , \port$2955$0  };
  assign m_axi_recorder_awlen = 4'hf;
  assign m_axi_recorder_awburst = 2'h1;
  assign m_axi_recorder_awcache = 4'h3;
  assign m_axi_recorder_awprot = 3'h0;
  assign m_axi_recorder_awlock = 2'h0;
  assign m_axi_recorder_awsize = 3'h3;
  assign m_axi_recorder_wstrb = 8'hff;
  assign \port$832$0  = \$1 ;
  assign m_axi_recorder_wlast = beat_counter_next[4];
  assign \$1  = { axi_addr_counter, 7'h00 };
endmodule

(* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fifo.py:60" *)
(* generator = "Amaranth" *)
module \top.recorder.fifo (s_axi_lite_rst, clk, reset, \port$815$0 , \port$815$32 , empty, wrerr, rden, data_in, wren, s_axi_lite_clk);
  wire [31:0] \$1 ;
  wire [3:0] \$2 ;
  wire \$3 ;
  wire \$4 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:40" *)
  input clk;
  wire clk;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fifo.py:49" *)
  input [35:0] data_in;
  wire [35:0] data_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fifo.py:54" *)
  wire [35:0] data_out;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fifo.py:56" *)
  output empty;
  wire empty;
  output [31:0] \port$815$0 ;
  wire [31:0] \port$815$0 ;
  output [3:0] \port$815$32 ;
  wire [3:0] \port$815$32 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fifo.py:55" *)
  input rden;
  wire rden;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fifo.py:47" *)
  input reset;
  wire reset;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:34" *)
  input s_axi_lite_clk;
  wire s_axi_lite_clk;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:34" *)
  input s_axi_lite_rst;
  wire s_axi_lite_rst;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fifo.py:50" *)
  input wren;
  wire wren;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fifo.py:52" *)
  output wrerr;
  wire wrerr;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fifo.py:61" *)
  FIFO18E1 #(
    .DATA_WIDTH(32'd36),
    .FIFO_MODE("FIFO18_36")
  ) fifo18e1 (
    .DI(data_in[31:0]),
    .DIP(data_in[35:32]),
    .DO(\$1 ),
    .DOP(\$2 ),
    .EMPTY(empty),
    .FULL(\$3 ),
    .RDCLK(s_axi_lite_clk),
    .RDEN(rden),
    .RDERR(\$4 ),
    .REGCE(1'h0),
    .RST(reset),
    .RSTREG(s_axi_lite_rst),
    .WRCLK(clk),
    .WREN(wren),
    .WRERR(wrerr)
  );
  assign data_out = { \$2 , \$1  };
  assign \port$815$0  = \$1 ;
  assign \port$815$32  = \$2 ;
endmodule

(* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/packer.py:85" *)
(* generator = "Amaranth" *)
module \top.recorder.pack12 (re_in, im_in, enable, strobe_in, out, strobe_out, rst, clk);
  reg \$auto$verilog_backend.cc:2352:dump_module$28  = 0;
  wire \$1 ;
  reg [11:0] \$10 ;
  reg [1:0] \$11 ;
  wire \$2 ;
  wire \$3 ;
  wire \$4 ;
  wire \$5 ;
  wire \$6 ;
  wire \$7 ;
  wire \$8 ;
  reg [11:0] \$9 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:40" *)
  input clk;
  wire clk;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/packer.py:77" *)
  input enable;
  wire enable;
  (* src = "/usr/lib/python3.10/contextlib.py:142" *)
  reg [1:0] fsm_state = 2'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/packer.py:79" *)
  input [11:0] im_in;
  wire [11:0] im_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/packer.py:87" *)
  reg [11:0] im_q = 12'h000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/packer.py:81" *)
  output [31:0] out;
  reg [31:0] out;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/packer.py:78" *)
  input [11:0] re_in;
  wire [11:0] re_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/packer.py:86" *)
  reg [11:0] re_q = 12'h000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:40" *)
  input rst;
  wire rst;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/packer.py:80" *)
  input strobe_in;
  wire strobe_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/packer.py:82" *)
  output strobe_out;
  reg strobe_out;
  assign \$1  = ~ (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/packer.py:104" *) enable;
  assign \$2  = ~ (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/packer.py:111" *) enable;
  assign \$3  = ~ (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/packer.py:118" *) enable;
  assign \$4  = ~ (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/packer.py:125" *) enable;
  assign \$5  = ! (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/hdl/_dsl.py:490" *) fsm_state;
  assign \$6  = fsm_state == (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/hdl/_dsl.py:490" *) 1'h1;
  assign \$7  = fsm_state == (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/hdl/_dsl.py:490" *) 2'h2;
  assign \$8  = fsm_state == (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/hdl/_dsl.py:490" *) 2'h3;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/packer.py:86" *)
  always @(posedge clk)
    re_q <= \$9 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/packer.py:87" *)
  always @(posedge clk)
    im_q <= \$10 ;
  (* src = "/usr/lib/python3.10/contextlib.py:142" *)
  always @(posedge clk)
    fsm_state <= \$11 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$28 ) begin end
    \$9  = re_q;
    if (strobe_in) begin
      \$9  = re_in;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$28 ) begin end
    \$10  = im_q;
    if (strobe_in) begin
      \$10  = im_in;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$28 ) begin end
    \$11  = fsm_state;
    (* full_case = 32'd1 *)
    casez (fsm_state)
      2'h0:
        begin
          if (strobe_in) begin
            \$11  = 2'h1;
          end
          if (\$1 ) begin
            \$11  = 2'h0;
          end
        end
      2'h1:
        begin
          if (strobe_in) begin
            \$11  = 2'h2;
          end
          if (\$2 ) begin
            \$11  = 2'h0;
          end
        end
      2'h2:
        begin
          if (strobe_in) begin
            \$11  = 2'h3;
          end
          if (\$3 ) begin
            \$11  = 2'h0;
          end
        end
      2'h3:
        begin
          if (strobe_in) begin
            \$11  = 2'h0;
          end
          if (\$4 ) begin
            \$11  = 2'h0;
          end
        end
    endcase
    if (rst) begin
      \$11  = 2'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$28 ) begin end
    out = 32'd0;
    (* full_case = 32'd1 *)
    casez (fsm_state)
      2'h0:
          /* empty */;
      2'h1:
          out = { re_in[11:4], im_q[7:0], re_q[3:0], im_q[11:8], re_q[11:4] };
      2'h2:
          out = { re_in[3:0], im_in[11:8], re_in[11:4], im_q[7:0], re_q[3:0], im_q[11:8] };
      2'h3:
          out = { im_in[7:0], re_in[3:0], im_in[11:8], re_in[11:4], im_q[7:0] };
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$28 ) begin end
    strobe_out = 1'h0;
    (* full_case = 32'd1 *)
    casez (fsm_state)
      2'h0:
          /* empty */;
      2'h1:
          if (strobe_in) begin
            strobe_out = 1'h1;
          end
      2'h2:
          if (strobe_in) begin
            strobe_out = 1'h1;
          end
      2'h3:
          if (strobe_in) begin
            strobe_out = 1'h1;
          end
    endcase
  end
endmodule

(* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/packer.py:45" *)
(* generator = "Amaranth" *)
module \top.recorder.pack16 (strobe_out, re_in, im_in, strobe_in, enable);
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/packer.py:37" *)
  input enable;
  wire enable;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/packer.py:39" *)
  input [15:0] im_in;
  wire [15:0] im_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/packer.py:41" *)
  wire [31:0] out;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/packer.py:38" *)
  input [15:0] re_in;
  wire [15:0] re_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/packer.py:40" *)
  input strobe_in;
  wire strobe_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/packer.py:42" *)
  output strobe_out;
  wire strobe_out;
  assign strobe_out = strobe_in & (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/packer.py:48" *) enable;
  assign out = { im_in, re_in };
endmodule

(* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/packer.py:226" *)
(* generator = "Amaranth" *)
module \top.recorder.pack64 (s_axi_lite_rst, fifo_data, empty, rden, out_ready, enable, fifo_data_q, has_two, s_axi_lite_clk);
  reg \$auto$verilog_backend.cc:2352:dump_module$29  = 0;
  wire \$1 ;
  wire \$2 ;
  wire \$3 ;
  wire \$4 ;
  wire \$5 ;
  wire \$6 ;
  reg [31:0] \$7 ;
  reg \$8 ;
  reg \$9 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/packer.py:219" *)
  input empty;
  wire empty;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/packer.py:215" *)
  input enable;
  wire enable;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/packer.py:217" *)
  input [31:0] fifo_data;
  wire [31:0] fifo_data;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/packer.py:227" *)
  output [31:0] fifo_data_q;
  reg [31:0] fifo_data_q = 32'd0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/packer.py:228" *)
  reg has_one = 1'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/packer.py:222" *)
  output has_two;
  reg has_two = 1'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/packer.py:221" *)
  wire [63:0] out_data;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/packer.py:223" *)
  input out_ready;
  wire out_ready;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/packer.py:232" *)
  wire out_tx;
  (* init = 1'h0 *)
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/packer.py:222" *)
  wire out_valid;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/packer.py:218" *)
  output rden;
  wire rden;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:34" *)
  input s_axi_lite_clk;
  wire s_axi_lite_clk;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:34" *)
  input s_axi_lite_rst;
  wire s_axi_lite_rst;
  assign \$1  = ~ (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/packer.py:244" *) has_one;
  assign \$2  = ~ (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/packer.py:253" *) enable;
  assign out_tx = out_ready & (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/packer.py:234" *) has_two;
  assign \$3  = ~ (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/packer.py:239" *) empty;
  assign \$4  = \$3  & (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/packer.py:239" *) enable;
  assign \$5  = ~ (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/packer.py:239" *) has_two;
  assign \$6  = out_tx | (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/packer.py:239" *) \$5 ;
  assign rden = \$4  & (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/packer.py:239" *) \$6 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/packer.py:227" *)
  always @(posedge s_axi_lite_clk)
    fifo_data_q <= \$7 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/packer.py:228" *)
  always @(posedge s_axi_lite_clk)
    has_one <= \$8 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/packer.py:229" *)
  always @(posedge s_axi_lite_clk)
    has_two <= \$9 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$29 ) begin end
    \$7  = fifo_data_q;
    if (rden) begin
      \$7  = fifo_data;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$29 ) begin end
    \$8  = has_one;
    if (rden) begin
      \$8  = \$1 ;
    end
    if (out_tx) begin
      \$8  = rden;
    end
    if (\$2 ) begin
      \$8  = 1'h0;
    end
    if (s_axi_lite_rst) begin
      \$8  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$29 ) begin end
    \$9  = has_two;
    if (rden) begin
      \$9  = has_one;
    end
    if (out_tx) begin
      \$9  = 1'h0;
    end
    if (\$2 ) begin
      \$9  = 1'h0;
    end
    if (s_axi_lite_rst) begin
      \$9  = 1'h0;
    end
  end
  assign out_valid = has_two;
  assign out_data = { fifo_data, fifo_data_q };
endmodule

(* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/packer.py:162" *)
(* generator = "Amaranth" *)
module \top.recorder.pack8 (re_in, im_in, enable, strobe_out, strobe_in, re_q, im_q, rst, clk);
  reg \$auto$verilog_backend.cc:2352:dump_module$30  = 0;
  wire \$1 ;
  wire \$2 ;
  reg \$3 ;
  reg [7:0] \$4 ;
  reg [7:0] \$5 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:40" *)
  input clk;
  wire clk;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/packer.py:154" *)
  input enable;
  wire enable;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/packer.py:165" *)
  reg full = 1'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/packer.py:156" *)
  input [7:0] im_in;
  wire [7:0] im_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/packer.py:164" *)
  output [7:0] im_q;
  reg [7:0] im_q = 8'h00;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/packer.py:158" *)
  wire [31:0] out;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/packer.py:155" *)
  input [7:0] re_in;
  wire [7:0] re_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/packer.py:163" *)
  output [7:0] re_q;
  reg [7:0] re_q = 8'h00;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:40" *)
  input rst;
  wire rst;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/packer.py:157" *)
  input strobe_in;
  wire strobe_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/packer.py:159" *)
  output strobe_out;
  wire strobe_out;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/packer.py:165" *)
  always @(posedge clk)
    full <= \$3 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/packer.py:163" *)
  always @(posedge clk)
    re_q <= \$4 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/packer.py:164" *)
  always @(posedge clk)
    im_q <= \$5 ;
  assign \$1  = ~ (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/packer.py:168" *) full;
  assign \$2  = ~ (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/packer.py:172" *) enable;
  assign strobe_out = strobe_in & (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/packer.py:176" *) full;
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$30 ) begin end
    \$4  = re_q;
    if (strobe_in) begin
      \$4  = re_in;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$30 ) begin end
    \$5  = im_q;
    if (strobe_in) begin
      \$5  = im_in;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$30 ) begin end
    \$3  = full;
    if (strobe_in) begin
      \$3  = \$1 ;
    end
    if (\$2 ) begin
      \$3  = 1'h0;
    end
    if (rst) begin
      \$3  = 1'h0;
    end
  end
  assign out = { im_in, re_in, im_q, re_q };
endmodule

(* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/vendor/_xilinx.py:1236" *)
(* generator = "Amaranth" *)
module \top.recorder.sync_dropped (s_axi_lite_rst, dropped, stage1, s_axi_lite_clk);
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/recorder.py:183" *)
  input dropped;
  wire dropped;
  (* ASYNC_REG = "TRUE" *)
  (* init = 1'h0 *)
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/recorder.py:99" *)
  wire dropped_samples;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:34" *)
  input s_axi_lite_clk;
  wire s_axi_lite_clk;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:34" *)
  input s_axi_lite_rst;
  wire s_axi_lite_rst;
  (* ASYNC_REG = "TRUE" *)
  (* \amaranth.vivado.false_path  = "TRUE" *)
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/vendor/_xilinx.py:1237" *)
  reg stage0 = 1'h0;
  (* ASYNC_REG = "TRUE" *)
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/recorder.py:99" *)
  output stage1;
  reg stage1 = 1'h0;
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/vendor/_xilinx.py:1237" *)
  always @(posedge s_axi_lite_clk)
    stage0 <= dropped;
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/vendor/_xilinx.py:1237" *)
  always @(posedge s_axi_lite_clk)
    stage1 <= stage0;
  assign dropped_samples = stage1;
endmodule

(* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/vendor/_xilinx.py:1236" *)
(* generator = "Amaranth" *)
module \top.recorder.sync_mode (mode, stage1, rst, clk);
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:40" *)
  input clk;
  wire clk;
  (* enum_base_type = "RecorderMode" *)
  (* enum_value_00 = "MODE_16BIT" *)
  (* enum_value_01 = "MODE_12BIT" *)
  (* enum_value_10 = "MODE_8BIT" *)
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/recorder.py:95" *)
  input [1:0] mode;
  wire [1:0] mode;
  (* ASYNC_REG = "TRUE" *)
  (* enum_base_type = "RecorderMode" *)
  (* enum_value_00 = "MODE_16BIT" *)
  (* enum_value_01 = "MODE_12BIT" *)
  (* enum_value_10 = "MODE_8BIT" *)
  (* init = 2'h0 *)
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/recorder.py:143" *)
  wire [1:0] \mode$5 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:40" *)
  input rst;
  wire rst;
  (* ASYNC_REG = "TRUE" *)
  (* \amaranth.vivado.false_path  = "TRUE" *)
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/vendor/_xilinx.py:1237" *)
  reg [1:0] stage0 = 2'h0;
  (* ASYNC_REG = "TRUE" *)
  (* enum_base_type = "RecorderMode" *)
  (* enum_value_00 = "MODE_16BIT" *)
  (* enum_value_01 = "MODE_12BIT" *)
  (* enum_value_10 = "MODE_8BIT" *)
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/recorder.py:143" *)
  output [1:0] stage1;
  reg [1:0] stage1 = 2'h0;
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/vendor/_xilinx.py:1237" *)
  always @(posedge clk)
    stage0 <= mode;
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/vendor/_xilinx.py:1237" *)
  always @(posedge clk)
    stage1 <= stage0;
  assign \mode$5  = stage1;
endmodule

(* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/vendor/_xilinx.py:1236" *)
(* generator = "Amaranth" *)
module \top.recorder.sync_run (run_delay, stage1, rst, clk);
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:40" *)
  input clk;
  wire clk;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:40" *)
  input rst;
  wire rst;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/recorder.py:131" *)
  input [1:0] run_delay;
  wire [1:0] run_delay;
  (* ASYNC_REG = "TRUE" *)
  (* init = 1'h0 *)
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/recorder.py:144" *)
  wire run_in;
  (* ASYNC_REG = "TRUE" *)
  (* \amaranth.vivado.false_path  = "TRUE" *)
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/vendor/_xilinx.py:1237" *)
  reg stage0 = 1'h0;
  (* ASYNC_REG = "TRUE" *)
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/recorder.py:144" *)
  output stage1;
  reg stage1 = 1'h0;
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/vendor/_xilinx.py:1237" *)
  always @(posedge clk)
    stage0 <= run_delay[1];
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/vendor/_xilinx.py:1237" *)
  always @(posedge clk)
    stage1 <= stage0;
  assign run_in = stage1;
endmodule

(* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/vendor/_xilinx.py:1236" *)
(* generator = "Amaranth" *)
module \top.recorder.sync_run_in (s_axi_lite_rst, run_in, stage1, s_axi_lite_clk);
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/recorder.py:144" *)
  input run_in;
  wire run_in;
  (* ASYNC_REG = "TRUE" *)
  (* init = 1'h0 *)
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/recorder.py:198" *)
  wire run_in_dma;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:34" *)
  input s_axi_lite_clk;
  wire s_axi_lite_clk;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:34" *)
  input s_axi_lite_rst;
  wire s_axi_lite_rst;
  (* ASYNC_REG = "TRUE" *)
  (* \amaranth.vivado.false_path  = "TRUE" *)
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/vendor/_xilinx.py:1237" *)
  reg stage0 = 1'h0;
  (* ASYNC_REG = "TRUE" *)
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/recorder.py:198" *)
  output stage1;
  reg stage1 = 1'h0;
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/vendor/_xilinx.py:1237" *)
  always @(posedge s_axi_lite_clk)
    stage0 <= run_in;
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/vendor/_xilinx.py:1237" *)
  always @(posedge s_axi_lite_clk)
    stage1 <= stage0;
  assign run_in_dma = stage1;
endmodule

(* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:274" *)
(* generator = "Amaranth" *)
module \top.recorder_registers (s_axi_lite_rst, \port$832$0 , \ren$3 , \wstrobe$5 , address, wdata, rdata, rdone, wdone, field_start, field_stop, field_mode, field_dropped_samples, s_axi_lite_clk);
  reg \$auto$verilog_backend.cc:2352:dump_module$31  = 0;
  wire \$1 ;
  wire \$2 ;
  wire [31:0] \$3 ;
  wire [31:0] \$4 ;
  wire \$5 ;
  reg \$6 ;
  reg \$7 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:263" *)
  input address;
  wire address;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:97" *)
  input field_dropped_samples;
  wire field_dropped_samples;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:97" *)
  output [1:0] field_mode;
  wire [1:0] field_mode;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:97" *)
  wire [31:0] field_next_address;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:97" *)
  output field_start;
  wire field_start;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:97" *)
  output field_stop;
  wire field_stop;
  input [28:0] \port$832$0 ;
  wire [28:0] \port$832$0 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:264" *)
  output [31:0] rdata;
  reg [31:0] rdata = 32'd0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:92" *)
  wire [31:0] \rdata$14 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:92" *)
  wire [31:0] \rdata$15 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:260" *)
  output rdone;
  reg rdone = 1'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:275" *)
  wire [1:0] reg_enable;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:90" *)
  wire ren;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:259" *)
  input \ren$3 ;
  wire \ren$3 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:90" *)
  wire \ren$8 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:34" *)
  input s_axi_lite_clk;
  wire s_axi_lite_clk;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:34" *)
  input s_axi_lite_rst;
  wire s_axi_lite_rst;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:93" *)
  input [31:0] wdata;
  wire [31:0] wdata;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:93" *)
  wire [31:0] \wdata$10 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:265" *)
  wire [31:0] \wdata$7 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:262" *)
  output wdone;
  reg wdone = 1'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:91" *)
  wire [3:0] wstrobe;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:261" *)
  input [3:0] \wstrobe$5 ;
  wire [3:0] \wstrobe$5 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:91" *)
  wire [3:0] \wstrobe$9 ;
  assign wstrobe = address ? (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:284" *) 4'h0 : \wstrobe$5 ;
  assign \ren$8  = \ren$3  & (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:283" *) reg_enable[1];
  assign \wstrobe$9  = reg_enable[1] ? (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:284" *) \wstrobe$5  : 4'h0;
  assign \$4  = \$3  | (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:287" *) \rdata$15 ;
  assign \$5  = | (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:291" *) \wstrobe$5 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:264" *)
  always @(posedge s_axi_lite_clk)
    rdata <= \$4 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:260" *)
  always @(posedge s_axi_lite_clk)
    rdone <= \$6 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:262" *)
  always @(posedge s_axi_lite_clk)
    wdone <= \$7 ;
  assign \$1  = ! (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:282" *) address;
  assign ren = \ren$3  & (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:283" *) reg_enable[0];
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:280" *)
  \top.recorder_registers.recorder_control  recorder_control (
    .field_dropped_samples(field_dropped_samples),
    .field_mode(field_mode),
    .field_start(field_start),
    .field_stop(field_stop),
    .rdata(\rdata$14 ),
    .ren(ren),
    .s_axi_lite_clk(s_axi_lite_clk),
    .s_axi_lite_rst(s_axi_lite_rst),
    .wdata(wdata),
    .wstrobe(wstrobe)
  );
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:280" *)
  \top.recorder_registers.recorder_next_address  recorder_next_address (
    .\port$832$0 (\port$832$0 ),
    .rdata(\rdata$15 ),
    .ren(\ren$8 )
  );
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$31 ) begin end
    \$6  = \ren$3 ;
    if (s_axi_lite_rst) begin
      \$6  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$31 ) begin end
    \$7  = \$5 ;
    if (s_axi_lite_rst) begin
      \$7  = 1'h0;
    end
  end
  assign \wdata$7  = wdata;
  assign \wdata$10  = wdata;
  assign field_next_address = { 3'h0, \port$832$0  };
  assign reg_enable[1] = \$2 ;
  assign reg_enable[0] = \$1 ;
  assign \$2  = address;
  assign \$3  = \rdata$14 ;
endmodule

(* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:117" *)
(* generator = "Amaranth" *)
module \top.recorder_registers.recorder_control (s_axi_lite_rst, ren, wstrobe, wdata, rdata, field_start, field_stop, field_mode, field_dropped_samples, s_axi_lite_clk);
  reg \$auto$verilog_backend.cc:2352:dump_module$32  = 0;
  reg \$1 ;
  reg \$2 ;
  reg [1:0] \$3 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:97" *)
  input field_dropped_samples;
  wire field_dropped_samples;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:97" *)
  output [1:0] field_mode;
  reg [1:0] field_mode = 2'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:97" *)
  output field_start;
  reg field_start = 1'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:97" *)
  output field_stop;
  reg field_stop = 1'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:92" *)
  output [31:0] rdata;
  reg [31:0] rdata;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:90" *)
  input ren;
  wire ren;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:34" *)
  input s_axi_lite_clk;
  wire s_axi_lite_clk;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:34" *)
  input s_axi_lite_rst;
  wire s_axi_lite_rst;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:93" *)
  input [31:0] wdata;
  wire [31:0] wdata;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:91" *)
  input [3:0] wstrobe;
  wire [3:0] wstrobe;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:97" *)
  always @(posedge s_axi_lite_clk)
    field_mode <= \$3 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:97" *)
  always @(posedge s_axi_lite_clk)
    field_start <= \$1 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:97" *)
  always @(posedge s_axi_lite_clk)
    field_stop <= \$2 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$32 ) begin end
    rdata = 32'd0;
    if (ren) begin
      rdata = 32'd0;
    end
    if (ren) begin
      rdata[3:2] = field_mode;
      rdata[4] = field_dropped_samples;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$32 ) begin end
    \$1  = 1'h0;
    if (wstrobe[0]) begin
      \$1  = wdata[0];
    end
    if (s_axi_lite_rst) begin
      \$1  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$32 ) begin end
    \$2  = 1'h0;
    if (wstrobe[0]) begin
      \$2  = wdata[1];
    end
    if (s_axi_lite_rst) begin
      \$2  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$32 ) begin end
    \$3  = field_mode;
    if (wstrobe[0]) begin
      \$3 [0] = wdata[2];
      \$3 [1] = wdata[3];
    end
    if (s_axi_lite_rst) begin
      \$3  = 2'h0;
    end
  end
endmodule

(* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:117" *)
(* generator = "Amaranth" *)
module \top.recorder_registers.recorder_next_address (\port$832$0 , rdata, ren);
  reg \$auto$verilog_backend.cc:2352:dump_module$33  = 0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:97" *)
  wire [31:0] field_next_address;
  input [28:0] \port$832$0 ;
  wire [28:0] \port$832$0 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:92" *)
  output [31:0] rdata;
  reg [31:0] rdata;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:90" *)
  input ren;
  wire ren;
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$33 ) begin end
    rdata = 32'd0;
    if (ren) begin
      rdata = 32'd0;
    end
    if (ren) begin
      rdata = { 3'h0, \port$832$0  };
    end
  end
  assign field_next_address = { 3'h0, \port$832$0  };
endmodule

(* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cdc.py:198" *)
(* generator = "Amaranth" *)
module \top.rxiq_cdc (im_in, sampling_clk, clk, \port$1342$0 , reset, strobe_out, rst, sampling_rst, re_in);
  reg \$auto$verilog_backend.cc:2352:dump_module$34  = 0;
  reg \$1 ;
  wire [31:0] \$2 ;
  wire [3:0] \$3 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:40" *)
  input clk;
  wire clk;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fifo.py:49" *)
  wire [35:0] data_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fifo.py:54" *)
  wire [35:0] data_out;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fifo.py:56" *)
  wire empty;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cdc.py:189" *)
  input [11:0] im_in;
  wire [11:0] im_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cdc.py:195" *)
  wire [11:0] im_out;
  output [23:0] \port$1342$0 ;
  wire [23:0] \port$1342$0 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fifo.py:55" *)
  wire rden;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cdc.py:188" *)
  input [11:0] re_in;
  wire [11:0] re_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cdc.py:194" *)
  wire [11:0] re_out;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cdc.py:192" *)
  input reset;
  wire reset;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cdc.py:192" *)
  wire \reset$11 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cdc.py:209" *)
  wire reset_i;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:40" *)
  input rst;
  wire rst;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:35" *)
  input sampling_clk;
  wire sampling_clk;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:35" *)
  input sampling_rst;
  wire sampling_rst;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cdc.py:193" *)
  output strobe_out;
  reg strobe_out = 1'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fifo.py:50" *)
  wire wren;
  assign wren = ~ (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cdc.py:215" *) reset_i;
  assign rden = ~ (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cdc.py:222" *) empty;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cdc.py:193" *)
  always @(posedge clk)
    strobe_out <= \$1 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cdc.py:199" *)
  \top.rxiq_cdc.fifo  fifo (
    .clk(clk),
    .empty(empty),
    .\port$0$71 (re_in),
    .\port$0$83 (im_in),
    .\port$1342$0 (\$2 ),
    .\port$1342$32 (\$3 ),
    .rden(rden),
    .reset(reset),
    .rst(rst),
    .sampling_clk(sampling_clk),
    .wren(wren)
  );
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cdc.py:210" *)
  \top.rxiq_cdc.sync_reset  sync_reset (
    .reset(reset),
    .sampling_clk(sampling_clk),
    .sampling_rst(sampling_rst),
    .stage1(reset_i)
  );
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$34 ) begin end
    \$1  = rden;
    if (rst) begin
      \$1  = 1'h0;
    end
  end
  assign data_in = { 12'h000, im_in, re_in };
  assign re_out = \$2 [11:0];
  assign data_out = { \$3 , \$2  };
  assign im_out = \$2 [23:12];
  assign \reset$11  = reset;
  assign \port$1342$0  = \$2 [23:0];
endmodule

(* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fifo.py:60" *)
(* generator = "Amaranth" *)
module \top.rxiq_cdc.fifo (\port$0$83 , sampling_clk, clk, wren, rden, \port$1342$0 , \port$1342$32 , empty, reset, rst, \port$0$71 );
  wire [31:0] \$1 ;
  wire [3:0] \$2 ;
  wire \$3 ;
  wire \$4 ;
  wire \$5 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:40" *)
  input clk;
  wire clk;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fifo.py:49" *)
  wire [35:0] data_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fifo.py:54" *)
  wire [35:0] data_out;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fifo.py:56" *)
  output empty;
  wire empty;
  input [11:0] \port$0$71 ;
  wire [11:0] \port$0$71 ;
  input [11:0] \port$0$83 ;
  wire [11:0] \port$0$83 ;
  output [31:0] \port$1342$0 ;
  wire [31:0] \port$1342$0 ;
  output [3:0] \port$1342$32 ;
  wire [3:0] \port$1342$32 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fifo.py:55" *)
  input rden;
  wire rden;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fifo.py:47" *)
  input reset;
  wire reset;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:40" *)
  input rst;
  wire rst;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:35" *)
  input sampling_clk;
  wire sampling_clk;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fifo.py:50" *)
  input wren;
  wire wren;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fifo.py:61" *)
  FIFO18E1 #(
    .DATA_WIDTH(32'd36),
    .FIFO_MODE("FIFO18_36")
  ) fifo18e1 (
    .DI({ 8'h00, \port$0$83 , \port$0$71  }),
    .DIP(4'h0),
    .DO(\$1 ),
    .DOP(\$2 ),
    .EMPTY(empty),
    .FULL(\$3 ),
    .RDCLK(clk),
    .RDEN(rden),
    .RDERR(\$4 ),
    .REGCE(1'h0),
    .RST(reset),
    .RSTREG(rst),
    .WRCLK(sampling_clk),
    .WREN(wren),
    .WRERR(\$5 )
  );
  assign data_in = { 12'h000, \port$0$83 , \port$0$71  };
  assign data_out = { \$2 , \$1  };
  assign \port$1342$0  = \$1 ;
  assign \port$1342$32  = \$2 ;
endmodule

(* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/vendor/_xilinx.py:1236" *)
(* generator = "Amaranth" *)
module \top.rxiq_cdc.sync_reset (reset, stage1, sampling_rst, sampling_clk);
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cdc.py:192" *)
  input reset;
  wire reset;
  (* ASYNC_REG = "TRUE" *)
  (* init = 1'h1 *)
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cdc.py:209" *)
  wire reset_i;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:35" *)
  input sampling_clk;
  wire sampling_clk;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:35" *)
  input sampling_rst;
  wire sampling_rst;
  (* ASYNC_REG = "TRUE" *)
  (* \amaranth.vivado.false_path  = "TRUE" *)
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/vendor/_xilinx.py:1237" *)
  reg stage0 = 1'h1;
  (* ASYNC_REG = "TRUE" *)
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cdc.py:209" *)
  output stage1;
  reg stage1 = 1'h1;
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/vendor/_xilinx.py:1237" *)
  always @(posedge sampling_clk)
    stage0 <= reset;
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/vendor/_xilinx.py:1237" *)
  always @(posedge sampling_clk)
    stage1 <= stage0;
  assign reset_i = stage1;
endmodule

(* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/vendor/_xilinx.py:1236" *)
(* generator = "Amaranth" *)
module \top.sampling_rst$214 (field_sdr_reset, sampling_rst, sampling_clk);
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:97" *)
  input field_sdr_reset;
  wire field_sdr_reset;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:35" *)
  input sampling_clk;
  wire sampling_clk;
  (* ASYNC_REG = "TRUE" *)
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/vendor/_xilinx.py:1237" *)
  output sampling_rst;
  reg sampling_rst = 1'h1;
  (* ASYNC_REG = "TRUE" *)
  (* \amaranth.vivado.false_path  = "TRUE" *)
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/vendor/_xilinx.py:1237" *)
  reg stage0 = 1'h1;
  (* ASYNC_REG = "TRUE" *)
  (* init = 1'h1 *)
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/vendor/_xilinx.py:1237" *)
  wire stage1;
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/vendor/_xilinx.py:1237" *)
  always @(posedge sampling_clk)
    stage0 <= field_sdr_reset;
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/vendor/_xilinx.py:1237" *)
  always @(posedge sampling_clk)
    sampling_rst <= stage0;
  assign stage1 = sampling_rst;
endmodule

(* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:274" *)
(* generator = "Amaranth" *)
module \top.sdr_registers (field_last_buffer, rdata, rdone, wdone, field_use_ddc_out, field_num_integrations, field_abort, field_peak_detect, field_coeff_waddr, field_coeff_wren, field_coeff_wdata, field_decimation1, field_decimation2, field_decimation3, field_frequency, field_operations_minus_one1, field_operations_minus_one2, field_operations_minus_one3, field_odd_operations1, field_odd_operations3, field_bypass2
, field_bypass3, field_enable_input, \wstrobe$5 , \ren$3 , \port$3360$4 , rst, clk);
  reg \$auto$verilog_backend.cc:2352:dump_module$35  = 0;
  wire \$1 ;
  wire [31:0] \$10 ;
  wire [31:0] \$11 ;
  wire [31:0] \$12 ;
  wire \$13 ;
  reg \$14 ;
  reg \$15 ;
  wire \$2 ;
  wire \$3 ;
  wire \$4 ;
  wire \$5 ;
  wire \$6 ;
  wire [31:0] \$7 ;
  wire [31:0] \$8 ;
  wire [31:0] \$9 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:263" *)
  wire [2:0] address;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:40" *)
  input clk;
  wire clk;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:97" *)
  output field_abort;
  wire field_abort;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:97" *)
  output field_bypass2;
  wire field_bypass2;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:97" *)
  output field_bypass3;
  wire field_bypass3;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:97" *)
  output [9:0] field_coeff_waddr;
  wire [9:0] field_coeff_waddr;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:97" *)
  output [17:0] field_coeff_wdata;
  wire [17:0] field_coeff_wdata;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:97" *)
  output field_coeff_wren;
  wire field_coeff_wren;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:97" *)
  output [6:0] field_decimation1;
  wire [6:0] field_decimation1;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:97" *)
  output [5:0] field_decimation2;
  wire [5:0] field_decimation2;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:97" *)
  output [6:0] field_decimation3;
  wire [6:0] field_decimation3;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:97" *)
  output field_enable_input;
  wire field_enable_input;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:97" *)
  output [27:0] field_frequency;
  wire [27:0] field_frequency;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:97" *)
  input [2:0] field_last_buffer;
  wire [2:0] field_last_buffer;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:97" *)
  output [9:0] field_num_integrations;
  wire [9:0] field_num_integrations;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:97" *)
  output field_odd_operations1;
  wire field_odd_operations1;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:97" *)
  output field_odd_operations3;
  wire field_odd_operations3;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:97" *)
  output [6:0] field_operations_minus_one1;
  wire [6:0] field_operations_minus_one1;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:97" *)
  output [5:0] field_operations_minus_one2;
  wire [5:0] field_operations_minus_one2;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:97" *)
  output [6:0] field_operations_minus_one3;
  wire [6:0] field_operations_minus_one3;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:97" *)
  output field_peak_detect;
  wire field_peak_detect;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:97" *)
  output field_use_ddc_out;
  wire field_use_ddc_out;
  input [34:0] \port$3360$4 ;
  wire [34:0] \port$3360$4 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:264" *)
  output [31:0] rdata;
  reg [31:0] rdata = 32'd0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:92" *)
  wire [31:0] \rdata$26 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:92" *)
  wire [31:0] \rdata$27 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:92" *)
  wire [31:0] \rdata$28 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:92" *)
  wire [31:0] \rdata$29 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:92" *)
  wire [31:0] \rdata$30 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:92" *)
  wire [31:0] \rdata$31 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:260" *)
  output rdone;
  reg rdone = 1'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:275" *)
  wire [5:0] reg_enable;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:90" *)
  wire ren;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:90" *)
  wire \ren$11 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:90" *)
  wire \ren$14 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:90" *)
  wire \ren$17 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:90" *)
  wire \ren$20 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:259" *)
  input \ren$3 ;
  wire \ren$3 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:90" *)
  wire \ren$8 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:40" *)
  input rst;
  wire rst;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:93" *)
  wire [31:0] wdata;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:93" *)
  wire [31:0] \wdata$10 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:93" *)
  wire [31:0] \wdata$13 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:93" *)
  wire [31:0] \wdata$16 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:93" *)
  wire [31:0] \wdata$19 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:93" *)
  wire [31:0] \wdata$22 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:265" *)
  wire [31:0] \wdata$7 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:262" *)
  output wdone;
  reg wdone = 1'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:91" *)
  wire [3:0] wstrobe;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:91" *)
  wire [3:0] \wstrobe$12 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:91" *)
  wire [3:0] \wstrobe$15 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:91" *)
  wire [3:0] \wstrobe$18 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:91" *)
  wire [3:0] \wstrobe$21 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:261" *)
  input [3:0] \wstrobe$5 ;
  wire [3:0] \wstrobe$5 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:91" *)
  wire [3:0] \wstrobe$9 ;
  assign \$1  = ! (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:282" *) \port$3360$4 [2:0];
  assign ren = \ren$3  & (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:283" *) reg_enable[0];
  assign wstrobe = reg_enable[0] ? (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:284" *) \wstrobe$5  : 4'h0;
  assign \$2  = \port$3360$4 [2:0] == (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:282" *) 1'h1;
  assign \ren$8  = \ren$3  & (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:283" *) reg_enable[1];
  assign \wstrobe$9  = reg_enable[1] ? (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:284" *) \wstrobe$5  : 4'h0;
  assign \$3  = \port$3360$4 [2:0] == (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:282" *) 2'h2;
  assign \ren$11  = \ren$3  & (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:283" *) reg_enable[2];
  assign \wstrobe$12  = reg_enable[2] ? (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:284" *) \wstrobe$5  : 4'h0;
  assign \$4  = \port$3360$4 [2:0] == (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:282" *) 2'h3;
  assign \ren$14  = \ren$3  & (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:283" *) reg_enable[3];
  assign \wstrobe$15  = reg_enable[3] ? (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:284" *) \wstrobe$5  : 4'h0;
  assign \$5  = \port$3360$4 [2:0] == (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:282" *) 3'h4;
  assign \ren$17  = \ren$3  & (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:283" *) reg_enable[4];
  assign \wstrobe$18  = reg_enable[4] ? (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:284" *) \wstrobe$5  : 4'h0;
  assign \$6  = \port$3360$4 [2:0] == (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:282" *) 3'h5;
  assign \ren$20  = \ren$3  & (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:283" *) reg_enable[5];
  assign \wstrobe$21  = reg_enable[5] ? (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:284" *) \wstrobe$5  : 4'h0;
  assign \$8  = \$7  | (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:287" *) \rdata$27 ;
  assign \$9  = \$8  | (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:287" *) \rdata$28 ;
  assign \$10  = \$9  | (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:287" *) \rdata$29 ;
  assign \$11  = \$10  | (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:287" *) \rdata$30 ;
  assign \$12  = \$11  | (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:287" *) \rdata$31 ;
  assign \$13  = | (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:291" *) \wstrobe$5 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:264" *)
  always @(posedge clk)
    rdata <= \$12 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:260" *)
  always @(posedge clk)
    rdone <= \$14 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:262" *)
  always @(posedge clk)
    wdone <= \$15 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:280" *)
  \top.sdr_registers.ddc_coeff  ddc_coeff (
    .clk(clk),
    .field_coeff_wdata(field_coeff_wdata),
    .field_coeff_wren(field_coeff_wren),
    .rdata(\rdata$28 ),
    .ren(\ren$11 ),
    .rst(rst),
    .wdata(\port$3360$4 [34:3]),
    .wstrobe(\wstrobe$12 )
  );
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:280" *)
  \top.sdr_registers.ddc_coeff_addr  ddc_coeff_addr (
    .clk(clk),
    .field_coeff_waddr(field_coeff_waddr),
    .rdata(\rdata$27 ),
    .ren(\ren$8 ),
    .rst(rst),
    .wdata(\port$3360$4 [34:3]),
    .wstrobe(\wstrobe$9 )
  );
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:280" *)
  \top.sdr_registers.ddc_control  ddc_control (
    .clk(clk),
    .field_bypass2(field_bypass2),
    .field_bypass3(field_bypass3),
    .field_enable_input(field_enable_input),
    .field_odd_operations1(field_odd_operations1),
    .field_odd_operations3(field_odd_operations3),
    .field_operations_minus_one1(field_operations_minus_one1),
    .field_operations_minus_one2(field_operations_minus_one2),
    .field_operations_minus_one3(field_operations_minus_one3),
    .rdata(\rdata$31 ),
    .ren(\ren$20 ),
    .rst(rst),
    .wdata(\port$3360$4 [34:3]),
    .wstrobe(\wstrobe$21 )
  );
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:280" *)
  \top.sdr_registers.ddc_decimation  ddc_decimation (
    .clk(clk),
    .field_decimation1(field_decimation1),
    .field_decimation2(field_decimation2),
    .field_decimation3(field_decimation3),
    .rdata(\rdata$29 ),
    .ren(\ren$14 ),
    .rst(rst),
    .wdata(\port$3360$4 [34:3]),
    .wstrobe(\wstrobe$15 )
  );
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:280" *)
  \top.sdr_registers.ddc_frequency  ddc_frequency (
    .clk(clk),
    .field_frequency(field_frequency),
    .rdata(\rdata$30 ),
    .ren(\ren$17 ),
    .rst(rst),
    .wdata(\port$3360$4 [34:3]),
    .wstrobe(\wstrobe$18 )
  );
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:280" *)
  \top.sdr_registers.spectrometer  spectrometer (
    .clk(clk),
    .field_abort(field_abort),
    .field_last_buffer(field_last_buffer),
    .field_num_integrations(field_num_integrations),
    .field_peak_detect(field_peak_detect),
    .field_use_ddc_out(field_use_ddc_out),
    .rdata(\rdata$26 ),
    .ren(ren),
    .rst(rst),
    .wdata(\port$3360$4 [34:3]),
    .wstrobe(wstrobe)
  );
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$35 ) begin end
    \$14  = \ren$3 ;
    if (rst) begin
      \$14  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$35 ) begin end
    \$15  = \$13 ;
    if (rst) begin
      \$15  = 1'h0;
    end
  end
  assign address = \port$3360$4 [2:0];
  assign wdata = \port$3360$4 [34:3];
  assign \wdata$7  = \port$3360$4 [34:3];
  assign \wdata$10  = \port$3360$4 [34:3];
  assign \wdata$13  = \port$3360$4 [34:3];
  assign \wdata$16  = \port$3360$4 [34:3];
  assign \wdata$19  = \port$3360$4 [34:3];
  assign \wdata$22  = \port$3360$4 [34:3];
  assign reg_enable[5] = \$6 ;
  assign reg_enable[4] = \$5 ;
  assign reg_enable[3] = \$4 ;
  assign reg_enable[2] = \$3 ;
  assign reg_enable[1] = \$2 ;
  assign reg_enable[0] = \$1 ;
  assign \$7  = \rdata$26 ;
endmodule

(* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:117" *)
(* generator = "Amaranth" *)
module \top.sdr_registers.ddc_coeff (ren, wstrobe, rdata, field_coeff_wren, field_coeff_wdata, wdata, rst, clk);
  reg \$auto$verilog_backend.cc:2352:dump_module$36  = 0;
  reg \$1 ;
  reg [17:0] \$2 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:40" *)
  input clk;
  wire clk;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:97" *)
  output [17:0] field_coeff_wdata;
  reg [17:0] field_coeff_wdata = 18'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:97" *)
  output field_coeff_wren;
  reg field_coeff_wren = 1'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:92" *)
  output [31:0] rdata;
  reg [31:0] rdata;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:90" *)
  input ren;
  wire ren;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:40" *)
  input rst;
  wire rst;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:93" *)
  input [31:0] wdata;
  wire [31:0] wdata;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:91" *)
  input [3:0] wstrobe;
  wire [3:0] wstrobe;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:97" *)
  always @(posedge clk)
    field_coeff_wren <= \$1 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:97" *)
  always @(posedge clk)
    field_coeff_wdata <= \$2 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$36 ) begin end
    rdata = 32'd0;
    if (ren) begin
      rdata = 32'd0;
    end
    if (ren) begin
      rdata[18:1] = field_coeff_wdata;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$36 ) begin end
    \$1  = 1'h0;
    if (wstrobe[0]) begin
      \$1  = wdata[0];
    end
    if (rst) begin
      \$1  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$36 ) begin end
    \$2  = field_coeff_wdata;
    if (wstrobe[0]) begin
      \$2 [0] = wdata[1];
      \$2 [1] = wdata[2];
      \$2 [2] = wdata[3];
      \$2 [3] = wdata[4];
      \$2 [4] = wdata[5];
      \$2 [5] = wdata[6];
      \$2 [6] = wdata[7];
    end
    if (wstrobe[1]) begin
      \$2 [7] = wdata[8];
      \$2 [8] = wdata[9];
      \$2 [9] = wdata[10];
      \$2 [10] = wdata[11];
      \$2 [11] = wdata[12];
      \$2 [12] = wdata[13];
      \$2 [13] = wdata[14];
      \$2 [14] = wdata[15];
    end
    if (wstrobe[2]) begin
      \$2 [15] = wdata[16];
      \$2 [16] = wdata[17];
      \$2 [17] = wdata[18];
    end
    if (rst) begin
      \$2  = 18'h00000;
    end
  end
endmodule

(* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:117" *)
(* generator = "Amaranth" *)
module \top.sdr_registers.ddc_coeff_addr (ren, wstrobe, rdata, field_coeff_waddr, wdata, rst, clk);
  reg \$auto$verilog_backend.cc:2352:dump_module$37  = 0;
  reg [9:0] \$1 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:40" *)
  input clk;
  wire clk;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:97" *)
  output [9:0] field_coeff_waddr;
  reg [9:0] field_coeff_waddr = 10'h000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:92" *)
  output [31:0] rdata;
  reg [31:0] rdata;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:90" *)
  input ren;
  wire ren;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:40" *)
  input rst;
  wire rst;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:93" *)
  input [31:0] wdata;
  wire [31:0] wdata;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:91" *)
  input [3:0] wstrobe;
  wire [3:0] wstrobe;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:97" *)
  always @(posedge clk)
    field_coeff_waddr <= \$1 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$37 ) begin end
    rdata = 32'd0;
    if (ren) begin
      rdata = 32'd0;
    end
    if (ren) begin
      rdata[9:0] = field_coeff_waddr;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$37 ) begin end
    \$1  = field_coeff_waddr;
    if (wstrobe[0]) begin
      \$1 [0] = wdata[0];
      \$1 [1] = wdata[1];
      \$1 [2] = wdata[2];
      \$1 [3] = wdata[3];
      \$1 [4] = wdata[4];
      \$1 [5] = wdata[5];
      \$1 [6] = wdata[6];
      \$1 [7] = wdata[7];
    end
    if (wstrobe[1]) begin
      \$1 [8] = wdata[8];
      \$1 [9] = wdata[9];
    end
    if (rst) begin
      \$1  = 10'h000;
    end
  end
endmodule

(* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:117" *)
(* generator = "Amaranth" *)
module \top.sdr_registers.ddc_control (ren, wstrobe, rdata, field_operations_minus_one1, field_operations_minus_one2, field_operations_minus_one3, field_odd_operations1, field_odd_operations3, field_bypass2, field_bypass3, field_enable_input, wdata, rst, clk);
  reg \$auto$verilog_backend.cc:2352:dump_module$38  = 0;
  reg [6:0] \$1 ;
  reg [5:0] \$2 ;
  reg [6:0] \$3 ;
  reg \$4 ;
  reg \$5 ;
  reg \$6 ;
  reg \$7 ;
  reg \$8 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:40" *)
  input clk;
  wire clk;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:97" *)
  output field_bypass2;
  reg field_bypass2 = 1'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:97" *)
  output field_bypass3;
  reg field_bypass3 = 1'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:97" *)
  output field_enable_input;
  reg field_enable_input = 1'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:97" *)
  output field_odd_operations1;
  reg field_odd_operations1 = 1'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:97" *)
  output field_odd_operations3;
  reg field_odd_operations3 = 1'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:97" *)
  output [6:0] field_operations_minus_one1;
  reg [6:0] field_operations_minus_one1 = 7'h00;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:97" *)
  output [5:0] field_operations_minus_one2;
  reg [5:0] field_operations_minus_one2 = 6'h00;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:97" *)
  output [6:0] field_operations_minus_one3;
  reg [6:0] field_operations_minus_one3 = 7'h00;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:92" *)
  output [31:0] rdata;
  reg [31:0] rdata;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:90" *)
  input ren;
  wire ren;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:40" *)
  input rst;
  wire rst;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:93" *)
  input [31:0] wdata;
  wire [31:0] wdata;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:91" *)
  input [3:0] wstrobe;
  wire [3:0] wstrobe;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:97" *)
  always @(posedge clk)
    field_operations_minus_one1 <= \$1 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:97" *)
  always @(posedge clk)
    field_operations_minus_one2 <= \$2 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:97" *)
  always @(posedge clk)
    field_operations_minus_one3 <= \$3 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:97" *)
  always @(posedge clk)
    field_odd_operations1 <= \$4 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:97" *)
  always @(posedge clk)
    field_odd_operations3 <= \$5 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:97" *)
  always @(posedge clk)
    field_bypass2 <= \$6 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:97" *)
  always @(posedge clk)
    field_bypass3 <= \$7 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:97" *)
  always @(posedge clk)
    field_enable_input <= \$8 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$38 ) begin end
    \$1  = field_operations_minus_one1;
    if (wstrobe[0]) begin
      \$1 [0] = wdata[0];
      \$1 [1] = wdata[1];
      \$1 [2] = wdata[2];
      \$1 [3] = wdata[3];
      \$1 [4] = wdata[4];
      \$1 [5] = wdata[5];
      \$1 [6] = wdata[6];
    end
    if (rst) begin
      \$1  = 7'h00;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$38 ) begin end
    \$2  = field_operations_minus_one2;
    if (wstrobe[0]) begin
      \$2 [0] = wdata[7];
    end
    if (wstrobe[1]) begin
      \$2 [1] = wdata[8];
      \$2 [2] = wdata[9];
      \$2 [3] = wdata[10];
      \$2 [4] = wdata[11];
      \$2 [5] = wdata[12];
    end
    if (rst) begin
      \$2  = 6'h00;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$38 ) begin end
    \$3  = field_operations_minus_one3;
    if (wstrobe[1]) begin
      \$3 [0] = wdata[13];
      \$3 [1] = wdata[14];
      \$3 [2] = wdata[15];
    end
    if (wstrobe[2]) begin
      \$3 [3] = wdata[16];
      \$3 [4] = wdata[17];
      \$3 [5] = wdata[18];
      \$3 [6] = wdata[19];
    end
    if (rst) begin
      \$3  = 7'h00;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$38 ) begin end
    \$4  = field_odd_operations1;
    if (wstrobe[2]) begin
      \$4  = wdata[20];
    end
    if (rst) begin
      \$4  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$38 ) begin end
    \$5  = field_odd_operations3;
    if (wstrobe[2]) begin
      \$5  = wdata[21];
    end
    if (rst) begin
      \$5  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$38 ) begin end
    \$6  = field_bypass2;
    if (wstrobe[2]) begin
      \$6  = wdata[22];
    end
    if (rst) begin
      \$6  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$38 ) begin end
    \$7  = field_bypass3;
    if (wstrobe[2]) begin
      \$7  = wdata[23];
    end
    if (rst) begin
      \$7  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$38 ) begin end
    \$8  = field_enable_input;
    if (wstrobe[3]) begin
      \$8  = wdata[24];
    end
    if (rst) begin
      \$8  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$38 ) begin end
    rdata = 32'd0;
    if (ren) begin
      rdata = 32'd0;
    end
    if (ren) begin
      rdata[6:0] = field_operations_minus_one1;
      rdata[12:7] = field_operations_minus_one2;
      rdata[19:13] = field_operations_minus_one3;
      rdata[20] = field_odd_operations1;
      rdata[21] = field_odd_operations3;
      rdata[22] = field_bypass2;
      rdata[23] = field_bypass3;
      rdata[24] = field_enable_input;
    end
  end
endmodule

(* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:117" *)
(* generator = "Amaranth" *)
module \top.sdr_registers.ddc_decimation (ren, wstrobe, rdata, field_decimation1, field_decimation2, field_decimation3, wdata, rst, clk);
  reg \$auto$verilog_backend.cc:2352:dump_module$39  = 0;
  reg [6:0] \$1 ;
  reg [5:0] \$2 ;
  reg [6:0] \$3 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:40" *)
  input clk;
  wire clk;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:97" *)
  output [6:0] field_decimation1;
  reg [6:0] field_decimation1 = 7'h00;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:97" *)
  output [5:0] field_decimation2;
  reg [5:0] field_decimation2 = 6'h00;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:97" *)
  output [6:0] field_decimation3;
  reg [6:0] field_decimation3 = 7'h00;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:92" *)
  output [31:0] rdata;
  reg [31:0] rdata;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:90" *)
  input ren;
  wire ren;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:40" *)
  input rst;
  wire rst;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:93" *)
  input [31:0] wdata;
  wire [31:0] wdata;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:91" *)
  input [3:0] wstrobe;
  wire [3:0] wstrobe;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:97" *)
  always @(posedge clk)
    field_decimation3 <= \$3 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:97" *)
  always @(posedge clk)
    field_decimation1 <= \$1 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:97" *)
  always @(posedge clk)
    field_decimation2 <= \$2 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$39 ) begin end
    rdata = 32'd0;
    if (ren) begin
      rdata = 32'd0;
    end
    if (ren) begin
      rdata[6:0] = field_decimation1;
      rdata[12:7] = field_decimation2;
      rdata[19:13] = field_decimation3;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$39 ) begin end
    \$1  = field_decimation1;
    if (wstrobe[0]) begin
      \$1 [0] = wdata[0];
      \$1 [1] = wdata[1];
      \$1 [2] = wdata[2];
      \$1 [3] = wdata[3];
      \$1 [4] = wdata[4];
      \$1 [5] = wdata[5];
      \$1 [6] = wdata[6];
    end
    if (rst) begin
      \$1  = 7'h00;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$39 ) begin end
    \$2  = field_decimation2;
    if (wstrobe[0]) begin
      \$2 [0] = wdata[7];
    end
    if (wstrobe[1]) begin
      \$2 [1] = wdata[8];
      \$2 [2] = wdata[9];
      \$2 [3] = wdata[10];
      \$2 [4] = wdata[11];
      \$2 [5] = wdata[12];
    end
    if (rst) begin
      \$2  = 6'h00;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$39 ) begin end
    \$3  = field_decimation3;
    if (wstrobe[1]) begin
      \$3 [0] = wdata[13];
      \$3 [1] = wdata[14];
      \$3 [2] = wdata[15];
    end
    if (wstrobe[2]) begin
      \$3 [3] = wdata[16];
      \$3 [4] = wdata[17];
      \$3 [5] = wdata[18];
      \$3 [6] = wdata[19];
    end
    if (rst) begin
      \$3  = 7'h00;
    end
  end
endmodule

(* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:117" *)
(* generator = "Amaranth" *)
module \top.sdr_registers.ddc_frequency (ren, wstrobe, rdata, field_frequency, wdata, rst, clk);
  reg \$auto$verilog_backend.cc:2352:dump_module$40  = 0;
  reg [27:0] \$1 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:40" *)
  input clk;
  wire clk;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:97" *)
  output [27:0] field_frequency;
  reg [27:0] field_frequency = 28'h0000000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:92" *)
  output [31:0] rdata;
  reg [31:0] rdata;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:90" *)
  input ren;
  wire ren;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:40" *)
  input rst;
  wire rst;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:93" *)
  input [31:0] wdata;
  wire [31:0] wdata;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:91" *)
  input [3:0] wstrobe;
  wire [3:0] wstrobe;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:97" *)
  always @(posedge clk)
    field_frequency <= \$1 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$40 ) begin end
    rdata = 32'd0;
    if (ren) begin
      rdata = 32'd0;
    end
    if (ren) begin
      rdata[27:0] = field_frequency;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$40 ) begin end
    \$1  = field_frequency;
    if (wstrobe[0]) begin
      \$1 [0] = wdata[0];
      \$1 [1] = wdata[1];
      \$1 [2] = wdata[2];
      \$1 [3] = wdata[3];
      \$1 [4] = wdata[4];
      \$1 [5] = wdata[5];
      \$1 [6] = wdata[6];
      \$1 [7] = wdata[7];
    end
    if (wstrobe[1]) begin
      \$1 [8] = wdata[8];
      \$1 [9] = wdata[9];
      \$1 [10] = wdata[10];
      \$1 [11] = wdata[11];
      \$1 [12] = wdata[12];
      \$1 [13] = wdata[13];
      \$1 [14] = wdata[14];
      \$1 [15] = wdata[15];
    end
    if (wstrobe[2]) begin
      \$1 [16] = wdata[16];
      \$1 [17] = wdata[17];
      \$1 [18] = wdata[18];
      \$1 [19] = wdata[19];
      \$1 [20] = wdata[20];
      \$1 [21] = wdata[21];
      \$1 [22] = wdata[22];
      \$1 [23] = wdata[23];
    end
    if (wstrobe[3]) begin
      \$1 [24] = wdata[24];
      \$1 [25] = wdata[25];
      \$1 [26] = wdata[26];
      \$1 [27] = wdata[27];
    end
    if (rst) begin
      \$1  = 28'h0000000;
    end
  end
endmodule

(* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:117" *)
(* generator = "Amaranth" *)
module \top.sdr_registers.spectrometer (ren, wstrobe, field_last_buffer, rdata, field_use_ddc_out, field_num_integrations, field_abort, field_peak_detect, wdata, rst, clk);
  reg \$auto$verilog_backend.cc:2352:dump_module$41  = 0;
  reg \$1 ;
  reg [9:0] \$2 ;
  reg \$3 ;
  reg \$4 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:40" *)
  input clk;
  wire clk;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:97" *)
  output field_abort;
  reg field_abort = 1'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:97" *)
  input [2:0] field_last_buffer;
  wire [2:0] field_last_buffer;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:97" *)
  output [9:0] field_num_integrations;
  reg [9:0] field_num_integrations = 10'h3ff;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:97" *)
  output field_peak_detect;
  reg field_peak_detect = 1'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:97" *)
  output field_use_ddc_out;
  reg field_use_ddc_out = 1'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:92" *)
  output [31:0] rdata;
  reg [31:0] rdata;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:90" *)
  input ren;
  wire ren;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:40" *)
  input rst;
  wire rst;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:93" *)
  input [31:0] wdata;
  wire [31:0] wdata;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:91" *)
  input [3:0] wstrobe;
  wire [3:0] wstrobe;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:97" *)
  always @(posedge clk)
    field_abort <= \$3 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:97" *)
  always @(posedge clk)
    field_peak_detect <= \$4 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:97" *)
  always @(posedge clk)
    field_use_ddc_out <= \$1 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:97" *)
  always @(posedge clk)
    field_num_integrations <= \$2 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$41 ) begin end
    \$3  = 1'h0;
    if (wstrobe[1]) begin
      \$3  = wdata[11];
    end
    if (rst) begin
      \$3  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$41 ) begin end
    \$4  = field_peak_detect;
    if (wstrobe[1]) begin
      \$4  = wdata[15];
    end
    if (rst) begin
      \$4  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$41 ) begin end
    rdata = 32'd0;
    if (ren) begin
      rdata = 32'd0;
    end
    if (ren) begin
      rdata[0] = field_use_ddc_out;
      rdata[10:1] = field_num_integrations;
      rdata[14:12] = field_last_buffer;
      rdata[15] = field_peak_detect;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$41 ) begin end
    \$1  = field_use_ddc_out;
    if (wstrobe[0]) begin
      \$1  = wdata[0];
    end
    if (rst) begin
      \$1  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$41 ) begin end
    \$2  = field_num_integrations;
    if (wstrobe[0]) begin
      \$2 [0] = wdata[1];
      \$2 [1] = wdata[2];
      \$2 [2] = wdata[3];
      \$2 [3] = wdata[4];
      \$2 [4] = wdata[5];
      \$2 [5] = wdata[6];
      \$2 [6] = wdata[7];
    end
    if (wstrobe[1]) begin
      \$2 [7] = wdata[8];
      \$2 [8] = wdata[9];
      \$2 [9] = wdata[10];
    end
    if (rst) begin
      \$2  = 10'h3ff;
    end
  end
endmodule

(* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cdc.py:97" *)
(* generator = "Amaranth" *)
module \top.sdr_registers_cdc (s_axi_lite_rst, clk, i_ren, i_wstrobe, i_address, i_wdata, o_rdata, o_rdone, o_wdone, o_wstrobe, o_ren, i_rdata, i_rdone, i_wdone, \port$3360$4 , rst, s_axi_lite_clk);
  reg \$auto$verilog_backend.cc:2352:dump_module$42  = 0;
  wire \$1 ;
  reg \$10 ;
  reg [31:0] \$11 ;
  wire \$2 ;
  wire \$3 ;
  wire \$4 ;
  reg [39:0] \$5 ;
  reg [31:0] \$6 ;
  reg \$7 ;
  reg \$8 ;
  reg [39:0] \$9 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cdc.py:105" *)
  reg [39:0] cdc_request_data_dest = 40'h0000000000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cdc.py:102" *)
  reg [39:0] cdc_request_data_src = 40'h0000000000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cdc.py:109" *)
  reg [31:0] cdc_response_data_dest = 32'd0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cdc.py:108" *)
  reg [31:0] cdc_response_data_src = 32'd0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:40" *)
  input clk;
  wire clk;
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/lib/cdc.py:262" *)
  wire i;
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/lib/cdc.py:262" *)
  wire \i$11 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cdc.py:74" *)
  input [2:0] i_address;
  wire [2:0] i_address;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cdc.py:75" *)
  output [31:0] i_rdata;
  reg [31:0] i_rdata;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cdc.py:71" *)
  output i_rdone;
  reg i_rdone = 1'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cdc.py:70" *)
  input i_ren;
  wire i_ren;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cdc.py:76" *)
  input [31:0] i_wdata;
  wire [31:0] i_wdata;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cdc.py:73" *)
  output i_wdone;
  reg i_wdone = 1'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cdc.py:72" *)
  input [3:0] i_wstrobe;
  wire [3:0] i_wstrobe;
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/lib/cdc.py:263" *)
  wire o;
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/lib/cdc.py:263" *)
  wire \o$27 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cdc.py:82" *)
  wire [2:0] o_address;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cdc.py:83" *)
  input [31:0] o_rdata;
  wire [31:0] o_rdata;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cdc.py:79" *)
  input o_rdone;
  wire o_rdone;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cdc.py:78" *)
  output o_ren;
  reg o_ren;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cdc.py:84" *)
  wire [31:0] o_wdata;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cdc.py:81" *)
  input o_wdone;
  wire o_wdone;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cdc.py:80" *)
  output [3:0] o_wstrobe;
  reg [3:0] o_wstrobe;
  output [34:0] \port$3360$4 ;
  wire [34:0] \port$3360$4 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cdc.py:122" *)
  wire ren;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cdc.py:126" *)
  reg request_sync_o_q = 1'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:40" *)
  input rst;
  wire rst;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:34" *)
  input s_axi_lite_clk;
  wire s_axi_lite_clk;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:34" *)
  input s_axi_lite_rst;
  wire s_axi_lite_rst;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cdc.py:121" *)
  wire [3:0] wstrobe;
  assign \$1  = | (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cdc.py:113" *) i_wstrobe;
  assign i = i_ren | (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cdc.py:113" *) \$1 ;
  assign \i$11  = o_rdone | (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cdc.py:135" *) o_wdone;
  assign \$2  = o & (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cdc.py:144" *) cdc_request_data_src[39];
  assign \$3  = ~ (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cdc.py:145" *) cdc_request_data_src[39];
  assign \$4  = o & (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cdc.py:145" *) \$3 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cdc.py:102" *)
  always @(posedge s_axi_lite_clk)
    cdc_request_data_src <= \$5 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cdc.py:109" *)
  always @(posedge s_axi_lite_clk)
    cdc_response_data_dest <= \$6 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cdc.py:71" *)
  always @(posedge s_axi_lite_clk)
    i_rdone <= \$7 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cdc.py:73" *)
  always @(posedge s_axi_lite_clk)
    i_wdone <= \$8 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cdc.py:105" *)
  always @(posedge clk)
    cdc_request_data_dest <= \$9 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cdc.py:126" *)
  always @(posedge clk)
    request_sync_o_q <= \$10 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cdc.py:108" *)
  always @(posedge clk)
    cdc_response_data_src <= \$11 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cdc.py:98" *)
  \top.sdr_registers_cdc.request_sync  request_sync (
    .clk(clk),
    .i(i),
    .o(\o$27 ),
    .rst(rst),
    .s_axi_lite_clk(s_axi_lite_clk),
    .s_axi_lite_rst(s_axi_lite_rst)
  );
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cdc.py:100" *)
  \top.sdr_registers_cdc.response_sync  response_sync (
    .clk(clk),
    .i(\i$11 ),
    .o(o),
    .rst(rst),
    .s_axi_lite_clk(s_axi_lite_clk),
    .s_axi_lite_rst(s_axi_lite_rst)
  );
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$42 ) begin end
    o_wstrobe = 4'h0;
    if (request_sync_o_q) begin
      o_wstrobe = cdc_request_data_dest[3:0];
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$42 ) begin end
    o_ren = 1'h0;
    if (request_sync_o_q) begin
      o_ren = cdc_request_data_dest[39];
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$42 ) begin end
    i_rdata = 32'd0;
    if (i_rdone) begin
      i_rdata = cdc_response_data_dest;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$42 ) begin end
    \$5  = cdc_request_data_src;
    if (i) begin
      \$5  = { i_ren, i_wdata, i_address, i_wstrobe };
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$42 ) begin end
    \$6  = cdc_response_data_dest;
    if (o) begin
      \$6  = cdc_response_data_src;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$42 ) begin end
    \$7  = \$2 ;
    if (s_axi_lite_rst) begin
      \$7  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$42 ) begin end
    \$8  = \$4 ;
    if (s_axi_lite_rst) begin
      \$8  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$42 ) begin end
    \$9  = cdc_request_data_dest;
    if (\o$27 ) begin
      \$9  = cdc_request_data_src;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$42 ) begin end
    \$10  = \o$27 ;
    if (rst) begin
      \$10  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$42 ) begin end
    \$11  = cdc_response_data_src;
    if (o_rdone) begin
      \$11  = o_rdata;
    end
  end
  assign wstrobe = cdc_request_data_dest[3:0];
  assign o_address = cdc_request_data_dest[6:4];
  assign o_wdata = cdc_request_data_dest[38:7];
  assign ren = cdc_request_data_dest[39];
  assign \port$3360$4  = cdc_request_data_dest[38:4];
endmodule

(* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/lib/cdc.py:270" *)
(* generator = "Amaranth" *)
module \top.sdr_registers_cdc.request_sync (s_axi_lite_rst, clk, i, o, rst, s_axi_lite_clk);
  reg \$auto$verilog_backend.cc:2352:dump_module$43  = 0;
  wire \$1 ;
  reg \$2 ;
  reg \$3 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:40" *)
  input clk;
  wire clk;
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/lib/cdc.py:262" *)
  input i;
  wire i;
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/lib/cdc.py:272" *)
  reg i_toggle = 1'h0;
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/lib/cdc.py:263" *)
  output o;
  wire o;
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/lib/cdc.py:273" *)
  wire o_toggle;
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/lib/cdc.py:274" *)
  reg r_toggle = 1'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:40" *)
  input rst;
  wire rst;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:34" *)
  input s_axi_lite_clk;
  wire s_axi_lite_clk;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:34" *)
  input s_axi_lite_rst;
  wire s_axi_lite_rst;
  assign \$1  = i_toggle ^ (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/lib/cdc.py:278" *) i;
  assign o = o_toggle ^ (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/lib/cdc.py:280" *) r_toggle;
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/lib/cdc.py:272" *)
  always @(posedge s_axi_lite_clk)
    i_toggle <= \$2 ;
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/lib/cdc.py:274" *)
  always @(posedge clk)
    r_toggle <= \$3 ;
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/lib/cdc.py:275" *)
  \top.sdr_registers_cdc.request_sync.ff_sync  ff_sync (
    .clk(clk),
    .i_toggle(i_toggle),
    .rst(rst),
    .stage1(o_toggle)
  );
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$43 ) begin end
    \$2  = \$1 ;
    if (s_axi_lite_rst) begin
      \$2  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$43 ) begin end
    \$3  = o_toggle;
    if (rst) begin
      \$3  = 1'h0;
    end
  end
endmodule

(* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/vendor/_xilinx.py:1236" *)
(* generator = "Amaranth" *)
module \top.sdr_registers_cdc.request_sync.ff_sync (i_toggle, stage1, rst, clk);
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:40" *)
  input clk;
  wire clk;
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/lib/cdc.py:272" *)
  input i_toggle;
  wire i_toggle;
  (* ASYNC_REG = "TRUE" *)
  (* init = 1'h0 *)
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/lib/cdc.py:273" *)
  wire o_toggle;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:40" *)
  input rst;
  wire rst;
  (* ASYNC_REG = "TRUE" *)
  (* \amaranth.vivado.false_path  = "TRUE" *)
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/vendor/_xilinx.py:1237" *)
  reg stage0 = 1'h0;
  (* ASYNC_REG = "TRUE" *)
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/lib/cdc.py:273" *)
  output stage1;
  reg stage1 = 1'h0;
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/vendor/_xilinx.py:1237" *)
  always @(posedge clk)
    stage0 <= i_toggle;
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/vendor/_xilinx.py:1237" *)
  always @(posedge clk)
    stage1 <= stage0;
  assign o_toggle = stage1;
endmodule

(* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/lib/cdc.py:270" *)
(* generator = "Amaranth" *)
module \top.sdr_registers_cdc.response_sync (s_axi_lite_rst, clk, i, o, rst, s_axi_lite_clk);
  reg \$auto$verilog_backend.cc:2352:dump_module$44  = 0;
  wire \$1 ;
  reg \$2 ;
  reg \$3 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:40" *)
  input clk;
  wire clk;
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/lib/cdc.py:262" *)
  input i;
  wire i;
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/lib/cdc.py:272" *)
  reg i_toggle = 1'h0;
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/lib/cdc.py:263" *)
  output o;
  wire o;
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/lib/cdc.py:273" *)
  wire o_toggle;
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/lib/cdc.py:274" *)
  reg r_toggle = 1'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:40" *)
  input rst;
  wire rst;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:34" *)
  input s_axi_lite_clk;
  wire s_axi_lite_clk;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:34" *)
  input s_axi_lite_rst;
  wire s_axi_lite_rst;
  assign \$1  = i_toggle ^ (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/lib/cdc.py:278" *) i;
  assign o = o_toggle ^ (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/lib/cdc.py:280" *) r_toggle;
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/lib/cdc.py:272" *)
  always @(posedge clk)
    i_toggle <= \$2 ;
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/lib/cdc.py:274" *)
  always @(posedge s_axi_lite_clk)
    r_toggle <= \$3 ;
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/lib/cdc.py:275" *)
  \top.sdr_registers_cdc.response_sync.ff_sync  ff_sync (
    .i_toggle(i_toggle),
    .s_axi_lite_clk(s_axi_lite_clk),
    .s_axi_lite_rst(s_axi_lite_rst),
    .stage1(o_toggle)
  );
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$44 ) begin end
    \$2  = \$1 ;
    if (rst) begin
      \$2  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$44 ) begin end
    \$3  = o_toggle;
    if (s_axi_lite_rst) begin
      \$3  = 1'h0;
    end
  end
endmodule

(* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/vendor/_xilinx.py:1236" *)
(* generator = "Amaranth" *)
module \top.sdr_registers_cdc.response_sync.ff_sync (s_axi_lite_rst, i_toggle, stage1, s_axi_lite_clk);
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/lib/cdc.py:272" *)
  input i_toggle;
  wire i_toggle;
  (* ASYNC_REG = "TRUE" *)
  (* init = 1'h0 *)
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/lib/cdc.py:273" *)
  wire o_toggle;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:34" *)
  input s_axi_lite_clk;
  wire s_axi_lite_clk;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:34" *)
  input s_axi_lite_rst;
  wire s_axi_lite_rst;
  (* ASYNC_REG = "TRUE" *)
  (* \amaranth.vivado.false_path  = "TRUE" *)
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/vendor/_xilinx.py:1237" *)
  reg stage0 = 1'h0;
  (* ASYNC_REG = "TRUE" *)
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/lib/cdc.py:273" *)
  output stage1;
  reg stage1 = 1'h0;
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/vendor/_xilinx.py:1237" *)
  always @(posedge s_axi_lite_clk)
    stage0 <= i_toggle;
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/vendor/_xilinx.py:1237" *)
  always @(posedge s_axi_lite_clk)
    stage1 <= stage0;
  assign o_toggle = stage1;
endmodule

(* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/spectrometer.py:105" *)
(* generator = "Amaranth" *)
module \top.spectrometer (m_axi_spectrometer_wready, m_axi_spectrometer_bvalid, clk, clk2x_clk, clk3x_clk, interrupt_out, rdata_value, rdata_exponent, \port$711$0 , m_axi_spectrometer_wlast, re_in, im_in, clken, m_axi_spectrometer_bready, m_axi_spectrometer_awvalid, m_axi_spectrometer_wvalid, last_buffer, nint, abort, peak_detect, common_edge_2x
, common_edge_3x, rst, clk2x_rst, clk3x_rst, m_axi_spectrometer_awready);
  reg \$auto$verilog_backend.cc:2352:dump_module$45  = 0;
  wire \$1 ;
  reg \$2 ;
  wire [17:0] \$3 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/spectrometer.py:86" *)
  input abort;
  wire abort;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/spectrometer.py:86" *)
  wire \abort$17 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/dma.py:83" *)
  wire busy;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:40" *)
  input clk;
  wire clk;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:41" *)
  input clk2x_clk;
  wire clk2x_clk;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:41" *)
  input clk2x_rst;
  wire clk2x_rst;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:42" *)
  input clk3x_clk;
  wire clk3x_clk;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:42" *)
  input clk3x_rst;
  wire clk3x_rst;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/spectrum_integrator.py:114" *)
  input clken;
  wire clken;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/spectrum_integrator.py:114" *)
  wire \clken$20 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/spectrum_integrator.py:115" *)
  wire common_edge;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/spectrometer.py:80" *)
  input common_edge_2x;
  wire common_edge_2x;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/spectrometer.py:80" *)
  wire \common_edge_2x$7 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/spectrum_integrator.py:115" *)
  input common_edge_3x;
  wire common_edge_3x;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/spectrometer.py:81" *)
  wire \common_edge_3x$9 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/spectrometer.py:134" *)
  reg dma_busy_q = 1'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/spectrum_integrator.py:119" *)
  wire done;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/spectrometer.py:83" *)
  input [15:0] im_in;
  wire [15:0] im_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/spectrometer.py:83" *)
  wire [15:0] \im_in$13 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/spectrum_integrator.py:118" *)
  wire [21:0] \im_in$26 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1554" *)
  wire [21:0] im_out;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/spectrum_integrator.py:116" *)
  wire input_last;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/spectrometer.py:90" *)
  output interrupt_out;
  wire interrupt_out;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/dma.py:84" *)
  output [2:0] last_buffer;
  wire [2:0] last_buffer;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/dma.py:84" *)
  wire [2:0] \last_buffer$38 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:86" *)
  wire [31:0] m_axi_spectrometer_awaddr;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:98" *)
  wire [1:0] m_axi_spectrometer_awburst;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:105" *)
  wire [3:0] m_axi_spectrometer_awcache;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:90" *)
  wire [3:0] m_axi_spectrometer_awlen;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:101" *)
  wire [1:0] m_axi_spectrometer_awlock;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:108" *)
  wire [2:0] m_axi_spectrometer_awprot;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:123" *)
  input m_axi_spectrometer_awready;
  wire m_axi_spectrometer_awready;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:94" *)
  wire [2:0] m_axi_spectrometer_awsize;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:121" *)
  output m_axi_spectrometer_awvalid;
  wire m_axi_spectrometer_awvalid;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:162" *)
  output m_axi_spectrometer_bready;
  wire m_axi_spectrometer_bready;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:160" *)
  input m_axi_spectrometer_bvalid;
  wire m_axi_spectrometer_bvalid;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:130" *)
  wire [63:0] m_axi_spectrometer_wdata;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:137" *)
  output m_axi_spectrometer_wlast;
  wire m_axi_spectrometer_wlast;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:146" *)
  input m_axi_spectrometer_wready;
  wire m_axi_spectrometer_wready;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:133" *)
  wire [7:0] m_axi_spectrometer_wstrb;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:144" *)
  output m_axi_spectrometer_wvalid;
  wire m_axi_spectrometer_wvalid;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/spectrometer.py:85" *)
  input [9:0] nint;
  wire [9:0] nint;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/spectrometer.py:85" *)
  wire [9:0] number_integrations;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1555" *)
  wire out_last;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/spectrometer.py:87" *)
  input peak_detect;
  wire peak_detect;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/spectrometer.py:87" *)
  wire \peak_detect$19 ;
  output [17:0] \port$711$0 ;
  wire [17:0] \port$711$0 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/dma.py:87" *)
  wire [11:0] raddr;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/spectrum_integrator.py:120" *)
  wire [11:0] rdaddr;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/dma.py:88" *)
  wire [63:0] rdata;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/spectrum_integrator.py:122" *)
  output [2:0] rdata_exponent;
  wire [2:0] rdata_exponent;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/spectrum_integrator.py:121" *)
  output [46:0] rdata_value;
  wire [46:0] rdata_value;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/spectrum_integrator.py:123" *)
  wire rden;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/spectrometer.py:82" *)
  input [15:0] re_in;
  wire [15:0] re_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/spectrometer.py:82" *)
  wire [15:0] \re_in$11 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/spectrum_integrator.py:117" *)
  wire [21:0] \re_in$24 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1553" *)
  wire [21:0] re_out;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/dma.py:89" *)
  wire ren;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:40" *)
  input rst;
  wire rst;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/dma.py:82" *)
  wire start;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/spectrometer.py:79" *)
  wire strobe_in;
  assign \$1  = ~ (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/spectrometer.py:159" *) busy;
  assign interrupt_out = \$1  & (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/spectrometer.py:159" *) dma_busy_q;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/spectrometer.py:134" *)
  always @(posedge clk)
    dma_busy_q <= \$2 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/spectrometer.py:132" *)
  \top.spectrometer.dma  dma (
    .busy(busy),
    .clk(clk),
    .last_buffer(last_buffer),
    .m_axi_spectrometer_awready(m_axi_spectrometer_awready),
    .m_axi_spectrometer_awvalid(m_axi_spectrometer_awvalid),
    .m_axi_spectrometer_bready(m_axi_spectrometer_bready),
    .m_axi_spectrometer_bvalid(m_axi_spectrometer_bvalid),
    .m_axi_spectrometer_wlast(m_axi_spectrometer_wlast),
    .m_axi_spectrometer_wready(m_axi_spectrometer_wready),
    .m_axi_spectrometer_wvalid(m_axi_spectrometer_wvalid),
    .\port$542$0 (rdata_value),
    .\port$543$47 (rdata_exponent),
    .\port$711$0 (\$3 ),
    .raddr(rdaddr),
    .ren(rden),
    .rst(rst),
    .start(start)
  );
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/spectrometer.py:108" *)
  \top.spectrometer.fft  fft (
    .clk(clk),
    .clk2x_clk(clk2x_clk),
    .clk2x_rst(clk2x_rst),
    .clk3x_clk(clk3x_clk),
    .clk3x_rst(clk3x_rst),
    .clken(clken),
    .common_edge(common_edge_2x),
    .\common_edge$2 (common_edge_3x),
    .\im_in$101 (im_in),
    .\im_out$105 (\im_in$26 ),
    .out_last(input_last),
    .\re_in$99 (re_in),
    .\re_out$103 (\re_in$24 ),
    .rst(rst)
  );
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/spectrometer.py:118" *)
  \top.spectrometer.integrator  integrator (
    .abort(abort),
    .clk(clk),
    .clk3x_clk(clk3x_clk),
    .clk3x_rst(clk3x_rst),
    .clken(clken),
    .common_edge(common_edge_3x),
    .done(start),
    .im_in(\im_in$26 ),
    .input_last(input_last),
    .nint(nint),
    .peak_detect(peak_detect),
    .rdaddr(rdaddr),
    .rdata_exponent(rdata_exponent),
    .rdata_value(rdata_value),
    .rden(rden),
    .re_in(\re_in$24 ),
    .rst(rst)
  );
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$45 ) begin end
    \$2  = busy;
    if (rst) begin
      \$2  = 1'h0;
    end
  end
  assign strobe_in = clken;
  assign \common_edge_2x$7  = common_edge_2x;
  assign \common_edge_3x$9  = common_edge_3x;
  assign \re_in$11  = re_in;
  assign \im_in$13  = im_in;
  assign number_integrations = nint;
  assign \abort$17  = abort;
  assign \peak_detect$19  = peak_detect;
  assign \clken$20  = clken;
  assign common_edge = common_edge_3x;
  assign out_last = input_last;
  assign re_out = \re_in$24 ;
  assign im_out = \im_in$26 ;
  assign raddr = rdaddr;
  assign ren = rden;
  assign rdata = { 5'h00, rdata_exponent, 9'h000, rdata_value };
  assign done = start;
  assign \last_buffer$38  = last_buffer;
  assign m_axi_spectrometer_awaddr = { 14'h0680, \$3  };
  assign m_axi_spectrometer_awlen = 4'hf;
  assign m_axi_spectrometer_awsize = 3'h3;
  assign m_axi_spectrometer_awburst = 2'h1;
  assign m_axi_spectrometer_awlock = 2'h0;
  assign m_axi_spectrometer_awcache = 4'h3;
  assign m_axi_spectrometer_awprot = 3'h0;
  assign m_axi_spectrometer_wdata = { 5'h00, rdata_exponent, 9'h000, rdata_value };
  assign m_axi_spectrometer_wstrb = 8'hff;
  assign \port$711$0  = \$3 ;
endmodule

(* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/dma.py:97" *)
(* generator = "Amaranth" *)
module \top.spectrometer.dma (m_axi_spectrometer_wready, m_axi_spectrometer_bvalid, clk, start, \port$542$0 , \port$543$47 , \port$711$0 , m_axi_spectrometer_wlast, ren, raddr, m_axi_spectrometer_bready, m_axi_spectrometer_awvalid, m_axi_spectrometer_wvalid, busy, last_buffer, rst, m_axi_spectrometer_awready);
  reg \$auto$verilog_backend.cc:2352:dump_module$46  = 0;
  wire [17:0] \$1 ;
  wire \$10 ;
  reg [10:0] \$11 ;
  reg [11:0] \$12 ;
  reg \$13 ;
  reg \$14 ;
  reg [1:0] \$15 ;
  reg \$16 ;
  reg [7:0] \$17 ;
  reg \$18 ;
  reg [2:0] \$19 ;
  wire \$2 ;
  reg [3:0] \$20 ;
  reg [1:0] \$21 ;
  wire \$3 ;
  wire \$4 ;
  wire [11:0] \$5 ;
  wire \$6 ;
  wire \$7 ;
  wire \$8 ;
  wire [3:0] \$9 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/dma.py:105" *)
  reg [10:0] axi_addr_counter = 11'h000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/dma.py:116" *)
  reg [3:0] beat_counter = 4'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/dma.py:117" *)
  wire [4:0] beat_counter_next;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/dma.py:83" *)
  output busy;
  reg busy = 1'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/dma.py:158" *)
  reg [7:0] bvalid_counter = 8'h00;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/dma.py:159" *)
  wire [8:0] bvalid_counter_next;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:40" *)
  input clk;
  wire clk;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/dma.py:149" *)
  reg [1:0] last_bram_addr_del = 2'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/dma.py:84" *)
  output [2:0] last_buffer;
  reg [2:0] last_buffer = 3'h7;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:86" *)
  wire [31:0] m_axi_spectrometer_awaddr;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:98" *)
  wire [1:0] m_axi_spectrometer_awburst;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:105" *)
  wire [3:0] m_axi_spectrometer_awcache;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:90" *)
  wire [3:0] m_axi_spectrometer_awlen;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:101" *)
  wire [1:0] m_axi_spectrometer_awlock;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:108" *)
  wire [2:0] m_axi_spectrometer_awprot;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:123" *)
  input m_axi_spectrometer_awready;
  wire m_axi_spectrometer_awready;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:94" *)
  wire [2:0] m_axi_spectrometer_awsize;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:121" *)
  output m_axi_spectrometer_awvalid;
  reg m_axi_spectrometer_awvalid = 1'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:162" *)
  output m_axi_spectrometer_bready;
  reg m_axi_spectrometer_bready = 1'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:160" *)
  input m_axi_spectrometer_bvalid;
  wire m_axi_spectrometer_bvalid;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:130" *)
  wire [63:0] m_axi_spectrometer_wdata;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:137" *)
  output m_axi_spectrometer_wlast;
  wire m_axi_spectrometer_wlast;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:146" *)
  input m_axi_spectrometer_wready;
  wire m_axi_spectrometer_wready;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:133" *)
  wire [7:0] m_axi_spectrometer_wstrb;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:144" *)
  output m_axi_spectrometer_wvalid;
  reg m_axi_spectrometer_wvalid = 1'h0;
  input [46:0] \port$542$0 ;
  wire [46:0] \port$542$0 ;
  input [2:0] \port$543$47 ;
  wire [2:0] \port$543$47 ;
  output [17:0] \port$711$0 ;
  wire [17:0] \port$711$0 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/dma.py:87" *)
  output [11:0] raddr;
  reg [11:0] raddr = 12'h000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/dma.py:121" *)
  wire [12:0] raddr_next;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/dma.py:88" *)
  wire [63:0] rdata;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/dma.py:89" *)
  output ren;
  wire ren;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:40" *)
  input rst;
  wire rst;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/dma.py:82" *)
  input start;
  wire start;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/dma.py:148" *)
  reg [1:0] start_del = 2'h0;
  assign beat_counter_next = beat_counter + (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/dma.py:119" *) 1'h1;
  assign raddr_next = raddr + (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/dma.py:123" *) 1'h1;
  assign \$2  = | (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/dma.py:151" *) start_del;
  assign \$3  = m_axi_spectrometer_wvalid & (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:263" *) m_axi_spectrometer_wready;
  assign ren = \$2  | (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/dma.py:151" *) \$3 ;
  assign bvalid_counter_next = bvalid_counter + (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/dma.py:161" *) 1'h1;
  assign \$4  = m_axi_spectrometer_awvalid & (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:260" *) m_axi_spectrometer_awready;
  assign \$5  = axi_addr_counter + (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/dma.py:113" *) 1'h1;
  assign \$6  = m_axi_spectrometer_wvalid & (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:263" *) m_axi_spectrometer_wready;
  assign \$7  = last_bram_addr_del[1] & (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/dma.py:155" *) \$6 ;
  assign \$8  = bvalid_counter_next[8] & (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/dma.py:169" *) m_axi_spectrometer_bvalid;
  assign \$9  = last_buffer + (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/dma.py:172" *) 1'h1;
  assign \$10  = m_axi_spectrometer_wvalid & (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:263" *) m_axi_spectrometer_wready;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/dma.py:105" *)
  always @(posedge clk)
    axi_addr_counter <= \$11 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/dma.py:87" *)
  always @(posedge clk)
    raddr <= \$12 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:162" *)
  always @(posedge clk)
    m_axi_spectrometer_bready <= \$13 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:121" *)
  always @(posedge clk)
    m_axi_spectrometer_awvalid <= \$14 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/dma.py:148" *)
  always @(posedge clk)
    start_del <= \$15 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/axi.py:144" *)
  always @(posedge clk)
    m_axi_spectrometer_wvalid <= \$16 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/dma.py:158" *)
  always @(posedge clk)
    bvalid_counter <= \$17 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/dma.py:83" *)
  always @(posedge clk)
    busy <= \$18 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/dma.py:84" *)
  always @(posedge clk)
    last_buffer <= \$19 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/dma.py:116" *)
  always @(posedge clk)
    beat_counter <= \$20 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/dma.py:149" *)
  always @(posedge clk)
    last_bram_addr_del <= \$21 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$46 ) begin end
    \$11  = axi_addr_counter;
    if (\$4 ) begin
      \$11  = \$5 [10:0];
    end
    if (rst) begin
      \$11  = 11'h000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$46 ) begin end
    \$12  = raddr;
    if (ren) begin
      \$12  = raddr_next[11:0];
    end
    if (start) begin
      \$12  = 12'h000;
    end
    if (rst) begin
      \$12  = 12'h000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$46 ) begin end
    \$13  = 1'h1;
    if (rst) begin
      \$13  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$46 ) begin end
    \$14  = 1'h1;
    if (rst) begin
      \$14  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$46 ) begin end
    \$15  = { start_del[0], start };
    if (rst) begin
      \$15  = 2'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$46 ) begin end
    \$16  = m_axi_spectrometer_wvalid;
    if (start_del[1]) begin
      \$16  = 1'h1;
    end
    if (\$7 ) begin
      \$16  = 1'h0;
    end
    if (rst) begin
      \$16  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$46 ) begin end
    \$17  = bvalid_counter;
    if (m_axi_spectrometer_bvalid) begin
      \$17  = bvalid_counter_next[7:0];
    end
    if (rst) begin
      \$17  = 8'h00;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$46 ) begin end
    \$18  = busy;
    if (start) begin
      \$18  = 1'h1;
    end
    if (\$8 ) begin
      \$18  = 1'h0;
    end
    if (rst) begin
      \$18  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$46 ) begin end
    \$19  = last_buffer;
    if (\$8 ) begin
      \$19  = \$9 [2:0];
    end
    if (rst) begin
      \$19  = 3'h7;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$46 ) begin end
    \$20  = beat_counter;
    if (\$10 ) begin
      \$20  = beat_counter_next[3:0];
    end
    if (rst) begin
      \$20  = 4'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$46 ) begin end
    \$21  = last_bram_addr_del;
    if (\$10 ) begin
      \$21  = { last_bram_addr_del[0], raddr_next[12] };
    end
    if (rst) begin
      \$21  = 2'h0;
    end
  end
  assign m_axi_spectrometer_awaddr = { 14'h0680, \$1  };
  assign m_axi_spectrometer_wdata = { 5'h00, \port$543$47 , 9'h000, \port$542$0  };
  assign rdata = { 5'h00, \port$543$47 , 9'h000, \port$542$0  };
  assign m_axi_spectrometer_awlen = 4'hf;
  assign m_axi_spectrometer_awburst = 2'h1;
  assign m_axi_spectrometer_awcache = 4'h3;
  assign m_axi_spectrometer_awprot = 3'h0;
  assign m_axi_spectrometer_awlock = 2'h0;
  assign m_axi_spectrometer_awsize = 3'h3;
  assign m_axi_spectrometer_wstrb = 8'hff;
  assign \port$711$0  = \$1 ;
  assign m_axi_spectrometer_wlast = beat_counter_next[4];
  assign \$1  = { axi_addr_counter, 7'h00 };
endmodule

(* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1604" *)
(* generator = "Amaranth" *)
module \top.spectrometer.fft (clk2x_clk, clk3x_clk, \re_out$103 , \im_out$105 , \re_in$99 , \im_in$101 , clken, out_last, common_edge, \common_edge$2 , rst, clk2x_rst, clk3x_rst, clk);
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1194" *)
  wire _clken_out;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:567" *)
  wire [10:0] bram_raddr;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:567" *)
  wire [8:0] \bram_raddr$41 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1205" *)
  wire [10:0] bram_raddr0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1205" *)
  wire [8:0] bram_raddr1;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:568" *)
  wire [10:0] bram_waddr;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:568" *)
  wire [8:0] \bram_waddr$45 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1209" *)
  wire [10:0] bram_waddr0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1209" *)
  wire [8:0] bram_waddr1;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:40" *)
  input clk;
  wire clk;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:41" *)
  input clk2x_clk;
  wire clk2x_clk;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:41" *)
  input clk2x_rst;
  wire clk2x_rst;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:42" *)
  input clk3x_clk;
  wire clk3x_clk;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:42" *)
  input clk3x_rst;
  wire clk3x_rst;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1549" *)
  input clken;
  wire clken;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:551" *)
  wire \clken$16 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:551" *)
  wire \clken$17 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:551" *)
  wire \clken$18 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:551" *)
  wire \clken$19 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:551" *)
  wire \clken$20 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:551" *)
  wire \clken$21 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:841" *)
  wire \clken$22 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:841" *)
  wire \clken$23 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:841" *)
  wire \clken$24 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:841" *)
  wire \clken$25 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:841" *)
  wire \clken$26 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1193" *)
  wire \clken$97 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1549" *)
  wire \clken$98 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1060" *)
  wire [11:0] coeff_index;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1540" *)
  input common_edge;
  wire common_edge;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:843" *)
  input \common_edge$2 ;
  wire \common_edge$2 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:843" *)
  wire \common_edge$4 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:843" *)
  wire \common_edge$5 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:843" *)
  wire \common_edge$6 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:843" *)
  wire \common_edge$7 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1540" *)
  wire common_edge_2x;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1544" *)
  wire common_edge_3x;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:554" *)
  wire [15:0] im_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1551" *)
  input [15:0] \im_in$101 ;
  wire [15:0] \im_in$101 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1551" *)
  wire [15:0] \im_in$102 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:554" *)
  wire [16:0] \im_in$67 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:554" *)
  wire [17:0] \im_in$69 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:554" *)
  wire [18:0] \im_in$71 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:554" *)
  wire [19:0] \im_in$73 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:554" *)
  wire [20:0] \im_in$75 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:846" *)
  wire [16:0] \im_in$87 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:846" *)
  wire [17:0] \im_in$89 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:846" *)
  wire [18:0] \im_in$91 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:846" *)
  wire [19:0] \im_in$93 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:846" *)
  wire [20:0] \im_in$95 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1064" *)
  wire [15:0] im_out;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:556" *)
  output [21:0] \im_out$105 ;
  wire [21:0] \im_out$105 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:556" *)
  wire [21:0] \im_out$106 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:848" *)
  wire [16:0] \im_out$68 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:848" *)
  wire [17:0] \im_out$70 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:848" *)
  wire [18:0] \im_out$72 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:848" *)
  wire [19:0] \im_out$74 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:848" *)
  wire [20:0] \im_out$76 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:556" *)
  wire [16:0] \im_out$88 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:556" *)
  wire [17:0] \im_out$90 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:556" *)
  wire [18:0] \im_out$92 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:556" *)
  wire [19:0] \im_out$94 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:556" *)
  wire [20:0] \im_out$96 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:552" *)
  wire [1:0] mux_count;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:552" *)
  wire [1:0] \mux_count$29 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:552" *)
  wire [1:0] \mux_count$31 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:552" *)
  wire [1:0] \mux_count$33 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:552" *)
  wire [1:0] \mux_count$35 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:552" *)
  wire [1:0] \mux_count$37 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1201" *)
  wire [1:0] mux_count0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1201" *)
  wire [1:0] mux_count1;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1201" *)
  wire [1:0] mux_count2;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1201" *)
  wire [1:0] mux_count3;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1201" *)
  wire [1:0] mux_count4;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1201" *)
  wire [1:0] mux_count5;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1216" *)
  output out_last;
  wire out_last;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1216" *)
  wire \out_last$108 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:553" *)
  wire [15:0] re_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1550" *)
  wire [15:0] \re_in$100 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:553" *)
  wire [16:0] \re_in$57 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:553" *)
  wire [17:0] \re_in$59 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:553" *)
  wire [18:0] \re_in$61 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:553" *)
  wire [19:0] \re_in$63 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:553" *)
  wire [20:0] \re_in$65 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:845" *)
  wire [16:0] \re_in$77 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:845" *)
  wire [17:0] \re_in$79 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:845" *)
  wire [18:0] \re_in$81 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:845" *)
  wire [19:0] \re_in$83 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:845" *)
  wire [20:0] \re_in$85 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1550" *)
  input [15:0] \re_in$99 ;
  wire [15:0] \re_in$99 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1063" *)
  wire [15:0] re_out;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:555" *)
  output [21:0] \re_out$103 ;
  wire [21:0] \re_out$103 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:555" *)
  wire [21:0] \re_out$104 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:847" *)
  wire [16:0] \re_out$58 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:847" *)
  wire [17:0] \re_out$60 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:847" *)
  wire [18:0] \re_out$62 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:847" *)
  wire [19:0] \re_out$64 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:847" *)
  wire [20:0] \re_out$66 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:555" *)
  wire [16:0] \re_out$78 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:555" *)
  wire [17:0] \re_out$80 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:555" *)
  wire [18:0] \re_out$82 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:555" *)
  wire [19:0] \re_out$84 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:555" *)
  wire [20:0] \re_out$86 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:40" *)
  input rst;
  wire rst;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:844" *)
  wire [11:0] twiddle_index;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:844" *)
  wire [9:0] \twiddle_index$49 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:844" *)
  wire [7:0] \twiddle_index$51 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:844" *)
  wire [5:0] \twiddle_index$53 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:844" *)
  wire [3:0] \twiddle_index$55 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1213" *)
  wire [11:0] twiddle_index0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1213" *)
  wire [9:0] twiddle_index1;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1213" *)
  wire [7:0] twiddle_index2;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1213" *)
  wire [5:0] twiddle_index3;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1213" *)
  wire [3:0] twiddle_index4;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1196" *)
  wire [11:0] window_index;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1612" *)
  \top.spectrometer.fft.bfly0  bfly0 (
    .bram_raddr(bram_raddr),
    .bram_waddr(bram_waddr),
    .clk(clk),
    .clken(clken),
    .im_in(im_in),
    .\im_out$21 (\im_in$87 ),
    .mux_count(mux_count),
    .re_in(re_in),
    .\re_out$19 (\re_in$77 ),
    .rst(rst)
  );
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1612" *)
  \top.spectrometer.fft.bfly1  bfly1 (
    .bram_raddr(bram_raddr[8:0]),
    .bram_waddr(bram_waddr[8:0]),
    .clk(clk),
    .clken(clken),
    .im_in(\im_in$67 ),
    .\im_out$21 (\im_in$89 ),
    .mux_count(\mux_count$29 ),
    .re_in(\re_in$57 ),
    .\re_out$19 (\re_in$79 ),
    .rst(rst)
  );
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1612" *)
  \top.spectrometer.fft.bfly2  bfly2 (
    .clk(clk),
    .clken(clken),
    .im_in(\im_in$69 ),
    .\im_out$21 (\im_in$91 ),
    .mux_count(\mux_count$31 ),
    .re_in(\re_in$59 ),
    .\re_out$19 (\re_in$81 ),
    .rst(rst)
  );
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1612" *)
  \top.spectrometer.fft.bfly3  bfly3 (
    .clk(clk),
    .clken(clken),
    .im_in(\im_in$71 ),
    .\im_out$21 (\im_in$93 ),
    .mux_count(\mux_count$33 ),
    .re_in(\re_in$61 ),
    .\re_out$19 (\re_in$83 ),
    .rst(rst)
  );
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1612" *)
  \top.spectrometer.fft.bfly4  bfly4 (
    .clk(clk),
    .clken(clken),
    .im_in(\im_in$73 ),
    .\im_out$21 (\im_in$95 ),
    .mux_count(\mux_count$35 ),
    .re_in(\re_in$63 ),
    .\re_out$19 (\re_in$85 ),
    .rst(rst)
  );
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1612" *)
  \top.spectrometer.fft.bfly5  bfly5 (
    .clk(clk),
    .clken(clken),
    .im_in(\im_in$75 ),
    .\im_out$21 (\im_out$105 ),
    .mux_count(\mux_count$37 ),
    .re_in(\re_in$65 ),
    .\re_out$19 (\re_out$103 ),
    .rst(rst)
  );
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1619" *)
  \top.spectrometer.fft.control  control (
    ._clken_out(clken),
    .bram_raddr0(bram_raddr),
    .bram_waddr0(bram_waddr),
    .clk(clk),
    .counter_window(coeff_index),
    .mux_count0(mux_count),
    .mux_count1(\mux_count$29 ),
    .mux_count2(\mux_count$31 ),
    .mux_count3(\mux_count$33 ),
    .mux_count4(\mux_count$35 ),
    .mux_count5(\mux_count$37 ),
    .out_last(out_last),
    .rst(rst),
    .twiddle_index0(twiddle_index),
    .twiddle_index1(\twiddle_index$49 ),
    .twiddle_index2(\twiddle_index$51 ),
    .twiddle_index3(\twiddle_index$53 ),
    .twiddle_index4(\twiddle_index$55 )
  );
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1614" *)
  \top.spectrometer.fft.twiddle0  twiddle0 (
    .clk(clk),
    .clk3x_clk(clk3x_clk),
    .clk3x_rst(clk3x_rst),
    .clken(clken),
    .common_edge(\common_edge$2 ),
    .im_in(\im_in$87 ),
    .im_out(\im_in$67 ),
    .rdport__addr(twiddle_index),
    .re_in(\re_in$77 ),
    .re_out(\re_in$57 ),
    .rst(rst)
  );
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1614" *)
  \top.spectrometer.fft.twiddle1  twiddle1 (
    .clk(clk),
    .clk3x_clk(clk3x_clk),
    .clk3x_rst(clk3x_rst),
    .clken(clken),
    .common_edge(\common_edge$2 ),
    .im_in(\im_in$89 ),
    .im_out(\im_in$69 ),
    .rdport__addr(\twiddle_index$49 ),
    .re_in(\re_in$79 ),
    .re_out(\re_in$59 ),
    .rst(rst)
  );
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1614" *)
  \top.spectrometer.fft.twiddle2  twiddle2 (
    .clk(clk),
    .clk3x_clk(clk3x_clk),
    .clk3x_rst(clk3x_rst),
    .clken(clken),
    .common_edge(\common_edge$2 ),
    .im_in(\im_in$91 ),
    .im_out(\im_in$71 ),
    .rdport__addr(\twiddle_index$51 ),
    .re_in(\re_in$81 ),
    .re_out(\re_in$61 ),
    .rst(rst)
  );
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1614" *)
  \top.spectrometer.fft.twiddle3  twiddle3 (
    .clk(clk),
    .clk3x_clk(clk3x_clk),
    .clk3x_rst(clk3x_rst),
    .clken(clken),
    .common_edge(\common_edge$2 ),
    .im_in(\im_in$93 ),
    .im_out(\im_in$73 ),
    .rdport__addr(\twiddle_index$53 ),
    .re_in(\re_in$83 ),
    .re_out(\re_in$63 ),
    .rst(rst)
  );
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1614" *)
  \top.spectrometer.fft.twiddle4  twiddle4 (
    .clk(clk),
    .clk3x_clk(clk3x_clk),
    .clk3x_rst(clk3x_rst),
    .clken(clken),
    .common_edge(\common_edge$2 ),
    .im_in(\im_in$95 ),
    .im_out(\im_in$75 ),
    .rdport__addr(\twiddle_index$55 ),
    .re_in(\re_in$85 ),
    .re_out(\re_in$65 ),
    .rst(rst)
  );
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1606" *)
  \top.spectrometer.fft.window  window (
    .clk(clk),
    .clk2x_clk(clk2x_clk),
    .clk2x_rst(clk2x_rst),
    .clken(clken),
    .coeff_index(coeff_index),
    .common_edge(common_edge),
    .im_in(\im_in$101 ),
    .im_out(im_in),
    .re_in(\re_in$99 ),
    .re_out(re_in),
    .rst(rst)
  );
  assign common_edge_2x = common_edge;
  assign common_edge_3x = \common_edge$2 ;
  assign \common_edge$4  = \common_edge$2 ;
  assign \common_edge$5  = \common_edge$2 ;
  assign \common_edge$6  = \common_edge$2 ;
  assign \common_edge$7  = \common_edge$2 ;
  assign _clken_out = clken;
  assign window_index = coeff_index;
  assign re_out = re_in;
  assign im_out = im_in;
  assign \clken$16  = clken;
  assign \clken$17  = clken;
  assign \clken$18  = clken;
  assign \clken$19  = clken;
  assign \clken$20  = clken;
  assign \clken$21  = clken;
  assign \clken$22  = clken;
  assign \clken$23  = clken;
  assign \clken$24  = clken;
  assign \clken$25  = clken;
  assign \clken$26  = clken;
  assign mux_count0 = mux_count;
  assign mux_count1 = \mux_count$29 ;
  assign mux_count2 = \mux_count$31 ;
  assign mux_count3 = \mux_count$33 ;
  assign mux_count4 = \mux_count$35 ;
  assign mux_count5 = \mux_count$37 ;
  assign bram_raddr0 = bram_raddr;
  assign \bram_raddr$41  = bram_raddr[8:0];
  assign bram_raddr1 = bram_raddr[8:0];
  assign bram_waddr0 = bram_waddr;
  assign \bram_waddr$45  = bram_waddr[8:0];
  assign bram_waddr1 = bram_waddr[8:0];
  assign twiddle_index0 = twiddle_index;
  assign twiddle_index1 = \twiddle_index$49 ;
  assign twiddle_index2 = \twiddle_index$51 ;
  assign twiddle_index3 = \twiddle_index$53 ;
  assign twiddle_index4 = \twiddle_index$55 ;
  assign \re_out$58  = \re_in$57 ;
  assign \re_out$60  = \re_in$59 ;
  assign \re_out$62  = \re_in$61 ;
  assign \re_out$64  = \re_in$63 ;
  assign \re_out$66  = \re_in$65 ;
  assign \im_out$68  = \im_in$67 ;
  assign \im_out$70  = \im_in$69 ;
  assign \im_out$72  = \im_in$71 ;
  assign \im_out$74  = \im_in$73 ;
  assign \im_out$76  = \im_in$75 ;
  assign \re_out$78  = \re_in$77 ;
  assign \re_out$80  = \re_in$79 ;
  assign \re_out$82  = \re_in$81 ;
  assign \re_out$84  = \re_in$83 ;
  assign \re_out$86  = \re_in$85 ;
  assign \im_out$88  = \im_in$87 ;
  assign \im_out$90  = \im_in$89 ;
  assign \im_out$92  = \im_in$91 ;
  assign \im_out$94  = \im_in$93 ;
  assign \im_out$96  = \im_in$95 ;
  assign \clken$97  = clken;
  assign \clken$98  = clken;
  assign \re_in$100  = \re_in$99 ;
  assign \im_in$102  = \im_in$101 ;
  assign \re_out$104  = \re_out$103 ;
  assign \im_out$106  = \im_out$105 ;
  assign \out_last$108  = out_last;
endmodule

(* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:624" *)
(* generator = "Amaranth" *)
module \top.spectrometer.fft.bfly0 (\re_out$19 , \im_out$21 , bram_raddr, clken, re_in, im_in, bram_waddr, mux_count, rst, clk);
  reg \$auto$verilog_backend.cc:2352:dump_module$47  = 0;
  wire [16:0] \$1 ;
  wire [16:0] \$2 ;
  wire \$3 ;
  reg [16:0] \$4 ;
  reg [16:0] \$5 ;
  reg [2048:0] \$6 ;
  reg [2048:0] \$7 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:635" *)
  reg [2048:0] bfly1_mux_delay = 2049'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:567" *)
  input [10:0] bram_raddr;
  wire [10:0] bram_raddr;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:567" *)
  wire [10:0] \bram_raddr$25 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:109" *)
  wire [9:0] \bram_raddr$29 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:568" *)
  input [10:0] bram_waddr;
  wire [10:0] bram_waddr;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:568" *)
  wire [10:0] \bram_waddr$27 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:110" *)
  wire [9:0] \bram_waddr$30 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:40" *)
  input clk;
  wire clk;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:104" *)
  input clken;
  wire clken;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:104" *)
  wire \clken$23 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:104" *)
  wire \clken$28 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:107" *)
  wire i_control;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:554" *)
  input [15:0] im_in;
  wire [15:0] im_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:554" *)
  wire [15:0] \im_in$13 ;
  (* init = 17'h00000 *)
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:112" *)
  wire [16:0] \im_in$15 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:630" *)
  reg [16:0] im_inter = 17'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:114" *)
  wire [16:0] im_out;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:114" *)
  output [16:0] \im_out$21 ;
  wire [16:0] \im_out$21 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:114" *)
  wire [16:0] \im_out$22 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:105" *)
  wire mux_control;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:105" *)
  wire \mux_control$17 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:552" *)
  input [1:0] mux_count;
  wire [1:0] mux_count;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:553" *)
  input [15:0] re_in;
  wire [15:0] re_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:553" *)
  wire [15:0] \re_in$11 ;
  (* init = 17'h00000 *)
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:111" *)
  wire [16:0] \re_in$14 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:629" *)
  reg [16:0] re_inter = 17'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:113" *)
  wire [16:0] re_out;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:113" *)
  output [16:0] \re_out$19 ;
  wire [16:0] \re_out$19 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:113" *)
  wire [16:0] \re_out$20 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:40" *)
  input rst;
  wire rst;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:634" *)
  reg [2048:0] swap_delay = 2049'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  assign \$3  = & (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:649" *) mux_count;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:629" *)
  always @(posedge clk)
    re_inter <= \$4 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:630" *)
  always @(posedge clk)
    im_inter <= \$5 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:634" *)
  always @(posedge clk)
    swap_delay <= \$6 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:635" *)
  always @(posedge clk)
    bfly1_mux_delay <= \$7 ;
  assign \$1  = swap_delay[2047] ? (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:641" *) im_out : re_out;
  assign \$2  = swap_delay[2047] ? (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:645" *) re_out : im_out;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:625" *)
  \top.spectrometer.fft.bfly0.bfly0  bfly0 (
    .clk(clk),
    .clken(clken),
    .im_in(im_in),
    .im_out(im_out),
    .mux_control(mux_count[1]),
    .rdport__addr(bram_raddr),
    .re_in(re_in),
    .re_out(re_out),
    .rst(rst),
    .wrport__addr(bram_waddr)
  );
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:626" *)
  \top.spectrometer.fft.bfly0.bfly1  bfly1 (
    .clk(clk),
    .clken(clken),
    .i_control(swap_delay[2048]),
    .im_in(im_inter),
    .im_out(\im_out$21 ),
    .mux_control(bfly1_mux_delay[2048]),
    .rdport__addr(bram_raddr[9:0]),
    .re_in(re_inter),
    .re_out(\re_out$19 ),
    .rst(rst),
    .wrport__addr(bram_waddr[9:0])
  );
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$47 ) begin end
    \$4  = re_inter;
    if (clken) begin
      \$4  = \$1 ;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$47 ) begin end
    \$5  = im_inter;
    if (clken) begin
      \$5  = \$2 ;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$47 ) begin end
    \$6  = swap_delay;
    if (clken) begin
      \$6  = { swap_delay[2047:0], \$3  };
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$47 ) begin end
    \$7  = bfly1_mux_delay;
    if (clken) begin
      \$7  = { bfly1_mux_delay[2047:0], mux_count[0] };
    end
  end
  assign \re_in$11  = re_in;
  assign \im_in$13  = im_in;
  assign \re_in$14  = re_inter;
  assign \im_in$15  = im_inter;
  assign mux_control = mux_count[1];
  assign \mux_control$17  = bfly1_mux_delay[2048];
  assign i_control = swap_delay[2048];
  assign \re_out$20  = \re_out$19 ;
  assign \im_out$22  = \im_out$21 ;
  assign \clken$23  = clken;
  assign \bram_raddr$25  = bram_raddr;
  assign \bram_waddr$27  = bram_waddr;
  assign \clken$28  = clken;
  assign \bram_raddr$29  = bram_raddr[9:0];
  assign \bram_waddr$30  = bram_waddr[9:0];
endmodule

(* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:145" *)
(* generator = "Amaranth" *)
module \top.spectrometer.fft.bfly0.bfly0 (re_out, im_out, rdport__addr, clken, re_in, im_in, wrport__addr, mux_control, rst, clk);
  reg \$auto$verilog_backend.cc:2352:dump_module$48  = 0;
  wire [16:0] \$1 ;
  wire [17:0] \$10 ;
  reg [33:0] \$11 ;
  wire [16:0] \$2 ;
  wire [16:0] \$3 ;
  wire [16:0] \$4 ;
  wire [16:0] \$5 ;
  wire [16:0] \$6 ;
  wire [17:0] \$7 ;
  wire [16:0] \$8 ;
  wire [16:0] \$9 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:109" *)
  wire [10:0] bram_raddr;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:110" *)
  wire [10:0] bram_waddr;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:149" *)
  wire [16:0] buff_im_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:148" *)
  wire [16:0] buff_re_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:40" *)
  input clk;
  wire clk;
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/lib/memory.py:400" *)
  input clken;
  wire clken;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:112" *)
  input [15:0] im_in;
  wire [15:0] im_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:114" *)
  output [16:0] im_out;
  wire [16:0] im_out;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:105" *)
  input mux_control;
  wire mux_control;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:177" *)
  reg [33:0] rdata = 34'h000000000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:109" *)
  input [10:0] rdport__addr;
  wire [10:0] rdport__addr;
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/lib/memory.py:241" *)
  wire [33:0] rdport__data;
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/lib/memory.py:239" *)
  wire rdport__en;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:111" *)
  input [15:0] re_in;
  wire [15:0] re_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:113" *)
  output [16:0] re_out;
  wire [16:0] re_out;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:40" *)
  input rst;
  wire rst;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:110" *)
  input [10:0] wrport__addr;
  wire [10:0] wrport__addr;
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/lib/memory.py:402" *)
  wire [33:0] wrport__data;
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/lib/memory.py:400" *)
  wire wrport__en;
  (* ram_style = "block" *)
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:170" *)
  reg [33:0] buff_mem [2047:0];
  initial begin
    buff_mem[0] = 34'h000000000;
    buff_mem[1] = 34'h000000000;
    buff_mem[2] = 34'h000000000;
    buff_mem[3] = 34'h000000000;
    buff_mem[4] = 34'h000000000;
    buff_mem[5] = 34'h000000000;
    buff_mem[6] = 34'h000000000;
    buff_mem[7] = 34'h000000000;
    buff_mem[8] = 34'h000000000;
    buff_mem[9] = 34'h000000000;
    buff_mem[10] = 34'h000000000;
    buff_mem[11] = 34'h000000000;
    buff_mem[12] = 34'h000000000;
    buff_mem[13] = 34'h000000000;
    buff_mem[14] = 34'h000000000;
    buff_mem[15] = 34'h000000000;
    buff_mem[16] = 34'h000000000;
    buff_mem[17] = 34'h000000000;
    buff_mem[18] = 34'h000000000;
    buff_mem[19] = 34'h000000000;
    buff_mem[20] = 34'h000000000;
    buff_mem[21] = 34'h000000000;
    buff_mem[22] = 34'h000000000;
    buff_mem[23] = 34'h000000000;
    buff_mem[24] = 34'h000000000;
    buff_mem[25] = 34'h000000000;
    buff_mem[26] = 34'h000000000;
    buff_mem[27] = 34'h000000000;
    buff_mem[28] = 34'h000000000;
    buff_mem[29] = 34'h000000000;
    buff_mem[30] = 34'h000000000;
    buff_mem[31] = 34'h000000000;
    buff_mem[32] = 34'h000000000;
    buff_mem[33] = 34'h000000000;
    buff_mem[34] = 34'h000000000;
    buff_mem[35] = 34'h000000000;
    buff_mem[36] = 34'h000000000;
    buff_mem[37] = 34'h000000000;
    buff_mem[38] = 34'h000000000;
    buff_mem[39] = 34'h000000000;
    buff_mem[40] = 34'h000000000;
    buff_mem[41] = 34'h000000000;
    buff_mem[42] = 34'h000000000;
    buff_mem[43] = 34'h000000000;
    buff_mem[44] = 34'h000000000;
    buff_mem[45] = 34'h000000000;
    buff_mem[46] = 34'h000000000;
    buff_mem[47] = 34'h000000000;
    buff_mem[48] = 34'h000000000;
    buff_mem[49] = 34'h000000000;
    buff_mem[50] = 34'h000000000;
    buff_mem[51] = 34'h000000000;
    buff_mem[52] = 34'h000000000;
    buff_mem[53] = 34'h000000000;
    buff_mem[54] = 34'h000000000;
    buff_mem[55] = 34'h000000000;
    buff_mem[56] = 34'h000000000;
    buff_mem[57] = 34'h000000000;
    buff_mem[58] = 34'h000000000;
    buff_mem[59] = 34'h000000000;
    buff_mem[60] = 34'h000000000;
    buff_mem[61] = 34'h000000000;
    buff_mem[62] = 34'h000000000;
    buff_mem[63] = 34'h000000000;
    buff_mem[64] = 34'h000000000;
    buff_mem[65] = 34'h000000000;
    buff_mem[66] = 34'h000000000;
    buff_mem[67] = 34'h000000000;
    buff_mem[68] = 34'h000000000;
    buff_mem[69] = 34'h000000000;
    buff_mem[70] = 34'h000000000;
    buff_mem[71] = 34'h000000000;
    buff_mem[72] = 34'h000000000;
    buff_mem[73] = 34'h000000000;
    buff_mem[74] = 34'h000000000;
    buff_mem[75] = 34'h000000000;
    buff_mem[76] = 34'h000000000;
    buff_mem[77] = 34'h000000000;
    buff_mem[78] = 34'h000000000;
    buff_mem[79] = 34'h000000000;
    buff_mem[80] = 34'h000000000;
    buff_mem[81] = 34'h000000000;
    buff_mem[82] = 34'h000000000;
    buff_mem[83] = 34'h000000000;
    buff_mem[84] = 34'h000000000;
    buff_mem[85] = 34'h000000000;
    buff_mem[86] = 34'h000000000;
    buff_mem[87] = 34'h000000000;
    buff_mem[88] = 34'h000000000;
    buff_mem[89] = 34'h000000000;
    buff_mem[90] = 34'h000000000;
    buff_mem[91] = 34'h000000000;
    buff_mem[92] = 34'h000000000;
    buff_mem[93] = 34'h000000000;
    buff_mem[94] = 34'h000000000;
    buff_mem[95] = 34'h000000000;
    buff_mem[96] = 34'h000000000;
    buff_mem[97] = 34'h000000000;
    buff_mem[98] = 34'h000000000;
    buff_mem[99] = 34'h000000000;
    buff_mem[100] = 34'h000000000;
    buff_mem[101] = 34'h000000000;
    buff_mem[102] = 34'h000000000;
    buff_mem[103] = 34'h000000000;
    buff_mem[104] = 34'h000000000;
    buff_mem[105] = 34'h000000000;
    buff_mem[106] = 34'h000000000;
    buff_mem[107] = 34'h000000000;
    buff_mem[108] = 34'h000000000;
    buff_mem[109] = 34'h000000000;
    buff_mem[110] = 34'h000000000;
    buff_mem[111] = 34'h000000000;
    buff_mem[112] = 34'h000000000;
    buff_mem[113] = 34'h000000000;
    buff_mem[114] = 34'h000000000;
    buff_mem[115] = 34'h000000000;
    buff_mem[116] = 34'h000000000;
    buff_mem[117] = 34'h000000000;
    buff_mem[118] = 34'h000000000;
    buff_mem[119] = 34'h000000000;
    buff_mem[120] = 34'h000000000;
    buff_mem[121] = 34'h000000000;
    buff_mem[122] = 34'h000000000;
    buff_mem[123] = 34'h000000000;
    buff_mem[124] = 34'h000000000;
    buff_mem[125] = 34'h000000000;
    buff_mem[126] = 34'h000000000;
    buff_mem[127] = 34'h000000000;
    buff_mem[128] = 34'h000000000;
    buff_mem[129] = 34'h000000000;
    buff_mem[130] = 34'h000000000;
    buff_mem[131] = 34'h000000000;
    buff_mem[132] = 34'h000000000;
    buff_mem[133] = 34'h000000000;
    buff_mem[134] = 34'h000000000;
    buff_mem[135] = 34'h000000000;
    buff_mem[136] = 34'h000000000;
    buff_mem[137] = 34'h000000000;
    buff_mem[138] = 34'h000000000;
    buff_mem[139] = 34'h000000000;
    buff_mem[140] = 34'h000000000;
    buff_mem[141] = 34'h000000000;
    buff_mem[142] = 34'h000000000;
    buff_mem[143] = 34'h000000000;
    buff_mem[144] = 34'h000000000;
    buff_mem[145] = 34'h000000000;
    buff_mem[146] = 34'h000000000;
    buff_mem[147] = 34'h000000000;
    buff_mem[148] = 34'h000000000;
    buff_mem[149] = 34'h000000000;
    buff_mem[150] = 34'h000000000;
    buff_mem[151] = 34'h000000000;
    buff_mem[152] = 34'h000000000;
    buff_mem[153] = 34'h000000000;
    buff_mem[154] = 34'h000000000;
    buff_mem[155] = 34'h000000000;
    buff_mem[156] = 34'h000000000;
    buff_mem[157] = 34'h000000000;
    buff_mem[158] = 34'h000000000;
    buff_mem[159] = 34'h000000000;
    buff_mem[160] = 34'h000000000;
    buff_mem[161] = 34'h000000000;
    buff_mem[162] = 34'h000000000;
    buff_mem[163] = 34'h000000000;
    buff_mem[164] = 34'h000000000;
    buff_mem[165] = 34'h000000000;
    buff_mem[166] = 34'h000000000;
    buff_mem[167] = 34'h000000000;
    buff_mem[168] = 34'h000000000;
    buff_mem[169] = 34'h000000000;
    buff_mem[170] = 34'h000000000;
    buff_mem[171] = 34'h000000000;
    buff_mem[172] = 34'h000000000;
    buff_mem[173] = 34'h000000000;
    buff_mem[174] = 34'h000000000;
    buff_mem[175] = 34'h000000000;
    buff_mem[176] = 34'h000000000;
    buff_mem[177] = 34'h000000000;
    buff_mem[178] = 34'h000000000;
    buff_mem[179] = 34'h000000000;
    buff_mem[180] = 34'h000000000;
    buff_mem[181] = 34'h000000000;
    buff_mem[182] = 34'h000000000;
    buff_mem[183] = 34'h000000000;
    buff_mem[184] = 34'h000000000;
    buff_mem[185] = 34'h000000000;
    buff_mem[186] = 34'h000000000;
    buff_mem[187] = 34'h000000000;
    buff_mem[188] = 34'h000000000;
    buff_mem[189] = 34'h000000000;
    buff_mem[190] = 34'h000000000;
    buff_mem[191] = 34'h000000000;
    buff_mem[192] = 34'h000000000;
    buff_mem[193] = 34'h000000000;
    buff_mem[194] = 34'h000000000;
    buff_mem[195] = 34'h000000000;
    buff_mem[196] = 34'h000000000;
    buff_mem[197] = 34'h000000000;
    buff_mem[198] = 34'h000000000;
    buff_mem[199] = 34'h000000000;
    buff_mem[200] = 34'h000000000;
    buff_mem[201] = 34'h000000000;
    buff_mem[202] = 34'h000000000;
    buff_mem[203] = 34'h000000000;
    buff_mem[204] = 34'h000000000;
    buff_mem[205] = 34'h000000000;
    buff_mem[206] = 34'h000000000;
    buff_mem[207] = 34'h000000000;
    buff_mem[208] = 34'h000000000;
    buff_mem[209] = 34'h000000000;
    buff_mem[210] = 34'h000000000;
    buff_mem[211] = 34'h000000000;
    buff_mem[212] = 34'h000000000;
    buff_mem[213] = 34'h000000000;
    buff_mem[214] = 34'h000000000;
    buff_mem[215] = 34'h000000000;
    buff_mem[216] = 34'h000000000;
    buff_mem[217] = 34'h000000000;
    buff_mem[218] = 34'h000000000;
    buff_mem[219] = 34'h000000000;
    buff_mem[220] = 34'h000000000;
    buff_mem[221] = 34'h000000000;
    buff_mem[222] = 34'h000000000;
    buff_mem[223] = 34'h000000000;
    buff_mem[224] = 34'h000000000;
    buff_mem[225] = 34'h000000000;
    buff_mem[226] = 34'h000000000;
    buff_mem[227] = 34'h000000000;
    buff_mem[228] = 34'h000000000;
    buff_mem[229] = 34'h000000000;
    buff_mem[230] = 34'h000000000;
    buff_mem[231] = 34'h000000000;
    buff_mem[232] = 34'h000000000;
    buff_mem[233] = 34'h000000000;
    buff_mem[234] = 34'h000000000;
    buff_mem[235] = 34'h000000000;
    buff_mem[236] = 34'h000000000;
    buff_mem[237] = 34'h000000000;
    buff_mem[238] = 34'h000000000;
    buff_mem[239] = 34'h000000000;
    buff_mem[240] = 34'h000000000;
    buff_mem[241] = 34'h000000000;
    buff_mem[242] = 34'h000000000;
    buff_mem[243] = 34'h000000000;
    buff_mem[244] = 34'h000000000;
    buff_mem[245] = 34'h000000000;
    buff_mem[246] = 34'h000000000;
    buff_mem[247] = 34'h000000000;
    buff_mem[248] = 34'h000000000;
    buff_mem[249] = 34'h000000000;
    buff_mem[250] = 34'h000000000;
    buff_mem[251] = 34'h000000000;
    buff_mem[252] = 34'h000000000;
    buff_mem[253] = 34'h000000000;
    buff_mem[254] = 34'h000000000;
    buff_mem[255] = 34'h000000000;
    buff_mem[256] = 34'h000000000;
    buff_mem[257] = 34'h000000000;
    buff_mem[258] = 34'h000000000;
    buff_mem[259] = 34'h000000000;
    buff_mem[260] = 34'h000000000;
    buff_mem[261] = 34'h000000000;
    buff_mem[262] = 34'h000000000;
    buff_mem[263] = 34'h000000000;
    buff_mem[264] = 34'h000000000;
    buff_mem[265] = 34'h000000000;
    buff_mem[266] = 34'h000000000;
    buff_mem[267] = 34'h000000000;
    buff_mem[268] = 34'h000000000;
    buff_mem[269] = 34'h000000000;
    buff_mem[270] = 34'h000000000;
    buff_mem[271] = 34'h000000000;
    buff_mem[272] = 34'h000000000;
    buff_mem[273] = 34'h000000000;
    buff_mem[274] = 34'h000000000;
    buff_mem[275] = 34'h000000000;
    buff_mem[276] = 34'h000000000;
    buff_mem[277] = 34'h000000000;
    buff_mem[278] = 34'h000000000;
    buff_mem[279] = 34'h000000000;
    buff_mem[280] = 34'h000000000;
    buff_mem[281] = 34'h000000000;
    buff_mem[282] = 34'h000000000;
    buff_mem[283] = 34'h000000000;
    buff_mem[284] = 34'h000000000;
    buff_mem[285] = 34'h000000000;
    buff_mem[286] = 34'h000000000;
    buff_mem[287] = 34'h000000000;
    buff_mem[288] = 34'h000000000;
    buff_mem[289] = 34'h000000000;
    buff_mem[290] = 34'h000000000;
    buff_mem[291] = 34'h000000000;
    buff_mem[292] = 34'h000000000;
    buff_mem[293] = 34'h000000000;
    buff_mem[294] = 34'h000000000;
    buff_mem[295] = 34'h000000000;
    buff_mem[296] = 34'h000000000;
    buff_mem[297] = 34'h000000000;
    buff_mem[298] = 34'h000000000;
    buff_mem[299] = 34'h000000000;
    buff_mem[300] = 34'h000000000;
    buff_mem[301] = 34'h000000000;
    buff_mem[302] = 34'h000000000;
    buff_mem[303] = 34'h000000000;
    buff_mem[304] = 34'h000000000;
    buff_mem[305] = 34'h000000000;
    buff_mem[306] = 34'h000000000;
    buff_mem[307] = 34'h000000000;
    buff_mem[308] = 34'h000000000;
    buff_mem[309] = 34'h000000000;
    buff_mem[310] = 34'h000000000;
    buff_mem[311] = 34'h000000000;
    buff_mem[312] = 34'h000000000;
    buff_mem[313] = 34'h000000000;
    buff_mem[314] = 34'h000000000;
    buff_mem[315] = 34'h000000000;
    buff_mem[316] = 34'h000000000;
    buff_mem[317] = 34'h000000000;
    buff_mem[318] = 34'h000000000;
    buff_mem[319] = 34'h000000000;
    buff_mem[320] = 34'h000000000;
    buff_mem[321] = 34'h000000000;
    buff_mem[322] = 34'h000000000;
    buff_mem[323] = 34'h000000000;
    buff_mem[324] = 34'h000000000;
    buff_mem[325] = 34'h000000000;
    buff_mem[326] = 34'h000000000;
    buff_mem[327] = 34'h000000000;
    buff_mem[328] = 34'h000000000;
    buff_mem[329] = 34'h000000000;
    buff_mem[330] = 34'h000000000;
    buff_mem[331] = 34'h000000000;
    buff_mem[332] = 34'h000000000;
    buff_mem[333] = 34'h000000000;
    buff_mem[334] = 34'h000000000;
    buff_mem[335] = 34'h000000000;
    buff_mem[336] = 34'h000000000;
    buff_mem[337] = 34'h000000000;
    buff_mem[338] = 34'h000000000;
    buff_mem[339] = 34'h000000000;
    buff_mem[340] = 34'h000000000;
    buff_mem[341] = 34'h000000000;
    buff_mem[342] = 34'h000000000;
    buff_mem[343] = 34'h000000000;
    buff_mem[344] = 34'h000000000;
    buff_mem[345] = 34'h000000000;
    buff_mem[346] = 34'h000000000;
    buff_mem[347] = 34'h000000000;
    buff_mem[348] = 34'h000000000;
    buff_mem[349] = 34'h000000000;
    buff_mem[350] = 34'h000000000;
    buff_mem[351] = 34'h000000000;
    buff_mem[352] = 34'h000000000;
    buff_mem[353] = 34'h000000000;
    buff_mem[354] = 34'h000000000;
    buff_mem[355] = 34'h000000000;
    buff_mem[356] = 34'h000000000;
    buff_mem[357] = 34'h000000000;
    buff_mem[358] = 34'h000000000;
    buff_mem[359] = 34'h000000000;
    buff_mem[360] = 34'h000000000;
    buff_mem[361] = 34'h000000000;
    buff_mem[362] = 34'h000000000;
    buff_mem[363] = 34'h000000000;
    buff_mem[364] = 34'h000000000;
    buff_mem[365] = 34'h000000000;
    buff_mem[366] = 34'h000000000;
    buff_mem[367] = 34'h000000000;
    buff_mem[368] = 34'h000000000;
    buff_mem[369] = 34'h000000000;
    buff_mem[370] = 34'h000000000;
    buff_mem[371] = 34'h000000000;
    buff_mem[372] = 34'h000000000;
    buff_mem[373] = 34'h000000000;
    buff_mem[374] = 34'h000000000;
    buff_mem[375] = 34'h000000000;
    buff_mem[376] = 34'h000000000;
    buff_mem[377] = 34'h000000000;
    buff_mem[378] = 34'h000000000;
    buff_mem[379] = 34'h000000000;
    buff_mem[380] = 34'h000000000;
    buff_mem[381] = 34'h000000000;
    buff_mem[382] = 34'h000000000;
    buff_mem[383] = 34'h000000000;
    buff_mem[384] = 34'h000000000;
    buff_mem[385] = 34'h000000000;
    buff_mem[386] = 34'h000000000;
    buff_mem[387] = 34'h000000000;
    buff_mem[388] = 34'h000000000;
    buff_mem[389] = 34'h000000000;
    buff_mem[390] = 34'h000000000;
    buff_mem[391] = 34'h000000000;
    buff_mem[392] = 34'h000000000;
    buff_mem[393] = 34'h000000000;
    buff_mem[394] = 34'h000000000;
    buff_mem[395] = 34'h000000000;
    buff_mem[396] = 34'h000000000;
    buff_mem[397] = 34'h000000000;
    buff_mem[398] = 34'h000000000;
    buff_mem[399] = 34'h000000000;
    buff_mem[400] = 34'h000000000;
    buff_mem[401] = 34'h000000000;
    buff_mem[402] = 34'h000000000;
    buff_mem[403] = 34'h000000000;
    buff_mem[404] = 34'h000000000;
    buff_mem[405] = 34'h000000000;
    buff_mem[406] = 34'h000000000;
    buff_mem[407] = 34'h000000000;
    buff_mem[408] = 34'h000000000;
    buff_mem[409] = 34'h000000000;
    buff_mem[410] = 34'h000000000;
    buff_mem[411] = 34'h000000000;
    buff_mem[412] = 34'h000000000;
    buff_mem[413] = 34'h000000000;
    buff_mem[414] = 34'h000000000;
    buff_mem[415] = 34'h000000000;
    buff_mem[416] = 34'h000000000;
    buff_mem[417] = 34'h000000000;
    buff_mem[418] = 34'h000000000;
    buff_mem[419] = 34'h000000000;
    buff_mem[420] = 34'h000000000;
    buff_mem[421] = 34'h000000000;
    buff_mem[422] = 34'h000000000;
    buff_mem[423] = 34'h000000000;
    buff_mem[424] = 34'h000000000;
    buff_mem[425] = 34'h000000000;
    buff_mem[426] = 34'h000000000;
    buff_mem[427] = 34'h000000000;
    buff_mem[428] = 34'h000000000;
    buff_mem[429] = 34'h000000000;
    buff_mem[430] = 34'h000000000;
    buff_mem[431] = 34'h000000000;
    buff_mem[432] = 34'h000000000;
    buff_mem[433] = 34'h000000000;
    buff_mem[434] = 34'h000000000;
    buff_mem[435] = 34'h000000000;
    buff_mem[436] = 34'h000000000;
    buff_mem[437] = 34'h000000000;
    buff_mem[438] = 34'h000000000;
    buff_mem[439] = 34'h000000000;
    buff_mem[440] = 34'h000000000;
    buff_mem[441] = 34'h000000000;
    buff_mem[442] = 34'h000000000;
    buff_mem[443] = 34'h000000000;
    buff_mem[444] = 34'h000000000;
    buff_mem[445] = 34'h000000000;
    buff_mem[446] = 34'h000000000;
    buff_mem[447] = 34'h000000000;
    buff_mem[448] = 34'h000000000;
    buff_mem[449] = 34'h000000000;
    buff_mem[450] = 34'h000000000;
    buff_mem[451] = 34'h000000000;
    buff_mem[452] = 34'h000000000;
    buff_mem[453] = 34'h000000000;
    buff_mem[454] = 34'h000000000;
    buff_mem[455] = 34'h000000000;
    buff_mem[456] = 34'h000000000;
    buff_mem[457] = 34'h000000000;
    buff_mem[458] = 34'h000000000;
    buff_mem[459] = 34'h000000000;
    buff_mem[460] = 34'h000000000;
    buff_mem[461] = 34'h000000000;
    buff_mem[462] = 34'h000000000;
    buff_mem[463] = 34'h000000000;
    buff_mem[464] = 34'h000000000;
    buff_mem[465] = 34'h000000000;
    buff_mem[466] = 34'h000000000;
    buff_mem[467] = 34'h000000000;
    buff_mem[468] = 34'h000000000;
    buff_mem[469] = 34'h000000000;
    buff_mem[470] = 34'h000000000;
    buff_mem[471] = 34'h000000000;
    buff_mem[472] = 34'h000000000;
    buff_mem[473] = 34'h000000000;
    buff_mem[474] = 34'h000000000;
    buff_mem[475] = 34'h000000000;
    buff_mem[476] = 34'h000000000;
    buff_mem[477] = 34'h000000000;
    buff_mem[478] = 34'h000000000;
    buff_mem[479] = 34'h000000000;
    buff_mem[480] = 34'h000000000;
    buff_mem[481] = 34'h000000000;
    buff_mem[482] = 34'h000000000;
    buff_mem[483] = 34'h000000000;
    buff_mem[484] = 34'h000000000;
    buff_mem[485] = 34'h000000000;
    buff_mem[486] = 34'h000000000;
    buff_mem[487] = 34'h000000000;
    buff_mem[488] = 34'h000000000;
    buff_mem[489] = 34'h000000000;
    buff_mem[490] = 34'h000000000;
    buff_mem[491] = 34'h000000000;
    buff_mem[492] = 34'h000000000;
    buff_mem[493] = 34'h000000000;
    buff_mem[494] = 34'h000000000;
    buff_mem[495] = 34'h000000000;
    buff_mem[496] = 34'h000000000;
    buff_mem[497] = 34'h000000000;
    buff_mem[498] = 34'h000000000;
    buff_mem[499] = 34'h000000000;
    buff_mem[500] = 34'h000000000;
    buff_mem[501] = 34'h000000000;
    buff_mem[502] = 34'h000000000;
    buff_mem[503] = 34'h000000000;
    buff_mem[504] = 34'h000000000;
    buff_mem[505] = 34'h000000000;
    buff_mem[506] = 34'h000000000;
    buff_mem[507] = 34'h000000000;
    buff_mem[508] = 34'h000000000;
    buff_mem[509] = 34'h000000000;
    buff_mem[510] = 34'h000000000;
    buff_mem[511] = 34'h000000000;
    buff_mem[512] = 34'h000000000;
    buff_mem[513] = 34'h000000000;
    buff_mem[514] = 34'h000000000;
    buff_mem[515] = 34'h000000000;
    buff_mem[516] = 34'h000000000;
    buff_mem[517] = 34'h000000000;
    buff_mem[518] = 34'h000000000;
    buff_mem[519] = 34'h000000000;
    buff_mem[520] = 34'h000000000;
    buff_mem[521] = 34'h000000000;
    buff_mem[522] = 34'h000000000;
    buff_mem[523] = 34'h000000000;
    buff_mem[524] = 34'h000000000;
    buff_mem[525] = 34'h000000000;
    buff_mem[526] = 34'h000000000;
    buff_mem[527] = 34'h000000000;
    buff_mem[528] = 34'h000000000;
    buff_mem[529] = 34'h000000000;
    buff_mem[530] = 34'h000000000;
    buff_mem[531] = 34'h000000000;
    buff_mem[532] = 34'h000000000;
    buff_mem[533] = 34'h000000000;
    buff_mem[534] = 34'h000000000;
    buff_mem[535] = 34'h000000000;
    buff_mem[536] = 34'h000000000;
    buff_mem[537] = 34'h000000000;
    buff_mem[538] = 34'h000000000;
    buff_mem[539] = 34'h000000000;
    buff_mem[540] = 34'h000000000;
    buff_mem[541] = 34'h000000000;
    buff_mem[542] = 34'h000000000;
    buff_mem[543] = 34'h000000000;
    buff_mem[544] = 34'h000000000;
    buff_mem[545] = 34'h000000000;
    buff_mem[546] = 34'h000000000;
    buff_mem[547] = 34'h000000000;
    buff_mem[548] = 34'h000000000;
    buff_mem[549] = 34'h000000000;
    buff_mem[550] = 34'h000000000;
    buff_mem[551] = 34'h000000000;
    buff_mem[552] = 34'h000000000;
    buff_mem[553] = 34'h000000000;
    buff_mem[554] = 34'h000000000;
    buff_mem[555] = 34'h000000000;
    buff_mem[556] = 34'h000000000;
    buff_mem[557] = 34'h000000000;
    buff_mem[558] = 34'h000000000;
    buff_mem[559] = 34'h000000000;
    buff_mem[560] = 34'h000000000;
    buff_mem[561] = 34'h000000000;
    buff_mem[562] = 34'h000000000;
    buff_mem[563] = 34'h000000000;
    buff_mem[564] = 34'h000000000;
    buff_mem[565] = 34'h000000000;
    buff_mem[566] = 34'h000000000;
    buff_mem[567] = 34'h000000000;
    buff_mem[568] = 34'h000000000;
    buff_mem[569] = 34'h000000000;
    buff_mem[570] = 34'h000000000;
    buff_mem[571] = 34'h000000000;
    buff_mem[572] = 34'h000000000;
    buff_mem[573] = 34'h000000000;
    buff_mem[574] = 34'h000000000;
    buff_mem[575] = 34'h000000000;
    buff_mem[576] = 34'h000000000;
    buff_mem[577] = 34'h000000000;
    buff_mem[578] = 34'h000000000;
    buff_mem[579] = 34'h000000000;
    buff_mem[580] = 34'h000000000;
    buff_mem[581] = 34'h000000000;
    buff_mem[582] = 34'h000000000;
    buff_mem[583] = 34'h000000000;
    buff_mem[584] = 34'h000000000;
    buff_mem[585] = 34'h000000000;
    buff_mem[586] = 34'h000000000;
    buff_mem[587] = 34'h000000000;
    buff_mem[588] = 34'h000000000;
    buff_mem[589] = 34'h000000000;
    buff_mem[590] = 34'h000000000;
    buff_mem[591] = 34'h000000000;
    buff_mem[592] = 34'h000000000;
    buff_mem[593] = 34'h000000000;
    buff_mem[594] = 34'h000000000;
    buff_mem[595] = 34'h000000000;
    buff_mem[596] = 34'h000000000;
    buff_mem[597] = 34'h000000000;
    buff_mem[598] = 34'h000000000;
    buff_mem[599] = 34'h000000000;
    buff_mem[600] = 34'h000000000;
    buff_mem[601] = 34'h000000000;
    buff_mem[602] = 34'h000000000;
    buff_mem[603] = 34'h000000000;
    buff_mem[604] = 34'h000000000;
    buff_mem[605] = 34'h000000000;
    buff_mem[606] = 34'h000000000;
    buff_mem[607] = 34'h000000000;
    buff_mem[608] = 34'h000000000;
    buff_mem[609] = 34'h000000000;
    buff_mem[610] = 34'h000000000;
    buff_mem[611] = 34'h000000000;
    buff_mem[612] = 34'h000000000;
    buff_mem[613] = 34'h000000000;
    buff_mem[614] = 34'h000000000;
    buff_mem[615] = 34'h000000000;
    buff_mem[616] = 34'h000000000;
    buff_mem[617] = 34'h000000000;
    buff_mem[618] = 34'h000000000;
    buff_mem[619] = 34'h000000000;
    buff_mem[620] = 34'h000000000;
    buff_mem[621] = 34'h000000000;
    buff_mem[622] = 34'h000000000;
    buff_mem[623] = 34'h000000000;
    buff_mem[624] = 34'h000000000;
    buff_mem[625] = 34'h000000000;
    buff_mem[626] = 34'h000000000;
    buff_mem[627] = 34'h000000000;
    buff_mem[628] = 34'h000000000;
    buff_mem[629] = 34'h000000000;
    buff_mem[630] = 34'h000000000;
    buff_mem[631] = 34'h000000000;
    buff_mem[632] = 34'h000000000;
    buff_mem[633] = 34'h000000000;
    buff_mem[634] = 34'h000000000;
    buff_mem[635] = 34'h000000000;
    buff_mem[636] = 34'h000000000;
    buff_mem[637] = 34'h000000000;
    buff_mem[638] = 34'h000000000;
    buff_mem[639] = 34'h000000000;
    buff_mem[640] = 34'h000000000;
    buff_mem[641] = 34'h000000000;
    buff_mem[642] = 34'h000000000;
    buff_mem[643] = 34'h000000000;
    buff_mem[644] = 34'h000000000;
    buff_mem[645] = 34'h000000000;
    buff_mem[646] = 34'h000000000;
    buff_mem[647] = 34'h000000000;
    buff_mem[648] = 34'h000000000;
    buff_mem[649] = 34'h000000000;
    buff_mem[650] = 34'h000000000;
    buff_mem[651] = 34'h000000000;
    buff_mem[652] = 34'h000000000;
    buff_mem[653] = 34'h000000000;
    buff_mem[654] = 34'h000000000;
    buff_mem[655] = 34'h000000000;
    buff_mem[656] = 34'h000000000;
    buff_mem[657] = 34'h000000000;
    buff_mem[658] = 34'h000000000;
    buff_mem[659] = 34'h000000000;
    buff_mem[660] = 34'h000000000;
    buff_mem[661] = 34'h000000000;
    buff_mem[662] = 34'h000000000;
    buff_mem[663] = 34'h000000000;
    buff_mem[664] = 34'h000000000;
    buff_mem[665] = 34'h000000000;
    buff_mem[666] = 34'h000000000;
    buff_mem[667] = 34'h000000000;
    buff_mem[668] = 34'h000000000;
    buff_mem[669] = 34'h000000000;
    buff_mem[670] = 34'h000000000;
    buff_mem[671] = 34'h000000000;
    buff_mem[672] = 34'h000000000;
    buff_mem[673] = 34'h000000000;
    buff_mem[674] = 34'h000000000;
    buff_mem[675] = 34'h000000000;
    buff_mem[676] = 34'h000000000;
    buff_mem[677] = 34'h000000000;
    buff_mem[678] = 34'h000000000;
    buff_mem[679] = 34'h000000000;
    buff_mem[680] = 34'h000000000;
    buff_mem[681] = 34'h000000000;
    buff_mem[682] = 34'h000000000;
    buff_mem[683] = 34'h000000000;
    buff_mem[684] = 34'h000000000;
    buff_mem[685] = 34'h000000000;
    buff_mem[686] = 34'h000000000;
    buff_mem[687] = 34'h000000000;
    buff_mem[688] = 34'h000000000;
    buff_mem[689] = 34'h000000000;
    buff_mem[690] = 34'h000000000;
    buff_mem[691] = 34'h000000000;
    buff_mem[692] = 34'h000000000;
    buff_mem[693] = 34'h000000000;
    buff_mem[694] = 34'h000000000;
    buff_mem[695] = 34'h000000000;
    buff_mem[696] = 34'h000000000;
    buff_mem[697] = 34'h000000000;
    buff_mem[698] = 34'h000000000;
    buff_mem[699] = 34'h000000000;
    buff_mem[700] = 34'h000000000;
    buff_mem[701] = 34'h000000000;
    buff_mem[702] = 34'h000000000;
    buff_mem[703] = 34'h000000000;
    buff_mem[704] = 34'h000000000;
    buff_mem[705] = 34'h000000000;
    buff_mem[706] = 34'h000000000;
    buff_mem[707] = 34'h000000000;
    buff_mem[708] = 34'h000000000;
    buff_mem[709] = 34'h000000000;
    buff_mem[710] = 34'h000000000;
    buff_mem[711] = 34'h000000000;
    buff_mem[712] = 34'h000000000;
    buff_mem[713] = 34'h000000000;
    buff_mem[714] = 34'h000000000;
    buff_mem[715] = 34'h000000000;
    buff_mem[716] = 34'h000000000;
    buff_mem[717] = 34'h000000000;
    buff_mem[718] = 34'h000000000;
    buff_mem[719] = 34'h000000000;
    buff_mem[720] = 34'h000000000;
    buff_mem[721] = 34'h000000000;
    buff_mem[722] = 34'h000000000;
    buff_mem[723] = 34'h000000000;
    buff_mem[724] = 34'h000000000;
    buff_mem[725] = 34'h000000000;
    buff_mem[726] = 34'h000000000;
    buff_mem[727] = 34'h000000000;
    buff_mem[728] = 34'h000000000;
    buff_mem[729] = 34'h000000000;
    buff_mem[730] = 34'h000000000;
    buff_mem[731] = 34'h000000000;
    buff_mem[732] = 34'h000000000;
    buff_mem[733] = 34'h000000000;
    buff_mem[734] = 34'h000000000;
    buff_mem[735] = 34'h000000000;
    buff_mem[736] = 34'h000000000;
    buff_mem[737] = 34'h000000000;
    buff_mem[738] = 34'h000000000;
    buff_mem[739] = 34'h000000000;
    buff_mem[740] = 34'h000000000;
    buff_mem[741] = 34'h000000000;
    buff_mem[742] = 34'h000000000;
    buff_mem[743] = 34'h000000000;
    buff_mem[744] = 34'h000000000;
    buff_mem[745] = 34'h000000000;
    buff_mem[746] = 34'h000000000;
    buff_mem[747] = 34'h000000000;
    buff_mem[748] = 34'h000000000;
    buff_mem[749] = 34'h000000000;
    buff_mem[750] = 34'h000000000;
    buff_mem[751] = 34'h000000000;
    buff_mem[752] = 34'h000000000;
    buff_mem[753] = 34'h000000000;
    buff_mem[754] = 34'h000000000;
    buff_mem[755] = 34'h000000000;
    buff_mem[756] = 34'h000000000;
    buff_mem[757] = 34'h000000000;
    buff_mem[758] = 34'h000000000;
    buff_mem[759] = 34'h000000000;
    buff_mem[760] = 34'h000000000;
    buff_mem[761] = 34'h000000000;
    buff_mem[762] = 34'h000000000;
    buff_mem[763] = 34'h000000000;
    buff_mem[764] = 34'h000000000;
    buff_mem[765] = 34'h000000000;
    buff_mem[766] = 34'h000000000;
    buff_mem[767] = 34'h000000000;
    buff_mem[768] = 34'h000000000;
    buff_mem[769] = 34'h000000000;
    buff_mem[770] = 34'h000000000;
    buff_mem[771] = 34'h000000000;
    buff_mem[772] = 34'h000000000;
    buff_mem[773] = 34'h000000000;
    buff_mem[774] = 34'h000000000;
    buff_mem[775] = 34'h000000000;
    buff_mem[776] = 34'h000000000;
    buff_mem[777] = 34'h000000000;
    buff_mem[778] = 34'h000000000;
    buff_mem[779] = 34'h000000000;
    buff_mem[780] = 34'h000000000;
    buff_mem[781] = 34'h000000000;
    buff_mem[782] = 34'h000000000;
    buff_mem[783] = 34'h000000000;
    buff_mem[784] = 34'h000000000;
    buff_mem[785] = 34'h000000000;
    buff_mem[786] = 34'h000000000;
    buff_mem[787] = 34'h000000000;
    buff_mem[788] = 34'h000000000;
    buff_mem[789] = 34'h000000000;
    buff_mem[790] = 34'h000000000;
    buff_mem[791] = 34'h000000000;
    buff_mem[792] = 34'h000000000;
    buff_mem[793] = 34'h000000000;
    buff_mem[794] = 34'h000000000;
    buff_mem[795] = 34'h000000000;
    buff_mem[796] = 34'h000000000;
    buff_mem[797] = 34'h000000000;
    buff_mem[798] = 34'h000000000;
    buff_mem[799] = 34'h000000000;
    buff_mem[800] = 34'h000000000;
    buff_mem[801] = 34'h000000000;
    buff_mem[802] = 34'h000000000;
    buff_mem[803] = 34'h000000000;
    buff_mem[804] = 34'h000000000;
    buff_mem[805] = 34'h000000000;
    buff_mem[806] = 34'h000000000;
    buff_mem[807] = 34'h000000000;
    buff_mem[808] = 34'h000000000;
    buff_mem[809] = 34'h000000000;
    buff_mem[810] = 34'h000000000;
    buff_mem[811] = 34'h000000000;
    buff_mem[812] = 34'h000000000;
    buff_mem[813] = 34'h000000000;
    buff_mem[814] = 34'h000000000;
    buff_mem[815] = 34'h000000000;
    buff_mem[816] = 34'h000000000;
    buff_mem[817] = 34'h000000000;
    buff_mem[818] = 34'h000000000;
    buff_mem[819] = 34'h000000000;
    buff_mem[820] = 34'h000000000;
    buff_mem[821] = 34'h000000000;
    buff_mem[822] = 34'h000000000;
    buff_mem[823] = 34'h000000000;
    buff_mem[824] = 34'h000000000;
    buff_mem[825] = 34'h000000000;
    buff_mem[826] = 34'h000000000;
    buff_mem[827] = 34'h000000000;
    buff_mem[828] = 34'h000000000;
    buff_mem[829] = 34'h000000000;
    buff_mem[830] = 34'h000000000;
    buff_mem[831] = 34'h000000000;
    buff_mem[832] = 34'h000000000;
    buff_mem[833] = 34'h000000000;
    buff_mem[834] = 34'h000000000;
    buff_mem[835] = 34'h000000000;
    buff_mem[836] = 34'h000000000;
    buff_mem[837] = 34'h000000000;
    buff_mem[838] = 34'h000000000;
    buff_mem[839] = 34'h000000000;
    buff_mem[840] = 34'h000000000;
    buff_mem[841] = 34'h000000000;
    buff_mem[842] = 34'h000000000;
    buff_mem[843] = 34'h000000000;
    buff_mem[844] = 34'h000000000;
    buff_mem[845] = 34'h000000000;
    buff_mem[846] = 34'h000000000;
    buff_mem[847] = 34'h000000000;
    buff_mem[848] = 34'h000000000;
    buff_mem[849] = 34'h000000000;
    buff_mem[850] = 34'h000000000;
    buff_mem[851] = 34'h000000000;
    buff_mem[852] = 34'h000000000;
    buff_mem[853] = 34'h000000000;
    buff_mem[854] = 34'h000000000;
    buff_mem[855] = 34'h000000000;
    buff_mem[856] = 34'h000000000;
    buff_mem[857] = 34'h000000000;
    buff_mem[858] = 34'h000000000;
    buff_mem[859] = 34'h000000000;
    buff_mem[860] = 34'h000000000;
    buff_mem[861] = 34'h000000000;
    buff_mem[862] = 34'h000000000;
    buff_mem[863] = 34'h000000000;
    buff_mem[864] = 34'h000000000;
    buff_mem[865] = 34'h000000000;
    buff_mem[866] = 34'h000000000;
    buff_mem[867] = 34'h000000000;
    buff_mem[868] = 34'h000000000;
    buff_mem[869] = 34'h000000000;
    buff_mem[870] = 34'h000000000;
    buff_mem[871] = 34'h000000000;
    buff_mem[872] = 34'h000000000;
    buff_mem[873] = 34'h000000000;
    buff_mem[874] = 34'h000000000;
    buff_mem[875] = 34'h000000000;
    buff_mem[876] = 34'h000000000;
    buff_mem[877] = 34'h000000000;
    buff_mem[878] = 34'h000000000;
    buff_mem[879] = 34'h000000000;
    buff_mem[880] = 34'h000000000;
    buff_mem[881] = 34'h000000000;
    buff_mem[882] = 34'h000000000;
    buff_mem[883] = 34'h000000000;
    buff_mem[884] = 34'h000000000;
    buff_mem[885] = 34'h000000000;
    buff_mem[886] = 34'h000000000;
    buff_mem[887] = 34'h000000000;
    buff_mem[888] = 34'h000000000;
    buff_mem[889] = 34'h000000000;
    buff_mem[890] = 34'h000000000;
    buff_mem[891] = 34'h000000000;
    buff_mem[892] = 34'h000000000;
    buff_mem[893] = 34'h000000000;
    buff_mem[894] = 34'h000000000;
    buff_mem[895] = 34'h000000000;
    buff_mem[896] = 34'h000000000;
    buff_mem[897] = 34'h000000000;
    buff_mem[898] = 34'h000000000;
    buff_mem[899] = 34'h000000000;
    buff_mem[900] = 34'h000000000;
    buff_mem[901] = 34'h000000000;
    buff_mem[902] = 34'h000000000;
    buff_mem[903] = 34'h000000000;
    buff_mem[904] = 34'h000000000;
    buff_mem[905] = 34'h000000000;
    buff_mem[906] = 34'h000000000;
    buff_mem[907] = 34'h000000000;
    buff_mem[908] = 34'h000000000;
    buff_mem[909] = 34'h000000000;
    buff_mem[910] = 34'h000000000;
    buff_mem[911] = 34'h000000000;
    buff_mem[912] = 34'h000000000;
    buff_mem[913] = 34'h000000000;
    buff_mem[914] = 34'h000000000;
    buff_mem[915] = 34'h000000000;
    buff_mem[916] = 34'h000000000;
    buff_mem[917] = 34'h000000000;
    buff_mem[918] = 34'h000000000;
    buff_mem[919] = 34'h000000000;
    buff_mem[920] = 34'h000000000;
    buff_mem[921] = 34'h000000000;
    buff_mem[922] = 34'h000000000;
    buff_mem[923] = 34'h000000000;
    buff_mem[924] = 34'h000000000;
    buff_mem[925] = 34'h000000000;
    buff_mem[926] = 34'h000000000;
    buff_mem[927] = 34'h000000000;
    buff_mem[928] = 34'h000000000;
    buff_mem[929] = 34'h000000000;
    buff_mem[930] = 34'h000000000;
    buff_mem[931] = 34'h000000000;
    buff_mem[932] = 34'h000000000;
    buff_mem[933] = 34'h000000000;
    buff_mem[934] = 34'h000000000;
    buff_mem[935] = 34'h000000000;
    buff_mem[936] = 34'h000000000;
    buff_mem[937] = 34'h000000000;
    buff_mem[938] = 34'h000000000;
    buff_mem[939] = 34'h000000000;
    buff_mem[940] = 34'h000000000;
    buff_mem[941] = 34'h000000000;
    buff_mem[942] = 34'h000000000;
    buff_mem[943] = 34'h000000000;
    buff_mem[944] = 34'h000000000;
    buff_mem[945] = 34'h000000000;
    buff_mem[946] = 34'h000000000;
    buff_mem[947] = 34'h000000000;
    buff_mem[948] = 34'h000000000;
    buff_mem[949] = 34'h000000000;
    buff_mem[950] = 34'h000000000;
    buff_mem[951] = 34'h000000000;
    buff_mem[952] = 34'h000000000;
    buff_mem[953] = 34'h000000000;
    buff_mem[954] = 34'h000000000;
    buff_mem[955] = 34'h000000000;
    buff_mem[956] = 34'h000000000;
    buff_mem[957] = 34'h000000000;
    buff_mem[958] = 34'h000000000;
    buff_mem[959] = 34'h000000000;
    buff_mem[960] = 34'h000000000;
    buff_mem[961] = 34'h000000000;
    buff_mem[962] = 34'h000000000;
    buff_mem[963] = 34'h000000000;
    buff_mem[964] = 34'h000000000;
    buff_mem[965] = 34'h000000000;
    buff_mem[966] = 34'h000000000;
    buff_mem[967] = 34'h000000000;
    buff_mem[968] = 34'h000000000;
    buff_mem[969] = 34'h000000000;
    buff_mem[970] = 34'h000000000;
    buff_mem[971] = 34'h000000000;
    buff_mem[972] = 34'h000000000;
    buff_mem[973] = 34'h000000000;
    buff_mem[974] = 34'h000000000;
    buff_mem[975] = 34'h000000000;
    buff_mem[976] = 34'h000000000;
    buff_mem[977] = 34'h000000000;
    buff_mem[978] = 34'h000000000;
    buff_mem[979] = 34'h000000000;
    buff_mem[980] = 34'h000000000;
    buff_mem[981] = 34'h000000000;
    buff_mem[982] = 34'h000000000;
    buff_mem[983] = 34'h000000000;
    buff_mem[984] = 34'h000000000;
    buff_mem[985] = 34'h000000000;
    buff_mem[986] = 34'h000000000;
    buff_mem[987] = 34'h000000000;
    buff_mem[988] = 34'h000000000;
    buff_mem[989] = 34'h000000000;
    buff_mem[990] = 34'h000000000;
    buff_mem[991] = 34'h000000000;
    buff_mem[992] = 34'h000000000;
    buff_mem[993] = 34'h000000000;
    buff_mem[994] = 34'h000000000;
    buff_mem[995] = 34'h000000000;
    buff_mem[996] = 34'h000000000;
    buff_mem[997] = 34'h000000000;
    buff_mem[998] = 34'h000000000;
    buff_mem[999] = 34'h000000000;
    buff_mem[1000] = 34'h000000000;
    buff_mem[1001] = 34'h000000000;
    buff_mem[1002] = 34'h000000000;
    buff_mem[1003] = 34'h000000000;
    buff_mem[1004] = 34'h000000000;
    buff_mem[1005] = 34'h000000000;
    buff_mem[1006] = 34'h000000000;
    buff_mem[1007] = 34'h000000000;
    buff_mem[1008] = 34'h000000000;
    buff_mem[1009] = 34'h000000000;
    buff_mem[1010] = 34'h000000000;
    buff_mem[1011] = 34'h000000000;
    buff_mem[1012] = 34'h000000000;
    buff_mem[1013] = 34'h000000000;
    buff_mem[1014] = 34'h000000000;
    buff_mem[1015] = 34'h000000000;
    buff_mem[1016] = 34'h000000000;
    buff_mem[1017] = 34'h000000000;
    buff_mem[1018] = 34'h000000000;
    buff_mem[1019] = 34'h000000000;
    buff_mem[1020] = 34'h000000000;
    buff_mem[1021] = 34'h000000000;
    buff_mem[1022] = 34'h000000000;
    buff_mem[1023] = 34'h000000000;
    buff_mem[1024] = 34'h000000000;
    buff_mem[1025] = 34'h000000000;
    buff_mem[1026] = 34'h000000000;
    buff_mem[1027] = 34'h000000000;
    buff_mem[1028] = 34'h000000000;
    buff_mem[1029] = 34'h000000000;
    buff_mem[1030] = 34'h000000000;
    buff_mem[1031] = 34'h000000000;
    buff_mem[1032] = 34'h000000000;
    buff_mem[1033] = 34'h000000000;
    buff_mem[1034] = 34'h000000000;
    buff_mem[1035] = 34'h000000000;
    buff_mem[1036] = 34'h000000000;
    buff_mem[1037] = 34'h000000000;
    buff_mem[1038] = 34'h000000000;
    buff_mem[1039] = 34'h000000000;
    buff_mem[1040] = 34'h000000000;
    buff_mem[1041] = 34'h000000000;
    buff_mem[1042] = 34'h000000000;
    buff_mem[1043] = 34'h000000000;
    buff_mem[1044] = 34'h000000000;
    buff_mem[1045] = 34'h000000000;
    buff_mem[1046] = 34'h000000000;
    buff_mem[1047] = 34'h000000000;
    buff_mem[1048] = 34'h000000000;
    buff_mem[1049] = 34'h000000000;
    buff_mem[1050] = 34'h000000000;
    buff_mem[1051] = 34'h000000000;
    buff_mem[1052] = 34'h000000000;
    buff_mem[1053] = 34'h000000000;
    buff_mem[1054] = 34'h000000000;
    buff_mem[1055] = 34'h000000000;
    buff_mem[1056] = 34'h000000000;
    buff_mem[1057] = 34'h000000000;
    buff_mem[1058] = 34'h000000000;
    buff_mem[1059] = 34'h000000000;
    buff_mem[1060] = 34'h000000000;
    buff_mem[1061] = 34'h000000000;
    buff_mem[1062] = 34'h000000000;
    buff_mem[1063] = 34'h000000000;
    buff_mem[1064] = 34'h000000000;
    buff_mem[1065] = 34'h000000000;
    buff_mem[1066] = 34'h000000000;
    buff_mem[1067] = 34'h000000000;
    buff_mem[1068] = 34'h000000000;
    buff_mem[1069] = 34'h000000000;
    buff_mem[1070] = 34'h000000000;
    buff_mem[1071] = 34'h000000000;
    buff_mem[1072] = 34'h000000000;
    buff_mem[1073] = 34'h000000000;
    buff_mem[1074] = 34'h000000000;
    buff_mem[1075] = 34'h000000000;
    buff_mem[1076] = 34'h000000000;
    buff_mem[1077] = 34'h000000000;
    buff_mem[1078] = 34'h000000000;
    buff_mem[1079] = 34'h000000000;
    buff_mem[1080] = 34'h000000000;
    buff_mem[1081] = 34'h000000000;
    buff_mem[1082] = 34'h000000000;
    buff_mem[1083] = 34'h000000000;
    buff_mem[1084] = 34'h000000000;
    buff_mem[1085] = 34'h000000000;
    buff_mem[1086] = 34'h000000000;
    buff_mem[1087] = 34'h000000000;
    buff_mem[1088] = 34'h000000000;
    buff_mem[1089] = 34'h000000000;
    buff_mem[1090] = 34'h000000000;
    buff_mem[1091] = 34'h000000000;
    buff_mem[1092] = 34'h000000000;
    buff_mem[1093] = 34'h000000000;
    buff_mem[1094] = 34'h000000000;
    buff_mem[1095] = 34'h000000000;
    buff_mem[1096] = 34'h000000000;
    buff_mem[1097] = 34'h000000000;
    buff_mem[1098] = 34'h000000000;
    buff_mem[1099] = 34'h000000000;
    buff_mem[1100] = 34'h000000000;
    buff_mem[1101] = 34'h000000000;
    buff_mem[1102] = 34'h000000000;
    buff_mem[1103] = 34'h000000000;
    buff_mem[1104] = 34'h000000000;
    buff_mem[1105] = 34'h000000000;
    buff_mem[1106] = 34'h000000000;
    buff_mem[1107] = 34'h000000000;
    buff_mem[1108] = 34'h000000000;
    buff_mem[1109] = 34'h000000000;
    buff_mem[1110] = 34'h000000000;
    buff_mem[1111] = 34'h000000000;
    buff_mem[1112] = 34'h000000000;
    buff_mem[1113] = 34'h000000000;
    buff_mem[1114] = 34'h000000000;
    buff_mem[1115] = 34'h000000000;
    buff_mem[1116] = 34'h000000000;
    buff_mem[1117] = 34'h000000000;
    buff_mem[1118] = 34'h000000000;
    buff_mem[1119] = 34'h000000000;
    buff_mem[1120] = 34'h000000000;
    buff_mem[1121] = 34'h000000000;
    buff_mem[1122] = 34'h000000000;
    buff_mem[1123] = 34'h000000000;
    buff_mem[1124] = 34'h000000000;
    buff_mem[1125] = 34'h000000000;
    buff_mem[1126] = 34'h000000000;
    buff_mem[1127] = 34'h000000000;
    buff_mem[1128] = 34'h000000000;
    buff_mem[1129] = 34'h000000000;
    buff_mem[1130] = 34'h000000000;
    buff_mem[1131] = 34'h000000000;
    buff_mem[1132] = 34'h000000000;
    buff_mem[1133] = 34'h000000000;
    buff_mem[1134] = 34'h000000000;
    buff_mem[1135] = 34'h000000000;
    buff_mem[1136] = 34'h000000000;
    buff_mem[1137] = 34'h000000000;
    buff_mem[1138] = 34'h000000000;
    buff_mem[1139] = 34'h000000000;
    buff_mem[1140] = 34'h000000000;
    buff_mem[1141] = 34'h000000000;
    buff_mem[1142] = 34'h000000000;
    buff_mem[1143] = 34'h000000000;
    buff_mem[1144] = 34'h000000000;
    buff_mem[1145] = 34'h000000000;
    buff_mem[1146] = 34'h000000000;
    buff_mem[1147] = 34'h000000000;
    buff_mem[1148] = 34'h000000000;
    buff_mem[1149] = 34'h000000000;
    buff_mem[1150] = 34'h000000000;
    buff_mem[1151] = 34'h000000000;
    buff_mem[1152] = 34'h000000000;
    buff_mem[1153] = 34'h000000000;
    buff_mem[1154] = 34'h000000000;
    buff_mem[1155] = 34'h000000000;
    buff_mem[1156] = 34'h000000000;
    buff_mem[1157] = 34'h000000000;
    buff_mem[1158] = 34'h000000000;
    buff_mem[1159] = 34'h000000000;
    buff_mem[1160] = 34'h000000000;
    buff_mem[1161] = 34'h000000000;
    buff_mem[1162] = 34'h000000000;
    buff_mem[1163] = 34'h000000000;
    buff_mem[1164] = 34'h000000000;
    buff_mem[1165] = 34'h000000000;
    buff_mem[1166] = 34'h000000000;
    buff_mem[1167] = 34'h000000000;
    buff_mem[1168] = 34'h000000000;
    buff_mem[1169] = 34'h000000000;
    buff_mem[1170] = 34'h000000000;
    buff_mem[1171] = 34'h000000000;
    buff_mem[1172] = 34'h000000000;
    buff_mem[1173] = 34'h000000000;
    buff_mem[1174] = 34'h000000000;
    buff_mem[1175] = 34'h000000000;
    buff_mem[1176] = 34'h000000000;
    buff_mem[1177] = 34'h000000000;
    buff_mem[1178] = 34'h000000000;
    buff_mem[1179] = 34'h000000000;
    buff_mem[1180] = 34'h000000000;
    buff_mem[1181] = 34'h000000000;
    buff_mem[1182] = 34'h000000000;
    buff_mem[1183] = 34'h000000000;
    buff_mem[1184] = 34'h000000000;
    buff_mem[1185] = 34'h000000000;
    buff_mem[1186] = 34'h000000000;
    buff_mem[1187] = 34'h000000000;
    buff_mem[1188] = 34'h000000000;
    buff_mem[1189] = 34'h000000000;
    buff_mem[1190] = 34'h000000000;
    buff_mem[1191] = 34'h000000000;
    buff_mem[1192] = 34'h000000000;
    buff_mem[1193] = 34'h000000000;
    buff_mem[1194] = 34'h000000000;
    buff_mem[1195] = 34'h000000000;
    buff_mem[1196] = 34'h000000000;
    buff_mem[1197] = 34'h000000000;
    buff_mem[1198] = 34'h000000000;
    buff_mem[1199] = 34'h000000000;
    buff_mem[1200] = 34'h000000000;
    buff_mem[1201] = 34'h000000000;
    buff_mem[1202] = 34'h000000000;
    buff_mem[1203] = 34'h000000000;
    buff_mem[1204] = 34'h000000000;
    buff_mem[1205] = 34'h000000000;
    buff_mem[1206] = 34'h000000000;
    buff_mem[1207] = 34'h000000000;
    buff_mem[1208] = 34'h000000000;
    buff_mem[1209] = 34'h000000000;
    buff_mem[1210] = 34'h000000000;
    buff_mem[1211] = 34'h000000000;
    buff_mem[1212] = 34'h000000000;
    buff_mem[1213] = 34'h000000000;
    buff_mem[1214] = 34'h000000000;
    buff_mem[1215] = 34'h000000000;
    buff_mem[1216] = 34'h000000000;
    buff_mem[1217] = 34'h000000000;
    buff_mem[1218] = 34'h000000000;
    buff_mem[1219] = 34'h000000000;
    buff_mem[1220] = 34'h000000000;
    buff_mem[1221] = 34'h000000000;
    buff_mem[1222] = 34'h000000000;
    buff_mem[1223] = 34'h000000000;
    buff_mem[1224] = 34'h000000000;
    buff_mem[1225] = 34'h000000000;
    buff_mem[1226] = 34'h000000000;
    buff_mem[1227] = 34'h000000000;
    buff_mem[1228] = 34'h000000000;
    buff_mem[1229] = 34'h000000000;
    buff_mem[1230] = 34'h000000000;
    buff_mem[1231] = 34'h000000000;
    buff_mem[1232] = 34'h000000000;
    buff_mem[1233] = 34'h000000000;
    buff_mem[1234] = 34'h000000000;
    buff_mem[1235] = 34'h000000000;
    buff_mem[1236] = 34'h000000000;
    buff_mem[1237] = 34'h000000000;
    buff_mem[1238] = 34'h000000000;
    buff_mem[1239] = 34'h000000000;
    buff_mem[1240] = 34'h000000000;
    buff_mem[1241] = 34'h000000000;
    buff_mem[1242] = 34'h000000000;
    buff_mem[1243] = 34'h000000000;
    buff_mem[1244] = 34'h000000000;
    buff_mem[1245] = 34'h000000000;
    buff_mem[1246] = 34'h000000000;
    buff_mem[1247] = 34'h000000000;
    buff_mem[1248] = 34'h000000000;
    buff_mem[1249] = 34'h000000000;
    buff_mem[1250] = 34'h000000000;
    buff_mem[1251] = 34'h000000000;
    buff_mem[1252] = 34'h000000000;
    buff_mem[1253] = 34'h000000000;
    buff_mem[1254] = 34'h000000000;
    buff_mem[1255] = 34'h000000000;
    buff_mem[1256] = 34'h000000000;
    buff_mem[1257] = 34'h000000000;
    buff_mem[1258] = 34'h000000000;
    buff_mem[1259] = 34'h000000000;
    buff_mem[1260] = 34'h000000000;
    buff_mem[1261] = 34'h000000000;
    buff_mem[1262] = 34'h000000000;
    buff_mem[1263] = 34'h000000000;
    buff_mem[1264] = 34'h000000000;
    buff_mem[1265] = 34'h000000000;
    buff_mem[1266] = 34'h000000000;
    buff_mem[1267] = 34'h000000000;
    buff_mem[1268] = 34'h000000000;
    buff_mem[1269] = 34'h000000000;
    buff_mem[1270] = 34'h000000000;
    buff_mem[1271] = 34'h000000000;
    buff_mem[1272] = 34'h000000000;
    buff_mem[1273] = 34'h000000000;
    buff_mem[1274] = 34'h000000000;
    buff_mem[1275] = 34'h000000000;
    buff_mem[1276] = 34'h000000000;
    buff_mem[1277] = 34'h000000000;
    buff_mem[1278] = 34'h000000000;
    buff_mem[1279] = 34'h000000000;
    buff_mem[1280] = 34'h000000000;
    buff_mem[1281] = 34'h000000000;
    buff_mem[1282] = 34'h000000000;
    buff_mem[1283] = 34'h000000000;
    buff_mem[1284] = 34'h000000000;
    buff_mem[1285] = 34'h000000000;
    buff_mem[1286] = 34'h000000000;
    buff_mem[1287] = 34'h000000000;
    buff_mem[1288] = 34'h000000000;
    buff_mem[1289] = 34'h000000000;
    buff_mem[1290] = 34'h000000000;
    buff_mem[1291] = 34'h000000000;
    buff_mem[1292] = 34'h000000000;
    buff_mem[1293] = 34'h000000000;
    buff_mem[1294] = 34'h000000000;
    buff_mem[1295] = 34'h000000000;
    buff_mem[1296] = 34'h000000000;
    buff_mem[1297] = 34'h000000000;
    buff_mem[1298] = 34'h000000000;
    buff_mem[1299] = 34'h000000000;
    buff_mem[1300] = 34'h000000000;
    buff_mem[1301] = 34'h000000000;
    buff_mem[1302] = 34'h000000000;
    buff_mem[1303] = 34'h000000000;
    buff_mem[1304] = 34'h000000000;
    buff_mem[1305] = 34'h000000000;
    buff_mem[1306] = 34'h000000000;
    buff_mem[1307] = 34'h000000000;
    buff_mem[1308] = 34'h000000000;
    buff_mem[1309] = 34'h000000000;
    buff_mem[1310] = 34'h000000000;
    buff_mem[1311] = 34'h000000000;
    buff_mem[1312] = 34'h000000000;
    buff_mem[1313] = 34'h000000000;
    buff_mem[1314] = 34'h000000000;
    buff_mem[1315] = 34'h000000000;
    buff_mem[1316] = 34'h000000000;
    buff_mem[1317] = 34'h000000000;
    buff_mem[1318] = 34'h000000000;
    buff_mem[1319] = 34'h000000000;
    buff_mem[1320] = 34'h000000000;
    buff_mem[1321] = 34'h000000000;
    buff_mem[1322] = 34'h000000000;
    buff_mem[1323] = 34'h000000000;
    buff_mem[1324] = 34'h000000000;
    buff_mem[1325] = 34'h000000000;
    buff_mem[1326] = 34'h000000000;
    buff_mem[1327] = 34'h000000000;
    buff_mem[1328] = 34'h000000000;
    buff_mem[1329] = 34'h000000000;
    buff_mem[1330] = 34'h000000000;
    buff_mem[1331] = 34'h000000000;
    buff_mem[1332] = 34'h000000000;
    buff_mem[1333] = 34'h000000000;
    buff_mem[1334] = 34'h000000000;
    buff_mem[1335] = 34'h000000000;
    buff_mem[1336] = 34'h000000000;
    buff_mem[1337] = 34'h000000000;
    buff_mem[1338] = 34'h000000000;
    buff_mem[1339] = 34'h000000000;
    buff_mem[1340] = 34'h000000000;
    buff_mem[1341] = 34'h000000000;
    buff_mem[1342] = 34'h000000000;
    buff_mem[1343] = 34'h000000000;
    buff_mem[1344] = 34'h000000000;
    buff_mem[1345] = 34'h000000000;
    buff_mem[1346] = 34'h000000000;
    buff_mem[1347] = 34'h000000000;
    buff_mem[1348] = 34'h000000000;
    buff_mem[1349] = 34'h000000000;
    buff_mem[1350] = 34'h000000000;
    buff_mem[1351] = 34'h000000000;
    buff_mem[1352] = 34'h000000000;
    buff_mem[1353] = 34'h000000000;
    buff_mem[1354] = 34'h000000000;
    buff_mem[1355] = 34'h000000000;
    buff_mem[1356] = 34'h000000000;
    buff_mem[1357] = 34'h000000000;
    buff_mem[1358] = 34'h000000000;
    buff_mem[1359] = 34'h000000000;
    buff_mem[1360] = 34'h000000000;
    buff_mem[1361] = 34'h000000000;
    buff_mem[1362] = 34'h000000000;
    buff_mem[1363] = 34'h000000000;
    buff_mem[1364] = 34'h000000000;
    buff_mem[1365] = 34'h000000000;
    buff_mem[1366] = 34'h000000000;
    buff_mem[1367] = 34'h000000000;
    buff_mem[1368] = 34'h000000000;
    buff_mem[1369] = 34'h000000000;
    buff_mem[1370] = 34'h000000000;
    buff_mem[1371] = 34'h000000000;
    buff_mem[1372] = 34'h000000000;
    buff_mem[1373] = 34'h000000000;
    buff_mem[1374] = 34'h000000000;
    buff_mem[1375] = 34'h000000000;
    buff_mem[1376] = 34'h000000000;
    buff_mem[1377] = 34'h000000000;
    buff_mem[1378] = 34'h000000000;
    buff_mem[1379] = 34'h000000000;
    buff_mem[1380] = 34'h000000000;
    buff_mem[1381] = 34'h000000000;
    buff_mem[1382] = 34'h000000000;
    buff_mem[1383] = 34'h000000000;
    buff_mem[1384] = 34'h000000000;
    buff_mem[1385] = 34'h000000000;
    buff_mem[1386] = 34'h000000000;
    buff_mem[1387] = 34'h000000000;
    buff_mem[1388] = 34'h000000000;
    buff_mem[1389] = 34'h000000000;
    buff_mem[1390] = 34'h000000000;
    buff_mem[1391] = 34'h000000000;
    buff_mem[1392] = 34'h000000000;
    buff_mem[1393] = 34'h000000000;
    buff_mem[1394] = 34'h000000000;
    buff_mem[1395] = 34'h000000000;
    buff_mem[1396] = 34'h000000000;
    buff_mem[1397] = 34'h000000000;
    buff_mem[1398] = 34'h000000000;
    buff_mem[1399] = 34'h000000000;
    buff_mem[1400] = 34'h000000000;
    buff_mem[1401] = 34'h000000000;
    buff_mem[1402] = 34'h000000000;
    buff_mem[1403] = 34'h000000000;
    buff_mem[1404] = 34'h000000000;
    buff_mem[1405] = 34'h000000000;
    buff_mem[1406] = 34'h000000000;
    buff_mem[1407] = 34'h000000000;
    buff_mem[1408] = 34'h000000000;
    buff_mem[1409] = 34'h000000000;
    buff_mem[1410] = 34'h000000000;
    buff_mem[1411] = 34'h000000000;
    buff_mem[1412] = 34'h000000000;
    buff_mem[1413] = 34'h000000000;
    buff_mem[1414] = 34'h000000000;
    buff_mem[1415] = 34'h000000000;
    buff_mem[1416] = 34'h000000000;
    buff_mem[1417] = 34'h000000000;
    buff_mem[1418] = 34'h000000000;
    buff_mem[1419] = 34'h000000000;
    buff_mem[1420] = 34'h000000000;
    buff_mem[1421] = 34'h000000000;
    buff_mem[1422] = 34'h000000000;
    buff_mem[1423] = 34'h000000000;
    buff_mem[1424] = 34'h000000000;
    buff_mem[1425] = 34'h000000000;
    buff_mem[1426] = 34'h000000000;
    buff_mem[1427] = 34'h000000000;
    buff_mem[1428] = 34'h000000000;
    buff_mem[1429] = 34'h000000000;
    buff_mem[1430] = 34'h000000000;
    buff_mem[1431] = 34'h000000000;
    buff_mem[1432] = 34'h000000000;
    buff_mem[1433] = 34'h000000000;
    buff_mem[1434] = 34'h000000000;
    buff_mem[1435] = 34'h000000000;
    buff_mem[1436] = 34'h000000000;
    buff_mem[1437] = 34'h000000000;
    buff_mem[1438] = 34'h000000000;
    buff_mem[1439] = 34'h000000000;
    buff_mem[1440] = 34'h000000000;
    buff_mem[1441] = 34'h000000000;
    buff_mem[1442] = 34'h000000000;
    buff_mem[1443] = 34'h000000000;
    buff_mem[1444] = 34'h000000000;
    buff_mem[1445] = 34'h000000000;
    buff_mem[1446] = 34'h000000000;
    buff_mem[1447] = 34'h000000000;
    buff_mem[1448] = 34'h000000000;
    buff_mem[1449] = 34'h000000000;
    buff_mem[1450] = 34'h000000000;
    buff_mem[1451] = 34'h000000000;
    buff_mem[1452] = 34'h000000000;
    buff_mem[1453] = 34'h000000000;
    buff_mem[1454] = 34'h000000000;
    buff_mem[1455] = 34'h000000000;
    buff_mem[1456] = 34'h000000000;
    buff_mem[1457] = 34'h000000000;
    buff_mem[1458] = 34'h000000000;
    buff_mem[1459] = 34'h000000000;
    buff_mem[1460] = 34'h000000000;
    buff_mem[1461] = 34'h000000000;
    buff_mem[1462] = 34'h000000000;
    buff_mem[1463] = 34'h000000000;
    buff_mem[1464] = 34'h000000000;
    buff_mem[1465] = 34'h000000000;
    buff_mem[1466] = 34'h000000000;
    buff_mem[1467] = 34'h000000000;
    buff_mem[1468] = 34'h000000000;
    buff_mem[1469] = 34'h000000000;
    buff_mem[1470] = 34'h000000000;
    buff_mem[1471] = 34'h000000000;
    buff_mem[1472] = 34'h000000000;
    buff_mem[1473] = 34'h000000000;
    buff_mem[1474] = 34'h000000000;
    buff_mem[1475] = 34'h000000000;
    buff_mem[1476] = 34'h000000000;
    buff_mem[1477] = 34'h000000000;
    buff_mem[1478] = 34'h000000000;
    buff_mem[1479] = 34'h000000000;
    buff_mem[1480] = 34'h000000000;
    buff_mem[1481] = 34'h000000000;
    buff_mem[1482] = 34'h000000000;
    buff_mem[1483] = 34'h000000000;
    buff_mem[1484] = 34'h000000000;
    buff_mem[1485] = 34'h000000000;
    buff_mem[1486] = 34'h000000000;
    buff_mem[1487] = 34'h000000000;
    buff_mem[1488] = 34'h000000000;
    buff_mem[1489] = 34'h000000000;
    buff_mem[1490] = 34'h000000000;
    buff_mem[1491] = 34'h000000000;
    buff_mem[1492] = 34'h000000000;
    buff_mem[1493] = 34'h000000000;
    buff_mem[1494] = 34'h000000000;
    buff_mem[1495] = 34'h000000000;
    buff_mem[1496] = 34'h000000000;
    buff_mem[1497] = 34'h000000000;
    buff_mem[1498] = 34'h000000000;
    buff_mem[1499] = 34'h000000000;
    buff_mem[1500] = 34'h000000000;
    buff_mem[1501] = 34'h000000000;
    buff_mem[1502] = 34'h000000000;
    buff_mem[1503] = 34'h000000000;
    buff_mem[1504] = 34'h000000000;
    buff_mem[1505] = 34'h000000000;
    buff_mem[1506] = 34'h000000000;
    buff_mem[1507] = 34'h000000000;
    buff_mem[1508] = 34'h000000000;
    buff_mem[1509] = 34'h000000000;
    buff_mem[1510] = 34'h000000000;
    buff_mem[1511] = 34'h000000000;
    buff_mem[1512] = 34'h000000000;
    buff_mem[1513] = 34'h000000000;
    buff_mem[1514] = 34'h000000000;
    buff_mem[1515] = 34'h000000000;
    buff_mem[1516] = 34'h000000000;
    buff_mem[1517] = 34'h000000000;
    buff_mem[1518] = 34'h000000000;
    buff_mem[1519] = 34'h000000000;
    buff_mem[1520] = 34'h000000000;
    buff_mem[1521] = 34'h000000000;
    buff_mem[1522] = 34'h000000000;
    buff_mem[1523] = 34'h000000000;
    buff_mem[1524] = 34'h000000000;
    buff_mem[1525] = 34'h000000000;
    buff_mem[1526] = 34'h000000000;
    buff_mem[1527] = 34'h000000000;
    buff_mem[1528] = 34'h000000000;
    buff_mem[1529] = 34'h000000000;
    buff_mem[1530] = 34'h000000000;
    buff_mem[1531] = 34'h000000000;
    buff_mem[1532] = 34'h000000000;
    buff_mem[1533] = 34'h000000000;
    buff_mem[1534] = 34'h000000000;
    buff_mem[1535] = 34'h000000000;
    buff_mem[1536] = 34'h000000000;
    buff_mem[1537] = 34'h000000000;
    buff_mem[1538] = 34'h000000000;
    buff_mem[1539] = 34'h000000000;
    buff_mem[1540] = 34'h000000000;
    buff_mem[1541] = 34'h000000000;
    buff_mem[1542] = 34'h000000000;
    buff_mem[1543] = 34'h000000000;
    buff_mem[1544] = 34'h000000000;
    buff_mem[1545] = 34'h000000000;
    buff_mem[1546] = 34'h000000000;
    buff_mem[1547] = 34'h000000000;
    buff_mem[1548] = 34'h000000000;
    buff_mem[1549] = 34'h000000000;
    buff_mem[1550] = 34'h000000000;
    buff_mem[1551] = 34'h000000000;
    buff_mem[1552] = 34'h000000000;
    buff_mem[1553] = 34'h000000000;
    buff_mem[1554] = 34'h000000000;
    buff_mem[1555] = 34'h000000000;
    buff_mem[1556] = 34'h000000000;
    buff_mem[1557] = 34'h000000000;
    buff_mem[1558] = 34'h000000000;
    buff_mem[1559] = 34'h000000000;
    buff_mem[1560] = 34'h000000000;
    buff_mem[1561] = 34'h000000000;
    buff_mem[1562] = 34'h000000000;
    buff_mem[1563] = 34'h000000000;
    buff_mem[1564] = 34'h000000000;
    buff_mem[1565] = 34'h000000000;
    buff_mem[1566] = 34'h000000000;
    buff_mem[1567] = 34'h000000000;
    buff_mem[1568] = 34'h000000000;
    buff_mem[1569] = 34'h000000000;
    buff_mem[1570] = 34'h000000000;
    buff_mem[1571] = 34'h000000000;
    buff_mem[1572] = 34'h000000000;
    buff_mem[1573] = 34'h000000000;
    buff_mem[1574] = 34'h000000000;
    buff_mem[1575] = 34'h000000000;
    buff_mem[1576] = 34'h000000000;
    buff_mem[1577] = 34'h000000000;
    buff_mem[1578] = 34'h000000000;
    buff_mem[1579] = 34'h000000000;
    buff_mem[1580] = 34'h000000000;
    buff_mem[1581] = 34'h000000000;
    buff_mem[1582] = 34'h000000000;
    buff_mem[1583] = 34'h000000000;
    buff_mem[1584] = 34'h000000000;
    buff_mem[1585] = 34'h000000000;
    buff_mem[1586] = 34'h000000000;
    buff_mem[1587] = 34'h000000000;
    buff_mem[1588] = 34'h000000000;
    buff_mem[1589] = 34'h000000000;
    buff_mem[1590] = 34'h000000000;
    buff_mem[1591] = 34'h000000000;
    buff_mem[1592] = 34'h000000000;
    buff_mem[1593] = 34'h000000000;
    buff_mem[1594] = 34'h000000000;
    buff_mem[1595] = 34'h000000000;
    buff_mem[1596] = 34'h000000000;
    buff_mem[1597] = 34'h000000000;
    buff_mem[1598] = 34'h000000000;
    buff_mem[1599] = 34'h000000000;
    buff_mem[1600] = 34'h000000000;
    buff_mem[1601] = 34'h000000000;
    buff_mem[1602] = 34'h000000000;
    buff_mem[1603] = 34'h000000000;
    buff_mem[1604] = 34'h000000000;
    buff_mem[1605] = 34'h000000000;
    buff_mem[1606] = 34'h000000000;
    buff_mem[1607] = 34'h000000000;
    buff_mem[1608] = 34'h000000000;
    buff_mem[1609] = 34'h000000000;
    buff_mem[1610] = 34'h000000000;
    buff_mem[1611] = 34'h000000000;
    buff_mem[1612] = 34'h000000000;
    buff_mem[1613] = 34'h000000000;
    buff_mem[1614] = 34'h000000000;
    buff_mem[1615] = 34'h000000000;
    buff_mem[1616] = 34'h000000000;
    buff_mem[1617] = 34'h000000000;
    buff_mem[1618] = 34'h000000000;
    buff_mem[1619] = 34'h000000000;
    buff_mem[1620] = 34'h000000000;
    buff_mem[1621] = 34'h000000000;
    buff_mem[1622] = 34'h000000000;
    buff_mem[1623] = 34'h000000000;
    buff_mem[1624] = 34'h000000000;
    buff_mem[1625] = 34'h000000000;
    buff_mem[1626] = 34'h000000000;
    buff_mem[1627] = 34'h000000000;
    buff_mem[1628] = 34'h000000000;
    buff_mem[1629] = 34'h000000000;
    buff_mem[1630] = 34'h000000000;
    buff_mem[1631] = 34'h000000000;
    buff_mem[1632] = 34'h000000000;
    buff_mem[1633] = 34'h000000000;
    buff_mem[1634] = 34'h000000000;
    buff_mem[1635] = 34'h000000000;
    buff_mem[1636] = 34'h000000000;
    buff_mem[1637] = 34'h000000000;
    buff_mem[1638] = 34'h000000000;
    buff_mem[1639] = 34'h000000000;
    buff_mem[1640] = 34'h000000000;
    buff_mem[1641] = 34'h000000000;
    buff_mem[1642] = 34'h000000000;
    buff_mem[1643] = 34'h000000000;
    buff_mem[1644] = 34'h000000000;
    buff_mem[1645] = 34'h000000000;
    buff_mem[1646] = 34'h000000000;
    buff_mem[1647] = 34'h000000000;
    buff_mem[1648] = 34'h000000000;
    buff_mem[1649] = 34'h000000000;
    buff_mem[1650] = 34'h000000000;
    buff_mem[1651] = 34'h000000000;
    buff_mem[1652] = 34'h000000000;
    buff_mem[1653] = 34'h000000000;
    buff_mem[1654] = 34'h000000000;
    buff_mem[1655] = 34'h000000000;
    buff_mem[1656] = 34'h000000000;
    buff_mem[1657] = 34'h000000000;
    buff_mem[1658] = 34'h000000000;
    buff_mem[1659] = 34'h000000000;
    buff_mem[1660] = 34'h000000000;
    buff_mem[1661] = 34'h000000000;
    buff_mem[1662] = 34'h000000000;
    buff_mem[1663] = 34'h000000000;
    buff_mem[1664] = 34'h000000000;
    buff_mem[1665] = 34'h000000000;
    buff_mem[1666] = 34'h000000000;
    buff_mem[1667] = 34'h000000000;
    buff_mem[1668] = 34'h000000000;
    buff_mem[1669] = 34'h000000000;
    buff_mem[1670] = 34'h000000000;
    buff_mem[1671] = 34'h000000000;
    buff_mem[1672] = 34'h000000000;
    buff_mem[1673] = 34'h000000000;
    buff_mem[1674] = 34'h000000000;
    buff_mem[1675] = 34'h000000000;
    buff_mem[1676] = 34'h000000000;
    buff_mem[1677] = 34'h000000000;
    buff_mem[1678] = 34'h000000000;
    buff_mem[1679] = 34'h000000000;
    buff_mem[1680] = 34'h000000000;
    buff_mem[1681] = 34'h000000000;
    buff_mem[1682] = 34'h000000000;
    buff_mem[1683] = 34'h000000000;
    buff_mem[1684] = 34'h000000000;
    buff_mem[1685] = 34'h000000000;
    buff_mem[1686] = 34'h000000000;
    buff_mem[1687] = 34'h000000000;
    buff_mem[1688] = 34'h000000000;
    buff_mem[1689] = 34'h000000000;
    buff_mem[1690] = 34'h000000000;
    buff_mem[1691] = 34'h000000000;
    buff_mem[1692] = 34'h000000000;
    buff_mem[1693] = 34'h000000000;
    buff_mem[1694] = 34'h000000000;
    buff_mem[1695] = 34'h000000000;
    buff_mem[1696] = 34'h000000000;
    buff_mem[1697] = 34'h000000000;
    buff_mem[1698] = 34'h000000000;
    buff_mem[1699] = 34'h000000000;
    buff_mem[1700] = 34'h000000000;
    buff_mem[1701] = 34'h000000000;
    buff_mem[1702] = 34'h000000000;
    buff_mem[1703] = 34'h000000000;
    buff_mem[1704] = 34'h000000000;
    buff_mem[1705] = 34'h000000000;
    buff_mem[1706] = 34'h000000000;
    buff_mem[1707] = 34'h000000000;
    buff_mem[1708] = 34'h000000000;
    buff_mem[1709] = 34'h000000000;
    buff_mem[1710] = 34'h000000000;
    buff_mem[1711] = 34'h000000000;
    buff_mem[1712] = 34'h000000000;
    buff_mem[1713] = 34'h000000000;
    buff_mem[1714] = 34'h000000000;
    buff_mem[1715] = 34'h000000000;
    buff_mem[1716] = 34'h000000000;
    buff_mem[1717] = 34'h000000000;
    buff_mem[1718] = 34'h000000000;
    buff_mem[1719] = 34'h000000000;
    buff_mem[1720] = 34'h000000000;
    buff_mem[1721] = 34'h000000000;
    buff_mem[1722] = 34'h000000000;
    buff_mem[1723] = 34'h000000000;
    buff_mem[1724] = 34'h000000000;
    buff_mem[1725] = 34'h000000000;
    buff_mem[1726] = 34'h000000000;
    buff_mem[1727] = 34'h000000000;
    buff_mem[1728] = 34'h000000000;
    buff_mem[1729] = 34'h000000000;
    buff_mem[1730] = 34'h000000000;
    buff_mem[1731] = 34'h000000000;
    buff_mem[1732] = 34'h000000000;
    buff_mem[1733] = 34'h000000000;
    buff_mem[1734] = 34'h000000000;
    buff_mem[1735] = 34'h000000000;
    buff_mem[1736] = 34'h000000000;
    buff_mem[1737] = 34'h000000000;
    buff_mem[1738] = 34'h000000000;
    buff_mem[1739] = 34'h000000000;
    buff_mem[1740] = 34'h000000000;
    buff_mem[1741] = 34'h000000000;
    buff_mem[1742] = 34'h000000000;
    buff_mem[1743] = 34'h000000000;
    buff_mem[1744] = 34'h000000000;
    buff_mem[1745] = 34'h000000000;
    buff_mem[1746] = 34'h000000000;
    buff_mem[1747] = 34'h000000000;
    buff_mem[1748] = 34'h000000000;
    buff_mem[1749] = 34'h000000000;
    buff_mem[1750] = 34'h000000000;
    buff_mem[1751] = 34'h000000000;
    buff_mem[1752] = 34'h000000000;
    buff_mem[1753] = 34'h000000000;
    buff_mem[1754] = 34'h000000000;
    buff_mem[1755] = 34'h000000000;
    buff_mem[1756] = 34'h000000000;
    buff_mem[1757] = 34'h000000000;
    buff_mem[1758] = 34'h000000000;
    buff_mem[1759] = 34'h000000000;
    buff_mem[1760] = 34'h000000000;
    buff_mem[1761] = 34'h000000000;
    buff_mem[1762] = 34'h000000000;
    buff_mem[1763] = 34'h000000000;
    buff_mem[1764] = 34'h000000000;
    buff_mem[1765] = 34'h000000000;
    buff_mem[1766] = 34'h000000000;
    buff_mem[1767] = 34'h000000000;
    buff_mem[1768] = 34'h000000000;
    buff_mem[1769] = 34'h000000000;
    buff_mem[1770] = 34'h000000000;
    buff_mem[1771] = 34'h000000000;
    buff_mem[1772] = 34'h000000000;
    buff_mem[1773] = 34'h000000000;
    buff_mem[1774] = 34'h000000000;
    buff_mem[1775] = 34'h000000000;
    buff_mem[1776] = 34'h000000000;
    buff_mem[1777] = 34'h000000000;
    buff_mem[1778] = 34'h000000000;
    buff_mem[1779] = 34'h000000000;
    buff_mem[1780] = 34'h000000000;
    buff_mem[1781] = 34'h000000000;
    buff_mem[1782] = 34'h000000000;
    buff_mem[1783] = 34'h000000000;
    buff_mem[1784] = 34'h000000000;
    buff_mem[1785] = 34'h000000000;
    buff_mem[1786] = 34'h000000000;
    buff_mem[1787] = 34'h000000000;
    buff_mem[1788] = 34'h000000000;
    buff_mem[1789] = 34'h000000000;
    buff_mem[1790] = 34'h000000000;
    buff_mem[1791] = 34'h000000000;
    buff_mem[1792] = 34'h000000000;
    buff_mem[1793] = 34'h000000000;
    buff_mem[1794] = 34'h000000000;
    buff_mem[1795] = 34'h000000000;
    buff_mem[1796] = 34'h000000000;
    buff_mem[1797] = 34'h000000000;
    buff_mem[1798] = 34'h000000000;
    buff_mem[1799] = 34'h000000000;
    buff_mem[1800] = 34'h000000000;
    buff_mem[1801] = 34'h000000000;
    buff_mem[1802] = 34'h000000000;
    buff_mem[1803] = 34'h000000000;
    buff_mem[1804] = 34'h000000000;
    buff_mem[1805] = 34'h000000000;
    buff_mem[1806] = 34'h000000000;
    buff_mem[1807] = 34'h000000000;
    buff_mem[1808] = 34'h000000000;
    buff_mem[1809] = 34'h000000000;
    buff_mem[1810] = 34'h000000000;
    buff_mem[1811] = 34'h000000000;
    buff_mem[1812] = 34'h000000000;
    buff_mem[1813] = 34'h000000000;
    buff_mem[1814] = 34'h000000000;
    buff_mem[1815] = 34'h000000000;
    buff_mem[1816] = 34'h000000000;
    buff_mem[1817] = 34'h000000000;
    buff_mem[1818] = 34'h000000000;
    buff_mem[1819] = 34'h000000000;
    buff_mem[1820] = 34'h000000000;
    buff_mem[1821] = 34'h000000000;
    buff_mem[1822] = 34'h000000000;
    buff_mem[1823] = 34'h000000000;
    buff_mem[1824] = 34'h000000000;
    buff_mem[1825] = 34'h000000000;
    buff_mem[1826] = 34'h000000000;
    buff_mem[1827] = 34'h000000000;
    buff_mem[1828] = 34'h000000000;
    buff_mem[1829] = 34'h000000000;
    buff_mem[1830] = 34'h000000000;
    buff_mem[1831] = 34'h000000000;
    buff_mem[1832] = 34'h000000000;
    buff_mem[1833] = 34'h000000000;
    buff_mem[1834] = 34'h000000000;
    buff_mem[1835] = 34'h000000000;
    buff_mem[1836] = 34'h000000000;
    buff_mem[1837] = 34'h000000000;
    buff_mem[1838] = 34'h000000000;
    buff_mem[1839] = 34'h000000000;
    buff_mem[1840] = 34'h000000000;
    buff_mem[1841] = 34'h000000000;
    buff_mem[1842] = 34'h000000000;
    buff_mem[1843] = 34'h000000000;
    buff_mem[1844] = 34'h000000000;
    buff_mem[1845] = 34'h000000000;
    buff_mem[1846] = 34'h000000000;
    buff_mem[1847] = 34'h000000000;
    buff_mem[1848] = 34'h000000000;
    buff_mem[1849] = 34'h000000000;
    buff_mem[1850] = 34'h000000000;
    buff_mem[1851] = 34'h000000000;
    buff_mem[1852] = 34'h000000000;
    buff_mem[1853] = 34'h000000000;
    buff_mem[1854] = 34'h000000000;
    buff_mem[1855] = 34'h000000000;
    buff_mem[1856] = 34'h000000000;
    buff_mem[1857] = 34'h000000000;
    buff_mem[1858] = 34'h000000000;
    buff_mem[1859] = 34'h000000000;
    buff_mem[1860] = 34'h000000000;
    buff_mem[1861] = 34'h000000000;
    buff_mem[1862] = 34'h000000000;
    buff_mem[1863] = 34'h000000000;
    buff_mem[1864] = 34'h000000000;
    buff_mem[1865] = 34'h000000000;
    buff_mem[1866] = 34'h000000000;
    buff_mem[1867] = 34'h000000000;
    buff_mem[1868] = 34'h000000000;
    buff_mem[1869] = 34'h000000000;
    buff_mem[1870] = 34'h000000000;
    buff_mem[1871] = 34'h000000000;
    buff_mem[1872] = 34'h000000000;
    buff_mem[1873] = 34'h000000000;
    buff_mem[1874] = 34'h000000000;
    buff_mem[1875] = 34'h000000000;
    buff_mem[1876] = 34'h000000000;
    buff_mem[1877] = 34'h000000000;
    buff_mem[1878] = 34'h000000000;
    buff_mem[1879] = 34'h000000000;
    buff_mem[1880] = 34'h000000000;
    buff_mem[1881] = 34'h000000000;
    buff_mem[1882] = 34'h000000000;
    buff_mem[1883] = 34'h000000000;
    buff_mem[1884] = 34'h000000000;
    buff_mem[1885] = 34'h000000000;
    buff_mem[1886] = 34'h000000000;
    buff_mem[1887] = 34'h000000000;
    buff_mem[1888] = 34'h000000000;
    buff_mem[1889] = 34'h000000000;
    buff_mem[1890] = 34'h000000000;
    buff_mem[1891] = 34'h000000000;
    buff_mem[1892] = 34'h000000000;
    buff_mem[1893] = 34'h000000000;
    buff_mem[1894] = 34'h000000000;
    buff_mem[1895] = 34'h000000000;
    buff_mem[1896] = 34'h000000000;
    buff_mem[1897] = 34'h000000000;
    buff_mem[1898] = 34'h000000000;
    buff_mem[1899] = 34'h000000000;
    buff_mem[1900] = 34'h000000000;
    buff_mem[1901] = 34'h000000000;
    buff_mem[1902] = 34'h000000000;
    buff_mem[1903] = 34'h000000000;
    buff_mem[1904] = 34'h000000000;
    buff_mem[1905] = 34'h000000000;
    buff_mem[1906] = 34'h000000000;
    buff_mem[1907] = 34'h000000000;
    buff_mem[1908] = 34'h000000000;
    buff_mem[1909] = 34'h000000000;
    buff_mem[1910] = 34'h000000000;
    buff_mem[1911] = 34'h000000000;
    buff_mem[1912] = 34'h000000000;
    buff_mem[1913] = 34'h000000000;
    buff_mem[1914] = 34'h000000000;
    buff_mem[1915] = 34'h000000000;
    buff_mem[1916] = 34'h000000000;
    buff_mem[1917] = 34'h000000000;
    buff_mem[1918] = 34'h000000000;
    buff_mem[1919] = 34'h000000000;
    buff_mem[1920] = 34'h000000000;
    buff_mem[1921] = 34'h000000000;
    buff_mem[1922] = 34'h000000000;
    buff_mem[1923] = 34'h000000000;
    buff_mem[1924] = 34'h000000000;
    buff_mem[1925] = 34'h000000000;
    buff_mem[1926] = 34'h000000000;
    buff_mem[1927] = 34'h000000000;
    buff_mem[1928] = 34'h000000000;
    buff_mem[1929] = 34'h000000000;
    buff_mem[1930] = 34'h000000000;
    buff_mem[1931] = 34'h000000000;
    buff_mem[1932] = 34'h000000000;
    buff_mem[1933] = 34'h000000000;
    buff_mem[1934] = 34'h000000000;
    buff_mem[1935] = 34'h000000000;
    buff_mem[1936] = 34'h000000000;
    buff_mem[1937] = 34'h000000000;
    buff_mem[1938] = 34'h000000000;
    buff_mem[1939] = 34'h000000000;
    buff_mem[1940] = 34'h000000000;
    buff_mem[1941] = 34'h000000000;
    buff_mem[1942] = 34'h000000000;
    buff_mem[1943] = 34'h000000000;
    buff_mem[1944] = 34'h000000000;
    buff_mem[1945] = 34'h000000000;
    buff_mem[1946] = 34'h000000000;
    buff_mem[1947] = 34'h000000000;
    buff_mem[1948] = 34'h000000000;
    buff_mem[1949] = 34'h000000000;
    buff_mem[1950] = 34'h000000000;
    buff_mem[1951] = 34'h000000000;
    buff_mem[1952] = 34'h000000000;
    buff_mem[1953] = 34'h000000000;
    buff_mem[1954] = 34'h000000000;
    buff_mem[1955] = 34'h000000000;
    buff_mem[1956] = 34'h000000000;
    buff_mem[1957] = 34'h000000000;
    buff_mem[1958] = 34'h000000000;
    buff_mem[1959] = 34'h000000000;
    buff_mem[1960] = 34'h000000000;
    buff_mem[1961] = 34'h000000000;
    buff_mem[1962] = 34'h000000000;
    buff_mem[1963] = 34'h000000000;
    buff_mem[1964] = 34'h000000000;
    buff_mem[1965] = 34'h000000000;
    buff_mem[1966] = 34'h000000000;
    buff_mem[1967] = 34'h000000000;
    buff_mem[1968] = 34'h000000000;
    buff_mem[1969] = 34'h000000000;
    buff_mem[1970] = 34'h000000000;
    buff_mem[1971] = 34'h000000000;
    buff_mem[1972] = 34'h000000000;
    buff_mem[1973] = 34'h000000000;
    buff_mem[1974] = 34'h000000000;
    buff_mem[1975] = 34'h000000000;
    buff_mem[1976] = 34'h000000000;
    buff_mem[1977] = 34'h000000000;
    buff_mem[1978] = 34'h000000000;
    buff_mem[1979] = 34'h000000000;
    buff_mem[1980] = 34'h000000000;
    buff_mem[1981] = 34'h000000000;
    buff_mem[1982] = 34'h000000000;
    buff_mem[1983] = 34'h000000000;
    buff_mem[1984] = 34'h000000000;
    buff_mem[1985] = 34'h000000000;
    buff_mem[1986] = 34'h000000000;
    buff_mem[1987] = 34'h000000000;
    buff_mem[1988] = 34'h000000000;
    buff_mem[1989] = 34'h000000000;
    buff_mem[1990] = 34'h000000000;
    buff_mem[1991] = 34'h000000000;
    buff_mem[1992] = 34'h000000000;
    buff_mem[1993] = 34'h000000000;
    buff_mem[1994] = 34'h000000000;
    buff_mem[1995] = 34'h000000000;
    buff_mem[1996] = 34'h000000000;
    buff_mem[1997] = 34'h000000000;
    buff_mem[1998] = 34'h000000000;
    buff_mem[1999] = 34'h000000000;
    buff_mem[2000] = 34'h000000000;
    buff_mem[2001] = 34'h000000000;
    buff_mem[2002] = 34'h000000000;
    buff_mem[2003] = 34'h000000000;
    buff_mem[2004] = 34'h000000000;
    buff_mem[2005] = 34'h000000000;
    buff_mem[2006] = 34'h000000000;
    buff_mem[2007] = 34'h000000000;
    buff_mem[2008] = 34'h000000000;
    buff_mem[2009] = 34'h000000000;
    buff_mem[2010] = 34'h000000000;
    buff_mem[2011] = 34'h000000000;
    buff_mem[2012] = 34'h000000000;
    buff_mem[2013] = 34'h000000000;
    buff_mem[2014] = 34'h000000000;
    buff_mem[2015] = 34'h000000000;
    buff_mem[2016] = 34'h000000000;
    buff_mem[2017] = 34'h000000000;
    buff_mem[2018] = 34'h000000000;
    buff_mem[2019] = 34'h000000000;
    buff_mem[2020] = 34'h000000000;
    buff_mem[2021] = 34'h000000000;
    buff_mem[2022] = 34'h000000000;
    buff_mem[2023] = 34'h000000000;
    buff_mem[2024] = 34'h000000000;
    buff_mem[2025] = 34'h000000000;
    buff_mem[2026] = 34'h000000000;
    buff_mem[2027] = 34'h000000000;
    buff_mem[2028] = 34'h000000000;
    buff_mem[2029] = 34'h000000000;
    buff_mem[2030] = 34'h000000000;
    buff_mem[2031] = 34'h000000000;
    buff_mem[2032] = 34'h000000000;
    buff_mem[2033] = 34'h000000000;
    buff_mem[2034] = 34'h000000000;
    buff_mem[2035] = 34'h000000000;
    buff_mem[2036] = 34'h000000000;
    buff_mem[2037] = 34'h000000000;
    buff_mem[2038] = 34'h000000000;
    buff_mem[2039] = 34'h000000000;
    buff_mem[2040] = 34'h000000000;
    buff_mem[2041] = 34'h000000000;
    buff_mem[2042] = 34'h000000000;
    buff_mem[2043] = 34'h000000000;
    buff_mem[2044] = 34'h000000000;
    buff_mem[2045] = 34'h000000000;
    buff_mem[2046] = 34'h000000000;
    buff_mem[2047] = 34'h000000000;
  end
  always @(posedge clk) begin
    if (clken)
      buff_mem[wrport__addr] <= { buff_im_in, buff_re_in };
  end
  reg [33:0] _0_;
  always @(posedge clk) begin
    if (clken) begin
      _0_ <= buff_mem[rdport__addr];
    end
  end
  assign rdport__data = _0_;
  assign \$1  = $signed(rdata[15:0]) - (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:212" *) $signed(re_in);
  assign buff_re_in = mux_control ? (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:211" *) \$2  : { re_in[15], re_in };
  assign \$3  = $signed(rdata[32:17]) - (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:196" *) $signed(im_in);
  assign buff_im_in = mux_control ? (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:217" *) \$4  : { im_in[15], im_in };
  assign \$5  = $signed(rdata[15:0]) + (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:221" *) $signed(re_in);
  assign \$7  = mux_control ? (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:220" *) { \$6 [16], \$6  } : { 1'h0, rdata[16:0] };
  assign \$8  = $signed(rdata[32:17]) + (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:196" *) $signed(im_in);
  assign \$10  = mux_control ? (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:225" *) { \$9 [16], \$9  } : { 1'h0, rdata[33:17] };
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:177" *)
  always @(posedge clk)
    rdata <= \$11 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$48 ) begin end
    \$11  = rdata;
    if (clken) begin
      \$11  = rdport__data;
    end
  end
  assign rdport__en = clken;
  assign wrport__en = clken;
  assign bram_raddr = rdport__addr;
  assign bram_waddr = wrport__addr;
  assign wrport__data = { buff_im_in, buff_re_in };
  assign re_out = \$7 [16:0];
  assign im_out = \$10 [16:0];
  assign \$2  = \$1 ;
  assign \$4  = \$3 ;
  assign \$6  = \$5 ;
  assign \$9  = \$8 ;
endmodule

(* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:145" *)
(* generator = "Amaranth" *)
module \top.spectrometer.fft.bfly0.bfly1 (re_out, im_out, rdport__addr, clken, re_in, im_in, i_control, mux_control, wrport__addr, rst, clk);
  reg \$auto$verilog_backend.cc:2352:dump_module$49  = 0;
  wire [17:0] \$1 ;
  wire [17:0] \$10 ;
  wire [17:0] \$11 ;
  wire [17:0] \$12 ;
  wire [17:0] \$13 ;
  wire [17:0] \$14 ;
  wire [17:0] \$15 ;
  wire [17:0] \$16 ;
  wire [17:0] \$17 ;
  wire [17:0] \$18 ;
  reg [33:0] \$19 ;
  wire [17:0] \$2 ;
  wire [17:0] \$3 ;
  wire [17:0] \$4 ;
  wire [17:0] \$5 ;
  wire [17:0] \$6 ;
  wire [17:0] \$7 ;
  wire [17:0] \$8 ;
  wire [17:0] \$9 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:109" *)
  wire [9:0] bram_raddr;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:110" *)
  wire [9:0] bram_waddr;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:149" *)
  wire [16:0] buff_im_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:148" *)
  wire [16:0] buff_re_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:40" *)
  input clk;
  wire clk;
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/lib/memory.py:400" *)
  input clken;
  wire clken;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:107" *)
  input i_control;
  wire i_control;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:112" *)
  input [16:0] im_in;
  wire [16:0] im_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:114" *)
  output [16:0] im_out;
  wire [16:0] im_out;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:105" *)
  input mux_control;
  wire mux_control;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:177" *)
  reg [33:0] rdata = 34'h000000000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:109" *)
  input [9:0] rdport__addr;
  wire [9:0] rdport__addr;
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/lib/memory.py:241" *)
  wire [33:0] rdport__data;
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/lib/memory.py:239" *)
  wire rdport__en;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:111" *)
  input [16:0] re_in;
  wire [16:0] re_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:113" *)
  output [16:0] re_out;
  wire [16:0] re_out;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:40" *)
  input rst;
  wire rst;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:110" *)
  input [9:0] wrport__addr;
  wire [9:0] wrport__addr;
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/lib/memory.py:402" *)
  wire [33:0] wrport__data;
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/lib/memory.py:400" *)
  wire wrport__en;
  (* ram_style = "block" *)
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:170" *)
  reg [33:0] buff_mem [1023:0];
  initial begin
    buff_mem[0] = 34'h000000000;
    buff_mem[1] = 34'h000000000;
    buff_mem[2] = 34'h000000000;
    buff_mem[3] = 34'h000000000;
    buff_mem[4] = 34'h000000000;
    buff_mem[5] = 34'h000000000;
    buff_mem[6] = 34'h000000000;
    buff_mem[7] = 34'h000000000;
    buff_mem[8] = 34'h000000000;
    buff_mem[9] = 34'h000000000;
    buff_mem[10] = 34'h000000000;
    buff_mem[11] = 34'h000000000;
    buff_mem[12] = 34'h000000000;
    buff_mem[13] = 34'h000000000;
    buff_mem[14] = 34'h000000000;
    buff_mem[15] = 34'h000000000;
    buff_mem[16] = 34'h000000000;
    buff_mem[17] = 34'h000000000;
    buff_mem[18] = 34'h000000000;
    buff_mem[19] = 34'h000000000;
    buff_mem[20] = 34'h000000000;
    buff_mem[21] = 34'h000000000;
    buff_mem[22] = 34'h000000000;
    buff_mem[23] = 34'h000000000;
    buff_mem[24] = 34'h000000000;
    buff_mem[25] = 34'h000000000;
    buff_mem[26] = 34'h000000000;
    buff_mem[27] = 34'h000000000;
    buff_mem[28] = 34'h000000000;
    buff_mem[29] = 34'h000000000;
    buff_mem[30] = 34'h000000000;
    buff_mem[31] = 34'h000000000;
    buff_mem[32] = 34'h000000000;
    buff_mem[33] = 34'h000000000;
    buff_mem[34] = 34'h000000000;
    buff_mem[35] = 34'h000000000;
    buff_mem[36] = 34'h000000000;
    buff_mem[37] = 34'h000000000;
    buff_mem[38] = 34'h000000000;
    buff_mem[39] = 34'h000000000;
    buff_mem[40] = 34'h000000000;
    buff_mem[41] = 34'h000000000;
    buff_mem[42] = 34'h000000000;
    buff_mem[43] = 34'h000000000;
    buff_mem[44] = 34'h000000000;
    buff_mem[45] = 34'h000000000;
    buff_mem[46] = 34'h000000000;
    buff_mem[47] = 34'h000000000;
    buff_mem[48] = 34'h000000000;
    buff_mem[49] = 34'h000000000;
    buff_mem[50] = 34'h000000000;
    buff_mem[51] = 34'h000000000;
    buff_mem[52] = 34'h000000000;
    buff_mem[53] = 34'h000000000;
    buff_mem[54] = 34'h000000000;
    buff_mem[55] = 34'h000000000;
    buff_mem[56] = 34'h000000000;
    buff_mem[57] = 34'h000000000;
    buff_mem[58] = 34'h000000000;
    buff_mem[59] = 34'h000000000;
    buff_mem[60] = 34'h000000000;
    buff_mem[61] = 34'h000000000;
    buff_mem[62] = 34'h000000000;
    buff_mem[63] = 34'h000000000;
    buff_mem[64] = 34'h000000000;
    buff_mem[65] = 34'h000000000;
    buff_mem[66] = 34'h000000000;
    buff_mem[67] = 34'h000000000;
    buff_mem[68] = 34'h000000000;
    buff_mem[69] = 34'h000000000;
    buff_mem[70] = 34'h000000000;
    buff_mem[71] = 34'h000000000;
    buff_mem[72] = 34'h000000000;
    buff_mem[73] = 34'h000000000;
    buff_mem[74] = 34'h000000000;
    buff_mem[75] = 34'h000000000;
    buff_mem[76] = 34'h000000000;
    buff_mem[77] = 34'h000000000;
    buff_mem[78] = 34'h000000000;
    buff_mem[79] = 34'h000000000;
    buff_mem[80] = 34'h000000000;
    buff_mem[81] = 34'h000000000;
    buff_mem[82] = 34'h000000000;
    buff_mem[83] = 34'h000000000;
    buff_mem[84] = 34'h000000000;
    buff_mem[85] = 34'h000000000;
    buff_mem[86] = 34'h000000000;
    buff_mem[87] = 34'h000000000;
    buff_mem[88] = 34'h000000000;
    buff_mem[89] = 34'h000000000;
    buff_mem[90] = 34'h000000000;
    buff_mem[91] = 34'h000000000;
    buff_mem[92] = 34'h000000000;
    buff_mem[93] = 34'h000000000;
    buff_mem[94] = 34'h000000000;
    buff_mem[95] = 34'h000000000;
    buff_mem[96] = 34'h000000000;
    buff_mem[97] = 34'h000000000;
    buff_mem[98] = 34'h000000000;
    buff_mem[99] = 34'h000000000;
    buff_mem[100] = 34'h000000000;
    buff_mem[101] = 34'h000000000;
    buff_mem[102] = 34'h000000000;
    buff_mem[103] = 34'h000000000;
    buff_mem[104] = 34'h000000000;
    buff_mem[105] = 34'h000000000;
    buff_mem[106] = 34'h000000000;
    buff_mem[107] = 34'h000000000;
    buff_mem[108] = 34'h000000000;
    buff_mem[109] = 34'h000000000;
    buff_mem[110] = 34'h000000000;
    buff_mem[111] = 34'h000000000;
    buff_mem[112] = 34'h000000000;
    buff_mem[113] = 34'h000000000;
    buff_mem[114] = 34'h000000000;
    buff_mem[115] = 34'h000000000;
    buff_mem[116] = 34'h000000000;
    buff_mem[117] = 34'h000000000;
    buff_mem[118] = 34'h000000000;
    buff_mem[119] = 34'h000000000;
    buff_mem[120] = 34'h000000000;
    buff_mem[121] = 34'h000000000;
    buff_mem[122] = 34'h000000000;
    buff_mem[123] = 34'h000000000;
    buff_mem[124] = 34'h000000000;
    buff_mem[125] = 34'h000000000;
    buff_mem[126] = 34'h000000000;
    buff_mem[127] = 34'h000000000;
    buff_mem[128] = 34'h000000000;
    buff_mem[129] = 34'h000000000;
    buff_mem[130] = 34'h000000000;
    buff_mem[131] = 34'h000000000;
    buff_mem[132] = 34'h000000000;
    buff_mem[133] = 34'h000000000;
    buff_mem[134] = 34'h000000000;
    buff_mem[135] = 34'h000000000;
    buff_mem[136] = 34'h000000000;
    buff_mem[137] = 34'h000000000;
    buff_mem[138] = 34'h000000000;
    buff_mem[139] = 34'h000000000;
    buff_mem[140] = 34'h000000000;
    buff_mem[141] = 34'h000000000;
    buff_mem[142] = 34'h000000000;
    buff_mem[143] = 34'h000000000;
    buff_mem[144] = 34'h000000000;
    buff_mem[145] = 34'h000000000;
    buff_mem[146] = 34'h000000000;
    buff_mem[147] = 34'h000000000;
    buff_mem[148] = 34'h000000000;
    buff_mem[149] = 34'h000000000;
    buff_mem[150] = 34'h000000000;
    buff_mem[151] = 34'h000000000;
    buff_mem[152] = 34'h000000000;
    buff_mem[153] = 34'h000000000;
    buff_mem[154] = 34'h000000000;
    buff_mem[155] = 34'h000000000;
    buff_mem[156] = 34'h000000000;
    buff_mem[157] = 34'h000000000;
    buff_mem[158] = 34'h000000000;
    buff_mem[159] = 34'h000000000;
    buff_mem[160] = 34'h000000000;
    buff_mem[161] = 34'h000000000;
    buff_mem[162] = 34'h000000000;
    buff_mem[163] = 34'h000000000;
    buff_mem[164] = 34'h000000000;
    buff_mem[165] = 34'h000000000;
    buff_mem[166] = 34'h000000000;
    buff_mem[167] = 34'h000000000;
    buff_mem[168] = 34'h000000000;
    buff_mem[169] = 34'h000000000;
    buff_mem[170] = 34'h000000000;
    buff_mem[171] = 34'h000000000;
    buff_mem[172] = 34'h000000000;
    buff_mem[173] = 34'h000000000;
    buff_mem[174] = 34'h000000000;
    buff_mem[175] = 34'h000000000;
    buff_mem[176] = 34'h000000000;
    buff_mem[177] = 34'h000000000;
    buff_mem[178] = 34'h000000000;
    buff_mem[179] = 34'h000000000;
    buff_mem[180] = 34'h000000000;
    buff_mem[181] = 34'h000000000;
    buff_mem[182] = 34'h000000000;
    buff_mem[183] = 34'h000000000;
    buff_mem[184] = 34'h000000000;
    buff_mem[185] = 34'h000000000;
    buff_mem[186] = 34'h000000000;
    buff_mem[187] = 34'h000000000;
    buff_mem[188] = 34'h000000000;
    buff_mem[189] = 34'h000000000;
    buff_mem[190] = 34'h000000000;
    buff_mem[191] = 34'h000000000;
    buff_mem[192] = 34'h000000000;
    buff_mem[193] = 34'h000000000;
    buff_mem[194] = 34'h000000000;
    buff_mem[195] = 34'h000000000;
    buff_mem[196] = 34'h000000000;
    buff_mem[197] = 34'h000000000;
    buff_mem[198] = 34'h000000000;
    buff_mem[199] = 34'h000000000;
    buff_mem[200] = 34'h000000000;
    buff_mem[201] = 34'h000000000;
    buff_mem[202] = 34'h000000000;
    buff_mem[203] = 34'h000000000;
    buff_mem[204] = 34'h000000000;
    buff_mem[205] = 34'h000000000;
    buff_mem[206] = 34'h000000000;
    buff_mem[207] = 34'h000000000;
    buff_mem[208] = 34'h000000000;
    buff_mem[209] = 34'h000000000;
    buff_mem[210] = 34'h000000000;
    buff_mem[211] = 34'h000000000;
    buff_mem[212] = 34'h000000000;
    buff_mem[213] = 34'h000000000;
    buff_mem[214] = 34'h000000000;
    buff_mem[215] = 34'h000000000;
    buff_mem[216] = 34'h000000000;
    buff_mem[217] = 34'h000000000;
    buff_mem[218] = 34'h000000000;
    buff_mem[219] = 34'h000000000;
    buff_mem[220] = 34'h000000000;
    buff_mem[221] = 34'h000000000;
    buff_mem[222] = 34'h000000000;
    buff_mem[223] = 34'h000000000;
    buff_mem[224] = 34'h000000000;
    buff_mem[225] = 34'h000000000;
    buff_mem[226] = 34'h000000000;
    buff_mem[227] = 34'h000000000;
    buff_mem[228] = 34'h000000000;
    buff_mem[229] = 34'h000000000;
    buff_mem[230] = 34'h000000000;
    buff_mem[231] = 34'h000000000;
    buff_mem[232] = 34'h000000000;
    buff_mem[233] = 34'h000000000;
    buff_mem[234] = 34'h000000000;
    buff_mem[235] = 34'h000000000;
    buff_mem[236] = 34'h000000000;
    buff_mem[237] = 34'h000000000;
    buff_mem[238] = 34'h000000000;
    buff_mem[239] = 34'h000000000;
    buff_mem[240] = 34'h000000000;
    buff_mem[241] = 34'h000000000;
    buff_mem[242] = 34'h000000000;
    buff_mem[243] = 34'h000000000;
    buff_mem[244] = 34'h000000000;
    buff_mem[245] = 34'h000000000;
    buff_mem[246] = 34'h000000000;
    buff_mem[247] = 34'h000000000;
    buff_mem[248] = 34'h000000000;
    buff_mem[249] = 34'h000000000;
    buff_mem[250] = 34'h000000000;
    buff_mem[251] = 34'h000000000;
    buff_mem[252] = 34'h000000000;
    buff_mem[253] = 34'h000000000;
    buff_mem[254] = 34'h000000000;
    buff_mem[255] = 34'h000000000;
    buff_mem[256] = 34'h000000000;
    buff_mem[257] = 34'h000000000;
    buff_mem[258] = 34'h000000000;
    buff_mem[259] = 34'h000000000;
    buff_mem[260] = 34'h000000000;
    buff_mem[261] = 34'h000000000;
    buff_mem[262] = 34'h000000000;
    buff_mem[263] = 34'h000000000;
    buff_mem[264] = 34'h000000000;
    buff_mem[265] = 34'h000000000;
    buff_mem[266] = 34'h000000000;
    buff_mem[267] = 34'h000000000;
    buff_mem[268] = 34'h000000000;
    buff_mem[269] = 34'h000000000;
    buff_mem[270] = 34'h000000000;
    buff_mem[271] = 34'h000000000;
    buff_mem[272] = 34'h000000000;
    buff_mem[273] = 34'h000000000;
    buff_mem[274] = 34'h000000000;
    buff_mem[275] = 34'h000000000;
    buff_mem[276] = 34'h000000000;
    buff_mem[277] = 34'h000000000;
    buff_mem[278] = 34'h000000000;
    buff_mem[279] = 34'h000000000;
    buff_mem[280] = 34'h000000000;
    buff_mem[281] = 34'h000000000;
    buff_mem[282] = 34'h000000000;
    buff_mem[283] = 34'h000000000;
    buff_mem[284] = 34'h000000000;
    buff_mem[285] = 34'h000000000;
    buff_mem[286] = 34'h000000000;
    buff_mem[287] = 34'h000000000;
    buff_mem[288] = 34'h000000000;
    buff_mem[289] = 34'h000000000;
    buff_mem[290] = 34'h000000000;
    buff_mem[291] = 34'h000000000;
    buff_mem[292] = 34'h000000000;
    buff_mem[293] = 34'h000000000;
    buff_mem[294] = 34'h000000000;
    buff_mem[295] = 34'h000000000;
    buff_mem[296] = 34'h000000000;
    buff_mem[297] = 34'h000000000;
    buff_mem[298] = 34'h000000000;
    buff_mem[299] = 34'h000000000;
    buff_mem[300] = 34'h000000000;
    buff_mem[301] = 34'h000000000;
    buff_mem[302] = 34'h000000000;
    buff_mem[303] = 34'h000000000;
    buff_mem[304] = 34'h000000000;
    buff_mem[305] = 34'h000000000;
    buff_mem[306] = 34'h000000000;
    buff_mem[307] = 34'h000000000;
    buff_mem[308] = 34'h000000000;
    buff_mem[309] = 34'h000000000;
    buff_mem[310] = 34'h000000000;
    buff_mem[311] = 34'h000000000;
    buff_mem[312] = 34'h000000000;
    buff_mem[313] = 34'h000000000;
    buff_mem[314] = 34'h000000000;
    buff_mem[315] = 34'h000000000;
    buff_mem[316] = 34'h000000000;
    buff_mem[317] = 34'h000000000;
    buff_mem[318] = 34'h000000000;
    buff_mem[319] = 34'h000000000;
    buff_mem[320] = 34'h000000000;
    buff_mem[321] = 34'h000000000;
    buff_mem[322] = 34'h000000000;
    buff_mem[323] = 34'h000000000;
    buff_mem[324] = 34'h000000000;
    buff_mem[325] = 34'h000000000;
    buff_mem[326] = 34'h000000000;
    buff_mem[327] = 34'h000000000;
    buff_mem[328] = 34'h000000000;
    buff_mem[329] = 34'h000000000;
    buff_mem[330] = 34'h000000000;
    buff_mem[331] = 34'h000000000;
    buff_mem[332] = 34'h000000000;
    buff_mem[333] = 34'h000000000;
    buff_mem[334] = 34'h000000000;
    buff_mem[335] = 34'h000000000;
    buff_mem[336] = 34'h000000000;
    buff_mem[337] = 34'h000000000;
    buff_mem[338] = 34'h000000000;
    buff_mem[339] = 34'h000000000;
    buff_mem[340] = 34'h000000000;
    buff_mem[341] = 34'h000000000;
    buff_mem[342] = 34'h000000000;
    buff_mem[343] = 34'h000000000;
    buff_mem[344] = 34'h000000000;
    buff_mem[345] = 34'h000000000;
    buff_mem[346] = 34'h000000000;
    buff_mem[347] = 34'h000000000;
    buff_mem[348] = 34'h000000000;
    buff_mem[349] = 34'h000000000;
    buff_mem[350] = 34'h000000000;
    buff_mem[351] = 34'h000000000;
    buff_mem[352] = 34'h000000000;
    buff_mem[353] = 34'h000000000;
    buff_mem[354] = 34'h000000000;
    buff_mem[355] = 34'h000000000;
    buff_mem[356] = 34'h000000000;
    buff_mem[357] = 34'h000000000;
    buff_mem[358] = 34'h000000000;
    buff_mem[359] = 34'h000000000;
    buff_mem[360] = 34'h000000000;
    buff_mem[361] = 34'h000000000;
    buff_mem[362] = 34'h000000000;
    buff_mem[363] = 34'h000000000;
    buff_mem[364] = 34'h000000000;
    buff_mem[365] = 34'h000000000;
    buff_mem[366] = 34'h000000000;
    buff_mem[367] = 34'h000000000;
    buff_mem[368] = 34'h000000000;
    buff_mem[369] = 34'h000000000;
    buff_mem[370] = 34'h000000000;
    buff_mem[371] = 34'h000000000;
    buff_mem[372] = 34'h000000000;
    buff_mem[373] = 34'h000000000;
    buff_mem[374] = 34'h000000000;
    buff_mem[375] = 34'h000000000;
    buff_mem[376] = 34'h000000000;
    buff_mem[377] = 34'h000000000;
    buff_mem[378] = 34'h000000000;
    buff_mem[379] = 34'h000000000;
    buff_mem[380] = 34'h000000000;
    buff_mem[381] = 34'h000000000;
    buff_mem[382] = 34'h000000000;
    buff_mem[383] = 34'h000000000;
    buff_mem[384] = 34'h000000000;
    buff_mem[385] = 34'h000000000;
    buff_mem[386] = 34'h000000000;
    buff_mem[387] = 34'h000000000;
    buff_mem[388] = 34'h000000000;
    buff_mem[389] = 34'h000000000;
    buff_mem[390] = 34'h000000000;
    buff_mem[391] = 34'h000000000;
    buff_mem[392] = 34'h000000000;
    buff_mem[393] = 34'h000000000;
    buff_mem[394] = 34'h000000000;
    buff_mem[395] = 34'h000000000;
    buff_mem[396] = 34'h000000000;
    buff_mem[397] = 34'h000000000;
    buff_mem[398] = 34'h000000000;
    buff_mem[399] = 34'h000000000;
    buff_mem[400] = 34'h000000000;
    buff_mem[401] = 34'h000000000;
    buff_mem[402] = 34'h000000000;
    buff_mem[403] = 34'h000000000;
    buff_mem[404] = 34'h000000000;
    buff_mem[405] = 34'h000000000;
    buff_mem[406] = 34'h000000000;
    buff_mem[407] = 34'h000000000;
    buff_mem[408] = 34'h000000000;
    buff_mem[409] = 34'h000000000;
    buff_mem[410] = 34'h000000000;
    buff_mem[411] = 34'h000000000;
    buff_mem[412] = 34'h000000000;
    buff_mem[413] = 34'h000000000;
    buff_mem[414] = 34'h000000000;
    buff_mem[415] = 34'h000000000;
    buff_mem[416] = 34'h000000000;
    buff_mem[417] = 34'h000000000;
    buff_mem[418] = 34'h000000000;
    buff_mem[419] = 34'h000000000;
    buff_mem[420] = 34'h000000000;
    buff_mem[421] = 34'h000000000;
    buff_mem[422] = 34'h000000000;
    buff_mem[423] = 34'h000000000;
    buff_mem[424] = 34'h000000000;
    buff_mem[425] = 34'h000000000;
    buff_mem[426] = 34'h000000000;
    buff_mem[427] = 34'h000000000;
    buff_mem[428] = 34'h000000000;
    buff_mem[429] = 34'h000000000;
    buff_mem[430] = 34'h000000000;
    buff_mem[431] = 34'h000000000;
    buff_mem[432] = 34'h000000000;
    buff_mem[433] = 34'h000000000;
    buff_mem[434] = 34'h000000000;
    buff_mem[435] = 34'h000000000;
    buff_mem[436] = 34'h000000000;
    buff_mem[437] = 34'h000000000;
    buff_mem[438] = 34'h000000000;
    buff_mem[439] = 34'h000000000;
    buff_mem[440] = 34'h000000000;
    buff_mem[441] = 34'h000000000;
    buff_mem[442] = 34'h000000000;
    buff_mem[443] = 34'h000000000;
    buff_mem[444] = 34'h000000000;
    buff_mem[445] = 34'h000000000;
    buff_mem[446] = 34'h000000000;
    buff_mem[447] = 34'h000000000;
    buff_mem[448] = 34'h000000000;
    buff_mem[449] = 34'h000000000;
    buff_mem[450] = 34'h000000000;
    buff_mem[451] = 34'h000000000;
    buff_mem[452] = 34'h000000000;
    buff_mem[453] = 34'h000000000;
    buff_mem[454] = 34'h000000000;
    buff_mem[455] = 34'h000000000;
    buff_mem[456] = 34'h000000000;
    buff_mem[457] = 34'h000000000;
    buff_mem[458] = 34'h000000000;
    buff_mem[459] = 34'h000000000;
    buff_mem[460] = 34'h000000000;
    buff_mem[461] = 34'h000000000;
    buff_mem[462] = 34'h000000000;
    buff_mem[463] = 34'h000000000;
    buff_mem[464] = 34'h000000000;
    buff_mem[465] = 34'h000000000;
    buff_mem[466] = 34'h000000000;
    buff_mem[467] = 34'h000000000;
    buff_mem[468] = 34'h000000000;
    buff_mem[469] = 34'h000000000;
    buff_mem[470] = 34'h000000000;
    buff_mem[471] = 34'h000000000;
    buff_mem[472] = 34'h000000000;
    buff_mem[473] = 34'h000000000;
    buff_mem[474] = 34'h000000000;
    buff_mem[475] = 34'h000000000;
    buff_mem[476] = 34'h000000000;
    buff_mem[477] = 34'h000000000;
    buff_mem[478] = 34'h000000000;
    buff_mem[479] = 34'h000000000;
    buff_mem[480] = 34'h000000000;
    buff_mem[481] = 34'h000000000;
    buff_mem[482] = 34'h000000000;
    buff_mem[483] = 34'h000000000;
    buff_mem[484] = 34'h000000000;
    buff_mem[485] = 34'h000000000;
    buff_mem[486] = 34'h000000000;
    buff_mem[487] = 34'h000000000;
    buff_mem[488] = 34'h000000000;
    buff_mem[489] = 34'h000000000;
    buff_mem[490] = 34'h000000000;
    buff_mem[491] = 34'h000000000;
    buff_mem[492] = 34'h000000000;
    buff_mem[493] = 34'h000000000;
    buff_mem[494] = 34'h000000000;
    buff_mem[495] = 34'h000000000;
    buff_mem[496] = 34'h000000000;
    buff_mem[497] = 34'h000000000;
    buff_mem[498] = 34'h000000000;
    buff_mem[499] = 34'h000000000;
    buff_mem[500] = 34'h000000000;
    buff_mem[501] = 34'h000000000;
    buff_mem[502] = 34'h000000000;
    buff_mem[503] = 34'h000000000;
    buff_mem[504] = 34'h000000000;
    buff_mem[505] = 34'h000000000;
    buff_mem[506] = 34'h000000000;
    buff_mem[507] = 34'h000000000;
    buff_mem[508] = 34'h000000000;
    buff_mem[509] = 34'h000000000;
    buff_mem[510] = 34'h000000000;
    buff_mem[511] = 34'h000000000;
    buff_mem[512] = 34'h000000000;
    buff_mem[513] = 34'h000000000;
    buff_mem[514] = 34'h000000000;
    buff_mem[515] = 34'h000000000;
    buff_mem[516] = 34'h000000000;
    buff_mem[517] = 34'h000000000;
    buff_mem[518] = 34'h000000000;
    buff_mem[519] = 34'h000000000;
    buff_mem[520] = 34'h000000000;
    buff_mem[521] = 34'h000000000;
    buff_mem[522] = 34'h000000000;
    buff_mem[523] = 34'h000000000;
    buff_mem[524] = 34'h000000000;
    buff_mem[525] = 34'h000000000;
    buff_mem[526] = 34'h000000000;
    buff_mem[527] = 34'h000000000;
    buff_mem[528] = 34'h000000000;
    buff_mem[529] = 34'h000000000;
    buff_mem[530] = 34'h000000000;
    buff_mem[531] = 34'h000000000;
    buff_mem[532] = 34'h000000000;
    buff_mem[533] = 34'h000000000;
    buff_mem[534] = 34'h000000000;
    buff_mem[535] = 34'h000000000;
    buff_mem[536] = 34'h000000000;
    buff_mem[537] = 34'h000000000;
    buff_mem[538] = 34'h000000000;
    buff_mem[539] = 34'h000000000;
    buff_mem[540] = 34'h000000000;
    buff_mem[541] = 34'h000000000;
    buff_mem[542] = 34'h000000000;
    buff_mem[543] = 34'h000000000;
    buff_mem[544] = 34'h000000000;
    buff_mem[545] = 34'h000000000;
    buff_mem[546] = 34'h000000000;
    buff_mem[547] = 34'h000000000;
    buff_mem[548] = 34'h000000000;
    buff_mem[549] = 34'h000000000;
    buff_mem[550] = 34'h000000000;
    buff_mem[551] = 34'h000000000;
    buff_mem[552] = 34'h000000000;
    buff_mem[553] = 34'h000000000;
    buff_mem[554] = 34'h000000000;
    buff_mem[555] = 34'h000000000;
    buff_mem[556] = 34'h000000000;
    buff_mem[557] = 34'h000000000;
    buff_mem[558] = 34'h000000000;
    buff_mem[559] = 34'h000000000;
    buff_mem[560] = 34'h000000000;
    buff_mem[561] = 34'h000000000;
    buff_mem[562] = 34'h000000000;
    buff_mem[563] = 34'h000000000;
    buff_mem[564] = 34'h000000000;
    buff_mem[565] = 34'h000000000;
    buff_mem[566] = 34'h000000000;
    buff_mem[567] = 34'h000000000;
    buff_mem[568] = 34'h000000000;
    buff_mem[569] = 34'h000000000;
    buff_mem[570] = 34'h000000000;
    buff_mem[571] = 34'h000000000;
    buff_mem[572] = 34'h000000000;
    buff_mem[573] = 34'h000000000;
    buff_mem[574] = 34'h000000000;
    buff_mem[575] = 34'h000000000;
    buff_mem[576] = 34'h000000000;
    buff_mem[577] = 34'h000000000;
    buff_mem[578] = 34'h000000000;
    buff_mem[579] = 34'h000000000;
    buff_mem[580] = 34'h000000000;
    buff_mem[581] = 34'h000000000;
    buff_mem[582] = 34'h000000000;
    buff_mem[583] = 34'h000000000;
    buff_mem[584] = 34'h000000000;
    buff_mem[585] = 34'h000000000;
    buff_mem[586] = 34'h000000000;
    buff_mem[587] = 34'h000000000;
    buff_mem[588] = 34'h000000000;
    buff_mem[589] = 34'h000000000;
    buff_mem[590] = 34'h000000000;
    buff_mem[591] = 34'h000000000;
    buff_mem[592] = 34'h000000000;
    buff_mem[593] = 34'h000000000;
    buff_mem[594] = 34'h000000000;
    buff_mem[595] = 34'h000000000;
    buff_mem[596] = 34'h000000000;
    buff_mem[597] = 34'h000000000;
    buff_mem[598] = 34'h000000000;
    buff_mem[599] = 34'h000000000;
    buff_mem[600] = 34'h000000000;
    buff_mem[601] = 34'h000000000;
    buff_mem[602] = 34'h000000000;
    buff_mem[603] = 34'h000000000;
    buff_mem[604] = 34'h000000000;
    buff_mem[605] = 34'h000000000;
    buff_mem[606] = 34'h000000000;
    buff_mem[607] = 34'h000000000;
    buff_mem[608] = 34'h000000000;
    buff_mem[609] = 34'h000000000;
    buff_mem[610] = 34'h000000000;
    buff_mem[611] = 34'h000000000;
    buff_mem[612] = 34'h000000000;
    buff_mem[613] = 34'h000000000;
    buff_mem[614] = 34'h000000000;
    buff_mem[615] = 34'h000000000;
    buff_mem[616] = 34'h000000000;
    buff_mem[617] = 34'h000000000;
    buff_mem[618] = 34'h000000000;
    buff_mem[619] = 34'h000000000;
    buff_mem[620] = 34'h000000000;
    buff_mem[621] = 34'h000000000;
    buff_mem[622] = 34'h000000000;
    buff_mem[623] = 34'h000000000;
    buff_mem[624] = 34'h000000000;
    buff_mem[625] = 34'h000000000;
    buff_mem[626] = 34'h000000000;
    buff_mem[627] = 34'h000000000;
    buff_mem[628] = 34'h000000000;
    buff_mem[629] = 34'h000000000;
    buff_mem[630] = 34'h000000000;
    buff_mem[631] = 34'h000000000;
    buff_mem[632] = 34'h000000000;
    buff_mem[633] = 34'h000000000;
    buff_mem[634] = 34'h000000000;
    buff_mem[635] = 34'h000000000;
    buff_mem[636] = 34'h000000000;
    buff_mem[637] = 34'h000000000;
    buff_mem[638] = 34'h000000000;
    buff_mem[639] = 34'h000000000;
    buff_mem[640] = 34'h000000000;
    buff_mem[641] = 34'h000000000;
    buff_mem[642] = 34'h000000000;
    buff_mem[643] = 34'h000000000;
    buff_mem[644] = 34'h000000000;
    buff_mem[645] = 34'h000000000;
    buff_mem[646] = 34'h000000000;
    buff_mem[647] = 34'h000000000;
    buff_mem[648] = 34'h000000000;
    buff_mem[649] = 34'h000000000;
    buff_mem[650] = 34'h000000000;
    buff_mem[651] = 34'h000000000;
    buff_mem[652] = 34'h000000000;
    buff_mem[653] = 34'h000000000;
    buff_mem[654] = 34'h000000000;
    buff_mem[655] = 34'h000000000;
    buff_mem[656] = 34'h000000000;
    buff_mem[657] = 34'h000000000;
    buff_mem[658] = 34'h000000000;
    buff_mem[659] = 34'h000000000;
    buff_mem[660] = 34'h000000000;
    buff_mem[661] = 34'h000000000;
    buff_mem[662] = 34'h000000000;
    buff_mem[663] = 34'h000000000;
    buff_mem[664] = 34'h000000000;
    buff_mem[665] = 34'h000000000;
    buff_mem[666] = 34'h000000000;
    buff_mem[667] = 34'h000000000;
    buff_mem[668] = 34'h000000000;
    buff_mem[669] = 34'h000000000;
    buff_mem[670] = 34'h000000000;
    buff_mem[671] = 34'h000000000;
    buff_mem[672] = 34'h000000000;
    buff_mem[673] = 34'h000000000;
    buff_mem[674] = 34'h000000000;
    buff_mem[675] = 34'h000000000;
    buff_mem[676] = 34'h000000000;
    buff_mem[677] = 34'h000000000;
    buff_mem[678] = 34'h000000000;
    buff_mem[679] = 34'h000000000;
    buff_mem[680] = 34'h000000000;
    buff_mem[681] = 34'h000000000;
    buff_mem[682] = 34'h000000000;
    buff_mem[683] = 34'h000000000;
    buff_mem[684] = 34'h000000000;
    buff_mem[685] = 34'h000000000;
    buff_mem[686] = 34'h000000000;
    buff_mem[687] = 34'h000000000;
    buff_mem[688] = 34'h000000000;
    buff_mem[689] = 34'h000000000;
    buff_mem[690] = 34'h000000000;
    buff_mem[691] = 34'h000000000;
    buff_mem[692] = 34'h000000000;
    buff_mem[693] = 34'h000000000;
    buff_mem[694] = 34'h000000000;
    buff_mem[695] = 34'h000000000;
    buff_mem[696] = 34'h000000000;
    buff_mem[697] = 34'h000000000;
    buff_mem[698] = 34'h000000000;
    buff_mem[699] = 34'h000000000;
    buff_mem[700] = 34'h000000000;
    buff_mem[701] = 34'h000000000;
    buff_mem[702] = 34'h000000000;
    buff_mem[703] = 34'h000000000;
    buff_mem[704] = 34'h000000000;
    buff_mem[705] = 34'h000000000;
    buff_mem[706] = 34'h000000000;
    buff_mem[707] = 34'h000000000;
    buff_mem[708] = 34'h000000000;
    buff_mem[709] = 34'h000000000;
    buff_mem[710] = 34'h000000000;
    buff_mem[711] = 34'h000000000;
    buff_mem[712] = 34'h000000000;
    buff_mem[713] = 34'h000000000;
    buff_mem[714] = 34'h000000000;
    buff_mem[715] = 34'h000000000;
    buff_mem[716] = 34'h000000000;
    buff_mem[717] = 34'h000000000;
    buff_mem[718] = 34'h000000000;
    buff_mem[719] = 34'h000000000;
    buff_mem[720] = 34'h000000000;
    buff_mem[721] = 34'h000000000;
    buff_mem[722] = 34'h000000000;
    buff_mem[723] = 34'h000000000;
    buff_mem[724] = 34'h000000000;
    buff_mem[725] = 34'h000000000;
    buff_mem[726] = 34'h000000000;
    buff_mem[727] = 34'h000000000;
    buff_mem[728] = 34'h000000000;
    buff_mem[729] = 34'h000000000;
    buff_mem[730] = 34'h000000000;
    buff_mem[731] = 34'h000000000;
    buff_mem[732] = 34'h000000000;
    buff_mem[733] = 34'h000000000;
    buff_mem[734] = 34'h000000000;
    buff_mem[735] = 34'h000000000;
    buff_mem[736] = 34'h000000000;
    buff_mem[737] = 34'h000000000;
    buff_mem[738] = 34'h000000000;
    buff_mem[739] = 34'h000000000;
    buff_mem[740] = 34'h000000000;
    buff_mem[741] = 34'h000000000;
    buff_mem[742] = 34'h000000000;
    buff_mem[743] = 34'h000000000;
    buff_mem[744] = 34'h000000000;
    buff_mem[745] = 34'h000000000;
    buff_mem[746] = 34'h000000000;
    buff_mem[747] = 34'h000000000;
    buff_mem[748] = 34'h000000000;
    buff_mem[749] = 34'h000000000;
    buff_mem[750] = 34'h000000000;
    buff_mem[751] = 34'h000000000;
    buff_mem[752] = 34'h000000000;
    buff_mem[753] = 34'h000000000;
    buff_mem[754] = 34'h000000000;
    buff_mem[755] = 34'h000000000;
    buff_mem[756] = 34'h000000000;
    buff_mem[757] = 34'h000000000;
    buff_mem[758] = 34'h000000000;
    buff_mem[759] = 34'h000000000;
    buff_mem[760] = 34'h000000000;
    buff_mem[761] = 34'h000000000;
    buff_mem[762] = 34'h000000000;
    buff_mem[763] = 34'h000000000;
    buff_mem[764] = 34'h000000000;
    buff_mem[765] = 34'h000000000;
    buff_mem[766] = 34'h000000000;
    buff_mem[767] = 34'h000000000;
    buff_mem[768] = 34'h000000000;
    buff_mem[769] = 34'h000000000;
    buff_mem[770] = 34'h000000000;
    buff_mem[771] = 34'h000000000;
    buff_mem[772] = 34'h000000000;
    buff_mem[773] = 34'h000000000;
    buff_mem[774] = 34'h000000000;
    buff_mem[775] = 34'h000000000;
    buff_mem[776] = 34'h000000000;
    buff_mem[777] = 34'h000000000;
    buff_mem[778] = 34'h000000000;
    buff_mem[779] = 34'h000000000;
    buff_mem[780] = 34'h000000000;
    buff_mem[781] = 34'h000000000;
    buff_mem[782] = 34'h000000000;
    buff_mem[783] = 34'h000000000;
    buff_mem[784] = 34'h000000000;
    buff_mem[785] = 34'h000000000;
    buff_mem[786] = 34'h000000000;
    buff_mem[787] = 34'h000000000;
    buff_mem[788] = 34'h000000000;
    buff_mem[789] = 34'h000000000;
    buff_mem[790] = 34'h000000000;
    buff_mem[791] = 34'h000000000;
    buff_mem[792] = 34'h000000000;
    buff_mem[793] = 34'h000000000;
    buff_mem[794] = 34'h000000000;
    buff_mem[795] = 34'h000000000;
    buff_mem[796] = 34'h000000000;
    buff_mem[797] = 34'h000000000;
    buff_mem[798] = 34'h000000000;
    buff_mem[799] = 34'h000000000;
    buff_mem[800] = 34'h000000000;
    buff_mem[801] = 34'h000000000;
    buff_mem[802] = 34'h000000000;
    buff_mem[803] = 34'h000000000;
    buff_mem[804] = 34'h000000000;
    buff_mem[805] = 34'h000000000;
    buff_mem[806] = 34'h000000000;
    buff_mem[807] = 34'h000000000;
    buff_mem[808] = 34'h000000000;
    buff_mem[809] = 34'h000000000;
    buff_mem[810] = 34'h000000000;
    buff_mem[811] = 34'h000000000;
    buff_mem[812] = 34'h000000000;
    buff_mem[813] = 34'h000000000;
    buff_mem[814] = 34'h000000000;
    buff_mem[815] = 34'h000000000;
    buff_mem[816] = 34'h000000000;
    buff_mem[817] = 34'h000000000;
    buff_mem[818] = 34'h000000000;
    buff_mem[819] = 34'h000000000;
    buff_mem[820] = 34'h000000000;
    buff_mem[821] = 34'h000000000;
    buff_mem[822] = 34'h000000000;
    buff_mem[823] = 34'h000000000;
    buff_mem[824] = 34'h000000000;
    buff_mem[825] = 34'h000000000;
    buff_mem[826] = 34'h000000000;
    buff_mem[827] = 34'h000000000;
    buff_mem[828] = 34'h000000000;
    buff_mem[829] = 34'h000000000;
    buff_mem[830] = 34'h000000000;
    buff_mem[831] = 34'h000000000;
    buff_mem[832] = 34'h000000000;
    buff_mem[833] = 34'h000000000;
    buff_mem[834] = 34'h000000000;
    buff_mem[835] = 34'h000000000;
    buff_mem[836] = 34'h000000000;
    buff_mem[837] = 34'h000000000;
    buff_mem[838] = 34'h000000000;
    buff_mem[839] = 34'h000000000;
    buff_mem[840] = 34'h000000000;
    buff_mem[841] = 34'h000000000;
    buff_mem[842] = 34'h000000000;
    buff_mem[843] = 34'h000000000;
    buff_mem[844] = 34'h000000000;
    buff_mem[845] = 34'h000000000;
    buff_mem[846] = 34'h000000000;
    buff_mem[847] = 34'h000000000;
    buff_mem[848] = 34'h000000000;
    buff_mem[849] = 34'h000000000;
    buff_mem[850] = 34'h000000000;
    buff_mem[851] = 34'h000000000;
    buff_mem[852] = 34'h000000000;
    buff_mem[853] = 34'h000000000;
    buff_mem[854] = 34'h000000000;
    buff_mem[855] = 34'h000000000;
    buff_mem[856] = 34'h000000000;
    buff_mem[857] = 34'h000000000;
    buff_mem[858] = 34'h000000000;
    buff_mem[859] = 34'h000000000;
    buff_mem[860] = 34'h000000000;
    buff_mem[861] = 34'h000000000;
    buff_mem[862] = 34'h000000000;
    buff_mem[863] = 34'h000000000;
    buff_mem[864] = 34'h000000000;
    buff_mem[865] = 34'h000000000;
    buff_mem[866] = 34'h000000000;
    buff_mem[867] = 34'h000000000;
    buff_mem[868] = 34'h000000000;
    buff_mem[869] = 34'h000000000;
    buff_mem[870] = 34'h000000000;
    buff_mem[871] = 34'h000000000;
    buff_mem[872] = 34'h000000000;
    buff_mem[873] = 34'h000000000;
    buff_mem[874] = 34'h000000000;
    buff_mem[875] = 34'h000000000;
    buff_mem[876] = 34'h000000000;
    buff_mem[877] = 34'h000000000;
    buff_mem[878] = 34'h000000000;
    buff_mem[879] = 34'h000000000;
    buff_mem[880] = 34'h000000000;
    buff_mem[881] = 34'h000000000;
    buff_mem[882] = 34'h000000000;
    buff_mem[883] = 34'h000000000;
    buff_mem[884] = 34'h000000000;
    buff_mem[885] = 34'h000000000;
    buff_mem[886] = 34'h000000000;
    buff_mem[887] = 34'h000000000;
    buff_mem[888] = 34'h000000000;
    buff_mem[889] = 34'h000000000;
    buff_mem[890] = 34'h000000000;
    buff_mem[891] = 34'h000000000;
    buff_mem[892] = 34'h000000000;
    buff_mem[893] = 34'h000000000;
    buff_mem[894] = 34'h000000000;
    buff_mem[895] = 34'h000000000;
    buff_mem[896] = 34'h000000000;
    buff_mem[897] = 34'h000000000;
    buff_mem[898] = 34'h000000000;
    buff_mem[899] = 34'h000000000;
    buff_mem[900] = 34'h000000000;
    buff_mem[901] = 34'h000000000;
    buff_mem[902] = 34'h000000000;
    buff_mem[903] = 34'h000000000;
    buff_mem[904] = 34'h000000000;
    buff_mem[905] = 34'h000000000;
    buff_mem[906] = 34'h000000000;
    buff_mem[907] = 34'h000000000;
    buff_mem[908] = 34'h000000000;
    buff_mem[909] = 34'h000000000;
    buff_mem[910] = 34'h000000000;
    buff_mem[911] = 34'h000000000;
    buff_mem[912] = 34'h000000000;
    buff_mem[913] = 34'h000000000;
    buff_mem[914] = 34'h000000000;
    buff_mem[915] = 34'h000000000;
    buff_mem[916] = 34'h000000000;
    buff_mem[917] = 34'h000000000;
    buff_mem[918] = 34'h000000000;
    buff_mem[919] = 34'h000000000;
    buff_mem[920] = 34'h000000000;
    buff_mem[921] = 34'h000000000;
    buff_mem[922] = 34'h000000000;
    buff_mem[923] = 34'h000000000;
    buff_mem[924] = 34'h000000000;
    buff_mem[925] = 34'h000000000;
    buff_mem[926] = 34'h000000000;
    buff_mem[927] = 34'h000000000;
    buff_mem[928] = 34'h000000000;
    buff_mem[929] = 34'h000000000;
    buff_mem[930] = 34'h000000000;
    buff_mem[931] = 34'h000000000;
    buff_mem[932] = 34'h000000000;
    buff_mem[933] = 34'h000000000;
    buff_mem[934] = 34'h000000000;
    buff_mem[935] = 34'h000000000;
    buff_mem[936] = 34'h000000000;
    buff_mem[937] = 34'h000000000;
    buff_mem[938] = 34'h000000000;
    buff_mem[939] = 34'h000000000;
    buff_mem[940] = 34'h000000000;
    buff_mem[941] = 34'h000000000;
    buff_mem[942] = 34'h000000000;
    buff_mem[943] = 34'h000000000;
    buff_mem[944] = 34'h000000000;
    buff_mem[945] = 34'h000000000;
    buff_mem[946] = 34'h000000000;
    buff_mem[947] = 34'h000000000;
    buff_mem[948] = 34'h000000000;
    buff_mem[949] = 34'h000000000;
    buff_mem[950] = 34'h000000000;
    buff_mem[951] = 34'h000000000;
    buff_mem[952] = 34'h000000000;
    buff_mem[953] = 34'h000000000;
    buff_mem[954] = 34'h000000000;
    buff_mem[955] = 34'h000000000;
    buff_mem[956] = 34'h000000000;
    buff_mem[957] = 34'h000000000;
    buff_mem[958] = 34'h000000000;
    buff_mem[959] = 34'h000000000;
    buff_mem[960] = 34'h000000000;
    buff_mem[961] = 34'h000000000;
    buff_mem[962] = 34'h000000000;
    buff_mem[963] = 34'h000000000;
    buff_mem[964] = 34'h000000000;
    buff_mem[965] = 34'h000000000;
    buff_mem[966] = 34'h000000000;
    buff_mem[967] = 34'h000000000;
    buff_mem[968] = 34'h000000000;
    buff_mem[969] = 34'h000000000;
    buff_mem[970] = 34'h000000000;
    buff_mem[971] = 34'h000000000;
    buff_mem[972] = 34'h000000000;
    buff_mem[973] = 34'h000000000;
    buff_mem[974] = 34'h000000000;
    buff_mem[975] = 34'h000000000;
    buff_mem[976] = 34'h000000000;
    buff_mem[977] = 34'h000000000;
    buff_mem[978] = 34'h000000000;
    buff_mem[979] = 34'h000000000;
    buff_mem[980] = 34'h000000000;
    buff_mem[981] = 34'h000000000;
    buff_mem[982] = 34'h000000000;
    buff_mem[983] = 34'h000000000;
    buff_mem[984] = 34'h000000000;
    buff_mem[985] = 34'h000000000;
    buff_mem[986] = 34'h000000000;
    buff_mem[987] = 34'h000000000;
    buff_mem[988] = 34'h000000000;
    buff_mem[989] = 34'h000000000;
    buff_mem[990] = 34'h000000000;
    buff_mem[991] = 34'h000000000;
    buff_mem[992] = 34'h000000000;
    buff_mem[993] = 34'h000000000;
    buff_mem[994] = 34'h000000000;
    buff_mem[995] = 34'h000000000;
    buff_mem[996] = 34'h000000000;
    buff_mem[997] = 34'h000000000;
    buff_mem[998] = 34'h000000000;
    buff_mem[999] = 34'h000000000;
    buff_mem[1000] = 34'h000000000;
    buff_mem[1001] = 34'h000000000;
    buff_mem[1002] = 34'h000000000;
    buff_mem[1003] = 34'h000000000;
    buff_mem[1004] = 34'h000000000;
    buff_mem[1005] = 34'h000000000;
    buff_mem[1006] = 34'h000000000;
    buff_mem[1007] = 34'h000000000;
    buff_mem[1008] = 34'h000000000;
    buff_mem[1009] = 34'h000000000;
    buff_mem[1010] = 34'h000000000;
    buff_mem[1011] = 34'h000000000;
    buff_mem[1012] = 34'h000000000;
    buff_mem[1013] = 34'h000000000;
    buff_mem[1014] = 34'h000000000;
    buff_mem[1015] = 34'h000000000;
    buff_mem[1016] = 34'h000000000;
    buff_mem[1017] = 34'h000000000;
    buff_mem[1018] = 34'h000000000;
    buff_mem[1019] = 34'h000000000;
    buff_mem[1020] = 34'h000000000;
    buff_mem[1021] = 34'h000000000;
    buff_mem[1022] = 34'h000000000;
    buff_mem[1023] = 34'h000000000;
  end
  always @(posedge clk) begin
    if (clken)
      buff_mem[wrport__addr] <= { \$9 [16:0], \$3 [16:0] };
  end
  reg [33:0] _0_;
  always @(posedge clk) begin
    if (clken) begin
      _0_ <= buff_mem[rdport__addr];
    end
  end
  assign rdport__data = _0_;
  assign \$1  = $signed(rdata[16:0]) - (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:212" *) $signed(re_in);
  assign \$3  = mux_control ? (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:211" *) \$2  : { re_in[16], re_in };
  assign \$4  = $signed(rdata[33:17]) + (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:196" *) $signed(im_in);
  assign \$6  = $signed(rdata[33:17]) - (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:196" *) $signed(im_in);
  assign \$8  = i_control ? (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:201" *) \$5  : \$7 ;
  assign \$9  = mux_control ? (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:217" *) \$8  : { im_in[16], im_in };
  assign \$10  = $signed(rdata[16:0]) + (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:221" *) $signed(re_in);
  assign \$12  = mux_control ? (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:220" *) \$11  : { 1'h0, rdata[16:0] };
  assign \$13  = $signed(rdata[33:17]) - (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:196" *) $signed(im_in);
  assign \$15  = $signed(rdata[33:17]) + (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:196" *) $signed(im_in);
  assign \$17  = i_control ? (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:205" *) \$14  : \$16 ;
  assign \$18  = mux_control ? (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:225" *) \$17  : { 1'h0, rdata[33:17] };
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:177" *)
  always @(posedge clk)
    rdata <= \$19 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$49 ) begin end
    \$19  = rdata;
    if (clken) begin
      \$19  = rdport__data;
    end
  end
  assign rdport__en = clken;
  assign wrport__en = clken;
  assign bram_raddr = rdport__addr;
  assign bram_waddr = wrport__addr;
  assign wrport__data = { \$9 [16:0], \$3 [16:0] };
  assign buff_re_in = \$3 [16:0];
  assign buff_im_in = \$9 [16:0];
  assign re_out = \$12 [16:0];
  assign im_out = \$18 [16:0];
  assign \$2  = { \$1 [17], \$1 [17:1] };
  assign \$5  = { \$4 [17], \$4 [17:1] };
  assign \$7  = { \$6 [17], \$6 [17:1] };
  assign \$11  = { \$10 [17], \$10 [17:1] };
  assign \$14  = { \$13 [17], \$13 [17:1] };
  assign \$16  = { \$15 [17], \$15 [17:1] };
endmodule

(* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:624" *)
(* generator = "Amaranth" *)
module \top.spectrometer.fft.bfly1 (\re_out$19 , \im_out$21 , bram_raddr, clken, re_in, im_in, bram_waddr, mux_count, rst, clk);
  reg \$auto$verilog_backend.cc:2352:dump_module$50  = 0;
  wire [17:0] \$1 ;
  wire [17:0] \$2 ;
  wire \$3 ;
  reg [17:0] \$4 ;
  reg [17:0] \$5 ;
  reg [512:0] \$6 ;
  reg [512:0] \$7 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:635" *)
  reg [512:0] bfly1_mux_delay = 513'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:567" *)
  input [8:0] bram_raddr;
  wire [8:0] bram_raddr;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:567" *)
  wire [8:0] \bram_raddr$25 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:109" *)
  wire [7:0] \bram_raddr$29 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:568" *)
  input [8:0] bram_waddr;
  wire [8:0] bram_waddr;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:568" *)
  wire [8:0] \bram_waddr$27 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:110" *)
  wire [7:0] \bram_waddr$30 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:40" *)
  input clk;
  wire clk;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:104" *)
  input clken;
  wire clken;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:104" *)
  wire \clken$23 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:104" *)
  wire \clken$28 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:107" *)
  wire i_control;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:554" *)
  input [16:0] im_in;
  wire [16:0] im_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:554" *)
  wire [16:0] \im_in$13 ;
  (* init = 18'h00000 *)
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:112" *)
  wire [17:0] \im_in$15 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:630" *)
  reg [17:0] im_inter = 18'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:114" *)
  wire [17:0] im_out;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:114" *)
  output [17:0] \im_out$21 ;
  wire [17:0] \im_out$21 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:114" *)
  wire [17:0] \im_out$22 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:105" *)
  wire mux_control;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:105" *)
  wire \mux_control$17 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:552" *)
  input [1:0] mux_count;
  wire [1:0] mux_count;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:553" *)
  input [16:0] re_in;
  wire [16:0] re_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:553" *)
  wire [16:0] \re_in$11 ;
  (* init = 18'h00000 *)
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:111" *)
  wire [17:0] \re_in$14 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:629" *)
  reg [17:0] re_inter = 18'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:113" *)
  wire [17:0] re_out;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:113" *)
  output [17:0] \re_out$19 ;
  wire [17:0] \re_out$19 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:113" *)
  wire [17:0] \re_out$20 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:40" *)
  input rst;
  wire rst;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:634" *)
  reg [512:0] swap_delay = 513'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  assign \$3  = & (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:649" *) mux_count;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:629" *)
  always @(posedge clk)
    re_inter <= \$4 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:630" *)
  always @(posedge clk)
    im_inter <= \$5 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:634" *)
  always @(posedge clk)
    swap_delay <= \$6 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:635" *)
  always @(posedge clk)
    bfly1_mux_delay <= \$7 ;
  assign \$1  = swap_delay[511] ? (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:641" *) im_out : re_out;
  assign \$2  = swap_delay[511] ? (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:645" *) re_out : im_out;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:625" *)
  \top.spectrometer.fft.bfly1.bfly0  bfly0 (
    .clk(clk),
    .clken(clken),
    .im_in(im_in),
    .im_out(im_out),
    .mux_control(mux_count[1]),
    .rdport__addr(bram_raddr),
    .re_in(re_in),
    .re_out(re_out),
    .rst(rst),
    .wrport__addr(bram_waddr)
  );
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:626" *)
  \top.spectrometer.fft.bfly1.bfly1  bfly1 (
    .clk(clk),
    .clken(clken),
    .i_control(swap_delay[512]),
    .im_in(im_inter),
    .im_out(\im_out$21 ),
    .mux_control(bfly1_mux_delay[512]),
    .rdport__addr(bram_raddr[7:0]),
    .re_in(re_inter),
    .re_out(\re_out$19 ),
    .rst(rst),
    .wrport__addr(bram_waddr[7:0])
  );
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$50 ) begin end
    \$4  = re_inter;
    if (clken) begin
      \$4  = \$1 ;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$50 ) begin end
    \$5  = im_inter;
    if (clken) begin
      \$5  = \$2 ;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$50 ) begin end
    \$6  = swap_delay;
    if (clken) begin
      \$6  = { swap_delay[511:0], \$3  };
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$50 ) begin end
    \$7  = bfly1_mux_delay;
    if (clken) begin
      \$7  = { bfly1_mux_delay[511:0], mux_count[0] };
    end
  end
  assign \re_in$11  = re_in;
  assign \im_in$13  = im_in;
  assign \re_in$14  = re_inter;
  assign \im_in$15  = im_inter;
  assign mux_control = mux_count[1];
  assign \mux_control$17  = bfly1_mux_delay[512];
  assign i_control = swap_delay[512];
  assign \re_out$20  = \re_out$19 ;
  assign \im_out$22  = \im_out$21 ;
  assign \clken$23  = clken;
  assign \bram_raddr$25  = bram_raddr;
  assign \bram_waddr$27  = bram_waddr;
  assign \clken$28  = clken;
  assign \bram_raddr$29  = bram_raddr[7:0];
  assign \bram_waddr$30  = bram_waddr[7:0];
endmodule

(* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:145" *)
(* generator = "Amaranth" *)
module \top.spectrometer.fft.bfly1.bfly0 (re_out, im_out, rdport__addr, clken, re_in, im_in, wrport__addr, mux_control, rst, clk);
  reg \$auto$verilog_backend.cc:2352:dump_module$51  = 0;
  wire [17:0] \$1 ;
  wire [18:0] \$10 ;
  reg [35:0] \$11 ;
  wire [17:0] \$2 ;
  wire [17:0] \$3 ;
  wire [17:0] \$4 ;
  wire [17:0] \$5 ;
  wire [17:0] \$6 ;
  wire [18:0] \$7 ;
  wire [17:0] \$8 ;
  wire [17:0] \$9 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:109" *)
  wire [8:0] bram_raddr;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:110" *)
  wire [8:0] bram_waddr;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:149" *)
  wire [17:0] buff_im_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:148" *)
  wire [17:0] buff_re_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:40" *)
  input clk;
  wire clk;
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/lib/memory.py:400" *)
  input clken;
  wire clken;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:112" *)
  input [16:0] im_in;
  wire [16:0] im_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:114" *)
  output [17:0] im_out;
  wire [17:0] im_out;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:105" *)
  input mux_control;
  wire mux_control;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:177" *)
  reg [35:0] rdata = 36'h000000000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:109" *)
  input [8:0] rdport__addr;
  wire [8:0] rdport__addr;
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/lib/memory.py:241" *)
  wire [35:0] rdport__data;
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/lib/memory.py:239" *)
  wire rdport__en;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:111" *)
  input [16:0] re_in;
  wire [16:0] re_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:113" *)
  output [17:0] re_out;
  wire [17:0] re_out;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:40" *)
  input rst;
  wire rst;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:110" *)
  input [8:0] wrport__addr;
  wire [8:0] wrport__addr;
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/lib/memory.py:402" *)
  wire [35:0] wrport__data;
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/lib/memory.py:400" *)
  wire wrport__en;
  (* ram_style = "block" *)
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:170" *)
  reg [35:0] buff_mem [511:0];
  initial begin
    buff_mem[0] = 36'h000000000;
    buff_mem[1] = 36'h000000000;
    buff_mem[2] = 36'h000000000;
    buff_mem[3] = 36'h000000000;
    buff_mem[4] = 36'h000000000;
    buff_mem[5] = 36'h000000000;
    buff_mem[6] = 36'h000000000;
    buff_mem[7] = 36'h000000000;
    buff_mem[8] = 36'h000000000;
    buff_mem[9] = 36'h000000000;
    buff_mem[10] = 36'h000000000;
    buff_mem[11] = 36'h000000000;
    buff_mem[12] = 36'h000000000;
    buff_mem[13] = 36'h000000000;
    buff_mem[14] = 36'h000000000;
    buff_mem[15] = 36'h000000000;
    buff_mem[16] = 36'h000000000;
    buff_mem[17] = 36'h000000000;
    buff_mem[18] = 36'h000000000;
    buff_mem[19] = 36'h000000000;
    buff_mem[20] = 36'h000000000;
    buff_mem[21] = 36'h000000000;
    buff_mem[22] = 36'h000000000;
    buff_mem[23] = 36'h000000000;
    buff_mem[24] = 36'h000000000;
    buff_mem[25] = 36'h000000000;
    buff_mem[26] = 36'h000000000;
    buff_mem[27] = 36'h000000000;
    buff_mem[28] = 36'h000000000;
    buff_mem[29] = 36'h000000000;
    buff_mem[30] = 36'h000000000;
    buff_mem[31] = 36'h000000000;
    buff_mem[32] = 36'h000000000;
    buff_mem[33] = 36'h000000000;
    buff_mem[34] = 36'h000000000;
    buff_mem[35] = 36'h000000000;
    buff_mem[36] = 36'h000000000;
    buff_mem[37] = 36'h000000000;
    buff_mem[38] = 36'h000000000;
    buff_mem[39] = 36'h000000000;
    buff_mem[40] = 36'h000000000;
    buff_mem[41] = 36'h000000000;
    buff_mem[42] = 36'h000000000;
    buff_mem[43] = 36'h000000000;
    buff_mem[44] = 36'h000000000;
    buff_mem[45] = 36'h000000000;
    buff_mem[46] = 36'h000000000;
    buff_mem[47] = 36'h000000000;
    buff_mem[48] = 36'h000000000;
    buff_mem[49] = 36'h000000000;
    buff_mem[50] = 36'h000000000;
    buff_mem[51] = 36'h000000000;
    buff_mem[52] = 36'h000000000;
    buff_mem[53] = 36'h000000000;
    buff_mem[54] = 36'h000000000;
    buff_mem[55] = 36'h000000000;
    buff_mem[56] = 36'h000000000;
    buff_mem[57] = 36'h000000000;
    buff_mem[58] = 36'h000000000;
    buff_mem[59] = 36'h000000000;
    buff_mem[60] = 36'h000000000;
    buff_mem[61] = 36'h000000000;
    buff_mem[62] = 36'h000000000;
    buff_mem[63] = 36'h000000000;
    buff_mem[64] = 36'h000000000;
    buff_mem[65] = 36'h000000000;
    buff_mem[66] = 36'h000000000;
    buff_mem[67] = 36'h000000000;
    buff_mem[68] = 36'h000000000;
    buff_mem[69] = 36'h000000000;
    buff_mem[70] = 36'h000000000;
    buff_mem[71] = 36'h000000000;
    buff_mem[72] = 36'h000000000;
    buff_mem[73] = 36'h000000000;
    buff_mem[74] = 36'h000000000;
    buff_mem[75] = 36'h000000000;
    buff_mem[76] = 36'h000000000;
    buff_mem[77] = 36'h000000000;
    buff_mem[78] = 36'h000000000;
    buff_mem[79] = 36'h000000000;
    buff_mem[80] = 36'h000000000;
    buff_mem[81] = 36'h000000000;
    buff_mem[82] = 36'h000000000;
    buff_mem[83] = 36'h000000000;
    buff_mem[84] = 36'h000000000;
    buff_mem[85] = 36'h000000000;
    buff_mem[86] = 36'h000000000;
    buff_mem[87] = 36'h000000000;
    buff_mem[88] = 36'h000000000;
    buff_mem[89] = 36'h000000000;
    buff_mem[90] = 36'h000000000;
    buff_mem[91] = 36'h000000000;
    buff_mem[92] = 36'h000000000;
    buff_mem[93] = 36'h000000000;
    buff_mem[94] = 36'h000000000;
    buff_mem[95] = 36'h000000000;
    buff_mem[96] = 36'h000000000;
    buff_mem[97] = 36'h000000000;
    buff_mem[98] = 36'h000000000;
    buff_mem[99] = 36'h000000000;
    buff_mem[100] = 36'h000000000;
    buff_mem[101] = 36'h000000000;
    buff_mem[102] = 36'h000000000;
    buff_mem[103] = 36'h000000000;
    buff_mem[104] = 36'h000000000;
    buff_mem[105] = 36'h000000000;
    buff_mem[106] = 36'h000000000;
    buff_mem[107] = 36'h000000000;
    buff_mem[108] = 36'h000000000;
    buff_mem[109] = 36'h000000000;
    buff_mem[110] = 36'h000000000;
    buff_mem[111] = 36'h000000000;
    buff_mem[112] = 36'h000000000;
    buff_mem[113] = 36'h000000000;
    buff_mem[114] = 36'h000000000;
    buff_mem[115] = 36'h000000000;
    buff_mem[116] = 36'h000000000;
    buff_mem[117] = 36'h000000000;
    buff_mem[118] = 36'h000000000;
    buff_mem[119] = 36'h000000000;
    buff_mem[120] = 36'h000000000;
    buff_mem[121] = 36'h000000000;
    buff_mem[122] = 36'h000000000;
    buff_mem[123] = 36'h000000000;
    buff_mem[124] = 36'h000000000;
    buff_mem[125] = 36'h000000000;
    buff_mem[126] = 36'h000000000;
    buff_mem[127] = 36'h000000000;
    buff_mem[128] = 36'h000000000;
    buff_mem[129] = 36'h000000000;
    buff_mem[130] = 36'h000000000;
    buff_mem[131] = 36'h000000000;
    buff_mem[132] = 36'h000000000;
    buff_mem[133] = 36'h000000000;
    buff_mem[134] = 36'h000000000;
    buff_mem[135] = 36'h000000000;
    buff_mem[136] = 36'h000000000;
    buff_mem[137] = 36'h000000000;
    buff_mem[138] = 36'h000000000;
    buff_mem[139] = 36'h000000000;
    buff_mem[140] = 36'h000000000;
    buff_mem[141] = 36'h000000000;
    buff_mem[142] = 36'h000000000;
    buff_mem[143] = 36'h000000000;
    buff_mem[144] = 36'h000000000;
    buff_mem[145] = 36'h000000000;
    buff_mem[146] = 36'h000000000;
    buff_mem[147] = 36'h000000000;
    buff_mem[148] = 36'h000000000;
    buff_mem[149] = 36'h000000000;
    buff_mem[150] = 36'h000000000;
    buff_mem[151] = 36'h000000000;
    buff_mem[152] = 36'h000000000;
    buff_mem[153] = 36'h000000000;
    buff_mem[154] = 36'h000000000;
    buff_mem[155] = 36'h000000000;
    buff_mem[156] = 36'h000000000;
    buff_mem[157] = 36'h000000000;
    buff_mem[158] = 36'h000000000;
    buff_mem[159] = 36'h000000000;
    buff_mem[160] = 36'h000000000;
    buff_mem[161] = 36'h000000000;
    buff_mem[162] = 36'h000000000;
    buff_mem[163] = 36'h000000000;
    buff_mem[164] = 36'h000000000;
    buff_mem[165] = 36'h000000000;
    buff_mem[166] = 36'h000000000;
    buff_mem[167] = 36'h000000000;
    buff_mem[168] = 36'h000000000;
    buff_mem[169] = 36'h000000000;
    buff_mem[170] = 36'h000000000;
    buff_mem[171] = 36'h000000000;
    buff_mem[172] = 36'h000000000;
    buff_mem[173] = 36'h000000000;
    buff_mem[174] = 36'h000000000;
    buff_mem[175] = 36'h000000000;
    buff_mem[176] = 36'h000000000;
    buff_mem[177] = 36'h000000000;
    buff_mem[178] = 36'h000000000;
    buff_mem[179] = 36'h000000000;
    buff_mem[180] = 36'h000000000;
    buff_mem[181] = 36'h000000000;
    buff_mem[182] = 36'h000000000;
    buff_mem[183] = 36'h000000000;
    buff_mem[184] = 36'h000000000;
    buff_mem[185] = 36'h000000000;
    buff_mem[186] = 36'h000000000;
    buff_mem[187] = 36'h000000000;
    buff_mem[188] = 36'h000000000;
    buff_mem[189] = 36'h000000000;
    buff_mem[190] = 36'h000000000;
    buff_mem[191] = 36'h000000000;
    buff_mem[192] = 36'h000000000;
    buff_mem[193] = 36'h000000000;
    buff_mem[194] = 36'h000000000;
    buff_mem[195] = 36'h000000000;
    buff_mem[196] = 36'h000000000;
    buff_mem[197] = 36'h000000000;
    buff_mem[198] = 36'h000000000;
    buff_mem[199] = 36'h000000000;
    buff_mem[200] = 36'h000000000;
    buff_mem[201] = 36'h000000000;
    buff_mem[202] = 36'h000000000;
    buff_mem[203] = 36'h000000000;
    buff_mem[204] = 36'h000000000;
    buff_mem[205] = 36'h000000000;
    buff_mem[206] = 36'h000000000;
    buff_mem[207] = 36'h000000000;
    buff_mem[208] = 36'h000000000;
    buff_mem[209] = 36'h000000000;
    buff_mem[210] = 36'h000000000;
    buff_mem[211] = 36'h000000000;
    buff_mem[212] = 36'h000000000;
    buff_mem[213] = 36'h000000000;
    buff_mem[214] = 36'h000000000;
    buff_mem[215] = 36'h000000000;
    buff_mem[216] = 36'h000000000;
    buff_mem[217] = 36'h000000000;
    buff_mem[218] = 36'h000000000;
    buff_mem[219] = 36'h000000000;
    buff_mem[220] = 36'h000000000;
    buff_mem[221] = 36'h000000000;
    buff_mem[222] = 36'h000000000;
    buff_mem[223] = 36'h000000000;
    buff_mem[224] = 36'h000000000;
    buff_mem[225] = 36'h000000000;
    buff_mem[226] = 36'h000000000;
    buff_mem[227] = 36'h000000000;
    buff_mem[228] = 36'h000000000;
    buff_mem[229] = 36'h000000000;
    buff_mem[230] = 36'h000000000;
    buff_mem[231] = 36'h000000000;
    buff_mem[232] = 36'h000000000;
    buff_mem[233] = 36'h000000000;
    buff_mem[234] = 36'h000000000;
    buff_mem[235] = 36'h000000000;
    buff_mem[236] = 36'h000000000;
    buff_mem[237] = 36'h000000000;
    buff_mem[238] = 36'h000000000;
    buff_mem[239] = 36'h000000000;
    buff_mem[240] = 36'h000000000;
    buff_mem[241] = 36'h000000000;
    buff_mem[242] = 36'h000000000;
    buff_mem[243] = 36'h000000000;
    buff_mem[244] = 36'h000000000;
    buff_mem[245] = 36'h000000000;
    buff_mem[246] = 36'h000000000;
    buff_mem[247] = 36'h000000000;
    buff_mem[248] = 36'h000000000;
    buff_mem[249] = 36'h000000000;
    buff_mem[250] = 36'h000000000;
    buff_mem[251] = 36'h000000000;
    buff_mem[252] = 36'h000000000;
    buff_mem[253] = 36'h000000000;
    buff_mem[254] = 36'h000000000;
    buff_mem[255] = 36'h000000000;
    buff_mem[256] = 36'h000000000;
    buff_mem[257] = 36'h000000000;
    buff_mem[258] = 36'h000000000;
    buff_mem[259] = 36'h000000000;
    buff_mem[260] = 36'h000000000;
    buff_mem[261] = 36'h000000000;
    buff_mem[262] = 36'h000000000;
    buff_mem[263] = 36'h000000000;
    buff_mem[264] = 36'h000000000;
    buff_mem[265] = 36'h000000000;
    buff_mem[266] = 36'h000000000;
    buff_mem[267] = 36'h000000000;
    buff_mem[268] = 36'h000000000;
    buff_mem[269] = 36'h000000000;
    buff_mem[270] = 36'h000000000;
    buff_mem[271] = 36'h000000000;
    buff_mem[272] = 36'h000000000;
    buff_mem[273] = 36'h000000000;
    buff_mem[274] = 36'h000000000;
    buff_mem[275] = 36'h000000000;
    buff_mem[276] = 36'h000000000;
    buff_mem[277] = 36'h000000000;
    buff_mem[278] = 36'h000000000;
    buff_mem[279] = 36'h000000000;
    buff_mem[280] = 36'h000000000;
    buff_mem[281] = 36'h000000000;
    buff_mem[282] = 36'h000000000;
    buff_mem[283] = 36'h000000000;
    buff_mem[284] = 36'h000000000;
    buff_mem[285] = 36'h000000000;
    buff_mem[286] = 36'h000000000;
    buff_mem[287] = 36'h000000000;
    buff_mem[288] = 36'h000000000;
    buff_mem[289] = 36'h000000000;
    buff_mem[290] = 36'h000000000;
    buff_mem[291] = 36'h000000000;
    buff_mem[292] = 36'h000000000;
    buff_mem[293] = 36'h000000000;
    buff_mem[294] = 36'h000000000;
    buff_mem[295] = 36'h000000000;
    buff_mem[296] = 36'h000000000;
    buff_mem[297] = 36'h000000000;
    buff_mem[298] = 36'h000000000;
    buff_mem[299] = 36'h000000000;
    buff_mem[300] = 36'h000000000;
    buff_mem[301] = 36'h000000000;
    buff_mem[302] = 36'h000000000;
    buff_mem[303] = 36'h000000000;
    buff_mem[304] = 36'h000000000;
    buff_mem[305] = 36'h000000000;
    buff_mem[306] = 36'h000000000;
    buff_mem[307] = 36'h000000000;
    buff_mem[308] = 36'h000000000;
    buff_mem[309] = 36'h000000000;
    buff_mem[310] = 36'h000000000;
    buff_mem[311] = 36'h000000000;
    buff_mem[312] = 36'h000000000;
    buff_mem[313] = 36'h000000000;
    buff_mem[314] = 36'h000000000;
    buff_mem[315] = 36'h000000000;
    buff_mem[316] = 36'h000000000;
    buff_mem[317] = 36'h000000000;
    buff_mem[318] = 36'h000000000;
    buff_mem[319] = 36'h000000000;
    buff_mem[320] = 36'h000000000;
    buff_mem[321] = 36'h000000000;
    buff_mem[322] = 36'h000000000;
    buff_mem[323] = 36'h000000000;
    buff_mem[324] = 36'h000000000;
    buff_mem[325] = 36'h000000000;
    buff_mem[326] = 36'h000000000;
    buff_mem[327] = 36'h000000000;
    buff_mem[328] = 36'h000000000;
    buff_mem[329] = 36'h000000000;
    buff_mem[330] = 36'h000000000;
    buff_mem[331] = 36'h000000000;
    buff_mem[332] = 36'h000000000;
    buff_mem[333] = 36'h000000000;
    buff_mem[334] = 36'h000000000;
    buff_mem[335] = 36'h000000000;
    buff_mem[336] = 36'h000000000;
    buff_mem[337] = 36'h000000000;
    buff_mem[338] = 36'h000000000;
    buff_mem[339] = 36'h000000000;
    buff_mem[340] = 36'h000000000;
    buff_mem[341] = 36'h000000000;
    buff_mem[342] = 36'h000000000;
    buff_mem[343] = 36'h000000000;
    buff_mem[344] = 36'h000000000;
    buff_mem[345] = 36'h000000000;
    buff_mem[346] = 36'h000000000;
    buff_mem[347] = 36'h000000000;
    buff_mem[348] = 36'h000000000;
    buff_mem[349] = 36'h000000000;
    buff_mem[350] = 36'h000000000;
    buff_mem[351] = 36'h000000000;
    buff_mem[352] = 36'h000000000;
    buff_mem[353] = 36'h000000000;
    buff_mem[354] = 36'h000000000;
    buff_mem[355] = 36'h000000000;
    buff_mem[356] = 36'h000000000;
    buff_mem[357] = 36'h000000000;
    buff_mem[358] = 36'h000000000;
    buff_mem[359] = 36'h000000000;
    buff_mem[360] = 36'h000000000;
    buff_mem[361] = 36'h000000000;
    buff_mem[362] = 36'h000000000;
    buff_mem[363] = 36'h000000000;
    buff_mem[364] = 36'h000000000;
    buff_mem[365] = 36'h000000000;
    buff_mem[366] = 36'h000000000;
    buff_mem[367] = 36'h000000000;
    buff_mem[368] = 36'h000000000;
    buff_mem[369] = 36'h000000000;
    buff_mem[370] = 36'h000000000;
    buff_mem[371] = 36'h000000000;
    buff_mem[372] = 36'h000000000;
    buff_mem[373] = 36'h000000000;
    buff_mem[374] = 36'h000000000;
    buff_mem[375] = 36'h000000000;
    buff_mem[376] = 36'h000000000;
    buff_mem[377] = 36'h000000000;
    buff_mem[378] = 36'h000000000;
    buff_mem[379] = 36'h000000000;
    buff_mem[380] = 36'h000000000;
    buff_mem[381] = 36'h000000000;
    buff_mem[382] = 36'h000000000;
    buff_mem[383] = 36'h000000000;
    buff_mem[384] = 36'h000000000;
    buff_mem[385] = 36'h000000000;
    buff_mem[386] = 36'h000000000;
    buff_mem[387] = 36'h000000000;
    buff_mem[388] = 36'h000000000;
    buff_mem[389] = 36'h000000000;
    buff_mem[390] = 36'h000000000;
    buff_mem[391] = 36'h000000000;
    buff_mem[392] = 36'h000000000;
    buff_mem[393] = 36'h000000000;
    buff_mem[394] = 36'h000000000;
    buff_mem[395] = 36'h000000000;
    buff_mem[396] = 36'h000000000;
    buff_mem[397] = 36'h000000000;
    buff_mem[398] = 36'h000000000;
    buff_mem[399] = 36'h000000000;
    buff_mem[400] = 36'h000000000;
    buff_mem[401] = 36'h000000000;
    buff_mem[402] = 36'h000000000;
    buff_mem[403] = 36'h000000000;
    buff_mem[404] = 36'h000000000;
    buff_mem[405] = 36'h000000000;
    buff_mem[406] = 36'h000000000;
    buff_mem[407] = 36'h000000000;
    buff_mem[408] = 36'h000000000;
    buff_mem[409] = 36'h000000000;
    buff_mem[410] = 36'h000000000;
    buff_mem[411] = 36'h000000000;
    buff_mem[412] = 36'h000000000;
    buff_mem[413] = 36'h000000000;
    buff_mem[414] = 36'h000000000;
    buff_mem[415] = 36'h000000000;
    buff_mem[416] = 36'h000000000;
    buff_mem[417] = 36'h000000000;
    buff_mem[418] = 36'h000000000;
    buff_mem[419] = 36'h000000000;
    buff_mem[420] = 36'h000000000;
    buff_mem[421] = 36'h000000000;
    buff_mem[422] = 36'h000000000;
    buff_mem[423] = 36'h000000000;
    buff_mem[424] = 36'h000000000;
    buff_mem[425] = 36'h000000000;
    buff_mem[426] = 36'h000000000;
    buff_mem[427] = 36'h000000000;
    buff_mem[428] = 36'h000000000;
    buff_mem[429] = 36'h000000000;
    buff_mem[430] = 36'h000000000;
    buff_mem[431] = 36'h000000000;
    buff_mem[432] = 36'h000000000;
    buff_mem[433] = 36'h000000000;
    buff_mem[434] = 36'h000000000;
    buff_mem[435] = 36'h000000000;
    buff_mem[436] = 36'h000000000;
    buff_mem[437] = 36'h000000000;
    buff_mem[438] = 36'h000000000;
    buff_mem[439] = 36'h000000000;
    buff_mem[440] = 36'h000000000;
    buff_mem[441] = 36'h000000000;
    buff_mem[442] = 36'h000000000;
    buff_mem[443] = 36'h000000000;
    buff_mem[444] = 36'h000000000;
    buff_mem[445] = 36'h000000000;
    buff_mem[446] = 36'h000000000;
    buff_mem[447] = 36'h000000000;
    buff_mem[448] = 36'h000000000;
    buff_mem[449] = 36'h000000000;
    buff_mem[450] = 36'h000000000;
    buff_mem[451] = 36'h000000000;
    buff_mem[452] = 36'h000000000;
    buff_mem[453] = 36'h000000000;
    buff_mem[454] = 36'h000000000;
    buff_mem[455] = 36'h000000000;
    buff_mem[456] = 36'h000000000;
    buff_mem[457] = 36'h000000000;
    buff_mem[458] = 36'h000000000;
    buff_mem[459] = 36'h000000000;
    buff_mem[460] = 36'h000000000;
    buff_mem[461] = 36'h000000000;
    buff_mem[462] = 36'h000000000;
    buff_mem[463] = 36'h000000000;
    buff_mem[464] = 36'h000000000;
    buff_mem[465] = 36'h000000000;
    buff_mem[466] = 36'h000000000;
    buff_mem[467] = 36'h000000000;
    buff_mem[468] = 36'h000000000;
    buff_mem[469] = 36'h000000000;
    buff_mem[470] = 36'h000000000;
    buff_mem[471] = 36'h000000000;
    buff_mem[472] = 36'h000000000;
    buff_mem[473] = 36'h000000000;
    buff_mem[474] = 36'h000000000;
    buff_mem[475] = 36'h000000000;
    buff_mem[476] = 36'h000000000;
    buff_mem[477] = 36'h000000000;
    buff_mem[478] = 36'h000000000;
    buff_mem[479] = 36'h000000000;
    buff_mem[480] = 36'h000000000;
    buff_mem[481] = 36'h000000000;
    buff_mem[482] = 36'h000000000;
    buff_mem[483] = 36'h000000000;
    buff_mem[484] = 36'h000000000;
    buff_mem[485] = 36'h000000000;
    buff_mem[486] = 36'h000000000;
    buff_mem[487] = 36'h000000000;
    buff_mem[488] = 36'h000000000;
    buff_mem[489] = 36'h000000000;
    buff_mem[490] = 36'h000000000;
    buff_mem[491] = 36'h000000000;
    buff_mem[492] = 36'h000000000;
    buff_mem[493] = 36'h000000000;
    buff_mem[494] = 36'h000000000;
    buff_mem[495] = 36'h000000000;
    buff_mem[496] = 36'h000000000;
    buff_mem[497] = 36'h000000000;
    buff_mem[498] = 36'h000000000;
    buff_mem[499] = 36'h000000000;
    buff_mem[500] = 36'h000000000;
    buff_mem[501] = 36'h000000000;
    buff_mem[502] = 36'h000000000;
    buff_mem[503] = 36'h000000000;
    buff_mem[504] = 36'h000000000;
    buff_mem[505] = 36'h000000000;
    buff_mem[506] = 36'h000000000;
    buff_mem[507] = 36'h000000000;
    buff_mem[508] = 36'h000000000;
    buff_mem[509] = 36'h000000000;
    buff_mem[510] = 36'h000000000;
    buff_mem[511] = 36'h000000000;
  end
  always @(posedge clk) begin
    if (clken)
      buff_mem[wrport__addr] <= { buff_im_in, buff_re_in };
  end
  reg [35:0] _0_;
  always @(posedge clk) begin
    if (clken) begin
      _0_ <= buff_mem[rdport__addr];
    end
  end
  assign rdport__data = _0_;
  assign \$1  = $signed(rdata[16:0]) - (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:212" *) $signed(re_in);
  assign buff_re_in = mux_control ? (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:211" *) \$2  : { re_in[16], re_in };
  assign \$3  = $signed(rdata[34:18]) - (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:196" *) $signed(im_in);
  assign buff_im_in = mux_control ? (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:217" *) \$4  : { im_in[16], im_in };
  assign \$5  = $signed(rdata[16:0]) + (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:221" *) $signed(re_in);
  assign \$7  = mux_control ? (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:220" *) { \$6 [17], \$6  } : { 1'h0, rdata[17:0] };
  assign \$8  = $signed(rdata[34:18]) + (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:196" *) $signed(im_in);
  assign \$10  = mux_control ? (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:225" *) { \$9 [17], \$9  } : { 1'h0, rdata[35:18] };
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:177" *)
  always @(posedge clk)
    rdata <= \$11 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$51 ) begin end
    \$11  = rdata;
    if (clken) begin
      \$11  = rdport__data;
    end
  end
  assign rdport__en = clken;
  assign wrport__en = clken;
  assign bram_raddr = rdport__addr;
  assign bram_waddr = wrport__addr;
  assign wrport__data = { buff_im_in, buff_re_in };
  assign re_out = \$7 [17:0];
  assign im_out = \$10 [17:0];
  assign \$2  = \$1 ;
  assign \$4  = \$3 ;
  assign \$6  = \$5 ;
  assign \$9  = \$8 ;
endmodule

(* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:145" *)
(* generator = "Amaranth" *)
module \top.spectrometer.fft.bfly1.bfly1 (re_out, im_out, rdport__addr, clken, re_in, im_in, i_control, mux_control, wrport__addr, rst, clk);
  reg \$auto$verilog_backend.cc:2352:dump_module$52  = 0;
  wire [18:0] \$1 ;
  wire [18:0] \$10 ;
  wire [18:0] \$11 ;
  wire [18:0] \$12 ;
  wire [18:0] \$13 ;
  wire [18:0] \$14 ;
  wire [18:0] \$15 ;
  wire [18:0] \$16 ;
  wire [18:0] \$17 ;
  wire [18:0] \$18 ;
  reg [35:0] \$19 ;
  wire [18:0] \$2 ;
  wire [18:0] \$3 ;
  wire [18:0] \$4 ;
  wire [18:0] \$5 ;
  wire [18:0] \$6 ;
  wire [18:0] \$7 ;
  wire [18:0] \$8 ;
  wire [18:0] \$9 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:109" *)
  wire [7:0] bram_raddr;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:110" *)
  wire [7:0] bram_waddr;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:149" *)
  wire [17:0] buff_im_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:148" *)
  wire [17:0] buff_re_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:40" *)
  input clk;
  wire clk;
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/lib/memory.py:400" *)
  input clken;
  wire clken;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:107" *)
  input i_control;
  wire i_control;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:112" *)
  input [17:0] im_in;
  wire [17:0] im_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:114" *)
  output [17:0] im_out;
  wire [17:0] im_out;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:105" *)
  input mux_control;
  wire mux_control;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:177" *)
  reg [35:0] rdata = 36'h000000000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:109" *)
  input [7:0] rdport__addr;
  wire [7:0] rdport__addr;
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/lib/memory.py:241" *)
  wire [35:0] rdport__data;
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/lib/memory.py:239" *)
  wire rdport__en;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:111" *)
  input [17:0] re_in;
  wire [17:0] re_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:113" *)
  output [17:0] re_out;
  wire [17:0] re_out;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:40" *)
  input rst;
  wire rst;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:110" *)
  input [7:0] wrport__addr;
  wire [7:0] wrport__addr;
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/lib/memory.py:402" *)
  wire [35:0] wrport__data;
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/lib/memory.py:400" *)
  wire wrport__en;
  (* ram_style = "block" *)
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:170" *)
  reg [35:0] buff_mem [255:0];
  initial begin
    buff_mem[0] = 36'h000000000;
    buff_mem[1] = 36'h000000000;
    buff_mem[2] = 36'h000000000;
    buff_mem[3] = 36'h000000000;
    buff_mem[4] = 36'h000000000;
    buff_mem[5] = 36'h000000000;
    buff_mem[6] = 36'h000000000;
    buff_mem[7] = 36'h000000000;
    buff_mem[8] = 36'h000000000;
    buff_mem[9] = 36'h000000000;
    buff_mem[10] = 36'h000000000;
    buff_mem[11] = 36'h000000000;
    buff_mem[12] = 36'h000000000;
    buff_mem[13] = 36'h000000000;
    buff_mem[14] = 36'h000000000;
    buff_mem[15] = 36'h000000000;
    buff_mem[16] = 36'h000000000;
    buff_mem[17] = 36'h000000000;
    buff_mem[18] = 36'h000000000;
    buff_mem[19] = 36'h000000000;
    buff_mem[20] = 36'h000000000;
    buff_mem[21] = 36'h000000000;
    buff_mem[22] = 36'h000000000;
    buff_mem[23] = 36'h000000000;
    buff_mem[24] = 36'h000000000;
    buff_mem[25] = 36'h000000000;
    buff_mem[26] = 36'h000000000;
    buff_mem[27] = 36'h000000000;
    buff_mem[28] = 36'h000000000;
    buff_mem[29] = 36'h000000000;
    buff_mem[30] = 36'h000000000;
    buff_mem[31] = 36'h000000000;
    buff_mem[32] = 36'h000000000;
    buff_mem[33] = 36'h000000000;
    buff_mem[34] = 36'h000000000;
    buff_mem[35] = 36'h000000000;
    buff_mem[36] = 36'h000000000;
    buff_mem[37] = 36'h000000000;
    buff_mem[38] = 36'h000000000;
    buff_mem[39] = 36'h000000000;
    buff_mem[40] = 36'h000000000;
    buff_mem[41] = 36'h000000000;
    buff_mem[42] = 36'h000000000;
    buff_mem[43] = 36'h000000000;
    buff_mem[44] = 36'h000000000;
    buff_mem[45] = 36'h000000000;
    buff_mem[46] = 36'h000000000;
    buff_mem[47] = 36'h000000000;
    buff_mem[48] = 36'h000000000;
    buff_mem[49] = 36'h000000000;
    buff_mem[50] = 36'h000000000;
    buff_mem[51] = 36'h000000000;
    buff_mem[52] = 36'h000000000;
    buff_mem[53] = 36'h000000000;
    buff_mem[54] = 36'h000000000;
    buff_mem[55] = 36'h000000000;
    buff_mem[56] = 36'h000000000;
    buff_mem[57] = 36'h000000000;
    buff_mem[58] = 36'h000000000;
    buff_mem[59] = 36'h000000000;
    buff_mem[60] = 36'h000000000;
    buff_mem[61] = 36'h000000000;
    buff_mem[62] = 36'h000000000;
    buff_mem[63] = 36'h000000000;
    buff_mem[64] = 36'h000000000;
    buff_mem[65] = 36'h000000000;
    buff_mem[66] = 36'h000000000;
    buff_mem[67] = 36'h000000000;
    buff_mem[68] = 36'h000000000;
    buff_mem[69] = 36'h000000000;
    buff_mem[70] = 36'h000000000;
    buff_mem[71] = 36'h000000000;
    buff_mem[72] = 36'h000000000;
    buff_mem[73] = 36'h000000000;
    buff_mem[74] = 36'h000000000;
    buff_mem[75] = 36'h000000000;
    buff_mem[76] = 36'h000000000;
    buff_mem[77] = 36'h000000000;
    buff_mem[78] = 36'h000000000;
    buff_mem[79] = 36'h000000000;
    buff_mem[80] = 36'h000000000;
    buff_mem[81] = 36'h000000000;
    buff_mem[82] = 36'h000000000;
    buff_mem[83] = 36'h000000000;
    buff_mem[84] = 36'h000000000;
    buff_mem[85] = 36'h000000000;
    buff_mem[86] = 36'h000000000;
    buff_mem[87] = 36'h000000000;
    buff_mem[88] = 36'h000000000;
    buff_mem[89] = 36'h000000000;
    buff_mem[90] = 36'h000000000;
    buff_mem[91] = 36'h000000000;
    buff_mem[92] = 36'h000000000;
    buff_mem[93] = 36'h000000000;
    buff_mem[94] = 36'h000000000;
    buff_mem[95] = 36'h000000000;
    buff_mem[96] = 36'h000000000;
    buff_mem[97] = 36'h000000000;
    buff_mem[98] = 36'h000000000;
    buff_mem[99] = 36'h000000000;
    buff_mem[100] = 36'h000000000;
    buff_mem[101] = 36'h000000000;
    buff_mem[102] = 36'h000000000;
    buff_mem[103] = 36'h000000000;
    buff_mem[104] = 36'h000000000;
    buff_mem[105] = 36'h000000000;
    buff_mem[106] = 36'h000000000;
    buff_mem[107] = 36'h000000000;
    buff_mem[108] = 36'h000000000;
    buff_mem[109] = 36'h000000000;
    buff_mem[110] = 36'h000000000;
    buff_mem[111] = 36'h000000000;
    buff_mem[112] = 36'h000000000;
    buff_mem[113] = 36'h000000000;
    buff_mem[114] = 36'h000000000;
    buff_mem[115] = 36'h000000000;
    buff_mem[116] = 36'h000000000;
    buff_mem[117] = 36'h000000000;
    buff_mem[118] = 36'h000000000;
    buff_mem[119] = 36'h000000000;
    buff_mem[120] = 36'h000000000;
    buff_mem[121] = 36'h000000000;
    buff_mem[122] = 36'h000000000;
    buff_mem[123] = 36'h000000000;
    buff_mem[124] = 36'h000000000;
    buff_mem[125] = 36'h000000000;
    buff_mem[126] = 36'h000000000;
    buff_mem[127] = 36'h000000000;
    buff_mem[128] = 36'h000000000;
    buff_mem[129] = 36'h000000000;
    buff_mem[130] = 36'h000000000;
    buff_mem[131] = 36'h000000000;
    buff_mem[132] = 36'h000000000;
    buff_mem[133] = 36'h000000000;
    buff_mem[134] = 36'h000000000;
    buff_mem[135] = 36'h000000000;
    buff_mem[136] = 36'h000000000;
    buff_mem[137] = 36'h000000000;
    buff_mem[138] = 36'h000000000;
    buff_mem[139] = 36'h000000000;
    buff_mem[140] = 36'h000000000;
    buff_mem[141] = 36'h000000000;
    buff_mem[142] = 36'h000000000;
    buff_mem[143] = 36'h000000000;
    buff_mem[144] = 36'h000000000;
    buff_mem[145] = 36'h000000000;
    buff_mem[146] = 36'h000000000;
    buff_mem[147] = 36'h000000000;
    buff_mem[148] = 36'h000000000;
    buff_mem[149] = 36'h000000000;
    buff_mem[150] = 36'h000000000;
    buff_mem[151] = 36'h000000000;
    buff_mem[152] = 36'h000000000;
    buff_mem[153] = 36'h000000000;
    buff_mem[154] = 36'h000000000;
    buff_mem[155] = 36'h000000000;
    buff_mem[156] = 36'h000000000;
    buff_mem[157] = 36'h000000000;
    buff_mem[158] = 36'h000000000;
    buff_mem[159] = 36'h000000000;
    buff_mem[160] = 36'h000000000;
    buff_mem[161] = 36'h000000000;
    buff_mem[162] = 36'h000000000;
    buff_mem[163] = 36'h000000000;
    buff_mem[164] = 36'h000000000;
    buff_mem[165] = 36'h000000000;
    buff_mem[166] = 36'h000000000;
    buff_mem[167] = 36'h000000000;
    buff_mem[168] = 36'h000000000;
    buff_mem[169] = 36'h000000000;
    buff_mem[170] = 36'h000000000;
    buff_mem[171] = 36'h000000000;
    buff_mem[172] = 36'h000000000;
    buff_mem[173] = 36'h000000000;
    buff_mem[174] = 36'h000000000;
    buff_mem[175] = 36'h000000000;
    buff_mem[176] = 36'h000000000;
    buff_mem[177] = 36'h000000000;
    buff_mem[178] = 36'h000000000;
    buff_mem[179] = 36'h000000000;
    buff_mem[180] = 36'h000000000;
    buff_mem[181] = 36'h000000000;
    buff_mem[182] = 36'h000000000;
    buff_mem[183] = 36'h000000000;
    buff_mem[184] = 36'h000000000;
    buff_mem[185] = 36'h000000000;
    buff_mem[186] = 36'h000000000;
    buff_mem[187] = 36'h000000000;
    buff_mem[188] = 36'h000000000;
    buff_mem[189] = 36'h000000000;
    buff_mem[190] = 36'h000000000;
    buff_mem[191] = 36'h000000000;
    buff_mem[192] = 36'h000000000;
    buff_mem[193] = 36'h000000000;
    buff_mem[194] = 36'h000000000;
    buff_mem[195] = 36'h000000000;
    buff_mem[196] = 36'h000000000;
    buff_mem[197] = 36'h000000000;
    buff_mem[198] = 36'h000000000;
    buff_mem[199] = 36'h000000000;
    buff_mem[200] = 36'h000000000;
    buff_mem[201] = 36'h000000000;
    buff_mem[202] = 36'h000000000;
    buff_mem[203] = 36'h000000000;
    buff_mem[204] = 36'h000000000;
    buff_mem[205] = 36'h000000000;
    buff_mem[206] = 36'h000000000;
    buff_mem[207] = 36'h000000000;
    buff_mem[208] = 36'h000000000;
    buff_mem[209] = 36'h000000000;
    buff_mem[210] = 36'h000000000;
    buff_mem[211] = 36'h000000000;
    buff_mem[212] = 36'h000000000;
    buff_mem[213] = 36'h000000000;
    buff_mem[214] = 36'h000000000;
    buff_mem[215] = 36'h000000000;
    buff_mem[216] = 36'h000000000;
    buff_mem[217] = 36'h000000000;
    buff_mem[218] = 36'h000000000;
    buff_mem[219] = 36'h000000000;
    buff_mem[220] = 36'h000000000;
    buff_mem[221] = 36'h000000000;
    buff_mem[222] = 36'h000000000;
    buff_mem[223] = 36'h000000000;
    buff_mem[224] = 36'h000000000;
    buff_mem[225] = 36'h000000000;
    buff_mem[226] = 36'h000000000;
    buff_mem[227] = 36'h000000000;
    buff_mem[228] = 36'h000000000;
    buff_mem[229] = 36'h000000000;
    buff_mem[230] = 36'h000000000;
    buff_mem[231] = 36'h000000000;
    buff_mem[232] = 36'h000000000;
    buff_mem[233] = 36'h000000000;
    buff_mem[234] = 36'h000000000;
    buff_mem[235] = 36'h000000000;
    buff_mem[236] = 36'h000000000;
    buff_mem[237] = 36'h000000000;
    buff_mem[238] = 36'h000000000;
    buff_mem[239] = 36'h000000000;
    buff_mem[240] = 36'h000000000;
    buff_mem[241] = 36'h000000000;
    buff_mem[242] = 36'h000000000;
    buff_mem[243] = 36'h000000000;
    buff_mem[244] = 36'h000000000;
    buff_mem[245] = 36'h000000000;
    buff_mem[246] = 36'h000000000;
    buff_mem[247] = 36'h000000000;
    buff_mem[248] = 36'h000000000;
    buff_mem[249] = 36'h000000000;
    buff_mem[250] = 36'h000000000;
    buff_mem[251] = 36'h000000000;
    buff_mem[252] = 36'h000000000;
    buff_mem[253] = 36'h000000000;
    buff_mem[254] = 36'h000000000;
    buff_mem[255] = 36'h000000000;
  end
  always @(posedge clk) begin
    if (clken)
      buff_mem[wrport__addr] <= { \$9 [17:0], \$3 [17:0] };
  end
  reg [35:0] _0_;
  always @(posedge clk) begin
    if (clken) begin
      _0_ <= buff_mem[rdport__addr];
    end
  end
  assign rdport__data = _0_;
  assign \$1  = $signed(rdata[17:0]) - (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:212" *) $signed(re_in);
  assign \$3  = mux_control ? (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:211" *) \$2  : { re_in[17], re_in };
  assign \$4  = $signed(rdata[35:18]) + (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:196" *) $signed(im_in);
  assign \$6  = $signed(rdata[35:18]) - (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:196" *) $signed(im_in);
  assign \$8  = i_control ? (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:201" *) \$5  : \$7 ;
  assign \$9  = mux_control ? (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:217" *) \$8  : { im_in[17], im_in };
  assign \$10  = $signed(rdata[17:0]) + (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:221" *) $signed(re_in);
  assign \$12  = mux_control ? (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:220" *) \$11  : { 1'h0, rdata[17:0] };
  assign \$13  = $signed(rdata[35:18]) - (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:196" *) $signed(im_in);
  assign \$15  = $signed(rdata[35:18]) + (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:196" *) $signed(im_in);
  assign \$17  = i_control ? (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:205" *) \$14  : \$16 ;
  assign \$18  = mux_control ? (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:225" *) \$17  : { 1'h0, rdata[35:18] };
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:177" *)
  always @(posedge clk)
    rdata <= \$19 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$52 ) begin end
    \$19  = rdata;
    if (clken) begin
      \$19  = rdport__data;
    end
  end
  assign rdport__en = clken;
  assign wrport__en = clken;
  assign bram_raddr = rdport__addr;
  assign bram_waddr = wrport__addr;
  assign wrport__data = { \$9 [17:0], \$3 [17:0] };
  assign buff_re_in = \$3 [17:0];
  assign buff_im_in = \$9 [17:0];
  assign re_out = \$12 [17:0];
  assign im_out = \$18 [17:0];
  assign \$2  = { \$1 [18], \$1 [18:1] };
  assign \$5  = { \$4 [18], \$4 [18:1] };
  assign \$7  = { \$6 [18], \$6 [18:1] };
  assign \$11  = { \$10 [18], \$10 [18:1] };
  assign \$14  = { \$13 [18], \$13 [18:1] };
  assign \$16  = { \$15 [18], \$15 [18:1] };
endmodule

(* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:624" *)
(* generator = "Amaranth" *)
module \top.spectrometer.fft.bfly2 (\re_out$19 , \im_out$21 , clken, re_in, im_in, mux_count, rst, clk);
  reg \$auto$verilog_backend.cc:2352:dump_module$53  = 0;
  wire [18:0] \$1 ;
  wire [18:0] \$2 ;
  wire \$3 ;
  reg [18:0] \$4 ;
  reg [18:0] \$5 ;
  reg [128:0] \$6 ;
  reg [128:0] \$7 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:635" *)
  reg [128:0] bfly1_mux_delay = 129'h000000000000000000000000000000000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:40" *)
  input clk;
  wire clk;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:104" *)
  input clken;
  wire clken;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:104" *)
  wire \clken$23 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:104" *)
  wire \clken$24 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:107" *)
  wire i_control;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:554" *)
  input [17:0] im_in;
  wire [17:0] im_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:554" *)
  wire [17:0] \im_in$13 ;
  (* init = 19'h00000 *)
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:112" *)
  wire [18:0] \im_in$15 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:630" *)
  reg [18:0] im_inter = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:114" *)
  wire [18:0] im_out;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:114" *)
  output [18:0] \im_out$21 ;
  wire [18:0] \im_out$21 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:114" *)
  wire [18:0] \im_out$22 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:105" *)
  wire mux_control;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:105" *)
  wire \mux_control$17 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:552" *)
  input [1:0] mux_count;
  wire [1:0] mux_count;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:553" *)
  input [17:0] re_in;
  wire [17:0] re_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:553" *)
  wire [17:0] \re_in$11 ;
  (* init = 19'h00000 *)
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:111" *)
  wire [18:0] \re_in$14 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:629" *)
  reg [18:0] re_inter = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:113" *)
  wire [18:0] re_out;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:113" *)
  output [18:0] \re_out$19 ;
  wire [18:0] \re_out$19 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:113" *)
  wire [18:0] \re_out$20 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:40" *)
  input rst;
  wire rst;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:634" *)
  reg [128:0] swap_delay = 129'h000000000000000000000000000000000;
  assign \$3  = & (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:649" *) mux_count;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:629" *)
  always @(posedge clk)
    re_inter <= \$4 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:630" *)
  always @(posedge clk)
    im_inter <= \$5 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:634" *)
  always @(posedge clk)
    swap_delay <= \$6 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:635" *)
  always @(posedge clk)
    bfly1_mux_delay <= \$7 ;
  assign \$1  = swap_delay[127] ? (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:641" *) im_out : re_out;
  assign \$2  = swap_delay[127] ? (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:645" *) re_out : im_out;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:625" *)
  \top.spectrometer.fft.bfly2.bfly0  bfly0 (
    .clk(clk),
    .clken(clken),
    .im_in(im_in),
    .im_out(im_out),
    .mux_control(mux_count[1]),
    .re_in(re_in),
    .re_out(re_out),
    .rst(rst)
  );
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:626" *)
  \top.spectrometer.fft.bfly2.bfly1  bfly1 (
    .clk(clk),
    .clken(clken),
    .i_control(swap_delay[128]),
    .im_in(im_inter),
    .im_out(\im_out$21 ),
    .mux_control(bfly1_mux_delay[128]),
    .re_in(re_inter),
    .re_out(\re_out$19 ),
    .rst(rst)
  );
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$53 ) begin end
    \$4  = re_inter;
    if (clken) begin
      \$4  = \$1 ;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$53 ) begin end
    \$5  = im_inter;
    if (clken) begin
      \$5  = \$2 ;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$53 ) begin end
    \$6  = swap_delay;
    if (clken) begin
      \$6  = { swap_delay[127:0], \$3  };
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$53 ) begin end
    \$7  = bfly1_mux_delay;
    if (clken) begin
      \$7  = { bfly1_mux_delay[127:0], mux_count[0] };
    end
  end
  assign \re_in$11  = re_in;
  assign \im_in$13  = im_in;
  assign \re_in$14  = re_inter;
  assign \im_in$15  = im_inter;
  assign mux_control = mux_count[1];
  assign \mux_control$17  = bfly1_mux_delay[128];
  assign i_control = swap_delay[128];
  assign \re_out$20  = \re_out$19 ;
  assign \im_out$22  = \im_out$21 ;
  assign \clken$23  = clken;
  assign \clken$24  = clken;
endmodule

(* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:145" *)
(* generator = "Amaranth" *)
module \top.spectrometer.fft.bfly2.bfly0 (re_out, im_out, clken, re_in, im_in, mux_control, rst, clk);
  reg \$auto$verilog_backend.cc:2352:dump_module$54  = 0;
  wire [18:0] \$1 ;
  reg [18:0] \$10 ;
  reg [18:0] \$100 ;
  reg [18:0] \$101 ;
  reg [18:0] \$102 ;
  reg [18:0] \$103 ;
  reg [18:0] \$104 ;
  reg [18:0] \$105 ;
  reg [18:0] \$106 ;
  reg [18:0] \$107 ;
  reg [18:0] \$108 ;
  reg [18:0] \$109 ;
  reg [18:0] \$11 ;
  reg [18:0] \$110 ;
  reg [18:0] \$111 ;
  reg [18:0] \$112 ;
  reg [18:0] \$113 ;
  reg [18:0] \$114 ;
  reg [18:0] \$115 ;
  reg [18:0] \$116 ;
  reg [18:0] \$117 ;
  reg [18:0] \$118 ;
  reg [18:0] \$119 ;
  reg [18:0] \$12 ;
  reg [18:0] \$120 ;
  reg [18:0] \$121 ;
  reg [18:0] \$122 ;
  reg [18:0] \$123 ;
  reg [18:0] \$124 ;
  reg [18:0] \$125 ;
  reg [18:0] \$126 ;
  reg [18:0] \$127 ;
  reg [18:0] \$128 ;
  reg [18:0] \$129 ;
  reg [18:0] \$13 ;
  reg [18:0] \$130 ;
  reg [18:0] \$131 ;
  reg [18:0] \$132 ;
  reg [18:0] \$133 ;
  reg [18:0] \$134 ;
  reg [18:0] \$135 ;
  reg [18:0] \$136 ;
  reg [18:0] \$137 ;
  reg [18:0] \$138 ;
  reg [18:0] \$139 ;
  reg [18:0] \$14 ;
  reg [18:0] \$140 ;
  reg [18:0] \$141 ;
  reg [18:0] \$142 ;
  reg [18:0] \$143 ;
  reg [18:0] \$144 ;
  reg [18:0] \$145 ;
  reg [18:0] \$146 ;
  reg [18:0] \$147 ;
  reg [18:0] \$148 ;
  reg [18:0] \$149 ;
  reg [18:0] \$15 ;
  reg [18:0] \$150 ;
  reg [18:0] \$151 ;
  reg [18:0] \$152 ;
  reg [18:0] \$153 ;
  reg [18:0] \$154 ;
  reg [18:0] \$155 ;
  reg [18:0] \$156 ;
  reg [18:0] \$157 ;
  reg [18:0] \$158 ;
  reg [18:0] \$159 ;
  reg [18:0] \$16 ;
  reg [18:0] \$160 ;
  reg [18:0] \$161 ;
  reg [18:0] \$162 ;
  reg [18:0] \$163 ;
  reg [18:0] \$164 ;
  reg [18:0] \$165 ;
  reg [18:0] \$166 ;
  reg [18:0] \$167 ;
  reg [18:0] \$168 ;
  reg [18:0] \$169 ;
  reg [18:0] \$17 ;
  reg [18:0] \$170 ;
  reg [18:0] \$171 ;
  reg [18:0] \$172 ;
  reg [18:0] \$173 ;
  reg [18:0] \$174 ;
  reg [18:0] \$175 ;
  reg [18:0] \$176 ;
  reg [18:0] \$177 ;
  reg [18:0] \$178 ;
  reg [18:0] \$179 ;
  reg [18:0] \$18 ;
  reg [18:0] \$180 ;
  reg [18:0] \$181 ;
  reg [18:0] \$182 ;
  reg [18:0] \$183 ;
  reg [18:0] \$184 ;
  reg [18:0] \$185 ;
  reg [18:0] \$186 ;
  reg [18:0] \$187 ;
  reg [18:0] \$188 ;
  reg [18:0] \$189 ;
  reg [18:0] \$19 ;
  reg [18:0] \$190 ;
  reg [18:0] \$191 ;
  reg [18:0] \$192 ;
  reg [18:0] \$193 ;
  reg [18:0] \$194 ;
  reg [18:0] \$195 ;
  reg [18:0] \$196 ;
  reg [18:0] \$197 ;
  reg [18:0] \$198 ;
  reg [18:0] \$199 ;
  wire [18:0] \$2 ;
  reg [18:0] \$20 ;
  reg [18:0] \$200 ;
  reg [18:0] \$201 ;
  reg [18:0] \$202 ;
  reg [18:0] \$203 ;
  reg [18:0] \$204 ;
  reg [18:0] \$205 ;
  reg [18:0] \$206 ;
  reg [18:0] \$207 ;
  reg [18:0] \$208 ;
  reg [18:0] \$209 ;
  reg [18:0] \$21 ;
  reg [18:0] \$210 ;
  reg [18:0] \$211 ;
  reg [18:0] \$212 ;
  reg [18:0] \$213 ;
  reg [18:0] \$214 ;
  reg [18:0] \$215 ;
  reg [18:0] \$216 ;
  reg [18:0] \$217 ;
  reg [18:0] \$218 ;
  reg [18:0] \$219 ;
  reg [18:0] \$22 ;
  reg [18:0] \$220 ;
  reg [18:0] \$221 ;
  reg [18:0] \$222 ;
  reg [18:0] \$223 ;
  reg [18:0] \$224 ;
  reg [18:0] \$225 ;
  reg [18:0] \$226 ;
  reg [18:0] \$227 ;
  reg [18:0] \$228 ;
  reg [18:0] \$229 ;
  reg [18:0] \$23 ;
  reg [18:0] \$230 ;
  reg [18:0] \$231 ;
  reg [18:0] \$232 ;
  reg [18:0] \$233 ;
  reg [18:0] \$234 ;
  reg [18:0] \$235 ;
  reg [18:0] \$236 ;
  reg [18:0] \$237 ;
  reg [18:0] \$238 ;
  reg [18:0] \$239 ;
  reg [18:0] \$24 ;
  reg [18:0] \$240 ;
  reg [18:0] \$241 ;
  reg [18:0] \$242 ;
  reg [18:0] \$243 ;
  reg [18:0] \$244 ;
  reg [18:0] \$245 ;
  reg [18:0] \$246 ;
  reg [18:0] \$247 ;
  reg [18:0] \$248 ;
  reg [18:0] \$249 ;
  reg [18:0] \$25 ;
  reg [18:0] \$250 ;
  reg [18:0] \$251 ;
  reg [18:0] \$252 ;
  reg [18:0] \$253 ;
  reg [18:0] \$254 ;
  reg [18:0] \$255 ;
  reg [18:0] \$256 ;
  reg [18:0] \$257 ;
  reg [18:0] \$258 ;
  reg [18:0] \$259 ;
  reg [18:0] \$26 ;
  reg [18:0] \$260 ;
  reg [18:0] \$261 ;
  reg [18:0] \$262 ;
  reg [18:0] \$263 ;
  reg [18:0] \$264 ;
  reg [18:0] \$27 ;
  reg [18:0] \$28 ;
  reg [18:0] \$29 ;
  wire [18:0] \$3 ;
  reg [18:0] \$30 ;
  reg [18:0] \$31 ;
  reg [18:0] \$32 ;
  reg [18:0] \$33 ;
  reg [18:0] \$34 ;
  reg [18:0] \$35 ;
  reg [18:0] \$36 ;
  reg [18:0] \$37 ;
  reg [18:0] \$38 ;
  reg [18:0] \$39 ;
  wire [18:0] \$4 ;
  reg [18:0] \$40 ;
  reg [18:0] \$41 ;
  reg [18:0] \$42 ;
  reg [18:0] \$43 ;
  reg [18:0] \$44 ;
  reg [18:0] \$45 ;
  reg [18:0] \$46 ;
  reg [18:0] \$47 ;
  reg [18:0] \$48 ;
  reg [18:0] \$49 ;
  wire [18:0] \$5 ;
  reg [18:0] \$50 ;
  reg [18:0] \$51 ;
  reg [18:0] \$52 ;
  reg [18:0] \$53 ;
  reg [18:0] \$54 ;
  reg [18:0] \$55 ;
  reg [18:0] \$56 ;
  reg [18:0] \$57 ;
  reg [18:0] \$58 ;
  reg [18:0] \$59 ;
  wire [18:0] \$6 ;
  reg [18:0] \$60 ;
  reg [18:0] \$61 ;
  reg [18:0] \$62 ;
  reg [18:0] \$63 ;
  reg [18:0] \$64 ;
  reg [18:0] \$65 ;
  reg [18:0] \$66 ;
  reg [18:0] \$67 ;
  reg [18:0] \$68 ;
  reg [18:0] \$69 ;
  wire [18:0] \$7 ;
  reg [18:0] \$70 ;
  reg [18:0] \$71 ;
  reg [18:0] \$72 ;
  reg [18:0] \$73 ;
  reg [18:0] \$74 ;
  reg [18:0] \$75 ;
  reg [18:0] \$76 ;
  reg [18:0] \$77 ;
  reg [18:0] \$78 ;
  reg [18:0] \$79 ;
  wire [18:0] \$8 ;
  reg [18:0] \$80 ;
  reg [18:0] \$81 ;
  reg [18:0] \$82 ;
  reg [18:0] \$83 ;
  reg [18:0] \$84 ;
  reg [18:0] \$85 ;
  reg [18:0] \$86 ;
  reg [18:0] \$87 ;
  reg [18:0] \$88 ;
  reg [18:0] \$89 ;
  reg [18:0] \$9 ;
  reg [18:0] \$90 ;
  reg [18:0] \$91 ;
  reg [18:0] \$92 ;
  reg [18:0] \$93 ;
  reg [18:0] \$94 ;
  reg [18:0] \$95 ;
  reg [18:0] \$96 ;
  reg [18:0] \$97 ;
  reg [18:0] \$98 ;
  reg [18:0] \$99 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_0 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_1 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_10 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_100 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_101 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_102 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_103 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_104 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_105 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_106 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_107 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_108 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_109 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_11 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_110 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_111 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_112 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_113 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_114 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_115 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_116 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_117 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_118 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_119 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_12 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_120 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_121 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_122 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_123 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_124 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_125 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_126 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_127 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_13 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_14 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_15 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_16 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_17 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_18 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_19 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_2 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_20 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_21 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_22 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_23 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_24 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_25 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_26 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_27 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_28 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_29 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_3 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_30 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_31 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_32 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_33 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_34 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_35 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_36 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_37 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_38 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_39 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_4 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_40 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_41 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_42 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_43 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_44 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_45 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_46 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_47 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_48 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_49 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_5 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_50 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_51 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_52 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_53 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_54 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_55 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_56 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_57 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_58 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_59 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_6 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_60 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_61 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_62 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_63 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_64 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_65 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_66 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_67 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_68 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_69 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_7 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_70 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_71 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_72 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_73 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_74 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_75 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_76 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_77 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_78 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_79 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_8 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_80 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_81 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_82 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_83 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_84 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_85 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_86 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_87 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_88 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_89 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_9 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_90 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_91 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_92 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_93 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_94 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_95 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_96 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_97 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_98 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_99 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:149" *)
  wire [18:0] buff_im_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_0 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_1 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_10 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_100 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_101 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_102 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_103 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_104 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_105 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_106 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_107 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_108 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_109 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_11 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_110 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_111 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_112 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_113 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_114 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_115 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_116 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_117 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_118 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_119 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_12 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_120 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_121 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_122 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_123 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_124 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_125 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_126 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_127 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_13 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_14 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_15 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_16 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_17 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_18 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_19 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_2 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_20 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_21 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_22 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_23 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_24 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_25 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_26 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_27 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_28 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_29 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_3 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_30 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_31 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_32 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_33 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_34 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_35 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_36 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_37 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_38 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_39 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_4 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_40 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_41 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_42 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_43 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_44 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_45 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_46 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_47 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_48 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_49 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_5 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_50 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_51 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_52 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_53 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_54 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_55 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_56 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_57 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_58 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_59 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_6 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_60 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_61 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_62 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_63 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_64 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_65 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_66 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_67 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_68 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_69 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_7 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_70 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_71 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_72 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_73 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_74 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_75 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_76 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_77 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_78 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_79 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_8 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_80 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_81 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_82 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_83 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_84 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_85 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_86 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_87 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_88 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_89 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_9 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_90 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_91 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_92 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_93 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_94 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_95 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_96 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_97 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_98 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_99 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:148" *)
  wire [18:0] buff_re_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:40" *)
  input clk;
  wire clk;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:104" *)
  input clken;
  wire clken;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:112" *)
  input [17:0] im_in;
  wire [17:0] im_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:114" *)
  output [18:0] im_out;
  wire [18:0] im_out;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:105" *)
  input mux_control;
  wire mux_control;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:111" *)
  input [17:0] re_in;
  wire [17:0] re_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:113" *)
  output [18:0] re_out;
  wire [18:0] re_out;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:40" *)
  input rst;
  wire rst;
  assign \$1  = $signed(buff_re_127[17:0]) - (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:212" *) $signed(re_in);
  assign buff_re_in = mux_control ? (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:211" *) \$2  : { re_in[17], re_in };
  assign \$3  = $signed(buff_im_127[17:0]) - (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:196" *) $signed(im_in);
  assign buff_im_in = mux_control ? (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:217" *) \$4  : { im_in[17], im_in };
  assign \$5  = $signed(buff_re_127[17:0]) + (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:221" *) $signed(re_in);
  assign re_out = mux_control ? (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:220" *) \$6  : buff_re_127;
  assign \$7  = $signed(buff_im_127[17:0]) + (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:196" *) $signed(im_in);
  assign im_out = mux_control ? (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:225" *) \$8  : buff_im_127;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_1 <= \$9 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_2 <= \$10 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_3 <= \$11 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_4 <= \$12 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_5 <= \$13 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_6 <= \$14 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_7 <= \$15 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_8 <= \$16 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_9 <= \$17 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_10 <= \$18 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_11 <= \$19 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_12 <= \$20 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_13 <= \$21 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_14 <= \$22 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_15 <= \$23 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_16 <= \$24 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_17 <= \$25 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_18 <= \$26 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_19 <= \$27 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_20 <= \$28 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_21 <= \$29 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_22 <= \$30 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_23 <= \$31 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_24 <= \$32 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_25 <= \$33 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_26 <= \$34 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_27 <= \$35 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_28 <= \$36 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_29 <= \$37 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_30 <= \$38 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_31 <= \$39 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_32 <= \$40 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_33 <= \$41 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_34 <= \$42 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_35 <= \$43 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_36 <= \$44 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_37 <= \$45 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_38 <= \$46 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_39 <= \$47 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_40 <= \$48 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_41 <= \$49 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_42 <= \$50 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_43 <= \$51 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_44 <= \$52 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_45 <= \$53 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_46 <= \$54 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_47 <= \$55 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_48 <= \$56 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_49 <= \$57 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_50 <= \$58 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_51 <= \$59 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_52 <= \$60 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_53 <= \$61 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_54 <= \$62 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_55 <= \$63 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_56 <= \$64 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_57 <= \$65 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_58 <= \$66 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_59 <= \$67 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_60 <= \$68 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_61 <= \$69 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_62 <= \$70 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_63 <= \$71 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_64 <= \$72 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_65 <= \$73 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_66 <= \$74 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_67 <= \$75 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_68 <= \$76 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_69 <= \$77 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_70 <= \$78 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_71 <= \$79 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_72 <= \$80 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_73 <= \$81 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_74 <= \$82 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_75 <= \$83 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_76 <= \$84 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_77 <= \$85 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_78 <= \$86 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_79 <= \$87 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_80 <= \$88 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_81 <= \$89 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_82 <= \$90 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_83 <= \$91 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_84 <= \$92 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_85 <= \$93 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_86 <= \$94 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_87 <= \$95 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_88 <= \$96 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_89 <= \$97 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_90 <= \$98 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_91 <= \$99 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_92 <= \$100 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_93 <= \$101 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_94 <= \$102 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_95 <= \$103 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_96 <= \$104 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_97 <= \$105 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_98 <= \$106 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_99 <= \$107 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_100 <= \$108 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_101 <= \$109 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_102 <= \$110 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_103 <= \$111 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_104 <= \$112 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_105 <= \$113 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_106 <= \$114 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_107 <= \$115 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_108 <= \$116 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_109 <= \$117 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_110 <= \$118 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_111 <= \$119 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_112 <= \$120 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_113 <= \$121 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_114 <= \$122 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_115 <= \$123 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_116 <= \$124 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_117 <= \$125 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_118 <= \$126 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_119 <= \$127 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_120 <= \$128 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_121 <= \$129 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_122 <= \$130 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_123 <= \$131 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_124 <= \$132 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_125 <= \$133 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_126 <= \$134 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_127 <= \$135 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_1 <= \$136 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_2 <= \$137 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_3 <= \$138 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_4 <= \$139 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_5 <= \$140 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_6 <= \$141 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_7 <= \$142 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_8 <= \$143 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_9 <= \$144 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_10 <= \$145 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_11 <= \$146 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_12 <= \$147 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_13 <= \$148 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_14 <= \$149 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_15 <= \$150 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_16 <= \$151 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_17 <= \$152 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_18 <= \$153 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_19 <= \$154 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_20 <= \$155 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_21 <= \$156 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_22 <= \$157 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_23 <= \$158 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_24 <= \$159 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_25 <= \$160 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_26 <= \$161 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_27 <= \$162 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_28 <= \$163 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_29 <= \$164 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_30 <= \$165 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_31 <= \$166 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_32 <= \$167 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_33 <= \$168 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_34 <= \$169 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_35 <= \$170 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_36 <= \$171 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_37 <= \$172 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_38 <= \$173 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_39 <= \$174 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_40 <= \$175 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_41 <= \$176 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_42 <= \$177 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_43 <= \$178 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_44 <= \$179 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_45 <= \$180 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_46 <= \$181 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_47 <= \$182 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_48 <= \$183 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_49 <= \$184 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_50 <= \$185 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_51 <= \$186 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_52 <= \$187 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_53 <= \$188 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_54 <= \$189 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_55 <= \$190 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_56 <= \$191 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_57 <= \$192 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_58 <= \$193 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_59 <= \$194 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_60 <= \$195 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_61 <= \$196 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_62 <= \$197 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_63 <= \$198 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_64 <= \$199 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_65 <= \$200 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_66 <= \$201 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_67 <= \$202 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_68 <= \$203 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_69 <= \$204 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_70 <= \$205 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_71 <= \$206 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_72 <= \$207 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_73 <= \$208 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_74 <= \$209 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_75 <= \$210 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_76 <= \$211 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_77 <= \$212 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_78 <= \$213 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_79 <= \$214 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_80 <= \$215 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_81 <= \$216 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_82 <= \$217 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_83 <= \$218 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_84 <= \$219 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_85 <= \$220 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_86 <= \$221 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_87 <= \$222 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_88 <= \$223 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_89 <= \$224 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_90 <= \$225 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_91 <= \$226 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_92 <= \$227 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_93 <= \$228 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_94 <= \$229 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_95 <= \$230 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_96 <= \$231 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_97 <= \$232 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_98 <= \$233 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_99 <= \$234 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_100 <= \$235 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_101 <= \$236 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_102 <= \$237 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_103 <= \$238 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_104 <= \$239 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_105 <= \$240 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_106 <= \$241 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_107 <= \$242 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_108 <= \$243 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_109 <= \$244 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_110 <= \$245 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_111 <= \$246 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_112 <= \$247 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_113 <= \$248 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_114 <= \$249 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_115 <= \$250 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_116 <= \$251 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_117 <= \$252 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_118 <= \$253 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_119 <= \$254 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_120 <= \$255 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_121 <= \$256 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_122 <= \$257 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_123 <= \$258 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_124 <= \$259 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_125 <= \$260 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_126 <= \$261 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_127 <= \$262 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_0 <= \$263 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_0 <= \$264 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$9  = buff_re_1;
    if (clken) begin
      \$9  = buff_re_0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$10  = buff_re_2;
    if (clken) begin
      \$10  = buff_re_1;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$11  = buff_re_3;
    if (clken) begin
      \$11  = buff_re_2;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$12  = buff_re_4;
    if (clken) begin
      \$12  = buff_re_3;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$13  = buff_re_5;
    if (clken) begin
      \$13  = buff_re_4;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$14  = buff_re_6;
    if (clken) begin
      \$14  = buff_re_5;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$15  = buff_re_7;
    if (clken) begin
      \$15  = buff_re_6;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$16  = buff_re_8;
    if (clken) begin
      \$16  = buff_re_7;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$17  = buff_re_9;
    if (clken) begin
      \$17  = buff_re_8;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$18  = buff_re_10;
    if (clken) begin
      \$18  = buff_re_9;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$19  = buff_re_11;
    if (clken) begin
      \$19  = buff_re_10;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$20  = buff_re_12;
    if (clken) begin
      \$20  = buff_re_11;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$21  = buff_re_13;
    if (clken) begin
      \$21  = buff_re_12;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$22  = buff_re_14;
    if (clken) begin
      \$22  = buff_re_13;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$23  = buff_re_15;
    if (clken) begin
      \$23  = buff_re_14;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$24  = buff_re_16;
    if (clken) begin
      \$24  = buff_re_15;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$25  = buff_re_17;
    if (clken) begin
      \$25  = buff_re_16;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$26  = buff_re_18;
    if (clken) begin
      \$26  = buff_re_17;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$27  = buff_re_19;
    if (clken) begin
      \$27  = buff_re_18;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$28  = buff_re_20;
    if (clken) begin
      \$28  = buff_re_19;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$29  = buff_re_21;
    if (clken) begin
      \$29  = buff_re_20;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$30  = buff_re_22;
    if (clken) begin
      \$30  = buff_re_21;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$31  = buff_re_23;
    if (clken) begin
      \$31  = buff_re_22;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$32  = buff_re_24;
    if (clken) begin
      \$32  = buff_re_23;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$33  = buff_re_25;
    if (clken) begin
      \$33  = buff_re_24;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$34  = buff_re_26;
    if (clken) begin
      \$34  = buff_re_25;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$35  = buff_re_27;
    if (clken) begin
      \$35  = buff_re_26;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$36  = buff_re_28;
    if (clken) begin
      \$36  = buff_re_27;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$37  = buff_re_29;
    if (clken) begin
      \$37  = buff_re_28;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$38  = buff_re_30;
    if (clken) begin
      \$38  = buff_re_29;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$39  = buff_re_31;
    if (clken) begin
      \$39  = buff_re_30;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$40  = buff_re_32;
    if (clken) begin
      \$40  = buff_re_31;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$41  = buff_re_33;
    if (clken) begin
      \$41  = buff_re_32;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$42  = buff_re_34;
    if (clken) begin
      \$42  = buff_re_33;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$43  = buff_re_35;
    if (clken) begin
      \$43  = buff_re_34;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$44  = buff_re_36;
    if (clken) begin
      \$44  = buff_re_35;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$45  = buff_re_37;
    if (clken) begin
      \$45  = buff_re_36;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$46  = buff_re_38;
    if (clken) begin
      \$46  = buff_re_37;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$47  = buff_re_39;
    if (clken) begin
      \$47  = buff_re_38;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$48  = buff_re_40;
    if (clken) begin
      \$48  = buff_re_39;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$49  = buff_re_41;
    if (clken) begin
      \$49  = buff_re_40;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$50  = buff_re_42;
    if (clken) begin
      \$50  = buff_re_41;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$51  = buff_re_43;
    if (clken) begin
      \$51  = buff_re_42;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$52  = buff_re_44;
    if (clken) begin
      \$52  = buff_re_43;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$53  = buff_re_45;
    if (clken) begin
      \$53  = buff_re_44;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$54  = buff_re_46;
    if (clken) begin
      \$54  = buff_re_45;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$55  = buff_re_47;
    if (clken) begin
      \$55  = buff_re_46;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$56  = buff_re_48;
    if (clken) begin
      \$56  = buff_re_47;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$57  = buff_re_49;
    if (clken) begin
      \$57  = buff_re_48;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$58  = buff_re_50;
    if (clken) begin
      \$58  = buff_re_49;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$59  = buff_re_51;
    if (clken) begin
      \$59  = buff_re_50;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$60  = buff_re_52;
    if (clken) begin
      \$60  = buff_re_51;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$61  = buff_re_53;
    if (clken) begin
      \$61  = buff_re_52;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$62  = buff_re_54;
    if (clken) begin
      \$62  = buff_re_53;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$63  = buff_re_55;
    if (clken) begin
      \$63  = buff_re_54;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$64  = buff_re_56;
    if (clken) begin
      \$64  = buff_re_55;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$65  = buff_re_57;
    if (clken) begin
      \$65  = buff_re_56;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$66  = buff_re_58;
    if (clken) begin
      \$66  = buff_re_57;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$67  = buff_re_59;
    if (clken) begin
      \$67  = buff_re_58;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$68  = buff_re_60;
    if (clken) begin
      \$68  = buff_re_59;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$69  = buff_re_61;
    if (clken) begin
      \$69  = buff_re_60;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$70  = buff_re_62;
    if (clken) begin
      \$70  = buff_re_61;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$71  = buff_re_63;
    if (clken) begin
      \$71  = buff_re_62;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$72  = buff_re_64;
    if (clken) begin
      \$72  = buff_re_63;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$73  = buff_re_65;
    if (clken) begin
      \$73  = buff_re_64;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$74  = buff_re_66;
    if (clken) begin
      \$74  = buff_re_65;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$75  = buff_re_67;
    if (clken) begin
      \$75  = buff_re_66;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$76  = buff_re_68;
    if (clken) begin
      \$76  = buff_re_67;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$77  = buff_re_69;
    if (clken) begin
      \$77  = buff_re_68;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$78  = buff_re_70;
    if (clken) begin
      \$78  = buff_re_69;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$79  = buff_re_71;
    if (clken) begin
      \$79  = buff_re_70;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$80  = buff_re_72;
    if (clken) begin
      \$80  = buff_re_71;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$81  = buff_re_73;
    if (clken) begin
      \$81  = buff_re_72;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$82  = buff_re_74;
    if (clken) begin
      \$82  = buff_re_73;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$83  = buff_re_75;
    if (clken) begin
      \$83  = buff_re_74;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$84  = buff_re_76;
    if (clken) begin
      \$84  = buff_re_75;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$85  = buff_re_77;
    if (clken) begin
      \$85  = buff_re_76;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$86  = buff_re_78;
    if (clken) begin
      \$86  = buff_re_77;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$87  = buff_re_79;
    if (clken) begin
      \$87  = buff_re_78;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$88  = buff_re_80;
    if (clken) begin
      \$88  = buff_re_79;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$89  = buff_re_81;
    if (clken) begin
      \$89  = buff_re_80;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$90  = buff_re_82;
    if (clken) begin
      \$90  = buff_re_81;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$91  = buff_re_83;
    if (clken) begin
      \$91  = buff_re_82;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$92  = buff_re_84;
    if (clken) begin
      \$92  = buff_re_83;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$93  = buff_re_85;
    if (clken) begin
      \$93  = buff_re_84;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$94  = buff_re_86;
    if (clken) begin
      \$94  = buff_re_85;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$95  = buff_re_87;
    if (clken) begin
      \$95  = buff_re_86;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$96  = buff_re_88;
    if (clken) begin
      \$96  = buff_re_87;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$97  = buff_re_89;
    if (clken) begin
      \$97  = buff_re_88;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$98  = buff_re_90;
    if (clken) begin
      \$98  = buff_re_89;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$99  = buff_re_91;
    if (clken) begin
      \$99  = buff_re_90;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$100  = buff_re_92;
    if (clken) begin
      \$100  = buff_re_91;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$101  = buff_re_93;
    if (clken) begin
      \$101  = buff_re_92;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$102  = buff_re_94;
    if (clken) begin
      \$102  = buff_re_93;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$103  = buff_re_95;
    if (clken) begin
      \$103  = buff_re_94;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$104  = buff_re_96;
    if (clken) begin
      \$104  = buff_re_95;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$105  = buff_re_97;
    if (clken) begin
      \$105  = buff_re_96;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$106  = buff_re_98;
    if (clken) begin
      \$106  = buff_re_97;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$107  = buff_re_99;
    if (clken) begin
      \$107  = buff_re_98;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$108  = buff_re_100;
    if (clken) begin
      \$108  = buff_re_99;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$109  = buff_re_101;
    if (clken) begin
      \$109  = buff_re_100;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$110  = buff_re_102;
    if (clken) begin
      \$110  = buff_re_101;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$111  = buff_re_103;
    if (clken) begin
      \$111  = buff_re_102;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$112  = buff_re_104;
    if (clken) begin
      \$112  = buff_re_103;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$113  = buff_re_105;
    if (clken) begin
      \$113  = buff_re_104;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$114  = buff_re_106;
    if (clken) begin
      \$114  = buff_re_105;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$115  = buff_re_107;
    if (clken) begin
      \$115  = buff_re_106;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$116  = buff_re_108;
    if (clken) begin
      \$116  = buff_re_107;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$117  = buff_re_109;
    if (clken) begin
      \$117  = buff_re_108;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$118  = buff_re_110;
    if (clken) begin
      \$118  = buff_re_109;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$119  = buff_re_111;
    if (clken) begin
      \$119  = buff_re_110;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$120  = buff_re_112;
    if (clken) begin
      \$120  = buff_re_111;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$121  = buff_re_113;
    if (clken) begin
      \$121  = buff_re_112;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$122  = buff_re_114;
    if (clken) begin
      \$122  = buff_re_113;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$123  = buff_re_115;
    if (clken) begin
      \$123  = buff_re_114;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$124  = buff_re_116;
    if (clken) begin
      \$124  = buff_re_115;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$125  = buff_re_117;
    if (clken) begin
      \$125  = buff_re_116;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$126  = buff_re_118;
    if (clken) begin
      \$126  = buff_re_117;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$127  = buff_re_119;
    if (clken) begin
      \$127  = buff_re_118;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$128  = buff_re_120;
    if (clken) begin
      \$128  = buff_re_119;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$129  = buff_re_121;
    if (clken) begin
      \$129  = buff_re_120;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$130  = buff_re_122;
    if (clken) begin
      \$130  = buff_re_121;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$131  = buff_re_123;
    if (clken) begin
      \$131  = buff_re_122;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$132  = buff_re_124;
    if (clken) begin
      \$132  = buff_re_123;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$133  = buff_re_125;
    if (clken) begin
      \$133  = buff_re_124;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$134  = buff_re_126;
    if (clken) begin
      \$134  = buff_re_125;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$135  = buff_re_127;
    if (clken) begin
      \$135  = buff_re_126;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$136  = buff_im_1;
    if (clken) begin
      \$136  = buff_im_0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$137  = buff_im_2;
    if (clken) begin
      \$137  = buff_im_1;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$138  = buff_im_3;
    if (clken) begin
      \$138  = buff_im_2;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$139  = buff_im_4;
    if (clken) begin
      \$139  = buff_im_3;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$140  = buff_im_5;
    if (clken) begin
      \$140  = buff_im_4;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$141  = buff_im_6;
    if (clken) begin
      \$141  = buff_im_5;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$142  = buff_im_7;
    if (clken) begin
      \$142  = buff_im_6;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$143  = buff_im_8;
    if (clken) begin
      \$143  = buff_im_7;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$144  = buff_im_9;
    if (clken) begin
      \$144  = buff_im_8;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$145  = buff_im_10;
    if (clken) begin
      \$145  = buff_im_9;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$146  = buff_im_11;
    if (clken) begin
      \$146  = buff_im_10;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$147  = buff_im_12;
    if (clken) begin
      \$147  = buff_im_11;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$148  = buff_im_13;
    if (clken) begin
      \$148  = buff_im_12;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$149  = buff_im_14;
    if (clken) begin
      \$149  = buff_im_13;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$150  = buff_im_15;
    if (clken) begin
      \$150  = buff_im_14;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$151  = buff_im_16;
    if (clken) begin
      \$151  = buff_im_15;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$152  = buff_im_17;
    if (clken) begin
      \$152  = buff_im_16;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$153  = buff_im_18;
    if (clken) begin
      \$153  = buff_im_17;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$154  = buff_im_19;
    if (clken) begin
      \$154  = buff_im_18;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$155  = buff_im_20;
    if (clken) begin
      \$155  = buff_im_19;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$156  = buff_im_21;
    if (clken) begin
      \$156  = buff_im_20;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$157  = buff_im_22;
    if (clken) begin
      \$157  = buff_im_21;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$158  = buff_im_23;
    if (clken) begin
      \$158  = buff_im_22;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$159  = buff_im_24;
    if (clken) begin
      \$159  = buff_im_23;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$160  = buff_im_25;
    if (clken) begin
      \$160  = buff_im_24;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$161  = buff_im_26;
    if (clken) begin
      \$161  = buff_im_25;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$162  = buff_im_27;
    if (clken) begin
      \$162  = buff_im_26;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$163  = buff_im_28;
    if (clken) begin
      \$163  = buff_im_27;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$164  = buff_im_29;
    if (clken) begin
      \$164  = buff_im_28;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$165  = buff_im_30;
    if (clken) begin
      \$165  = buff_im_29;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$166  = buff_im_31;
    if (clken) begin
      \$166  = buff_im_30;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$167  = buff_im_32;
    if (clken) begin
      \$167  = buff_im_31;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$168  = buff_im_33;
    if (clken) begin
      \$168  = buff_im_32;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$169  = buff_im_34;
    if (clken) begin
      \$169  = buff_im_33;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$170  = buff_im_35;
    if (clken) begin
      \$170  = buff_im_34;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$171  = buff_im_36;
    if (clken) begin
      \$171  = buff_im_35;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$172  = buff_im_37;
    if (clken) begin
      \$172  = buff_im_36;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$173  = buff_im_38;
    if (clken) begin
      \$173  = buff_im_37;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$174  = buff_im_39;
    if (clken) begin
      \$174  = buff_im_38;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$175  = buff_im_40;
    if (clken) begin
      \$175  = buff_im_39;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$176  = buff_im_41;
    if (clken) begin
      \$176  = buff_im_40;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$177  = buff_im_42;
    if (clken) begin
      \$177  = buff_im_41;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$178  = buff_im_43;
    if (clken) begin
      \$178  = buff_im_42;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$179  = buff_im_44;
    if (clken) begin
      \$179  = buff_im_43;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$180  = buff_im_45;
    if (clken) begin
      \$180  = buff_im_44;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$181  = buff_im_46;
    if (clken) begin
      \$181  = buff_im_45;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$182  = buff_im_47;
    if (clken) begin
      \$182  = buff_im_46;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$183  = buff_im_48;
    if (clken) begin
      \$183  = buff_im_47;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$184  = buff_im_49;
    if (clken) begin
      \$184  = buff_im_48;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$185  = buff_im_50;
    if (clken) begin
      \$185  = buff_im_49;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$186  = buff_im_51;
    if (clken) begin
      \$186  = buff_im_50;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$187  = buff_im_52;
    if (clken) begin
      \$187  = buff_im_51;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$188  = buff_im_53;
    if (clken) begin
      \$188  = buff_im_52;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$189  = buff_im_54;
    if (clken) begin
      \$189  = buff_im_53;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$190  = buff_im_55;
    if (clken) begin
      \$190  = buff_im_54;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$191  = buff_im_56;
    if (clken) begin
      \$191  = buff_im_55;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$192  = buff_im_57;
    if (clken) begin
      \$192  = buff_im_56;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$193  = buff_im_58;
    if (clken) begin
      \$193  = buff_im_57;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$194  = buff_im_59;
    if (clken) begin
      \$194  = buff_im_58;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$195  = buff_im_60;
    if (clken) begin
      \$195  = buff_im_59;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$196  = buff_im_61;
    if (clken) begin
      \$196  = buff_im_60;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$197  = buff_im_62;
    if (clken) begin
      \$197  = buff_im_61;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$198  = buff_im_63;
    if (clken) begin
      \$198  = buff_im_62;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$199  = buff_im_64;
    if (clken) begin
      \$199  = buff_im_63;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$200  = buff_im_65;
    if (clken) begin
      \$200  = buff_im_64;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$201  = buff_im_66;
    if (clken) begin
      \$201  = buff_im_65;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$202  = buff_im_67;
    if (clken) begin
      \$202  = buff_im_66;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$203  = buff_im_68;
    if (clken) begin
      \$203  = buff_im_67;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$204  = buff_im_69;
    if (clken) begin
      \$204  = buff_im_68;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$205  = buff_im_70;
    if (clken) begin
      \$205  = buff_im_69;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$206  = buff_im_71;
    if (clken) begin
      \$206  = buff_im_70;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$207  = buff_im_72;
    if (clken) begin
      \$207  = buff_im_71;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$208  = buff_im_73;
    if (clken) begin
      \$208  = buff_im_72;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$209  = buff_im_74;
    if (clken) begin
      \$209  = buff_im_73;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$210  = buff_im_75;
    if (clken) begin
      \$210  = buff_im_74;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$211  = buff_im_76;
    if (clken) begin
      \$211  = buff_im_75;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$212  = buff_im_77;
    if (clken) begin
      \$212  = buff_im_76;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$213  = buff_im_78;
    if (clken) begin
      \$213  = buff_im_77;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$214  = buff_im_79;
    if (clken) begin
      \$214  = buff_im_78;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$215  = buff_im_80;
    if (clken) begin
      \$215  = buff_im_79;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$216  = buff_im_81;
    if (clken) begin
      \$216  = buff_im_80;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$217  = buff_im_82;
    if (clken) begin
      \$217  = buff_im_81;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$218  = buff_im_83;
    if (clken) begin
      \$218  = buff_im_82;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$219  = buff_im_84;
    if (clken) begin
      \$219  = buff_im_83;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$220  = buff_im_85;
    if (clken) begin
      \$220  = buff_im_84;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$221  = buff_im_86;
    if (clken) begin
      \$221  = buff_im_85;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$222  = buff_im_87;
    if (clken) begin
      \$222  = buff_im_86;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$223  = buff_im_88;
    if (clken) begin
      \$223  = buff_im_87;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$224  = buff_im_89;
    if (clken) begin
      \$224  = buff_im_88;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$225  = buff_im_90;
    if (clken) begin
      \$225  = buff_im_89;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$226  = buff_im_91;
    if (clken) begin
      \$226  = buff_im_90;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$227  = buff_im_92;
    if (clken) begin
      \$227  = buff_im_91;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$228  = buff_im_93;
    if (clken) begin
      \$228  = buff_im_92;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$229  = buff_im_94;
    if (clken) begin
      \$229  = buff_im_93;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$230  = buff_im_95;
    if (clken) begin
      \$230  = buff_im_94;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$231  = buff_im_96;
    if (clken) begin
      \$231  = buff_im_95;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$232  = buff_im_97;
    if (clken) begin
      \$232  = buff_im_96;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$233  = buff_im_98;
    if (clken) begin
      \$233  = buff_im_97;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$234  = buff_im_99;
    if (clken) begin
      \$234  = buff_im_98;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$235  = buff_im_100;
    if (clken) begin
      \$235  = buff_im_99;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$236  = buff_im_101;
    if (clken) begin
      \$236  = buff_im_100;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$237  = buff_im_102;
    if (clken) begin
      \$237  = buff_im_101;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$238  = buff_im_103;
    if (clken) begin
      \$238  = buff_im_102;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$239  = buff_im_104;
    if (clken) begin
      \$239  = buff_im_103;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$240  = buff_im_105;
    if (clken) begin
      \$240  = buff_im_104;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$241  = buff_im_106;
    if (clken) begin
      \$241  = buff_im_105;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$242  = buff_im_107;
    if (clken) begin
      \$242  = buff_im_106;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$243  = buff_im_108;
    if (clken) begin
      \$243  = buff_im_107;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$244  = buff_im_109;
    if (clken) begin
      \$244  = buff_im_108;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$245  = buff_im_110;
    if (clken) begin
      \$245  = buff_im_109;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$246  = buff_im_111;
    if (clken) begin
      \$246  = buff_im_110;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$247  = buff_im_112;
    if (clken) begin
      \$247  = buff_im_111;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$248  = buff_im_113;
    if (clken) begin
      \$248  = buff_im_112;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$249  = buff_im_114;
    if (clken) begin
      \$249  = buff_im_113;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$250  = buff_im_115;
    if (clken) begin
      \$250  = buff_im_114;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$251  = buff_im_116;
    if (clken) begin
      \$251  = buff_im_115;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$252  = buff_im_117;
    if (clken) begin
      \$252  = buff_im_116;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$253  = buff_im_118;
    if (clken) begin
      \$253  = buff_im_117;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$254  = buff_im_119;
    if (clken) begin
      \$254  = buff_im_118;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$255  = buff_im_120;
    if (clken) begin
      \$255  = buff_im_119;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$256  = buff_im_121;
    if (clken) begin
      \$256  = buff_im_120;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$257  = buff_im_122;
    if (clken) begin
      \$257  = buff_im_121;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$258  = buff_im_123;
    if (clken) begin
      \$258  = buff_im_122;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$259  = buff_im_124;
    if (clken) begin
      \$259  = buff_im_123;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$260  = buff_im_125;
    if (clken) begin
      \$260  = buff_im_124;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$261  = buff_im_126;
    if (clken) begin
      \$261  = buff_im_125;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$262  = buff_im_127;
    if (clken) begin
      \$262  = buff_im_126;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$263  = buff_re_0;
    if (clken) begin
      \$263  = buff_re_in;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$54 ) begin end
    \$264  = buff_im_0;
    if (clken) begin
      \$264  = buff_im_in;
    end
  end
  assign \$2  = \$1 ;
  assign \$4  = \$3 ;
  assign \$6  = \$5 ;
  assign \$8  = \$7 ;
endmodule

(* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:145" *)
(* generator = "Amaranth" *)
module \top.spectrometer.fft.bfly2.bfly1 (re_out, im_out, clken, re_in, im_in, i_control, mux_control, rst, clk);
  reg \$auto$verilog_backend.cc:2352:dump_module$55  = 0;
  wire [19:0] \$1 ;
  wire [19:0] \$10 ;
  reg [18:0] \$100 ;
  reg [18:0] \$101 ;
  reg [18:0] \$102 ;
  reg [18:0] \$103 ;
  reg [18:0] \$104 ;
  reg [18:0] \$105 ;
  reg [18:0] \$106 ;
  reg [18:0] \$107 ;
  reg [18:0] \$108 ;
  reg [18:0] \$109 ;
  wire [19:0] \$11 ;
  reg [18:0] \$110 ;
  reg [18:0] \$111 ;
  reg [18:0] \$112 ;
  reg [18:0] \$113 ;
  reg [18:0] \$114 ;
  reg [18:0] \$115 ;
  reg [18:0] \$116 ;
  reg [18:0] \$117 ;
  reg [18:0] \$118 ;
  reg [18:0] \$119 ;
  wire [19:0] \$12 ;
  reg [18:0] \$120 ;
  reg [18:0] \$121 ;
  reg [18:0] \$122 ;
  reg [18:0] \$123 ;
  reg [18:0] \$124 ;
  reg [18:0] \$125 ;
  reg [18:0] \$126 ;
  reg [18:0] \$127 ;
  reg [18:0] \$128 ;
  reg [18:0] \$129 ;
  wire [19:0] \$13 ;
  reg [18:0] \$130 ;
  reg [18:0] \$131 ;
  reg [18:0] \$132 ;
  reg [18:0] \$133 ;
  reg [18:0] \$134 ;
  reg [18:0] \$135 ;
  reg [18:0] \$136 ;
  reg [18:0] \$137 ;
  reg [18:0] \$138 ;
  reg [18:0] \$139 ;
  wire [19:0] \$14 ;
  reg [18:0] \$140 ;
  reg [18:0] \$141 ;
  reg [18:0] \$142 ;
  reg [18:0] \$143 ;
  reg [18:0] \$144 ;
  reg [18:0] \$145 ;
  reg [18:0] \$146 ;
  wire [19:0] \$15 ;
  wire [19:0] \$16 ;
  wire [19:0] \$17 ;
  wire [19:0] \$18 ;
  reg [18:0] \$19 ;
  wire [19:0] \$2 ;
  reg [18:0] \$20 ;
  reg [18:0] \$21 ;
  reg [18:0] \$22 ;
  reg [18:0] \$23 ;
  reg [18:0] \$24 ;
  reg [18:0] \$25 ;
  reg [18:0] \$26 ;
  reg [18:0] \$27 ;
  reg [18:0] \$28 ;
  reg [18:0] \$29 ;
  wire [19:0] \$3 ;
  reg [18:0] \$30 ;
  reg [18:0] \$31 ;
  reg [18:0] \$32 ;
  reg [18:0] \$33 ;
  reg [18:0] \$34 ;
  reg [18:0] \$35 ;
  reg [18:0] \$36 ;
  reg [18:0] \$37 ;
  reg [18:0] \$38 ;
  reg [18:0] \$39 ;
  wire [19:0] \$4 ;
  reg [18:0] \$40 ;
  reg [18:0] \$41 ;
  reg [18:0] \$42 ;
  reg [18:0] \$43 ;
  reg [18:0] \$44 ;
  reg [18:0] \$45 ;
  reg [18:0] \$46 ;
  reg [18:0] \$47 ;
  reg [18:0] \$48 ;
  reg [18:0] \$49 ;
  wire [19:0] \$5 ;
  reg [18:0] \$50 ;
  reg [18:0] \$51 ;
  reg [18:0] \$52 ;
  reg [18:0] \$53 ;
  reg [18:0] \$54 ;
  reg [18:0] \$55 ;
  reg [18:0] \$56 ;
  reg [18:0] \$57 ;
  reg [18:0] \$58 ;
  reg [18:0] \$59 ;
  wire [19:0] \$6 ;
  reg [18:0] \$60 ;
  reg [18:0] \$61 ;
  reg [18:0] \$62 ;
  reg [18:0] \$63 ;
  reg [18:0] \$64 ;
  reg [18:0] \$65 ;
  reg [18:0] \$66 ;
  reg [18:0] \$67 ;
  reg [18:0] \$68 ;
  reg [18:0] \$69 ;
  wire [19:0] \$7 ;
  reg [18:0] \$70 ;
  reg [18:0] \$71 ;
  reg [18:0] \$72 ;
  reg [18:0] \$73 ;
  reg [18:0] \$74 ;
  reg [18:0] \$75 ;
  reg [18:0] \$76 ;
  reg [18:0] \$77 ;
  reg [18:0] \$78 ;
  reg [18:0] \$79 ;
  wire [19:0] \$8 ;
  reg [18:0] \$80 ;
  reg [18:0] \$81 ;
  reg [18:0] \$82 ;
  reg [18:0] \$83 ;
  reg [18:0] \$84 ;
  reg [18:0] \$85 ;
  reg [18:0] \$86 ;
  reg [18:0] \$87 ;
  reg [18:0] \$88 ;
  reg [18:0] \$89 ;
  wire [19:0] \$9 ;
  reg [18:0] \$90 ;
  reg [18:0] \$91 ;
  reg [18:0] \$92 ;
  reg [18:0] \$93 ;
  reg [18:0] \$94 ;
  reg [18:0] \$95 ;
  reg [18:0] \$96 ;
  reg [18:0] \$97 ;
  reg [18:0] \$98 ;
  reg [18:0] \$99 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_0 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_1 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_10 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_11 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_12 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_13 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_14 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_15 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_16 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_17 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_18 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_19 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_2 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_20 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_21 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_22 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_23 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_24 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_25 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_26 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_27 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_28 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_29 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_3 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_30 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_31 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_32 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_33 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_34 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_35 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_36 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_37 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_38 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_39 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_4 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_40 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_41 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_42 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_43 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_44 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_45 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_46 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_47 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_48 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_49 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_5 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_50 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_51 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_52 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_53 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_54 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_55 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_56 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_57 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_58 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_59 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_6 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_60 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_61 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_62 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_63 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_7 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_8 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [18:0] buff_im_9 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:149" *)
  wire [18:0] buff_im_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_0 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_1 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_10 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_11 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_12 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_13 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_14 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_15 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_16 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_17 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_18 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_19 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_2 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_20 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_21 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_22 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_23 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_24 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_25 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_26 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_27 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_28 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_29 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_3 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_30 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_31 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_32 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_33 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_34 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_35 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_36 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_37 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_38 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_39 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_4 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_40 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_41 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_42 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_43 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_44 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_45 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_46 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_47 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_48 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_49 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_5 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_50 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_51 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_52 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_53 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_54 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_55 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_56 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_57 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_58 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_59 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_6 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_60 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_61 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_62 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_63 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_7 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_8 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [18:0] buff_re_9 = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:148" *)
  wire [18:0] buff_re_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:40" *)
  input clk;
  wire clk;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:104" *)
  input clken;
  wire clken;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:107" *)
  input i_control;
  wire i_control;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:112" *)
  input [18:0] im_in;
  wire [18:0] im_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:114" *)
  output [18:0] im_out;
  wire [18:0] im_out;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:105" *)
  input mux_control;
  wire mux_control;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:111" *)
  input [18:0] re_in;
  wire [18:0] re_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:113" *)
  output [18:0] re_out;
  wire [18:0] re_out;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:40" *)
  input rst;
  wire rst;
  assign \$1  = $signed(buff_re_63) - (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:212" *) $signed(re_in);
  assign \$3  = mux_control ? (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:211" *) \$2  : { re_in[18], re_in };
  assign \$4  = $signed(buff_im_63) + (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:196" *) $signed(im_in);
  assign \$6  = $signed(buff_im_63) - (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:196" *) $signed(im_in);
  assign \$8  = i_control ? (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:201" *) \$5  : \$7 ;
  assign \$9  = mux_control ? (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:217" *) \$8  : { im_in[18], im_in };
  assign \$10  = $signed(buff_re_63) + (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:221" *) $signed(re_in);
  assign \$12  = mux_control ? (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:220" *) \$11  : { buff_re_63[18], buff_re_63 };
  assign \$13  = $signed(buff_im_63) - (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:196" *) $signed(im_in);
  assign \$15  = $signed(buff_im_63) + (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:196" *) $signed(im_in);
  assign \$17  = i_control ? (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:205" *) \$14  : \$16 ;
  assign \$18  = mux_control ? (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:225" *) \$17  : { buff_im_63[18], buff_im_63 };
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_1 <= \$19 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_2 <= \$20 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_3 <= \$21 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_4 <= \$22 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_5 <= \$23 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_6 <= \$24 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_7 <= \$25 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_8 <= \$26 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_9 <= \$27 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_10 <= \$28 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_11 <= \$29 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_12 <= \$30 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_13 <= \$31 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_14 <= \$32 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_15 <= \$33 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_16 <= \$34 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_17 <= \$35 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_18 <= \$36 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_19 <= \$37 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_20 <= \$38 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_21 <= \$39 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_22 <= \$40 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_23 <= \$41 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_24 <= \$42 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_25 <= \$43 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_26 <= \$44 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_27 <= \$45 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_28 <= \$46 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_29 <= \$47 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_30 <= \$48 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_31 <= \$49 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_32 <= \$50 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_33 <= \$51 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_34 <= \$52 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_35 <= \$53 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_36 <= \$54 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_37 <= \$55 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_38 <= \$56 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_39 <= \$57 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_40 <= \$58 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_41 <= \$59 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_42 <= \$60 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_43 <= \$61 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_44 <= \$62 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_45 <= \$63 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_46 <= \$64 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_47 <= \$65 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_48 <= \$66 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_49 <= \$67 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_50 <= \$68 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_51 <= \$69 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_52 <= \$70 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_53 <= \$71 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_54 <= \$72 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_55 <= \$73 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_56 <= \$74 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_57 <= \$75 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_58 <= \$76 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_59 <= \$77 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_60 <= \$78 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_61 <= \$79 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_62 <= \$80 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_63 <= \$81 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_1 <= \$82 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_2 <= \$83 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_3 <= \$84 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_4 <= \$85 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_5 <= \$86 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_6 <= \$87 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_7 <= \$88 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_8 <= \$89 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_9 <= \$90 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_10 <= \$91 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_11 <= \$92 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_12 <= \$93 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_13 <= \$94 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_14 <= \$95 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_15 <= \$96 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_16 <= \$97 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_17 <= \$98 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_18 <= \$99 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_19 <= \$100 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_20 <= \$101 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_21 <= \$102 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_22 <= \$103 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_23 <= \$104 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_24 <= \$105 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_25 <= \$106 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_26 <= \$107 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_27 <= \$108 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_28 <= \$109 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_29 <= \$110 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_30 <= \$111 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_31 <= \$112 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_32 <= \$113 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_33 <= \$114 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_34 <= \$115 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_35 <= \$116 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_36 <= \$117 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_37 <= \$118 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_38 <= \$119 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_39 <= \$120 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_40 <= \$121 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_41 <= \$122 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_42 <= \$123 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_43 <= \$124 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_44 <= \$125 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_45 <= \$126 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_46 <= \$127 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_47 <= \$128 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_48 <= \$129 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_49 <= \$130 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_50 <= \$131 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_51 <= \$132 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_52 <= \$133 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_53 <= \$134 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_54 <= \$135 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_55 <= \$136 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_56 <= \$137 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_57 <= \$138 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_58 <= \$139 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_59 <= \$140 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_60 <= \$141 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_61 <= \$142 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_62 <= \$143 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_63 <= \$144 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_0 <= \$145 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_0 <= \$146 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$55 ) begin end
    \$19  = buff_re_1;
    if (clken) begin
      \$19  = buff_re_0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$55 ) begin end
    \$20  = buff_re_2;
    if (clken) begin
      \$20  = buff_re_1;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$55 ) begin end
    \$21  = buff_re_3;
    if (clken) begin
      \$21  = buff_re_2;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$55 ) begin end
    \$22  = buff_re_4;
    if (clken) begin
      \$22  = buff_re_3;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$55 ) begin end
    \$23  = buff_re_5;
    if (clken) begin
      \$23  = buff_re_4;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$55 ) begin end
    \$24  = buff_re_6;
    if (clken) begin
      \$24  = buff_re_5;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$55 ) begin end
    \$25  = buff_re_7;
    if (clken) begin
      \$25  = buff_re_6;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$55 ) begin end
    \$26  = buff_re_8;
    if (clken) begin
      \$26  = buff_re_7;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$55 ) begin end
    \$27  = buff_re_9;
    if (clken) begin
      \$27  = buff_re_8;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$55 ) begin end
    \$28  = buff_re_10;
    if (clken) begin
      \$28  = buff_re_9;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$55 ) begin end
    \$29  = buff_re_11;
    if (clken) begin
      \$29  = buff_re_10;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$55 ) begin end
    \$30  = buff_re_12;
    if (clken) begin
      \$30  = buff_re_11;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$55 ) begin end
    \$31  = buff_re_13;
    if (clken) begin
      \$31  = buff_re_12;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$55 ) begin end
    \$32  = buff_re_14;
    if (clken) begin
      \$32  = buff_re_13;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$55 ) begin end
    \$33  = buff_re_15;
    if (clken) begin
      \$33  = buff_re_14;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$55 ) begin end
    \$34  = buff_re_16;
    if (clken) begin
      \$34  = buff_re_15;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$55 ) begin end
    \$35  = buff_re_17;
    if (clken) begin
      \$35  = buff_re_16;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$55 ) begin end
    \$36  = buff_re_18;
    if (clken) begin
      \$36  = buff_re_17;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$55 ) begin end
    \$37  = buff_re_19;
    if (clken) begin
      \$37  = buff_re_18;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$55 ) begin end
    \$38  = buff_re_20;
    if (clken) begin
      \$38  = buff_re_19;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$55 ) begin end
    \$39  = buff_re_21;
    if (clken) begin
      \$39  = buff_re_20;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$55 ) begin end
    \$40  = buff_re_22;
    if (clken) begin
      \$40  = buff_re_21;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$55 ) begin end
    \$41  = buff_re_23;
    if (clken) begin
      \$41  = buff_re_22;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$55 ) begin end
    \$42  = buff_re_24;
    if (clken) begin
      \$42  = buff_re_23;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$55 ) begin end
    \$43  = buff_re_25;
    if (clken) begin
      \$43  = buff_re_24;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$55 ) begin end
    \$44  = buff_re_26;
    if (clken) begin
      \$44  = buff_re_25;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$55 ) begin end
    \$45  = buff_re_27;
    if (clken) begin
      \$45  = buff_re_26;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$55 ) begin end
    \$46  = buff_re_28;
    if (clken) begin
      \$46  = buff_re_27;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$55 ) begin end
    \$47  = buff_re_29;
    if (clken) begin
      \$47  = buff_re_28;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$55 ) begin end
    \$48  = buff_re_30;
    if (clken) begin
      \$48  = buff_re_29;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$55 ) begin end
    \$49  = buff_re_31;
    if (clken) begin
      \$49  = buff_re_30;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$55 ) begin end
    \$50  = buff_re_32;
    if (clken) begin
      \$50  = buff_re_31;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$55 ) begin end
    \$51  = buff_re_33;
    if (clken) begin
      \$51  = buff_re_32;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$55 ) begin end
    \$52  = buff_re_34;
    if (clken) begin
      \$52  = buff_re_33;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$55 ) begin end
    \$53  = buff_re_35;
    if (clken) begin
      \$53  = buff_re_34;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$55 ) begin end
    \$54  = buff_re_36;
    if (clken) begin
      \$54  = buff_re_35;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$55 ) begin end
    \$55  = buff_re_37;
    if (clken) begin
      \$55  = buff_re_36;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$55 ) begin end
    \$56  = buff_re_38;
    if (clken) begin
      \$56  = buff_re_37;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$55 ) begin end
    \$57  = buff_re_39;
    if (clken) begin
      \$57  = buff_re_38;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$55 ) begin end
    \$58  = buff_re_40;
    if (clken) begin
      \$58  = buff_re_39;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$55 ) begin end
    \$59  = buff_re_41;
    if (clken) begin
      \$59  = buff_re_40;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$55 ) begin end
    \$60  = buff_re_42;
    if (clken) begin
      \$60  = buff_re_41;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$55 ) begin end
    \$61  = buff_re_43;
    if (clken) begin
      \$61  = buff_re_42;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$55 ) begin end
    \$62  = buff_re_44;
    if (clken) begin
      \$62  = buff_re_43;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$55 ) begin end
    \$63  = buff_re_45;
    if (clken) begin
      \$63  = buff_re_44;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$55 ) begin end
    \$64  = buff_re_46;
    if (clken) begin
      \$64  = buff_re_45;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$55 ) begin end
    \$65  = buff_re_47;
    if (clken) begin
      \$65  = buff_re_46;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$55 ) begin end
    \$66  = buff_re_48;
    if (clken) begin
      \$66  = buff_re_47;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$55 ) begin end
    \$67  = buff_re_49;
    if (clken) begin
      \$67  = buff_re_48;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$55 ) begin end
    \$68  = buff_re_50;
    if (clken) begin
      \$68  = buff_re_49;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$55 ) begin end
    \$69  = buff_re_51;
    if (clken) begin
      \$69  = buff_re_50;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$55 ) begin end
    \$70  = buff_re_52;
    if (clken) begin
      \$70  = buff_re_51;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$55 ) begin end
    \$71  = buff_re_53;
    if (clken) begin
      \$71  = buff_re_52;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$55 ) begin end
    \$72  = buff_re_54;
    if (clken) begin
      \$72  = buff_re_53;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$55 ) begin end
    \$73  = buff_re_55;
    if (clken) begin
      \$73  = buff_re_54;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$55 ) begin end
    \$74  = buff_re_56;
    if (clken) begin
      \$74  = buff_re_55;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$55 ) begin end
    \$75  = buff_re_57;
    if (clken) begin
      \$75  = buff_re_56;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$55 ) begin end
    \$76  = buff_re_58;
    if (clken) begin
      \$76  = buff_re_57;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$55 ) begin end
    \$77  = buff_re_59;
    if (clken) begin
      \$77  = buff_re_58;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$55 ) begin end
    \$78  = buff_re_60;
    if (clken) begin
      \$78  = buff_re_59;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$55 ) begin end
    \$79  = buff_re_61;
    if (clken) begin
      \$79  = buff_re_60;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$55 ) begin end
    \$80  = buff_re_62;
    if (clken) begin
      \$80  = buff_re_61;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$55 ) begin end
    \$81  = buff_re_63;
    if (clken) begin
      \$81  = buff_re_62;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$55 ) begin end
    \$82  = buff_im_1;
    if (clken) begin
      \$82  = buff_im_0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$55 ) begin end
    \$83  = buff_im_2;
    if (clken) begin
      \$83  = buff_im_1;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$55 ) begin end
    \$84  = buff_im_3;
    if (clken) begin
      \$84  = buff_im_2;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$55 ) begin end
    \$85  = buff_im_4;
    if (clken) begin
      \$85  = buff_im_3;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$55 ) begin end
    \$86  = buff_im_5;
    if (clken) begin
      \$86  = buff_im_4;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$55 ) begin end
    \$87  = buff_im_6;
    if (clken) begin
      \$87  = buff_im_5;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$55 ) begin end
    \$88  = buff_im_7;
    if (clken) begin
      \$88  = buff_im_6;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$55 ) begin end
    \$89  = buff_im_8;
    if (clken) begin
      \$89  = buff_im_7;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$55 ) begin end
    \$90  = buff_im_9;
    if (clken) begin
      \$90  = buff_im_8;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$55 ) begin end
    \$91  = buff_im_10;
    if (clken) begin
      \$91  = buff_im_9;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$55 ) begin end
    \$92  = buff_im_11;
    if (clken) begin
      \$92  = buff_im_10;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$55 ) begin end
    \$93  = buff_im_12;
    if (clken) begin
      \$93  = buff_im_11;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$55 ) begin end
    \$94  = buff_im_13;
    if (clken) begin
      \$94  = buff_im_12;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$55 ) begin end
    \$95  = buff_im_14;
    if (clken) begin
      \$95  = buff_im_13;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$55 ) begin end
    \$96  = buff_im_15;
    if (clken) begin
      \$96  = buff_im_14;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$55 ) begin end
    \$97  = buff_im_16;
    if (clken) begin
      \$97  = buff_im_15;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$55 ) begin end
    \$98  = buff_im_17;
    if (clken) begin
      \$98  = buff_im_16;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$55 ) begin end
    \$99  = buff_im_18;
    if (clken) begin
      \$99  = buff_im_17;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$55 ) begin end
    \$100  = buff_im_19;
    if (clken) begin
      \$100  = buff_im_18;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$55 ) begin end
    \$101  = buff_im_20;
    if (clken) begin
      \$101  = buff_im_19;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$55 ) begin end
    \$102  = buff_im_21;
    if (clken) begin
      \$102  = buff_im_20;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$55 ) begin end
    \$103  = buff_im_22;
    if (clken) begin
      \$103  = buff_im_21;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$55 ) begin end
    \$104  = buff_im_23;
    if (clken) begin
      \$104  = buff_im_22;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$55 ) begin end
    \$105  = buff_im_24;
    if (clken) begin
      \$105  = buff_im_23;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$55 ) begin end
    \$106  = buff_im_25;
    if (clken) begin
      \$106  = buff_im_24;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$55 ) begin end
    \$107  = buff_im_26;
    if (clken) begin
      \$107  = buff_im_25;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$55 ) begin end
    \$108  = buff_im_27;
    if (clken) begin
      \$108  = buff_im_26;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$55 ) begin end
    \$109  = buff_im_28;
    if (clken) begin
      \$109  = buff_im_27;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$55 ) begin end
    \$110  = buff_im_29;
    if (clken) begin
      \$110  = buff_im_28;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$55 ) begin end
    \$111  = buff_im_30;
    if (clken) begin
      \$111  = buff_im_29;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$55 ) begin end
    \$112  = buff_im_31;
    if (clken) begin
      \$112  = buff_im_30;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$55 ) begin end
    \$113  = buff_im_32;
    if (clken) begin
      \$113  = buff_im_31;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$55 ) begin end
    \$114  = buff_im_33;
    if (clken) begin
      \$114  = buff_im_32;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$55 ) begin end
    \$115  = buff_im_34;
    if (clken) begin
      \$115  = buff_im_33;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$55 ) begin end
    \$116  = buff_im_35;
    if (clken) begin
      \$116  = buff_im_34;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$55 ) begin end
    \$117  = buff_im_36;
    if (clken) begin
      \$117  = buff_im_35;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$55 ) begin end
    \$118  = buff_im_37;
    if (clken) begin
      \$118  = buff_im_36;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$55 ) begin end
    \$119  = buff_im_38;
    if (clken) begin
      \$119  = buff_im_37;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$55 ) begin end
    \$120  = buff_im_39;
    if (clken) begin
      \$120  = buff_im_38;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$55 ) begin end
    \$121  = buff_im_40;
    if (clken) begin
      \$121  = buff_im_39;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$55 ) begin end
    \$122  = buff_im_41;
    if (clken) begin
      \$122  = buff_im_40;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$55 ) begin end
    \$123  = buff_im_42;
    if (clken) begin
      \$123  = buff_im_41;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$55 ) begin end
    \$124  = buff_im_43;
    if (clken) begin
      \$124  = buff_im_42;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$55 ) begin end
    \$125  = buff_im_44;
    if (clken) begin
      \$125  = buff_im_43;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$55 ) begin end
    \$126  = buff_im_45;
    if (clken) begin
      \$126  = buff_im_44;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$55 ) begin end
    \$127  = buff_im_46;
    if (clken) begin
      \$127  = buff_im_45;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$55 ) begin end
    \$128  = buff_im_47;
    if (clken) begin
      \$128  = buff_im_46;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$55 ) begin end
    \$129  = buff_im_48;
    if (clken) begin
      \$129  = buff_im_47;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$55 ) begin end
    \$130  = buff_im_49;
    if (clken) begin
      \$130  = buff_im_48;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$55 ) begin end
    \$131  = buff_im_50;
    if (clken) begin
      \$131  = buff_im_49;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$55 ) begin end
    \$132  = buff_im_51;
    if (clken) begin
      \$132  = buff_im_50;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$55 ) begin end
    \$133  = buff_im_52;
    if (clken) begin
      \$133  = buff_im_51;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$55 ) begin end
    \$134  = buff_im_53;
    if (clken) begin
      \$134  = buff_im_52;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$55 ) begin end
    \$135  = buff_im_54;
    if (clken) begin
      \$135  = buff_im_53;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$55 ) begin end
    \$136  = buff_im_55;
    if (clken) begin
      \$136  = buff_im_54;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$55 ) begin end
    \$137  = buff_im_56;
    if (clken) begin
      \$137  = buff_im_55;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$55 ) begin end
    \$138  = buff_im_57;
    if (clken) begin
      \$138  = buff_im_56;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$55 ) begin end
    \$139  = buff_im_58;
    if (clken) begin
      \$139  = buff_im_57;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$55 ) begin end
    \$140  = buff_im_59;
    if (clken) begin
      \$140  = buff_im_58;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$55 ) begin end
    \$141  = buff_im_60;
    if (clken) begin
      \$141  = buff_im_59;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$55 ) begin end
    \$142  = buff_im_61;
    if (clken) begin
      \$142  = buff_im_60;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$55 ) begin end
    \$143  = buff_im_62;
    if (clken) begin
      \$143  = buff_im_61;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$55 ) begin end
    \$144  = buff_im_63;
    if (clken) begin
      \$144  = buff_im_62;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$55 ) begin end
    \$145  = buff_re_0;
    if (clken) begin
      \$145  = \$3 [18:0];
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$55 ) begin end
    \$146  = buff_im_0;
    if (clken) begin
      \$146  = \$9 [18:0];
    end
  end
  assign buff_re_in = \$3 [18:0];
  assign buff_im_in = \$9 [18:0];
  assign re_out = \$12 [18:0];
  assign im_out = \$18 [18:0];
  assign \$2  = { \$1 [19], \$1 [19:1] };
  assign \$5  = { \$4 [19], \$4 [19:1] };
  assign \$7  = { \$6 [19], \$6 [19:1] };
  assign \$11  = { \$10 [19], \$10 [19:1] };
  assign \$14  = { \$13 [19], \$13 [19:1] };
  assign \$16  = { \$15 [19], \$15 [19:1] };
endmodule

(* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:624" *)
(* generator = "Amaranth" *)
module \top.spectrometer.fft.bfly3 (\re_out$19 , \im_out$21 , clken, re_in, im_in, mux_count, rst, clk);
  reg \$auto$verilog_backend.cc:2352:dump_module$56  = 0;
  wire [19:0] \$1 ;
  wire [19:0] \$2 ;
  wire \$3 ;
  reg [19:0] \$4 ;
  reg [19:0] \$5 ;
  reg [32:0] \$6 ;
  reg [32:0] \$7 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:635" *)
  reg [32:0] bfly1_mux_delay = 33'h000000000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:40" *)
  input clk;
  wire clk;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:104" *)
  input clken;
  wire clken;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:104" *)
  wire \clken$23 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:104" *)
  wire \clken$24 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:107" *)
  wire i_control;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:554" *)
  input [18:0] im_in;
  wire [18:0] im_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:554" *)
  wire [18:0] \im_in$13 ;
  (* init = 20'h00000 *)
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:112" *)
  wire [19:0] \im_in$15 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:630" *)
  reg [19:0] im_inter = 20'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:114" *)
  wire [19:0] im_out;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:114" *)
  output [19:0] \im_out$21 ;
  wire [19:0] \im_out$21 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:114" *)
  wire [19:0] \im_out$22 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:105" *)
  wire mux_control;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:105" *)
  wire \mux_control$17 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:552" *)
  input [1:0] mux_count;
  wire [1:0] mux_count;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:553" *)
  input [18:0] re_in;
  wire [18:0] re_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:553" *)
  wire [18:0] \re_in$11 ;
  (* init = 20'h00000 *)
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:111" *)
  wire [19:0] \re_in$14 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:629" *)
  reg [19:0] re_inter = 20'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:113" *)
  wire [19:0] re_out;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:113" *)
  output [19:0] \re_out$19 ;
  wire [19:0] \re_out$19 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:113" *)
  wire [19:0] \re_out$20 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:40" *)
  input rst;
  wire rst;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:634" *)
  reg [32:0] swap_delay = 33'h000000000;
  assign \$3  = & (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:649" *) mux_count;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:629" *)
  always @(posedge clk)
    re_inter <= \$4 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:630" *)
  always @(posedge clk)
    im_inter <= \$5 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:634" *)
  always @(posedge clk)
    swap_delay <= \$6 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:635" *)
  always @(posedge clk)
    bfly1_mux_delay <= \$7 ;
  assign \$1  = swap_delay[31] ? (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:641" *) im_out : re_out;
  assign \$2  = swap_delay[31] ? (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:645" *) re_out : im_out;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:625" *)
  \top.spectrometer.fft.bfly3.bfly0  bfly0 (
    .clk(clk),
    .clken(clken),
    .im_in(im_in),
    .im_out(im_out),
    .mux_control(mux_count[1]),
    .re_in(re_in),
    .re_out(re_out),
    .rst(rst)
  );
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:626" *)
  \top.spectrometer.fft.bfly3.bfly1  bfly1 (
    .clk(clk),
    .clken(clken),
    .i_control(swap_delay[32]),
    .im_in(im_inter),
    .im_out(\im_out$21 ),
    .mux_control(bfly1_mux_delay[32]),
    .re_in(re_inter),
    .re_out(\re_out$19 ),
    .rst(rst)
  );
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$56 ) begin end
    \$4  = re_inter;
    if (clken) begin
      \$4  = \$1 ;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$56 ) begin end
    \$5  = im_inter;
    if (clken) begin
      \$5  = \$2 ;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$56 ) begin end
    \$6  = swap_delay;
    if (clken) begin
      \$6  = { swap_delay[31:0], \$3  };
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$56 ) begin end
    \$7  = bfly1_mux_delay;
    if (clken) begin
      \$7  = { bfly1_mux_delay[31:0], mux_count[0] };
    end
  end
  assign \re_in$11  = re_in;
  assign \im_in$13  = im_in;
  assign \re_in$14  = re_inter;
  assign \im_in$15  = im_inter;
  assign mux_control = mux_count[1];
  assign \mux_control$17  = bfly1_mux_delay[32];
  assign i_control = swap_delay[32];
  assign \re_out$20  = \re_out$19 ;
  assign \im_out$22  = \im_out$21 ;
  assign \clken$23  = clken;
  assign \clken$24  = clken;
endmodule

(* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:145" *)
(* generator = "Amaranth" *)
module \top.spectrometer.fft.bfly3.bfly0 (re_out, im_out, clken, re_in, im_in, mux_control, rst, clk);
  reg \$auto$verilog_backend.cc:2352:dump_module$57  = 0;
  wire [19:0] \$1 ;
  reg [19:0] \$10 ;
  reg [19:0] \$11 ;
  reg [19:0] \$12 ;
  reg [19:0] \$13 ;
  reg [19:0] \$14 ;
  reg [19:0] \$15 ;
  reg [19:0] \$16 ;
  reg [19:0] \$17 ;
  reg [19:0] \$18 ;
  reg [19:0] \$19 ;
  wire [19:0] \$2 ;
  reg [19:0] \$20 ;
  reg [19:0] \$21 ;
  reg [19:0] \$22 ;
  reg [19:0] \$23 ;
  reg [19:0] \$24 ;
  reg [19:0] \$25 ;
  reg [19:0] \$26 ;
  reg [19:0] \$27 ;
  reg [19:0] \$28 ;
  reg [19:0] \$29 ;
  wire [19:0] \$3 ;
  reg [19:0] \$30 ;
  reg [19:0] \$31 ;
  reg [19:0] \$32 ;
  reg [19:0] \$33 ;
  reg [19:0] \$34 ;
  reg [19:0] \$35 ;
  reg [19:0] \$36 ;
  reg [19:0] \$37 ;
  reg [19:0] \$38 ;
  reg [19:0] \$39 ;
  wire [19:0] \$4 ;
  reg [19:0] \$40 ;
  reg [19:0] \$41 ;
  reg [19:0] \$42 ;
  reg [19:0] \$43 ;
  reg [19:0] \$44 ;
  reg [19:0] \$45 ;
  reg [19:0] \$46 ;
  reg [19:0] \$47 ;
  reg [19:0] \$48 ;
  reg [19:0] \$49 ;
  wire [19:0] \$5 ;
  reg [19:0] \$50 ;
  reg [19:0] \$51 ;
  reg [19:0] \$52 ;
  reg [19:0] \$53 ;
  reg [19:0] \$54 ;
  reg [19:0] \$55 ;
  reg [19:0] \$56 ;
  reg [19:0] \$57 ;
  reg [19:0] \$58 ;
  reg [19:0] \$59 ;
  wire [19:0] \$6 ;
  reg [19:0] \$60 ;
  reg [19:0] \$61 ;
  reg [19:0] \$62 ;
  reg [19:0] \$63 ;
  reg [19:0] \$64 ;
  reg [19:0] \$65 ;
  reg [19:0] \$66 ;
  reg [19:0] \$67 ;
  reg [19:0] \$68 ;
  reg [19:0] \$69 ;
  wire [19:0] \$7 ;
  reg [19:0] \$70 ;
  reg [19:0] \$71 ;
  reg [19:0] \$72 ;
  wire [19:0] \$8 ;
  reg [19:0] \$9 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [19:0] buff_im_0 = 20'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [19:0] buff_im_1 = 20'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [19:0] buff_im_10 = 20'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [19:0] buff_im_11 = 20'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [19:0] buff_im_12 = 20'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [19:0] buff_im_13 = 20'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [19:0] buff_im_14 = 20'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [19:0] buff_im_15 = 20'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [19:0] buff_im_16 = 20'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [19:0] buff_im_17 = 20'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [19:0] buff_im_18 = 20'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [19:0] buff_im_19 = 20'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [19:0] buff_im_2 = 20'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [19:0] buff_im_20 = 20'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [19:0] buff_im_21 = 20'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [19:0] buff_im_22 = 20'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [19:0] buff_im_23 = 20'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [19:0] buff_im_24 = 20'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [19:0] buff_im_25 = 20'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [19:0] buff_im_26 = 20'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [19:0] buff_im_27 = 20'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [19:0] buff_im_28 = 20'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [19:0] buff_im_29 = 20'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [19:0] buff_im_3 = 20'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [19:0] buff_im_30 = 20'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [19:0] buff_im_31 = 20'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [19:0] buff_im_4 = 20'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [19:0] buff_im_5 = 20'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [19:0] buff_im_6 = 20'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [19:0] buff_im_7 = 20'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [19:0] buff_im_8 = 20'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [19:0] buff_im_9 = 20'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:149" *)
  wire [19:0] buff_im_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [19:0] buff_re_0 = 20'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [19:0] buff_re_1 = 20'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [19:0] buff_re_10 = 20'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [19:0] buff_re_11 = 20'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [19:0] buff_re_12 = 20'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [19:0] buff_re_13 = 20'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [19:0] buff_re_14 = 20'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [19:0] buff_re_15 = 20'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [19:0] buff_re_16 = 20'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [19:0] buff_re_17 = 20'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [19:0] buff_re_18 = 20'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [19:0] buff_re_19 = 20'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [19:0] buff_re_2 = 20'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [19:0] buff_re_20 = 20'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [19:0] buff_re_21 = 20'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [19:0] buff_re_22 = 20'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [19:0] buff_re_23 = 20'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [19:0] buff_re_24 = 20'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [19:0] buff_re_25 = 20'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [19:0] buff_re_26 = 20'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [19:0] buff_re_27 = 20'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [19:0] buff_re_28 = 20'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [19:0] buff_re_29 = 20'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [19:0] buff_re_3 = 20'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [19:0] buff_re_30 = 20'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [19:0] buff_re_31 = 20'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [19:0] buff_re_4 = 20'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [19:0] buff_re_5 = 20'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [19:0] buff_re_6 = 20'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [19:0] buff_re_7 = 20'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [19:0] buff_re_8 = 20'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [19:0] buff_re_9 = 20'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:148" *)
  wire [19:0] buff_re_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:40" *)
  input clk;
  wire clk;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:104" *)
  input clken;
  wire clken;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:112" *)
  input [18:0] im_in;
  wire [18:0] im_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:114" *)
  output [19:0] im_out;
  wire [19:0] im_out;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:105" *)
  input mux_control;
  wire mux_control;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:111" *)
  input [18:0] re_in;
  wire [18:0] re_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:113" *)
  output [19:0] re_out;
  wire [19:0] re_out;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:40" *)
  input rst;
  wire rst;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_8 <= \$16 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_9 <= \$17 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_10 <= \$18 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_11 <= \$19 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_12 <= \$20 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_13 <= \$21 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_14 <= \$22 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_15 <= \$23 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_16 <= \$24 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_17 <= \$25 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_18 <= \$26 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_19 <= \$27 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_20 <= \$28 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_21 <= \$29 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_22 <= \$30 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_23 <= \$31 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_24 <= \$32 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_25 <= \$33 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_26 <= \$34 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_27 <= \$35 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_28 <= \$36 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_29 <= \$37 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_30 <= \$38 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_31 <= \$39 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_1 <= \$40 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_2 <= \$41 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_3 <= \$42 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_4 <= \$43 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_5 <= \$44 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_6 <= \$45 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_7 <= \$46 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_8 <= \$47 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_9 <= \$48 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_10 <= \$49 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_11 <= \$50 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_12 <= \$51 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_13 <= \$52 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_14 <= \$53 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_15 <= \$54 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_16 <= \$55 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_17 <= \$56 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_18 <= \$57 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_19 <= \$58 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_20 <= \$59 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_21 <= \$60 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_22 <= \$61 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_23 <= \$62 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_24 <= \$63 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_25 <= \$64 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_26 <= \$65 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_27 <= \$66 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_28 <= \$67 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_29 <= \$68 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_30 <= \$69 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_31 <= \$70 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_0 <= \$71 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_0 <= \$72 ;
  assign \$1  = $signed(buff_re_31[18:0]) - (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:212" *) $signed(re_in);
  assign buff_re_in = mux_control ? (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:211" *) \$2  : { re_in[18], re_in };
  assign \$3  = $signed(buff_im_31[18:0]) - (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:196" *) $signed(im_in);
  assign buff_im_in = mux_control ? (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:217" *) \$4  : { im_in[18], im_in };
  assign \$5  = $signed(buff_re_31[18:0]) + (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:221" *) $signed(re_in);
  assign re_out = mux_control ? (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:220" *) \$6  : buff_re_31;
  assign \$7  = $signed(buff_im_31[18:0]) + (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:196" *) $signed(im_in);
  assign im_out = mux_control ? (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:225" *) \$8  : buff_im_31;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_1 <= \$9 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_2 <= \$10 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_3 <= \$11 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_4 <= \$12 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_5 <= \$13 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_6 <= \$14 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_7 <= \$15 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$57 ) begin end
    \$17  = buff_re_9;
    if (clken) begin
      \$17  = buff_re_8;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$57 ) begin end
    \$18  = buff_re_10;
    if (clken) begin
      \$18  = buff_re_9;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$57 ) begin end
    \$19  = buff_re_11;
    if (clken) begin
      \$19  = buff_re_10;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$57 ) begin end
    \$20  = buff_re_12;
    if (clken) begin
      \$20  = buff_re_11;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$57 ) begin end
    \$21  = buff_re_13;
    if (clken) begin
      \$21  = buff_re_12;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$57 ) begin end
    \$22  = buff_re_14;
    if (clken) begin
      \$22  = buff_re_13;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$57 ) begin end
    \$23  = buff_re_15;
    if (clken) begin
      \$23  = buff_re_14;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$57 ) begin end
    \$24  = buff_re_16;
    if (clken) begin
      \$24  = buff_re_15;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$57 ) begin end
    \$25  = buff_re_17;
    if (clken) begin
      \$25  = buff_re_16;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$57 ) begin end
    \$26  = buff_re_18;
    if (clken) begin
      \$26  = buff_re_17;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$57 ) begin end
    \$27  = buff_re_19;
    if (clken) begin
      \$27  = buff_re_18;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$57 ) begin end
    \$28  = buff_re_20;
    if (clken) begin
      \$28  = buff_re_19;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$57 ) begin end
    \$29  = buff_re_21;
    if (clken) begin
      \$29  = buff_re_20;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$57 ) begin end
    \$30  = buff_re_22;
    if (clken) begin
      \$30  = buff_re_21;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$57 ) begin end
    \$31  = buff_re_23;
    if (clken) begin
      \$31  = buff_re_22;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$57 ) begin end
    \$32  = buff_re_24;
    if (clken) begin
      \$32  = buff_re_23;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$57 ) begin end
    \$33  = buff_re_25;
    if (clken) begin
      \$33  = buff_re_24;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$57 ) begin end
    \$34  = buff_re_26;
    if (clken) begin
      \$34  = buff_re_25;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$57 ) begin end
    \$35  = buff_re_27;
    if (clken) begin
      \$35  = buff_re_26;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$57 ) begin end
    \$36  = buff_re_28;
    if (clken) begin
      \$36  = buff_re_27;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$57 ) begin end
    \$37  = buff_re_29;
    if (clken) begin
      \$37  = buff_re_28;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$57 ) begin end
    \$38  = buff_re_30;
    if (clken) begin
      \$38  = buff_re_29;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$57 ) begin end
    \$39  = buff_re_31;
    if (clken) begin
      \$39  = buff_re_30;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$57 ) begin end
    \$40  = buff_im_1;
    if (clken) begin
      \$40  = buff_im_0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$57 ) begin end
    \$41  = buff_im_2;
    if (clken) begin
      \$41  = buff_im_1;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$57 ) begin end
    \$42  = buff_im_3;
    if (clken) begin
      \$42  = buff_im_2;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$57 ) begin end
    \$43  = buff_im_4;
    if (clken) begin
      \$43  = buff_im_3;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$57 ) begin end
    \$44  = buff_im_5;
    if (clken) begin
      \$44  = buff_im_4;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$57 ) begin end
    \$45  = buff_im_6;
    if (clken) begin
      \$45  = buff_im_5;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$57 ) begin end
    \$46  = buff_im_7;
    if (clken) begin
      \$46  = buff_im_6;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$57 ) begin end
    \$47  = buff_im_8;
    if (clken) begin
      \$47  = buff_im_7;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$57 ) begin end
    \$48  = buff_im_9;
    if (clken) begin
      \$48  = buff_im_8;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$57 ) begin end
    \$49  = buff_im_10;
    if (clken) begin
      \$49  = buff_im_9;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$57 ) begin end
    \$50  = buff_im_11;
    if (clken) begin
      \$50  = buff_im_10;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$57 ) begin end
    \$51  = buff_im_12;
    if (clken) begin
      \$51  = buff_im_11;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$57 ) begin end
    \$52  = buff_im_13;
    if (clken) begin
      \$52  = buff_im_12;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$57 ) begin end
    \$53  = buff_im_14;
    if (clken) begin
      \$53  = buff_im_13;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$57 ) begin end
    \$54  = buff_im_15;
    if (clken) begin
      \$54  = buff_im_14;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$57 ) begin end
    \$55  = buff_im_16;
    if (clken) begin
      \$55  = buff_im_15;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$57 ) begin end
    \$56  = buff_im_17;
    if (clken) begin
      \$56  = buff_im_16;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$57 ) begin end
    \$57  = buff_im_18;
    if (clken) begin
      \$57  = buff_im_17;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$57 ) begin end
    \$58  = buff_im_19;
    if (clken) begin
      \$58  = buff_im_18;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$57 ) begin end
    \$59  = buff_im_20;
    if (clken) begin
      \$59  = buff_im_19;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$57 ) begin end
    \$60  = buff_im_21;
    if (clken) begin
      \$60  = buff_im_20;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$57 ) begin end
    \$61  = buff_im_22;
    if (clken) begin
      \$61  = buff_im_21;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$57 ) begin end
    \$62  = buff_im_23;
    if (clken) begin
      \$62  = buff_im_22;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$57 ) begin end
    \$63  = buff_im_24;
    if (clken) begin
      \$63  = buff_im_23;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$57 ) begin end
    \$64  = buff_im_25;
    if (clken) begin
      \$64  = buff_im_24;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$57 ) begin end
    \$65  = buff_im_26;
    if (clken) begin
      \$65  = buff_im_25;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$57 ) begin end
    \$66  = buff_im_27;
    if (clken) begin
      \$66  = buff_im_26;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$57 ) begin end
    \$67  = buff_im_28;
    if (clken) begin
      \$67  = buff_im_27;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$57 ) begin end
    \$68  = buff_im_29;
    if (clken) begin
      \$68  = buff_im_28;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$57 ) begin end
    \$69  = buff_im_30;
    if (clken) begin
      \$69  = buff_im_29;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$57 ) begin end
    \$70  = buff_im_31;
    if (clken) begin
      \$70  = buff_im_30;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$57 ) begin end
    \$71  = buff_re_0;
    if (clken) begin
      \$71  = buff_re_in;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$57 ) begin end
    \$72  = buff_im_0;
    if (clken) begin
      \$72  = buff_im_in;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$57 ) begin end
    \$9  = buff_re_1;
    if (clken) begin
      \$9  = buff_re_0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$57 ) begin end
    \$10  = buff_re_2;
    if (clken) begin
      \$10  = buff_re_1;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$57 ) begin end
    \$11  = buff_re_3;
    if (clken) begin
      \$11  = buff_re_2;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$57 ) begin end
    \$12  = buff_re_4;
    if (clken) begin
      \$12  = buff_re_3;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$57 ) begin end
    \$13  = buff_re_5;
    if (clken) begin
      \$13  = buff_re_4;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$57 ) begin end
    \$14  = buff_re_6;
    if (clken) begin
      \$14  = buff_re_5;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$57 ) begin end
    \$15  = buff_re_7;
    if (clken) begin
      \$15  = buff_re_6;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$57 ) begin end
    \$16  = buff_re_8;
    if (clken) begin
      \$16  = buff_re_7;
    end
  end
  assign \$2  = \$1 ;
  assign \$4  = \$3 ;
  assign \$6  = \$5 ;
  assign \$8  = \$7 ;
endmodule

(* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:145" *)
(* generator = "Amaranth" *)
module \top.spectrometer.fft.bfly3.bfly1 (re_out, im_out, clken, re_in, im_in, i_control, mux_control, rst, clk);
  reg \$auto$verilog_backend.cc:2352:dump_module$58  = 0;
  wire [20:0] \$1 ;
  wire [20:0] \$10 ;
  wire [20:0] \$11 ;
  wire [20:0] \$12 ;
  wire [20:0] \$13 ;
  wire [20:0] \$14 ;
  wire [20:0] \$15 ;
  wire [20:0] \$16 ;
  wire [20:0] \$17 ;
  wire [20:0] \$18 ;
  reg [19:0] \$19 ;
  wire [20:0] \$2 ;
  reg [19:0] \$20 ;
  reg [19:0] \$21 ;
  reg [19:0] \$22 ;
  reg [19:0] \$23 ;
  reg [19:0] \$24 ;
  reg [19:0] \$25 ;
  reg [19:0] \$26 ;
  reg [19:0] \$27 ;
  reg [19:0] \$28 ;
  reg [19:0] \$29 ;
  wire [20:0] \$3 ;
  reg [19:0] \$30 ;
  reg [19:0] \$31 ;
  reg [19:0] \$32 ;
  reg [19:0] \$33 ;
  reg [19:0] \$34 ;
  reg [19:0] \$35 ;
  reg [19:0] \$36 ;
  reg [19:0] \$37 ;
  reg [19:0] \$38 ;
  reg [19:0] \$39 ;
  wire [20:0] \$4 ;
  reg [19:0] \$40 ;
  reg [19:0] \$41 ;
  reg [19:0] \$42 ;
  reg [19:0] \$43 ;
  reg [19:0] \$44 ;
  reg [19:0] \$45 ;
  reg [19:0] \$46 ;
  reg [19:0] \$47 ;
  reg [19:0] \$48 ;
  reg [19:0] \$49 ;
  wire [20:0] \$5 ;
  reg [19:0] \$50 ;
  wire [20:0] \$6 ;
  wire [20:0] \$7 ;
  wire [20:0] \$8 ;
  wire [20:0] \$9 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [19:0] buff_im_0 = 20'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [19:0] buff_im_1 = 20'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [19:0] buff_im_10 = 20'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [19:0] buff_im_11 = 20'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [19:0] buff_im_12 = 20'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [19:0] buff_im_13 = 20'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [19:0] buff_im_14 = 20'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [19:0] buff_im_15 = 20'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [19:0] buff_im_2 = 20'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [19:0] buff_im_3 = 20'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [19:0] buff_im_4 = 20'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [19:0] buff_im_5 = 20'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [19:0] buff_im_6 = 20'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [19:0] buff_im_7 = 20'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [19:0] buff_im_8 = 20'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [19:0] buff_im_9 = 20'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:149" *)
  wire [19:0] buff_im_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [19:0] buff_re_0 = 20'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [19:0] buff_re_1 = 20'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [19:0] buff_re_10 = 20'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [19:0] buff_re_11 = 20'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [19:0] buff_re_12 = 20'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [19:0] buff_re_13 = 20'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [19:0] buff_re_14 = 20'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [19:0] buff_re_15 = 20'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [19:0] buff_re_2 = 20'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [19:0] buff_re_3 = 20'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [19:0] buff_re_4 = 20'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [19:0] buff_re_5 = 20'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [19:0] buff_re_6 = 20'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [19:0] buff_re_7 = 20'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [19:0] buff_re_8 = 20'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [19:0] buff_re_9 = 20'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:148" *)
  wire [19:0] buff_re_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:40" *)
  input clk;
  wire clk;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:104" *)
  input clken;
  wire clken;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:107" *)
  input i_control;
  wire i_control;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:112" *)
  input [19:0] im_in;
  wire [19:0] im_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:114" *)
  output [19:0] im_out;
  wire [19:0] im_out;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:105" *)
  input mux_control;
  wire mux_control;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:111" *)
  input [19:0] re_in;
  wire [19:0] re_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:113" *)
  output [19:0] re_out;
  wire [19:0] re_out;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:40" *)
  input rst;
  wire rst;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_1 <= \$34 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_2 <= \$35 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_3 <= \$36 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_4 <= \$37 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_5 <= \$38 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_6 <= \$39 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_7 <= \$40 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_8 <= \$41 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_9 <= \$42 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_10 <= \$43 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_11 <= \$44 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_12 <= \$45 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_13 <= \$46 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_14 <= \$47 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_15 <= \$48 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_0 <= \$49 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_0 <= \$50 ;
  assign \$1  = $signed(buff_re_15) - (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:212" *) $signed(re_in);
  assign \$3  = mux_control ? (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:211" *) \$2  : { re_in[19], re_in };
  assign \$4  = $signed(buff_im_15) + (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:196" *) $signed(im_in);
  assign \$6  = $signed(buff_im_15) - (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:196" *) $signed(im_in);
  assign \$8  = i_control ? (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:201" *) \$5  : \$7 ;
  assign \$9  = mux_control ? (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:217" *) \$8  : { im_in[19], im_in };
  assign \$10  = $signed(buff_re_15) + (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:221" *) $signed(re_in);
  assign \$12  = mux_control ? (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:220" *) \$11  : { buff_re_15[19], buff_re_15 };
  assign \$13  = $signed(buff_im_15) - (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:196" *) $signed(im_in);
  assign \$15  = $signed(buff_im_15) + (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:196" *) $signed(im_in);
  assign \$17  = i_control ? (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:205" *) \$14  : \$16 ;
  assign \$18  = mux_control ? (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:225" *) \$17  : { buff_im_15[19], buff_im_15 };
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_1 <= \$19 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_2 <= \$20 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_3 <= \$21 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_4 <= \$22 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_5 <= \$23 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_6 <= \$24 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_7 <= \$25 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_8 <= \$26 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_9 <= \$27 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_10 <= \$28 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_11 <= \$29 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_12 <= \$30 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_13 <= \$31 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_14 <= \$32 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_15 <= \$33 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$58 ) begin end
    \$35  = buff_im_2;
    if (clken) begin
      \$35  = buff_im_1;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$58 ) begin end
    \$36  = buff_im_3;
    if (clken) begin
      \$36  = buff_im_2;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$58 ) begin end
    \$37  = buff_im_4;
    if (clken) begin
      \$37  = buff_im_3;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$58 ) begin end
    \$38  = buff_im_5;
    if (clken) begin
      \$38  = buff_im_4;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$58 ) begin end
    \$39  = buff_im_6;
    if (clken) begin
      \$39  = buff_im_5;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$58 ) begin end
    \$40  = buff_im_7;
    if (clken) begin
      \$40  = buff_im_6;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$58 ) begin end
    \$41  = buff_im_8;
    if (clken) begin
      \$41  = buff_im_7;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$58 ) begin end
    \$42  = buff_im_9;
    if (clken) begin
      \$42  = buff_im_8;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$58 ) begin end
    \$43  = buff_im_10;
    if (clken) begin
      \$43  = buff_im_9;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$58 ) begin end
    \$44  = buff_im_11;
    if (clken) begin
      \$44  = buff_im_10;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$58 ) begin end
    \$45  = buff_im_12;
    if (clken) begin
      \$45  = buff_im_11;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$58 ) begin end
    \$46  = buff_im_13;
    if (clken) begin
      \$46  = buff_im_12;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$58 ) begin end
    \$47  = buff_im_14;
    if (clken) begin
      \$47  = buff_im_13;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$58 ) begin end
    \$48  = buff_im_15;
    if (clken) begin
      \$48  = buff_im_14;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$58 ) begin end
    \$49  = buff_re_0;
    if (clken) begin
      \$49  = \$3 [19:0];
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$58 ) begin end
    \$50  = buff_im_0;
    if (clken) begin
      \$50  = \$9 [19:0];
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$58 ) begin end
    \$19  = buff_re_1;
    if (clken) begin
      \$19  = buff_re_0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$58 ) begin end
    \$20  = buff_re_2;
    if (clken) begin
      \$20  = buff_re_1;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$58 ) begin end
    \$21  = buff_re_3;
    if (clken) begin
      \$21  = buff_re_2;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$58 ) begin end
    \$22  = buff_re_4;
    if (clken) begin
      \$22  = buff_re_3;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$58 ) begin end
    \$23  = buff_re_5;
    if (clken) begin
      \$23  = buff_re_4;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$58 ) begin end
    \$24  = buff_re_6;
    if (clken) begin
      \$24  = buff_re_5;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$58 ) begin end
    \$25  = buff_re_7;
    if (clken) begin
      \$25  = buff_re_6;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$58 ) begin end
    \$26  = buff_re_8;
    if (clken) begin
      \$26  = buff_re_7;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$58 ) begin end
    \$27  = buff_re_9;
    if (clken) begin
      \$27  = buff_re_8;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$58 ) begin end
    \$28  = buff_re_10;
    if (clken) begin
      \$28  = buff_re_9;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$58 ) begin end
    \$29  = buff_re_11;
    if (clken) begin
      \$29  = buff_re_10;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$58 ) begin end
    \$30  = buff_re_12;
    if (clken) begin
      \$30  = buff_re_11;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$58 ) begin end
    \$31  = buff_re_13;
    if (clken) begin
      \$31  = buff_re_12;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$58 ) begin end
    \$32  = buff_re_14;
    if (clken) begin
      \$32  = buff_re_13;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$58 ) begin end
    \$33  = buff_re_15;
    if (clken) begin
      \$33  = buff_re_14;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$58 ) begin end
    \$34  = buff_im_1;
    if (clken) begin
      \$34  = buff_im_0;
    end
  end
  assign buff_re_in = \$3 [19:0];
  assign buff_im_in = \$9 [19:0];
  assign re_out = \$12 [19:0];
  assign im_out = \$18 [19:0];
  assign \$2  = { \$1 [20], \$1 [20:1] };
  assign \$5  = { \$4 [20], \$4 [20:1] };
  assign \$7  = { \$6 [20], \$6 [20:1] };
  assign \$11  = { \$10 [20], \$10 [20:1] };
  assign \$14  = { \$13 [20], \$13 [20:1] };
  assign \$16  = { \$15 [20], \$15 [20:1] };
endmodule

(* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:624" *)
(* generator = "Amaranth" *)
module \top.spectrometer.fft.bfly4 (\re_out$19 , \im_out$21 , clken, re_in, im_in, mux_count, rst, clk);
  reg \$auto$verilog_backend.cc:2352:dump_module$59  = 0;
  wire [20:0] \$1 ;
  wire [20:0] \$2 ;
  wire \$3 ;
  reg [20:0] \$4 ;
  reg [20:0] \$5 ;
  reg [8:0] \$6 ;
  reg [8:0] \$7 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:635" *)
  reg [8:0] bfly1_mux_delay = 9'h000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:40" *)
  input clk;
  wire clk;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:104" *)
  input clken;
  wire clken;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:104" *)
  wire \clken$23 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:104" *)
  wire \clken$24 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:107" *)
  wire i_control;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:554" *)
  input [19:0] im_in;
  wire [19:0] im_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:554" *)
  wire [19:0] \im_in$13 ;
  (* init = 21'h000000 *)
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:112" *)
  wire [20:0] \im_in$15 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:630" *)
  reg [20:0] im_inter = 21'h000000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:114" *)
  wire [20:0] im_out;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:114" *)
  output [20:0] \im_out$21 ;
  wire [20:0] \im_out$21 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:114" *)
  wire [20:0] \im_out$22 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:105" *)
  wire mux_control;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:105" *)
  wire \mux_control$17 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:552" *)
  input [1:0] mux_count;
  wire [1:0] mux_count;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:553" *)
  input [19:0] re_in;
  wire [19:0] re_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:553" *)
  wire [19:0] \re_in$11 ;
  (* init = 21'h000000 *)
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:111" *)
  wire [20:0] \re_in$14 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:629" *)
  reg [20:0] re_inter = 21'h000000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:113" *)
  wire [20:0] re_out;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:113" *)
  output [20:0] \re_out$19 ;
  wire [20:0] \re_out$19 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:113" *)
  wire [20:0] \re_out$20 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:40" *)
  input rst;
  wire rst;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:634" *)
  reg [8:0] swap_delay = 9'h000;
  assign \$3  = & (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:649" *) mux_count;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:629" *)
  always @(posedge clk)
    re_inter <= \$4 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:630" *)
  always @(posedge clk)
    im_inter <= \$5 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:634" *)
  always @(posedge clk)
    swap_delay <= \$6 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:635" *)
  always @(posedge clk)
    bfly1_mux_delay <= \$7 ;
  assign \$1  = swap_delay[7] ? (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:641" *) im_out : re_out;
  assign \$2  = swap_delay[7] ? (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:645" *) re_out : im_out;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:625" *)
  \top.spectrometer.fft.bfly4.bfly0  bfly0 (
    .clk(clk),
    .clken(clken),
    .im_in(im_in),
    .im_out(im_out),
    .mux_control(mux_count[1]),
    .re_in(re_in),
    .re_out(re_out),
    .rst(rst)
  );
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:626" *)
  \top.spectrometer.fft.bfly4.bfly1  bfly1 (
    .clk(clk),
    .clken(clken),
    .i_control(swap_delay[8]),
    .im_in(im_inter),
    .im_out(\im_out$21 ),
    .mux_control(bfly1_mux_delay[8]),
    .re_in(re_inter),
    .re_out(\re_out$19 ),
    .rst(rst)
  );
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$59 ) begin end
    \$4  = re_inter;
    if (clken) begin
      \$4  = \$1 ;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$59 ) begin end
    \$5  = im_inter;
    if (clken) begin
      \$5  = \$2 ;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$59 ) begin end
    \$6  = swap_delay;
    if (clken) begin
      \$6  = { swap_delay[7:0], \$3  };
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$59 ) begin end
    \$7  = bfly1_mux_delay;
    if (clken) begin
      \$7  = { bfly1_mux_delay[7:0], mux_count[0] };
    end
  end
  assign \re_in$11  = re_in;
  assign \im_in$13  = im_in;
  assign \re_in$14  = re_inter;
  assign \im_in$15  = im_inter;
  assign mux_control = mux_count[1];
  assign \mux_control$17  = bfly1_mux_delay[8];
  assign i_control = swap_delay[8];
  assign \re_out$20  = \re_out$19 ;
  assign \im_out$22  = \im_out$21 ;
  assign \clken$23  = clken;
  assign \clken$24  = clken;
endmodule

(* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:145" *)
(* generator = "Amaranth" *)
module \top.spectrometer.fft.bfly4.bfly0 (re_out, im_out, clken, re_in, im_in, mux_control, rst, clk);
  reg \$auto$verilog_backend.cc:2352:dump_module$60  = 0;
  wire [20:0] \$1 ;
  reg [20:0] \$10 ;
  reg [20:0] \$11 ;
  reg [20:0] \$12 ;
  reg [20:0] \$13 ;
  reg [20:0] \$14 ;
  reg [20:0] \$15 ;
  reg [20:0] \$16 ;
  reg [20:0] \$17 ;
  reg [20:0] \$18 ;
  reg [20:0] \$19 ;
  wire [20:0] \$2 ;
  reg [20:0] \$20 ;
  reg [20:0] \$21 ;
  reg [20:0] \$22 ;
  reg [20:0] \$23 ;
  reg [20:0] \$24 ;
  wire [20:0] \$3 ;
  wire [20:0] \$4 ;
  wire [20:0] \$5 ;
  wire [20:0] \$6 ;
  wire [20:0] \$7 ;
  wire [20:0] \$8 ;
  reg [20:0] \$9 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [20:0] buff_im_0 = 21'h000000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [20:0] buff_im_1 = 21'h000000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [20:0] buff_im_2 = 21'h000000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [20:0] buff_im_3 = 21'h000000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [20:0] buff_im_4 = 21'h000000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [20:0] buff_im_5 = 21'h000000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [20:0] buff_im_6 = 21'h000000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [20:0] buff_im_7 = 21'h000000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:149" *)
  wire [20:0] buff_im_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [20:0] buff_re_0 = 21'h000000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [20:0] buff_re_1 = 21'h000000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [20:0] buff_re_2 = 21'h000000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [20:0] buff_re_3 = 21'h000000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [20:0] buff_re_4 = 21'h000000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [20:0] buff_re_5 = 21'h000000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [20:0] buff_re_6 = 21'h000000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [20:0] buff_re_7 = 21'h000000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:148" *)
  wire [20:0] buff_re_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:40" *)
  input clk;
  wire clk;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:104" *)
  input clken;
  wire clken;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:112" *)
  input [19:0] im_in;
  wire [19:0] im_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:114" *)
  output [20:0] im_out;
  wire [20:0] im_out;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:105" *)
  input mux_control;
  wire mux_control;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:111" *)
  input [19:0] re_in;
  wire [19:0] re_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:113" *)
  output [20:0] re_out;
  wire [20:0] re_out;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:40" *)
  input rst;
  wire rst;
  assign \$1  = $signed(buff_re_7[19:0]) - (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:212" *) $signed(re_in);
  assign buff_re_in = mux_control ? (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:211" *) \$2  : { re_in[19], re_in };
  assign \$3  = $signed(buff_im_7[19:0]) - (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:196" *) $signed(im_in);
  assign buff_im_in = mux_control ? (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:217" *) \$4  : { im_in[19], im_in };
  assign \$5  = $signed(buff_re_7[19:0]) + (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:221" *) $signed(re_in);
  assign re_out = mux_control ? (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:220" *) \$6  : buff_re_7;
  assign \$7  = $signed(buff_im_7[19:0]) + (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:196" *) $signed(im_in);
  assign im_out = mux_control ? (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:225" *) \$8  : buff_im_7;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_1 <= \$9 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_2 <= \$10 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_3 <= \$11 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_4 <= \$12 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_5 <= \$13 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_6 <= \$14 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_7 <= \$15 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_1 <= \$16 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_2 <= \$17 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_3 <= \$18 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_4 <= \$19 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_5 <= \$20 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_6 <= \$21 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_7 <= \$22 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_0 <= \$23 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_0 <= \$24 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$60 ) begin end
    \$9  = buff_re_1;
    if (clken) begin
      \$9  = buff_re_0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$60 ) begin end
    \$10  = buff_re_2;
    if (clken) begin
      \$10  = buff_re_1;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$60 ) begin end
    \$11  = buff_re_3;
    if (clken) begin
      \$11  = buff_re_2;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$60 ) begin end
    \$12  = buff_re_4;
    if (clken) begin
      \$12  = buff_re_3;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$60 ) begin end
    \$13  = buff_re_5;
    if (clken) begin
      \$13  = buff_re_4;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$60 ) begin end
    \$14  = buff_re_6;
    if (clken) begin
      \$14  = buff_re_5;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$60 ) begin end
    \$15  = buff_re_7;
    if (clken) begin
      \$15  = buff_re_6;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$60 ) begin end
    \$16  = buff_im_1;
    if (clken) begin
      \$16  = buff_im_0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$60 ) begin end
    \$17  = buff_im_2;
    if (clken) begin
      \$17  = buff_im_1;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$60 ) begin end
    \$18  = buff_im_3;
    if (clken) begin
      \$18  = buff_im_2;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$60 ) begin end
    \$19  = buff_im_4;
    if (clken) begin
      \$19  = buff_im_3;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$60 ) begin end
    \$20  = buff_im_5;
    if (clken) begin
      \$20  = buff_im_4;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$60 ) begin end
    \$21  = buff_im_6;
    if (clken) begin
      \$21  = buff_im_5;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$60 ) begin end
    \$22  = buff_im_7;
    if (clken) begin
      \$22  = buff_im_6;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$60 ) begin end
    \$23  = buff_re_0;
    if (clken) begin
      \$23  = buff_re_in;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$60 ) begin end
    \$24  = buff_im_0;
    if (clken) begin
      \$24  = buff_im_in;
    end
  end
  assign \$2  = \$1 ;
  assign \$4  = \$3 ;
  assign \$6  = \$5 ;
  assign \$8  = \$7 ;
endmodule

(* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:145" *)
(* generator = "Amaranth" *)
module \top.spectrometer.fft.bfly4.bfly1 (re_out, im_out, clken, re_in, im_in, i_control, mux_control, rst, clk);
  reg \$auto$verilog_backend.cc:2352:dump_module$61  = 0;
  wire [21:0] \$1 ;
  wire [21:0] \$10 ;
  wire [21:0] \$11 ;
  wire [21:0] \$12 ;
  wire [21:0] \$13 ;
  wire [21:0] \$14 ;
  wire [21:0] \$15 ;
  wire [21:0] \$16 ;
  wire [21:0] \$17 ;
  wire [21:0] \$18 ;
  reg [20:0] \$19 ;
  wire [21:0] \$2 ;
  reg [20:0] \$20 ;
  reg [20:0] \$21 ;
  reg [20:0] \$22 ;
  reg [20:0] \$23 ;
  reg [20:0] \$24 ;
  reg [20:0] \$25 ;
  reg [20:0] \$26 ;
  wire [21:0] \$3 ;
  wire [21:0] \$4 ;
  wire [21:0] \$5 ;
  wire [21:0] \$6 ;
  wire [21:0] \$7 ;
  wire [21:0] \$8 ;
  wire [21:0] \$9 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [20:0] buff_im_0 = 21'h000000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [20:0] buff_im_1 = 21'h000000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [20:0] buff_im_2 = 21'h000000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [20:0] buff_im_3 = 21'h000000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:149" *)
  wire [20:0] buff_im_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [20:0] buff_re_0 = 21'h000000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [20:0] buff_re_1 = 21'h000000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [20:0] buff_re_2 = 21'h000000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [20:0] buff_re_3 = 21'h000000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:148" *)
  wire [20:0] buff_re_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:40" *)
  input clk;
  wire clk;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:104" *)
  input clken;
  wire clken;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:107" *)
  input i_control;
  wire i_control;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:112" *)
  input [20:0] im_in;
  wire [20:0] im_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:114" *)
  output [20:0] im_out;
  wire [20:0] im_out;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:105" *)
  input mux_control;
  wire mux_control;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:111" *)
  input [20:0] re_in;
  wire [20:0] re_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:113" *)
  output [20:0] re_out;
  wire [20:0] re_out;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:40" *)
  input rst;
  wire rst;
  assign \$1  = $signed(buff_re_3) - (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:212" *) $signed(re_in);
  assign \$3  = mux_control ? (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:211" *) \$2  : { re_in[20], re_in };
  assign \$4  = $signed(buff_im_3) + (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:196" *) $signed(im_in);
  assign \$6  = $signed(buff_im_3) - (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:196" *) $signed(im_in);
  assign \$8  = i_control ? (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:201" *) \$5  : \$7 ;
  assign \$9  = mux_control ? (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:217" *) \$8  : { im_in[20], im_in };
  assign \$10  = $signed(buff_re_3) + (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:221" *) $signed(re_in);
  assign \$12  = mux_control ? (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:220" *) \$11  : { buff_re_3[20], buff_re_3 };
  assign \$13  = $signed(buff_im_3) - (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:196" *) $signed(im_in);
  assign \$15  = $signed(buff_im_3) + (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:196" *) $signed(im_in);
  assign \$17  = i_control ? (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:205" *) \$14  : \$16 ;
  assign \$18  = mux_control ? (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:225" *) \$17  : { buff_im_3[20], buff_im_3 };
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_1 <= \$19 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_2 <= \$20 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_3 <= \$21 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_1 <= \$22 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_2 <= \$23 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_3 <= \$24 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_0 <= \$25 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_0 <= \$26 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$61 ) begin end
    \$19  = buff_re_1;
    if (clken) begin
      \$19  = buff_re_0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$61 ) begin end
    \$20  = buff_re_2;
    if (clken) begin
      \$20  = buff_re_1;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$61 ) begin end
    \$21  = buff_re_3;
    if (clken) begin
      \$21  = buff_re_2;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$61 ) begin end
    \$22  = buff_im_1;
    if (clken) begin
      \$22  = buff_im_0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$61 ) begin end
    \$23  = buff_im_2;
    if (clken) begin
      \$23  = buff_im_1;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$61 ) begin end
    \$24  = buff_im_3;
    if (clken) begin
      \$24  = buff_im_2;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$61 ) begin end
    \$25  = buff_re_0;
    if (clken) begin
      \$25  = \$3 [20:0];
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$61 ) begin end
    \$26  = buff_im_0;
    if (clken) begin
      \$26  = \$9 [20:0];
    end
  end
  assign buff_re_in = \$3 [20:0];
  assign buff_im_in = \$9 [20:0];
  assign re_out = \$12 [20:0];
  assign im_out = \$18 [20:0];
  assign \$2  = { \$1 [21], \$1 [21:1] };
  assign \$5  = { \$4 [21], \$4 [21:1] };
  assign \$7  = { \$6 [21], \$6 [21:1] };
  assign \$11  = { \$10 [21], \$10 [21:1] };
  assign \$14  = { \$13 [21], \$13 [21:1] };
  assign \$16  = { \$15 [21], \$15 [21:1] };
endmodule

(* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:624" *)
(* generator = "Amaranth" *)
module \top.spectrometer.fft.bfly5 (\re_out$19 , \im_out$21 , clken, re_in, im_in, mux_count, rst, clk);
  reg \$auto$verilog_backend.cc:2352:dump_module$62  = 0;
  wire [21:0] \$1 ;
  wire [21:0] \$2 ;
  wire \$3 ;
  reg [21:0] \$4 ;
  reg [21:0] \$5 ;
  reg [2:0] \$6 ;
  reg [2:0] \$7 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:635" *)
  reg [2:0] bfly1_mux_delay = 3'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:40" *)
  input clk;
  wire clk;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:104" *)
  input clken;
  wire clken;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:104" *)
  wire \clken$23 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:104" *)
  wire \clken$24 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:107" *)
  wire i_control;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:554" *)
  input [20:0] im_in;
  wire [20:0] im_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:554" *)
  wire [20:0] \im_in$13 ;
  (* init = 22'h000000 *)
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:112" *)
  wire [21:0] \im_in$15 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:630" *)
  reg [21:0] im_inter = 22'h000000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:114" *)
  wire [21:0] im_out;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:114" *)
  output [21:0] \im_out$21 ;
  wire [21:0] \im_out$21 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:114" *)
  wire [21:0] \im_out$22 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:105" *)
  wire mux_control;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:105" *)
  wire \mux_control$17 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:552" *)
  input [1:0] mux_count;
  wire [1:0] mux_count;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:553" *)
  input [20:0] re_in;
  wire [20:0] re_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:553" *)
  wire [20:0] \re_in$11 ;
  (* init = 22'h000000 *)
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:111" *)
  wire [21:0] \re_in$14 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:629" *)
  reg [21:0] re_inter = 22'h000000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:113" *)
  wire [21:0] re_out;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:113" *)
  output [21:0] \re_out$19 ;
  wire [21:0] \re_out$19 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:113" *)
  wire [21:0] \re_out$20 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:40" *)
  input rst;
  wire rst;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:634" *)
  reg [2:0] swap_delay = 3'h0;
  assign \$3  = & (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:649" *) mux_count;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:629" *)
  always @(posedge clk)
    re_inter <= \$4 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:630" *)
  always @(posedge clk)
    im_inter <= \$5 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:634" *)
  always @(posedge clk)
    swap_delay <= \$6 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:635" *)
  always @(posedge clk)
    bfly1_mux_delay <= \$7 ;
  assign \$1  = swap_delay[1] ? (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:641" *) im_out : re_out;
  assign \$2  = swap_delay[1] ? (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:645" *) re_out : im_out;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:625" *)
  \top.spectrometer.fft.bfly5.bfly0  bfly0 (
    .clk(clk),
    .clken(clken),
    .im_in(im_in),
    .im_out(im_out),
    .mux_control(mux_count[1]),
    .re_in(re_in),
    .re_out(re_out),
    .rst(rst)
  );
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:626" *)
  \top.spectrometer.fft.bfly5.bfly1  bfly1 (
    .clk(clk),
    .clken(clken),
    .i_control(swap_delay[2]),
    .im_in(im_inter),
    .im_out(\im_out$21 ),
    .mux_control(bfly1_mux_delay[2]),
    .re_in(re_inter),
    .re_out(\re_out$19 ),
    .rst(rst)
  );
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$62 ) begin end
    \$4  = re_inter;
    if (clken) begin
      \$4  = \$1 ;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$62 ) begin end
    \$5  = im_inter;
    if (clken) begin
      \$5  = \$2 ;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$62 ) begin end
    \$6  = swap_delay;
    if (clken) begin
      \$6  = { swap_delay[1:0], \$3  };
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$62 ) begin end
    \$7  = bfly1_mux_delay;
    if (clken) begin
      \$7  = { bfly1_mux_delay[1:0], mux_count[0] };
    end
  end
  assign \re_in$11  = re_in;
  assign \im_in$13  = im_in;
  assign \re_in$14  = re_inter;
  assign \im_in$15  = im_inter;
  assign mux_control = mux_count[1];
  assign \mux_control$17  = bfly1_mux_delay[2];
  assign i_control = swap_delay[2];
  assign \re_out$20  = \re_out$19 ;
  assign \im_out$22  = \im_out$21 ;
  assign \clken$23  = clken;
  assign \clken$24  = clken;
endmodule

(* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:145" *)
(* generator = "Amaranth" *)
module \top.spectrometer.fft.bfly5.bfly0 (re_out, im_out, clken, re_in, im_in, mux_control, rst, clk);
  reg \$auto$verilog_backend.cc:2352:dump_module$63  = 0;
  wire [21:0] \$1 ;
  reg [21:0] \$10 ;
  reg [21:0] \$11 ;
  reg [21:0] \$12 ;
  wire [21:0] \$2 ;
  wire [21:0] \$3 ;
  wire [21:0] \$4 ;
  wire [21:0] \$5 ;
  wire [21:0] \$6 ;
  wire [21:0] \$7 ;
  wire [21:0] \$8 ;
  reg [21:0] \$9 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [21:0] buff_im_0 = 22'h000000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [21:0] buff_im_1 = 22'h000000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:149" *)
  wire [21:0] buff_im_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [21:0] buff_re_0 = 22'h000000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [21:0] buff_re_1 = 22'h000000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:148" *)
  wire [21:0] buff_re_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:40" *)
  input clk;
  wire clk;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:104" *)
  input clken;
  wire clken;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:112" *)
  input [20:0] im_in;
  wire [20:0] im_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:114" *)
  output [21:0] im_out;
  wire [21:0] im_out;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:105" *)
  input mux_control;
  wire mux_control;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:111" *)
  input [20:0] re_in;
  wire [20:0] re_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:113" *)
  output [21:0] re_out;
  wire [21:0] re_out;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:40" *)
  input rst;
  wire rst;
  assign \$1  = $signed(buff_re_1[20:0]) - (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:212" *) $signed(re_in);
  assign buff_re_in = mux_control ? (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:211" *) \$2  : { re_in[20], re_in };
  assign \$3  = $signed(buff_im_1[20:0]) - (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:196" *) $signed(im_in);
  assign buff_im_in = mux_control ? (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:217" *) \$4  : { im_in[20], im_in };
  assign \$5  = $signed(buff_re_1[20:0]) + (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:221" *) $signed(re_in);
  assign re_out = mux_control ? (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:220" *) \$6  : buff_re_1;
  assign \$7  = $signed(buff_im_1[20:0]) + (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:196" *) $signed(im_in);
  assign im_out = mux_control ? (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:225" *) \$8  : buff_im_1;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_1 <= \$9 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_1 <= \$10 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_0 <= \$11 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_0 <= \$12 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$63 ) begin end
    \$9  = buff_re_1;
    if (clken) begin
      \$9  = buff_re_0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$63 ) begin end
    \$10  = buff_im_1;
    if (clken) begin
      \$10  = buff_im_0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$63 ) begin end
    \$11  = buff_re_0;
    if (clken) begin
      \$11  = buff_re_in;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$63 ) begin end
    \$12  = buff_im_0;
    if (clken) begin
      \$12  = buff_im_in;
    end
  end
  assign \$2  = \$1 ;
  assign \$4  = \$3 ;
  assign \$6  = \$5 ;
  assign \$8  = \$7 ;
endmodule

(* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:145" *)
(* generator = "Amaranth" *)
module \top.spectrometer.fft.bfly5.bfly1 (re_out, im_out, clken, re_in, im_in, i_control, mux_control, rst, clk);
  reg \$auto$verilog_backend.cc:2352:dump_module$64  = 0;
  wire [22:0] \$1 ;
  wire [22:0] \$10 ;
  wire [22:0] \$11 ;
  wire [22:0] \$12 ;
  wire [22:0] \$13 ;
  wire [22:0] \$14 ;
  wire [22:0] \$15 ;
  wire [22:0] \$16 ;
  wire [22:0] \$17 ;
  wire [22:0] \$18 ;
  reg [21:0] \$19 ;
  wire [22:0] \$2 ;
  reg [21:0] \$20 ;
  wire [22:0] \$3 ;
  wire [22:0] \$4 ;
  wire [22:0] \$5 ;
  wire [22:0] \$6 ;
  wire [22:0] \$7 ;
  wire [22:0] \$8 ;
  wire [22:0] \$9 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  reg [21:0] buff_im_0 = 22'h000000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:149" *)
  wire [21:0] buff_im_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  reg [21:0] buff_re_0 = 22'h000000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:148" *)
  wire [21:0] buff_re_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:40" *)
  input clk;
  wire clk;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:104" *)
  input clken;
  wire clken;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:107" *)
  input i_control;
  wire i_control;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:112" *)
  input [21:0] im_in;
  wire [21:0] im_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:114" *)
  output [21:0] im_out;
  wire [21:0] im_out;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:105" *)
  input mux_control;
  wire mux_control;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:111" *)
  input [21:0] re_in;
  wire [21:0] re_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:113" *)
  output [21:0] re_out;
  wire [21:0] re_out;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:40" *)
  input rst;
  wire rst;
  assign \$1  = $signed(buff_re_0) - (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:212" *) $signed(re_in);
  assign \$3  = mux_control ? (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:211" *) \$2  : { re_in[21], re_in };
  assign \$4  = $signed(buff_im_0) + (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:196" *) $signed(im_in);
  assign \$6  = $signed(buff_im_0) - (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:196" *) $signed(im_in);
  assign \$8  = i_control ? (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:201" *) \$5  : \$7 ;
  assign \$9  = mux_control ? (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:217" *) \$8  : { im_in[21], im_in };
  assign \$10  = $signed(buff_re_0) + (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:221" *) $signed(re_in);
  assign \$12  = mux_control ? (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:220" *) \$11  : { buff_re_0[21], buff_re_0 };
  assign \$13  = $signed(buff_im_0) - (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:196" *) $signed(im_in);
  assign \$15  = $signed(buff_im_0) + (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:196" *) $signed(im_in);
  assign \$17  = i_control ? (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:205" *) \$14  : \$16 ;
  assign \$18  = mux_control ? (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:225" *) \$17  : { buff_im_0[21], buff_im_0 };
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:152" *)
  always @(posedge clk)
    buff_re_0 <= \$19 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:155" *)
  always @(posedge clk)
    buff_im_0 <= \$20 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$64 ) begin end
    \$19  = buff_re_0;
    if (clken) begin
      \$19  = \$3 [21:0];
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$64 ) begin end
    \$20  = buff_im_0;
    if (clken) begin
      \$20  = \$9 [21:0];
    end
  end
  assign buff_re_in = \$3 [21:0];
  assign buff_im_in = \$9 [21:0];
  assign re_out = \$12 [21:0];
  assign im_out = \$18 [21:0];
  assign \$2  = { \$1 [22], \$1 [22:1] };
  assign \$5  = { \$4 [22], \$4 [22:1] };
  assign \$7  = { \$6 [22], \$6 [22:1] };
  assign \$11  = { \$10 [22], \$10 [22:1] };
  assign \$14  = { \$13 [22], \$13 [22:1] };
  assign \$16  = { \$15 [22], \$15 [22:1] };
endmodule

(* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1249" *)
(* generator = "Amaranth" *)
module \top.spectrometer.fft.control (bram_raddr0, _clken_out, bram_waddr0, counter_window, mux_count0, twiddle_index0, twiddle_index1, twiddle_index2, twiddle_index3, twiddle_index4, mux_count1, mux_count2, mux_count3, mux_count4, mux_count5, out_last, rst, clk);
  reg \$auto$verilog_backend.cc:2352:dump_module$65  = 0;
  wire [12:0] \$1 ;
  reg [1:0] \$10 ;
  reg [1:0] \$11 ;
  reg [1:0] \$12 ;
  reg [1:0] \$13 ;
  reg [11:0] \$14 ;
  reg [9:0] \$15 ;
  reg [7:0] \$16 ;
  reg [5:0] \$17 ;
  reg [3:0] \$18 ;
  reg [1:0] \$19 ;
  wire [12:0] \$2 ;
  reg [1:0] \$20 ;
  reg [1:0] \$21 ;
  reg [1:0] \$22 ;
  reg [1:0] \$23 ;
  reg [1:0] \$24 ;
  reg [1:0] \$25 ;
  reg [1:0] \$26 ;
  reg [1:0] \$27 ;
  reg [1:0] \$28 ;
  reg [1:0] \$29 ;
  wire [10:0] \$3 ;
  reg [1:0] \$30 ;
  reg [1:0] \$31 ;
  reg [1:0] \$32 ;
  reg [1:0] \$33 ;
  reg [1:0] \$34 ;
  reg [1:0] \$35 ;
  reg [1:0] \$36 ;
  reg [1:0] \$37 ;
  reg [1:0] \$38 ;
  reg [1:0] \$39 ;
  wire [8:0] \$4 ;
  reg [1:0] \$40 ;
  reg [1:0] \$41 ;
  reg [1:0] \$42 ;
  reg [1:0] \$43 ;
  reg [1:0] \$44 ;
  reg [1:0] \$45 ;
  reg [1:0] \$46 ;
  reg [1:0] \$47 ;
  reg [11:0] \$48 ;
  reg \$49 ;
  wire [6:0] \$5 ;
  wire [4:0] \$6 ;
  reg [11:0] \$7 ;
  reg [11:0] \$8 ;
  reg [1:0] \$9 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1193" *)
  input _clken_out;
  wire _clken_out;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1205" *)
  output [10:0] bram_raddr0;
  wire [10:0] bram_raddr0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1205" *)
  wire [8:0] bram_raddr1;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1209" *)
  output [10:0] bram_waddr0;
  wire [10:0] bram_waddr0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1209" *)
  wire [8:0] bram_waddr1;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:40" *)
  input clk;
  wire clk;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1193" *)
  wire clken;
  (* init = 12'h3fe *)
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1326" *)
  wire [11:0] counter_twiddle0;
  (* init = 10'h0f9 *)
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1326" *)
  wire [9:0] counter_twiddle1;
  (* init = 8'h34 *)
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1326" *)
  wire [7:0] counter_twiddle2;
  (* init = 6'h3c *)
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1326" *)
  wire [5:0] counter_twiddle3;
  (* init = 4'ha *)
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1326" *)
  wire [3:0] counter_twiddle4;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1196" *)
  output [11:0] counter_window;
  reg [11:0] counter_window = 12'h002;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1260" *)
  wire [11:0] counter_window_next;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1274" *)
  reg [11:0] counter_window_q = 12'hfff;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1267" *)
  reg [1:0] mux_bfly0_delay0 = 2'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1267" *)
  reg [1:0] mux_bfly0_delay1 = 2'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1267" *)
  reg [1:0] mux_bfly0_delay2 = 2'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1267" *)
  reg [1:0] mux_bfly0_delay3 = 2'h0;
  (* init = 2'h0 *)
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1267" *)
  wire [1:0] mux_bfly0_delay4;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1316" *)
  reg [1:0] mux_bfly1_delay0 = 2'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1316" *)
  reg [1:0] mux_bfly1_delay1 = 2'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1316" *)
  reg [1:0] mux_bfly1_delay2 = 2'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1316" *)
  reg [1:0] mux_bfly1_delay3 = 2'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1316" *)
  reg [1:0] mux_bfly1_delay4 = 2'h0;
  (* init = 2'h0 *)
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1316" *)
  wire [1:0] mux_bfly1_delay5;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1316" *)
  reg [1:0] mux_bfly2_delay0 = 2'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1316" *)
  reg [1:0] mux_bfly2_delay1 = 2'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1316" *)
  reg [1:0] mux_bfly2_delay2 = 2'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1316" *)
  reg [1:0] mux_bfly2_delay3 = 2'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1316" *)
  reg [1:0] mux_bfly2_delay4 = 2'h0;
  (* init = 2'h0 *)
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1316" *)
  wire [1:0] mux_bfly2_delay5;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1316" *)
  reg [1:0] mux_bfly3_delay0 = 2'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1316" *)
  reg [1:0] mux_bfly3_delay1 = 2'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1316" *)
  reg [1:0] mux_bfly3_delay2 = 2'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1316" *)
  reg [1:0] mux_bfly3_delay3 = 2'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1316" *)
  reg [1:0] mux_bfly3_delay4 = 2'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1316" *)
  reg [1:0] mux_bfly3_delay5 = 2'h0;
  (* init = 2'h0 *)
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1316" *)
  wire [1:0] mux_bfly3_delay6;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1316" *)
  reg [1:0] mux_bfly4_delay0 = 2'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1316" *)
  reg [1:0] mux_bfly4_delay1 = 2'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1316" *)
  reg [1:0] mux_bfly4_delay2 = 2'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1316" *)
  reg [1:0] mux_bfly4_delay3 = 2'h0;
  (* init = 2'h0 *)
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1316" *)
  wire [1:0] mux_bfly4_delay4;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1316" *)
  reg [1:0] mux_bfly5_delay0 = 2'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1316" *)
  reg [1:0] mux_bfly5_delay1 = 2'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1316" *)
  reg [1:0] mux_bfly5_delay2 = 2'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1316" *)
  reg [1:0] mux_bfly5_delay3 = 2'h0;
  (* init = 2'h0 *)
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1316" *)
  wire [1:0] mux_bfly5_delay4;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1267" *)
  output [1:0] mux_count0;
  reg [1:0] mux_count0 = 2'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1316" *)
  output [1:0] mux_count1;
  reg [1:0] mux_count1 = 2'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1316" *)
  output [1:0] mux_count2;
  reg [1:0] mux_count2 = 2'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1316" *)
  output [1:0] mux_count3;
  reg [1:0] mux_count3 = 2'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1316" *)
  output [1:0] mux_count4;
  reg [1:0] mux_count4 = 2'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1316" *)
  output [1:0] mux_count5;
  reg [1:0] mux_count5 = 2'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1216" *)
  output out_last;
  reg out_last = 1'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1332" *)
  reg [11:0] out_last_counter = 12'hfe2;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1334" *)
  wire [12:0] out_last_counter_next;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:40" *)
  input rst;
  wire rst;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1326" *)
  output [11:0] twiddle_index0;
  reg [11:0] twiddle_index0 = 12'h3fe;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1326" *)
  output [9:0] twiddle_index1;
  reg [9:0] twiddle_index1 = 10'h0f9;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1326" *)
  output [7:0] twiddle_index2;
  reg [7:0] twiddle_index2 = 8'h34;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1326" *)
  output [5:0] twiddle_index3;
  reg [5:0] twiddle_index3 = 6'h3c;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1326" *)
  output [3:0] twiddle_index4;
  reg [3:0] twiddle_index4 = 4'ha;
  (* init = 12'h002 *)
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1196" *)
  wire [11:0] window_index;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1316" *)
  always @(posedge clk)
    mux_bfly2_delay3 <= \$28 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1316" *)
  always @(posedge clk)
    mux_bfly2_delay4 <= \$29 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1316" *)
  always @(posedge clk)
    mux_count2 <= \$30 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1316" *)
  always @(posedge clk)
    mux_bfly3_delay0 <= \$31 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1316" *)
  always @(posedge clk)
    mux_bfly3_delay1 <= \$32 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1316" *)
  always @(posedge clk)
    mux_bfly3_delay2 <= \$33 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1316" *)
  always @(posedge clk)
    mux_bfly3_delay3 <= \$34 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1316" *)
  always @(posedge clk)
    mux_bfly3_delay4 <= \$35 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1316" *)
  always @(posedge clk)
    mux_bfly3_delay5 <= \$36 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1316" *)
  always @(posedge clk)
    mux_count3 <= \$37 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1316" *)
  always @(posedge clk)
    mux_bfly4_delay0 <= \$38 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1316" *)
  always @(posedge clk)
    mux_bfly4_delay1 <= \$39 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1316" *)
  always @(posedge clk)
    mux_bfly4_delay2 <= \$40 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1316" *)
  always @(posedge clk)
    mux_bfly4_delay3 <= \$41 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1316" *)
  always @(posedge clk)
    mux_count4 <= \$42 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1316" *)
  always @(posedge clk)
    mux_bfly5_delay0 <= \$43 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1316" *)
  always @(posedge clk)
    mux_bfly5_delay1 <= \$44 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1316" *)
  always @(posedge clk)
    mux_bfly5_delay2 <= \$45 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1316" *)
  always @(posedge clk)
    mux_bfly5_delay3 <= \$46 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1316" *)
  always @(posedge clk)
    mux_count5 <= \$47 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1332" *)
  always @(posedge clk)
    out_last_counter <= \$48 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1216" *)
  always @(posedge clk)
    out_last <= \$49 ;
  assign \$1  = counter_window + (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1287" *) 1'h1;
  assign out_last_counter_next = out_last_counter + (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1356" *) 1'h1;
  assign \$2  = twiddle_index0 + (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1339" *) 1'h1;
  assign \$3  = twiddle_index1 + (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1339" *) 1'h1;
  assign \$4  = twiddle_index2 + (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1339" *) 1'h1;
  assign \$5  = twiddle_index3 + (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1339" *) 1'h1;
  assign \$6  = twiddle_index4 + (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1339" *) 1'h1;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1274" *)
  always @(posedge clk)
    counter_window_q <= \$7 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1258" *)
  always @(posedge clk)
    counter_window <= \$8 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1267" *)
  always @(posedge clk)
    mux_bfly0_delay0 <= \$9 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1267" *)
  always @(posedge clk)
    mux_bfly0_delay1 <= \$10 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1267" *)
  always @(posedge clk)
    mux_bfly0_delay2 <= \$11 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1267" *)
  always @(posedge clk)
    mux_bfly0_delay3 <= \$12 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1267" *)
  always @(posedge clk)
    mux_count0 <= \$13 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1326" *)
  always @(posedge clk)
    twiddle_index0 <= \$14 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1326" *)
  always @(posedge clk)
    twiddle_index1 <= \$15 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1326" *)
  always @(posedge clk)
    twiddle_index2 <= \$16 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1326" *)
  always @(posedge clk)
    twiddle_index3 <= \$17 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1326" *)
  always @(posedge clk)
    twiddle_index4 <= \$18 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1316" *)
  always @(posedge clk)
    mux_bfly1_delay0 <= \$19 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1316" *)
  always @(posedge clk)
    mux_bfly1_delay1 <= \$20 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1316" *)
  always @(posedge clk)
    mux_bfly1_delay2 <= \$21 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1316" *)
  always @(posedge clk)
    mux_bfly1_delay3 <= \$22 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1316" *)
  always @(posedge clk)
    mux_bfly1_delay4 <= \$23 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1316" *)
  always @(posedge clk)
    mux_count1 <= \$24 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1316" *)
  always @(posedge clk)
    mux_bfly2_delay0 <= \$25 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1316" *)
  always @(posedge clk)
    mux_bfly2_delay1 <= \$26 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1316" *)
  always @(posedge clk)
    mux_bfly2_delay2 <= \$27 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$65 ) begin end
    \$29  = mux_bfly2_delay4;
    if (_clken_out) begin
      \$29  = mux_bfly2_delay3;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$65 ) begin end
    \$30  = mux_count2;
    if (_clken_out) begin
      \$30  = mux_bfly2_delay4;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$65 ) begin end
    \$31  = mux_bfly3_delay0;
    if (_clken_out) begin
      \$31  = twiddle_index2[5:4];
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$65 ) begin end
    \$32  = mux_bfly3_delay1;
    if (_clken_out) begin
      \$32  = mux_bfly3_delay0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$65 ) begin end
    \$33  = mux_bfly3_delay2;
    if (_clken_out) begin
      \$33  = mux_bfly3_delay1;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$65 ) begin end
    \$34  = mux_bfly3_delay3;
    if (_clken_out) begin
      \$34  = mux_bfly3_delay2;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$65 ) begin end
    \$35  = mux_bfly3_delay4;
    if (_clken_out) begin
      \$35  = mux_bfly3_delay3;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$65 ) begin end
    \$36  = mux_bfly3_delay5;
    if (_clken_out) begin
      \$36  = mux_bfly3_delay4;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$65 ) begin end
    \$37  = mux_count3;
    if (_clken_out) begin
      \$37  = mux_bfly3_delay5;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$65 ) begin end
    \$38  = mux_bfly4_delay0;
    if (_clken_out) begin
      \$38  = twiddle_index3[3:2];
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$65 ) begin end
    \$39  = mux_bfly4_delay1;
    if (_clken_out) begin
      \$39  = mux_bfly4_delay0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$65 ) begin end
    \$40  = mux_bfly4_delay2;
    if (_clken_out) begin
      \$40  = mux_bfly4_delay1;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$65 ) begin end
    \$41  = mux_bfly4_delay3;
    if (_clken_out) begin
      \$41  = mux_bfly4_delay2;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$65 ) begin end
    \$42  = mux_count4;
    if (_clken_out) begin
      \$42  = mux_bfly4_delay3;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$65 ) begin end
    \$43  = mux_bfly5_delay0;
    if (_clken_out) begin
      \$43  = twiddle_index4[1:0];
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$65 ) begin end
    \$44  = mux_bfly5_delay1;
    if (_clken_out) begin
      \$44  = mux_bfly5_delay0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$65 ) begin end
    \$45  = mux_bfly5_delay2;
    if (_clken_out) begin
      \$45  = mux_bfly5_delay1;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$65 ) begin end
    \$46  = mux_bfly5_delay3;
    if (_clken_out) begin
      \$46  = mux_bfly5_delay2;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$65 ) begin end
    \$47  = mux_count5;
    if (_clken_out) begin
      \$47  = mux_bfly5_delay3;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$65 ) begin end
    \$48  = out_last_counter;
    if (_clken_out) begin
      \$48  = out_last_counter_next[11:0];
    end
    if (rst) begin
      \$48  = 12'hfe2;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$65 ) begin end
    \$49  = out_last;
    if (_clken_out) begin
      \$49  = out_last_counter_next[12];
    end
    if (rst) begin
      \$49  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$65 ) begin end
    \$7  = counter_window_q;
    if (_clken_out) begin
      \$7  = counter_window;
    end
    if (rst) begin
      \$7  = 12'hfff;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$65 ) begin end
    \$8  = counter_window;
    if (_clken_out) begin
      \$8  = \$1 [11:0];
    end
    if (rst) begin
      \$8  = 12'h002;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$65 ) begin end
    \$9  = mux_bfly0_delay0;
    if (_clken_out) begin
      \$9  = counter_window[11:10];
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$65 ) begin end
    \$10  = mux_bfly0_delay1;
    if (_clken_out) begin
      \$10  = mux_bfly0_delay0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$65 ) begin end
    \$11  = mux_bfly0_delay2;
    if (_clken_out) begin
      \$11  = mux_bfly0_delay1;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$65 ) begin end
    \$12  = mux_bfly0_delay3;
    if (_clken_out) begin
      \$12  = mux_bfly0_delay2;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$65 ) begin end
    \$13  = mux_count0;
    if (_clken_out) begin
      \$13  = mux_bfly0_delay3;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$65 ) begin end
    \$14  = twiddle_index0;
    if (_clken_out) begin
      \$14  = \$2 [11:0];
    end
    if (rst) begin
      \$14  = 12'h3fe;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$65 ) begin end
    \$15  = twiddle_index1;
    if (_clken_out) begin
      \$15  = \$3 [9:0];
    end
    if (rst) begin
      \$15  = 10'h0f9;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$65 ) begin end
    \$16  = twiddle_index2;
    if (_clken_out) begin
      \$16  = \$4 [7:0];
    end
    if (rst) begin
      \$16  = 8'h34;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$65 ) begin end
    \$17  = twiddle_index3;
    if (_clken_out) begin
      \$17  = \$5 [5:0];
    end
    if (rst) begin
      \$17  = 6'h3c;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$65 ) begin end
    \$18  = twiddle_index4;
    if (_clken_out) begin
      \$18  = \$6 [3:0];
    end
    if (rst) begin
      \$18  = 4'ha;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$65 ) begin end
    \$19  = mux_bfly1_delay0;
    if (_clken_out) begin
      \$19  = twiddle_index0[9:8];
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$65 ) begin end
    \$20  = mux_bfly1_delay1;
    if (_clken_out) begin
      \$20  = mux_bfly1_delay0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$65 ) begin end
    \$21  = mux_bfly1_delay2;
    if (_clken_out) begin
      \$21  = mux_bfly1_delay1;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$65 ) begin end
    \$22  = mux_bfly1_delay3;
    if (_clken_out) begin
      \$22  = mux_bfly1_delay2;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$65 ) begin end
    \$23  = mux_bfly1_delay4;
    if (_clken_out) begin
      \$23  = mux_bfly1_delay3;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$65 ) begin end
    \$24  = mux_count1;
    if (_clken_out) begin
      \$24  = mux_bfly1_delay4;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$65 ) begin end
    \$25  = mux_bfly2_delay0;
    if (_clken_out) begin
      \$25  = twiddle_index1[7:6];
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$65 ) begin end
    \$26  = mux_bfly2_delay1;
    if (_clken_out) begin
      \$26  = mux_bfly2_delay0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$65 ) begin end
    \$27  = mux_bfly2_delay2;
    if (_clken_out) begin
      \$27  = mux_bfly2_delay1;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$65 ) begin end
    \$28  = mux_bfly2_delay3;
    if (_clken_out) begin
      \$28  = mux_bfly2_delay2;
    end
  end
  assign clken = _clken_out;
  assign counter_window_next = \$1 [11:0];
  assign window_index = counter_window;
  assign mux_bfly0_delay4 = mux_count0;
  assign mux_bfly1_delay5 = mux_count1;
  assign mux_bfly2_delay5 = mux_count2;
  assign mux_bfly3_delay6 = mux_count3;
  assign mux_bfly4_delay4 = mux_count4;
  assign mux_bfly5_delay4 = mux_count5;
  assign counter_twiddle0 = twiddle_index0;
  assign counter_twiddle1 = twiddle_index1;
  assign counter_twiddle2 = twiddle_index2;
  assign counter_twiddle3 = twiddle_index3;
  assign counter_twiddle4 = twiddle_index4;
  assign bram_raddr1 = \$1 [8:0];
  assign bram_waddr1 = counter_window_q[8:0];
  assign bram_raddr0 = \$1 [10:0];
  assign bram_waddr0 = counter_window_q[10:0];
endmodule

(* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:939" *)
(* generator = "Amaranth" *)
module \top.spectrometer.fft.twiddle0 (clk3x_clk, re_in, im_in, clken, re_out, im_out, rdport__addr, common_edge, rst, clk3x_rst, clk);
  reg \$auto$verilog_backend.cc:2352:dump_module$66  = 0;
  reg [31:0] \$1 ;
  reg [16:0] \$2 ;
  reg [16:0] \$3 ;
  reg [15:0] \$4 ;
  reg [15:0] \$5 ;
  reg [16:0] \$6 ;
  reg [16:0] \$7 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:40" *)
  input clk;
  wire clk;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:42" *)
  input clk3x_clk;
  wire clk3x_clk;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:42" *)
  input clk3x_rst;
  wire clk3x_rst;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:185" *)
  input clken;
  wire clken;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:185" *)
  wire \clken$20 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:843" *)
  input common_edge;
  wire common_edge;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:843" *)
  wire \common_edge$17 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:187" *)
  reg [16:0] im_a = 17'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:189" *)
  reg [15:0] im_b = 16'h0000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:846" *)
  input [16:0] im_in;
  wire [16:0] im_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:848" *)
  output [16:0] im_out;
  reg [16:0] im_out = 17'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:191" *)
  wire [19:0] \im_out$14 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:844" *)
  input [11:0] rdport__addr;
  wire [11:0] rdport__addr;
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/lib/memory.py:241" *)
  wire [31:0] rdport__data;
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/lib/memory.py:239" *)
  wire rdport__en;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:186" *)
  reg [16:0] re_a = 17'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:188" *)
  reg [15:0] re_b = 16'h0000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:845" *)
  input [16:0] re_in;
  wire [16:0] re_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:847" *)
  output [16:0] re_out;
  reg [16:0] re_out = 17'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:190" *)
  wire [19:0] \re_out$12 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:40" *)
  input rst;
  wire rst;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:844" *)
  wire [11:0] twiddle_index;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:972" *)
  reg [31:0] twiddle_mem_out = 32'd0;
  (* ram_style = "block" *)
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:963" *)
  reg [31:0] twiddle_mem [4095:0];
  initial begin
    twiddle_mem[0] = 32'd1073741824;
    twiddle_mem[1] = 32'd1073741824;
    twiddle_mem[2] = 32'd1073741824;
    twiddle_mem[3] = 32'd1073741824;
    twiddle_mem[4] = 32'd1073741824;
    twiddle_mem[5] = 32'd1073741824;
    twiddle_mem[6] = 32'd1073741824;
    twiddle_mem[7] = 32'd1073741824;
    twiddle_mem[8] = 32'd1073741824;
    twiddle_mem[9] = 32'd1073741824;
    twiddle_mem[10] = 32'd1073741824;
    twiddle_mem[11] = 32'd1073741824;
    twiddle_mem[12] = 32'd1073741824;
    twiddle_mem[13] = 32'd1073741824;
    twiddle_mem[14] = 32'd1073741824;
    twiddle_mem[15] = 32'd1073741824;
    twiddle_mem[16] = 32'd1073741824;
    twiddle_mem[17] = 32'd1073741824;
    twiddle_mem[18] = 32'd1073741824;
    twiddle_mem[19] = 32'd1073741824;
    twiddle_mem[20] = 32'd1073741824;
    twiddle_mem[21] = 32'd1073741824;
    twiddle_mem[22] = 32'd1073741824;
    twiddle_mem[23] = 32'd1073741824;
    twiddle_mem[24] = 32'd1073741824;
    twiddle_mem[25] = 32'd1073741824;
    twiddle_mem[26] = 32'd1073741824;
    twiddle_mem[27] = 32'd1073741824;
    twiddle_mem[28] = 32'd1073741824;
    twiddle_mem[29] = 32'd1073741824;
    twiddle_mem[30] = 32'd1073741824;
    twiddle_mem[31] = 32'd1073741824;
    twiddle_mem[32] = 32'd1073741824;
    twiddle_mem[33] = 32'd1073741824;
    twiddle_mem[34] = 32'd1073741824;
    twiddle_mem[35] = 32'd1073741824;
    twiddle_mem[36] = 32'd1073741824;
    twiddle_mem[37] = 32'd1073741824;
    twiddle_mem[38] = 32'd1073741824;
    twiddle_mem[39] = 32'd1073741824;
    twiddle_mem[40] = 32'd1073741824;
    twiddle_mem[41] = 32'd1073741824;
    twiddle_mem[42] = 32'd1073741824;
    twiddle_mem[43] = 32'd1073741824;
    twiddle_mem[44] = 32'd1073741824;
    twiddle_mem[45] = 32'd1073741824;
    twiddle_mem[46] = 32'd1073741824;
    twiddle_mem[47] = 32'd1073741824;
    twiddle_mem[48] = 32'd1073741824;
    twiddle_mem[49] = 32'd1073741824;
    twiddle_mem[50] = 32'd1073741824;
    twiddle_mem[51] = 32'd1073741824;
    twiddle_mem[52] = 32'd1073741824;
    twiddle_mem[53] = 32'd1073741824;
    twiddle_mem[54] = 32'd1073741824;
    twiddle_mem[55] = 32'd1073741824;
    twiddle_mem[56] = 32'd1073741824;
    twiddle_mem[57] = 32'd1073741824;
    twiddle_mem[58] = 32'd1073741824;
    twiddle_mem[59] = 32'd1073741824;
    twiddle_mem[60] = 32'd1073741824;
    twiddle_mem[61] = 32'd1073741824;
    twiddle_mem[62] = 32'd1073741824;
    twiddle_mem[63] = 32'd1073741824;
    twiddle_mem[64] = 32'd1073741824;
    twiddle_mem[65] = 32'd1073741824;
    twiddle_mem[66] = 32'd1073741824;
    twiddle_mem[67] = 32'd1073741824;
    twiddle_mem[68] = 32'd1073741824;
    twiddle_mem[69] = 32'd1073741824;
    twiddle_mem[70] = 32'd1073741824;
    twiddle_mem[71] = 32'd1073741824;
    twiddle_mem[72] = 32'd1073741824;
    twiddle_mem[73] = 32'd1073741824;
    twiddle_mem[74] = 32'd1073741824;
    twiddle_mem[75] = 32'd1073741824;
    twiddle_mem[76] = 32'd1073741824;
    twiddle_mem[77] = 32'd1073741824;
    twiddle_mem[78] = 32'd1073741824;
    twiddle_mem[79] = 32'd1073741824;
    twiddle_mem[80] = 32'd1073741824;
    twiddle_mem[81] = 32'd1073741824;
    twiddle_mem[82] = 32'd1073741824;
    twiddle_mem[83] = 32'd1073741824;
    twiddle_mem[84] = 32'd1073741824;
    twiddle_mem[85] = 32'd1073741824;
    twiddle_mem[86] = 32'd1073741824;
    twiddle_mem[87] = 32'd1073741824;
    twiddle_mem[88] = 32'd1073741824;
    twiddle_mem[89] = 32'd1073741824;
    twiddle_mem[90] = 32'd1073741824;
    twiddle_mem[91] = 32'd1073741824;
    twiddle_mem[92] = 32'd1073741824;
    twiddle_mem[93] = 32'd1073741824;
    twiddle_mem[94] = 32'd1073741824;
    twiddle_mem[95] = 32'd1073741824;
    twiddle_mem[96] = 32'd1073741824;
    twiddle_mem[97] = 32'd1073741824;
    twiddle_mem[98] = 32'd1073741824;
    twiddle_mem[99] = 32'd1073741824;
    twiddle_mem[100] = 32'd1073741824;
    twiddle_mem[101] = 32'd1073741824;
    twiddle_mem[102] = 32'd1073741824;
    twiddle_mem[103] = 32'd1073741824;
    twiddle_mem[104] = 32'd1073741824;
    twiddle_mem[105] = 32'd1073741824;
    twiddle_mem[106] = 32'd1073741824;
    twiddle_mem[107] = 32'd1073741824;
    twiddle_mem[108] = 32'd1073741824;
    twiddle_mem[109] = 32'd1073741824;
    twiddle_mem[110] = 32'd1073741824;
    twiddle_mem[111] = 32'd1073741824;
    twiddle_mem[112] = 32'd1073741824;
    twiddle_mem[113] = 32'd1073741824;
    twiddle_mem[114] = 32'd1073741824;
    twiddle_mem[115] = 32'd1073741824;
    twiddle_mem[116] = 32'd1073741824;
    twiddle_mem[117] = 32'd1073741824;
    twiddle_mem[118] = 32'd1073741824;
    twiddle_mem[119] = 32'd1073741824;
    twiddle_mem[120] = 32'd1073741824;
    twiddle_mem[121] = 32'd1073741824;
    twiddle_mem[122] = 32'd1073741824;
    twiddle_mem[123] = 32'd1073741824;
    twiddle_mem[124] = 32'd1073741824;
    twiddle_mem[125] = 32'd1073741824;
    twiddle_mem[126] = 32'd1073741824;
    twiddle_mem[127] = 32'd1073741824;
    twiddle_mem[128] = 32'd1073741824;
    twiddle_mem[129] = 32'd1073741824;
    twiddle_mem[130] = 32'd1073741824;
    twiddle_mem[131] = 32'd1073741824;
    twiddle_mem[132] = 32'd1073741824;
    twiddle_mem[133] = 32'd1073741824;
    twiddle_mem[134] = 32'd1073741824;
    twiddle_mem[135] = 32'd1073741824;
    twiddle_mem[136] = 32'd1073741824;
    twiddle_mem[137] = 32'd1073741824;
    twiddle_mem[138] = 32'd1073741824;
    twiddle_mem[139] = 32'd1073741824;
    twiddle_mem[140] = 32'd1073741824;
    twiddle_mem[141] = 32'd1073741824;
    twiddle_mem[142] = 32'd1073741824;
    twiddle_mem[143] = 32'd1073741824;
    twiddle_mem[144] = 32'd1073741824;
    twiddle_mem[145] = 32'd1073741824;
    twiddle_mem[146] = 32'd1073741824;
    twiddle_mem[147] = 32'd1073741824;
    twiddle_mem[148] = 32'd1073741824;
    twiddle_mem[149] = 32'd1073741824;
    twiddle_mem[150] = 32'd1073741824;
    twiddle_mem[151] = 32'd1073741824;
    twiddle_mem[152] = 32'd1073741824;
    twiddle_mem[153] = 32'd1073741824;
    twiddle_mem[154] = 32'd1073741824;
    twiddle_mem[155] = 32'd1073741824;
    twiddle_mem[156] = 32'd1073741824;
    twiddle_mem[157] = 32'd1073741824;
    twiddle_mem[158] = 32'd1073741824;
    twiddle_mem[159] = 32'd1073741824;
    twiddle_mem[160] = 32'd1073741824;
    twiddle_mem[161] = 32'd1073741824;
    twiddle_mem[162] = 32'd1073741824;
    twiddle_mem[163] = 32'd1073741824;
    twiddle_mem[164] = 32'd1073741824;
    twiddle_mem[165] = 32'd1073741824;
    twiddle_mem[166] = 32'd1073741824;
    twiddle_mem[167] = 32'd1073741824;
    twiddle_mem[168] = 32'd1073741824;
    twiddle_mem[169] = 32'd1073741824;
    twiddle_mem[170] = 32'd1073741824;
    twiddle_mem[171] = 32'd1073741824;
    twiddle_mem[172] = 32'd1073741824;
    twiddle_mem[173] = 32'd1073741824;
    twiddle_mem[174] = 32'd1073741824;
    twiddle_mem[175] = 32'd1073741824;
    twiddle_mem[176] = 32'd1073741824;
    twiddle_mem[177] = 32'd1073741824;
    twiddle_mem[178] = 32'd1073741824;
    twiddle_mem[179] = 32'd1073741824;
    twiddle_mem[180] = 32'd1073741824;
    twiddle_mem[181] = 32'd1073741824;
    twiddle_mem[182] = 32'd1073741824;
    twiddle_mem[183] = 32'd1073741824;
    twiddle_mem[184] = 32'd1073741824;
    twiddle_mem[185] = 32'd1073741824;
    twiddle_mem[186] = 32'd1073741824;
    twiddle_mem[187] = 32'd1073741824;
    twiddle_mem[188] = 32'd1073741824;
    twiddle_mem[189] = 32'd1073741824;
    twiddle_mem[190] = 32'd1073741824;
    twiddle_mem[191] = 32'd1073741824;
    twiddle_mem[192] = 32'd1073741824;
    twiddle_mem[193] = 32'd1073741824;
    twiddle_mem[194] = 32'd1073741824;
    twiddle_mem[195] = 32'd1073741824;
    twiddle_mem[196] = 32'd1073741824;
    twiddle_mem[197] = 32'd1073741824;
    twiddle_mem[198] = 32'd1073741824;
    twiddle_mem[199] = 32'd1073741824;
    twiddle_mem[200] = 32'd1073741824;
    twiddle_mem[201] = 32'd1073741824;
    twiddle_mem[202] = 32'd1073741824;
    twiddle_mem[203] = 32'd1073741824;
    twiddle_mem[204] = 32'd1073741824;
    twiddle_mem[205] = 32'd1073741824;
    twiddle_mem[206] = 32'd1073741824;
    twiddle_mem[207] = 32'd1073741824;
    twiddle_mem[208] = 32'd1073741824;
    twiddle_mem[209] = 32'd1073741824;
    twiddle_mem[210] = 32'd1073741824;
    twiddle_mem[211] = 32'd1073741824;
    twiddle_mem[212] = 32'd1073741824;
    twiddle_mem[213] = 32'd1073741824;
    twiddle_mem[214] = 32'd1073741824;
    twiddle_mem[215] = 32'd1073741824;
    twiddle_mem[216] = 32'd1073741824;
    twiddle_mem[217] = 32'd1073741824;
    twiddle_mem[218] = 32'd1073741824;
    twiddle_mem[219] = 32'd1073741824;
    twiddle_mem[220] = 32'd1073741824;
    twiddle_mem[221] = 32'd1073741824;
    twiddle_mem[222] = 32'd1073741824;
    twiddle_mem[223] = 32'd1073741824;
    twiddle_mem[224] = 32'd1073741824;
    twiddle_mem[225] = 32'd1073741824;
    twiddle_mem[226] = 32'd1073741824;
    twiddle_mem[227] = 32'd1073741824;
    twiddle_mem[228] = 32'd1073741824;
    twiddle_mem[229] = 32'd1073741824;
    twiddle_mem[230] = 32'd1073741824;
    twiddle_mem[231] = 32'd1073741824;
    twiddle_mem[232] = 32'd1073741824;
    twiddle_mem[233] = 32'd1073741824;
    twiddle_mem[234] = 32'd1073741824;
    twiddle_mem[235] = 32'd1073741824;
    twiddle_mem[236] = 32'd1073741824;
    twiddle_mem[237] = 32'd1073741824;
    twiddle_mem[238] = 32'd1073741824;
    twiddle_mem[239] = 32'd1073741824;
    twiddle_mem[240] = 32'd1073741824;
    twiddle_mem[241] = 32'd1073741824;
    twiddle_mem[242] = 32'd1073741824;
    twiddle_mem[243] = 32'd1073741824;
    twiddle_mem[244] = 32'd1073741824;
    twiddle_mem[245] = 32'd1073741824;
    twiddle_mem[246] = 32'd1073741824;
    twiddle_mem[247] = 32'd1073741824;
    twiddle_mem[248] = 32'd1073741824;
    twiddle_mem[249] = 32'd1073741824;
    twiddle_mem[250] = 32'd1073741824;
    twiddle_mem[251] = 32'd1073741824;
    twiddle_mem[252] = 32'd1073741824;
    twiddle_mem[253] = 32'd1073741824;
    twiddle_mem[254] = 32'd1073741824;
    twiddle_mem[255] = 32'd1073741824;
    twiddle_mem[256] = 32'd1073741824;
    twiddle_mem[257] = 32'd1073741824;
    twiddle_mem[258] = 32'd1073741824;
    twiddle_mem[259] = 32'd1073741824;
    twiddle_mem[260] = 32'd1073741824;
    twiddle_mem[261] = 32'd1073741824;
    twiddle_mem[262] = 32'd1073741824;
    twiddle_mem[263] = 32'd1073741824;
    twiddle_mem[264] = 32'd1073741824;
    twiddle_mem[265] = 32'd1073741824;
    twiddle_mem[266] = 32'd1073741824;
    twiddle_mem[267] = 32'd1073741824;
    twiddle_mem[268] = 32'd1073741824;
    twiddle_mem[269] = 32'd1073741824;
    twiddle_mem[270] = 32'd1073741824;
    twiddle_mem[271] = 32'd1073741824;
    twiddle_mem[272] = 32'd1073741824;
    twiddle_mem[273] = 32'd1073741824;
    twiddle_mem[274] = 32'd1073741824;
    twiddle_mem[275] = 32'd1073741824;
    twiddle_mem[276] = 32'd1073741824;
    twiddle_mem[277] = 32'd1073741824;
    twiddle_mem[278] = 32'd1073741824;
    twiddle_mem[279] = 32'd1073741824;
    twiddle_mem[280] = 32'd1073741824;
    twiddle_mem[281] = 32'd1073741824;
    twiddle_mem[282] = 32'd1073741824;
    twiddle_mem[283] = 32'd1073741824;
    twiddle_mem[284] = 32'd1073741824;
    twiddle_mem[285] = 32'd1073741824;
    twiddle_mem[286] = 32'd1073741824;
    twiddle_mem[287] = 32'd1073741824;
    twiddle_mem[288] = 32'd1073741824;
    twiddle_mem[289] = 32'd1073741824;
    twiddle_mem[290] = 32'd1073741824;
    twiddle_mem[291] = 32'd1073741824;
    twiddle_mem[292] = 32'd1073741824;
    twiddle_mem[293] = 32'd1073741824;
    twiddle_mem[294] = 32'd1073741824;
    twiddle_mem[295] = 32'd1073741824;
    twiddle_mem[296] = 32'd1073741824;
    twiddle_mem[297] = 32'd1073741824;
    twiddle_mem[298] = 32'd1073741824;
    twiddle_mem[299] = 32'd1073741824;
    twiddle_mem[300] = 32'd1073741824;
    twiddle_mem[301] = 32'd1073741824;
    twiddle_mem[302] = 32'd1073741824;
    twiddle_mem[303] = 32'd1073741824;
    twiddle_mem[304] = 32'd1073741824;
    twiddle_mem[305] = 32'd1073741824;
    twiddle_mem[306] = 32'd1073741824;
    twiddle_mem[307] = 32'd1073741824;
    twiddle_mem[308] = 32'd1073741824;
    twiddle_mem[309] = 32'd1073741824;
    twiddle_mem[310] = 32'd1073741824;
    twiddle_mem[311] = 32'd1073741824;
    twiddle_mem[312] = 32'd1073741824;
    twiddle_mem[313] = 32'd1073741824;
    twiddle_mem[314] = 32'd1073741824;
    twiddle_mem[315] = 32'd1073741824;
    twiddle_mem[316] = 32'd1073741824;
    twiddle_mem[317] = 32'd1073741824;
    twiddle_mem[318] = 32'd1073741824;
    twiddle_mem[319] = 32'd1073741824;
    twiddle_mem[320] = 32'd1073741824;
    twiddle_mem[321] = 32'd1073741824;
    twiddle_mem[322] = 32'd1073741824;
    twiddle_mem[323] = 32'd1073741824;
    twiddle_mem[324] = 32'd1073741824;
    twiddle_mem[325] = 32'd1073741824;
    twiddle_mem[326] = 32'd1073741824;
    twiddle_mem[327] = 32'd1073741824;
    twiddle_mem[328] = 32'd1073741824;
    twiddle_mem[329] = 32'd1073741824;
    twiddle_mem[330] = 32'd1073741824;
    twiddle_mem[331] = 32'd1073741824;
    twiddle_mem[332] = 32'd1073741824;
    twiddle_mem[333] = 32'd1073741824;
    twiddle_mem[334] = 32'd1073741824;
    twiddle_mem[335] = 32'd1073741824;
    twiddle_mem[336] = 32'd1073741824;
    twiddle_mem[337] = 32'd1073741824;
    twiddle_mem[338] = 32'd1073741824;
    twiddle_mem[339] = 32'd1073741824;
    twiddle_mem[340] = 32'd1073741824;
    twiddle_mem[341] = 32'd1073741824;
    twiddle_mem[342] = 32'd1073741824;
    twiddle_mem[343] = 32'd1073741824;
    twiddle_mem[344] = 32'd1073741824;
    twiddle_mem[345] = 32'd1073741824;
    twiddle_mem[346] = 32'd1073741824;
    twiddle_mem[347] = 32'd1073741824;
    twiddle_mem[348] = 32'd1073741824;
    twiddle_mem[349] = 32'd1073741824;
    twiddle_mem[350] = 32'd1073741824;
    twiddle_mem[351] = 32'd1073741824;
    twiddle_mem[352] = 32'd1073741824;
    twiddle_mem[353] = 32'd1073741824;
    twiddle_mem[354] = 32'd1073741824;
    twiddle_mem[355] = 32'd1073741824;
    twiddle_mem[356] = 32'd1073741824;
    twiddle_mem[357] = 32'd1073741824;
    twiddle_mem[358] = 32'd1073741824;
    twiddle_mem[359] = 32'd1073741824;
    twiddle_mem[360] = 32'd1073741824;
    twiddle_mem[361] = 32'd1073741824;
    twiddle_mem[362] = 32'd1073741824;
    twiddle_mem[363] = 32'd1073741824;
    twiddle_mem[364] = 32'd1073741824;
    twiddle_mem[365] = 32'd1073741824;
    twiddle_mem[366] = 32'd1073741824;
    twiddle_mem[367] = 32'd1073741824;
    twiddle_mem[368] = 32'd1073741824;
    twiddle_mem[369] = 32'd1073741824;
    twiddle_mem[370] = 32'd1073741824;
    twiddle_mem[371] = 32'd1073741824;
    twiddle_mem[372] = 32'd1073741824;
    twiddle_mem[373] = 32'd1073741824;
    twiddle_mem[374] = 32'd1073741824;
    twiddle_mem[375] = 32'd1073741824;
    twiddle_mem[376] = 32'd1073741824;
    twiddle_mem[377] = 32'd1073741824;
    twiddle_mem[378] = 32'd1073741824;
    twiddle_mem[379] = 32'd1073741824;
    twiddle_mem[380] = 32'd1073741824;
    twiddle_mem[381] = 32'd1073741824;
    twiddle_mem[382] = 32'd1073741824;
    twiddle_mem[383] = 32'd1073741824;
    twiddle_mem[384] = 32'd1073741824;
    twiddle_mem[385] = 32'd1073741824;
    twiddle_mem[386] = 32'd1073741824;
    twiddle_mem[387] = 32'd1073741824;
    twiddle_mem[388] = 32'd1073741824;
    twiddle_mem[389] = 32'd1073741824;
    twiddle_mem[390] = 32'd1073741824;
    twiddle_mem[391] = 32'd1073741824;
    twiddle_mem[392] = 32'd1073741824;
    twiddle_mem[393] = 32'd1073741824;
    twiddle_mem[394] = 32'd1073741824;
    twiddle_mem[395] = 32'd1073741824;
    twiddle_mem[396] = 32'd1073741824;
    twiddle_mem[397] = 32'd1073741824;
    twiddle_mem[398] = 32'd1073741824;
    twiddle_mem[399] = 32'd1073741824;
    twiddle_mem[400] = 32'd1073741824;
    twiddle_mem[401] = 32'd1073741824;
    twiddle_mem[402] = 32'd1073741824;
    twiddle_mem[403] = 32'd1073741824;
    twiddle_mem[404] = 32'd1073741824;
    twiddle_mem[405] = 32'd1073741824;
    twiddle_mem[406] = 32'd1073741824;
    twiddle_mem[407] = 32'd1073741824;
    twiddle_mem[408] = 32'd1073741824;
    twiddle_mem[409] = 32'd1073741824;
    twiddle_mem[410] = 32'd1073741824;
    twiddle_mem[411] = 32'd1073741824;
    twiddle_mem[412] = 32'd1073741824;
    twiddle_mem[413] = 32'd1073741824;
    twiddle_mem[414] = 32'd1073741824;
    twiddle_mem[415] = 32'd1073741824;
    twiddle_mem[416] = 32'd1073741824;
    twiddle_mem[417] = 32'd1073741824;
    twiddle_mem[418] = 32'd1073741824;
    twiddle_mem[419] = 32'd1073741824;
    twiddle_mem[420] = 32'd1073741824;
    twiddle_mem[421] = 32'd1073741824;
    twiddle_mem[422] = 32'd1073741824;
    twiddle_mem[423] = 32'd1073741824;
    twiddle_mem[424] = 32'd1073741824;
    twiddle_mem[425] = 32'd1073741824;
    twiddle_mem[426] = 32'd1073741824;
    twiddle_mem[427] = 32'd1073741824;
    twiddle_mem[428] = 32'd1073741824;
    twiddle_mem[429] = 32'd1073741824;
    twiddle_mem[430] = 32'd1073741824;
    twiddle_mem[431] = 32'd1073741824;
    twiddle_mem[432] = 32'd1073741824;
    twiddle_mem[433] = 32'd1073741824;
    twiddle_mem[434] = 32'd1073741824;
    twiddle_mem[435] = 32'd1073741824;
    twiddle_mem[436] = 32'd1073741824;
    twiddle_mem[437] = 32'd1073741824;
    twiddle_mem[438] = 32'd1073741824;
    twiddle_mem[439] = 32'd1073741824;
    twiddle_mem[440] = 32'd1073741824;
    twiddle_mem[441] = 32'd1073741824;
    twiddle_mem[442] = 32'd1073741824;
    twiddle_mem[443] = 32'd1073741824;
    twiddle_mem[444] = 32'd1073741824;
    twiddle_mem[445] = 32'd1073741824;
    twiddle_mem[446] = 32'd1073741824;
    twiddle_mem[447] = 32'd1073741824;
    twiddle_mem[448] = 32'd1073741824;
    twiddle_mem[449] = 32'd1073741824;
    twiddle_mem[450] = 32'd1073741824;
    twiddle_mem[451] = 32'd1073741824;
    twiddle_mem[452] = 32'd1073741824;
    twiddle_mem[453] = 32'd1073741824;
    twiddle_mem[454] = 32'd1073741824;
    twiddle_mem[455] = 32'd1073741824;
    twiddle_mem[456] = 32'd1073741824;
    twiddle_mem[457] = 32'd1073741824;
    twiddle_mem[458] = 32'd1073741824;
    twiddle_mem[459] = 32'd1073741824;
    twiddle_mem[460] = 32'd1073741824;
    twiddle_mem[461] = 32'd1073741824;
    twiddle_mem[462] = 32'd1073741824;
    twiddle_mem[463] = 32'd1073741824;
    twiddle_mem[464] = 32'd1073741824;
    twiddle_mem[465] = 32'd1073741824;
    twiddle_mem[466] = 32'd1073741824;
    twiddle_mem[467] = 32'd1073741824;
    twiddle_mem[468] = 32'd1073741824;
    twiddle_mem[469] = 32'd1073741824;
    twiddle_mem[470] = 32'd1073741824;
    twiddle_mem[471] = 32'd1073741824;
    twiddle_mem[472] = 32'd1073741824;
    twiddle_mem[473] = 32'd1073741824;
    twiddle_mem[474] = 32'd1073741824;
    twiddle_mem[475] = 32'd1073741824;
    twiddle_mem[476] = 32'd1073741824;
    twiddle_mem[477] = 32'd1073741824;
    twiddle_mem[478] = 32'd1073741824;
    twiddle_mem[479] = 32'd1073741824;
    twiddle_mem[480] = 32'd1073741824;
    twiddle_mem[481] = 32'd1073741824;
    twiddle_mem[482] = 32'd1073741824;
    twiddle_mem[483] = 32'd1073741824;
    twiddle_mem[484] = 32'd1073741824;
    twiddle_mem[485] = 32'd1073741824;
    twiddle_mem[486] = 32'd1073741824;
    twiddle_mem[487] = 32'd1073741824;
    twiddle_mem[488] = 32'd1073741824;
    twiddle_mem[489] = 32'd1073741824;
    twiddle_mem[490] = 32'd1073741824;
    twiddle_mem[491] = 32'd1073741824;
    twiddle_mem[492] = 32'd1073741824;
    twiddle_mem[493] = 32'd1073741824;
    twiddle_mem[494] = 32'd1073741824;
    twiddle_mem[495] = 32'd1073741824;
    twiddle_mem[496] = 32'd1073741824;
    twiddle_mem[497] = 32'd1073741824;
    twiddle_mem[498] = 32'd1073741824;
    twiddle_mem[499] = 32'd1073741824;
    twiddle_mem[500] = 32'd1073741824;
    twiddle_mem[501] = 32'd1073741824;
    twiddle_mem[502] = 32'd1073741824;
    twiddle_mem[503] = 32'd1073741824;
    twiddle_mem[504] = 32'd1073741824;
    twiddle_mem[505] = 32'd1073741824;
    twiddle_mem[506] = 32'd1073741824;
    twiddle_mem[507] = 32'd1073741824;
    twiddle_mem[508] = 32'd1073741824;
    twiddle_mem[509] = 32'd1073741824;
    twiddle_mem[510] = 32'd1073741824;
    twiddle_mem[511] = 32'd1073741824;
    twiddle_mem[512] = 32'd1073741824;
    twiddle_mem[513] = 32'd1073741824;
    twiddle_mem[514] = 32'd1073741824;
    twiddle_mem[515] = 32'd1073741824;
    twiddle_mem[516] = 32'd1073741824;
    twiddle_mem[517] = 32'd1073741824;
    twiddle_mem[518] = 32'd1073741824;
    twiddle_mem[519] = 32'd1073741824;
    twiddle_mem[520] = 32'd1073741824;
    twiddle_mem[521] = 32'd1073741824;
    twiddle_mem[522] = 32'd1073741824;
    twiddle_mem[523] = 32'd1073741824;
    twiddle_mem[524] = 32'd1073741824;
    twiddle_mem[525] = 32'd1073741824;
    twiddle_mem[526] = 32'd1073741824;
    twiddle_mem[527] = 32'd1073741824;
    twiddle_mem[528] = 32'd1073741824;
    twiddle_mem[529] = 32'd1073741824;
    twiddle_mem[530] = 32'd1073741824;
    twiddle_mem[531] = 32'd1073741824;
    twiddle_mem[532] = 32'd1073741824;
    twiddle_mem[533] = 32'd1073741824;
    twiddle_mem[534] = 32'd1073741824;
    twiddle_mem[535] = 32'd1073741824;
    twiddle_mem[536] = 32'd1073741824;
    twiddle_mem[537] = 32'd1073741824;
    twiddle_mem[538] = 32'd1073741824;
    twiddle_mem[539] = 32'd1073741824;
    twiddle_mem[540] = 32'd1073741824;
    twiddle_mem[541] = 32'd1073741824;
    twiddle_mem[542] = 32'd1073741824;
    twiddle_mem[543] = 32'd1073741824;
    twiddle_mem[544] = 32'd1073741824;
    twiddle_mem[545] = 32'd1073741824;
    twiddle_mem[546] = 32'd1073741824;
    twiddle_mem[547] = 32'd1073741824;
    twiddle_mem[548] = 32'd1073741824;
    twiddle_mem[549] = 32'd1073741824;
    twiddle_mem[550] = 32'd1073741824;
    twiddle_mem[551] = 32'd1073741824;
    twiddle_mem[552] = 32'd1073741824;
    twiddle_mem[553] = 32'd1073741824;
    twiddle_mem[554] = 32'd1073741824;
    twiddle_mem[555] = 32'd1073741824;
    twiddle_mem[556] = 32'd1073741824;
    twiddle_mem[557] = 32'd1073741824;
    twiddle_mem[558] = 32'd1073741824;
    twiddle_mem[559] = 32'd1073741824;
    twiddle_mem[560] = 32'd1073741824;
    twiddle_mem[561] = 32'd1073741824;
    twiddle_mem[562] = 32'd1073741824;
    twiddle_mem[563] = 32'd1073741824;
    twiddle_mem[564] = 32'd1073741824;
    twiddle_mem[565] = 32'd1073741824;
    twiddle_mem[566] = 32'd1073741824;
    twiddle_mem[567] = 32'd1073741824;
    twiddle_mem[568] = 32'd1073741824;
    twiddle_mem[569] = 32'd1073741824;
    twiddle_mem[570] = 32'd1073741824;
    twiddle_mem[571] = 32'd1073741824;
    twiddle_mem[572] = 32'd1073741824;
    twiddle_mem[573] = 32'd1073741824;
    twiddle_mem[574] = 32'd1073741824;
    twiddle_mem[575] = 32'd1073741824;
    twiddle_mem[576] = 32'd1073741824;
    twiddle_mem[577] = 32'd1073741824;
    twiddle_mem[578] = 32'd1073741824;
    twiddle_mem[579] = 32'd1073741824;
    twiddle_mem[580] = 32'd1073741824;
    twiddle_mem[581] = 32'd1073741824;
    twiddle_mem[582] = 32'd1073741824;
    twiddle_mem[583] = 32'd1073741824;
    twiddle_mem[584] = 32'd1073741824;
    twiddle_mem[585] = 32'd1073741824;
    twiddle_mem[586] = 32'd1073741824;
    twiddle_mem[587] = 32'd1073741824;
    twiddle_mem[588] = 32'd1073741824;
    twiddle_mem[589] = 32'd1073741824;
    twiddle_mem[590] = 32'd1073741824;
    twiddle_mem[591] = 32'd1073741824;
    twiddle_mem[592] = 32'd1073741824;
    twiddle_mem[593] = 32'd1073741824;
    twiddle_mem[594] = 32'd1073741824;
    twiddle_mem[595] = 32'd1073741824;
    twiddle_mem[596] = 32'd1073741824;
    twiddle_mem[597] = 32'd1073741824;
    twiddle_mem[598] = 32'd1073741824;
    twiddle_mem[599] = 32'd1073741824;
    twiddle_mem[600] = 32'd1073741824;
    twiddle_mem[601] = 32'd1073741824;
    twiddle_mem[602] = 32'd1073741824;
    twiddle_mem[603] = 32'd1073741824;
    twiddle_mem[604] = 32'd1073741824;
    twiddle_mem[605] = 32'd1073741824;
    twiddle_mem[606] = 32'd1073741824;
    twiddle_mem[607] = 32'd1073741824;
    twiddle_mem[608] = 32'd1073741824;
    twiddle_mem[609] = 32'd1073741824;
    twiddle_mem[610] = 32'd1073741824;
    twiddle_mem[611] = 32'd1073741824;
    twiddle_mem[612] = 32'd1073741824;
    twiddle_mem[613] = 32'd1073741824;
    twiddle_mem[614] = 32'd1073741824;
    twiddle_mem[615] = 32'd1073741824;
    twiddle_mem[616] = 32'd1073741824;
    twiddle_mem[617] = 32'd1073741824;
    twiddle_mem[618] = 32'd1073741824;
    twiddle_mem[619] = 32'd1073741824;
    twiddle_mem[620] = 32'd1073741824;
    twiddle_mem[621] = 32'd1073741824;
    twiddle_mem[622] = 32'd1073741824;
    twiddle_mem[623] = 32'd1073741824;
    twiddle_mem[624] = 32'd1073741824;
    twiddle_mem[625] = 32'd1073741824;
    twiddle_mem[626] = 32'd1073741824;
    twiddle_mem[627] = 32'd1073741824;
    twiddle_mem[628] = 32'd1073741824;
    twiddle_mem[629] = 32'd1073741824;
    twiddle_mem[630] = 32'd1073741824;
    twiddle_mem[631] = 32'd1073741824;
    twiddle_mem[632] = 32'd1073741824;
    twiddle_mem[633] = 32'd1073741824;
    twiddle_mem[634] = 32'd1073741824;
    twiddle_mem[635] = 32'd1073741824;
    twiddle_mem[636] = 32'd1073741824;
    twiddle_mem[637] = 32'd1073741824;
    twiddle_mem[638] = 32'd1073741824;
    twiddle_mem[639] = 32'd1073741824;
    twiddle_mem[640] = 32'd1073741824;
    twiddle_mem[641] = 32'd1073741824;
    twiddle_mem[642] = 32'd1073741824;
    twiddle_mem[643] = 32'd1073741824;
    twiddle_mem[644] = 32'd1073741824;
    twiddle_mem[645] = 32'd1073741824;
    twiddle_mem[646] = 32'd1073741824;
    twiddle_mem[647] = 32'd1073741824;
    twiddle_mem[648] = 32'd1073741824;
    twiddle_mem[649] = 32'd1073741824;
    twiddle_mem[650] = 32'd1073741824;
    twiddle_mem[651] = 32'd1073741824;
    twiddle_mem[652] = 32'd1073741824;
    twiddle_mem[653] = 32'd1073741824;
    twiddle_mem[654] = 32'd1073741824;
    twiddle_mem[655] = 32'd1073741824;
    twiddle_mem[656] = 32'd1073741824;
    twiddle_mem[657] = 32'd1073741824;
    twiddle_mem[658] = 32'd1073741824;
    twiddle_mem[659] = 32'd1073741824;
    twiddle_mem[660] = 32'd1073741824;
    twiddle_mem[661] = 32'd1073741824;
    twiddle_mem[662] = 32'd1073741824;
    twiddle_mem[663] = 32'd1073741824;
    twiddle_mem[664] = 32'd1073741824;
    twiddle_mem[665] = 32'd1073741824;
    twiddle_mem[666] = 32'd1073741824;
    twiddle_mem[667] = 32'd1073741824;
    twiddle_mem[668] = 32'd1073741824;
    twiddle_mem[669] = 32'd1073741824;
    twiddle_mem[670] = 32'd1073741824;
    twiddle_mem[671] = 32'd1073741824;
    twiddle_mem[672] = 32'd1073741824;
    twiddle_mem[673] = 32'd1073741824;
    twiddle_mem[674] = 32'd1073741824;
    twiddle_mem[675] = 32'd1073741824;
    twiddle_mem[676] = 32'd1073741824;
    twiddle_mem[677] = 32'd1073741824;
    twiddle_mem[678] = 32'd1073741824;
    twiddle_mem[679] = 32'd1073741824;
    twiddle_mem[680] = 32'd1073741824;
    twiddle_mem[681] = 32'd1073741824;
    twiddle_mem[682] = 32'd1073741824;
    twiddle_mem[683] = 32'd1073741824;
    twiddle_mem[684] = 32'd1073741824;
    twiddle_mem[685] = 32'd1073741824;
    twiddle_mem[686] = 32'd1073741824;
    twiddle_mem[687] = 32'd1073741824;
    twiddle_mem[688] = 32'd1073741824;
    twiddle_mem[689] = 32'd1073741824;
    twiddle_mem[690] = 32'd1073741824;
    twiddle_mem[691] = 32'd1073741824;
    twiddle_mem[692] = 32'd1073741824;
    twiddle_mem[693] = 32'd1073741824;
    twiddle_mem[694] = 32'd1073741824;
    twiddle_mem[695] = 32'd1073741824;
    twiddle_mem[696] = 32'd1073741824;
    twiddle_mem[697] = 32'd1073741824;
    twiddle_mem[698] = 32'd1073741824;
    twiddle_mem[699] = 32'd1073741824;
    twiddle_mem[700] = 32'd1073741824;
    twiddle_mem[701] = 32'd1073741824;
    twiddle_mem[702] = 32'd1073741824;
    twiddle_mem[703] = 32'd1073741824;
    twiddle_mem[704] = 32'd1073741824;
    twiddle_mem[705] = 32'd1073741824;
    twiddle_mem[706] = 32'd1073741824;
    twiddle_mem[707] = 32'd1073741824;
    twiddle_mem[708] = 32'd1073741824;
    twiddle_mem[709] = 32'd1073741824;
    twiddle_mem[710] = 32'd1073741824;
    twiddle_mem[711] = 32'd1073741824;
    twiddle_mem[712] = 32'd1073741824;
    twiddle_mem[713] = 32'd1073741824;
    twiddle_mem[714] = 32'd1073741824;
    twiddle_mem[715] = 32'd1073741824;
    twiddle_mem[716] = 32'd1073741824;
    twiddle_mem[717] = 32'd1073741824;
    twiddle_mem[718] = 32'd1073741824;
    twiddle_mem[719] = 32'd1073741824;
    twiddle_mem[720] = 32'd1073741824;
    twiddle_mem[721] = 32'd1073741824;
    twiddle_mem[722] = 32'd1073741824;
    twiddle_mem[723] = 32'd1073741824;
    twiddle_mem[724] = 32'd1073741824;
    twiddle_mem[725] = 32'd1073741824;
    twiddle_mem[726] = 32'd1073741824;
    twiddle_mem[727] = 32'd1073741824;
    twiddle_mem[728] = 32'd1073741824;
    twiddle_mem[729] = 32'd1073741824;
    twiddle_mem[730] = 32'd1073741824;
    twiddle_mem[731] = 32'd1073741824;
    twiddle_mem[732] = 32'd1073741824;
    twiddle_mem[733] = 32'd1073741824;
    twiddle_mem[734] = 32'd1073741824;
    twiddle_mem[735] = 32'd1073741824;
    twiddle_mem[736] = 32'd1073741824;
    twiddle_mem[737] = 32'd1073741824;
    twiddle_mem[738] = 32'd1073741824;
    twiddle_mem[739] = 32'd1073741824;
    twiddle_mem[740] = 32'd1073741824;
    twiddle_mem[741] = 32'd1073741824;
    twiddle_mem[742] = 32'd1073741824;
    twiddle_mem[743] = 32'd1073741824;
    twiddle_mem[744] = 32'd1073741824;
    twiddle_mem[745] = 32'd1073741824;
    twiddle_mem[746] = 32'd1073741824;
    twiddle_mem[747] = 32'd1073741824;
    twiddle_mem[748] = 32'd1073741824;
    twiddle_mem[749] = 32'd1073741824;
    twiddle_mem[750] = 32'd1073741824;
    twiddle_mem[751] = 32'd1073741824;
    twiddle_mem[752] = 32'd1073741824;
    twiddle_mem[753] = 32'd1073741824;
    twiddle_mem[754] = 32'd1073741824;
    twiddle_mem[755] = 32'd1073741824;
    twiddle_mem[756] = 32'd1073741824;
    twiddle_mem[757] = 32'd1073741824;
    twiddle_mem[758] = 32'd1073741824;
    twiddle_mem[759] = 32'd1073741824;
    twiddle_mem[760] = 32'd1073741824;
    twiddle_mem[761] = 32'd1073741824;
    twiddle_mem[762] = 32'd1073741824;
    twiddle_mem[763] = 32'd1073741824;
    twiddle_mem[764] = 32'd1073741824;
    twiddle_mem[765] = 32'd1073741824;
    twiddle_mem[766] = 32'd1073741824;
    twiddle_mem[767] = 32'd1073741824;
    twiddle_mem[768] = 32'd1073741824;
    twiddle_mem[769] = 32'd1073741824;
    twiddle_mem[770] = 32'd1073741824;
    twiddle_mem[771] = 32'd1073741824;
    twiddle_mem[772] = 32'd1073741824;
    twiddle_mem[773] = 32'd1073741824;
    twiddle_mem[774] = 32'd1073741824;
    twiddle_mem[775] = 32'd1073741824;
    twiddle_mem[776] = 32'd1073741824;
    twiddle_mem[777] = 32'd1073741824;
    twiddle_mem[778] = 32'd1073741824;
    twiddle_mem[779] = 32'd1073741824;
    twiddle_mem[780] = 32'd1073741824;
    twiddle_mem[781] = 32'd1073741824;
    twiddle_mem[782] = 32'd1073741824;
    twiddle_mem[783] = 32'd1073741824;
    twiddle_mem[784] = 32'd1073741824;
    twiddle_mem[785] = 32'd1073741824;
    twiddle_mem[786] = 32'd1073741824;
    twiddle_mem[787] = 32'd1073741824;
    twiddle_mem[788] = 32'd1073741824;
    twiddle_mem[789] = 32'd1073741824;
    twiddle_mem[790] = 32'd1073741824;
    twiddle_mem[791] = 32'd1073741824;
    twiddle_mem[792] = 32'd1073741824;
    twiddle_mem[793] = 32'd1073741824;
    twiddle_mem[794] = 32'd1073741824;
    twiddle_mem[795] = 32'd1073741824;
    twiddle_mem[796] = 32'd1073741824;
    twiddle_mem[797] = 32'd1073741824;
    twiddle_mem[798] = 32'd1073741824;
    twiddle_mem[799] = 32'd1073741824;
    twiddle_mem[800] = 32'd1073741824;
    twiddle_mem[801] = 32'd1073741824;
    twiddle_mem[802] = 32'd1073741824;
    twiddle_mem[803] = 32'd1073741824;
    twiddle_mem[804] = 32'd1073741824;
    twiddle_mem[805] = 32'd1073741824;
    twiddle_mem[806] = 32'd1073741824;
    twiddle_mem[807] = 32'd1073741824;
    twiddle_mem[808] = 32'd1073741824;
    twiddle_mem[809] = 32'd1073741824;
    twiddle_mem[810] = 32'd1073741824;
    twiddle_mem[811] = 32'd1073741824;
    twiddle_mem[812] = 32'd1073741824;
    twiddle_mem[813] = 32'd1073741824;
    twiddle_mem[814] = 32'd1073741824;
    twiddle_mem[815] = 32'd1073741824;
    twiddle_mem[816] = 32'd1073741824;
    twiddle_mem[817] = 32'd1073741824;
    twiddle_mem[818] = 32'd1073741824;
    twiddle_mem[819] = 32'd1073741824;
    twiddle_mem[820] = 32'd1073741824;
    twiddle_mem[821] = 32'd1073741824;
    twiddle_mem[822] = 32'd1073741824;
    twiddle_mem[823] = 32'd1073741824;
    twiddle_mem[824] = 32'd1073741824;
    twiddle_mem[825] = 32'd1073741824;
    twiddle_mem[826] = 32'd1073741824;
    twiddle_mem[827] = 32'd1073741824;
    twiddle_mem[828] = 32'd1073741824;
    twiddle_mem[829] = 32'd1073741824;
    twiddle_mem[830] = 32'd1073741824;
    twiddle_mem[831] = 32'd1073741824;
    twiddle_mem[832] = 32'd1073741824;
    twiddle_mem[833] = 32'd1073741824;
    twiddle_mem[834] = 32'd1073741824;
    twiddle_mem[835] = 32'd1073741824;
    twiddle_mem[836] = 32'd1073741824;
    twiddle_mem[837] = 32'd1073741824;
    twiddle_mem[838] = 32'd1073741824;
    twiddle_mem[839] = 32'd1073741824;
    twiddle_mem[840] = 32'd1073741824;
    twiddle_mem[841] = 32'd1073741824;
    twiddle_mem[842] = 32'd1073741824;
    twiddle_mem[843] = 32'd1073741824;
    twiddle_mem[844] = 32'd1073741824;
    twiddle_mem[845] = 32'd1073741824;
    twiddle_mem[846] = 32'd1073741824;
    twiddle_mem[847] = 32'd1073741824;
    twiddle_mem[848] = 32'd1073741824;
    twiddle_mem[849] = 32'd1073741824;
    twiddle_mem[850] = 32'd1073741824;
    twiddle_mem[851] = 32'd1073741824;
    twiddle_mem[852] = 32'd1073741824;
    twiddle_mem[853] = 32'd1073741824;
    twiddle_mem[854] = 32'd1073741824;
    twiddle_mem[855] = 32'd1073741824;
    twiddle_mem[856] = 32'd1073741824;
    twiddle_mem[857] = 32'd1073741824;
    twiddle_mem[858] = 32'd1073741824;
    twiddle_mem[859] = 32'd1073741824;
    twiddle_mem[860] = 32'd1073741824;
    twiddle_mem[861] = 32'd1073741824;
    twiddle_mem[862] = 32'd1073741824;
    twiddle_mem[863] = 32'd1073741824;
    twiddle_mem[864] = 32'd1073741824;
    twiddle_mem[865] = 32'd1073741824;
    twiddle_mem[866] = 32'd1073741824;
    twiddle_mem[867] = 32'd1073741824;
    twiddle_mem[868] = 32'd1073741824;
    twiddle_mem[869] = 32'd1073741824;
    twiddle_mem[870] = 32'd1073741824;
    twiddle_mem[871] = 32'd1073741824;
    twiddle_mem[872] = 32'd1073741824;
    twiddle_mem[873] = 32'd1073741824;
    twiddle_mem[874] = 32'd1073741824;
    twiddle_mem[875] = 32'd1073741824;
    twiddle_mem[876] = 32'd1073741824;
    twiddle_mem[877] = 32'd1073741824;
    twiddle_mem[878] = 32'd1073741824;
    twiddle_mem[879] = 32'd1073741824;
    twiddle_mem[880] = 32'd1073741824;
    twiddle_mem[881] = 32'd1073741824;
    twiddle_mem[882] = 32'd1073741824;
    twiddle_mem[883] = 32'd1073741824;
    twiddle_mem[884] = 32'd1073741824;
    twiddle_mem[885] = 32'd1073741824;
    twiddle_mem[886] = 32'd1073741824;
    twiddle_mem[887] = 32'd1073741824;
    twiddle_mem[888] = 32'd1073741824;
    twiddle_mem[889] = 32'd1073741824;
    twiddle_mem[890] = 32'd1073741824;
    twiddle_mem[891] = 32'd1073741824;
    twiddle_mem[892] = 32'd1073741824;
    twiddle_mem[893] = 32'd1073741824;
    twiddle_mem[894] = 32'd1073741824;
    twiddle_mem[895] = 32'd1073741824;
    twiddle_mem[896] = 32'd1073741824;
    twiddle_mem[897] = 32'd1073741824;
    twiddle_mem[898] = 32'd1073741824;
    twiddle_mem[899] = 32'd1073741824;
    twiddle_mem[900] = 32'd1073741824;
    twiddle_mem[901] = 32'd1073741824;
    twiddle_mem[902] = 32'd1073741824;
    twiddle_mem[903] = 32'd1073741824;
    twiddle_mem[904] = 32'd1073741824;
    twiddle_mem[905] = 32'd1073741824;
    twiddle_mem[906] = 32'd1073741824;
    twiddle_mem[907] = 32'd1073741824;
    twiddle_mem[908] = 32'd1073741824;
    twiddle_mem[909] = 32'd1073741824;
    twiddle_mem[910] = 32'd1073741824;
    twiddle_mem[911] = 32'd1073741824;
    twiddle_mem[912] = 32'd1073741824;
    twiddle_mem[913] = 32'd1073741824;
    twiddle_mem[914] = 32'd1073741824;
    twiddle_mem[915] = 32'd1073741824;
    twiddle_mem[916] = 32'd1073741824;
    twiddle_mem[917] = 32'd1073741824;
    twiddle_mem[918] = 32'd1073741824;
    twiddle_mem[919] = 32'd1073741824;
    twiddle_mem[920] = 32'd1073741824;
    twiddle_mem[921] = 32'd1073741824;
    twiddle_mem[922] = 32'd1073741824;
    twiddle_mem[923] = 32'd1073741824;
    twiddle_mem[924] = 32'd1073741824;
    twiddle_mem[925] = 32'd1073741824;
    twiddle_mem[926] = 32'd1073741824;
    twiddle_mem[927] = 32'd1073741824;
    twiddle_mem[928] = 32'd1073741824;
    twiddle_mem[929] = 32'd1073741824;
    twiddle_mem[930] = 32'd1073741824;
    twiddle_mem[931] = 32'd1073741824;
    twiddle_mem[932] = 32'd1073741824;
    twiddle_mem[933] = 32'd1073741824;
    twiddle_mem[934] = 32'd1073741824;
    twiddle_mem[935] = 32'd1073741824;
    twiddle_mem[936] = 32'd1073741824;
    twiddle_mem[937] = 32'd1073741824;
    twiddle_mem[938] = 32'd1073741824;
    twiddle_mem[939] = 32'd1073741824;
    twiddle_mem[940] = 32'd1073741824;
    twiddle_mem[941] = 32'd1073741824;
    twiddle_mem[942] = 32'd1073741824;
    twiddle_mem[943] = 32'd1073741824;
    twiddle_mem[944] = 32'd1073741824;
    twiddle_mem[945] = 32'd1073741824;
    twiddle_mem[946] = 32'd1073741824;
    twiddle_mem[947] = 32'd1073741824;
    twiddle_mem[948] = 32'd1073741824;
    twiddle_mem[949] = 32'd1073741824;
    twiddle_mem[950] = 32'd1073741824;
    twiddle_mem[951] = 32'd1073741824;
    twiddle_mem[952] = 32'd1073741824;
    twiddle_mem[953] = 32'd1073741824;
    twiddle_mem[954] = 32'd1073741824;
    twiddle_mem[955] = 32'd1073741824;
    twiddle_mem[956] = 32'd1073741824;
    twiddle_mem[957] = 32'd1073741824;
    twiddle_mem[958] = 32'd1073741824;
    twiddle_mem[959] = 32'd1073741824;
    twiddle_mem[960] = 32'd1073741824;
    twiddle_mem[961] = 32'd1073741824;
    twiddle_mem[962] = 32'd1073741824;
    twiddle_mem[963] = 32'd1073741824;
    twiddle_mem[964] = 32'd1073741824;
    twiddle_mem[965] = 32'd1073741824;
    twiddle_mem[966] = 32'd1073741824;
    twiddle_mem[967] = 32'd1073741824;
    twiddle_mem[968] = 32'd1073741824;
    twiddle_mem[969] = 32'd1073741824;
    twiddle_mem[970] = 32'd1073741824;
    twiddle_mem[971] = 32'd1073741824;
    twiddle_mem[972] = 32'd1073741824;
    twiddle_mem[973] = 32'd1073741824;
    twiddle_mem[974] = 32'd1073741824;
    twiddle_mem[975] = 32'd1073741824;
    twiddle_mem[976] = 32'd1073741824;
    twiddle_mem[977] = 32'd1073741824;
    twiddle_mem[978] = 32'd1073741824;
    twiddle_mem[979] = 32'd1073741824;
    twiddle_mem[980] = 32'd1073741824;
    twiddle_mem[981] = 32'd1073741824;
    twiddle_mem[982] = 32'd1073741824;
    twiddle_mem[983] = 32'd1073741824;
    twiddle_mem[984] = 32'd1073741824;
    twiddle_mem[985] = 32'd1073741824;
    twiddle_mem[986] = 32'd1073741824;
    twiddle_mem[987] = 32'd1073741824;
    twiddle_mem[988] = 32'd1073741824;
    twiddle_mem[989] = 32'd1073741824;
    twiddle_mem[990] = 32'd1073741824;
    twiddle_mem[991] = 32'd1073741824;
    twiddle_mem[992] = 32'd1073741824;
    twiddle_mem[993] = 32'd1073741824;
    twiddle_mem[994] = 32'd1073741824;
    twiddle_mem[995] = 32'd1073741824;
    twiddle_mem[996] = 32'd1073741824;
    twiddle_mem[997] = 32'd1073741824;
    twiddle_mem[998] = 32'd1073741824;
    twiddle_mem[999] = 32'd1073741824;
    twiddle_mem[1000] = 32'd1073741824;
    twiddle_mem[1001] = 32'd1073741824;
    twiddle_mem[1002] = 32'd1073741824;
    twiddle_mem[1003] = 32'd1073741824;
    twiddle_mem[1004] = 32'd1073741824;
    twiddle_mem[1005] = 32'd1073741824;
    twiddle_mem[1006] = 32'd1073741824;
    twiddle_mem[1007] = 32'd1073741824;
    twiddle_mem[1008] = 32'd1073741824;
    twiddle_mem[1009] = 32'd1073741824;
    twiddle_mem[1010] = 32'd1073741824;
    twiddle_mem[1011] = 32'd1073741824;
    twiddle_mem[1012] = 32'd1073741824;
    twiddle_mem[1013] = 32'd1073741824;
    twiddle_mem[1014] = 32'd1073741824;
    twiddle_mem[1015] = 32'd1073741824;
    twiddle_mem[1016] = 32'd1073741824;
    twiddle_mem[1017] = 32'd1073741824;
    twiddle_mem[1018] = 32'd1073741824;
    twiddle_mem[1019] = 32'd1073741824;
    twiddle_mem[1020] = 32'd1073741824;
    twiddle_mem[1021] = 32'd1073741824;
    twiddle_mem[1022] = 32'd1073741824;
    twiddle_mem[1023] = 32'd1073741824;
    twiddle_mem[1024] = 32'd1073741824;
    twiddle_mem[1025] = 32'd1073807310;
    twiddle_mem[1026] = 32'd1073807259;
    twiddle_mem[1027] = 32'd1073741673;
    twiddle_mem[1028] = 32'd1073741623;
    twiddle_mem[1029] = 32'd1073676037;
    twiddle_mem[1030] = 32'd1073610450;
    twiddle_mem[1031] = 32'd1073544864;
    twiddle_mem[1032] = 32'd1073479278;
    twiddle_mem[1033] = 32'd1073413692;
    twiddle_mem[1034] = 32'd1073282569;
    twiddle_mem[1035] = 32'd1073216983;
    twiddle_mem[1036] = 32'd1073085861;
    twiddle_mem[1037] = 32'd1072954739;
    twiddle_mem[1038] = 32'd1072823616;
    twiddle_mem[1039] = 32'd1072692494;
    twiddle_mem[1040] = 32'd1072495836;
    twiddle_mem[1041] = 32'd1072364714;
    twiddle_mem[1042] = 32'd1072168056;
    twiddle_mem[1043] = 32'd1071971397;
    twiddle_mem[1044] = 32'd1071774739;
    twiddle_mem[1045] = 32'd1071578081;
    twiddle_mem[1046] = 32'd1071381423;
    twiddle_mem[1047] = 32'd1071119229;
    twiddle_mem[1048] = 32'd1070922571;
    twiddle_mem[1049] = 32'd1070660377;
    twiddle_mem[1050] = 32'd1070398182;
    twiddle_mem[1051] = 32'd1070135988;
    twiddle_mem[1052] = 32'd1069873794;
    twiddle_mem[1053] = 32'd1069546064;
    twiddle_mem[1054] = 32'd1069283870;
    twiddle_mem[1055] = 32'd1068956140;
    twiddle_mem[1056] = 32'd1068628410;
    twiddle_mem[1057] = 32'd1068300680;
    twiddle_mem[1058] = 32'd1067972950;
    twiddle_mem[1059] = 32'd1067645220;
    twiddle_mem[1060] = 32'd1067251954;
    twiddle_mem[1061] = 32'd1066924224;
    twiddle_mem[1062] = 32'd1066530958;
    twiddle_mem[1063] = 32'd1066137692;
    twiddle_mem[1064] = 32'd1065744426;
    twiddle_mem[1065] = 32'd1065351161;
    twiddle_mem[1066] = 32'd1064892359;
    twiddle_mem[1067] = 32'd1064499093;
    twiddle_mem[1068] = 32'd1064040291;
    twiddle_mem[1069] = 32'd1063581489;
    twiddle_mem[1070] = 32'd1063122687;
    twiddle_mem[1071] = 32'd1062663886;
    twiddle_mem[1072] = 32'd1062205084;
    twiddle_mem[1073] = 32'd1061680746;
    twiddle_mem[1074] = 32'd1061221945;
    twiddle_mem[1075] = 32'd1060697607;
    twiddle_mem[1076] = 32'd1060173269;
    twiddle_mem[1077] = 32'd1059648932;
    twiddle_mem[1078] = 32'd1059124594;
    twiddle_mem[1079] = 32'd1058534720;
    twiddle_mem[1080] = 32'd1058010383;
    twiddle_mem[1081] = 32'd1057420509;
    twiddle_mem[1082] = 32'd1056830636;
    twiddle_mem[1083] = 32'd1056240763;
    twiddle_mem[1084] = 32'd1055650889;
    twiddle_mem[1085] = 32'd1055061016;
    twiddle_mem[1086] = 32'd1054405606;
    twiddle_mem[1087] = 32'd1053815733;
    twiddle_mem[1088] = 32'd1053160324;
    twiddle_mem[1089] = 32'd1052504914;
    twiddle_mem[1090] = 32'd1051849505;
    twiddle_mem[1091] = 32'd1051194096;
    twiddle_mem[1092] = 32'd1050538687;
    twiddle_mem[1093] = 32'd1049817742;
    twiddle_mem[1094] = 32'd1049162332;
    twiddle_mem[1095] = 32'd1048441387;
    twiddle_mem[1096] = 32'd1047720442;
    twiddle_mem[1097] = 32'd1046999497;
    twiddle_mem[1098] = 32'd1046278552;
    twiddle_mem[1099] = 32'd1045492071;
    twiddle_mem[1100] = 32'd1044771126;
    twiddle_mem[1101] = 32'd1043984645;
    twiddle_mem[1102] = 32'd1043198165;
    twiddle_mem[1103] = 32'd1042411684;
    twiddle_mem[1104] = 32'd1041625203;
    twiddle_mem[1105] = 32'd1040838722;
    twiddle_mem[1106] = 32'd1039986706;
    twiddle_mem[1107] = 32'd1039200225;
    twiddle_mem[1108] = 32'd1038348208;
    twiddle_mem[1109] = 32'd1037496192;
    twiddle_mem[1110] = 32'd1036644175;
    twiddle_mem[1111] = 32'd1035792159;
    twiddle_mem[1112] = 32'd1034940142;
    twiddle_mem[1113] = 32'd1034022590;
    twiddle_mem[1114] = 32'd1033105037;
    twiddle_mem[1115] = 32'd1032253021;
    twiddle_mem[1116] = 32'd1031335469;
    twiddle_mem[1117] = 32'd1030417916;
    twiddle_mem[1118] = 32'd1029434828;
    twiddle_mem[1119] = 32'd1028517276;
    twiddle_mem[1120] = 32'd1027599724;
    twiddle_mem[1121] = 32'd1026616636;
    twiddle_mem[1122] = 32'd1025633548;
    twiddle_mem[1123] = 32'd1024650460;
    twiddle_mem[1124] = 32'd1023667372;
    twiddle_mem[1125] = 32'd1022684284;
    twiddle_mem[1126] = 32'd1021635660;
    twiddle_mem[1127] = 32'd1020652572;
    twiddle_mem[1128] = 32'd1019603949;
    twiddle_mem[1129] = 32'd1018555325;
    twiddle_mem[1130] = 32'd1017506701;
    twiddle_mem[1131] = 32'd1016458078;
    twiddle_mem[1132] = 32'd1015409454;
    twiddle_mem[1133] = 32'd1014295295;
    twiddle_mem[1134] = 32'd1013246671;
    twiddle_mem[1135] = 32'd1012132512;
    twiddle_mem[1136] = 32'd1011018352;
    twiddle_mem[1137] = 32'd1009904193;
    twiddle_mem[1138] = 32'd1008790034;
    twiddle_mem[1139] = 32'd1007675875;
    twiddle_mem[1140] = 32'd1006496180;
    twiddle_mem[1141] = 32'd1005382020;
    twiddle_mem[1142] = 32'd1004202325;
    twiddle_mem[1143] = 32'd1003022630;
    twiddle_mem[1144] = 32'd1001842935;
    twiddle_mem[1145] = 32'd1000663241;
    twiddle_mem[1146] = 32'd999483546;
    twiddle_mem[1147] = 32'd998238315;
    twiddle_mem[1148] = 32'd997058620;
    twiddle_mem[1149] = 32'd995813390;
    twiddle_mem[1150] = 32'd994568159;
    twiddle_mem[1151] = 32'd993322929;
    twiddle_mem[1152] = 32'd992077698;
    twiddle_mem[1153] = 32'd990832468;
    twiddle_mem[1154] = 32'd989521701;
    twiddle_mem[1155] = 32'd988210935;
    twiddle_mem[1156] = 32'd986965705;
    twiddle_mem[1157] = 32'd985654939;
    twiddle_mem[1158] = 32'd984344173;
    twiddle_mem[1159] = 32'd983033407;
    twiddle_mem[1160] = 32'd981657105;
    twiddle_mem[1161] = 32'd980346339;
    twiddle_mem[1162] = 32'd978970037;
    twiddle_mem[1163] = 32'd977659271;
    twiddle_mem[1164] = 32'd976282969;
    twiddle_mem[1165] = 32'd974906668;
    twiddle_mem[1166] = 32'd973530366;
    twiddle_mem[1167] = 32'd972088528;
    twiddle_mem[1168] = 32'd970712227;
    twiddle_mem[1169] = 32'd969270390;
    twiddle_mem[1170] = 32'd967894088;
    twiddle_mem[1171] = 32'd966452251;
    twiddle_mem[1172] = 32'd965010414;
    twiddle_mem[1173] = 32'd963568577;
    twiddle_mem[1174] = 32'd962126740;
    twiddle_mem[1175] = 32'd960619367;
    twiddle_mem[1176] = 32'd959177530;
    twiddle_mem[1177] = 32'd957670157;
    twiddle_mem[1178] = 32'd956162784;
    twiddle_mem[1179] = 32'd954655411;
    twiddle_mem[1180] = 32'd953148039;
    twiddle_mem[1181] = 32'd951640666;
    twiddle_mem[1182] = 32'd950133293;
    twiddle_mem[1183] = 32'd948560385;
    twiddle_mem[1184] = 32'd946987477;
    twiddle_mem[1185] = 32'd945480104;
    twiddle_mem[1186] = 32'd943907196;
    twiddle_mem[1187] = 32'd942334288;
    twiddle_mem[1188] = 32'd940761380;
    twiddle_mem[1189] = 32'd939122936;
    twiddle_mem[1190] = 32'd937550028;
    twiddle_mem[1191] = 32'd935911584;
    twiddle_mem[1192] = 32'd934338676;
    twiddle_mem[1193] = 32'd932700233;
    twiddle_mem[1194] = 32'd931061789;
    twiddle_mem[1195] = 32'd929423345;
    twiddle_mem[1196] = 32'd927719366;
    twiddle_mem[1197] = 32'd926080923;
    twiddle_mem[1198] = 32'd924376943;
    twiddle_mem[1199] = 32'd922738500;
    twiddle_mem[1200] = 32'd921034521;
    twiddle_mem[1201] = 32'd919330542;
    twiddle_mem[1202] = 32'd917626563;
    twiddle_mem[1203] = 32'd915922584;
    twiddle_mem[1204] = 32'd914218605;
    twiddle_mem[1205] = 32'd912449090;
    twiddle_mem[1206] = 32'd910745112;
    twiddle_mem[1207] = 32'd908975597;
    twiddle_mem[1208] = 32'd907206083;
    twiddle_mem[1209] = 32'd905436568;
    twiddle_mem[1210] = 32'd903667054;
    twiddle_mem[1211] = 32'd901897540;
    twiddle_mem[1212] = 32'd900062489;
    twiddle_mem[1213] = 32'd898292975;
    twiddle_mem[1214] = 32'd896457925;
    twiddle_mem[1215] = 32'd894688411;
    twiddle_mem[1216] = 32'd892853362;
    twiddle_mem[1217] = 32'd891018312;
    twiddle_mem[1218] = 32'd889183262;
    twiddle_mem[1219] = 32'd887282677;
    twiddle_mem[1220] = 32'd885447627;
    twiddle_mem[1221] = 32'd883612578;
    twiddle_mem[1222] = 32'd881711992;
    twiddle_mem[1223] = 32'd879811407;
    twiddle_mem[1224] = 32'd877910822;
    twiddle_mem[1225] = 32'd876010237;
    twiddle_mem[1226] = 32'd874109652;
    twiddle_mem[1227] = 32'd872209067;
    twiddle_mem[1228] = 32'd870308482;
    twiddle_mem[1229] = 32'd868342362;
    twiddle_mem[1230] = 32'd866376241;
    twiddle_mem[1231] = 32'd864475656;
    twiddle_mem[1232] = 32'd862509536;
    twiddle_mem[1233] = 32'd860543416;
    twiddle_mem[1234] = 32'd858577295;
    twiddle_mem[1235] = 32'd856545639;
    twiddle_mem[1236] = 32'd854579519;
    twiddle_mem[1237] = 32'd852547863;
    twiddle_mem[1238] = 32'd850581743;
    twiddle_mem[1239] = 32'd848550088;
    twiddle_mem[1240] = 32'd846518432;
    twiddle_mem[1241] = 32'd844486776;
    twiddle_mem[1242] = 32'd842455121;
    twiddle_mem[1243] = 32'd840423466;
    twiddle_mem[1244] = 32'd838391810;
    twiddle_mem[1245] = 32'd836294619;
    twiddle_mem[1246] = 32'd834262964;
    twiddle_mem[1247] = 32'd832165773;
    twiddle_mem[1248] = 32'd830068582;
    twiddle_mem[1249] = 32'd827971391;
    twiddle_mem[1250] = 32'd825874201;
    twiddle_mem[1251] = 32'd823777010;
    twiddle_mem[1252] = 32'd821679819;
    twiddle_mem[1253] = 32'd819517093;
    twiddle_mem[1254] = 32'd817419903;
    twiddle_mem[1255] = 32'd815257177;
    twiddle_mem[1256] = 32'd813094450;
    twiddle_mem[1257] = 32'd810931724;
    twiddle_mem[1258] = 32'd808768998;
    twiddle_mem[1259] = 32'd806606273;
    twiddle_mem[1260] = 32'd804443547;
    twiddle_mem[1261] = 32'd802215285;
    twiddle_mem[1262] = 32'd800052560;
    twiddle_mem[1263] = 32'd797824298;
    twiddle_mem[1264] = 32'd795661573;
    twiddle_mem[1265] = 32'd793433312;
    twiddle_mem[1266] = 32'd791205051;
    twiddle_mem[1267] = 32'd788976790;
    twiddle_mem[1268] = 32'd786748529;
    twiddle_mem[1269] = 32'd784520268;
    twiddle_mem[1270] = 32'd782226472;
    twiddle_mem[1271] = 32'd779998211;
    twiddle_mem[1272] = 32'd777704415;
    twiddle_mem[1273] = 32'd775410618;
    twiddle_mem[1274] = 32'd773182358;
    twiddle_mem[1275] = 32'd770888562;
    twiddle_mem[1276] = 32'd768594766;
    twiddle_mem[1277] = 32'd766235434;
    twiddle_mem[1278] = 32'd763941638;
    twiddle_mem[1279] = 32'd761647842;
    twiddle_mem[1280] = 32'd759288511;
    twiddle_mem[1281] = 32'd756994715;
    twiddle_mem[1282] = 32'd754635384;
    twiddle_mem[1283] = 32'd752276053;
    twiddle_mem[1284] = 32'd749916721;
    twiddle_mem[1285] = 32'd747557390;
    twiddle_mem[1286] = 32'd745198059;
    twiddle_mem[1287] = 32'd742838729;
    twiddle_mem[1288] = 32'd740413862;
    twiddle_mem[1289] = 32'd738054531;
    twiddle_mem[1290] = 32'd735629665;
    twiddle_mem[1291] = 32'd733270334;
    twiddle_mem[1292] = 32'd730845468;
    twiddle_mem[1293] = 32'd728420602;
    twiddle_mem[1294] = 32'd725995736;
    twiddle_mem[1295] = 32'd723570870;
    twiddle_mem[1296] = 32'd721146004;
    twiddle_mem[1297] = 32'd718721139;
    twiddle_mem[1298] = 32'd716230737;
    twiddle_mem[1299] = 32'd713805872;
    twiddle_mem[1300] = 32'd711315470;
    twiddle_mem[1301] = 32'd708825069;
    twiddle_mem[1302] = 32'd706400204;
    twiddle_mem[1303] = 32'd703909803;
    twiddle_mem[1304] = 32'd701419402;
    twiddle_mem[1305] = 32'd698863465;
    twiddle_mem[1306] = 32'd696373064;
    twiddle_mem[1307] = 32'd693882664;
    twiddle_mem[1308] = 32'd691392263;
    twiddle_mem[1309] = 32'd688836327;
    twiddle_mem[1310] = 32'd686280391;
    twiddle_mem[1311] = 32'd683789991;
    twiddle_mem[1312] = 32'd681234055;
    twiddle_mem[1313] = 32'd678678119;
    twiddle_mem[1314] = 32'd676122183;
    twiddle_mem[1315] = 32'd673566248;
    twiddle_mem[1316] = 32'd671010312;
    twiddle_mem[1317] = 32'd668388841;
    twiddle_mem[1318] = 32'd665832906;
    twiddle_mem[1319] = 32'd663276971;
    twiddle_mem[1320] = 32'd660655500;
    twiddle_mem[1321] = 32'd658034029;
    twiddle_mem[1322] = 32'd655478094;
    twiddle_mem[1323] = 32'd652856624;
    twiddle_mem[1324] = 32'd650235153;
    twiddle_mem[1325] = 32'd647613683;
    twiddle_mem[1326] = 32'd644992212;
    twiddle_mem[1327] = 32'd642305206;
    twiddle_mem[1328] = 32'd639683736;
    twiddle_mem[1329] = 32'd637062266;
    twiddle_mem[1330] = 32'd634375261;
    twiddle_mem[1331] = 32'd631688255;
    twiddle_mem[1332] = 32'd629066785;
    twiddle_mem[1333] = 32'd626379780;
    twiddle_mem[1334] = 32'd623692775;
    twiddle_mem[1335] = 32'd621005770;
    twiddle_mem[1336] = 32'd618318765;
    twiddle_mem[1337] = 32'd615631760;
    twiddle_mem[1338] = 32'd612944755;
    twiddle_mem[1339] = 32'd610192214;
    twiddle_mem[1340] = 32'd607505210;
    twiddle_mem[1341] = 32'd604752670;
    twiddle_mem[1342] = 32'd602065665;
    twiddle_mem[1343] = 32'd599313125;
    twiddle_mem[1344] = 32'd596560585;
    twiddle_mem[1345] = 32'd593873581;
    twiddle_mem[1346] = 32'd591121042;
    twiddle_mem[1347] = 32'd588368502;
    twiddle_mem[1348] = 32'd585615963;
    twiddle_mem[1349] = 32'd582797887;
    twiddle_mem[1350] = 32'd580045348;
    twiddle_mem[1351] = 32'd577292809;
    twiddle_mem[1352] = 32'd574474734;
    twiddle_mem[1353] = 32'd571722195;
    twiddle_mem[1354] = 32'd568904120;
    twiddle_mem[1355] = 32'd566151582;
    twiddle_mem[1356] = 32'd563333507;
    twiddle_mem[1357] = 32'd560515433;
    twiddle_mem[1358] = 32'd557697359;
    twiddle_mem[1359] = 32'd554879285;
    twiddle_mem[1360] = 32'd552061211;
    twiddle_mem[1361] = 32'd549243137;
    twiddle_mem[1362] = 32'd546425064;
    twiddle_mem[1363] = 32'd543541454;
    twiddle_mem[1364] = 32'd540723381;
    twiddle_mem[1365] = 32'd537905307;
    twiddle_mem[1366] = 32'd535021698;
    twiddle_mem[1367] = 32'd532138089;
    twiddle_mem[1368] = 32'd529320016;
    twiddle_mem[1369] = 32'd526436408;
    twiddle_mem[1370] = 32'd523552799;
    twiddle_mem[1371] = 32'd520669191;
    twiddle_mem[1372] = 32'd517785582;
    twiddle_mem[1373] = 32'd514901974;
    twiddle_mem[1374] = 32'd512018366;
    twiddle_mem[1375] = 32'd509134758;
    twiddle_mem[1376] = 32'd506185615;
    twiddle_mem[1377] = 32'd503302007;
    twiddle_mem[1378] = 32'd500418399;
    twiddle_mem[1379] = 32'd497469256;
    twiddle_mem[1380] = 32'd494520113;
    twiddle_mem[1381] = 32'd491636506;
    twiddle_mem[1382] = 32'd488687363;
    twiddle_mem[1383] = 32'd485738220;
    twiddle_mem[1384] = 32'd482789077;
    twiddle_mem[1385] = 32'd479839935;
    twiddle_mem[1386] = 32'd476890792;
    twiddle_mem[1387] = 32'd473941650;
    twiddle_mem[1388] = 32'd470992508;
    twiddle_mem[1389] = 32'd468043366;
    twiddle_mem[1390] = 32'd465094224;
    twiddle_mem[1391] = 32'd462079547;
    twiddle_mem[1392] = 32'd459130405;
    twiddle_mem[1393] = 32'd456181264;
    twiddle_mem[1394] = 32'd453166586;
    twiddle_mem[1395] = 32'd450151909;
    twiddle_mem[1396] = 32'd447202768;
    twiddle_mem[1397] = 32'd444188091;
    twiddle_mem[1398] = 32'd441173415;
    twiddle_mem[1399] = 32'd438158738;
    twiddle_mem[1400] = 32'd435144062;
    twiddle_mem[1401] = 32'd432129385;
    twiddle_mem[1402] = 32'd429114709;
    twiddle_mem[1403] = 32'd426100033;
    twiddle_mem[1404] = 32'd423085357;
    twiddle_mem[1405] = 32'd420070682;
    twiddle_mem[1406] = 32'd417056006;
    twiddle_mem[1407] = 32'd413975794;
    twiddle_mem[1408] = 32'd410961119;
    twiddle_mem[1409] = 32'd407880908;
    twiddle_mem[1410] = 32'd404866233;
    twiddle_mem[1411] = 32'd401786022;
    twiddle_mem[1412] = 32'd398771347;
    twiddle_mem[1413] = 32'd395691137;
    twiddle_mem[1414] = 32'd392610926;
    twiddle_mem[1415] = 32'd389530716;
    twiddle_mem[1416] = 32'd386516042;
    twiddle_mem[1417] = 32'd383435832;
    twiddle_mem[1418] = 32'd380355622;
    twiddle_mem[1419] = 32'd377275412;
    twiddle_mem[1420] = 32'd374129667;
    twiddle_mem[1421] = 32'd371049457;
    twiddle_mem[1422] = 32'd367969248;
    twiddle_mem[1423] = 32'd364889039;
    twiddle_mem[1424] = 32'd361808830;
    twiddle_mem[1425] = 32'd358663085;
    twiddle_mem[1426] = 32'd355582876;
    twiddle_mem[1427] = 32'd352437132;
    twiddle_mem[1428] = 32'd349356923;
    twiddle_mem[1429] = 32'd346211179;
    twiddle_mem[1430] = 32'd343130971;
    twiddle_mem[1431] = 32'd339985227;
    twiddle_mem[1432] = 32'd336839483;
    twiddle_mem[1433] = 32'd333759275;
    twiddle_mem[1434] = 32'd330613532;
    twiddle_mem[1435] = 32'd327467788;
    twiddle_mem[1436] = 32'd324322045;
    twiddle_mem[1437] = 32'd321176302;
    twiddle_mem[1438] = 32'd318030559;
    twiddle_mem[1439] = 32'd314884816;
    twiddle_mem[1440] = 32'd311739073;
    twiddle_mem[1441] = 32'd308593331;
    twiddle_mem[1442] = 32'd305447589;
    twiddle_mem[1443] = 32'd302301846;
    twiddle_mem[1444] = 32'd299090568;
    twiddle_mem[1445] = 32'd295944826;
    twiddle_mem[1446] = 32'd292799085;
    twiddle_mem[1447] = 32'd289587807;
    twiddle_mem[1448] = 32'd286442065;
    twiddle_mem[1449] = 32'd283230788;
    twiddle_mem[1450] = 32'd280085047;
    twiddle_mem[1451] = 32'd276873770;
    twiddle_mem[1452] = 32'd273728029;
    twiddle_mem[1453] = 32'd270516752;
    twiddle_mem[1454] = 32'd267305476;
    twiddle_mem[1455] = 32'd264159735;
    twiddle_mem[1456] = 32'd260948459;
    twiddle_mem[1457] = 32'd257737183;
    twiddle_mem[1458] = 32'd254525907;
    twiddle_mem[1459] = 32'd251380167;
    twiddle_mem[1460] = 32'd248168891;
    twiddle_mem[1461] = 32'd244957616;
    twiddle_mem[1462] = 32'd241746340;
    twiddle_mem[1463] = 32'd238535065;
    twiddle_mem[1464] = 32'd235323790;
    twiddle_mem[1465] = 32'd232112515;
    twiddle_mem[1466] = 32'd228901240;
    twiddle_mem[1467] = 32'd225624430;
    twiddle_mem[1468] = 32'd222413155;
    twiddle_mem[1469] = 32'd219201881;
    twiddle_mem[1470] = 32'd215990607;
    twiddle_mem[1471] = 32'd212779333;
    twiddle_mem[1472] = 32'd209502523;
    twiddle_mem[1473] = 32'd206291249;
    twiddle_mem[1474] = 32'd203079976;
    twiddle_mem[1475] = 32'd199803166;
    twiddle_mem[1476] = 32'd196591893;
    twiddle_mem[1477] = 32'd193315084;
    twiddle_mem[1478] = 32'd190103811;
    twiddle_mem[1479] = 32'd186892538;
    twiddle_mem[1480] = 32'd183615729;
    twiddle_mem[1481] = 32'd180404457;
    twiddle_mem[1482] = 32'd177127648;
    twiddle_mem[1483] = 32'd173850840;
    twiddle_mem[1484] = 32'd170639568;
    twiddle_mem[1485] = 32'd167362760;
    twiddle_mem[1486] = 32'd164085952;
    twiddle_mem[1487] = 32'd160874681;
    twiddle_mem[1488] = 32'd157597873;
    twiddle_mem[1489] = 32'd154321066;
    twiddle_mem[1490] = 32'd151109795;
    twiddle_mem[1491] = 32'd147832988;
    twiddle_mem[1492] = 32'd144556181;
    twiddle_mem[1493] = 32'd141279374;
    twiddle_mem[1494] = 32'd138002568;
    twiddle_mem[1495] = 32'd134725761;
    twiddle_mem[1496] = 32'd131514491;
    twiddle_mem[1497] = 32'd128237685;
    twiddle_mem[1498] = 32'd124960879;
    twiddle_mem[1499] = 32'd121684073;
    twiddle_mem[1500] = 32'd118407268;
    twiddle_mem[1501] = 32'd115130462;
    twiddle_mem[1502] = 32'd111853657;
    twiddle_mem[1503] = 32'd108576852;
    twiddle_mem[1504] = 32'd105300047;
    twiddle_mem[1505] = 32'd102023242;
    twiddle_mem[1506] = 32'd98746437;
    twiddle_mem[1507] = 32'd95469633;
    twiddle_mem[1508] = 32'd92192828;
    twiddle_mem[1509] = 32'd88916024;
    twiddle_mem[1510] = 32'd85639220;
    twiddle_mem[1511] = 32'd82296880;
    twiddle_mem[1512] = 32'd79020076;
    twiddle_mem[1513] = 32'd75743273;
    twiddle_mem[1514] = 32'd72466469;
    twiddle_mem[1515] = 32'd69189666;
    twiddle_mem[1516] = 32'd65912863;
    twiddle_mem[1517] = 32'd62636060;
    twiddle_mem[1518] = 32'd59293721;
    twiddle_mem[1519] = 32'd56016918;
    twiddle_mem[1520] = 32'd52740116;
    twiddle_mem[1521] = 32'd49463313;
    twiddle_mem[1522] = 32'd46186511;
    twiddle_mem[1523] = 32'd42844173;
    twiddle_mem[1524] = 32'd39567371;
    twiddle_mem[1525] = 32'd36290569;
    twiddle_mem[1526] = 32'd33013768;
    twiddle_mem[1527] = 32'd29671430;
    twiddle_mem[1528] = 32'd26394629;
    twiddle_mem[1529] = 32'd23117828;
    twiddle_mem[1530] = 32'd19841027;
    twiddle_mem[1531] = 32'd16498690;
    twiddle_mem[1532] = 32'd13221889;
    twiddle_mem[1533] = 32'd9945089;
    twiddle_mem[1534] = 32'd6668288;
    twiddle_mem[1535] = 32'd3325952;
    twiddle_mem[1536] = 32'd49152;
    twiddle_mem[1537] = 32'd4291739648;
    twiddle_mem[1538] = 32'd4288397312;
    twiddle_mem[1539] = 32'd4285120513;
    twiddle_mem[1540] = 32'd4281843713;
    twiddle_mem[1541] = 32'd4278566914;
    twiddle_mem[1542] = 32'd4275224579;
    twiddle_mem[1543] = 32'd4271947780;
    twiddle_mem[1544] = 32'd4268670981;
    twiddle_mem[1545] = 32'd4265394182;
    twiddle_mem[1546] = 32'd4262051848;
    twiddle_mem[1547] = 32'd4258775049;
    twiddle_mem[1548] = 32'd4255498251;
    twiddle_mem[1549] = 32'd4252221453;
    twiddle_mem[1550] = 32'd4248879119;
    twiddle_mem[1551] = 32'd4245602321;
    twiddle_mem[1552] = 32'd4242325524;
    twiddle_mem[1553] = 32'd4239048726;
    twiddle_mem[1554] = 32'd4235771929;
    twiddle_mem[1555] = 32'd4232429596;
    twiddle_mem[1556] = 32'd4229152799;
    twiddle_mem[1557] = 32'd4225876002;
    twiddle_mem[1558] = 32'd4222599205;
    twiddle_mem[1559] = 32'd4219322409;
    twiddle_mem[1560] = 32'd4216045612;
    twiddle_mem[1561] = 32'd4212768816;
    twiddle_mem[1562] = 32'd4209426484;
    twiddle_mem[1563] = 32'd4206149688;
    twiddle_mem[1564] = 32'd4202872892;
    twiddle_mem[1565] = 32'd4199596097;
    twiddle_mem[1566] = 32'd4196319301;
    twiddle_mem[1567] = 32'd4193042506;
    twiddle_mem[1568] = 32'd4189765711;
    twiddle_mem[1569] = 32'd4186488916;
    twiddle_mem[1570] = 32'd4183212121;
    twiddle_mem[1571] = 32'd4179935326;
    twiddle_mem[1572] = 32'd4176658532;
    twiddle_mem[1573] = 32'd4173381737;
    twiddle_mem[1574] = 32'd4170104943;
    twiddle_mem[1575] = 32'd4166828149;
    twiddle_mem[1576] = 32'd4163551355;
    twiddle_mem[1577] = 32'd4160340097;
    twiddle_mem[1578] = 32'd4157063304;
    twiddle_mem[1579] = 32'd4153786510;
    twiddle_mem[1580] = 32'd4150509717;
    twiddle_mem[1581] = 32'd4147232924;
    twiddle_mem[1582] = 32'd4143956131;
    twiddle_mem[1583] = 32'd4140744874;
    twiddle_mem[1584] = 32'd4137468081;
    twiddle_mem[1585] = 32'd4134191289;
    twiddle_mem[1586] = 32'd4130980032;
    twiddle_mem[1587] = 32'd4127703240;
    twiddle_mem[1588] = 32'd4124426448;
    twiddle_mem[1589] = 32'd4121215192;
    twiddle_mem[1590] = 32'd4117938400;
    twiddle_mem[1591] = 32'd4114661609;
    twiddle_mem[1592] = 32'd4111450353;
    twiddle_mem[1593] = 32'd4108173562;
    twiddle_mem[1594] = 32'd4104962307;
    twiddle_mem[1595] = 32'd4101751052;
    twiddle_mem[1596] = 32'd4098474261;
    twiddle_mem[1597] = 32'd4095263006;
    twiddle_mem[1598] = 32'd4091986216;
    twiddle_mem[1599] = 32'd4088774961;
    twiddle_mem[1600] = 32'd4085563707;
    twiddle_mem[1601] = 32'd4082286917;
    twiddle_mem[1602] = 32'd4079075663;
    twiddle_mem[1603] = 32'd4075864409;
    twiddle_mem[1604] = 32'd4072653155;
    twiddle_mem[1605] = 32'd4069441902;
    twiddle_mem[1606] = 32'd4066165112;
    twiddle_mem[1607] = 32'd4062953859;
    twiddle_mem[1608] = 32'd4059742606;
    twiddle_mem[1609] = 32'd4056531353;
    twiddle_mem[1610] = 32'd4053320100;
    twiddle_mem[1611] = 32'd4050108848;
    twiddle_mem[1612] = 32'd4046897595;
    twiddle_mem[1613] = 32'd4043686343;
    twiddle_mem[1614] = 32'd4040540627;
    twiddle_mem[1615] = 32'd4037329375;
    twiddle_mem[1616] = 32'd4034118123;
    twiddle_mem[1617] = 32'd4030906871;
    twiddle_mem[1618] = 32'd4027761156;
    twiddle_mem[1619] = 32'd4024549904;
    twiddle_mem[1620] = 32'd4021338653;
    twiddle_mem[1621] = 32'd4018192938;
    twiddle_mem[1622] = 32'd4014981687;
    twiddle_mem[1623] = 32'd4011835972;
    twiddle_mem[1624] = 32'd4008624721;
    twiddle_mem[1625] = 32'd4005479007;
    twiddle_mem[1626] = 32'd4002267757;
    twiddle_mem[1627] = 32'd3999122042;
    twiddle_mem[1628] = 32'd3995976328;
    twiddle_mem[1629] = 32'd3992765078;
    twiddle_mem[1630] = 32'd3989619365;
    twiddle_mem[1631] = 32'd3986473651;
    twiddle_mem[1632] = 32'd3983327937;
    twiddle_mem[1633] = 32'd3980182224;
    twiddle_mem[1634] = 32'd3977036511;
    twiddle_mem[1635] = 32'd3973890798;
    twiddle_mem[1636] = 32'd3970745085;
    twiddle_mem[1637] = 32'd3967599372;
    twiddle_mem[1638] = 32'd3964453660;
    twiddle_mem[1639] = 32'd3961307947;
    twiddle_mem[1640] = 32'd3958227771;
    twiddle_mem[1641] = 32'd3955082059;
    twiddle_mem[1642] = 32'd3951936347;
    twiddle_mem[1643] = 32'd3948856171;
    twiddle_mem[1644] = 32'd3945710459;
    twiddle_mem[1645] = 32'd3942630284;
    twiddle_mem[1646] = 32'd3939484572;
    twiddle_mem[1647] = 32'd3936404397;
    twiddle_mem[1648] = 32'd3933258686;
    twiddle_mem[1649] = 32'd3930178511;
    twiddle_mem[1650] = 32'd3927098336;
    twiddle_mem[1651] = 32'd3924018161;
    twiddle_mem[1652] = 32'd3920937987;
    twiddle_mem[1653] = 32'd3917792276;
    twiddle_mem[1654] = 32'd3914712102;
    twiddle_mem[1655] = 32'd3911631928;
    twiddle_mem[1656] = 32'd3908551754;
    twiddle_mem[1657] = 32'd3905537116;
    twiddle_mem[1658] = 32'd3902456942;
    twiddle_mem[1659] = 32'd3899376769;
    twiddle_mem[1660] = 32'd3896296595;
    twiddle_mem[1661] = 32'd3893281958;
    twiddle_mem[1662] = 32'd3890201785;
    twiddle_mem[1663] = 32'd3887187148;
    twiddle_mem[1664] = 32'd3884106975;
    twiddle_mem[1665] = 32'd3881092338;
    twiddle_mem[1666] = 32'd3878012166;
    twiddle_mem[1667] = 32'd3874997530;
    twiddle_mem[1668] = 32'd3871982893;
    twiddle_mem[1669] = 32'd3868968257;
    twiddle_mem[1670] = 32'd3865953621;
    twiddle_mem[1671] = 32'd3862938985;
    twiddle_mem[1672] = 32'd3859924350;
    twiddle_mem[1673] = 32'd3856909714;
    twiddle_mem[1674] = 32'd3853895079;
    twiddle_mem[1675] = 32'd3850880443;
    twiddle_mem[1676] = 32'd3847865808;
    twiddle_mem[1677] = 32'd3844916709;
    twiddle_mem[1678] = 32'd3841902074;
    twiddle_mem[1679] = 32'd3838887440;
    twiddle_mem[1680] = 32'd3835938341;
    twiddle_mem[1681] = 32'd3832989243;
    twiddle_mem[1682] = 32'd3829974608;
    twiddle_mem[1683] = 32'd3827025510;
    twiddle_mem[1684] = 32'd3824076412;
    twiddle_mem[1685] = 32'd3821127314;
    twiddle_mem[1686] = 32'd3818178216;
    twiddle_mem[1687] = 32'd3815229119;
    twiddle_mem[1688] = 32'd3812280021;
    twiddle_mem[1689] = 32'd3809330924;
    twiddle_mem[1690] = 32'd3806381827;
    twiddle_mem[1691] = 32'd3803432730;
    twiddle_mem[1692] = 32'd3800549169;
    twiddle_mem[1693] = 32'd3797600072;
    twiddle_mem[1694] = 32'd3794650975;
    twiddle_mem[1695] = 32'd3791767415;
    twiddle_mem[1696] = 32'd3788883855;
    twiddle_mem[1697] = 32'd3785934758;
    twiddle_mem[1698] = 32'd3783051198;
    twiddle_mem[1699] = 32'd3780167638;
    twiddle_mem[1700] = 32'd3777284078;
    twiddle_mem[1701] = 32'd3774400519;
    twiddle_mem[1702] = 32'd3771516959;
    twiddle_mem[1703] = 32'd3768633400;
    twiddle_mem[1704] = 32'd3765749840;
    twiddle_mem[1705] = 32'd3762931817;
    twiddle_mem[1706] = 32'd3760048258;
    twiddle_mem[1707] = 32'd3757164699;
    twiddle_mem[1708] = 32'd3754346677;
    twiddle_mem[1709] = 32'd3751528654;
    twiddle_mem[1710] = 32'd3748645096;
    twiddle_mem[1711] = 32'd3745827073;
    twiddle_mem[1712] = 32'd3743009051;
    twiddle_mem[1713] = 32'd3740191029;
    twiddle_mem[1714] = 32'd3737373007;
    twiddle_mem[1715] = 32'd3734554985;
    twiddle_mem[1716] = 32'd3731736963;
    twiddle_mem[1717] = 32'd3728918942;
    twiddle_mem[1718] = 32'd3726166456;
    twiddle_mem[1719] = 32'd3723348435;
    twiddle_mem[1720] = 32'd3720595950;
    twiddle_mem[1721] = 32'd3717777929;
    twiddle_mem[1722] = 32'd3715025444;
    twiddle_mem[1723] = 32'd3712272959;
    twiddle_mem[1724] = 32'd3709454939;
    twiddle_mem[1725] = 32'd3706702454;
    twiddle_mem[1726] = 32'd3703949970;
    twiddle_mem[1727] = 32'd3701197485;
    twiddle_mem[1728] = 32'd3698510537;
    twiddle_mem[1729] = 32'd3695758053;
    twiddle_mem[1730] = 32'd3693005569;
    twiddle_mem[1731] = 32'd3690318622;
    twiddle_mem[1732] = 32'd3687566138;
    twiddle_mem[1733] = 32'd3684879190;
    twiddle_mem[1734] = 32'd3682126707;
    twiddle_mem[1735] = 32'd3679439760;
    twiddle_mem[1736] = 32'd3676752813;
    twiddle_mem[1737] = 32'd3674065866;
    twiddle_mem[1738] = 32'd3671378919;
    twiddle_mem[1739] = 32'd3668691972;
    twiddle_mem[1740] = 32'd3666005025;
    twiddle_mem[1741] = 32'd3663383615;
    twiddle_mem[1742] = 32'd3660696669;
    twiddle_mem[1743] = 32'd3658009722;
    twiddle_mem[1744] = 32'd3655388312;
    twiddle_mem[1745] = 32'd3652766902;
    twiddle_mem[1746] = 32'd3650079956;
    twiddle_mem[1747] = 32'd3647458547;
    twiddle_mem[1748] = 32'd3644837137;
    twiddle_mem[1749] = 32'd3642215728;
    twiddle_mem[1750] = 32'd3639594318;
    twiddle_mem[1751] = 32'd3637038445;
    twiddle_mem[1752] = 32'd3634417036;
    twiddle_mem[1753] = 32'd3631795627;
    twiddle_mem[1754] = 32'd3629239754;
    twiddle_mem[1755] = 32'd3626683881;
    twiddle_mem[1756] = 32'd3624062472;
    twiddle_mem[1757] = 32'd3621506600;
    twiddle_mem[1758] = 32'd3618950727;
    twiddle_mem[1759] = 32'd3616394855;
    twiddle_mem[1760] = 32'd3613838983;
    twiddle_mem[1761] = 32'd3611283111;
    twiddle_mem[1762] = 32'd3608792775;
    twiddle_mem[1763] = 32'd3606236903;
    twiddle_mem[1764] = 32'd3603681031;
    twiddle_mem[1765] = 32'd3601190696;
    twiddle_mem[1766] = 32'd3598700360;
    twiddle_mem[1767] = 32'd3596210025;
    twiddle_mem[1768] = 32'd3593654154;
    twiddle_mem[1769] = 32'd3591163819;
    twiddle_mem[1770] = 32'd3588673484;
    twiddle_mem[1771] = 32'd3586248685;
    twiddle_mem[1772] = 32'd3583758350;
    twiddle_mem[1773] = 32'd3581268016;
    twiddle_mem[1774] = 32'd3578843217;
    twiddle_mem[1775] = 32'd3576352883;
    twiddle_mem[1776] = 32'd3573928084;
    twiddle_mem[1777] = 32'd3571503286;
    twiddle_mem[1778] = 32'd3569078488;
    twiddle_mem[1779] = 32'd3566653690;
    twiddle_mem[1780] = 32'd3564228892;
    twiddle_mem[1781] = 32'd3561804094;
    twiddle_mem[1782] = 32'd3559444833;
    twiddle_mem[1783] = 32'd3557020035;
    twiddle_mem[1784] = 32'd3554660774;
    twiddle_mem[1785] = 32'd3552235977;
    twiddle_mem[1786] = 32'd3549876715;
    twiddle_mem[1787] = 32'd3547517454;
    twiddle_mem[1788] = 32'd3545158193;
    twiddle_mem[1789] = 32'd3542798933;
    twiddle_mem[1790] = 32'd3540439672;
    twiddle_mem[1791] = 32'd3538080411;
    twiddle_mem[1792] = 32'd3535786687;
    twiddle_mem[1793] = 32'd3533427426;
    twiddle_mem[1794] = 32'd3531133702;
    twiddle_mem[1795] = 32'd3528839978;
    twiddle_mem[1796] = 32'd3526480718;
    twiddle_mem[1797] = 32'd3524186994;
    twiddle_mem[1798] = 32'd3521893270;
    twiddle_mem[1799] = 32'd3519665082;
    twiddle_mem[1800] = 32'd3517371359;
    twiddle_mem[1801] = 32'd3515077635;
    twiddle_mem[1802] = 32'd3512849448;
    twiddle_mem[1803] = 32'd3510555724;
    twiddle_mem[1804] = 32'd3508327537;
    twiddle_mem[1805] = 32'd3506099350;
    twiddle_mem[1806] = 32'd3503871163;
    twiddle_mem[1807] = 32'd3501642976;
    twiddle_mem[1808] = 32'd3499414789;
    twiddle_mem[1809] = 32'd3497252138;
    twiddle_mem[1810] = 32'd3495023952;
    twiddle_mem[1811] = 32'd3492861301;
    twiddle_mem[1812] = 32'd3490633115;
    twiddle_mem[1813] = 32'd3488470465;
    twiddle_mem[1814] = 32'd3486307814;
    twiddle_mem[1815] = 32'd3484145164;
    twiddle_mem[1816] = 32'd3481982514;
    twiddle_mem[1817] = 32'd3479819865;
    twiddle_mem[1818] = 32'd3477657215;
    twiddle_mem[1819] = 32'd3475560101;
    twiddle_mem[1820] = 32'd3473397451;
    twiddle_mem[1821] = 32'd3471300338;
    twiddle_mem[1822] = 32'd3469203225;
    twiddle_mem[1823] = 32'd3467106111;
    twiddle_mem[1824] = 32'd3465008998;
    twiddle_mem[1825] = 32'd3462911885;
    twiddle_mem[1826] = 32'd3460814772;
    twiddle_mem[1827] = 32'd3458783195;
    twiddle_mem[1828] = 32'd3456686082;
    twiddle_mem[1829] = 32'd3454654506;
    twiddle_mem[1830] = 32'd3452622929;
    twiddle_mem[1831] = 32'd3450591352;
    twiddle_mem[1832] = 32'd3448559776;
    twiddle_mem[1833] = 32'd3446528200;
    twiddle_mem[1834] = 32'd3444496623;
    twiddle_mem[1835] = 32'd3442530583;
    twiddle_mem[1836] = 32'd3440499007;
    twiddle_mem[1837] = 32'd3438532967;
    twiddle_mem[1838] = 32'd3436501391;
    twiddle_mem[1839] = 32'd3434535352;
    twiddle_mem[1840] = 32'd3432569312;
    twiddle_mem[1841] = 32'd3430603272;
    twiddle_mem[1842] = 32'd3428702769;
    twiddle_mem[1843] = 32'd3426736730;
    twiddle_mem[1844] = 32'd3424770690;
    twiddle_mem[1845] = 32'd3422870187;
    twiddle_mem[1846] = 32'd3420969684;
    twiddle_mem[1847] = 32'd3419069181;
    twiddle_mem[1848] = 32'd3417168678;
    twiddle_mem[1849] = 32'd3415268175;
    twiddle_mem[1850] = 32'd3413367672;
    twiddle_mem[1851] = 32'd3411467170;
    twiddle_mem[1852] = 32'd3409632203;
    twiddle_mem[1853] = 32'd3407797237;
    twiddle_mem[1854] = 32'd3405896734;
    twiddle_mem[1855] = 32'd3404061768;
    twiddle_mem[1856] = 32'd3402226802;
    twiddle_mem[1857] = 32'd3400391835;
    twiddle_mem[1858] = 32'd3398622405;
    twiddle_mem[1859] = 32'd3396787439;
    twiddle_mem[1860] = 32'd3395018009;
    twiddle_mem[1861] = 32'd3393183044;
    twiddle_mem[1862] = 32'd3391413614;
    twiddle_mem[1863] = 32'd3389644184;
    twiddle_mem[1864] = 32'd3387874755;
    twiddle_mem[1865] = 32'd3386105325;
    twiddle_mem[1866] = 32'd3384335896;
    twiddle_mem[1867] = 32'd3382632002;
    twiddle_mem[1868] = 32'd3380862573;
    twiddle_mem[1869] = 32'd3379158680;
    twiddle_mem[1870] = 32'd3377454787;
    twiddle_mem[1871] = 32'd3375750894;
    twiddle_mem[1872] = 32'd3374047001;
    twiddle_mem[1873] = 32'd3372343108;
    twiddle_mem[1874] = 32'd3370704751;
    twiddle_mem[1875] = 32'd3369000859;
    twiddle_mem[1876] = 32'd3367362502;
    twiddle_mem[1877] = 32'd3365658609;
    twiddle_mem[1878] = 32'd3364020253;
    twiddle_mem[1879] = 32'd3362381897;
    twiddle_mem[1880] = 32'd3360743540;
    twiddle_mem[1881] = 32'd3359170720;
    twiddle_mem[1882] = 32'd3357532364;
    twiddle_mem[1883] = 32'd3355959544;
    twiddle_mem[1884] = 32'd3354321188;
    twiddle_mem[1885] = 32'd3352748368;
    twiddle_mem[1886] = 32'd3351175548;
    twiddle_mem[1887] = 32'd3349602728;
    twiddle_mem[1888] = 32'd3348095445;
    twiddle_mem[1889] = 32'd3346522625;
    twiddle_mem[1890] = 32'd3344949805;
    twiddle_mem[1891] = 32'd3343442522;
    twiddle_mem[1892] = 32'd3341935239;
    twiddle_mem[1893] = 32'd3340427955;
    twiddle_mem[1894] = 32'd3338920672;
    twiddle_mem[1895] = 32'd3337413389;
    twiddle_mem[1896] = 32'd3335906106;
    twiddle_mem[1897] = 32'd3334464359;
    twiddle_mem[1898] = 32'd3332957076;
    twiddle_mem[1899] = 32'd3331515329;
    twiddle_mem[1900] = 32'd3330073582;
    twiddle_mem[1901] = 32'd3328631835;
    twiddle_mem[1902] = 32'd3327190088;
    twiddle_mem[1903] = 32'd3325813878;
    twiddle_mem[1904] = 32'd3324372131;
    twiddle_mem[1905] = 32'd3322995920;
    twiddle_mem[1906] = 32'd3321554174;
    twiddle_mem[1907] = 32'd3320177964;
    twiddle_mem[1908] = 32'd3318801753;
    twiddle_mem[1909] = 32'd3317425543;
    twiddle_mem[1910] = 32'd3316114869;
    twiddle_mem[1911] = 32'd3314738659;
    twiddle_mem[1912] = 32'd3313427985;
    twiddle_mem[1913] = 32'd3312051775;
    twiddle_mem[1914] = 32'd3310741101;
    twiddle_mem[1915] = 32'd3309430427;
    twiddle_mem[1916] = 32'd3308119753;
    twiddle_mem[1917] = 32'd3306874615;
    twiddle_mem[1918] = 32'd3305563941;
    twiddle_mem[1919] = 32'd3304253268;
    twiddle_mem[1920] = 32'd3303008130;
    twiddle_mem[1921] = 32'd3301762993;
    twiddle_mem[1922] = 32'd3300517855;
    twiddle_mem[1923] = 32'd3299272718;
    twiddle_mem[1924] = 32'd3298027580;
    twiddle_mem[1925] = 32'd3296847979;
    twiddle_mem[1926] = 32'd3295602842;
    twiddle_mem[1927] = 32'd3294423241;
    twiddle_mem[1928] = 32'd3293243639;
    twiddle_mem[1929] = 32'd3292064038;
    twiddle_mem[1930] = 32'd3290884437;
    twiddle_mem[1931] = 32'd3289704836;
    twiddle_mem[1932] = 32'd3288590772;
    twiddle_mem[1933] = 32'd3287411171;
    twiddle_mem[1934] = 32'd3286297106;
    twiddle_mem[1935] = 32'd3285183041;
    twiddle_mem[1936] = 32'd3284068976;
    twiddle_mem[1937] = 32'd3282954912;
    twiddle_mem[1938] = 32'd3281840847;
    twiddle_mem[1939] = 32'd3280792319;
    twiddle_mem[1940] = 32'd3279678254;
    twiddle_mem[1941] = 32'd3278629726;
    twiddle_mem[1942] = 32'd3277581197;
    twiddle_mem[1943] = 32'd3276532669;
    twiddle_mem[1944] = 32'd3275484141;
    twiddle_mem[1945] = 32'd3274435612;
    twiddle_mem[1946] = 32'd3273452620;
    twiddle_mem[1947] = 32'd3272404092;
    twiddle_mem[1948] = 32'd3271421100;
    twiddle_mem[1949] = 32'd3270438108;
    twiddle_mem[1950] = 32'd3269455116;
    twiddle_mem[1951] = 32'd3268472124;
    twiddle_mem[1952] = 32'd3267489132;
    twiddle_mem[1953] = 32'd3266571676;
    twiddle_mem[1954] = 32'd3265654220;
    twiddle_mem[1955] = 32'd3264671228;
    twiddle_mem[1956] = 32'd3263753773;
    twiddle_mem[1957] = 32'd3262836317;
    twiddle_mem[1958] = 32'd3261984397;
    twiddle_mem[1959] = 32'd3261066942;
    twiddle_mem[1960] = 32'd3260149486;
    twiddle_mem[1961] = 32'd3259297567;
    twiddle_mem[1962] = 32'd3258445647;
    twiddle_mem[1963] = 32'd3257593728;
    twiddle_mem[1964] = 32'd3256741808;
    twiddle_mem[1965] = 32'd3255889889;
    twiddle_mem[1966] = 32'd3255103506;
    twiddle_mem[1967] = 32'd3254251586;
    twiddle_mem[1968] = 32'd3253465203;
    twiddle_mem[1969] = 32'd3252678820;
    twiddle_mem[1970] = 32'd3251892437;
    twiddle_mem[1971] = 32'd3251106053;
    twiddle_mem[1972] = 32'd3250319670;
    twiddle_mem[1973] = 32'd3249598823;
    twiddle_mem[1974] = 32'd3248812440;
    twiddle_mem[1975] = 32'd3248091593;
    twiddle_mem[1976] = 32'd3247370746;
    twiddle_mem[1977] = 32'd3246649899;
    twiddle_mem[1978] = 32'd3245929052;
    twiddle_mem[1979] = 32'd3245273742;
    twiddle_mem[1980] = 32'd3244552895;
    twiddle_mem[1981] = 32'd3243897584;
    twiddle_mem[1982] = 32'd3243242273;
    twiddle_mem[1983] = 32'd3242586962;
    twiddle_mem[1984] = 32'd3241931652;
    twiddle_mem[1985] = 32'd3241276341;
    twiddle_mem[1986] = 32'd3240686566;
    twiddle_mem[1987] = 32'd3240031256;
    twiddle_mem[1988] = 32'd3239441481;
    twiddle_mem[1989] = 32'd3238851707;
    twiddle_mem[1990] = 32'd3238261932;
    twiddle_mem[1991] = 32'd3237672157;
    twiddle_mem[1992] = 32'd3237082383;
    twiddle_mem[1993] = 32'd3236558144;
    twiddle_mem[1994] = 32'd3235968370;
    twiddle_mem[1995] = 32'd3235444132;
    twiddle_mem[1996] = 32'd3234919893;
    twiddle_mem[1997] = 32'd3234395655;
    twiddle_mem[1998] = 32'd3233871417;
    twiddle_mem[1999] = 32'd3233412714;
    twiddle_mem[2000] = 32'd3232888476;
    twiddle_mem[2001] = 32'd3232429774;
    twiddle_mem[2002] = 32'd3231971071;
    twiddle_mem[2003] = 32'd3231512369;
    twiddle_mem[2004] = 32'd3231053667;
    twiddle_mem[2005] = 32'd3230594965;
    twiddle_mem[2006] = 32'd3230201799;
    twiddle_mem[2007] = 32'd3229743097;
    twiddle_mem[2008] = 32'd3229349930;
    twiddle_mem[2009] = 32'd3228956764;
    twiddle_mem[2010] = 32'd3228563598;
    twiddle_mem[2011] = 32'd3228170432;
    twiddle_mem[2012] = 32'd3227842802;
    twiddle_mem[2013] = 32'd3227449636;
    twiddle_mem[2014] = 32'd3227122006;
    twiddle_mem[2015] = 32'd3226794376;
    twiddle_mem[2016] = 32'd3226466746;
    twiddle_mem[2017] = 32'd3226139116;
    twiddle_mem[2018] = 32'd3225811486;
    twiddle_mem[2019] = 32'd3225549392;
    twiddle_mem[2020] = 32'd3225221762;
    twiddle_mem[2021] = 32'd3224959668;
    twiddle_mem[2022] = 32'd3224697574;
    twiddle_mem[2023] = 32'd3224435481;
    twiddle_mem[2024] = 32'd3224173387;
    twiddle_mem[2025] = 32'd3223976829;
    twiddle_mem[2026] = 32'd3223714735;
    twiddle_mem[2027] = 32'd3223518177;
    twiddle_mem[2028] = 32'd3223321619;
    twiddle_mem[2029] = 32'd3223125061;
    twiddle_mem[2030] = 32'd3222928504;
    twiddle_mem[2031] = 32'd3222731946;
    twiddle_mem[2032] = 32'd3222600924;
    twiddle_mem[2033] = 32'd3222404366;
    twiddle_mem[2034] = 32'd3222273344;
    twiddle_mem[2035] = 32'd3222142323;
    twiddle_mem[2036] = 32'd3222011301;
    twiddle_mem[2037] = 32'd3221880279;
    twiddle_mem[2038] = 32'd3221814793;
    twiddle_mem[2039] = 32'd3221683772;
    twiddle_mem[2040] = 32'd3221618286;
    twiddle_mem[2041] = 32'd3221552800;
    twiddle_mem[2042] = 32'd3221487314;
    twiddle_mem[2043] = 32'd3221421829;
    twiddle_mem[2044] = 32'd3221356343;
    twiddle_mem[2045] = 32'd3221356393;
    twiddle_mem[2046] = 32'd3221290907;
    twiddle_mem[2047] = 32'd3221290958;
    twiddle_mem[2048] = 32'd1073741824;
    twiddle_mem[2049] = 32'd1073807335;
    twiddle_mem[2050] = 32'd1073807310;
    twiddle_mem[2051] = 32'd1073807285;
    twiddle_mem[2052] = 32'd1073807259;
    twiddle_mem[2053] = 32'd1073807234;
    twiddle_mem[2054] = 32'd1073741673;
    twiddle_mem[2055] = 32'd1073741648;
    twiddle_mem[2056] = 32'd1073741623;
    twiddle_mem[2057] = 32'd1073676062;
    twiddle_mem[2058] = 32'd1073676037;
    twiddle_mem[2059] = 32'd1073676012;
    twiddle_mem[2060] = 32'd1073610450;
    twiddle_mem[2061] = 32'd1073610425;
    twiddle_mem[2062] = 32'd1073544864;
    twiddle_mem[2063] = 32'd1073544839;
    twiddle_mem[2064] = 32'd1073479278;
    twiddle_mem[2065] = 32'd1073413717;
    twiddle_mem[2066] = 32'd1073413692;
    twiddle_mem[2067] = 32'd1073348131;
    twiddle_mem[2068] = 32'd1073282569;
    twiddle_mem[2069] = 32'd1073217008;
    twiddle_mem[2070] = 32'd1073216983;
    twiddle_mem[2071] = 32'd1073151422;
    twiddle_mem[2072] = 32'd1073085861;
    twiddle_mem[2073] = 32'd1073020300;
    twiddle_mem[2074] = 32'd1072954739;
    twiddle_mem[2075] = 32'd1072889178;
    twiddle_mem[2076] = 32'd1072823616;
    twiddle_mem[2077] = 32'd1072758055;
    twiddle_mem[2078] = 32'd1072692494;
    twiddle_mem[2079] = 32'd1072561397;
    twiddle_mem[2080] = 32'd1072495836;
    twiddle_mem[2081] = 32'd1072430275;
    twiddle_mem[2082] = 32'd1072364714;
    twiddle_mem[2083] = 32'd1072233617;
    twiddle_mem[2084] = 32'd1072168056;
    twiddle_mem[2085] = 32'd1072102495;
    twiddle_mem[2086] = 32'd1071971397;
    twiddle_mem[2087] = 32'd1071905836;
    twiddle_mem[2088] = 32'd1071774739;
    twiddle_mem[2089] = 32'd1071709178;
    twiddle_mem[2090] = 32'd1071578081;
    twiddle_mem[2091] = 32'd1071446984;
    twiddle_mem[2092] = 32'd1071381423;
    twiddle_mem[2093] = 32'd1071250326;
    twiddle_mem[2094] = 32'd1071119229;
    twiddle_mem[2095] = 32'd1070988132;
    twiddle_mem[2096] = 32'd1070922571;
    twiddle_mem[2097] = 32'd1070791474;
    twiddle_mem[2098] = 32'd1070660377;
    twiddle_mem[2099] = 32'd1070529280;
    twiddle_mem[2100] = 32'd1070398182;
    twiddle_mem[2101] = 32'd1070267085;
    twiddle_mem[2102] = 32'd1070135988;
    twiddle_mem[2103] = 32'd1070004891;
    twiddle_mem[2104] = 32'd1069873794;
    twiddle_mem[2105] = 32'd1069677161;
    twiddle_mem[2106] = 32'd1069546064;
    twiddle_mem[2107] = 32'd1069414967;
    twiddle_mem[2108] = 32'd1069283870;
    twiddle_mem[2109] = 32'd1069087237;
    twiddle_mem[2110] = 32'd1068956140;
    twiddle_mem[2111] = 32'd1068825043;
    twiddle_mem[2112] = 32'd1068628410;
    twiddle_mem[2113] = 32'd1068497313;
    twiddle_mem[2114] = 32'd1068300680;
    twiddle_mem[2115] = 32'd1068169583;
    twiddle_mem[2116] = 32'd1067972950;
    twiddle_mem[2117] = 32'd1067776317;
    twiddle_mem[2118] = 32'd1067645220;
    twiddle_mem[2119] = 32'd1067448587;
    twiddle_mem[2120] = 32'd1067251954;
    twiddle_mem[2121] = 32'd1067055321;
    twiddle_mem[2122] = 32'd1066924224;
    twiddle_mem[2123] = 32'd1066727591;
    twiddle_mem[2124] = 32'd1066530958;
    twiddle_mem[2125] = 32'd1066334325;
    twiddle_mem[2126] = 32'd1066137692;
    twiddle_mem[2127] = 32'd1065941059;
    twiddle_mem[2128] = 32'd1065744426;
    twiddle_mem[2129] = 32'd1065547793;
    twiddle_mem[2130] = 32'd1065351161;
    twiddle_mem[2131] = 32'd1065088992;
    twiddle_mem[2132] = 32'd1064892359;
    twiddle_mem[2133] = 32'd1064695726;
    twiddle_mem[2134] = 32'd1064499093;
    twiddle_mem[2135] = 32'd1064236924;
    twiddle_mem[2136] = 32'd1064040291;
    twiddle_mem[2137] = 32'd1063843658;
    twiddle_mem[2138] = 32'd1063581489;
    twiddle_mem[2139] = 32'd1063384856;
    twiddle_mem[2140] = 32'd1063122687;
    twiddle_mem[2141] = 32'd1062926055;
    twiddle_mem[2142] = 32'd1062663886;
    twiddle_mem[2143] = 32'd1062401717;
    twiddle_mem[2144] = 32'd1062205084;
    twiddle_mem[2145] = 32'd1061942915;
    twiddle_mem[2146] = 32'd1061680746;
    twiddle_mem[2147] = 32'd1061418577;
    twiddle_mem[2148] = 32'd1061221945;
    twiddle_mem[2149] = 32'd1060959776;
    twiddle_mem[2150] = 32'd1060697607;
    twiddle_mem[2151] = 32'd1060435438;
    twiddle_mem[2152] = 32'd1060173269;
    twiddle_mem[2153] = 32'd1059911100;
    twiddle_mem[2154] = 32'd1059648932;
    twiddle_mem[2155] = 32'd1059386763;
    twiddle_mem[2156] = 32'd1059124594;
    twiddle_mem[2157] = 32'd1058862425;
    twiddle_mem[2158] = 32'd1058534720;
    twiddle_mem[2159] = 32'd1058272552;
    twiddle_mem[2160] = 32'd1058010383;
    twiddle_mem[2161] = 32'd1057682678;
    twiddle_mem[2162] = 32'd1057420509;
    twiddle_mem[2163] = 32'd1057158341;
    twiddle_mem[2164] = 32'd1056830636;
    twiddle_mem[2165] = 32'd1056568467;
    twiddle_mem[2166] = 32'd1056240763;
    twiddle_mem[2167] = 32'd1055978594;
    twiddle_mem[2168] = 32'd1055650889;
    twiddle_mem[2169] = 32'd1055388720;
    twiddle_mem[2170] = 32'd1055061016;
    twiddle_mem[2171] = 32'd1054733311;
    twiddle_mem[2172] = 32'd1054405606;
    twiddle_mem[2173] = 32'd1054143438;
    twiddle_mem[2174] = 32'd1053815733;
    twiddle_mem[2175] = 32'd1053488028;
    twiddle_mem[2176] = 32'd1053160324;
    twiddle_mem[2177] = 32'd1052832619;
    twiddle_mem[2178] = 32'd1052504914;
    twiddle_mem[2179] = 32'd1052177210;
    twiddle_mem[2180] = 32'd1051849505;
    twiddle_mem[2181] = 32'd1051521800;
    twiddle_mem[2182] = 32'd1051194096;
    twiddle_mem[2183] = 32'd1050866391;
    twiddle_mem[2184] = 32'd1050538687;
    twiddle_mem[2185] = 32'd1050210982;
    twiddle_mem[2186] = 32'd1049817742;
    twiddle_mem[2187] = 32'd1049490037;
    twiddle_mem[2188] = 32'd1049162332;
    twiddle_mem[2189] = 32'd1048769092;
    twiddle_mem[2190] = 32'd1048441387;
    twiddle_mem[2191] = 32'd1048048147;
    twiddle_mem[2192] = 32'd1047720442;
    twiddle_mem[2193] = 32'd1047327202;
    twiddle_mem[2194] = 32'd1046999497;
    twiddle_mem[2195] = 32'd1046606257;
    twiddle_mem[2196] = 32'd1046278552;
    twiddle_mem[2197] = 32'd1045885312;
    twiddle_mem[2198] = 32'd1045492071;
    twiddle_mem[2199] = 32'd1045098831;
    twiddle_mem[2200] = 32'd1044771126;
    twiddle_mem[2201] = 32'd1044377886;
    twiddle_mem[2202] = 32'd1043984645;
    twiddle_mem[2203] = 32'd1043591405;
    twiddle_mem[2204] = 32'd1043198165;
    twiddle_mem[2205] = 32'd1042804924;
    twiddle_mem[2206] = 32'd1042411684;
    twiddle_mem[2207] = 32'd1042018443;
    twiddle_mem[2208] = 32'd1041625203;
    twiddle_mem[2209] = 32'd1041231963;
    twiddle_mem[2210] = 32'd1040838722;
    twiddle_mem[2211] = 32'd1040445482;
    twiddle_mem[2212] = 32'd1039986706;
    twiddle_mem[2213] = 32'd1039593465;
    twiddle_mem[2214] = 32'd1039200225;
    twiddle_mem[2215] = 32'd1038741449;
    twiddle_mem[2216] = 32'd1038348208;
    twiddle_mem[2217] = 32'd1037954968;
    twiddle_mem[2218] = 32'd1037496192;
    twiddle_mem[2219] = 32'd1037102951;
    twiddle_mem[2220] = 32'd1036644175;
    twiddle_mem[2221] = 32'd1036185399;
    twiddle_mem[2222] = 32'd1035792159;
    twiddle_mem[2223] = 32'd1035333382;
    twiddle_mem[2224] = 32'd1034940142;
    twiddle_mem[2225] = 32'd1034481366;
    twiddle_mem[2226] = 32'd1034022590;
    twiddle_mem[2227] = 32'd1033563814;
    twiddle_mem[2228] = 32'd1033105037;
    twiddle_mem[2229] = 32'd1032711797;
    twiddle_mem[2230] = 32'd1032253021;
    twiddle_mem[2231] = 32'd1031794245;
    twiddle_mem[2232] = 32'd1031335469;
    twiddle_mem[2233] = 32'd1030876693;
    twiddle_mem[2234] = 32'd1030417916;
    twiddle_mem[2235] = 32'd1029959140;
    twiddle_mem[2236] = 32'd1029434828;
    twiddle_mem[2237] = 32'd1028976052;
    twiddle_mem[2238] = 32'd1028517276;
    twiddle_mem[2239] = 32'd1028058500;
    twiddle_mem[2240] = 32'd1027599724;
    twiddle_mem[2241] = 32'd1027075412;
    twiddle_mem[2242] = 32'd1026616636;
    twiddle_mem[2243] = 32'd1026092324;
    twiddle_mem[2244] = 32'd1025633548;
    twiddle_mem[2245] = 32'd1025174772;
    twiddle_mem[2246] = 32'd1024650460;
    twiddle_mem[2247] = 32'd1024191684;
    twiddle_mem[2248] = 32'd1023667372;
    twiddle_mem[2249] = 32'd1023143060;
    twiddle_mem[2250] = 32'd1022684284;
    twiddle_mem[2251] = 32'd1022159972;
    twiddle_mem[2252] = 32'd1021635660;
    twiddle_mem[2253] = 32'd1021176884;
    twiddle_mem[2254] = 32'd1020652572;
    twiddle_mem[2255] = 32'd1020128261;
    twiddle_mem[2256] = 32'd1019603949;
    twiddle_mem[2257] = 32'd1019079637;
    twiddle_mem[2258] = 32'd1018555325;
    twiddle_mem[2259] = 32'd1018031013;
    twiddle_mem[2260] = 32'd1017506701;
    twiddle_mem[2261] = 32'd1016982389;
    twiddle_mem[2262] = 32'd1016458078;
    twiddle_mem[2263] = 32'd1015933766;
    twiddle_mem[2264] = 32'd1015409454;
    twiddle_mem[2265] = 32'd1014885142;
    twiddle_mem[2266] = 32'd1014295295;
    twiddle_mem[2267] = 32'd1013770983;
    twiddle_mem[2268] = 32'd1013246671;
    twiddle_mem[2269] = 32'd1012656823;
    twiddle_mem[2270] = 32'd1012132512;
    twiddle_mem[2271] = 32'd1011608200;
    twiddle_mem[2272] = 32'd1011018352;
    twiddle_mem[2273] = 32'd1010494041;
    twiddle_mem[2274] = 32'd1009904193;
    twiddle_mem[2275] = 32'd1009379881;
    twiddle_mem[2276] = 32'd1008790034;
    twiddle_mem[2277] = 32'd1008200186;
    twiddle_mem[2278] = 32'd1007675875;
    twiddle_mem[2279] = 32'd1007086027;
    twiddle_mem[2280] = 32'd1006496180;
    twiddle_mem[2281] = 32'd1005971868;
    twiddle_mem[2282] = 32'd1005382020;
    twiddle_mem[2283] = 32'd1004792173;
    twiddle_mem[2284] = 32'd1004202325;
    twiddle_mem[2285] = 32'd1003612478;
    twiddle_mem[2286] = 32'd1003022630;
    twiddle_mem[2287] = 32'd1002432783;
    twiddle_mem[2288] = 32'd1001842935;
    twiddle_mem[2289] = 32'd1001253088;
    twiddle_mem[2290] = 32'd1000663241;
    twiddle_mem[2291] = 32'd1000073393;
    twiddle_mem[2292] = 32'd999483546;
    twiddle_mem[2293] = 32'd998828162;
    twiddle_mem[2294] = 32'd998238315;
    twiddle_mem[2295] = 32'd997648468;
    twiddle_mem[2296] = 32'd997058620;
    twiddle_mem[2297] = 32'd996403237;
    twiddle_mem[2298] = 32'd995813390;
    twiddle_mem[2299] = 32'd995158006;
    twiddle_mem[2300] = 32'd994568159;
    twiddle_mem[2301] = 32'd993978312;
    twiddle_mem[2302] = 32'd993322929;
    twiddle_mem[2303] = 32'd992667545;
    twiddle_mem[2304] = 32'd992077698;
    twiddle_mem[2305] = 32'd991422315;
    twiddle_mem[2306] = 32'd990832468;
    twiddle_mem[2307] = 32'd990177085;
    twiddle_mem[2308] = 32'd989521701;
    twiddle_mem[2309] = 32'd988866318;
    twiddle_mem[2310] = 32'd988210935;
    twiddle_mem[2311] = 32'd987621088;
    twiddle_mem[2312] = 32'd986965705;
    twiddle_mem[2313] = 32'd986310322;
    twiddle_mem[2314] = 32'd985654939;
    twiddle_mem[2315] = 32'd984999556;
    twiddle_mem[2316] = 32'd984344173;
    twiddle_mem[2317] = 32'd983688790;
    twiddle_mem[2318] = 32'd983033407;
    twiddle_mem[2319] = 32'd982378024;
    twiddle_mem[2320] = 32'd981657105;
    twiddle_mem[2321] = 32'd981001722;
    twiddle_mem[2322] = 32'd980346339;
    twiddle_mem[2323] = 32'd979690956;
    twiddle_mem[2324] = 32'd978970037;
    twiddle_mem[2325] = 32'd978314654;
    twiddle_mem[2326] = 32'd977659271;
    twiddle_mem[2327] = 32'd976938352;
    twiddle_mem[2328] = 32'd976282969;
    twiddle_mem[2329] = 32'd975562050;
    twiddle_mem[2330] = 32'd974906668;
    twiddle_mem[2331] = 32'd974185749;
    twiddle_mem[2332] = 32'd973530366;
    twiddle_mem[2333] = 32'd972809447;
    twiddle_mem[2334] = 32'd972088528;
    twiddle_mem[2335] = 32'd971433146;
    twiddle_mem[2336] = 32'd970712227;
    twiddle_mem[2337] = 32'd969991308;
    twiddle_mem[2338] = 32'd969270390;
    twiddle_mem[2339] = 32'd968615007;
    twiddle_mem[2340] = 32'd967894088;
    twiddle_mem[2341] = 32'd967173170;
    twiddle_mem[2342] = 32'd966452251;
    twiddle_mem[2343] = 32'd965731332;
    twiddle_mem[2344] = 32'd965010414;
    twiddle_mem[2345] = 32'd964289495;
    twiddle_mem[2346] = 32'd963568577;
    twiddle_mem[2347] = 32'd962847658;
    twiddle_mem[2348] = 32'd962126740;
    twiddle_mem[2349] = 32'd961340285;
    twiddle_mem[2350] = 32'd960619367;
    twiddle_mem[2351] = 32'd959898448;
    twiddle_mem[2352] = 32'd959177530;
    twiddle_mem[2353] = 32'd958391075;
    twiddle_mem[2354] = 32'd957670157;
    twiddle_mem[2355] = 32'd956949238;
    twiddle_mem[2356] = 32'd956162784;
    twiddle_mem[2357] = 32'd955441866;
    twiddle_mem[2358] = 32'd954655411;
    twiddle_mem[2359] = 32'd953934493;
    twiddle_mem[2360] = 32'd953148039;
    twiddle_mem[2361] = 32'd952361584;
    twiddle_mem[2362] = 32'd951640666;
    twiddle_mem[2363] = 32'd950854212;
    twiddle_mem[2364] = 32'd950133293;
    twiddle_mem[2365] = 32'd949346839;
    twiddle_mem[2366] = 32'd948560385;
    twiddle_mem[2367] = 32'd947773931;
    twiddle_mem[2368] = 32'd946987477;
    twiddle_mem[2369] = 32'd946266558;
    twiddle_mem[2370] = 32'd945480104;
    twiddle_mem[2371] = 32'd944693650;
    twiddle_mem[2372] = 32'd943907196;
    twiddle_mem[2373] = 32'd943120742;
    twiddle_mem[2374] = 32'd942334288;
    twiddle_mem[2375] = 32'd941547834;
    twiddle_mem[2376] = 32'd940761380;
    twiddle_mem[2377] = 32'd939909390;
    twiddle_mem[2378] = 32'd939122936;
    twiddle_mem[2379] = 32'd938336482;
    twiddle_mem[2380] = 32'd937550028;
    twiddle_mem[2381] = 32'd936763574;
    twiddle_mem[2382] = 32'd935911584;
    twiddle_mem[2383] = 32'd935125130;
    twiddle_mem[2384] = 32'd934338676;
    twiddle_mem[2385] = 32'd933486686;
    twiddle_mem[2386] = 32'd932700233;
    twiddle_mem[2387] = 32'd931848243;
    twiddle_mem[2388] = 32'd931061789;
    twiddle_mem[2389] = 32'd930209799;
    twiddle_mem[2390] = 32'd929423345;
    twiddle_mem[2391] = 32'd928571356;
    twiddle_mem[2392] = 32'd927719366;
    twiddle_mem[2393] = 32'd926932912;
    twiddle_mem[2394] = 32'd926080923;
    twiddle_mem[2395] = 32'd925228933;
    twiddle_mem[2396] = 32'd924376943;
    twiddle_mem[2397] = 32'd923590490;
    twiddle_mem[2398] = 32'd922738500;
    twiddle_mem[2399] = 32'd921886511;
    twiddle_mem[2400] = 32'd921034521;
    twiddle_mem[2401] = 32'd920182531;
    twiddle_mem[2402] = 32'd919330542;
    twiddle_mem[2403] = 32'd918478552;
    twiddle_mem[2404] = 32'd917626563;
    twiddle_mem[2405] = 32'd916774573;
    twiddle_mem[2406] = 32'd915922584;
    twiddle_mem[2407] = 32'd915070595;
    twiddle_mem[2408] = 32'd914218605;
    twiddle_mem[2409] = 32'd913301080;
    twiddle_mem[2410] = 32'd912449090;
    twiddle_mem[2411] = 32'd911597101;
    twiddle_mem[2412] = 32'd910745112;
    twiddle_mem[2413] = 32'd909827586;
    twiddle_mem[2414] = 32'd908975597;
    twiddle_mem[2415] = 32'd908123608;
    twiddle_mem[2416] = 32'd907206083;
    twiddle_mem[2417] = 32'd906354093;
    twiddle_mem[2418] = 32'd905436568;
    twiddle_mem[2419] = 32'd904584579;
    twiddle_mem[2420] = 32'd903667054;
    twiddle_mem[2421] = 32'd902749529;
    twiddle_mem[2422] = 32'd901897540;
    twiddle_mem[2423] = 32'd900980014;
    twiddle_mem[2424] = 32'd900062489;
    twiddle_mem[2425] = 32'd899210500;
    twiddle_mem[2426] = 32'd898292975;
    twiddle_mem[2427] = 32'd897375450;
    twiddle_mem[2428] = 32'd896457925;
    twiddle_mem[2429] = 32'd895605936;
    twiddle_mem[2430] = 32'd894688411;
    twiddle_mem[2431] = 32'd893770886;
    twiddle_mem[2432] = 32'd892853362;
    twiddle_mem[2433] = 32'd891935837;
    twiddle_mem[2434] = 32'd891018312;
    twiddle_mem[2435] = 32'd890100787;
    twiddle_mem[2436] = 32'd889183262;
    twiddle_mem[2437] = 32'd888265737;
    twiddle_mem[2438] = 32'd887282677;
    twiddle_mem[2439] = 32'd886365152;
    twiddle_mem[2440] = 32'd885447627;
    twiddle_mem[2441] = 32'd884530102;
    twiddle_mem[2442] = 32'd883612578;
    twiddle_mem[2443] = 32'd882629517;
    twiddle_mem[2444] = 32'd881711992;
    twiddle_mem[2445] = 32'd880794468;
    twiddle_mem[2446] = 32'd879811407;
    twiddle_mem[2447] = 32'd878893883;
    twiddle_mem[2448] = 32'd877910822;
    twiddle_mem[2449] = 32'd876993297;
    twiddle_mem[2450] = 32'd876010237;
    twiddle_mem[2451] = 32'd875092712;
    twiddle_mem[2452] = 32'd874109652;
    twiddle_mem[2453] = 32'd873192127;
    twiddle_mem[2454] = 32'd872209067;
    twiddle_mem[2455] = 32'd871226007;
    twiddle_mem[2456] = 32'd870308482;
    twiddle_mem[2457] = 32'd869325422;
    twiddle_mem[2458] = 32'd868342362;
    twiddle_mem[2459] = 32'd867359301;
    twiddle_mem[2460] = 32'd866376241;
    twiddle_mem[2461] = 32'd865458717;
    twiddle_mem[2462] = 32'd864475656;
    twiddle_mem[2463] = 32'd863492596;
    twiddle_mem[2464] = 32'd862509536;
    twiddle_mem[2465] = 32'd861526476;
    twiddle_mem[2466] = 32'd860543416;
    twiddle_mem[2467] = 32'd859560356;
    twiddle_mem[2468] = 32'd858577295;
    twiddle_mem[2469] = 32'd857594235;
    twiddle_mem[2470] = 32'd856545639;
    twiddle_mem[2471] = 32'd855562579;
    twiddle_mem[2472] = 32'd854579519;
    twiddle_mem[2473] = 32'd853596459;
    twiddle_mem[2474] = 32'd852547863;
    twiddle_mem[2475] = 32'd851564803;
    twiddle_mem[2476] = 32'd850581743;
    twiddle_mem[2477] = 32'd849598684;
    twiddle_mem[2478] = 32'd848550088;
    twiddle_mem[2479] = 32'd847567028;
    twiddle_mem[2480] = 32'd846518432;
    twiddle_mem[2481] = 32'd845535372;
    twiddle_mem[2482] = 32'd844486776;
    twiddle_mem[2483] = 32'd843503717;
    twiddle_mem[2484] = 32'd842455121;
    twiddle_mem[2485] = 32'd841472061;
    twiddle_mem[2486] = 32'd840423466;
    twiddle_mem[2487] = 32'd839374870;
    twiddle_mem[2488] = 32'd838391810;
    twiddle_mem[2489] = 32'd837343215;
    twiddle_mem[2490] = 32'd836294619;
    twiddle_mem[2491] = 32'd835246024;
    twiddle_mem[2492] = 32'd834262964;
    twiddle_mem[2493] = 32'd833214368;
    twiddle_mem[2494] = 32'd832165773;
    twiddle_mem[2495] = 32'd831117178;
    twiddle_mem[2496] = 32'd830068582;
    twiddle_mem[2497] = 32'd829019987;
    twiddle_mem[2498] = 32'd827971391;
    twiddle_mem[2499] = 32'd826922796;
    twiddle_mem[2500] = 32'd825874201;
    twiddle_mem[2501] = 32'd824825605;
    twiddle_mem[2502] = 32'd823777010;
    twiddle_mem[2503] = 32'd822728415;
    twiddle_mem[2504] = 32'd821679819;
    twiddle_mem[2505] = 32'd820565688;
    twiddle_mem[2506] = 32'd819517093;
    twiddle_mem[2507] = 32'd818468498;
    twiddle_mem[2508] = 32'd817419903;
    twiddle_mem[2509] = 32'd816305772;
    twiddle_mem[2510] = 32'd815257177;
    twiddle_mem[2511] = 32'd814208581;
    twiddle_mem[2512] = 32'd813094450;
    twiddle_mem[2513] = 32'd812045855;
    twiddle_mem[2514] = 32'd810931724;
    twiddle_mem[2515] = 32'd809883129;
    twiddle_mem[2516] = 32'd808768998;
    twiddle_mem[2517] = 32'd807720404;
    twiddle_mem[2518] = 32'd806606273;
    twiddle_mem[2519] = 32'd805492142;
    twiddle_mem[2520] = 32'd804443547;
    twiddle_mem[2521] = 32'd803329416;
    twiddle_mem[2522] = 32'd802215285;
    twiddle_mem[2523] = 32'd801166691;
    twiddle_mem[2524] = 32'd800052560;
    twiddle_mem[2525] = 32'd798938429;
    twiddle_mem[2526] = 32'd797824298;
    twiddle_mem[2527] = 32'd796775704;
    twiddle_mem[2528] = 32'd795661573;
    twiddle_mem[2529] = 32'd794547443;
    twiddle_mem[2530] = 32'd793433312;
    twiddle_mem[2531] = 32'd792319181;
    twiddle_mem[2532] = 32'd791205051;
    twiddle_mem[2533] = 32'd790090920;
    twiddle_mem[2534] = 32'd788976790;
    twiddle_mem[2535] = 32'd787862659;
    twiddle_mem[2536] = 32'd786748529;
    twiddle_mem[2537] = 32'd785634399;
    twiddle_mem[2538] = 32'd784520268;
    twiddle_mem[2539] = 32'd783340602;
    twiddle_mem[2540] = 32'd782226472;
    twiddle_mem[2541] = 32'd781112341;
    twiddle_mem[2542] = 32'd779998211;
    twiddle_mem[2543] = 32'd778818545;
    twiddle_mem[2544] = 32'd777704415;
    twiddle_mem[2545] = 32'd776590284;
    twiddle_mem[2546] = 32'd775410618;
    twiddle_mem[2547] = 32'd774296488;
    twiddle_mem[2548] = 32'd773182358;
    twiddle_mem[2549] = 32'd772002692;
    twiddle_mem[2550] = 32'd770888562;
    twiddle_mem[2551] = 32'd769708896;
    twiddle_mem[2552] = 32'd768594766;
    twiddle_mem[2553] = 32'd767415100;
    twiddle_mem[2554] = 32'd766235434;
    twiddle_mem[2555] = 32'd765121304;
    twiddle_mem[2556] = 32'd763941638;
    twiddle_mem[2557] = 32'd762761972;
    twiddle_mem[2558] = 32'd761647842;
    twiddle_mem[2559] = 32'd760468177;
    twiddle_mem[2560] = 32'd759288511;
    twiddle_mem[2561] = 32'd758108845;
    twiddle_mem[2562] = 32'd756994715;
    twiddle_mem[2563] = 32'd755815050;
    twiddle_mem[2564] = 32'd754635384;
    twiddle_mem[2565] = 32'd753455718;
    twiddle_mem[2566] = 32'd752276053;
    twiddle_mem[2567] = 32'd751096387;
    twiddle_mem[2568] = 32'd749916721;
    twiddle_mem[2569] = 32'd748737056;
    twiddle_mem[2570] = 32'd747557390;
    twiddle_mem[2571] = 32'd746377725;
    twiddle_mem[2572] = 32'd745198059;
    twiddle_mem[2573] = 32'd744018394;
    twiddle_mem[2574] = 32'd742838729;
    twiddle_mem[2575] = 32'd741659063;
    twiddle_mem[2576] = 32'd740413862;
    twiddle_mem[2577] = 32'd739234197;
    twiddle_mem[2578] = 32'd738054531;
    twiddle_mem[2579] = 32'd736874866;
    twiddle_mem[2580] = 32'd735629665;
    twiddle_mem[2581] = 32'd734450000;
    twiddle_mem[2582] = 32'd733270334;
    twiddle_mem[2583] = 32'd732025133;
    twiddle_mem[2584] = 32'd730845468;
    twiddle_mem[2585] = 32'd729665803;
    twiddle_mem[2586] = 32'd728420602;
    twiddle_mem[2587] = 32'd727240937;
    twiddle_mem[2588] = 32'd725995736;
    twiddle_mem[2589] = 32'd724816071;
    twiddle_mem[2590] = 32'd723570870;
    twiddle_mem[2591] = 32'd722325669;
    twiddle_mem[2592] = 32'd721146004;
    twiddle_mem[2593] = 32'd719900803;
    twiddle_mem[2594] = 32'd718721139;
    twiddle_mem[2595] = 32'd717475938;
    twiddle_mem[2596] = 32'd716230737;
    twiddle_mem[2597] = 32'd714985536;
    twiddle_mem[2598] = 32'd713805872;
    twiddle_mem[2599] = 32'd712560671;
    twiddle_mem[2600] = 32'd711315470;
    twiddle_mem[2601] = 32'd710070270;
    twiddle_mem[2602] = 32'd708825069;
    twiddle_mem[2603] = 32'd707579868;
    twiddle_mem[2604] = 32'd706400204;
    twiddle_mem[2605] = 32'd705155003;
    twiddle_mem[2606] = 32'd703909803;
    twiddle_mem[2607] = 32'd702664602;
    twiddle_mem[2608] = 32'd701419402;
    twiddle_mem[2609] = 32'd700174201;
    twiddle_mem[2610] = 32'd698863465;
    twiddle_mem[2611] = 32'd697618265;
    twiddle_mem[2612] = 32'd696373064;
    twiddle_mem[2613] = 32'd695127864;
    twiddle_mem[2614] = 32'd693882664;
    twiddle_mem[2615] = 32'd692637464;
    twiddle_mem[2616] = 32'd691392263;
    twiddle_mem[2617] = 32'd690081527;
    twiddle_mem[2618] = 32'd688836327;
    twiddle_mem[2619] = 32'd687591127;
    twiddle_mem[2620] = 32'd686280391;
    twiddle_mem[2621] = 32'd685035191;
    twiddle_mem[2622] = 32'd683789991;
    twiddle_mem[2623] = 32'd682479255;
    twiddle_mem[2624] = 32'd681234055;
    twiddle_mem[2625] = 32'd679923319;
    twiddle_mem[2626] = 32'd678678119;
    twiddle_mem[2627] = 32'd677432919;
    twiddle_mem[2628] = 32'd676122183;
    twiddle_mem[2629] = 32'd674811448;
    twiddle_mem[2630] = 32'd673566248;
    twiddle_mem[2631] = 32'd672255512;
    twiddle_mem[2632] = 32'd671010312;
    twiddle_mem[2633] = 32'd669699577;
    twiddle_mem[2634] = 32'd668388841;
    twiddle_mem[2635] = 32'd667143641;
    twiddle_mem[2636] = 32'd665832906;
    twiddle_mem[2637] = 32'd664522170;
    twiddle_mem[2638] = 32'd663276971;
    twiddle_mem[2639] = 32'd661966235;
    twiddle_mem[2640] = 32'd660655500;
    twiddle_mem[2641] = 32'd659344764;
    twiddle_mem[2642] = 32'd658034029;
    twiddle_mem[2643] = 32'd656723293;
    twiddle_mem[2644] = 32'd655478094;
    twiddle_mem[2645] = 32'd654167359;
    twiddle_mem[2646] = 32'd652856624;
    twiddle_mem[2647] = 32'd651545888;
    twiddle_mem[2648] = 32'd650235153;
    twiddle_mem[2649] = 32'd648924418;
    twiddle_mem[2650] = 32'd647613683;
    twiddle_mem[2651] = 32'd646302947;
    twiddle_mem[2652] = 32'd644992212;
    twiddle_mem[2653] = 32'd643615941;
    twiddle_mem[2654] = 32'd642305206;
    twiddle_mem[2655] = 32'd640994471;
    twiddle_mem[2656] = 32'd639683736;
    twiddle_mem[2657] = 32'd638373001;
    twiddle_mem[2658] = 32'd637062266;
    twiddle_mem[2659] = 32'd635685995;
    twiddle_mem[2660] = 32'd634375261;
    twiddle_mem[2661] = 32'd633064526;
    twiddle_mem[2662] = 32'd631688255;
    twiddle_mem[2663] = 32'd630377520;
    twiddle_mem[2664] = 32'd629066785;
    twiddle_mem[2665] = 32'd627690515;
    twiddle_mem[2666] = 32'd626379780;
    twiddle_mem[2667] = 32'd625069045;
    twiddle_mem[2668] = 32'd623692775;
    twiddle_mem[2669] = 32'd622382040;
    twiddle_mem[2670] = 32'd621005770;
    twiddle_mem[2671] = 32'd619695035;
    twiddle_mem[2672] = 32'd618318765;
    twiddle_mem[2673] = 32'd616942494;
    twiddle_mem[2674] = 32'd615631760;
    twiddle_mem[2675] = 32'd614255489;
    twiddle_mem[2676] = 32'd612944755;
    twiddle_mem[2677] = 32'd611568485;
    twiddle_mem[2678] = 32'd610192214;
    twiddle_mem[2679] = 32'd608881480;
    twiddle_mem[2680] = 32'd607505210;
    twiddle_mem[2681] = 32'd606128940;
    twiddle_mem[2682] = 32'd604752670;
    twiddle_mem[2683] = 32'd603441935;
    twiddle_mem[2684] = 32'd602065665;
    twiddle_mem[2685] = 32'd600689395;
    twiddle_mem[2686] = 32'd599313125;
    twiddle_mem[2687] = 32'd597936855;
    twiddle_mem[2688] = 32'd596560585;
    twiddle_mem[2689] = 32'd595249851;
    twiddle_mem[2690] = 32'd593873581;
    twiddle_mem[2691] = 32'd592497311;
    twiddle_mem[2692] = 32'd591121042;
    twiddle_mem[2693] = 32'd589744772;
    twiddle_mem[2694] = 32'd588368502;
    twiddle_mem[2695] = 32'd586992232;
    twiddle_mem[2696] = 32'd585615963;
    twiddle_mem[2697] = 32'd584239693;
    twiddle_mem[2698] = 32'd582797887;
    twiddle_mem[2699] = 32'd581421618;
    twiddle_mem[2700] = 32'd580045348;
    twiddle_mem[2701] = 32'd578669078;
    twiddle_mem[2702] = 32'd577292809;
    twiddle_mem[2703] = 32'd575916539;
    twiddle_mem[2704] = 32'd574474734;
    twiddle_mem[2705] = 32'd573098464;
    twiddle_mem[2706] = 32'd571722195;
    twiddle_mem[2707] = 32'd570345926;
    twiddle_mem[2708] = 32'd568904120;
    twiddle_mem[2709] = 32'd567527851;
    twiddle_mem[2710] = 32'd566151582;
    twiddle_mem[2711] = 32'd564709777;
    twiddle_mem[2712] = 32'd563333507;
    twiddle_mem[2713] = 32'd561891702;
    twiddle_mem[2714] = 32'd560515433;
    twiddle_mem[2715] = 32'd559139164;
    twiddle_mem[2716] = 32'd557697359;
    twiddle_mem[2717] = 32'd556321090;
    twiddle_mem[2718] = 32'd554879285;
    twiddle_mem[2719] = 32'd553503016;
    twiddle_mem[2720] = 32'd552061211;
    twiddle_mem[2721] = 32'd550619406;
    twiddle_mem[2722] = 32'd549243137;
    twiddle_mem[2723] = 32'd547801332;
    twiddle_mem[2724] = 32'd546425064;
    twiddle_mem[2725] = 32'd544983259;
    twiddle_mem[2726] = 32'd543541454;
    twiddle_mem[2727] = 32'd542165185;
    twiddle_mem[2728] = 32'd540723381;
    twiddle_mem[2729] = 32'd539281576;
    twiddle_mem[2730] = 32'd537905307;
    twiddle_mem[2731] = 32'd536463503;
    twiddle_mem[2732] = 32'd535021698;
    twiddle_mem[2733] = 32'd533579894;
    twiddle_mem[2734] = 32'd532138089;
    twiddle_mem[2735] = 32'd530761821;
    twiddle_mem[2736] = 32'd529320016;
    twiddle_mem[2737] = 32'd527878212;
    twiddle_mem[2738] = 32'd526436408;
    twiddle_mem[2739] = 32'd524994603;
    twiddle_mem[2740] = 32'd523552799;
    twiddle_mem[2741] = 32'd522110995;
    twiddle_mem[2742] = 32'd520669191;
    twiddle_mem[2743] = 32'd519227387;
    twiddle_mem[2744] = 32'd517785582;
    twiddle_mem[2745] = 32'd516343778;
    twiddle_mem[2746] = 32'd514901974;
    twiddle_mem[2747] = 32'd513460170;
    twiddle_mem[2748] = 32'd512018366;
    twiddle_mem[2749] = 32'd510576562;
    twiddle_mem[2750] = 32'd509134758;
    twiddle_mem[2751] = 32'd507692954;
    twiddle_mem[2752] = 32'd506185615;
    twiddle_mem[2753] = 32'd504743811;
    twiddle_mem[2754] = 32'd503302007;
    twiddle_mem[2755] = 32'd501860203;
    twiddle_mem[2756] = 32'd500418399;
    twiddle_mem[2757] = 32'd498911060;
    twiddle_mem[2758] = 32'd497469256;
    twiddle_mem[2759] = 32'd496027453;
    twiddle_mem[2760] = 32'd494520113;
    twiddle_mem[2761] = 32'd493078309;
    twiddle_mem[2762] = 32'd491636506;
    twiddle_mem[2763] = 32'd490129166;
    twiddle_mem[2764] = 32'd488687363;
    twiddle_mem[2765] = 32'd487245559;
    twiddle_mem[2766] = 32'd485738220;
    twiddle_mem[2767] = 32'd484296417;
    twiddle_mem[2768] = 32'd482789077;
    twiddle_mem[2769] = 32'd481347274;
    twiddle_mem[2770] = 32'd479839935;
    twiddle_mem[2771] = 32'd478398132;
    twiddle_mem[2772] = 32'd476890792;
    twiddle_mem[2773] = 32'd475448989;
    twiddle_mem[2774] = 32'd473941650;
    twiddle_mem[2775] = 32'd472499847;
    twiddle_mem[2776] = 32'd470992508;
    twiddle_mem[2777] = 32'd469550705;
    twiddle_mem[2778] = 32'd468043366;
    twiddle_mem[2779] = 32'd466536027;
    twiddle_mem[2780] = 32'd465094224;
    twiddle_mem[2781] = 32'd463586885;
    twiddle_mem[2782] = 32'd462079547;
    twiddle_mem[2783] = 32'd460637744;
    twiddle_mem[2784] = 32'd459130405;
    twiddle_mem[2785] = 32'd457623066;
    twiddle_mem[2786] = 32'd456181264;
    twiddle_mem[2787] = 32'd454673925;
    twiddle_mem[2788] = 32'd453166586;
    twiddle_mem[2789] = 32'd451659248;
    twiddle_mem[2790] = 32'd450151909;
    twiddle_mem[2791] = 32'd448710107;
    twiddle_mem[2792] = 32'd447202768;
    twiddle_mem[2793] = 32'd445695430;
    twiddle_mem[2794] = 32'd444188091;
    twiddle_mem[2795] = 32'd442680753;
    twiddle_mem[2796] = 32'd441173415;
    twiddle_mem[2797] = 32'd439666076;
    twiddle_mem[2798] = 32'd438158738;
    twiddle_mem[2799] = 32'd436651400;
    twiddle_mem[2800] = 32'd435144062;
    twiddle_mem[2801] = 32'd433636723;
    twiddle_mem[2802] = 32'd432129385;
    twiddle_mem[2803] = 32'd430622047;
    twiddle_mem[2804] = 32'd429114709;
    twiddle_mem[2805] = 32'd427607371;
    twiddle_mem[2806] = 32'd426100033;
    twiddle_mem[2807] = 32'd424592695;
    twiddle_mem[2808] = 32'd423085357;
    twiddle_mem[2809] = 32'd421578019;
    twiddle_mem[2810] = 32'd420070682;
    twiddle_mem[2811] = 32'd418563344;
    twiddle_mem[2812] = 32'd417056006;
    twiddle_mem[2813] = 32'd415483132;
    twiddle_mem[2814] = 32'd413975794;
    twiddle_mem[2815] = 32'd412468457;
    twiddle_mem[2816] = 32'd410961119;
    twiddle_mem[2817] = 32'd409453782;
    twiddle_mem[2818] = 32'd407880908;
    twiddle_mem[2819] = 32'd406373570;
    twiddle_mem[2820] = 32'd404866233;
    twiddle_mem[2821] = 32'd403358896;
    twiddle_mem[2822] = 32'd401786022;
    twiddle_mem[2823] = 32'd400278685;
    twiddle_mem[2824] = 32'd398771347;
    twiddle_mem[2825] = 32'd397198474;
    twiddle_mem[2826] = 32'd395691137;
    twiddle_mem[2827] = 32'd394183800;
    twiddle_mem[2828] = 32'd392610926;
    twiddle_mem[2829] = 32'd391103589;
    twiddle_mem[2830] = 32'd389530716;
    twiddle_mem[2831] = 32'd388023379;
    twiddle_mem[2832] = 32'd386516042;
    twiddle_mem[2833] = 32'd384943169;
    twiddle_mem[2834] = 32'd383435832;
    twiddle_mem[2835] = 32'd381862959;
    twiddle_mem[2836] = 32'd380355622;
    twiddle_mem[2837] = 32'd378782749;
    twiddle_mem[2838] = 32'd377275412;
    twiddle_mem[2839] = 32'd375702539;
    twiddle_mem[2840] = 32'd374129667;
    twiddle_mem[2841] = 32'd372622330;
    twiddle_mem[2842] = 32'd371049457;
    twiddle_mem[2843] = 32'd369542121;
    twiddle_mem[2844] = 32'd367969248;
    twiddle_mem[2845] = 32'd366461911;
    twiddle_mem[2846] = 32'd364889039;
    twiddle_mem[2847] = 32'd363316166;
    twiddle_mem[2848] = 32'd361808830;
    twiddle_mem[2849] = 32'd360235957;
    twiddle_mem[2850] = 32'd358663085;
    twiddle_mem[2851] = 32'd357155749;
    twiddle_mem[2852] = 32'd355582876;
    twiddle_mem[2853] = 32'd354010004;
    twiddle_mem[2854] = 32'd352437132;
    twiddle_mem[2855] = 32'd350929795;
    twiddle_mem[2856] = 32'd349356923;
    twiddle_mem[2857] = 32'd347784051;
    twiddle_mem[2858] = 32'd346211179;
    twiddle_mem[2859] = 32'd344703843;
    twiddle_mem[2860] = 32'd343130971;
    twiddle_mem[2861] = 32'd341558099;
    twiddle_mem[2862] = 32'd339985227;
    twiddle_mem[2863] = 32'd338412355;
    twiddle_mem[2864] = 32'd336839483;
    twiddle_mem[2865] = 32'd335266611;
    twiddle_mem[2866] = 32'd333759275;
    twiddle_mem[2867] = 32'd332186403;
    twiddle_mem[2868] = 32'd330613532;
    twiddle_mem[2869] = 32'd329040660;
    twiddle_mem[2870] = 32'd327467788;
    twiddle_mem[2871] = 32'd325894917;
    twiddle_mem[2872] = 32'd324322045;
    twiddle_mem[2873] = 32'd322749173;
    twiddle_mem[2874] = 32'd321176302;
    twiddle_mem[2875] = 32'd319603430;
    twiddle_mem[2876] = 32'd318030559;
    twiddle_mem[2877] = 32'd316457688;
    twiddle_mem[2878] = 32'd314884816;
    twiddle_mem[2879] = 32'd313311945;
    twiddle_mem[2880] = 32'd311739073;
    twiddle_mem[2881] = 32'd310166202;
    twiddle_mem[2882] = 32'd308593331;
    twiddle_mem[2883] = 32'd307020460;
    twiddle_mem[2884] = 32'd305447589;
    twiddle_mem[2885] = 32'd303874717;
    twiddle_mem[2886] = 32'd302301846;
    twiddle_mem[2887] = 32'd300663439;
    twiddle_mem[2888] = 32'd299090568;
    twiddle_mem[2889] = 32'd297517697;
    twiddle_mem[2890] = 32'd295944826;
    twiddle_mem[2891] = 32'd294371955;
    twiddle_mem[2892] = 32'd292799085;
    twiddle_mem[2893] = 32'd291160678;
    twiddle_mem[2894] = 32'd289587807;
    twiddle_mem[2895] = 32'd288014936;
    twiddle_mem[2896] = 32'd286442065;
    twiddle_mem[2897] = 32'd284869195;
    twiddle_mem[2898] = 32'd283230788;
    twiddle_mem[2899] = 32'd281657918;
    twiddle_mem[2900] = 32'd280085047;
    twiddle_mem[2901] = 32'd278512176;
    twiddle_mem[2902] = 32'd276873770;
    twiddle_mem[2903] = 32'd275300899;
    twiddle_mem[2904] = 32'd273728029;
    twiddle_mem[2905] = 32'd272089623;
    twiddle_mem[2906] = 32'd270516752;
    twiddle_mem[2907] = 32'd268943882;
    twiddle_mem[2908] = 32'd267305476;
    twiddle_mem[2909] = 32'd265732605;
    twiddle_mem[2910] = 32'd264159735;
    twiddle_mem[2911] = 32'd262521329;
    twiddle_mem[2912] = 32'd260948459;
    twiddle_mem[2913] = 32'd259375589;
    twiddle_mem[2914] = 32'd257737183;
    twiddle_mem[2915] = 32'd256164313;
    twiddle_mem[2916] = 32'd254525907;
    twiddle_mem[2917] = 32'd252953037;
    twiddle_mem[2918] = 32'd251380167;
    twiddle_mem[2919] = 32'd249741761;
    twiddle_mem[2920] = 32'd248168891;
    twiddle_mem[2921] = 32'd246530486;
    twiddle_mem[2922] = 32'd244957616;
    twiddle_mem[2923] = 32'd243319210;
    twiddle_mem[2924] = 32'd241746340;
    twiddle_mem[2925] = 32'd240107935;
    twiddle_mem[2926] = 32'd238535065;
    twiddle_mem[2927] = 32'd236896660;
    twiddle_mem[2928] = 32'd235323790;
    twiddle_mem[2929] = 32'd233685385;
    twiddle_mem[2930] = 32'd232112515;
    twiddle_mem[2931] = 32'd230474110;
    twiddle_mem[2932] = 32'd228901240;
    twiddle_mem[2933] = 32'd227262835;
    twiddle_mem[2934] = 32'd225624430;
    twiddle_mem[2935] = 32'd224051560;
    twiddle_mem[2936] = 32'd222413155;
    twiddle_mem[2937] = 32'd220840286;
    twiddle_mem[2938] = 32'd219201881;
    twiddle_mem[2939] = 32'd217629012;
    twiddle_mem[2940] = 32'd215990607;
    twiddle_mem[2941] = 32'd214352202;
    twiddle_mem[2942] = 32'd212779333;
    twiddle_mem[2943] = 32'd211140928;
    twiddle_mem[2944] = 32'd209502523;
    twiddle_mem[2945] = 32'd207929654;
    twiddle_mem[2946] = 32'd206291249;
    twiddle_mem[2947] = 32'd204652844;
    twiddle_mem[2948] = 32'd203079976;
    twiddle_mem[2949] = 32'd201441571;
    twiddle_mem[2950] = 32'd199803166;
    twiddle_mem[2951] = 32'd198230297;
    twiddle_mem[2952] = 32'd196591893;
    twiddle_mem[2953] = 32'd194953488;
    twiddle_mem[2954] = 32'd193315084;
    twiddle_mem[2955] = 32'd191742215;
    twiddle_mem[2956] = 32'd190103811;
    twiddle_mem[2957] = 32'd188465406;
    twiddle_mem[2958] = 32'd186892538;
    twiddle_mem[2959] = 32'd185254134;
    twiddle_mem[2960] = 32'd183615729;
    twiddle_mem[2961] = 32'd181977325;
    twiddle_mem[2962] = 32'd180404457;
    twiddle_mem[2963] = 32'd178766052;
    twiddle_mem[2964] = 32'd177127648;
    twiddle_mem[2965] = 32'd175489244;
    twiddle_mem[2966] = 32'd173850840;
    twiddle_mem[2967] = 32'd172277972;
    twiddle_mem[2968] = 32'd170639568;
    twiddle_mem[2969] = 32'd169001164;
    twiddle_mem[2970] = 32'd167362760;
    twiddle_mem[2971] = 32'd165724356;
    twiddle_mem[2972] = 32'd164085952;
    twiddle_mem[2973] = 32'd162513085;
    twiddle_mem[2974] = 32'd160874681;
    twiddle_mem[2975] = 32'd159236277;
    twiddle_mem[2976] = 32'd157597873;
    twiddle_mem[2977] = 32'd155959470;
    twiddle_mem[2978] = 32'd154321066;
    twiddle_mem[2979] = 32'd152682662;
    twiddle_mem[2980] = 32'd151109795;
    twiddle_mem[2981] = 32'd149471391;
    twiddle_mem[2982] = 32'd147832988;
    twiddle_mem[2983] = 32'd146194584;
    twiddle_mem[2984] = 32'd144556181;
    twiddle_mem[2985] = 32'd142917778;
    twiddle_mem[2986] = 32'd141279374;
    twiddle_mem[2987] = 32'd139640971;
    twiddle_mem[2988] = 32'd138002568;
    twiddle_mem[2989] = 32'd136364165;
    twiddle_mem[2990] = 32'd134725761;
    twiddle_mem[2991] = 32'd133152894;
    twiddle_mem[2992] = 32'd131514491;
    twiddle_mem[2993] = 32'd129876088;
    twiddle_mem[2994] = 32'd128237685;
    twiddle_mem[2995] = 32'd126599282;
    twiddle_mem[2996] = 32'd124960879;
    twiddle_mem[2997] = 32'd123322476;
    twiddle_mem[2998] = 32'd121684073;
    twiddle_mem[2999] = 32'd120045671;
    twiddle_mem[3000] = 32'd118407268;
    twiddle_mem[3001] = 32'd116768865;
    twiddle_mem[3002] = 32'd115130462;
    twiddle_mem[3003] = 32'd113492060;
    twiddle_mem[3004] = 32'd111853657;
    twiddle_mem[3005] = 32'd110215254;
    twiddle_mem[3006] = 32'd108576852;
    twiddle_mem[3007] = 32'd106938449;
    twiddle_mem[3008] = 32'd105300047;
    twiddle_mem[3009] = 32'd103661644;
    twiddle_mem[3010] = 32'd102023242;
    twiddle_mem[3011] = 32'd100384840;
    twiddle_mem[3012] = 32'd98746437;
    twiddle_mem[3013] = 32'd97108035;
    twiddle_mem[3014] = 32'd95469633;
    twiddle_mem[3015] = 32'd93831231;
    twiddle_mem[3016] = 32'd92192828;
    twiddle_mem[3017] = 32'd90554426;
    twiddle_mem[3018] = 32'd88916024;
    twiddle_mem[3019] = 32'd87277622;
    twiddle_mem[3020] = 32'd85639220;
    twiddle_mem[3021] = 32'd83935282;
    twiddle_mem[3022] = 32'd82296880;
    twiddle_mem[3023] = 32'd80658478;
    twiddle_mem[3024] = 32'd79020076;
    twiddle_mem[3025] = 32'd77381675;
    twiddle_mem[3026] = 32'd75743273;
    twiddle_mem[3027] = 32'd74104871;
    twiddle_mem[3028] = 32'd72466469;
    twiddle_mem[3029] = 32'd70828068;
    twiddle_mem[3030] = 32'd69189666;
    twiddle_mem[3031] = 32'd67551264;
    twiddle_mem[3032] = 32'd65912863;
    twiddle_mem[3033] = 32'd64274461;
    twiddle_mem[3034] = 32'd62636060;
    twiddle_mem[3035] = 32'd60932122;
    twiddle_mem[3036] = 32'd59293721;
    twiddle_mem[3037] = 32'd57655320;
    twiddle_mem[3038] = 32'd56016918;
    twiddle_mem[3039] = 32'd54378517;
    twiddle_mem[3040] = 32'd52740116;
    twiddle_mem[3041] = 32'd51101715;
    twiddle_mem[3042] = 32'd49463313;
    twiddle_mem[3043] = 32'd47824912;
    twiddle_mem[3044] = 32'd46186511;
    twiddle_mem[3045] = 32'd44482574;
    twiddle_mem[3046] = 32'd42844173;
    twiddle_mem[3047] = 32'd41205772;
    twiddle_mem[3048] = 32'd39567371;
    twiddle_mem[3049] = 32'd37928970;
    twiddle_mem[3050] = 32'd36290569;
    twiddle_mem[3051] = 32'd34652169;
    twiddle_mem[3052] = 32'd33013768;
    twiddle_mem[3053] = 32'd31309831;
    twiddle_mem[3054] = 32'd29671430;
    twiddle_mem[3055] = 32'd28033030;
    twiddle_mem[3056] = 32'd26394629;
    twiddle_mem[3057] = 32'd24756228;
    twiddle_mem[3058] = 32'd23117828;
    twiddle_mem[3059] = 32'd21479427;
    twiddle_mem[3060] = 32'd19841027;
    twiddle_mem[3061] = 32'd18137090;
    twiddle_mem[3062] = 32'd16498690;
    twiddle_mem[3063] = 32'd14860290;
    twiddle_mem[3064] = 32'd13221889;
    twiddle_mem[3065] = 32'd11583489;
    twiddle_mem[3066] = 32'd9945089;
    twiddle_mem[3067] = 32'd8306688;
    twiddle_mem[3068] = 32'd6668288;
    twiddle_mem[3069] = 32'd4964352;
    twiddle_mem[3070] = 32'd3325952;
    twiddle_mem[3071] = 32'd1687552;
    twiddle_mem[3072] = 32'd1073741824;
    twiddle_mem[3073] = 32'd1073807285;
    twiddle_mem[3074] = 32'd1073741673;
    twiddle_mem[3075] = 32'd1073676062;
    twiddle_mem[3076] = 32'd1073610450;
    twiddle_mem[3077] = 32'd1073544839;
    twiddle_mem[3078] = 32'd1073413692;
    twiddle_mem[3079] = 32'd1073217008;
    twiddle_mem[3080] = 32'd1073085861;
    twiddle_mem[3081] = 32'd1072889178;
    twiddle_mem[3082] = 32'd1072692494;
    twiddle_mem[3083] = 32'd1072430275;
    twiddle_mem[3084] = 32'd1072168056;
    twiddle_mem[3085] = 32'd1071905836;
    twiddle_mem[3086] = 32'd1071578081;
    twiddle_mem[3087] = 32'd1071250326;
    twiddle_mem[3088] = 32'd1070922571;
    twiddle_mem[3089] = 32'd1070529280;
    twiddle_mem[3090] = 32'd1070135988;
    twiddle_mem[3091] = 32'd1069677161;
    twiddle_mem[3092] = 32'd1069283870;
    twiddle_mem[3093] = 32'd1068825043;
    twiddle_mem[3094] = 32'd1068300680;
    twiddle_mem[3095] = 32'd1067776317;
    twiddle_mem[3096] = 32'd1067251954;
    twiddle_mem[3097] = 32'd1066727591;
    twiddle_mem[3098] = 32'd1066137692;
    twiddle_mem[3099] = 32'd1065547793;
    twiddle_mem[3100] = 32'd1064892359;
    twiddle_mem[3101] = 32'd1064236924;
    twiddle_mem[3102] = 32'd1063581489;
    twiddle_mem[3103] = 32'd1062926055;
    twiddle_mem[3104] = 32'd1062205084;
    twiddle_mem[3105] = 32'd1061418577;
    twiddle_mem[3106] = 32'd1060697607;
    twiddle_mem[3107] = 32'd1059911100;
    twiddle_mem[3108] = 32'd1059124594;
    twiddle_mem[3109] = 32'd1058272552;
    twiddle_mem[3110] = 32'd1057420509;
    twiddle_mem[3111] = 32'd1056568467;
    twiddle_mem[3112] = 32'd1055650889;
    twiddle_mem[3113] = 32'd1054733311;
    twiddle_mem[3114] = 32'd1053815733;
    twiddle_mem[3115] = 32'd1052832619;
    twiddle_mem[3116] = 32'd1051849505;
    twiddle_mem[3117] = 32'd1050866391;
    twiddle_mem[3118] = 32'd1049817742;
    twiddle_mem[3119] = 32'd1048769092;
    twiddle_mem[3120] = 32'd1047720442;
    twiddle_mem[3121] = 32'd1046606257;
    twiddle_mem[3122] = 32'd1045492071;
    twiddle_mem[3123] = 32'd1044377886;
    twiddle_mem[3124] = 32'd1043198165;
    twiddle_mem[3125] = 32'd1042018443;
    twiddle_mem[3126] = 32'd1040838722;
    twiddle_mem[3127] = 32'd1039593465;
    twiddle_mem[3128] = 32'd1038348208;
    twiddle_mem[3129] = 32'd1037102951;
    twiddle_mem[3130] = 32'd1035792159;
    twiddle_mem[3131] = 32'd1034481366;
    twiddle_mem[3132] = 32'd1033105037;
    twiddle_mem[3133] = 32'd1031794245;
    twiddle_mem[3134] = 32'd1030417916;
    twiddle_mem[3135] = 32'd1028976052;
    twiddle_mem[3136] = 32'd1027599724;
    twiddle_mem[3137] = 32'd1026092324;
    twiddle_mem[3138] = 32'd1024650460;
    twiddle_mem[3139] = 32'd1023143060;
    twiddle_mem[3140] = 32'd1021635660;
    twiddle_mem[3141] = 32'd1020128261;
    twiddle_mem[3142] = 32'd1018555325;
    twiddle_mem[3143] = 32'd1016982389;
    twiddle_mem[3144] = 32'd1015409454;
    twiddle_mem[3145] = 32'd1013770983;
    twiddle_mem[3146] = 32'd1012132512;
    twiddle_mem[3147] = 32'd1010494041;
    twiddle_mem[3148] = 32'd1008790034;
    twiddle_mem[3149] = 32'd1007086027;
    twiddle_mem[3150] = 32'd1005382020;
    twiddle_mem[3151] = 32'd1003612478;
    twiddle_mem[3152] = 32'd1001842935;
    twiddle_mem[3153] = 32'd1000073393;
    twiddle_mem[3154] = 32'd998238315;
    twiddle_mem[3155] = 32'd996403237;
    twiddle_mem[3156] = 32'd994568159;
    twiddle_mem[3157] = 32'd992667545;
    twiddle_mem[3158] = 32'd990832468;
    twiddle_mem[3159] = 32'd988866318;
    twiddle_mem[3160] = 32'd986965705;
    twiddle_mem[3161] = 32'd984999556;
    twiddle_mem[3162] = 32'd983033407;
    twiddle_mem[3163] = 32'd981001722;
    twiddle_mem[3164] = 32'd978970037;
    twiddle_mem[3165] = 32'd976938352;
    twiddle_mem[3166] = 32'd974906668;
    twiddle_mem[3167] = 32'd972809447;
    twiddle_mem[3168] = 32'd970712227;
    twiddle_mem[3169] = 32'd968615007;
    twiddle_mem[3170] = 32'd966452251;
    twiddle_mem[3171] = 32'd964289495;
    twiddle_mem[3172] = 32'd962126740;
    twiddle_mem[3173] = 32'd959898448;
    twiddle_mem[3174] = 32'd957670157;
    twiddle_mem[3175] = 32'd955441866;
    twiddle_mem[3176] = 32'd953148039;
    twiddle_mem[3177] = 32'd950854212;
    twiddle_mem[3178] = 32'd948560385;
    twiddle_mem[3179] = 32'd946266558;
    twiddle_mem[3180] = 32'd943907196;
    twiddle_mem[3181] = 32'd941547834;
    twiddle_mem[3182] = 32'd939122936;
    twiddle_mem[3183] = 32'd936763574;
    twiddle_mem[3184] = 32'd934338676;
    twiddle_mem[3185] = 32'd931848243;
    twiddle_mem[3186] = 32'd929423345;
    twiddle_mem[3187] = 32'd926932912;
    twiddle_mem[3188] = 32'd924376943;
    twiddle_mem[3189] = 32'd921886511;
    twiddle_mem[3190] = 32'd919330542;
    twiddle_mem[3191] = 32'd916774573;
    twiddle_mem[3192] = 32'd914218605;
    twiddle_mem[3193] = 32'd911597101;
    twiddle_mem[3194] = 32'd908975597;
    twiddle_mem[3195] = 32'd906354093;
    twiddle_mem[3196] = 32'd903667054;
    twiddle_mem[3197] = 32'd900980014;
    twiddle_mem[3198] = 32'd898292975;
    twiddle_mem[3199] = 32'd895605936;
    twiddle_mem[3200] = 32'd892853362;
    twiddle_mem[3201] = 32'd890100787;
    twiddle_mem[3202] = 32'd887282677;
    twiddle_mem[3203] = 32'd884530102;
    twiddle_mem[3204] = 32'd881711992;
    twiddle_mem[3205] = 32'd878893883;
    twiddle_mem[3206] = 32'd876010237;
    twiddle_mem[3207] = 32'd873192127;
    twiddle_mem[3208] = 32'd870308482;
    twiddle_mem[3209] = 32'd867359301;
    twiddle_mem[3210] = 32'd864475656;
    twiddle_mem[3211] = 32'd861526476;
    twiddle_mem[3212] = 32'd858577295;
    twiddle_mem[3213] = 32'd855562579;
    twiddle_mem[3214] = 32'd852547863;
    twiddle_mem[3215] = 32'd849598684;
    twiddle_mem[3216] = 32'd846518432;
    twiddle_mem[3217] = 32'd843503717;
    twiddle_mem[3218] = 32'd840423466;
    twiddle_mem[3219] = 32'd837343215;
    twiddle_mem[3220] = 32'd834262964;
    twiddle_mem[3221] = 32'd831117178;
    twiddle_mem[3222] = 32'd827971391;
    twiddle_mem[3223] = 32'd824825605;
    twiddle_mem[3224] = 32'd821679819;
    twiddle_mem[3225] = 32'd818468498;
    twiddle_mem[3226] = 32'd815257177;
    twiddle_mem[3227] = 32'd812045855;
    twiddle_mem[3228] = 32'd808768998;
    twiddle_mem[3229] = 32'd805492142;
    twiddle_mem[3230] = 32'd802215285;
    twiddle_mem[3231] = 32'd798938429;
    twiddle_mem[3232] = 32'd795661573;
    twiddle_mem[3233] = 32'd792319181;
    twiddle_mem[3234] = 32'd788976790;
    twiddle_mem[3235] = 32'd785634399;
    twiddle_mem[3236] = 32'd782226472;
    twiddle_mem[3237] = 32'd778818545;
    twiddle_mem[3238] = 32'd775410618;
    twiddle_mem[3239] = 32'd772002692;
    twiddle_mem[3240] = 32'd768594766;
    twiddle_mem[3241] = 32'd765121304;
    twiddle_mem[3242] = 32'd761647842;
    twiddle_mem[3243] = 32'd758108845;
    twiddle_mem[3244] = 32'd754635384;
    twiddle_mem[3245] = 32'd751096387;
    twiddle_mem[3246] = 32'd747557390;
    twiddle_mem[3247] = 32'd744018394;
    twiddle_mem[3248] = 32'd740413862;
    twiddle_mem[3249] = 32'd736874866;
    twiddle_mem[3250] = 32'd733270334;
    twiddle_mem[3251] = 32'd729665803;
    twiddle_mem[3252] = 32'd725995736;
    twiddle_mem[3253] = 32'd722325669;
    twiddle_mem[3254] = 32'd718721139;
    twiddle_mem[3255] = 32'd714985536;
    twiddle_mem[3256] = 32'd711315470;
    twiddle_mem[3257] = 32'd707579868;
    twiddle_mem[3258] = 32'd703909803;
    twiddle_mem[3259] = 32'd700174201;
    twiddle_mem[3260] = 32'd696373064;
    twiddle_mem[3261] = 32'd692637464;
    twiddle_mem[3262] = 32'd688836327;
    twiddle_mem[3263] = 32'd685035191;
    twiddle_mem[3264] = 32'd681234055;
    twiddle_mem[3265] = 32'd677432919;
    twiddle_mem[3266] = 32'd673566248;
    twiddle_mem[3267] = 32'd669699577;
    twiddle_mem[3268] = 32'd665832906;
    twiddle_mem[3269] = 32'd661966235;
    twiddle_mem[3270] = 32'd658034029;
    twiddle_mem[3271] = 32'd654167359;
    twiddle_mem[3272] = 32'd650235153;
    twiddle_mem[3273] = 32'd646302947;
    twiddle_mem[3274] = 32'd642305206;
    twiddle_mem[3275] = 32'd638373001;
    twiddle_mem[3276] = 32'd634375261;
    twiddle_mem[3277] = 32'd630377520;
    twiddle_mem[3278] = 32'd626379780;
    twiddle_mem[3279] = 32'd622382040;
    twiddle_mem[3280] = 32'd618318765;
    twiddle_mem[3281] = 32'd614255489;
    twiddle_mem[3282] = 32'd610192214;
    twiddle_mem[3283] = 32'd606128940;
    twiddle_mem[3284] = 32'd602065665;
    twiddle_mem[3285] = 32'd597936855;
    twiddle_mem[3286] = 32'd593873581;
    twiddle_mem[3287] = 32'd589744772;
    twiddle_mem[3288] = 32'd585615963;
    twiddle_mem[3289] = 32'd581421618;
    twiddle_mem[3290] = 32'd577292809;
    twiddle_mem[3291] = 32'd573098464;
    twiddle_mem[3292] = 32'd568904120;
    twiddle_mem[3293] = 32'd564709777;
    twiddle_mem[3294] = 32'd560515433;
    twiddle_mem[3295] = 32'd556321090;
    twiddle_mem[3296] = 32'd552061211;
    twiddle_mem[3297] = 32'd547801332;
    twiddle_mem[3298] = 32'd543541454;
    twiddle_mem[3299] = 32'd539281576;
    twiddle_mem[3300] = 32'd535021698;
    twiddle_mem[3301] = 32'd530761821;
    twiddle_mem[3302] = 32'd526436408;
    twiddle_mem[3303] = 32'd522110995;
    twiddle_mem[3304] = 32'd517785582;
    twiddle_mem[3305] = 32'd513460170;
    twiddle_mem[3306] = 32'd509134758;
    twiddle_mem[3307] = 32'd504743811;
    twiddle_mem[3308] = 32'd500418399;
    twiddle_mem[3309] = 32'd496027453;
    twiddle_mem[3310] = 32'd491636506;
    twiddle_mem[3311] = 32'd487245559;
    twiddle_mem[3312] = 32'd482789077;
    twiddle_mem[3313] = 32'd478398132;
    twiddle_mem[3314] = 32'd473941650;
    twiddle_mem[3315] = 32'd469550705;
    twiddle_mem[3316] = 32'd465094224;
    twiddle_mem[3317] = 32'd460637744;
    twiddle_mem[3318] = 32'd456181264;
    twiddle_mem[3319] = 32'd451659248;
    twiddle_mem[3320] = 32'd447202768;
    twiddle_mem[3321] = 32'd442680753;
    twiddle_mem[3322] = 32'd438158738;
    twiddle_mem[3323] = 32'd433636723;
    twiddle_mem[3324] = 32'd429114709;
    twiddle_mem[3325] = 32'd424592695;
    twiddle_mem[3326] = 32'd420070682;
    twiddle_mem[3327] = 32'd415483132;
    twiddle_mem[3328] = 32'd410961119;
    twiddle_mem[3329] = 32'd406373570;
    twiddle_mem[3330] = 32'd401786022;
    twiddle_mem[3331] = 32'd397198474;
    twiddle_mem[3332] = 32'd392610926;
    twiddle_mem[3333] = 32'd388023379;
    twiddle_mem[3334] = 32'd383435832;
    twiddle_mem[3335] = 32'd378782749;
    twiddle_mem[3336] = 32'd374129667;
    twiddle_mem[3337] = 32'd369542121;
    twiddle_mem[3338] = 32'd364889039;
    twiddle_mem[3339] = 32'd360235957;
    twiddle_mem[3340] = 32'd355582876;
    twiddle_mem[3341] = 32'd350929795;
    twiddle_mem[3342] = 32'd346211179;
    twiddle_mem[3343] = 32'd341558099;
    twiddle_mem[3344] = 32'd336839483;
    twiddle_mem[3345] = 32'd332186403;
    twiddle_mem[3346] = 32'd327467788;
    twiddle_mem[3347] = 32'd322749173;
    twiddle_mem[3348] = 32'd318030559;
    twiddle_mem[3349] = 32'd313311945;
    twiddle_mem[3350] = 32'd308593331;
    twiddle_mem[3351] = 32'd303874717;
    twiddle_mem[3352] = 32'd299090568;
    twiddle_mem[3353] = 32'd294371955;
    twiddle_mem[3354] = 32'd289587807;
    twiddle_mem[3355] = 32'd284869195;
    twiddle_mem[3356] = 32'd280085047;
    twiddle_mem[3357] = 32'd275300899;
    twiddle_mem[3358] = 32'd270516752;
    twiddle_mem[3359] = 32'd265732605;
    twiddle_mem[3360] = 32'd260948459;
    twiddle_mem[3361] = 32'd256164313;
    twiddle_mem[3362] = 32'd251380167;
    twiddle_mem[3363] = 32'd246530486;
    twiddle_mem[3364] = 32'd241746340;
    twiddle_mem[3365] = 32'd236896660;
    twiddle_mem[3366] = 32'd232112515;
    twiddle_mem[3367] = 32'd227262835;
    twiddle_mem[3368] = 32'd222413155;
    twiddle_mem[3369] = 32'd217629012;
    twiddle_mem[3370] = 32'd212779333;
    twiddle_mem[3371] = 32'd207929654;
    twiddle_mem[3372] = 32'd203079976;
    twiddle_mem[3373] = 32'd198230297;
    twiddle_mem[3374] = 32'd193315084;
    twiddle_mem[3375] = 32'd188465406;
    twiddle_mem[3376] = 32'd183615729;
    twiddle_mem[3377] = 32'd178766052;
    twiddle_mem[3378] = 32'd173850840;
    twiddle_mem[3379] = 32'd169001164;
    twiddle_mem[3380] = 32'd164085952;
    twiddle_mem[3381] = 32'd159236277;
    twiddle_mem[3382] = 32'd154321066;
    twiddle_mem[3383] = 32'd149471391;
    twiddle_mem[3384] = 32'd144556181;
    twiddle_mem[3385] = 32'd139640971;
    twiddle_mem[3386] = 32'd134725761;
    twiddle_mem[3387] = 32'd129876088;
    twiddle_mem[3388] = 32'd124960879;
    twiddle_mem[3389] = 32'd120045671;
    twiddle_mem[3390] = 32'd115130462;
    twiddle_mem[3391] = 32'd110215254;
    twiddle_mem[3392] = 32'd105300047;
    twiddle_mem[3393] = 32'd100384840;
    twiddle_mem[3394] = 32'd95469633;
    twiddle_mem[3395] = 32'd90554426;
    twiddle_mem[3396] = 32'd85639220;
    twiddle_mem[3397] = 32'd80658478;
    twiddle_mem[3398] = 32'd75743273;
    twiddle_mem[3399] = 32'd70828068;
    twiddle_mem[3400] = 32'd65912863;
    twiddle_mem[3401] = 32'd60932122;
    twiddle_mem[3402] = 32'd56016918;
    twiddle_mem[3403] = 32'd51101715;
    twiddle_mem[3404] = 32'd46186511;
    twiddle_mem[3405] = 32'd41205772;
    twiddle_mem[3406] = 32'd36290569;
    twiddle_mem[3407] = 32'd31309831;
    twiddle_mem[3408] = 32'd26394629;
    twiddle_mem[3409] = 32'd21479427;
    twiddle_mem[3410] = 32'd16498690;
    twiddle_mem[3411] = 32'd11583489;
    twiddle_mem[3412] = 32'd6668288;
    twiddle_mem[3413] = 32'd1687552;
    twiddle_mem[3414] = 32'd4291739648;
    twiddle_mem[3415] = 32'd4286758912;
    twiddle_mem[3416] = 32'd4281843713;
    twiddle_mem[3417] = 32'd4276928514;
    twiddle_mem[3418] = 32'd4271947780;
    twiddle_mem[3419] = 32'd4267032582;
    twiddle_mem[3420] = 32'd4262051848;
    twiddle_mem[3421] = 32'd4257136650;
    twiddle_mem[3422] = 32'd4252221453;
    twiddle_mem[3423] = 32'd4247240720;
    twiddle_mem[3424] = 32'd4242325524;
    twiddle_mem[3425] = 32'd4237410328;
    twiddle_mem[3426] = 32'd4232429596;
    twiddle_mem[3427] = 32'd4227514400;
    twiddle_mem[3428] = 32'd4222599205;
    twiddle_mem[3429] = 32'd4217684011;
    twiddle_mem[3430] = 32'd4212768816;
    twiddle_mem[3431] = 32'd4207788086;
    twiddle_mem[3432] = 32'd4202872892;
    twiddle_mem[3433] = 32'd4197957699;
    twiddle_mem[3434] = 32'd4193042506;
    twiddle_mem[3435] = 32'd4188127313;
    twiddle_mem[3436] = 32'd4183212121;
    twiddle_mem[3437] = 32'd4178296929;
    twiddle_mem[3438] = 32'd4173381737;
    twiddle_mem[3439] = 32'd4168466546;
    twiddle_mem[3440] = 32'd4163551355;
    twiddle_mem[3441] = 32'd4158701701;
    twiddle_mem[3442] = 32'd4153786510;
    twiddle_mem[3443] = 32'd4148871320;
    twiddle_mem[3444] = 32'd4143956131;
    twiddle_mem[3445] = 32'd4139106478;
    twiddle_mem[3446] = 32'd4134191289;
    twiddle_mem[3447] = 32'd4129341636;
    twiddle_mem[3448] = 32'd4124426448;
    twiddle_mem[3449] = 32'd4119576796;
    twiddle_mem[3450] = 32'd4114661609;
    twiddle_mem[3451] = 32'd4109811958;
    twiddle_mem[3452] = 32'd4104962307;
    twiddle_mem[3453] = 32'd4100112656;
    twiddle_mem[3454] = 32'd4095263006;
    twiddle_mem[3455] = 32'd4090413356;
    twiddle_mem[3456] = 32'd4085563707;
    twiddle_mem[3457] = 32'd4080714058;
    twiddle_mem[3458] = 32'd4075864409;
    twiddle_mem[3459] = 32'd4071014760;
    twiddle_mem[3460] = 32'd4066165112;
    twiddle_mem[3461] = 32'd4061381001;
    twiddle_mem[3462] = 32'd4056531353;
    twiddle_mem[3463] = 32'd4051747242;
    twiddle_mem[3464] = 32'd4046897595;
    twiddle_mem[3465] = 32'd4042113485;
    twiddle_mem[3466] = 32'd4037329375;
    twiddle_mem[3467] = 32'd4032545265;
    twiddle_mem[3468] = 32'd4027761156;
    twiddle_mem[3469] = 32'd4022977047;
    twiddle_mem[3470] = 32'd4018192938;
    twiddle_mem[3471] = 32'd4013408830;
    twiddle_mem[3472] = 32'd4008624721;
    twiddle_mem[3473] = 32'd4003906150;
    twiddle_mem[3474] = 32'd3999122042;
    twiddle_mem[3475] = 32'd3994403471;
    twiddle_mem[3476] = 32'd3989619365;
    twiddle_mem[3477] = 32'd3984900794;
    twiddle_mem[3478] = 32'd3980182224;
    twiddle_mem[3479] = 32'd3975463654;
    twiddle_mem[3480] = 32'd3970745085;
    twiddle_mem[3481] = 32'd3966026516;
    twiddle_mem[3482] = 32'd3961307947;
    twiddle_mem[3483] = 32'd3956654915;
    twiddle_mem[3484] = 32'd3951936347;
    twiddle_mem[3485] = 32'd3947283315;
    twiddle_mem[3486] = 32'd3942630284;
    twiddle_mem[3487] = 32'd3937911717;
    twiddle_mem[3488] = 32'd3933258686;
    twiddle_mem[3489] = 32'd3928605655;
    twiddle_mem[3490] = 32'd3924018161;
    twiddle_mem[3491] = 32'd3919365131;
    twiddle_mem[3492] = 32'd3914712102;
    twiddle_mem[3493] = 32'd3910124609;
    twiddle_mem[3494] = 32'd3905537116;
    twiddle_mem[3495] = 32'd3900884088;
    twiddle_mem[3496] = 32'd3896296595;
    twiddle_mem[3497] = 32'd3891709104;
    twiddle_mem[3498] = 32'd3887187148;
    twiddle_mem[3499] = 32'd3882599657;
    twiddle_mem[3500] = 32'd3878012166;
    twiddle_mem[3501] = 32'd3873490211;
    twiddle_mem[3502] = 32'd3868968257;
    twiddle_mem[3503] = 32'd3864446303;
    twiddle_mem[3504] = 32'd3859924350;
    twiddle_mem[3505] = 32'd3855402396;
    twiddle_mem[3506] = 32'd3850880443;
    twiddle_mem[3507] = 32'd3846358491;
    twiddle_mem[3508] = 32'd3841902074;
    twiddle_mem[3509] = 32'd3837445658;
    twiddle_mem[3510] = 32'd3832989243;
    twiddle_mem[3511] = 32'd3828532827;
    twiddle_mem[3512] = 32'd3824076412;
    twiddle_mem[3513] = 32'd3819619997;
    twiddle_mem[3514] = 32'd3815229119;
    twiddle_mem[3515] = 32'd3810772705;
    twiddle_mem[3516] = 32'd3806381827;
    twiddle_mem[3517] = 32'd3801990949;
    twiddle_mem[3518] = 32'd3797600072;
    twiddle_mem[3519] = 32'd3793209195;
    twiddle_mem[3520] = 32'd3788883855;
    twiddle_mem[3521] = 32'd3784492978;
    twiddle_mem[3522] = 32'd3780167638;
    twiddle_mem[3523] = 32'd3775842299;
    twiddle_mem[3524] = 32'd3771516959;
    twiddle_mem[3525] = 32'd3767191620;
    twiddle_mem[3526] = 32'd3762931817;
    twiddle_mem[3527] = 32'd3758606479;
    twiddle_mem[3528] = 32'd3754346677;
    twiddle_mem[3529] = 32'd3750086875;
    twiddle_mem[3530] = 32'd3745827073;
    twiddle_mem[3531] = 32'd3741567272;
    twiddle_mem[3532] = 32'd3737373007;
    twiddle_mem[3533] = 32'd3733178742;
    twiddle_mem[3534] = 32'd3728918942;
    twiddle_mem[3535] = 32'd3724724678;
    twiddle_mem[3536] = 32'd3720595950;
    twiddle_mem[3537] = 32'd3716401686;
    twiddle_mem[3538] = 32'd3712272959;
    twiddle_mem[3539] = 32'd3708078696;
    twiddle_mem[3540] = 32'd3703949970;
    twiddle_mem[3541] = 32'd3699821243;
    twiddle_mem[3542] = 32'd3695758053;
    twiddle_mem[3543] = 32'd3691629327;
    twiddle_mem[3544] = 32'd3687566138;
    twiddle_mem[3545] = 32'd3683502949;
    twiddle_mem[3546] = 32'd3679439760;
    twiddle_mem[3547] = 32'd3675376571;
    twiddle_mem[3548] = 32'd3671378919;
    twiddle_mem[3549] = 32'd3667381267;
    twiddle_mem[3550] = 32'd3663383615;
    twiddle_mem[3551] = 32'd3659385963;
    twiddle_mem[3552] = 32'd3655388312;
    twiddle_mem[3553] = 32'd3651456197;
    twiddle_mem[3554] = 32'd3647458547;
    twiddle_mem[3555] = 32'd3643526432;
    twiddle_mem[3556] = 32'd3639594318;
    twiddle_mem[3557] = 32'd3635727740;
    twiddle_mem[3558] = 32'd3631795627;
    twiddle_mem[3559] = 32'd3627929049;
    twiddle_mem[3560] = 32'd3624062472;
    twiddle_mem[3561] = 32'd3620261432;
    twiddle_mem[3562] = 32'd3616394855;
    twiddle_mem[3563] = 32'd3612593815;
    twiddle_mem[3564] = 32'd3608792775;
    twiddle_mem[3565] = 32'd3604991735;
    twiddle_mem[3566] = 32'd3601190696;
    twiddle_mem[3567] = 32'd3597455193;
    twiddle_mem[3568] = 32'd3593654154;
    twiddle_mem[3569] = 32'd3589918651;
    twiddle_mem[3570] = 32'd3586248685;
    twiddle_mem[3571] = 32'd3582513183;
    twiddle_mem[3572] = 32'd3578843217;
    twiddle_mem[3573] = 32'd3575173251;
    twiddle_mem[3574] = 32'd3571503286;
    twiddle_mem[3575] = 32'd3567833321;
    twiddle_mem[3576] = 32'd3564228892;
    twiddle_mem[3577] = 32'd3560624464;
    twiddle_mem[3578] = 32'd3557020035;
    twiddle_mem[3579] = 32'd3553415607;
    twiddle_mem[3580] = 32'd3549876715;
    twiddle_mem[3581] = 32'd3546337824;
    twiddle_mem[3582] = 32'd3542798933;
    twiddle_mem[3583] = 32'd3539260042;
    twiddle_mem[3584] = 32'd3535786687;
    twiddle_mem[3585] = 32'd3532313332;
    twiddle_mem[3586] = 32'd3528839978;
    twiddle_mem[3587] = 32'd3525366624;
    twiddle_mem[3588] = 32'd3521893270;
    twiddle_mem[3589] = 32'd3518485452;
    twiddle_mem[3590] = 32'd3515077635;
    twiddle_mem[3591] = 32'd3511735354;
    twiddle_mem[3592] = 32'd3508327537;
    twiddle_mem[3593] = 32'd3504985256;
    twiddle_mem[3594] = 32'd3501642976;
    twiddle_mem[3595] = 32'd3498300696;
    twiddle_mem[3596] = 32'd3495023952;
    twiddle_mem[3597] = 32'd3491747208;
    twiddle_mem[3598] = 32'd3488470465;
    twiddle_mem[3599] = 32'd3485193721;
    twiddle_mem[3600] = 32'd3481982514;
    twiddle_mem[3601] = 32'd3478771308;
    twiddle_mem[3602] = 32'd3475560101;
    twiddle_mem[3603] = 32'd3472348895;
    twiddle_mem[3604] = 32'd3469203225;
    twiddle_mem[3605] = 32'd3466057555;
    twiddle_mem[3606] = 32'd3462911885;
    twiddle_mem[3607] = 32'd3459831752;
    twiddle_mem[3608] = 32'd3456686082;
    twiddle_mem[3609] = 32'd3453605949;
    twiddle_mem[3610] = 32'd3450591352;
    twiddle_mem[3611] = 32'd3447511220;
    twiddle_mem[3612] = 32'd3444496623;
    twiddle_mem[3613] = 32'd3441482027;
    twiddle_mem[3614] = 32'd3438532967;
    twiddle_mem[3615] = 32'd3435518372;
    twiddle_mem[3616] = 32'd3432569312;
    twiddle_mem[3617] = 32'd3429620253;
    twiddle_mem[3618] = 32'd3426736730;
    twiddle_mem[3619] = 32'd3423853207;
    twiddle_mem[3620] = 32'd3420969684;
    twiddle_mem[3621] = 32'd3418086161;
    twiddle_mem[3622] = 32'd3415268175;
    twiddle_mem[3623] = 32'd3412450189;
    twiddle_mem[3624] = 32'd3409632203;
    twiddle_mem[3625] = 32'd3406814217;
    twiddle_mem[3626] = 32'd3404061768;
    twiddle_mem[3627] = 32'd3401309318;
    twiddle_mem[3628] = 32'd3398622405;
    twiddle_mem[3629] = 32'd3395869956;
    twiddle_mem[3630] = 32'd3393183044;
    twiddle_mem[3631] = 32'd3390496131;
    twiddle_mem[3632] = 32'd3387874755;
    twiddle_mem[3633] = 32'd3385253378;
    twiddle_mem[3634] = 32'd3382632002;
    twiddle_mem[3635] = 32'd3380010627;
    twiddle_mem[3636] = 32'd3377454787;
    twiddle_mem[3637] = 32'd3374898947;
    twiddle_mem[3638] = 32'd3372343108;
    twiddle_mem[3639] = 32'd3369852805;
    twiddle_mem[3640] = 32'd3367362502;
    twiddle_mem[3641] = 32'd3364872199;
    twiddle_mem[3642] = 32'd3362381897;
    twiddle_mem[3643] = 32'd3359957130;
    twiddle_mem[3644] = 32'd3357532364;
    twiddle_mem[3645] = 32'd3355173134;
    twiddle_mem[3646] = 32'd3352748368;
    twiddle_mem[3647] = 32'd3350389138;
    twiddle_mem[3648] = 32'd3348095445;
    twiddle_mem[3649] = 32'd3345736215;
    twiddle_mem[3650] = 32'd3343442522;
    twiddle_mem[3651] = 32'd3341148829;
    twiddle_mem[3652] = 32'd3338920672;
    twiddle_mem[3653] = 32'd3336692515;
    twiddle_mem[3654] = 32'd3334464359;
    twiddle_mem[3655] = 32'd3332236202;
    twiddle_mem[3656] = 32'd3330073582;
    twiddle_mem[3657] = 32'd3327910962;
    twiddle_mem[3658] = 32'd3325813878;
    twiddle_mem[3659] = 32'd3323651258;
    twiddle_mem[3660] = 32'd3321554174;
    twiddle_mem[3661] = 32'd3319522626;
    twiddle_mem[3662] = 32'd3317425543;
    twiddle_mem[3663] = 32'd3315393996;
    twiddle_mem[3664] = 32'd3313427985;
    twiddle_mem[3665] = 32'd3311396438;
    twiddle_mem[3666] = 32'd3309430427;
    twiddle_mem[3667] = 32'd3307464416;
    twiddle_mem[3668] = 32'd3305563941;
    twiddle_mem[3669] = 32'd3303663467;
    twiddle_mem[3670] = 32'd3301762993;
    twiddle_mem[3671] = 32'd3299928054;
    twiddle_mem[3672] = 32'd3298027580;
    twiddle_mem[3673] = 32'd3296258178;
    twiddle_mem[3674] = 32'd3294423241;
    twiddle_mem[3675] = 32'd3292653839;
    twiddle_mem[3676] = 32'd3290884437;
    twiddle_mem[3677] = 32'd3289115036;
    twiddle_mem[3678] = 32'd3287411171;
    twiddle_mem[3679] = 32'd3285707305;
    twiddle_mem[3680] = 32'd3284068976;
    twiddle_mem[3681] = 32'd3282430647;
    twiddle_mem[3682] = 32'd3280792319;
    twiddle_mem[3683] = 32'd3279153990;
    twiddle_mem[3684] = 32'd3277581197;
    twiddle_mem[3685] = 32'd3276008405;
    twiddle_mem[3686] = 32'd3274435612;
    twiddle_mem[3687] = 32'd3272928356;
    twiddle_mem[3688] = 32'd3271421100;
    twiddle_mem[3689] = 32'd3269913844;
    twiddle_mem[3690] = 32'd3268472124;
    twiddle_mem[3691] = 32'd3267030404;
    twiddle_mem[3692] = 32'd3265654220;
    twiddle_mem[3693] = 32'd3264212501;
    twiddle_mem[3694] = 32'd3262836317;
    twiddle_mem[3695] = 32'd3261525670;
    twiddle_mem[3696] = 32'd3260149486;
    twiddle_mem[3697] = 32'd3258904375;
    twiddle_mem[3698] = 32'd3257593728;
    twiddle_mem[3699] = 32'd3256348617;
    twiddle_mem[3700] = 32'd3255103506;
    twiddle_mem[3701] = 32'd3253858395;
    twiddle_mem[3702] = 32'd3252678820;
    twiddle_mem[3703] = 32'd3251499245;
    twiddle_mem[3704] = 32'd3250319670;
    twiddle_mem[3705] = 32'd3249205632;
    twiddle_mem[3706] = 32'd3248091593;
    twiddle_mem[3707] = 32'd3247043091;
    twiddle_mem[3708] = 32'd3245929052;
    twiddle_mem[3709] = 32'd3244880550;
    twiddle_mem[3710] = 32'd3243897584;
    twiddle_mem[3711] = 32'd3242914618;
    twiddle_mem[3712] = 32'd3241931652;
    twiddle_mem[3713] = 32'd3240948686;
    twiddle_mem[3714] = 32'd3240031256;
    twiddle_mem[3715] = 32'd3239113826;
    twiddle_mem[3716] = 32'd3238261932;
    twiddle_mem[3717] = 32'd3237410038;
    twiddle_mem[3718] = 32'd3236558144;
    twiddle_mem[3719] = 32'd3235706251;
    twiddle_mem[3720] = 32'd3234919893;
    twiddle_mem[3721] = 32'd3234133536;
    twiddle_mem[3722] = 32'd3233412714;
    twiddle_mem[3723] = 32'd3232691893;
    twiddle_mem[3724] = 32'd3231971071;
    twiddle_mem[3725] = 32'd3231250250;
    twiddle_mem[3726] = 32'd3230594965;
    twiddle_mem[3727] = 32'd3230005216;
    twiddle_mem[3728] = 32'd3229349930;
    twiddle_mem[3729] = 32'd3228760181;
    twiddle_mem[3730] = 32'd3228170432;
    twiddle_mem[3731] = 32'd3227646219;
    twiddle_mem[3732] = 32'd3227122006;
    twiddle_mem[3733] = 32'd3226597793;
    twiddle_mem[3734] = 32'd3226139116;
    twiddle_mem[3735] = 32'd3225680439;
    twiddle_mem[3736] = 32'd3225221762;
    twiddle_mem[3737] = 32'd3224828621;
    twiddle_mem[3738] = 32'd3224435481;
    twiddle_mem[3739] = 32'd3224107876;
    twiddle_mem[3740] = 32'd3223714735;
    twiddle_mem[3741] = 32'd3223387130;
    twiddle_mem[3742] = 32'd3223125061;
    twiddle_mem[3743] = 32'd3222862993;
    twiddle_mem[3744] = 32'd3222600924;
    twiddle_mem[3745] = 32'd3222338855;
    twiddle_mem[3746] = 32'd3222142323;
    twiddle_mem[3747] = 32'd3221945790;
    twiddle_mem[3748] = 32'd3221814793;
    twiddle_mem[3749] = 32'd3221683797;
    twiddle_mem[3750] = 32'd3221552800;
    twiddle_mem[3751] = 32'd3221421804;
    twiddle_mem[3752] = 32'd3221356343;
    twiddle_mem[3753] = 32'd3221290882;
    twiddle_mem[3754] = 32'd3221290958;
    twiddle_mem[3755] = 32'd3221225497;
    twiddle_mem[3756] = 32'd3221225573;
    twiddle_mem[3757] = 32'd3221291184;
    twiddle_mem[3758] = 32'd3221356795;
    twiddle_mem[3759] = 32'd3221422407;
    twiddle_mem[3760] = 32'd3221553554;
    twiddle_mem[3761] = 32'd3221684701;
    twiddle_mem[3762] = 32'd3221815849;
    twiddle_mem[3763] = 32'd3222012532;
    twiddle_mem[3764] = 32'd3222209216;
    twiddle_mem[3765] = 32'd3222471435;
    twiddle_mem[3766] = 32'd3222668118;
    twiddle_mem[3767] = 32'd3222930337;
    twiddle_mem[3768] = 32'd3223258093;
    twiddle_mem[3769] = 32'd3223585848;
    twiddle_mem[3770] = 32'd3223913603;
    twiddle_mem[3771] = 32'd3224241358;
    twiddle_mem[3772] = 32'd3224634650;
    twiddle_mem[3773] = 32'd3225027941;
    twiddle_mem[3774] = 32'd3225486768;
    twiddle_mem[3775] = 32'd3225945595;
    twiddle_mem[3776] = 32'd3226404422;
    twiddle_mem[3777] = 32'd3226863249;
    twiddle_mem[3778] = 32'd3227387612;
    twiddle_mem[3779] = 32'd3227977511;
    twiddle_mem[3780] = 32'd3228501874;
    twiddle_mem[3781] = 32'd3229091773;
    twiddle_mem[3782] = 32'd3229681671;
    twiddle_mem[3783] = 32'd3230337106;
    twiddle_mem[3784] = 32'd3230992541;
    twiddle_mem[3785] = 32'd3231647976;
    twiddle_mem[3786] = 32'd3232368946;
    twiddle_mem[3787] = 32'd3233089917;
    twiddle_mem[3788] = 32'd3233810887;
    twiddle_mem[3789] = 32'd3234597394;
    twiddle_mem[3790] = 32'd3235383900;
    twiddle_mem[3791] = 32'd3236170407;
    twiddle_mem[3792] = 32'd3237022449;
    twiddle_mem[3793] = 32'd3237874491;
    twiddle_mem[3794] = 32'd3238792069;
    twiddle_mem[3795] = 32'd3239644112;
    twiddle_mem[3796] = 32'd3240627226;
    twiddle_mem[3797] = 32'd3241544804;
    twiddle_mem[3798] = 32'd3242527918;
    twiddle_mem[3799] = 32'd3243511032;
    twiddle_mem[3800] = 32'd3244494145;
    twiddle_mem[3801] = 32'd3245542795;
    twiddle_mem[3802] = 32'd3246591445;
    twiddle_mem[3803] = 32'd3247705630;
    twiddle_mem[3804] = 32'd3248754280;
    twiddle_mem[3805] = 32'd3249934001;
    twiddle_mem[3806] = 32'd3251048187;
    twiddle_mem[3807] = 32'd3252227908;
    twiddle_mem[3808] = 32'd3253407629;
    twiddle_mem[3809] = 32'd3254587350;
    twiddle_mem[3810] = 32'd3255832607;
    twiddle_mem[3811] = 32'd3257077864;
    twiddle_mem[3812] = 32'd3258388657;
    twiddle_mem[3813] = 32'd3259699450;
    twiddle_mem[3814] = 32'd3261010242;
    twiddle_mem[3815] = 32'd3262321035;
    twiddle_mem[3816] = 32'd3263697363;
    twiddle_mem[3817] = 32'd3265073692;
    twiddle_mem[3818] = 32'd3266515556;
    twiddle_mem[3819] = 32'd3267957420;
    twiddle_mem[3820] = 32'd3269399284;
    twiddle_mem[3821] = 32'd3270841148;
    twiddle_mem[3822] = 32'd3272348548;
    twiddle_mem[3823] = 32'd3273855948;
    twiddle_mem[3824] = 32'd3275428883;
    twiddle_mem[3825] = 32'd3277001819;
    twiddle_mem[3826] = 32'd3278574754;
    twiddle_mem[3827] = 32'd3280147690;
    twiddle_mem[3828] = 32'd3281786161;
    twiddle_mem[3829] = 32'd3283424632;
    twiddle_mem[3830] = 32'd3285128639;
    twiddle_mem[3831] = 32'd3286832646;
    twiddle_mem[3832] = 32'd3288536652;
    twiddle_mem[3833] = 32'd3290240659;
    twiddle_mem[3834] = 32'd3292010202;
    twiddle_mem[3835] = 32'd3293779744;
    twiddle_mem[3836] = 32'd3295549286;
    twiddle_mem[3837] = 32'd3297384364;
    twiddle_mem[3838] = 32'd3299219442;
    twiddle_mem[3839] = 32'd3301054520;
    twiddle_mem[3840] = 32'd3302955134;
    twiddle_mem[3841] = 32'd3304855747;
    twiddle_mem[3842] = 32'd3306821897;
    twiddle_mem[3843] = 32'd3308722510;
    twiddle_mem[3844] = 32'd3310688659;
    twiddle_mem[3845] = 32'd3312654808;
    twiddle_mem[3846] = 32'd3314686493;
    twiddle_mem[3847] = 32'd3316718178;
    twiddle_mem[3848] = 32'd3318749863;
    twiddle_mem[3849] = 32'd3320847083;
    twiddle_mem[3850] = 32'd3322944304;
    twiddle_mem[3851] = 32'd3325041524;
    twiddle_mem[3852] = 32'd3327138744;
    twiddle_mem[3853] = 32'd3329301500;
    twiddle_mem[3854] = 32'd3331464255;
    twiddle_mem[3855] = 32'd3333692547;
    twiddle_mem[3856] = 32'd3335855302;
    twiddle_mem[3857] = 32'd3338083594;
    twiddle_mem[3858] = 32'd3340377421;
    twiddle_mem[3859] = 32'd3342671248;
    twiddle_mem[3860] = 32'd3344899539;
    twiddle_mem[3861] = 32'd3347258901;
    twiddle_mem[3862] = 32'd3349552728;
    twiddle_mem[3863] = 32'd3351912090;
    twiddle_mem[3864] = 32'd3354271452;
    twiddle_mem[3865] = 32'd3356696350;
    twiddle_mem[3866] = 32'd3359121248;
    twiddle_mem[3867] = 32'd3361546146;
    twiddle_mem[3868] = 32'd3363971043;
    twiddle_mem[3869] = 32'd3366461476;
    twiddle_mem[3870] = 32'd3368951909;
    twiddle_mem[3871] = 32'd3371442342;
    twiddle_mem[3872] = 32'd3373998311;
    twiddle_mem[3873] = 32'd3376554280;
    twiddle_mem[3874] = 32'd3379110248;
    twiddle_mem[3875] = 32'd3381731752;
    twiddle_mem[3876] = 32'd3384287720;
    twiddle_mem[3877] = 32'd3386909224;
    twiddle_mem[3878] = 32'd3389596264;
    twiddle_mem[3879] = 32'd3392283303;
    twiddle_mem[3880] = 32'd3394970343;
    twiddle_mem[3881] = 32'd3397657382;
    twiddle_mem[3882] = 32'd3400344421;
    twiddle_mem[3883] = 32'd3403096995;
    twiddle_mem[3884] = 32'd3405849570;
    twiddle_mem[3885] = 32'd3408667680;
    twiddle_mem[3886] = 32'd3411420254;
    twiddle_mem[3887] = 32'd3414238364;
    twiddle_mem[3888] = 32'd3417122010;
    twiddle_mem[3889] = 32'd3419940120;
    twiddle_mem[3890] = 32'd3422823765;
    twiddle_mem[3891] = 32'd3425707410;
    twiddle_mem[3892] = 32'd3428656591;
    twiddle_mem[3893] = 32'd3431540236;
    twiddle_mem[3894] = 32'd3434489416;
    twiddle_mem[3895] = 32'd3437438597;
    twiddle_mem[3896] = 32'd3440453313;
    twiddle_mem[3897] = 32'd3443468029;
    twiddle_mem[3898] = 32'd3446482744;
    twiddle_mem[3899] = 32'd3449497460;
    twiddle_mem[3900] = 32'd3452577711;
    twiddle_mem[3901] = 32'd3455657962;
    twiddle_mem[3902] = 32'd3458738213;
    twiddle_mem[3903] = 32'd3461818464;
    twiddle_mem[3904] = 32'd3464964250;
    twiddle_mem[3905] = 32'd3468110036;
    twiddle_mem[3906] = 32'd3471255822;
    twiddle_mem[3907] = 32'd3474467144;
    twiddle_mem[3908] = 32'd3477612929;
    twiddle_mem[3909] = 32'd3480824251;
    twiddle_mem[3910] = 32'd3484101108;
    twiddle_mem[3911] = 32'd3487312428;
    twiddle_mem[3912] = 32'd3490589285;
    twiddle_mem[3913] = 32'd3493866141;
    twiddle_mem[3914] = 32'd3497208534;
    twiddle_mem[3915] = 32'd3500485389;
    twiddle_mem[3916] = 32'd3503827781;
    twiddle_mem[3917] = 32'd3507170173;
    twiddle_mem[3918] = 32'd3510512564;
    twiddle_mem[3919] = 32'd3513920491;
    twiddle_mem[3920] = 32'd3517328417;
    twiddle_mem[3921] = 32'd3520736344;
    twiddle_mem[3922] = 32'd3524144270;
    twiddle_mem[3923] = 32'd3527617732;
    twiddle_mem[3924] = 32'd3531091194;
    twiddle_mem[3925] = 32'd3534564655;
    twiddle_mem[3926] = 32'd3538038117;
    twiddle_mem[3927] = 32'd3541577114;
    twiddle_mem[3928] = 32'd3545116111;
    twiddle_mem[3929] = 32'd3548655107;
    twiddle_mem[3930] = 32'd3552194103;
    twiddle_mem[3931] = 32'd3555798635;
    twiddle_mem[3932] = 32'd3559403167;
    twiddle_mem[3933] = 32'd3563007699;
    twiddle_mem[3934] = 32'd3566612230;
    twiddle_mem[3935] = 32'd3570216761;
    twiddle_mem[3936] = 32'd3573886828;
    twiddle_mem[3937] = 32'd3577556894;
    twiddle_mem[3938] = 32'd3581226960;
    twiddle_mem[3939] = 32'd3584962562;
    twiddle_mem[3940] = 32'd3588632628;
    twiddle_mem[3941] = 32'd3592368230;
    twiddle_mem[3942] = 32'd3596169367;
    twiddle_mem[3943] = 32'd3599904968;
    twiddle_mem[3944] = 32'd3603640569;
    twiddle_mem[3945] = 32'd3607441705;
    twiddle_mem[3946] = 32'd3611242841;
    twiddle_mem[3947] = 32'd3615109513;
    twiddle_mem[3948] = 32'd3618910649;
    twiddle_mem[3949] = 32'd3622777320;
    twiddle_mem[3950] = 32'd3626643991;
    twiddle_mem[3951] = 32'd3630510662;
    twiddle_mem[3952] = 32'd3634377332;
    twiddle_mem[3953] = 32'd3638309539;
    twiddle_mem[3954] = 32'd3642176208;
    twiddle_mem[3955] = 32'd3646108414;
    twiddle_mem[3956] = 32'd3650040620;
    twiddle_mem[3957] = 32'd3654038361;
    twiddle_mem[3958] = 32'd3657970566;
    twiddle_mem[3959] = 32'd3661968306;
    twiddle_mem[3960] = 32'd3665966047;
    twiddle_mem[3961] = 32'd3669963787;
    twiddle_mem[3962] = 32'd3674027062;
    twiddle_mem[3963] = 32'd3678090338;
    twiddle_mem[3964] = 32'd3682088077;
    twiddle_mem[3965] = 32'd3686151352;
    twiddle_mem[3966] = 32'd3690280162;
    twiddle_mem[3967] = 32'd3694343437;
    twiddle_mem[3968] = 32'd3698472247;
    twiddle_mem[3969] = 32'd3702535521;
    twiddle_mem[3970] = 32'd3706664330;
    twiddle_mem[3971] = 32'd3710793139;
    twiddle_mem[3972] = 32'd3714987484;
    twiddle_mem[3973] = 32'd3719116293;
    twiddle_mem[3974] = 32'd3723310637;
    twiddle_mem[3975] = 32'd3727504981;
    twiddle_mem[3976] = 32'd3731699325;
    twiddle_mem[3977] = 32'd3735893668;
    twiddle_mem[3978] = 32'd3740153547;
    twiddle_mem[3979] = 32'd3744413426;
    twiddle_mem[3980] = 32'd3748607768;
    twiddle_mem[3981] = 32'd3752867647;
    twiddle_mem[3982] = 32'd3757127525;
    twiddle_mem[3983] = 32'd3761452938;
    twiddle_mem[3984] = 32'd3765712816;
    twiddle_mem[3985] = 32'd3770038229;
    twiddle_mem[3986] = 32'd3774363641;
    twiddle_mem[3987] = 32'd3778689054;
    twiddle_mem[3988] = 32'd3783014466;
    twiddle_mem[3989] = 32'd3787339878;
    twiddle_mem[3990] = 32'd3791730825;
    twiddle_mem[3991] = 32'd3796121772;
    twiddle_mem[3992] = 32'd3800512719;
    twiddle_mem[3993] = 32'd3804903666;
    twiddle_mem[3994] = 32'd3809294612;
    twiddle_mem[3995] = 32'd3813685558;
    twiddle_mem[3996] = 32'd3818142040;
    twiddle_mem[3997] = 32'd3822532985;
    twiddle_mem[3998] = 32'd3826989466;
    twiddle_mem[3999] = 32'd3831445947;
    twiddle_mem[4000] = 32'd3835902427;
    twiddle_mem[4001] = 32'd3840358907;
    twiddle_mem[4002] = 32'd3844880923;
    twiddle_mem[4003] = 32'd3849337402;
    twiddle_mem[4004] = 32'd3853859417;
    twiddle_mem[4005] = 32'd3858381432;
    twiddle_mem[4006] = 32'd3862903447;
    twiddle_mem[4007] = 32'd3867425461;
    twiddle_mem[4008] = 32'd3871947475;
    twiddle_mem[4009] = 32'd3876469488;
    twiddle_mem[4010] = 32'd3881057038;
    twiddle_mem[4011] = 32'd3885579050;
    twiddle_mem[4012] = 32'd3890166599;
    twiddle_mem[4013] = 32'd3894754147;
    twiddle_mem[4014] = 32'd3899341695;
    twiddle_mem[4015] = 32'd3903929243;
    twiddle_mem[4016] = 32'd3908516790;
    twiddle_mem[4017] = 32'd3913169873;
    twiddle_mem[4018] = 32'd3917757420;
    twiddle_mem[4019] = 32'd3922410502;
    twiddle_mem[4020] = 32'd3927063584;
    twiddle_mem[4021] = 32'd3931716666;
    twiddle_mem[4022] = 32'd3936369747;
    twiddle_mem[4023] = 32'd3941022828;
    twiddle_mem[4024] = 32'd3945675909;
    twiddle_mem[4025] = 32'd3950328989;
    twiddle_mem[4026] = 32'd3955047605;
    twiddle_mem[4027] = 32'd3959766221;
    twiddle_mem[4028] = 32'd3964419300;
    twiddle_mem[4029] = 32'd3969137915;
    twiddle_mem[4030] = 32'd3973856530;
    twiddle_mem[4031] = 32'd3978575144;
    twiddle_mem[4032] = 32'd3983293759;
    twiddle_mem[4033] = 32'd3988012372;
    twiddle_mem[4034] = 32'd3992730986;
    twiddle_mem[4035] = 32'd3997515135;
    twiddle_mem[4036] = 32'd4002233747;
    twiddle_mem[4037] = 32'd4007017896;
    twiddle_mem[4038] = 32'd4011802044;
    twiddle_mem[4039] = 32'd4016520656;
    twiddle_mem[4040] = 32'd4021304803;
    twiddle_mem[4041] = 32'd4026088950;
    twiddle_mem[4042] = 32'd4030873097;
    twiddle_mem[4043] = 32'd4035657243;
    twiddle_mem[4044] = 32'd4040506925;
    twiddle_mem[4045] = 32'd4045291071;
    twiddle_mem[4046] = 32'd4050075216;
    twiddle_mem[4047] = 32'd4054924897;
    twiddle_mem[4048] = 32'd4059709042;
    twiddle_mem[4049] = 32'd4064558722;
    twiddle_mem[4050] = 32'd4069408402;
    twiddle_mem[4051] = 32'd4074192546;
    twiddle_mem[4052] = 32'd4079042225;
    twiddle_mem[4053] = 32'd4083891904;
    twiddle_mem[4054] = 32'd4088741583;
    twiddle_mem[4055] = 32'd4093591261;
    twiddle_mem[4056] = 32'd4098440939;
    twiddle_mem[4057] = 32'd4103290617;
    twiddle_mem[4058] = 32'd4108140294;
    twiddle_mem[4059] = 32'd4113055507;
    twiddle_mem[4060] = 32'd4117905184;
    twiddle_mem[4061] = 32'd4122754860;
    twiddle_mem[4062] = 32'd4127670072;
    twiddle_mem[4063] = 32'd4132519747;
    twiddle_mem[4064] = 32'd4137434959;
    twiddle_mem[4065] = 32'd4142350170;
    twiddle_mem[4066] = 32'd4147199844;
    twiddle_mem[4067] = 32'd4152115054;
    twiddle_mem[4068] = 32'd4157030264;
    twiddle_mem[4069] = 32'd4161879938;
    twiddle_mem[4070] = 32'd4166795147;
    twiddle_mem[4071] = 32'd4171710356;
    twiddle_mem[4072] = 32'd4176625564;
    twiddle_mem[4073] = 32'd4181540772;
    twiddle_mem[4074] = 32'd4186455980;
    twiddle_mem[4075] = 32'd4191371188;
    twiddle_mem[4076] = 32'd4196286395;
    twiddle_mem[4077] = 32'd4201201601;
    twiddle_mem[4078] = 32'd4206116808;
    twiddle_mem[4079] = 32'd4211097550;
    twiddle_mem[4080] = 32'd4216012756;
    twiddle_mem[4081] = 32'd4220927961;
    twiddle_mem[4082] = 32'd4225843166;
    twiddle_mem[4083] = 32'd4230758371;
    twiddle_mem[4084] = 32'd4235739111;
    twiddle_mem[4085] = 32'd4240654315;
    twiddle_mem[4086] = 32'd4245569519;
    twiddle_mem[4087] = 32'd4250550258;
    twiddle_mem[4088] = 32'd4255465461;
    twiddle_mem[4089] = 32'd4260380663;
    twiddle_mem[4090] = 32'd4265361402;
    twiddle_mem[4091] = 32'd4270276604;
    twiddle_mem[4092] = 32'd4275191805;
    twiddle_mem[4093] = 32'd4280172542;
    twiddle_mem[4094] = 32'd4285087743;
    twiddle_mem[4095] = 32'd4290068480;
  end
  reg [31:0] _0_;
  always @(posedge clk) begin
    if (clken) begin
      _0_ <= twiddle_mem[rdport__addr];
    end
  end
  assign rdport__data = _0_;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:972" *)
  always @(posedge clk)
    twiddle_mem_out <= \$1 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:186" *)
  always @(posedge clk)
    re_a <= \$2 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:187" *)
  always @(posedge clk)
    im_a <= \$3 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:188" *)
  always @(posedge clk)
    re_b <= \$4 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:189" *)
  always @(posedge clk)
    im_b <= \$5 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:847" *)
  always @(posedge clk)
    re_out <= \$6 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:848" *)
  always @(posedge clk)
    im_out <= \$7 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:978" *)
  \top.spectrometer.fft.twiddle0.cmult  cmult (
    .clk(clk),
    .clk3x_clk(clk3x_clk),
    .clk3x_rst(clk3x_rst),
    .clken(clken),
    .common_edge(common_edge),
    .im_a(im_a),
    .im_b(im_b),
    .im_out(\im_out$14 ),
    .re_a(re_a),
    .re_b(re_b),
    .re_out(\re_out$12 ),
    .rst(rst)
  );
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$66 ) begin end
    \$1  = twiddle_mem_out;
    if (clken) begin
      \$1  = rdport__data;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$66 ) begin end
    \$2  = re_a;
    if (clken) begin
      \$2  = re_in;
    end
    if (rst) begin
      \$2  = 17'h00000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$66 ) begin end
    \$3  = im_a;
    if (clken) begin
      \$3  = im_in;
    end
    if (rst) begin
      \$3  = 17'h00000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$66 ) begin end
    \$4  = re_b;
    if (clken) begin
      \$4  = twiddle_mem_out[31:16];
    end
    if (rst) begin
      \$4  = 16'h0000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$66 ) begin end
    \$5  = im_b;
    if (clken) begin
      \$5  = twiddle_mem_out[15:0];
    end
    if (rst) begin
      \$5  = 16'h0000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$66 ) begin end
    \$6  = re_out;
    if (clken) begin
      \$6  = \re_out$12 [16:0];
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$66 ) begin end
    \$7  = im_out;
    if (clken) begin
      \$7  = \im_out$14 [16:0];
    end
  end
  assign rdport__en = clken;
  assign \common_edge$17  = common_edge;
  assign twiddle_index = rdport__addr;
  assign \clken$20  = clken;
endmodule

(* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:288" *)
(* generator = "Amaranth" *)
module \top.spectrometer.fft.twiddle0.cmult (clk3x_clk, clken, re_a, im_a, re_b, im_b, im_out, re_out, common_edge, rst, clk3x_rst, clk);
  reg \$auto$verilog_backend.cc:2352:dump_module$67  = 0;
  wire [47:0] \$1 ;
  wire \$10 ;
  wire [47:0] \$11 ;
  wire \$12 ;
  reg \$13 ;
  reg \$14 ;
  reg [19:0] \$15 ;
  reg [19:0] \$16 ;
  wire [47:0] \$2 ;
  wire [29:0] \$3 ;
  wire [17:0] \$4 ;
  wire \$5 ;
  wire [3:0] \$6 ;
  wire \$7 ;
  wire \$8 ;
  wire \$9 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:40" *)
  input clk;
  wire clk;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:42" *)
  input clk3x_clk;
  wire clk3x_clk;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:42" *)
  input clk3x_rst;
  wire clk3x_rst;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:185" *)
  input clken;
  wire clken;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:184" *)
  input common_edge;
  wire common_edge;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:290" *)
  reg common_edge_q = 1'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:291" *)
  reg common_edge_qq = 1'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:187" *)
  input [16:0] im_a;
  wire [16:0] im_a;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:189" *)
  input [15:0] im_b;
  wire [15:0] im_b;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:191" *)
  output [19:0] im_out;
  reg [19:0] im_out = 20'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:407" *)
  reg [4:0] inmode;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:408" *)
  reg [6:0] opmode;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:402" *)
  reg [29:0] port_a;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:403" *)
  reg [17:0] port_b;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:405" *)
  wire [47:0] port_c;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:404" *)
  reg [24:0] port_d;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:406" *)
  wire [47:0] port_p;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:186" *)
  input [16:0] re_a;
  wire [16:0] re_a;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:188" *)
  input [15:0] re_b;
  wire [15:0] re_b;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:190" *)
  output [19:0] re_out;
  reg [19:0] re_out = 20'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:40" *)
  input rst;
  wire rst;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:290" *)
  always @(posedge clk3x_clk)
    common_edge_q <= \$13 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:291" *)
  always @(posedge clk3x_clk)
    common_edge_qq <= \$14 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:191" *)
  always @(posedge clk3x_clk)
    im_out <= \$15 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:190" *)
  always @(posedge clk)
    re_out <= \$16 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:409" *)
  DSP48E1 #(
    .ACASCREG(32'd1),
    .ADREG(32'd1),
    .ALUMODEREG(32'd1),
    .AREG(32'd1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(32'd2),
    .BREG(32'd2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(32'd1),
    .CARRYINSELREG(32'd1),
    .CREG(32'd1),
    .DREG(32'd1),
    .INMODEREG(32'd1),
    .MASK(48'hffffffffffff),
    .MREG(32'd1),
    .OPMODEREG(32'd1),
    .PATTERN(32'd0),
    .PREG(32'd1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("TRUE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")
  ) dsp (
    .A(port_a),
    .ACIN(30'h00000000),
    .ACOUT(\$3 ),
    .ALUMODE(4'h0),
    .B(port_b),
    .BCIN(18'h00000),
    .BCOUT(\$4 ),
    .C(port_p),
    .CARRYCASCIN(1'h0),
    .CARRYCASCOUT(\$5 ),
    .CARRYIN(1'h0),
    .CARRYINSEL(3'h0),
    .CARRYOUT(\$6 ),
    .CEA1(clken),
    .CEA2(1'h0),
    .CEAD(clken),
    .CEALUMODE(clken),
    .CEB1(clken),
    .CEB2(clken),
    .CEC(clken),
    .CECARRYIN(1'h0),
    .CECTRL(clken),
    .CED(clken),
    .CEINMODE(clken),
    .CEM(clken),
    .CEP(clken),
    .CLK(clk3x_clk),
    .D(port_d),
    .INMODE(inmode),
    .MULTSIGNIN(1'h0),
    .MULTSIGNOUT(\$7 ),
    .OPMODE(opmode),
    .OVERFLOW(\$8 ),
    .P(port_p),
    .PATTERNBDETECT(\$9 ),
    .PATTERNDETECT(\$10 ),
    .PCIN(48'h000000000000),
    .PCOUT(\$11 ),
    .RSTA(1'h0),
    .RSTALLCARRYIN(1'h0),
    .RSTALUMODE(1'h0),
    .RSTB(1'h0),
    .RSTC(1'h0),
    .RSTCTRL(1'h0),
    .RSTD(1'h0),
    .RSTINMODE(1'h0),
    .RSTM(1'h0),
    .RSTP(1'h0),
    .UNDERFLOW(\$12 )
  );
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$67 ) begin end
    \$13  = common_edge_q;
    if (clken) begin
      \$13  = common_edge;
    end
    if (clk3x_rst) begin
      \$13  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$67 ) begin end
    \$14  = common_edge_qq;
    if (clken) begin
      \$14  = common_edge_q;
    end
    if (clk3x_rst) begin
      \$14  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$67 ) begin end
    \$15  = im_out;
    if (clken) begin
      if (common_edge) begin
        \$15  = \$1 [19:0];
      end
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$67 ) begin end
    \$16  = re_out;
    if (clken) begin
      \$16  = \$2 [19:0];
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$67 ) begin end
    port_d = 25'h0000000;
    if (common_edge) begin
      port_d = { re_a[16], re_a[16], re_a[16], re_a[16], re_a[16], re_a[16], re_a[16], re_a[16], re_a };
    end
    if (common_edge_q) begin
      port_d = { re_b[15], re_b[15], re_b[15], re_b[15], re_b[15], re_b[15], re_b[15], re_b[15], re_b[15], re_b };
    end
    if (common_edge_qq) begin
      port_d = { re_b[15], re_b[15], re_b[15], re_b[15], re_b[15], re_b[15], re_b[15], re_b[15], re_b[15], re_b };
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$67 ) begin end
    port_a = 30'h00000000;
    if (common_edge) begin
      port_a = { im_a[16], im_a[16], im_a[16], im_a[16], im_a[16], im_a[16], im_a[16], im_a[16], im_a[16], im_a[16], im_a[16], im_a[16], im_a[16], im_a };
    end
    if (common_edge_q) begin
      port_a = { im_b[15], im_b[15], im_b[15], im_b[15], im_b[15], im_b[15], im_b[15], im_b[15], im_b[15], im_b[15], im_b[15], im_b[15], im_b[15], im_b[15], im_b };
    end
    if (common_edge_qq) begin
      port_a = { im_b[15], im_b[15], im_b[15], im_b[15], im_b[15], im_b[15], im_b[15], im_b[15], im_b[15], im_b[15], im_b[15], im_b[15], im_b[15], im_b[15], im_b };
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$67 ) begin end
    port_b = 18'h00000;
    if (common_edge) begin
      port_b = { im_b[15], im_b[15], im_b };
    end
    if (common_edge_q) begin
      port_b = { re_a[16], re_a };
    end
    if (common_edge_qq) begin
      port_b = { im_a[16], im_a };
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$67 ) begin end
    opmode = 7'h00;
    if (common_edge) begin
      opmode = 7'h25;
    end
    if (common_edge_q) begin
      opmode = 7'h35;
    end
    if (common_edge_qq) begin
      opmode = 7'h05;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$67 ) begin end
    inmode = 5'h00;
    if (common_edge) begin
      inmode = 5'h0d;
    end
    if (common_edge_q) begin
      inmode = 5'h0d;
    end
    if (common_edge_qq) begin
      inmode = 5'h05;
    end
  end
  assign port_c = port_p;
  assign \$1  = { 14'h0000, port_p[47:14] };
  assign \$2  = { 14'h0000, port_p[47:14] };
endmodule

(* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:939" *)
(* generator = "Amaranth" *)
module \top.spectrometer.fft.twiddle1 (clk3x_clk, re_in, im_in, clken, re_out, im_out, rdport__addr, common_edge, rst, clk3x_rst, clk);
  reg \$auto$verilog_backend.cc:2352:dump_module$68  = 0;
  reg [31:0] \$1 ;
  reg [17:0] \$2 ;
  reg [17:0] \$3 ;
  reg [15:0] \$4 ;
  reg [15:0] \$5 ;
  reg [17:0] \$6 ;
  reg [17:0] \$7 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:40" *)
  input clk;
  wire clk;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:42" *)
  input clk3x_clk;
  wire clk3x_clk;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:42" *)
  input clk3x_rst;
  wire clk3x_rst;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:185" *)
  input clken;
  wire clken;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:185" *)
  wire \clken$20 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:843" *)
  input common_edge;
  wire common_edge;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:843" *)
  wire \common_edge$17 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:187" *)
  reg [17:0] im_a = 18'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:189" *)
  reg [15:0] im_b = 16'h0000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:846" *)
  input [17:0] im_in;
  wire [17:0] im_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:848" *)
  output [17:0] im_out;
  reg [17:0] im_out = 18'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:191" *)
  wire [20:0] \im_out$14 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:844" *)
  input [9:0] rdport__addr;
  wire [9:0] rdport__addr;
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/lib/memory.py:241" *)
  wire [31:0] rdport__data;
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/lib/memory.py:239" *)
  wire rdport__en;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:186" *)
  reg [17:0] re_a = 18'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:188" *)
  reg [15:0] re_b = 16'h0000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:845" *)
  input [17:0] re_in;
  wire [17:0] re_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:847" *)
  output [17:0] re_out;
  reg [17:0] re_out = 18'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:190" *)
  wire [20:0] \re_out$12 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:40" *)
  input rst;
  wire rst;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:844" *)
  wire [9:0] twiddle_index;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:972" *)
  reg [31:0] twiddle_mem_out = 32'd0;
  (* ram_style = "block" *)
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:963" *)
  reg [31:0] twiddle_mem [1023:0];
  initial begin
    twiddle_mem[0] = 32'd1073741824;
    twiddle_mem[1] = 32'd1073741824;
    twiddle_mem[2] = 32'd1073741824;
    twiddle_mem[3] = 32'd1073741824;
    twiddle_mem[4] = 32'd1073741824;
    twiddle_mem[5] = 32'd1073741824;
    twiddle_mem[6] = 32'd1073741824;
    twiddle_mem[7] = 32'd1073741824;
    twiddle_mem[8] = 32'd1073741824;
    twiddle_mem[9] = 32'd1073741824;
    twiddle_mem[10] = 32'd1073741824;
    twiddle_mem[11] = 32'd1073741824;
    twiddle_mem[12] = 32'd1073741824;
    twiddle_mem[13] = 32'd1073741824;
    twiddle_mem[14] = 32'd1073741824;
    twiddle_mem[15] = 32'd1073741824;
    twiddle_mem[16] = 32'd1073741824;
    twiddle_mem[17] = 32'd1073741824;
    twiddle_mem[18] = 32'd1073741824;
    twiddle_mem[19] = 32'd1073741824;
    twiddle_mem[20] = 32'd1073741824;
    twiddle_mem[21] = 32'd1073741824;
    twiddle_mem[22] = 32'd1073741824;
    twiddle_mem[23] = 32'd1073741824;
    twiddle_mem[24] = 32'd1073741824;
    twiddle_mem[25] = 32'd1073741824;
    twiddle_mem[26] = 32'd1073741824;
    twiddle_mem[27] = 32'd1073741824;
    twiddle_mem[28] = 32'd1073741824;
    twiddle_mem[29] = 32'd1073741824;
    twiddle_mem[30] = 32'd1073741824;
    twiddle_mem[31] = 32'd1073741824;
    twiddle_mem[32] = 32'd1073741824;
    twiddle_mem[33] = 32'd1073741824;
    twiddle_mem[34] = 32'd1073741824;
    twiddle_mem[35] = 32'd1073741824;
    twiddle_mem[36] = 32'd1073741824;
    twiddle_mem[37] = 32'd1073741824;
    twiddle_mem[38] = 32'd1073741824;
    twiddle_mem[39] = 32'd1073741824;
    twiddle_mem[40] = 32'd1073741824;
    twiddle_mem[41] = 32'd1073741824;
    twiddle_mem[42] = 32'd1073741824;
    twiddle_mem[43] = 32'd1073741824;
    twiddle_mem[44] = 32'd1073741824;
    twiddle_mem[45] = 32'd1073741824;
    twiddle_mem[46] = 32'd1073741824;
    twiddle_mem[47] = 32'd1073741824;
    twiddle_mem[48] = 32'd1073741824;
    twiddle_mem[49] = 32'd1073741824;
    twiddle_mem[50] = 32'd1073741824;
    twiddle_mem[51] = 32'd1073741824;
    twiddle_mem[52] = 32'd1073741824;
    twiddle_mem[53] = 32'd1073741824;
    twiddle_mem[54] = 32'd1073741824;
    twiddle_mem[55] = 32'd1073741824;
    twiddle_mem[56] = 32'd1073741824;
    twiddle_mem[57] = 32'd1073741824;
    twiddle_mem[58] = 32'd1073741824;
    twiddle_mem[59] = 32'd1073741824;
    twiddle_mem[60] = 32'd1073741824;
    twiddle_mem[61] = 32'd1073741824;
    twiddle_mem[62] = 32'd1073741824;
    twiddle_mem[63] = 32'd1073741824;
    twiddle_mem[64] = 32'd1073741824;
    twiddle_mem[65] = 32'd1073741824;
    twiddle_mem[66] = 32'd1073741824;
    twiddle_mem[67] = 32'd1073741824;
    twiddle_mem[68] = 32'd1073741824;
    twiddle_mem[69] = 32'd1073741824;
    twiddle_mem[70] = 32'd1073741824;
    twiddle_mem[71] = 32'd1073741824;
    twiddle_mem[72] = 32'd1073741824;
    twiddle_mem[73] = 32'd1073741824;
    twiddle_mem[74] = 32'd1073741824;
    twiddle_mem[75] = 32'd1073741824;
    twiddle_mem[76] = 32'd1073741824;
    twiddle_mem[77] = 32'd1073741824;
    twiddle_mem[78] = 32'd1073741824;
    twiddle_mem[79] = 32'd1073741824;
    twiddle_mem[80] = 32'd1073741824;
    twiddle_mem[81] = 32'd1073741824;
    twiddle_mem[82] = 32'd1073741824;
    twiddle_mem[83] = 32'd1073741824;
    twiddle_mem[84] = 32'd1073741824;
    twiddle_mem[85] = 32'd1073741824;
    twiddle_mem[86] = 32'd1073741824;
    twiddle_mem[87] = 32'd1073741824;
    twiddle_mem[88] = 32'd1073741824;
    twiddle_mem[89] = 32'd1073741824;
    twiddle_mem[90] = 32'd1073741824;
    twiddle_mem[91] = 32'd1073741824;
    twiddle_mem[92] = 32'd1073741824;
    twiddle_mem[93] = 32'd1073741824;
    twiddle_mem[94] = 32'd1073741824;
    twiddle_mem[95] = 32'd1073741824;
    twiddle_mem[96] = 32'd1073741824;
    twiddle_mem[97] = 32'd1073741824;
    twiddle_mem[98] = 32'd1073741824;
    twiddle_mem[99] = 32'd1073741824;
    twiddle_mem[100] = 32'd1073741824;
    twiddle_mem[101] = 32'd1073741824;
    twiddle_mem[102] = 32'd1073741824;
    twiddle_mem[103] = 32'd1073741824;
    twiddle_mem[104] = 32'd1073741824;
    twiddle_mem[105] = 32'd1073741824;
    twiddle_mem[106] = 32'd1073741824;
    twiddle_mem[107] = 32'd1073741824;
    twiddle_mem[108] = 32'd1073741824;
    twiddle_mem[109] = 32'd1073741824;
    twiddle_mem[110] = 32'd1073741824;
    twiddle_mem[111] = 32'd1073741824;
    twiddle_mem[112] = 32'd1073741824;
    twiddle_mem[113] = 32'd1073741824;
    twiddle_mem[114] = 32'd1073741824;
    twiddle_mem[115] = 32'd1073741824;
    twiddle_mem[116] = 32'd1073741824;
    twiddle_mem[117] = 32'd1073741824;
    twiddle_mem[118] = 32'd1073741824;
    twiddle_mem[119] = 32'd1073741824;
    twiddle_mem[120] = 32'd1073741824;
    twiddle_mem[121] = 32'd1073741824;
    twiddle_mem[122] = 32'd1073741824;
    twiddle_mem[123] = 32'd1073741824;
    twiddle_mem[124] = 32'd1073741824;
    twiddle_mem[125] = 32'd1073741824;
    twiddle_mem[126] = 32'd1073741824;
    twiddle_mem[127] = 32'd1073741824;
    twiddle_mem[128] = 32'd1073741824;
    twiddle_mem[129] = 32'd1073741824;
    twiddle_mem[130] = 32'd1073741824;
    twiddle_mem[131] = 32'd1073741824;
    twiddle_mem[132] = 32'd1073741824;
    twiddle_mem[133] = 32'd1073741824;
    twiddle_mem[134] = 32'd1073741824;
    twiddle_mem[135] = 32'd1073741824;
    twiddle_mem[136] = 32'd1073741824;
    twiddle_mem[137] = 32'd1073741824;
    twiddle_mem[138] = 32'd1073741824;
    twiddle_mem[139] = 32'd1073741824;
    twiddle_mem[140] = 32'd1073741824;
    twiddle_mem[141] = 32'd1073741824;
    twiddle_mem[142] = 32'd1073741824;
    twiddle_mem[143] = 32'd1073741824;
    twiddle_mem[144] = 32'd1073741824;
    twiddle_mem[145] = 32'd1073741824;
    twiddle_mem[146] = 32'd1073741824;
    twiddle_mem[147] = 32'd1073741824;
    twiddle_mem[148] = 32'd1073741824;
    twiddle_mem[149] = 32'd1073741824;
    twiddle_mem[150] = 32'd1073741824;
    twiddle_mem[151] = 32'd1073741824;
    twiddle_mem[152] = 32'd1073741824;
    twiddle_mem[153] = 32'd1073741824;
    twiddle_mem[154] = 32'd1073741824;
    twiddle_mem[155] = 32'd1073741824;
    twiddle_mem[156] = 32'd1073741824;
    twiddle_mem[157] = 32'd1073741824;
    twiddle_mem[158] = 32'd1073741824;
    twiddle_mem[159] = 32'd1073741824;
    twiddle_mem[160] = 32'd1073741824;
    twiddle_mem[161] = 32'd1073741824;
    twiddle_mem[162] = 32'd1073741824;
    twiddle_mem[163] = 32'd1073741824;
    twiddle_mem[164] = 32'd1073741824;
    twiddle_mem[165] = 32'd1073741824;
    twiddle_mem[166] = 32'd1073741824;
    twiddle_mem[167] = 32'd1073741824;
    twiddle_mem[168] = 32'd1073741824;
    twiddle_mem[169] = 32'd1073741824;
    twiddle_mem[170] = 32'd1073741824;
    twiddle_mem[171] = 32'd1073741824;
    twiddle_mem[172] = 32'd1073741824;
    twiddle_mem[173] = 32'd1073741824;
    twiddle_mem[174] = 32'd1073741824;
    twiddle_mem[175] = 32'd1073741824;
    twiddle_mem[176] = 32'd1073741824;
    twiddle_mem[177] = 32'd1073741824;
    twiddle_mem[178] = 32'd1073741824;
    twiddle_mem[179] = 32'd1073741824;
    twiddle_mem[180] = 32'd1073741824;
    twiddle_mem[181] = 32'd1073741824;
    twiddle_mem[182] = 32'd1073741824;
    twiddle_mem[183] = 32'd1073741824;
    twiddle_mem[184] = 32'd1073741824;
    twiddle_mem[185] = 32'd1073741824;
    twiddle_mem[186] = 32'd1073741824;
    twiddle_mem[187] = 32'd1073741824;
    twiddle_mem[188] = 32'd1073741824;
    twiddle_mem[189] = 32'd1073741824;
    twiddle_mem[190] = 32'd1073741824;
    twiddle_mem[191] = 32'd1073741824;
    twiddle_mem[192] = 32'd1073741824;
    twiddle_mem[193] = 32'd1073741824;
    twiddle_mem[194] = 32'd1073741824;
    twiddle_mem[195] = 32'd1073741824;
    twiddle_mem[196] = 32'd1073741824;
    twiddle_mem[197] = 32'd1073741824;
    twiddle_mem[198] = 32'd1073741824;
    twiddle_mem[199] = 32'd1073741824;
    twiddle_mem[200] = 32'd1073741824;
    twiddle_mem[201] = 32'd1073741824;
    twiddle_mem[202] = 32'd1073741824;
    twiddle_mem[203] = 32'd1073741824;
    twiddle_mem[204] = 32'd1073741824;
    twiddle_mem[205] = 32'd1073741824;
    twiddle_mem[206] = 32'd1073741824;
    twiddle_mem[207] = 32'd1073741824;
    twiddle_mem[208] = 32'd1073741824;
    twiddle_mem[209] = 32'd1073741824;
    twiddle_mem[210] = 32'd1073741824;
    twiddle_mem[211] = 32'd1073741824;
    twiddle_mem[212] = 32'd1073741824;
    twiddle_mem[213] = 32'd1073741824;
    twiddle_mem[214] = 32'd1073741824;
    twiddle_mem[215] = 32'd1073741824;
    twiddle_mem[216] = 32'd1073741824;
    twiddle_mem[217] = 32'd1073741824;
    twiddle_mem[218] = 32'd1073741824;
    twiddle_mem[219] = 32'd1073741824;
    twiddle_mem[220] = 32'd1073741824;
    twiddle_mem[221] = 32'd1073741824;
    twiddle_mem[222] = 32'd1073741824;
    twiddle_mem[223] = 32'd1073741824;
    twiddle_mem[224] = 32'd1073741824;
    twiddle_mem[225] = 32'd1073741824;
    twiddle_mem[226] = 32'd1073741824;
    twiddle_mem[227] = 32'd1073741824;
    twiddle_mem[228] = 32'd1073741824;
    twiddle_mem[229] = 32'd1073741824;
    twiddle_mem[230] = 32'd1073741824;
    twiddle_mem[231] = 32'd1073741824;
    twiddle_mem[232] = 32'd1073741824;
    twiddle_mem[233] = 32'd1073741824;
    twiddle_mem[234] = 32'd1073741824;
    twiddle_mem[235] = 32'd1073741824;
    twiddle_mem[236] = 32'd1073741824;
    twiddle_mem[237] = 32'd1073741824;
    twiddle_mem[238] = 32'd1073741824;
    twiddle_mem[239] = 32'd1073741824;
    twiddle_mem[240] = 32'd1073741824;
    twiddle_mem[241] = 32'd1073741824;
    twiddle_mem[242] = 32'd1073741824;
    twiddle_mem[243] = 32'd1073741824;
    twiddle_mem[244] = 32'd1073741824;
    twiddle_mem[245] = 32'd1073741824;
    twiddle_mem[246] = 32'd1073741824;
    twiddle_mem[247] = 32'd1073741824;
    twiddle_mem[248] = 32'd1073741824;
    twiddle_mem[249] = 32'd1073741824;
    twiddle_mem[250] = 32'd1073741824;
    twiddle_mem[251] = 32'd1073741824;
    twiddle_mem[252] = 32'd1073741824;
    twiddle_mem[253] = 32'd1073741824;
    twiddle_mem[254] = 32'd1073741824;
    twiddle_mem[255] = 32'd1073741824;
    twiddle_mem[256] = 32'd1073741824;
    twiddle_mem[257] = 32'd1073741623;
    twiddle_mem[258] = 32'd1073479278;
    twiddle_mem[259] = 32'd1073085861;
    twiddle_mem[260] = 32'd1072495836;
    twiddle_mem[261] = 32'd1071774739;
    twiddle_mem[262] = 32'd1070922571;
    twiddle_mem[263] = 32'd1069873794;
    twiddle_mem[264] = 32'd1068628410;
    twiddle_mem[265] = 32'd1067251954;
    twiddle_mem[266] = 32'd1065744426;
    twiddle_mem[267] = 32'd1064040291;
    twiddle_mem[268] = 32'd1062205084;
    twiddle_mem[269] = 32'd1060173269;
    twiddle_mem[270] = 32'd1058010383;
    twiddle_mem[271] = 32'd1055650889;
    twiddle_mem[272] = 32'd1053160324;
    twiddle_mem[273] = 32'd1050538687;
    twiddle_mem[274] = 32'd1047720442;
    twiddle_mem[275] = 32'd1044771126;
    twiddle_mem[276] = 32'd1041625203;
    twiddle_mem[277] = 32'd1038348208;
    twiddle_mem[278] = 32'd1034940142;
    twiddle_mem[279] = 32'd1031335469;
    twiddle_mem[280] = 32'd1027599724;
    twiddle_mem[281] = 32'd1023667372;
    twiddle_mem[282] = 32'd1019603949;
    twiddle_mem[283] = 32'd1015409454;
    twiddle_mem[284] = 32'd1011018352;
    twiddle_mem[285] = 32'd1006496180;
    twiddle_mem[286] = 32'd1001842935;
    twiddle_mem[287] = 32'd997058620;
    twiddle_mem[288] = 32'd992077698;
    twiddle_mem[289] = 32'd986965705;
    twiddle_mem[290] = 32'd981657105;
    twiddle_mem[291] = 32'd976282969;
    twiddle_mem[292] = 32'd970712227;
    twiddle_mem[293] = 32'd965010414;
    twiddle_mem[294] = 32'd959177530;
    twiddle_mem[295] = 32'd953148039;
    twiddle_mem[296] = 32'd946987477;
    twiddle_mem[297] = 32'd940761380;
    twiddle_mem[298] = 32'd934338676;
    twiddle_mem[299] = 32'd927719366;
    twiddle_mem[300] = 32'd921034521;
    twiddle_mem[301] = 32'd914218605;
    twiddle_mem[302] = 32'd907206083;
    twiddle_mem[303] = 32'd900062489;
    twiddle_mem[304] = 32'd892853362;
    twiddle_mem[305] = 32'd885447627;
    twiddle_mem[306] = 32'd877910822;
    twiddle_mem[307] = 32'd870308482;
    twiddle_mem[308] = 32'd862509536;
    twiddle_mem[309] = 32'd854579519;
    twiddle_mem[310] = 32'd846518432;
    twiddle_mem[311] = 32'd838391810;
    twiddle_mem[312] = 32'd830068582;
    twiddle_mem[313] = 32'd821679819;
    twiddle_mem[314] = 32'd813094450;
    twiddle_mem[315] = 32'd804443547;
    twiddle_mem[316] = 32'd795661573;
    twiddle_mem[317] = 32'd786748529;
    twiddle_mem[318] = 32'd777704415;
    twiddle_mem[319] = 32'd768594766;
    twiddle_mem[320] = 32'd759288511;
    twiddle_mem[321] = 32'd749916721;
    twiddle_mem[322] = 32'd740413862;
    twiddle_mem[323] = 32'd730845468;
    twiddle_mem[324] = 32'd721146004;
    twiddle_mem[325] = 32'd711315470;
    twiddle_mem[326] = 32'd701419402;
    twiddle_mem[327] = 32'd691392263;
    twiddle_mem[328] = 32'd681234055;
    twiddle_mem[329] = 32'd671010312;
    twiddle_mem[330] = 32'd660655500;
    twiddle_mem[331] = 32'd650235153;
    twiddle_mem[332] = 32'd639683736;
    twiddle_mem[333] = 32'd629066785;
    twiddle_mem[334] = 32'd618318765;
    twiddle_mem[335] = 32'd607505210;
    twiddle_mem[336] = 32'd596560585;
    twiddle_mem[337] = 32'd585615963;
    twiddle_mem[338] = 32'd574474734;
    twiddle_mem[339] = 32'd563333507;
    twiddle_mem[340] = 32'd552061211;
    twiddle_mem[341] = 32'd540723381;
    twiddle_mem[342] = 32'd529320016;
    twiddle_mem[343] = 32'd517785582;
    twiddle_mem[344] = 32'd506185615;
    twiddle_mem[345] = 32'd494520113;
    twiddle_mem[346] = 32'd482789077;
    twiddle_mem[347] = 32'd470992508;
    twiddle_mem[348] = 32'd459130405;
    twiddle_mem[349] = 32'd447202768;
    twiddle_mem[350] = 32'd435144062;
    twiddle_mem[351] = 32'd423085357;
    twiddle_mem[352] = 32'd410961119;
    twiddle_mem[353] = 32'd398771347;
    twiddle_mem[354] = 32'd386516042;
    twiddle_mem[355] = 32'd374129667;
    twiddle_mem[356] = 32'd361808830;
    twiddle_mem[357] = 32'd349356923;
    twiddle_mem[358] = 32'd336839483;
    twiddle_mem[359] = 32'd324322045;
    twiddle_mem[360] = 32'd311739073;
    twiddle_mem[361] = 32'd299090568;
    twiddle_mem[362] = 32'd286442065;
    twiddle_mem[363] = 32'd273728029;
    twiddle_mem[364] = 32'd260948459;
    twiddle_mem[365] = 32'd248168891;
    twiddle_mem[366] = 32'd235323790;
    twiddle_mem[367] = 32'd222413155;
    twiddle_mem[368] = 32'd209502523;
    twiddle_mem[369] = 32'd196591893;
    twiddle_mem[370] = 32'd183615729;
    twiddle_mem[371] = 32'd170639568;
    twiddle_mem[372] = 32'd157597873;
    twiddle_mem[373] = 32'd144556181;
    twiddle_mem[374] = 32'd131514491;
    twiddle_mem[375] = 32'd118407268;
    twiddle_mem[376] = 32'd105300047;
    twiddle_mem[377] = 32'd92192828;
    twiddle_mem[378] = 32'd79020076;
    twiddle_mem[379] = 32'd65912863;
    twiddle_mem[380] = 32'd52740116;
    twiddle_mem[381] = 32'd39567371;
    twiddle_mem[382] = 32'd26394629;
    twiddle_mem[383] = 32'd13221889;
    twiddle_mem[384] = 32'd49152;
    twiddle_mem[385] = 32'd4281843713;
    twiddle_mem[386] = 32'd4268670981;
    twiddle_mem[387] = 32'd4255498251;
    twiddle_mem[388] = 32'd4242325524;
    twiddle_mem[389] = 32'd4229152799;
    twiddle_mem[390] = 32'd4216045612;
    twiddle_mem[391] = 32'd4202872892;
    twiddle_mem[392] = 32'd4189765711;
    twiddle_mem[393] = 32'd4176658532;
    twiddle_mem[394] = 32'd4163551355;
    twiddle_mem[395] = 32'd4150509717;
    twiddle_mem[396] = 32'd4137468081;
    twiddle_mem[397] = 32'd4124426448;
    twiddle_mem[398] = 32'd4111450353;
    twiddle_mem[399] = 32'd4098474261;
    twiddle_mem[400] = 32'd4085563707;
    twiddle_mem[401] = 32'd4072653155;
    twiddle_mem[402] = 32'd4059742606;
    twiddle_mem[403] = 32'd4046897595;
    twiddle_mem[404] = 32'd4034118123;
    twiddle_mem[405] = 32'd4021338653;
    twiddle_mem[406] = 32'd4008624721;
    twiddle_mem[407] = 32'd3995976328;
    twiddle_mem[408] = 32'd3983327937;
    twiddle_mem[409] = 32'd3970745085;
    twiddle_mem[410] = 32'd3958227771;
    twiddle_mem[411] = 32'd3945710459;
    twiddle_mem[412] = 32'd3933258686;
    twiddle_mem[413] = 32'd3920937987;
    twiddle_mem[414] = 32'd3908551754;
    twiddle_mem[415] = 32'd3896296595;
    twiddle_mem[416] = 32'd3884106975;
    twiddle_mem[417] = 32'd3871982893;
    twiddle_mem[418] = 32'd3859924350;
    twiddle_mem[419] = 32'd3847865808;
    twiddle_mem[420] = 32'd3835938341;
    twiddle_mem[421] = 32'd3824076412;
    twiddle_mem[422] = 32'd3812280021;
    twiddle_mem[423] = 32'd3800549169;
    twiddle_mem[424] = 32'd3788883855;
    twiddle_mem[425] = 32'd3777284078;
    twiddle_mem[426] = 32'd3765749840;
    twiddle_mem[427] = 32'd3754346677;
    twiddle_mem[428] = 32'd3743009051;
    twiddle_mem[429] = 32'd3731736963;
    twiddle_mem[430] = 32'd3720595950;
    twiddle_mem[431] = 32'd3709454939;
    twiddle_mem[432] = 32'd3698510537;
    twiddle_mem[433] = 32'd3687566138;
    twiddle_mem[434] = 32'd3676752813;
    twiddle_mem[435] = 32'd3666005025;
    twiddle_mem[436] = 32'd3655388312;
    twiddle_mem[437] = 32'd3644837137;
    twiddle_mem[438] = 32'd3634417036;
    twiddle_mem[439] = 32'd3624062472;
    twiddle_mem[440] = 32'd3613838983;
    twiddle_mem[441] = 32'd3603681031;
    twiddle_mem[442] = 32'd3593654154;
    twiddle_mem[443] = 32'd3583758350;
    twiddle_mem[444] = 32'd3573928084;
    twiddle_mem[445] = 32'd3564228892;
    twiddle_mem[446] = 32'd3554660774;
    twiddle_mem[447] = 32'd3545158193;
    twiddle_mem[448] = 32'd3535786687;
    twiddle_mem[449] = 32'd3526480718;
    twiddle_mem[450] = 32'd3517371359;
    twiddle_mem[451] = 32'd3508327537;
    twiddle_mem[452] = 32'd3499414789;
    twiddle_mem[453] = 32'd3490633115;
    twiddle_mem[454] = 32'd3481982514;
    twiddle_mem[455] = 32'd3473397451;
    twiddle_mem[456] = 32'd3465008998;
    twiddle_mem[457] = 32'd3456686082;
    twiddle_mem[458] = 32'd3448559776;
    twiddle_mem[459] = 32'd3440499007;
    twiddle_mem[460] = 32'd3432569312;
    twiddle_mem[461] = 32'd3424770690;
    twiddle_mem[462] = 32'd3417168678;
    twiddle_mem[463] = 32'd3409632203;
    twiddle_mem[464] = 32'd3402226802;
    twiddle_mem[465] = 32'd3395018009;
    twiddle_mem[466] = 32'd3387874755;
    twiddle_mem[467] = 32'd3380862573;
    twiddle_mem[468] = 32'd3374047001;
    twiddle_mem[469] = 32'd3367362502;
    twiddle_mem[470] = 32'd3360743540;
    twiddle_mem[471] = 32'd3354321188;
    twiddle_mem[472] = 32'd3348095445;
    twiddle_mem[473] = 32'd3341935239;
    twiddle_mem[474] = 32'd3335906106;
    twiddle_mem[475] = 32'd3330073582;
    twiddle_mem[476] = 32'd3324372131;
    twiddle_mem[477] = 32'd3318801753;
    twiddle_mem[478] = 32'd3313427985;
    twiddle_mem[479] = 32'd3308119753;
    twiddle_mem[480] = 32'd3303008130;
    twiddle_mem[481] = 32'd3298027580;
    twiddle_mem[482] = 32'd3293243639;
    twiddle_mem[483] = 32'd3288590772;
    twiddle_mem[484] = 32'd3284068976;
    twiddle_mem[485] = 32'd3279678254;
    twiddle_mem[486] = 32'd3275484141;
    twiddle_mem[487] = 32'd3271421100;
    twiddle_mem[488] = 32'd3267489132;
    twiddle_mem[489] = 32'd3263753773;
    twiddle_mem[490] = 32'd3260149486;
    twiddle_mem[491] = 32'd3256741808;
    twiddle_mem[492] = 32'd3253465203;
    twiddle_mem[493] = 32'd3250319670;
    twiddle_mem[494] = 32'd3247370746;
    twiddle_mem[495] = 32'd3244552895;
    twiddle_mem[496] = 32'd3241931652;
    twiddle_mem[497] = 32'd3239441481;
    twiddle_mem[498] = 32'd3237082383;
    twiddle_mem[499] = 32'd3234919893;
    twiddle_mem[500] = 32'd3232888476;
    twiddle_mem[501] = 32'd3231053667;
    twiddle_mem[502] = 32'd3229349930;
    twiddle_mem[503] = 32'd3227842802;
    twiddle_mem[504] = 32'd3226466746;
    twiddle_mem[505] = 32'd3225221762;
    twiddle_mem[506] = 32'd3224173387;
    twiddle_mem[507] = 32'd3223321619;
    twiddle_mem[508] = 32'd3222600924;
    twiddle_mem[509] = 32'd3222011301;
    twiddle_mem[510] = 32'd3221618286;
    twiddle_mem[511] = 32'd3221356343;
    twiddle_mem[512] = 32'd1073741824;
    twiddle_mem[513] = 32'd1073807259;
    twiddle_mem[514] = 32'd1073741623;
    twiddle_mem[515] = 32'd1073610450;
    twiddle_mem[516] = 32'd1073479278;
    twiddle_mem[517] = 32'd1073282569;
    twiddle_mem[518] = 32'd1073085861;
    twiddle_mem[519] = 32'd1072823616;
    twiddle_mem[520] = 32'd1072495836;
    twiddle_mem[521] = 32'd1072168056;
    twiddle_mem[522] = 32'd1071774739;
    twiddle_mem[523] = 32'd1071381423;
    twiddle_mem[524] = 32'd1070922571;
    twiddle_mem[525] = 32'd1070398182;
    twiddle_mem[526] = 32'd1069873794;
    twiddle_mem[527] = 32'd1069283870;
    twiddle_mem[528] = 32'd1068628410;
    twiddle_mem[529] = 32'd1067972950;
    twiddle_mem[530] = 32'd1067251954;
    twiddle_mem[531] = 32'd1066530958;
    twiddle_mem[532] = 32'd1065744426;
    twiddle_mem[533] = 32'd1064892359;
    twiddle_mem[534] = 32'd1064040291;
    twiddle_mem[535] = 32'd1063122687;
    twiddle_mem[536] = 32'd1062205084;
    twiddle_mem[537] = 32'd1061221945;
    twiddle_mem[538] = 32'd1060173269;
    twiddle_mem[539] = 32'd1059124594;
    twiddle_mem[540] = 32'd1058010383;
    twiddle_mem[541] = 32'd1056830636;
    twiddle_mem[542] = 32'd1055650889;
    twiddle_mem[543] = 32'd1054405606;
    twiddle_mem[544] = 32'd1053160324;
    twiddle_mem[545] = 32'd1051849505;
    twiddle_mem[546] = 32'd1050538687;
    twiddle_mem[547] = 32'd1049162332;
    twiddle_mem[548] = 32'd1047720442;
    twiddle_mem[549] = 32'd1046278552;
    twiddle_mem[550] = 32'd1044771126;
    twiddle_mem[551] = 32'd1043198165;
    twiddle_mem[552] = 32'd1041625203;
    twiddle_mem[553] = 32'd1039986706;
    twiddle_mem[554] = 32'd1038348208;
    twiddle_mem[555] = 32'd1036644175;
    twiddle_mem[556] = 32'd1034940142;
    twiddle_mem[557] = 32'd1033105037;
    twiddle_mem[558] = 32'd1031335469;
    twiddle_mem[559] = 32'd1029434828;
    twiddle_mem[560] = 32'd1027599724;
    twiddle_mem[561] = 32'd1025633548;
    twiddle_mem[562] = 32'd1023667372;
    twiddle_mem[563] = 32'd1021635660;
    twiddle_mem[564] = 32'd1019603949;
    twiddle_mem[565] = 32'd1017506701;
    twiddle_mem[566] = 32'd1015409454;
    twiddle_mem[567] = 32'd1013246671;
    twiddle_mem[568] = 32'd1011018352;
    twiddle_mem[569] = 32'd1008790034;
    twiddle_mem[570] = 32'd1006496180;
    twiddle_mem[571] = 32'd1004202325;
    twiddle_mem[572] = 32'd1001842935;
    twiddle_mem[573] = 32'd999483546;
    twiddle_mem[574] = 32'd997058620;
    twiddle_mem[575] = 32'd994568159;
    twiddle_mem[576] = 32'd992077698;
    twiddle_mem[577] = 32'd989521701;
    twiddle_mem[578] = 32'd986965705;
    twiddle_mem[579] = 32'd984344173;
    twiddle_mem[580] = 32'd981657105;
    twiddle_mem[581] = 32'd978970037;
    twiddle_mem[582] = 32'd976282969;
    twiddle_mem[583] = 32'd973530366;
    twiddle_mem[584] = 32'd970712227;
    twiddle_mem[585] = 32'd967894088;
    twiddle_mem[586] = 32'd965010414;
    twiddle_mem[587] = 32'd962126740;
    twiddle_mem[588] = 32'd959177530;
    twiddle_mem[589] = 32'd956162784;
    twiddle_mem[590] = 32'd953148039;
    twiddle_mem[591] = 32'd950133293;
    twiddle_mem[592] = 32'd946987477;
    twiddle_mem[593] = 32'd943907196;
    twiddle_mem[594] = 32'd940761380;
    twiddle_mem[595] = 32'd937550028;
    twiddle_mem[596] = 32'd934338676;
    twiddle_mem[597] = 32'd931061789;
    twiddle_mem[598] = 32'd927719366;
    twiddle_mem[599] = 32'd924376943;
    twiddle_mem[600] = 32'd921034521;
    twiddle_mem[601] = 32'd917626563;
    twiddle_mem[602] = 32'd914218605;
    twiddle_mem[603] = 32'd910745112;
    twiddle_mem[604] = 32'd907206083;
    twiddle_mem[605] = 32'd903667054;
    twiddle_mem[606] = 32'd900062489;
    twiddle_mem[607] = 32'd896457925;
    twiddle_mem[608] = 32'd892853362;
    twiddle_mem[609] = 32'd889183262;
    twiddle_mem[610] = 32'd885447627;
    twiddle_mem[611] = 32'd881711992;
    twiddle_mem[612] = 32'd877910822;
    twiddle_mem[613] = 32'd874109652;
    twiddle_mem[614] = 32'd870308482;
    twiddle_mem[615] = 32'd866376241;
    twiddle_mem[616] = 32'd862509536;
    twiddle_mem[617] = 32'd858577295;
    twiddle_mem[618] = 32'd854579519;
    twiddle_mem[619] = 32'd850581743;
    twiddle_mem[620] = 32'd846518432;
    twiddle_mem[621] = 32'd842455121;
    twiddle_mem[622] = 32'd838391810;
    twiddle_mem[623] = 32'd834262964;
    twiddle_mem[624] = 32'd830068582;
    twiddle_mem[625] = 32'd825874201;
    twiddle_mem[626] = 32'd821679819;
    twiddle_mem[627] = 32'd817419903;
    twiddle_mem[628] = 32'd813094450;
    twiddle_mem[629] = 32'd808768998;
    twiddle_mem[630] = 32'd804443547;
    twiddle_mem[631] = 32'd800052560;
    twiddle_mem[632] = 32'd795661573;
    twiddle_mem[633] = 32'd791205051;
    twiddle_mem[634] = 32'd786748529;
    twiddle_mem[635] = 32'd782226472;
    twiddle_mem[636] = 32'd777704415;
    twiddle_mem[637] = 32'd773182358;
    twiddle_mem[638] = 32'd768594766;
    twiddle_mem[639] = 32'd763941638;
    twiddle_mem[640] = 32'd759288511;
    twiddle_mem[641] = 32'd754635384;
    twiddle_mem[642] = 32'd749916721;
    twiddle_mem[643] = 32'd745198059;
    twiddle_mem[644] = 32'd740413862;
    twiddle_mem[645] = 32'd735629665;
    twiddle_mem[646] = 32'd730845468;
    twiddle_mem[647] = 32'd725995736;
    twiddle_mem[648] = 32'd721146004;
    twiddle_mem[649] = 32'd716230737;
    twiddle_mem[650] = 32'd711315470;
    twiddle_mem[651] = 32'd706400204;
    twiddle_mem[652] = 32'd701419402;
    twiddle_mem[653] = 32'd696373064;
    twiddle_mem[654] = 32'd691392263;
    twiddle_mem[655] = 32'd686280391;
    twiddle_mem[656] = 32'd681234055;
    twiddle_mem[657] = 32'd676122183;
    twiddle_mem[658] = 32'd671010312;
    twiddle_mem[659] = 32'd665832906;
    twiddle_mem[660] = 32'd660655500;
    twiddle_mem[661] = 32'd655478094;
    twiddle_mem[662] = 32'd650235153;
    twiddle_mem[663] = 32'd644992212;
    twiddle_mem[664] = 32'd639683736;
    twiddle_mem[665] = 32'd634375261;
    twiddle_mem[666] = 32'd629066785;
    twiddle_mem[667] = 32'd623692775;
    twiddle_mem[668] = 32'd618318765;
    twiddle_mem[669] = 32'd612944755;
    twiddle_mem[670] = 32'd607505210;
    twiddle_mem[671] = 32'd602065665;
    twiddle_mem[672] = 32'd596560585;
    twiddle_mem[673] = 32'd591121042;
    twiddle_mem[674] = 32'd585615963;
    twiddle_mem[675] = 32'd580045348;
    twiddle_mem[676] = 32'd574474734;
    twiddle_mem[677] = 32'd568904120;
    twiddle_mem[678] = 32'd563333507;
    twiddle_mem[679] = 32'd557697359;
    twiddle_mem[680] = 32'd552061211;
    twiddle_mem[681] = 32'd546425064;
    twiddle_mem[682] = 32'd540723381;
    twiddle_mem[683] = 32'd535021698;
    twiddle_mem[684] = 32'd529320016;
    twiddle_mem[685] = 32'd523552799;
    twiddle_mem[686] = 32'd517785582;
    twiddle_mem[687] = 32'd512018366;
    twiddle_mem[688] = 32'd506185615;
    twiddle_mem[689] = 32'd500418399;
    twiddle_mem[690] = 32'd494520113;
    twiddle_mem[691] = 32'd488687363;
    twiddle_mem[692] = 32'd482789077;
    twiddle_mem[693] = 32'd476890792;
    twiddle_mem[694] = 32'd470992508;
    twiddle_mem[695] = 32'd465094224;
    twiddle_mem[696] = 32'd459130405;
    twiddle_mem[697] = 32'd453166586;
    twiddle_mem[698] = 32'd447202768;
    twiddle_mem[699] = 32'd441173415;
    twiddle_mem[700] = 32'd435144062;
    twiddle_mem[701] = 32'd429114709;
    twiddle_mem[702] = 32'd423085357;
    twiddle_mem[703] = 32'd417056006;
    twiddle_mem[704] = 32'd410961119;
    twiddle_mem[705] = 32'd404866233;
    twiddle_mem[706] = 32'd398771347;
    twiddle_mem[707] = 32'd392610926;
    twiddle_mem[708] = 32'd386516042;
    twiddle_mem[709] = 32'd380355622;
    twiddle_mem[710] = 32'd374129667;
    twiddle_mem[711] = 32'd367969248;
    twiddle_mem[712] = 32'd361808830;
    twiddle_mem[713] = 32'd355582876;
    twiddle_mem[714] = 32'd349356923;
    twiddle_mem[715] = 32'd343130971;
    twiddle_mem[716] = 32'd336839483;
    twiddle_mem[717] = 32'd330613532;
    twiddle_mem[718] = 32'd324322045;
    twiddle_mem[719] = 32'd318030559;
    twiddle_mem[720] = 32'd311739073;
    twiddle_mem[721] = 32'd305447589;
    twiddle_mem[722] = 32'd299090568;
    twiddle_mem[723] = 32'd292799085;
    twiddle_mem[724] = 32'd286442065;
    twiddle_mem[725] = 32'd280085047;
    twiddle_mem[726] = 32'd273728029;
    twiddle_mem[727] = 32'd267305476;
    twiddle_mem[728] = 32'd260948459;
    twiddle_mem[729] = 32'd254525907;
    twiddle_mem[730] = 32'd248168891;
    twiddle_mem[731] = 32'd241746340;
    twiddle_mem[732] = 32'd235323790;
    twiddle_mem[733] = 32'd228901240;
    twiddle_mem[734] = 32'd222413155;
    twiddle_mem[735] = 32'd215990607;
    twiddle_mem[736] = 32'd209502523;
    twiddle_mem[737] = 32'd203079976;
    twiddle_mem[738] = 32'd196591893;
    twiddle_mem[739] = 32'd190103811;
    twiddle_mem[740] = 32'd183615729;
    twiddle_mem[741] = 32'd177127648;
    twiddle_mem[742] = 32'd170639568;
    twiddle_mem[743] = 32'd164085952;
    twiddle_mem[744] = 32'd157597873;
    twiddle_mem[745] = 32'd151109795;
    twiddle_mem[746] = 32'd144556181;
    twiddle_mem[747] = 32'd138002568;
    twiddle_mem[748] = 32'd131514491;
    twiddle_mem[749] = 32'd124960879;
    twiddle_mem[750] = 32'd118407268;
    twiddle_mem[751] = 32'd111853657;
    twiddle_mem[752] = 32'd105300047;
    twiddle_mem[753] = 32'd98746437;
    twiddle_mem[754] = 32'd92192828;
    twiddle_mem[755] = 32'd85639220;
    twiddle_mem[756] = 32'd79020076;
    twiddle_mem[757] = 32'd72466469;
    twiddle_mem[758] = 32'd65912863;
    twiddle_mem[759] = 32'd59293721;
    twiddle_mem[760] = 32'd52740116;
    twiddle_mem[761] = 32'd46186511;
    twiddle_mem[762] = 32'd39567371;
    twiddle_mem[763] = 32'd33013768;
    twiddle_mem[764] = 32'd26394629;
    twiddle_mem[765] = 32'd19841027;
    twiddle_mem[766] = 32'd13221889;
    twiddle_mem[767] = 32'd6668288;
    twiddle_mem[768] = 32'd1073741824;
    twiddle_mem[769] = 32'd1073610450;
    twiddle_mem[770] = 32'd1073085861;
    twiddle_mem[771] = 32'd1072168056;
    twiddle_mem[772] = 32'd1070922571;
    twiddle_mem[773] = 32'd1069283870;
    twiddle_mem[774] = 32'd1067251954;
    twiddle_mem[775] = 32'd1064892359;
    twiddle_mem[776] = 32'd1062205084;
    twiddle_mem[777] = 32'd1059124594;
    twiddle_mem[778] = 32'd1055650889;
    twiddle_mem[779] = 32'd1051849505;
    twiddle_mem[780] = 32'd1047720442;
    twiddle_mem[781] = 32'd1043198165;
    twiddle_mem[782] = 32'd1038348208;
    twiddle_mem[783] = 32'd1033105037;
    twiddle_mem[784] = 32'd1027599724;
    twiddle_mem[785] = 32'd1021635660;
    twiddle_mem[786] = 32'd1015409454;
    twiddle_mem[787] = 32'd1008790034;
    twiddle_mem[788] = 32'd1001842935;
    twiddle_mem[789] = 32'd994568159;
    twiddle_mem[790] = 32'd986965705;
    twiddle_mem[791] = 32'd978970037;
    twiddle_mem[792] = 32'd970712227;
    twiddle_mem[793] = 32'd962126740;
    twiddle_mem[794] = 32'd953148039;
    twiddle_mem[795] = 32'd943907196;
    twiddle_mem[796] = 32'd934338676;
    twiddle_mem[797] = 32'd924376943;
    twiddle_mem[798] = 32'd914218605;
    twiddle_mem[799] = 32'd903667054;
    twiddle_mem[800] = 32'd892853362;
    twiddle_mem[801] = 32'd881711992;
    twiddle_mem[802] = 32'd870308482;
    twiddle_mem[803] = 32'd858577295;
    twiddle_mem[804] = 32'd846518432;
    twiddle_mem[805] = 32'd834262964;
    twiddle_mem[806] = 32'd821679819;
    twiddle_mem[807] = 32'd808768998;
    twiddle_mem[808] = 32'd795661573;
    twiddle_mem[809] = 32'd782226472;
    twiddle_mem[810] = 32'd768594766;
    twiddle_mem[811] = 32'd754635384;
    twiddle_mem[812] = 32'd740413862;
    twiddle_mem[813] = 32'd725995736;
    twiddle_mem[814] = 32'd711315470;
    twiddle_mem[815] = 32'd696373064;
    twiddle_mem[816] = 32'd681234055;
    twiddle_mem[817] = 32'd665832906;
    twiddle_mem[818] = 32'd650235153;
    twiddle_mem[819] = 32'd634375261;
    twiddle_mem[820] = 32'd618318765;
    twiddle_mem[821] = 32'd602065665;
    twiddle_mem[822] = 32'd585615963;
    twiddle_mem[823] = 32'd568904120;
    twiddle_mem[824] = 32'd552061211;
    twiddle_mem[825] = 32'd535021698;
    twiddle_mem[826] = 32'd517785582;
    twiddle_mem[827] = 32'd500418399;
    twiddle_mem[828] = 32'd482789077;
    twiddle_mem[829] = 32'd465094224;
    twiddle_mem[830] = 32'd447202768;
    twiddle_mem[831] = 32'd429114709;
    twiddle_mem[832] = 32'd410961119;
    twiddle_mem[833] = 32'd392610926;
    twiddle_mem[834] = 32'd374129667;
    twiddle_mem[835] = 32'd355582876;
    twiddle_mem[836] = 32'd336839483;
    twiddle_mem[837] = 32'd318030559;
    twiddle_mem[838] = 32'd299090568;
    twiddle_mem[839] = 32'd280085047;
    twiddle_mem[840] = 32'd260948459;
    twiddle_mem[841] = 32'd241746340;
    twiddle_mem[842] = 32'd222413155;
    twiddle_mem[843] = 32'd203079976;
    twiddle_mem[844] = 32'd183615729;
    twiddle_mem[845] = 32'd164085952;
    twiddle_mem[846] = 32'd144556181;
    twiddle_mem[847] = 32'd124960879;
    twiddle_mem[848] = 32'd105300047;
    twiddle_mem[849] = 32'd85639220;
    twiddle_mem[850] = 32'd65912863;
    twiddle_mem[851] = 32'd46186511;
    twiddle_mem[852] = 32'd26394629;
    twiddle_mem[853] = 32'd6668288;
    twiddle_mem[854] = 32'd4281843713;
    twiddle_mem[855] = 32'd4262051848;
    twiddle_mem[856] = 32'd4242325524;
    twiddle_mem[857] = 32'd4222599205;
    twiddle_mem[858] = 32'd4202872892;
    twiddle_mem[859] = 32'd4183212121;
    twiddle_mem[860] = 32'd4163551355;
    twiddle_mem[861] = 32'd4143956131;
    twiddle_mem[862] = 32'd4124426448;
    twiddle_mem[863] = 32'd4104962307;
    twiddle_mem[864] = 32'd4085563707;
    twiddle_mem[865] = 32'd4066165112;
    twiddle_mem[866] = 32'd4046897595;
    twiddle_mem[867] = 32'd4027761156;
    twiddle_mem[868] = 32'd4008624721;
    twiddle_mem[869] = 32'd3989619365;
    twiddle_mem[870] = 32'd3970745085;
    twiddle_mem[871] = 32'd3951936347;
    twiddle_mem[872] = 32'd3933258686;
    twiddle_mem[873] = 32'd3914712102;
    twiddle_mem[874] = 32'd3896296595;
    twiddle_mem[875] = 32'd3878012166;
    twiddle_mem[876] = 32'd3859924350;
    twiddle_mem[877] = 32'd3841902074;
    twiddle_mem[878] = 32'd3824076412;
    twiddle_mem[879] = 32'd3806381827;
    twiddle_mem[880] = 32'd3788883855;
    twiddle_mem[881] = 32'd3771516959;
    twiddle_mem[882] = 32'd3754346677;
    twiddle_mem[883] = 32'd3737373007;
    twiddle_mem[884] = 32'd3720595950;
    twiddle_mem[885] = 32'd3703949970;
    twiddle_mem[886] = 32'd3687566138;
    twiddle_mem[887] = 32'd3671378919;
    twiddle_mem[888] = 32'd3655388312;
    twiddle_mem[889] = 32'd3639594318;
    twiddle_mem[890] = 32'd3624062472;
    twiddle_mem[891] = 32'd3608792775;
    twiddle_mem[892] = 32'd3593654154;
    twiddle_mem[893] = 32'd3578843217;
    twiddle_mem[894] = 32'd3564228892;
    twiddle_mem[895] = 32'd3549876715;
    twiddle_mem[896] = 32'd3535786687;
    twiddle_mem[897] = 32'd3521893270;
    twiddle_mem[898] = 32'd3508327537;
    twiddle_mem[899] = 32'd3495023952;
    twiddle_mem[900] = 32'd3481982514;
    twiddle_mem[901] = 32'd3469203225;
    twiddle_mem[902] = 32'd3456686082;
    twiddle_mem[903] = 32'd3444496623;
    twiddle_mem[904] = 32'd3432569312;
    twiddle_mem[905] = 32'd3420969684;
    twiddle_mem[906] = 32'd3409632203;
    twiddle_mem[907] = 32'd3398622405;
    twiddle_mem[908] = 32'd3387874755;
    twiddle_mem[909] = 32'd3377454787;
    twiddle_mem[910] = 32'd3367362502;
    twiddle_mem[911] = 32'd3357532364;
    twiddle_mem[912] = 32'd3348095445;
    twiddle_mem[913] = 32'd3338920672;
    twiddle_mem[914] = 32'd3330073582;
    twiddle_mem[915] = 32'd3321554174;
    twiddle_mem[916] = 32'd3313427985;
    twiddle_mem[917] = 32'd3305563941;
    twiddle_mem[918] = 32'd3298027580;
    twiddle_mem[919] = 32'd3290884437;
    twiddle_mem[920] = 32'd3284068976;
    twiddle_mem[921] = 32'd3277581197;
    twiddle_mem[922] = 32'd3271421100;
    twiddle_mem[923] = 32'd3265654220;
    twiddle_mem[924] = 32'd3260149486;
    twiddle_mem[925] = 32'd3255103506;
    twiddle_mem[926] = 32'd3250319670;
    twiddle_mem[927] = 32'd3245929052;
    twiddle_mem[928] = 32'd3241931652;
    twiddle_mem[929] = 32'd3238261932;
    twiddle_mem[930] = 32'd3234919893;
    twiddle_mem[931] = 32'd3231971071;
    twiddle_mem[932] = 32'd3229349930;
    twiddle_mem[933] = 32'd3227122006;
    twiddle_mem[934] = 32'd3225221762;
    twiddle_mem[935] = 32'd3223714735;
    twiddle_mem[936] = 32'd3222600924;
    twiddle_mem[937] = 32'd3221814793;
    twiddle_mem[938] = 32'd3221356343;
    twiddle_mem[939] = 32'd3221225573;
    twiddle_mem[940] = 32'd3221553554;
    twiddle_mem[941] = 32'd3222209216;
    twiddle_mem[942] = 32'd3223258093;
    twiddle_mem[943] = 32'd3224634650;
    twiddle_mem[944] = 32'd3226404422;
    twiddle_mem[945] = 32'd3228501874;
    twiddle_mem[946] = 32'd3230992541;
    twiddle_mem[947] = 32'd3233810887;
    twiddle_mem[948] = 32'd3237022449;
    twiddle_mem[949] = 32'd3240627226;
    twiddle_mem[950] = 32'd3244494145;
    twiddle_mem[951] = 32'd3248754280;
    twiddle_mem[952] = 32'd3253407629;
    twiddle_mem[953] = 32'd3258388657;
    twiddle_mem[954] = 32'd3263697363;
    twiddle_mem[955] = 32'd3269399284;
    twiddle_mem[956] = 32'd3275428883;
    twiddle_mem[957] = 32'd3281786161;
    twiddle_mem[958] = 32'd3288536652;
    twiddle_mem[959] = 32'd3295549286;
    twiddle_mem[960] = 32'd3302955134;
    twiddle_mem[961] = 32'd3310688659;
    twiddle_mem[962] = 32'd3318749863;
    twiddle_mem[963] = 32'd3327138744;
    twiddle_mem[964] = 32'd3335855302;
    twiddle_mem[965] = 32'd3344899539;
    twiddle_mem[966] = 32'd3354271452;
    twiddle_mem[967] = 32'd3363971043;
    twiddle_mem[968] = 32'd3373998311;
    twiddle_mem[969] = 32'd3384287720;
    twiddle_mem[970] = 32'd3394970343;
    twiddle_mem[971] = 32'd3405849570;
    twiddle_mem[972] = 32'd3417122010;
    twiddle_mem[973] = 32'd3428656591;
    twiddle_mem[974] = 32'd3440453313;
    twiddle_mem[975] = 32'd3452577711;
    twiddle_mem[976] = 32'd3464964250;
    twiddle_mem[977] = 32'd3477612929;
    twiddle_mem[978] = 32'd3490589285;
    twiddle_mem[979] = 32'd3503827781;
    twiddle_mem[980] = 32'd3517328417;
    twiddle_mem[981] = 32'd3531091194;
    twiddle_mem[982] = 32'd3545116111;
    twiddle_mem[983] = 32'd3559403167;
    twiddle_mem[984] = 32'd3573886828;
    twiddle_mem[985] = 32'd3588632628;
    twiddle_mem[986] = 32'd3603640569;
    twiddle_mem[987] = 32'd3618910649;
    twiddle_mem[988] = 32'd3634377332;
    twiddle_mem[989] = 32'd3650040620;
    twiddle_mem[990] = 32'd3665966047;
    twiddle_mem[991] = 32'd3682088077;
    twiddle_mem[992] = 32'd3698472247;
    twiddle_mem[993] = 32'd3714987484;
    twiddle_mem[994] = 32'd3731699325;
    twiddle_mem[995] = 32'd3748607768;
    twiddle_mem[996] = 32'd3765712816;
    twiddle_mem[997] = 32'd3783014466;
    twiddle_mem[998] = 32'd3800512719;
    twiddle_mem[999] = 32'd3818142040;
    twiddle_mem[1000] = 32'd3835902427;
    twiddle_mem[1001] = 32'd3853859417;
    twiddle_mem[1002] = 32'd3871947475;
    twiddle_mem[1003] = 32'd3890166599;
    twiddle_mem[1004] = 32'd3908516790;
    twiddle_mem[1005] = 32'd3927063584;
    twiddle_mem[1006] = 32'd3945675909;
    twiddle_mem[1007] = 32'd3964419300;
    twiddle_mem[1008] = 32'd3983293759;
    twiddle_mem[1009] = 32'd4002233747;
    twiddle_mem[1010] = 32'd4021304803;
    twiddle_mem[1011] = 32'd4040506925;
    twiddle_mem[1012] = 32'd4059709042;
    twiddle_mem[1013] = 32'd4079042225;
    twiddle_mem[1014] = 32'd4098440939;
    twiddle_mem[1015] = 32'd4117905184;
    twiddle_mem[1016] = 32'd4137434959;
    twiddle_mem[1017] = 32'd4157030264;
    twiddle_mem[1018] = 32'd4176625564;
    twiddle_mem[1019] = 32'd4196286395;
    twiddle_mem[1020] = 32'd4216012756;
    twiddle_mem[1021] = 32'd4235739111;
    twiddle_mem[1022] = 32'd4255465461;
    twiddle_mem[1023] = 32'd4275191805;
  end
  reg [31:0] _0_;
  always @(posedge clk) begin
    if (clken) begin
      _0_ <= twiddle_mem[rdport__addr];
    end
  end
  assign rdport__data = _0_;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:972" *)
  always @(posedge clk)
    twiddle_mem_out <= \$1 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:186" *)
  always @(posedge clk)
    re_a <= \$2 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:187" *)
  always @(posedge clk)
    im_a <= \$3 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:188" *)
  always @(posedge clk)
    re_b <= \$4 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:189" *)
  always @(posedge clk)
    im_b <= \$5 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:847" *)
  always @(posedge clk)
    re_out <= \$6 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:848" *)
  always @(posedge clk)
    im_out <= \$7 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:978" *)
  \top.spectrometer.fft.twiddle1.cmult  cmult (
    .clk(clk),
    .clk3x_clk(clk3x_clk),
    .clk3x_rst(clk3x_rst),
    .clken(clken),
    .common_edge(common_edge),
    .im_a(im_a),
    .im_b(im_b),
    .im_out(\im_out$14 ),
    .re_a(re_a),
    .re_b(re_b),
    .re_out(\re_out$12 ),
    .rst(rst)
  );
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$68 ) begin end
    \$1  = twiddle_mem_out;
    if (clken) begin
      \$1  = rdport__data;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$68 ) begin end
    \$2  = re_a;
    if (clken) begin
      \$2  = re_in;
    end
    if (rst) begin
      \$2  = 18'h00000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$68 ) begin end
    \$3  = im_a;
    if (clken) begin
      \$3  = im_in;
    end
    if (rst) begin
      \$3  = 18'h00000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$68 ) begin end
    \$4  = re_b;
    if (clken) begin
      \$4  = twiddle_mem_out[31:16];
    end
    if (rst) begin
      \$4  = 16'h0000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$68 ) begin end
    \$5  = im_b;
    if (clken) begin
      \$5  = twiddle_mem_out[15:0];
    end
    if (rst) begin
      \$5  = 16'h0000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$68 ) begin end
    \$6  = re_out;
    if (clken) begin
      \$6  = \re_out$12 [17:0];
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$68 ) begin end
    \$7  = im_out;
    if (clken) begin
      \$7  = \im_out$14 [17:0];
    end
  end
  assign rdport__en = clken;
  assign \common_edge$17  = common_edge;
  assign twiddle_index = rdport__addr;
  assign \clken$20  = clken;
endmodule

(* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:288" *)
(* generator = "Amaranth" *)
module \top.spectrometer.fft.twiddle1.cmult (clk3x_clk, clken, re_a, im_a, re_b, im_b, im_out, re_out, common_edge, rst, clk3x_rst, clk);
  reg \$auto$verilog_backend.cc:2352:dump_module$69  = 0;
  wire [47:0] \$1 ;
  wire \$10 ;
  wire [47:0] \$11 ;
  wire \$12 ;
  reg \$13 ;
  reg \$14 ;
  reg [20:0] \$15 ;
  reg [20:0] \$16 ;
  wire [47:0] \$2 ;
  wire [29:0] \$3 ;
  wire [17:0] \$4 ;
  wire \$5 ;
  wire [3:0] \$6 ;
  wire \$7 ;
  wire \$8 ;
  wire \$9 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:40" *)
  input clk;
  wire clk;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:42" *)
  input clk3x_clk;
  wire clk3x_clk;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:42" *)
  input clk3x_rst;
  wire clk3x_rst;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:185" *)
  input clken;
  wire clken;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:184" *)
  input common_edge;
  wire common_edge;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:290" *)
  reg common_edge_q = 1'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:291" *)
  reg common_edge_qq = 1'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:187" *)
  input [17:0] im_a;
  wire [17:0] im_a;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:189" *)
  input [15:0] im_b;
  wire [15:0] im_b;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:191" *)
  output [20:0] im_out;
  reg [20:0] im_out = 21'h000000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:407" *)
  reg [4:0] inmode;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:408" *)
  reg [6:0] opmode;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:402" *)
  reg [29:0] port_a;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:403" *)
  reg [17:0] port_b;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:405" *)
  wire [47:0] port_c;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:404" *)
  reg [24:0] port_d;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:406" *)
  wire [47:0] port_p;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:186" *)
  input [17:0] re_a;
  wire [17:0] re_a;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:188" *)
  input [15:0] re_b;
  wire [15:0] re_b;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:190" *)
  output [20:0] re_out;
  reg [20:0] re_out = 21'h000000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:40" *)
  input rst;
  wire rst;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:290" *)
  always @(posedge clk3x_clk)
    common_edge_q <= \$13 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:291" *)
  always @(posedge clk3x_clk)
    common_edge_qq <= \$14 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:191" *)
  always @(posedge clk3x_clk)
    im_out <= \$15 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:190" *)
  always @(posedge clk)
    re_out <= \$16 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:409" *)
  DSP48E1 #(
    .ACASCREG(32'd1),
    .ADREG(32'd1),
    .ALUMODEREG(32'd1),
    .AREG(32'd1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(32'd2),
    .BREG(32'd2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(32'd1),
    .CARRYINSELREG(32'd1),
    .CREG(32'd1),
    .DREG(32'd1),
    .INMODEREG(32'd1),
    .MASK(48'hffffffffffff),
    .MREG(32'd1),
    .OPMODEREG(32'd1),
    .PATTERN(32'd0),
    .PREG(32'd1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("TRUE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")
  ) dsp (
    .A(port_a),
    .ACIN(30'h00000000),
    .ACOUT(\$3 ),
    .ALUMODE(4'h0),
    .B(port_b),
    .BCIN(18'h00000),
    .BCOUT(\$4 ),
    .C(port_p),
    .CARRYCASCIN(1'h0),
    .CARRYCASCOUT(\$5 ),
    .CARRYIN(1'h0),
    .CARRYINSEL(3'h0),
    .CARRYOUT(\$6 ),
    .CEA1(clken),
    .CEA2(1'h0),
    .CEAD(clken),
    .CEALUMODE(clken),
    .CEB1(clken),
    .CEB2(clken),
    .CEC(clken),
    .CECARRYIN(1'h0),
    .CECTRL(clken),
    .CED(clken),
    .CEINMODE(clken),
    .CEM(clken),
    .CEP(clken),
    .CLK(clk3x_clk),
    .D(port_d),
    .INMODE(inmode),
    .MULTSIGNIN(1'h0),
    .MULTSIGNOUT(\$7 ),
    .OPMODE(opmode),
    .OVERFLOW(\$8 ),
    .P(port_p),
    .PATTERNBDETECT(\$9 ),
    .PATTERNDETECT(\$10 ),
    .PCIN(48'h000000000000),
    .PCOUT(\$11 ),
    .RSTA(1'h0),
    .RSTALLCARRYIN(1'h0),
    .RSTALUMODE(1'h0),
    .RSTB(1'h0),
    .RSTC(1'h0),
    .RSTCTRL(1'h0),
    .RSTD(1'h0),
    .RSTINMODE(1'h0),
    .RSTM(1'h0),
    .RSTP(1'h0),
    .UNDERFLOW(\$12 )
  );
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$69 ) begin end
    \$13  = common_edge_q;
    if (clken) begin
      \$13  = common_edge;
    end
    if (clk3x_rst) begin
      \$13  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$69 ) begin end
    \$14  = common_edge_qq;
    if (clken) begin
      \$14  = common_edge_q;
    end
    if (clk3x_rst) begin
      \$14  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$69 ) begin end
    \$15  = im_out;
    if (clken) begin
      if (common_edge) begin
        \$15  = \$1 [20:0];
      end
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$69 ) begin end
    \$16  = re_out;
    if (clken) begin
      \$16  = \$2 [20:0];
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$69 ) begin end
    port_d = 25'h0000000;
    if (common_edge) begin
      port_d = { re_a[17], re_a[17], re_a[17], re_a[17], re_a[17], re_a[17], re_a[17], re_a };
    end
    if (common_edge_q) begin
      port_d = { re_b[15], re_b[15], re_b[15], re_b[15], re_b[15], re_b[15], re_b[15], re_b[15], re_b[15], re_b };
    end
    if (common_edge_qq) begin
      port_d = { re_b[15], re_b[15], re_b[15], re_b[15], re_b[15], re_b[15], re_b[15], re_b[15], re_b[15], re_b };
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$69 ) begin end
    port_a = 30'h00000000;
    if (common_edge) begin
      port_a = { im_a[17], im_a[17], im_a[17], im_a[17], im_a[17], im_a[17], im_a[17], im_a[17], im_a[17], im_a[17], im_a[17], im_a[17], im_a };
    end
    if (common_edge_q) begin
      port_a = { im_b[15], im_b[15], im_b[15], im_b[15], im_b[15], im_b[15], im_b[15], im_b[15], im_b[15], im_b[15], im_b[15], im_b[15], im_b[15], im_b[15], im_b };
    end
    if (common_edge_qq) begin
      port_a = { im_b[15], im_b[15], im_b[15], im_b[15], im_b[15], im_b[15], im_b[15], im_b[15], im_b[15], im_b[15], im_b[15], im_b[15], im_b[15], im_b[15], im_b };
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$69 ) begin end
    port_b = 18'h00000;
    if (common_edge) begin
      port_b = { im_b[15], im_b[15], im_b };
    end
    if (common_edge_q) begin
      port_b = re_a;
    end
    if (common_edge_qq) begin
      port_b = im_a;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$69 ) begin end
    opmode = 7'h00;
    if (common_edge) begin
      opmode = 7'h25;
    end
    if (common_edge_q) begin
      opmode = 7'h35;
    end
    if (common_edge_qq) begin
      opmode = 7'h05;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$69 ) begin end
    inmode = 5'h00;
    if (common_edge) begin
      inmode = 5'h0d;
    end
    if (common_edge_q) begin
      inmode = 5'h0d;
    end
    if (common_edge_qq) begin
      inmode = 5'h05;
    end
  end
  assign port_c = port_p;
  assign \$1  = { 14'h0000, port_p[47:14] };
  assign \$2  = { 14'h0000, port_p[47:14] };
endmodule

(* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:939" *)
(* generator = "Amaranth" *)
module \top.spectrometer.fft.twiddle2 (clk3x_clk, re_in, im_in, clken, re_out, im_out, rdport__addr, common_edge, rst, clk3x_rst, clk);
  reg \$auto$verilog_backend.cc:2352:dump_module$70  = 0;
  reg [31:0] \$1 ;
  reg [18:0] \$2 ;
  reg [18:0] \$3 ;
  reg [15:0] \$4 ;
  reg [15:0] \$5 ;
  reg [18:0] \$6 ;
  reg [18:0] \$7 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:40" *)
  input clk;
  wire clk;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:42" *)
  input clk3x_clk;
  wire clk3x_clk;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:42" *)
  input clk3x_rst;
  wire clk3x_rst;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:185" *)
  input clken;
  wire clken;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:185" *)
  wire \clken$20 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:843" *)
  input common_edge;
  wire common_edge;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:843" *)
  wire \common_edge$17 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:187" *)
  reg [18:0] im_a = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:189" *)
  reg [15:0] im_b = 16'h0000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:846" *)
  input [18:0] im_in;
  wire [18:0] im_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:848" *)
  output [18:0] im_out;
  reg [18:0] im_out = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:191" *)
  wire [21:0] \im_out$14 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:844" *)
  input [7:0] rdport__addr;
  wire [7:0] rdport__addr;
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/lib/memory.py:241" *)
  wire [31:0] rdport__data;
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/lib/memory.py:239" *)
  wire rdport__en;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:186" *)
  reg [18:0] re_a = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:188" *)
  reg [15:0] re_b = 16'h0000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:845" *)
  input [18:0] re_in;
  wire [18:0] re_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:847" *)
  output [18:0] re_out;
  reg [18:0] re_out = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:190" *)
  wire [21:0] \re_out$12 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:40" *)
  input rst;
  wire rst;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:844" *)
  wire [7:0] twiddle_index;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:972" *)
  reg [31:0] twiddle_mem_out = 32'd0;
  (* ram_style = "block" *)
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:963" *)
  reg [31:0] twiddle_mem [255:0];
  initial begin
    twiddle_mem[0] = 32'd1073741824;
    twiddle_mem[1] = 32'd1073741824;
    twiddle_mem[2] = 32'd1073741824;
    twiddle_mem[3] = 32'd1073741824;
    twiddle_mem[4] = 32'd1073741824;
    twiddle_mem[5] = 32'd1073741824;
    twiddle_mem[6] = 32'd1073741824;
    twiddle_mem[7] = 32'd1073741824;
    twiddle_mem[8] = 32'd1073741824;
    twiddle_mem[9] = 32'd1073741824;
    twiddle_mem[10] = 32'd1073741824;
    twiddle_mem[11] = 32'd1073741824;
    twiddle_mem[12] = 32'd1073741824;
    twiddle_mem[13] = 32'd1073741824;
    twiddle_mem[14] = 32'd1073741824;
    twiddle_mem[15] = 32'd1073741824;
    twiddle_mem[16] = 32'd1073741824;
    twiddle_mem[17] = 32'd1073741824;
    twiddle_mem[18] = 32'd1073741824;
    twiddle_mem[19] = 32'd1073741824;
    twiddle_mem[20] = 32'd1073741824;
    twiddle_mem[21] = 32'd1073741824;
    twiddle_mem[22] = 32'd1073741824;
    twiddle_mem[23] = 32'd1073741824;
    twiddle_mem[24] = 32'd1073741824;
    twiddle_mem[25] = 32'd1073741824;
    twiddle_mem[26] = 32'd1073741824;
    twiddle_mem[27] = 32'd1073741824;
    twiddle_mem[28] = 32'd1073741824;
    twiddle_mem[29] = 32'd1073741824;
    twiddle_mem[30] = 32'd1073741824;
    twiddle_mem[31] = 32'd1073741824;
    twiddle_mem[32] = 32'd1073741824;
    twiddle_mem[33] = 32'd1073741824;
    twiddle_mem[34] = 32'd1073741824;
    twiddle_mem[35] = 32'd1073741824;
    twiddle_mem[36] = 32'd1073741824;
    twiddle_mem[37] = 32'd1073741824;
    twiddle_mem[38] = 32'd1073741824;
    twiddle_mem[39] = 32'd1073741824;
    twiddle_mem[40] = 32'd1073741824;
    twiddle_mem[41] = 32'd1073741824;
    twiddle_mem[42] = 32'd1073741824;
    twiddle_mem[43] = 32'd1073741824;
    twiddle_mem[44] = 32'd1073741824;
    twiddle_mem[45] = 32'd1073741824;
    twiddle_mem[46] = 32'd1073741824;
    twiddle_mem[47] = 32'd1073741824;
    twiddle_mem[48] = 32'd1073741824;
    twiddle_mem[49] = 32'd1073741824;
    twiddle_mem[50] = 32'd1073741824;
    twiddle_mem[51] = 32'd1073741824;
    twiddle_mem[52] = 32'd1073741824;
    twiddle_mem[53] = 32'd1073741824;
    twiddle_mem[54] = 32'd1073741824;
    twiddle_mem[55] = 32'd1073741824;
    twiddle_mem[56] = 32'd1073741824;
    twiddle_mem[57] = 32'd1073741824;
    twiddle_mem[58] = 32'd1073741824;
    twiddle_mem[59] = 32'd1073741824;
    twiddle_mem[60] = 32'd1073741824;
    twiddle_mem[61] = 32'd1073741824;
    twiddle_mem[62] = 32'd1073741824;
    twiddle_mem[63] = 32'd1073741824;
    twiddle_mem[64] = 32'd1073741824;
    twiddle_mem[65] = 32'd1072495836;
    twiddle_mem[66] = 32'd1068628410;
    twiddle_mem[67] = 32'd1062205084;
    twiddle_mem[68] = 32'd1053160324;
    twiddle_mem[69] = 32'd1041625203;
    twiddle_mem[70] = 32'd1027599724;
    twiddle_mem[71] = 32'd1011018352;
    twiddle_mem[72] = 32'd992077698;
    twiddle_mem[73] = 32'd970712227;
    twiddle_mem[74] = 32'd946987477;
    twiddle_mem[75] = 32'd921034521;
    twiddle_mem[76] = 32'd892853362;
    twiddle_mem[77] = 32'd862509536;
    twiddle_mem[78] = 32'd830068582;
    twiddle_mem[79] = 32'd795661573;
    twiddle_mem[80] = 32'd759288511;
    twiddle_mem[81] = 32'd721146004;
    twiddle_mem[82] = 32'd681234055;
    twiddle_mem[83] = 32'd639683736;
    twiddle_mem[84] = 32'd596560585;
    twiddle_mem[85] = 32'd552061211;
    twiddle_mem[86] = 32'd506185615;
    twiddle_mem[87] = 32'd459130405;
    twiddle_mem[88] = 32'd410961119;
    twiddle_mem[89] = 32'd361808830;
    twiddle_mem[90] = 32'd311739073;
    twiddle_mem[91] = 32'd260948459;
    twiddle_mem[92] = 32'd209502523;
    twiddle_mem[93] = 32'd157597873;
    twiddle_mem[94] = 32'd105300047;
    twiddle_mem[95] = 32'd52740116;
    twiddle_mem[96] = 32'd49152;
    twiddle_mem[97] = 32'd4242325524;
    twiddle_mem[98] = 32'd4189765711;
    twiddle_mem[99] = 32'd4137468081;
    twiddle_mem[100] = 32'd4085563707;
    twiddle_mem[101] = 32'd4034118123;
    twiddle_mem[102] = 32'd3983327937;
    twiddle_mem[103] = 32'd3933258686;
    twiddle_mem[104] = 32'd3884106975;
    twiddle_mem[105] = 32'd3835938341;
    twiddle_mem[106] = 32'd3788883855;
    twiddle_mem[107] = 32'd3743009051;
    twiddle_mem[108] = 32'd3698510537;
    twiddle_mem[109] = 32'd3655388312;
    twiddle_mem[110] = 32'd3613838983;
    twiddle_mem[111] = 32'd3573928084;
    twiddle_mem[112] = 32'd3535786687;
    twiddle_mem[113] = 32'd3499414789;
    twiddle_mem[114] = 32'd3465008998;
    twiddle_mem[115] = 32'd3432569312;
    twiddle_mem[116] = 32'd3402226802;
    twiddle_mem[117] = 32'd3374047001;
    twiddle_mem[118] = 32'd3348095445;
    twiddle_mem[119] = 32'd3324372131;
    twiddle_mem[120] = 32'd3303008130;
    twiddle_mem[121] = 32'd3284068976;
    twiddle_mem[122] = 32'd3267489132;
    twiddle_mem[123] = 32'd3253465203;
    twiddle_mem[124] = 32'd3241931652;
    twiddle_mem[125] = 32'd3232888476;
    twiddle_mem[126] = 32'd3226466746;
    twiddle_mem[127] = 32'd3222600924;
    twiddle_mem[128] = 32'd1073741824;
    twiddle_mem[129] = 32'd1073479278;
    twiddle_mem[130] = 32'd1072495836;
    twiddle_mem[131] = 32'd1070922571;
    twiddle_mem[132] = 32'd1068628410;
    twiddle_mem[133] = 32'd1065744426;
    twiddle_mem[134] = 32'd1062205084;
    twiddle_mem[135] = 32'd1058010383;
    twiddle_mem[136] = 32'd1053160324;
    twiddle_mem[137] = 32'd1047720442;
    twiddle_mem[138] = 32'd1041625203;
    twiddle_mem[139] = 32'd1034940142;
    twiddle_mem[140] = 32'd1027599724;
    twiddle_mem[141] = 32'd1019603949;
    twiddle_mem[142] = 32'd1011018352;
    twiddle_mem[143] = 32'd1001842935;
    twiddle_mem[144] = 32'd992077698;
    twiddle_mem[145] = 32'd981657105;
    twiddle_mem[146] = 32'd970712227;
    twiddle_mem[147] = 32'd959177530;
    twiddle_mem[148] = 32'd946987477;
    twiddle_mem[149] = 32'd934338676;
    twiddle_mem[150] = 32'd921034521;
    twiddle_mem[151] = 32'd907206083;
    twiddle_mem[152] = 32'd892853362;
    twiddle_mem[153] = 32'd877910822;
    twiddle_mem[154] = 32'd862509536;
    twiddle_mem[155] = 32'd846518432;
    twiddle_mem[156] = 32'd830068582;
    twiddle_mem[157] = 32'd813094450;
    twiddle_mem[158] = 32'd795661573;
    twiddle_mem[159] = 32'd777704415;
    twiddle_mem[160] = 32'd759288511;
    twiddle_mem[161] = 32'd740413862;
    twiddle_mem[162] = 32'd721146004;
    twiddle_mem[163] = 32'd701419402;
    twiddle_mem[164] = 32'd681234055;
    twiddle_mem[165] = 32'd660655500;
    twiddle_mem[166] = 32'd639683736;
    twiddle_mem[167] = 32'd618318765;
    twiddle_mem[168] = 32'd596560585;
    twiddle_mem[169] = 32'd574474734;
    twiddle_mem[170] = 32'd552061211;
    twiddle_mem[171] = 32'd529320016;
    twiddle_mem[172] = 32'd506185615;
    twiddle_mem[173] = 32'd482789077;
    twiddle_mem[174] = 32'd459130405;
    twiddle_mem[175] = 32'd435144062;
    twiddle_mem[176] = 32'd410961119;
    twiddle_mem[177] = 32'd386516042;
    twiddle_mem[178] = 32'd361808830;
    twiddle_mem[179] = 32'd336839483;
    twiddle_mem[180] = 32'd311739073;
    twiddle_mem[181] = 32'd286442065;
    twiddle_mem[182] = 32'd260948459;
    twiddle_mem[183] = 32'd235323790;
    twiddle_mem[184] = 32'd209502523;
    twiddle_mem[185] = 32'd183615729;
    twiddle_mem[186] = 32'd157597873;
    twiddle_mem[187] = 32'd131514491;
    twiddle_mem[188] = 32'd105300047;
    twiddle_mem[189] = 32'd79020076;
    twiddle_mem[190] = 32'd52740116;
    twiddle_mem[191] = 32'd26394629;
    twiddle_mem[192] = 32'd1073741824;
    twiddle_mem[193] = 32'd1070922571;
    twiddle_mem[194] = 32'd1062205084;
    twiddle_mem[195] = 32'd1047720442;
    twiddle_mem[196] = 32'd1027599724;
    twiddle_mem[197] = 32'd1001842935;
    twiddle_mem[198] = 32'd970712227;
    twiddle_mem[199] = 32'd934338676;
    twiddle_mem[200] = 32'd892853362;
    twiddle_mem[201] = 32'd846518432;
    twiddle_mem[202] = 32'd795661573;
    twiddle_mem[203] = 32'd740413862;
    twiddle_mem[204] = 32'd681234055;
    twiddle_mem[205] = 32'd618318765;
    twiddle_mem[206] = 32'd552061211;
    twiddle_mem[207] = 32'd482789077;
    twiddle_mem[208] = 32'd410961119;
    twiddle_mem[209] = 32'd336839483;
    twiddle_mem[210] = 32'd260948459;
    twiddle_mem[211] = 32'd183615729;
    twiddle_mem[212] = 32'd105300047;
    twiddle_mem[213] = 32'd26394629;
    twiddle_mem[214] = 32'd4242325524;
    twiddle_mem[215] = 32'd4163551355;
    twiddle_mem[216] = 32'd4085563707;
    twiddle_mem[217] = 32'd4008624721;
    twiddle_mem[218] = 32'd3933258686;
    twiddle_mem[219] = 32'd3859924350;
    twiddle_mem[220] = 32'd3788883855;
    twiddle_mem[221] = 32'd3720595950;
    twiddle_mem[222] = 32'd3655388312;
    twiddle_mem[223] = 32'd3593654154;
    twiddle_mem[224] = 32'd3535786687;
    twiddle_mem[225] = 32'd3481982514;
    twiddle_mem[226] = 32'd3432569312;
    twiddle_mem[227] = 32'd3387874755;
    twiddle_mem[228] = 32'd3348095445;
    twiddle_mem[229] = 32'd3313427985;
    twiddle_mem[230] = 32'd3284068976;
    twiddle_mem[231] = 32'd3260149486;
    twiddle_mem[232] = 32'd3241931652;
    twiddle_mem[233] = 32'd3229349930;
    twiddle_mem[234] = 32'd3222600924;
    twiddle_mem[235] = 32'd3221553554;
    twiddle_mem[236] = 32'd3226404422;
    twiddle_mem[237] = 32'd3237022449;
    twiddle_mem[238] = 32'd3253407629;
    twiddle_mem[239] = 32'd3275428883;
    twiddle_mem[240] = 32'd3302955134;
    twiddle_mem[241] = 32'd3335855302;
    twiddle_mem[242] = 32'd3373998311;
    twiddle_mem[243] = 32'd3417122010;
    twiddle_mem[244] = 32'd3464964250;
    twiddle_mem[245] = 32'd3517328417;
    twiddle_mem[246] = 32'd3573886828;
    twiddle_mem[247] = 32'd3634377332;
    twiddle_mem[248] = 32'd3698472247;
    twiddle_mem[249] = 32'd3765712816;
    twiddle_mem[250] = 32'd3835902427;
    twiddle_mem[251] = 32'd3908516790;
    twiddle_mem[252] = 32'd3983293759;
    twiddle_mem[253] = 32'd4059709042;
    twiddle_mem[254] = 32'd4137434959;
    twiddle_mem[255] = 32'd4216012756;
  end
  reg [31:0] _0_;
  always @(posedge clk) begin
    if (clken) begin
      _0_ <= twiddle_mem[rdport__addr];
    end
  end
  assign rdport__data = _0_;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:972" *)
  always @(posedge clk)
    twiddle_mem_out <= \$1 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:186" *)
  always @(posedge clk)
    re_a <= \$2 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:187" *)
  always @(posedge clk)
    im_a <= \$3 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:188" *)
  always @(posedge clk)
    re_b <= \$4 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:189" *)
  always @(posedge clk)
    im_b <= \$5 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:847" *)
  always @(posedge clk)
    re_out <= \$6 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:848" *)
  always @(posedge clk)
    im_out <= \$7 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:978" *)
  \top.spectrometer.fft.twiddle2.cmult  cmult (
    .clk(clk),
    .clk3x_clk(clk3x_clk),
    .clk3x_rst(clk3x_rst),
    .clken(clken),
    .common_edge(common_edge),
    .im_a(im_a),
    .im_b(im_b),
    .im_out(\im_out$14 ),
    .re_a(re_a),
    .re_b(re_b),
    .re_out(\re_out$12 ),
    .rst(rst)
  );
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$70 ) begin end
    \$1  = twiddle_mem_out;
    if (clken) begin
      \$1  = rdport__data;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$70 ) begin end
    \$2  = re_a;
    if (clken) begin
      \$2  = re_in;
    end
    if (rst) begin
      \$2  = 19'h00000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$70 ) begin end
    \$3  = im_a;
    if (clken) begin
      \$3  = im_in;
    end
    if (rst) begin
      \$3  = 19'h00000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$70 ) begin end
    \$4  = re_b;
    if (clken) begin
      \$4  = twiddle_mem_out[31:16];
    end
    if (rst) begin
      \$4  = 16'h0000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$70 ) begin end
    \$5  = im_b;
    if (clken) begin
      \$5  = twiddle_mem_out[15:0];
    end
    if (rst) begin
      \$5  = 16'h0000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$70 ) begin end
    \$6  = re_out;
    if (clken) begin
      \$6  = \re_out$12 [18:0];
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$70 ) begin end
    \$7  = im_out;
    if (clken) begin
      \$7  = \im_out$14 [18:0];
    end
  end
  assign rdport__en = clken;
  assign \common_edge$17  = common_edge;
  assign twiddle_index = rdport__addr;
  assign \clken$20  = clken;
endmodule

(* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:350" *)
(* generator = "Amaranth" *)
module \top.spectrometer.fft.twiddle2.cmult (clk3x_clk, clken, re_a, im_a, re_b, im_b, im_out, re_out, common_edge, rst, clk3x_rst, clk);
  reg \$auto$verilog_backend.cc:2352:dump_module$71  = 0;
  wire [47:0] \$1 ;
  wire \$10 ;
  wire \$11 ;
  wire [47:0] \$12 ;
  wire \$13 ;
  reg \$14 ;
  reg \$15 ;
  reg [21:0] \$16 ;
  reg [21:0] \$17 ;
  reg [16:0] \$18 ;
  reg [18:0] \$19 ;
  wire [47:0] \$2 ;
  reg [18:0] \$20 ;
  reg [15:0] \$21 ;
  reg [15:0] \$22 ;
  wire [16:0] \$3 ;
  wire [29:0] \$4 ;
  wire [17:0] \$5 ;
  wire \$6 ;
  wire [3:0] \$7 ;
  wire \$8 ;
  wire \$9 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:40" *)
  input clk;
  wire clk;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:42" *)
  input clk3x_clk;
  wire clk3x_clk;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:42" *)
  input clk3x_rst;
  wire clk3x_rst;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:185" *)
  input clken;
  wire clken;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:184" *)
  input common_edge;
  wire common_edge;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:352" *)
  reg common_edge_q = 1'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:353" *)
  reg common_edge_qq = 1'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:187" *)
  input [18:0] im_a;
  wire [18:0] im_a;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:189" *)
  input [15:0] im_b;
  wire [15:0] im_b;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:367" *)
  reg [15:0] im_narrow_q = 16'h0000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:191" *)
  output [21:0] im_out;
  reg [21:0] im_out = 22'h000000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:365" *)
  reg [18:0] im_wide_q = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:407" *)
  reg [4:0] inmode;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:363" *)
  reg [16:0] narrow_diff = 17'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:408" *)
  reg [6:0] opmode;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:402" *)
  wire [29:0] port_a;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:403" *)
  reg [17:0] port_b;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:405" *)
  wire [47:0] port_c;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:404" *)
  wire [24:0] port_d;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:406" *)
  wire [47:0] port_p;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:186" *)
  input [18:0] re_a;
  wire [18:0] re_a;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:188" *)
  input [15:0] re_b;
  wire [15:0] re_b;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:366" *)
  reg [15:0] re_narrow_q = 16'h0000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:190" *)
  output [21:0] re_out;
  reg [21:0] re_out = 22'h000000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:364" *)
  reg [18:0] re_wide_q = 19'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:40" *)
  input rst;
  wire rst;
  assign \$3  = $signed(re_b) - (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:370" *) $signed(im_b);
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:352" *)
  always @(posedge clk3x_clk)
    common_edge_q <= \$14 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:353" *)
  always @(posedge clk3x_clk)
    common_edge_qq <= \$15 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:191" *)
  always @(posedge clk3x_clk)
    im_out <= \$16 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:190" *)
  always @(posedge clk)
    re_out <= \$17 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:363" *)
  always @(posedge clk)
    narrow_diff <= \$18 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:364" *)
  always @(posedge clk)
    re_wide_q <= \$19 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:365" *)
  always @(posedge clk)
    im_wide_q <= \$20 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:366" *)
  always @(posedge clk)
    re_narrow_q <= \$21 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:367" *)
  always @(posedge clk)
    im_narrow_q <= \$22 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:409" *)
  DSP48E1 #(
    .ACASCREG(32'd1),
    .ADREG(32'd1),
    .ALUMODEREG(32'd1),
    .AREG(32'd1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(32'd2),
    .BREG(32'd2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(32'd1),
    .CARRYINSELREG(32'd1),
    .CREG(32'd1),
    .DREG(32'd1),
    .INMODEREG(32'd1),
    .MASK(48'hffffffffffff),
    .MREG(32'd1),
    .OPMODEREG(32'd1),
    .PATTERN(32'd0),
    .PREG(32'd1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("TRUE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")
  ) dsp (
    .A({ im_wide_q[18], im_wide_q[18], im_wide_q[18], im_wide_q[18], im_wide_q[18], im_wide_q[18], im_wide_q[18], im_wide_q[18], im_wide_q[18], im_wide_q[18], im_wide_q[18], im_wide_q }),
    .ACIN(30'h00000000),
    .ACOUT(\$4 ),
    .ALUMODE(4'h0),
    .B(port_b),
    .BCIN(18'h00000),
    .BCOUT(\$5 ),
    .C(port_p),
    .CARRYCASCIN(1'h0),
    .CARRYCASCOUT(\$6 ),
    .CARRYIN(1'h0),
    .CARRYINSEL(3'h0),
    .CARRYOUT(\$7 ),
    .CEA1(clken),
    .CEA2(1'h0),
    .CEAD(clken),
    .CEALUMODE(clken),
    .CEB1(clken),
    .CEB2(clken),
    .CEC(clken),
    .CECARRYIN(1'h0),
    .CECTRL(clken),
    .CED(clken),
    .CEINMODE(clken),
    .CEM(clken),
    .CEP(clken),
    .CLK(clk3x_clk),
    .D({ re_wide_q[18], re_wide_q[18], re_wide_q[18], re_wide_q[18], re_wide_q[18], re_wide_q[18], re_wide_q }),
    .INMODE(inmode),
    .MULTSIGNIN(1'h0),
    .MULTSIGNOUT(\$8 ),
    .OPMODE(opmode),
    .OVERFLOW(\$9 ),
    .P(port_p),
    .PATTERNBDETECT(\$10 ),
    .PATTERNDETECT(\$11 ),
    .PCIN(48'h000000000000),
    .PCOUT(\$12 ),
    .RSTA(1'h0),
    .RSTALLCARRYIN(1'h0),
    .RSTALUMODE(1'h0),
    .RSTB(1'h0),
    .RSTC(1'h0),
    .RSTCTRL(1'h0),
    .RSTD(1'h0),
    .RSTINMODE(1'h0),
    .RSTM(1'h0),
    .RSTP(1'h0),
    .UNDERFLOW(\$13 )
  );
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$71 ) begin end
    \$14  = common_edge_q;
    if (clken) begin
      \$14  = common_edge;
    end
    if (clk3x_rst) begin
      \$14  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$71 ) begin end
    \$15  = common_edge_qq;
    if (clken) begin
      \$15  = common_edge_q;
    end
    if (clk3x_rst) begin
      \$15  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$71 ) begin end
    \$16  = im_out;
    if (clken) begin
      if (common_edge) begin
        \$16  = \$1 [21:0];
      end
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$71 ) begin end
    \$17  = re_out;
    if (clken) begin
      \$17  = \$2 [21:0];
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$71 ) begin end
    \$18  = narrow_diff;
    if (clken) begin
      \$18  = \$3 ;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$71 ) begin end
    \$19  = re_wide_q;
    if (clken) begin
      \$19  = re_a;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$71 ) begin end
    \$20  = im_wide_q;
    if (clken) begin
      \$20  = im_a;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$71 ) begin end
    \$21  = re_narrow_q;
    if (clken) begin
      \$21  = re_b;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$71 ) begin end
    \$22  = im_narrow_q;
    if (clken) begin
      \$22  = im_b;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$71 ) begin end
    port_b = 18'h00000;
    if (common_edge) begin
      port_b = { narrow_diff[16], narrow_diff };
    end
    if (common_edge_q) begin
      port_b = { re_narrow_q[15], re_narrow_q[15], re_narrow_q };
    end
    if (common_edge_qq) begin
      port_b = { im_narrow_q[15], im_narrow_q[15], im_narrow_q };
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$71 ) begin end
    opmode = 7'h00;
    if (common_edge) begin
      opmode = 7'h25;
    end
    if (common_edge_q) begin
      opmode = 7'h35;
    end
    if (common_edge_qq) begin
      opmode = 7'h05;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$71 ) begin end
    inmode = 5'h00;
    if (common_edge) begin
      inmode = 5'h01;
    end
    if (common_edge_q) begin
      inmode = 5'h0d;
    end
    if (common_edge_qq) begin
      inmode = 5'h05;
    end
  end
  assign port_c = port_p;
  assign port_d = { re_wide_q[18], re_wide_q[18], re_wide_q[18], re_wide_q[18], re_wide_q[18], re_wide_q[18], re_wide_q };
  assign port_a = { im_wide_q[18], im_wide_q[18], im_wide_q[18], im_wide_q[18], im_wide_q[18], im_wide_q[18], im_wide_q[18], im_wide_q[18], im_wide_q[18], im_wide_q[18], im_wide_q[18], im_wide_q };
  assign \$1  = { 14'h0000, port_p[47:14] };
  assign \$2  = { 14'h0000, port_p[47:14] };
endmodule

(* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:939" *)
(* generator = "Amaranth" *)
module \top.spectrometer.fft.twiddle3 (clk3x_clk, re_in, im_in, clken, re_out, im_out, rdport__addr, common_edge, rst, clk3x_rst, clk);
  reg \$auto$verilog_backend.cc:2352:dump_module$72  = 0;
  reg [19:0] \$1 ;
  reg [19:0] \$2 ;
  reg [15:0] \$3 ;
  reg [15:0] \$4 ;
  reg [19:0] \$5 ;
  reg [19:0] \$6 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:40" *)
  input clk;
  wire clk;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:42" *)
  input clk3x_clk;
  wire clk3x_clk;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:42" *)
  input clk3x_rst;
  wire clk3x_rst;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:841" *)
  input clken;
  wire clken;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:841" *)
  wire \clken$5 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:843" *)
  input common_edge;
  wire common_edge;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:843" *)
  wire \common_edge$1 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:187" *)
  reg [19:0] im_a = 20'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:189" *)
  reg [15:0] im_b = 16'h0000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:846" *)
  input [19:0] im_in;
  wire [19:0] im_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:848" *)
  output [19:0] im_out;
  reg [19:0] im_out = 20'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:191" *)
  wire [22:0] \im_out$18 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:844" *)
  input [5:0] rdport__addr;
  wire [5:0] rdport__addr;
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/lib/memory.py:241" *)
  wire [31:0] rdport__data;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:186" *)
  reg [19:0] re_a = 20'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:188" *)
  reg [15:0] re_b = 16'h0000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:845" *)
  input [19:0] re_in;
  wire [19:0] re_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:847" *)
  output [19:0] re_out;
  reg [19:0] re_out = 20'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:190" *)
  wire [22:0] \re_out$16 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:40" *)
  input rst;
  wire rst;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:844" *)
  wire [5:0] twiddle_index;
  (* ram_style = "distributed" *)
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:963" *)
  reg [31:0] twiddle_mem [63:0];
  initial begin
    twiddle_mem[0] = 32'd1073741824;
    twiddle_mem[1] = 32'd1073741824;
    twiddle_mem[2] = 32'd1073741824;
    twiddle_mem[3] = 32'd1073741824;
    twiddle_mem[4] = 32'd1073741824;
    twiddle_mem[5] = 32'd1073741824;
    twiddle_mem[6] = 32'd1073741824;
    twiddle_mem[7] = 32'd1073741824;
    twiddle_mem[8] = 32'd1073741824;
    twiddle_mem[9] = 32'd1073741824;
    twiddle_mem[10] = 32'd1073741824;
    twiddle_mem[11] = 32'd1073741824;
    twiddle_mem[12] = 32'd1073741824;
    twiddle_mem[13] = 32'd1073741824;
    twiddle_mem[14] = 32'd1073741824;
    twiddle_mem[15] = 32'd1073741824;
    twiddle_mem[16] = 32'd1073741824;
    twiddle_mem[17] = 32'd1053160324;
    twiddle_mem[18] = 32'd992077698;
    twiddle_mem[19] = 32'd892853362;
    twiddle_mem[20] = 32'd759288511;
    twiddle_mem[21] = 32'd596560585;
    twiddle_mem[22] = 32'd410961119;
    twiddle_mem[23] = 32'd209502523;
    twiddle_mem[24] = 32'd49152;
    twiddle_mem[25] = 32'd4085563707;
    twiddle_mem[26] = 32'd3884106975;
    twiddle_mem[27] = 32'd3698510537;
    twiddle_mem[28] = 32'd3535786687;
    twiddle_mem[29] = 32'd3402226802;
    twiddle_mem[30] = 32'd3303008130;
    twiddle_mem[31] = 32'd3241931652;
    twiddle_mem[32] = 32'd1073741824;
    twiddle_mem[33] = 32'd1068628410;
    twiddle_mem[34] = 32'd1053160324;
    twiddle_mem[35] = 32'd1027599724;
    twiddle_mem[36] = 32'd992077698;
    twiddle_mem[37] = 32'd946987477;
    twiddle_mem[38] = 32'd892853362;
    twiddle_mem[39] = 32'd830068582;
    twiddle_mem[40] = 32'd759288511;
    twiddle_mem[41] = 32'd681234055;
    twiddle_mem[42] = 32'd596560585;
    twiddle_mem[43] = 32'd506185615;
    twiddle_mem[44] = 32'd410961119;
    twiddle_mem[45] = 32'd311739073;
    twiddle_mem[46] = 32'd209502523;
    twiddle_mem[47] = 32'd105300047;
    twiddle_mem[48] = 32'd1073741824;
    twiddle_mem[49] = 32'd1027599724;
    twiddle_mem[50] = 32'd892853362;
    twiddle_mem[51] = 32'd681234055;
    twiddle_mem[52] = 32'd410961119;
    twiddle_mem[53] = 32'd105300047;
    twiddle_mem[54] = 32'd4085563707;
    twiddle_mem[55] = 32'd3788883855;
    twiddle_mem[56] = 32'd3535786687;
    twiddle_mem[57] = 32'd3348095445;
    twiddle_mem[58] = 32'd3241931652;
    twiddle_mem[59] = 32'd3226404422;
    twiddle_mem[60] = 32'd3302955134;
    twiddle_mem[61] = 32'd3464964250;
    twiddle_mem[62] = 32'd3698472247;
    twiddle_mem[63] = 32'd3983293759;
  end
  assign rdport__data = twiddle_mem[rdport__addr];
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:186" *)
  always @(posedge clk)
    re_a <= \$1 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:187" *)
  always @(posedge clk)
    im_a <= \$2 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:188" *)
  always @(posedge clk)
    re_b <= \$3 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:189" *)
  always @(posedge clk)
    im_b <= \$4 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:847" *)
  always @(posedge clk)
    re_out <= \$5 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:848" *)
  always @(posedge clk)
    im_out <= \$6 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:978" *)
  \top.spectrometer.fft.twiddle3.cmult  cmult (
    .clk(clk),
    .clk3x_clk(clk3x_clk),
    .clk3x_rst(clk3x_rst),
    .clken(clken),
    .common_edge(common_edge),
    .im_a(im_a),
    .im_b(im_b),
    .im_out(\im_out$18 ),
    .re_a(re_a),
    .re_b(re_b),
    .re_out(\re_out$16 ),
    .rst(rst)
  );
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$72 ) begin end
    \$2  = im_a;
    if (clken) begin
      \$2  = im_in;
    end
    if (rst) begin
      \$2  = 20'h00000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$72 ) begin end
    \$3  = re_b;
    if (clken) begin
      \$3  = rdport__data[31:16];
    end
    if (rst) begin
      \$3  = 16'h0000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$72 ) begin end
    \$4  = im_b;
    if (clken) begin
      \$4  = rdport__data[15:0];
    end
    if (rst) begin
      \$4  = 16'h0000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$72 ) begin end
    \$5  = re_out;
    if (clken) begin
      \$5  = \re_out$16 [19:0];
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$72 ) begin end
    \$6  = im_out;
    if (clken) begin
      \$6  = \im_out$18 [19:0];
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$72 ) begin end
    \$1  = re_a;
    if (clken) begin
      \$1  = re_in;
    end
    if (rst) begin
      \$1  = 20'h00000;
    end
  end
  assign \common_edge$1  = common_edge;
  assign twiddle_index = rdport__addr;
  assign \clken$5  = clken;
endmodule

(* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:350" *)
(* generator = "Amaranth" *)
module \top.spectrometer.fft.twiddle3.cmult (clk3x_clk, clken, re_a, im_a, re_b, im_b, im_out, re_out, common_edge, rst, clk3x_rst, clk);
  reg \$auto$verilog_backend.cc:2352:dump_module$73  = 0;
  wire [47:0] \$1 ;
  wire \$10 ;
  wire \$11 ;
  wire [47:0] \$12 ;
  wire \$13 ;
  reg \$14 ;
  reg \$15 ;
  reg [22:0] \$16 ;
  reg [22:0] \$17 ;
  reg [16:0] \$18 ;
  reg [19:0] \$19 ;
  wire [47:0] \$2 ;
  reg [19:0] \$20 ;
  reg [15:0] \$21 ;
  reg [15:0] \$22 ;
  wire [16:0] \$3 ;
  wire [29:0] \$4 ;
  wire [17:0] \$5 ;
  wire \$6 ;
  wire [3:0] \$7 ;
  wire \$8 ;
  wire \$9 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:40" *)
  input clk;
  wire clk;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:42" *)
  input clk3x_clk;
  wire clk3x_clk;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:42" *)
  input clk3x_rst;
  wire clk3x_rst;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:185" *)
  input clken;
  wire clken;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:184" *)
  input common_edge;
  wire common_edge;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:352" *)
  reg common_edge_q = 1'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:353" *)
  reg common_edge_qq = 1'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:187" *)
  input [19:0] im_a;
  wire [19:0] im_a;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:189" *)
  input [15:0] im_b;
  wire [15:0] im_b;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:367" *)
  reg [15:0] im_narrow_q = 16'h0000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:191" *)
  output [22:0] im_out;
  reg [22:0] im_out = 23'h000000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:365" *)
  reg [19:0] im_wide_q = 20'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:407" *)
  reg [4:0] inmode;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:363" *)
  reg [16:0] narrow_diff = 17'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:408" *)
  reg [6:0] opmode;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:402" *)
  wire [29:0] port_a;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:403" *)
  reg [17:0] port_b;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:405" *)
  wire [47:0] port_c;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:404" *)
  wire [24:0] port_d;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:406" *)
  wire [47:0] port_p;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:186" *)
  input [19:0] re_a;
  wire [19:0] re_a;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:188" *)
  input [15:0] re_b;
  wire [15:0] re_b;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:366" *)
  reg [15:0] re_narrow_q = 16'h0000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:190" *)
  output [22:0] re_out;
  reg [22:0] re_out = 23'h000000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:364" *)
  reg [19:0] re_wide_q = 20'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:40" *)
  input rst;
  wire rst;
  assign \$3  = $signed(re_b) - (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:370" *) $signed(im_b);
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:352" *)
  always @(posedge clk3x_clk)
    common_edge_q <= \$14 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:353" *)
  always @(posedge clk3x_clk)
    common_edge_qq <= \$15 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:191" *)
  always @(posedge clk3x_clk)
    im_out <= \$16 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:190" *)
  always @(posedge clk)
    re_out <= \$17 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:363" *)
  always @(posedge clk)
    narrow_diff <= \$18 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:364" *)
  always @(posedge clk)
    re_wide_q <= \$19 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:365" *)
  always @(posedge clk)
    im_wide_q <= \$20 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:366" *)
  always @(posedge clk)
    re_narrow_q <= \$21 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:367" *)
  always @(posedge clk)
    im_narrow_q <= \$22 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:409" *)
  DSP48E1 #(
    .ACASCREG(32'd1),
    .ADREG(32'd1),
    .ALUMODEREG(32'd1),
    .AREG(32'd1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(32'd2),
    .BREG(32'd2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(32'd1),
    .CARRYINSELREG(32'd1),
    .CREG(32'd1),
    .DREG(32'd1),
    .INMODEREG(32'd1),
    .MASK(48'hffffffffffff),
    .MREG(32'd1),
    .OPMODEREG(32'd1),
    .PATTERN(32'd0),
    .PREG(32'd1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("TRUE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")
  ) dsp (
    .A({ im_wide_q[19], im_wide_q[19], im_wide_q[19], im_wide_q[19], im_wide_q[19], im_wide_q[19], im_wide_q[19], im_wide_q[19], im_wide_q[19], im_wide_q[19], im_wide_q }),
    .ACIN(30'h00000000),
    .ACOUT(\$4 ),
    .ALUMODE(4'h0),
    .B(port_b),
    .BCIN(18'h00000),
    .BCOUT(\$5 ),
    .C(port_p),
    .CARRYCASCIN(1'h0),
    .CARRYCASCOUT(\$6 ),
    .CARRYIN(1'h0),
    .CARRYINSEL(3'h0),
    .CARRYOUT(\$7 ),
    .CEA1(clken),
    .CEA2(1'h0),
    .CEAD(clken),
    .CEALUMODE(clken),
    .CEB1(clken),
    .CEB2(clken),
    .CEC(clken),
    .CECARRYIN(1'h0),
    .CECTRL(clken),
    .CED(clken),
    .CEINMODE(clken),
    .CEM(clken),
    .CEP(clken),
    .CLK(clk3x_clk),
    .D({ re_wide_q[19], re_wide_q[19], re_wide_q[19], re_wide_q[19], re_wide_q[19], re_wide_q }),
    .INMODE(inmode),
    .MULTSIGNIN(1'h0),
    .MULTSIGNOUT(\$8 ),
    .OPMODE(opmode),
    .OVERFLOW(\$9 ),
    .P(port_p),
    .PATTERNBDETECT(\$10 ),
    .PATTERNDETECT(\$11 ),
    .PCIN(48'h000000000000),
    .PCOUT(\$12 ),
    .RSTA(1'h0),
    .RSTALLCARRYIN(1'h0),
    .RSTALUMODE(1'h0),
    .RSTB(1'h0),
    .RSTC(1'h0),
    .RSTCTRL(1'h0),
    .RSTD(1'h0),
    .RSTINMODE(1'h0),
    .RSTM(1'h0),
    .RSTP(1'h0),
    .UNDERFLOW(\$13 )
  );
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$73 ) begin end
    \$14  = common_edge_q;
    if (clken) begin
      \$14  = common_edge;
    end
    if (clk3x_rst) begin
      \$14  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$73 ) begin end
    \$15  = common_edge_qq;
    if (clken) begin
      \$15  = common_edge_q;
    end
    if (clk3x_rst) begin
      \$15  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$73 ) begin end
    \$16  = im_out;
    if (clken) begin
      if (common_edge) begin
        \$16  = \$1 [22:0];
      end
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$73 ) begin end
    \$17  = re_out;
    if (clken) begin
      \$17  = \$2 [22:0];
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$73 ) begin end
    \$18  = narrow_diff;
    if (clken) begin
      \$18  = \$3 ;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$73 ) begin end
    \$19  = re_wide_q;
    if (clken) begin
      \$19  = re_a;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$73 ) begin end
    \$20  = im_wide_q;
    if (clken) begin
      \$20  = im_a;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$73 ) begin end
    \$21  = re_narrow_q;
    if (clken) begin
      \$21  = re_b;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$73 ) begin end
    \$22  = im_narrow_q;
    if (clken) begin
      \$22  = im_b;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$73 ) begin end
    port_b = 18'h00000;
    if (common_edge) begin
      port_b = { narrow_diff[16], narrow_diff };
    end
    if (common_edge_q) begin
      port_b = { re_narrow_q[15], re_narrow_q[15], re_narrow_q };
    end
    if (common_edge_qq) begin
      port_b = { im_narrow_q[15], im_narrow_q[15], im_narrow_q };
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$73 ) begin end
    opmode = 7'h00;
    if (common_edge) begin
      opmode = 7'h25;
    end
    if (common_edge_q) begin
      opmode = 7'h35;
    end
    if (common_edge_qq) begin
      opmode = 7'h05;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$73 ) begin end
    inmode = 5'h00;
    if (common_edge) begin
      inmode = 5'h01;
    end
    if (common_edge_q) begin
      inmode = 5'h0d;
    end
    if (common_edge_qq) begin
      inmode = 5'h05;
    end
  end
  assign port_c = port_p;
  assign port_d = { re_wide_q[19], re_wide_q[19], re_wide_q[19], re_wide_q[19], re_wide_q[19], re_wide_q };
  assign port_a = { im_wide_q[19], im_wide_q[19], im_wide_q[19], im_wide_q[19], im_wide_q[19], im_wide_q[19], im_wide_q[19], im_wide_q[19], im_wide_q[19], im_wide_q[19], im_wide_q };
  assign \$1  = { 14'h0000, port_p[47:14] };
  assign \$2  = { 14'h0000, port_p[47:14] };
endmodule

(* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:939" *)
(* generator = "Amaranth" *)
module \top.spectrometer.fft.twiddle4 (clk3x_clk, re_in, im_in, clken, re_out, im_out, rdport__addr, common_edge, rst, clk3x_rst, clk);
  reg \$auto$verilog_backend.cc:2352:dump_module$74  = 0;
  reg [20:0] \$1 ;
  reg [20:0] \$2 ;
  reg [15:0] \$3 ;
  reg [15:0] \$4 ;
  reg [20:0] \$5 ;
  reg [20:0] \$6 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:40" *)
  input clk;
  wire clk;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:42" *)
  input clk3x_clk;
  wire clk3x_clk;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:42" *)
  input clk3x_rst;
  wire clk3x_rst;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:841" *)
  input clken;
  wire clken;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:841" *)
  wire \clken$5 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:843" *)
  input common_edge;
  wire common_edge;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:843" *)
  wire \common_edge$1 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:187" *)
  reg [20:0] im_a = 21'h000000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:189" *)
  reg [15:0] im_b = 16'h0000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:846" *)
  input [20:0] im_in;
  wire [20:0] im_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:848" *)
  output [20:0] im_out;
  reg [20:0] im_out = 21'h000000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:191" *)
  wire [23:0] \im_out$18 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:844" *)
  input [3:0] rdport__addr;
  wire [3:0] rdport__addr;
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/lib/memory.py:241" *)
  wire [31:0] rdport__data;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:186" *)
  reg [20:0] re_a = 21'h000000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:188" *)
  reg [15:0] re_b = 16'h0000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:845" *)
  input [20:0] re_in;
  wire [20:0] re_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:847" *)
  output [20:0] re_out;
  reg [20:0] re_out = 21'h000000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:190" *)
  wire [23:0] \re_out$16 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:40" *)
  input rst;
  wire rst;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:844" *)
  wire [3:0] twiddle_index;
  (* ram_style = "distributed" *)
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:963" *)
  reg [31:0] twiddle_mem [15:0];
  initial begin
    twiddle_mem[0] = 32'd1073741824;
    twiddle_mem[1] = 32'd1073741824;
    twiddle_mem[2] = 32'd1073741824;
    twiddle_mem[3] = 32'd1073741824;
    twiddle_mem[4] = 32'd1073741824;
    twiddle_mem[5] = 32'd759288511;
    twiddle_mem[6] = 32'd49152;
    twiddle_mem[7] = 32'd3535786687;
    twiddle_mem[8] = 32'd1073741824;
    twiddle_mem[9] = 32'd992077698;
    twiddle_mem[10] = 32'd759288511;
    twiddle_mem[11] = 32'd410961119;
    twiddle_mem[12] = 32'd1073741824;
    twiddle_mem[13] = 32'd410961119;
    twiddle_mem[14] = 32'd3535786687;
    twiddle_mem[15] = 32'd3302955134;
  end
  assign rdport__data = twiddle_mem[rdport__addr];
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:186" *)
  always @(posedge clk)
    re_a <= \$1 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:187" *)
  always @(posedge clk)
    im_a <= \$2 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:188" *)
  always @(posedge clk)
    re_b <= \$3 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:189" *)
  always @(posedge clk)
    im_b <= \$4 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:847" *)
  always @(posedge clk)
    re_out <= \$5 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:848" *)
  always @(posedge clk)
    im_out <= \$6 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:978" *)
  \top.spectrometer.fft.twiddle4.cmult  cmult (
    .clk(clk),
    .clk3x_clk(clk3x_clk),
    .clk3x_rst(clk3x_rst),
    .clken(clken),
    .common_edge(common_edge),
    .im_a(im_a),
    .im_b(im_b),
    .im_out(\im_out$18 ),
    .re_a(re_a),
    .re_b(re_b),
    .re_out(\re_out$16 ),
    .rst(rst)
  );
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$74 ) begin end
    \$2  = im_a;
    if (clken) begin
      \$2  = im_in;
    end
    if (rst) begin
      \$2  = 21'h000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$74 ) begin end
    \$3  = re_b;
    if (clken) begin
      \$3  = rdport__data[31:16];
    end
    if (rst) begin
      \$3  = 16'h0000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$74 ) begin end
    \$4  = im_b;
    if (clken) begin
      \$4  = rdport__data[15:0];
    end
    if (rst) begin
      \$4  = 16'h0000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$74 ) begin end
    \$5  = re_out;
    if (clken) begin
      \$5  = \re_out$16 [20:0];
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$74 ) begin end
    \$6  = im_out;
    if (clken) begin
      \$6  = \im_out$18 [20:0];
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$74 ) begin end
    \$1  = re_a;
    if (clken) begin
      \$1  = re_in;
    end
    if (rst) begin
      \$1  = 21'h000000;
    end
  end
  assign \common_edge$1  = common_edge;
  assign twiddle_index = rdport__addr;
  assign \clken$5  = clken;
endmodule

(* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:350" *)
(* generator = "Amaranth" *)
module \top.spectrometer.fft.twiddle4.cmult (clk3x_clk, clken, re_a, im_a, re_b, im_b, im_out, re_out, common_edge, rst, clk3x_rst, clk);
  reg \$auto$verilog_backend.cc:2352:dump_module$75  = 0;
  wire [47:0] \$1 ;
  wire \$10 ;
  wire \$11 ;
  wire [47:0] \$12 ;
  wire \$13 ;
  reg \$14 ;
  reg \$15 ;
  reg [23:0] \$16 ;
  reg [23:0] \$17 ;
  reg [16:0] \$18 ;
  reg [20:0] \$19 ;
  wire [47:0] \$2 ;
  reg [20:0] \$20 ;
  reg [15:0] \$21 ;
  reg [15:0] \$22 ;
  wire [16:0] \$3 ;
  wire [29:0] \$4 ;
  wire [17:0] \$5 ;
  wire \$6 ;
  wire [3:0] \$7 ;
  wire \$8 ;
  wire \$9 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:40" *)
  input clk;
  wire clk;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:42" *)
  input clk3x_clk;
  wire clk3x_clk;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:42" *)
  input clk3x_rst;
  wire clk3x_rst;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:185" *)
  input clken;
  wire clken;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:184" *)
  input common_edge;
  wire common_edge;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:352" *)
  reg common_edge_q = 1'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:353" *)
  reg common_edge_qq = 1'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:187" *)
  input [20:0] im_a;
  wire [20:0] im_a;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:189" *)
  input [15:0] im_b;
  wire [15:0] im_b;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:367" *)
  reg [15:0] im_narrow_q = 16'h0000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:191" *)
  output [23:0] im_out;
  reg [23:0] im_out = 24'h000000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:365" *)
  reg [20:0] im_wide_q = 21'h000000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:407" *)
  reg [4:0] inmode;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:363" *)
  reg [16:0] narrow_diff = 17'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:408" *)
  reg [6:0] opmode;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:402" *)
  wire [29:0] port_a;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:403" *)
  reg [17:0] port_b;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:405" *)
  wire [47:0] port_c;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:404" *)
  wire [24:0] port_d;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:406" *)
  wire [47:0] port_p;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:186" *)
  input [20:0] re_a;
  wire [20:0] re_a;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:188" *)
  input [15:0] re_b;
  wire [15:0] re_b;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:366" *)
  reg [15:0] re_narrow_q = 16'h0000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:190" *)
  output [23:0] re_out;
  reg [23:0] re_out = 24'h000000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:364" *)
  reg [20:0] re_wide_q = 21'h000000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:40" *)
  input rst;
  wire rst;
  assign \$3  = $signed(re_b) - (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:370" *) $signed(im_b);
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:352" *)
  always @(posedge clk3x_clk)
    common_edge_q <= \$14 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:353" *)
  always @(posedge clk3x_clk)
    common_edge_qq <= \$15 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:191" *)
  always @(posedge clk3x_clk)
    im_out <= \$16 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:190" *)
  always @(posedge clk)
    re_out <= \$17 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:363" *)
  always @(posedge clk)
    narrow_diff <= \$18 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:364" *)
  always @(posedge clk)
    re_wide_q <= \$19 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:365" *)
  always @(posedge clk)
    im_wide_q <= \$20 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:366" *)
  always @(posedge clk)
    re_narrow_q <= \$21 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:367" *)
  always @(posedge clk)
    im_narrow_q <= \$22 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cmult.py:409" *)
  DSP48E1 #(
    .ACASCREG(32'd1),
    .ADREG(32'd1),
    .ALUMODEREG(32'd1),
    .AREG(32'd1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(32'd2),
    .BREG(32'd2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(32'd1),
    .CARRYINSELREG(32'd1),
    .CREG(32'd1),
    .DREG(32'd1),
    .INMODEREG(32'd1),
    .MASK(48'hffffffffffff),
    .MREG(32'd1),
    .OPMODEREG(32'd1),
    .PATTERN(32'd0),
    .PREG(32'd1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("TRUE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")
  ) dsp (
    .A({ im_wide_q[20], im_wide_q[20], im_wide_q[20], im_wide_q[20], im_wide_q[20], im_wide_q[20], im_wide_q[20], im_wide_q[20], im_wide_q[20], im_wide_q }),
    .ACIN(30'h00000000),
    .ACOUT(\$4 ),
    .ALUMODE(4'h0),
    .B(port_b),
    .BCIN(18'h00000),
    .BCOUT(\$5 ),
    .C(port_p),
    .CARRYCASCIN(1'h0),
    .CARRYCASCOUT(\$6 ),
    .CARRYIN(1'h0),
    .CARRYINSEL(3'h0),
    .CARRYOUT(\$7 ),
    .CEA1(clken),
    .CEA2(1'h0),
    .CEAD(clken),
    .CEALUMODE(clken),
    .CEB1(clken),
    .CEB2(clken),
    .CEC(clken),
    .CECARRYIN(1'h0),
    .CECTRL(clken),
    .CED(clken),
    .CEINMODE(clken),
    .CEM(clken),
    .CEP(clken),
    .CLK(clk3x_clk),
    .D({ re_wide_q[20], re_wide_q[20], re_wide_q[20], re_wide_q[20], re_wide_q }),
    .INMODE(inmode),
    .MULTSIGNIN(1'h0),
    .MULTSIGNOUT(\$8 ),
    .OPMODE(opmode),
    .OVERFLOW(\$9 ),
    .P(port_p),
    .PATTERNBDETECT(\$10 ),
    .PATTERNDETECT(\$11 ),
    .PCIN(48'h000000000000),
    .PCOUT(\$12 ),
    .RSTA(1'h0),
    .RSTALLCARRYIN(1'h0),
    .RSTALUMODE(1'h0),
    .RSTB(1'h0),
    .RSTC(1'h0),
    .RSTCTRL(1'h0),
    .RSTD(1'h0),
    .RSTINMODE(1'h0),
    .RSTM(1'h0),
    .RSTP(1'h0),
    .UNDERFLOW(\$13 )
  );
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$75 ) begin end
    \$14  = common_edge_q;
    if (clken) begin
      \$14  = common_edge;
    end
    if (clk3x_rst) begin
      \$14  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$75 ) begin end
    \$15  = common_edge_qq;
    if (clken) begin
      \$15  = common_edge_q;
    end
    if (clk3x_rst) begin
      \$15  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$75 ) begin end
    \$16  = im_out;
    if (clken) begin
      if (common_edge) begin
        \$16  = \$1 [23:0];
      end
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$75 ) begin end
    \$17  = re_out;
    if (clken) begin
      \$17  = \$2 [23:0];
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$75 ) begin end
    \$18  = narrow_diff;
    if (clken) begin
      \$18  = \$3 ;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$75 ) begin end
    \$19  = re_wide_q;
    if (clken) begin
      \$19  = re_a;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$75 ) begin end
    \$20  = im_wide_q;
    if (clken) begin
      \$20  = im_a;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$75 ) begin end
    \$21  = re_narrow_q;
    if (clken) begin
      \$21  = re_b;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$75 ) begin end
    \$22  = im_narrow_q;
    if (clken) begin
      \$22  = im_b;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$75 ) begin end
    port_b = 18'h00000;
    if (common_edge) begin
      port_b = { narrow_diff[16], narrow_diff };
    end
    if (common_edge_q) begin
      port_b = { re_narrow_q[15], re_narrow_q[15], re_narrow_q };
    end
    if (common_edge_qq) begin
      port_b = { im_narrow_q[15], im_narrow_q[15], im_narrow_q };
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$75 ) begin end
    opmode = 7'h00;
    if (common_edge) begin
      opmode = 7'h25;
    end
    if (common_edge_q) begin
      opmode = 7'h35;
    end
    if (common_edge_qq) begin
      opmode = 7'h05;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$75 ) begin end
    inmode = 5'h00;
    if (common_edge) begin
      inmode = 5'h01;
    end
    if (common_edge_q) begin
      inmode = 5'h0d;
    end
    if (common_edge_qq) begin
      inmode = 5'h05;
    end
  end
  assign port_c = port_p;
  assign port_d = { re_wide_q[20], re_wide_q[20], re_wide_q[20], re_wide_q[20], re_wide_q };
  assign port_a = { im_wide_q[20], im_wide_q[20], im_wide_q[20], im_wide_q[20], im_wide_q[20], im_wide_q[20], im_wide_q[20], im_wide_q[20], im_wide_q[20], im_wide_q };
  assign \$1  = { 14'h0000, port_p[47:14] };
  assign \$2  = { 14'h0000, port_p[47:14] };
endmodule

(* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1104" *)
(* generator = "Amaranth" *)
module \top.spectrometer.fft.window (clk2x_clk, re_in, im_in, clken, re_out, im_out, coeff_index, common_edge, rst, clk2x_rst, clk);
  reg \$auto$verilog_backend.cc:2352:dump_module$76  = 0;
  wire [10:0] \$1 ;
  reg [8:0] \$2 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:40" *)
  input clk;
  wire clk;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:41" *)
  input clk2x_clk;
  wire clk2x_clk;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:41" *)
  input clk2x_rst;
  wire clk2x_rst;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/mult2x.py:60" *)
  input clken;
  wire clken;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/mult2x.py:60" *)
  wire \clken$8 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1060" *)
  input [11:0] coeff_index;
  wire [11:0] coeff_index;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1059" *)
  input common_edge;
  wire common_edge;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1059" *)
  wire \common_edge$10 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1062" *)
  input [15:0] im_in;
  wire [15:0] im_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1062" *)
  wire [15:0] \im_in$14 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1064" *)
  output [15:0] im_out;
  wire [15:0] im_out;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/mult2x.py:66" *)
  wire [16:0] \im_out$19 ;
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/lib/memory.py:240" *)
  wire [10:0] rdport__addr;
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/lib/memory.py:241" *)
  wire [8:0] rdport__data;
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/lib/memory.py:239" *)
  wire rdport__en;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1061" *)
  input [15:0] re_in;
  wire [15:0] re_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1061" *)
  wire [15:0] \re_in$12 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1063" *)
  output [15:0] re_out;
  wire [15:0] re_out;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/mult2x.py:64" *)
  wire [16:0] \re_out$17 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/mult2x.py:63" *)
  wire [9:0] real_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:40" *)
  input rst;
  wire rst;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1116" *)
  reg [8:0] window_mem_out = 9'h000;
  (* ram_style = "block" *)
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1108" *)
  reg [8:0] window_mem [2047:0];
  initial begin
    window_mem[0] = 9'h000;
    window_mem[1] = 9'h000;
    window_mem[2] = 9'h000;
    window_mem[3] = 9'h000;
    window_mem[4] = 9'h000;
    window_mem[5] = 9'h000;
    window_mem[6] = 9'h000;
    window_mem[7] = 9'h000;
    window_mem[8] = 9'h000;
    window_mem[9] = 9'h000;
    window_mem[10] = 9'h000;
    window_mem[11] = 9'h000;
    window_mem[12] = 9'h000;
    window_mem[13] = 9'h000;
    window_mem[14] = 9'h000;
    window_mem[15] = 9'h000;
    window_mem[16] = 9'h000;
    window_mem[17] = 9'h000;
    window_mem[18] = 9'h000;
    window_mem[19] = 9'h000;
    window_mem[20] = 9'h000;
    window_mem[21] = 9'h000;
    window_mem[22] = 9'h000;
    window_mem[23] = 9'h000;
    window_mem[24] = 9'h000;
    window_mem[25] = 9'h000;
    window_mem[26] = 9'h000;
    window_mem[27] = 9'h000;
    window_mem[28] = 9'h000;
    window_mem[29] = 9'h000;
    window_mem[30] = 9'h000;
    window_mem[31] = 9'h000;
    window_mem[32] = 9'h000;
    window_mem[33] = 9'h000;
    window_mem[34] = 9'h000;
    window_mem[35] = 9'h000;
    window_mem[36] = 9'h000;
    window_mem[37] = 9'h000;
    window_mem[38] = 9'h000;
    window_mem[39] = 9'h000;
    window_mem[40] = 9'h000;
    window_mem[41] = 9'h000;
    window_mem[42] = 9'h000;
    window_mem[43] = 9'h000;
    window_mem[44] = 9'h000;
    window_mem[45] = 9'h000;
    window_mem[46] = 9'h000;
    window_mem[47] = 9'h000;
    window_mem[48] = 9'h000;
    window_mem[49] = 9'h000;
    window_mem[50] = 9'h000;
    window_mem[51] = 9'h000;
    window_mem[52] = 9'h000;
    window_mem[53] = 9'h000;
    window_mem[54] = 9'h000;
    window_mem[55] = 9'h000;
    window_mem[56] = 9'h000;
    window_mem[57] = 9'h000;
    window_mem[58] = 9'h000;
    window_mem[59] = 9'h000;
    window_mem[60] = 9'h000;
    window_mem[61] = 9'h000;
    window_mem[62] = 9'h000;
    window_mem[63] = 9'h000;
    window_mem[64] = 9'h000;
    window_mem[65] = 9'h000;
    window_mem[66] = 9'h000;
    window_mem[67] = 9'h000;
    window_mem[68] = 9'h000;
    window_mem[69] = 9'h000;
    window_mem[70] = 9'h000;
    window_mem[71] = 9'h000;
    window_mem[72] = 9'h000;
    window_mem[73] = 9'h000;
    window_mem[74] = 9'h000;
    window_mem[75] = 9'h000;
    window_mem[76] = 9'h000;
    window_mem[77] = 9'h000;
    window_mem[78] = 9'h000;
    window_mem[79] = 9'h000;
    window_mem[80] = 9'h000;
    window_mem[81] = 9'h000;
    window_mem[82] = 9'h000;
    window_mem[83] = 9'h000;
    window_mem[84] = 9'h000;
    window_mem[85] = 9'h000;
    window_mem[86] = 9'h000;
    window_mem[87] = 9'h000;
    window_mem[88] = 9'h000;
    window_mem[89] = 9'h000;
    window_mem[90] = 9'h000;
    window_mem[91] = 9'h000;
    window_mem[92] = 9'h000;
    window_mem[93] = 9'h000;
    window_mem[94] = 9'h000;
    window_mem[95] = 9'h000;
    window_mem[96] = 9'h000;
    window_mem[97] = 9'h000;
    window_mem[98] = 9'h000;
    window_mem[99] = 9'h000;
    window_mem[100] = 9'h000;
    window_mem[101] = 9'h000;
    window_mem[102] = 9'h000;
    window_mem[103] = 9'h000;
    window_mem[104] = 9'h000;
    window_mem[105] = 9'h000;
    window_mem[106] = 9'h000;
    window_mem[107] = 9'h000;
    window_mem[108] = 9'h000;
    window_mem[109] = 9'h000;
    window_mem[110] = 9'h000;
    window_mem[111] = 9'h000;
    window_mem[112] = 9'h000;
    window_mem[113] = 9'h000;
    window_mem[114] = 9'h000;
    window_mem[115] = 9'h000;
    window_mem[116] = 9'h000;
    window_mem[117] = 9'h000;
    window_mem[118] = 9'h000;
    window_mem[119] = 9'h000;
    window_mem[120] = 9'h000;
    window_mem[121] = 9'h000;
    window_mem[122] = 9'h000;
    window_mem[123] = 9'h000;
    window_mem[124] = 9'h000;
    window_mem[125] = 9'h000;
    window_mem[126] = 9'h000;
    window_mem[127] = 9'h000;
    window_mem[128] = 9'h000;
    window_mem[129] = 9'h000;
    window_mem[130] = 9'h000;
    window_mem[131] = 9'h000;
    window_mem[132] = 9'h000;
    window_mem[133] = 9'h000;
    window_mem[134] = 9'h000;
    window_mem[135] = 9'h000;
    window_mem[136] = 9'h000;
    window_mem[137] = 9'h000;
    window_mem[138] = 9'h000;
    window_mem[139] = 9'h000;
    window_mem[140] = 9'h000;
    window_mem[141] = 9'h000;
    window_mem[142] = 9'h000;
    window_mem[143] = 9'h000;
    window_mem[144] = 9'h000;
    window_mem[145] = 9'h000;
    window_mem[146] = 9'h000;
    window_mem[147] = 9'h000;
    window_mem[148] = 9'h000;
    window_mem[149] = 9'h000;
    window_mem[150] = 9'h000;
    window_mem[151] = 9'h000;
    window_mem[152] = 9'h000;
    window_mem[153] = 9'h000;
    window_mem[154] = 9'h000;
    window_mem[155] = 9'h000;
    window_mem[156] = 9'h001;
    window_mem[157] = 9'h001;
    window_mem[158] = 9'h001;
    window_mem[159] = 9'h001;
    window_mem[160] = 9'h001;
    window_mem[161] = 9'h001;
    window_mem[162] = 9'h001;
    window_mem[163] = 9'h001;
    window_mem[164] = 9'h001;
    window_mem[165] = 9'h001;
    window_mem[166] = 9'h001;
    window_mem[167] = 9'h001;
    window_mem[168] = 9'h001;
    window_mem[169] = 9'h001;
    window_mem[170] = 9'h001;
    window_mem[171] = 9'h001;
    window_mem[172] = 9'h001;
    window_mem[173] = 9'h001;
    window_mem[174] = 9'h001;
    window_mem[175] = 9'h001;
    window_mem[176] = 9'h001;
    window_mem[177] = 9'h001;
    window_mem[178] = 9'h001;
    window_mem[179] = 9'h001;
    window_mem[180] = 9'h001;
    window_mem[181] = 9'h001;
    window_mem[182] = 9'h001;
    window_mem[183] = 9'h001;
    window_mem[184] = 9'h001;
    window_mem[185] = 9'h001;
    window_mem[186] = 9'h001;
    window_mem[187] = 9'h001;
    window_mem[188] = 9'h001;
    window_mem[189] = 9'h001;
    window_mem[190] = 9'h001;
    window_mem[191] = 9'h001;
    window_mem[192] = 9'h001;
    window_mem[193] = 9'h001;
    window_mem[194] = 9'h001;
    window_mem[195] = 9'h001;
    window_mem[196] = 9'h001;
    window_mem[197] = 9'h001;
    window_mem[198] = 9'h001;
    window_mem[199] = 9'h001;
    window_mem[200] = 9'h001;
    window_mem[201] = 9'h001;
    window_mem[202] = 9'h001;
    window_mem[203] = 9'h001;
    window_mem[204] = 9'h001;
    window_mem[205] = 9'h001;
    window_mem[206] = 9'h001;
    window_mem[207] = 9'h001;
    window_mem[208] = 9'h001;
    window_mem[209] = 9'h001;
    window_mem[210] = 9'h001;
    window_mem[211] = 9'h001;
    window_mem[212] = 9'h001;
    window_mem[213] = 9'h001;
    window_mem[214] = 9'h001;
    window_mem[215] = 9'h001;
    window_mem[216] = 9'h001;
    window_mem[217] = 9'h001;
    window_mem[218] = 9'h001;
    window_mem[219] = 9'h001;
    window_mem[220] = 9'h001;
    window_mem[221] = 9'h001;
    window_mem[222] = 9'h001;
    window_mem[223] = 9'h001;
    window_mem[224] = 9'h001;
    window_mem[225] = 9'h001;
    window_mem[226] = 9'h001;
    window_mem[227] = 9'h001;
    window_mem[228] = 9'h001;
    window_mem[229] = 9'h001;
    window_mem[230] = 9'h001;
    window_mem[231] = 9'h001;
    window_mem[232] = 9'h001;
    window_mem[233] = 9'h001;
    window_mem[234] = 9'h001;
    window_mem[235] = 9'h001;
    window_mem[236] = 9'h001;
    window_mem[237] = 9'h001;
    window_mem[238] = 9'h001;
    window_mem[239] = 9'h001;
    window_mem[240] = 9'h001;
    window_mem[241] = 9'h001;
    window_mem[242] = 9'h001;
    window_mem[243] = 9'h001;
    window_mem[244] = 9'h001;
    window_mem[245] = 9'h001;
    window_mem[246] = 9'h001;
    window_mem[247] = 9'h001;
    window_mem[248] = 9'h001;
    window_mem[249] = 9'h001;
    window_mem[250] = 9'h001;
    window_mem[251] = 9'h001;
    window_mem[252] = 9'h002;
    window_mem[253] = 9'h002;
    window_mem[254] = 9'h002;
    window_mem[255] = 9'h002;
    window_mem[256] = 9'h002;
    window_mem[257] = 9'h002;
    window_mem[258] = 9'h002;
    window_mem[259] = 9'h002;
    window_mem[260] = 9'h002;
    window_mem[261] = 9'h002;
    window_mem[262] = 9'h002;
    window_mem[263] = 9'h002;
    window_mem[264] = 9'h002;
    window_mem[265] = 9'h002;
    window_mem[266] = 9'h002;
    window_mem[267] = 9'h002;
    window_mem[268] = 9'h002;
    window_mem[269] = 9'h002;
    window_mem[270] = 9'h002;
    window_mem[271] = 9'h002;
    window_mem[272] = 9'h002;
    window_mem[273] = 9'h002;
    window_mem[274] = 9'h002;
    window_mem[275] = 9'h002;
    window_mem[276] = 9'h002;
    window_mem[277] = 9'h002;
    window_mem[278] = 9'h002;
    window_mem[279] = 9'h002;
    window_mem[280] = 9'h002;
    window_mem[281] = 9'h002;
    window_mem[282] = 9'h002;
    window_mem[283] = 9'h002;
    window_mem[284] = 9'h002;
    window_mem[285] = 9'h002;
    window_mem[286] = 9'h002;
    window_mem[287] = 9'h002;
    window_mem[288] = 9'h002;
    window_mem[289] = 9'h002;
    window_mem[290] = 9'h002;
    window_mem[291] = 9'h002;
    window_mem[292] = 9'h002;
    window_mem[293] = 9'h002;
    window_mem[294] = 9'h002;
    window_mem[295] = 9'h002;
    window_mem[296] = 9'h002;
    window_mem[297] = 9'h002;
    window_mem[298] = 9'h002;
    window_mem[299] = 9'h002;
    window_mem[300] = 9'h002;
    window_mem[301] = 9'h002;
    window_mem[302] = 9'h002;
    window_mem[303] = 9'h002;
    window_mem[304] = 9'h002;
    window_mem[305] = 9'h002;
    window_mem[306] = 9'h002;
    window_mem[307] = 9'h002;
    window_mem[308] = 9'h003;
    window_mem[309] = 9'h003;
    window_mem[310] = 9'h003;
    window_mem[311] = 9'h003;
    window_mem[312] = 9'h003;
    window_mem[313] = 9'h003;
    window_mem[314] = 9'h003;
    window_mem[315] = 9'h003;
    window_mem[316] = 9'h003;
    window_mem[317] = 9'h003;
    window_mem[318] = 9'h003;
    window_mem[319] = 9'h003;
    window_mem[320] = 9'h003;
    window_mem[321] = 9'h003;
    window_mem[322] = 9'h003;
    window_mem[323] = 9'h003;
    window_mem[324] = 9'h003;
    window_mem[325] = 9'h003;
    window_mem[326] = 9'h003;
    window_mem[327] = 9'h003;
    window_mem[328] = 9'h003;
    window_mem[329] = 9'h003;
    window_mem[330] = 9'h003;
    window_mem[331] = 9'h003;
    window_mem[332] = 9'h003;
    window_mem[333] = 9'h003;
    window_mem[334] = 9'h003;
    window_mem[335] = 9'h003;
    window_mem[336] = 9'h003;
    window_mem[337] = 9'h003;
    window_mem[338] = 9'h003;
    window_mem[339] = 9'h003;
    window_mem[340] = 9'h003;
    window_mem[341] = 9'h003;
    window_mem[342] = 9'h003;
    window_mem[343] = 9'h003;
    window_mem[344] = 9'h003;
    window_mem[345] = 9'h003;
    window_mem[346] = 9'h003;
    window_mem[347] = 9'h003;
    window_mem[348] = 9'h004;
    window_mem[349] = 9'h004;
    window_mem[350] = 9'h004;
    window_mem[351] = 9'h004;
    window_mem[352] = 9'h004;
    window_mem[353] = 9'h004;
    window_mem[354] = 9'h004;
    window_mem[355] = 9'h004;
    window_mem[356] = 9'h004;
    window_mem[357] = 9'h004;
    window_mem[358] = 9'h004;
    window_mem[359] = 9'h004;
    window_mem[360] = 9'h004;
    window_mem[361] = 9'h004;
    window_mem[362] = 9'h004;
    window_mem[363] = 9'h004;
    window_mem[364] = 9'h004;
    window_mem[365] = 9'h004;
    window_mem[366] = 9'h004;
    window_mem[367] = 9'h004;
    window_mem[368] = 9'h004;
    window_mem[369] = 9'h004;
    window_mem[370] = 9'h004;
    window_mem[371] = 9'h004;
    window_mem[372] = 9'h004;
    window_mem[373] = 9'h004;
    window_mem[374] = 9'h004;
    window_mem[375] = 9'h004;
    window_mem[376] = 9'h004;
    window_mem[377] = 9'h004;
    window_mem[378] = 9'h004;
    window_mem[379] = 9'h004;
    window_mem[380] = 9'h005;
    window_mem[381] = 9'h005;
    window_mem[382] = 9'h005;
    window_mem[383] = 9'h005;
    window_mem[384] = 9'h005;
    window_mem[385] = 9'h005;
    window_mem[386] = 9'h005;
    window_mem[387] = 9'h005;
    window_mem[388] = 9'h005;
    window_mem[389] = 9'h005;
    window_mem[390] = 9'h005;
    window_mem[391] = 9'h005;
    window_mem[392] = 9'h005;
    window_mem[393] = 9'h005;
    window_mem[394] = 9'h005;
    window_mem[395] = 9'h005;
    window_mem[396] = 9'h005;
    window_mem[397] = 9'h005;
    window_mem[398] = 9'h005;
    window_mem[399] = 9'h005;
    window_mem[400] = 9'h005;
    window_mem[401] = 9'h005;
    window_mem[402] = 9'h005;
    window_mem[403] = 9'h005;
    window_mem[404] = 9'h005;
    window_mem[405] = 9'h005;
    window_mem[406] = 9'h005;
    window_mem[407] = 9'h006;
    window_mem[408] = 9'h006;
    window_mem[409] = 9'h006;
    window_mem[410] = 9'h006;
    window_mem[411] = 9'h006;
    window_mem[412] = 9'h006;
    window_mem[413] = 9'h006;
    window_mem[414] = 9'h006;
    window_mem[415] = 9'h006;
    window_mem[416] = 9'h006;
    window_mem[417] = 9'h006;
    window_mem[418] = 9'h006;
    window_mem[419] = 9'h006;
    window_mem[420] = 9'h006;
    window_mem[421] = 9'h006;
    window_mem[422] = 9'h006;
    window_mem[423] = 9'h006;
    window_mem[424] = 9'h006;
    window_mem[425] = 9'h006;
    window_mem[426] = 9'h006;
    window_mem[427] = 9'h006;
    window_mem[428] = 9'h006;
    window_mem[429] = 9'h006;
    window_mem[430] = 9'h006;
    window_mem[431] = 9'h007;
    window_mem[432] = 9'h007;
    window_mem[433] = 9'h007;
    window_mem[434] = 9'h007;
    window_mem[435] = 9'h007;
    window_mem[436] = 9'h007;
    window_mem[437] = 9'h007;
    window_mem[438] = 9'h007;
    window_mem[439] = 9'h007;
    window_mem[440] = 9'h007;
    window_mem[441] = 9'h007;
    window_mem[442] = 9'h007;
    window_mem[443] = 9'h007;
    window_mem[444] = 9'h007;
    window_mem[445] = 9'h007;
    window_mem[446] = 9'h007;
    window_mem[447] = 9'h007;
    window_mem[448] = 9'h007;
    window_mem[449] = 9'h007;
    window_mem[450] = 9'h007;
    window_mem[451] = 9'h007;
    window_mem[452] = 9'h008;
    window_mem[453] = 9'h008;
    window_mem[454] = 9'h008;
    window_mem[455] = 9'h008;
    window_mem[456] = 9'h008;
    window_mem[457] = 9'h008;
    window_mem[458] = 9'h008;
    window_mem[459] = 9'h008;
    window_mem[460] = 9'h008;
    window_mem[461] = 9'h008;
    window_mem[462] = 9'h008;
    window_mem[463] = 9'h008;
    window_mem[464] = 9'h008;
    window_mem[465] = 9'h008;
    window_mem[466] = 9'h008;
    window_mem[467] = 9'h008;
    window_mem[468] = 9'h008;
    window_mem[469] = 9'h008;
    window_mem[470] = 9'h009;
    window_mem[471] = 9'h009;
    window_mem[472] = 9'h009;
    window_mem[473] = 9'h009;
    window_mem[474] = 9'h009;
    window_mem[475] = 9'h009;
    window_mem[476] = 9'h009;
    window_mem[477] = 9'h009;
    window_mem[478] = 9'h009;
    window_mem[479] = 9'h009;
    window_mem[480] = 9'h009;
    window_mem[481] = 9'h009;
    window_mem[482] = 9'h009;
    window_mem[483] = 9'h009;
    window_mem[484] = 9'h009;
    window_mem[485] = 9'h009;
    window_mem[486] = 9'h009;
    window_mem[487] = 9'h009;
    window_mem[488] = 9'h00a;
    window_mem[489] = 9'h00a;
    window_mem[490] = 9'h00a;
    window_mem[491] = 9'h00a;
    window_mem[492] = 9'h00a;
    window_mem[493] = 9'h00a;
    window_mem[494] = 9'h00a;
    window_mem[495] = 9'h00a;
    window_mem[496] = 9'h00a;
    window_mem[497] = 9'h00a;
    window_mem[498] = 9'h00a;
    window_mem[499] = 9'h00a;
    window_mem[500] = 9'h00a;
    window_mem[501] = 9'h00a;
    window_mem[502] = 9'h00a;
    window_mem[503] = 9'h00b;
    window_mem[504] = 9'h00b;
    window_mem[505] = 9'h00b;
    window_mem[506] = 9'h00b;
    window_mem[507] = 9'h00b;
    window_mem[508] = 9'h00b;
    window_mem[509] = 9'h00b;
    window_mem[510] = 9'h00b;
    window_mem[511] = 9'h00b;
    window_mem[512] = 9'h00b;
    window_mem[513] = 9'h00b;
    window_mem[514] = 9'h00b;
    window_mem[515] = 9'h00b;
    window_mem[516] = 9'h00b;
    window_mem[517] = 9'h00b;
    window_mem[518] = 9'h00c;
    window_mem[519] = 9'h00c;
    window_mem[520] = 9'h00c;
    window_mem[521] = 9'h00c;
    window_mem[522] = 9'h00c;
    window_mem[523] = 9'h00c;
    window_mem[524] = 9'h00c;
    window_mem[525] = 9'h00c;
    window_mem[526] = 9'h00c;
    window_mem[527] = 9'h00c;
    window_mem[528] = 9'h00c;
    window_mem[529] = 9'h00c;
    window_mem[530] = 9'h00c;
    window_mem[531] = 9'h00c;
    window_mem[532] = 9'h00d;
    window_mem[533] = 9'h00d;
    window_mem[534] = 9'h00d;
    window_mem[535] = 9'h00d;
    window_mem[536] = 9'h00d;
    window_mem[537] = 9'h00d;
    window_mem[538] = 9'h00d;
    window_mem[539] = 9'h00d;
    window_mem[540] = 9'h00d;
    window_mem[541] = 9'h00d;
    window_mem[542] = 9'h00d;
    window_mem[543] = 9'h00d;
    window_mem[544] = 9'h00d;
    window_mem[545] = 9'h00e;
    window_mem[546] = 9'h00e;
    window_mem[547] = 9'h00e;
    window_mem[548] = 9'h00e;
    window_mem[549] = 9'h00e;
    window_mem[550] = 9'h00e;
    window_mem[551] = 9'h00e;
    window_mem[552] = 9'h00e;
    window_mem[553] = 9'h00e;
    window_mem[554] = 9'h00e;
    window_mem[555] = 9'h00e;
    window_mem[556] = 9'h00e;
    window_mem[557] = 9'h00f;
    window_mem[558] = 9'h00f;
    window_mem[559] = 9'h00f;
    window_mem[560] = 9'h00f;
    window_mem[561] = 9'h00f;
    window_mem[562] = 9'h00f;
    window_mem[563] = 9'h00f;
    window_mem[564] = 9'h00f;
    window_mem[565] = 9'h00f;
    window_mem[566] = 9'h00f;
    window_mem[567] = 9'h00f;
    window_mem[568] = 9'h010;
    window_mem[569] = 9'h010;
    window_mem[570] = 9'h010;
    window_mem[571] = 9'h010;
    window_mem[572] = 9'h010;
    window_mem[573] = 9'h010;
    window_mem[574] = 9'h010;
    window_mem[575] = 9'h010;
    window_mem[576] = 9'h010;
    window_mem[577] = 9'h010;
    window_mem[578] = 9'h010;
    window_mem[579] = 9'h010;
    window_mem[580] = 9'h011;
    window_mem[581] = 9'h011;
    window_mem[582] = 9'h011;
    window_mem[583] = 9'h011;
    window_mem[584] = 9'h011;
    window_mem[585] = 9'h011;
    window_mem[586] = 9'h011;
    window_mem[587] = 9'h011;
    window_mem[588] = 9'h011;
    window_mem[589] = 9'h011;
    window_mem[590] = 9'h012;
    window_mem[591] = 9'h012;
    window_mem[592] = 9'h012;
    window_mem[593] = 9'h012;
    window_mem[594] = 9'h012;
    window_mem[595] = 9'h012;
    window_mem[596] = 9'h012;
    window_mem[597] = 9'h012;
    window_mem[598] = 9'h012;
    window_mem[599] = 9'h012;
    window_mem[600] = 9'h013;
    window_mem[601] = 9'h013;
    window_mem[602] = 9'h013;
    window_mem[603] = 9'h013;
    window_mem[604] = 9'h013;
    window_mem[605] = 9'h013;
    window_mem[606] = 9'h013;
    window_mem[607] = 9'h013;
    window_mem[608] = 9'h013;
    window_mem[609] = 9'h013;
    window_mem[610] = 9'h014;
    window_mem[611] = 9'h014;
    window_mem[612] = 9'h014;
    window_mem[613] = 9'h014;
    window_mem[614] = 9'h014;
    window_mem[615] = 9'h014;
    window_mem[616] = 9'h014;
    window_mem[617] = 9'h014;
    window_mem[618] = 9'h014;
    window_mem[619] = 9'h015;
    window_mem[620] = 9'h015;
    window_mem[621] = 9'h015;
    window_mem[622] = 9'h015;
    window_mem[623] = 9'h015;
    window_mem[624] = 9'h015;
    window_mem[625] = 9'h015;
    window_mem[626] = 9'h015;
    window_mem[627] = 9'h015;
    window_mem[628] = 9'h016;
    window_mem[629] = 9'h016;
    window_mem[630] = 9'h016;
    window_mem[631] = 9'h016;
    window_mem[632] = 9'h016;
    window_mem[633] = 9'h016;
    window_mem[634] = 9'h016;
    window_mem[635] = 9'h016;
    window_mem[636] = 9'h016;
    window_mem[637] = 9'h017;
    window_mem[638] = 9'h017;
    window_mem[639] = 9'h017;
    window_mem[640] = 9'h017;
    window_mem[641] = 9'h017;
    window_mem[642] = 9'h017;
    window_mem[643] = 9'h017;
    window_mem[644] = 9'h017;
    window_mem[645] = 9'h018;
    window_mem[646] = 9'h018;
    window_mem[647] = 9'h018;
    window_mem[648] = 9'h018;
    window_mem[649] = 9'h018;
    window_mem[650] = 9'h018;
    window_mem[651] = 9'h018;
    window_mem[652] = 9'h018;
    window_mem[653] = 9'h019;
    window_mem[654] = 9'h019;
    window_mem[655] = 9'h019;
    window_mem[656] = 9'h019;
    window_mem[657] = 9'h019;
    window_mem[658] = 9'h019;
    window_mem[659] = 9'h019;
    window_mem[660] = 9'h019;
    window_mem[661] = 9'h01a;
    window_mem[662] = 9'h01a;
    window_mem[663] = 9'h01a;
    window_mem[664] = 9'h01a;
    window_mem[665] = 9'h01a;
    window_mem[666] = 9'h01a;
    window_mem[667] = 9'h01a;
    window_mem[668] = 9'h01a;
    window_mem[669] = 9'h01b;
    window_mem[670] = 9'h01b;
    window_mem[671] = 9'h01b;
    window_mem[672] = 9'h01b;
    window_mem[673] = 9'h01b;
    window_mem[674] = 9'h01b;
    window_mem[675] = 9'h01b;
    window_mem[676] = 9'h01c;
    window_mem[677] = 9'h01c;
    window_mem[678] = 9'h01c;
    window_mem[679] = 9'h01c;
    window_mem[680] = 9'h01c;
    window_mem[681] = 9'h01c;
    window_mem[682] = 9'h01c;
    window_mem[683] = 9'h01d;
    window_mem[684] = 9'h01d;
    window_mem[685] = 9'h01d;
    window_mem[686] = 9'h01d;
    window_mem[687] = 9'h01d;
    window_mem[688] = 9'h01d;
    window_mem[689] = 9'h01d;
    window_mem[690] = 9'h01d;
    window_mem[691] = 9'h01e;
    window_mem[692] = 9'h01e;
    window_mem[693] = 9'h01e;
    window_mem[694] = 9'h01e;
    window_mem[695] = 9'h01e;
    window_mem[696] = 9'h01e;
    window_mem[697] = 9'h01f;
    window_mem[698] = 9'h01f;
    window_mem[699] = 9'h01f;
    window_mem[700] = 9'h01f;
    window_mem[701] = 9'h01f;
    window_mem[702] = 9'h01f;
    window_mem[703] = 9'h01f;
    window_mem[704] = 9'h020;
    window_mem[705] = 9'h020;
    window_mem[706] = 9'h020;
    window_mem[707] = 9'h020;
    window_mem[708] = 9'h020;
    window_mem[709] = 9'h020;
    window_mem[710] = 9'h020;
    window_mem[711] = 9'h021;
    window_mem[712] = 9'h021;
    window_mem[713] = 9'h021;
    window_mem[714] = 9'h021;
    window_mem[715] = 9'h021;
    window_mem[716] = 9'h021;
    window_mem[717] = 9'h022;
    window_mem[718] = 9'h022;
    window_mem[719] = 9'h022;
    window_mem[720] = 9'h022;
    window_mem[721] = 9'h022;
    window_mem[722] = 9'h022;
    window_mem[723] = 9'h023;
    window_mem[724] = 9'h023;
    window_mem[725] = 9'h023;
    window_mem[726] = 9'h023;
    window_mem[727] = 9'h023;
    window_mem[728] = 9'h023;
    window_mem[729] = 9'h023;
    window_mem[730] = 9'h024;
    window_mem[731] = 9'h024;
    window_mem[732] = 9'h024;
    window_mem[733] = 9'h024;
    window_mem[734] = 9'h024;
    window_mem[735] = 9'h024;
    window_mem[736] = 9'h025;
    window_mem[737] = 9'h025;
    window_mem[738] = 9'h025;
    window_mem[739] = 9'h025;
    window_mem[740] = 9'h025;
    window_mem[741] = 9'h026;
    window_mem[742] = 9'h026;
    window_mem[743] = 9'h026;
    window_mem[744] = 9'h026;
    window_mem[745] = 9'h026;
    window_mem[746] = 9'h026;
    window_mem[747] = 9'h027;
    window_mem[748] = 9'h027;
    window_mem[749] = 9'h027;
    window_mem[750] = 9'h027;
    window_mem[751] = 9'h027;
    window_mem[752] = 9'h027;
    window_mem[753] = 9'h028;
    window_mem[754] = 9'h028;
    window_mem[755] = 9'h028;
    window_mem[756] = 9'h028;
    window_mem[757] = 9'h028;
    window_mem[758] = 9'h028;
    window_mem[759] = 9'h029;
    window_mem[760] = 9'h029;
    window_mem[761] = 9'h029;
    window_mem[762] = 9'h029;
    window_mem[763] = 9'h029;
    window_mem[764] = 9'h02a;
    window_mem[765] = 9'h02a;
    window_mem[766] = 9'h02a;
    window_mem[767] = 9'h02a;
    window_mem[768] = 9'h02a;
    window_mem[769] = 9'h02b;
    window_mem[770] = 9'h02b;
    window_mem[771] = 9'h02b;
    window_mem[772] = 9'h02b;
    window_mem[773] = 9'h02b;
    window_mem[774] = 9'h02b;
    window_mem[775] = 9'h02c;
    window_mem[776] = 9'h02c;
    window_mem[777] = 9'h02c;
    window_mem[778] = 9'h02c;
    window_mem[779] = 9'h02c;
    window_mem[780] = 9'h02d;
    window_mem[781] = 9'h02d;
    window_mem[782] = 9'h02d;
    window_mem[783] = 9'h02d;
    window_mem[784] = 9'h02d;
    window_mem[785] = 9'h02e;
    window_mem[786] = 9'h02e;
    window_mem[787] = 9'h02e;
    window_mem[788] = 9'h02e;
    window_mem[789] = 9'h02e;
    window_mem[790] = 9'h02f;
    window_mem[791] = 9'h02f;
    window_mem[792] = 9'h02f;
    window_mem[793] = 9'h02f;
    window_mem[794] = 9'h02f;
    window_mem[795] = 9'h030;
    window_mem[796] = 9'h030;
    window_mem[797] = 9'h030;
    window_mem[798] = 9'h030;
    window_mem[799] = 9'h030;
    window_mem[800] = 9'h031;
    window_mem[801] = 9'h031;
    window_mem[802] = 9'h031;
    window_mem[803] = 9'h031;
    window_mem[804] = 9'h031;
    window_mem[805] = 9'h032;
    window_mem[806] = 9'h032;
    window_mem[807] = 9'h032;
    window_mem[808] = 9'h032;
    window_mem[809] = 9'h032;
    window_mem[810] = 9'h033;
    window_mem[811] = 9'h033;
    window_mem[812] = 9'h033;
    window_mem[813] = 9'h033;
    window_mem[814] = 9'h034;
    window_mem[815] = 9'h034;
    window_mem[816] = 9'h034;
    window_mem[817] = 9'h034;
    window_mem[818] = 9'h034;
    window_mem[819] = 9'h035;
    window_mem[820] = 9'h035;
    window_mem[821] = 9'h035;
    window_mem[822] = 9'h035;
    window_mem[823] = 9'h036;
    window_mem[824] = 9'h036;
    window_mem[825] = 9'h036;
    window_mem[826] = 9'h036;
    window_mem[827] = 9'h036;
    window_mem[828] = 9'h037;
    window_mem[829] = 9'h037;
    window_mem[830] = 9'h037;
    window_mem[831] = 9'h037;
    window_mem[832] = 9'h038;
    window_mem[833] = 9'h038;
    window_mem[834] = 9'h038;
    window_mem[835] = 9'h038;
    window_mem[836] = 9'h038;
    window_mem[837] = 9'h039;
    window_mem[838] = 9'h039;
    window_mem[839] = 9'h039;
    window_mem[840] = 9'h039;
    window_mem[841] = 9'h03a;
    window_mem[842] = 9'h03a;
    window_mem[843] = 9'h03a;
    window_mem[844] = 9'h03a;
    window_mem[845] = 9'h03b;
    window_mem[846] = 9'h03b;
    window_mem[847] = 9'h03b;
    window_mem[848] = 9'h03b;
    window_mem[849] = 9'h03b;
    window_mem[850] = 9'h03c;
    window_mem[851] = 9'h03c;
    window_mem[852] = 9'h03c;
    window_mem[853] = 9'h03c;
    window_mem[854] = 9'h03d;
    window_mem[855] = 9'h03d;
    window_mem[856] = 9'h03d;
    window_mem[857] = 9'h03d;
    window_mem[858] = 9'h03e;
    window_mem[859] = 9'h03e;
    window_mem[860] = 9'h03e;
    window_mem[861] = 9'h03e;
    window_mem[862] = 9'h03f;
    window_mem[863] = 9'h03f;
    window_mem[864] = 9'h03f;
    window_mem[865] = 9'h03f;
    window_mem[866] = 9'h040;
    window_mem[867] = 9'h040;
    window_mem[868] = 9'h040;
    window_mem[869] = 9'h040;
    window_mem[870] = 9'h041;
    window_mem[871] = 9'h041;
    window_mem[872] = 9'h041;
    window_mem[873] = 9'h041;
    window_mem[874] = 9'h042;
    window_mem[875] = 9'h042;
    window_mem[876] = 9'h042;
    window_mem[877] = 9'h042;
    window_mem[878] = 9'h043;
    window_mem[879] = 9'h043;
    window_mem[880] = 9'h043;
    window_mem[881] = 9'h043;
    window_mem[882] = 9'h044;
    window_mem[883] = 9'h044;
    window_mem[884] = 9'h044;
    window_mem[885] = 9'h044;
    window_mem[886] = 9'h045;
    window_mem[887] = 9'h045;
    window_mem[888] = 9'h045;
    window_mem[889] = 9'h045;
    window_mem[890] = 9'h046;
    window_mem[891] = 9'h046;
    window_mem[892] = 9'h046;
    window_mem[893] = 9'h047;
    window_mem[894] = 9'h047;
    window_mem[895] = 9'h047;
    window_mem[896] = 9'h047;
    window_mem[897] = 9'h048;
    window_mem[898] = 9'h048;
    window_mem[899] = 9'h048;
    window_mem[900] = 9'h048;
    window_mem[901] = 9'h049;
    window_mem[902] = 9'h049;
    window_mem[903] = 9'h049;
    window_mem[904] = 9'h049;
    window_mem[905] = 9'h04a;
    window_mem[906] = 9'h04a;
    window_mem[907] = 9'h04a;
    window_mem[908] = 9'h04b;
    window_mem[909] = 9'h04b;
    window_mem[910] = 9'h04b;
    window_mem[911] = 9'h04b;
    window_mem[912] = 9'h04c;
    window_mem[913] = 9'h04c;
    window_mem[914] = 9'h04c;
    window_mem[915] = 9'h04d;
    window_mem[916] = 9'h04d;
    window_mem[917] = 9'h04d;
    window_mem[918] = 9'h04d;
    window_mem[919] = 9'h04e;
    window_mem[920] = 9'h04e;
    window_mem[921] = 9'h04e;
    window_mem[922] = 9'h04f;
    window_mem[923] = 9'h04f;
    window_mem[924] = 9'h04f;
    window_mem[925] = 9'h04f;
    window_mem[926] = 9'h050;
    window_mem[927] = 9'h050;
    window_mem[928] = 9'h050;
    window_mem[929] = 9'h051;
    window_mem[930] = 9'h051;
    window_mem[931] = 9'h051;
    window_mem[932] = 9'h051;
    window_mem[933] = 9'h052;
    window_mem[934] = 9'h052;
    window_mem[935] = 9'h052;
    window_mem[936] = 9'h053;
    window_mem[937] = 9'h053;
    window_mem[938] = 9'h053;
    window_mem[939] = 9'h053;
    window_mem[940] = 9'h054;
    window_mem[941] = 9'h054;
    window_mem[942] = 9'h054;
    window_mem[943] = 9'h055;
    window_mem[944] = 9'h055;
    window_mem[945] = 9'h055;
    window_mem[946] = 9'h056;
    window_mem[947] = 9'h056;
    window_mem[948] = 9'h056;
    window_mem[949] = 9'h056;
    window_mem[950] = 9'h057;
    window_mem[951] = 9'h057;
    window_mem[952] = 9'h057;
    window_mem[953] = 9'h058;
    window_mem[954] = 9'h058;
    window_mem[955] = 9'h058;
    window_mem[956] = 9'h059;
    window_mem[957] = 9'h059;
    window_mem[958] = 9'h059;
    window_mem[959] = 9'h05a;
    window_mem[960] = 9'h05a;
    window_mem[961] = 9'h05a;
    window_mem[962] = 9'h05a;
    window_mem[963] = 9'h05b;
    window_mem[964] = 9'h05b;
    window_mem[965] = 9'h05b;
    window_mem[966] = 9'h05c;
    window_mem[967] = 9'h05c;
    window_mem[968] = 9'h05c;
    window_mem[969] = 9'h05d;
    window_mem[970] = 9'h05d;
    window_mem[971] = 9'h05d;
    window_mem[972] = 9'h05e;
    window_mem[973] = 9'h05e;
    window_mem[974] = 9'h05e;
    window_mem[975] = 9'h05f;
    window_mem[976] = 9'h05f;
    window_mem[977] = 9'h05f;
    window_mem[978] = 9'h060;
    window_mem[979] = 9'h060;
    window_mem[980] = 9'h060;
    window_mem[981] = 9'h061;
    window_mem[982] = 9'h061;
    window_mem[983] = 9'h061;
    window_mem[984] = 9'h062;
    window_mem[985] = 9'h062;
    window_mem[986] = 9'h062;
    window_mem[987] = 9'h063;
    window_mem[988] = 9'h063;
    window_mem[989] = 9'h063;
    window_mem[990] = 9'h064;
    window_mem[991] = 9'h064;
    window_mem[992] = 9'h064;
    window_mem[993] = 9'h065;
    window_mem[994] = 9'h065;
    window_mem[995] = 9'h065;
    window_mem[996] = 9'h066;
    window_mem[997] = 9'h066;
    window_mem[998] = 9'h066;
    window_mem[999] = 9'h067;
    window_mem[1000] = 9'h067;
    window_mem[1001] = 9'h067;
    window_mem[1002] = 9'h068;
    window_mem[1003] = 9'h068;
    window_mem[1004] = 9'h068;
    window_mem[1005] = 9'h069;
    window_mem[1006] = 9'h069;
    window_mem[1007] = 9'h069;
    window_mem[1008] = 9'h06a;
    window_mem[1009] = 9'h06a;
    window_mem[1010] = 9'h06a;
    window_mem[1011] = 9'h06b;
    window_mem[1012] = 9'h06b;
    window_mem[1013] = 9'h06b;
    window_mem[1014] = 9'h06c;
    window_mem[1015] = 9'h06c;
    window_mem[1016] = 9'h06c;
    window_mem[1017] = 9'h06d;
    window_mem[1018] = 9'h06d;
    window_mem[1019] = 9'h06d;
    window_mem[1020] = 9'h06e;
    window_mem[1021] = 9'h06e;
    window_mem[1022] = 9'h06f;
    window_mem[1023] = 9'h06f;
    window_mem[1024] = 9'h06f;
    window_mem[1025] = 9'h070;
    window_mem[1026] = 9'h070;
    window_mem[1027] = 9'h070;
    window_mem[1028] = 9'h071;
    window_mem[1029] = 9'h071;
    window_mem[1030] = 9'h071;
    window_mem[1031] = 9'h072;
    window_mem[1032] = 9'h072;
    window_mem[1033] = 9'h072;
    window_mem[1034] = 9'h073;
    window_mem[1035] = 9'h073;
    window_mem[1036] = 9'h074;
    window_mem[1037] = 9'h074;
    window_mem[1038] = 9'h074;
    window_mem[1039] = 9'h075;
    window_mem[1040] = 9'h075;
    window_mem[1041] = 9'h075;
    window_mem[1042] = 9'h076;
    window_mem[1043] = 9'h076;
    window_mem[1044] = 9'h076;
    window_mem[1045] = 9'h077;
    window_mem[1046] = 9'h077;
    window_mem[1047] = 9'h078;
    window_mem[1048] = 9'h078;
    window_mem[1049] = 9'h078;
    window_mem[1050] = 9'h079;
    window_mem[1051] = 9'h079;
    window_mem[1052] = 9'h079;
    window_mem[1053] = 9'h07a;
    window_mem[1054] = 9'h07a;
    window_mem[1055] = 9'h07b;
    window_mem[1056] = 9'h07b;
    window_mem[1057] = 9'h07b;
    window_mem[1058] = 9'h07c;
    window_mem[1059] = 9'h07c;
    window_mem[1060] = 9'h07c;
    window_mem[1061] = 9'h07d;
    window_mem[1062] = 9'h07d;
    window_mem[1063] = 9'h07e;
    window_mem[1064] = 9'h07e;
    window_mem[1065] = 9'h07e;
    window_mem[1066] = 9'h07f;
    window_mem[1067] = 9'h07f;
    window_mem[1068] = 9'h080;
    window_mem[1069] = 9'h080;
    window_mem[1070] = 9'h080;
    window_mem[1071] = 9'h081;
    window_mem[1072] = 9'h081;
    window_mem[1073] = 9'h081;
    window_mem[1074] = 9'h082;
    window_mem[1075] = 9'h082;
    window_mem[1076] = 9'h083;
    window_mem[1077] = 9'h083;
    window_mem[1078] = 9'h083;
    window_mem[1079] = 9'h084;
    window_mem[1080] = 9'h084;
    window_mem[1081] = 9'h085;
    window_mem[1082] = 9'h085;
    window_mem[1083] = 9'h085;
    window_mem[1084] = 9'h086;
    window_mem[1085] = 9'h086;
    window_mem[1086] = 9'h087;
    window_mem[1087] = 9'h087;
    window_mem[1088] = 9'h087;
    window_mem[1089] = 9'h088;
    window_mem[1090] = 9'h088;
    window_mem[1091] = 9'h089;
    window_mem[1092] = 9'h089;
    window_mem[1093] = 9'h089;
    window_mem[1094] = 9'h08a;
    window_mem[1095] = 9'h08a;
    window_mem[1096] = 9'h08b;
    window_mem[1097] = 9'h08b;
    window_mem[1098] = 9'h08b;
    window_mem[1099] = 9'h08c;
    window_mem[1100] = 9'h08c;
    window_mem[1101] = 9'h08d;
    window_mem[1102] = 9'h08d;
    window_mem[1103] = 9'h08d;
    window_mem[1104] = 9'h08e;
    window_mem[1105] = 9'h08e;
    window_mem[1106] = 9'h08f;
    window_mem[1107] = 9'h08f;
    window_mem[1108] = 9'h08f;
    window_mem[1109] = 9'h090;
    window_mem[1110] = 9'h090;
    window_mem[1111] = 9'h091;
    window_mem[1112] = 9'h091;
    window_mem[1113] = 9'h091;
    window_mem[1114] = 9'h092;
    window_mem[1115] = 9'h092;
    window_mem[1116] = 9'h093;
    window_mem[1117] = 9'h093;
    window_mem[1118] = 9'h094;
    window_mem[1119] = 9'h094;
    window_mem[1120] = 9'h094;
    window_mem[1121] = 9'h095;
    window_mem[1122] = 9'h095;
    window_mem[1123] = 9'h096;
    window_mem[1124] = 9'h096;
    window_mem[1125] = 9'h097;
    window_mem[1126] = 9'h097;
    window_mem[1127] = 9'h097;
    window_mem[1128] = 9'h098;
    window_mem[1129] = 9'h098;
    window_mem[1130] = 9'h099;
    window_mem[1131] = 9'h099;
    window_mem[1132] = 9'h099;
    window_mem[1133] = 9'h09a;
    window_mem[1134] = 9'h09a;
    window_mem[1135] = 9'h09b;
    window_mem[1136] = 9'h09b;
    window_mem[1137] = 9'h09c;
    window_mem[1138] = 9'h09c;
    window_mem[1139] = 9'h09c;
    window_mem[1140] = 9'h09d;
    window_mem[1141] = 9'h09d;
    window_mem[1142] = 9'h09e;
    window_mem[1143] = 9'h09e;
    window_mem[1144] = 9'h09f;
    window_mem[1145] = 9'h09f;
    window_mem[1146] = 9'h09f;
    window_mem[1147] = 9'h0a0;
    window_mem[1148] = 9'h0a0;
    window_mem[1149] = 9'h0a1;
    window_mem[1150] = 9'h0a1;
    window_mem[1151] = 9'h0a2;
    window_mem[1152] = 9'h0a2;
    window_mem[1153] = 9'h0a3;
    window_mem[1154] = 9'h0a3;
    window_mem[1155] = 9'h0a3;
    window_mem[1156] = 9'h0a4;
    window_mem[1157] = 9'h0a4;
    window_mem[1158] = 9'h0a5;
    window_mem[1159] = 9'h0a5;
    window_mem[1160] = 9'h0a6;
    window_mem[1161] = 9'h0a6;
    window_mem[1162] = 9'h0a7;
    window_mem[1163] = 9'h0a7;
    window_mem[1164] = 9'h0a7;
    window_mem[1165] = 9'h0a8;
    window_mem[1166] = 9'h0a8;
    window_mem[1167] = 9'h0a9;
    window_mem[1168] = 9'h0a9;
    window_mem[1169] = 9'h0aa;
    window_mem[1170] = 9'h0aa;
    window_mem[1171] = 9'h0ab;
    window_mem[1172] = 9'h0ab;
    window_mem[1173] = 9'h0ab;
    window_mem[1174] = 9'h0ac;
    window_mem[1175] = 9'h0ac;
    window_mem[1176] = 9'h0ad;
    window_mem[1177] = 9'h0ad;
    window_mem[1178] = 9'h0ae;
    window_mem[1179] = 9'h0ae;
    window_mem[1180] = 9'h0af;
    window_mem[1181] = 9'h0af;
    window_mem[1182] = 9'h0af;
    window_mem[1183] = 9'h0b0;
    window_mem[1184] = 9'h0b0;
    window_mem[1185] = 9'h0b1;
    window_mem[1186] = 9'h0b1;
    window_mem[1187] = 9'h0b2;
    window_mem[1188] = 9'h0b2;
    window_mem[1189] = 9'h0b3;
    window_mem[1190] = 9'h0b3;
    window_mem[1191] = 9'h0b4;
    window_mem[1192] = 9'h0b4;
    window_mem[1193] = 9'h0b5;
    window_mem[1194] = 9'h0b5;
    window_mem[1195] = 9'h0b5;
    window_mem[1196] = 9'h0b6;
    window_mem[1197] = 9'h0b6;
    window_mem[1198] = 9'h0b7;
    window_mem[1199] = 9'h0b7;
    window_mem[1200] = 9'h0b8;
    window_mem[1201] = 9'h0b8;
    window_mem[1202] = 9'h0b9;
    window_mem[1203] = 9'h0b9;
    window_mem[1204] = 9'h0ba;
    window_mem[1205] = 9'h0ba;
    window_mem[1206] = 9'h0bb;
    window_mem[1207] = 9'h0bb;
    window_mem[1208] = 9'h0bb;
    window_mem[1209] = 9'h0bc;
    window_mem[1210] = 9'h0bc;
    window_mem[1211] = 9'h0bd;
    window_mem[1212] = 9'h0bd;
    window_mem[1213] = 9'h0be;
    window_mem[1214] = 9'h0be;
    window_mem[1215] = 9'h0bf;
    window_mem[1216] = 9'h0bf;
    window_mem[1217] = 9'h0c0;
    window_mem[1218] = 9'h0c0;
    window_mem[1219] = 9'h0c1;
    window_mem[1220] = 9'h0c1;
    window_mem[1221] = 9'h0c2;
    window_mem[1222] = 9'h0c2;
    window_mem[1223] = 9'h0c3;
    window_mem[1224] = 9'h0c3;
    window_mem[1225] = 9'h0c4;
    window_mem[1226] = 9'h0c4;
    window_mem[1227] = 9'h0c4;
    window_mem[1228] = 9'h0c5;
    window_mem[1229] = 9'h0c5;
    window_mem[1230] = 9'h0c6;
    window_mem[1231] = 9'h0c6;
    window_mem[1232] = 9'h0c7;
    window_mem[1233] = 9'h0c7;
    window_mem[1234] = 9'h0c8;
    window_mem[1235] = 9'h0c8;
    window_mem[1236] = 9'h0c9;
    window_mem[1237] = 9'h0c9;
    window_mem[1238] = 9'h0ca;
    window_mem[1239] = 9'h0ca;
    window_mem[1240] = 9'h0cb;
    window_mem[1241] = 9'h0cb;
    window_mem[1242] = 9'h0cc;
    window_mem[1243] = 9'h0cc;
    window_mem[1244] = 9'h0cd;
    window_mem[1245] = 9'h0cd;
    window_mem[1246] = 9'h0ce;
    window_mem[1247] = 9'h0ce;
    window_mem[1248] = 9'h0cf;
    window_mem[1249] = 9'h0cf;
    window_mem[1250] = 9'h0d0;
    window_mem[1251] = 9'h0d0;
    window_mem[1252] = 9'h0d1;
    window_mem[1253] = 9'h0d1;
    window_mem[1254] = 9'h0d2;
    window_mem[1255] = 9'h0d2;
    window_mem[1256] = 9'h0d3;
    window_mem[1257] = 9'h0d3;
    window_mem[1258] = 9'h0d3;
    window_mem[1259] = 9'h0d4;
    window_mem[1260] = 9'h0d4;
    window_mem[1261] = 9'h0d5;
    window_mem[1262] = 9'h0d5;
    window_mem[1263] = 9'h0d6;
    window_mem[1264] = 9'h0d6;
    window_mem[1265] = 9'h0d7;
    window_mem[1266] = 9'h0d7;
    window_mem[1267] = 9'h0d8;
    window_mem[1268] = 9'h0d8;
    window_mem[1269] = 9'h0d9;
    window_mem[1270] = 9'h0d9;
    window_mem[1271] = 9'h0da;
    window_mem[1272] = 9'h0da;
    window_mem[1273] = 9'h0db;
    window_mem[1274] = 9'h0db;
    window_mem[1275] = 9'h0dc;
    window_mem[1276] = 9'h0dc;
    window_mem[1277] = 9'h0dd;
    window_mem[1278] = 9'h0dd;
    window_mem[1279] = 9'h0de;
    window_mem[1280] = 9'h0de;
    window_mem[1281] = 9'h0df;
    window_mem[1282] = 9'h0df;
    window_mem[1283] = 9'h0e0;
    window_mem[1284] = 9'h0e0;
    window_mem[1285] = 9'h0e1;
    window_mem[1286] = 9'h0e1;
    window_mem[1287] = 9'h0e2;
    window_mem[1288] = 9'h0e2;
    window_mem[1289] = 9'h0e3;
    window_mem[1290] = 9'h0e3;
    window_mem[1291] = 9'h0e4;
    window_mem[1292] = 9'h0e4;
    window_mem[1293] = 9'h0e5;
    window_mem[1294] = 9'h0e5;
    window_mem[1295] = 9'h0e6;
    window_mem[1296] = 9'h0e6;
    window_mem[1297] = 9'h0e7;
    window_mem[1298] = 9'h0e7;
    window_mem[1299] = 9'h0e8;
    window_mem[1300] = 9'h0e8;
    window_mem[1301] = 9'h0e9;
    window_mem[1302] = 9'h0e9;
    window_mem[1303] = 9'h0ea;
    window_mem[1304] = 9'h0eb;
    window_mem[1305] = 9'h0eb;
    window_mem[1306] = 9'h0ec;
    window_mem[1307] = 9'h0ec;
    window_mem[1308] = 9'h0ed;
    window_mem[1309] = 9'h0ed;
    window_mem[1310] = 9'h0ee;
    window_mem[1311] = 9'h0ee;
    window_mem[1312] = 9'h0ef;
    window_mem[1313] = 9'h0ef;
    window_mem[1314] = 9'h0f0;
    window_mem[1315] = 9'h0f0;
    window_mem[1316] = 9'h0f1;
    window_mem[1317] = 9'h0f1;
    window_mem[1318] = 9'h0f2;
    window_mem[1319] = 9'h0f2;
    window_mem[1320] = 9'h0f3;
    window_mem[1321] = 9'h0f3;
    window_mem[1322] = 9'h0f4;
    window_mem[1323] = 9'h0f4;
    window_mem[1324] = 9'h0f5;
    window_mem[1325] = 9'h0f5;
    window_mem[1326] = 9'h0f6;
    window_mem[1327] = 9'h0f6;
    window_mem[1328] = 9'h0f7;
    window_mem[1329] = 9'h0f7;
    window_mem[1330] = 9'h0f8;
    window_mem[1331] = 9'h0f8;
    window_mem[1332] = 9'h0f9;
    window_mem[1333] = 9'h0f9;
    window_mem[1334] = 9'h0fa;
    window_mem[1335] = 9'h0fa;
    window_mem[1336] = 9'h0fb;
    window_mem[1337] = 9'h0fb;
    window_mem[1338] = 9'h0fc;
    window_mem[1339] = 9'h0fc;
    window_mem[1340] = 9'h0fd;
    window_mem[1341] = 9'h0fe;
    window_mem[1342] = 9'h0fe;
    window_mem[1343] = 9'h0ff;
    window_mem[1344] = 9'h0ff;
    window_mem[1345] = 9'h100;
    window_mem[1346] = 9'h100;
    window_mem[1347] = 9'h101;
    window_mem[1348] = 9'h101;
    window_mem[1349] = 9'h102;
    window_mem[1350] = 9'h102;
    window_mem[1351] = 9'h103;
    window_mem[1352] = 9'h103;
    window_mem[1353] = 9'h104;
    window_mem[1354] = 9'h104;
    window_mem[1355] = 9'h105;
    window_mem[1356] = 9'h105;
    window_mem[1357] = 9'h106;
    window_mem[1358] = 9'h106;
    window_mem[1359] = 9'h107;
    window_mem[1360] = 9'h107;
    window_mem[1361] = 9'h108;
    window_mem[1362] = 9'h108;
    window_mem[1363] = 9'h109;
    window_mem[1364] = 9'h109;
    window_mem[1365] = 9'h10a;
    window_mem[1366] = 9'h10b;
    window_mem[1367] = 9'h10b;
    window_mem[1368] = 9'h10c;
    window_mem[1369] = 9'h10c;
    window_mem[1370] = 9'h10d;
    window_mem[1371] = 9'h10d;
    window_mem[1372] = 9'h10e;
    window_mem[1373] = 9'h10e;
    window_mem[1374] = 9'h10f;
    window_mem[1375] = 9'h10f;
    window_mem[1376] = 9'h110;
    window_mem[1377] = 9'h110;
    window_mem[1378] = 9'h111;
    window_mem[1379] = 9'h111;
    window_mem[1380] = 9'h112;
    window_mem[1381] = 9'h112;
    window_mem[1382] = 9'h113;
    window_mem[1383] = 9'h113;
    window_mem[1384] = 9'h114;
    window_mem[1385] = 9'h115;
    window_mem[1386] = 9'h115;
    window_mem[1387] = 9'h116;
    window_mem[1388] = 9'h116;
    window_mem[1389] = 9'h117;
    window_mem[1390] = 9'h117;
    window_mem[1391] = 9'h118;
    window_mem[1392] = 9'h118;
    window_mem[1393] = 9'h119;
    window_mem[1394] = 9'h119;
    window_mem[1395] = 9'h11a;
    window_mem[1396] = 9'h11a;
    window_mem[1397] = 9'h11b;
    window_mem[1398] = 9'h11b;
    window_mem[1399] = 9'h11c;
    window_mem[1400] = 9'h11c;
    window_mem[1401] = 9'h11d;
    window_mem[1402] = 9'h11d;
    window_mem[1403] = 9'h11e;
    window_mem[1404] = 9'h11f;
    window_mem[1405] = 9'h11f;
    window_mem[1406] = 9'h120;
    window_mem[1407] = 9'h120;
    window_mem[1408] = 9'h121;
    window_mem[1409] = 9'h121;
    window_mem[1410] = 9'h122;
    window_mem[1411] = 9'h122;
    window_mem[1412] = 9'h123;
    window_mem[1413] = 9'h123;
    window_mem[1414] = 9'h124;
    window_mem[1415] = 9'h124;
    window_mem[1416] = 9'h125;
    window_mem[1417] = 9'h125;
    window_mem[1418] = 9'h126;
    window_mem[1419] = 9'h126;
    window_mem[1420] = 9'h127;
    window_mem[1421] = 9'h128;
    window_mem[1422] = 9'h128;
    window_mem[1423] = 9'h129;
    window_mem[1424] = 9'h129;
    window_mem[1425] = 9'h12a;
    window_mem[1426] = 9'h12a;
    window_mem[1427] = 9'h12b;
    window_mem[1428] = 9'h12b;
    window_mem[1429] = 9'h12c;
    window_mem[1430] = 9'h12c;
    window_mem[1431] = 9'h12d;
    window_mem[1432] = 9'h12d;
    window_mem[1433] = 9'h12e;
    window_mem[1434] = 9'h12e;
    window_mem[1435] = 9'h12f;
    window_mem[1436] = 9'h12f;
    window_mem[1437] = 9'h130;
    window_mem[1438] = 9'h131;
    window_mem[1439] = 9'h131;
    window_mem[1440] = 9'h132;
    window_mem[1441] = 9'h132;
    window_mem[1442] = 9'h133;
    window_mem[1443] = 9'h133;
    window_mem[1444] = 9'h134;
    window_mem[1445] = 9'h134;
    window_mem[1446] = 9'h135;
    window_mem[1447] = 9'h135;
    window_mem[1448] = 9'h136;
    window_mem[1449] = 9'h136;
    window_mem[1450] = 9'h137;
    window_mem[1451] = 9'h137;
    window_mem[1452] = 9'h138;
    window_mem[1453] = 9'h138;
    window_mem[1454] = 9'h139;
    window_mem[1455] = 9'h139;
    window_mem[1456] = 9'h13a;
    window_mem[1457] = 9'h13b;
    window_mem[1458] = 9'h13b;
    window_mem[1459] = 9'h13c;
    window_mem[1460] = 9'h13c;
    window_mem[1461] = 9'h13d;
    window_mem[1462] = 9'h13d;
    window_mem[1463] = 9'h13e;
    window_mem[1464] = 9'h13e;
    window_mem[1465] = 9'h13f;
    window_mem[1466] = 9'h13f;
    window_mem[1467] = 9'h140;
    window_mem[1468] = 9'h140;
    window_mem[1469] = 9'h141;
    window_mem[1470] = 9'h141;
    window_mem[1471] = 9'h142;
    window_mem[1472] = 9'h142;
    window_mem[1473] = 9'h143;
    window_mem[1474] = 9'h144;
    window_mem[1475] = 9'h144;
    window_mem[1476] = 9'h145;
    window_mem[1477] = 9'h145;
    window_mem[1478] = 9'h146;
    window_mem[1479] = 9'h146;
    window_mem[1480] = 9'h147;
    window_mem[1481] = 9'h147;
    window_mem[1482] = 9'h148;
    window_mem[1483] = 9'h148;
    window_mem[1484] = 9'h149;
    window_mem[1485] = 9'h149;
    window_mem[1486] = 9'h14a;
    window_mem[1487] = 9'h14a;
    window_mem[1488] = 9'h14b;
    window_mem[1489] = 9'h14b;
    window_mem[1490] = 9'h14c;
    window_mem[1491] = 9'h14c;
    window_mem[1492] = 9'h14d;
    window_mem[1493] = 9'h14d;
    window_mem[1494] = 9'h14e;
    window_mem[1495] = 9'h14f;
    window_mem[1496] = 9'h14f;
    window_mem[1497] = 9'h150;
    window_mem[1498] = 9'h150;
    window_mem[1499] = 9'h151;
    window_mem[1500] = 9'h151;
    window_mem[1501] = 9'h152;
    window_mem[1502] = 9'h152;
    window_mem[1503] = 9'h153;
    window_mem[1504] = 9'h153;
    window_mem[1505] = 9'h154;
    window_mem[1506] = 9'h154;
    window_mem[1507] = 9'h155;
    window_mem[1508] = 9'h155;
    window_mem[1509] = 9'h156;
    window_mem[1510] = 9'h156;
    window_mem[1511] = 9'h157;
    window_mem[1512] = 9'h157;
    window_mem[1513] = 9'h158;
    window_mem[1514] = 9'h158;
    window_mem[1515] = 9'h159;
    window_mem[1516] = 9'h159;
    window_mem[1517] = 9'h15a;
    window_mem[1518] = 9'h15a;
    window_mem[1519] = 9'h15b;
    window_mem[1520] = 9'h15c;
    window_mem[1521] = 9'h15c;
    window_mem[1522] = 9'h15d;
    window_mem[1523] = 9'h15d;
    window_mem[1524] = 9'h15e;
    window_mem[1525] = 9'h15e;
    window_mem[1526] = 9'h15f;
    window_mem[1527] = 9'h15f;
    window_mem[1528] = 9'h160;
    window_mem[1529] = 9'h160;
    window_mem[1530] = 9'h161;
    window_mem[1531] = 9'h161;
    window_mem[1532] = 9'h162;
    window_mem[1533] = 9'h162;
    window_mem[1534] = 9'h163;
    window_mem[1535] = 9'h163;
    window_mem[1536] = 9'h164;
    window_mem[1537] = 9'h164;
    window_mem[1538] = 9'h165;
    window_mem[1539] = 9'h165;
    window_mem[1540] = 9'h166;
    window_mem[1541] = 9'h166;
    window_mem[1542] = 9'h167;
    window_mem[1543] = 9'h167;
    window_mem[1544] = 9'h168;
    window_mem[1545] = 9'h168;
    window_mem[1546] = 9'h169;
    window_mem[1547] = 9'h169;
    window_mem[1548] = 9'h16a;
    window_mem[1549] = 9'h16a;
    window_mem[1550] = 9'h16b;
    window_mem[1551] = 9'h16b;
    window_mem[1552] = 9'h16c;
    window_mem[1553] = 9'h16c;
    window_mem[1554] = 9'h16d;
    window_mem[1555] = 9'h16d;
    window_mem[1556] = 9'h16e;
    window_mem[1557] = 9'h16e;
    window_mem[1558] = 9'h16f;
    window_mem[1559] = 9'h16f;
    window_mem[1560] = 9'h170;
    window_mem[1561] = 9'h170;
    window_mem[1562] = 9'h171;
    window_mem[1563] = 9'h171;
    window_mem[1564] = 9'h172;
    window_mem[1565] = 9'h172;
    window_mem[1566] = 9'h173;
    window_mem[1567] = 9'h173;
    window_mem[1568] = 9'h174;
    window_mem[1569] = 9'h174;
    window_mem[1570] = 9'h175;
    window_mem[1571] = 9'h175;
    window_mem[1572] = 9'h176;
    window_mem[1573] = 9'h176;
    window_mem[1574] = 9'h177;
    window_mem[1575] = 9'h177;
    window_mem[1576] = 9'h178;
    window_mem[1577] = 9'h178;
    window_mem[1578] = 9'h179;
    window_mem[1579] = 9'h179;
    window_mem[1580] = 9'h17a;
    window_mem[1581] = 9'h17a;
    window_mem[1582] = 9'h17b;
    window_mem[1583] = 9'h17b;
    window_mem[1584] = 9'h17c;
    window_mem[1585] = 9'h17c;
    window_mem[1586] = 9'h17d;
    window_mem[1587] = 9'h17d;
    window_mem[1588] = 9'h17e;
    window_mem[1589] = 9'h17e;
    window_mem[1590] = 9'h17f;
    window_mem[1591] = 9'h17f;
    window_mem[1592] = 9'h180;
    window_mem[1593] = 9'h180;
    window_mem[1594] = 9'h181;
    window_mem[1595] = 9'h181;
    window_mem[1596] = 9'h182;
    window_mem[1597] = 9'h182;
    window_mem[1598] = 9'h183;
    window_mem[1599] = 9'h183;
    window_mem[1600] = 9'h184;
    window_mem[1601] = 9'h184;
    window_mem[1602] = 9'h185;
    window_mem[1603] = 9'h185;
    window_mem[1604] = 9'h186;
    window_mem[1605] = 9'h186;
    window_mem[1606] = 9'h187;
    window_mem[1607] = 9'h187;
    window_mem[1608] = 9'h188;
    window_mem[1609] = 9'h188;
    window_mem[1610] = 9'h188;
    window_mem[1611] = 9'h189;
    window_mem[1612] = 9'h189;
    window_mem[1613] = 9'h18a;
    window_mem[1614] = 9'h18a;
    window_mem[1615] = 9'h18b;
    window_mem[1616] = 9'h18b;
    window_mem[1617] = 9'h18c;
    window_mem[1618] = 9'h18c;
    window_mem[1619] = 9'h18d;
    window_mem[1620] = 9'h18d;
    window_mem[1621] = 9'h18e;
    window_mem[1622] = 9'h18e;
    window_mem[1623] = 9'h18f;
    window_mem[1624] = 9'h18f;
    window_mem[1625] = 9'h190;
    window_mem[1626] = 9'h190;
    window_mem[1627] = 9'h191;
    window_mem[1628] = 9'h191;
    window_mem[1629] = 9'h191;
    window_mem[1630] = 9'h192;
    window_mem[1631] = 9'h192;
    window_mem[1632] = 9'h193;
    window_mem[1633] = 9'h193;
    window_mem[1634] = 9'h194;
    window_mem[1635] = 9'h194;
    window_mem[1636] = 9'h195;
    window_mem[1637] = 9'h195;
    window_mem[1638] = 9'h196;
    window_mem[1639] = 9'h196;
    window_mem[1640] = 9'h197;
    window_mem[1641] = 9'h197;
    window_mem[1642] = 9'h197;
    window_mem[1643] = 9'h198;
    window_mem[1644] = 9'h198;
    window_mem[1645] = 9'h199;
    window_mem[1646] = 9'h199;
    window_mem[1647] = 9'h19a;
    window_mem[1648] = 9'h19a;
    window_mem[1649] = 9'h19b;
    window_mem[1650] = 9'h19b;
    window_mem[1651] = 9'h19c;
    window_mem[1652] = 9'h19c;
    window_mem[1653] = 9'h19d;
    window_mem[1654] = 9'h19d;
    window_mem[1655] = 9'h19d;
    window_mem[1656] = 9'h19e;
    window_mem[1657] = 9'h19e;
    window_mem[1658] = 9'h19f;
    window_mem[1659] = 9'h19f;
    window_mem[1660] = 9'h1a0;
    window_mem[1661] = 9'h1a0;
    window_mem[1662] = 9'h1a1;
    window_mem[1663] = 9'h1a1;
    window_mem[1664] = 9'h1a1;
    window_mem[1665] = 9'h1a2;
    window_mem[1666] = 9'h1a2;
    window_mem[1667] = 9'h1a3;
    window_mem[1668] = 9'h1a3;
    window_mem[1669] = 9'h1a4;
    window_mem[1670] = 9'h1a4;
    window_mem[1671] = 9'h1a5;
    window_mem[1672] = 9'h1a5;
    window_mem[1673] = 9'h1a5;
    window_mem[1674] = 9'h1a6;
    window_mem[1675] = 9'h1a6;
    window_mem[1676] = 9'h1a7;
    window_mem[1677] = 9'h1a7;
    window_mem[1678] = 9'h1a8;
    window_mem[1679] = 9'h1a8;
    window_mem[1680] = 9'h1a8;
    window_mem[1681] = 9'h1a9;
    window_mem[1682] = 9'h1a9;
    window_mem[1683] = 9'h1aa;
    window_mem[1684] = 9'h1aa;
    window_mem[1685] = 9'h1ab;
    window_mem[1686] = 9'h1ab;
    window_mem[1687] = 9'h1ab;
    window_mem[1688] = 9'h1ac;
    window_mem[1689] = 9'h1ac;
    window_mem[1690] = 9'h1ad;
    window_mem[1691] = 9'h1ad;
    window_mem[1692] = 9'h1ae;
    window_mem[1693] = 9'h1ae;
    window_mem[1694] = 9'h1ae;
    window_mem[1695] = 9'h1af;
    window_mem[1696] = 9'h1af;
    window_mem[1697] = 9'h1b0;
    window_mem[1698] = 9'h1b0;
    window_mem[1699] = 9'h1b1;
    window_mem[1700] = 9'h1b1;
    window_mem[1701] = 9'h1b1;
    window_mem[1702] = 9'h1b2;
    window_mem[1703] = 9'h1b2;
    window_mem[1704] = 9'h1b3;
    window_mem[1705] = 9'h1b3;
    window_mem[1706] = 9'h1b3;
    window_mem[1707] = 9'h1b4;
    window_mem[1708] = 9'h1b4;
    window_mem[1709] = 9'h1b5;
    window_mem[1710] = 9'h1b5;
    window_mem[1711] = 9'h1b5;
    window_mem[1712] = 9'h1b6;
    window_mem[1713] = 9'h1b6;
    window_mem[1714] = 9'h1b7;
    window_mem[1715] = 9'h1b7;
    window_mem[1716] = 9'h1b7;
    window_mem[1717] = 9'h1b8;
    window_mem[1718] = 9'h1b8;
    window_mem[1719] = 9'h1b9;
    window_mem[1720] = 9'h1b9;
    window_mem[1721] = 9'h1b9;
    window_mem[1722] = 9'h1ba;
    window_mem[1723] = 9'h1ba;
    window_mem[1724] = 9'h1bb;
    window_mem[1725] = 9'h1bb;
    window_mem[1726] = 9'h1bb;
    window_mem[1727] = 9'h1bc;
    window_mem[1728] = 9'h1bc;
    window_mem[1729] = 9'h1bd;
    window_mem[1730] = 9'h1bd;
    window_mem[1731] = 9'h1bd;
    window_mem[1732] = 9'h1be;
    window_mem[1733] = 9'h1be;
    window_mem[1734] = 9'h1bf;
    window_mem[1735] = 9'h1bf;
    window_mem[1736] = 9'h1bf;
    window_mem[1737] = 9'h1c0;
    window_mem[1738] = 9'h1c0;
    window_mem[1739] = 9'h1c0;
    window_mem[1740] = 9'h1c1;
    window_mem[1741] = 9'h1c1;
    window_mem[1742] = 9'h1c2;
    window_mem[1743] = 9'h1c2;
    window_mem[1744] = 9'h1c2;
    window_mem[1745] = 9'h1c3;
    window_mem[1746] = 9'h1c3;
    window_mem[1747] = 9'h1c4;
    window_mem[1748] = 9'h1c4;
    window_mem[1749] = 9'h1c4;
    window_mem[1750] = 9'h1c5;
    window_mem[1751] = 9'h1c5;
    window_mem[1752] = 9'h1c5;
    window_mem[1753] = 9'h1c6;
    window_mem[1754] = 9'h1c6;
    window_mem[1755] = 9'h1c6;
    window_mem[1756] = 9'h1c7;
    window_mem[1757] = 9'h1c7;
    window_mem[1758] = 9'h1c8;
    window_mem[1759] = 9'h1c8;
    window_mem[1760] = 9'h1c8;
    window_mem[1761] = 9'h1c9;
    window_mem[1762] = 9'h1c9;
    window_mem[1763] = 9'h1c9;
    window_mem[1764] = 9'h1ca;
    window_mem[1765] = 9'h1ca;
    window_mem[1766] = 9'h1ca;
    window_mem[1767] = 9'h1cb;
    window_mem[1768] = 9'h1cb;
    window_mem[1769] = 9'h1cb;
    window_mem[1770] = 9'h1cc;
    window_mem[1771] = 9'h1cc;
    window_mem[1772] = 9'h1cd;
    window_mem[1773] = 9'h1cd;
    window_mem[1774] = 9'h1cd;
    window_mem[1775] = 9'h1ce;
    window_mem[1776] = 9'h1ce;
    window_mem[1777] = 9'h1ce;
    window_mem[1778] = 9'h1cf;
    window_mem[1779] = 9'h1cf;
    window_mem[1780] = 9'h1cf;
    window_mem[1781] = 9'h1d0;
    window_mem[1782] = 9'h1d0;
    window_mem[1783] = 9'h1d0;
    window_mem[1784] = 9'h1d1;
    window_mem[1785] = 9'h1d1;
    window_mem[1786] = 9'h1d1;
    window_mem[1787] = 9'h1d2;
    window_mem[1788] = 9'h1d2;
    window_mem[1789] = 9'h1d2;
    window_mem[1790] = 9'h1d3;
    window_mem[1791] = 9'h1d3;
    window_mem[1792] = 9'h1d3;
    window_mem[1793] = 9'h1d4;
    window_mem[1794] = 9'h1d4;
    window_mem[1795] = 9'h1d4;
    window_mem[1796] = 9'h1d5;
    window_mem[1797] = 9'h1d5;
    window_mem[1798] = 9'h1d5;
    window_mem[1799] = 9'h1d6;
    window_mem[1800] = 9'h1d6;
    window_mem[1801] = 9'h1d6;
    window_mem[1802] = 9'h1d7;
    window_mem[1803] = 9'h1d7;
    window_mem[1804] = 9'h1d7;
    window_mem[1805] = 9'h1d7;
    window_mem[1806] = 9'h1d8;
    window_mem[1807] = 9'h1d8;
    window_mem[1808] = 9'h1d8;
    window_mem[1809] = 9'h1d9;
    window_mem[1810] = 9'h1d9;
    window_mem[1811] = 9'h1d9;
    window_mem[1812] = 9'h1da;
    window_mem[1813] = 9'h1da;
    window_mem[1814] = 9'h1da;
    window_mem[1815] = 9'h1db;
    window_mem[1816] = 9'h1db;
    window_mem[1817] = 9'h1db;
    window_mem[1818] = 9'h1db;
    window_mem[1819] = 9'h1dc;
    window_mem[1820] = 9'h1dc;
    window_mem[1821] = 9'h1dc;
    window_mem[1822] = 9'h1dd;
    window_mem[1823] = 9'h1dd;
    window_mem[1824] = 9'h1dd;
    window_mem[1825] = 9'h1de;
    window_mem[1826] = 9'h1de;
    window_mem[1827] = 9'h1de;
    window_mem[1828] = 9'h1de;
    window_mem[1829] = 9'h1df;
    window_mem[1830] = 9'h1df;
    window_mem[1831] = 9'h1df;
    window_mem[1832] = 9'h1e0;
    window_mem[1833] = 9'h1e0;
    window_mem[1834] = 9'h1e0;
    window_mem[1835] = 9'h1e0;
    window_mem[1836] = 9'h1e1;
    window_mem[1837] = 9'h1e1;
    window_mem[1838] = 9'h1e1;
    window_mem[1839] = 9'h1e2;
    window_mem[1840] = 9'h1e2;
    window_mem[1841] = 9'h1e2;
    window_mem[1842] = 9'h1e2;
    window_mem[1843] = 9'h1e3;
    window_mem[1844] = 9'h1e3;
    window_mem[1845] = 9'h1e3;
    window_mem[1846] = 9'h1e3;
    window_mem[1847] = 9'h1e4;
    window_mem[1848] = 9'h1e4;
    window_mem[1849] = 9'h1e4;
    window_mem[1850] = 9'h1e4;
    window_mem[1851] = 9'h1e5;
    window_mem[1852] = 9'h1e5;
    window_mem[1853] = 9'h1e5;
    window_mem[1854] = 9'h1e6;
    window_mem[1855] = 9'h1e6;
    window_mem[1856] = 9'h1e6;
    window_mem[1857] = 9'h1e6;
    window_mem[1858] = 9'h1e7;
    window_mem[1859] = 9'h1e7;
    window_mem[1860] = 9'h1e7;
    window_mem[1861] = 9'h1e7;
    window_mem[1862] = 9'h1e8;
    window_mem[1863] = 9'h1e8;
    window_mem[1864] = 9'h1e8;
    window_mem[1865] = 9'h1e8;
    window_mem[1866] = 9'h1e9;
    window_mem[1867] = 9'h1e9;
    window_mem[1868] = 9'h1e9;
    window_mem[1869] = 9'h1e9;
    window_mem[1870] = 9'h1e9;
    window_mem[1871] = 9'h1ea;
    window_mem[1872] = 9'h1ea;
    window_mem[1873] = 9'h1ea;
    window_mem[1874] = 9'h1ea;
    window_mem[1875] = 9'h1eb;
    window_mem[1876] = 9'h1eb;
    window_mem[1877] = 9'h1eb;
    window_mem[1878] = 9'h1eb;
    window_mem[1879] = 9'h1ec;
    window_mem[1880] = 9'h1ec;
    window_mem[1881] = 9'h1ec;
    window_mem[1882] = 9'h1ec;
    window_mem[1883] = 9'h1ec;
    window_mem[1884] = 9'h1ed;
    window_mem[1885] = 9'h1ed;
    window_mem[1886] = 9'h1ed;
    window_mem[1887] = 9'h1ed;
    window_mem[1888] = 9'h1ee;
    window_mem[1889] = 9'h1ee;
    window_mem[1890] = 9'h1ee;
    window_mem[1891] = 9'h1ee;
    window_mem[1892] = 9'h1ee;
    window_mem[1893] = 9'h1ef;
    window_mem[1894] = 9'h1ef;
    window_mem[1895] = 9'h1ef;
    window_mem[1896] = 9'h1ef;
    window_mem[1897] = 9'h1ef;
    window_mem[1898] = 9'h1f0;
    window_mem[1899] = 9'h1f0;
    window_mem[1900] = 9'h1f0;
    window_mem[1901] = 9'h1f0;
    window_mem[1902] = 9'h1f0;
    window_mem[1903] = 9'h1f1;
    window_mem[1904] = 9'h1f1;
    window_mem[1905] = 9'h1f1;
    window_mem[1906] = 9'h1f1;
    window_mem[1907] = 9'h1f1;
    window_mem[1908] = 9'h1f2;
    window_mem[1909] = 9'h1f2;
    window_mem[1910] = 9'h1f2;
    window_mem[1911] = 9'h1f2;
    window_mem[1912] = 9'h1f2;
    window_mem[1913] = 9'h1f3;
    window_mem[1914] = 9'h1f3;
    window_mem[1915] = 9'h1f3;
    window_mem[1916] = 9'h1f3;
    window_mem[1917] = 9'h1f3;
    window_mem[1918] = 9'h1f3;
    window_mem[1919] = 9'h1f4;
    window_mem[1920] = 9'h1f4;
    window_mem[1921] = 9'h1f4;
    window_mem[1922] = 9'h1f4;
    window_mem[1923] = 9'h1f4;
    window_mem[1924] = 9'h1f4;
    window_mem[1925] = 9'h1f5;
    window_mem[1926] = 9'h1f5;
    window_mem[1927] = 9'h1f5;
    window_mem[1928] = 9'h1f5;
    window_mem[1929] = 9'h1f5;
    window_mem[1930] = 9'h1f5;
    window_mem[1931] = 9'h1f6;
    window_mem[1932] = 9'h1f6;
    window_mem[1933] = 9'h1f6;
    window_mem[1934] = 9'h1f6;
    window_mem[1935] = 9'h1f6;
    window_mem[1936] = 9'h1f6;
    window_mem[1937] = 9'h1f7;
    window_mem[1938] = 9'h1f7;
    window_mem[1939] = 9'h1f7;
    window_mem[1940] = 9'h1f7;
    window_mem[1941] = 9'h1f7;
    window_mem[1942] = 9'h1f7;
    window_mem[1943] = 9'h1f7;
    window_mem[1944] = 9'h1f8;
    window_mem[1945] = 9'h1f8;
    window_mem[1946] = 9'h1f8;
    window_mem[1947] = 9'h1f8;
    window_mem[1948] = 9'h1f8;
    window_mem[1949] = 9'h1f8;
    window_mem[1950] = 9'h1f8;
    window_mem[1951] = 9'h1f9;
    window_mem[1952] = 9'h1f9;
    window_mem[1953] = 9'h1f9;
    window_mem[1954] = 9'h1f9;
    window_mem[1955] = 9'h1f9;
    window_mem[1956] = 9'h1f9;
    window_mem[1957] = 9'h1f9;
    window_mem[1958] = 9'h1f9;
    window_mem[1959] = 9'h1fa;
    window_mem[1960] = 9'h1fa;
    window_mem[1961] = 9'h1fa;
    window_mem[1962] = 9'h1fa;
    window_mem[1963] = 9'h1fa;
    window_mem[1964] = 9'h1fa;
    window_mem[1965] = 9'h1fa;
    window_mem[1966] = 9'h1fa;
    window_mem[1967] = 9'h1fb;
    window_mem[1968] = 9'h1fb;
    window_mem[1969] = 9'h1fb;
    window_mem[1970] = 9'h1fb;
    window_mem[1971] = 9'h1fb;
    window_mem[1972] = 9'h1fb;
    window_mem[1973] = 9'h1fb;
    window_mem[1974] = 9'h1fb;
    window_mem[1975] = 9'h1fb;
    window_mem[1976] = 9'h1fb;
    window_mem[1977] = 9'h1fc;
    window_mem[1978] = 9'h1fc;
    window_mem[1979] = 9'h1fc;
    window_mem[1980] = 9'h1fc;
    window_mem[1981] = 9'h1fc;
    window_mem[1982] = 9'h1fc;
    window_mem[1983] = 9'h1fc;
    window_mem[1984] = 9'h1fc;
    window_mem[1985] = 9'h1fc;
    window_mem[1986] = 9'h1fc;
    window_mem[1987] = 9'h1fc;
    window_mem[1988] = 9'h1fd;
    window_mem[1989] = 9'h1fd;
    window_mem[1990] = 9'h1fd;
    window_mem[1991] = 9'h1fd;
    window_mem[1992] = 9'h1fd;
    window_mem[1993] = 9'h1fd;
    window_mem[1994] = 9'h1fd;
    window_mem[1995] = 9'h1fd;
    window_mem[1996] = 9'h1fd;
    window_mem[1997] = 9'h1fd;
    window_mem[1998] = 9'h1fd;
    window_mem[1999] = 9'h1fd;
    window_mem[2000] = 9'h1fd;
    window_mem[2001] = 9'h1fd;
    window_mem[2002] = 9'h1fe;
    window_mem[2003] = 9'h1fe;
    window_mem[2004] = 9'h1fe;
    window_mem[2005] = 9'h1fe;
    window_mem[2006] = 9'h1fe;
    window_mem[2007] = 9'h1fe;
    window_mem[2008] = 9'h1fe;
    window_mem[2009] = 9'h1fe;
    window_mem[2010] = 9'h1fe;
    window_mem[2011] = 9'h1fe;
    window_mem[2012] = 9'h1fe;
    window_mem[2013] = 9'h1fe;
    window_mem[2014] = 9'h1fe;
    window_mem[2015] = 9'h1fe;
    window_mem[2016] = 9'h1fe;
    window_mem[2017] = 9'h1fe;
    window_mem[2018] = 9'h1fe;
    window_mem[2019] = 9'h1fe;
    window_mem[2020] = 9'h1fe;
    window_mem[2021] = 9'h1ff;
    window_mem[2022] = 9'h1ff;
    window_mem[2023] = 9'h1ff;
    window_mem[2024] = 9'h1ff;
    window_mem[2025] = 9'h1ff;
    window_mem[2026] = 9'h1ff;
    window_mem[2027] = 9'h1ff;
    window_mem[2028] = 9'h1ff;
    window_mem[2029] = 9'h1ff;
    window_mem[2030] = 9'h1ff;
    window_mem[2031] = 9'h1ff;
    window_mem[2032] = 9'h1ff;
    window_mem[2033] = 9'h1ff;
    window_mem[2034] = 9'h1ff;
    window_mem[2035] = 9'h1ff;
    window_mem[2036] = 9'h1ff;
    window_mem[2037] = 9'h1ff;
    window_mem[2038] = 9'h1ff;
    window_mem[2039] = 9'h1ff;
    window_mem[2040] = 9'h1ff;
    window_mem[2041] = 9'h1ff;
    window_mem[2042] = 9'h1ff;
    window_mem[2043] = 9'h1ff;
    window_mem[2044] = 9'h1ff;
    window_mem[2045] = 9'h1ff;
    window_mem[2046] = 9'h1ff;
    window_mem[2047] = 9'h1ff;
  end
  reg [8:0] _0_;
  always @(posedge clk) begin
    if (clken) begin
      _0_ <= window_mem[rdport__addr];
    end
  end
  assign rdport__data = _0_;
  assign \$1  = ~ (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1122" *) coeff_index[10:0];
  assign rdport__addr = coeff_index[11] ? (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1121" *) \$1  : coeff_index[10:0];
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1116" *)
  always @(posedge clk)
    window_mem_out <= \$2 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/fft.py:1126" *)
  \top.spectrometer.fft.window.mult2x  mult2x (
    .clk(clk),
    .clk2x_clk(clk2x_clk),
    .clk2x_rst(clk2x_rst),
    .clken(clken),
    .common_edge(common_edge),
    .im_in(im_in),
    .im_out(\im_out$19 ),
    .\port$1439$0 (window_mem_out),
    .re_in(re_in),
    .re_out(\re_out$17 ),
    .rst(rst)
  );
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$76 ) begin end
    \$2  = window_mem_out;
    if (clken) begin
      \$2  = rdport__data;
    end
  end
  assign rdport__en = clken;
  assign \clken$8  = clken;
  assign \common_edge$10  = common_edge;
  assign \re_in$12  = re_in;
  assign \im_in$14  = im_in;
  assign real_in = { 1'h0, window_mem_out };
  assign re_out = \re_out$17 [15:0];
  assign im_out = \im_out$19 [15:0];
endmodule

(* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/mult2x.py:74" *)
(* generator = "Amaranth" *)
module \top.spectrometer.fft.window.mult2x (clk2x_clk, re_in, im_in, clken, \port$1439$0 , re_out, im_out, common_edge, rst, clk2x_rst, clk);
  reg \$auto$verilog_backend.cc:2352:dump_module$77  = 0;
  wire [15:0] \$1 ;
  reg [26:0] \$10 ;
  reg [16:0] \$11 ;
  reg [16:0] \$12 ;
  reg [16:0] \$13 ;
  wire [25:0] \$2 ;
  wire [26:0] \$3 ;
  wire [26:0] \$4 ;
  reg [15:0] \$5 ;
  reg [15:0] \$6 ;
  reg [9:0] \$7 ;
  reg [9:0] \$8 ;
  reg [26:0] \$9 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/mult2x.py:75" *)
  reg [15:0] a1 = 16'h0000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/mult2x.py:76" *)
  reg [15:0] a2 = 16'h0000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/mult2x.py:77" *)
  reg [9:0] b1 = 10'h000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/mult2x.py:78" *)
  reg [9:0] b2 = 10'h000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:40" *)
  input clk;
  wire clk;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:41" *)
  input clk2x_clk;
  wire clk2x_clk;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:41" *)
  input clk2x_rst;
  wire clk2x_rst;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/mult2x.py:60" *)
  input clken;
  wire clken;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/mult2x.py:59" *)
  input common_edge;
  wire common_edge;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/mult2x.py:62" *)
  input [15:0] im_in;
  wire [15:0] im_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/mult2x.py:66" *)
  output [16:0] im_out;
  reg [16:0] im_out = 17'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/mult2x.py:79" *)
  reg [26:0] mreg = 27'h0000000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/mult2x.py:80" *)
  reg [26:0] p = 27'h0000000;
  input [8:0] \port$1439$0 ;
  wire [8:0] \port$1439$0 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/mult2x.py:61" *)
  input [15:0] re_in;
  wire [15:0] re_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/mult2x.py:64" *)
  output [16:0] re_out;
  reg [16:0] re_out = 17'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/mult2x.py:82" *)
  reg [16:0] re_out_reg = 17'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/mult2x.py:63" *)
  wire [9:0] real_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:40" *)
  input rst;
  wire rst;
  assign \$1  = common_edge ? (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/mult2x.py:85" *) re_in : im_in;
  assign \$2  = $signed(a2) * (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/mult2x.py:89" *) $signed(b2);
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/mult2x.py:75" *)
  always @(posedge clk2x_clk)
    a1 <= \$5 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/mult2x.py:76" *)
  always @(posedge clk2x_clk)
    a2 <= \$6 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/mult2x.py:77" *)
  always @(posedge clk2x_clk)
    b1 <= \$7 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/mult2x.py:78" *)
  always @(posedge clk2x_clk)
    b2 <= \$8 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/mult2x.py:79" *)
  always @(posedge clk2x_clk)
    mreg <= \$9 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/mult2x.py:80" *)
  always @(posedge clk2x_clk)
    p <= \$10 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/mult2x.py:82" *)
  always @(posedge clk2x_clk)
    re_out_reg <= \$11 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/mult2x.py:64" *)
  always @(posedge clk)
    re_out <= \$12 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/mult2x.py:66" *)
  always @(posedge clk)
    im_out <= \$13 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$77 ) begin end
    \$5  = a1;
    if (clken) begin
      \$5  = \$1 ;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$77 ) begin end
    \$6  = a2;
    if (clken) begin
      \$6  = a1;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$77 ) begin end
    \$7  = b1;
    if (clken) begin
      \$7  = { 1'h0, \port$1439$0  };
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$77 ) begin end
    \$8  = b2;
    if (clken) begin
      \$8  = b1;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$77 ) begin end
    \$9  = mreg;
    if (clken) begin
      \$9  = { \$2 [25], \$2  };
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$77 ) begin end
    \$10  = p;
    if (clken) begin
      \$10  = mreg;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$77 ) begin end
    \$11  = re_out_reg;
    if (clken) begin
      \$11  = \$3 [16:0];
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$77 ) begin end
    \$12  = re_out;
    if (clken) begin
      \$12  = re_out_reg;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$77 ) begin end
    \$13  = im_out;
    if (clken) begin
      \$13  = \$4 [16:0];
    end
  end
  assign real_in = { 1'h0, \port$1439$0  };
  assign \$3  = { p[26], p[26], p[26], p[26], p[26], p[26], p[26], p[26], p[26], p[26:9] };
  assign \$4  = { p[26], p[26], p[26], p[26], p[26], p[26], p[26], p[26], p[26], p[26:9] };
endmodule

(* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/spectrum_integrator.py:160" *)
(* generator = "Amaranth" *)
module \top.spectrometer.integrator (clk3x_clk, re_in, im_in, done, rdata_value, rdata_exponent, rden, clken, input_last, rdaddr, nint, abort, peak_detect, common_edge, rst, clk3x_rst, clk);
  reg \$auto$verilog_backend.cc:2352:dump_module$78  = 0;
  wire [12:0] \$1 ;
  wire \$10 ;
  wire \$11 ;
  wire \$12 ;
  wire \$13 ;
  wire \$14 ;
  wire \$15 ;
  wire \$16 ;
  wire \$17 ;
  wire [49:0] \$18 ;
  wire [49:0] \$19 ;
  wire [12:0] \$2 ;
  wire \$20 ;
  wire \$21 ;
  reg [49:0] \$22 ;
  reg [49:0] \$23 ;
  reg [11:0] \$24 ;
  reg [11:0] \$25 ;
  reg [6:0] \$26 ;
  reg [1:0] \$27 ;
  reg \$28 ;
  reg [9:0] \$29 ;
  wire [10:0] \$3 ;
  reg \$30 ;
  reg \$31 ;
  reg \$32 ;
  reg [2:0] \$33 ;
  reg [2:0] \$34 ;
  reg [2:0] \$35 ;
  wire \$4 ;
  wire \$5 ;
  wire \$6 ;
  wire \$7 ;
  wire \$8 ;
  wire [49:0] \$9 ;
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/lib/memory.py:240" *)
  wire [11:0] \$signature__addr ;
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/lib/memory.py:240" *)
  wire [11:0] \$signature__addr$55 ;
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/lib/memory.py:401" *)
  wire [11:0] \$signature__addr$62 ;
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/lib/memory.py:401" *)
  wire [11:0] \$signature__addr$65 ;
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/lib/memory.py:241" *)
  wire [49:0] \$signature__data ;
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/lib/memory.py:402" *)
  wire [49:0] \$signature__data$63 ;
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/lib/memory.py:402" *)
  wire [49:0] \$signature__data$66 ;
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/lib/memory.py:241" *)
  wire [49:0] \$signature__data$7 ;
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/lib/memory.py:239" *)
  wire \$signature__en ;
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/lib/memory.py:239" *)
  wire \$signature__en$5 ;
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/lib/memory.py:400" *)
  wire \$signature__en$58 ;
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/lib/memory.py:400" *)
  wire \$signature__en$59 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/spectrum_integrator.py:112" *)
  input abort;
  wire abort;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:310" *)
  wire [46:0] b_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:311" *)
  wire [46:0] b_out;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:40" *)
  input clk;
  wire clk;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:42" *)
  input clk3x_clk;
  wire clk3x_clk;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:42" *)
  input clk3x_rst;
  wire clk3x_rst;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cpwr.py:208" *)
  input clken;
  wire clken;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:123" *)
  wire \clken$25 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:294" *)
  wire \clken$30 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cpwr.py:208" *)
  wire \clken$40 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/spectrum_integrator.py:115" *)
  input common_edge;
  wire common_edge;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/spectrum_integrator.py:115" *)
  wire \common_edge$42 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/spectrum_integrator.py:199" *)
  reg do_abort = 1'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/spectrum_integrator.py:119" *)
  output done;
  wire done;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/spectrum_integrator.py:242" *)
  reg [2:0] exp_q_0 = 3'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/spectrum_integrator.py:242" *)
  reg [2:0] exp_q_1 = 3'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/spectrum_integrator.py:242" *)
  reg [2:0] exp_q_2 = 3'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:303" *)
  wire [2:0] exponent_a_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:312" *)
  wire [2:0] exponent_b_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:313" *)
  wire [2:0] exponent_out;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:128" *)
  wire [2:0] \exponent_out$36 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:297" *)
  wire [17:0] im_a_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:299" *)
  wire [17:0] im_a_out;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/spectrum_integrator.py:118" *)
  input [21:0] im_in;
  wire [21:0] im_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/spectrum_integrator.py:118" *)
  wire [21:0] \im_in$29 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cpwr.py:210" *)
  wire [17:0] \im_in$47 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:127" *)
  wire [17:0] im_out;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/spectrum_integrator.py:116" *)
  input input_last;
  wire input_last;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cpwr.py:214" *)
  wire is_greater;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/spectrum_integrator.py:111" *)
  input [9:0] nint;
  wire [9:0] nint;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/spectrum_integrator.py:194" *)
  reg not_first_sum = 1'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/spectrum_integrator.py:195" *)
  reg [1:0] not_first_sum_delay = 2'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cpwr.py:213" *)
  wire [47:0] out;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/spectrum_integrator.py:113" *)
  input peak_detect;
  wire peak_detect;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/spectrum_integrator.py:113" *)
  wire \peak_detect$44 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/spectrum_integrator.py:196" *)
  reg pingpong = 1'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/spectrum_integrator.py:197" *)
  reg [6:0] pingpong_delay = 7'h00;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/spectrum_integrator.py:198" *)
  reg pingpong_q = 1'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/spectrum_integrator.py:120" *)
  input [11:0] rdaddr;
  wire [11:0] rdaddr;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/spectrum_integrator.py:122" *)
  output [2:0] rdata_exponent;
  wire [2:0] rdata_exponent;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/spectrum_integrator.py:121" *)
  output [46:0] rdata_value;
  wire [46:0] rdata_value;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/spectrum_integrator.py:123" *)
  input rden;
  wire rden;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/spectrum_integrator.py:172" *)
  reg [49:0] rdport0_reg = 50'h0000000000000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/spectrum_integrator.py:172" *)
  reg [49:0] rdport1_reg = 50'h0000000000000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:296" *)
  wire [17:0] re_a_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:298" *)
  wire [17:0] re_a_out;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/spectrum_integrator.py:117" *)
  input [21:0] re_in;
  wire [21:0] re_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/spectrum_integrator.py:117" *)
  wire [21:0] \re_in$27 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cpwr.py:209" *)
  wire [17:0] \re_in$45 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:126" *)
  wire [17:0] re_out;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/spectrum_integrator.py:189" *)
  reg [11:0] read_counter = 12'h000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/spectrum_integrator.py:250" *)
  wire [49:0] read_data;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cpwr.py:211" *)
  wire [46:0] real_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:40" *)
  input rst;
  wire rst;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/spectrum_integrator.py:193" *)
  reg [9:0] sum_counter = 10'h000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/spectrum_integrator.py:192" *)
  reg [11:0] write_counter = 12'hff9;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/spectrum_integrator.py:249" *)
  wire writeback;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/spectrum_integrator.py:165" *)
  reg [49:0] mem0 [4095:0];
  initial begin
    mem0[0] = 50'h0000000000000;
    mem0[1] = 50'h0000000000000;
    mem0[2] = 50'h0000000000000;
    mem0[3] = 50'h0000000000000;
    mem0[4] = 50'h0000000000000;
    mem0[5] = 50'h0000000000000;
    mem0[6] = 50'h0000000000000;
    mem0[7] = 50'h0000000000000;
    mem0[8] = 50'h0000000000000;
    mem0[9] = 50'h0000000000000;
    mem0[10] = 50'h0000000000000;
    mem0[11] = 50'h0000000000000;
    mem0[12] = 50'h0000000000000;
    mem0[13] = 50'h0000000000000;
    mem0[14] = 50'h0000000000000;
    mem0[15] = 50'h0000000000000;
    mem0[16] = 50'h0000000000000;
    mem0[17] = 50'h0000000000000;
    mem0[18] = 50'h0000000000000;
    mem0[19] = 50'h0000000000000;
    mem0[20] = 50'h0000000000000;
    mem0[21] = 50'h0000000000000;
    mem0[22] = 50'h0000000000000;
    mem0[23] = 50'h0000000000000;
    mem0[24] = 50'h0000000000000;
    mem0[25] = 50'h0000000000000;
    mem0[26] = 50'h0000000000000;
    mem0[27] = 50'h0000000000000;
    mem0[28] = 50'h0000000000000;
    mem0[29] = 50'h0000000000000;
    mem0[30] = 50'h0000000000000;
    mem0[31] = 50'h0000000000000;
    mem0[32] = 50'h0000000000000;
    mem0[33] = 50'h0000000000000;
    mem0[34] = 50'h0000000000000;
    mem0[35] = 50'h0000000000000;
    mem0[36] = 50'h0000000000000;
    mem0[37] = 50'h0000000000000;
    mem0[38] = 50'h0000000000000;
    mem0[39] = 50'h0000000000000;
    mem0[40] = 50'h0000000000000;
    mem0[41] = 50'h0000000000000;
    mem0[42] = 50'h0000000000000;
    mem0[43] = 50'h0000000000000;
    mem0[44] = 50'h0000000000000;
    mem0[45] = 50'h0000000000000;
    mem0[46] = 50'h0000000000000;
    mem0[47] = 50'h0000000000000;
    mem0[48] = 50'h0000000000000;
    mem0[49] = 50'h0000000000000;
    mem0[50] = 50'h0000000000000;
    mem0[51] = 50'h0000000000000;
    mem0[52] = 50'h0000000000000;
    mem0[53] = 50'h0000000000000;
    mem0[54] = 50'h0000000000000;
    mem0[55] = 50'h0000000000000;
    mem0[56] = 50'h0000000000000;
    mem0[57] = 50'h0000000000000;
    mem0[58] = 50'h0000000000000;
    mem0[59] = 50'h0000000000000;
    mem0[60] = 50'h0000000000000;
    mem0[61] = 50'h0000000000000;
    mem0[62] = 50'h0000000000000;
    mem0[63] = 50'h0000000000000;
    mem0[64] = 50'h0000000000000;
    mem0[65] = 50'h0000000000000;
    mem0[66] = 50'h0000000000000;
    mem0[67] = 50'h0000000000000;
    mem0[68] = 50'h0000000000000;
    mem0[69] = 50'h0000000000000;
    mem0[70] = 50'h0000000000000;
    mem0[71] = 50'h0000000000000;
    mem0[72] = 50'h0000000000000;
    mem0[73] = 50'h0000000000000;
    mem0[74] = 50'h0000000000000;
    mem0[75] = 50'h0000000000000;
    mem0[76] = 50'h0000000000000;
    mem0[77] = 50'h0000000000000;
    mem0[78] = 50'h0000000000000;
    mem0[79] = 50'h0000000000000;
    mem0[80] = 50'h0000000000000;
    mem0[81] = 50'h0000000000000;
    mem0[82] = 50'h0000000000000;
    mem0[83] = 50'h0000000000000;
    mem0[84] = 50'h0000000000000;
    mem0[85] = 50'h0000000000000;
    mem0[86] = 50'h0000000000000;
    mem0[87] = 50'h0000000000000;
    mem0[88] = 50'h0000000000000;
    mem0[89] = 50'h0000000000000;
    mem0[90] = 50'h0000000000000;
    mem0[91] = 50'h0000000000000;
    mem0[92] = 50'h0000000000000;
    mem0[93] = 50'h0000000000000;
    mem0[94] = 50'h0000000000000;
    mem0[95] = 50'h0000000000000;
    mem0[96] = 50'h0000000000000;
    mem0[97] = 50'h0000000000000;
    mem0[98] = 50'h0000000000000;
    mem0[99] = 50'h0000000000000;
    mem0[100] = 50'h0000000000000;
    mem0[101] = 50'h0000000000000;
    mem0[102] = 50'h0000000000000;
    mem0[103] = 50'h0000000000000;
    mem0[104] = 50'h0000000000000;
    mem0[105] = 50'h0000000000000;
    mem0[106] = 50'h0000000000000;
    mem0[107] = 50'h0000000000000;
    mem0[108] = 50'h0000000000000;
    mem0[109] = 50'h0000000000000;
    mem0[110] = 50'h0000000000000;
    mem0[111] = 50'h0000000000000;
    mem0[112] = 50'h0000000000000;
    mem0[113] = 50'h0000000000000;
    mem0[114] = 50'h0000000000000;
    mem0[115] = 50'h0000000000000;
    mem0[116] = 50'h0000000000000;
    mem0[117] = 50'h0000000000000;
    mem0[118] = 50'h0000000000000;
    mem0[119] = 50'h0000000000000;
    mem0[120] = 50'h0000000000000;
    mem0[121] = 50'h0000000000000;
    mem0[122] = 50'h0000000000000;
    mem0[123] = 50'h0000000000000;
    mem0[124] = 50'h0000000000000;
    mem0[125] = 50'h0000000000000;
    mem0[126] = 50'h0000000000000;
    mem0[127] = 50'h0000000000000;
    mem0[128] = 50'h0000000000000;
    mem0[129] = 50'h0000000000000;
    mem0[130] = 50'h0000000000000;
    mem0[131] = 50'h0000000000000;
    mem0[132] = 50'h0000000000000;
    mem0[133] = 50'h0000000000000;
    mem0[134] = 50'h0000000000000;
    mem0[135] = 50'h0000000000000;
    mem0[136] = 50'h0000000000000;
    mem0[137] = 50'h0000000000000;
    mem0[138] = 50'h0000000000000;
    mem0[139] = 50'h0000000000000;
    mem0[140] = 50'h0000000000000;
    mem0[141] = 50'h0000000000000;
    mem0[142] = 50'h0000000000000;
    mem0[143] = 50'h0000000000000;
    mem0[144] = 50'h0000000000000;
    mem0[145] = 50'h0000000000000;
    mem0[146] = 50'h0000000000000;
    mem0[147] = 50'h0000000000000;
    mem0[148] = 50'h0000000000000;
    mem0[149] = 50'h0000000000000;
    mem0[150] = 50'h0000000000000;
    mem0[151] = 50'h0000000000000;
    mem0[152] = 50'h0000000000000;
    mem0[153] = 50'h0000000000000;
    mem0[154] = 50'h0000000000000;
    mem0[155] = 50'h0000000000000;
    mem0[156] = 50'h0000000000000;
    mem0[157] = 50'h0000000000000;
    mem0[158] = 50'h0000000000000;
    mem0[159] = 50'h0000000000000;
    mem0[160] = 50'h0000000000000;
    mem0[161] = 50'h0000000000000;
    mem0[162] = 50'h0000000000000;
    mem0[163] = 50'h0000000000000;
    mem0[164] = 50'h0000000000000;
    mem0[165] = 50'h0000000000000;
    mem0[166] = 50'h0000000000000;
    mem0[167] = 50'h0000000000000;
    mem0[168] = 50'h0000000000000;
    mem0[169] = 50'h0000000000000;
    mem0[170] = 50'h0000000000000;
    mem0[171] = 50'h0000000000000;
    mem0[172] = 50'h0000000000000;
    mem0[173] = 50'h0000000000000;
    mem0[174] = 50'h0000000000000;
    mem0[175] = 50'h0000000000000;
    mem0[176] = 50'h0000000000000;
    mem0[177] = 50'h0000000000000;
    mem0[178] = 50'h0000000000000;
    mem0[179] = 50'h0000000000000;
    mem0[180] = 50'h0000000000000;
    mem0[181] = 50'h0000000000000;
    mem0[182] = 50'h0000000000000;
    mem0[183] = 50'h0000000000000;
    mem0[184] = 50'h0000000000000;
    mem0[185] = 50'h0000000000000;
    mem0[186] = 50'h0000000000000;
    mem0[187] = 50'h0000000000000;
    mem0[188] = 50'h0000000000000;
    mem0[189] = 50'h0000000000000;
    mem0[190] = 50'h0000000000000;
    mem0[191] = 50'h0000000000000;
    mem0[192] = 50'h0000000000000;
    mem0[193] = 50'h0000000000000;
    mem0[194] = 50'h0000000000000;
    mem0[195] = 50'h0000000000000;
    mem0[196] = 50'h0000000000000;
    mem0[197] = 50'h0000000000000;
    mem0[198] = 50'h0000000000000;
    mem0[199] = 50'h0000000000000;
    mem0[200] = 50'h0000000000000;
    mem0[201] = 50'h0000000000000;
    mem0[202] = 50'h0000000000000;
    mem0[203] = 50'h0000000000000;
    mem0[204] = 50'h0000000000000;
    mem0[205] = 50'h0000000000000;
    mem0[206] = 50'h0000000000000;
    mem0[207] = 50'h0000000000000;
    mem0[208] = 50'h0000000000000;
    mem0[209] = 50'h0000000000000;
    mem0[210] = 50'h0000000000000;
    mem0[211] = 50'h0000000000000;
    mem0[212] = 50'h0000000000000;
    mem0[213] = 50'h0000000000000;
    mem0[214] = 50'h0000000000000;
    mem0[215] = 50'h0000000000000;
    mem0[216] = 50'h0000000000000;
    mem0[217] = 50'h0000000000000;
    mem0[218] = 50'h0000000000000;
    mem0[219] = 50'h0000000000000;
    mem0[220] = 50'h0000000000000;
    mem0[221] = 50'h0000000000000;
    mem0[222] = 50'h0000000000000;
    mem0[223] = 50'h0000000000000;
    mem0[224] = 50'h0000000000000;
    mem0[225] = 50'h0000000000000;
    mem0[226] = 50'h0000000000000;
    mem0[227] = 50'h0000000000000;
    mem0[228] = 50'h0000000000000;
    mem0[229] = 50'h0000000000000;
    mem0[230] = 50'h0000000000000;
    mem0[231] = 50'h0000000000000;
    mem0[232] = 50'h0000000000000;
    mem0[233] = 50'h0000000000000;
    mem0[234] = 50'h0000000000000;
    mem0[235] = 50'h0000000000000;
    mem0[236] = 50'h0000000000000;
    mem0[237] = 50'h0000000000000;
    mem0[238] = 50'h0000000000000;
    mem0[239] = 50'h0000000000000;
    mem0[240] = 50'h0000000000000;
    mem0[241] = 50'h0000000000000;
    mem0[242] = 50'h0000000000000;
    mem0[243] = 50'h0000000000000;
    mem0[244] = 50'h0000000000000;
    mem0[245] = 50'h0000000000000;
    mem0[246] = 50'h0000000000000;
    mem0[247] = 50'h0000000000000;
    mem0[248] = 50'h0000000000000;
    mem0[249] = 50'h0000000000000;
    mem0[250] = 50'h0000000000000;
    mem0[251] = 50'h0000000000000;
    mem0[252] = 50'h0000000000000;
    mem0[253] = 50'h0000000000000;
    mem0[254] = 50'h0000000000000;
    mem0[255] = 50'h0000000000000;
    mem0[256] = 50'h0000000000000;
    mem0[257] = 50'h0000000000000;
    mem0[258] = 50'h0000000000000;
    mem0[259] = 50'h0000000000000;
    mem0[260] = 50'h0000000000000;
    mem0[261] = 50'h0000000000000;
    mem0[262] = 50'h0000000000000;
    mem0[263] = 50'h0000000000000;
    mem0[264] = 50'h0000000000000;
    mem0[265] = 50'h0000000000000;
    mem0[266] = 50'h0000000000000;
    mem0[267] = 50'h0000000000000;
    mem0[268] = 50'h0000000000000;
    mem0[269] = 50'h0000000000000;
    mem0[270] = 50'h0000000000000;
    mem0[271] = 50'h0000000000000;
    mem0[272] = 50'h0000000000000;
    mem0[273] = 50'h0000000000000;
    mem0[274] = 50'h0000000000000;
    mem0[275] = 50'h0000000000000;
    mem0[276] = 50'h0000000000000;
    mem0[277] = 50'h0000000000000;
    mem0[278] = 50'h0000000000000;
    mem0[279] = 50'h0000000000000;
    mem0[280] = 50'h0000000000000;
    mem0[281] = 50'h0000000000000;
    mem0[282] = 50'h0000000000000;
    mem0[283] = 50'h0000000000000;
    mem0[284] = 50'h0000000000000;
    mem0[285] = 50'h0000000000000;
    mem0[286] = 50'h0000000000000;
    mem0[287] = 50'h0000000000000;
    mem0[288] = 50'h0000000000000;
    mem0[289] = 50'h0000000000000;
    mem0[290] = 50'h0000000000000;
    mem0[291] = 50'h0000000000000;
    mem0[292] = 50'h0000000000000;
    mem0[293] = 50'h0000000000000;
    mem0[294] = 50'h0000000000000;
    mem0[295] = 50'h0000000000000;
    mem0[296] = 50'h0000000000000;
    mem0[297] = 50'h0000000000000;
    mem0[298] = 50'h0000000000000;
    mem0[299] = 50'h0000000000000;
    mem0[300] = 50'h0000000000000;
    mem0[301] = 50'h0000000000000;
    mem0[302] = 50'h0000000000000;
    mem0[303] = 50'h0000000000000;
    mem0[304] = 50'h0000000000000;
    mem0[305] = 50'h0000000000000;
    mem0[306] = 50'h0000000000000;
    mem0[307] = 50'h0000000000000;
    mem0[308] = 50'h0000000000000;
    mem0[309] = 50'h0000000000000;
    mem0[310] = 50'h0000000000000;
    mem0[311] = 50'h0000000000000;
    mem0[312] = 50'h0000000000000;
    mem0[313] = 50'h0000000000000;
    mem0[314] = 50'h0000000000000;
    mem0[315] = 50'h0000000000000;
    mem0[316] = 50'h0000000000000;
    mem0[317] = 50'h0000000000000;
    mem0[318] = 50'h0000000000000;
    mem0[319] = 50'h0000000000000;
    mem0[320] = 50'h0000000000000;
    mem0[321] = 50'h0000000000000;
    mem0[322] = 50'h0000000000000;
    mem0[323] = 50'h0000000000000;
    mem0[324] = 50'h0000000000000;
    mem0[325] = 50'h0000000000000;
    mem0[326] = 50'h0000000000000;
    mem0[327] = 50'h0000000000000;
    mem0[328] = 50'h0000000000000;
    mem0[329] = 50'h0000000000000;
    mem0[330] = 50'h0000000000000;
    mem0[331] = 50'h0000000000000;
    mem0[332] = 50'h0000000000000;
    mem0[333] = 50'h0000000000000;
    mem0[334] = 50'h0000000000000;
    mem0[335] = 50'h0000000000000;
    mem0[336] = 50'h0000000000000;
    mem0[337] = 50'h0000000000000;
    mem0[338] = 50'h0000000000000;
    mem0[339] = 50'h0000000000000;
    mem0[340] = 50'h0000000000000;
    mem0[341] = 50'h0000000000000;
    mem0[342] = 50'h0000000000000;
    mem0[343] = 50'h0000000000000;
    mem0[344] = 50'h0000000000000;
    mem0[345] = 50'h0000000000000;
    mem0[346] = 50'h0000000000000;
    mem0[347] = 50'h0000000000000;
    mem0[348] = 50'h0000000000000;
    mem0[349] = 50'h0000000000000;
    mem0[350] = 50'h0000000000000;
    mem0[351] = 50'h0000000000000;
    mem0[352] = 50'h0000000000000;
    mem0[353] = 50'h0000000000000;
    mem0[354] = 50'h0000000000000;
    mem0[355] = 50'h0000000000000;
    mem0[356] = 50'h0000000000000;
    mem0[357] = 50'h0000000000000;
    mem0[358] = 50'h0000000000000;
    mem0[359] = 50'h0000000000000;
    mem0[360] = 50'h0000000000000;
    mem0[361] = 50'h0000000000000;
    mem0[362] = 50'h0000000000000;
    mem0[363] = 50'h0000000000000;
    mem0[364] = 50'h0000000000000;
    mem0[365] = 50'h0000000000000;
    mem0[366] = 50'h0000000000000;
    mem0[367] = 50'h0000000000000;
    mem0[368] = 50'h0000000000000;
    mem0[369] = 50'h0000000000000;
    mem0[370] = 50'h0000000000000;
    mem0[371] = 50'h0000000000000;
    mem0[372] = 50'h0000000000000;
    mem0[373] = 50'h0000000000000;
    mem0[374] = 50'h0000000000000;
    mem0[375] = 50'h0000000000000;
    mem0[376] = 50'h0000000000000;
    mem0[377] = 50'h0000000000000;
    mem0[378] = 50'h0000000000000;
    mem0[379] = 50'h0000000000000;
    mem0[380] = 50'h0000000000000;
    mem0[381] = 50'h0000000000000;
    mem0[382] = 50'h0000000000000;
    mem0[383] = 50'h0000000000000;
    mem0[384] = 50'h0000000000000;
    mem0[385] = 50'h0000000000000;
    mem0[386] = 50'h0000000000000;
    mem0[387] = 50'h0000000000000;
    mem0[388] = 50'h0000000000000;
    mem0[389] = 50'h0000000000000;
    mem0[390] = 50'h0000000000000;
    mem0[391] = 50'h0000000000000;
    mem0[392] = 50'h0000000000000;
    mem0[393] = 50'h0000000000000;
    mem0[394] = 50'h0000000000000;
    mem0[395] = 50'h0000000000000;
    mem0[396] = 50'h0000000000000;
    mem0[397] = 50'h0000000000000;
    mem0[398] = 50'h0000000000000;
    mem0[399] = 50'h0000000000000;
    mem0[400] = 50'h0000000000000;
    mem0[401] = 50'h0000000000000;
    mem0[402] = 50'h0000000000000;
    mem0[403] = 50'h0000000000000;
    mem0[404] = 50'h0000000000000;
    mem0[405] = 50'h0000000000000;
    mem0[406] = 50'h0000000000000;
    mem0[407] = 50'h0000000000000;
    mem0[408] = 50'h0000000000000;
    mem0[409] = 50'h0000000000000;
    mem0[410] = 50'h0000000000000;
    mem0[411] = 50'h0000000000000;
    mem0[412] = 50'h0000000000000;
    mem0[413] = 50'h0000000000000;
    mem0[414] = 50'h0000000000000;
    mem0[415] = 50'h0000000000000;
    mem0[416] = 50'h0000000000000;
    mem0[417] = 50'h0000000000000;
    mem0[418] = 50'h0000000000000;
    mem0[419] = 50'h0000000000000;
    mem0[420] = 50'h0000000000000;
    mem0[421] = 50'h0000000000000;
    mem0[422] = 50'h0000000000000;
    mem0[423] = 50'h0000000000000;
    mem0[424] = 50'h0000000000000;
    mem0[425] = 50'h0000000000000;
    mem0[426] = 50'h0000000000000;
    mem0[427] = 50'h0000000000000;
    mem0[428] = 50'h0000000000000;
    mem0[429] = 50'h0000000000000;
    mem0[430] = 50'h0000000000000;
    mem0[431] = 50'h0000000000000;
    mem0[432] = 50'h0000000000000;
    mem0[433] = 50'h0000000000000;
    mem0[434] = 50'h0000000000000;
    mem0[435] = 50'h0000000000000;
    mem0[436] = 50'h0000000000000;
    mem0[437] = 50'h0000000000000;
    mem0[438] = 50'h0000000000000;
    mem0[439] = 50'h0000000000000;
    mem0[440] = 50'h0000000000000;
    mem0[441] = 50'h0000000000000;
    mem0[442] = 50'h0000000000000;
    mem0[443] = 50'h0000000000000;
    mem0[444] = 50'h0000000000000;
    mem0[445] = 50'h0000000000000;
    mem0[446] = 50'h0000000000000;
    mem0[447] = 50'h0000000000000;
    mem0[448] = 50'h0000000000000;
    mem0[449] = 50'h0000000000000;
    mem0[450] = 50'h0000000000000;
    mem0[451] = 50'h0000000000000;
    mem0[452] = 50'h0000000000000;
    mem0[453] = 50'h0000000000000;
    mem0[454] = 50'h0000000000000;
    mem0[455] = 50'h0000000000000;
    mem0[456] = 50'h0000000000000;
    mem0[457] = 50'h0000000000000;
    mem0[458] = 50'h0000000000000;
    mem0[459] = 50'h0000000000000;
    mem0[460] = 50'h0000000000000;
    mem0[461] = 50'h0000000000000;
    mem0[462] = 50'h0000000000000;
    mem0[463] = 50'h0000000000000;
    mem0[464] = 50'h0000000000000;
    mem0[465] = 50'h0000000000000;
    mem0[466] = 50'h0000000000000;
    mem0[467] = 50'h0000000000000;
    mem0[468] = 50'h0000000000000;
    mem0[469] = 50'h0000000000000;
    mem0[470] = 50'h0000000000000;
    mem0[471] = 50'h0000000000000;
    mem0[472] = 50'h0000000000000;
    mem0[473] = 50'h0000000000000;
    mem0[474] = 50'h0000000000000;
    mem0[475] = 50'h0000000000000;
    mem0[476] = 50'h0000000000000;
    mem0[477] = 50'h0000000000000;
    mem0[478] = 50'h0000000000000;
    mem0[479] = 50'h0000000000000;
    mem0[480] = 50'h0000000000000;
    mem0[481] = 50'h0000000000000;
    mem0[482] = 50'h0000000000000;
    mem0[483] = 50'h0000000000000;
    mem0[484] = 50'h0000000000000;
    mem0[485] = 50'h0000000000000;
    mem0[486] = 50'h0000000000000;
    mem0[487] = 50'h0000000000000;
    mem0[488] = 50'h0000000000000;
    mem0[489] = 50'h0000000000000;
    mem0[490] = 50'h0000000000000;
    mem0[491] = 50'h0000000000000;
    mem0[492] = 50'h0000000000000;
    mem0[493] = 50'h0000000000000;
    mem0[494] = 50'h0000000000000;
    mem0[495] = 50'h0000000000000;
    mem0[496] = 50'h0000000000000;
    mem0[497] = 50'h0000000000000;
    mem0[498] = 50'h0000000000000;
    mem0[499] = 50'h0000000000000;
    mem0[500] = 50'h0000000000000;
    mem0[501] = 50'h0000000000000;
    mem0[502] = 50'h0000000000000;
    mem0[503] = 50'h0000000000000;
    mem0[504] = 50'h0000000000000;
    mem0[505] = 50'h0000000000000;
    mem0[506] = 50'h0000000000000;
    mem0[507] = 50'h0000000000000;
    mem0[508] = 50'h0000000000000;
    mem0[509] = 50'h0000000000000;
    mem0[510] = 50'h0000000000000;
    mem0[511] = 50'h0000000000000;
    mem0[512] = 50'h0000000000000;
    mem0[513] = 50'h0000000000000;
    mem0[514] = 50'h0000000000000;
    mem0[515] = 50'h0000000000000;
    mem0[516] = 50'h0000000000000;
    mem0[517] = 50'h0000000000000;
    mem0[518] = 50'h0000000000000;
    mem0[519] = 50'h0000000000000;
    mem0[520] = 50'h0000000000000;
    mem0[521] = 50'h0000000000000;
    mem0[522] = 50'h0000000000000;
    mem0[523] = 50'h0000000000000;
    mem0[524] = 50'h0000000000000;
    mem0[525] = 50'h0000000000000;
    mem0[526] = 50'h0000000000000;
    mem0[527] = 50'h0000000000000;
    mem0[528] = 50'h0000000000000;
    mem0[529] = 50'h0000000000000;
    mem0[530] = 50'h0000000000000;
    mem0[531] = 50'h0000000000000;
    mem0[532] = 50'h0000000000000;
    mem0[533] = 50'h0000000000000;
    mem0[534] = 50'h0000000000000;
    mem0[535] = 50'h0000000000000;
    mem0[536] = 50'h0000000000000;
    mem0[537] = 50'h0000000000000;
    mem0[538] = 50'h0000000000000;
    mem0[539] = 50'h0000000000000;
    mem0[540] = 50'h0000000000000;
    mem0[541] = 50'h0000000000000;
    mem0[542] = 50'h0000000000000;
    mem0[543] = 50'h0000000000000;
    mem0[544] = 50'h0000000000000;
    mem0[545] = 50'h0000000000000;
    mem0[546] = 50'h0000000000000;
    mem0[547] = 50'h0000000000000;
    mem0[548] = 50'h0000000000000;
    mem0[549] = 50'h0000000000000;
    mem0[550] = 50'h0000000000000;
    mem0[551] = 50'h0000000000000;
    mem0[552] = 50'h0000000000000;
    mem0[553] = 50'h0000000000000;
    mem0[554] = 50'h0000000000000;
    mem0[555] = 50'h0000000000000;
    mem0[556] = 50'h0000000000000;
    mem0[557] = 50'h0000000000000;
    mem0[558] = 50'h0000000000000;
    mem0[559] = 50'h0000000000000;
    mem0[560] = 50'h0000000000000;
    mem0[561] = 50'h0000000000000;
    mem0[562] = 50'h0000000000000;
    mem0[563] = 50'h0000000000000;
    mem0[564] = 50'h0000000000000;
    mem0[565] = 50'h0000000000000;
    mem0[566] = 50'h0000000000000;
    mem0[567] = 50'h0000000000000;
    mem0[568] = 50'h0000000000000;
    mem0[569] = 50'h0000000000000;
    mem0[570] = 50'h0000000000000;
    mem0[571] = 50'h0000000000000;
    mem0[572] = 50'h0000000000000;
    mem0[573] = 50'h0000000000000;
    mem0[574] = 50'h0000000000000;
    mem0[575] = 50'h0000000000000;
    mem0[576] = 50'h0000000000000;
    mem0[577] = 50'h0000000000000;
    mem0[578] = 50'h0000000000000;
    mem0[579] = 50'h0000000000000;
    mem0[580] = 50'h0000000000000;
    mem0[581] = 50'h0000000000000;
    mem0[582] = 50'h0000000000000;
    mem0[583] = 50'h0000000000000;
    mem0[584] = 50'h0000000000000;
    mem0[585] = 50'h0000000000000;
    mem0[586] = 50'h0000000000000;
    mem0[587] = 50'h0000000000000;
    mem0[588] = 50'h0000000000000;
    mem0[589] = 50'h0000000000000;
    mem0[590] = 50'h0000000000000;
    mem0[591] = 50'h0000000000000;
    mem0[592] = 50'h0000000000000;
    mem0[593] = 50'h0000000000000;
    mem0[594] = 50'h0000000000000;
    mem0[595] = 50'h0000000000000;
    mem0[596] = 50'h0000000000000;
    mem0[597] = 50'h0000000000000;
    mem0[598] = 50'h0000000000000;
    mem0[599] = 50'h0000000000000;
    mem0[600] = 50'h0000000000000;
    mem0[601] = 50'h0000000000000;
    mem0[602] = 50'h0000000000000;
    mem0[603] = 50'h0000000000000;
    mem0[604] = 50'h0000000000000;
    mem0[605] = 50'h0000000000000;
    mem0[606] = 50'h0000000000000;
    mem0[607] = 50'h0000000000000;
    mem0[608] = 50'h0000000000000;
    mem0[609] = 50'h0000000000000;
    mem0[610] = 50'h0000000000000;
    mem0[611] = 50'h0000000000000;
    mem0[612] = 50'h0000000000000;
    mem0[613] = 50'h0000000000000;
    mem0[614] = 50'h0000000000000;
    mem0[615] = 50'h0000000000000;
    mem0[616] = 50'h0000000000000;
    mem0[617] = 50'h0000000000000;
    mem0[618] = 50'h0000000000000;
    mem0[619] = 50'h0000000000000;
    mem0[620] = 50'h0000000000000;
    mem0[621] = 50'h0000000000000;
    mem0[622] = 50'h0000000000000;
    mem0[623] = 50'h0000000000000;
    mem0[624] = 50'h0000000000000;
    mem0[625] = 50'h0000000000000;
    mem0[626] = 50'h0000000000000;
    mem0[627] = 50'h0000000000000;
    mem0[628] = 50'h0000000000000;
    mem0[629] = 50'h0000000000000;
    mem0[630] = 50'h0000000000000;
    mem0[631] = 50'h0000000000000;
    mem0[632] = 50'h0000000000000;
    mem0[633] = 50'h0000000000000;
    mem0[634] = 50'h0000000000000;
    mem0[635] = 50'h0000000000000;
    mem0[636] = 50'h0000000000000;
    mem0[637] = 50'h0000000000000;
    mem0[638] = 50'h0000000000000;
    mem0[639] = 50'h0000000000000;
    mem0[640] = 50'h0000000000000;
    mem0[641] = 50'h0000000000000;
    mem0[642] = 50'h0000000000000;
    mem0[643] = 50'h0000000000000;
    mem0[644] = 50'h0000000000000;
    mem0[645] = 50'h0000000000000;
    mem0[646] = 50'h0000000000000;
    mem0[647] = 50'h0000000000000;
    mem0[648] = 50'h0000000000000;
    mem0[649] = 50'h0000000000000;
    mem0[650] = 50'h0000000000000;
    mem0[651] = 50'h0000000000000;
    mem0[652] = 50'h0000000000000;
    mem0[653] = 50'h0000000000000;
    mem0[654] = 50'h0000000000000;
    mem0[655] = 50'h0000000000000;
    mem0[656] = 50'h0000000000000;
    mem0[657] = 50'h0000000000000;
    mem0[658] = 50'h0000000000000;
    mem0[659] = 50'h0000000000000;
    mem0[660] = 50'h0000000000000;
    mem0[661] = 50'h0000000000000;
    mem0[662] = 50'h0000000000000;
    mem0[663] = 50'h0000000000000;
    mem0[664] = 50'h0000000000000;
    mem0[665] = 50'h0000000000000;
    mem0[666] = 50'h0000000000000;
    mem0[667] = 50'h0000000000000;
    mem0[668] = 50'h0000000000000;
    mem0[669] = 50'h0000000000000;
    mem0[670] = 50'h0000000000000;
    mem0[671] = 50'h0000000000000;
    mem0[672] = 50'h0000000000000;
    mem0[673] = 50'h0000000000000;
    mem0[674] = 50'h0000000000000;
    mem0[675] = 50'h0000000000000;
    mem0[676] = 50'h0000000000000;
    mem0[677] = 50'h0000000000000;
    mem0[678] = 50'h0000000000000;
    mem0[679] = 50'h0000000000000;
    mem0[680] = 50'h0000000000000;
    mem0[681] = 50'h0000000000000;
    mem0[682] = 50'h0000000000000;
    mem0[683] = 50'h0000000000000;
    mem0[684] = 50'h0000000000000;
    mem0[685] = 50'h0000000000000;
    mem0[686] = 50'h0000000000000;
    mem0[687] = 50'h0000000000000;
    mem0[688] = 50'h0000000000000;
    mem0[689] = 50'h0000000000000;
    mem0[690] = 50'h0000000000000;
    mem0[691] = 50'h0000000000000;
    mem0[692] = 50'h0000000000000;
    mem0[693] = 50'h0000000000000;
    mem0[694] = 50'h0000000000000;
    mem0[695] = 50'h0000000000000;
    mem0[696] = 50'h0000000000000;
    mem0[697] = 50'h0000000000000;
    mem0[698] = 50'h0000000000000;
    mem0[699] = 50'h0000000000000;
    mem0[700] = 50'h0000000000000;
    mem0[701] = 50'h0000000000000;
    mem0[702] = 50'h0000000000000;
    mem0[703] = 50'h0000000000000;
    mem0[704] = 50'h0000000000000;
    mem0[705] = 50'h0000000000000;
    mem0[706] = 50'h0000000000000;
    mem0[707] = 50'h0000000000000;
    mem0[708] = 50'h0000000000000;
    mem0[709] = 50'h0000000000000;
    mem0[710] = 50'h0000000000000;
    mem0[711] = 50'h0000000000000;
    mem0[712] = 50'h0000000000000;
    mem0[713] = 50'h0000000000000;
    mem0[714] = 50'h0000000000000;
    mem0[715] = 50'h0000000000000;
    mem0[716] = 50'h0000000000000;
    mem0[717] = 50'h0000000000000;
    mem0[718] = 50'h0000000000000;
    mem0[719] = 50'h0000000000000;
    mem0[720] = 50'h0000000000000;
    mem0[721] = 50'h0000000000000;
    mem0[722] = 50'h0000000000000;
    mem0[723] = 50'h0000000000000;
    mem0[724] = 50'h0000000000000;
    mem0[725] = 50'h0000000000000;
    mem0[726] = 50'h0000000000000;
    mem0[727] = 50'h0000000000000;
    mem0[728] = 50'h0000000000000;
    mem0[729] = 50'h0000000000000;
    mem0[730] = 50'h0000000000000;
    mem0[731] = 50'h0000000000000;
    mem0[732] = 50'h0000000000000;
    mem0[733] = 50'h0000000000000;
    mem0[734] = 50'h0000000000000;
    mem0[735] = 50'h0000000000000;
    mem0[736] = 50'h0000000000000;
    mem0[737] = 50'h0000000000000;
    mem0[738] = 50'h0000000000000;
    mem0[739] = 50'h0000000000000;
    mem0[740] = 50'h0000000000000;
    mem0[741] = 50'h0000000000000;
    mem0[742] = 50'h0000000000000;
    mem0[743] = 50'h0000000000000;
    mem0[744] = 50'h0000000000000;
    mem0[745] = 50'h0000000000000;
    mem0[746] = 50'h0000000000000;
    mem0[747] = 50'h0000000000000;
    mem0[748] = 50'h0000000000000;
    mem0[749] = 50'h0000000000000;
    mem0[750] = 50'h0000000000000;
    mem0[751] = 50'h0000000000000;
    mem0[752] = 50'h0000000000000;
    mem0[753] = 50'h0000000000000;
    mem0[754] = 50'h0000000000000;
    mem0[755] = 50'h0000000000000;
    mem0[756] = 50'h0000000000000;
    mem0[757] = 50'h0000000000000;
    mem0[758] = 50'h0000000000000;
    mem0[759] = 50'h0000000000000;
    mem0[760] = 50'h0000000000000;
    mem0[761] = 50'h0000000000000;
    mem0[762] = 50'h0000000000000;
    mem0[763] = 50'h0000000000000;
    mem0[764] = 50'h0000000000000;
    mem0[765] = 50'h0000000000000;
    mem0[766] = 50'h0000000000000;
    mem0[767] = 50'h0000000000000;
    mem0[768] = 50'h0000000000000;
    mem0[769] = 50'h0000000000000;
    mem0[770] = 50'h0000000000000;
    mem0[771] = 50'h0000000000000;
    mem0[772] = 50'h0000000000000;
    mem0[773] = 50'h0000000000000;
    mem0[774] = 50'h0000000000000;
    mem0[775] = 50'h0000000000000;
    mem0[776] = 50'h0000000000000;
    mem0[777] = 50'h0000000000000;
    mem0[778] = 50'h0000000000000;
    mem0[779] = 50'h0000000000000;
    mem0[780] = 50'h0000000000000;
    mem0[781] = 50'h0000000000000;
    mem0[782] = 50'h0000000000000;
    mem0[783] = 50'h0000000000000;
    mem0[784] = 50'h0000000000000;
    mem0[785] = 50'h0000000000000;
    mem0[786] = 50'h0000000000000;
    mem0[787] = 50'h0000000000000;
    mem0[788] = 50'h0000000000000;
    mem0[789] = 50'h0000000000000;
    mem0[790] = 50'h0000000000000;
    mem0[791] = 50'h0000000000000;
    mem0[792] = 50'h0000000000000;
    mem0[793] = 50'h0000000000000;
    mem0[794] = 50'h0000000000000;
    mem0[795] = 50'h0000000000000;
    mem0[796] = 50'h0000000000000;
    mem0[797] = 50'h0000000000000;
    mem0[798] = 50'h0000000000000;
    mem0[799] = 50'h0000000000000;
    mem0[800] = 50'h0000000000000;
    mem0[801] = 50'h0000000000000;
    mem0[802] = 50'h0000000000000;
    mem0[803] = 50'h0000000000000;
    mem0[804] = 50'h0000000000000;
    mem0[805] = 50'h0000000000000;
    mem0[806] = 50'h0000000000000;
    mem0[807] = 50'h0000000000000;
    mem0[808] = 50'h0000000000000;
    mem0[809] = 50'h0000000000000;
    mem0[810] = 50'h0000000000000;
    mem0[811] = 50'h0000000000000;
    mem0[812] = 50'h0000000000000;
    mem0[813] = 50'h0000000000000;
    mem0[814] = 50'h0000000000000;
    mem0[815] = 50'h0000000000000;
    mem0[816] = 50'h0000000000000;
    mem0[817] = 50'h0000000000000;
    mem0[818] = 50'h0000000000000;
    mem0[819] = 50'h0000000000000;
    mem0[820] = 50'h0000000000000;
    mem0[821] = 50'h0000000000000;
    mem0[822] = 50'h0000000000000;
    mem0[823] = 50'h0000000000000;
    mem0[824] = 50'h0000000000000;
    mem0[825] = 50'h0000000000000;
    mem0[826] = 50'h0000000000000;
    mem0[827] = 50'h0000000000000;
    mem0[828] = 50'h0000000000000;
    mem0[829] = 50'h0000000000000;
    mem0[830] = 50'h0000000000000;
    mem0[831] = 50'h0000000000000;
    mem0[832] = 50'h0000000000000;
    mem0[833] = 50'h0000000000000;
    mem0[834] = 50'h0000000000000;
    mem0[835] = 50'h0000000000000;
    mem0[836] = 50'h0000000000000;
    mem0[837] = 50'h0000000000000;
    mem0[838] = 50'h0000000000000;
    mem0[839] = 50'h0000000000000;
    mem0[840] = 50'h0000000000000;
    mem0[841] = 50'h0000000000000;
    mem0[842] = 50'h0000000000000;
    mem0[843] = 50'h0000000000000;
    mem0[844] = 50'h0000000000000;
    mem0[845] = 50'h0000000000000;
    mem0[846] = 50'h0000000000000;
    mem0[847] = 50'h0000000000000;
    mem0[848] = 50'h0000000000000;
    mem0[849] = 50'h0000000000000;
    mem0[850] = 50'h0000000000000;
    mem0[851] = 50'h0000000000000;
    mem0[852] = 50'h0000000000000;
    mem0[853] = 50'h0000000000000;
    mem0[854] = 50'h0000000000000;
    mem0[855] = 50'h0000000000000;
    mem0[856] = 50'h0000000000000;
    mem0[857] = 50'h0000000000000;
    mem0[858] = 50'h0000000000000;
    mem0[859] = 50'h0000000000000;
    mem0[860] = 50'h0000000000000;
    mem0[861] = 50'h0000000000000;
    mem0[862] = 50'h0000000000000;
    mem0[863] = 50'h0000000000000;
    mem0[864] = 50'h0000000000000;
    mem0[865] = 50'h0000000000000;
    mem0[866] = 50'h0000000000000;
    mem0[867] = 50'h0000000000000;
    mem0[868] = 50'h0000000000000;
    mem0[869] = 50'h0000000000000;
    mem0[870] = 50'h0000000000000;
    mem0[871] = 50'h0000000000000;
    mem0[872] = 50'h0000000000000;
    mem0[873] = 50'h0000000000000;
    mem0[874] = 50'h0000000000000;
    mem0[875] = 50'h0000000000000;
    mem0[876] = 50'h0000000000000;
    mem0[877] = 50'h0000000000000;
    mem0[878] = 50'h0000000000000;
    mem0[879] = 50'h0000000000000;
    mem0[880] = 50'h0000000000000;
    mem0[881] = 50'h0000000000000;
    mem0[882] = 50'h0000000000000;
    mem0[883] = 50'h0000000000000;
    mem0[884] = 50'h0000000000000;
    mem0[885] = 50'h0000000000000;
    mem0[886] = 50'h0000000000000;
    mem0[887] = 50'h0000000000000;
    mem0[888] = 50'h0000000000000;
    mem0[889] = 50'h0000000000000;
    mem0[890] = 50'h0000000000000;
    mem0[891] = 50'h0000000000000;
    mem0[892] = 50'h0000000000000;
    mem0[893] = 50'h0000000000000;
    mem0[894] = 50'h0000000000000;
    mem0[895] = 50'h0000000000000;
    mem0[896] = 50'h0000000000000;
    mem0[897] = 50'h0000000000000;
    mem0[898] = 50'h0000000000000;
    mem0[899] = 50'h0000000000000;
    mem0[900] = 50'h0000000000000;
    mem0[901] = 50'h0000000000000;
    mem0[902] = 50'h0000000000000;
    mem0[903] = 50'h0000000000000;
    mem0[904] = 50'h0000000000000;
    mem0[905] = 50'h0000000000000;
    mem0[906] = 50'h0000000000000;
    mem0[907] = 50'h0000000000000;
    mem0[908] = 50'h0000000000000;
    mem0[909] = 50'h0000000000000;
    mem0[910] = 50'h0000000000000;
    mem0[911] = 50'h0000000000000;
    mem0[912] = 50'h0000000000000;
    mem0[913] = 50'h0000000000000;
    mem0[914] = 50'h0000000000000;
    mem0[915] = 50'h0000000000000;
    mem0[916] = 50'h0000000000000;
    mem0[917] = 50'h0000000000000;
    mem0[918] = 50'h0000000000000;
    mem0[919] = 50'h0000000000000;
    mem0[920] = 50'h0000000000000;
    mem0[921] = 50'h0000000000000;
    mem0[922] = 50'h0000000000000;
    mem0[923] = 50'h0000000000000;
    mem0[924] = 50'h0000000000000;
    mem0[925] = 50'h0000000000000;
    mem0[926] = 50'h0000000000000;
    mem0[927] = 50'h0000000000000;
    mem0[928] = 50'h0000000000000;
    mem0[929] = 50'h0000000000000;
    mem0[930] = 50'h0000000000000;
    mem0[931] = 50'h0000000000000;
    mem0[932] = 50'h0000000000000;
    mem0[933] = 50'h0000000000000;
    mem0[934] = 50'h0000000000000;
    mem0[935] = 50'h0000000000000;
    mem0[936] = 50'h0000000000000;
    mem0[937] = 50'h0000000000000;
    mem0[938] = 50'h0000000000000;
    mem0[939] = 50'h0000000000000;
    mem0[940] = 50'h0000000000000;
    mem0[941] = 50'h0000000000000;
    mem0[942] = 50'h0000000000000;
    mem0[943] = 50'h0000000000000;
    mem0[944] = 50'h0000000000000;
    mem0[945] = 50'h0000000000000;
    mem0[946] = 50'h0000000000000;
    mem0[947] = 50'h0000000000000;
    mem0[948] = 50'h0000000000000;
    mem0[949] = 50'h0000000000000;
    mem0[950] = 50'h0000000000000;
    mem0[951] = 50'h0000000000000;
    mem0[952] = 50'h0000000000000;
    mem0[953] = 50'h0000000000000;
    mem0[954] = 50'h0000000000000;
    mem0[955] = 50'h0000000000000;
    mem0[956] = 50'h0000000000000;
    mem0[957] = 50'h0000000000000;
    mem0[958] = 50'h0000000000000;
    mem0[959] = 50'h0000000000000;
    mem0[960] = 50'h0000000000000;
    mem0[961] = 50'h0000000000000;
    mem0[962] = 50'h0000000000000;
    mem0[963] = 50'h0000000000000;
    mem0[964] = 50'h0000000000000;
    mem0[965] = 50'h0000000000000;
    mem0[966] = 50'h0000000000000;
    mem0[967] = 50'h0000000000000;
    mem0[968] = 50'h0000000000000;
    mem0[969] = 50'h0000000000000;
    mem0[970] = 50'h0000000000000;
    mem0[971] = 50'h0000000000000;
    mem0[972] = 50'h0000000000000;
    mem0[973] = 50'h0000000000000;
    mem0[974] = 50'h0000000000000;
    mem0[975] = 50'h0000000000000;
    mem0[976] = 50'h0000000000000;
    mem0[977] = 50'h0000000000000;
    mem0[978] = 50'h0000000000000;
    mem0[979] = 50'h0000000000000;
    mem0[980] = 50'h0000000000000;
    mem0[981] = 50'h0000000000000;
    mem0[982] = 50'h0000000000000;
    mem0[983] = 50'h0000000000000;
    mem0[984] = 50'h0000000000000;
    mem0[985] = 50'h0000000000000;
    mem0[986] = 50'h0000000000000;
    mem0[987] = 50'h0000000000000;
    mem0[988] = 50'h0000000000000;
    mem0[989] = 50'h0000000000000;
    mem0[990] = 50'h0000000000000;
    mem0[991] = 50'h0000000000000;
    mem0[992] = 50'h0000000000000;
    mem0[993] = 50'h0000000000000;
    mem0[994] = 50'h0000000000000;
    mem0[995] = 50'h0000000000000;
    mem0[996] = 50'h0000000000000;
    mem0[997] = 50'h0000000000000;
    mem0[998] = 50'h0000000000000;
    mem0[999] = 50'h0000000000000;
    mem0[1000] = 50'h0000000000000;
    mem0[1001] = 50'h0000000000000;
    mem0[1002] = 50'h0000000000000;
    mem0[1003] = 50'h0000000000000;
    mem0[1004] = 50'h0000000000000;
    mem0[1005] = 50'h0000000000000;
    mem0[1006] = 50'h0000000000000;
    mem0[1007] = 50'h0000000000000;
    mem0[1008] = 50'h0000000000000;
    mem0[1009] = 50'h0000000000000;
    mem0[1010] = 50'h0000000000000;
    mem0[1011] = 50'h0000000000000;
    mem0[1012] = 50'h0000000000000;
    mem0[1013] = 50'h0000000000000;
    mem0[1014] = 50'h0000000000000;
    mem0[1015] = 50'h0000000000000;
    mem0[1016] = 50'h0000000000000;
    mem0[1017] = 50'h0000000000000;
    mem0[1018] = 50'h0000000000000;
    mem0[1019] = 50'h0000000000000;
    mem0[1020] = 50'h0000000000000;
    mem0[1021] = 50'h0000000000000;
    mem0[1022] = 50'h0000000000000;
    mem0[1023] = 50'h0000000000000;
    mem0[1024] = 50'h0000000000000;
    mem0[1025] = 50'h0000000000000;
    mem0[1026] = 50'h0000000000000;
    mem0[1027] = 50'h0000000000000;
    mem0[1028] = 50'h0000000000000;
    mem0[1029] = 50'h0000000000000;
    mem0[1030] = 50'h0000000000000;
    mem0[1031] = 50'h0000000000000;
    mem0[1032] = 50'h0000000000000;
    mem0[1033] = 50'h0000000000000;
    mem0[1034] = 50'h0000000000000;
    mem0[1035] = 50'h0000000000000;
    mem0[1036] = 50'h0000000000000;
    mem0[1037] = 50'h0000000000000;
    mem0[1038] = 50'h0000000000000;
    mem0[1039] = 50'h0000000000000;
    mem0[1040] = 50'h0000000000000;
    mem0[1041] = 50'h0000000000000;
    mem0[1042] = 50'h0000000000000;
    mem0[1043] = 50'h0000000000000;
    mem0[1044] = 50'h0000000000000;
    mem0[1045] = 50'h0000000000000;
    mem0[1046] = 50'h0000000000000;
    mem0[1047] = 50'h0000000000000;
    mem0[1048] = 50'h0000000000000;
    mem0[1049] = 50'h0000000000000;
    mem0[1050] = 50'h0000000000000;
    mem0[1051] = 50'h0000000000000;
    mem0[1052] = 50'h0000000000000;
    mem0[1053] = 50'h0000000000000;
    mem0[1054] = 50'h0000000000000;
    mem0[1055] = 50'h0000000000000;
    mem0[1056] = 50'h0000000000000;
    mem0[1057] = 50'h0000000000000;
    mem0[1058] = 50'h0000000000000;
    mem0[1059] = 50'h0000000000000;
    mem0[1060] = 50'h0000000000000;
    mem0[1061] = 50'h0000000000000;
    mem0[1062] = 50'h0000000000000;
    mem0[1063] = 50'h0000000000000;
    mem0[1064] = 50'h0000000000000;
    mem0[1065] = 50'h0000000000000;
    mem0[1066] = 50'h0000000000000;
    mem0[1067] = 50'h0000000000000;
    mem0[1068] = 50'h0000000000000;
    mem0[1069] = 50'h0000000000000;
    mem0[1070] = 50'h0000000000000;
    mem0[1071] = 50'h0000000000000;
    mem0[1072] = 50'h0000000000000;
    mem0[1073] = 50'h0000000000000;
    mem0[1074] = 50'h0000000000000;
    mem0[1075] = 50'h0000000000000;
    mem0[1076] = 50'h0000000000000;
    mem0[1077] = 50'h0000000000000;
    mem0[1078] = 50'h0000000000000;
    mem0[1079] = 50'h0000000000000;
    mem0[1080] = 50'h0000000000000;
    mem0[1081] = 50'h0000000000000;
    mem0[1082] = 50'h0000000000000;
    mem0[1083] = 50'h0000000000000;
    mem0[1084] = 50'h0000000000000;
    mem0[1085] = 50'h0000000000000;
    mem0[1086] = 50'h0000000000000;
    mem0[1087] = 50'h0000000000000;
    mem0[1088] = 50'h0000000000000;
    mem0[1089] = 50'h0000000000000;
    mem0[1090] = 50'h0000000000000;
    mem0[1091] = 50'h0000000000000;
    mem0[1092] = 50'h0000000000000;
    mem0[1093] = 50'h0000000000000;
    mem0[1094] = 50'h0000000000000;
    mem0[1095] = 50'h0000000000000;
    mem0[1096] = 50'h0000000000000;
    mem0[1097] = 50'h0000000000000;
    mem0[1098] = 50'h0000000000000;
    mem0[1099] = 50'h0000000000000;
    mem0[1100] = 50'h0000000000000;
    mem0[1101] = 50'h0000000000000;
    mem0[1102] = 50'h0000000000000;
    mem0[1103] = 50'h0000000000000;
    mem0[1104] = 50'h0000000000000;
    mem0[1105] = 50'h0000000000000;
    mem0[1106] = 50'h0000000000000;
    mem0[1107] = 50'h0000000000000;
    mem0[1108] = 50'h0000000000000;
    mem0[1109] = 50'h0000000000000;
    mem0[1110] = 50'h0000000000000;
    mem0[1111] = 50'h0000000000000;
    mem0[1112] = 50'h0000000000000;
    mem0[1113] = 50'h0000000000000;
    mem0[1114] = 50'h0000000000000;
    mem0[1115] = 50'h0000000000000;
    mem0[1116] = 50'h0000000000000;
    mem0[1117] = 50'h0000000000000;
    mem0[1118] = 50'h0000000000000;
    mem0[1119] = 50'h0000000000000;
    mem0[1120] = 50'h0000000000000;
    mem0[1121] = 50'h0000000000000;
    mem0[1122] = 50'h0000000000000;
    mem0[1123] = 50'h0000000000000;
    mem0[1124] = 50'h0000000000000;
    mem0[1125] = 50'h0000000000000;
    mem0[1126] = 50'h0000000000000;
    mem0[1127] = 50'h0000000000000;
    mem0[1128] = 50'h0000000000000;
    mem0[1129] = 50'h0000000000000;
    mem0[1130] = 50'h0000000000000;
    mem0[1131] = 50'h0000000000000;
    mem0[1132] = 50'h0000000000000;
    mem0[1133] = 50'h0000000000000;
    mem0[1134] = 50'h0000000000000;
    mem0[1135] = 50'h0000000000000;
    mem0[1136] = 50'h0000000000000;
    mem0[1137] = 50'h0000000000000;
    mem0[1138] = 50'h0000000000000;
    mem0[1139] = 50'h0000000000000;
    mem0[1140] = 50'h0000000000000;
    mem0[1141] = 50'h0000000000000;
    mem0[1142] = 50'h0000000000000;
    mem0[1143] = 50'h0000000000000;
    mem0[1144] = 50'h0000000000000;
    mem0[1145] = 50'h0000000000000;
    mem0[1146] = 50'h0000000000000;
    mem0[1147] = 50'h0000000000000;
    mem0[1148] = 50'h0000000000000;
    mem0[1149] = 50'h0000000000000;
    mem0[1150] = 50'h0000000000000;
    mem0[1151] = 50'h0000000000000;
    mem0[1152] = 50'h0000000000000;
    mem0[1153] = 50'h0000000000000;
    mem0[1154] = 50'h0000000000000;
    mem0[1155] = 50'h0000000000000;
    mem0[1156] = 50'h0000000000000;
    mem0[1157] = 50'h0000000000000;
    mem0[1158] = 50'h0000000000000;
    mem0[1159] = 50'h0000000000000;
    mem0[1160] = 50'h0000000000000;
    mem0[1161] = 50'h0000000000000;
    mem0[1162] = 50'h0000000000000;
    mem0[1163] = 50'h0000000000000;
    mem0[1164] = 50'h0000000000000;
    mem0[1165] = 50'h0000000000000;
    mem0[1166] = 50'h0000000000000;
    mem0[1167] = 50'h0000000000000;
    mem0[1168] = 50'h0000000000000;
    mem0[1169] = 50'h0000000000000;
    mem0[1170] = 50'h0000000000000;
    mem0[1171] = 50'h0000000000000;
    mem0[1172] = 50'h0000000000000;
    mem0[1173] = 50'h0000000000000;
    mem0[1174] = 50'h0000000000000;
    mem0[1175] = 50'h0000000000000;
    mem0[1176] = 50'h0000000000000;
    mem0[1177] = 50'h0000000000000;
    mem0[1178] = 50'h0000000000000;
    mem0[1179] = 50'h0000000000000;
    mem0[1180] = 50'h0000000000000;
    mem0[1181] = 50'h0000000000000;
    mem0[1182] = 50'h0000000000000;
    mem0[1183] = 50'h0000000000000;
    mem0[1184] = 50'h0000000000000;
    mem0[1185] = 50'h0000000000000;
    mem0[1186] = 50'h0000000000000;
    mem0[1187] = 50'h0000000000000;
    mem0[1188] = 50'h0000000000000;
    mem0[1189] = 50'h0000000000000;
    mem0[1190] = 50'h0000000000000;
    mem0[1191] = 50'h0000000000000;
    mem0[1192] = 50'h0000000000000;
    mem0[1193] = 50'h0000000000000;
    mem0[1194] = 50'h0000000000000;
    mem0[1195] = 50'h0000000000000;
    mem0[1196] = 50'h0000000000000;
    mem0[1197] = 50'h0000000000000;
    mem0[1198] = 50'h0000000000000;
    mem0[1199] = 50'h0000000000000;
    mem0[1200] = 50'h0000000000000;
    mem0[1201] = 50'h0000000000000;
    mem0[1202] = 50'h0000000000000;
    mem0[1203] = 50'h0000000000000;
    mem0[1204] = 50'h0000000000000;
    mem0[1205] = 50'h0000000000000;
    mem0[1206] = 50'h0000000000000;
    mem0[1207] = 50'h0000000000000;
    mem0[1208] = 50'h0000000000000;
    mem0[1209] = 50'h0000000000000;
    mem0[1210] = 50'h0000000000000;
    mem0[1211] = 50'h0000000000000;
    mem0[1212] = 50'h0000000000000;
    mem0[1213] = 50'h0000000000000;
    mem0[1214] = 50'h0000000000000;
    mem0[1215] = 50'h0000000000000;
    mem0[1216] = 50'h0000000000000;
    mem0[1217] = 50'h0000000000000;
    mem0[1218] = 50'h0000000000000;
    mem0[1219] = 50'h0000000000000;
    mem0[1220] = 50'h0000000000000;
    mem0[1221] = 50'h0000000000000;
    mem0[1222] = 50'h0000000000000;
    mem0[1223] = 50'h0000000000000;
    mem0[1224] = 50'h0000000000000;
    mem0[1225] = 50'h0000000000000;
    mem0[1226] = 50'h0000000000000;
    mem0[1227] = 50'h0000000000000;
    mem0[1228] = 50'h0000000000000;
    mem0[1229] = 50'h0000000000000;
    mem0[1230] = 50'h0000000000000;
    mem0[1231] = 50'h0000000000000;
    mem0[1232] = 50'h0000000000000;
    mem0[1233] = 50'h0000000000000;
    mem0[1234] = 50'h0000000000000;
    mem0[1235] = 50'h0000000000000;
    mem0[1236] = 50'h0000000000000;
    mem0[1237] = 50'h0000000000000;
    mem0[1238] = 50'h0000000000000;
    mem0[1239] = 50'h0000000000000;
    mem0[1240] = 50'h0000000000000;
    mem0[1241] = 50'h0000000000000;
    mem0[1242] = 50'h0000000000000;
    mem0[1243] = 50'h0000000000000;
    mem0[1244] = 50'h0000000000000;
    mem0[1245] = 50'h0000000000000;
    mem0[1246] = 50'h0000000000000;
    mem0[1247] = 50'h0000000000000;
    mem0[1248] = 50'h0000000000000;
    mem0[1249] = 50'h0000000000000;
    mem0[1250] = 50'h0000000000000;
    mem0[1251] = 50'h0000000000000;
    mem0[1252] = 50'h0000000000000;
    mem0[1253] = 50'h0000000000000;
    mem0[1254] = 50'h0000000000000;
    mem0[1255] = 50'h0000000000000;
    mem0[1256] = 50'h0000000000000;
    mem0[1257] = 50'h0000000000000;
    mem0[1258] = 50'h0000000000000;
    mem0[1259] = 50'h0000000000000;
    mem0[1260] = 50'h0000000000000;
    mem0[1261] = 50'h0000000000000;
    mem0[1262] = 50'h0000000000000;
    mem0[1263] = 50'h0000000000000;
    mem0[1264] = 50'h0000000000000;
    mem0[1265] = 50'h0000000000000;
    mem0[1266] = 50'h0000000000000;
    mem0[1267] = 50'h0000000000000;
    mem0[1268] = 50'h0000000000000;
    mem0[1269] = 50'h0000000000000;
    mem0[1270] = 50'h0000000000000;
    mem0[1271] = 50'h0000000000000;
    mem0[1272] = 50'h0000000000000;
    mem0[1273] = 50'h0000000000000;
    mem0[1274] = 50'h0000000000000;
    mem0[1275] = 50'h0000000000000;
    mem0[1276] = 50'h0000000000000;
    mem0[1277] = 50'h0000000000000;
    mem0[1278] = 50'h0000000000000;
    mem0[1279] = 50'h0000000000000;
    mem0[1280] = 50'h0000000000000;
    mem0[1281] = 50'h0000000000000;
    mem0[1282] = 50'h0000000000000;
    mem0[1283] = 50'h0000000000000;
    mem0[1284] = 50'h0000000000000;
    mem0[1285] = 50'h0000000000000;
    mem0[1286] = 50'h0000000000000;
    mem0[1287] = 50'h0000000000000;
    mem0[1288] = 50'h0000000000000;
    mem0[1289] = 50'h0000000000000;
    mem0[1290] = 50'h0000000000000;
    mem0[1291] = 50'h0000000000000;
    mem0[1292] = 50'h0000000000000;
    mem0[1293] = 50'h0000000000000;
    mem0[1294] = 50'h0000000000000;
    mem0[1295] = 50'h0000000000000;
    mem0[1296] = 50'h0000000000000;
    mem0[1297] = 50'h0000000000000;
    mem0[1298] = 50'h0000000000000;
    mem0[1299] = 50'h0000000000000;
    mem0[1300] = 50'h0000000000000;
    mem0[1301] = 50'h0000000000000;
    mem0[1302] = 50'h0000000000000;
    mem0[1303] = 50'h0000000000000;
    mem0[1304] = 50'h0000000000000;
    mem0[1305] = 50'h0000000000000;
    mem0[1306] = 50'h0000000000000;
    mem0[1307] = 50'h0000000000000;
    mem0[1308] = 50'h0000000000000;
    mem0[1309] = 50'h0000000000000;
    mem0[1310] = 50'h0000000000000;
    mem0[1311] = 50'h0000000000000;
    mem0[1312] = 50'h0000000000000;
    mem0[1313] = 50'h0000000000000;
    mem0[1314] = 50'h0000000000000;
    mem0[1315] = 50'h0000000000000;
    mem0[1316] = 50'h0000000000000;
    mem0[1317] = 50'h0000000000000;
    mem0[1318] = 50'h0000000000000;
    mem0[1319] = 50'h0000000000000;
    mem0[1320] = 50'h0000000000000;
    mem0[1321] = 50'h0000000000000;
    mem0[1322] = 50'h0000000000000;
    mem0[1323] = 50'h0000000000000;
    mem0[1324] = 50'h0000000000000;
    mem0[1325] = 50'h0000000000000;
    mem0[1326] = 50'h0000000000000;
    mem0[1327] = 50'h0000000000000;
    mem0[1328] = 50'h0000000000000;
    mem0[1329] = 50'h0000000000000;
    mem0[1330] = 50'h0000000000000;
    mem0[1331] = 50'h0000000000000;
    mem0[1332] = 50'h0000000000000;
    mem0[1333] = 50'h0000000000000;
    mem0[1334] = 50'h0000000000000;
    mem0[1335] = 50'h0000000000000;
    mem0[1336] = 50'h0000000000000;
    mem0[1337] = 50'h0000000000000;
    mem0[1338] = 50'h0000000000000;
    mem0[1339] = 50'h0000000000000;
    mem0[1340] = 50'h0000000000000;
    mem0[1341] = 50'h0000000000000;
    mem0[1342] = 50'h0000000000000;
    mem0[1343] = 50'h0000000000000;
    mem0[1344] = 50'h0000000000000;
    mem0[1345] = 50'h0000000000000;
    mem0[1346] = 50'h0000000000000;
    mem0[1347] = 50'h0000000000000;
    mem0[1348] = 50'h0000000000000;
    mem0[1349] = 50'h0000000000000;
    mem0[1350] = 50'h0000000000000;
    mem0[1351] = 50'h0000000000000;
    mem0[1352] = 50'h0000000000000;
    mem0[1353] = 50'h0000000000000;
    mem0[1354] = 50'h0000000000000;
    mem0[1355] = 50'h0000000000000;
    mem0[1356] = 50'h0000000000000;
    mem0[1357] = 50'h0000000000000;
    mem0[1358] = 50'h0000000000000;
    mem0[1359] = 50'h0000000000000;
    mem0[1360] = 50'h0000000000000;
    mem0[1361] = 50'h0000000000000;
    mem0[1362] = 50'h0000000000000;
    mem0[1363] = 50'h0000000000000;
    mem0[1364] = 50'h0000000000000;
    mem0[1365] = 50'h0000000000000;
    mem0[1366] = 50'h0000000000000;
    mem0[1367] = 50'h0000000000000;
    mem0[1368] = 50'h0000000000000;
    mem0[1369] = 50'h0000000000000;
    mem0[1370] = 50'h0000000000000;
    mem0[1371] = 50'h0000000000000;
    mem0[1372] = 50'h0000000000000;
    mem0[1373] = 50'h0000000000000;
    mem0[1374] = 50'h0000000000000;
    mem0[1375] = 50'h0000000000000;
    mem0[1376] = 50'h0000000000000;
    mem0[1377] = 50'h0000000000000;
    mem0[1378] = 50'h0000000000000;
    mem0[1379] = 50'h0000000000000;
    mem0[1380] = 50'h0000000000000;
    mem0[1381] = 50'h0000000000000;
    mem0[1382] = 50'h0000000000000;
    mem0[1383] = 50'h0000000000000;
    mem0[1384] = 50'h0000000000000;
    mem0[1385] = 50'h0000000000000;
    mem0[1386] = 50'h0000000000000;
    mem0[1387] = 50'h0000000000000;
    mem0[1388] = 50'h0000000000000;
    mem0[1389] = 50'h0000000000000;
    mem0[1390] = 50'h0000000000000;
    mem0[1391] = 50'h0000000000000;
    mem0[1392] = 50'h0000000000000;
    mem0[1393] = 50'h0000000000000;
    mem0[1394] = 50'h0000000000000;
    mem0[1395] = 50'h0000000000000;
    mem0[1396] = 50'h0000000000000;
    mem0[1397] = 50'h0000000000000;
    mem0[1398] = 50'h0000000000000;
    mem0[1399] = 50'h0000000000000;
    mem0[1400] = 50'h0000000000000;
    mem0[1401] = 50'h0000000000000;
    mem0[1402] = 50'h0000000000000;
    mem0[1403] = 50'h0000000000000;
    mem0[1404] = 50'h0000000000000;
    mem0[1405] = 50'h0000000000000;
    mem0[1406] = 50'h0000000000000;
    mem0[1407] = 50'h0000000000000;
    mem0[1408] = 50'h0000000000000;
    mem0[1409] = 50'h0000000000000;
    mem0[1410] = 50'h0000000000000;
    mem0[1411] = 50'h0000000000000;
    mem0[1412] = 50'h0000000000000;
    mem0[1413] = 50'h0000000000000;
    mem0[1414] = 50'h0000000000000;
    mem0[1415] = 50'h0000000000000;
    mem0[1416] = 50'h0000000000000;
    mem0[1417] = 50'h0000000000000;
    mem0[1418] = 50'h0000000000000;
    mem0[1419] = 50'h0000000000000;
    mem0[1420] = 50'h0000000000000;
    mem0[1421] = 50'h0000000000000;
    mem0[1422] = 50'h0000000000000;
    mem0[1423] = 50'h0000000000000;
    mem0[1424] = 50'h0000000000000;
    mem0[1425] = 50'h0000000000000;
    mem0[1426] = 50'h0000000000000;
    mem0[1427] = 50'h0000000000000;
    mem0[1428] = 50'h0000000000000;
    mem0[1429] = 50'h0000000000000;
    mem0[1430] = 50'h0000000000000;
    mem0[1431] = 50'h0000000000000;
    mem0[1432] = 50'h0000000000000;
    mem0[1433] = 50'h0000000000000;
    mem0[1434] = 50'h0000000000000;
    mem0[1435] = 50'h0000000000000;
    mem0[1436] = 50'h0000000000000;
    mem0[1437] = 50'h0000000000000;
    mem0[1438] = 50'h0000000000000;
    mem0[1439] = 50'h0000000000000;
    mem0[1440] = 50'h0000000000000;
    mem0[1441] = 50'h0000000000000;
    mem0[1442] = 50'h0000000000000;
    mem0[1443] = 50'h0000000000000;
    mem0[1444] = 50'h0000000000000;
    mem0[1445] = 50'h0000000000000;
    mem0[1446] = 50'h0000000000000;
    mem0[1447] = 50'h0000000000000;
    mem0[1448] = 50'h0000000000000;
    mem0[1449] = 50'h0000000000000;
    mem0[1450] = 50'h0000000000000;
    mem0[1451] = 50'h0000000000000;
    mem0[1452] = 50'h0000000000000;
    mem0[1453] = 50'h0000000000000;
    mem0[1454] = 50'h0000000000000;
    mem0[1455] = 50'h0000000000000;
    mem0[1456] = 50'h0000000000000;
    mem0[1457] = 50'h0000000000000;
    mem0[1458] = 50'h0000000000000;
    mem0[1459] = 50'h0000000000000;
    mem0[1460] = 50'h0000000000000;
    mem0[1461] = 50'h0000000000000;
    mem0[1462] = 50'h0000000000000;
    mem0[1463] = 50'h0000000000000;
    mem0[1464] = 50'h0000000000000;
    mem0[1465] = 50'h0000000000000;
    mem0[1466] = 50'h0000000000000;
    mem0[1467] = 50'h0000000000000;
    mem0[1468] = 50'h0000000000000;
    mem0[1469] = 50'h0000000000000;
    mem0[1470] = 50'h0000000000000;
    mem0[1471] = 50'h0000000000000;
    mem0[1472] = 50'h0000000000000;
    mem0[1473] = 50'h0000000000000;
    mem0[1474] = 50'h0000000000000;
    mem0[1475] = 50'h0000000000000;
    mem0[1476] = 50'h0000000000000;
    mem0[1477] = 50'h0000000000000;
    mem0[1478] = 50'h0000000000000;
    mem0[1479] = 50'h0000000000000;
    mem0[1480] = 50'h0000000000000;
    mem0[1481] = 50'h0000000000000;
    mem0[1482] = 50'h0000000000000;
    mem0[1483] = 50'h0000000000000;
    mem0[1484] = 50'h0000000000000;
    mem0[1485] = 50'h0000000000000;
    mem0[1486] = 50'h0000000000000;
    mem0[1487] = 50'h0000000000000;
    mem0[1488] = 50'h0000000000000;
    mem0[1489] = 50'h0000000000000;
    mem0[1490] = 50'h0000000000000;
    mem0[1491] = 50'h0000000000000;
    mem0[1492] = 50'h0000000000000;
    mem0[1493] = 50'h0000000000000;
    mem0[1494] = 50'h0000000000000;
    mem0[1495] = 50'h0000000000000;
    mem0[1496] = 50'h0000000000000;
    mem0[1497] = 50'h0000000000000;
    mem0[1498] = 50'h0000000000000;
    mem0[1499] = 50'h0000000000000;
    mem0[1500] = 50'h0000000000000;
    mem0[1501] = 50'h0000000000000;
    mem0[1502] = 50'h0000000000000;
    mem0[1503] = 50'h0000000000000;
    mem0[1504] = 50'h0000000000000;
    mem0[1505] = 50'h0000000000000;
    mem0[1506] = 50'h0000000000000;
    mem0[1507] = 50'h0000000000000;
    mem0[1508] = 50'h0000000000000;
    mem0[1509] = 50'h0000000000000;
    mem0[1510] = 50'h0000000000000;
    mem0[1511] = 50'h0000000000000;
    mem0[1512] = 50'h0000000000000;
    mem0[1513] = 50'h0000000000000;
    mem0[1514] = 50'h0000000000000;
    mem0[1515] = 50'h0000000000000;
    mem0[1516] = 50'h0000000000000;
    mem0[1517] = 50'h0000000000000;
    mem0[1518] = 50'h0000000000000;
    mem0[1519] = 50'h0000000000000;
    mem0[1520] = 50'h0000000000000;
    mem0[1521] = 50'h0000000000000;
    mem0[1522] = 50'h0000000000000;
    mem0[1523] = 50'h0000000000000;
    mem0[1524] = 50'h0000000000000;
    mem0[1525] = 50'h0000000000000;
    mem0[1526] = 50'h0000000000000;
    mem0[1527] = 50'h0000000000000;
    mem0[1528] = 50'h0000000000000;
    mem0[1529] = 50'h0000000000000;
    mem0[1530] = 50'h0000000000000;
    mem0[1531] = 50'h0000000000000;
    mem0[1532] = 50'h0000000000000;
    mem0[1533] = 50'h0000000000000;
    mem0[1534] = 50'h0000000000000;
    mem0[1535] = 50'h0000000000000;
    mem0[1536] = 50'h0000000000000;
    mem0[1537] = 50'h0000000000000;
    mem0[1538] = 50'h0000000000000;
    mem0[1539] = 50'h0000000000000;
    mem0[1540] = 50'h0000000000000;
    mem0[1541] = 50'h0000000000000;
    mem0[1542] = 50'h0000000000000;
    mem0[1543] = 50'h0000000000000;
    mem0[1544] = 50'h0000000000000;
    mem0[1545] = 50'h0000000000000;
    mem0[1546] = 50'h0000000000000;
    mem0[1547] = 50'h0000000000000;
    mem0[1548] = 50'h0000000000000;
    mem0[1549] = 50'h0000000000000;
    mem0[1550] = 50'h0000000000000;
    mem0[1551] = 50'h0000000000000;
    mem0[1552] = 50'h0000000000000;
    mem0[1553] = 50'h0000000000000;
    mem0[1554] = 50'h0000000000000;
    mem0[1555] = 50'h0000000000000;
    mem0[1556] = 50'h0000000000000;
    mem0[1557] = 50'h0000000000000;
    mem0[1558] = 50'h0000000000000;
    mem0[1559] = 50'h0000000000000;
    mem0[1560] = 50'h0000000000000;
    mem0[1561] = 50'h0000000000000;
    mem0[1562] = 50'h0000000000000;
    mem0[1563] = 50'h0000000000000;
    mem0[1564] = 50'h0000000000000;
    mem0[1565] = 50'h0000000000000;
    mem0[1566] = 50'h0000000000000;
    mem0[1567] = 50'h0000000000000;
    mem0[1568] = 50'h0000000000000;
    mem0[1569] = 50'h0000000000000;
    mem0[1570] = 50'h0000000000000;
    mem0[1571] = 50'h0000000000000;
    mem0[1572] = 50'h0000000000000;
    mem0[1573] = 50'h0000000000000;
    mem0[1574] = 50'h0000000000000;
    mem0[1575] = 50'h0000000000000;
    mem0[1576] = 50'h0000000000000;
    mem0[1577] = 50'h0000000000000;
    mem0[1578] = 50'h0000000000000;
    mem0[1579] = 50'h0000000000000;
    mem0[1580] = 50'h0000000000000;
    mem0[1581] = 50'h0000000000000;
    mem0[1582] = 50'h0000000000000;
    mem0[1583] = 50'h0000000000000;
    mem0[1584] = 50'h0000000000000;
    mem0[1585] = 50'h0000000000000;
    mem0[1586] = 50'h0000000000000;
    mem0[1587] = 50'h0000000000000;
    mem0[1588] = 50'h0000000000000;
    mem0[1589] = 50'h0000000000000;
    mem0[1590] = 50'h0000000000000;
    mem0[1591] = 50'h0000000000000;
    mem0[1592] = 50'h0000000000000;
    mem0[1593] = 50'h0000000000000;
    mem0[1594] = 50'h0000000000000;
    mem0[1595] = 50'h0000000000000;
    mem0[1596] = 50'h0000000000000;
    mem0[1597] = 50'h0000000000000;
    mem0[1598] = 50'h0000000000000;
    mem0[1599] = 50'h0000000000000;
    mem0[1600] = 50'h0000000000000;
    mem0[1601] = 50'h0000000000000;
    mem0[1602] = 50'h0000000000000;
    mem0[1603] = 50'h0000000000000;
    mem0[1604] = 50'h0000000000000;
    mem0[1605] = 50'h0000000000000;
    mem0[1606] = 50'h0000000000000;
    mem0[1607] = 50'h0000000000000;
    mem0[1608] = 50'h0000000000000;
    mem0[1609] = 50'h0000000000000;
    mem0[1610] = 50'h0000000000000;
    mem0[1611] = 50'h0000000000000;
    mem0[1612] = 50'h0000000000000;
    mem0[1613] = 50'h0000000000000;
    mem0[1614] = 50'h0000000000000;
    mem0[1615] = 50'h0000000000000;
    mem0[1616] = 50'h0000000000000;
    mem0[1617] = 50'h0000000000000;
    mem0[1618] = 50'h0000000000000;
    mem0[1619] = 50'h0000000000000;
    mem0[1620] = 50'h0000000000000;
    mem0[1621] = 50'h0000000000000;
    mem0[1622] = 50'h0000000000000;
    mem0[1623] = 50'h0000000000000;
    mem0[1624] = 50'h0000000000000;
    mem0[1625] = 50'h0000000000000;
    mem0[1626] = 50'h0000000000000;
    mem0[1627] = 50'h0000000000000;
    mem0[1628] = 50'h0000000000000;
    mem0[1629] = 50'h0000000000000;
    mem0[1630] = 50'h0000000000000;
    mem0[1631] = 50'h0000000000000;
    mem0[1632] = 50'h0000000000000;
    mem0[1633] = 50'h0000000000000;
    mem0[1634] = 50'h0000000000000;
    mem0[1635] = 50'h0000000000000;
    mem0[1636] = 50'h0000000000000;
    mem0[1637] = 50'h0000000000000;
    mem0[1638] = 50'h0000000000000;
    mem0[1639] = 50'h0000000000000;
    mem0[1640] = 50'h0000000000000;
    mem0[1641] = 50'h0000000000000;
    mem0[1642] = 50'h0000000000000;
    mem0[1643] = 50'h0000000000000;
    mem0[1644] = 50'h0000000000000;
    mem0[1645] = 50'h0000000000000;
    mem0[1646] = 50'h0000000000000;
    mem0[1647] = 50'h0000000000000;
    mem0[1648] = 50'h0000000000000;
    mem0[1649] = 50'h0000000000000;
    mem0[1650] = 50'h0000000000000;
    mem0[1651] = 50'h0000000000000;
    mem0[1652] = 50'h0000000000000;
    mem0[1653] = 50'h0000000000000;
    mem0[1654] = 50'h0000000000000;
    mem0[1655] = 50'h0000000000000;
    mem0[1656] = 50'h0000000000000;
    mem0[1657] = 50'h0000000000000;
    mem0[1658] = 50'h0000000000000;
    mem0[1659] = 50'h0000000000000;
    mem0[1660] = 50'h0000000000000;
    mem0[1661] = 50'h0000000000000;
    mem0[1662] = 50'h0000000000000;
    mem0[1663] = 50'h0000000000000;
    mem0[1664] = 50'h0000000000000;
    mem0[1665] = 50'h0000000000000;
    mem0[1666] = 50'h0000000000000;
    mem0[1667] = 50'h0000000000000;
    mem0[1668] = 50'h0000000000000;
    mem0[1669] = 50'h0000000000000;
    mem0[1670] = 50'h0000000000000;
    mem0[1671] = 50'h0000000000000;
    mem0[1672] = 50'h0000000000000;
    mem0[1673] = 50'h0000000000000;
    mem0[1674] = 50'h0000000000000;
    mem0[1675] = 50'h0000000000000;
    mem0[1676] = 50'h0000000000000;
    mem0[1677] = 50'h0000000000000;
    mem0[1678] = 50'h0000000000000;
    mem0[1679] = 50'h0000000000000;
    mem0[1680] = 50'h0000000000000;
    mem0[1681] = 50'h0000000000000;
    mem0[1682] = 50'h0000000000000;
    mem0[1683] = 50'h0000000000000;
    mem0[1684] = 50'h0000000000000;
    mem0[1685] = 50'h0000000000000;
    mem0[1686] = 50'h0000000000000;
    mem0[1687] = 50'h0000000000000;
    mem0[1688] = 50'h0000000000000;
    mem0[1689] = 50'h0000000000000;
    mem0[1690] = 50'h0000000000000;
    mem0[1691] = 50'h0000000000000;
    mem0[1692] = 50'h0000000000000;
    mem0[1693] = 50'h0000000000000;
    mem0[1694] = 50'h0000000000000;
    mem0[1695] = 50'h0000000000000;
    mem0[1696] = 50'h0000000000000;
    mem0[1697] = 50'h0000000000000;
    mem0[1698] = 50'h0000000000000;
    mem0[1699] = 50'h0000000000000;
    mem0[1700] = 50'h0000000000000;
    mem0[1701] = 50'h0000000000000;
    mem0[1702] = 50'h0000000000000;
    mem0[1703] = 50'h0000000000000;
    mem0[1704] = 50'h0000000000000;
    mem0[1705] = 50'h0000000000000;
    mem0[1706] = 50'h0000000000000;
    mem0[1707] = 50'h0000000000000;
    mem0[1708] = 50'h0000000000000;
    mem0[1709] = 50'h0000000000000;
    mem0[1710] = 50'h0000000000000;
    mem0[1711] = 50'h0000000000000;
    mem0[1712] = 50'h0000000000000;
    mem0[1713] = 50'h0000000000000;
    mem0[1714] = 50'h0000000000000;
    mem0[1715] = 50'h0000000000000;
    mem0[1716] = 50'h0000000000000;
    mem0[1717] = 50'h0000000000000;
    mem0[1718] = 50'h0000000000000;
    mem0[1719] = 50'h0000000000000;
    mem0[1720] = 50'h0000000000000;
    mem0[1721] = 50'h0000000000000;
    mem0[1722] = 50'h0000000000000;
    mem0[1723] = 50'h0000000000000;
    mem0[1724] = 50'h0000000000000;
    mem0[1725] = 50'h0000000000000;
    mem0[1726] = 50'h0000000000000;
    mem0[1727] = 50'h0000000000000;
    mem0[1728] = 50'h0000000000000;
    mem0[1729] = 50'h0000000000000;
    mem0[1730] = 50'h0000000000000;
    mem0[1731] = 50'h0000000000000;
    mem0[1732] = 50'h0000000000000;
    mem0[1733] = 50'h0000000000000;
    mem0[1734] = 50'h0000000000000;
    mem0[1735] = 50'h0000000000000;
    mem0[1736] = 50'h0000000000000;
    mem0[1737] = 50'h0000000000000;
    mem0[1738] = 50'h0000000000000;
    mem0[1739] = 50'h0000000000000;
    mem0[1740] = 50'h0000000000000;
    mem0[1741] = 50'h0000000000000;
    mem0[1742] = 50'h0000000000000;
    mem0[1743] = 50'h0000000000000;
    mem0[1744] = 50'h0000000000000;
    mem0[1745] = 50'h0000000000000;
    mem0[1746] = 50'h0000000000000;
    mem0[1747] = 50'h0000000000000;
    mem0[1748] = 50'h0000000000000;
    mem0[1749] = 50'h0000000000000;
    mem0[1750] = 50'h0000000000000;
    mem0[1751] = 50'h0000000000000;
    mem0[1752] = 50'h0000000000000;
    mem0[1753] = 50'h0000000000000;
    mem0[1754] = 50'h0000000000000;
    mem0[1755] = 50'h0000000000000;
    mem0[1756] = 50'h0000000000000;
    mem0[1757] = 50'h0000000000000;
    mem0[1758] = 50'h0000000000000;
    mem0[1759] = 50'h0000000000000;
    mem0[1760] = 50'h0000000000000;
    mem0[1761] = 50'h0000000000000;
    mem0[1762] = 50'h0000000000000;
    mem0[1763] = 50'h0000000000000;
    mem0[1764] = 50'h0000000000000;
    mem0[1765] = 50'h0000000000000;
    mem0[1766] = 50'h0000000000000;
    mem0[1767] = 50'h0000000000000;
    mem0[1768] = 50'h0000000000000;
    mem0[1769] = 50'h0000000000000;
    mem0[1770] = 50'h0000000000000;
    mem0[1771] = 50'h0000000000000;
    mem0[1772] = 50'h0000000000000;
    mem0[1773] = 50'h0000000000000;
    mem0[1774] = 50'h0000000000000;
    mem0[1775] = 50'h0000000000000;
    mem0[1776] = 50'h0000000000000;
    mem0[1777] = 50'h0000000000000;
    mem0[1778] = 50'h0000000000000;
    mem0[1779] = 50'h0000000000000;
    mem0[1780] = 50'h0000000000000;
    mem0[1781] = 50'h0000000000000;
    mem0[1782] = 50'h0000000000000;
    mem0[1783] = 50'h0000000000000;
    mem0[1784] = 50'h0000000000000;
    mem0[1785] = 50'h0000000000000;
    mem0[1786] = 50'h0000000000000;
    mem0[1787] = 50'h0000000000000;
    mem0[1788] = 50'h0000000000000;
    mem0[1789] = 50'h0000000000000;
    mem0[1790] = 50'h0000000000000;
    mem0[1791] = 50'h0000000000000;
    mem0[1792] = 50'h0000000000000;
    mem0[1793] = 50'h0000000000000;
    mem0[1794] = 50'h0000000000000;
    mem0[1795] = 50'h0000000000000;
    mem0[1796] = 50'h0000000000000;
    mem0[1797] = 50'h0000000000000;
    mem0[1798] = 50'h0000000000000;
    mem0[1799] = 50'h0000000000000;
    mem0[1800] = 50'h0000000000000;
    mem0[1801] = 50'h0000000000000;
    mem0[1802] = 50'h0000000000000;
    mem0[1803] = 50'h0000000000000;
    mem0[1804] = 50'h0000000000000;
    mem0[1805] = 50'h0000000000000;
    mem0[1806] = 50'h0000000000000;
    mem0[1807] = 50'h0000000000000;
    mem0[1808] = 50'h0000000000000;
    mem0[1809] = 50'h0000000000000;
    mem0[1810] = 50'h0000000000000;
    mem0[1811] = 50'h0000000000000;
    mem0[1812] = 50'h0000000000000;
    mem0[1813] = 50'h0000000000000;
    mem0[1814] = 50'h0000000000000;
    mem0[1815] = 50'h0000000000000;
    mem0[1816] = 50'h0000000000000;
    mem0[1817] = 50'h0000000000000;
    mem0[1818] = 50'h0000000000000;
    mem0[1819] = 50'h0000000000000;
    mem0[1820] = 50'h0000000000000;
    mem0[1821] = 50'h0000000000000;
    mem0[1822] = 50'h0000000000000;
    mem0[1823] = 50'h0000000000000;
    mem0[1824] = 50'h0000000000000;
    mem0[1825] = 50'h0000000000000;
    mem0[1826] = 50'h0000000000000;
    mem0[1827] = 50'h0000000000000;
    mem0[1828] = 50'h0000000000000;
    mem0[1829] = 50'h0000000000000;
    mem0[1830] = 50'h0000000000000;
    mem0[1831] = 50'h0000000000000;
    mem0[1832] = 50'h0000000000000;
    mem0[1833] = 50'h0000000000000;
    mem0[1834] = 50'h0000000000000;
    mem0[1835] = 50'h0000000000000;
    mem0[1836] = 50'h0000000000000;
    mem0[1837] = 50'h0000000000000;
    mem0[1838] = 50'h0000000000000;
    mem0[1839] = 50'h0000000000000;
    mem0[1840] = 50'h0000000000000;
    mem0[1841] = 50'h0000000000000;
    mem0[1842] = 50'h0000000000000;
    mem0[1843] = 50'h0000000000000;
    mem0[1844] = 50'h0000000000000;
    mem0[1845] = 50'h0000000000000;
    mem0[1846] = 50'h0000000000000;
    mem0[1847] = 50'h0000000000000;
    mem0[1848] = 50'h0000000000000;
    mem0[1849] = 50'h0000000000000;
    mem0[1850] = 50'h0000000000000;
    mem0[1851] = 50'h0000000000000;
    mem0[1852] = 50'h0000000000000;
    mem0[1853] = 50'h0000000000000;
    mem0[1854] = 50'h0000000000000;
    mem0[1855] = 50'h0000000000000;
    mem0[1856] = 50'h0000000000000;
    mem0[1857] = 50'h0000000000000;
    mem0[1858] = 50'h0000000000000;
    mem0[1859] = 50'h0000000000000;
    mem0[1860] = 50'h0000000000000;
    mem0[1861] = 50'h0000000000000;
    mem0[1862] = 50'h0000000000000;
    mem0[1863] = 50'h0000000000000;
    mem0[1864] = 50'h0000000000000;
    mem0[1865] = 50'h0000000000000;
    mem0[1866] = 50'h0000000000000;
    mem0[1867] = 50'h0000000000000;
    mem0[1868] = 50'h0000000000000;
    mem0[1869] = 50'h0000000000000;
    mem0[1870] = 50'h0000000000000;
    mem0[1871] = 50'h0000000000000;
    mem0[1872] = 50'h0000000000000;
    mem0[1873] = 50'h0000000000000;
    mem0[1874] = 50'h0000000000000;
    mem0[1875] = 50'h0000000000000;
    mem0[1876] = 50'h0000000000000;
    mem0[1877] = 50'h0000000000000;
    mem0[1878] = 50'h0000000000000;
    mem0[1879] = 50'h0000000000000;
    mem0[1880] = 50'h0000000000000;
    mem0[1881] = 50'h0000000000000;
    mem0[1882] = 50'h0000000000000;
    mem0[1883] = 50'h0000000000000;
    mem0[1884] = 50'h0000000000000;
    mem0[1885] = 50'h0000000000000;
    mem0[1886] = 50'h0000000000000;
    mem0[1887] = 50'h0000000000000;
    mem0[1888] = 50'h0000000000000;
    mem0[1889] = 50'h0000000000000;
    mem0[1890] = 50'h0000000000000;
    mem0[1891] = 50'h0000000000000;
    mem0[1892] = 50'h0000000000000;
    mem0[1893] = 50'h0000000000000;
    mem0[1894] = 50'h0000000000000;
    mem0[1895] = 50'h0000000000000;
    mem0[1896] = 50'h0000000000000;
    mem0[1897] = 50'h0000000000000;
    mem0[1898] = 50'h0000000000000;
    mem0[1899] = 50'h0000000000000;
    mem0[1900] = 50'h0000000000000;
    mem0[1901] = 50'h0000000000000;
    mem0[1902] = 50'h0000000000000;
    mem0[1903] = 50'h0000000000000;
    mem0[1904] = 50'h0000000000000;
    mem0[1905] = 50'h0000000000000;
    mem0[1906] = 50'h0000000000000;
    mem0[1907] = 50'h0000000000000;
    mem0[1908] = 50'h0000000000000;
    mem0[1909] = 50'h0000000000000;
    mem0[1910] = 50'h0000000000000;
    mem0[1911] = 50'h0000000000000;
    mem0[1912] = 50'h0000000000000;
    mem0[1913] = 50'h0000000000000;
    mem0[1914] = 50'h0000000000000;
    mem0[1915] = 50'h0000000000000;
    mem0[1916] = 50'h0000000000000;
    mem0[1917] = 50'h0000000000000;
    mem0[1918] = 50'h0000000000000;
    mem0[1919] = 50'h0000000000000;
    mem0[1920] = 50'h0000000000000;
    mem0[1921] = 50'h0000000000000;
    mem0[1922] = 50'h0000000000000;
    mem0[1923] = 50'h0000000000000;
    mem0[1924] = 50'h0000000000000;
    mem0[1925] = 50'h0000000000000;
    mem0[1926] = 50'h0000000000000;
    mem0[1927] = 50'h0000000000000;
    mem0[1928] = 50'h0000000000000;
    mem0[1929] = 50'h0000000000000;
    mem0[1930] = 50'h0000000000000;
    mem0[1931] = 50'h0000000000000;
    mem0[1932] = 50'h0000000000000;
    mem0[1933] = 50'h0000000000000;
    mem0[1934] = 50'h0000000000000;
    mem0[1935] = 50'h0000000000000;
    mem0[1936] = 50'h0000000000000;
    mem0[1937] = 50'h0000000000000;
    mem0[1938] = 50'h0000000000000;
    mem0[1939] = 50'h0000000000000;
    mem0[1940] = 50'h0000000000000;
    mem0[1941] = 50'h0000000000000;
    mem0[1942] = 50'h0000000000000;
    mem0[1943] = 50'h0000000000000;
    mem0[1944] = 50'h0000000000000;
    mem0[1945] = 50'h0000000000000;
    mem0[1946] = 50'h0000000000000;
    mem0[1947] = 50'h0000000000000;
    mem0[1948] = 50'h0000000000000;
    mem0[1949] = 50'h0000000000000;
    mem0[1950] = 50'h0000000000000;
    mem0[1951] = 50'h0000000000000;
    mem0[1952] = 50'h0000000000000;
    mem0[1953] = 50'h0000000000000;
    mem0[1954] = 50'h0000000000000;
    mem0[1955] = 50'h0000000000000;
    mem0[1956] = 50'h0000000000000;
    mem0[1957] = 50'h0000000000000;
    mem0[1958] = 50'h0000000000000;
    mem0[1959] = 50'h0000000000000;
    mem0[1960] = 50'h0000000000000;
    mem0[1961] = 50'h0000000000000;
    mem0[1962] = 50'h0000000000000;
    mem0[1963] = 50'h0000000000000;
    mem0[1964] = 50'h0000000000000;
    mem0[1965] = 50'h0000000000000;
    mem0[1966] = 50'h0000000000000;
    mem0[1967] = 50'h0000000000000;
    mem0[1968] = 50'h0000000000000;
    mem0[1969] = 50'h0000000000000;
    mem0[1970] = 50'h0000000000000;
    mem0[1971] = 50'h0000000000000;
    mem0[1972] = 50'h0000000000000;
    mem0[1973] = 50'h0000000000000;
    mem0[1974] = 50'h0000000000000;
    mem0[1975] = 50'h0000000000000;
    mem0[1976] = 50'h0000000000000;
    mem0[1977] = 50'h0000000000000;
    mem0[1978] = 50'h0000000000000;
    mem0[1979] = 50'h0000000000000;
    mem0[1980] = 50'h0000000000000;
    mem0[1981] = 50'h0000000000000;
    mem0[1982] = 50'h0000000000000;
    mem0[1983] = 50'h0000000000000;
    mem0[1984] = 50'h0000000000000;
    mem0[1985] = 50'h0000000000000;
    mem0[1986] = 50'h0000000000000;
    mem0[1987] = 50'h0000000000000;
    mem0[1988] = 50'h0000000000000;
    mem0[1989] = 50'h0000000000000;
    mem0[1990] = 50'h0000000000000;
    mem0[1991] = 50'h0000000000000;
    mem0[1992] = 50'h0000000000000;
    mem0[1993] = 50'h0000000000000;
    mem0[1994] = 50'h0000000000000;
    mem0[1995] = 50'h0000000000000;
    mem0[1996] = 50'h0000000000000;
    mem0[1997] = 50'h0000000000000;
    mem0[1998] = 50'h0000000000000;
    mem0[1999] = 50'h0000000000000;
    mem0[2000] = 50'h0000000000000;
    mem0[2001] = 50'h0000000000000;
    mem0[2002] = 50'h0000000000000;
    mem0[2003] = 50'h0000000000000;
    mem0[2004] = 50'h0000000000000;
    mem0[2005] = 50'h0000000000000;
    mem0[2006] = 50'h0000000000000;
    mem0[2007] = 50'h0000000000000;
    mem0[2008] = 50'h0000000000000;
    mem0[2009] = 50'h0000000000000;
    mem0[2010] = 50'h0000000000000;
    mem0[2011] = 50'h0000000000000;
    mem0[2012] = 50'h0000000000000;
    mem0[2013] = 50'h0000000000000;
    mem0[2014] = 50'h0000000000000;
    mem0[2015] = 50'h0000000000000;
    mem0[2016] = 50'h0000000000000;
    mem0[2017] = 50'h0000000000000;
    mem0[2018] = 50'h0000000000000;
    mem0[2019] = 50'h0000000000000;
    mem0[2020] = 50'h0000000000000;
    mem0[2021] = 50'h0000000000000;
    mem0[2022] = 50'h0000000000000;
    mem0[2023] = 50'h0000000000000;
    mem0[2024] = 50'h0000000000000;
    mem0[2025] = 50'h0000000000000;
    mem0[2026] = 50'h0000000000000;
    mem0[2027] = 50'h0000000000000;
    mem0[2028] = 50'h0000000000000;
    mem0[2029] = 50'h0000000000000;
    mem0[2030] = 50'h0000000000000;
    mem0[2031] = 50'h0000000000000;
    mem0[2032] = 50'h0000000000000;
    mem0[2033] = 50'h0000000000000;
    mem0[2034] = 50'h0000000000000;
    mem0[2035] = 50'h0000000000000;
    mem0[2036] = 50'h0000000000000;
    mem0[2037] = 50'h0000000000000;
    mem0[2038] = 50'h0000000000000;
    mem0[2039] = 50'h0000000000000;
    mem0[2040] = 50'h0000000000000;
    mem0[2041] = 50'h0000000000000;
    mem0[2042] = 50'h0000000000000;
    mem0[2043] = 50'h0000000000000;
    mem0[2044] = 50'h0000000000000;
    mem0[2045] = 50'h0000000000000;
    mem0[2046] = 50'h0000000000000;
    mem0[2047] = 50'h0000000000000;
    mem0[2048] = 50'h0000000000000;
    mem0[2049] = 50'h0000000000000;
    mem0[2050] = 50'h0000000000000;
    mem0[2051] = 50'h0000000000000;
    mem0[2052] = 50'h0000000000000;
    mem0[2053] = 50'h0000000000000;
    mem0[2054] = 50'h0000000000000;
    mem0[2055] = 50'h0000000000000;
    mem0[2056] = 50'h0000000000000;
    mem0[2057] = 50'h0000000000000;
    mem0[2058] = 50'h0000000000000;
    mem0[2059] = 50'h0000000000000;
    mem0[2060] = 50'h0000000000000;
    mem0[2061] = 50'h0000000000000;
    mem0[2062] = 50'h0000000000000;
    mem0[2063] = 50'h0000000000000;
    mem0[2064] = 50'h0000000000000;
    mem0[2065] = 50'h0000000000000;
    mem0[2066] = 50'h0000000000000;
    mem0[2067] = 50'h0000000000000;
    mem0[2068] = 50'h0000000000000;
    mem0[2069] = 50'h0000000000000;
    mem0[2070] = 50'h0000000000000;
    mem0[2071] = 50'h0000000000000;
    mem0[2072] = 50'h0000000000000;
    mem0[2073] = 50'h0000000000000;
    mem0[2074] = 50'h0000000000000;
    mem0[2075] = 50'h0000000000000;
    mem0[2076] = 50'h0000000000000;
    mem0[2077] = 50'h0000000000000;
    mem0[2078] = 50'h0000000000000;
    mem0[2079] = 50'h0000000000000;
    mem0[2080] = 50'h0000000000000;
    mem0[2081] = 50'h0000000000000;
    mem0[2082] = 50'h0000000000000;
    mem0[2083] = 50'h0000000000000;
    mem0[2084] = 50'h0000000000000;
    mem0[2085] = 50'h0000000000000;
    mem0[2086] = 50'h0000000000000;
    mem0[2087] = 50'h0000000000000;
    mem0[2088] = 50'h0000000000000;
    mem0[2089] = 50'h0000000000000;
    mem0[2090] = 50'h0000000000000;
    mem0[2091] = 50'h0000000000000;
    mem0[2092] = 50'h0000000000000;
    mem0[2093] = 50'h0000000000000;
    mem0[2094] = 50'h0000000000000;
    mem0[2095] = 50'h0000000000000;
    mem0[2096] = 50'h0000000000000;
    mem0[2097] = 50'h0000000000000;
    mem0[2098] = 50'h0000000000000;
    mem0[2099] = 50'h0000000000000;
    mem0[2100] = 50'h0000000000000;
    mem0[2101] = 50'h0000000000000;
    mem0[2102] = 50'h0000000000000;
    mem0[2103] = 50'h0000000000000;
    mem0[2104] = 50'h0000000000000;
    mem0[2105] = 50'h0000000000000;
    mem0[2106] = 50'h0000000000000;
    mem0[2107] = 50'h0000000000000;
    mem0[2108] = 50'h0000000000000;
    mem0[2109] = 50'h0000000000000;
    mem0[2110] = 50'h0000000000000;
    mem0[2111] = 50'h0000000000000;
    mem0[2112] = 50'h0000000000000;
    mem0[2113] = 50'h0000000000000;
    mem0[2114] = 50'h0000000000000;
    mem0[2115] = 50'h0000000000000;
    mem0[2116] = 50'h0000000000000;
    mem0[2117] = 50'h0000000000000;
    mem0[2118] = 50'h0000000000000;
    mem0[2119] = 50'h0000000000000;
    mem0[2120] = 50'h0000000000000;
    mem0[2121] = 50'h0000000000000;
    mem0[2122] = 50'h0000000000000;
    mem0[2123] = 50'h0000000000000;
    mem0[2124] = 50'h0000000000000;
    mem0[2125] = 50'h0000000000000;
    mem0[2126] = 50'h0000000000000;
    mem0[2127] = 50'h0000000000000;
    mem0[2128] = 50'h0000000000000;
    mem0[2129] = 50'h0000000000000;
    mem0[2130] = 50'h0000000000000;
    mem0[2131] = 50'h0000000000000;
    mem0[2132] = 50'h0000000000000;
    mem0[2133] = 50'h0000000000000;
    mem0[2134] = 50'h0000000000000;
    mem0[2135] = 50'h0000000000000;
    mem0[2136] = 50'h0000000000000;
    mem0[2137] = 50'h0000000000000;
    mem0[2138] = 50'h0000000000000;
    mem0[2139] = 50'h0000000000000;
    mem0[2140] = 50'h0000000000000;
    mem0[2141] = 50'h0000000000000;
    mem0[2142] = 50'h0000000000000;
    mem0[2143] = 50'h0000000000000;
    mem0[2144] = 50'h0000000000000;
    mem0[2145] = 50'h0000000000000;
    mem0[2146] = 50'h0000000000000;
    mem0[2147] = 50'h0000000000000;
    mem0[2148] = 50'h0000000000000;
    mem0[2149] = 50'h0000000000000;
    mem0[2150] = 50'h0000000000000;
    mem0[2151] = 50'h0000000000000;
    mem0[2152] = 50'h0000000000000;
    mem0[2153] = 50'h0000000000000;
    mem0[2154] = 50'h0000000000000;
    mem0[2155] = 50'h0000000000000;
    mem0[2156] = 50'h0000000000000;
    mem0[2157] = 50'h0000000000000;
    mem0[2158] = 50'h0000000000000;
    mem0[2159] = 50'h0000000000000;
    mem0[2160] = 50'h0000000000000;
    mem0[2161] = 50'h0000000000000;
    mem0[2162] = 50'h0000000000000;
    mem0[2163] = 50'h0000000000000;
    mem0[2164] = 50'h0000000000000;
    mem0[2165] = 50'h0000000000000;
    mem0[2166] = 50'h0000000000000;
    mem0[2167] = 50'h0000000000000;
    mem0[2168] = 50'h0000000000000;
    mem0[2169] = 50'h0000000000000;
    mem0[2170] = 50'h0000000000000;
    mem0[2171] = 50'h0000000000000;
    mem0[2172] = 50'h0000000000000;
    mem0[2173] = 50'h0000000000000;
    mem0[2174] = 50'h0000000000000;
    mem0[2175] = 50'h0000000000000;
    mem0[2176] = 50'h0000000000000;
    mem0[2177] = 50'h0000000000000;
    mem0[2178] = 50'h0000000000000;
    mem0[2179] = 50'h0000000000000;
    mem0[2180] = 50'h0000000000000;
    mem0[2181] = 50'h0000000000000;
    mem0[2182] = 50'h0000000000000;
    mem0[2183] = 50'h0000000000000;
    mem0[2184] = 50'h0000000000000;
    mem0[2185] = 50'h0000000000000;
    mem0[2186] = 50'h0000000000000;
    mem0[2187] = 50'h0000000000000;
    mem0[2188] = 50'h0000000000000;
    mem0[2189] = 50'h0000000000000;
    mem0[2190] = 50'h0000000000000;
    mem0[2191] = 50'h0000000000000;
    mem0[2192] = 50'h0000000000000;
    mem0[2193] = 50'h0000000000000;
    mem0[2194] = 50'h0000000000000;
    mem0[2195] = 50'h0000000000000;
    mem0[2196] = 50'h0000000000000;
    mem0[2197] = 50'h0000000000000;
    mem0[2198] = 50'h0000000000000;
    mem0[2199] = 50'h0000000000000;
    mem0[2200] = 50'h0000000000000;
    mem0[2201] = 50'h0000000000000;
    mem0[2202] = 50'h0000000000000;
    mem0[2203] = 50'h0000000000000;
    mem0[2204] = 50'h0000000000000;
    mem0[2205] = 50'h0000000000000;
    mem0[2206] = 50'h0000000000000;
    mem0[2207] = 50'h0000000000000;
    mem0[2208] = 50'h0000000000000;
    mem0[2209] = 50'h0000000000000;
    mem0[2210] = 50'h0000000000000;
    mem0[2211] = 50'h0000000000000;
    mem0[2212] = 50'h0000000000000;
    mem0[2213] = 50'h0000000000000;
    mem0[2214] = 50'h0000000000000;
    mem0[2215] = 50'h0000000000000;
    mem0[2216] = 50'h0000000000000;
    mem0[2217] = 50'h0000000000000;
    mem0[2218] = 50'h0000000000000;
    mem0[2219] = 50'h0000000000000;
    mem0[2220] = 50'h0000000000000;
    mem0[2221] = 50'h0000000000000;
    mem0[2222] = 50'h0000000000000;
    mem0[2223] = 50'h0000000000000;
    mem0[2224] = 50'h0000000000000;
    mem0[2225] = 50'h0000000000000;
    mem0[2226] = 50'h0000000000000;
    mem0[2227] = 50'h0000000000000;
    mem0[2228] = 50'h0000000000000;
    mem0[2229] = 50'h0000000000000;
    mem0[2230] = 50'h0000000000000;
    mem0[2231] = 50'h0000000000000;
    mem0[2232] = 50'h0000000000000;
    mem0[2233] = 50'h0000000000000;
    mem0[2234] = 50'h0000000000000;
    mem0[2235] = 50'h0000000000000;
    mem0[2236] = 50'h0000000000000;
    mem0[2237] = 50'h0000000000000;
    mem0[2238] = 50'h0000000000000;
    mem0[2239] = 50'h0000000000000;
    mem0[2240] = 50'h0000000000000;
    mem0[2241] = 50'h0000000000000;
    mem0[2242] = 50'h0000000000000;
    mem0[2243] = 50'h0000000000000;
    mem0[2244] = 50'h0000000000000;
    mem0[2245] = 50'h0000000000000;
    mem0[2246] = 50'h0000000000000;
    mem0[2247] = 50'h0000000000000;
    mem0[2248] = 50'h0000000000000;
    mem0[2249] = 50'h0000000000000;
    mem0[2250] = 50'h0000000000000;
    mem0[2251] = 50'h0000000000000;
    mem0[2252] = 50'h0000000000000;
    mem0[2253] = 50'h0000000000000;
    mem0[2254] = 50'h0000000000000;
    mem0[2255] = 50'h0000000000000;
    mem0[2256] = 50'h0000000000000;
    mem0[2257] = 50'h0000000000000;
    mem0[2258] = 50'h0000000000000;
    mem0[2259] = 50'h0000000000000;
    mem0[2260] = 50'h0000000000000;
    mem0[2261] = 50'h0000000000000;
    mem0[2262] = 50'h0000000000000;
    mem0[2263] = 50'h0000000000000;
    mem0[2264] = 50'h0000000000000;
    mem0[2265] = 50'h0000000000000;
    mem0[2266] = 50'h0000000000000;
    mem0[2267] = 50'h0000000000000;
    mem0[2268] = 50'h0000000000000;
    mem0[2269] = 50'h0000000000000;
    mem0[2270] = 50'h0000000000000;
    mem0[2271] = 50'h0000000000000;
    mem0[2272] = 50'h0000000000000;
    mem0[2273] = 50'h0000000000000;
    mem0[2274] = 50'h0000000000000;
    mem0[2275] = 50'h0000000000000;
    mem0[2276] = 50'h0000000000000;
    mem0[2277] = 50'h0000000000000;
    mem0[2278] = 50'h0000000000000;
    mem0[2279] = 50'h0000000000000;
    mem0[2280] = 50'h0000000000000;
    mem0[2281] = 50'h0000000000000;
    mem0[2282] = 50'h0000000000000;
    mem0[2283] = 50'h0000000000000;
    mem0[2284] = 50'h0000000000000;
    mem0[2285] = 50'h0000000000000;
    mem0[2286] = 50'h0000000000000;
    mem0[2287] = 50'h0000000000000;
    mem0[2288] = 50'h0000000000000;
    mem0[2289] = 50'h0000000000000;
    mem0[2290] = 50'h0000000000000;
    mem0[2291] = 50'h0000000000000;
    mem0[2292] = 50'h0000000000000;
    mem0[2293] = 50'h0000000000000;
    mem0[2294] = 50'h0000000000000;
    mem0[2295] = 50'h0000000000000;
    mem0[2296] = 50'h0000000000000;
    mem0[2297] = 50'h0000000000000;
    mem0[2298] = 50'h0000000000000;
    mem0[2299] = 50'h0000000000000;
    mem0[2300] = 50'h0000000000000;
    mem0[2301] = 50'h0000000000000;
    mem0[2302] = 50'h0000000000000;
    mem0[2303] = 50'h0000000000000;
    mem0[2304] = 50'h0000000000000;
    mem0[2305] = 50'h0000000000000;
    mem0[2306] = 50'h0000000000000;
    mem0[2307] = 50'h0000000000000;
    mem0[2308] = 50'h0000000000000;
    mem0[2309] = 50'h0000000000000;
    mem0[2310] = 50'h0000000000000;
    mem0[2311] = 50'h0000000000000;
    mem0[2312] = 50'h0000000000000;
    mem0[2313] = 50'h0000000000000;
    mem0[2314] = 50'h0000000000000;
    mem0[2315] = 50'h0000000000000;
    mem0[2316] = 50'h0000000000000;
    mem0[2317] = 50'h0000000000000;
    mem0[2318] = 50'h0000000000000;
    mem0[2319] = 50'h0000000000000;
    mem0[2320] = 50'h0000000000000;
    mem0[2321] = 50'h0000000000000;
    mem0[2322] = 50'h0000000000000;
    mem0[2323] = 50'h0000000000000;
    mem0[2324] = 50'h0000000000000;
    mem0[2325] = 50'h0000000000000;
    mem0[2326] = 50'h0000000000000;
    mem0[2327] = 50'h0000000000000;
    mem0[2328] = 50'h0000000000000;
    mem0[2329] = 50'h0000000000000;
    mem0[2330] = 50'h0000000000000;
    mem0[2331] = 50'h0000000000000;
    mem0[2332] = 50'h0000000000000;
    mem0[2333] = 50'h0000000000000;
    mem0[2334] = 50'h0000000000000;
    mem0[2335] = 50'h0000000000000;
    mem0[2336] = 50'h0000000000000;
    mem0[2337] = 50'h0000000000000;
    mem0[2338] = 50'h0000000000000;
    mem0[2339] = 50'h0000000000000;
    mem0[2340] = 50'h0000000000000;
    mem0[2341] = 50'h0000000000000;
    mem0[2342] = 50'h0000000000000;
    mem0[2343] = 50'h0000000000000;
    mem0[2344] = 50'h0000000000000;
    mem0[2345] = 50'h0000000000000;
    mem0[2346] = 50'h0000000000000;
    mem0[2347] = 50'h0000000000000;
    mem0[2348] = 50'h0000000000000;
    mem0[2349] = 50'h0000000000000;
    mem0[2350] = 50'h0000000000000;
    mem0[2351] = 50'h0000000000000;
    mem0[2352] = 50'h0000000000000;
    mem0[2353] = 50'h0000000000000;
    mem0[2354] = 50'h0000000000000;
    mem0[2355] = 50'h0000000000000;
    mem0[2356] = 50'h0000000000000;
    mem0[2357] = 50'h0000000000000;
    mem0[2358] = 50'h0000000000000;
    mem0[2359] = 50'h0000000000000;
    mem0[2360] = 50'h0000000000000;
    mem0[2361] = 50'h0000000000000;
    mem0[2362] = 50'h0000000000000;
    mem0[2363] = 50'h0000000000000;
    mem0[2364] = 50'h0000000000000;
    mem0[2365] = 50'h0000000000000;
    mem0[2366] = 50'h0000000000000;
    mem0[2367] = 50'h0000000000000;
    mem0[2368] = 50'h0000000000000;
    mem0[2369] = 50'h0000000000000;
    mem0[2370] = 50'h0000000000000;
    mem0[2371] = 50'h0000000000000;
    mem0[2372] = 50'h0000000000000;
    mem0[2373] = 50'h0000000000000;
    mem0[2374] = 50'h0000000000000;
    mem0[2375] = 50'h0000000000000;
    mem0[2376] = 50'h0000000000000;
    mem0[2377] = 50'h0000000000000;
    mem0[2378] = 50'h0000000000000;
    mem0[2379] = 50'h0000000000000;
    mem0[2380] = 50'h0000000000000;
    mem0[2381] = 50'h0000000000000;
    mem0[2382] = 50'h0000000000000;
    mem0[2383] = 50'h0000000000000;
    mem0[2384] = 50'h0000000000000;
    mem0[2385] = 50'h0000000000000;
    mem0[2386] = 50'h0000000000000;
    mem0[2387] = 50'h0000000000000;
    mem0[2388] = 50'h0000000000000;
    mem0[2389] = 50'h0000000000000;
    mem0[2390] = 50'h0000000000000;
    mem0[2391] = 50'h0000000000000;
    mem0[2392] = 50'h0000000000000;
    mem0[2393] = 50'h0000000000000;
    mem0[2394] = 50'h0000000000000;
    mem0[2395] = 50'h0000000000000;
    mem0[2396] = 50'h0000000000000;
    mem0[2397] = 50'h0000000000000;
    mem0[2398] = 50'h0000000000000;
    mem0[2399] = 50'h0000000000000;
    mem0[2400] = 50'h0000000000000;
    mem0[2401] = 50'h0000000000000;
    mem0[2402] = 50'h0000000000000;
    mem0[2403] = 50'h0000000000000;
    mem0[2404] = 50'h0000000000000;
    mem0[2405] = 50'h0000000000000;
    mem0[2406] = 50'h0000000000000;
    mem0[2407] = 50'h0000000000000;
    mem0[2408] = 50'h0000000000000;
    mem0[2409] = 50'h0000000000000;
    mem0[2410] = 50'h0000000000000;
    mem0[2411] = 50'h0000000000000;
    mem0[2412] = 50'h0000000000000;
    mem0[2413] = 50'h0000000000000;
    mem0[2414] = 50'h0000000000000;
    mem0[2415] = 50'h0000000000000;
    mem0[2416] = 50'h0000000000000;
    mem0[2417] = 50'h0000000000000;
    mem0[2418] = 50'h0000000000000;
    mem0[2419] = 50'h0000000000000;
    mem0[2420] = 50'h0000000000000;
    mem0[2421] = 50'h0000000000000;
    mem0[2422] = 50'h0000000000000;
    mem0[2423] = 50'h0000000000000;
    mem0[2424] = 50'h0000000000000;
    mem0[2425] = 50'h0000000000000;
    mem0[2426] = 50'h0000000000000;
    mem0[2427] = 50'h0000000000000;
    mem0[2428] = 50'h0000000000000;
    mem0[2429] = 50'h0000000000000;
    mem0[2430] = 50'h0000000000000;
    mem0[2431] = 50'h0000000000000;
    mem0[2432] = 50'h0000000000000;
    mem0[2433] = 50'h0000000000000;
    mem0[2434] = 50'h0000000000000;
    mem0[2435] = 50'h0000000000000;
    mem0[2436] = 50'h0000000000000;
    mem0[2437] = 50'h0000000000000;
    mem0[2438] = 50'h0000000000000;
    mem0[2439] = 50'h0000000000000;
    mem0[2440] = 50'h0000000000000;
    mem0[2441] = 50'h0000000000000;
    mem0[2442] = 50'h0000000000000;
    mem0[2443] = 50'h0000000000000;
    mem0[2444] = 50'h0000000000000;
    mem0[2445] = 50'h0000000000000;
    mem0[2446] = 50'h0000000000000;
    mem0[2447] = 50'h0000000000000;
    mem0[2448] = 50'h0000000000000;
    mem0[2449] = 50'h0000000000000;
    mem0[2450] = 50'h0000000000000;
    mem0[2451] = 50'h0000000000000;
    mem0[2452] = 50'h0000000000000;
    mem0[2453] = 50'h0000000000000;
    mem0[2454] = 50'h0000000000000;
    mem0[2455] = 50'h0000000000000;
    mem0[2456] = 50'h0000000000000;
    mem0[2457] = 50'h0000000000000;
    mem0[2458] = 50'h0000000000000;
    mem0[2459] = 50'h0000000000000;
    mem0[2460] = 50'h0000000000000;
    mem0[2461] = 50'h0000000000000;
    mem0[2462] = 50'h0000000000000;
    mem0[2463] = 50'h0000000000000;
    mem0[2464] = 50'h0000000000000;
    mem0[2465] = 50'h0000000000000;
    mem0[2466] = 50'h0000000000000;
    mem0[2467] = 50'h0000000000000;
    mem0[2468] = 50'h0000000000000;
    mem0[2469] = 50'h0000000000000;
    mem0[2470] = 50'h0000000000000;
    mem0[2471] = 50'h0000000000000;
    mem0[2472] = 50'h0000000000000;
    mem0[2473] = 50'h0000000000000;
    mem0[2474] = 50'h0000000000000;
    mem0[2475] = 50'h0000000000000;
    mem0[2476] = 50'h0000000000000;
    mem0[2477] = 50'h0000000000000;
    mem0[2478] = 50'h0000000000000;
    mem0[2479] = 50'h0000000000000;
    mem0[2480] = 50'h0000000000000;
    mem0[2481] = 50'h0000000000000;
    mem0[2482] = 50'h0000000000000;
    mem0[2483] = 50'h0000000000000;
    mem0[2484] = 50'h0000000000000;
    mem0[2485] = 50'h0000000000000;
    mem0[2486] = 50'h0000000000000;
    mem0[2487] = 50'h0000000000000;
    mem0[2488] = 50'h0000000000000;
    mem0[2489] = 50'h0000000000000;
    mem0[2490] = 50'h0000000000000;
    mem0[2491] = 50'h0000000000000;
    mem0[2492] = 50'h0000000000000;
    mem0[2493] = 50'h0000000000000;
    mem0[2494] = 50'h0000000000000;
    mem0[2495] = 50'h0000000000000;
    mem0[2496] = 50'h0000000000000;
    mem0[2497] = 50'h0000000000000;
    mem0[2498] = 50'h0000000000000;
    mem0[2499] = 50'h0000000000000;
    mem0[2500] = 50'h0000000000000;
    mem0[2501] = 50'h0000000000000;
    mem0[2502] = 50'h0000000000000;
    mem0[2503] = 50'h0000000000000;
    mem0[2504] = 50'h0000000000000;
    mem0[2505] = 50'h0000000000000;
    mem0[2506] = 50'h0000000000000;
    mem0[2507] = 50'h0000000000000;
    mem0[2508] = 50'h0000000000000;
    mem0[2509] = 50'h0000000000000;
    mem0[2510] = 50'h0000000000000;
    mem0[2511] = 50'h0000000000000;
    mem0[2512] = 50'h0000000000000;
    mem0[2513] = 50'h0000000000000;
    mem0[2514] = 50'h0000000000000;
    mem0[2515] = 50'h0000000000000;
    mem0[2516] = 50'h0000000000000;
    mem0[2517] = 50'h0000000000000;
    mem0[2518] = 50'h0000000000000;
    mem0[2519] = 50'h0000000000000;
    mem0[2520] = 50'h0000000000000;
    mem0[2521] = 50'h0000000000000;
    mem0[2522] = 50'h0000000000000;
    mem0[2523] = 50'h0000000000000;
    mem0[2524] = 50'h0000000000000;
    mem0[2525] = 50'h0000000000000;
    mem0[2526] = 50'h0000000000000;
    mem0[2527] = 50'h0000000000000;
    mem0[2528] = 50'h0000000000000;
    mem0[2529] = 50'h0000000000000;
    mem0[2530] = 50'h0000000000000;
    mem0[2531] = 50'h0000000000000;
    mem0[2532] = 50'h0000000000000;
    mem0[2533] = 50'h0000000000000;
    mem0[2534] = 50'h0000000000000;
    mem0[2535] = 50'h0000000000000;
    mem0[2536] = 50'h0000000000000;
    mem0[2537] = 50'h0000000000000;
    mem0[2538] = 50'h0000000000000;
    mem0[2539] = 50'h0000000000000;
    mem0[2540] = 50'h0000000000000;
    mem0[2541] = 50'h0000000000000;
    mem0[2542] = 50'h0000000000000;
    mem0[2543] = 50'h0000000000000;
    mem0[2544] = 50'h0000000000000;
    mem0[2545] = 50'h0000000000000;
    mem0[2546] = 50'h0000000000000;
    mem0[2547] = 50'h0000000000000;
    mem0[2548] = 50'h0000000000000;
    mem0[2549] = 50'h0000000000000;
    mem0[2550] = 50'h0000000000000;
    mem0[2551] = 50'h0000000000000;
    mem0[2552] = 50'h0000000000000;
    mem0[2553] = 50'h0000000000000;
    mem0[2554] = 50'h0000000000000;
    mem0[2555] = 50'h0000000000000;
    mem0[2556] = 50'h0000000000000;
    mem0[2557] = 50'h0000000000000;
    mem0[2558] = 50'h0000000000000;
    mem0[2559] = 50'h0000000000000;
    mem0[2560] = 50'h0000000000000;
    mem0[2561] = 50'h0000000000000;
    mem0[2562] = 50'h0000000000000;
    mem0[2563] = 50'h0000000000000;
    mem0[2564] = 50'h0000000000000;
    mem0[2565] = 50'h0000000000000;
    mem0[2566] = 50'h0000000000000;
    mem0[2567] = 50'h0000000000000;
    mem0[2568] = 50'h0000000000000;
    mem0[2569] = 50'h0000000000000;
    mem0[2570] = 50'h0000000000000;
    mem0[2571] = 50'h0000000000000;
    mem0[2572] = 50'h0000000000000;
    mem0[2573] = 50'h0000000000000;
    mem0[2574] = 50'h0000000000000;
    mem0[2575] = 50'h0000000000000;
    mem0[2576] = 50'h0000000000000;
    mem0[2577] = 50'h0000000000000;
    mem0[2578] = 50'h0000000000000;
    mem0[2579] = 50'h0000000000000;
    mem0[2580] = 50'h0000000000000;
    mem0[2581] = 50'h0000000000000;
    mem0[2582] = 50'h0000000000000;
    mem0[2583] = 50'h0000000000000;
    mem0[2584] = 50'h0000000000000;
    mem0[2585] = 50'h0000000000000;
    mem0[2586] = 50'h0000000000000;
    mem0[2587] = 50'h0000000000000;
    mem0[2588] = 50'h0000000000000;
    mem0[2589] = 50'h0000000000000;
    mem0[2590] = 50'h0000000000000;
    mem0[2591] = 50'h0000000000000;
    mem0[2592] = 50'h0000000000000;
    mem0[2593] = 50'h0000000000000;
    mem0[2594] = 50'h0000000000000;
    mem0[2595] = 50'h0000000000000;
    mem0[2596] = 50'h0000000000000;
    mem0[2597] = 50'h0000000000000;
    mem0[2598] = 50'h0000000000000;
    mem0[2599] = 50'h0000000000000;
    mem0[2600] = 50'h0000000000000;
    mem0[2601] = 50'h0000000000000;
    mem0[2602] = 50'h0000000000000;
    mem0[2603] = 50'h0000000000000;
    mem0[2604] = 50'h0000000000000;
    mem0[2605] = 50'h0000000000000;
    mem0[2606] = 50'h0000000000000;
    mem0[2607] = 50'h0000000000000;
    mem0[2608] = 50'h0000000000000;
    mem0[2609] = 50'h0000000000000;
    mem0[2610] = 50'h0000000000000;
    mem0[2611] = 50'h0000000000000;
    mem0[2612] = 50'h0000000000000;
    mem0[2613] = 50'h0000000000000;
    mem0[2614] = 50'h0000000000000;
    mem0[2615] = 50'h0000000000000;
    mem0[2616] = 50'h0000000000000;
    mem0[2617] = 50'h0000000000000;
    mem0[2618] = 50'h0000000000000;
    mem0[2619] = 50'h0000000000000;
    mem0[2620] = 50'h0000000000000;
    mem0[2621] = 50'h0000000000000;
    mem0[2622] = 50'h0000000000000;
    mem0[2623] = 50'h0000000000000;
    mem0[2624] = 50'h0000000000000;
    mem0[2625] = 50'h0000000000000;
    mem0[2626] = 50'h0000000000000;
    mem0[2627] = 50'h0000000000000;
    mem0[2628] = 50'h0000000000000;
    mem0[2629] = 50'h0000000000000;
    mem0[2630] = 50'h0000000000000;
    mem0[2631] = 50'h0000000000000;
    mem0[2632] = 50'h0000000000000;
    mem0[2633] = 50'h0000000000000;
    mem0[2634] = 50'h0000000000000;
    mem0[2635] = 50'h0000000000000;
    mem0[2636] = 50'h0000000000000;
    mem0[2637] = 50'h0000000000000;
    mem0[2638] = 50'h0000000000000;
    mem0[2639] = 50'h0000000000000;
    mem0[2640] = 50'h0000000000000;
    mem0[2641] = 50'h0000000000000;
    mem0[2642] = 50'h0000000000000;
    mem0[2643] = 50'h0000000000000;
    mem0[2644] = 50'h0000000000000;
    mem0[2645] = 50'h0000000000000;
    mem0[2646] = 50'h0000000000000;
    mem0[2647] = 50'h0000000000000;
    mem0[2648] = 50'h0000000000000;
    mem0[2649] = 50'h0000000000000;
    mem0[2650] = 50'h0000000000000;
    mem0[2651] = 50'h0000000000000;
    mem0[2652] = 50'h0000000000000;
    mem0[2653] = 50'h0000000000000;
    mem0[2654] = 50'h0000000000000;
    mem0[2655] = 50'h0000000000000;
    mem0[2656] = 50'h0000000000000;
    mem0[2657] = 50'h0000000000000;
    mem0[2658] = 50'h0000000000000;
    mem0[2659] = 50'h0000000000000;
    mem0[2660] = 50'h0000000000000;
    mem0[2661] = 50'h0000000000000;
    mem0[2662] = 50'h0000000000000;
    mem0[2663] = 50'h0000000000000;
    mem0[2664] = 50'h0000000000000;
    mem0[2665] = 50'h0000000000000;
    mem0[2666] = 50'h0000000000000;
    mem0[2667] = 50'h0000000000000;
    mem0[2668] = 50'h0000000000000;
    mem0[2669] = 50'h0000000000000;
    mem0[2670] = 50'h0000000000000;
    mem0[2671] = 50'h0000000000000;
    mem0[2672] = 50'h0000000000000;
    mem0[2673] = 50'h0000000000000;
    mem0[2674] = 50'h0000000000000;
    mem0[2675] = 50'h0000000000000;
    mem0[2676] = 50'h0000000000000;
    mem0[2677] = 50'h0000000000000;
    mem0[2678] = 50'h0000000000000;
    mem0[2679] = 50'h0000000000000;
    mem0[2680] = 50'h0000000000000;
    mem0[2681] = 50'h0000000000000;
    mem0[2682] = 50'h0000000000000;
    mem0[2683] = 50'h0000000000000;
    mem0[2684] = 50'h0000000000000;
    mem0[2685] = 50'h0000000000000;
    mem0[2686] = 50'h0000000000000;
    mem0[2687] = 50'h0000000000000;
    mem0[2688] = 50'h0000000000000;
    mem0[2689] = 50'h0000000000000;
    mem0[2690] = 50'h0000000000000;
    mem0[2691] = 50'h0000000000000;
    mem0[2692] = 50'h0000000000000;
    mem0[2693] = 50'h0000000000000;
    mem0[2694] = 50'h0000000000000;
    mem0[2695] = 50'h0000000000000;
    mem0[2696] = 50'h0000000000000;
    mem0[2697] = 50'h0000000000000;
    mem0[2698] = 50'h0000000000000;
    mem0[2699] = 50'h0000000000000;
    mem0[2700] = 50'h0000000000000;
    mem0[2701] = 50'h0000000000000;
    mem0[2702] = 50'h0000000000000;
    mem0[2703] = 50'h0000000000000;
    mem0[2704] = 50'h0000000000000;
    mem0[2705] = 50'h0000000000000;
    mem0[2706] = 50'h0000000000000;
    mem0[2707] = 50'h0000000000000;
    mem0[2708] = 50'h0000000000000;
    mem0[2709] = 50'h0000000000000;
    mem0[2710] = 50'h0000000000000;
    mem0[2711] = 50'h0000000000000;
    mem0[2712] = 50'h0000000000000;
    mem0[2713] = 50'h0000000000000;
    mem0[2714] = 50'h0000000000000;
    mem0[2715] = 50'h0000000000000;
    mem0[2716] = 50'h0000000000000;
    mem0[2717] = 50'h0000000000000;
    mem0[2718] = 50'h0000000000000;
    mem0[2719] = 50'h0000000000000;
    mem0[2720] = 50'h0000000000000;
    mem0[2721] = 50'h0000000000000;
    mem0[2722] = 50'h0000000000000;
    mem0[2723] = 50'h0000000000000;
    mem0[2724] = 50'h0000000000000;
    mem0[2725] = 50'h0000000000000;
    mem0[2726] = 50'h0000000000000;
    mem0[2727] = 50'h0000000000000;
    mem0[2728] = 50'h0000000000000;
    mem0[2729] = 50'h0000000000000;
    mem0[2730] = 50'h0000000000000;
    mem0[2731] = 50'h0000000000000;
    mem0[2732] = 50'h0000000000000;
    mem0[2733] = 50'h0000000000000;
    mem0[2734] = 50'h0000000000000;
    mem0[2735] = 50'h0000000000000;
    mem0[2736] = 50'h0000000000000;
    mem0[2737] = 50'h0000000000000;
    mem0[2738] = 50'h0000000000000;
    mem0[2739] = 50'h0000000000000;
    mem0[2740] = 50'h0000000000000;
    mem0[2741] = 50'h0000000000000;
    mem0[2742] = 50'h0000000000000;
    mem0[2743] = 50'h0000000000000;
    mem0[2744] = 50'h0000000000000;
    mem0[2745] = 50'h0000000000000;
    mem0[2746] = 50'h0000000000000;
    mem0[2747] = 50'h0000000000000;
    mem0[2748] = 50'h0000000000000;
    mem0[2749] = 50'h0000000000000;
    mem0[2750] = 50'h0000000000000;
    mem0[2751] = 50'h0000000000000;
    mem0[2752] = 50'h0000000000000;
    mem0[2753] = 50'h0000000000000;
    mem0[2754] = 50'h0000000000000;
    mem0[2755] = 50'h0000000000000;
    mem0[2756] = 50'h0000000000000;
    mem0[2757] = 50'h0000000000000;
    mem0[2758] = 50'h0000000000000;
    mem0[2759] = 50'h0000000000000;
    mem0[2760] = 50'h0000000000000;
    mem0[2761] = 50'h0000000000000;
    mem0[2762] = 50'h0000000000000;
    mem0[2763] = 50'h0000000000000;
    mem0[2764] = 50'h0000000000000;
    mem0[2765] = 50'h0000000000000;
    mem0[2766] = 50'h0000000000000;
    mem0[2767] = 50'h0000000000000;
    mem0[2768] = 50'h0000000000000;
    mem0[2769] = 50'h0000000000000;
    mem0[2770] = 50'h0000000000000;
    mem0[2771] = 50'h0000000000000;
    mem0[2772] = 50'h0000000000000;
    mem0[2773] = 50'h0000000000000;
    mem0[2774] = 50'h0000000000000;
    mem0[2775] = 50'h0000000000000;
    mem0[2776] = 50'h0000000000000;
    mem0[2777] = 50'h0000000000000;
    mem0[2778] = 50'h0000000000000;
    mem0[2779] = 50'h0000000000000;
    mem0[2780] = 50'h0000000000000;
    mem0[2781] = 50'h0000000000000;
    mem0[2782] = 50'h0000000000000;
    mem0[2783] = 50'h0000000000000;
    mem0[2784] = 50'h0000000000000;
    mem0[2785] = 50'h0000000000000;
    mem0[2786] = 50'h0000000000000;
    mem0[2787] = 50'h0000000000000;
    mem0[2788] = 50'h0000000000000;
    mem0[2789] = 50'h0000000000000;
    mem0[2790] = 50'h0000000000000;
    mem0[2791] = 50'h0000000000000;
    mem0[2792] = 50'h0000000000000;
    mem0[2793] = 50'h0000000000000;
    mem0[2794] = 50'h0000000000000;
    mem0[2795] = 50'h0000000000000;
    mem0[2796] = 50'h0000000000000;
    mem0[2797] = 50'h0000000000000;
    mem0[2798] = 50'h0000000000000;
    mem0[2799] = 50'h0000000000000;
    mem0[2800] = 50'h0000000000000;
    mem0[2801] = 50'h0000000000000;
    mem0[2802] = 50'h0000000000000;
    mem0[2803] = 50'h0000000000000;
    mem0[2804] = 50'h0000000000000;
    mem0[2805] = 50'h0000000000000;
    mem0[2806] = 50'h0000000000000;
    mem0[2807] = 50'h0000000000000;
    mem0[2808] = 50'h0000000000000;
    mem0[2809] = 50'h0000000000000;
    mem0[2810] = 50'h0000000000000;
    mem0[2811] = 50'h0000000000000;
    mem0[2812] = 50'h0000000000000;
    mem0[2813] = 50'h0000000000000;
    mem0[2814] = 50'h0000000000000;
    mem0[2815] = 50'h0000000000000;
    mem0[2816] = 50'h0000000000000;
    mem0[2817] = 50'h0000000000000;
    mem0[2818] = 50'h0000000000000;
    mem0[2819] = 50'h0000000000000;
    mem0[2820] = 50'h0000000000000;
    mem0[2821] = 50'h0000000000000;
    mem0[2822] = 50'h0000000000000;
    mem0[2823] = 50'h0000000000000;
    mem0[2824] = 50'h0000000000000;
    mem0[2825] = 50'h0000000000000;
    mem0[2826] = 50'h0000000000000;
    mem0[2827] = 50'h0000000000000;
    mem0[2828] = 50'h0000000000000;
    mem0[2829] = 50'h0000000000000;
    mem0[2830] = 50'h0000000000000;
    mem0[2831] = 50'h0000000000000;
    mem0[2832] = 50'h0000000000000;
    mem0[2833] = 50'h0000000000000;
    mem0[2834] = 50'h0000000000000;
    mem0[2835] = 50'h0000000000000;
    mem0[2836] = 50'h0000000000000;
    mem0[2837] = 50'h0000000000000;
    mem0[2838] = 50'h0000000000000;
    mem0[2839] = 50'h0000000000000;
    mem0[2840] = 50'h0000000000000;
    mem0[2841] = 50'h0000000000000;
    mem0[2842] = 50'h0000000000000;
    mem0[2843] = 50'h0000000000000;
    mem0[2844] = 50'h0000000000000;
    mem0[2845] = 50'h0000000000000;
    mem0[2846] = 50'h0000000000000;
    mem0[2847] = 50'h0000000000000;
    mem0[2848] = 50'h0000000000000;
    mem0[2849] = 50'h0000000000000;
    mem0[2850] = 50'h0000000000000;
    mem0[2851] = 50'h0000000000000;
    mem0[2852] = 50'h0000000000000;
    mem0[2853] = 50'h0000000000000;
    mem0[2854] = 50'h0000000000000;
    mem0[2855] = 50'h0000000000000;
    mem0[2856] = 50'h0000000000000;
    mem0[2857] = 50'h0000000000000;
    mem0[2858] = 50'h0000000000000;
    mem0[2859] = 50'h0000000000000;
    mem0[2860] = 50'h0000000000000;
    mem0[2861] = 50'h0000000000000;
    mem0[2862] = 50'h0000000000000;
    mem0[2863] = 50'h0000000000000;
    mem0[2864] = 50'h0000000000000;
    mem0[2865] = 50'h0000000000000;
    mem0[2866] = 50'h0000000000000;
    mem0[2867] = 50'h0000000000000;
    mem0[2868] = 50'h0000000000000;
    mem0[2869] = 50'h0000000000000;
    mem0[2870] = 50'h0000000000000;
    mem0[2871] = 50'h0000000000000;
    mem0[2872] = 50'h0000000000000;
    mem0[2873] = 50'h0000000000000;
    mem0[2874] = 50'h0000000000000;
    mem0[2875] = 50'h0000000000000;
    mem0[2876] = 50'h0000000000000;
    mem0[2877] = 50'h0000000000000;
    mem0[2878] = 50'h0000000000000;
    mem0[2879] = 50'h0000000000000;
    mem0[2880] = 50'h0000000000000;
    mem0[2881] = 50'h0000000000000;
    mem0[2882] = 50'h0000000000000;
    mem0[2883] = 50'h0000000000000;
    mem0[2884] = 50'h0000000000000;
    mem0[2885] = 50'h0000000000000;
    mem0[2886] = 50'h0000000000000;
    mem0[2887] = 50'h0000000000000;
    mem0[2888] = 50'h0000000000000;
    mem0[2889] = 50'h0000000000000;
    mem0[2890] = 50'h0000000000000;
    mem0[2891] = 50'h0000000000000;
    mem0[2892] = 50'h0000000000000;
    mem0[2893] = 50'h0000000000000;
    mem0[2894] = 50'h0000000000000;
    mem0[2895] = 50'h0000000000000;
    mem0[2896] = 50'h0000000000000;
    mem0[2897] = 50'h0000000000000;
    mem0[2898] = 50'h0000000000000;
    mem0[2899] = 50'h0000000000000;
    mem0[2900] = 50'h0000000000000;
    mem0[2901] = 50'h0000000000000;
    mem0[2902] = 50'h0000000000000;
    mem0[2903] = 50'h0000000000000;
    mem0[2904] = 50'h0000000000000;
    mem0[2905] = 50'h0000000000000;
    mem0[2906] = 50'h0000000000000;
    mem0[2907] = 50'h0000000000000;
    mem0[2908] = 50'h0000000000000;
    mem0[2909] = 50'h0000000000000;
    mem0[2910] = 50'h0000000000000;
    mem0[2911] = 50'h0000000000000;
    mem0[2912] = 50'h0000000000000;
    mem0[2913] = 50'h0000000000000;
    mem0[2914] = 50'h0000000000000;
    mem0[2915] = 50'h0000000000000;
    mem0[2916] = 50'h0000000000000;
    mem0[2917] = 50'h0000000000000;
    mem0[2918] = 50'h0000000000000;
    mem0[2919] = 50'h0000000000000;
    mem0[2920] = 50'h0000000000000;
    mem0[2921] = 50'h0000000000000;
    mem0[2922] = 50'h0000000000000;
    mem0[2923] = 50'h0000000000000;
    mem0[2924] = 50'h0000000000000;
    mem0[2925] = 50'h0000000000000;
    mem0[2926] = 50'h0000000000000;
    mem0[2927] = 50'h0000000000000;
    mem0[2928] = 50'h0000000000000;
    mem0[2929] = 50'h0000000000000;
    mem0[2930] = 50'h0000000000000;
    mem0[2931] = 50'h0000000000000;
    mem0[2932] = 50'h0000000000000;
    mem0[2933] = 50'h0000000000000;
    mem0[2934] = 50'h0000000000000;
    mem0[2935] = 50'h0000000000000;
    mem0[2936] = 50'h0000000000000;
    mem0[2937] = 50'h0000000000000;
    mem0[2938] = 50'h0000000000000;
    mem0[2939] = 50'h0000000000000;
    mem0[2940] = 50'h0000000000000;
    mem0[2941] = 50'h0000000000000;
    mem0[2942] = 50'h0000000000000;
    mem0[2943] = 50'h0000000000000;
    mem0[2944] = 50'h0000000000000;
    mem0[2945] = 50'h0000000000000;
    mem0[2946] = 50'h0000000000000;
    mem0[2947] = 50'h0000000000000;
    mem0[2948] = 50'h0000000000000;
    mem0[2949] = 50'h0000000000000;
    mem0[2950] = 50'h0000000000000;
    mem0[2951] = 50'h0000000000000;
    mem0[2952] = 50'h0000000000000;
    mem0[2953] = 50'h0000000000000;
    mem0[2954] = 50'h0000000000000;
    mem0[2955] = 50'h0000000000000;
    mem0[2956] = 50'h0000000000000;
    mem0[2957] = 50'h0000000000000;
    mem0[2958] = 50'h0000000000000;
    mem0[2959] = 50'h0000000000000;
    mem0[2960] = 50'h0000000000000;
    mem0[2961] = 50'h0000000000000;
    mem0[2962] = 50'h0000000000000;
    mem0[2963] = 50'h0000000000000;
    mem0[2964] = 50'h0000000000000;
    mem0[2965] = 50'h0000000000000;
    mem0[2966] = 50'h0000000000000;
    mem0[2967] = 50'h0000000000000;
    mem0[2968] = 50'h0000000000000;
    mem0[2969] = 50'h0000000000000;
    mem0[2970] = 50'h0000000000000;
    mem0[2971] = 50'h0000000000000;
    mem0[2972] = 50'h0000000000000;
    mem0[2973] = 50'h0000000000000;
    mem0[2974] = 50'h0000000000000;
    mem0[2975] = 50'h0000000000000;
    mem0[2976] = 50'h0000000000000;
    mem0[2977] = 50'h0000000000000;
    mem0[2978] = 50'h0000000000000;
    mem0[2979] = 50'h0000000000000;
    mem0[2980] = 50'h0000000000000;
    mem0[2981] = 50'h0000000000000;
    mem0[2982] = 50'h0000000000000;
    mem0[2983] = 50'h0000000000000;
    mem0[2984] = 50'h0000000000000;
    mem0[2985] = 50'h0000000000000;
    mem0[2986] = 50'h0000000000000;
    mem0[2987] = 50'h0000000000000;
    mem0[2988] = 50'h0000000000000;
    mem0[2989] = 50'h0000000000000;
    mem0[2990] = 50'h0000000000000;
    mem0[2991] = 50'h0000000000000;
    mem0[2992] = 50'h0000000000000;
    mem0[2993] = 50'h0000000000000;
    mem0[2994] = 50'h0000000000000;
    mem0[2995] = 50'h0000000000000;
    mem0[2996] = 50'h0000000000000;
    mem0[2997] = 50'h0000000000000;
    mem0[2998] = 50'h0000000000000;
    mem0[2999] = 50'h0000000000000;
    mem0[3000] = 50'h0000000000000;
    mem0[3001] = 50'h0000000000000;
    mem0[3002] = 50'h0000000000000;
    mem0[3003] = 50'h0000000000000;
    mem0[3004] = 50'h0000000000000;
    mem0[3005] = 50'h0000000000000;
    mem0[3006] = 50'h0000000000000;
    mem0[3007] = 50'h0000000000000;
    mem0[3008] = 50'h0000000000000;
    mem0[3009] = 50'h0000000000000;
    mem0[3010] = 50'h0000000000000;
    mem0[3011] = 50'h0000000000000;
    mem0[3012] = 50'h0000000000000;
    mem0[3013] = 50'h0000000000000;
    mem0[3014] = 50'h0000000000000;
    mem0[3015] = 50'h0000000000000;
    mem0[3016] = 50'h0000000000000;
    mem0[3017] = 50'h0000000000000;
    mem0[3018] = 50'h0000000000000;
    mem0[3019] = 50'h0000000000000;
    mem0[3020] = 50'h0000000000000;
    mem0[3021] = 50'h0000000000000;
    mem0[3022] = 50'h0000000000000;
    mem0[3023] = 50'h0000000000000;
    mem0[3024] = 50'h0000000000000;
    mem0[3025] = 50'h0000000000000;
    mem0[3026] = 50'h0000000000000;
    mem0[3027] = 50'h0000000000000;
    mem0[3028] = 50'h0000000000000;
    mem0[3029] = 50'h0000000000000;
    mem0[3030] = 50'h0000000000000;
    mem0[3031] = 50'h0000000000000;
    mem0[3032] = 50'h0000000000000;
    mem0[3033] = 50'h0000000000000;
    mem0[3034] = 50'h0000000000000;
    mem0[3035] = 50'h0000000000000;
    mem0[3036] = 50'h0000000000000;
    mem0[3037] = 50'h0000000000000;
    mem0[3038] = 50'h0000000000000;
    mem0[3039] = 50'h0000000000000;
    mem0[3040] = 50'h0000000000000;
    mem0[3041] = 50'h0000000000000;
    mem0[3042] = 50'h0000000000000;
    mem0[3043] = 50'h0000000000000;
    mem0[3044] = 50'h0000000000000;
    mem0[3045] = 50'h0000000000000;
    mem0[3046] = 50'h0000000000000;
    mem0[3047] = 50'h0000000000000;
    mem0[3048] = 50'h0000000000000;
    mem0[3049] = 50'h0000000000000;
    mem0[3050] = 50'h0000000000000;
    mem0[3051] = 50'h0000000000000;
    mem0[3052] = 50'h0000000000000;
    mem0[3053] = 50'h0000000000000;
    mem0[3054] = 50'h0000000000000;
    mem0[3055] = 50'h0000000000000;
    mem0[3056] = 50'h0000000000000;
    mem0[3057] = 50'h0000000000000;
    mem0[3058] = 50'h0000000000000;
    mem0[3059] = 50'h0000000000000;
    mem0[3060] = 50'h0000000000000;
    mem0[3061] = 50'h0000000000000;
    mem0[3062] = 50'h0000000000000;
    mem0[3063] = 50'h0000000000000;
    mem0[3064] = 50'h0000000000000;
    mem0[3065] = 50'h0000000000000;
    mem0[3066] = 50'h0000000000000;
    mem0[3067] = 50'h0000000000000;
    mem0[3068] = 50'h0000000000000;
    mem0[3069] = 50'h0000000000000;
    mem0[3070] = 50'h0000000000000;
    mem0[3071] = 50'h0000000000000;
    mem0[3072] = 50'h0000000000000;
    mem0[3073] = 50'h0000000000000;
    mem0[3074] = 50'h0000000000000;
    mem0[3075] = 50'h0000000000000;
    mem0[3076] = 50'h0000000000000;
    mem0[3077] = 50'h0000000000000;
    mem0[3078] = 50'h0000000000000;
    mem0[3079] = 50'h0000000000000;
    mem0[3080] = 50'h0000000000000;
    mem0[3081] = 50'h0000000000000;
    mem0[3082] = 50'h0000000000000;
    mem0[3083] = 50'h0000000000000;
    mem0[3084] = 50'h0000000000000;
    mem0[3085] = 50'h0000000000000;
    mem0[3086] = 50'h0000000000000;
    mem0[3087] = 50'h0000000000000;
    mem0[3088] = 50'h0000000000000;
    mem0[3089] = 50'h0000000000000;
    mem0[3090] = 50'h0000000000000;
    mem0[3091] = 50'h0000000000000;
    mem0[3092] = 50'h0000000000000;
    mem0[3093] = 50'h0000000000000;
    mem0[3094] = 50'h0000000000000;
    mem0[3095] = 50'h0000000000000;
    mem0[3096] = 50'h0000000000000;
    mem0[3097] = 50'h0000000000000;
    mem0[3098] = 50'h0000000000000;
    mem0[3099] = 50'h0000000000000;
    mem0[3100] = 50'h0000000000000;
    mem0[3101] = 50'h0000000000000;
    mem0[3102] = 50'h0000000000000;
    mem0[3103] = 50'h0000000000000;
    mem0[3104] = 50'h0000000000000;
    mem0[3105] = 50'h0000000000000;
    mem0[3106] = 50'h0000000000000;
    mem0[3107] = 50'h0000000000000;
    mem0[3108] = 50'h0000000000000;
    mem0[3109] = 50'h0000000000000;
    mem0[3110] = 50'h0000000000000;
    mem0[3111] = 50'h0000000000000;
    mem0[3112] = 50'h0000000000000;
    mem0[3113] = 50'h0000000000000;
    mem0[3114] = 50'h0000000000000;
    mem0[3115] = 50'h0000000000000;
    mem0[3116] = 50'h0000000000000;
    mem0[3117] = 50'h0000000000000;
    mem0[3118] = 50'h0000000000000;
    mem0[3119] = 50'h0000000000000;
    mem0[3120] = 50'h0000000000000;
    mem0[3121] = 50'h0000000000000;
    mem0[3122] = 50'h0000000000000;
    mem0[3123] = 50'h0000000000000;
    mem0[3124] = 50'h0000000000000;
    mem0[3125] = 50'h0000000000000;
    mem0[3126] = 50'h0000000000000;
    mem0[3127] = 50'h0000000000000;
    mem0[3128] = 50'h0000000000000;
    mem0[3129] = 50'h0000000000000;
    mem0[3130] = 50'h0000000000000;
    mem0[3131] = 50'h0000000000000;
    mem0[3132] = 50'h0000000000000;
    mem0[3133] = 50'h0000000000000;
    mem0[3134] = 50'h0000000000000;
    mem0[3135] = 50'h0000000000000;
    mem0[3136] = 50'h0000000000000;
    mem0[3137] = 50'h0000000000000;
    mem0[3138] = 50'h0000000000000;
    mem0[3139] = 50'h0000000000000;
    mem0[3140] = 50'h0000000000000;
    mem0[3141] = 50'h0000000000000;
    mem0[3142] = 50'h0000000000000;
    mem0[3143] = 50'h0000000000000;
    mem0[3144] = 50'h0000000000000;
    mem0[3145] = 50'h0000000000000;
    mem0[3146] = 50'h0000000000000;
    mem0[3147] = 50'h0000000000000;
    mem0[3148] = 50'h0000000000000;
    mem0[3149] = 50'h0000000000000;
    mem0[3150] = 50'h0000000000000;
    mem0[3151] = 50'h0000000000000;
    mem0[3152] = 50'h0000000000000;
    mem0[3153] = 50'h0000000000000;
    mem0[3154] = 50'h0000000000000;
    mem0[3155] = 50'h0000000000000;
    mem0[3156] = 50'h0000000000000;
    mem0[3157] = 50'h0000000000000;
    mem0[3158] = 50'h0000000000000;
    mem0[3159] = 50'h0000000000000;
    mem0[3160] = 50'h0000000000000;
    mem0[3161] = 50'h0000000000000;
    mem0[3162] = 50'h0000000000000;
    mem0[3163] = 50'h0000000000000;
    mem0[3164] = 50'h0000000000000;
    mem0[3165] = 50'h0000000000000;
    mem0[3166] = 50'h0000000000000;
    mem0[3167] = 50'h0000000000000;
    mem0[3168] = 50'h0000000000000;
    mem0[3169] = 50'h0000000000000;
    mem0[3170] = 50'h0000000000000;
    mem0[3171] = 50'h0000000000000;
    mem0[3172] = 50'h0000000000000;
    mem0[3173] = 50'h0000000000000;
    mem0[3174] = 50'h0000000000000;
    mem0[3175] = 50'h0000000000000;
    mem0[3176] = 50'h0000000000000;
    mem0[3177] = 50'h0000000000000;
    mem0[3178] = 50'h0000000000000;
    mem0[3179] = 50'h0000000000000;
    mem0[3180] = 50'h0000000000000;
    mem0[3181] = 50'h0000000000000;
    mem0[3182] = 50'h0000000000000;
    mem0[3183] = 50'h0000000000000;
    mem0[3184] = 50'h0000000000000;
    mem0[3185] = 50'h0000000000000;
    mem0[3186] = 50'h0000000000000;
    mem0[3187] = 50'h0000000000000;
    mem0[3188] = 50'h0000000000000;
    mem0[3189] = 50'h0000000000000;
    mem0[3190] = 50'h0000000000000;
    mem0[3191] = 50'h0000000000000;
    mem0[3192] = 50'h0000000000000;
    mem0[3193] = 50'h0000000000000;
    mem0[3194] = 50'h0000000000000;
    mem0[3195] = 50'h0000000000000;
    mem0[3196] = 50'h0000000000000;
    mem0[3197] = 50'h0000000000000;
    mem0[3198] = 50'h0000000000000;
    mem0[3199] = 50'h0000000000000;
    mem0[3200] = 50'h0000000000000;
    mem0[3201] = 50'h0000000000000;
    mem0[3202] = 50'h0000000000000;
    mem0[3203] = 50'h0000000000000;
    mem0[3204] = 50'h0000000000000;
    mem0[3205] = 50'h0000000000000;
    mem0[3206] = 50'h0000000000000;
    mem0[3207] = 50'h0000000000000;
    mem0[3208] = 50'h0000000000000;
    mem0[3209] = 50'h0000000000000;
    mem0[3210] = 50'h0000000000000;
    mem0[3211] = 50'h0000000000000;
    mem0[3212] = 50'h0000000000000;
    mem0[3213] = 50'h0000000000000;
    mem0[3214] = 50'h0000000000000;
    mem0[3215] = 50'h0000000000000;
    mem0[3216] = 50'h0000000000000;
    mem0[3217] = 50'h0000000000000;
    mem0[3218] = 50'h0000000000000;
    mem0[3219] = 50'h0000000000000;
    mem0[3220] = 50'h0000000000000;
    mem0[3221] = 50'h0000000000000;
    mem0[3222] = 50'h0000000000000;
    mem0[3223] = 50'h0000000000000;
    mem0[3224] = 50'h0000000000000;
    mem0[3225] = 50'h0000000000000;
    mem0[3226] = 50'h0000000000000;
    mem0[3227] = 50'h0000000000000;
    mem0[3228] = 50'h0000000000000;
    mem0[3229] = 50'h0000000000000;
    mem0[3230] = 50'h0000000000000;
    mem0[3231] = 50'h0000000000000;
    mem0[3232] = 50'h0000000000000;
    mem0[3233] = 50'h0000000000000;
    mem0[3234] = 50'h0000000000000;
    mem0[3235] = 50'h0000000000000;
    mem0[3236] = 50'h0000000000000;
    mem0[3237] = 50'h0000000000000;
    mem0[3238] = 50'h0000000000000;
    mem0[3239] = 50'h0000000000000;
    mem0[3240] = 50'h0000000000000;
    mem0[3241] = 50'h0000000000000;
    mem0[3242] = 50'h0000000000000;
    mem0[3243] = 50'h0000000000000;
    mem0[3244] = 50'h0000000000000;
    mem0[3245] = 50'h0000000000000;
    mem0[3246] = 50'h0000000000000;
    mem0[3247] = 50'h0000000000000;
    mem0[3248] = 50'h0000000000000;
    mem0[3249] = 50'h0000000000000;
    mem0[3250] = 50'h0000000000000;
    mem0[3251] = 50'h0000000000000;
    mem0[3252] = 50'h0000000000000;
    mem0[3253] = 50'h0000000000000;
    mem0[3254] = 50'h0000000000000;
    mem0[3255] = 50'h0000000000000;
    mem0[3256] = 50'h0000000000000;
    mem0[3257] = 50'h0000000000000;
    mem0[3258] = 50'h0000000000000;
    mem0[3259] = 50'h0000000000000;
    mem0[3260] = 50'h0000000000000;
    mem0[3261] = 50'h0000000000000;
    mem0[3262] = 50'h0000000000000;
    mem0[3263] = 50'h0000000000000;
    mem0[3264] = 50'h0000000000000;
    mem0[3265] = 50'h0000000000000;
    mem0[3266] = 50'h0000000000000;
    mem0[3267] = 50'h0000000000000;
    mem0[3268] = 50'h0000000000000;
    mem0[3269] = 50'h0000000000000;
    mem0[3270] = 50'h0000000000000;
    mem0[3271] = 50'h0000000000000;
    mem0[3272] = 50'h0000000000000;
    mem0[3273] = 50'h0000000000000;
    mem0[3274] = 50'h0000000000000;
    mem0[3275] = 50'h0000000000000;
    mem0[3276] = 50'h0000000000000;
    mem0[3277] = 50'h0000000000000;
    mem0[3278] = 50'h0000000000000;
    mem0[3279] = 50'h0000000000000;
    mem0[3280] = 50'h0000000000000;
    mem0[3281] = 50'h0000000000000;
    mem0[3282] = 50'h0000000000000;
    mem0[3283] = 50'h0000000000000;
    mem0[3284] = 50'h0000000000000;
    mem0[3285] = 50'h0000000000000;
    mem0[3286] = 50'h0000000000000;
    mem0[3287] = 50'h0000000000000;
    mem0[3288] = 50'h0000000000000;
    mem0[3289] = 50'h0000000000000;
    mem0[3290] = 50'h0000000000000;
    mem0[3291] = 50'h0000000000000;
    mem0[3292] = 50'h0000000000000;
    mem0[3293] = 50'h0000000000000;
    mem0[3294] = 50'h0000000000000;
    mem0[3295] = 50'h0000000000000;
    mem0[3296] = 50'h0000000000000;
    mem0[3297] = 50'h0000000000000;
    mem0[3298] = 50'h0000000000000;
    mem0[3299] = 50'h0000000000000;
    mem0[3300] = 50'h0000000000000;
    mem0[3301] = 50'h0000000000000;
    mem0[3302] = 50'h0000000000000;
    mem0[3303] = 50'h0000000000000;
    mem0[3304] = 50'h0000000000000;
    mem0[3305] = 50'h0000000000000;
    mem0[3306] = 50'h0000000000000;
    mem0[3307] = 50'h0000000000000;
    mem0[3308] = 50'h0000000000000;
    mem0[3309] = 50'h0000000000000;
    mem0[3310] = 50'h0000000000000;
    mem0[3311] = 50'h0000000000000;
    mem0[3312] = 50'h0000000000000;
    mem0[3313] = 50'h0000000000000;
    mem0[3314] = 50'h0000000000000;
    mem0[3315] = 50'h0000000000000;
    mem0[3316] = 50'h0000000000000;
    mem0[3317] = 50'h0000000000000;
    mem0[3318] = 50'h0000000000000;
    mem0[3319] = 50'h0000000000000;
    mem0[3320] = 50'h0000000000000;
    mem0[3321] = 50'h0000000000000;
    mem0[3322] = 50'h0000000000000;
    mem0[3323] = 50'h0000000000000;
    mem0[3324] = 50'h0000000000000;
    mem0[3325] = 50'h0000000000000;
    mem0[3326] = 50'h0000000000000;
    mem0[3327] = 50'h0000000000000;
    mem0[3328] = 50'h0000000000000;
    mem0[3329] = 50'h0000000000000;
    mem0[3330] = 50'h0000000000000;
    mem0[3331] = 50'h0000000000000;
    mem0[3332] = 50'h0000000000000;
    mem0[3333] = 50'h0000000000000;
    mem0[3334] = 50'h0000000000000;
    mem0[3335] = 50'h0000000000000;
    mem0[3336] = 50'h0000000000000;
    mem0[3337] = 50'h0000000000000;
    mem0[3338] = 50'h0000000000000;
    mem0[3339] = 50'h0000000000000;
    mem0[3340] = 50'h0000000000000;
    mem0[3341] = 50'h0000000000000;
    mem0[3342] = 50'h0000000000000;
    mem0[3343] = 50'h0000000000000;
    mem0[3344] = 50'h0000000000000;
    mem0[3345] = 50'h0000000000000;
    mem0[3346] = 50'h0000000000000;
    mem0[3347] = 50'h0000000000000;
    mem0[3348] = 50'h0000000000000;
    mem0[3349] = 50'h0000000000000;
    mem0[3350] = 50'h0000000000000;
    mem0[3351] = 50'h0000000000000;
    mem0[3352] = 50'h0000000000000;
    mem0[3353] = 50'h0000000000000;
    mem0[3354] = 50'h0000000000000;
    mem0[3355] = 50'h0000000000000;
    mem0[3356] = 50'h0000000000000;
    mem0[3357] = 50'h0000000000000;
    mem0[3358] = 50'h0000000000000;
    mem0[3359] = 50'h0000000000000;
    mem0[3360] = 50'h0000000000000;
    mem0[3361] = 50'h0000000000000;
    mem0[3362] = 50'h0000000000000;
    mem0[3363] = 50'h0000000000000;
    mem0[3364] = 50'h0000000000000;
    mem0[3365] = 50'h0000000000000;
    mem0[3366] = 50'h0000000000000;
    mem0[3367] = 50'h0000000000000;
    mem0[3368] = 50'h0000000000000;
    mem0[3369] = 50'h0000000000000;
    mem0[3370] = 50'h0000000000000;
    mem0[3371] = 50'h0000000000000;
    mem0[3372] = 50'h0000000000000;
    mem0[3373] = 50'h0000000000000;
    mem0[3374] = 50'h0000000000000;
    mem0[3375] = 50'h0000000000000;
    mem0[3376] = 50'h0000000000000;
    mem0[3377] = 50'h0000000000000;
    mem0[3378] = 50'h0000000000000;
    mem0[3379] = 50'h0000000000000;
    mem0[3380] = 50'h0000000000000;
    mem0[3381] = 50'h0000000000000;
    mem0[3382] = 50'h0000000000000;
    mem0[3383] = 50'h0000000000000;
    mem0[3384] = 50'h0000000000000;
    mem0[3385] = 50'h0000000000000;
    mem0[3386] = 50'h0000000000000;
    mem0[3387] = 50'h0000000000000;
    mem0[3388] = 50'h0000000000000;
    mem0[3389] = 50'h0000000000000;
    mem0[3390] = 50'h0000000000000;
    mem0[3391] = 50'h0000000000000;
    mem0[3392] = 50'h0000000000000;
    mem0[3393] = 50'h0000000000000;
    mem0[3394] = 50'h0000000000000;
    mem0[3395] = 50'h0000000000000;
    mem0[3396] = 50'h0000000000000;
    mem0[3397] = 50'h0000000000000;
    mem0[3398] = 50'h0000000000000;
    mem0[3399] = 50'h0000000000000;
    mem0[3400] = 50'h0000000000000;
    mem0[3401] = 50'h0000000000000;
    mem0[3402] = 50'h0000000000000;
    mem0[3403] = 50'h0000000000000;
    mem0[3404] = 50'h0000000000000;
    mem0[3405] = 50'h0000000000000;
    mem0[3406] = 50'h0000000000000;
    mem0[3407] = 50'h0000000000000;
    mem0[3408] = 50'h0000000000000;
    mem0[3409] = 50'h0000000000000;
    mem0[3410] = 50'h0000000000000;
    mem0[3411] = 50'h0000000000000;
    mem0[3412] = 50'h0000000000000;
    mem0[3413] = 50'h0000000000000;
    mem0[3414] = 50'h0000000000000;
    mem0[3415] = 50'h0000000000000;
    mem0[3416] = 50'h0000000000000;
    mem0[3417] = 50'h0000000000000;
    mem0[3418] = 50'h0000000000000;
    mem0[3419] = 50'h0000000000000;
    mem0[3420] = 50'h0000000000000;
    mem0[3421] = 50'h0000000000000;
    mem0[3422] = 50'h0000000000000;
    mem0[3423] = 50'h0000000000000;
    mem0[3424] = 50'h0000000000000;
    mem0[3425] = 50'h0000000000000;
    mem0[3426] = 50'h0000000000000;
    mem0[3427] = 50'h0000000000000;
    mem0[3428] = 50'h0000000000000;
    mem0[3429] = 50'h0000000000000;
    mem0[3430] = 50'h0000000000000;
    mem0[3431] = 50'h0000000000000;
    mem0[3432] = 50'h0000000000000;
    mem0[3433] = 50'h0000000000000;
    mem0[3434] = 50'h0000000000000;
    mem0[3435] = 50'h0000000000000;
    mem0[3436] = 50'h0000000000000;
    mem0[3437] = 50'h0000000000000;
    mem0[3438] = 50'h0000000000000;
    mem0[3439] = 50'h0000000000000;
    mem0[3440] = 50'h0000000000000;
    mem0[3441] = 50'h0000000000000;
    mem0[3442] = 50'h0000000000000;
    mem0[3443] = 50'h0000000000000;
    mem0[3444] = 50'h0000000000000;
    mem0[3445] = 50'h0000000000000;
    mem0[3446] = 50'h0000000000000;
    mem0[3447] = 50'h0000000000000;
    mem0[3448] = 50'h0000000000000;
    mem0[3449] = 50'h0000000000000;
    mem0[3450] = 50'h0000000000000;
    mem0[3451] = 50'h0000000000000;
    mem0[3452] = 50'h0000000000000;
    mem0[3453] = 50'h0000000000000;
    mem0[3454] = 50'h0000000000000;
    mem0[3455] = 50'h0000000000000;
    mem0[3456] = 50'h0000000000000;
    mem0[3457] = 50'h0000000000000;
    mem0[3458] = 50'h0000000000000;
    mem0[3459] = 50'h0000000000000;
    mem0[3460] = 50'h0000000000000;
    mem0[3461] = 50'h0000000000000;
    mem0[3462] = 50'h0000000000000;
    mem0[3463] = 50'h0000000000000;
    mem0[3464] = 50'h0000000000000;
    mem0[3465] = 50'h0000000000000;
    mem0[3466] = 50'h0000000000000;
    mem0[3467] = 50'h0000000000000;
    mem0[3468] = 50'h0000000000000;
    mem0[3469] = 50'h0000000000000;
    mem0[3470] = 50'h0000000000000;
    mem0[3471] = 50'h0000000000000;
    mem0[3472] = 50'h0000000000000;
    mem0[3473] = 50'h0000000000000;
    mem0[3474] = 50'h0000000000000;
    mem0[3475] = 50'h0000000000000;
    mem0[3476] = 50'h0000000000000;
    mem0[3477] = 50'h0000000000000;
    mem0[3478] = 50'h0000000000000;
    mem0[3479] = 50'h0000000000000;
    mem0[3480] = 50'h0000000000000;
    mem0[3481] = 50'h0000000000000;
    mem0[3482] = 50'h0000000000000;
    mem0[3483] = 50'h0000000000000;
    mem0[3484] = 50'h0000000000000;
    mem0[3485] = 50'h0000000000000;
    mem0[3486] = 50'h0000000000000;
    mem0[3487] = 50'h0000000000000;
    mem0[3488] = 50'h0000000000000;
    mem0[3489] = 50'h0000000000000;
    mem0[3490] = 50'h0000000000000;
    mem0[3491] = 50'h0000000000000;
    mem0[3492] = 50'h0000000000000;
    mem0[3493] = 50'h0000000000000;
    mem0[3494] = 50'h0000000000000;
    mem0[3495] = 50'h0000000000000;
    mem0[3496] = 50'h0000000000000;
    mem0[3497] = 50'h0000000000000;
    mem0[3498] = 50'h0000000000000;
    mem0[3499] = 50'h0000000000000;
    mem0[3500] = 50'h0000000000000;
    mem0[3501] = 50'h0000000000000;
    mem0[3502] = 50'h0000000000000;
    mem0[3503] = 50'h0000000000000;
    mem0[3504] = 50'h0000000000000;
    mem0[3505] = 50'h0000000000000;
    mem0[3506] = 50'h0000000000000;
    mem0[3507] = 50'h0000000000000;
    mem0[3508] = 50'h0000000000000;
    mem0[3509] = 50'h0000000000000;
    mem0[3510] = 50'h0000000000000;
    mem0[3511] = 50'h0000000000000;
    mem0[3512] = 50'h0000000000000;
    mem0[3513] = 50'h0000000000000;
    mem0[3514] = 50'h0000000000000;
    mem0[3515] = 50'h0000000000000;
    mem0[3516] = 50'h0000000000000;
    mem0[3517] = 50'h0000000000000;
    mem0[3518] = 50'h0000000000000;
    mem0[3519] = 50'h0000000000000;
    mem0[3520] = 50'h0000000000000;
    mem0[3521] = 50'h0000000000000;
    mem0[3522] = 50'h0000000000000;
    mem0[3523] = 50'h0000000000000;
    mem0[3524] = 50'h0000000000000;
    mem0[3525] = 50'h0000000000000;
    mem0[3526] = 50'h0000000000000;
    mem0[3527] = 50'h0000000000000;
    mem0[3528] = 50'h0000000000000;
    mem0[3529] = 50'h0000000000000;
    mem0[3530] = 50'h0000000000000;
    mem0[3531] = 50'h0000000000000;
    mem0[3532] = 50'h0000000000000;
    mem0[3533] = 50'h0000000000000;
    mem0[3534] = 50'h0000000000000;
    mem0[3535] = 50'h0000000000000;
    mem0[3536] = 50'h0000000000000;
    mem0[3537] = 50'h0000000000000;
    mem0[3538] = 50'h0000000000000;
    mem0[3539] = 50'h0000000000000;
    mem0[3540] = 50'h0000000000000;
    mem0[3541] = 50'h0000000000000;
    mem0[3542] = 50'h0000000000000;
    mem0[3543] = 50'h0000000000000;
    mem0[3544] = 50'h0000000000000;
    mem0[3545] = 50'h0000000000000;
    mem0[3546] = 50'h0000000000000;
    mem0[3547] = 50'h0000000000000;
    mem0[3548] = 50'h0000000000000;
    mem0[3549] = 50'h0000000000000;
    mem0[3550] = 50'h0000000000000;
    mem0[3551] = 50'h0000000000000;
    mem0[3552] = 50'h0000000000000;
    mem0[3553] = 50'h0000000000000;
    mem0[3554] = 50'h0000000000000;
    mem0[3555] = 50'h0000000000000;
    mem0[3556] = 50'h0000000000000;
    mem0[3557] = 50'h0000000000000;
    mem0[3558] = 50'h0000000000000;
    mem0[3559] = 50'h0000000000000;
    mem0[3560] = 50'h0000000000000;
    mem0[3561] = 50'h0000000000000;
    mem0[3562] = 50'h0000000000000;
    mem0[3563] = 50'h0000000000000;
    mem0[3564] = 50'h0000000000000;
    mem0[3565] = 50'h0000000000000;
    mem0[3566] = 50'h0000000000000;
    mem0[3567] = 50'h0000000000000;
    mem0[3568] = 50'h0000000000000;
    mem0[3569] = 50'h0000000000000;
    mem0[3570] = 50'h0000000000000;
    mem0[3571] = 50'h0000000000000;
    mem0[3572] = 50'h0000000000000;
    mem0[3573] = 50'h0000000000000;
    mem0[3574] = 50'h0000000000000;
    mem0[3575] = 50'h0000000000000;
    mem0[3576] = 50'h0000000000000;
    mem0[3577] = 50'h0000000000000;
    mem0[3578] = 50'h0000000000000;
    mem0[3579] = 50'h0000000000000;
    mem0[3580] = 50'h0000000000000;
    mem0[3581] = 50'h0000000000000;
    mem0[3582] = 50'h0000000000000;
    mem0[3583] = 50'h0000000000000;
    mem0[3584] = 50'h0000000000000;
    mem0[3585] = 50'h0000000000000;
    mem0[3586] = 50'h0000000000000;
    mem0[3587] = 50'h0000000000000;
    mem0[3588] = 50'h0000000000000;
    mem0[3589] = 50'h0000000000000;
    mem0[3590] = 50'h0000000000000;
    mem0[3591] = 50'h0000000000000;
    mem0[3592] = 50'h0000000000000;
    mem0[3593] = 50'h0000000000000;
    mem0[3594] = 50'h0000000000000;
    mem0[3595] = 50'h0000000000000;
    mem0[3596] = 50'h0000000000000;
    mem0[3597] = 50'h0000000000000;
    mem0[3598] = 50'h0000000000000;
    mem0[3599] = 50'h0000000000000;
    mem0[3600] = 50'h0000000000000;
    mem0[3601] = 50'h0000000000000;
    mem0[3602] = 50'h0000000000000;
    mem0[3603] = 50'h0000000000000;
    mem0[3604] = 50'h0000000000000;
    mem0[3605] = 50'h0000000000000;
    mem0[3606] = 50'h0000000000000;
    mem0[3607] = 50'h0000000000000;
    mem0[3608] = 50'h0000000000000;
    mem0[3609] = 50'h0000000000000;
    mem0[3610] = 50'h0000000000000;
    mem0[3611] = 50'h0000000000000;
    mem0[3612] = 50'h0000000000000;
    mem0[3613] = 50'h0000000000000;
    mem0[3614] = 50'h0000000000000;
    mem0[3615] = 50'h0000000000000;
    mem0[3616] = 50'h0000000000000;
    mem0[3617] = 50'h0000000000000;
    mem0[3618] = 50'h0000000000000;
    mem0[3619] = 50'h0000000000000;
    mem0[3620] = 50'h0000000000000;
    mem0[3621] = 50'h0000000000000;
    mem0[3622] = 50'h0000000000000;
    mem0[3623] = 50'h0000000000000;
    mem0[3624] = 50'h0000000000000;
    mem0[3625] = 50'h0000000000000;
    mem0[3626] = 50'h0000000000000;
    mem0[3627] = 50'h0000000000000;
    mem0[3628] = 50'h0000000000000;
    mem0[3629] = 50'h0000000000000;
    mem0[3630] = 50'h0000000000000;
    mem0[3631] = 50'h0000000000000;
    mem0[3632] = 50'h0000000000000;
    mem0[3633] = 50'h0000000000000;
    mem0[3634] = 50'h0000000000000;
    mem0[3635] = 50'h0000000000000;
    mem0[3636] = 50'h0000000000000;
    mem0[3637] = 50'h0000000000000;
    mem0[3638] = 50'h0000000000000;
    mem0[3639] = 50'h0000000000000;
    mem0[3640] = 50'h0000000000000;
    mem0[3641] = 50'h0000000000000;
    mem0[3642] = 50'h0000000000000;
    mem0[3643] = 50'h0000000000000;
    mem0[3644] = 50'h0000000000000;
    mem0[3645] = 50'h0000000000000;
    mem0[3646] = 50'h0000000000000;
    mem0[3647] = 50'h0000000000000;
    mem0[3648] = 50'h0000000000000;
    mem0[3649] = 50'h0000000000000;
    mem0[3650] = 50'h0000000000000;
    mem0[3651] = 50'h0000000000000;
    mem0[3652] = 50'h0000000000000;
    mem0[3653] = 50'h0000000000000;
    mem0[3654] = 50'h0000000000000;
    mem0[3655] = 50'h0000000000000;
    mem0[3656] = 50'h0000000000000;
    mem0[3657] = 50'h0000000000000;
    mem0[3658] = 50'h0000000000000;
    mem0[3659] = 50'h0000000000000;
    mem0[3660] = 50'h0000000000000;
    mem0[3661] = 50'h0000000000000;
    mem0[3662] = 50'h0000000000000;
    mem0[3663] = 50'h0000000000000;
    mem0[3664] = 50'h0000000000000;
    mem0[3665] = 50'h0000000000000;
    mem0[3666] = 50'h0000000000000;
    mem0[3667] = 50'h0000000000000;
    mem0[3668] = 50'h0000000000000;
    mem0[3669] = 50'h0000000000000;
    mem0[3670] = 50'h0000000000000;
    mem0[3671] = 50'h0000000000000;
    mem0[3672] = 50'h0000000000000;
    mem0[3673] = 50'h0000000000000;
    mem0[3674] = 50'h0000000000000;
    mem0[3675] = 50'h0000000000000;
    mem0[3676] = 50'h0000000000000;
    mem0[3677] = 50'h0000000000000;
    mem0[3678] = 50'h0000000000000;
    mem0[3679] = 50'h0000000000000;
    mem0[3680] = 50'h0000000000000;
    mem0[3681] = 50'h0000000000000;
    mem0[3682] = 50'h0000000000000;
    mem0[3683] = 50'h0000000000000;
    mem0[3684] = 50'h0000000000000;
    mem0[3685] = 50'h0000000000000;
    mem0[3686] = 50'h0000000000000;
    mem0[3687] = 50'h0000000000000;
    mem0[3688] = 50'h0000000000000;
    mem0[3689] = 50'h0000000000000;
    mem0[3690] = 50'h0000000000000;
    mem0[3691] = 50'h0000000000000;
    mem0[3692] = 50'h0000000000000;
    mem0[3693] = 50'h0000000000000;
    mem0[3694] = 50'h0000000000000;
    mem0[3695] = 50'h0000000000000;
    mem0[3696] = 50'h0000000000000;
    mem0[3697] = 50'h0000000000000;
    mem0[3698] = 50'h0000000000000;
    mem0[3699] = 50'h0000000000000;
    mem0[3700] = 50'h0000000000000;
    mem0[3701] = 50'h0000000000000;
    mem0[3702] = 50'h0000000000000;
    mem0[3703] = 50'h0000000000000;
    mem0[3704] = 50'h0000000000000;
    mem0[3705] = 50'h0000000000000;
    mem0[3706] = 50'h0000000000000;
    mem0[3707] = 50'h0000000000000;
    mem0[3708] = 50'h0000000000000;
    mem0[3709] = 50'h0000000000000;
    mem0[3710] = 50'h0000000000000;
    mem0[3711] = 50'h0000000000000;
    mem0[3712] = 50'h0000000000000;
    mem0[3713] = 50'h0000000000000;
    mem0[3714] = 50'h0000000000000;
    mem0[3715] = 50'h0000000000000;
    mem0[3716] = 50'h0000000000000;
    mem0[3717] = 50'h0000000000000;
    mem0[3718] = 50'h0000000000000;
    mem0[3719] = 50'h0000000000000;
    mem0[3720] = 50'h0000000000000;
    mem0[3721] = 50'h0000000000000;
    mem0[3722] = 50'h0000000000000;
    mem0[3723] = 50'h0000000000000;
    mem0[3724] = 50'h0000000000000;
    mem0[3725] = 50'h0000000000000;
    mem0[3726] = 50'h0000000000000;
    mem0[3727] = 50'h0000000000000;
    mem0[3728] = 50'h0000000000000;
    mem0[3729] = 50'h0000000000000;
    mem0[3730] = 50'h0000000000000;
    mem0[3731] = 50'h0000000000000;
    mem0[3732] = 50'h0000000000000;
    mem0[3733] = 50'h0000000000000;
    mem0[3734] = 50'h0000000000000;
    mem0[3735] = 50'h0000000000000;
    mem0[3736] = 50'h0000000000000;
    mem0[3737] = 50'h0000000000000;
    mem0[3738] = 50'h0000000000000;
    mem0[3739] = 50'h0000000000000;
    mem0[3740] = 50'h0000000000000;
    mem0[3741] = 50'h0000000000000;
    mem0[3742] = 50'h0000000000000;
    mem0[3743] = 50'h0000000000000;
    mem0[3744] = 50'h0000000000000;
    mem0[3745] = 50'h0000000000000;
    mem0[3746] = 50'h0000000000000;
    mem0[3747] = 50'h0000000000000;
    mem0[3748] = 50'h0000000000000;
    mem0[3749] = 50'h0000000000000;
    mem0[3750] = 50'h0000000000000;
    mem0[3751] = 50'h0000000000000;
    mem0[3752] = 50'h0000000000000;
    mem0[3753] = 50'h0000000000000;
    mem0[3754] = 50'h0000000000000;
    mem0[3755] = 50'h0000000000000;
    mem0[3756] = 50'h0000000000000;
    mem0[3757] = 50'h0000000000000;
    mem0[3758] = 50'h0000000000000;
    mem0[3759] = 50'h0000000000000;
    mem0[3760] = 50'h0000000000000;
    mem0[3761] = 50'h0000000000000;
    mem0[3762] = 50'h0000000000000;
    mem0[3763] = 50'h0000000000000;
    mem0[3764] = 50'h0000000000000;
    mem0[3765] = 50'h0000000000000;
    mem0[3766] = 50'h0000000000000;
    mem0[3767] = 50'h0000000000000;
    mem0[3768] = 50'h0000000000000;
    mem0[3769] = 50'h0000000000000;
    mem0[3770] = 50'h0000000000000;
    mem0[3771] = 50'h0000000000000;
    mem0[3772] = 50'h0000000000000;
    mem0[3773] = 50'h0000000000000;
    mem0[3774] = 50'h0000000000000;
    mem0[3775] = 50'h0000000000000;
    mem0[3776] = 50'h0000000000000;
    mem0[3777] = 50'h0000000000000;
    mem0[3778] = 50'h0000000000000;
    mem0[3779] = 50'h0000000000000;
    mem0[3780] = 50'h0000000000000;
    mem0[3781] = 50'h0000000000000;
    mem0[3782] = 50'h0000000000000;
    mem0[3783] = 50'h0000000000000;
    mem0[3784] = 50'h0000000000000;
    mem0[3785] = 50'h0000000000000;
    mem0[3786] = 50'h0000000000000;
    mem0[3787] = 50'h0000000000000;
    mem0[3788] = 50'h0000000000000;
    mem0[3789] = 50'h0000000000000;
    mem0[3790] = 50'h0000000000000;
    mem0[3791] = 50'h0000000000000;
    mem0[3792] = 50'h0000000000000;
    mem0[3793] = 50'h0000000000000;
    mem0[3794] = 50'h0000000000000;
    mem0[3795] = 50'h0000000000000;
    mem0[3796] = 50'h0000000000000;
    mem0[3797] = 50'h0000000000000;
    mem0[3798] = 50'h0000000000000;
    mem0[3799] = 50'h0000000000000;
    mem0[3800] = 50'h0000000000000;
    mem0[3801] = 50'h0000000000000;
    mem0[3802] = 50'h0000000000000;
    mem0[3803] = 50'h0000000000000;
    mem0[3804] = 50'h0000000000000;
    mem0[3805] = 50'h0000000000000;
    mem0[3806] = 50'h0000000000000;
    mem0[3807] = 50'h0000000000000;
    mem0[3808] = 50'h0000000000000;
    mem0[3809] = 50'h0000000000000;
    mem0[3810] = 50'h0000000000000;
    mem0[3811] = 50'h0000000000000;
    mem0[3812] = 50'h0000000000000;
    mem0[3813] = 50'h0000000000000;
    mem0[3814] = 50'h0000000000000;
    mem0[3815] = 50'h0000000000000;
    mem0[3816] = 50'h0000000000000;
    mem0[3817] = 50'h0000000000000;
    mem0[3818] = 50'h0000000000000;
    mem0[3819] = 50'h0000000000000;
    mem0[3820] = 50'h0000000000000;
    mem0[3821] = 50'h0000000000000;
    mem0[3822] = 50'h0000000000000;
    mem0[3823] = 50'h0000000000000;
    mem0[3824] = 50'h0000000000000;
    mem0[3825] = 50'h0000000000000;
    mem0[3826] = 50'h0000000000000;
    mem0[3827] = 50'h0000000000000;
    mem0[3828] = 50'h0000000000000;
    mem0[3829] = 50'h0000000000000;
    mem0[3830] = 50'h0000000000000;
    mem0[3831] = 50'h0000000000000;
    mem0[3832] = 50'h0000000000000;
    mem0[3833] = 50'h0000000000000;
    mem0[3834] = 50'h0000000000000;
    mem0[3835] = 50'h0000000000000;
    mem0[3836] = 50'h0000000000000;
    mem0[3837] = 50'h0000000000000;
    mem0[3838] = 50'h0000000000000;
    mem0[3839] = 50'h0000000000000;
    mem0[3840] = 50'h0000000000000;
    mem0[3841] = 50'h0000000000000;
    mem0[3842] = 50'h0000000000000;
    mem0[3843] = 50'h0000000000000;
    mem0[3844] = 50'h0000000000000;
    mem0[3845] = 50'h0000000000000;
    mem0[3846] = 50'h0000000000000;
    mem0[3847] = 50'h0000000000000;
    mem0[3848] = 50'h0000000000000;
    mem0[3849] = 50'h0000000000000;
    mem0[3850] = 50'h0000000000000;
    mem0[3851] = 50'h0000000000000;
    mem0[3852] = 50'h0000000000000;
    mem0[3853] = 50'h0000000000000;
    mem0[3854] = 50'h0000000000000;
    mem0[3855] = 50'h0000000000000;
    mem0[3856] = 50'h0000000000000;
    mem0[3857] = 50'h0000000000000;
    mem0[3858] = 50'h0000000000000;
    mem0[3859] = 50'h0000000000000;
    mem0[3860] = 50'h0000000000000;
    mem0[3861] = 50'h0000000000000;
    mem0[3862] = 50'h0000000000000;
    mem0[3863] = 50'h0000000000000;
    mem0[3864] = 50'h0000000000000;
    mem0[3865] = 50'h0000000000000;
    mem0[3866] = 50'h0000000000000;
    mem0[3867] = 50'h0000000000000;
    mem0[3868] = 50'h0000000000000;
    mem0[3869] = 50'h0000000000000;
    mem0[3870] = 50'h0000000000000;
    mem0[3871] = 50'h0000000000000;
    mem0[3872] = 50'h0000000000000;
    mem0[3873] = 50'h0000000000000;
    mem0[3874] = 50'h0000000000000;
    mem0[3875] = 50'h0000000000000;
    mem0[3876] = 50'h0000000000000;
    mem0[3877] = 50'h0000000000000;
    mem0[3878] = 50'h0000000000000;
    mem0[3879] = 50'h0000000000000;
    mem0[3880] = 50'h0000000000000;
    mem0[3881] = 50'h0000000000000;
    mem0[3882] = 50'h0000000000000;
    mem0[3883] = 50'h0000000000000;
    mem0[3884] = 50'h0000000000000;
    mem0[3885] = 50'h0000000000000;
    mem0[3886] = 50'h0000000000000;
    mem0[3887] = 50'h0000000000000;
    mem0[3888] = 50'h0000000000000;
    mem0[3889] = 50'h0000000000000;
    mem0[3890] = 50'h0000000000000;
    mem0[3891] = 50'h0000000000000;
    mem0[3892] = 50'h0000000000000;
    mem0[3893] = 50'h0000000000000;
    mem0[3894] = 50'h0000000000000;
    mem0[3895] = 50'h0000000000000;
    mem0[3896] = 50'h0000000000000;
    mem0[3897] = 50'h0000000000000;
    mem0[3898] = 50'h0000000000000;
    mem0[3899] = 50'h0000000000000;
    mem0[3900] = 50'h0000000000000;
    mem0[3901] = 50'h0000000000000;
    mem0[3902] = 50'h0000000000000;
    mem0[3903] = 50'h0000000000000;
    mem0[3904] = 50'h0000000000000;
    mem0[3905] = 50'h0000000000000;
    mem0[3906] = 50'h0000000000000;
    mem0[3907] = 50'h0000000000000;
    mem0[3908] = 50'h0000000000000;
    mem0[3909] = 50'h0000000000000;
    mem0[3910] = 50'h0000000000000;
    mem0[3911] = 50'h0000000000000;
    mem0[3912] = 50'h0000000000000;
    mem0[3913] = 50'h0000000000000;
    mem0[3914] = 50'h0000000000000;
    mem0[3915] = 50'h0000000000000;
    mem0[3916] = 50'h0000000000000;
    mem0[3917] = 50'h0000000000000;
    mem0[3918] = 50'h0000000000000;
    mem0[3919] = 50'h0000000000000;
    mem0[3920] = 50'h0000000000000;
    mem0[3921] = 50'h0000000000000;
    mem0[3922] = 50'h0000000000000;
    mem0[3923] = 50'h0000000000000;
    mem0[3924] = 50'h0000000000000;
    mem0[3925] = 50'h0000000000000;
    mem0[3926] = 50'h0000000000000;
    mem0[3927] = 50'h0000000000000;
    mem0[3928] = 50'h0000000000000;
    mem0[3929] = 50'h0000000000000;
    mem0[3930] = 50'h0000000000000;
    mem0[3931] = 50'h0000000000000;
    mem0[3932] = 50'h0000000000000;
    mem0[3933] = 50'h0000000000000;
    mem0[3934] = 50'h0000000000000;
    mem0[3935] = 50'h0000000000000;
    mem0[3936] = 50'h0000000000000;
    mem0[3937] = 50'h0000000000000;
    mem0[3938] = 50'h0000000000000;
    mem0[3939] = 50'h0000000000000;
    mem0[3940] = 50'h0000000000000;
    mem0[3941] = 50'h0000000000000;
    mem0[3942] = 50'h0000000000000;
    mem0[3943] = 50'h0000000000000;
    mem0[3944] = 50'h0000000000000;
    mem0[3945] = 50'h0000000000000;
    mem0[3946] = 50'h0000000000000;
    mem0[3947] = 50'h0000000000000;
    mem0[3948] = 50'h0000000000000;
    mem0[3949] = 50'h0000000000000;
    mem0[3950] = 50'h0000000000000;
    mem0[3951] = 50'h0000000000000;
    mem0[3952] = 50'h0000000000000;
    mem0[3953] = 50'h0000000000000;
    mem0[3954] = 50'h0000000000000;
    mem0[3955] = 50'h0000000000000;
    mem0[3956] = 50'h0000000000000;
    mem0[3957] = 50'h0000000000000;
    mem0[3958] = 50'h0000000000000;
    mem0[3959] = 50'h0000000000000;
    mem0[3960] = 50'h0000000000000;
    mem0[3961] = 50'h0000000000000;
    mem0[3962] = 50'h0000000000000;
    mem0[3963] = 50'h0000000000000;
    mem0[3964] = 50'h0000000000000;
    mem0[3965] = 50'h0000000000000;
    mem0[3966] = 50'h0000000000000;
    mem0[3967] = 50'h0000000000000;
    mem0[3968] = 50'h0000000000000;
    mem0[3969] = 50'h0000000000000;
    mem0[3970] = 50'h0000000000000;
    mem0[3971] = 50'h0000000000000;
    mem0[3972] = 50'h0000000000000;
    mem0[3973] = 50'h0000000000000;
    mem0[3974] = 50'h0000000000000;
    mem0[3975] = 50'h0000000000000;
    mem0[3976] = 50'h0000000000000;
    mem0[3977] = 50'h0000000000000;
    mem0[3978] = 50'h0000000000000;
    mem0[3979] = 50'h0000000000000;
    mem0[3980] = 50'h0000000000000;
    mem0[3981] = 50'h0000000000000;
    mem0[3982] = 50'h0000000000000;
    mem0[3983] = 50'h0000000000000;
    mem0[3984] = 50'h0000000000000;
    mem0[3985] = 50'h0000000000000;
    mem0[3986] = 50'h0000000000000;
    mem0[3987] = 50'h0000000000000;
    mem0[3988] = 50'h0000000000000;
    mem0[3989] = 50'h0000000000000;
    mem0[3990] = 50'h0000000000000;
    mem0[3991] = 50'h0000000000000;
    mem0[3992] = 50'h0000000000000;
    mem0[3993] = 50'h0000000000000;
    mem0[3994] = 50'h0000000000000;
    mem0[3995] = 50'h0000000000000;
    mem0[3996] = 50'h0000000000000;
    mem0[3997] = 50'h0000000000000;
    mem0[3998] = 50'h0000000000000;
    mem0[3999] = 50'h0000000000000;
    mem0[4000] = 50'h0000000000000;
    mem0[4001] = 50'h0000000000000;
    mem0[4002] = 50'h0000000000000;
    mem0[4003] = 50'h0000000000000;
    mem0[4004] = 50'h0000000000000;
    mem0[4005] = 50'h0000000000000;
    mem0[4006] = 50'h0000000000000;
    mem0[4007] = 50'h0000000000000;
    mem0[4008] = 50'h0000000000000;
    mem0[4009] = 50'h0000000000000;
    mem0[4010] = 50'h0000000000000;
    mem0[4011] = 50'h0000000000000;
    mem0[4012] = 50'h0000000000000;
    mem0[4013] = 50'h0000000000000;
    mem0[4014] = 50'h0000000000000;
    mem0[4015] = 50'h0000000000000;
    mem0[4016] = 50'h0000000000000;
    mem0[4017] = 50'h0000000000000;
    mem0[4018] = 50'h0000000000000;
    mem0[4019] = 50'h0000000000000;
    mem0[4020] = 50'h0000000000000;
    mem0[4021] = 50'h0000000000000;
    mem0[4022] = 50'h0000000000000;
    mem0[4023] = 50'h0000000000000;
    mem0[4024] = 50'h0000000000000;
    mem0[4025] = 50'h0000000000000;
    mem0[4026] = 50'h0000000000000;
    mem0[4027] = 50'h0000000000000;
    mem0[4028] = 50'h0000000000000;
    mem0[4029] = 50'h0000000000000;
    mem0[4030] = 50'h0000000000000;
    mem0[4031] = 50'h0000000000000;
    mem0[4032] = 50'h0000000000000;
    mem0[4033] = 50'h0000000000000;
    mem0[4034] = 50'h0000000000000;
    mem0[4035] = 50'h0000000000000;
    mem0[4036] = 50'h0000000000000;
    mem0[4037] = 50'h0000000000000;
    mem0[4038] = 50'h0000000000000;
    mem0[4039] = 50'h0000000000000;
    mem0[4040] = 50'h0000000000000;
    mem0[4041] = 50'h0000000000000;
    mem0[4042] = 50'h0000000000000;
    mem0[4043] = 50'h0000000000000;
    mem0[4044] = 50'h0000000000000;
    mem0[4045] = 50'h0000000000000;
    mem0[4046] = 50'h0000000000000;
    mem0[4047] = 50'h0000000000000;
    mem0[4048] = 50'h0000000000000;
    mem0[4049] = 50'h0000000000000;
    mem0[4050] = 50'h0000000000000;
    mem0[4051] = 50'h0000000000000;
    mem0[4052] = 50'h0000000000000;
    mem0[4053] = 50'h0000000000000;
    mem0[4054] = 50'h0000000000000;
    mem0[4055] = 50'h0000000000000;
    mem0[4056] = 50'h0000000000000;
    mem0[4057] = 50'h0000000000000;
    mem0[4058] = 50'h0000000000000;
    mem0[4059] = 50'h0000000000000;
    mem0[4060] = 50'h0000000000000;
    mem0[4061] = 50'h0000000000000;
    mem0[4062] = 50'h0000000000000;
    mem0[4063] = 50'h0000000000000;
    mem0[4064] = 50'h0000000000000;
    mem0[4065] = 50'h0000000000000;
    mem0[4066] = 50'h0000000000000;
    mem0[4067] = 50'h0000000000000;
    mem0[4068] = 50'h0000000000000;
    mem0[4069] = 50'h0000000000000;
    mem0[4070] = 50'h0000000000000;
    mem0[4071] = 50'h0000000000000;
    mem0[4072] = 50'h0000000000000;
    mem0[4073] = 50'h0000000000000;
    mem0[4074] = 50'h0000000000000;
    mem0[4075] = 50'h0000000000000;
    mem0[4076] = 50'h0000000000000;
    mem0[4077] = 50'h0000000000000;
    mem0[4078] = 50'h0000000000000;
    mem0[4079] = 50'h0000000000000;
    mem0[4080] = 50'h0000000000000;
    mem0[4081] = 50'h0000000000000;
    mem0[4082] = 50'h0000000000000;
    mem0[4083] = 50'h0000000000000;
    mem0[4084] = 50'h0000000000000;
    mem0[4085] = 50'h0000000000000;
    mem0[4086] = 50'h0000000000000;
    mem0[4087] = 50'h0000000000000;
    mem0[4088] = 50'h0000000000000;
    mem0[4089] = 50'h0000000000000;
    mem0[4090] = 50'h0000000000000;
    mem0[4091] = 50'h0000000000000;
    mem0[4092] = 50'h0000000000000;
    mem0[4093] = 50'h0000000000000;
    mem0[4094] = 50'h0000000000000;
    mem0[4095] = 50'h0000000000000;
  end
  always @(posedge clk) begin
    if (\$signature__en$58 )
      mem0[{ \$20 , write_counter[1], write_counter[2], write_counter[3], write_counter[4], write_counter[5], write_counter[6], write_counter[7], write_counter[8], write_counter[9], write_counter[10], write_counter[11] }] <= { exp_q_2, out[46:0] };
  end
  reg [49:0] _0_;
  always @(posedge clk) begin
    if (\$signature__en ) begin
      _0_ <= mem0[\$signature__addr ];
    end
  end
  assign \$signature__data  = _0_;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/spectrum_integrator.py:165" *)
  reg [49:0] mem1 [4095:0];
  initial begin
    mem1[0] = 50'h0000000000000;
    mem1[1] = 50'h0000000000000;
    mem1[2] = 50'h0000000000000;
    mem1[3] = 50'h0000000000000;
    mem1[4] = 50'h0000000000000;
    mem1[5] = 50'h0000000000000;
    mem1[6] = 50'h0000000000000;
    mem1[7] = 50'h0000000000000;
    mem1[8] = 50'h0000000000000;
    mem1[9] = 50'h0000000000000;
    mem1[10] = 50'h0000000000000;
    mem1[11] = 50'h0000000000000;
    mem1[12] = 50'h0000000000000;
    mem1[13] = 50'h0000000000000;
    mem1[14] = 50'h0000000000000;
    mem1[15] = 50'h0000000000000;
    mem1[16] = 50'h0000000000000;
    mem1[17] = 50'h0000000000000;
    mem1[18] = 50'h0000000000000;
    mem1[19] = 50'h0000000000000;
    mem1[20] = 50'h0000000000000;
    mem1[21] = 50'h0000000000000;
    mem1[22] = 50'h0000000000000;
    mem1[23] = 50'h0000000000000;
    mem1[24] = 50'h0000000000000;
    mem1[25] = 50'h0000000000000;
    mem1[26] = 50'h0000000000000;
    mem1[27] = 50'h0000000000000;
    mem1[28] = 50'h0000000000000;
    mem1[29] = 50'h0000000000000;
    mem1[30] = 50'h0000000000000;
    mem1[31] = 50'h0000000000000;
    mem1[32] = 50'h0000000000000;
    mem1[33] = 50'h0000000000000;
    mem1[34] = 50'h0000000000000;
    mem1[35] = 50'h0000000000000;
    mem1[36] = 50'h0000000000000;
    mem1[37] = 50'h0000000000000;
    mem1[38] = 50'h0000000000000;
    mem1[39] = 50'h0000000000000;
    mem1[40] = 50'h0000000000000;
    mem1[41] = 50'h0000000000000;
    mem1[42] = 50'h0000000000000;
    mem1[43] = 50'h0000000000000;
    mem1[44] = 50'h0000000000000;
    mem1[45] = 50'h0000000000000;
    mem1[46] = 50'h0000000000000;
    mem1[47] = 50'h0000000000000;
    mem1[48] = 50'h0000000000000;
    mem1[49] = 50'h0000000000000;
    mem1[50] = 50'h0000000000000;
    mem1[51] = 50'h0000000000000;
    mem1[52] = 50'h0000000000000;
    mem1[53] = 50'h0000000000000;
    mem1[54] = 50'h0000000000000;
    mem1[55] = 50'h0000000000000;
    mem1[56] = 50'h0000000000000;
    mem1[57] = 50'h0000000000000;
    mem1[58] = 50'h0000000000000;
    mem1[59] = 50'h0000000000000;
    mem1[60] = 50'h0000000000000;
    mem1[61] = 50'h0000000000000;
    mem1[62] = 50'h0000000000000;
    mem1[63] = 50'h0000000000000;
    mem1[64] = 50'h0000000000000;
    mem1[65] = 50'h0000000000000;
    mem1[66] = 50'h0000000000000;
    mem1[67] = 50'h0000000000000;
    mem1[68] = 50'h0000000000000;
    mem1[69] = 50'h0000000000000;
    mem1[70] = 50'h0000000000000;
    mem1[71] = 50'h0000000000000;
    mem1[72] = 50'h0000000000000;
    mem1[73] = 50'h0000000000000;
    mem1[74] = 50'h0000000000000;
    mem1[75] = 50'h0000000000000;
    mem1[76] = 50'h0000000000000;
    mem1[77] = 50'h0000000000000;
    mem1[78] = 50'h0000000000000;
    mem1[79] = 50'h0000000000000;
    mem1[80] = 50'h0000000000000;
    mem1[81] = 50'h0000000000000;
    mem1[82] = 50'h0000000000000;
    mem1[83] = 50'h0000000000000;
    mem1[84] = 50'h0000000000000;
    mem1[85] = 50'h0000000000000;
    mem1[86] = 50'h0000000000000;
    mem1[87] = 50'h0000000000000;
    mem1[88] = 50'h0000000000000;
    mem1[89] = 50'h0000000000000;
    mem1[90] = 50'h0000000000000;
    mem1[91] = 50'h0000000000000;
    mem1[92] = 50'h0000000000000;
    mem1[93] = 50'h0000000000000;
    mem1[94] = 50'h0000000000000;
    mem1[95] = 50'h0000000000000;
    mem1[96] = 50'h0000000000000;
    mem1[97] = 50'h0000000000000;
    mem1[98] = 50'h0000000000000;
    mem1[99] = 50'h0000000000000;
    mem1[100] = 50'h0000000000000;
    mem1[101] = 50'h0000000000000;
    mem1[102] = 50'h0000000000000;
    mem1[103] = 50'h0000000000000;
    mem1[104] = 50'h0000000000000;
    mem1[105] = 50'h0000000000000;
    mem1[106] = 50'h0000000000000;
    mem1[107] = 50'h0000000000000;
    mem1[108] = 50'h0000000000000;
    mem1[109] = 50'h0000000000000;
    mem1[110] = 50'h0000000000000;
    mem1[111] = 50'h0000000000000;
    mem1[112] = 50'h0000000000000;
    mem1[113] = 50'h0000000000000;
    mem1[114] = 50'h0000000000000;
    mem1[115] = 50'h0000000000000;
    mem1[116] = 50'h0000000000000;
    mem1[117] = 50'h0000000000000;
    mem1[118] = 50'h0000000000000;
    mem1[119] = 50'h0000000000000;
    mem1[120] = 50'h0000000000000;
    mem1[121] = 50'h0000000000000;
    mem1[122] = 50'h0000000000000;
    mem1[123] = 50'h0000000000000;
    mem1[124] = 50'h0000000000000;
    mem1[125] = 50'h0000000000000;
    mem1[126] = 50'h0000000000000;
    mem1[127] = 50'h0000000000000;
    mem1[128] = 50'h0000000000000;
    mem1[129] = 50'h0000000000000;
    mem1[130] = 50'h0000000000000;
    mem1[131] = 50'h0000000000000;
    mem1[132] = 50'h0000000000000;
    mem1[133] = 50'h0000000000000;
    mem1[134] = 50'h0000000000000;
    mem1[135] = 50'h0000000000000;
    mem1[136] = 50'h0000000000000;
    mem1[137] = 50'h0000000000000;
    mem1[138] = 50'h0000000000000;
    mem1[139] = 50'h0000000000000;
    mem1[140] = 50'h0000000000000;
    mem1[141] = 50'h0000000000000;
    mem1[142] = 50'h0000000000000;
    mem1[143] = 50'h0000000000000;
    mem1[144] = 50'h0000000000000;
    mem1[145] = 50'h0000000000000;
    mem1[146] = 50'h0000000000000;
    mem1[147] = 50'h0000000000000;
    mem1[148] = 50'h0000000000000;
    mem1[149] = 50'h0000000000000;
    mem1[150] = 50'h0000000000000;
    mem1[151] = 50'h0000000000000;
    mem1[152] = 50'h0000000000000;
    mem1[153] = 50'h0000000000000;
    mem1[154] = 50'h0000000000000;
    mem1[155] = 50'h0000000000000;
    mem1[156] = 50'h0000000000000;
    mem1[157] = 50'h0000000000000;
    mem1[158] = 50'h0000000000000;
    mem1[159] = 50'h0000000000000;
    mem1[160] = 50'h0000000000000;
    mem1[161] = 50'h0000000000000;
    mem1[162] = 50'h0000000000000;
    mem1[163] = 50'h0000000000000;
    mem1[164] = 50'h0000000000000;
    mem1[165] = 50'h0000000000000;
    mem1[166] = 50'h0000000000000;
    mem1[167] = 50'h0000000000000;
    mem1[168] = 50'h0000000000000;
    mem1[169] = 50'h0000000000000;
    mem1[170] = 50'h0000000000000;
    mem1[171] = 50'h0000000000000;
    mem1[172] = 50'h0000000000000;
    mem1[173] = 50'h0000000000000;
    mem1[174] = 50'h0000000000000;
    mem1[175] = 50'h0000000000000;
    mem1[176] = 50'h0000000000000;
    mem1[177] = 50'h0000000000000;
    mem1[178] = 50'h0000000000000;
    mem1[179] = 50'h0000000000000;
    mem1[180] = 50'h0000000000000;
    mem1[181] = 50'h0000000000000;
    mem1[182] = 50'h0000000000000;
    mem1[183] = 50'h0000000000000;
    mem1[184] = 50'h0000000000000;
    mem1[185] = 50'h0000000000000;
    mem1[186] = 50'h0000000000000;
    mem1[187] = 50'h0000000000000;
    mem1[188] = 50'h0000000000000;
    mem1[189] = 50'h0000000000000;
    mem1[190] = 50'h0000000000000;
    mem1[191] = 50'h0000000000000;
    mem1[192] = 50'h0000000000000;
    mem1[193] = 50'h0000000000000;
    mem1[194] = 50'h0000000000000;
    mem1[195] = 50'h0000000000000;
    mem1[196] = 50'h0000000000000;
    mem1[197] = 50'h0000000000000;
    mem1[198] = 50'h0000000000000;
    mem1[199] = 50'h0000000000000;
    mem1[200] = 50'h0000000000000;
    mem1[201] = 50'h0000000000000;
    mem1[202] = 50'h0000000000000;
    mem1[203] = 50'h0000000000000;
    mem1[204] = 50'h0000000000000;
    mem1[205] = 50'h0000000000000;
    mem1[206] = 50'h0000000000000;
    mem1[207] = 50'h0000000000000;
    mem1[208] = 50'h0000000000000;
    mem1[209] = 50'h0000000000000;
    mem1[210] = 50'h0000000000000;
    mem1[211] = 50'h0000000000000;
    mem1[212] = 50'h0000000000000;
    mem1[213] = 50'h0000000000000;
    mem1[214] = 50'h0000000000000;
    mem1[215] = 50'h0000000000000;
    mem1[216] = 50'h0000000000000;
    mem1[217] = 50'h0000000000000;
    mem1[218] = 50'h0000000000000;
    mem1[219] = 50'h0000000000000;
    mem1[220] = 50'h0000000000000;
    mem1[221] = 50'h0000000000000;
    mem1[222] = 50'h0000000000000;
    mem1[223] = 50'h0000000000000;
    mem1[224] = 50'h0000000000000;
    mem1[225] = 50'h0000000000000;
    mem1[226] = 50'h0000000000000;
    mem1[227] = 50'h0000000000000;
    mem1[228] = 50'h0000000000000;
    mem1[229] = 50'h0000000000000;
    mem1[230] = 50'h0000000000000;
    mem1[231] = 50'h0000000000000;
    mem1[232] = 50'h0000000000000;
    mem1[233] = 50'h0000000000000;
    mem1[234] = 50'h0000000000000;
    mem1[235] = 50'h0000000000000;
    mem1[236] = 50'h0000000000000;
    mem1[237] = 50'h0000000000000;
    mem1[238] = 50'h0000000000000;
    mem1[239] = 50'h0000000000000;
    mem1[240] = 50'h0000000000000;
    mem1[241] = 50'h0000000000000;
    mem1[242] = 50'h0000000000000;
    mem1[243] = 50'h0000000000000;
    mem1[244] = 50'h0000000000000;
    mem1[245] = 50'h0000000000000;
    mem1[246] = 50'h0000000000000;
    mem1[247] = 50'h0000000000000;
    mem1[248] = 50'h0000000000000;
    mem1[249] = 50'h0000000000000;
    mem1[250] = 50'h0000000000000;
    mem1[251] = 50'h0000000000000;
    mem1[252] = 50'h0000000000000;
    mem1[253] = 50'h0000000000000;
    mem1[254] = 50'h0000000000000;
    mem1[255] = 50'h0000000000000;
    mem1[256] = 50'h0000000000000;
    mem1[257] = 50'h0000000000000;
    mem1[258] = 50'h0000000000000;
    mem1[259] = 50'h0000000000000;
    mem1[260] = 50'h0000000000000;
    mem1[261] = 50'h0000000000000;
    mem1[262] = 50'h0000000000000;
    mem1[263] = 50'h0000000000000;
    mem1[264] = 50'h0000000000000;
    mem1[265] = 50'h0000000000000;
    mem1[266] = 50'h0000000000000;
    mem1[267] = 50'h0000000000000;
    mem1[268] = 50'h0000000000000;
    mem1[269] = 50'h0000000000000;
    mem1[270] = 50'h0000000000000;
    mem1[271] = 50'h0000000000000;
    mem1[272] = 50'h0000000000000;
    mem1[273] = 50'h0000000000000;
    mem1[274] = 50'h0000000000000;
    mem1[275] = 50'h0000000000000;
    mem1[276] = 50'h0000000000000;
    mem1[277] = 50'h0000000000000;
    mem1[278] = 50'h0000000000000;
    mem1[279] = 50'h0000000000000;
    mem1[280] = 50'h0000000000000;
    mem1[281] = 50'h0000000000000;
    mem1[282] = 50'h0000000000000;
    mem1[283] = 50'h0000000000000;
    mem1[284] = 50'h0000000000000;
    mem1[285] = 50'h0000000000000;
    mem1[286] = 50'h0000000000000;
    mem1[287] = 50'h0000000000000;
    mem1[288] = 50'h0000000000000;
    mem1[289] = 50'h0000000000000;
    mem1[290] = 50'h0000000000000;
    mem1[291] = 50'h0000000000000;
    mem1[292] = 50'h0000000000000;
    mem1[293] = 50'h0000000000000;
    mem1[294] = 50'h0000000000000;
    mem1[295] = 50'h0000000000000;
    mem1[296] = 50'h0000000000000;
    mem1[297] = 50'h0000000000000;
    mem1[298] = 50'h0000000000000;
    mem1[299] = 50'h0000000000000;
    mem1[300] = 50'h0000000000000;
    mem1[301] = 50'h0000000000000;
    mem1[302] = 50'h0000000000000;
    mem1[303] = 50'h0000000000000;
    mem1[304] = 50'h0000000000000;
    mem1[305] = 50'h0000000000000;
    mem1[306] = 50'h0000000000000;
    mem1[307] = 50'h0000000000000;
    mem1[308] = 50'h0000000000000;
    mem1[309] = 50'h0000000000000;
    mem1[310] = 50'h0000000000000;
    mem1[311] = 50'h0000000000000;
    mem1[312] = 50'h0000000000000;
    mem1[313] = 50'h0000000000000;
    mem1[314] = 50'h0000000000000;
    mem1[315] = 50'h0000000000000;
    mem1[316] = 50'h0000000000000;
    mem1[317] = 50'h0000000000000;
    mem1[318] = 50'h0000000000000;
    mem1[319] = 50'h0000000000000;
    mem1[320] = 50'h0000000000000;
    mem1[321] = 50'h0000000000000;
    mem1[322] = 50'h0000000000000;
    mem1[323] = 50'h0000000000000;
    mem1[324] = 50'h0000000000000;
    mem1[325] = 50'h0000000000000;
    mem1[326] = 50'h0000000000000;
    mem1[327] = 50'h0000000000000;
    mem1[328] = 50'h0000000000000;
    mem1[329] = 50'h0000000000000;
    mem1[330] = 50'h0000000000000;
    mem1[331] = 50'h0000000000000;
    mem1[332] = 50'h0000000000000;
    mem1[333] = 50'h0000000000000;
    mem1[334] = 50'h0000000000000;
    mem1[335] = 50'h0000000000000;
    mem1[336] = 50'h0000000000000;
    mem1[337] = 50'h0000000000000;
    mem1[338] = 50'h0000000000000;
    mem1[339] = 50'h0000000000000;
    mem1[340] = 50'h0000000000000;
    mem1[341] = 50'h0000000000000;
    mem1[342] = 50'h0000000000000;
    mem1[343] = 50'h0000000000000;
    mem1[344] = 50'h0000000000000;
    mem1[345] = 50'h0000000000000;
    mem1[346] = 50'h0000000000000;
    mem1[347] = 50'h0000000000000;
    mem1[348] = 50'h0000000000000;
    mem1[349] = 50'h0000000000000;
    mem1[350] = 50'h0000000000000;
    mem1[351] = 50'h0000000000000;
    mem1[352] = 50'h0000000000000;
    mem1[353] = 50'h0000000000000;
    mem1[354] = 50'h0000000000000;
    mem1[355] = 50'h0000000000000;
    mem1[356] = 50'h0000000000000;
    mem1[357] = 50'h0000000000000;
    mem1[358] = 50'h0000000000000;
    mem1[359] = 50'h0000000000000;
    mem1[360] = 50'h0000000000000;
    mem1[361] = 50'h0000000000000;
    mem1[362] = 50'h0000000000000;
    mem1[363] = 50'h0000000000000;
    mem1[364] = 50'h0000000000000;
    mem1[365] = 50'h0000000000000;
    mem1[366] = 50'h0000000000000;
    mem1[367] = 50'h0000000000000;
    mem1[368] = 50'h0000000000000;
    mem1[369] = 50'h0000000000000;
    mem1[370] = 50'h0000000000000;
    mem1[371] = 50'h0000000000000;
    mem1[372] = 50'h0000000000000;
    mem1[373] = 50'h0000000000000;
    mem1[374] = 50'h0000000000000;
    mem1[375] = 50'h0000000000000;
    mem1[376] = 50'h0000000000000;
    mem1[377] = 50'h0000000000000;
    mem1[378] = 50'h0000000000000;
    mem1[379] = 50'h0000000000000;
    mem1[380] = 50'h0000000000000;
    mem1[381] = 50'h0000000000000;
    mem1[382] = 50'h0000000000000;
    mem1[383] = 50'h0000000000000;
    mem1[384] = 50'h0000000000000;
    mem1[385] = 50'h0000000000000;
    mem1[386] = 50'h0000000000000;
    mem1[387] = 50'h0000000000000;
    mem1[388] = 50'h0000000000000;
    mem1[389] = 50'h0000000000000;
    mem1[390] = 50'h0000000000000;
    mem1[391] = 50'h0000000000000;
    mem1[392] = 50'h0000000000000;
    mem1[393] = 50'h0000000000000;
    mem1[394] = 50'h0000000000000;
    mem1[395] = 50'h0000000000000;
    mem1[396] = 50'h0000000000000;
    mem1[397] = 50'h0000000000000;
    mem1[398] = 50'h0000000000000;
    mem1[399] = 50'h0000000000000;
    mem1[400] = 50'h0000000000000;
    mem1[401] = 50'h0000000000000;
    mem1[402] = 50'h0000000000000;
    mem1[403] = 50'h0000000000000;
    mem1[404] = 50'h0000000000000;
    mem1[405] = 50'h0000000000000;
    mem1[406] = 50'h0000000000000;
    mem1[407] = 50'h0000000000000;
    mem1[408] = 50'h0000000000000;
    mem1[409] = 50'h0000000000000;
    mem1[410] = 50'h0000000000000;
    mem1[411] = 50'h0000000000000;
    mem1[412] = 50'h0000000000000;
    mem1[413] = 50'h0000000000000;
    mem1[414] = 50'h0000000000000;
    mem1[415] = 50'h0000000000000;
    mem1[416] = 50'h0000000000000;
    mem1[417] = 50'h0000000000000;
    mem1[418] = 50'h0000000000000;
    mem1[419] = 50'h0000000000000;
    mem1[420] = 50'h0000000000000;
    mem1[421] = 50'h0000000000000;
    mem1[422] = 50'h0000000000000;
    mem1[423] = 50'h0000000000000;
    mem1[424] = 50'h0000000000000;
    mem1[425] = 50'h0000000000000;
    mem1[426] = 50'h0000000000000;
    mem1[427] = 50'h0000000000000;
    mem1[428] = 50'h0000000000000;
    mem1[429] = 50'h0000000000000;
    mem1[430] = 50'h0000000000000;
    mem1[431] = 50'h0000000000000;
    mem1[432] = 50'h0000000000000;
    mem1[433] = 50'h0000000000000;
    mem1[434] = 50'h0000000000000;
    mem1[435] = 50'h0000000000000;
    mem1[436] = 50'h0000000000000;
    mem1[437] = 50'h0000000000000;
    mem1[438] = 50'h0000000000000;
    mem1[439] = 50'h0000000000000;
    mem1[440] = 50'h0000000000000;
    mem1[441] = 50'h0000000000000;
    mem1[442] = 50'h0000000000000;
    mem1[443] = 50'h0000000000000;
    mem1[444] = 50'h0000000000000;
    mem1[445] = 50'h0000000000000;
    mem1[446] = 50'h0000000000000;
    mem1[447] = 50'h0000000000000;
    mem1[448] = 50'h0000000000000;
    mem1[449] = 50'h0000000000000;
    mem1[450] = 50'h0000000000000;
    mem1[451] = 50'h0000000000000;
    mem1[452] = 50'h0000000000000;
    mem1[453] = 50'h0000000000000;
    mem1[454] = 50'h0000000000000;
    mem1[455] = 50'h0000000000000;
    mem1[456] = 50'h0000000000000;
    mem1[457] = 50'h0000000000000;
    mem1[458] = 50'h0000000000000;
    mem1[459] = 50'h0000000000000;
    mem1[460] = 50'h0000000000000;
    mem1[461] = 50'h0000000000000;
    mem1[462] = 50'h0000000000000;
    mem1[463] = 50'h0000000000000;
    mem1[464] = 50'h0000000000000;
    mem1[465] = 50'h0000000000000;
    mem1[466] = 50'h0000000000000;
    mem1[467] = 50'h0000000000000;
    mem1[468] = 50'h0000000000000;
    mem1[469] = 50'h0000000000000;
    mem1[470] = 50'h0000000000000;
    mem1[471] = 50'h0000000000000;
    mem1[472] = 50'h0000000000000;
    mem1[473] = 50'h0000000000000;
    mem1[474] = 50'h0000000000000;
    mem1[475] = 50'h0000000000000;
    mem1[476] = 50'h0000000000000;
    mem1[477] = 50'h0000000000000;
    mem1[478] = 50'h0000000000000;
    mem1[479] = 50'h0000000000000;
    mem1[480] = 50'h0000000000000;
    mem1[481] = 50'h0000000000000;
    mem1[482] = 50'h0000000000000;
    mem1[483] = 50'h0000000000000;
    mem1[484] = 50'h0000000000000;
    mem1[485] = 50'h0000000000000;
    mem1[486] = 50'h0000000000000;
    mem1[487] = 50'h0000000000000;
    mem1[488] = 50'h0000000000000;
    mem1[489] = 50'h0000000000000;
    mem1[490] = 50'h0000000000000;
    mem1[491] = 50'h0000000000000;
    mem1[492] = 50'h0000000000000;
    mem1[493] = 50'h0000000000000;
    mem1[494] = 50'h0000000000000;
    mem1[495] = 50'h0000000000000;
    mem1[496] = 50'h0000000000000;
    mem1[497] = 50'h0000000000000;
    mem1[498] = 50'h0000000000000;
    mem1[499] = 50'h0000000000000;
    mem1[500] = 50'h0000000000000;
    mem1[501] = 50'h0000000000000;
    mem1[502] = 50'h0000000000000;
    mem1[503] = 50'h0000000000000;
    mem1[504] = 50'h0000000000000;
    mem1[505] = 50'h0000000000000;
    mem1[506] = 50'h0000000000000;
    mem1[507] = 50'h0000000000000;
    mem1[508] = 50'h0000000000000;
    mem1[509] = 50'h0000000000000;
    mem1[510] = 50'h0000000000000;
    mem1[511] = 50'h0000000000000;
    mem1[512] = 50'h0000000000000;
    mem1[513] = 50'h0000000000000;
    mem1[514] = 50'h0000000000000;
    mem1[515] = 50'h0000000000000;
    mem1[516] = 50'h0000000000000;
    mem1[517] = 50'h0000000000000;
    mem1[518] = 50'h0000000000000;
    mem1[519] = 50'h0000000000000;
    mem1[520] = 50'h0000000000000;
    mem1[521] = 50'h0000000000000;
    mem1[522] = 50'h0000000000000;
    mem1[523] = 50'h0000000000000;
    mem1[524] = 50'h0000000000000;
    mem1[525] = 50'h0000000000000;
    mem1[526] = 50'h0000000000000;
    mem1[527] = 50'h0000000000000;
    mem1[528] = 50'h0000000000000;
    mem1[529] = 50'h0000000000000;
    mem1[530] = 50'h0000000000000;
    mem1[531] = 50'h0000000000000;
    mem1[532] = 50'h0000000000000;
    mem1[533] = 50'h0000000000000;
    mem1[534] = 50'h0000000000000;
    mem1[535] = 50'h0000000000000;
    mem1[536] = 50'h0000000000000;
    mem1[537] = 50'h0000000000000;
    mem1[538] = 50'h0000000000000;
    mem1[539] = 50'h0000000000000;
    mem1[540] = 50'h0000000000000;
    mem1[541] = 50'h0000000000000;
    mem1[542] = 50'h0000000000000;
    mem1[543] = 50'h0000000000000;
    mem1[544] = 50'h0000000000000;
    mem1[545] = 50'h0000000000000;
    mem1[546] = 50'h0000000000000;
    mem1[547] = 50'h0000000000000;
    mem1[548] = 50'h0000000000000;
    mem1[549] = 50'h0000000000000;
    mem1[550] = 50'h0000000000000;
    mem1[551] = 50'h0000000000000;
    mem1[552] = 50'h0000000000000;
    mem1[553] = 50'h0000000000000;
    mem1[554] = 50'h0000000000000;
    mem1[555] = 50'h0000000000000;
    mem1[556] = 50'h0000000000000;
    mem1[557] = 50'h0000000000000;
    mem1[558] = 50'h0000000000000;
    mem1[559] = 50'h0000000000000;
    mem1[560] = 50'h0000000000000;
    mem1[561] = 50'h0000000000000;
    mem1[562] = 50'h0000000000000;
    mem1[563] = 50'h0000000000000;
    mem1[564] = 50'h0000000000000;
    mem1[565] = 50'h0000000000000;
    mem1[566] = 50'h0000000000000;
    mem1[567] = 50'h0000000000000;
    mem1[568] = 50'h0000000000000;
    mem1[569] = 50'h0000000000000;
    mem1[570] = 50'h0000000000000;
    mem1[571] = 50'h0000000000000;
    mem1[572] = 50'h0000000000000;
    mem1[573] = 50'h0000000000000;
    mem1[574] = 50'h0000000000000;
    mem1[575] = 50'h0000000000000;
    mem1[576] = 50'h0000000000000;
    mem1[577] = 50'h0000000000000;
    mem1[578] = 50'h0000000000000;
    mem1[579] = 50'h0000000000000;
    mem1[580] = 50'h0000000000000;
    mem1[581] = 50'h0000000000000;
    mem1[582] = 50'h0000000000000;
    mem1[583] = 50'h0000000000000;
    mem1[584] = 50'h0000000000000;
    mem1[585] = 50'h0000000000000;
    mem1[586] = 50'h0000000000000;
    mem1[587] = 50'h0000000000000;
    mem1[588] = 50'h0000000000000;
    mem1[589] = 50'h0000000000000;
    mem1[590] = 50'h0000000000000;
    mem1[591] = 50'h0000000000000;
    mem1[592] = 50'h0000000000000;
    mem1[593] = 50'h0000000000000;
    mem1[594] = 50'h0000000000000;
    mem1[595] = 50'h0000000000000;
    mem1[596] = 50'h0000000000000;
    mem1[597] = 50'h0000000000000;
    mem1[598] = 50'h0000000000000;
    mem1[599] = 50'h0000000000000;
    mem1[600] = 50'h0000000000000;
    mem1[601] = 50'h0000000000000;
    mem1[602] = 50'h0000000000000;
    mem1[603] = 50'h0000000000000;
    mem1[604] = 50'h0000000000000;
    mem1[605] = 50'h0000000000000;
    mem1[606] = 50'h0000000000000;
    mem1[607] = 50'h0000000000000;
    mem1[608] = 50'h0000000000000;
    mem1[609] = 50'h0000000000000;
    mem1[610] = 50'h0000000000000;
    mem1[611] = 50'h0000000000000;
    mem1[612] = 50'h0000000000000;
    mem1[613] = 50'h0000000000000;
    mem1[614] = 50'h0000000000000;
    mem1[615] = 50'h0000000000000;
    mem1[616] = 50'h0000000000000;
    mem1[617] = 50'h0000000000000;
    mem1[618] = 50'h0000000000000;
    mem1[619] = 50'h0000000000000;
    mem1[620] = 50'h0000000000000;
    mem1[621] = 50'h0000000000000;
    mem1[622] = 50'h0000000000000;
    mem1[623] = 50'h0000000000000;
    mem1[624] = 50'h0000000000000;
    mem1[625] = 50'h0000000000000;
    mem1[626] = 50'h0000000000000;
    mem1[627] = 50'h0000000000000;
    mem1[628] = 50'h0000000000000;
    mem1[629] = 50'h0000000000000;
    mem1[630] = 50'h0000000000000;
    mem1[631] = 50'h0000000000000;
    mem1[632] = 50'h0000000000000;
    mem1[633] = 50'h0000000000000;
    mem1[634] = 50'h0000000000000;
    mem1[635] = 50'h0000000000000;
    mem1[636] = 50'h0000000000000;
    mem1[637] = 50'h0000000000000;
    mem1[638] = 50'h0000000000000;
    mem1[639] = 50'h0000000000000;
    mem1[640] = 50'h0000000000000;
    mem1[641] = 50'h0000000000000;
    mem1[642] = 50'h0000000000000;
    mem1[643] = 50'h0000000000000;
    mem1[644] = 50'h0000000000000;
    mem1[645] = 50'h0000000000000;
    mem1[646] = 50'h0000000000000;
    mem1[647] = 50'h0000000000000;
    mem1[648] = 50'h0000000000000;
    mem1[649] = 50'h0000000000000;
    mem1[650] = 50'h0000000000000;
    mem1[651] = 50'h0000000000000;
    mem1[652] = 50'h0000000000000;
    mem1[653] = 50'h0000000000000;
    mem1[654] = 50'h0000000000000;
    mem1[655] = 50'h0000000000000;
    mem1[656] = 50'h0000000000000;
    mem1[657] = 50'h0000000000000;
    mem1[658] = 50'h0000000000000;
    mem1[659] = 50'h0000000000000;
    mem1[660] = 50'h0000000000000;
    mem1[661] = 50'h0000000000000;
    mem1[662] = 50'h0000000000000;
    mem1[663] = 50'h0000000000000;
    mem1[664] = 50'h0000000000000;
    mem1[665] = 50'h0000000000000;
    mem1[666] = 50'h0000000000000;
    mem1[667] = 50'h0000000000000;
    mem1[668] = 50'h0000000000000;
    mem1[669] = 50'h0000000000000;
    mem1[670] = 50'h0000000000000;
    mem1[671] = 50'h0000000000000;
    mem1[672] = 50'h0000000000000;
    mem1[673] = 50'h0000000000000;
    mem1[674] = 50'h0000000000000;
    mem1[675] = 50'h0000000000000;
    mem1[676] = 50'h0000000000000;
    mem1[677] = 50'h0000000000000;
    mem1[678] = 50'h0000000000000;
    mem1[679] = 50'h0000000000000;
    mem1[680] = 50'h0000000000000;
    mem1[681] = 50'h0000000000000;
    mem1[682] = 50'h0000000000000;
    mem1[683] = 50'h0000000000000;
    mem1[684] = 50'h0000000000000;
    mem1[685] = 50'h0000000000000;
    mem1[686] = 50'h0000000000000;
    mem1[687] = 50'h0000000000000;
    mem1[688] = 50'h0000000000000;
    mem1[689] = 50'h0000000000000;
    mem1[690] = 50'h0000000000000;
    mem1[691] = 50'h0000000000000;
    mem1[692] = 50'h0000000000000;
    mem1[693] = 50'h0000000000000;
    mem1[694] = 50'h0000000000000;
    mem1[695] = 50'h0000000000000;
    mem1[696] = 50'h0000000000000;
    mem1[697] = 50'h0000000000000;
    mem1[698] = 50'h0000000000000;
    mem1[699] = 50'h0000000000000;
    mem1[700] = 50'h0000000000000;
    mem1[701] = 50'h0000000000000;
    mem1[702] = 50'h0000000000000;
    mem1[703] = 50'h0000000000000;
    mem1[704] = 50'h0000000000000;
    mem1[705] = 50'h0000000000000;
    mem1[706] = 50'h0000000000000;
    mem1[707] = 50'h0000000000000;
    mem1[708] = 50'h0000000000000;
    mem1[709] = 50'h0000000000000;
    mem1[710] = 50'h0000000000000;
    mem1[711] = 50'h0000000000000;
    mem1[712] = 50'h0000000000000;
    mem1[713] = 50'h0000000000000;
    mem1[714] = 50'h0000000000000;
    mem1[715] = 50'h0000000000000;
    mem1[716] = 50'h0000000000000;
    mem1[717] = 50'h0000000000000;
    mem1[718] = 50'h0000000000000;
    mem1[719] = 50'h0000000000000;
    mem1[720] = 50'h0000000000000;
    mem1[721] = 50'h0000000000000;
    mem1[722] = 50'h0000000000000;
    mem1[723] = 50'h0000000000000;
    mem1[724] = 50'h0000000000000;
    mem1[725] = 50'h0000000000000;
    mem1[726] = 50'h0000000000000;
    mem1[727] = 50'h0000000000000;
    mem1[728] = 50'h0000000000000;
    mem1[729] = 50'h0000000000000;
    mem1[730] = 50'h0000000000000;
    mem1[731] = 50'h0000000000000;
    mem1[732] = 50'h0000000000000;
    mem1[733] = 50'h0000000000000;
    mem1[734] = 50'h0000000000000;
    mem1[735] = 50'h0000000000000;
    mem1[736] = 50'h0000000000000;
    mem1[737] = 50'h0000000000000;
    mem1[738] = 50'h0000000000000;
    mem1[739] = 50'h0000000000000;
    mem1[740] = 50'h0000000000000;
    mem1[741] = 50'h0000000000000;
    mem1[742] = 50'h0000000000000;
    mem1[743] = 50'h0000000000000;
    mem1[744] = 50'h0000000000000;
    mem1[745] = 50'h0000000000000;
    mem1[746] = 50'h0000000000000;
    mem1[747] = 50'h0000000000000;
    mem1[748] = 50'h0000000000000;
    mem1[749] = 50'h0000000000000;
    mem1[750] = 50'h0000000000000;
    mem1[751] = 50'h0000000000000;
    mem1[752] = 50'h0000000000000;
    mem1[753] = 50'h0000000000000;
    mem1[754] = 50'h0000000000000;
    mem1[755] = 50'h0000000000000;
    mem1[756] = 50'h0000000000000;
    mem1[757] = 50'h0000000000000;
    mem1[758] = 50'h0000000000000;
    mem1[759] = 50'h0000000000000;
    mem1[760] = 50'h0000000000000;
    mem1[761] = 50'h0000000000000;
    mem1[762] = 50'h0000000000000;
    mem1[763] = 50'h0000000000000;
    mem1[764] = 50'h0000000000000;
    mem1[765] = 50'h0000000000000;
    mem1[766] = 50'h0000000000000;
    mem1[767] = 50'h0000000000000;
    mem1[768] = 50'h0000000000000;
    mem1[769] = 50'h0000000000000;
    mem1[770] = 50'h0000000000000;
    mem1[771] = 50'h0000000000000;
    mem1[772] = 50'h0000000000000;
    mem1[773] = 50'h0000000000000;
    mem1[774] = 50'h0000000000000;
    mem1[775] = 50'h0000000000000;
    mem1[776] = 50'h0000000000000;
    mem1[777] = 50'h0000000000000;
    mem1[778] = 50'h0000000000000;
    mem1[779] = 50'h0000000000000;
    mem1[780] = 50'h0000000000000;
    mem1[781] = 50'h0000000000000;
    mem1[782] = 50'h0000000000000;
    mem1[783] = 50'h0000000000000;
    mem1[784] = 50'h0000000000000;
    mem1[785] = 50'h0000000000000;
    mem1[786] = 50'h0000000000000;
    mem1[787] = 50'h0000000000000;
    mem1[788] = 50'h0000000000000;
    mem1[789] = 50'h0000000000000;
    mem1[790] = 50'h0000000000000;
    mem1[791] = 50'h0000000000000;
    mem1[792] = 50'h0000000000000;
    mem1[793] = 50'h0000000000000;
    mem1[794] = 50'h0000000000000;
    mem1[795] = 50'h0000000000000;
    mem1[796] = 50'h0000000000000;
    mem1[797] = 50'h0000000000000;
    mem1[798] = 50'h0000000000000;
    mem1[799] = 50'h0000000000000;
    mem1[800] = 50'h0000000000000;
    mem1[801] = 50'h0000000000000;
    mem1[802] = 50'h0000000000000;
    mem1[803] = 50'h0000000000000;
    mem1[804] = 50'h0000000000000;
    mem1[805] = 50'h0000000000000;
    mem1[806] = 50'h0000000000000;
    mem1[807] = 50'h0000000000000;
    mem1[808] = 50'h0000000000000;
    mem1[809] = 50'h0000000000000;
    mem1[810] = 50'h0000000000000;
    mem1[811] = 50'h0000000000000;
    mem1[812] = 50'h0000000000000;
    mem1[813] = 50'h0000000000000;
    mem1[814] = 50'h0000000000000;
    mem1[815] = 50'h0000000000000;
    mem1[816] = 50'h0000000000000;
    mem1[817] = 50'h0000000000000;
    mem1[818] = 50'h0000000000000;
    mem1[819] = 50'h0000000000000;
    mem1[820] = 50'h0000000000000;
    mem1[821] = 50'h0000000000000;
    mem1[822] = 50'h0000000000000;
    mem1[823] = 50'h0000000000000;
    mem1[824] = 50'h0000000000000;
    mem1[825] = 50'h0000000000000;
    mem1[826] = 50'h0000000000000;
    mem1[827] = 50'h0000000000000;
    mem1[828] = 50'h0000000000000;
    mem1[829] = 50'h0000000000000;
    mem1[830] = 50'h0000000000000;
    mem1[831] = 50'h0000000000000;
    mem1[832] = 50'h0000000000000;
    mem1[833] = 50'h0000000000000;
    mem1[834] = 50'h0000000000000;
    mem1[835] = 50'h0000000000000;
    mem1[836] = 50'h0000000000000;
    mem1[837] = 50'h0000000000000;
    mem1[838] = 50'h0000000000000;
    mem1[839] = 50'h0000000000000;
    mem1[840] = 50'h0000000000000;
    mem1[841] = 50'h0000000000000;
    mem1[842] = 50'h0000000000000;
    mem1[843] = 50'h0000000000000;
    mem1[844] = 50'h0000000000000;
    mem1[845] = 50'h0000000000000;
    mem1[846] = 50'h0000000000000;
    mem1[847] = 50'h0000000000000;
    mem1[848] = 50'h0000000000000;
    mem1[849] = 50'h0000000000000;
    mem1[850] = 50'h0000000000000;
    mem1[851] = 50'h0000000000000;
    mem1[852] = 50'h0000000000000;
    mem1[853] = 50'h0000000000000;
    mem1[854] = 50'h0000000000000;
    mem1[855] = 50'h0000000000000;
    mem1[856] = 50'h0000000000000;
    mem1[857] = 50'h0000000000000;
    mem1[858] = 50'h0000000000000;
    mem1[859] = 50'h0000000000000;
    mem1[860] = 50'h0000000000000;
    mem1[861] = 50'h0000000000000;
    mem1[862] = 50'h0000000000000;
    mem1[863] = 50'h0000000000000;
    mem1[864] = 50'h0000000000000;
    mem1[865] = 50'h0000000000000;
    mem1[866] = 50'h0000000000000;
    mem1[867] = 50'h0000000000000;
    mem1[868] = 50'h0000000000000;
    mem1[869] = 50'h0000000000000;
    mem1[870] = 50'h0000000000000;
    mem1[871] = 50'h0000000000000;
    mem1[872] = 50'h0000000000000;
    mem1[873] = 50'h0000000000000;
    mem1[874] = 50'h0000000000000;
    mem1[875] = 50'h0000000000000;
    mem1[876] = 50'h0000000000000;
    mem1[877] = 50'h0000000000000;
    mem1[878] = 50'h0000000000000;
    mem1[879] = 50'h0000000000000;
    mem1[880] = 50'h0000000000000;
    mem1[881] = 50'h0000000000000;
    mem1[882] = 50'h0000000000000;
    mem1[883] = 50'h0000000000000;
    mem1[884] = 50'h0000000000000;
    mem1[885] = 50'h0000000000000;
    mem1[886] = 50'h0000000000000;
    mem1[887] = 50'h0000000000000;
    mem1[888] = 50'h0000000000000;
    mem1[889] = 50'h0000000000000;
    mem1[890] = 50'h0000000000000;
    mem1[891] = 50'h0000000000000;
    mem1[892] = 50'h0000000000000;
    mem1[893] = 50'h0000000000000;
    mem1[894] = 50'h0000000000000;
    mem1[895] = 50'h0000000000000;
    mem1[896] = 50'h0000000000000;
    mem1[897] = 50'h0000000000000;
    mem1[898] = 50'h0000000000000;
    mem1[899] = 50'h0000000000000;
    mem1[900] = 50'h0000000000000;
    mem1[901] = 50'h0000000000000;
    mem1[902] = 50'h0000000000000;
    mem1[903] = 50'h0000000000000;
    mem1[904] = 50'h0000000000000;
    mem1[905] = 50'h0000000000000;
    mem1[906] = 50'h0000000000000;
    mem1[907] = 50'h0000000000000;
    mem1[908] = 50'h0000000000000;
    mem1[909] = 50'h0000000000000;
    mem1[910] = 50'h0000000000000;
    mem1[911] = 50'h0000000000000;
    mem1[912] = 50'h0000000000000;
    mem1[913] = 50'h0000000000000;
    mem1[914] = 50'h0000000000000;
    mem1[915] = 50'h0000000000000;
    mem1[916] = 50'h0000000000000;
    mem1[917] = 50'h0000000000000;
    mem1[918] = 50'h0000000000000;
    mem1[919] = 50'h0000000000000;
    mem1[920] = 50'h0000000000000;
    mem1[921] = 50'h0000000000000;
    mem1[922] = 50'h0000000000000;
    mem1[923] = 50'h0000000000000;
    mem1[924] = 50'h0000000000000;
    mem1[925] = 50'h0000000000000;
    mem1[926] = 50'h0000000000000;
    mem1[927] = 50'h0000000000000;
    mem1[928] = 50'h0000000000000;
    mem1[929] = 50'h0000000000000;
    mem1[930] = 50'h0000000000000;
    mem1[931] = 50'h0000000000000;
    mem1[932] = 50'h0000000000000;
    mem1[933] = 50'h0000000000000;
    mem1[934] = 50'h0000000000000;
    mem1[935] = 50'h0000000000000;
    mem1[936] = 50'h0000000000000;
    mem1[937] = 50'h0000000000000;
    mem1[938] = 50'h0000000000000;
    mem1[939] = 50'h0000000000000;
    mem1[940] = 50'h0000000000000;
    mem1[941] = 50'h0000000000000;
    mem1[942] = 50'h0000000000000;
    mem1[943] = 50'h0000000000000;
    mem1[944] = 50'h0000000000000;
    mem1[945] = 50'h0000000000000;
    mem1[946] = 50'h0000000000000;
    mem1[947] = 50'h0000000000000;
    mem1[948] = 50'h0000000000000;
    mem1[949] = 50'h0000000000000;
    mem1[950] = 50'h0000000000000;
    mem1[951] = 50'h0000000000000;
    mem1[952] = 50'h0000000000000;
    mem1[953] = 50'h0000000000000;
    mem1[954] = 50'h0000000000000;
    mem1[955] = 50'h0000000000000;
    mem1[956] = 50'h0000000000000;
    mem1[957] = 50'h0000000000000;
    mem1[958] = 50'h0000000000000;
    mem1[959] = 50'h0000000000000;
    mem1[960] = 50'h0000000000000;
    mem1[961] = 50'h0000000000000;
    mem1[962] = 50'h0000000000000;
    mem1[963] = 50'h0000000000000;
    mem1[964] = 50'h0000000000000;
    mem1[965] = 50'h0000000000000;
    mem1[966] = 50'h0000000000000;
    mem1[967] = 50'h0000000000000;
    mem1[968] = 50'h0000000000000;
    mem1[969] = 50'h0000000000000;
    mem1[970] = 50'h0000000000000;
    mem1[971] = 50'h0000000000000;
    mem1[972] = 50'h0000000000000;
    mem1[973] = 50'h0000000000000;
    mem1[974] = 50'h0000000000000;
    mem1[975] = 50'h0000000000000;
    mem1[976] = 50'h0000000000000;
    mem1[977] = 50'h0000000000000;
    mem1[978] = 50'h0000000000000;
    mem1[979] = 50'h0000000000000;
    mem1[980] = 50'h0000000000000;
    mem1[981] = 50'h0000000000000;
    mem1[982] = 50'h0000000000000;
    mem1[983] = 50'h0000000000000;
    mem1[984] = 50'h0000000000000;
    mem1[985] = 50'h0000000000000;
    mem1[986] = 50'h0000000000000;
    mem1[987] = 50'h0000000000000;
    mem1[988] = 50'h0000000000000;
    mem1[989] = 50'h0000000000000;
    mem1[990] = 50'h0000000000000;
    mem1[991] = 50'h0000000000000;
    mem1[992] = 50'h0000000000000;
    mem1[993] = 50'h0000000000000;
    mem1[994] = 50'h0000000000000;
    mem1[995] = 50'h0000000000000;
    mem1[996] = 50'h0000000000000;
    mem1[997] = 50'h0000000000000;
    mem1[998] = 50'h0000000000000;
    mem1[999] = 50'h0000000000000;
    mem1[1000] = 50'h0000000000000;
    mem1[1001] = 50'h0000000000000;
    mem1[1002] = 50'h0000000000000;
    mem1[1003] = 50'h0000000000000;
    mem1[1004] = 50'h0000000000000;
    mem1[1005] = 50'h0000000000000;
    mem1[1006] = 50'h0000000000000;
    mem1[1007] = 50'h0000000000000;
    mem1[1008] = 50'h0000000000000;
    mem1[1009] = 50'h0000000000000;
    mem1[1010] = 50'h0000000000000;
    mem1[1011] = 50'h0000000000000;
    mem1[1012] = 50'h0000000000000;
    mem1[1013] = 50'h0000000000000;
    mem1[1014] = 50'h0000000000000;
    mem1[1015] = 50'h0000000000000;
    mem1[1016] = 50'h0000000000000;
    mem1[1017] = 50'h0000000000000;
    mem1[1018] = 50'h0000000000000;
    mem1[1019] = 50'h0000000000000;
    mem1[1020] = 50'h0000000000000;
    mem1[1021] = 50'h0000000000000;
    mem1[1022] = 50'h0000000000000;
    mem1[1023] = 50'h0000000000000;
    mem1[1024] = 50'h0000000000000;
    mem1[1025] = 50'h0000000000000;
    mem1[1026] = 50'h0000000000000;
    mem1[1027] = 50'h0000000000000;
    mem1[1028] = 50'h0000000000000;
    mem1[1029] = 50'h0000000000000;
    mem1[1030] = 50'h0000000000000;
    mem1[1031] = 50'h0000000000000;
    mem1[1032] = 50'h0000000000000;
    mem1[1033] = 50'h0000000000000;
    mem1[1034] = 50'h0000000000000;
    mem1[1035] = 50'h0000000000000;
    mem1[1036] = 50'h0000000000000;
    mem1[1037] = 50'h0000000000000;
    mem1[1038] = 50'h0000000000000;
    mem1[1039] = 50'h0000000000000;
    mem1[1040] = 50'h0000000000000;
    mem1[1041] = 50'h0000000000000;
    mem1[1042] = 50'h0000000000000;
    mem1[1043] = 50'h0000000000000;
    mem1[1044] = 50'h0000000000000;
    mem1[1045] = 50'h0000000000000;
    mem1[1046] = 50'h0000000000000;
    mem1[1047] = 50'h0000000000000;
    mem1[1048] = 50'h0000000000000;
    mem1[1049] = 50'h0000000000000;
    mem1[1050] = 50'h0000000000000;
    mem1[1051] = 50'h0000000000000;
    mem1[1052] = 50'h0000000000000;
    mem1[1053] = 50'h0000000000000;
    mem1[1054] = 50'h0000000000000;
    mem1[1055] = 50'h0000000000000;
    mem1[1056] = 50'h0000000000000;
    mem1[1057] = 50'h0000000000000;
    mem1[1058] = 50'h0000000000000;
    mem1[1059] = 50'h0000000000000;
    mem1[1060] = 50'h0000000000000;
    mem1[1061] = 50'h0000000000000;
    mem1[1062] = 50'h0000000000000;
    mem1[1063] = 50'h0000000000000;
    mem1[1064] = 50'h0000000000000;
    mem1[1065] = 50'h0000000000000;
    mem1[1066] = 50'h0000000000000;
    mem1[1067] = 50'h0000000000000;
    mem1[1068] = 50'h0000000000000;
    mem1[1069] = 50'h0000000000000;
    mem1[1070] = 50'h0000000000000;
    mem1[1071] = 50'h0000000000000;
    mem1[1072] = 50'h0000000000000;
    mem1[1073] = 50'h0000000000000;
    mem1[1074] = 50'h0000000000000;
    mem1[1075] = 50'h0000000000000;
    mem1[1076] = 50'h0000000000000;
    mem1[1077] = 50'h0000000000000;
    mem1[1078] = 50'h0000000000000;
    mem1[1079] = 50'h0000000000000;
    mem1[1080] = 50'h0000000000000;
    mem1[1081] = 50'h0000000000000;
    mem1[1082] = 50'h0000000000000;
    mem1[1083] = 50'h0000000000000;
    mem1[1084] = 50'h0000000000000;
    mem1[1085] = 50'h0000000000000;
    mem1[1086] = 50'h0000000000000;
    mem1[1087] = 50'h0000000000000;
    mem1[1088] = 50'h0000000000000;
    mem1[1089] = 50'h0000000000000;
    mem1[1090] = 50'h0000000000000;
    mem1[1091] = 50'h0000000000000;
    mem1[1092] = 50'h0000000000000;
    mem1[1093] = 50'h0000000000000;
    mem1[1094] = 50'h0000000000000;
    mem1[1095] = 50'h0000000000000;
    mem1[1096] = 50'h0000000000000;
    mem1[1097] = 50'h0000000000000;
    mem1[1098] = 50'h0000000000000;
    mem1[1099] = 50'h0000000000000;
    mem1[1100] = 50'h0000000000000;
    mem1[1101] = 50'h0000000000000;
    mem1[1102] = 50'h0000000000000;
    mem1[1103] = 50'h0000000000000;
    mem1[1104] = 50'h0000000000000;
    mem1[1105] = 50'h0000000000000;
    mem1[1106] = 50'h0000000000000;
    mem1[1107] = 50'h0000000000000;
    mem1[1108] = 50'h0000000000000;
    mem1[1109] = 50'h0000000000000;
    mem1[1110] = 50'h0000000000000;
    mem1[1111] = 50'h0000000000000;
    mem1[1112] = 50'h0000000000000;
    mem1[1113] = 50'h0000000000000;
    mem1[1114] = 50'h0000000000000;
    mem1[1115] = 50'h0000000000000;
    mem1[1116] = 50'h0000000000000;
    mem1[1117] = 50'h0000000000000;
    mem1[1118] = 50'h0000000000000;
    mem1[1119] = 50'h0000000000000;
    mem1[1120] = 50'h0000000000000;
    mem1[1121] = 50'h0000000000000;
    mem1[1122] = 50'h0000000000000;
    mem1[1123] = 50'h0000000000000;
    mem1[1124] = 50'h0000000000000;
    mem1[1125] = 50'h0000000000000;
    mem1[1126] = 50'h0000000000000;
    mem1[1127] = 50'h0000000000000;
    mem1[1128] = 50'h0000000000000;
    mem1[1129] = 50'h0000000000000;
    mem1[1130] = 50'h0000000000000;
    mem1[1131] = 50'h0000000000000;
    mem1[1132] = 50'h0000000000000;
    mem1[1133] = 50'h0000000000000;
    mem1[1134] = 50'h0000000000000;
    mem1[1135] = 50'h0000000000000;
    mem1[1136] = 50'h0000000000000;
    mem1[1137] = 50'h0000000000000;
    mem1[1138] = 50'h0000000000000;
    mem1[1139] = 50'h0000000000000;
    mem1[1140] = 50'h0000000000000;
    mem1[1141] = 50'h0000000000000;
    mem1[1142] = 50'h0000000000000;
    mem1[1143] = 50'h0000000000000;
    mem1[1144] = 50'h0000000000000;
    mem1[1145] = 50'h0000000000000;
    mem1[1146] = 50'h0000000000000;
    mem1[1147] = 50'h0000000000000;
    mem1[1148] = 50'h0000000000000;
    mem1[1149] = 50'h0000000000000;
    mem1[1150] = 50'h0000000000000;
    mem1[1151] = 50'h0000000000000;
    mem1[1152] = 50'h0000000000000;
    mem1[1153] = 50'h0000000000000;
    mem1[1154] = 50'h0000000000000;
    mem1[1155] = 50'h0000000000000;
    mem1[1156] = 50'h0000000000000;
    mem1[1157] = 50'h0000000000000;
    mem1[1158] = 50'h0000000000000;
    mem1[1159] = 50'h0000000000000;
    mem1[1160] = 50'h0000000000000;
    mem1[1161] = 50'h0000000000000;
    mem1[1162] = 50'h0000000000000;
    mem1[1163] = 50'h0000000000000;
    mem1[1164] = 50'h0000000000000;
    mem1[1165] = 50'h0000000000000;
    mem1[1166] = 50'h0000000000000;
    mem1[1167] = 50'h0000000000000;
    mem1[1168] = 50'h0000000000000;
    mem1[1169] = 50'h0000000000000;
    mem1[1170] = 50'h0000000000000;
    mem1[1171] = 50'h0000000000000;
    mem1[1172] = 50'h0000000000000;
    mem1[1173] = 50'h0000000000000;
    mem1[1174] = 50'h0000000000000;
    mem1[1175] = 50'h0000000000000;
    mem1[1176] = 50'h0000000000000;
    mem1[1177] = 50'h0000000000000;
    mem1[1178] = 50'h0000000000000;
    mem1[1179] = 50'h0000000000000;
    mem1[1180] = 50'h0000000000000;
    mem1[1181] = 50'h0000000000000;
    mem1[1182] = 50'h0000000000000;
    mem1[1183] = 50'h0000000000000;
    mem1[1184] = 50'h0000000000000;
    mem1[1185] = 50'h0000000000000;
    mem1[1186] = 50'h0000000000000;
    mem1[1187] = 50'h0000000000000;
    mem1[1188] = 50'h0000000000000;
    mem1[1189] = 50'h0000000000000;
    mem1[1190] = 50'h0000000000000;
    mem1[1191] = 50'h0000000000000;
    mem1[1192] = 50'h0000000000000;
    mem1[1193] = 50'h0000000000000;
    mem1[1194] = 50'h0000000000000;
    mem1[1195] = 50'h0000000000000;
    mem1[1196] = 50'h0000000000000;
    mem1[1197] = 50'h0000000000000;
    mem1[1198] = 50'h0000000000000;
    mem1[1199] = 50'h0000000000000;
    mem1[1200] = 50'h0000000000000;
    mem1[1201] = 50'h0000000000000;
    mem1[1202] = 50'h0000000000000;
    mem1[1203] = 50'h0000000000000;
    mem1[1204] = 50'h0000000000000;
    mem1[1205] = 50'h0000000000000;
    mem1[1206] = 50'h0000000000000;
    mem1[1207] = 50'h0000000000000;
    mem1[1208] = 50'h0000000000000;
    mem1[1209] = 50'h0000000000000;
    mem1[1210] = 50'h0000000000000;
    mem1[1211] = 50'h0000000000000;
    mem1[1212] = 50'h0000000000000;
    mem1[1213] = 50'h0000000000000;
    mem1[1214] = 50'h0000000000000;
    mem1[1215] = 50'h0000000000000;
    mem1[1216] = 50'h0000000000000;
    mem1[1217] = 50'h0000000000000;
    mem1[1218] = 50'h0000000000000;
    mem1[1219] = 50'h0000000000000;
    mem1[1220] = 50'h0000000000000;
    mem1[1221] = 50'h0000000000000;
    mem1[1222] = 50'h0000000000000;
    mem1[1223] = 50'h0000000000000;
    mem1[1224] = 50'h0000000000000;
    mem1[1225] = 50'h0000000000000;
    mem1[1226] = 50'h0000000000000;
    mem1[1227] = 50'h0000000000000;
    mem1[1228] = 50'h0000000000000;
    mem1[1229] = 50'h0000000000000;
    mem1[1230] = 50'h0000000000000;
    mem1[1231] = 50'h0000000000000;
    mem1[1232] = 50'h0000000000000;
    mem1[1233] = 50'h0000000000000;
    mem1[1234] = 50'h0000000000000;
    mem1[1235] = 50'h0000000000000;
    mem1[1236] = 50'h0000000000000;
    mem1[1237] = 50'h0000000000000;
    mem1[1238] = 50'h0000000000000;
    mem1[1239] = 50'h0000000000000;
    mem1[1240] = 50'h0000000000000;
    mem1[1241] = 50'h0000000000000;
    mem1[1242] = 50'h0000000000000;
    mem1[1243] = 50'h0000000000000;
    mem1[1244] = 50'h0000000000000;
    mem1[1245] = 50'h0000000000000;
    mem1[1246] = 50'h0000000000000;
    mem1[1247] = 50'h0000000000000;
    mem1[1248] = 50'h0000000000000;
    mem1[1249] = 50'h0000000000000;
    mem1[1250] = 50'h0000000000000;
    mem1[1251] = 50'h0000000000000;
    mem1[1252] = 50'h0000000000000;
    mem1[1253] = 50'h0000000000000;
    mem1[1254] = 50'h0000000000000;
    mem1[1255] = 50'h0000000000000;
    mem1[1256] = 50'h0000000000000;
    mem1[1257] = 50'h0000000000000;
    mem1[1258] = 50'h0000000000000;
    mem1[1259] = 50'h0000000000000;
    mem1[1260] = 50'h0000000000000;
    mem1[1261] = 50'h0000000000000;
    mem1[1262] = 50'h0000000000000;
    mem1[1263] = 50'h0000000000000;
    mem1[1264] = 50'h0000000000000;
    mem1[1265] = 50'h0000000000000;
    mem1[1266] = 50'h0000000000000;
    mem1[1267] = 50'h0000000000000;
    mem1[1268] = 50'h0000000000000;
    mem1[1269] = 50'h0000000000000;
    mem1[1270] = 50'h0000000000000;
    mem1[1271] = 50'h0000000000000;
    mem1[1272] = 50'h0000000000000;
    mem1[1273] = 50'h0000000000000;
    mem1[1274] = 50'h0000000000000;
    mem1[1275] = 50'h0000000000000;
    mem1[1276] = 50'h0000000000000;
    mem1[1277] = 50'h0000000000000;
    mem1[1278] = 50'h0000000000000;
    mem1[1279] = 50'h0000000000000;
    mem1[1280] = 50'h0000000000000;
    mem1[1281] = 50'h0000000000000;
    mem1[1282] = 50'h0000000000000;
    mem1[1283] = 50'h0000000000000;
    mem1[1284] = 50'h0000000000000;
    mem1[1285] = 50'h0000000000000;
    mem1[1286] = 50'h0000000000000;
    mem1[1287] = 50'h0000000000000;
    mem1[1288] = 50'h0000000000000;
    mem1[1289] = 50'h0000000000000;
    mem1[1290] = 50'h0000000000000;
    mem1[1291] = 50'h0000000000000;
    mem1[1292] = 50'h0000000000000;
    mem1[1293] = 50'h0000000000000;
    mem1[1294] = 50'h0000000000000;
    mem1[1295] = 50'h0000000000000;
    mem1[1296] = 50'h0000000000000;
    mem1[1297] = 50'h0000000000000;
    mem1[1298] = 50'h0000000000000;
    mem1[1299] = 50'h0000000000000;
    mem1[1300] = 50'h0000000000000;
    mem1[1301] = 50'h0000000000000;
    mem1[1302] = 50'h0000000000000;
    mem1[1303] = 50'h0000000000000;
    mem1[1304] = 50'h0000000000000;
    mem1[1305] = 50'h0000000000000;
    mem1[1306] = 50'h0000000000000;
    mem1[1307] = 50'h0000000000000;
    mem1[1308] = 50'h0000000000000;
    mem1[1309] = 50'h0000000000000;
    mem1[1310] = 50'h0000000000000;
    mem1[1311] = 50'h0000000000000;
    mem1[1312] = 50'h0000000000000;
    mem1[1313] = 50'h0000000000000;
    mem1[1314] = 50'h0000000000000;
    mem1[1315] = 50'h0000000000000;
    mem1[1316] = 50'h0000000000000;
    mem1[1317] = 50'h0000000000000;
    mem1[1318] = 50'h0000000000000;
    mem1[1319] = 50'h0000000000000;
    mem1[1320] = 50'h0000000000000;
    mem1[1321] = 50'h0000000000000;
    mem1[1322] = 50'h0000000000000;
    mem1[1323] = 50'h0000000000000;
    mem1[1324] = 50'h0000000000000;
    mem1[1325] = 50'h0000000000000;
    mem1[1326] = 50'h0000000000000;
    mem1[1327] = 50'h0000000000000;
    mem1[1328] = 50'h0000000000000;
    mem1[1329] = 50'h0000000000000;
    mem1[1330] = 50'h0000000000000;
    mem1[1331] = 50'h0000000000000;
    mem1[1332] = 50'h0000000000000;
    mem1[1333] = 50'h0000000000000;
    mem1[1334] = 50'h0000000000000;
    mem1[1335] = 50'h0000000000000;
    mem1[1336] = 50'h0000000000000;
    mem1[1337] = 50'h0000000000000;
    mem1[1338] = 50'h0000000000000;
    mem1[1339] = 50'h0000000000000;
    mem1[1340] = 50'h0000000000000;
    mem1[1341] = 50'h0000000000000;
    mem1[1342] = 50'h0000000000000;
    mem1[1343] = 50'h0000000000000;
    mem1[1344] = 50'h0000000000000;
    mem1[1345] = 50'h0000000000000;
    mem1[1346] = 50'h0000000000000;
    mem1[1347] = 50'h0000000000000;
    mem1[1348] = 50'h0000000000000;
    mem1[1349] = 50'h0000000000000;
    mem1[1350] = 50'h0000000000000;
    mem1[1351] = 50'h0000000000000;
    mem1[1352] = 50'h0000000000000;
    mem1[1353] = 50'h0000000000000;
    mem1[1354] = 50'h0000000000000;
    mem1[1355] = 50'h0000000000000;
    mem1[1356] = 50'h0000000000000;
    mem1[1357] = 50'h0000000000000;
    mem1[1358] = 50'h0000000000000;
    mem1[1359] = 50'h0000000000000;
    mem1[1360] = 50'h0000000000000;
    mem1[1361] = 50'h0000000000000;
    mem1[1362] = 50'h0000000000000;
    mem1[1363] = 50'h0000000000000;
    mem1[1364] = 50'h0000000000000;
    mem1[1365] = 50'h0000000000000;
    mem1[1366] = 50'h0000000000000;
    mem1[1367] = 50'h0000000000000;
    mem1[1368] = 50'h0000000000000;
    mem1[1369] = 50'h0000000000000;
    mem1[1370] = 50'h0000000000000;
    mem1[1371] = 50'h0000000000000;
    mem1[1372] = 50'h0000000000000;
    mem1[1373] = 50'h0000000000000;
    mem1[1374] = 50'h0000000000000;
    mem1[1375] = 50'h0000000000000;
    mem1[1376] = 50'h0000000000000;
    mem1[1377] = 50'h0000000000000;
    mem1[1378] = 50'h0000000000000;
    mem1[1379] = 50'h0000000000000;
    mem1[1380] = 50'h0000000000000;
    mem1[1381] = 50'h0000000000000;
    mem1[1382] = 50'h0000000000000;
    mem1[1383] = 50'h0000000000000;
    mem1[1384] = 50'h0000000000000;
    mem1[1385] = 50'h0000000000000;
    mem1[1386] = 50'h0000000000000;
    mem1[1387] = 50'h0000000000000;
    mem1[1388] = 50'h0000000000000;
    mem1[1389] = 50'h0000000000000;
    mem1[1390] = 50'h0000000000000;
    mem1[1391] = 50'h0000000000000;
    mem1[1392] = 50'h0000000000000;
    mem1[1393] = 50'h0000000000000;
    mem1[1394] = 50'h0000000000000;
    mem1[1395] = 50'h0000000000000;
    mem1[1396] = 50'h0000000000000;
    mem1[1397] = 50'h0000000000000;
    mem1[1398] = 50'h0000000000000;
    mem1[1399] = 50'h0000000000000;
    mem1[1400] = 50'h0000000000000;
    mem1[1401] = 50'h0000000000000;
    mem1[1402] = 50'h0000000000000;
    mem1[1403] = 50'h0000000000000;
    mem1[1404] = 50'h0000000000000;
    mem1[1405] = 50'h0000000000000;
    mem1[1406] = 50'h0000000000000;
    mem1[1407] = 50'h0000000000000;
    mem1[1408] = 50'h0000000000000;
    mem1[1409] = 50'h0000000000000;
    mem1[1410] = 50'h0000000000000;
    mem1[1411] = 50'h0000000000000;
    mem1[1412] = 50'h0000000000000;
    mem1[1413] = 50'h0000000000000;
    mem1[1414] = 50'h0000000000000;
    mem1[1415] = 50'h0000000000000;
    mem1[1416] = 50'h0000000000000;
    mem1[1417] = 50'h0000000000000;
    mem1[1418] = 50'h0000000000000;
    mem1[1419] = 50'h0000000000000;
    mem1[1420] = 50'h0000000000000;
    mem1[1421] = 50'h0000000000000;
    mem1[1422] = 50'h0000000000000;
    mem1[1423] = 50'h0000000000000;
    mem1[1424] = 50'h0000000000000;
    mem1[1425] = 50'h0000000000000;
    mem1[1426] = 50'h0000000000000;
    mem1[1427] = 50'h0000000000000;
    mem1[1428] = 50'h0000000000000;
    mem1[1429] = 50'h0000000000000;
    mem1[1430] = 50'h0000000000000;
    mem1[1431] = 50'h0000000000000;
    mem1[1432] = 50'h0000000000000;
    mem1[1433] = 50'h0000000000000;
    mem1[1434] = 50'h0000000000000;
    mem1[1435] = 50'h0000000000000;
    mem1[1436] = 50'h0000000000000;
    mem1[1437] = 50'h0000000000000;
    mem1[1438] = 50'h0000000000000;
    mem1[1439] = 50'h0000000000000;
    mem1[1440] = 50'h0000000000000;
    mem1[1441] = 50'h0000000000000;
    mem1[1442] = 50'h0000000000000;
    mem1[1443] = 50'h0000000000000;
    mem1[1444] = 50'h0000000000000;
    mem1[1445] = 50'h0000000000000;
    mem1[1446] = 50'h0000000000000;
    mem1[1447] = 50'h0000000000000;
    mem1[1448] = 50'h0000000000000;
    mem1[1449] = 50'h0000000000000;
    mem1[1450] = 50'h0000000000000;
    mem1[1451] = 50'h0000000000000;
    mem1[1452] = 50'h0000000000000;
    mem1[1453] = 50'h0000000000000;
    mem1[1454] = 50'h0000000000000;
    mem1[1455] = 50'h0000000000000;
    mem1[1456] = 50'h0000000000000;
    mem1[1457] = 50'h0000000000000;
    mem1[1458] = 50'h0000000000000;
    mem1[1459] = 50'h0000000000000;
    mem1[1460] = 50'h0000000000000;
    mem1[1461] = 50'h0000000000000;
    mem1[1462] = 50'h0000000000000;
    mem1[1463] = 50'h0000000000000;
    mem1[1464] = 50'h0000000000000;
    mem1[1465] = 50'h0000000000000;
    mem1[1466] = 50'h0000000000000;
    mem1[1467] = 50'h0000000000000;
    mem1[1468] = 50'h0000000000000;
    mem1[1469] = 50'h0000000000000;
    mem1[1470] = 50'h0000000000000;
    mem1[1471] = 50'h0000000000000;
    mem1[1472] = 50'h0000000000000;
    mem1[1473] = 50'h0000000000000;
    mem1[1474] = 50'h0000000000000;
    mem1[1475] = 50'h0000000000000;
    mem1[1476] = 50'h0000000000000;
    mem1[1477] = 50'h0000000000000;
    mem1[1478] = 50'h0000000000000;
    mem1[1479] = 50'h0000000000000;
    mem1[1480] = 50'h0000000000000;
    mem1[1481] = 50'h0000000000000;
    mem1[1482] = 50'h0000000000000;
    mem1[1483] = 50'h0000000000000;
    mem1[1484] = 50'h0000000000000;
    mem1[1485] = 50'h0000000000000;
    mem1[1486] = 50'h0000000000000;
    mem1[1487] = 50'h0000000000000;
    mem1[1488] = 50'h0000000000000;
    mem1[1489] = 50'h0000000000000;
    mem1[1490] = 50'h0000000000000;
    mem1[1491] = 50'h0000000000000;
    mem1[1492] = 50'h0000000000000;
    mem1[1493] = 50'h0000000000000;
    mem1[1494] = 50'h0000000000000;
    mem1[1495] = 50'h0000000000000;
    mem1[1496] = 50'h0000000000000;
    mem1[1497] = 50'h0000000000000;
    mem1[1498] = 50'h0000000000000;
    mem1[1499] = 50'h0000000000000;
    mem1[1500] = 50'h0000000000000;
    mem1[1501] = 50'h0000000000000;
    mem1[1502] = 50'h0000000000000;
    mem1[1503] = 50'h0000000000000;
    mem1[1504] = 50'h0000000000000;
    mem1[1505] = 50'h0000000000000;
    mem1[1506] = 50'h0000000000000;
    mem1[1507] = 50'h0000000000000;
    mem1[1508] = 50'h0000000000000;
    mem1[1509] = 50'h0000000000000;
    mem1[1510] = 50'h0000000000000;
    mem1[1511] = 50'h0000000000000;
    mem1[1512] = 50'h0000000000000;
    mem1[1513] = 50'h0000000000000;
    mem1[1514] = 50'h0000000000000;
    mem1[1515] = 50'h0000000000000;
    mem1[1516] = 50'h0000000000000;
    mem1[1517] = 50'h0000000000000;
    mem1[1518] = 50'h0000000000000;
    mem1[1519] = 50'h0000000000000;
    mem1[1520] = 50'h0000000000000;
    mem1[1521] = 50'h0000000000000;
    mem1[1522] = 50'h0000000000000;
    mem1[1523] = 50'h0000000000000;
    mem1[1524] = 50'h0000000000000;
    mem1[1525] = 50'h0000000000000;
    mem1[1526] = 50'h0000000000000;
    mem1[1527] = 50'h0000000000000;
    mem1[1528] = 50'h0000000000000;
    mem1[1529] = 50'h0000000000000;
    mem1[1530] = 50'h0000000000000;
    mem1[1531] = 50'h0000000000000;
    mem1[1532] = 50'h0000000000000;
    mem1[1533] = 50'h0000000000000;
    mem1[1534] = 50'h0000000000000;
    mem1[1535] = 50'h0000000000000;
    mem1[1536] = 50'h0000000000000;
    mem1[1537] = 50'h0000000000000;
    mem1[1538] = 50'h0000000000000;
    mem1[1539] = 50'h0000000000000;
    mem1[1540] = 50'h0000000000000;
    mem1[1541] = 50'h0000000000000;
    mem1[1542] = 50'h0000000000000;
    mem1[1543] = 50'h0000000000000;
    mem1[1544] = 50'h0000000000000;
    mem1[1545] = 50'h0000000000000;
    mem1[1546] = 50'h0000000000000;
    mem1[1547] = 50'h0000000000000;
    mem1[1548] = 50'h0000000000000;
    mem1[1549] = 50'h0000000000000;
    mem1[1550] = 50'h0000000000000;
    mem1[1551] = 50'h0000000000000;
    mem1[1552] = 50'h0000000000000;
    mem1[1553] = 50'h0000000000000;
    mem1[1554] = 50'h0000000000000;
    mem1[1555] = 50'h0000000000000;
    mem1[1556] = 50'h0000000000000;
    mem1[1557] = 50'h0000000000000;
    mem1[1558] = 50'h0000000000000;
    mem1[1559] = 50'h0000000000000;
    mem1[1560] = 50'h0000000000000;
    mem1[1561] = 50'h0000000000000;
    mem1[1562] = 50'h0000000000000;
    mem1[1563] = 50'h0000000000000;
    mem1[1564] = 50'h0000000000000;
    mem1[1565] = 50'h0000000000000;
    mem1[1566] = 50'h0000000000000;
    mem1[1567] = 50'h0000000000000;
    mem1[1568] = 50'h0000000000000;
    mem1[1569] = 50'h0000000000000;
    mem1[1570] = 50'h0000000000000;
    mem1[1571] = 50'h0000000000000;
    mem1[1572] = 50'h0000000000000;
    mem1[1573] = 50'h0000000000000;
    mem1[1574] = 50'h0000000000000;
    mem1[1575] = 50'h0000000000000;
    mem1[1576] = 50'h0000000000000;
    mem1[1577] = 50'h0000000000000;
    mem1[1578] = 50'h0000000000000;
    mem1[1579] = 50'h0000000000000;
    mem1[1580] = 50'h0000000000000;
    mem1[1581] = 50'h0000000000000;
    mem1[1582] = 50'h0000000000000;
    mem1[1583] = 50'h0000000000000;
    mem1[1584] = 50'h0000000000000;
    mem1[1585] = 50'h0000000000000;
    mem1[1586] = 50'h0000000000000;
    mem1[1587] = 50'h0000000000000;
    mem1[1588] = 50'h0000000000000;
    mem1[1589] = 50'h0000000000000;
    mem1[1590] = 50'h0000000000000;
    mem1[1591] = 50'h0000000000000;
    mem1[1592] = 50'h0000000000000;
    mem1[1593] = 50'h0000000000000;
    mem1[1594] = 50'h0000000000000;
    mem1[1595] = 50'h0000000000000;
    mem1[1596] = 50'h0000000000000;
    mem1[1597] = 50'h0000000000000;
    mem1[1598] = 50'h0000000000000;
    mem1[1599] = 50'h0000000000000;
    mem1[1600] = 50'h0000000000000;
    mem1[1601] = 50'h0000000000000;
    mem1[1602] = 50'h0000000000000;
    mem1[1603] = 50'h0000000000000;
    mem1[1604] = 50'h0000000000000;
    mem1[1605] = 50'h0000000000000;
    mem1[1606] = 50'h0000000000000;
    mem1[1607] = 50'h0000000000000;
    mem1[1608] = 50'h0000000000000;
    mem1[1609] = 50'h0000000000000;
    mem1[1610] = 50'h0000000000000;
    mem1[1611] = 50'h0000000000000;
    mem1[1612] = 50'h0000000000000;
    mem1[1613] = 50'h0000000000000;
    mem1[1614] = 50'h0000000000000;
    mem1[1615] = 50'h0000000000000;
    mem1[1616] = 50'h0000000000000;
    mem1[1617] = 50'h0000000000000;
    mem1[1618] = 50'h0000000000000;
    mem1[1619] = 50'h0000000000000;
    mem1[1620] = 50'h0000000000000;
    mem1[1621] = 50'h0000000000000;
    mem1[1622] = 50'h0000000000000;
    mem1[1623] = 50'h0000000000000;
    mem1[1624] = 50'h0000000000000;
    mem1[1625] = 50'h0000000000000;
    mem1[1626] = 50'h0000000000000;
    mem1[1627] = 50'h0000000000000;
    mem1[1628] = 50'h0000000000000;
    mem1[1629] = 50'h0000000000000;
    mem1[1630] = 50'h0000000000000;
    mem1[1631] = 50'h0000000000000;
    mem1[1632] = 50'h0000000000000;
    mem1[1633] = 50'h0000000000000;
    mem1[1634] = 50'h0000000000000;
    mem1[1635] = 50'h0000000000000;
    mem1[1636] = 50'h0000000000000;
    mem1[1637] = 50'h0000000000000;
    mem1[1638] = 50'h0000000000000;
    mem1[1639] = 50'h0000000000000;
    mem1[1640] = 50'h0000000000000;
    mem1[1641] = 50'h0000000000000;
    mem1[1642] = 50'h0000000000000;
    mem1[1643] = 50'h0000000000000;
    mem1[1644] = 50'h0000000000000;
    mem1[1645] = 50'h0000000000000;
    mem1[1646] = 50'h0000000000000;
    mem1[1647] = 50'h0000000000000;
    mem1[1648] = 50'h0000000000000;
    mem1[1649] = 50'h0000000000000;
    mem1[1650] = 50'h0000000000000;
    mem1[1651] = 50'h0000000000000;
    mem1[1652] = 50'h0000000000000;
    mem1[1653] = 50'h0000000000000;
    mem1[1654] = 50'h0000000000000;
    mem1[1655] = 50'h0000000000000;
    mem1[1656] = 50'h0000000000000;
    mem1[1657] = 50'h0000000000000;
    mem1[1658] = 50'h0000000000000;
    mem1[1659] = 50'h0000000000000;
    mem1[1660] = 50'h0000000000000;
    mem1[1661] = 50'h0000000000000;
    mem1[1662] = 50'h0000000000000;
    mem1[1663] = 50'h0000000000000;
    mem1[1664] = 50'h0000000000000;
    mem1[1665] = 50'h0000000000000;
    mem1[1666] = 50'h0000000000000;
    mem1[1667] = 50'h0000000000000;
    mem1[1668] = 50'h0000000000000;
    mem1[1669] = 50'h0000000000000;
    mem1[1670] = 50'h0000000000000;
    mem1[1671] = 50'h0000000000000;
    mem1[1672] = 50'h0000000000000;
    mem1[1673] = 50'h0000000000000;
    mem1[1674] = 50'h0000000000000;
    mem1[1675] = 50'h0000000000000;
    mem1[1676] = 50'h0000000000000;
    mem1[1677] = 50'h0000000000000;
    mem1[1678] = 50'h0000000000000;
    mem1[1679] = 50'h0000000000000;
    mem1[1680] = 50'h0000000000000;
    mem1[1681] = 50'h0000000000000;
    mem1[1682] = 50'h0000000000000;
    mem1[1683] = 50'h0000000000000;
    mem1[1684] = 50'h0000000000000;
    mem1[1685] = 50'h0000000000000;
    mem1[1686] = 50'h0000000000000;
    mem1[1687] = 50'h0000000000000;
    mem1[1688] = 50'h0000000000000;
    mem1[1689] = 50'h0000000000000;
    mem1[1690] = 50'h0000000000000;
    mem1[1691] = 50'h0000000000000;
    mem1[1692] = 50'h0000000000000;
    mem1[1693] = 50'h0000000000000;
    mem1[1694] = 50'h0000000000000;
    mem1[1695] = 50'h0000000000000;
    mem1[1696] = 50'h0000000000000;
    mem1[1697] = 50'h0000000000000;
    mem1[1698] = 50'h0000000000000;
    mem1[1699] = 50'h0000000000000;
    mem1[1700] = 50'h0000000000000;
    mem1[1701] = 50'h0000000000000;
    mem1[1702] = 50'h0000000000000;
    mem1[1703] = 50'h0000000000000;
    mem1[1704] = 50'h0000000000000;
    mem1[1705] = 50'h0000000000000;
    mem1[1706] = 50'h0000000000000;
    mem1[1707] = 50'h0000000000000;
    mem1[1708] = 50'h0000000000000;
    mem1[1709] = 50'h0000000000000;
    mem1[1710] = 50'h0000000000000;
    mem1[1711] = 50'h0000000000000;
    mem1[1712] = 50'h0000000000000;
    mem1[1713] = 50'h0000000000000;
    mem1[1714] = 50'h0000000000000;
    mem1[1715] = 50'h0000000000000;
    mem1[1716] = 50'h0000000000000;
    mem1[1717] = 50'h0000000000000;
    mem1[1718] = 50'h0000000000000;
    mem1[1719] = 50'h0000000000000;
    mem1[1720] = 50'h0000000000000;
    mem1[1721] = 50'h0000000000000;
    mem1[1722] = 50'h0000000000000;
    mem1[1723] = 50'h0000000000000;
    mem1[1724] = 50'h0000000000000;
    mem1[1725] = 50'h0000000000000;
    mem1[1726] = 50'h0000000000000;
    mem1[1727] = 50'h0000000000000;
    mem1[1728] = 50'h0000000000000;
    mem1[1729] = 50'h0000000000000;
    mem1[1730] = 50'h0000000000000;
    mem1[1731] = 50'h0000000000000;
    mem1[1732] = 50'h0000000000000;
    mem1[1733] = 50'h0000000000000;
    mem1[1734] = 50'h0000000000000;
    mem1[1735] = 50'h0000000000000;
    mem1[1736] = 50'h0000000000000;
    mem1[1737] = 50'h0000000000000;
    mem1[1738] = 50'h0000000000000;
    mem1[1739] = 50'h0000000000000;
    mem1[1740] = 50'h0000000000000;
    mem1[1741] = 50'h0000000000000;
    mem1[1742] = 50'h0000000000000;
    mem1[1743] = 50'h0000000000000;
    mem1[1744] = 50'h0000000000000;
    mem1[1745] = 50'h0000000000000;
    mem1[1746] = 50'h0000000000000;
    mem1[1747] = 50'h0000000000000;
    mem1[1748] = 50'h0000000000000;
    mem1[1749] = 50'h0000000000000;
    mem1[1750] = 50'h0000000000000;
    mem1[1751] = 50'h0000000000000;
    mem1[1752] = 50'h0000000000000;
    mem1[1753] = 50'h0000000000000;
    mem1[1754] = 50'h0000000000000;
    mem1[1755] = 50'h0000000000000;
    mem1[1756] = 50'h0000000000000;
    mem1[1757] = 50'h0000000000000;
    mem1[1758] = 50'h0000000000000;
    mem1[1759] = 50'h0000000000000;
    mem1[1760] = 50'h0000000000000;
    mem1[1761] = 50'h0000000000000;
    mem1[1762] = 50'h0000000000000;
    mem1[1763] = 50'h0000000000000;
    mem1[1764] = 50'h0000000000000;
    mem1[1765] = 50'h0000000000000;
    mem1[1766] = 50'h0000000000000;
    mem1[1767] = 50'h0000000000000;
    mem1[1768] = 50'h0000000000000;
    mem1[1769] = 50'h0000000000000;
    mem1[1770] = 50'h0000000000000;
    mem1[1771] = 50'h0000000000000;
    mem1[1772] = 50'h0000000000000;
    mem1[1773] = 50'h0000000000000;
    mem1[1774] = 50'h0000000000000;
    mem1[1775] = 50'h0000000000000;
    mem1[1776] = 50'h0000000000000;
    mem1[1777] = 50'h0000000000000;
    mem1[1778] = 50'h0000000000000;
    mem1[1779] = 50'h0000000000000;
    mem1[1780] = 50'h0000000000000;
    mem1[1781] = 50'h0000000000000;
    mem1[1782] = 50'h0000000000000;
    mem1[1783] = 50'h0000000000000;
    mem1[1784] = 50'h0000000000000;
    mem1[1785] = 50'h0000000000000;
    mem1[1786] = 50'h0000000000000;
    mem1[1787] = 50'h0000000000000;
    mem1[1788] = 50'h0000000000000;
    mem1[1789] = 50'h0000000000000;
    mem1[1790] = 50'h0000000000000;
    mem1[1791] = 50'h0000000000000;
    mem1[1792] = 50'h0000000000000;
    mem1[1793] = 50'h0000000000000;
    mem1[1794] = 50'h0000000000000;
    mem1[1795] = 50'h0000000000000;
    mem1[1796] = 50'h0000000000000;
    mem1[1797] = 50'h0000000000000;
    mem1[1798] = 50'h0000000000000;
    mem1[1799] = 50'h0000000000000;
    mem1[1800] = 50'h0000000000000;
    mem1[1801] = 50'h0000000000000;
    mem1[1802] = 50'h0000000000000;
    mem1[1803] = 50'h0000000000000;
    mem1[1804] = 50'h0000000000000;
    mem1[1805] = 50'h0000000000000;
    mem1[1806] = 50'h0000000000000;
    mem1[1807] = 50'h0000000000000;
    mem1[1808] = 50'h0000000000000;
    mem1[1809] = 50'h0000000000000;
    mem1[1810] = 50'h0000000000000;
    mem1[1811] = 50'h0000000000000;
    mem1[1812] = 50'h0000000000000;
    mem1[1813] = 50'h0000000000000;
    mem1[1814] = 50'h0000000000000;
    mem1[1815] = 50'h0000000000000;
    mem1[1816] = 50'h0000000000000;
    mem1[1817] = 50'h0000000000000;
    mem1[1818] = 50'h0000000000000;
    mem1[1819] = 50'h0000000000000;
    mem1[1820] = 50'h0000000000000;
    mem1[1821] = 50'h0000000000000;
    mem1[1822] = 50'h0000000000000;
    mem1[1823] = 50'h0000000000000;
    mem1[1824] = 50'h0000000000000;
    mem1[1825] = 50'h0000000000000;
    mem1[1826] = 50'h0000000000000;
    mem1[1827] = 50'h0000000000000;
    mem1[1828] = 50'h0000000000000;
    mem1[1829] = 50'h0000000000000;
    mem1[1830] = 50'h0000000000000;
    mem1[1831] = 50'h0000000000000;
    mem1[1832] = 50'h0000000000000;
    mem1[1833] = 50'h0000000000000;
    mem1[1834] = 50'h0000000000000;
    mem1[1835] = 50'h0000000000000;
    mem1[1836] = 50'h0000000000000;
    mem1[1837] = 50'h0000000000000;
    mem1[1838] = 50'h0000000000000;
    mem1[1839] = 50'h0000000000000;
    mem1[1840] = 50'h0000000000000;
    mem1[1841] = 50'h0000000000000;
    mem1[1842] = 50'h0000000000000;
    mem1[1843] = 50'h0000000000000;
    mem1[1844] = 50'h0000000000000;
    mem1[1845] = 50'h0000000000000;
    mem1[1846] = 50'h0000000000000;
    mem1[1847] = 50'h0000000000000;
    mem1[1848] = 50'h0000000000000;
    mem1[1849] = 50'h0000000000000;
    mem1[1850] = 50'h0000000000000;
    mem1[1851] = 50'h0000000000000;
    mem1[1852] = 50'h0000000000000;
    mem1[1853] = 50'h0000000000000;
    mem1[1854] = 50'h0000000000000;
    mem1[1855] = 50'h0000000000000;
    mem1[1856] = 50'h0000000000000;
    mem1[1857] = 50'h0000000000000;
    mem1[1858] = 50'h0000000000000;
    mem1[1859] = 50'h0000000000000;
    mem1[1860] = 50'h0000000000000;
    mem1[1861] = 50'h0000000000000;
    mem1[1862] = 50'h0000000000000;
    mem1[1863] = 50'h0000000000000;
    mem1[1864] = 50'h0000000000000;
    mem1[1865] = 50'h0000000000000;
    mem1[1866] = 50'h0000000000000;
    mem1[1867] = 50'h0000000000000;
    mem1[1868] = 50'h0000000000000;
    mem1[1869] = 50'h0000000000000;
    mem1[1870] = 50'h0000000000000;
    mem1[1871] = 50'h0000000000000;
    mem1[1872] = 50'h0000000000000;
    mem1[1873] = 50'h0000000000000;
    mem1[1874] = 50'h0000000000000;
    mem1[1875] = 50'h0000000000000;
    mem1[1876] = 50'h0000000000000;
    mem1[1877] = 50'h0000000000000;
    mem1[1878] = 50'h0000000000000;
    mem1[1879] = 50'h0000000000000;
    mem1[1880] = 50'h0000000000000;
    mem1[1881] = 50'h0000000000000;
    mem1[1882] = 50'h0000000000000;
    mem1[1883] = 50'h0000000000000;
    mem1[1884] = 50'h0000000000000;
    mem1[1885] = 50'h0000000000000;
    mem1[1886] = 50'h0000000000000;
    mem1[1887] = 50'h0000000000000;
    mem1[1888] = 50'h0000000000000;
    mem1[1889] = 50'h0000000000000;
    mem1[1890] = 50'h0000000000000;
    mem1[1891] = 50'h0000000000000;
    mem1[1892] = 50'h0000000000000;
    mem1[1893] = 50'h0000000000000;
    mem1[1894] = 50'h0000000000000;
    mem1[1895] = 50'h0000000000000;
    mem1[1896] = 50'h0000000000000;
    mem1[1897] = 50'h0000000000000;
    mem1[1898] = 50'h0000000000000;
    mem1[1899] = 50'h0000000000000;
    mem1[1900] = 50'h0000000000000;
    mem1[1901] = 50'h0000000000000;
    mem1[1902] = 50'h0000000000000;
    mem1[1903] = 50'h0000000000000;
    mem1[1904] = 50'h0000000000000;
    mem1[1905] = 50'h0000000000000;
    mem1[1906] = 50'h0000000000000;
    mem1[1907] = 50'h0000000000000;
    mem1[1908] = 50'h0000000000000;
    mem1[1909] = 50'h0000000000000;
    mem1[1910] = 50'h0000000000000;
    mem1[1911] = 50'h0000000000000;
    mem1[1912] = 50'h0000000000000;
    mem1[1913] = 50'h0000000000000;
    mem1[1914] = 50'h0000000000000;
    mem1[1915] = 50'h0000000000000;
    mem1[1916] = 50'h0000000000000;
    mem1[1917] = 50'h0000000000000;
    mem1[1918] = 50'h0000000000000;
    mem1[1919] = 50'h0000000000000;
    mem1[1920] = 50'h0000000000000;
    mem1[1921] = 50'h0000000000000;
    mem1[1922] = 50'h0000000000000;
    mem1[1923] = 50'h0000000000000;
    mem1[1924] = 50'h0000000000000;
    mem1[1925] = 50'h0000000000000;
    mem1[1926] = 50'h0000000000000;
    mem1[1927] = 50'h0000000000000;
    mem1[1928] = 50'h0000000000000;
    mem1[1929] = 50'h0000000000000;
    mem1[1930] = 50'h0000000000000;
    mem1[1931] = 50'h0000000000000;
    mem1[1932] = 50'h0000000000000;
    mem1[1933] = 50'h0000000000000;
    mem1[1934] = 50'h0000000000000;
    mem1[1935] = 50'h0000000000000;
    mem1[1936] = 50'h0000000000000;
    mem1[1937] = 50'h0000000000000;
    mem1[1938] = 50'h0000000000000;
    mem1[1939] = 50'h0000000000000;
    mem1[1940] = 50'h0000000000000;
    mem1[1941] = 50'h0000000000000;
    mem1[1942] = 50'h0000000000000;
    mem1[1943] = 50'h0000000000000;
    mem1[1944] = 50'h0000000000000;
    mem1[1945] = 50'h0000000000000;
    mem1[1946] = 50'h0000000000000;
    mem1[1947] = 50'h0000000000000;
    mem1[1948] = 50'h0000000000000;
    mem1[1949] = 50'h0000000000000;
    mem1[1950] = 50'h0000000000000;
    mem1[1951] = 50'h0000000000000;
    mem1[1952] = 50'h0000000000000;
    mem1[1953] = 50'h0000000000000;
    mem1[1954] = 50'h0000000000000;
    mem1[1955] = 50'h0000000000000;
    mem1[1956] = 50'h0000000000000;
    mem1[1957] = 50'h0000000000000;
    mem1[1958] = 50'h0000000000000;
    mem1[1959] = 50'h0000000000000;
    mem1[1960] = 50'h0000000000000;
    mem1[1961] = 50'h0000000000000;
    mem1[1962] = 50'h0000000000000;
    mem1[1963] = 50'h0000000000000;
    mem1[1964] = 50'h0000000000000;
    mem1[1965] = 50'h0000000000000;
    mem1[1966] = 50'h0000000000000;
    mem1[1967] = 50'h0000000000000;
    mem1[1968] = 50'h0000000000000;
    mem1[1969] = 50'h0000000000000;
    mem1[1970] = 50'h0000000000000;
    mem1[1971] = 50'h0000000000000;
    mem1[1972] = 50'h0000000000000;
    mem1[1973] = 50'h0000000000000;
    mem1[1974] = 50'h0000000000000;
    mem1[1975] = 50'h0000000000000;
    mem1[1976] = 50'h0000000000000;
    mem1[1977] = 50'h0000000000000;
    mem1[1978] = 50'h0000000000000;
    mem1[1979] = 50'h0000000000000;
    mem1[1980] = 50'h0000000000000;
    mem1[1981] = 50'h0000000000000;
    mem1[1982] = 50'h0000000000000;
    mem1[1983] = 50'h0000000000000;
    mem1[1984] = 50'h0000000000000;
    mem1[1985] = 50'h0000000000000;
    mem1[1986] = 50'h0000000000000;
    mem1[1987] = 50'h0000000000000;
    mem1[1988] = 50'h0000000000000;
    mem1[1989] = 50'h0000000000000;
    mem1[1990] = 50'h0000000000000;
    mem1[1991] = 50'h0000000000000;
    mem1[1992] = 50'h0000000000000;
    mem1[1993] = 50'h0000000000000;
    mem1[1994] = 50'h0000000000000;
    mem1[1995] = 50'h0000000000000;
    mem1[1996] = 50'h0000000000000;
    mem1[1997] = 50'h0000000000000;
    mem1[1998] = 50'h0000000000000;
    mem1[1999] = 50'h0000000000000;
    mem1[2000] = 50'h0000000000000;
    mem1[2001] = 50'h0000000000000;
    mem1[2002] = 50'h0000000000000;
    mem1[2003] = 50'h0000000000000;
    mem1[2004] = 50'h0000000000000;
    mem1[2005] = 50'h0000000000000;
    mem1[2006] = 50'h0000000000000;
    mem1[2007] = 50'h0000000000000;
    mem1[2008] = 50'h0000000000000;
    mem1[2009] = 50'h0000000000000;
    mem1[2010] = 50'h0000000000000;
    mem1[2011] = 50'h0000000000000;
    mem1[2012] = 50'h0000000000000;
    mem1[2013] = 50'h0000000000000;
    mem1[2014] = 50'h0000000000000;
    mem1[2015] = 50'h0000000000000;
    mem1[2016] = 50'h0000000000000;
    mem1[2017] = 50'h0000000000000;
    mem1[2018] = 50'h0000000000000;
    mem1[2019] = 50'h0000000000000;
    mem1[2020] = 50'h0000000000000;
    mem1[2021] = 50'h0000000000000;
    mem1[2022] = 50'h0000000000000;
    mem1[2023] = 50'h0000000000000;
    mem1[2024] = 50'h0000000000000;
    mem1[2025] = 50'h0000000000000;
    mem1[2026] = 50'h0000000000000;
    mem1[2027] = 50'h0000000000000;
    mem1[2028] = 50'h0000000000000;
    mem1[2029] = 50'h0000000000000;
    mem1[2030] = 50'h0000000000000;
    mem1[2031] = 50'h0000000000000;
    mem1[2032] = 50'h0000000000000;
    mem1[2033] = 50'h0000000000000;
    mem1[2034] = 50'h0000000000000;
    mem1[2035] = 50'h0000000000000;
    mem1[2036] = 50'h0000000000000;
    mem1[2037] = 50'h0000000000000;
    mem1[2038] = 50'h0000000000000;
    mem1[2039] = 50'h0000000000000;
    mem1[2040] = 50'h0000000000000;
    mem1[2041] = 50'h0000000000000;
    mem1[2042] = 50'h0000000000000;
    mem1[2043] = 50'h0000000000000;
    mem1[2044] = 50'h0000000000000;
    mem1[2045] = 50'h0000000000000;
    mem1[2046] = 50'h0000000000000;
    mem1[2047] = 50'h0000000000000;
    mem1[2048] = 50'h0000000000000;
    mem1[2049] = 50'h0000000000000;
    mem1[2050] = 50'h0000000000000;
    mem1[2051] = 50'h0000000000000;
    mem1[2052] = 50'h0000000000000;
    mem1[2053] = 50'h0000000000000;
    mem1[2054] = 50'h0000000000000;
    mem1[2055] = 50'h0000000000000;
    mem1[2056] = 50'h0000000000000;
    mem1[2057] = 50'h0000000000000;
    mem1[2058] = 50'h0000000000000;
    mem1[2059] = 50'h0000000000000;
    mem1[2060] = 50'h0000000000000;
    mem1[2061] = 50'h0000000000000;
    mem1[2062] = 50'h0000000000000;
    mem1[2063] = 50'h0000000000000;
    mem1[2064] = 50'h0000000000000;
    mem1[2065] = 50'h0000000000000;
    mem1[2066] = 50'h0000000000000;
    mem1[2067] = 50'h0000000000000;
    mem1[2068] = 50'h0000000000000;
    mem1[2069] = 50'h0000000000000;
    mem1[2070] = 50'h0000000000000;
    mem1[2071] = 50'h0000000000000;
    mem1[2072] = 50'h0000000000000;
    mem1[2073] = 50'h0000000000000;
    mem1[2074] = 50'h0000000000000;
    mem1[2075] = 50'h0000000000000;
    mem1[2076] = 50'h0000000000000;
    mem1[2077] = 50'h0000000000000;
    mem1[2078] = 50'h0000000000000;
    mem1[2079] = 50'h0000000000000;
    mem1[2080] = 50'h0000000000000;
    mem1[2081] = 50'h0000000000000;
    mem1[2082] = 50'h0000000000000;
    mem1[2083] = 50'h0000000000000;
    mem1[2084] = 50'h0000000000000;
    mem1[2085] = 50'h0000000000000;
    mem1[2086] = 50'h0000000000000;
    mem1[2087] = 50'h0000000000000;
    mem1[2088] = 50'h0000000000000;
    mem1[2089] = 50'h0000000000000;
    mem1[2090] = 50'h0000000000000;
    mem1[2091] = 50'h0000000000000;
    mem1[2092] = 50'h0000000000000;
    mem1[2093] = 50'h0000000000000;
    mem1[2094] = 50'h0000000000000;
    mem1[2095] = 50'h0000000000000;
    mem1[2096] = 50'h0000000000000;
    mem1[2097] = 50'h0000000000000;
    mem1[2098] = 50'h0000000000000;
    mem1[2099] = 50'h0000000000000;
    mem1[2100] = 50'h0000000000000;
    mem1[2101] = 50'h0000000000000;
    mem1[2102] = 50'h0000000000000;
    mem1[2103] = 50'h0000000000000;
    mem1[2104] = 50'h0000000000000;
    mem1[2105] = 50'h0000000000000;
    mem1[2106] = 50'h0000000000000;
    mem1[2107] = 50'h0000000000000;
    mem1[2108] = 50'h0000000000000;
    mem1[2109] = 50'h0000000000000;
    mem1[2110] = 50'h0000000000000;
    mem1[2111] = 50'h0000000000000;
    mem1[2112] = 50'h0000000000000;
    mem1[2113] = 50'h0000000000000;
    mem1[2114] = 50'h0000000000000;
    mem1[2115] = 50'h0000000000000;
    mem1[2116] = 50'h0000000000000;
    mem1[2117] = 50'h0000000000000;
    mem1[2118] = 50'h0000000000000;
    mem1[2119] = 50'h0000000000000;
    mem1[2120] = 50'h0000000000000;
    mem1[2121] = 50'h0000000000000;
    mem1[2122] = 50'h0000000000000;
    mem1[2123] = 50'h0000000000000;
    mem1[2124] = 50'h0000000000000;
    mem1[2125] = 50'h0000000000000;
    mem1[2126] = 50'h0000000000000;
    mem1[2127] = 50'h0000000000000;
    mem1[2128] = 50'h0000000000000;
    mem1[2129] = 50'h0000000000000;
    mem1[2130] = 50'h0000000000000;
    mem1[2131] = 50'h0000000000000;
    mem1[2132] = 50'h0000000000000;
    mem1[2133] = 50'h0000000000000;
    mem1[2134] = 50'h0000000000000;
    mem1[2135] = 50'h0000000000000;
    mem1[2136] = 50'h0000000000000;
    mem1[2137] = 50'h0000000000000;
    mem1[2138] = 50'h0000000000000;
    mem1[2139] = 50'h0000000000000;
    mem1[2140] = 50'h0000000000000;
    mem1[2141] = 50'h0000000000000;
    mem1[2142] = 50'h0000000000000;
    mem1[2143] = 50'h0000000000000;
    mem1[2144] = 50'h0000000000000;
    mem1[2145] = 50'h0000000000000;
    mem1[2146] = 50'h0000000000000;
    mem1[2147] = 50'h0000000000000;
    mem1[2148] = 50'h0000000000000;
    mem1[2149] = 50'h0000000000000;
    mem1[2150] = 50'h0000000000000;
    mem1[2151] = 50'h0000000000000;
    mem1[2152] = 50'h0000000000000;
    mem1[2153] = 50'h0000000000000;
    mem1[2154] = 50'h0000000000000;
    mem1[2155] = 50'h0000000000000;
    mem1[2156] = 50'h0000000000000;
    mem1[2157] = 50'h0000000000000;
    mem1[2158] = 50'h0000000000000;
    mem1[2159] = 50'h0000000000000;
    mem1[2160] = 50'h0000000000000;
    mem1[2161] = 50'h0000000000000;
    mem1[2162] = 50'h0000000000000;
    mem1[2163] = 50'h0000000000000;
    mem1[2164] = 50'h0000000000000;
    mem1[2165] = 50'h0000000000000;
    mem1[2166] = 50'h0000000000000;
    mem1[2167] = 50'h0000000000000;
    mem1[2168] = 50'h0000000000000;
    mem1[2169] = 50'h0000000000000;
    mem1[2170] = 50'h0000000000000;
    mem1[2171] = 50'h0000000000000;
    mem1[2172] = 50'h0000000000000;
    mem1[2173] = 50'h0000000000000;
    mem1[2174] = 50'h0000000000000;
    mem1[2175] = 50'h0000000000000;
    mem1[2176] = 50'h0000000000000;
    mem1[2177] = 50'h0000000000000;
    mem1[2178] = 50'h0000000000000;
    mem1[2179] = 50'h0000000000000;
    mem1[2180] = 50'h0000000000000;
    mem1[2181] = 50'h0000000000000;
    mem1[2182] = 50'h0000000000000;
    mem1[2183] = 50'h0000000000000;
    mem1[2184] = 50'h0000000000000;
    mem1[2185] = 50'h0000000000000;
    mem1[2186] = 50'h0000000000000;
    mem1[2187] = 50'h0000000000000;
    mem1[2188] = 50'h0000000000000;
    mem1[2189] = 50'h0000000000000;
    mem1[2190] = 50'h0000000000000;
    mem1[2191] = 50'h0000000000000;
    mem1[2192] = 50'h0000000000000;
    mem1[2193] = 50'h0000000000000;
    mem1[2194] = 50'h0000000000000;
    mem1[2195] = 50'h0000000000000;
    mem1[2196] = 50'h0000000000000;
    mem1[2197] = 50'h0000000000000;
    mem1[2198] = 50'h0000000000000;
    mem1[2199] = 50'h0000000000000;
    mem1[2200] = 50'h0000000000000;
    mem1[2201] = 50'h0000000000000;
    mem1[2202] = 50'h0000000000000;
    mem1[2203] = 50'h0000000000000;
    mem1[2204] = 50'h0000000000000;
    mem1[2205] = 50'h0000000000000;
    mem1[2206] = 50'h0000000000000;
    mem1[2207] = 50'h0000000000000;
    mem1[2208] = 50'h0000000000000;
    mem1[2209] = 50'h0000000000000;
    mem1[2210] = 50'h0000000000000;
    mem1[2211] = 50'h0000000000000;
    mem1[2212] = 50'h0000000000000;
    mem1[2213] = 50'h0000000000000;
    mem1[2214] = 50'h0000000000000;
    mem1[2215] = 50'h0000000000000;
    mem1[2216] = 50'h0000000000000;
    mem1[2217] = 50'h0000000000000;
    mem1[2218] = 50'h0000000000000;
    mem1[2219] = 50'h0000000000000;
    mem1[2220] = 50'h0000000000000;
    mem1[2221] = 50'h0000000000000;
    mem1[2222] = 50'h0000000000000;
    mem1[2223] = 50'h0000000000000;
    mem1[2224] = 50'h0000000000000;
    mem1[2225] = 50'h0000000000000;
    mem1[2226] = 50'h0000000000000;
    mem1[2227] = 50'h0000000000000;
    mem1[2228] = 50'h0000000000000;
    mem1[2229] = 50'h0000000000000;
    mem1[2230] = 50'h0000000000000;
    mem1[2231] = 50'h0000000000000;
    mem1[2232] = 50'h0000000000000;
    mem1[2233] = 50'h0000000000000;
    mem1[2234] = 50'h0000000000000;
    mem1[2235] = 50'h0000000000000;
    mem1[2236] = 50'h0000000000000;
    mem1[2237] = 50'h0000000000000;
    mem1[2238] = 50'h0000000000000;
    mem1[2239] = 50'h0000000000000;
    mem1[2240] = 50'h0000000000000;
    mem1[2241] = 50'h0000000000000;
    mem1[2242] = 50'h0000000000000;
    mem1[2243] = 50'h0000000000000;
    mem1[2244] = 50'h0000000000000;
    mem1[2245] = 50'h0000000000000;
    mem1[2246] = 50'h0000000000000;
    mem1[2247] = 50'h0000000000000;
    mem1[2248] = 50'h0000000000000;
    mem1[2249] = 50'h0000000000000;
    mem1[2250] = 50'h0000000000000;
    mem1[2251] = 50'h0000000000000;
    mem1[2252] = 50'h0000000000000;
    mem1[2253] = 50'h0000000000000;
    mem1[2254] = 50'h0000000000000;
    mem1[2255] = 50'h0000000000000;
    mem1[2256] = 50'h0000000000000;
    mem1[2257] = 50'h0000000000000;
    mem1[2258] = 50'h0000000000000;
    mem1[2259] = 50'h0000000000000;
    mem1[2260] = 50'h0000000000000;
    mem1[2261] = 50'h0000000000000;
    mem1[2262] = 50'h0000000000000;
    mem1[2263] = 50'h0000000000000;
    mem1[2264] = 50'h0000000000000;
    mem1[2265] = 50'h0000000000000;
    mem1[2266] = 50'h0000000000000;
    mem1[2267] = 50'h0000000000000;
    mem1[2268] = 50'h0000000000000;
    mem1[2269] = 50'h0000000000000;
    mem1[2270] = 50'h0000000000000;
    mem1[2271] = 50'h0000000000000;
    mem1[2272] = 50'h0000000000000;
    mem1[2273] = 50'h0000000000000;
    mem1[2274] = 50'h0000000000000;
    mem1[2275] = 50'h0000000000000;
    mem1[2276] = 50'h0000000000000;
    mem1[2277] = 50'h0000000000000;
    mem1[2278] = 50'h0000000000000;
    mem1[2279] = 50'h0000000000000;
    mem1[2280] = 50'h0000000000000;
    mem1[2281] = 50'h0000000000000;
    mem1[2282] = 50'h0000000000000;
    mem1[2283] = 50'h0000000000000;
    mem1[2284] = 50'h0000000000000;
    mem1[2285] = 50'h0000000000000;
    mem1[2286] = 50'h0000000000000;
    mem1[2287] = 50'h0000000000000;
    mem1[2288] = 50'h0000000000000;
    mem1[2289] = 50'h0000000000000;
    mem1[2290] = 50'h0000000000000;
    mem1[2291] = 50'h0000000000000;
    mem1[2292] = 50'h0000000000000;
    mem1[2293] = 50'h0000000000000;
    mem1[2294] = 50'h0000000000000;
    mem1[2295] = 50'h0000000000000;
    mem1[2296] = 50'h0000000000000;
    mem1[2297] = 50'h0000000000000;
    mem1[2298] = 50'h0000000000000;
    mem1[2299] = 50'h0000000000000;
    mem1[2300] = 50'h0000000000000;
    mem1[2301] = 50'h0000000000000;
    mem1[2302] = 50'h0000000000000;
    mem1[2303] = 50'h0000000000000;
    mem1[2304] = 50'h0000000000000;
    mem1[2305] = 50'h0000000000000;
    mem1[2306] = 50'h0000000000000;
    mem1[2307] = 50'h0000000000000;
    mem1[2308] = 50'h0000000000000;
    mem1[2309] = 50'h0000000000000;
    mem1[2310] = 50'h0000000000000;
    mem1[2311] = 50'h0000000000000;
    mem1[2312] = 50'h0000000000000;
    mem1[2313] = 50'h0000000000000;
    mem1[2314] = 50'h0000000000000;
    mem1[2315] = 50'h0000000000000;
    mem1[2316] = 50'h0000000000000;
    mem1[2317] = 50'h0000000000000;
    mem1[2318] = 50'h0000000000000;
    mem1[2319] = 50'h0000000000000;
    mem1[2320] = 50'h0000000000000;
    mem1[2321] = 50'h0000000000000;
    mem1[2322] = 50'h0000000000000;
    mem1[2323] = 50'h0000000000000;
    mem1[2324] = 50'h0000000000000;
    mem1[2325] = 50'h0000000000000;
    mem1[2326] = 50'h0000000000000;
    mem1[2327] = 50'h0000000000000;
    mem1[2328] = 50'h0000000000000;
    mem1[2329] = 50'h0000000000000;
    mem1[2330] = 50'h0000000000000;
    mem1[2331] = 50'h0000000000000;
    mem1[2332] = 50'h0000000000000;
    mem1[2333] = 50'h0000000000000;
    mem1[2334] = 50'h0000000000000;
    mem1[2335] = 50'h0000000000000;
    mem1[2336] = 50'h0000000000000;
    mem1[2337] = 50'h0000000000000;
    mem1[2338] = 50'h0000000000000;
    mem1[2339] = 50'h0000000000000;
    mem1[2340] = 50'h0000000000000;
    mem1[2341] = 50'h0000000000000;
    mem1[2342] = 50'h0000000000000;
    mem1[2343] = 50'h0000000000000;
    mem1[2344] = 50'h0000000000000;
    mem1[2345] = 50'h0000000000000;
    mem1[2346] = 50'h0000000000000;
    mem1[2347] = 50'h0000000000000;
    mem1[2348] = 50'h0000000000000;
    mem1[2349] = 50'h0000000000000;
    mem1[2350] = 50'h0000000000000;
    mem1[2351] = 50'h0000000000000;
    mem1[2352] = 50'h0000000000000;
    mem1[2353] = 50'h0000000000000;
    mem1[2354] = 50'h0000000000000;
    mem1[2355] = 50'h0000000000000;
    mem1[2356] = 50'h0000000000000;
    mem1[2357] = 50'h0000000000000;
    mem1[2358] = 50'h0000000000000;
    mem1[2359] = 50'h0000000000000;
    mem1[2360] = 50'h0000000000000;
    mem1[2361] = 50'h0000000000000;
    mem1[2362] = 50'h0000000000000;
    mem1[2363] = 50'h0000000000000;
    mem1[2364] = 50'h0000000000000;
    mem1[2365] = 50'h0000000000000;
    mem1[2366] = 50'h0000000000000;
    mem1[2367] = 50'h0000000000000;
    mem1[2368] = 50'h0000000000000;
    mem1[2369] = 50'h0000000000000;
    mem1[2370] = 50'h0000000000000;
    mem1[2371] = 50'h0000000000000;
    mem1[2372] = 50'h0000000000000;
    mem1[2373] = 50'h0000000000000;
    mem1[2374] = 50'h0000000000000;
    mem1[2375] = 50'h0000000000000;
    mem1[2376] = 50'h0000000000000;
    mem1[2377] = 50'h0000000000000;
    mem1[2378] = 50'h0000000000000;
    mem1[2379] = 50'h0000000000000;
    mem1[2380] = 50'h0000000000000;
    mem1[2381] = 50'h0000000000000;
    mem1[2382] = 50'h0000000000000;
    mem1[2383] = 50'h0000000000000;
    mem1[2384] = 50'h0000000000000;
    mem1[2385] = 50'h0000000000000;
    mem1[2386] = 50'h0000000000000;
    mem1[2387] = 50'h0000000000000;
    mem1[2388] = 50'h0000000000000;
    mem1[2389] = 50'h0000000000000;
    mem1[2390] = 50'h0000000000000;
    mem1[2391] = 50'h0000000000000;
    mem1[2392] = 50'h0000000000000;
    mem1[2393] = 50'h0000000000000;
    mem1[2394] = 50'h0000000000000;
    mem1[2395] = 50'h0000000000000;
    mem1[2396] = 50'h0000000000000;
    mem1[2397] = 50'h0000000000000;
    mem1[2398] = 50'h0000000000000;
    mem1[2399] = 50'h0000000000000;
    mem1[2400] = 50'h0000000000000;
    mem1[2401] = 50'h0000000000000;
    mem1[2402] = 50'h0000000000000;
    mem1[2403] = 50'h0000000000000;
    mem1[2404] = 50'h0000000000000;
    mem1[2405] = 50'h0000000000000;
    mem1[2406] = 50'h0000000000000;
    mem1[2407] = 50'h0000000000000;
    mem1[2408] = 50'h0000000000000;
    mem1[2409] = 50'h0000000000000;
    mem1[2410] = 50'h0000000000000;
    mem1[2411] = 50'h0000000000000;
    mem1[2412] = 50'h0000000000000;
    mem1[2413] = 50'h0000000000000;
    mem1[2414] = 50'h0000000000000;
    mem1[2415] = 50'h0000000000000;
    mem1[2416] = 50'h0000000000000;
    mem1[2417] = 50'h0000000000000;
    mem1[2418] = 50'h0000000000000;
    mem1[2419] = 50'h0000000000000;
    mem1[2420] = 50'h0000000000000;
    mem1[2421] = 50'h0000000000000;
    mem1[2422] = 50'h0000000000000;
    mem1[2423] = 50'h0000000000000;
    mem1[2424] = 50'h0000000000000;
    mem1[2425] = 50'h0000000000000;
    mem1[2426] = 50'h0000000000000;
    mem1[2427] = 50'h0000000000000;
    mem1[2428] = 50'h0000000000000;
    mem1[2429] = 50'h0000000000000;
    mem1[2430] = 50'h0000000000000;
    mem1[2431] = 50'h0000000000000;
    mem1[2432] = 50'h0000000000000;
    mem1[2433] = 50'h0000000000000;
    mem1[2434] = 50'h0000000000000;
    mem1[2435] = 50'h0000000000000;
    mem1[2436] = 50'h0000000000000;
    mem1[2437] = 50'h0000000000000;
    mem1[2438] = 50'h0000000000000;
    mem1[2439] = 50'h0000000000000;
    mem1[2440] = 50'h0000000000000;
    mem1[2441] = 50'h0000000000000;
    mem1[2442] = 50'h0000000000000;
    mem1[2443] = 50'h0000000000000;
    mem1[2444] = 50'h0000000000000;
    mem1[2445] = 50'h0000000000000;
    mem1[2446] = 50'h0000000000000;
    mem1[2447] = 50'h0000000000000;
    mem1[2448] = 50'h0000000000000;
    mem1[2449] = 50'h0000000000000;
    mem1[2450] = 50'h0000000000000;
    mem1[2451] = 50'h0000000000000;
    mem1[2452] = 50'h0000000000000;
    mem1[2453] = 50'h0000000000000;
    mem1[2454] = 50'h0000000000000;
    mem1[2455] = 50'h0000000000000;
    mem1[2456] = 50'h0000000000000;
    mem1[2457] = 50'h0000000000000;
    mem1[2458] = 50'h0000000000000;
    mem1[2459] = 50'h0000000000000;
    mem1[2460] = 50'h0000000000000;
    mem1[2461] = 50'h0000000000000;
    mem1[2462] = 50'h0000000000000;
    mem1[2463] = 50'h0000000000000;
    mem1[2464] = 50'h0000000000000;
    mem1[2465] = 50'h0000000000000;
    mem1[2466] = 50'h0000000000000;
    mem1[2467] = 50'h0000000000000;
    mem1[2468] = 50'h0000000000000;
    mem1[2469] = 50'h0000000000000;
    mem1[2470] = 50'h0000000000000;
    mem1[2471] = 50'h0000000000000;
    mem1[2472] = 50'h0000000000000;
    mem1[2473] = 50'h0000000000000;
    mem1[2474] = 50'h0000000000000;
    mem1[2475] = 50'h0000000000000;
    mem1[2476] = 50'h0000000000000;
    mem1[2477] = 50'h0000000000000;
    mem1[2478] = 50'h0000000000000;
    mem1[2479] = 50'h0000000000000;
    mem1[2480] = 50'h0000000000000;
    mem1[2481] = 50'h0000000000000;
    mem1[2482] = 50'h0000000000000;
    mem1[2483] = 50'h0000000000000;
    mem1[2484] = 50'h0000000000000;
    mem1[2485] = 50'h0000000000000;
    mem1[2486] = 50'h0000000000000;
    mem1[2487] = 50'h0000000000000;
    mem1[2488] = 50'h0000000000000;
    mem1[2489] = 50'h0000000000000;
    mem1[2490] = 50'h0000000000000;
    mem1[2491] = 50'h0000000000000;
    mem1[2492] = 50'h0000000000000;
    mem1[2493] = 50'h0000000000000;
    mem1[2494] = 50'h0000000000000;
    mem1[2495] = 50'h0000000000000;
    mem1[2496] = 50'h0000000000000;
    mem1[2497] = 50'h0000000000000;
    mem1[2498] = 50'h0000000000000;
    mem1[2499] = 50'h0000000000000;
    mem1[2500] = 50'h0000000000000;
    mem1[2501] = 50'h0000000000000;
    mem1[2502] = 50'h0000000000000;
    mem1[2503] = 50'h0000000000000;
    mem1[2504] = 50'h0000000000000;
    mem1[2505] = 50'h0000000000000;
    mem1[2506] = 50'h0000000000000;
    mem1[2507] = 50'h0000000000000;
    mem1[2508] = 50'h0000000000000;
    mem1[2509] = 50'h0000000000000;
    mem1[2510] = 50'h0000000000000;
    mem1[2511] = 50'h0000000000000;
    mem1[2512] = 50'h0000000000000;
    mem1[2513] = 50'h0000000000000;
    mem1[2514] = 50'h0000000000000;
    mem1[2515] = 50'h0000000000000;
    mem1[2516] = 50'h0000000000000;
    mem1[2517] = 50'h0000000000000;
    mem1[2518] = 50'h0000000000000;
    mem1[2519] = 50'h0000000000000;
    mem1[2520] = 50'h0000000000000;
    mem1[2521] = 50'h0000000000000;
    mem1[2522] = 50'h0000000000000;
    mem1[2523] = 50'h0000000000000;
    mem1[2524] = 50'h0000000000000;
    mem1[2525] = 50'h0000000000000;
    mem1[2526] = 50'h0000000000000;
    mem1[2527] = 50'h0000000000000;
    mem1[2528] = 50'h0000000000000;
    mem1[2529] = 50'h0000000000000;
    mem1[2530] = 50'h0000000000000;
    mem1[2531] = 50'h0000000000000;
    mem1[2532] = 50'h0000000000000;
    mem1[2533] = 50'h0000000000000;
    mem1[2534] = 50'h0000000000000;
    mem1[2535] = 50'h0000000000000;
    mem1[2536] = 50'h0000000000000;
    mem1[2537] = 50'h0000000000000;
    mem1[2538] = 50'h0000000000000;
    mem1[2539] = 50'h0000000000000;
    mem1[2540] = 50'h0000000000000;
    mem1[2541] = 50'h0000000000000;
    mem1[2542] = 50'h0000000000000;
    mem1[2543] = 50'h0000000000000;
    mem1[2544] = 50'h0000000000000;
    mem1[2545] = 50'h0000000000000;
    mem1[2546] = 50'h0000000000000;
    mem1[2547] = 50'h0000000000000;
    mem1[2548] = 50'h0000000000000;
    mem1[2549] = 50'h0000000000000;
    mem1[2550] = 50'h0000000000000;
    mem1[2551] = 50'h0000000000000;
    mem1[2552] = 50'h0000000000000;
    mem1[2553] = 50'h0000000000000;
    mem1[2554] = 50'h0000000000000;
    mem1[2555] = 50'h0000000000000;
    mem1[2556] = 50'h0000000000000;
    mem1[2557] = 50'h0000000000000;
    mem1[2558] = 50'h0000000000000;
    mem1[2559] = 50'h0000000000000;
    mem1[2560] = 50'h0000000000000;
    mem1[2561] = 50'h0000000000000;
    mem1[2562] = 50'h0000000000000;
    mem1[2563] = 50'h0000000000000;
    mem1[2564] = 50'h0000000000000;
    mem1[2565] = 50'h0000000000000;
    mem1[2566] = 50'h0000000000000;
    mem1[2567] = 50'h0000000000000;
    mem1[2568] = 50'h0000000000000;
    mem1[2569] = 50'h0000000000000;
    mem1[2570] = 50'h0000000000000;
    mem1[2571] = 50'h0000000000000;
    mem1[2572] = 50'h0000000000000;
    mem1[2573] = 50'h0000000000000;
    mem1[2574] = 50'h0000000000000;
    mem1[2575] = 50'h0000000000000;
    mem1[2576] = 50'h0000000000000;
    mem1[2577] = 50'h0000000000000;
    mem1[2578] = 50'h0000000000000;
    mem1[2579] = 50'h0000000000000;
    mem1[2580] = 50'h0000000000000;
    mem1[2581] = 50'h0000000000000;
    mem1[2582] = 50'h0000000000000;
    mem1[2583] = 50'h0000000000000;
    mem1[2584] = 50'h0000000000000;
    mem1[2585] = 50'h0000000000000;
    mem1[2586] = 50'h0000000000000;
    mem1[2587] = 50'h0000000000000;
    mem1[2588] = 50'h0000000000000;
    mem1[2589] = 50'h0000000000000;
    mem1[2590] = 50'h0000000000000;
    mem1[2591] = 50'h0000000000000;
    mem1[2592] = 50'h0000000000000;
    mem1[2593] = 50'h0000000000000;
    mem1[2594] = 50'h0000000000000;
    mem1[2595] = 50'h0000000000000;
    mem1[2596] = 50'h0000000000000;
    mem1[2597] = 50'h0000000000000;
    mem1[2598] = 50'h0000000000000;
    mem1[2599] = 50'h0000000000000;
    mem1[2600] = 50'h0000000000000;
    mem1[2601] = 50'h0000000000000;
    mem1[2602] = 50'h0000000000000;
    mem1[2603] = 50'h0000000000000;
    mem1[2604] = 50'h0000000000000;
    mem1[2605] = 50'h0000000000000;
    mem1[2606] = 50'h0000000000000;
    mem1[2607] = 50'h0000000000000;
    mem1[2608] = 50'h0000000000000;
    mem1[2609] = 50'h0000000000000;
    mem1[2610] = 50'h0000000000000;
    mem1[2611] = 50'h0000000000000;
    mem1[2612] = 50'h0000000000000;
    mem1[2613] = 50'h0000000000000;
    mem1[2614] = 50'h0000000000000;
    mem1[2615] = 50'h0000000000000;
    mem1[2616] = 50'h0000000000000;
    mem1[2617] = 50'h0000000000000;
    mem1[2618] = 50'h0000000000000;
    mem1[2619] = 50'h0000000000000;
    mem1[2620] = 50'h0000000000000;
    mem1[2621] = 50'h0000000000000;
    mem1[2622] = 50'h0000000000000;
    mem1[2623] = 50'h0000000000000;
    mem1[2624] = 50'h0000000000000;
    mem1[2625] = 50'h0000000000000;
    mem1[2626] = 50'h0000000000000;
    mem1[2627] = 50'h0000000000000;
    mem1[2628] = 50'h0000000000000;
    mem1[2629] = 50'h0000000000000;
    mem1[2630] = 50'h0000000000000;
    mem1[2631] = 50'h0000000000000;
    mem1[2632] = 50'h0000000000000;
    mem1[2633] = 50'h0000000000000;
    mem1[2634] = 50'h0000000000000;
    mem1[2635] = 50'h0000000000000;
    mem1[2636] = 50'h0000000000000;
    mem1[2637] = 50'h0000000000000;
    mem1[2638] = 50'h0000000000000;
    mem1[2639] = 50'h0000000000000;
    mem1[2640] = 50'h0000000000000;
    mem1[2641] = 50'h0000000000000;
    mem1[2642] = 50'h0000000000000;
    mem1[2643] = 50'h0000000000000;
    mem1[2644] = 50'h0000000000000;
    mem1[2645] = 50'h0000000000000;
    mem1[2646] = 50'h0000000000000;
    mem1[2647] = 50'h0000000000000;
    mem1[2648] = 50'h0000000000000;
    mem1[2649] = 50'h0000000000000;
    mem1[2650] = 50'h0000000000000;
    mem1[2651] = 50'h0000000000000;
    mem1[2652] = 50'h0000000000000;
    mem1[2653] = 50'h0000000000000;
    mem1[2654] = 50'h0000000000000;
    mem1[2655] = 50'h0000000000000;
    mem1[2656] = 50'h0000000000000;
    mem1[2657] = 50'h0000000000000;
    mem1[2658] = 50'h0000000000000;
    mem1[2659] = 50'h0000000000000;
    mem1[2660] = 50'h0000000000000;
    mem1[2661] = 50'h0000000000000;
    mem1[2662] = 50'h0000000000000;
    mem1[2663] = 50'h0000000000000;
    mem1[2664] = 50'h0000000000000;
    mem1[2665] = 50'h0000000000000;
    mem1[2666] = 50'h0000000000000;
    mem1[2667] = 50'h0000000000000;
    mem1[2668] = 50'h0000000000000;
    mem1[2669] = 50'h0000000000000;
    mem1[2670] = 50'h0000000000000;
    mem1[2671] = 50'h0000000000000;
    mem1[2672] = 50'h0000000000000;
    mem1[2673] = 50'h0000000000000;
    mem1[2674] = 50'h0000000000000;
    mem1[2675] = 50'h0000000000000;
    mem1[2676] = 50'h0000000000000;
    mem1[2677] = 50'h0000000000000;
    mem1[2678] = 50'h0000000000000;
    mem1[2679] = 50'h0000000000000;
    mem1[2680] = 50'h0000000000000;
    mem1[2681] = 50'h0000000000000;
    mem1[2682] = 50'h0000000000000;
    mem1[2683] = 50'h0000000000000;
    mem1[2684] = 50'h0000000000000;
    mem1[2685] = 50'h0000000000000;
    mem1[2686] = 50'h0000000000000;
    mem1[2687] = 50'h0000000000000;
    mem1[2688] = 50'h0000000000000;
    mem1[2689] = 50'h0000000000000;
    mem1[2690] = 50'h0000000000000;
    mem1[2691] = 50'h0000000000000;
    mem1[2692] = 50'h0000000000000;
    mem1[2693] = 50'h0000000000000;
    mem1[2694] = 50'h0000000000000;
    mem1[2695] = 50'h0000000000000;
    mem1[2696] = 50'h0000000000000;
    mem1[2697] = 50'h0000000000000;
    mem1[2698] = 50'h0000000000000;
    mem1[2699] = 50'h0000000000000;
    mem1[2700] = 50'h0000000000000;
    mem1[2701] = 50'h0000000000000;
    mem1[2702] = 50'h0000000000000;
    mem1[2703] = 50'h0000000000000;
    mem1[2704] = 50'h0000000000000;
    mem1[2705] = 50'h0000000000000;
    mem1[2706] = 50'h0000000000000;
    mem1[2707] = 50'h0000000000000;
    mem1[2708] = 50'h0000000000000;
    mem1[2709] = 50'h0000000000000;
    mem1[2710] = 50'h0000000000000;
    mem1[2711] = 50'h0000000000000;
    mem1[2712] = 50'h0000000000000;
    mem1[2713] = 50'h0000000000000;
    mem1[2714] = 50'h0000000000000;
    mem1[2715] = 50'h0000000000000;
    mem1[2716] = 50'h0000000000000;
    mem1[2717] = 50'h0000000000000;
    mem1[2718] = 50'h0000000000000;
    mem1[2719] = 50'h0000000000000;
    mem1[2720] = 50'h0000000000000;
    mem1[2721] = 50'h0000000000000;
    mem1[2722] = 50'h0000000000000;
    mem1[2723] = 50'h0000000000000;
    mem1[2724] = 50'h0000000000000;
    mem1[2725] = 50'h0000000000000;
    mem1[2726] = 50'h0000000000000;
    mem1[2727] = 50'h0000000000000;
    mem1[2728] = 50'h0000000000000;
    mem1[2729] = 50'h0000000000000;
    mem1[2730] = 50'h0000000000000;
    mem1[2731] = 50'h0000000000000;
    mem1[2732] = 50'h0000000000000;
    mem1[2733] = 50'h0000000000000;
    mem1[2734] = 50'h0000000000000;
    mem1[2735] = 50'h0000000000000;
    mem1[2736] = 50'h0000000000000;
    mem1[2737] = 50'h0000000000000;
    mem1[2738] = 50'h0000000000000;
    mem1[2739] = 50'h0000000000000;
    mem1[2740] = 50'h0000000000000;
    mem1[2741] = 50'h0000000000000;
    mem1[2742] = 50'h0000000000000;
    mem1[2743] = 50'h0000000000000;
    mem1[2744] = 50'h0000000000000;
    mem1[2745] = 50'h0000000000000;
    mem1[2746] = 50'h0000000000000;
    mem1[2747] = 50'h0000000000000;
    mem1[2748] = 50'h0000000000000;
    mem1[2749] = 50'h0000000000000;
    mem1[2750] = 50'h0000000000000;
    mem1[2751] = 50'h0000000000000;
    mem1[2752] = 50'h0000000000000;
    mem1[2753] = 50'h0000000000000;
    mem1[2754] = 50'h0000000000000;
    mem1[2755] = 50'h0000000000000;
    mem1[2756] = 50'h0000000000000;
    mem1[2757] = 50'h0000000000000;
    mem1[2758] = 50'h0000000000000;
    mem1[2759] = 50'h0000000000000;
    mem1[2760] = 50'h0000000000000;
    mem1[2761] = 50'h0000000000000;
    mem1[2762] = 50'h0000000000000;
    mem1[2763] = 50'h0000000000000;
    mem1[2764] = 50'h0000000000000;
    mem1[2765] = 50'h0000000000000;
    mem1[2766] = 50'h0000000000000;
    mem1[2767] = 50'h0000000000000;
    mem1[2768] = 50'h0000000000000;
    mem1[2769] = 50'h0000000000000;
    mem1[2770] = 50'h0000000000000;
    mem1[2771] = 50'h0000000000000;
    mem1[2772] = 50'h0000000000000;
    mem1[2773] = 50'h0000000000000;
    mem1[2774] = 50'h0000000000000;
    mem1[2775] = 50'h0000000000000;
    mem1[2776] = 50'h0000000000000;
    mem1[2777] = 50'h0000000000000;
    mem1[2778] = 50'h0000000000000;
    mem1[2779] = 50'h0000000000000;
    mem1[2780] = 50'h0000000000000;
    mem1[2781] = 50'h0000000000000;
    mem1[2782] = 50'h0000000000000;
    mem1[2783] = 50'h0000000000000;
    mem1[2784] = 50'h0000000000000;
    mem1[2785] = 50'h0000000000000;
    mem1[2786] = 50'h0000000000000;
    mem1[2787] = 50'h0000000000000;
    mem1[2788] = 50'h0000000000000;
    mem1[2789] = 50'h0000000000000;
    mem1[2790] = 50'h0000000000000;
    mem1[2791] = 50'h0000000000000;
    mem1[2792] = 50'h0000000000000;
    mem1[2793] = 50'h0000000000000;
    mem1[2794] = 50'h0000000000000;
    mem1[2795] = 50'h0000000000000;
    mem1[2796] = 50'h0000000000000;
    mem1[2797] = 50'h0000000000000;
    mem1[2798] = 50'h0000000000000;
    mem1[2799] = 50'h0000000000000;
    mem1[2800] = 50'h0000000000000;
    mem1[2801] = 50'h0000000000000;
    mem1[2802] = 50'h0000000000000;
    mem1[2803] = 50'h0000000000000;
    mem1[2804] = 50'h0000000000000;
    mem1[2805] = 50'h0000000000000;
    mem1[2806] = 50'h0000000000000;
    mem1[2807] = 50'h0000000000000;
    mem1[2808] = 50'h0000000000000;
    mem1[2809] = 50'h0000000000000;
    mem1[2810] = 50'h0000000000000;
    mem1[2811] = 50'h0000000000000;
    mem1[2812] = 50'h0000000000000;
    mem1[2813] = 50'h0000000000000;
    mem1[2814] = 50'h0000000000000;
    mem1[2815] = 50'h0000000000000;
    mem1[2816] = 50'h0000000000000;
    mem1[2817] = 50'h0000000000000;
    mem1[2818] = 50'h0000000000000;
    mem1[2819] = 50'h0000000000000;
    mem1[2820] = 50'h0000000000000;
    mem1[2821] = 50'h0000000000000;
    mem1[2822] = 50'h0000000000000;
    mem1[2823] = 50'h0000000000000;
    mem1[2824] = 50'h0000000000000;
    mem1[2825] = 50'h0000000000000;
    mem1[2826] = 50'h0000000000000;
    mem1[2827] = 50'h0000000000000;
    mem1[2828] = 50'h0000000000000;
    mem1[2829] = 50'h0000000000000;
    mem1[2830] = 50'h0000000000000;
    mem1[2831] = 50'h0000000000000;
    mem1[2832] = 50'h0000000000000;
    mem1[2833] = 50'h0000000000000;
    mem1[2834] = 50'h0000000000000;
    mem1[2835] = 50'h0000000000000;
    mem1[2836] = 50'h0000000000000;
    mem1[2837] = 50'h0000000000000;
    mem1[2838] = 50'h0000000000000;
    mem1[2839] = 50'h0000000000000;
    mem1[2840] = 50'h0000000000000;
    mem1[2841] = 50'h0000000000000;
    mem1[2842] = 50'h0000000000000;
    mem1[2843] = 50'h0000000000000;
    mem1[2844] = 50'h0000000000000;
    mem1[2845] = 50'h0000000000000;
    mem1[2846] = 50'h0000000000000;
    mem1[2847] = 50'h0000000000000;
    mem1[2848] = 50'h0000000000000;
    mem1[2849] = 50'h0000000000000;
    mem1[2850] = 50'h0000000000000;
    mem1[2851] = 50'h0000000000000;
    mem1[2852] = 50'h0000000000000;
    mem1[2853] = 50'h0000000000000;
    mem1[2854] = 50'h0000000000000;
    mem1[2855] = 50'h0000000000000;
    mem1[2856] = 50'h0000000000000;
    mem1[2857] = 50'h0000000000000;
    mem1[2858] = 50'h0000000000000;
    mem1[2859] = 50'h0000000000000;
    mem1[2860] = 50'h0000000000000;
    mem1[2861] = 50'h0000000000000;
    mem1[2862] = 50'h0000000000000;
    mem1[2863] = 50'h0000000000000;
    mem1[2864] = 50'h0000000000000;
    mem1[2865] = 50'h0000000000000;
    mem1[2866] = 50'h0000000000000;
    mem1[2867] = 50'h0000000000000;
    mem1[2868] = 50'h0000000000000;
    mem1[2869] = 50'h0000000000000;
    mem1[2870] = 50'h0000000000000;
    mem1[2871] = 50'h0000000000000;
    mem1[2872] = 50'h0000000000000;
    mem1[2873] = 50'h0000000000000;
    mem1[2874] = 50'h0000000000000;
    mem1[2875] = 50'h0000000000000;
    mem1[2876] = 50'h0000000000000;
    mem1[2877] = 50'h0000000000000;
    mem1[2878] = 50'h0000000000000;
    mem1[2879] = 50'h0000000000000;
    mem1[2880] = 50'h0000000000000;
    mem1[2881] = 50'h0000000000000;
    mem1[2882] = 50'h0000000000000;
    mem1[2883] = 50'h0000000000000;
    mem1[2884] = 50'h0000000000000;
    mem1[2885] = 50'h0000000000000;
    mem1[2886] = 50'h0000000000000;
    mem1[2887] = 50'h0000000000000;
    mem1[2888] = 50'h0000000000000;
    mem1[2889] = 50'h0000000000000;
    mem1[2890] = 50'h0000000000000;
    mem1[2891] = 50'h0000000000000;
    mem1[2892] = 50'h0000000000000;
    mem1[2893] = 50'h0000000000000;
    mem1[2894] = 50'h0000000000000;
    mem1[2895] = 50'h0000000000000;
    mem1[2896] = 50'h0000000000000;
    mem1[2897] = 50'h0000000000000;
    mem1[2898] = 50'h0000000000000;
    mem1[2899] = 50'h0000000000000;
    mem1[2900] = 50'h0000000000000;
    mem1[2901] = 50'h0000000000000;
    mem1[2902] = 50'h0000000000000;
    mem1[2903] = 50'h0000000000000;
    mem1[2904] = 50'h0000000000000;
    mem1[2905] = 50'h0000000000000;
    mem1[2906] = 50'h0000000000000;
    mem1[2907] = 50'h0000000000000;
    mem1[2908] = 50'h0000000000000;
    mem1[2909] = 50'h0000000000000;
    mem1[2910] = 50'h0000000000000;
    mem1[2911] = 50'h0000000000000;
    mem1[2912] = 50'h0000000000000;
    mem1[2913] = 50'h0000000000000;
    mem1[2914] = 50'h0000000000000;
    mem1[2915] = 50'h0000000000000;
    mem1[2916] = 50'h0000000000000;
    mem1[2917] = 50'h0000000000000;
    mem1[2918] = 50'h0000000000000;
    mem1[2919] = 50'h0000000000000;
    mem1[2920] = 50'h0000000000000;
    mem1[2921] = 50'h0000000000000;
    mem1[2922] = 50'h0000000000000;
    mem1[2923] = 50'h0000000000000;
    mem1[2924] = 50'h0000000000000;
    mem1[2925] = 50'h0000000000000;
    mem1[2926] = 50'h0000000000000;
    mem1[2927] = 50'h0000000000000;
    mem1[2928] = 50'h0000000000000;
    mem1[2929] = 50'h0000000000000;
    mem1[2930] = 50'h0000000000000;
    mem1[2931] = 50'h0000000000000;
    mem1[2932] = 50'h0000000000000;
    mem1[2933] = 50'h0000000000000;
    mem1[2934] = 50'h0000000000000;
    mem1[2935] = 50'h0000000000000;
    mem1[2936] = 50'h0000000000000;
    mem1[2937] = 50'h0000000000000;
    mem1[2938] = 50'h0000000000000;
    mem1[2939] = 50'h0000000000000;
    mem1[2940] = 50'h0000000000000;
    mem1[2941] = 50'h0000000000000;
    mem1[2942] = 50'h0000000000000;
    mem1[2943] = 50'h0000000000000;
    mem1[2944] = 50'h0000000000000;
    mem1[2945] = 50'h0000000000000;
    mem1[2946] = 50'h0000000000000;
    mem1[2947] = 50'h0000000000000;
    mem1[2948] = 50'h0000000000000;
    mem1[2949] = 50'h0000000000000;
    mem1[2950] = 50'h0000000000000;
    mem1[2951] = 50'h0000000000000;
    mem1[2952] = 50'h0000000000000;
    mem1[2953] = 50'h0000000000000;
    mem1[2954] = 50'h0000000000000;
    mem1[2955] = 50'h0000000000000;
    mem1[2956] = 50'h0000000000000;
    mem1[2957] = 50'h0000000000000;
    mem1[2958] = 50'h0000000000000;
    mem1[2959] = 50'h0000000000000;
    mem1[2960] = 50'h0000000000000;
    mem1[2961] = 50'h0000000000000;
    mem1[2962] = 50'h0000000000000;
    mem1[2963] = 50'h0000000000000;
    mem1[2964] = 50'h0000000000000;
    mem1[2965] = 50'h0000000000000;
    mem1[2966] = 50'h0000000000000;
    mem1[2967] = 50'h0000000000000;
    mem1[2968] = 50'h0000000000000;
    mem1[2969] = 50'h0000000000000;
    mem1[2970] = 50'h0000000000000;
    mem1[2971] = 50'h0000000000000;
    mem1[2972] = 50'h0000000000000;
    mem1[2973] = 50'h0000000000000;
    mem1[2974] = 50'h0000000000000;
    mem1[2975] = 50'h0000000000000;
    mem1[2976] = 50'h0000000000000;
    mem1[2977] = 50'h0000000000000;
    mem1[2978] = 50'h0000000000000;
    mem1[2979] = 50'h0000000000000;
    mem1[2980] = 50'h0000000000000;
    mem1[2981] = 50'h0000000000000;
    mem1[2982] = 50'h0000000000000;
    mem1[2983] = 50'h0000000000000;
    mem1[2984] = 50'h0000000000000;
    mem1[2985] = 50'h0000000000000;
    mem1[2986] = 50'h0000000000000;
    mem1[2987] = 50'h0000000000000;
    mem1[2988] = 50'h0000000000000;
    mem1[2989] = 50'h0000000000000;
    mem1[2990] = 50'h0000000000000;
    mem1[2991] = 50'h0000000000000;
    mem1[2992] = 50'h0000000000000;
    mem1[2993] = 50'h0000000000000;
    mem1[2994] = 50'h0000000000000;
    mem1[2995] = 50'h0000000000000;
    mem1[2996] = 50'h0000000000000;
    mem1[2997] = 50'h0000000000000;
    mem1[2998] = 50'h0000000000000;
    mem1[2999] = 50'h0000000000000;
    mem1[3000] = 50'h0000000000000;
    mem1[3001] = 50'h0000000000000;
    mem1[3002] = 50'h0000000000000;
    mem1[3003] = 50'h0000000000000;
    mem1[3004] = 50'h0000000000000;
    mem1[3005] = 50'h0000000000000;
    mem1[3006] = 50'h0000000000000;
    mem1[3007] = 50'h0000000000000;
    mem1[3008] = 50'h0000000000000;
    mem1[3009] = 50'h0000000000000;
    mem1[3010] = 50'h0000000000000;
    mem1[3011] = 50'h0000000000000;
    mem1[3012] = 50'h0000000000000;
    mem1[3013] = 50'h0000000000000;
    mem1[3014] = 50'h0000000000000;
    mem1[3015] = 50'h0000000000000;
    mem1[3016] = 50'h0000000000000;
    mem1[3017] = 50'h0000000000000;
    mem1[3018] = 50'h0000000000000;
    mem1[3019] = 50'h0000000000000;
    mem1[3020] = 50'h0000000000000;
    mem1[3021] = 50'h0000000000000;
    mem1[3022] = 50'h0000000000000;
    mem1[3023] = 50'h0000000000000;
    mem1[3024] = 50'h0000000000000;
    mem1[3025] = 50'h0000000000000;
    mem1[3026] = 50'h0000000000000;
    mem1[3027] = 50'h0000000000000;
    mem1[3028] = 50'h0000000000000;
    mem1[3029] = 50'h0000000000000;
    mem1[3030] = 50'h0000000000000;
    mem1[3031] = 50'h0000000000000;
    mem1[3032] = 50'h0000000000000;
    mem1[3033] = 50'h0000000000000;
    mem1[3034] = 50'h0000000000000;
    mem1[3035] = 50'h0000000000000;
    mem1[3036] = 50'h0000000000000;
    mem1[3037] = 50'h0000000000000;
    mem1[3038] = 50'h0000000000000;
    mem1[3039] = 50'h0000000000000;
    mem1[3040] = 50'h0000000000000;
    mem1[3041] = 50'h0000000000000;
    mem1[3042] = 50'h0000000000000;
    mem1[3043] = 50'h0000000000000;
    mem1[3044] = 50'h0000000000000;
    mem1[3045] = 50'h0000000000000;
    mem1[3046] = 50'h0000000000000;
    mem1[3047] = 50'h0000000000000;
    mem1[3048] = 50'h0000000000000;
    mem1[3049] = 50'h0000000000000;
    mem1[3050] = 50'h0000000000000;
    mem1[3051] = 50'h0000000000000;
    mem1[3052] = 50'h0000000000000;
    mem1[3053] = 50'h0000000000000;
    mem1[3054] = 50'h0000000000000;
    mem1[3055] = 50'h0000000000000;
    mem1[3056] = 50'h0000000000000;
    mem1[3057] = 50'h0000000000000;
    mem1[3058] = 50'h0000000000000;
    mem1[3059] = 50'h0000000000000;
    mem1[3060] = 50'h0000000000000;
    mem1[3061] = 50'h0000000000000;
    mem1[3062] = 50'h0000000000000;
    mem1[3063] = 50'h0000000000000;
    mem1[3064] = 50'h0000000000000;
    mem1[3065] = 50'h0000000000000;
    mem1[3066] = 50'h0000000000000;
    mem1[3067] = 50'h0000000000000;
    mem1[3068] = 50'h0000000000000;
    mem1[3069] = 50'h0000000000000;
    mem1[3070] = 50'h0000000000000;
    mem1[3071] = 50'h0000000000000;
    mem1[3072] = 50'h0000000000000;
    mem1[3073] = 50'h0000000000000;
    mem1[3074] = 50'h0000000000000;
    mem1[3075] = 50'h0000000000000;
    mem1[3076] = 50'h0000000000000;
    mem1[3077] = 50'h0000000000000;
    mem1[3078] = 50'h0000000000000;
    mem1[3079] = 50'h0000000000000;
    mem1[3080] = 50'h0000000000000;
    mem1[3081] = 50'h0000000000000;
    mem1[3082] = 50'h0000000000000;
    mem1[3083] = 50'h0000000000000;
    mem1[3084] = 50'h0000000000000;
    mem1[3085] = 50'h0000000000000;
    mem1[3086] = 50'h0000000000000;
    mem1[3087] = 50'h0000000000000;
    mem1[3088] = 50'h0000000000000;
    mem1[3089] = 50'h0000000000000;
    mem1[3090] = 50'h0000000000000;
    mem1[3091] = 50'h0000000000000;
    mem1[3092] = 50'h0000000000000;
    mem1[3093] = 50'h0000000000000;
    mem1[3094] = 50'h0000000000000;
    mem1[3095] = 50'h0000000000000;
    mem1[3096] = 50'h0000000000000;
    mem1[3097] = 50'h0000000000000;
    mem1[3098] = 50'h0000000000000;
    mem1[3099] = 50'h0000000000000;
    mem1[3100] = 50'h0000000000000;
    mem1[3101] = 50'h0000000000000;
    mem1[3102] = 50'h0000000000000;
    mem1[3103] = 50'h0000000000000;
    mem1[3104] = 50'h0000000000000;
    mem1[3105] = 50'h0000000000000;
    mem1[3106] = 50'h0000000000000;
    mem1[3107] = 50'h0000000000000;
    mem1[3108] = 50'h0000000000000;
    mem1[3109] = 50'h0000000000000;
    mem1[3110] = 50'h0000000000000;
    mem1[3111] = 50'h0000000000000;
    mem1[3112] = 50'h0000000000000;
    mem1[3113] = 50'h0000000000000;
    mem1[3114] = 50'h0000000000000;
    mem1[3115] = 50'h0000000000000;
    mem1[3116] = 50'h0000000000000;
    mem1[3117] = 50'h0000000000000;
    mem1[3118] = 50'h0000000000000;
    mem1[3119] = 50'h0000000000000;
    mem1[3120] = 50'h0000000000000;
    mem1[3121] = 50'h0000000000000;
    mem1[3122] = 50'h0000000000000;
    mem1[3123] = 50'h0000000000000;
    mem1[3124] = 50'h0000000000000;
    mem1[3125] = 50'h0000000000000;
    mem1[3126] = 50'h0000000000000;
    mem1[3127] = 50'h0000000000000;
    mem1[3128] = 50'h0000000000000;
    mem1[3129] = 50'h0000000000000;
    mem1[3130] = 50'h0000000000000;
    mem1[3131] = 50'h0000000000000;
    mem1[3132] = 50'h0000000000000;
    mem1[3133] = 50'h0000000000000;
    mem1[3134] = 50'h0000000000000;
    mem1[3135] = 50'h0000000000000;
    mem1[3136] = 50'h0000000000000;
    mem1[3137] = 50'h0000000000000;
    mem1[3138] = 50'h0000000000000;
    mem1[3139] = 50'h0000000000000;
    mem1[3140] = 50'h0000000000000;
    mem1[3141] = 50'h0000000000000;
    mem1[3142] = 50'h0000000000000;
    mem1[3143] = 50'h0000000000000;
    mem1[3144] = 50'h0000000000000;
    mem1[3145] = 50'h0000000000000;
    mem1[3146] = 50'h0000000000000;
    mem1[3147] = 50'h0000000000000;
    mem1[3148] = 50'h0000000000000;
    mem1[3149] = 50'h0000000000000;
    mem1[3150] = 50'h0000000000000;
    mem1[3151] = 50'h0000000000000;
    mem1[3152] = 50'h0000000000000;
    mem1[3153] = 50'h0000000000000;
    mem1[3154] = 50'h0000000000000;
    mem1[3155] = 50'h0000000000000;
    mem1[3156] = 50'h0000000000000;
    mem1[3157] = 50'h0000000000000;
    mem1[3158] = 50'h0000000000000;
    mem1[3159] = 50'h0000000000000;
    mem1[3160] = 50'h0000000000000;
    mem1[3161] = 50'h0000000000000;
    mem1[3162] = 50'h0000000000000;
    mem1[3163] = 50'h0000000000000;
    mem1[3164] = 50'h0000000000000;
    mem1[3165] = 50'h0000000000000;
    mem1[3166] = 50'h0000000000000;
    mem1[3167] = 50'h0000000000000;
    mem1[3168] = 50'h0000000000000;
    mem1[3169] = 50'h0000000000000;
    mem1[3170] = 50'h0000000000000;
    mem1[3171] = 50'h0000000000000;
    mem1[3172] = 50'h0000000000000;
    mem1[3173] = 50'h0000000000000;
    mem1[3174] = 50'h0000000000000;
    mem1[3175] = 50'h0000000000000;
    mem1[3176] = 50'h0000000000000;
    mem1[3177] = 50'h0000000000000;
    mem1[3178] = 50'h0000000000000;
    mem1[3179] = 50'h0000000000000;
    mem1[3180] = 50'h0000000000000;
    mem1[3181] = 50'h0000000000000;
    mem1[3182] = 50'h0000000000000;
    mem1[3183] = 50'h0000000000000;
    mem1[3184] = 50'h0000000000000;
    mem1[3185] = 50'h0000000000000;
    mem1[3186] = 50'h0000000000000;
    mem1[3187] = 50'h0000000000000;
    mem1[3188] = 50'h0000000000000;
    mem1[3189] = 50'h0000000000000;
    mem1[3190] = 50'h0000000000000;
    mem1[3191] = 50'h0000000000000;
    mem1[3192] = 50'h0000000000000;
    mem1[3193] = 50'h0000000000000;
    mem1[3194] = 50'h0000000000000;
    mem1[3195] = 50'h0000000000000;
    mem1[3196] = 50'h0000000000000;
    mem1[3197] = 50'h0000000000000;
    mem1[3198] = 50'h0000000000000;
    mem1[3199] = 50'h0000000000000;
    mem1[3200] = 50'h0000000000000;
    mem1[3201] = 50'h0000000000000;
    mem1[3202] = 50'h0000000000000;
    mem1[3203] = 50'h0000000000000;
    mem1[3204] = 50'h0000000000000;
    mem1[3205] = 50'h0000000000000;
    mem1[3206] = 50'h0000000000000;
    mem1[3207] = 50'h0000000000000;
    mem1[3208] = 50'h0000000000000;
    mem1[3209] = 50'h0000000000000;
    mem1[3210] = 50'h0000000000000;
    mem1[3211] = 50'h0000000000000;
    mem1[3212] = 50'h0000000000000;
    mem1[3213] = 50'h0000000000000;
    mem1[3214] = 50'h0000000000000;
    mem1[3215] = 50'h0000000000000;
    mem1[3216] = 50'h0000000000000;
    mem1[3217] = 50'h0000000000000;
    mem1[3218] = 50'h0000000000000;
    mem1[3219] = 50'h0000000000000;
    mem1[3220] = 50'h0000000000000;
    mem1[3221] = 50'h0000000000000;
    mem1[3222] = 50'h0000000000000;
    mem1[3223] = 50'h0000000000000;
    mem1[3224] = 50'h0000000000000;
    mem1[3225] = 50'h0000000000000;
    mem1[3226] = 50'h0000000000000;
    mem1[3227] = 50'h0000000000000;
    mem1[3228] = 50'h0000000000000;
    mem1[3229] = 50'h0000000000000;
    mem1[3230] = 50'h0000000000000;
    mem1[3231] = 50'h0000000000000;
    mem1[3232] = 50'h0000000000000;
    mem1[3233] = 50'h0000000000000;
    mem1[3234] = 50'h0000000000000;
    mem1[3235] = 50'h0000000000000;
    mem1[3236] = 50'h0000000000000;
    mem1[3237] = 50'h0000000000000;
    mem1[3238] = 50'h0000000000000;
    mem1[3239] = 50'h0000000000000;
    mem1[3240] = 50'h0000000000000;
    mem1[3241] = 50'h0000000000000;
    mem1[3242] = 50'h0000000000000;
    mem1[3243] = 50'h0000000000000;
    mem1[3244] = 50'h0000000000000;
    mem1[3245] = 50'h0000000000000;
    mem1[3246] = 50'h0000000000000;
    mem1[3247] = 50'h0000000000000;
    mem1[3248] = 50'h0000000000000;
    mem1[3249] = 50'h0000000000000;
    mem1[3250] = 50'h0000000000000;
    mem1[3251] = 50'h0000000000000;
    mem1[3252] = 50'h0000000000000;
    mem1[3253] = 50'h0000000000000;
    mem1[3254] = 50'h0000000000000;
    mem1[3255] = 50'h0000000000000;
    mem1[3256] = 50'h0000000000000;
    mem1[3257] = 50'h0000000000000;
    mem1[3258] = 50'h0000000000000;
    mem1[3259] = 50'h0000000000000;
    mem1[3260] = 50'h0000000000000;
    mem1[3261] = 50'h0000000000000;
    mem1[3262] = 50'h0000000000000;
    mem1[3263] = 50'h0000000000000;
    mem1[3264] = 50'h0000000000000;
    mem1[3265] = 50'h0000000000000;
    mem1[3266] = 50'h0000000000000;
    mem1[3267] = 50'h0000000000000;
    mem1[3268] = 50'h0000000000000;
    mem1[3269] = 50'h0000000000000;
    mem1[3270] = 50'h0000000000000;
    mem1[3271] = 50'h0000000000000;
    mem1[3272] = 50'h0000000000000;
    mem1[3273] = 50'h0000000000000;
    mem1[3274] = 50'h0000000000000;
    mem1[3275] = 50'h0000000000000;
    mem1[3276] = 50'h0000000000000;
    mem1[3277] = 50'h0000000000000;
    mem1[3278] = 50'h0000000000000;
    mem1[3279] = 50'h0000000000000;
    mem1[3280] = 50'h0000000000000;
    mem1[3281] = 50'h0000000000000;
    mem1[3282] = 50'h0000000000000;
    mem1[3283] = 50'h0000000000000;
    mem1[3284] = 50'h0000000000000;
    mem1[3285] = 50'h0000000000000;
    mem1[3286] = 50'h0000000000000;
    mem1[3287] = 50'h0000000000000;
    mem1[3288] = 50'h0000000000000;
    mem1[3289] = 50'h0000000000000;
    mem1[3290] = 50'h0000000000000;
    mem1[3291] = 50'h0000000000000;
    mem1[3292] = 50'h0000000000000;
    mem1[3293] = 50'h0000000000000;
    mem1[3294] = 50'h0000000000000;
    mem1[3295] = 50'h0000000000000;
    mem1[3296] = 50'h0000000000000;
    mem1[3297] = 50'h0000000000000;
    mem1[3298] = 50'h0000000000000;
    mem1[3299] = 50'h0000000000000;
    mem1[3300] = 50'h0000000000000;
    mem1[3301] = 50'h0000000000000;
    mem1[3302] = 50'h0000000000000;
    mem1[3303] = 50'h0000000000000;
    mem1[3304] = 50'h0000000000000;
    mem1[3305] = 50'h0000000000000;
    mem1[3306] = 50'h0000000000000;
    mem1[3307] = 50'h0000000000000;
    mem1[3308] = 50'h0000000000000;
    mem1[3309] = 50'h0000000000000;
    mem1[3310] = 50'h0000000000000;
    mem1[3311] = 50'h0000000000000;
    mem1[3312] = 50'h0000000000000;
    mem1[3313] = 50'h0000000000000;
    mem1[3314] = 50'h0000000000000;
    mem1[3315] = 50'h0000000000000;
    mem1[3316] = 50'h0000000000000;
    mem1[3317] = 50'h0000000000000;
    mem1[3318] = 50'h0000000000000;
    mem1[3319] = 50'h0000000000000;
    mem1[3320] = 50'h0000000000000;
    mem1[3321] = 50'h0000000000000;
    mem1[3322] = 50'h0000000000000;
    mem1[3323] = 50'h0000000000000;
    mem1[3324] = 50'h0000000000000;
    mem1[3325] = 50'h0000000000000;
    mem1[3326] = 50'h0000000000000;
    mem1[3327] = 50'h0000000000000;
    mem1[3328] = 50'h0000000000000;
    mem1[3329] = 50'h0000000000000;
    mem1[3330] = 50'h0000000000000;
    mem1[3331] = 50'h0000000000000;
    mem1[3332] = 50'h0000000000000;
    mem1[3333] = 50'h0000000000000;
    mem1[3334] = 50'h0000000000000;
    mem1[3335] = 50'h0000000000000;
    mem1[3336] = 50'h0000000000000;
    mem1[3337] = 50'h0000000000000;
    mem1[3338] = 50'h0000000000000;
    mem1[3339] = 50'h0000000000000;
    mem1[3340] = 50'h0000000000000;
    mem1[3341] = 50'h0000000000000;
    mem1[3342] = 50'h0000000000000;
    mem1[3343] = 50'h0000000000000;
    mem1[3344] = 50'h0000000000000;
    mem1[3345] = 50'h0000000000000;
    mem1[3346] = 50'h0000000000000;
    mem1[3347] = 50'h0000000000000;
    mem1[3348] = 50'h0000000000000;
    mem1[3349] = 50'h0000000000000;
    mem1[3350] = 50'h0000000000000;
    mem1[3351] = 50'h0000000000000;
    mem1[3352] = 50'h0000000000000;
    mem1[3353] = 50'h0000000000000;
    mem1[3354] = 50'h0000000000000;
    mem1[3355] = 50'h0000000000000;
    mem1[3356] = 50'h0000000000000;
    mem1[3357] = 50'h0000000000000;
    mem1[3358] = 50'h0000000000000;
    mem1[3359] = 50'h0000000000000;
    mem1[3360] = 50'h0000000000000;
    mem1[3361] = 50'h0000000000000;
    mem1[3362] = 50'h0000000000000;
    mem1[3363] = 50'h0000000000000;
    mem1[3364] = 50'h0000000000000;
    mem1[3365] = 50'h0000000000000;
    mem1[3366] = 50'h0000000000000;
    mem1[3367] = 50'h0000000000000;
    mem1[3368] = 50'h0000000000000;
    mem1[3369] = 50'h0000000000000;
    mem1[3370] = 50'h0000000000000;
    mem1[3371] = 50'h0000000000000;
    mem1[3372] = 50'h0000000000000;
    mem1[3373] = 50'h0000000000000;
    mem1[3374] = 50'h0000000000000;
    mem1[3375] = 50'h0000000000000;
    mem1[3376] = 50'h0000000000000;
    mem1[3377] = 50'h0000000000000;
    mem1[3378] = 50'h0000000000000;
    mem1[3379] = 50'h0000000000000;
    mem1[3380] = 50'h0000000000000;
    mem1[3381] = 50'h0000000000000;
    mem1[3382] = 50'h0000000000000;
    mem1[3383] = 50'h0000000000000;
    mem1[3384] = 50'h0000000000000;
    mem1[3385] = 50'h0000000000000;
    mem1[3386] = 50'h0000000000000;
    mem1[3387] = 50'h0000000000000;
    mem1[3388] = 50'h0000000000000;
    mem1[3389] = 50'h0000000000000;
    mem1[3390] = 50'h0000000000000;
    mem1[3391] = 50'h0000000000000;
    mem1[3392] = 50'h0000000000000;
    mem1[3393] = 50'h0000000000000;
    mem1[3394] = 50'h0000000000000;
    mem1[3395] = 50'h0000000000000;
    mem1[3396] = 50'h0000000000000;
    mem1[3397] = 50'h0000000000000;
    mem1[3398] = 50'h0000000000000;
    mem1[3399] = 50'h0000000000000;
    mem1[3400] = 50'h0000000000000;
    mem1[3401] = 50'h0000000000000;
    mem1[3402] = 50'h0000000000000;
    mem1[3403] = 50'h0000000000000;
    mem1[3404] = 50'h0000000000000;
    mem1[3405] = 50'h0000000000000;
    mem1[3406] = 50'h0000000000000;
    mem1[3407] = 50'h0000000000000;
    mem1[3408] = 50'h0000000000000;
    mem1[3409] = 50'h0000000000000;
    mem1[3410] = 50'h0000000000000;
    mem1[3411] = 50'h0000000000000;
    mem1[3412] = 50'h0000000000000;
    mem1[3413] = 50'h0000000000000;
    mem1[3414] = 50'h0000000000000;
    mem1[3415] = 50'h0000000000000;
    mem1[3416] = 50'h0000000000000;
    mem1[3417] = 50'h0000000000000;
    mem1[3418] = 50'h0000000000000;
    mem1[3419] = 50'h0000000000000;
    mem1[3420] = 50'h0000000000000;
    mem1[3421] = 50'h0000000000000;
    mem1[3422] = 50'h0000000000000;
    mem1[3423] = 50'h0000000000000;
    mem1[3424] = 50'h0000000000000;
    mem1[3425] = 50'h0000000000000;
    mem1[3426] = 50'h0000000000000;
    mem1[3427] = 50'h0000000000000;
    mem1[3428] = 50'h0000000000000;
    mem1[3429] = 50'h0000000000000;
    mem1[3430] = 50'h0000000000000;
    mem1[3431] = 50'h0000000000000;
    mem1[3432] = 50'h0000000000000;
    mem1[3433] = 50'h0000000000000;
    mem1[3434] = 50'h0000000000000;
    mem1[3435] = 50'h0000000000000;
    mem1[3436] = 50'h0000000000000;
    mem1[3437] = 50'h0000000000000;
    mem1[3438] = 50'h0000000000000;
    mem1[3439] = 50'h0000000000000;
    mem1[3440] = 50'h0000000000000;
    mem1[3441] = 50'h0000000000000;
    mem1[3442] = 50'h0000000000000;
    mem1[3443] = 50'h0000000000000;
    mem1[3444] = 50'h0000000000000;
    mem1[3445] = 50'h0000000000000;
    mem1[3446] = 50'h0000000000000;
    mem1[3447] = 50'h0000000000000;
    mem1[3448] = 50'h0000000000000;
    mem1[3449] = 50'h0000000000000;
    mem1[3450] = 50'h0000000000000;
    mem1[3451] = 50'h0000000000000;
    mem1[3452] = 50'h0000000000000;
    mem1[3453] = 50'h0000000000000;
    mem1[3454] = 50'h0000000000000;
    mem1[3455] = 50'h0000000000000;
    mem1[3456] = 50'h0000000000000;
    mem1[3457] = 50'h0000000000000;
    mem1[3458] = 50'h0000000000000;
    mem1[3459] = 50'h0000000000000;
    mem1[3460] = 50'h0000000000000;
    mem1[3461] = 50'h0000000000000;
    mem1[3462] = 50'h0000000000000;
    mem1[3463] = 50'h0000000000000;
    mem1[3464] = 50'h0000000000000;
    mem1[3465] = 50'h0000000000000;
    mem1[3466] = 50'h0000000000000;
    mem1[3467] = 50'h0000000000000;
    mem1[3468] = 50'h0000000000000;
    mem1[3469] = 50'h0000000000000;
    mem1[3470] = 50'h0000000000000;
    mem1[3471] = 50'h0000000000000;
    mem1[3472] = 50'h0000000000000;
    mem1[3473] = 50'h0000000000000;
    mem1[3474] = 50'h0000000000000;
    mem1[3475] = 50'h0000000000000;
    mem1[3476] = 50'h0000000000000;
    mem1[3477] = 50'h0000000000000;
    mem1[3478] = 50'h0000000000000;
    mem1[3479] = 50'h0000000000000;
    mem1[3480] = 50'h0000000000000;
    mem1[3481] = 50'h0000000000000;
    mem1[3482] = 50'h0000000000000;
    mem1[3483] = 50'h0000000000000;
    mem1[3484] = 50'h0000000000000;
    mem1[3485] = 50'h0000000000000;
    mem1[3486] = 50'h0000000000000;
    mem1[3487] = 50'h0000000000000;
    mem1[3488] = 50'h0000000000000;
    mem1[3489] = 50'h0000000000000;
    mem1[3490] = 50'h0000000000000;
    mem1[3491] = 50'h0000000000000;
    mem1[3492] = 50'h0000000000000;
    mem1[3493] = 50'h0000000000000;
    mem1[3494] = 50'h0000000000000;
    mem1[3495] = 50'h0000000000000;
    mem1[3496] = 50'h0000000000000;
    mem1[3497] = 50'h0000000000000;
    mem1[3498] = 50'h0000000000000;
    mem1[3499] = 50'h0000000000000;
    mem1[3500] = 50'h0000000000000;
    mem1[3501] = 50'h0000000000000;
    mem1[3502] = 50'h0000000000000;
    mem1[3503] = 50'h0000000000000;
    mem1[3504] = 50'h0000000000000;
    mem1[3505] = 50'h0000000000000;
    mem1[3506] = 50'h0000000000000;
    mem1[3507] = 50'h0000000000000;
    mem1[3508] = 50'h0000000000000;
    mem1[3509] = 50'h0000000000000;
    mem1[3510] = 50'h0000000000000;
    mem1[3511] = 50'h0000000000000;
    mem1[3512] = 50'h0000000000000;
    mem1[3513] = 50'h0000000000000;
    mem1[3514] = 50'h0000000000000;
    mem1[3515] = 50'h0000000000000;
    mem1[3516] = 50'h0000000000000;
    mem1[3517] = 50'h0000000000000;
    mem1[3518] = 50'h0000000000000;
    mem1[3519] = 50'h0000000000000;
    mem1[3520] = 50'h0000000000000;
    mem1[3521] = 50'h0000000000000;
    mem1[3522] = 50'h0000000000000;
    mem1[3523] = 50'h0000000000000;
    mem1[3524] = 50'h0000000000000;
    mem1[3525] = 50'h0000000000000;
    mem1[3526] = 50'h0000000000000;
    mem1[3527] = 50'h0000000000000;
    mem1[3528] = 50'h0000000000000;
    mem1[3529] = 50'h0000000000000;
    mem1[3530] = 50'h0000000000000;
    mem1[3531] = 50'h0000000000000;
    mem1[3532] = 50'h0000000000000;
    mem1[3533] = 50'h0000000000000;
    mem1[3534] = 50'h0000000000000;
    mem1[3535] = 50'h0000000000000;
    mem1[3536] = 50'h0000000000000;
    mem1[3537] = 50'h0000000000000;
    mem1[3538] = 50'h0000000000000;
    mem1[3539] = 50'h0000000000000;
    mem1[3540] = 50'h0000000000000;
    mem1[3541] = 50'h0000000000000;
    mem1[3542] = 50'h0000000000000;
    mem1[3543] = 50'h0000000000000;
    mem1[3544] = 50'h0000000000000;
    mem1[3545] = 50'h0000000000000;
    mem1[3546] = 50'h0000000000000;
    mem1[3547] = 50'h0000000000000;
    mem1[3548] = 50'h0000000000000;
    mem1[3549] = 50'h0000000000000;
    mem1[3550] = 50'h0000000000000;
    mem1[3551] = 50'h0000000000000;
    mem1[3552] = 50'h0000000000000;
    mem1[3553] = 50'h0000000000000;
    mem1[3554] = 50'h0000000000000;
    mem1[3555] = 50'h0000000000000;
    mem1[3556] = 50'h0000000000000;
    mem1[3557] = 50'h0000000000000;
    mem1[3558] = 50'h0000000000000;
    mem1[3559] = 50'h0000000000000;
    mem1[3560] = 50'h0000000000000;
    mem1[3561] = 50'h0000000000000;
    mem1[3562] = 50'h0000000000000;
    mem1[3563] = 50'h0000000000000;
    mem1[3564] = 50'h0000000000000;
    mem1[3565] = 50'h0000000000000;
    mem1[3566] = 50'h0000000000000;
    mem1[3567] = 50'h0000000000000;
    mem1[3568] = 50'h0000000000000;
    mem1[3569] = 50'h0000000000000;
    mem1[3570] = 50'h0000000000000;
    mem1[3571] = 50'h0000000000000;
    mem1[3572] = 50'h0000000000000;
    mem1[3573] = 50'h0000000000000;
    mem1[3574] = 50'h0000000000000;
    mem1[3575] = 50'h0000000000000;
    mem1[3576] = 50'h0000000000000;
    mem1[3577] = 50'h0000000000000;
    mem1[3578] = 50'h0000000000000;
    mem1[3579] = 50'h0000000000000;
    mem1[3580] = 50'h0000000000000;
    mem1[3581] = 50'h0000000000000;
    mem1[3582] = 50'h0000000000000;
    mem1[3583] = 50'h0000000000000;
    mem1[3584] = 50'h0000000000000;
    mem1[3585] = 50'h0000000000000;
    mem1[3586] = 50'h0000000000000;
    mem1[3587] = 50'h0000000000000;
    mem1[3588] = 50'h0000000000000;
    mem1[3589] = 50'h0000000000000;
    mem1[3590] = 50'h0000000000000;
    mem1[3591] = 50'h0000000000000;
    mem1[3592] = 50'h0000000000000;
    mem1[3593] = 50'h0000000000000;
    mem1[3594] = 50'h0000000000000;
    mem1[3595] = 50'h0000000000000;
    mem1[3596] = 50'h0000000000000;
    mem1[3597] = 50'h0000000000000;
    mem1[3598] = 50'h0000000000000;
    mem1[3599] = 50'h0000000000000;
    mem1[3600] = 50'h0000000000000;
    mem1[3601] = 50'h0000000000000;
    mem1[3602] = 50'h0000000000000;
    mem1[3603] = 50'h0000000000000;
    mem1[3604] = 50'h0000000000000;
    mem1[3605] = 50'h0000000000000;
    mem1[3606] = 50'h0000000000000;
    mem1[3607] = 50'h0000000000000;
    mem1[3608] = 50'h0000000000000;
    mem1[3609] = 50'h0000000000000;
    mem1[3610] = 50'h0000000000000;
    mem1[3611] = 50'h0000000000000;
    mem1[3612] = 50'h0000000000000;
    mem1[3613] = 50'h0000000000000;
    mem1[3614] = 50'h0000000000000;
    mem1[3615] = 50'h0000000000000;
    mem1[3616] = 50'h0000000000000;
    mem1[3617] = 50'h0000000000000;
    mem1[3618] = 50'h0000000000000;
    mem1[3619] = 50'h0000000000000;
    mem1[3620] = 50'h0000000000000;
    mem1[3621] = 50'h0000000000000;
    mem1[3622] = 50'h0000000000000;
    mem1[3623] = 50'h0000000000000;
    mem1[3624] = 50'h0000000000000;
    mem1[3625] = 50'h0000000000000;
    mem1[3626] = 50'h0000000000000;
    mem1[3627] = 50'h0000000000000;
    mem1[3628] = 50'h0000000000000;
    mem1[3629] = 50'h0000000000000;
    mem1[3630] = 50'h0000000000000;
    mem1[3631] = 50'h0000000000000;
    mem1[3632] = 50'h0000000000000;
    mem1[3633] = 50'h0000000000000;
    mem1[3634] = 50'h0000000000000;
    mem1[3635] = 50'h0000000000000;
    mem1[3636] = 50'h0000000000000;
    mem1[3637] = 50'h0000000000000;
    mem1[3638] = 50'h0000000000000;
    mem1[3639] = 50'h0000000000000;
    mem1[3640] = 50'h0000000000000;
    mem1[3641] = 50'h0000000000000;
    mem1[3642] = 50'h0000000000000;
    mem1[3643] = 50'h0000000000000;
    mem1[3644] = 50'h0000000000000;
    mem1[3645] = 50'h0000000000000;
    mem1[3646] = 50'h0000000000000;
    mem1[3647] = 50'h0000000000000;
    mem1[3648] = 50'h0000000000000;
    mem1[3649] = 50'h0000000000000;
    mem1[3650] = 50'h0000000000000;
    mem1[3651] = 50'h0000000000000;
    mem1[3652] = 50'h0000000000000;
    mem1[3653] = 50'h0000000000000;
    mem1[3654] = 50'h0000000000000;
    mem1[3655] = 50'h0000000000000;
    mem1[3656] = 50'h0000000000000;
    mem1[3657] = 50'h0000000000000;
    mem1[3658] = 50'h0000000000000;
    mem1[3659] = 50'h0000000000000;
    mem1[3660] = 50'h0000000000000;
    mem1[3661] = 50'h0000000000000;
    mem1[3662] = 50'h0000000000000;
    mem1[3663] = 50'h0000000000000;
    mem1[3664] = 50'h0000000000000;
    mem1[3665] = 50'h0000000000000;
    mem1[3666] = 50'h0000000000000;
    mem1[3667] = 50'h0000000000000;
    mem1[3668] = 50'h0000000000000;
    mem1[3669] = 50'h0000000000000;
    mem1[3670] = 50'h0000000000000;
    mem1[3671] = 50'h0000000000000;
    mem1[3672] = 50'h0000000000000;
    mem1[3673] = 50'h0000000000000;
    mem1[3674] = 50'h0000000000000;
    mem1[3675] = 50'h0000000000000;
    mem1[3676] = 50'h0000000000000;
    mem1[3677] = 50'h0000000000000;
    mem1[3678] = 50'h0000000000000;
    mem1[3679] = 50'h0000000000000;
    mem1[3680] = 50'h0000000000000;
    mem1[3681] = 50'h0000000000000;
    mem1[3682] = 50'h0000000000000;
    mem1[3683] = 50'h0000000000000;
    mem1[3684] = 50'h0000000000000;
    mem1[3685] = 50'h0000000000000;
    mem1[3686] = 50'h0000000000000;
    mem1[3687] = 50'h0000000000000;
    mem1[3688] = 50'h0000000000000;
    mem1[3689] = 50'h0000000000000;
    mem1[3690] = 50'h0000000000000;
    mem1[3691] = 50'h0000000000000;
    mem1[3692] = 50'h0000000000000;
    mem1[3693] = 50'h0000000000000;
    mem1[3694] = 50'h0000000000000;
    mem1[3695] = 50'h0000000000000;
    mem1[3696] = 50'h0000000000000;
    mem1[3697] = 50'h0000000000000;
    mem1[3698] = 50'h0000000000000;
    mem1[3699] = 50'h0000000000000;
    mem1[3700] = 50'h0000000000000;
    mem1[3701] = 50'h0000000000000;
    mem1[3702] = 50'h0000000000000;
    mem1[3703] = 50'h0000000000000;
    mem1[3704] = 50'h0000000000000;
    mem1[3705] = 50'h0000000000000;
    mem1[3706] = 50'h0000000000000;
    mem1[3707] = 50'h0000000000000;
    mem1[3708] = 50'h0000000000000;
    mem1[3709] = 50'h0000000000000;
    mem1[3710] = 50'h0000000000000;
    mem1[3711] = 50'h0000000000000;
    mem1[3712] = 50'h0000000000000;
    mem1[3713] = 50'h0000000000000;
    mem1[3714] = 50'h0000000000000;
    mem1[3715] = 50'h0000000000000;
    mem1[3716] = 50'h0000000000000;
    mem1[3717] = 50'h0000000000000;
    mem1[3718] = 50'h0000000000000;
    mem1[3719] = 50'h0000000000000;
    mem1[3720] = 50'h0000000000000;
    mem1[3721] = 50'h0000000000000;
    mem1[3722] = 50'h0000000000000;
    mem1[3723] = 50'h0000000000000;
    mem1[3724] = 50'h0000000000000;
    mem1[3725] = 50'h0000000000000;
    mem1[3726] = 50'h0000000000000;
    mem1[3727] = 50'h0000000000000;
    mem1[3728] = 50'h0000000000000;
    mem1[3729] = 50'h0000000000000;
    mem1[3730] = 50'h0000000000000;
    mem1[3731] = 50'h0000000000000;
    mem1[3732] = 50'h0000000000000;
    mem1[3733] = 50'h0000000000000;
    mem1[3734] = 50'h0000000000000;
    mem1[3735] = 50'h0000000000000;
    mem1[3736] = 50'h0000000000000;
    mem1[3737] = 50'h0000000000000;
    mem1[3738] = 50'h0000000000000;
    mem1[3739] = 50'h0000000000000;
    mem1[3740] = 50'h0000000000000;
    mem1[3741] = 50'h0000000000000;
    mem1[3742] = 50'h0000000000000;
    mem1[3743] = 50'h0000000000000;
    mem1[3744] = 50'h0000000000000;
    mem1[3745] = 50'h0000000000000;
    mem1[3746] = 50'h0000000000000;
    mem1[3747] = 50'h0000000000000;
    mem1[3748] = 50'h0000000000000;
    mem1[3749] = 50'h0000000000000;
    mem1[3750] = 50'h0000000000000;
    mem1[3751] = 50'h0000000000000;
    mem1[3752] = 50'h0000000000000;
    mem1[3753] = 50'h0000000000000;
    mem1[3754] = 50'h0000000000000;
    mem1[3755] = 50'h0000000000000;
    mem1[3756] = 50'h0000000000000;
    mem1[3757] = 50'h0000000000000;
    mem1[3758] = 50'h0000000000000;
    mem1[3759] = 50'h0000000000000;
    mem1[3760] = 50'h0000000000000;
    mem1[3761] = 50'h0000000000000;
    mem1[3762] = 50'h0000000000000;
    mem1[3763] = 50'h0000000000000;
    mem1[3764] = 50'h0000000000000;
    mem1[3765] = 50'h0000000000000;
    mem1[3766] = 50'h0000000000000;
    mem1[3767] = 50'h0000000000000;
    mem1[3768] = 50'h0000000000000;
    mem1[3769] = 50'h0000000000000;
    mem1[3770] = 50'h0000000000000;
    mem1[3771] = 50'h0000000000000;
    mem1[3772] = 50'h0000000000000;
    mem1[3773] = 50'h0000000000000;
    mem1[3774] = 50'h0000000000000;
    mem1[3775] = 50'h0000000000000;
    mem1[3776] = 50'h0000000000000;
    mem1[3777] = 50'h0000000000000;
    mem1[3778] = 50'h0000000000000;
    mem1[3779] = 50'h0000000000000;
    mem1[3780] = 50'h0000000000000;
    mem1[3781] = 50'h0000000000000;
    mem1[3782] = 50'h0000000000000;
    mem1[3783] = 50'h0000000000000;
    mem1[3784] = 50'h0000000000000;
    mem1[3785] = 50'h0000000000000;
    mem1[3786] = 50'h0000000000000;
    mem1[3787] = 50'h0000000000000;
    mem1[3788] = 50'h0000000000000;
    mem1[3789] = 50'h0000000000000;
    mem1[3790] = 50'h0000000000000;
    mem1[3791] = 50'h0000000000000;
    mem1[3792] = 50'h0000000000000;
    mem1[3793] = 50'h0000000000000;
    mem1[3794] = 50'h0000000000000;
    mem1[3795] = 50'h0000000000000;
    mem1[3796] = 50'h0000000000000;
    mem1[3797] = 50'h0000000000000;
    mem1[3798] = 50'h0000000000000;
    mem1[3799] = 50'h0000000000000;
    mem1[3800] = 50'h0000000000000;
    mem1[3801] = 50'h0000000000000;
    mem1[3802] = 50'h0000000000000;
    mem1[3803] = 50'h0000000000000;
    mem1[3804] = 50'h0000000000000;
    mem1[3805] = 50'h0000000000000;
    mem1[3806] = 50'h0000000000000;
    mem1[3807] = 50'h0000000000000;
    mem1[3808] = 50'h0000000000000;
    mem1[3809] = 50'h0000000000000;
    mem1[3810] = 50'h0000000000000;
    mem1[3811] = 50'h0000000000000;
    mem1[3812] = 50'h0000000000000;
    mem1[3813] = 50'h0000000000000;
    mem1[3814] = 50'h0000000000000;
    mem1[3815] = 50'h0000000000000;
    mem1[3816] = 50'h0000000000000;
    mem1[3817] = 50'h0000000000000;
    mem1[3818] = 50'h0000000000000;
    mem1[3819] = 50'h0000000000000;
    mem1[3820] = 50'h0000000000000;
    mem1[3821] = 50'h0000000000000;
    mem1[3822] = 50'h0000000000000;
    mem1[3823] = 50'h0000000000000;
    mem1[3824] = 50'h0000000000000;
    mem1[3825] = 50'h0000000000000;
    mem1[3826] = 50'h0000000000000;
    mem1[3827] = 50'h0000000000000;
    mem1[3828] = 50'h0000000000000;
    mem1[3829] = 50'h0000000000000;
    mem1[3830] = 50'h0000000000000;
    mem1[3831] = 50'h0000000000000;
    mem1[3832] = 50'h0000000000000;
    mem1[3833] = 50'h0000000000000;
    mem1[3834] = 50'h0000000000000;
    mem1[3835] = 50'h0000000000000;
    mem1[3836] = 50'h0000000000000;
    mem1[3837] = 50'h0000000000000;
    mem1[3838] = 50'h0000000000000;
    mem1[3839] = 50'h0000000000000;
    mem1[3840] = 50'h0000000000000;
    mem1[3841] = 50'h0000000000000;
    mem1[3842] = 50'h0000000000000;
    mem1[3843] = 50'h0000000000000;
    mem1[3844] = 50'h0000000000000;
    mem1[3845] = 50'h0000000000000;
    mem1[3846] = 50'h0000000000000;
    mem1[3847] = 50'h0000000000000;
    mem1[3848] = 50'h0000000000000;
    mem1[3849] = 50'h0000000000000;
    mem1[3850] = 50'h0000000000000;
    mem1[3851] = 50'h0000000000000;
    mem1[3852] = 50'h0000000000000;
    mem1[3853] = 50'h0000000000000;
    mem1[3854] = 50'h0000000000000;
    mem1[3855] = 50'h0000000000000;
    mem1[3856] = 50'h0000000000000;
    mem1[3857] = 50'h0000000000000;
    mem1[3858] = 50'h0000000000000;
    mem1[3859] = 50'h0000000000000;
    mem1[3860] = 50'h0000000000000;
    mem1[3861] = 50'h0000000000000;
    mem1[3862] = 50'h0000000000000;
    mem1[3863] = 50'h0000000000000;
    mem1[3864] = 50'h0000000000000;
    mem1[3865] = 50'h0000000000000;
    mem1[3866] = 50'h0000000000000;
    mem1[3867] = 50'h0000000000000;
    mem1[3868] = 50'h0000000000000;
    mem1[3869] = 50'h0000000000000;
    mem1[3870] = 50'h0000000000000;
    mem1[3871] = 50'h0000000000000;
    mem1[3872] = 50'h0000000000000;
    mem1[3873] = 50'h0000000000000;
    mem1[3874] = 50'h0000000000000;
    mem1[3875] = 50'h0000000000000;
    mem1[3876] = 50'h0000000000000;
    mem1[3877] = 50'h0000000000000;
    mem1[3878] = 50'h0000000000000;
    mem1[3879] = 50'h0000000000000;
    mem1[3880] = 50'h0000000000000;
    mem1[3881] = 50'h0000000000000;
    mem1[3882] = 50'h0000000000000;
    mem1[3883] = 50'h0000000000000;
    mem1[3884] = 50'h0000000000000;
    mem1[3885] = 50'h0000000000000;
    mem1[3886] = 50'h0000000000000;
    mem1[3887] = 50'h0000000000000;
    mem1[3888] = 50'h0000000000000;
    mem1[3889] = 50'h0000000000000;
    mem1[3890] = 50'h0000000000000;
    mem1[3891] = 50'h0000000000000;
    mem1[3892] = 50'h0000000000000;
    mem1[3893] = 50'h0000000000000;
    mem1[3894] = 50'h0000000000000;
    mem1[3895] = 50'h0000000000000;
    mem1[3896] = 50'h0000000000000;
    mem1[3897] = 50'h0000000000000;
    mem1[3898] = 50'h0000000000000;
    mem1[3899] = 50'h0000000000000;
    mem1[3900] = 50'h0000000000000;
    mem1[3901] = 50'h0000000000000;
    mem1[3902] = 50'h0000000000000;
    mem1[3903] = 50'h0000000000000;
    mem1[3904] = 50'h0000000000000;
    mem1[3905] = 50'h0000000000000;
    mem1[3906] = 50'h0000000000000;
    mem1[3907] = 50'h0000000000000;
    mem1[3908] = 50'h0000000000000;
    mem1[3909] = 50'h0000000000000;
    mem1[3910] = 50'h0000000000000;
    mem1[3911] = 50'h0000000000000;
    mem1[3912] = 50'h0000000000000;
    mem1[3913] = 50'h0000000000000;
    mem1[3914] = 50'h0000000000000;
    mem1[3915] = 50'h0000000000000;
    mem1[3916] = 50'h0000000000000;
    mem1[3917] = 50'h0000000000000;
    mem1[3918] = 50'h0000000000000;
    mem1[3919] = 50'h0000000000000;
    mem1[3920] = 50'h0000000000000;
    mem1[3921] = 50'h0000000000000;
    mem1[3922] = 50'h0000000000000;
    mem1[3923] = 50'h0000000000000;
    mem1[3924] = 50'h0000000000000;
    mem1[3925] = 50'h0000000000000;
    mem1[3926] = 50'h0000000000000;
    mem1[3927] = 50'h0000000000000;
    mem1[3928] = 50'h0000000000000;
    mem1[3929] = 50'h0000000000000;
    mem1[3930] = 50'h0000000000000;
    mem1[3931] = 50'h0000000000000;
    mem1[3932] = 50'h0000000000000;
    mem1[3933] = 50'h0000000000000;
    mem1[3934] = 50'h0000000000000;
    mem1[3935] = 50'h0000000000000;
    mem1[3936] = 50'h0000000000000;
    mem1[3937] = 50'h0000000000000;
    mem1[3938] = 50'h0000000000000;
    mem1[3939] = 50'h0000000000000;
    mem1[3940] = 50'h0000000000000;
    mem1[3941] = 50'h0000000000000;
    mem1[3942] = 50'h0000000000000;
    mem1[3943] = 50'h0000000000000;
    mem1[3944] = 50'h0000000000000;
    mem1[3945] = 50'h0000000000000;
    mem1[3946] = 50'h0000000000000;
    mem1[3947] = 50'h0000000000000;
    mem1[3948] = 50'h0000000000000;
    mem1[3949] = 50'h0000000000000;
    mem1[3950] = 50'h0000000000000;
    mem1[3951] = 50'h0000000000000;
    mem1[3952] = 50'h0000000000000;
    mem1[3953] = 50'h0000000000000;
    mem1[3954] = 50'h0000000000000;
    mem1[3955] = 50'h0000000000000;
    mem1[3956] = 50'h0000000000000;
    mem1[3957] = 50'h0000000000000;
    mem1[3958] = 50'h0000000000000;
    mem1[3959] = 50'h0000000000000;
    mem1[3960] = 50'h0000000000000;
    mem1[3961] = 50'h0000000000000;
    mem1[3962] = 50'h0000000000000;
    mem1[3963] = 50'h0000000000000;
    mem1[3964] = 50'h0000000000000;
    mem1[3965] = 50'h0000000000000;
    mem1[3966] = 50'h0000000000000;
    mem1[3967] = 50'h0000000000000;
    mem1[3968] = 50'h0000000000000;
    mem1[3969] = 50'h0000000000000;
    mem1[3970] = 50'h0000000000000;
    mem1[3971] = 50'h0000000000000;
    mem1[3972] = 50'h0000000000000;
    mem1[3973] = 50'h0000000000000;
    mem1[3974] = 50'h0000000000000;
    mem1[3975] = 50'h0000000000000;
    mem1[3976] = 50'h0000000000000;
    mem1[3977] = 50'h0000000000000;
    mem1[3978] = 50'h0000000000000;
    mem1[3979] = 50'h0000000000000;
    mem1[3980] = 50'h0000000000000;
    mem1[3981] = 50'h0000000000000;
    mem1[3982] = 50'h0000000000000;
    mem1[3983] = 50'h0000000000000;
    mem1[3984] = 50'h0000000000000;
    mem1[3985] = 50'h0000000000000;
    mem1[3986] = 50'h0000000000000;
    mem1[3987] = 50'h0000000000000;
    mem1[3988] = 50'h0000000000000;
    mem1[3989] = 50'h0000000000000;
    mem1[3990] = 50'h0000000000000;
    mem1[3991] = 50'h0000000000000;
    mem1[3992] = 50'h0000000000000;
    mem1[3993] = 50'h0000000000000;
    mem1[3994] = 50'h0000000000000;
    mem1[3995] = 50'h0000000000000;
    mem1[3996] = 50'h0000000000000;
    mem1[3997] = 50'h0000000000000;
    mem1[3998] = 50'h0000000000000;
    mem1[3999] = 50'h0000000000000;
    mem1[4000] = 50'h0000000000000;
    mem1[4001] = 50'h0000000000000;
    mem1[4002] = 50'h0000000000000;
    mem1[4003] = 50'h0000000000000;
    mem1[4004] = 50'h0000000000000;
    mem1[4005] = 50'h0000000000000;
    mem1[4006] = 50'h0000000000000;
    mem1[4007] = 50'h0000000000000;
    mem1[4008] = 50'h0000000000000;
    mem1[4009] = 50'h0000000000000;
    mem1[4010] = 50'h0000000000000;
    mem1[4011] = 50'h0000000000000;
    mem1[4012] = 50'h0000000000000;
    mem1[4013] = 50'h0000000000000;
    mem1[4014] = 50'h0000000000000;
    mem1[4015] = 50'h0000000000000;
    mem1[4016] = 50'h0000000000000;
    mem1[4017] = 50'h0000000000000;
    mem1[4018] = 50'h0000000000000;
    mem1[4019] = 50'h0000000000000;
    mem1[4020] = 50'h0000000000000;
    mem1[4021] = 50'h0000000000000;
    mem1[4022] = 50'h0000000000000;
    mem1[4023] = 50'h0000000000000;
    mem1[4024] = 50'h0000000000000;
    mem1[4025] = 50'h0000000000000;
    mem1[4026] = 50'h0000000000000;
    mem1[4027] = 50'h0000000000000;
    mem1[4028] = 50'h0000000000000;
    mem1[4029] = 50'h0000000000000;
    mem1[4030] = 50'h0000000000000;
    mem1[4031] = 50'h0000000000000;
    mem1[4032] = 50'h0000000000000;
    mem1[4033] = 50'h0000000000000;
    mem1[4034] = 50'h0000000000000;
    mem1[4035] = 50'h0000000000000;
    mem1[4036] = 50'h0000000000000;
    mem1[4037] = 50'h0000000000000;
    mem1[4038] = 50'h0000000000000;
    mem1[4039] = 50'h0000000000000;
    mem1[4040] = 50'h0000000000000;
    mem1[4041] = 50'h0000000000000;
    mem1[4042] = 50'h0000000000000;
    mem1[4043] = 50'h0000000000000;
    mem1[4044] = 50'h0000000000000;
    mem1[4045] = 50'h0000000000000;
    mem1[4046] = 50'h0000000000000;
    mem1[4047] = 50'h0000000000000;
    mem1[4048] = 50'h0000000000000;
    mem1[4049] = 50'h0000000000000;
    mem1[4050] = 50'h0000000000000;
    mem1[4051] = 50'h0000000000000;
    mem1[4052] = 50'h0000000000000;
    mem1[4053] = 50'h0000000000000;
    mem1[4054] = 50'h0000000000000;
    mem1[4055] = 50'h0000000000000;
    mem1[4056] = 50'h0000000000000;
    mem1[4057] = 50'h0000000000000;
    mem1[4058] = 50'h0000000000000;
    mem1[4059] = 50'h0000000000000;
    mem1[4060] = 50'h0000000000000;
    mem1[4061] = 50'h0000000000000;
    mem1[4062] = 50'h0000000000000;
    mem1[4063] = 50'h0000000000000;
    mem1[4064] = 50'h0000000000000;
    mem1[4065] = 50'h0000000000000;
    mem1[4066] = 50'h0000000000000;
    mem1[4067] = 50'h0000000000000;
    mem1[4068] = 50'h0000000000000;
    mem1[4069] = 50'h0000000000000;
    mem1[4070] = 50'h0000000000000;
    mem1[4071] = 50'h0000000000000;
    mem1[4072] = 50'h0000000000000;
    mem1[4073] = 50'h0000000000000;
    mem1[4074] = 50'h0000000000000;
    mem1[4075] = 50'h0000000000000;
    mem1[4076] = 50'h0000000000000;
    mem1[4077] = 50'h0000000000000;
    mem1[4078] = 50'h0000000000000;
    mem1[4079] = 50'h0000000000000;
    mem1[4080] = 50'h0000000000000;
    mem1[4081] = 50'h0000000000000;
    mem1[4082] = 50'h0000000000000;
    mem1[4083] = 50'h0000000000000;
    mem1[4084] = 50'h0000000000000;
    mem1[4085] = 50'h0000000000000;
    mem1[4086] = 50'h0000000000000;
    mem1[4087] = 50'h0000000000000;
    mem1[4088] = 50'h0000000000000;
    mem1[4089] = 50'h0000000000000;
    mem1[4090] = 50'h0000000000000;
    mem1[4091] = 50'h0000000000000;
    mem1[4092] = 50'h0000000000000;
    mem1[4093] = 50'h0000000000000;
    mem1[4094] = 50'h0000000000000;
    mem1[4095] = 50'h0000000000000;
  end
  always @(posedge clk) begin
    if (\$signature__en$59 )
      mem1[{ \$21 , write_counter[1], write_counter[2], write_counter[3], write_counter[4], write_counter[5], write_counter[6], write_counter[7], write_counter[8], write_counter[9], write_counter[10], write_counter[11] }] <= { exp_q_2, out[46:0] };
  end
  reg [49:0] _1_;
  always @(posedge clk) begin
    if (\$signature__en$5 ) begin
      _1_ <= mem1[\$signature__addr$55 ];
    end
  end
  assign \$signature__data$7  = _1_;
  assign \$1  = read_counter + (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/spectrum_integrator.py:203" *) 1'h1;
  assign \$2  = write_counter + (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/spectrum_integrator.py:204" *) 1'h1;
  assign \$3  = sum_counter - (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/spectrum_integrator.py:216" *) 1'h1;
  assign \$4  = sum_counter == (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/spectrum_integrator.py:218" *) 1'h1;
  assign \$5  = ! (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/spectrum_integrator.py:218" *) sum_counter;
  assign \$6  = \$4  | (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/spectrum_integrator.py:218" *) \$5 ;
  assign \$7  = \$6  | (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/spectrum_integrator.py:218" *) do_abort;
  assign \$8  = ~ (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/spectrum_integrator.py:223" *) pingpong;
  assign \$9  = pingpong_delay[1] ? (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/spectrum_integrator.py:263" *) rdport1_reg : rdport0_reg;
  assign read_data = not_first_sum_delay[1] ? (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/spectrum_integrator.py:262" *) \$9  : 50'h0000000000000;
  assign done = pingpong_delay[6] ^ (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/spectrum_integrator.py:276" *) pingpong_q;
  assign \$10  = pingpong & (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/spectrum_integrator.py:280" *) pingpong_delay[1];
  assign \$signature__en  = \$10  ? (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/spectrum_integrator.py:280" *) rden : clken;
  assign \$11  = pingpong | (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/spectrum_integrator.py:282" *) pingpong_delay[1];
  assign \$signature__en$5  = \$11  ? (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/spectrum_integrator.py:282" *) clken : rden;
  assign \$12  = ~ (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/spectrum_integrator.py:238" *) read_counter[0];
  assign \$signature__addr  = pingpong ? (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/spectrum_integrator.py:284" *) rdaddr : { \$12 , read_counter[1], read_counter[2], read_counter[3], read_counter[4], read_counter[5], read_counter[6], read_counter[7], read_counter[8], read_counter[9], read_counter[10], read_counter[11] };
  assign \$13  = ~ (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/spectrum_integrator.py:238" *) read_counter[0];
  assign \$signature__addr$55  = pingpong ? (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/spectrum_integrator.py:285" *) { \$13 , read_counter[1], read_counter[2], read_counter[3], read_counter[4], read_counter[5], read_counter[6], read_counter[7], read_counter[8], read_counter[9], read_counter[10], read_counter[11] } : rdaddr;
  assign \$14  = ~ (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/spectrum_integrator.py:289" *) peak_detect;
  assign writeback = \$14  | (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/spectrum_integrator.py:289" *) is_greater;
  assign \$15  = ~ (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/spectrum_integrator.py:290" *) pingpong_delay[6];
  assign \$16  = \$15  & (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/spectrum_integrator.py:290" *) clken;
  assign \$signature__en$58  = \$16  & (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/spectrum_integrator.py:290" *) writeback;
  assign \$17  = pingpong_delay[6] & (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/spectrum_integrator.py:291" *) clken;
  assign \$signature__en$59  = \$17  & (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/spectrum_integrator.py:291" *) writeback;
  assign \$18  = pingpong ? (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/spectrum_integrator.py:251" *) rdport0_reg : rdport1_reg;
  assign \$19  = pingpong ? (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/spectrum_integrator.py:251" *) rdport0_reg : rdport1_reg;
  assign \$20  = ~ (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/spectrum_integrator.py:240" *) write_counter[0];
  assign \$21  = ~ (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/spectrum_integrator.py:240" *) write_counter[0];
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/spectrum_integrator.py:172" *)
  always @(posedge clk)
    rdport0_reg <= \$22 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/spectrum_integrator.py:172" *)
  always @(posedge clk)
    rdport1_reg <= \$23 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/spectrum_integrator.py:189" *)
  always @(posedge clk)
    read_counter <= \$24 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/spectrum_integrator.py:192" *)
  always @(posedge clk)
    write_counter <= \$25 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/spectrum_integrator.py:197" *)
  always @(posedge clk)
    pingpong_delay <= \$26 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/spectrum_integrator.py:195" *)
  always @(posedge clk)
    not_first_sum_delay <= \$27 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/spectrum_integrator.py:194" *)
  always @(posedge clk)
    not_first_sum <= \$28 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/spectrum_integrator.py:193" *)
  always @(posedge clk)
    sum_counter <= \$29 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/spectrum_integrator.py:196" *)
  always @(posedge clk)
    pingpong <= \$30 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/spectrum_integrator.py:199" *)
  always @(posedge clk)
    do_abort <= \$31 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/spectrum_integrator.py:198" *)
  always @(posedge clk)
    pingpong_q <= \$32 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/spectrum_integrator.py:242" *)
  always @(posedge clk)
    exp_q_0 <= \$33 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/spectrum_integrator.py:242" *)
  always @(posedge clk)
    exp_q_1 <= \$34 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/spectrum_integrator.py:242" *)
  always @(posedge clk)
    exp_q_2 <= \$35 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/spectrum_integrator.py:162" *)
  \top.spectrometer.integrator.common_exp  common_exp (
    .b_out(real_in),
    .clk(clk),
    .clken(clken),
    .exponent_a_in(exponent_a_in),
    .exponent_out(exponent_out),
    .im_a_in(im_a_in),
    .im_a_out(\im_in$47 ),
    .\port$525$0 (read_data),
    .re_a_in(re_a_in),
    .re_a_out(\re_in$45 ),
    .rst(rst)
  );
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/spectrum_integrator.py:163" *)
  \top.spectrometer.integrator.cpwr  cpwr (
    .clk(clk),
    .clk3x_clk(clk3x_clk),
    .clk3x_rst(clk3x_rst),
    .clken(clken),
    .common_edge(common_edge),
    .im_in(\im_in$47 ),
    .is_greater(is_greater),
    .out(out),
    .peak_detect(peak_detect),
    .re_in(\re_in$45 ),
    .real_in(real_in),
    .rst(rst)
  );
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/spectrum_integrator.py:161" *)
  \top.spectrometer.integrator.to_fp  to_fp (
    .clk(clk),
    .clken(clken),
    .exponent_out(exponent_a_in),
    .im_in(im_in),
    .im_out(im_a_in),
    .re_in(re_in),
    .re_out(re_a_in),
    .rst(rst)
  );
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$78 ) begin end
    \$22  = rdport0_reg;
    if (\$signature__en ) begin
      \$22  = \$signature__data ;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$78 ) begin end
    \$23  = rdport1_reg;
    if (\$signature__en$5 ) begin
      \$23  = \$signature__data$7 ;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$78 ) begin end
    \$24  = read_counter;
    if (clken) begin
      \$24  = \$1 [11:0];
      if (input_last) begin
        \$24  = 12'h000;
      end
    end
    if (rst) begin
      \$24  = 12'h000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$78 ) begin end
    \$25  = write_counter;
    if (clken) begin
      \$25  = \$2 [11:0];
      if (input_last) begin
        \$25  = 12'hff9;
      end
    end
    if (rst) begin
      \$25  = 12'hff9;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$78 ) begin end
    \$26  = pingpong_delay;
    if (clken) begin
      \$26  = { pingpong_delay[5:0], pingpong };
    end
    if (rst) begin
      \$26  = 7'h00;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$78 ) begin end
    \$27  = not_first_sum_delay;
    if (clken) begin
      \$27  = { not_first_sum_delay[0], not_first_sum };
    end
    if (rst) begin
      \$27  = 2'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$78 ) begin end
    \$28  = not_first_sum;
    if (clken) begin
      if (input_last) begin
        \$28  = 1'h1;
        if (\$7 ) begin
          \$28  = 1'h0;
        end
      end
    end
    if (rst) begin
      \$28  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$78 ) begin end
    \$29  = sum_counter;
    if (clken) begin
      if (input_last) begin
        \$29  = \$3 [9:0];
        if (\$7 ) begin
          \$29  = nint;
        end
      end
    end
    if (rst) begin
      \$29  = 10'h000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$78 ) begin end
    \$30  = pingpong;
    if (clken) begin
      if (input_last) begin
        if (\$7 ) begin
          \$30  = \$8 ;
        end
      end
    end
    if (rst) begin
      \$30  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$78 ) begin end
    \$31  = do_abort;
    if (clken) begin
      if (input_last) begin
        if (\$7 ) begin
          \$31  = 1'h0;
        end
      end
    end
    if (abort) begin
      \$31  = 1'h1;
    end
    if (rst) begin
      \$31  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$78 ) begin end
    \$32  = pingpong_delay[6];
    if (rst) begin
      \$32  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$78 ) begin end
    \$33  = exp_q_0;
    if (clken) begin
      \$33  = exponent_out;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$78 ) begin end
    \$34  = exp_q_1;
    if (clken) begin
      \$34  = exp_q_0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$78 ) begin end
    \$35  = exp_q_2;
    if (clken) begin
      \$35  = exp_q_1;
    end
  end
  assign \clken$25  = clken;
  assign \re_in$27  = re_in;
  assign \im_in$29  = im_in;
  assign \clken$30  = clken;
  assign re_out = re_a_in;
  assign im_out = im_a_in;
  assign \exponent_out$36  = exponent_a_in;
  assign b_in = read_data[46:0];
  assign exponent_b_in = read_data[49:47];
  assign \clken$40  = clken;
  assign \common_edge$42  = common_edge;
  assign \peak_detect$44  = peak_detect;
  assign re_a_out = \re_in$45 ;
  assign im_a_out = \im_in$47 ;
  assign b_out = real_in;
  assign \$signature__addr$62  = { \$20 , write_counter[1], write_counter[2], write_counter[3], write_counter[4], write_counter[5], write_counter[6], write_counter[7], write_counter[8], write_counter[9], write_counter[10], write_counter[11] };
  assign \$signature__data$63  = { exp_q_2, out[46:0] };
  assign \$signature__addr$65  = { \$21 , write_counter[1], write_counter[2], write_counter[3], write_counter[4], write_counter[5], write_counter[6], write_counter[7], write_counter[8], write_counter[9], write_counter[10], write_counter[11] };
  assign \$signature__data$66  = { exp_q_2, out[46:0] };
  assign rdata_value = \$18 [46:0];
  assign rdata_exponent = \$19 [49:47];
endmodule

(* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:332" *)
(* generator = "Amaranth" *)
module \top.spectrometer.integrator.common_exp (\port$525$0 , clken, re_a_in, im_a_in, exponent_a_in, exponent_out, re_a_out, im_a_out, b_out, rst, clk);
  reg \$auto$verilog_backend.cc:2352:dump_module$79  = 0;
  wire \$1 ;
  reg [2:0] \$10 ;
  reg [2:0] \$11 ;
  reg [2:0] \$12 ;
  reg [17:0] \$13 ;
  reg [17:0] \$14 ;
  reg [17:0] \$15 ;
  reg [17:0] \$16 ;
  reg [46:0] \$17 ;
  reg [46:0] \$18 ;
  wire [2:0] \$2 ;
  wire \$3 ;
  wire [2:0] \$4 ;
  wire [3:0] \$5 ;
  wire \$6 ;
  wire [2:0] \$7 ;
  wire [3:0] \$8 ;
  reg [2:0] \$9 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:310" *)
  wire [46:0] b_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:311" *)
  output [46:0] b_out;
  reg [46:0] b_out = 47'h000000000000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:411" *)
  reg [46:0] b_q = 47'h000000000000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:40" *)
  input clk;
  wire clk;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:294" *)
  input clken;
  wire clken;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:337" *)
  reg [2:0] diff_a = 3'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:338" *)
  reg [2:0] diff_b = 3'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:336" *)
  reg [2:0] exponent = 3'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:303" *)
  input [2:0] exponent_a_in;
  wire [2:0] exponent_a_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:312" *)
  wire [2:0] exponent_b_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:313" *)
  output [2:0] exponent_out;
  reg [2:0] exponent_out = 3'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:297" *)
  input [17:0] im_a_in;
  wire [17:0] im_a_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:299" *)
  output [17:0] im_a_out;
  reg [17:0] im_a_out = 18'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:349" *)
  reg [17:0] im_a_q = 18'h00000;
  (* init = 18'h00000 *)
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:68" *)
  wire [17:0] in_data;
  (* init = 18'h00000 *)
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:68" *)
  wire [17:0] \in_data$23 ;
  (* init = 47'h000000000000 *)
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:68" *)
  wire [46:0] \in_data$25 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:70" *)
  wire [17:0] out_data;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:70" *)
  wire [17:0] \out_data$16 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:70" *)
  wire [46:0] \out_data$20 ;
  input [49:0] \port$525$0 ;
  wire [49:0] \port$525$0 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:296" *)
  input [17:0] re_a_in;
  wire [17:0] re_a_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:298" *)
  output [17:0] re_a_out;
  reg [17:0] re_a_out = 18'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:348" *)
  reg [17:0] re_a_q = 18'h00000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:40" *)
  input rst;
  wire rst;
  (* init = 3'h0 *)
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:69" *)
  wire [2:0] shift;
  (* init = 3'h0 *)
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:69" *)
  wire [2:0] \shift$24 ;
  (* init = 3'h0 *)
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:69" *)
  wire [2:0] \shift$26 ;
  assign \$1  = exponent_a_in >= (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:334" *) \port$525$0 [49:47];
  assign \$2  = \$1  ? (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:334" *) exponent_a_in : \port$525$0 [49:47];
  assign \$3  = exponent_a_in >= (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:334" *) \port$525$0 [49:47];
  assign \$4  = \$3  ? (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:334" *) exponent_a_in : \port$525$0 [49:47];
  assign \$5  = \$4  - (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:342" *) exponent_a_in;
  assign \$6  = exponent_a_in >= (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:334" *) \port$525$0 [49:47];
  assign \$7  = \$6  ? (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:334" *) exponent_a_in : \port$525$0 [49:47];
  assign \$8  = \$7  - (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:343" *) \port$525$0 [49:47];
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:336" *)
  always @(posedge clk)
    exponent <= \$9 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:337" *)
  always @(posedge clk)
    diff_a <= \$10 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:338" *)
  always @(posedge clk)
    diff_b <= \$11 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:313" *)
  always @(posedge clk)
    exponent_out <= \$12 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:348" *)
  always @(posedge clk)
    re_a_q <= \$13 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:349" *)
  always @(posedge clk)
    im_a_q <= \$14 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:298" *)
  always @(posedge clk)
    re_a_out <= \$15 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:299" *)
  always @(posedge clk)
    im_a_out <= \$16 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:411" *)
  always @(posedge clk)
    b_q <= \$17 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:311" *)
  always @(posedge clk)
    b_out <= \$18 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:412" *)
  \top.spectrometer.integrator.common_exp.shift_b  shift_b (
    .in_data(b_q),
    .out_data(\out_data$20 ),
    .shift(diff_b)
  );
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:353" *)
  \top.spectrometer.integrator.common_exp.shift_im_a  shift_im_a (
    .in_data(im_a_q),
    .out_data(\out_data$16 ),
    .shift(diff_a)
  );
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:350" *)
  \top.spectrometer.integrator.common_exp.shift_re_a  shift_re_a (
    .in_data(re_a_q),
    .out_data(out_data),
    .shift(diff_a)
  );
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$79 ) begin end
    \$9  = exponent;
    if (clken) begin
      \$9  = \$2 ;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$79 ) begin end
    \$10  = diff_a;
    if (clken) begin
      \$10  = \$5 [2:0];
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$79 ) begin end
    \$11  = diff_b;
    if (clken) begin
      \$11  = \$8 [2:0];
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$79 ) begin end
    \$12  = exponent_out;
    if (clken) begin
      \$12  = exponent;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$79 ) begin end
    \$13  = re_a_q;
    if (clken) begin
      \$13  = re_a_in;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$79 ) begin end
    \$14  = im_a_q;
    if (clken) begin
      \$14  = im_a_in;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$79 ) begin end
    \$15  = re_a_out;
    if (clken) begin
      \$15  = out_data;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$79 ) begin end
    \$16  = im_a_out;
    if (clken) begin
      \$16  = \out_data$16 ;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$79 ) begin end
    \$17  = b_q;
    if (clken) begin
      \$17  = \port$525$0 [46:0];
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$79 ) begin end
    \$18  = b_out;
    if (clken) begin
      \$18  = \out_data$20 ;
    end
  end
  assign exponent_b_in = \port$525$0 [49:47];
  assign b_in = \port$525$0 [46:0];
  assign in_data = re_a_q;
  assign shift = diff_a;
  assign \in_data$23  = im_a_q;
  assign \shift$24  = diff_a;
  assign \in_data$25  = b_q;
  assign \shift$26  = diff_b;
endmodule

(* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:73" *)
(* generator = "Amaranth" *)
module \top.spectrometer.integrator.common_exp.shift_b (in_data, out_data, shift);
  reg \$auto$verilog_backend.cc:2352:dump_module$80  = 0;
  wire \$1 ;
  wire [46:0] \$10 ;
  wire [46:0] \$2 ;
  wire \$3 ;
  wire [46:0] \$4 ;
  wire \$5 ;
  wire [46:0] \$6 ;
  wire \$7 ;
  wire [46:0] \$8 ;
  wire \$9 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:68" *)
  input [46:0] in_data;
  wire [46:0] in_data;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:70" *)
  output [46:0] out_data;
  reg [46:0] out_data;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:69" *)
  input [2:0] shift;
  wire [2:0] shift;
  assign \$1  = ! (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:75" *) shift;
  assign \$3  = shift == (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:75" *) 1'h1;
  assign \$5  = shift == (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:75" *) 2'h2;
  assign \$7  = shift == (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:75" *) 2'h3;
  assign \$9  = shift == (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:75" *) 3'h4;
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$80 ) begin end
    out_data = 47'h000000000000;
    if (\$1 ) begin
      out_data = \$2 ;
    end
    if (\$3 ) begin
      out_data = \$4 ;
    end
    if (\$5 ) begin
      out_data = \$6 ;
    end
    if (\$7 ) begin
      out_data = \$8 ;
    end
    if (\$9 ) begin
      out_data = \$10 ;
    end
  end
  assign \$2  = in_data;
  assign \$4  = { 2'h0, in_data[46:2] };
  assign \$6  = { 4'h0, in_data[46:4] };
  assign \$8  = { 6'h00, in_data[46:6] };
  assign \$10  = { 8'h00, in_data[46:8] };
endmodule

(* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:73" *)
(* generator = "Amaranth" *)
module \top.spectrometer.integrator.common_exp.shift_im_a (in_data, out_data, shift);
  reg \$auto$verilog_backend.cc:2352:dump_module$81  = 0;
  wire \$1 ;
  wire [17:0] \$10 ;
  wire [17:0] \$2 ;
  wire \$3 ;
  wire [17:0] \$4 ;
  wire \$5 ;
  wire [17:0] \$6 ;
  wire \$7 ;
  wire [17:0] \$8 ;
  wire \$9 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:68" *)
  input [17:0] in_data;
  wire [17:0] in_data;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:70" *)
  output [17:0] out_data;
  reg [17:0] out_data;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:69" *)
  input [2:0] shift;
  wire [2:0] shift;
  assign \$1  = ! (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:75" *) shift;
  assign \$3  = shift == (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:75" *) 1'h1;
  assign \$5  = shift == (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:75" *) 2'h2;
  assign \$7  = shift == (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:75" *) 2'h3;
  assign \$9  = shift == (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:75" *) 3'h4;
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$81 ) begin end
    out_data = 18'h00000;
    if (\$1 ) begin
      out_data = \$2 ;
    end
    if (\$3 ) begin
      out_data = \$4 ;
    end
    if (\$5 ) begin
      out_data = \$6 ;
    end
    if (\$7 ) begin
      out_data = \$8 ;
    end
    if (\$9 ) begin
      out_data = \$10 ;
    end
  end
  assign \$2  = in_data;
  assign \$4  = { in_data[17], in_data[17:1] };
  assign \$6  = { in_data[17], in_data[17], in_data[17:2] };
  assign \$8  = { in_data[17], in_data[17], in_data[17], in_data[17:3] };
  assign \$10  = { in_data[17], in_data[17], in_data[17], in_data[17], in_data[17:4] };
endmodule

(* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:73" *)
(* generator = "Amaranth" *)
module \top.spectrometer.integrator.common_exp.shift_re_a (in_data, out_data, shift);
  reg \$auto$verilog_backend.cc:2352:dump_module$82  = 0;
  wire \$1 ;
  wire [17:0] \$10 ;
  wire [17:0] \$2 ;
  wire \$3 ;
  wire [17:0] \$4 ;
  wire \$5 ;
  wire [17:0] \$6 ;
  wire \$7 ;
  wire [17:0] \$8 ;
  wire \$9 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:68" *)
  input [17:0] in_data;
  wire [17:0] in_data;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:70" *)
  output [17:0] out_data;
  reg [17:0] out_data;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:69" *)
  input [2:0] shift;
  wire [2:0] shift;
  assign \$1  = ! (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:75" *) shift;
  assign \$3  = shift == (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:75" *) 1'h1;
  assign \$5  = shift == (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:75" *) 2'h2;
  assign \$7  = shift == (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:75" *) 2'h3;
  assign \$9  = shift == (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:75" *) 3'h4;
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$82 ) begin end
    out_data = 18'h00000;
    if (\$1 ) begin
      out_data = \$2 ;
    end
    if (\$3 ) begin
      out_data = \$4 ;
    end
    if (\$5 ) begin
      out_data = \$6 ;
    end
    if (\$7 ) begin
      out_data = \$8 ;
    end
    if (\$9 ) begin
      out_data = \$10 ;
    end
  end
  assign \$2  = in_data;
  assign \$4  = { in_data[17], in_data[17:1] };
  assign \$6  = { in_data[17], in_data[17], in_data[17:2] };
  assign \$8  = { in_data[17], in_data[17], in_data[17], in_data[17:3] };
  assign \$10  = { in_data[17], in_data[17], in_data[17], in_data[17], in_data[17:4] };
endmodule

(* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cpwr.py:284" *)
(* generator = "Amaranth" *)
module \top.spectrometer.integrator.cpwr (clk3x_clk, clken, re_in, im_in, real_in, out, is_greater, peak_detect, common_edge, rst, clk3x_rst, clk);
  reg \$auto$verilog_backend.cc:2352:dump_module$83  = 0;
  wire [47:0] \$1 ;
  wire \$10 ;
  wire [47:0] \$11 ;
  wire \$12 ;
  reg \$13 ;
  reg \$14 ;
  reg \$15 ;
  reg [47:0] \$16 ;
  reg [47:0] \$17 ;
  reg \$18 ;
  wire [5:0] \$2 ;
  wire [29:0] \$3 ;
  wire [17:0] \$4 ;
  wire \$5 ;
  wire [3:0] \$6 ;
  wire \$7 ;
  wire \$8 ;
  wire \$9 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cpwr.py:290" *)
  reg [3:0] alumode;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cpwr.py:292" *)
  wire cec;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:40" *)
  input clk;
  wire clk;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:42" *)
  input clk3x_clk;
  wire clk3x_clk;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:42" *)
  input clk3x_rst;
  wire clk3x_rst;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cpwr.py:208" *)
  input clken;
  wire clken;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cpwr.py:207" *)
  input common_edge;
  wire common_edge;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cpwr.py:370" *)
  reg common_edge_q = 1'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cpwr.py:371" *)
  reg common_edge_qq = 1'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cpwr.py:210" *)
  input [17:0] im_in;
  wire [17:0] im_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cpwr.py:214" *)
  output is_greater;
  reg is_greater = 1'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cpwr.py:373" *)
  reg is_greater_prev = 1'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cpwr.py:291" *)
  reg [6:0] opmode;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cpwr.py:213" *)
  output [47:0] out;
  reg [47:0] out = 48'h000000000000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cpwr.py:372" *)
  reg [47:0] out_prev = 48'h000000000000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cpwr.py:212" *)
  input peak_detect;
  wire peak_detect;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cpwr.py:285" *)
  reg [29:0] port_a;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cpwr.py:286" *)
  reg [17:0] port_b;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cpwr.py:287" *)
  wire [47:0] port_c;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cpwr.py:288" *)
  wire [47:0] port_p;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cpwr.py:209" *)
  input [17:0] re_in;
  wire [17:0] re_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cpwr.py:211" *)
  input [46:0] real_in;
  wire [46:0] real_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:40" *)
  input rst;
  wire rst;
  assign cec = clken & (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cpwr.py:394" *) common_edge_qq;
  assign \$2  = peak_detect ? (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cpwr.py:413" *) 6'h05 : 6'h35;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cpwr.py:370" *)
  always @(posedge clk3x_clk)
    common_edge_q <= \$13 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cpwr.py:371" *)
  always @(posedge clk3x_clk)
    common_edge_qq <= \$14 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cpwr.py:373" *)
  always @(posedge clk3x_clk)
    is_greater_prev <= \$15 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cpwr.py:372" *)
  always @(posedge clk)
    out_prev <= \$16 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cpwr.py:213" *)
  always @(posedge clk)
    out <= \$17 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cpwr.py:214" *)
  always @(posedge clk)
    is_greater <= \$18 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/cpwr.py:293" *)
  DSP48E1 #(
    .ACASCREG(32'd2),
    .ADREG(32'd1),
    .ALUMODEREG(32'd1),
    .AREG(32'd2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(32'd2),
    .BREG(32'd2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(32'd1),
    .CARRYINSELREG(32'd1),
    .CREG(32'd1),
    .DREG(32'd1),
    .INMODEREG(32'd1),
    .MASK(48'hffffffffffff),
    .MREG(32'd1),
    .OPMODEREG(32'd1),
    .PATTERN(32'd0),
    .PREG(32'd1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")
  ) dsp (
    .A(port_a),
    .ACIN(30'h00000000),
    .ACOUT(\$3 ),
    .ALUMODE(alumode),
    .B(port_b),
    .BCIN(18'h00000),
    .BCOUT(\$4 ),
    .C(port_c),
    .CARRYCASCIN(1'h0),
    .CARRYCASCOUT(\$5 ),
    .CARRYIN(1'h0),
    .CARRYINSEL(3'h0),
    .CARRYOUT(\$6 ),
    .CEA1(clken),
    .CEA2(clken),
    .CEAD(clken),
    .CEALUMODE(clken),
    .CEB1(clken),
    .CEB2(clken),
    .CEC(cec),
    .CECARRYIN(1'h0),
    .CECTRL(clken),
    .CED(1'h0),
    .CEINMODE(clken),
    .CEM(clken),
    .CEP(clken),
    .CLK(clk3x_clk),
    .D(25'h0000000),
    .INMODE(5'h00),
    .MULTSIGNIN(1'h0),
    .MULTSIGNOUT(\$7 ),
    .OPMODE(opmode),
    .OVERFLOW(\$8 ),
    .P(port_p),
    .PATTERNBDETECT(\$9 ),
    .PATTERNDETECT(\$10 ),
    .PCIN(48'h000000000000),
    .PCOUT(\$11 ),
    .RSTA(1'h0),
    .RSTALLCARRYIN(1'h0),
    .RSTALUMODE(1'h0),
    .RSTB(1'h0),
    .RSTC(1'h0),
    .RSTCTRL(1'h0),
    .RSTD(1'h0),
    .RSTINMODE(1'h0),
    .RSTM(1'h0),
    .RSTP(1'h0),
    .UNDERFLOW(\$12 )
  );
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$83 ) begin end
    \$13  = common_edge_q;
    if (clken) begin
      \$13  = common_edge;
    end
    if (clk3x_rst) begin
      \$13  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$83 ) begin end
    \$14  = common_edge_qq;
    if (clken) begin
      \$14  = common_edge_q;
    end
    if (clk3x_rst) begin
      \$14  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$83 ) begin end
    \$15  = is_greater_prev;
    if (clken) begin
      if (common_edge) begin
        \$15  = port_p[47];
      end
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$83 ) begin end
    \$16  = out_prev;
    if (clken) begin
      \$16  = \$1 ;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$83 ) begin end
    \$17  = out;
    if (clken) begin
      \$17  = out_prev;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$83 ) begin end
    \$18  = is_greater;
    if (clken) begin
      \$18  = is_greater_prev;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$83 ) begin end
    port_a = { im_in[17], im_in[17], im_in[17], im_in[17], im_in[17], im_in[17], im_in[17], im_in[17], im_in[17], im_in[17], im_in[17], im_in[17], im_in };
    if (common_edge) begin
      port_a = { re_in[17], re_in[17], re_in[17], re_in[17], re_in[17], re_in[17], re_in[17], re_in[17], re_in[17], re_in[17], re_in[17], re_in[17], re_in };
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$83 ) begin end
    port_b = im_in;
    if (common_edge) begin
      port_b = re_in;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$83 ) begin end
    alumode = 4'h0;
    if (common_edge_q) begin
      if (peak_detect) begin
        alumode = 4'h3;
      end
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$83 ) begin end
    opmode = 7'h00;
    if (common_edge) begin
      opmode = 7'h25;
    end
    if (common_edge_q) begin
      if (peak_detect) begin
        opmode = 7'h32;
      end
    end
    if (common_edge_qq) begin
      opmode = { 1'h0, \$2  };
    end
  end
  assign \$1  = port_p;
  assign port_c = { real_in[46], real_in };
endmodule

(* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:148" *)
(* generator = "Amaranth" *)
module \top.spectrometer.integrator.to_fp (re_in, im_in, clken, re_out, im_out, exponent_out, rst, clk);
  reg \$auto$verilog_backend.cc:2352:dump_module$84  = 0;
  wire \$1 ;
  wire [2:0] \$10 ;
  reg [2:0] \$11 ;
  reg [21:0] \$12 ;
  reg [21:0] \$13 ;
  reg [17:0] \$14 ;
  reg [17:0] \$15 ;
  reg [2:0] \$16 ;
  wire \$2 ;
  wire \$3 ;
  wire \$4 ;
  wire \$5 ;
  wire \$6 ;
  wire \$7 ;
  wire \$8 ;
  wire \$9 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:40" *)
  input clk;
  wire clk;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:123" *)
  input clken;
  wire clken;
  (* init = 3'h0 *)
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:159" *)
  wire [2:0] exponent;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:151" *)
  reg [2:0] exponent_im;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:128" *)
  output [2:0] exponent_out;
  reg [2:0] exponent_out = 3'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:150" *)
  reg [2:0] exponent_re;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:125" *)
  input [21:0] im_in;
  wire [21:0] im_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:127" *)
  output [17:0] im_out;
  reg [17:0] im_out = 18'h00000;
  (* init = 22'h000000 *)
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:161" *)
  wire [21:0] im_q;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:68" *)
  reg [21:0] in_data = 22'h000000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:68" *)
  reg [21:0] \in_data$8  = 22'h000000;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:70" *)
  wire [21:0] out_data;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:70" *)
  wire [21:0] \out_data$17 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:124" *)
  input [21:0] re_in;
  wire [21:0] re_in;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:126" *)
  output [17:0] re_out;
  reg [17:0] re_out = 18'h00000;
  (* init = 22'h000000 *)
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:160" *)
  wire [21:0] re_q;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:40" *)
  input rst;
  wire rst;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:69" *)
  reg [2:0] shift = 3'h0;
  (* init = 3'h0 *)
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:69" *)
  wire [2:0] \shift$10 ;
  assign \$1  = re_in[21] != (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:154" *) re_in[17];
  assign \$2  = im_in[21] != (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:156" *) im_in[17];
  assign \$3  = re_in[21] != (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:154" *) re_in[18];
  assign \$4  = im_in[21] != (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:156" *) im_in[18];
  assign \$5  = re_in[21] != (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:154" *) re_in[19];
  assign \$6  = im_in[21] != (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:156" *) im_in[19];
  assign \$7  = re_in[21] != (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:154" *) re_in[20];
  assign \$8  = im_in[21] != (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:156" *) im_in[20];
  assign \$9  = exponent_re >= (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:174" *) exponent_im;
  assign \$10  = \$9  ? (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:174" *) exponent_re : exponent_im;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:159" *)
  always @(posedge clk)
    shift <= \$11 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:160" *)
  always @(posedge clk)
    in_data <= \$12 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:161" *)
  always @(posedge clk)
    \in_data$8  <= \$13 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:126" *)
  always @(posedge clk)
    re_out <= \$14 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:127" *)
  always @(posedge clk)
    im_out <= \$15 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:128" *)
  always @(posedge clk)
    exponent_out <= \$16 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:164" *)
  \top.spectrometer.integrator.to_fp.shift_im  shift_im (
    .in_data(\in_data$8 ),
    .out_data(\out_data$17 ),
    .shift(shift)
  );
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:163" *)
  \top.spectrometer.integrator.to_fp.shift_re  shift_re (
    .in_data(in_data),
    .out_data(out_data),
    .shift(shift)
  );
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$84 ) begin end
    exponent_re = 3'h0;
    if (\$1 ) begin
      exponent_re = 3'h1;
    end
    if (\$3 ) begin
      exponent_re = 3'h2;
    end
    if (\$5 ) begin
      exponent_re = 3'h3;
    end
    if (\$7 ) begin
      exponent_re = 3'h4;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$84 ) begin end
    exponent_im = 3'h0;
    if (\$2 ) begin
      exponent_im = 3'h1;
    end
    if (\$4 ) begin
      exponent_im = 3'h2;
    end
    if (\$6 ) begin
      exponent_im = 3'h3;
    end
    if (\$8 ) begin
      exponent_im = 3'h4;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$84 ) begin end
    \$11  = shift;
    if (clken) begin
      \$11  = \$10 ;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$84 ) begin end
    \$12  = in_data;
    if (clken) begin
      \$12  = re_in;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$84 ) begin end
    \$13  = \in_data$8 ;
    if (clken) begin
      \$13  = im_in;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$84 ) begin end
    \$14  = re_out;
    if (clken) begin
      \$14  = out_data[17:0];
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$84 ) begin end
    \$15  = im_out;
    if (clken) begin
      \$15  = \out_data$17 [17:0];
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$84 ) begin end
    \$16  = exponent_out;
    if (clken) begin
      \$16  = shift;
    end
  end
  assign re_q = in_data;
  assign exponent = shift;
  assign im_q = \in_data$8 ;
  assign \shift$10  = shift;
endmodule

(* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:73" *)
(* generator = "Amaranth" *)
module \top.spectrometer.integrator.to_fp.shift_im (in_data, out_data, shift);
  reg \$auto$verilog_backend.cc:2352:dump_module$85  = 0;
  wire \$1 ;
  wire [21:0] \$10 ;
  wire [21:0] \$2 ;
  wire \$3 ;
  wire [21:0] \$4 ;
  wire \$5 ;
  wire [21:0] \$6 ;
  wire \$7 ;
  wire [21:0] \$8 ;
  wire \$9 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:68" *)
  input [21:0] in_data;
  wire [21:0] in_data;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:70" *)
  output [21:0] out_data;
  reg [21:0] out_data;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:69" *)
  input [2:0] shift;
  wire [2:0] shift;
  assign \$1  = ! (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:75" *) shift;
  assign \$3  = shift == (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:75" *) 1'h1;
  assign \$5  = shift == (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:75" *) 2'h2;
  assign \$7  = shift == (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:75" *) 2'h3;
  assign \$9  = shift == (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:75" *) 3'h4;
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$85 ) begin end
    out_data = 22'h000000;
    if (\$1 ) begin
      out_data = \$2 ;
    end
    if (\$3 ) begin
      out_data = \$4 ;
    end
    if (\$5 ) begin
      out_data = \$6 ;
    end
    if (\$7 ) begin
      out_data = \$8 ;
    end
    if (\$9 ) begin
      out_data = \$10 ;
    end
  end
  assign \$2  = in_data;
  assign \$4  = { in_data[21], in_data[21:1] };
  assign \$6  = { in_data[21], in_data[21], in_data[21:2] };
  assign \$8  = { in_data[21], in_data[21], in_data[21], in_data[21:3] };
  assign \$10  = { in_data[21], in_data[21], in_data[21], in_data[21], in_data[21:4] };
endmodule

(* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:73" *)
(* generator = "Amaranth" *)
module \top.spectrometer.integrator.to_fp.shift_re (in_data, out_data, shift);
  reg \$auto$verilog_backend.cc:2352:dump_module$86  = 0;
  wire \$1 ;
  wire [21:0] \$10 ;
  wire [21:0] \$2 ;
  wire \$3 ;
  wire [21:0] \$4 ;
  wire \$5 ;
  wire [21:0] \$6 ;
  wire \$7 ;
  wire [21:0] \$8 ;
  wire \$9 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:68" *)
  input [21:0] in_data;
  wire [21:0] in_data;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:70" *)
  output [21:0] out_data;
  reg [21:0] out_data;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:69" *)
  input [2:0] shift;
  wire [2:0] shift;
  assign \$1  = ! (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:75" *) shift;
  assign \$3  = shift == (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:75" *) 1'h1;
  assign \$5  = shift == (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:75" *) 2'h2;
  assign \$7  = shift == (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:75" *) 2'h3;
  assign \$9  = shift == (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/floating_point.py:75" *) 3'h4;
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$86 ) begin end
    out_data = 22'h000000;
    if (\$1 ) begin
      out_data = \$2 ;
    end
    if (\$3 ) begin
      out_data = \$4 ;
    end
    if (\$5 ) begin
      out_data = \$6 ;
    end
    if (\$7 ) begin
      out_data = \$8 ;
    end
    if (\$9 ) begin
      out_data = \$10 ;
    end
  end
  assign \$2  = in_data;
  assign \$4  = { in_data[21], in_data[21:1] };
  assign \$6  = { in_data[21], in_data[21], in_data[21:2] };
  assign \$8  = { in_data[21], in_data[21], in_data[21], in_data[21:3] };
  assign \$10  = { in_data[21], in_data[21], in_data[21], in_data[21], in_data[21:4] };
endmodule

(* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/vendor/_xilinx.py:1236" *)
(* generator = "Amaranth" *)
module \top.sync_rst (field_sdr_reset, rst, clk);
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:40" *)
  input clk;
  wire clk;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/register.py:97" *)
  input field_sdr_reset;
  wire field_sdr_reset;
  (* ASYNC_REG = "TRUE" *)
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/vendor/_xilinx.py:1237" *)
  output rst;
  reg rst = 1'h1;
  (* ASYNC_REG = "TRUE" *)
  (* \amaranth.vivado.false_path  = "TRUE" *)
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/vendor/_xilinx.py:1237" *)
  reg stage0 = 1'h1;
  (* ASYNC_REG = "TRUE" *)
  (* init = 1'h1 *)
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/vendor/_xilinx.py:1237" *)
  wire stage1;
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/vendor/_xilinx.py:1237" *)
  always @(posedge clk)
    stage0 <= field_sdr_reset;
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/vendor/_xilinx.py:1237" *)
  always @(posedge clk)
    rst <= stage0;
  assign stage1 = rst;
endmodule

(* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/lib/cdc.py:270" *)
(* generator = "Amaranth" *)
module \top.sync_spectrometer_interrupt (s_axi_lite_rst, clk, i, o, rst, s_axi_lite_clk);
  reg \$auto$verilog_backend.cc:2352:dump_module$87  = 0;
  wire \$1 ;
  reg \$2 ;
  reg \$3 ;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:40" *)
  input clk;
  wire clk;
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/lib/cdc.py:262" *)
  input i;
  wire i;
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/lib/cdc.py:272" *)
  reg i_toggle = 1'h0;
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/lib/cdc.py:263" *)
  output o;
  wire o;
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/lib/cdc.py:273" *)
  wire o_toggle;
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/lib/cdc.py:274" *)
  reg r_toggle = 1'h0;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:40" *)
  input rst;
  wire rst;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:34" *)
  input s_axi_lite_clk;
  wire s_axi_lite_clk;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:34" *)
  input s_axi_lite_rst;
  wire s_axi_lite_rst;
  assign \$1  = i_toggle ^ (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/lib/cdc.py:278" *) i;
  assign o = o_toggle ^ (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/lib/cdc.py:280" *) r_toggle;
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/lib/cdc.py:272" *)
  always @(posedge clk)
    i_toggle <= \$2 ;
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/lib/cdc.py:274" *)
  always @(posedge s_axi_lite_clk)
    r_toggle <= \$3 ;
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/lib/cdc.py:275" *)
  \top.sync_spectrometer_interrupt.ff_sync  ff_sync (
    .i_toggle(i_toggle),
    .s_axi_lite_clk(s_axi_lite_clk),
    .s_axi_lite_rst(s_axi_lite_rst),
    .stage1(o_toggle)
  );
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$87 ) begin end
    \$2  = \$1 ;
    if (rst) begin
      \$2  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$87 ) begin end
    \$3  = o_toggle;
    if (s_axi_lite_rst) begin
      \$3  = 1'h0;
    end
  end
endmodule

(* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/vendor/_xilinx.py:1236" *)
(* generator = "Amaranth" *)
module \top.sync_spectrometer_interrupt.ff_sync (s_axi_lite_rst, i_toggle, stage1, s_axi_lite_clk);
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/lib/cdc.py:272" *)
  input i_toggle;
  wire i_toggle;
  (* ASYNC_REG = "TRUE" *)
  (* init = 1'h0 *)
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/lib/cdc.py:273" *)
  wire o_toggle;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:34" *)
  input s_axi_lite_clk;
  wire s_axi_lite_clk;
  (* src = "/home/hp-z2-dev/prog/maia-sdr/maia-hdl/maia_hdl/maia_sdr.py:34" *)
  input s_axi_lite_rst;
  wire s_axi_lite_rst;
  (* ASYNC_REG = "TRUE" *)
  (* \amaranth.vivado.false_path  = "TRUE" *)
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/vendor/_xilinx.py:1237" *)
  reg stage0 = 1'h0;
  (* ASYNC_REG = "TRUE" *)
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/lib/cdc.py:273" *)
  output stage1;
  reg stage1 = 1'h0;
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/vendor/_xilinx.py:1237" *)
  always @(posedge s_axi_lite_clk)
    stage0 <= i_toggle;
  (* src = "/home/hp-z2-dev/.local/lib/python3.10/site-packages/amaranth/vendor/_xilinx.py:1237" *)
  always @(posedge s_axi_lite_clk)
    stage1 <= stage0;
  assign o_toggle = stage1;
endmodule

