REG_00
^^^^^^

.. _table_vi_reg_00:
.. table:: REG_00, Offset Address: 0x000
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 2:0  | reg_sensor_mac_mode  | R/W   | Sensor mode            | 0x0  |
	|      |                      |       |                        |      |
	|      |                      |       | 3'b000: Disable        |      |
	|      |                      |       |                        |      |
	|      |                      |       | 3'b001: CSI            |      |
	|      |                      |       |                        |      |
	|      |                      |       | 3'b010: Sub-LVDS       |      |
	|      |                      |       |                        |      |
	|      |                      |       | 3'b011: TTL            |      |
	+------+----------------------+-------+------------------------+------+
	| 3    | reg_bt_demux_enable  | R/W   | BT Demux enable        | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 4    | reg_csi_ctrl_enable  | R/W   | CSI controller enable  | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 5    | reg_csi_vs_inv       | R/W   | CSI VS inverse         | 0x1  |
	+------+----------------------+-------+------------------------+------+
	| 6    | reg_csi_hs_inv       | R/W   | CSI HS inverse         | 0x1  |
	+------+----------------------+-------+------------------------+------+
	| 7    | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 8    | reg\                 | R/W   | Sub-LVDS controller    | 0x0  |
	|      | _sublvds_ctrl_enable |       | enable                 |      |
	+------+----------------------+-------+------------------------+------+
	| 9    | reg_sublvds_vs_inv   | R/W   | Sub-LVDS VS inverse    | 0x1  |
	+------+----------------------+-------+------------------------+------+
	| 10   | reg_sublvds_hs_inv   | R/W   | Sub-LVDS HS inverse    | 0x1  |
	+------+----------------------+-------+------------------------+------+
	| 11   | reg_sublvds_hdr_inv  | R/W   | Sub-LVDS HDR inverse   | 0x1  |
	+------+----------------------+-------+------------------------+------+
	| 31:12| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_10
^^^^^^

.. _table_vi_reg_10:
.. table:: REG_10, Offset Address: 0x010
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 0    | reg_ttl_ip_en        | R/W   | TTL enable             | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 2:1  | reg_ttl_sensor_bit   | R/W   | TTL bit mode           | 0x0  |
	|      |                      |       |                        |      |
	|      |                      |       | 2'b00: 8-bit           |      |
	|      |                      |       |                        |      |
	|      |                      |       | 2'b01: 10-bit          |      |
	|      |                      |       |                        |      |
	|      |                      |       | 2'b10: 12-bit          |      |
	|      |                      |       |                        |      |
	|      |                      |       | 2'b11: 16-bit          |      |
	+------+----------------------+-------+------------------------+------+
	| 3    | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 5:4  | reg_ttl_bt_fmt_out   | R/W   | TTL BT output format   | 0x2  |
	|      |                      |       |                        |      |
	|      |                      |       | 2'b00: {Cb,Y},{Cr,Y}   |      |
	|      |                      |       |                        |      |
	|      |                      |       | 2'b01: {Cr,Y},{Cb,Y}   |      |
	|      |                      |       |                        |      |
	|      |                      |       | 2'b10: {Y,Cb},{Y,Cr}   |      |
	|      |                      |       |                        |      |
	|      |                      |       | 2'b11: {Y,Cr},{Y,Cb}   |      |
	+------+----------------------+-------+------------------------+------+
	| 7:6  | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 11:8 | reg_ttl_fmt_in       | R/W   | TTL input format       | 0x0  |
	|      |                      |       |                        |      |
	|      |                      |       | 4'b0000: bt_2x with    |      |
	|      |                      |       | sync pattern, 9-bit    |      |
	|      |                      |       | BT656                  |      |
	|      |                      |       |                        |      |
	|      |                      |       | 4'b0001: bt_1x with    |      |
	|      |                      |       | sync pattern, 17-bit   |      |
	|      |                      |       | BT1120                 |      |
	|      |                      |       |                        |      |
	|      |                      |       | 4'b0010: bt_2x without |      |
	|      |                      |       | sync pattern, 11-bit   |      |
	|      |                      |       | BT601 (vhs mode)       |      |
	|      |                      |       |                        |      |
	|      |                      |       | 4'b0011: bt_1x without |      |
	|      |                      |       | sync pattern, 19-bit   |      |
	|      |                      |       | BT601 (vhs mode)       |      |
	|      |                      |       |                        |      |
	|      |                      |       | 4'b0100: bt_2x without |      |
	|      |                      |       | sync pattern, 11-bit   |      |
	|      |                      |       | BT601 (vde mode)       |      |
	|      |                      |       |                        |      |
	|      |                      |       | 4'b0101: bt_1x without |      |
	|      |                      |       | sync pattern, 19-bit   |      |
	|      |                      |       | BT601 (vde mode)       |      |
	|      |                      |       |                        |      |
	|      |                      |       | 4'b0110: bt_2x without |      |
	|      |                      |       | sync pattern, 11-bit   |      |
	|      |                      |       | BT601 (vsde mode)      |      |
	|      |                      |       |                        |      |
	|      |                      |       | 4'b0111: bt_1x without |      |
	|      |                      |       | sync pattern, 19-bit   |      |
	|      |                      |       | BT601 (vsde mode)      |      |
	|      |                      |       |                        |      |
	|      |                      |       | 4'b100x: sensor with   |      |
	|      |                      |       | sync pattern           |      |
	|      |                      |       |                        |      |
	|      |                      |       | 4'b101x: sensor        |      |
	|      |                      |       | without sync pattern,  |      |
	|      |                      |       | use vs + hs (vhs mode) |      |
	|      |                      |       |                        |      |
	|      |                      |       | 4'b110x: sensor        |      |
	|      |                      |       | without sync pattern,  |      |
	|      |                      |       | use vde + hde (vde     |      |
	|      |                      |       | mode)                  |      |
	|      |                      |       |                        |      |
	|      |                      |       | 4'b111x: sensor        |      |
	|      |                      |       | without sync pattern,  |      |
	|      |                      |       | use vs + hde (vsde     |      |
	|      |                      |       | mode)                  |      |
	+------+----------------------+-------+------------------------+------+
	| 13:12| reg_ttl_bt_data_seq  | R/W   | TTL bt data sequence   | 0x0  |
	|      |                      |       |                        |      |
	|      |                      |       | 2'b00: Cb0-Y0-Cr0-Y1   |      |
	|      |                      |       |                        |      |
	|      |                      |       | 2'b01: Cr0-Y0-Cb0-Y1   |      |
	|      |                      |       |                        |      |
	|      |                      |       | 2'b10: Y0-Cb0-Y1-Cr0   |      |
	|      |                      |       |                        |      |
	|      |                      |       | 2'b11: Y0-Cr0-Y1-Cb0   |      |
	+------+----------------------+-------+------------------------+------+
	| 14   | reg_ttl_vs_inv       | R/W   | TTL vs inverse         | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 15   | reg_ttl_hs_inv       | R/W   | TTL hs inverse         | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 31:16| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_14
^^^^^^

.. _table_vi_reg_14:
.. table:: REG_14, Offset Address: 0x014
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 11:0 | reg_ttl_vs_bp        | R/W   | TTL vsync back porch   | 0x0  |
	|      |                      |       | setting                |      |
	+------+----------------------+-------+------------------------+------+
	| 15:12| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 27:16| reg_ttl_hs_bp        | R/W   | TTL hsync back porch   | 0x0  |
	|      |                      |       | setting                |      |
	+------+----------------------+-------+------------------------+------+
	| 31:28| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_18
^^^^^^

.. _table_vi_reg_18:
.. table:: REG_18, Offset Address: 0x018
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 11:0 | reg_ttl_img_wd       | R/W   | TTL image width        | 0x0  |
	|      |                      |       | setting                |      |
	+------+----------------------+-------+------------------------+------+
	| 15:12| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 27:16| reg_ttl_img_ht       | R/W   | TTL image height       | 0x0  |
	|      |                      |       | setting                |      |
	+------+----------------------+-------+------------------------+------+
	| 31:28| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_1C
^^^^^^

.. _table_vi_reg_1c:
.. table:: REG_1C, Offset Address: 0x01c
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 15:0 | reg_ttl_sync_0       | R/W   | TTL sync code 0        | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 31:16| reg_ttl_sync_1       | R/W   | TTL sync code 1        | 0x0  |
	+------+----------------------+-------+------------------------+------+

REG_20
^^^^^^

.. _table_vi_reg_20:
.. table:: REG_20, Offset Address: 0x020
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 15:0 | reg_ttl_sync_2       | R/W   | TTL sync code 2        | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 31:16| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_24
^^^^^^

.. _table_vi_reg_24:
.. table:: REG_24, Offset Address: 0x024
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 15:0 | reg_ttl_sav_vld      | R/W   | TTL valid line SAV     | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 31:16| reg_ttl_sav_blk      | R/W   | TTL blanking line SAV  | 0x0  |
	+------+----------------------+-------+------------------------+------+

REG_28
^^^^^^

.. _table_vi_reg_28:
.. table:: REG_28, Offset Address: 0x028
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 15:0 | reg_ttl_eav_vld      | R/W   | TTL valid line EAV     | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 31:16| reg_ttl_eav_blk      | R/W   | TTL blanking line EAV  | 0x0  |
	+------+----------------------+-------+------------------------+------+

REG_30
^^^^^^

.. _table_vi_reg_30:
.. table:: REG_30, Offset Address: 0x030
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 2:0  | reg_vi_sel           | R/W   | VI input mode select   | 0x0  |
	|      |                      |       |                        |      |
	|      |                      |       | 3'h1: RAW              |      |
	|      |                      |       |                        |      |
	|      |                      |       | 3'h2: BT601            |      |
	|      |                      |       |                        |      |
	|      |                      |       | 3'h3: BT656            |      |
	|      |                      |       |                        |      |
	|      |                      |       | 3'h4: BT1120           |      |
	|      |                      |       |                        |      |
	|      |                      |       | else: reserved         |      |
	+------+----------------------+-------+------------------------+------+
	| 3    | reg_vi_from          | R/W   | VI input from VI0 or   | 0x0  |
	|      |                      |       | VI1                    |      |
	|      |                      |       |                        |      |
	|      |                      |       | 1'b0: from VI0         |      |
	|      |                      |       |                        |      |
	|      |                      |       | 1'b1: from VI1         |      |
	+------+----------------------+-------+------------------------+------+
	| 4    | reg_vi_clk_inv       | R/W   | VI clock inverse       | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 5    | reg_vi_v_sel_vs      | R/W   | 1'b1: vs_in signal as  | 0x1  |
	|      |                      |       | vs                     |      |
	|      |                      |       |                        |      |
	|      |                      |       | 1'b0: vs_in signal as  |      |
	|      |                      |       | vde                    |      |
	+------+----------------------+-------+------------------------+------+
	| 6    | reg_vi_vs_dbg        | R/W   | vsync source select    | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 7    | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 8    | reg_pad_vi0_clk_inv  | R/W   | vi0 clk inverse        | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 9    | reg_pad_vi1_clk_inv  | R/W   | vi1 clk inverse        | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 10   | reg_pad_vi2_clk_inv  | R/W   | vi2 clk inverse        | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 31:11| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_40
^^^^^^

.. _table_vi_reg_40:
.. table:: REG_40, Offset Address: 0x040
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 0    | r\                   | R/W   | Sensor mac hdr manual  | 0x0  |
	|      | eg_sensor_mac_hdr_en |       | mode enable            |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow: Yes            |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Ctrl: up_1t     |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Read Select:    |      |
	|      |                      |       | shrd_sel               |      |
	+------+----------------------+-------+------------------------+------+
	| 1    | reg\_\               | R/W   | Sensor mac vsync       | 0x0  |
	|      | sensor_mac_hdr_vsinv |       | output inverse         |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow: Yes            |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Ctrl: up_1t     |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Read Select:    |      |
	|      |                      |       | shrd_sel               |      |
	+------+----------------------+-------+------------------------+------+
	| 2    | reg\_\               | R/W   | Sensor mac hsync       | 0x0  |
	|      | sensor_mac_hdr_hsinv |       | output inverse         |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow: Yes            |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Ctrl: up_1t     |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Read Select:    |      |
	|      |                      |       | shrd_sel               |      |
	+------+----------------------+-------+------------------------+------+
	| 3    | reg\_\               | R/W   | Sensor mac de output   | 0x0  |
	|      | sensor_mac_hdr_deinv |       | inverse                |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow: Yes            |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Ctrl: up_1t     |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Read Select:    |      |
	|      |                      |       | shrd_sel               |      |
	+------+----------------------+-------+------------------------+------+
	| 4    | reg_se\              | R/W   | Sensor mac hdr[0]      | 0x0  |
	|      | nsor_mac_hdr_hdr0inv |       | output inverse         |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow: Yes            |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Ctrl: up_1t     |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Read Select:    |      |
	|      |                      |       | shrd_sel               |      |
	+------+----------------------+-------+------------------------+------+
	| 5    | reg_se\              | R/W   | Sensor mac hdr[1]      | 0x0  |
	|      | nsor_mac_hdr_hdr1inv |       | output inverse         |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow: Yes            |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Ctrl: up_1t     |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Read Select:    |      |
	|      |                      |       | shrd_sel               |      |
	+------+----------------------+-------+------------------------+------+
	| 6    | reg_s\               | R/W   | Sensor mac blc output  | 0x0  |
	|      | ensor_mac_hdr_blcinv |       | inverse                |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow: Yes            |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Ctrl: up_1t     |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Read Select:    |      |
	|      |                      |       | shrd_sel               |      |
	+------+----------------------+-------+------------------------+------+
	| 7    | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 8    | reg\                 | R/W   | Sensor mac hdr mode    | 0x0  |
	|      | _sensor_mac_hdr_mode |       |                        |      |
	|      |                      |       | 1'b1 stands for HiSPi  |      |
	|      |                      |       | S-SP HDR mode, remove  |      |
	|      |                      |       | HDR blanking line      |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow: Yes            |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Ctrl: up_1t     |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Read Select:    |      |
	|      |                      |       | shrd_sel               |      |
	+------+----------------------+-------+------------------------+------+
	| 31:9 | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_44
^^^^^^

.. _table_vi_reg_44:
.. table:: DMACREG_44_IDREG, Offset Address: 0x044
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 12:0 | reg\_\               | R/W   | Sensor mac hdr long    | 0x0  |
	|      | sensor_mac_hdr_shift |       | exposure shift (long   |      |
	|      |                      |       | exposure lines before  |      |
	|      |                      |       | 1st short exposure     |      |
	|      |                      |       | line)                  |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow: Yes            |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Ctrl: up_1t     |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Read Select:    |      |
	|      |                      |       | shrd_sel               |      |
	+------+----------------------+-------+------------------------+------+
	| 15:13| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 28:16| reg\_\               | R/W   | Sensor mac hdr vsize   | 0x0  |
	|      | sensor_mac_hdr_vsize |       |                        |      |
	|      |                      |       | Shadow: Yes            |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Ctrl: up_1t     |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Read Select:    |      |
	|      |                      |       | shrd_sel               |      |
	+------+----------------------+-------+------------------------+------+
	| 31:29| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_48
^^^^^^

.. _table_vi_reg_48:
.. table:: REG_48, Offset Address: 0x048
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 12:0 | reg_sens\            | R/W   | Info line number       | 0x1  |
	|      | or_mac_info_line_num |       |                        |      |
	|      |                      |       | Shadow: Yes            |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Ctrl: up_1t     |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Read Select:    |      |
	|      |                      |       | shrd_sel               |      |
	+------+----------------------+-------+------------------------+------+
	| 15:13| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 16   | reg_sen\             | R/W   | Remove info line       | 0x0  |
	|      | sor_mac_rm_info_line |       |                        |      |
	|      |                      |       | Shadow: Yes            |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Ctrl: up_1t     |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Read Select:    |      |
	|      |                      |       | shrd_sel               |      |
	+------+----------------------+-------+------------------------+------+
	| 31:17| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_50
^^^^^^

.. _table_vi_reg_50:
.. table:: REG_50, Offset Address: 0x050
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 0    | re\                  | R/W   | BLC0 mode enable       | 0x0  |
	|      | g_sensor_mac_blc0_en |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 1    | re\                  | R/W   | BLC1 mode enable       | 0x0  |
	|      | g_sensor_mac_blc1_en |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 31:2 | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_54
^^^^^^

.. _table_vi_reg_54:
.. table:: REG_54, Offset Address: 0x054
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 12:0 | reg_s\               | R/W   | BLC0 start line number | 0x0  |
	|      | ensor_mac_blc0_start |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 15:13| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 28:16| reg\_\               | R/W   | BLC0 line size         | 0x4  |
	|      | sensor_mac_blc0_size |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 31:29| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_58
^^^^^^

.. _table_vi_reg_58:
.. table:: REG_58, Offset Address: 0x058
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 12:0 | reg_s\               | R/W   | BLC1 start line number | 0x0  |
	|      | ensor_mac_blc1_start |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 15:13| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 28:16| reg\_\               | R/W   | BLC1 line size         | 0x4  |
	|      | sensor_mac_blc1_size |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 31:29| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_60
^^^^^^

.. _table_vi_reg_60:
.. table:: REG_60, Offset Address: 0x060
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 5:0  | reg_vi_vs_sel        | R/W   | vi pin select          | 0x0  |
	|      |                      |       |                        |      |
	|      |                      |       | [5]: from VI1 or VI0   |      |
	|      |                      |       |                        |      |
	|      |                      |       | [4:0]: from which VI   |      |
	|      |                      |       | pad count              |      |
	+------+----------------------+-------+------------------------+------+
	| 7:6  | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 13:8 | reg_vi_hs_sel        | R/W   | vi pin select          | 0x0  |
	|      |                      |       |                        |      |
	|      |                      |       | [5]: from VI1 or VI0   |      |
	|      |                      |       |                        |      |
	|      |                      |       | [4:0]: from which VI   |      |
	|      |                      |       | pad count              |      |
	+------+----------------------+-------+------------------------+------+
	| 15:14| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 21:16| reg_vi_vde_sel       | R/W   | vi pin select          | 0x0  |
	|      |                      |       |                        |      |
	|      |                      |       | [5]: from VI1 or VI0   |      |
	|      |                      |       |                        |      |
	|      |                      |       | [4:0]: from which VI   |      |
	|      |                      |       | pad count              |      |
	+------+----------------------+-------+------------------------+------+
	| 23:22| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 29:24| reg_vi_hde_sel       | R/W   | vi pin select          | 0x0  |
	|      |                      |       |                        |      |
	|      |                      |       | [5]: from VI1 or VI0   |      |
	|      |                      |       |                        |      |
	|      |                      |       | [4:0]: from which VI   |      |
	|      |                      |       | pad count              |      |
	+------+----------------------+-------+------------------------+------+
	| 31:30| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_64
^^^^^^

.. _table_vi_reg_64:
.. table:: REG_64, Offset Address: 0x064
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 5:0  | reg_vi_d0_sel        | R/W   | vi pin select          | 0x0  |
	|      |                      |       |                        |      |
	|      |                      |       | [5]: from VI1 or VI0   |      |
	|      |                      |       |                        |      |
	|      |                      |       | [4:0]: from which VI   |      |
	|      |                      |       | pad count              |      |
	+------+----------------------+-------+------------------------+------+
	| 7:6  | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 13:8 | reg_vi_d1_sel        | R/W   | vi pin select          | 0x0  |
	|      |                      |       |                        |      |
	|      |                      |       | [5]: from VI1 or VI0   |      |
	|      |                      |       |                        |      |
	|      |                      |       | [4:0]: from which VI   |      |
	|      |                      |       | pad count              |      |
	+------+----------------------+-------+------------------------+------+
	| 15:14| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 21:16| reg_vi_d2_sel        | R/W   | vi pin select          | 0x0  |
	|      |                      |       |                        |      |
	|      |                      |       | [5]: from VI1 or VI0   |      |
	|      |                      |       |                        |      |
	|      |                      |       | [4:0]: from which VI   |      |
	|      |                      |       | pad count              |      |
	+------+----------------------+-------+------------------------+------+
	| 23:22| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 29:24| reg_vi_d3_sel        | R/W   | vi pin select          | 0x0  |
	|      |                      |       |                        |      |
	|      |                      |       | [5]: from VI1 or VI0   |      |
	|      |                      |       |                        |      |
	|      |                      |       | [4:0]: from which VI   |      |
	|      |                      |       | pad count              |      |
	+------+----------------------+-------+------------------------+------+
	| 31:30| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_68
^^^^^^

.. _table_vi_reg_68:
.. table:: REG_68, Offset Address: 0x068
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 5:0  | reg_vi_d4_sel        | R/W   | vi pin select          | 0x0  |
	|      |                      |       |                        |      |
	|      |                      |       | [5]: from VI1 or VI0   |      |
	|      |                      |       |                        |      |
	|      |                      |       | [4:0]: from which VI   |      |
	|      |                      |       | pad count              |      |
	+------+----------------------+-------+------------------------+------+
	| 7:6  | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 13:8 | reg_vi_d5_sel        | R/W   | vi pin select          | 0x0  |
	|      |                      |       |                        |      |
	|      |                      |       | [5]: from VI1 or VI0   |      |
	|      |                      |       |                        |      |
	|      |                      |       | [4:0]: from which VI   |      |
	|      |                      |       | pad count              |      |
	+------+----------------------+-------+------------------------+------+
	| 15:14| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 21:16| reg_vi_d6_sel        | R/W   | vi pin select          | 0x0  |
	|      |                      |       |                        |      |
	|      |                      |       | [5]: from VI1 or VI0   |      |
	|      |                      |       |                        |      |
	|      |                      |       | [4:0]: from which VI   |      |
	|      |                      |       | pad count              |      |
	+------+----------------------+-------+------------------------+------+
	| 23:22| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 29:24| reg_vi_d7_sel        | R/W   | vi pin select          | 0x0  |
	|      |                      |       |                        |      |
	|      |                      |       | [5]: from VI1 or VI0   |      |
	|      |                      |       |                        |      |
	|      |                      |       | [4:0]: from which VI   |      |
	|      |                      |       | pad count              |      |
	+------+----------------------+-------+------------------------+------+
	| 31:30| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_6C
^^^^^^

.. _table_vi_reg_6c:
.. table:: REG_6C, Offset Address: 0x06c
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 5:0  | reg_vi_d8_sel        | R/W   | vi pin select          | 0x0  |
	|      |                      |       |                        |      |
	|      |                      |       | [5]: from VI1 or VI0   |      |
	|      |                      |       |                        |      |
	|      |                      |       | [4:0]: from which VI   |      |
	|      |                      |       | pad count              |      |
	+------+----------------------+-------+------------------------+------+
	| 7:6  | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 13:8 | reg_vi_d9_sel        | R/W   | vi pin select          | 0x0  |
	|      |                      |       |                        |      |
	|      |                      |       | [5]: from VI1 or VI0   |      |
	|      |                      |       |                        |      |
	|      |                      |       | [4:0]: from which VI   |      |
	|      |                      |       | pad count              |      |
	+------+----------------------+-------+------------------------+------+
	| 15:14| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 21:16| reg_vi_d10_sel       | R/W   | vi pin select          | 0x0  |
	|      |                      |       |                        |      |
	|      |                      |       | [5]: from VI1 or VI0   |      |
	|      |                      |       |                        |      |
	|      |                      |       | [4:0]: from which VI   |      |
	|      |                      |       | pad count              |      |
	+------+----------------------+-------+------------------------+------+
	| 23:22| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 29:24| reg_vi_d11_sel       | R/W   | vi pin select          | 0x0  |
	|      |                      |       |                        |      |
	|      |                      |       | [5]: from VI1 or VI0   |      |
	|      |                      |       |                        |      |
	|      |                      |       | [4:0]: from which VI   |      |
	|      |                      |       | pad count              |      |
	+------+----------------------+-------+------------------------+------+
	| 31:30| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_70
^^^^^^

.. _table_vi_reg_70:
.. table:: REG_70, Offset Address: 0x070
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 5:0  | reg_vi_d12_sel       | R/W   | vi pin select          | 0x0  |
	|      |                      |       |                        |      |
	|      |                      |       | [5]: from VI1 or VI0   |      |
	|      |                      |       |                        |      |
	|      |                      |       | [4:0]: from which VI   |      |
	|      |                      |       | pad count              |      |
	+------+----------------------+-------+------------------------+------+
	| 7:6  | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 13:8 | reg_vi_d13_sel       | R/W   | vi pin select          | 0x0  |
	|      |                      |       |                        |      |
	|      |                      |       | [5]: from VI1 or VI0   |      |
	|      |                      |       |                        |      |
	|      |                      |       | [4:0]: from which VI   |      |
	|      |                      |       | pad count              |      |
	+------+----------------------+-------+------------------------+------+
	| 15:14| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 21:16| reg_vi_d14_sel       | R/W   | vi pin select          | 0x0  |
	|      |                      |       |                        |      |
	|      |                      |       | [5]: from VI1 or VI0   |      |
	|      |                      |       |                        |      |
	|      |                      |       | [4:0]: from which VI   |      |
	|      |                      |       | pad count              |      |
	+------+----------------------+-------+------------------------+------+
	| 23:22| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 29:24| reg_vi_d15_sel       | R/W   | vi pin select          | 0x0  |
	|      |                      |       |                        |      |
	|      |                      |       | [5]: from VI1 or VI0   |      |
	|      |                      |       |                        |      |
	|      |                      |       | [4:0]: from which VI   |      |
	|      |                      |       | pad count              |      |
	+------+----------------------+-------+------------------------+------+
	| 31:30| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_74
^^^^^^

.. _table_vi_reg_74:
.. table:: REG_74, Offset Address: 0x074
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 2:0  | reg_vi_bt_d0_sel     | R/W   | vi bt pin select from  | 0x0  |
	|      |                      |       | which VI2 pad count    |      |
	+------+----------------------+-------+------------------------+------+
	| 3    | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 6:4  | reg_vi_bt_d1_sel     | R/W   | vi bt pin select from  | 0x1  |
	|      |                      |       | which VI2 pad count    |      |
	+------+----------------------+-------+------------------------+------+
	| 7    | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 10:8 | reg_vi_bt_d2_sel     | R/W   | vi bt pin select from  | 0x2  |
	|      |                      |       | which VI2 pad count    |      |
	+------+----------------------+-------+------------------------+------+
	| 11   | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 14:12| reg_vi_bt_d3_sel     | R/W   | vi bt pin select from  | 0x3  |
	|      |                      |       | which VI2 pad count    |      |
	+------+----------------------+-------+------------------------+------+
	| 15   | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 18:16| reg_vi_bt_d4_sel     | R/W   | vi bt pin select from  | 0x4  |
	|      |                      |       | which VI2 pad count    |      |
	+------+----------------------+-------+------------------------+------+
	| 19   | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 22:20| reg_vi_bt_d5_sel     | R/W   | vi bt pin select from  | 0x5  |
	|      |                      |       | which VI2 pad count    |      |
	+------+----------------------+-------+------------------------+------+
	| 23   | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 26:24| reg_vi_bt_d6_sel     | R/W   | vi bt pin select from  | 0x6  |
	|      |                      |       | which VI2 pad count    |      |
	+------+----------------------+-------+------------------------+------+
	| 27   | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 30:28| reg_vi_bt_d7_sel     | R/W   | vi bt pin select from  | 0x7  |
	|      |                      |       | which VI2 pad count    |      |
	+------+----------------------+-------+------------------------+------+
	| 31   | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_80
^^^^^^

.. _table_vi_reg_80:
.. table:: REG_80, Offset Address: 0x080
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 0    | reg\                 | R/W   | Clear sync_lost signal | 0x0  |
	|      | _bt_clr_sync_lost_1t |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 1    | reg_bt_ip_en         | R/W   | BT path enable         | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 2    | reg_bt_ddr_mode      | R/W   | BT DDR mode            | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 3    | r\                   | R/W   | HS gating by VDE       | 0x0  |
	|      | eg_bt_hs_gate_by_vde |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 4    | reg_bt_vs_inv        | R/W   | vsync inverse          | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 5    | reg_bt_hs_inv        | R/W   | hsync inverse          | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 6    | reg_bt_vs_as_vde     | R/W   | input vsync as vde     | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 7    | reg_bt_hs_as_hde     | R/W   | input hsync as hde     | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 14:8 | reg_bt_sw_en_clk     | R/W   | Clock gating software  | 0x0  |
	|      |                      |       | enable                 |      |
	|      |                      |       |                        |      |
	|      |                      |       | [0]: delay control     |      |
	|      |                      |       | clock enable           |      |
	|      |                      |       |                        |      |
	|      |                      |       | [1]: timing            |      |
	|      |                      |       | demultiplexer clock    |      |
	|      |                      |       | enable                 |      |
	|      |                      |       |                        |      |
	|      |                      |       | [2]: timing gen clock  |      |
	|      |                      |       | enable                 |      |
	|      |                      |       |                        |      |
	|      |                      |       | [3]: rx decode 0 clock |      |
	|      |                      |       | enable                 |      |
	|      |                      |       |                        |      |
	|      |                      |       | [4]: rx decode 1 clock |      |
	|      |                      |       | enable                 |      |
	|      |                      |       |                        |      |
	|      |                      |       | [5]: rx decode 2 clock |      |
	|      |                      |       | enable                 |      |
	|      |                      |       |                        |      |
	|      |                      |       | [6]: rx decode 3 clock |      |
	|      |                      |       | enable                 |      |
	+------+----------------------+-------+------------------------+------+
	| 15   | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 17:16| reg_bt_demux_ch      | R/W   | Demux setting          | 0x0  |
	|      |                      |       |                        |      |
	|      |                      |       | 2'h0: No demux         |      |
	|      |                      |       |                        |      |
	|      |                      |       | 2'h1: Demux 2          |      |
	|      |                      |       |                        |      |
	|      |                      |       | 2'h2: Demux 3          |      |
	|      |                      |       |                        |      |
	|      |                      |       | 2'h3: Demux 4          |      |
	+------+----------------------+-------+------------------------+------+
	| 19:18| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 22:20| reg_bt_fmt_sel       | R/W   | 3'b000 : bt_2x with    | 0x0  |
	|      |                      |       | sync pattern, 9-bit    |      |
	|      |                      |       | BT656 (clock + 8-bit   |      |
	|      |                      |       | data )                 |      |
	|      |                      |       |                        |      |
	|      |                      |       | 3'b001 : bt_1x with    |      |
	|      |                      |       | sync pattern, 17-bit   |      |
	|      |                      |       | BT1120 (clock + 16-bit |      |
	|      |                      |       | data )                 |      |
	|      |                      |       |                        |      |
	|      |                      |       | 3'b010 : bt_2x without |      |
	|      |                      |       | sync pattern, 11-bit   |      |
	|      |                      |       | BT601 (clock + 8-bit   |      |
	|      |                      |       | data + vs + hs)        |      |
	|      |                      |       | (vhs_mode )            |      |
	|      |                      |       |                        |      |
	|      |                      |       | 3'b011 : bt_1x without |      |
	|      |                      |       | sync pattern, 19-bit   |      |
	|      |                      |       | BT601 (clock + 16-bit  |      |
	|      |                      |       | data + vs + hs)        |      |
	|      |                      |       | (vhs_mode )            |      |
	|      |                      |       |                        |      |
	|      |                      |       | 3'b100 : bt_2x without |      |
	|      |                      |       | sync pattern, 11-bit   |      |
	|      |                      |       | BT601 (clock + 8-bit   |      |
	|      |                      |       | data + vde + hde)      |      |
	|      |                      |       | (vde_mode )            |      |
	|      |                      |       |                        |      |
	|      |                      |       | 3'b101 : bt_1x without |      |
	|      |                      |       | sync pattern, 19-bit   |      |
	|      |                      |       | BT601 (clock + 16-bit  |      |
	|      |                      |       | data + vde + hde)      |      |
	|      |                      |       | (vde_mode )            |      |
	|      |                      |       |                        |      |
	|      |                      |       | 3'b110 : bt_2x without |      |
	|      |                      |       | sync pattern, 11-bit   |      |
	|      |                      |       | BT601 (clock + 8-bit   |      |
	|      |                      |       | data + vs + hde)       |      |
	|      |                      |       | (vsde_mode)            |      |
	|      |                      |       |                        |      |
	|      |                      |       | 3'b111 : bt_1x without |      |
	|      |                      |       | sync pattern, 19-bit   |      |
	|      |                      |       | BT601 (clock + 16-bit  |      |
	|      |                      |       | data + vs + hde)       |      |
	|      |                      |       | (vsde_mode)            |      |
	+------+----------------------+-------+------------------------+------+
	| 31:23| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_88
^^^^^^

.. _table_vi_reg_88:
.. table:: REG_88, Offset Address: 0x088
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 11:0 | reg_bt_img_wd_m1     | R/W   | BT image width         | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 15:12| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 27:16| reg_bt_img_ht_m1     | R/W   | BT image height        | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 31:28| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_8C
^^^^^^

.. _table_vi_reg_8c:
.. table:: REG_8C, Offset Address: 0x08c
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 11:0 | reg_bt_vs_bp_m1      | R/W   | BT vsync back porch    | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 15:12| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 27:16| reg_bt_hs_bp_m1      | R/W   | BT hsync back porch    | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 31:28| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_90
^^^^^^

.. _table_vi_reg_90:
.. table:: REG_90, Offset Address: 0x090
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 7:0  | reg_bt_vs_fp_m1      | R/W   | BT vsync front porch   | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 15:8 | reg_bt_hs_fp_m1      | R/W   | BT hsync front porch   | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 31:16| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_94
^^^^^^

.. _table_vi_reg_94:
.. table:: REG_94, Offset Address: 0x094
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 7:0  | reg_bt_sync_0        | R/W   | BT sync code byte 0    | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 15:8 | reg_bt_sync_1        | R/W   | BT sync code byte 1    | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 23:16| reg_bt_sync_2        | R/W   | BT sync code byte 2    | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 31:24| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_98
^^^^^^

.. _table_vi_reg_98:
.. table:: REG_98, Offset Address: 0x098
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 7:0  | reg_bt_sav_vld_0     | R/W   | BT valid SAV sync code | 0x0  |
	|      |                      |       | for demux 0            |      |
	+------+----------------------+-------+------------------------+------+
	| 15:8 | reg_bt_sav_blk_0     | R/W   | BT blank SAV sync code | 0x0  |
	|      |                      |       | for demux 0            |      |
	+------+----------------------+-------+------------------------+------+
	| 23:16| reg_bt_eav_vld_0     | R/W   | BT valid EAV sync code | 0x0  |
	|      |                      |       | for demux 0            |      |
	+------+----------------------+-------+------------------------+------+
	| 31:24| reg_bt_eav_blk_0     | R/W   | BT blank EAV sync code | 0x0  |
	|      |                      |       | for demux 0            |      |
	+------+----------------------+-------+------------------------+------+

REG_9C
^^^^^^

.. _table_vi_reg_9c:
.. table:: REG_9C, Offset Address: 0x09c
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 7:0  | reg_bt_sav_vld_1     | R/W   | BT valid SAV sync code | 0x0  |
	|      |                      |       | for demux 1            |      |
	+------+----------------------+-------+------------------------+------+
	| 15:8 | reg_bt_sav_blk_1     | R/W   | BT blank SAV sync code | 0x0  |
	|      |                      |       | for demux 1            |      |
	+------+----------------------+-------+------------------------+------+
	| 23:16| reg_bt_eav_vld_1     | R/W   | BT valid EAV sync code | 0x0  |
	|      |                      |       | for demux 1            |      |
	+------+----------------------+-------+------------------------+------+
	| 31:24| reg_bt_eav_blk_1     | R/W   | BT blank EAV sync code | 0x0  |
	|      |                      |       | for demux 1            |      |
	+------+----------------------+-------+------------------------+------+

REG_A0
^^^^^^

.. _table_vi_reg_a0:
.. table:: REG_A0, Offset Address: 0x0a0
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 7:0  | reg_bt_sav_vld_2     | R/W   | BT valid SAV sync code | 0x0  |
	|      |                      |       | for demux 2            |      |
	+------+----------------------+-------+------------------------+------+
	| 15:8 | reg_bt_sav_blk_2     | R/W   | BT blank SAV sync code | 0x0  |
	|      |                      |       | for demux 2            |      |
	+------+----------------------+-------+------------------------+------+
	| 23:16| reg_bt_eav_vld_2     | R/W   | BT valid EAV sync code | 0x0  |
	|      |                      |       | for demux 2            |      |
	+------+----------------------+-------+------------------------+------+
	| 31:24| reg_bt_eav_blk_2     | R/W   | BT blank EAV sync code | 0x0  |
	|      |                      |       | for demux 2            |      |
	+------+----------------------+-------+------------------------+------+

REG_A4
^^^^^^

.. _table_vi_reg_a4:
.. table:: REG_A4, Offset Address: 0x0a4
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 7:0  | reg_bt_sav_vld_3     | R/W   | BT valid SAV sync code | 0x0  |
	|      |                      |       | for demux 3            |      |
	+------+----------------------+-------+------------------------+------+
	| 15:8 | reg_bt_sav_blk_3     | R/W   | BT blank SAV sync code | 0x0  |
	|      |                      |       | for demux 3            |      |
	+------+----------------------+-------+------------------------+------+
	| 23:16| reg_bt_eav_vld_3     | R/W   | BT valid EAV sync code | 0x0  |
	|      |                      |       | for demux 3            |      |
	+------+----------------------+-------+------------------------+------+
	| 31:24| reg_bt_eav_blk_3     | R/W   | BT blank EAV sync code | 0x0  |
	|      |                      |       | for demux 3            |      |
	+------+----------------------+-------+------------------------+------+

REG_B0
^^^^^^

.. _table_vi_reg_b0:
.. table:: REG_B0, Offset Address: 0x0b0
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 12:0 | reg_sen\             | R/W   | Pixels before          | 0xFFF|
	|      | sor_mac_crop_start_x |       | reg_s                  |      |
	|      |                      |       | ensor_mac_crop_start_x |      |
	|      |                      |       | will be cropped in     |      |
	|      |                      |       | each line if enable    |      |
	|      |                      |       | r                      |      |
	|      |                      |       | eg_sensor_mac_crop_en. |      |
	+------+----------------------+-------+------------------------+------+
	| 15:13| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 28:16| reg_s\               | R/W   | Pixels after           | 0xFFF|
	|      | ensor_mac_crop_end_x |       | reg                    |      |
	|      |                      |       | _sensor_mac_crop_end_x |      |
	|      |                      |       | will be cropped in     |      |
	|      |                      |       | each line if enable    |      |
	|      |                      |       | r                      |      |
	|      |                      |       | eg_sensor_mac_crop_en. |      |
	+------+----------------------+-------+------------------------+------+
	| 30:29| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 31   | re\                  | R/W   | enable crop function   | 0x0  |
	|      | g_sensor_mac_crop_en |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_B4
^^^^^^

.. _table_vi_reg_b4:
.. table:: REG_B4, Offset Address: 0x0b4
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 12:0 | reg_sen\             | R/W   | Lines before           | 0xFFF|
	|      | sor_mac_crop_start_y |       | reg_s                  |      |
	|      |                      |       | ensor_mac_crop_start_y |      |
	|      |                      |       | will be cropped in     |      |
	|      |                      |       | each frame if enable   |      |
	|      |                      |       | r                      |      |
	|      |                      |       | eg_sensor_mac_crop_en. |      |
	+------+----------------------+-------+------------------------+------+
	| 15:13| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 28:16| reg_s\               | R/W   | Lines after            | 0xFFF|
	|      | ensor_mac_crop_end_y |       | reg                    |      |
	|      |                      |       | _sensor_mac_crop_end_y |      |
	|      |                      |       | will be cropped in     |      |
	|      |                      |       | each frame if enable   |      |
	|      |                      |       | r                      |      |
	|      |                      |       | eg_sensor_mac_crop_en. |      |
	+------+----------------------+-------+------------------------+------+
	| 31:29| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_D0
^^^^^^

.. _table_vi_reg_d0:
.. table:: REG_D0, Offset Address: 0x0d0
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 0    | reg\                 | R/W   | Sub-LVDS lane enable   | 0x0  |
	|      | _ttl_as_slvds_enable |       | for each lane          |      |
	+------+----------------------+-------+------------------------+------+
	| 7:1  | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 9:8  | reg_t\               | R/W   | Sub-LVDS bit mode      | 0x2  |
	|      | tl_as_slvds_bit_mode |       |                        |      |
	|      |                      |       | 2'b00: 8-bit           |      |
	|      |                      |       |                        |      |
	|      |                      |       | 2'b01: 10-bit          |      |
	|      |                      |       |                        |      |
	|      |                      |       | 2'b10: 12-bit          |      |
	+------+----------------------+-------+------------------------+------+
	| 10   | reg_ttl_a\           | R/W   | Sub-LVDS data packet   | 0x0  |
	|      | s_slvds_data_reverse |       | bit inverse            |      |
	+------+----------------------+-------+------------------------+------+
	| 11   | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 12   | reg_t\               | R/W   | Sub-LVDS HDR mode      | 0x0  |
	|      | tl_as_slvds_hdr_mode |       | enable                 |      |
	+------+----------------------+-------+------------------------+------+
	| 13   | reg_ttl\_\           | R/W   | Sub-LVDS HDR pattern   | 0x0  |
	|      | as_slvds_hdr_pattern |       | mode                   |      |
	|      |                      |       |                        |      |
	|      |                      |       | 1'b0: pattern 1        |      |
	|      |                      |       |                        |      |
	|      |                      |       | 1'b1: pattern 2        |      |
	+------+----------------------+-------+------------------------+------+
	| 31:14| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_D4
^^^^^^

.. _table_vi_reg_d4:
.. table:: REG_D4, Offset Address: 0x0d4
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 11:0 | reg_t\               | R/W   | Sub-LVDS SYNC code 1st | 0xFFF|
	|      | tl_as_slvds_sync_1st |       | word                   |      |
	+------+----------------------+-------+------------------------+------+
	| 15:12| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 27:16| reg_t\               | R/W   | Sub-LVDS SYNC code 2nd | 0x000|
	|      | tl_as_slvds_sync_2nd |       | word                   |      |
	+------+----------------------+-------+------------------------+------+
	| 31:28| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_D8
^^^^^^

.. _table_vi_reg_d8:
.. table:: v, Offset Address: 0x0d8
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 11:0 | reg_t\               | R/W   | Sub-LVDS SYNC code 3rd | 0x000|
	|      | tl_as_slvds_sync_3rd |       | word                   |      |
	+------+----------------------+-------+------------------------+------+
	| 15:12| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 27:16| reg_ttl\_\           | R/W   | Normal mode blanking   | 0xAB0|
	|      | as_slvds_norm_bk_sav |       | SAV                    |      |
	+------+----------------------+-------+------------------------+------+
	| 31:28| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_DC
^^^^^^

.. _table_vi_reg_dc:
.. table:: REG_DC, Offset Address: 0x0dc
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 11:0 | reg_ttl\_\           | R/W   | Normal mode blanking   | 0xB60|
	|      | as_slvds_norm_bk_eav |       | EAV                    |      |
	+------+----------------------+-------+------------------------+------+
	| 15:12| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 27:16| reg_t\               | R/W   | Normal mode active SAV | 0x800|
	|      | tl_as_slvds_norm_sav |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 31:28| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_E0
^^^^^^

.. _table_vi_reg_e0:
.. table:: REG_E0, Offset Address: 0x0e0
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 11:0 | reg_t\               | R/W   | Normal mode active EAV | 0x9D0|
	|      | tl_as_slvds_norm_eav |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 15:12| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 27:16| reg_tt\              | R/W   | HDR mode n0 blanking   | 0x2B0|
	|      | l_as_slvds_n0_bk_sav |       | SAV                    |      |
	+------+----------------------+-------+------------------------+------+
	| 31:28| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_E4
^^^^^^

.. _table_vi_reg_e4:
.. table:: REG_E4, Offset Address: 0x0e4
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 11:0 | reg_tt\              | R/W   | HDR mode n0 blanking   | 0x360|
	|      | l_as_slvds_n0_bk_eav |       | EAV                    |      |
	+------+----------------------+-------+------------------------+------+
	| 15:12| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 27:16| reg_tt\              | R/W   | HDR mode n1 blanking   | 0x6B0|
	|      | l_as_slvds_n1_bk_sav |       | SAV                    |      |
	+------+----------------------+-------+------------------------+------+
	| 31:28| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_E8
^^^^^^

.. _table_vi_reg_e8:
.. table:: REG_E8, Offset Address: 0x0e8
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 11:0 | reg_tt\              | R/W   | HDR mode n1 blanking   | 0x760|
	|      | l_as_slvds_n1_bk_eav |       | EAV                    |      |
	+------+----------------------+-------+------------------------+------+
	| 15:12| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 27:16| reg_ttl\             | R/W   | Sub-LVDS mode: n0 long | 0x801|
	|      | _as_slvds_n0_lef_sav |       | exposure sav           |      |
	|      |                      |       |                        |      |
	|      |                      |       | Sub-LVDS 12-bit LEF    |      |
	|      |                      |       | SAV n0 (801)           |      |
	|      |                      |       |                        |      |
	|      |                      |       | Sub-LVDS 10-bit LEF    |      |
	|      |                      |       | SAV n0 (004)           |      |
	|      |                      |       |                        |      |
	|      |                      |       | HiSPi P-SP mode: SOL   |      |
	|      |                      |       | T1 (800)               |      |
	+------+----------------------+-------+------------------------+------+
	| 31:28| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_EC
^^^^^^

.. _table_vi_reg_ec:
.. table:: REG_EC, Offset Address: 0x0ec
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 11:0 | reg_ttl\             | R/W   | Sub-LVDS mode: n0 long | 0x9D1|
	|      | _as_slvds_n0_lef_eav |       | exposure eav           |      |
	|      |                      |       |                        |      |
	|      |                      |       | Sub-LVDS 12-bit LEF    |      |
	|      |                      |       | EAV n0 (9D1)           |      |
	|      |                      |       |                        |      |
	|      |                      |       | Sub-LVDS 10-bit LEF    |      |
	|      |                      |       | EAV n0 (1D4)           |      |
	|      |                      |       |                        |      |
	|      |                      |       | HiSPi P-SP mode: EOL   |      |
	|      |                      |       | T1 (A00)               |      |
	+------+----------------------+-------+------------------------+------+
	| 15:12| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 27:16| reg_ttl\             | R/W   | Sub-LVDS mode: n0      | 0x802|
	|      | _as_slvds_n0_sef_sav |       | short exposure sav     |      |
	|      |                      |       |                        |      |
	|      |                      |       | Sub-LVDS 12-bit SEF    |      |
	|      |                      |       | SAV n0 (802)           |      |
	|      |                      |       |                        |      |
	|      |                      |       | Sub-LVDS 10-bit SEF    |      |
	|      |                      |       | SAV n0 (008)           |      |
	|      |                      |       |                        |      |
	|      |                      |       | HiSPi P-SP mode: SOL   |      |
	|      |                      |       | T2 (820)               |      |
	+------+----------------------+-------+------------------------+------+
	| 31:28| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_F0
^^^^^^

.. _table_vi_reg_f0:
.. table:: REG_F0, Offset Address: 0x0f0
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 11:0 | reg_ttl\             | R/W   | Sub-LVDS mode: n0      | 0x9D2|
	|      | _as_slvds_n0_sef_eav |       | short exposure eav     |      |
	|      |                      |       |                        |      |
	|      |                      |       | Sub-LVDS 12-bit SEF    |      |
	|      |                      |       | EAV n0 (9D2)           |      |
	|      |                      |       |                        |      |
	|      |                      |       | Sub-LVDS 10-bit SEF    |      |
	|      |                      |       | EAV n0 (1d8)           |      |
	|      |                      |       |                        |      |
	|      |                      |       | HiSPi P-SP mode: EOL   |      |
	|      |                      |       | T2 (A20)               |      |
	+------+----------------------+-------+------------------------+------+
	| 15:12| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 27:16| reg_ttl\             | R/W   | Sub-LVDS mode: n1 long | 0xC01|
	|      | _as_slvds_n1_lef_sav |       | exposure sav           |      |
	|      |                      |       |                        |      |
	|      |                      |       | Sub-LVDS 12-bit LEF    |      |
	|      |                      |       | SAV n1 (C01)           |      |
	|      |                      |       |                        |      |
	|      |                      |       | Sub-LVDS 10-bit LEF    |      |
	|      |                      |       | SAV n1 (404)           |      |
	|      |                      |       |                        |      |
	|      |                      |       | HiSPi P-SP mode: SOF   |      |
	|      |                      |       | T1 (C00)               |      |
	+------+----------------------+-------+------------------------+------+
	| 31:28| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_F4
^^^^^^

.. _table_vi_reg_f4:
.. table:: REG_F4, Offset Address: 0x0f4
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 11:0 | reg_ttl\             | R/W   | Sub-LVDS mode: n1 long | 0xDD1|
	|      | _as_slvds_n1_lef_eav |       | exposure eav           |      |
	|      |                      |       |                        |      |
	|      |                      |       | Sub-LVDS 12-bit LEF    |      |
	|      |                      |       | EAV n1 (DD1)           |      |
	|      |                      |       |                        |      |
	|      |                      |       | Sub-LVDS 10-bit LEF    |      |
	|      |                      |       | EAV n1 (5D4)           |      |
	|      |                      |       |                        |      |
	|      |                      |       | HiSPi P-SP mode: EOF   |      |
	|      |                      |       | T1 (E00)               |      |
	+------+----------------------+-------+------------------------+------+
	| 15:12| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 27:16| reg_ttl\             | R/W   | Sub-LVDS mode: n1      | 0xC02|
	|      | _as_slvds_n1_sef_sav |       | short exposure sav     |      |
	|      |                      |       |                        |      |
	|      |                      |       | Sub-LVDS 12-bit SEF    |      |
	|      |                      |       | SAV n1 (C02)           |      |
	|      |                      |       |                        |      |
	|      |                      |       | Sub-LVDS 10-bit SEF    |      |
	|      |                      |       | SAV n1 (408)           |      |
	|      |                      |       |                        |      |
	|      |                      |       | HiSPi P-SP mode: SOF   |      |
	|      |                      |       | T2 (C20)               |      |
	+------+----------------------+-------+------------------------+------+
	| 31:28| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_F8
^^^^^^

.. _table_vi_reg_f8:
.. table:: REG_F8, Offset Address: 0x0f8
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 11:0 | reg_ttl\             | R/W   | Sub-LVDS mode: n1      | 0xDD2|
	|      | _as_slvds_n1_sef_eav |       | short exposure eav     |      |
	|      |                      |       |                        |      |
	|      |                      |       | Sub-LVDS 12-bit SEF    |      |
	|      |                      |       | EAV n1 (DD2)           |      |
	|      |                      |       |                        |      |
	|      |                      |       | Sub-LVDS 10-bit SEF    |      |
	|      |                      |       | EAV n1 (5D8)           |      |
	|      |                      |       |                        |      |
	|      |                      |       | HiSPi P-SP mode: EOF   |      |
	|      |                      |       | T2 (E20)               |      |
	+------+----------------------+-------+------------------------+------+
	| 31:12| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_FC
^^^^^^

.. _table_vi_reg_fc:
.. table:: REG_FC, Offset Address: 0x0fc
	:widths: 1 4 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 11:0 | reg_ttl_as_sl\       | R/W   | vs generate sync code  | 0xC00|
	|      | vds_vs_gen_sync_code |       | value                  |      |
	|      |                      |       | using scenario: HiSPi  |      |
	|      |                      |       | P-SP HDR               |      |
	+------+----------------------+-------+------------------------+------+
	| 12   | reg_ttl_as_slvds\    | R/W   | vs generate by         | 0x0  |
	|      | _vs_gen_by_sync_code |       | identical sync code    |      |
	|      |                      |       | using scenario: HiSPi  |      |
	|      |                      |       | P-SP HDR               |      |
	+------+----------------------+-------+------------------------+------+
	| 31:13| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_100
^^^^^^^

.. _table_vi_reg_100:
.. table:: REG_100, Offset Address: 0x100
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 11:0 | reg_ttl\_\           | R/W   | SAV for n0 long &      | 0x803|
	|      | as_slvds_n0_lsef_sav |       | short exposure both    |      |
	|      |                      |       | exist line             |      |
	|      |                      |       | only used for pattern  |      |
	|      |                      |       | 2                      |      |
	+------+----------------------+-------+------------------------+------+
	| 15:12| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 27:16| reg_ttl\_\           | R/W   | EAV for n0 long &      | 0x9D3|
	|      | as_slvds_n0_lsef_eav |       | short exposure both    |      |
	|      |                      |       | exist line             |      |
	|      |                      |       | only used for pattern  |      |
	|      |                      |       | 2                      |      |
	+------+----------------------+-------+------------------------+------+
	| 31:28| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_104
^^^^^^^

.. _table_vi_reg_104:
.. table:: REG_104, Offset Address: 0x104
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 11:0 | reg_ttl\_\           | R/W   | SAV for n1 long &      | 0xC03|
	|      | as_slvds_n1_lsef_sav |       | short exposure both    |      |
	|      |                      |       | exist line             |      |
	|      |                      |       | only used for pattern  |      |
	|      |                      |       | 2                      |      |
	+------+----------------------+-------+------------------------+------+
	| 15:12| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 27:16| reg_ttl\_\           | R/W   | EAV for n1 long &      | 0xDD3|
	|      | as_slvds_n1_lsef_eav |       | short exposure both    |      |
	|      |                      |       | exist line             |      |
	|      |                      |       | only used for pattern  |      |
	|      |                      |       | 2                      |      |
	+------+----------------------+-------+------------------------+------+
	| 31:28| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_108
^^^^^^^

.. _table_vi_reg_108:
.. table:: REG_108, Offset Address: 0x108
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 13:0 | reg_ttl_a\           | R/W   | Hsize for pattern 2    | 0xF0 |
	|      | s_slvds_hdr_p2_hsize |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 15:14| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 29:16| reg_ttl_as\          | R/W   | Hblank size for        | 0x14 |
	|      | _slvds_hdr_p2_hblank |       | pattern 2              |      |
	+------+----------------------+-------+------------------------+------+
	| 31:30| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_110
^^^^^^^

.. _table_vi_reg_110:
.. table:: REG_110, Offset Address: 0x110
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 0    | r\                   | R/W   | HiSPi mode enable      | 0x0  |
	|      | eg_ttl_as_hispi_mode |       |                        |      |
	|      |                      |       | 1'b0: Sub-LVDS         |      |
	|      |                      |       |                        |      |
	|      |                      |       | 1'b1: HiSPi            |      |
	+------+----------------------+-------+------------------------+------+
	| 1    | reg_tt\              | R/W   | HiSPi DE de-assert by  | 0x0  |
	|      | l_as_hispi_use_hsize |       | register count         |      |
	+------+----------------------+-------+------------------------+------+
	| 3:2  | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 4    | reg_ttl_a\           | R/W   | HiSPi P-SP HDR mode    | 0x0  |
	|      | s_hispi_hdr_psp_mode |       | enable                 |      |
	+------+----------------------+-------+------------------------+------+
	| 31:5 | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_114
^^^^^^^

.. _table_vi_reg_114:
.. table:: REG_114, Offset Address: 0x114
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 11:0 | reg_t\               | R/W   | HiSPi SOF sync code    | 0xC00|
	|      | tl_as_hispi_norm_sof |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 15:12| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 27:16| reg_t\               | R/W   | HiSPi EOF sync code    | 0xE00|
	|      | tl_as_hispi_norm_eof |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 31:28| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_118
^^^^^^^

.. _table_vi_reg_118:
.. table:: REG_118, Offset Address: 0x118
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 11:0 | reg_ttl\             | R/W   | HiSPi HDR T1 SOF       | 0xC00|
	|      | _as_hispi_hdr_t1_sof |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 15:12| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 27:16| reg_ttl\             | R/W   | HiSPi HDR T1 EOF       | 0xE00|
	|      | _as_hispi_hdr_t1_eof |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 31:28| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_11C
^^^^^^^

.. _table_vi_reg_11c:
.. table:: REG_11C, Offset Address: 0x11c
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 11:0 | reg_ttl\             | R/W   | HiSPi HDR T1 SOL       | 0x800|
	|      | _as_hispi_hdr_t1_sol |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 15:12| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 27:16| reg_ttl\             | R/W   | HiSPi HDR T1 EOL       | 0xA00|
	|      | _as_hispi_hdr_t1_eol |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 31:28| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_120
^^^^^^^

.. _table_vi_reg_120:
.. table:: REG_120, Offset Address: 0x120
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 11:0 | reg_ttl\             | R/W   | HiSPi HDR T2 SOF       | 0xC20|
	|      | _as_hispi_hdr_t2_sof |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 15:12| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 27:16| reg_ttl\             | R/W   | HiSPi HDR T2 EOF       | 0xE20|
	|      | _as_hispi_hdr_t2_eof |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 31:28| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_124
^^^^^^^

.. _table_vi_reg_124:
.. table:: REG_124, Offset Address: 0x124
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 11:0 | reg_ttl\             | R/W   | HiSPi HDR T2 SOL       | 0x820|
	|      | _as_hispi_hdr_t2_sol |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 15:12| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 27:16| reg_ttl\             | R/W   | HiSPi HDR T2 EOL       | 0xA20|
	|      | _as_hispi_hdr_t2_eol |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 31:28| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
