vhdl xil_defaultlib  \
"../../../bd/soc_design/ip/soc_design_axi_smc_0/bd_0/ip/ip_1/sim/bd_404a_psr_aclk_0.vhd" \
"../../../bd/soc_design/ip/soc_design_rst_ps7_0_100M_0/sim/soc_design_rst_ps7_0_100M_0.vhd" \
"../../../bd/soc_design/ipshared/55d5/hdl/two_bit_adder_slave_lite_v1_0_S00_AXI.vhd" \
"../../../bd/soc_design/ipshared/55d5/hdl/two_bit_adder.vhd" \
"../../../bd/soc_design/ip/soc_design_two_bit_adder_0_1/sim/soc_design_two_bit_adder_0_1.vhd" \
"../../../bd/soc_design/ipshared/cc41/hdl/instruments_slave_lite_v1_0_S00_AXI.vhd" \
"../../../bd/soc_design/ipshared/cc41/hdl/instruments.vhd" \
"../../../bd/soc_design/ip/soc_design_instruments_0_0/sim/soc_design_instruments_0_0.vhd" \

# Do not sort compile order
nosort
