Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri May 26 10:33:26 2023
| Host         : LAPTOP-6KGVJPCT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 19 register/latch pins with no clock driven by root clock pin: rst_in (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sys_clk (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][0]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][10]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][11]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][12]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][13]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][14]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][15]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][16]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][17]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][18]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][19]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][1]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][20]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][21]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][22]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][23]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][24]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][25]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][26]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][27]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][28]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][29]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][2]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][30]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][31]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][3]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][4]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][5]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][6]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][7]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][8]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][9]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][0]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][10]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][11]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][12]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][13]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][14]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][15]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][16]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][17]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][18]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][19]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][1]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][20]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][21]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][22]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][23]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][24]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][25]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][26]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][27]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][28]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][29]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][2]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][30]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][31]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][3]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][4]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][5]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][6]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][7]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][8]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][9]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][0]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][10]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][11]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][12]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][13]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][14]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][15]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][16]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][17]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][18]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][19]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][1]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][20]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][21]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][22]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][23]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][24]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][25]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][26]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][27]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][28]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][29]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][2]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][30]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][31]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][3]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][4]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][5]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][6]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][7]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][8]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][9]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][0]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][10]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][11]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][12]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][13]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][14]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][15]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][16]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][17]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][18]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][19]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][1]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][20]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][21]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][22]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][23]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][24]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][25]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][26]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][27]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][28]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][29]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][2]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][30]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][31]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][3]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][4]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][5]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][6]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][7]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][8]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][9]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][0]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][10]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][11]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][12]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][13]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][14]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][15]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][16]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][17]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][18]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][19]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][1]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][20]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][21]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][22]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][23]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][24]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][25]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][26]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][27]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][28]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][29]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][2]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][30]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][31]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][3]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][4]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][5]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][6]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][7]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][8]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][9]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][0]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][10]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][11]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][12]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][13]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][14]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][15]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][16]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][17]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][18]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][19]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][1]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][20]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][21]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][22]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][23]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][24]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][25]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][26]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][27]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][28]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][29]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][2]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][30]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][31]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][3]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][4]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][5]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][6]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][7]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][8]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][9]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][0]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][10]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][11]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][12]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][13]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][14]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][15]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][16]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][17]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][18]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][19]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][1]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][20]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][21]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][22]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][23]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][24]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][25]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][26]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][27]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][28]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][29]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][2]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][30]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][31]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][3]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][4]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][5]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][6]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][7]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][8]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][9]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][0]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][10]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][11]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][12]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][13]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][14]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][15]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][16]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][17]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][18]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][19]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][1]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][20]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][21]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][22]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][23]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][24]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][25]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][26]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][27]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][28]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][29]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][2]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][30]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][31]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][3]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][4]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][5]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][6]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][7]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][8]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][9]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][0]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][10]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][11]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][12]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][13]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][14]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][15]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][16]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][17]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][18]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][19]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][1]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][20]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][21]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][22]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][23]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][24]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][25]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][26]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][27]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][28]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][29]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][2]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][30]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][31]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][3]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][4]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][5]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][6]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][7]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][8]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][9]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][0]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][10]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][11]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][12]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][13]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][14]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][15]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][16]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][17]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][18]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][19]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][1]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][20]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][21]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][22]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][23]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][24]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][25]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][26]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][27]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][28]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][29]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][2]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][30]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][31]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][3]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][4]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][5]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][6]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][7]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][8]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][9]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][0]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][10]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][11]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][12]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][13]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][14]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][15]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][16]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][17]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][18]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][19]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][1]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][20]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][21]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][22]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][23]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][24]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][25]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][26]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][27]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][28]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][29]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][2]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][30]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][31]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][3]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][4]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][5]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][6]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][7]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][8]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][9]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][0]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][10]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][11]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][12]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][13]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][14]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][15]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][16]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][17]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][18]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][19]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][1]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][20]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][21]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][22]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][23]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][24]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][25]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][26]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][27]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][28]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][29]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][2]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][30]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][31]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][3]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][4]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][5]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][6]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][7]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][8]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][9]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][0]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][10]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][11]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][12]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][13]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][14]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][15]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][16]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][17]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][18]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][19]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][1]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][20]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][21]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][22]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][23]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][24]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][25]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][26]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][27]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][28]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][29]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][2]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][30]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][31]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][3]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][4]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][5]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][6]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][7]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][8]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][9]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][0]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][10]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][11]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][12]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][13]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][14]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][15]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][16]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][17]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][18]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][19]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][1]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][20]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][21]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][22]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][23]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][24]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][25]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][26]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][27]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][28]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][29]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][2]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][30]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][31]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][3]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][4]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][5]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][6]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][7]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][8]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][9]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][0]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][10]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][11]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][12]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][13]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][14]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][15]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][16]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][17]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][18]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][19]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][1]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][20]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][21]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][22]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][23]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][24]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][25]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][26]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][27]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][28]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][29]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][2]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][30]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][31]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][3]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][4]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][5]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][6]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][7]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][8]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][9]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][0]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][10]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][11]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][12]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][13]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][14]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][15]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][16]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][17]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][18]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][19]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][1]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][20]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][21]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][22]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][23]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][24]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][25]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][26]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][27]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][28]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][29]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][2]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][30]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][31]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][3]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][4]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][5]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][6]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][7]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][8]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][9]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][0]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][10]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][11]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][12]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][13]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][14]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][15]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][16]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][17]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][18]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][19]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][1]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][20]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][21]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][22]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][23]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][24]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][25]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][26]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][27]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][28]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][29]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][2]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][30]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][31]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][3]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][4]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][5]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][6]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][7]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][8]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][9]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][0]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][10]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][11]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][12]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][13]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][14]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][15]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][16]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][17]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][18]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][19]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][1]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][20]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][21]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][22]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][23]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][24]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][25]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][26]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][27]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][28]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][29]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][2]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][30]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][31]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][3]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][4]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][5]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][6]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][7]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][8]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][9]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][0]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][10]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][11]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][12]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][13]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][14]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][15]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][16]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][17]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][18]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][19]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][1]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][20]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][21]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][22]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][23]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][24]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][25]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][26]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][27]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][28]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][29]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][2]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][30]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][31]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][3]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][4]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][5]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][6]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][7]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][8]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][9]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][0]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][10]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][11]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][12]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][13]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][14]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][15]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][16]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][17]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][18]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][19]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][1]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][20]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][21]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][22]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][23]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][24]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][25]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][26]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][27]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][28]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][29]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][2]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][30]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][31]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][3]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][4]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][5]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][6]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][7]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][8]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][9]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][0]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][10]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][11]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][12]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][13]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][14]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][15]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][16]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][17]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][18]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][19]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][1]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][20]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][21]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][22]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][23]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][24]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][25]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][26]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][27]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][28]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][29]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][2]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][30]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][31]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][3]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][4]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][5]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][6]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][7]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][8]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][9]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][0]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][10]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][11]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][12]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][13]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][14]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][15]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][16]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][17]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][18]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][19]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][1]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][20]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][21]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][22]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][23]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][24]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][25]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][26]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][27]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][28]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][29]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][2]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][30]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][31]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][3]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][4]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][5]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][6]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][7]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][8]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][9]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][0]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][10]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][11]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][12]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][13]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][14]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][15]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][16]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][17]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][18]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][19]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][1]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][20]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][21]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][22]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][23]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][24]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][25]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][26]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][27]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][28]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][29]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][2]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][30]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][31]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][3]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][4]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][5]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][6]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][7]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][8]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][9]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][0]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][10]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][11]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][12]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][13]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][14]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][15]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][16]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][17]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][18]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][19]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][1]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][20]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][21]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][22]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][23]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][24]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][25]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][26]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][27]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][28]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][29]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][2]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][30]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][31]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][3]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][4]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][5]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][6]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][7]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][8]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][9]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][0]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][10]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][11]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][12]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][13]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][14]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][15]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][16]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][17]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][18]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][19]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][1]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][20]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][21]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][22]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][23]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][24]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][25]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][26]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][27]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][28]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][29]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][2]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][30]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][31]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][3]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][4]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][5]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][6]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][7]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][8]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][9]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][0]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][10]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][11]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][12]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][13]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][14]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][15]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][16]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][17]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][18]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][19]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][1]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][20]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][21]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][22]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][23]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][24]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][25]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][26]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][27]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][28]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][29]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][2]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][30]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][31]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][3]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][4]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][5]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][6]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][7]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][8]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][9]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][0]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][10]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][11]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][12]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][13]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][14]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][15]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][16]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][17]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][18]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][19]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][1]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][20]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][21]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][22]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][23]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][24]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][25]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][26]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][27]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][28]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][29]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][2]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][30]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][31]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][3]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][4]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][5]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][6]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][7]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][8]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][9]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][0]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][10]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][11]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][12]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][13]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][14]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][15]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][16]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][17]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][18]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][19]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][1]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][20]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][21]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][22]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][23]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][24]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][25]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][26]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][27]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][28]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][29]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][2]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][30]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][31]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][3]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][4]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][5]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][6]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][7]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][8]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][9]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][0]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][10]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][11]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][12]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][13]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][14]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][15]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][16]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][17]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][18]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][19]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][1]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][20]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][21]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][22]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][23]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][24]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][25]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][26]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][27]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][28]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][29]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][2]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][30]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][31]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][3]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][4]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][5]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][6]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][7]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][8]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][9]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][0]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][10]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][11]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][12]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][13]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][14]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][15]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][16]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][17]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][18]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][19]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][1]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][20]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][21]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][22]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][23]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][24]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][25]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][26]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][27]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][28]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][29]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][2]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][30]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][31]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][3]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][4]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][5]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][6]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][7]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][8]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][9]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][0]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][10]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][11]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][12]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][13]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][14]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][15]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][16]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][17]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][18]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][19]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][1]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][20]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][21]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][22]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][23]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][24]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][25]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][26]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][27]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][28]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][29]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][2]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][30]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][31]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][3]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][4]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][5]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][6]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][7]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][8]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][9]/Q (HIGH)

 There are 208 register/latch pins with no clock driven by root clock pin: uart/inst/upg_inst/rdStat_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 647 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 34 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     22.567        0.000                      0                 2958        0.076        0.000                      0                 2958        3.000        0.000                       0                  1316  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                ------------         ----------      --------------
clock1/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_cpuclk    {0.000 50.000}       100.000         10.000          
  clk_out2_cpuclk    {0.000 50.000}       100.000         10.000          
  clkfbout_cpuclk    {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock1/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_cpuclk         22.567        0.000                      0                 2622        0.116        0.000                      0                 2622       49.500        0.000                       0                  1140  
  clk_out2_cpuclk         92.402        0.000                      0                  643        0.076        0.000                      0                  643       49.020        0.000                       0                   206  
  clkfbout_cpuclk                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock       To Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------       --------             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_cpuclk  clk_out1_cpuclk       42.187        0.000                      0                 1550        0.712        0.000                      0                 1550  
clk_out1_cpuclk  clk_out2_cpuclk       44.438        0.000                      0                  342        0.744        0.000                      0                  342  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_out1_cpuclk    clk_out1_cpuclk         70.732        0.000                      0                   19        1.625        0.000                      0                   19  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock1/inst/clk_in1
  To Clock:  clock1/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock1/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock1/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  clock1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  clock1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  clock1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  clock1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  clock1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  clock1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack       22.567ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.567ns  (required time - arrival time)
  Source:                 Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_cpuclk fall@50.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        26.077ns  (logic 4.492ns (17.226%)  route 21.585ns (82.774%))
  Logic Levels:           12  (LUT4=2 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.680ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.888ns = ( 49.112 - 50.000 ) 
    Source Clock Delay      (SCD):    0.202ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -5.836 r  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -4.125    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.029 r  clock1/inst/clkout1_buf/O
                         net (fo=1074, routed)        1.898    -2.131    Ifetch/CLK
    SLICE_X60Y90         LUT4 (Prop_lut4_I3_O)        0.116    -2.015 r  Ifetch/instruction_memory_i_1/O
                         net (fo=32, routed)          2.218     0.202    Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.658     2.860 r  Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.215     4.075    Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[0]
    SLICE_X72Y60         LUT6 (Prop_lut6_I1_O)        0.124     4.199 r  Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=129, routed)         6.566    10.765    decoder/douta[9]
    SLICE_X45Y102        MUXF7 (Prop_muxf7_S_O)       0.296    11.061 f  decoder/register_reg[0][25]_i_37/O
                         net (fo=2, routed)           0.651    11.712    decoder/register_reg[0][25]_i_37_n_0
    SLICE_X43Y102        LUT6 (Prop_lut6_I5_O)        0.298    12.010 f  decoder/register[0][25]_i_17/O
                         net (fo=7, routed)           1.717    13.727    decoder/read_data1[25]
    SLICE_X37Y87         LUT6 (Prop_lut6_I1_O)        0.124    13.851 f  decoder/register[0][15]_i_56/O
                         net (fo=16, routed)          0.810    14.661    decoder/register[0][15]_i_56_n_0
    SLICE_X37Y85         LUT6 (Prop_lut6_I4_O)        0.124    14.785 r  decoder/register[0][15]_i_41/O
                         net (fo=28, routed)          1.273    16.058    decoder/register[0][15]_i_41_n_0
    SLICE_X37Y81         LUT4 (Prop_lut4_I0_O)        0.124    16.182 r  decoder/register[0][8]_i_36/O
                         net (fo=1, routed)           0.287    16.469    decoder/register[0][8]_i_36_n_0
    SLICE_X35Y81         LUT5 (Prop_lut5_I0_O)        0.124    16.593 r  decoder/register[0][8]_i_27/O
                         net (fo=1, routed)           0.698    17.291    decoder/register[0][8]_i_27_n_0
    SLICE_X35Y78         LUT6 (Prop_lut6_I5_O)        0.124    17.415 r  decoder/register[0][8]_i_17/O
                         net (fo=4, routed)           0.677    18.092    decoder/register[0][8]_i_17_n_0
    SLICE_X36Y77         LUT5 (Prop_lut5_I4_O)        0.124    18.216 r  decoder/register[0][8]_i_12/O
                         net (fo=2, routed)           1.197    19.413    Ifetch/register_reg[27][1]_1
    SLICE_X43Y77         LUT6 (Prop_lut6_I1_O)        0.124    19.537 r  Ifetch/register[0][8]_i_6/O
                         net (fo=1, routed)           0.787    20.324    Ifetch/register[0][8]_i_6_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I1_O)        0.124    20.448 r  Ifetch/register[0][8]_i_2/O
                         net (fo=2, routed)           1.570    22.019    Ifetch/ALU_result[8]
    SLICE_X55Y87         LUT4 (Prop_lut4_I3_O)        0.124    22.143 r  Ifetch/data_memory_i_10/O
                         net (fo=15, routed)          4.136    26.279    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[6]
    RAMB36_X0Y19         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                  IBUF                         0.000    50.000 f  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    43.839 f  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    45.470    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.561 f  clock1/inst/clkout1_buf/O
                         net (fo=1074, routed)        2.025    47.586    dmemory/clk_out1
    SLICE_X53Y98         LUT4 (Prop_lut4_I0_O)        0.100    47.686 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          1.427    49.112    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.410    49.523    
                         clock uncertainty           -0.111    49.412    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    48.846    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.846    
                         arrival time                         -26.279    
  -------------------------------------------------------------------
                         slack                                 22.567    

Slack (MET) :             22.628ns  (required time - arrival time)
  Source:                 Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_cpuclk fall@50.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        26.015ns  (logic 4.492ns (17.267%)  route 21.523ns (82.733%))
  Logic Levels:           12  (LUT4=2 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.680ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.888ns = ( 49.112 - 50.000 ) 
    Source Clock Delay      (SCD):    0.202ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -5.836 r  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -4.125    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.029 r  clock1/inst/clkout1_buf/O
                         net (fo=1074, routed)        1.898    -2.131    Ifetch/CLK
    SLICE_X60Y90         LUT4 (Prop_lut4_I3_O)        0.116    -2.015 r  Ifetch/instruction_memory_i_1/O
                         net (fo=32, routed)          2.218     0.202    Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.658     2.860 r  Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.215     4.075    Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[0]
    SLICE_X72Y60         LUT6 (Prop_lut6_I1_O)        0.124     4.199 r  Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=129, routed)         6.566    10.765    decoder/douta[9]
    SLICE_X45Y102        MUXF7 (Prop_muxf7_S_O)       0.296    11.061 f  decoder/register_reg[0][25]_i_37/O
                         net (fo=2, routed)           0.651    11.712    decoder/register_reg[0][25]_i_37_n_0
    SLICE_X43Y102        LUT6 (Prop_lut6_I5_O)        0.298    12.010 f  decoder/register[0][25]_i_17/O
                         net (fo=7, routed)           1.717    13.727    decoder/read_data1[25]
    SLICE_X37Y87         LUT6 (Prop_lut6_I1_O)        0.124    13.851 f  decoder/register[0][15]_i_56/O
                         net (fo=16, routed)          0.810    14.661    decoder/register[0][15]_i_56_n_0
    SLICE_X37Y85         LUT6 (Prop_lut6_I4_O)        0.124    14.785 r  decoder/register[0][15]_i_41/O
                         net (fo=28, routed)          1.402    16.186    decoder/register[0][15]_i_41_n_0
    SLICE_X37Y79         LUT4 (Prop_lut4_I0_O)        0.124    16.310 r  decoder/register[0][9]_i_49/O
                         net (fo=1, routed)           0.573    16.883    decoder/register[0][9]_i_49_n_0
    SLICE_X38Y77         LUT5 (Prop_lut5_I0_O)        0.124    17.007 r  decoder/register[0][9]_i_40/O
                         net (fo=1, routed)           0.680    17.687    decoder/register[0][9]_i_40_n_0
    SLICE_X38Y77         LUT6 (Prop_lut6_I5_O)        0.124    17.811 r  decoder/register[0][9]_i_24/O
                         net (fo=5, routed)           0.460    18.272    decoder/register[0][9]_i_24_n_0
    SLICE_X38Y78         LUT5 (Prop_lut5_I0_O)        0.124    18.396 r  decoder/register[0][5]_i_13/O
                         net (fo=2, routed)           0.511    18.906    decoder/register[0][5]_i_13_n_0
    SLICE_X39Y78         LUT6 (Prop_lut6_I1_O)        0.124    19.030 f  decoder/register[0][4]_i_7/O
                         net (fo=1, routed)           0.624    19.655    Ifetch/register_reg[27][1]
    SLICE_X46Y78         LUT6 (Prop_lut6_I3_O)        0.124    19.779 r  Ifetch/register[0][4]_i_2/O
                         net (fo=2, routed)           1.640    21.418    Ifetch/ALU_result[4]
    SLICE_X56Y86         LUT4 (Prop_lut4_I3_O)        0.124    21.542 r  Ifetch/data_memory_i_14/O
                         net (fo=15, routed)          4.676    26.218    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[2]
    RAMB36_X0Y19         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                  IBUF                         0.000    50.000 f  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    43.839 f  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    45.470    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.561 f  clock1/inst/clkout1_buf/O
                         net (fo=1074, routed)        2.025    47.586    dmemory/clk_out1
    SLICE_X53Y98         LUT4 (Prop_lut4_I0_O)        0.100    47.686 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          1.427    49.112    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.410    49.523    
                         clock uncertainty           -0.111    49.412    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    48.846    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.846    
                         arrival time                         -26.218    
  -------------------------------------------------------------------
                         slack                                 22.628    

Slack (MET) :             22.691ns  (required time - arrival time)
  Source:                 Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_cpuclk fall@50.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        26.200ns  (logic 4.492ns (17.145%)  route 21.708ns (82.855%))
  Logic Levels:           12  (LUT4=2 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.640ns = ( 49.360 - 50.000 ) 
    Source Clock Delay      (SCD):    0.202ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -5.836 r  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -4.125    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.029 r  clock1/inst/clkout1_buf/O
                         net (fo=1074, routed)        1.898    -2.131    Ifetch/CLK
    SLICE_X60Y90         LUT4 (Prop_lut4_I3_O)        0.116    -2.015 r  Ifetch/instruction_memory_i_1/O
                         net (fo=32, routed)          2.218     0.202    Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.658     2.860 r  Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.215     4.075    Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[0]
    SLICE_X72Y60         LUT6 (Prop_lut6_I1_O)        0.124     4.199 r  Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=129, routed)         6.566    10.765    decoder/douta[9]
    SLICE_X45Y102        MUXF7 (Prop_muxf7_S_O)       0.296    11.061 f  decoder/register_reg[0][25]_i_37/O
                         net (fo=2, routed)           0.651    11.712    decoder/register_reg[0][25]_i_37_n_0
    SLICE_X43Y102        LUT6 (Prop_lut6_I5_O)        0.298    12.010 f  decoder/register[0][25]_i_17/O
                         net (fo=7, routed)           1.717    13.727    decoder/read_data1[25]
    SLICE_X37Y87         LUT6 (Prop_lut6_I1_O)        0.124    13.851 f  decoder/register[0][15]_i_56/O
                         net (fo=16, routed)          0.810    14.661    decoder/register[0][15]_i_56_n_0
    SLICE_X37Y85         LUT6 (Prop_lut6_I4_O)        0.124    14.785 r  decoder/register[0][15]_i_41/O
                         net (fo=28, routed)          1.402    16.186    decoder/register[0][15]_i_41_n_0
    SLICE_X37Y79         LUT4 (Prop_lut4_I0_O)        0.124    16.310 r  decoder/register[0][9]_i_49/O
                         net (fo=1, routed)           0.573    16.883    decoder/register[0][9]_i_49_n_0
    SLICE_X38Y77         LUT5 (Prop_lut5_I0_O)        0.124    17.007 r  decoder/register[0][9]_i_40/O
                         net (fo=1, routed)           0.680    17.687    decoder/register[0][9]_i_40_n_0
    SLICE_X38Y77         LUT6 (Prop_lut6_I5_O)        0.124    17.811 r  decoder/register[0][9]_i_24/O
                         net (fo=5, routed)           0.845    18.656    decoder/register[0][9]_i_24_n_0
    SLICE_X37Y78         LUT5 (Prop_lut5_I4_O)        0.124    18.780 r  decoder/register[0][6]_i_15/O
                         net (fo=1, routed)           0.775    19.555    decoder/register[0][6]_i_15_n_0
    SLICE_X39Y78         LUT6 (Prop_lut6_I5_O)        0.124    19.679 f  decoder/register[0][6]_i_7/O
                         net (fo=1, routed)           0.714    20.394    Ifetch/register_reg[27][0]_3
    SLICE_X44Y78         LUT6 (Prop_lut6_I3_O)        0.124    20.518 r  Ifetch/register[0][6]_i_2/O
                         net (fo=2, routed)           1.251    21.769    Ifetch/ALU_result[6]
    SLICE_X56Y87         LUT4 (Prop_lut4_I3_O)        0.124    21.893 r  Ifetch/data_memory_i_12/O
                         net (fo=15, routed)          4.510    26.403    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addra[4]
    RAMB36_X0Y16         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                  IBUF                         0.000    50.000 f  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    43.839 f  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    45.470    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.561 f  clock1/inst/clkout1_buf/O
                         net (fo=1074, routed)        2.025    47.586    dmemory/clk_out1
    SLICE_X53Y98         LUT4 (Prop_lut4_I0_O)        0.100    47.686 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          1.675    49.360    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.410    49.771    
                         clock uncertainty           -0.111    49.660    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    49.094    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         49.094    
                         arrival time                         -26.403    
  -------------------------------------------------------------------
                         slack                                 22.691    

Slack (MET) :             22.742ns  (required time - arrival time)
  Source:                 Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_cpuclk fall@50.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        25.902ns  (logic 4.492ns (17.343%)  route 21.410ns (82.657%))
  Logic Levels:           12  (LUT4=2 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.680ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.888ns = ( 49.112 - 50.000 ) 
    Source Clock Delay      (SCD):    0.202ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -5.836 r  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -4.125    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.029 r  clock1/inst/clkout1_buf/O
                         net (fo=1074, routed)        1.898    -2.131    Ifetch/CLK
    SLICE_X60Y90         LUT4 (Prop_lut4_I3_O)        0.116    -2.015 r  Ifetch/instruction_memory_i_1/O
                         net (fo=32, routed)          2.218     0.202    Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.658     2.860 r  Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.215     4.075    Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[0]
    SLICE_X72Y60         LUT6 (Prop_lut6_I1_O)        0.124     4.199 r  Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=129, routed)         6.566    10.765    decoder/douta[9]
    SLICE_X45Y102        MUXF7 (Prop_muxf7_S_O)       0.296    11.061 f  decoder/register_reg[0][25]_i_37/O
                         net (fo=2, routed)           0.651    11.712    decoder/register_reg[0][25]_i_37_n_0
    SLICE_X43Y102        LUT6 (Prop_lut6_I5_O)        0.298    12.010 f  decoder/register[0][25]_i_17/O
                         net (fo=7, routed)           1.717    13.727    decoder/read_data1[25]
    SLICE_X37Y87         LUT6 (Prop_lut6_I1_O)        0.124    13.851 f  decoder/register[0][15]_i_56/O
                         net (fo=16, routed)          0.810    14.661    decoder/register[0][15]_i_56_n_0
    SLICE_X37Y85         LUT6 (Prop_lut6_I4_O)        0.124    14.785 r  decoder/register[0][15]_i_41/O
                         net (fo=28, routed)          1.273    16.058    decoder/register[0][15]_i_41_n_0
    SLICE_X37Y81         LUT4 (Prop_lut4_I0_O)        0.124    16.182 r  decoder/register[0][8]_i_36/O
                         net (fo=1, routed)           0.287    16.469    decoder/register[0][8]_i_36_n_0
    SLICE_X35Y81         LUT5 (Prop_lut5_I0_O)        0.124    16.593 r  decoder/register[0][8]_i_27/O
                         net (fo=1, routed)           0.698    17.291    decoder/register[0][8]_i_27_n_0
    SLICE_X35Y78         LUT6 (Prop_lut6_I5_O)        0.124    17.415 r  decoder/register[0][8]_i_17/O
                         net (fo=4, routed)           0.677    18.092    decoder/register[0][8]_i_17_n_0
    SLICE_X36Y77         LUT5 (Prop_lut5_I4_O)        0.124    18.216 r  decoder/register[0][8]_i_12/O
                         net (fo=2, routed)           0.969    19.185    Ifetch/register_reg[27][1]_1
    SLICE_X43Y77         LUT6 (Prop_lut6_I4_O)        0.124    19.309 r  Ifetch/register[0][7]_i_6/O
                         net (fo=1, routed)           0.151    19.460    Ifetch/register[0][7]_i_6_n_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I1_O)        0.124    19.584 r  Ifetch/register[0][7]_i_2/O
                         net (fo=2, routed)           1.626    21.210    Ifetch/ALU_result[7]
    SLICE_X55Y86         LUT4 (Prop_lut4_I3_O)        0.124    21.334 r  Ifetch/data_memory_i_11/O
                         net (fo=15, routed)          4.770    26.104    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[5]
    RAMB36_X0Y19         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                  IBUF                         0.000    50.000 f  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    43.839 f  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    45.470    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.561 f  clock1/inst/clkout1_buf/O
                         net (fo=1074, routed)        2.025    47.586    dmemory/clk_out1
    SLICE_X53Y98         LUT4 (Prop_lut4_I0_O)        0.100    47.686 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          1.427    49.112    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.410    49.523    
                         clock uncertainty           -0.111    49.412    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    48.846    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.846    
                         arrival time                         -26.104    
  -------------------------------------------------------------------
                         slack                                 22.742    

Slack (MET) :             22.781ns  (required time - arrival time)
  Source:                 Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_cpuclk fall@50.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        25.862ns  (logic 4.492ns (17.369%)  route 21.370ns (82.631%))
  Logic Levels:           12  (LUT4=2 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.680ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.888ns = ( 49.112 - 50.000 ) 
    Source Clock Delay      (SCD):    0.202ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -5.836 r  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -4.125    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.029 r  clock1/inst/clkout1_buf/O
                         net (fo=1074, routed)        1.898    -2.131    Ifetch/CLK
    SLICE_X60Y90         LUT4 (Prop_lut4_I3_O)        0.116    -2.015 r  Ifetch/instruction_memory_i_1/O
                         net (fo=32, routed)          2.218     0.202    Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.658     2.860 r  Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.215     4.075    Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[0]
    SLICE_X72Y60         LUT6 (Prop_lut6_I1_O)        0.124     4.199 r  Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=129, routed)         6.566    10.765    decoder/douta[9]
    SLICE_X45Y102        MUXF7 (Prop_muxf7_S_O)       0.296    11.061 f  decoder/register_reg[0][25]_i_37/O
                         net (fo=2, routed)           0.651    11.712    decoder/register_reg[0][25]_i_37_n_0
    SLICE_X43Y102        LUT6 (Prop_lut6_I5_O)        0.298    12.010 f  decoder/register[0][25]_i_17/O
                         net (fo=7, routed)           1.717    13.727    decoder/read_data1[25]
    SLICE_X37Y87         LUT6 (Prop_lut6_I1_O)        0.124    13.851 f  decoder/register[0][15]_i_56/O
                         net (fo=16, routed)          0.810    14.661    decoder/register[0][15]_i_56_n_0
    SLICE_X37Y85         LUT6 (Prop_lut6_I4_O)        0.124    14.785 r  decoder/register[0][15]_i_41/O
                         net (fo=28, routed)          1.402    16.186    decoder/register[0][15]_i_41_n_0
    SLICE_X37Y79         LUT4 (Prop_lut4_I0_O)        0.124    16.310 r  decoder/register[0][9]_i_49/O
                         net (fo=1, routed)           0.573    16.883    decoder/register[0][9]_i_49_n_0
    SLICE_X38Y77         LUT5 (Prop_lut5_I0_O)        0.124    17.007 r  decoder/register[0][9]_i_40/O
                         net (fo=1, routed)           0.680    17.687    decoder/register[0][9]_i_40_n_0
    SLICE_X38Y77         LUT6 (Prop_lut6_I5_O)        0.124    17.811 r  decoder/register[0][9]_i_24/O
                         net (fo=5, routed)           0.845    18.656    decoder/register[0][9]_i_24_n_0
    SLICE_X37Y78         LUT5 (Prop_lut5_I4_O)        0.124    18.780 r  decoder/register[0][6]_i_15/O
                         net (fo=1, routed)           0.775    19.555    decoder/register[0][6]_i_15_n_0
    SLICE_X39Y78         LUT6 (Prop_lut6_I5_O)        0.124    19.679 f  decoder/register[0][6]_i_7/O
                         net (fo=1, routed)           0.714    20.394    Ifetch/register_reg[27][0]_3
    SLICE_X44Y78         LUT6 (Prop_lut6_I3_O)        0.124    20.518 r  Ifetch/register[0][6]_i_2/O
                         net (fo=2, routed)           1.251    21.769    Ifetch/ALU_result[6]
    SLICE_X56Y87         LUT4 (Prop_lut4_I3_O)        0.124    21.893 r  Ifetch/data_memory_i_12/O
                         net (fo=15, routed)          4.172    26.065    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[4]
    RAMB36_X0Y19         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                  IBUF                         0.000    50.000 f  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    43.839 f  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    45.470    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.561 f  clock1/inst/clkout1_buf/O
                         net (fo=1074, routed)        2.025    47.586    dmemory/clk_out1
    SLICE_X53Y98         LUT4 (Prop_lut4_I0_O)        0.100    47.686 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          1.427    49.112    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.410    49.523    
                         clock uncertainty           -0.111    49.412    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    48.846    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.846    
                         arrival time                         -26.065    
  -------------------------------------------------------------------
                         slack                                 22.781    

Slack (MET) :             22.961ns  (required time - arrival time)
  Source:                 Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_cpuclk fall@50.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        25.683ns  (logic 4.492ns (17.490%)  route 21.191ns (82.510%))
  Logic Levels:           12  (LUT4=2 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.680ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.888ns = ( 49.112 - 50.000 ) 
    Source Clock Delay      (SCD):    0.202ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -5.836 r  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -4.125    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.029 r  clock1/inst/clkout1_buf/O
                         net (fo=1074, routed)        1.898    -2.131    Ifetch/CLK
    SLICE_X60Y90         LUT4 (Prop_lut4_I3_O)        0.116    -2.015 r  Ifetch/instruction_memory_i_1/O
                         net (fo=32, routed)          2.218     0.202    Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.658     2.860 r  Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.215     4.075    Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[0]
    SLICE_X72Y60         LUT6 (Prop_lut6_I1_O)        0.124     4.199 r  Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=129, routed)         6.566    10.765    decoder/douta[9]
    SLICE_X45Y102        MUXF7 (Prop_muxf7_S_O)       0.296    11.061 f  decoder/register_reg[0][25]_i_37/O
                         net (fo=2, routed)           0.651    11.712    decoder/register_reg[0][25]_i_37_n_0
    SLICE_X43Y102        LUT6 (Prop_lut6_I5_O)        0.298    12.010 f  decoder/register[0][25]_i_17/O
                         net (fo=7, routed)           1.717    13.727    decoder/read_data1[25]
    SLICE_X37Y87         LUT6 (Prop_lut6_I1_O)        0.124    13.851 f  decoder/register[0][15]_i_56/O
                         net (fo=16, routed)          0.810    14.661    decoder/register[0][15]_i_56_n_0
    SLICE_X37Y85         LUT6 (Prop_lut6_I4_O)        0.124    14.785 r  decoder/register[0][15]_i_41/O
                         net (fo=28, routed)          1.402    16.186    decoder/register[0][15]_i_41_n_0
    SLICE_X37Y79         LUT4 (Prop_lut4_I0_O)        0.124    16.310 r  decoder/register[0][9]_i_49/O
                         net (fo=1, routed)           0.573    16.883    decoder/register[0][9]_i_49_n_0
    SLICE_X38Y77         LUT5 (Prop_lut5_I0_O)        0.124    17.007 r  decoder/register[0][9]_i_40/O
                         net (fo=1, routed)           0.680    17.687    decoder/register[0][9]_i_40_n_0
    SLICE_X38Y77         LUT6 (Prop_lut6_I5_O)        0.124    17.811 r  decoder/register[0][9]_i_24/O
                         net (fo=5, routed)           0.460    18.272    decoder/register[0][9]_i_24_n_0
    SLICE_X38Y78         LUT5 (Prop_lut5_I0_O)        0.124    18.396 r  decoder/register[0][5]_i_13/O
                         net (fo=2, routed)           0.416    18.812    decoder/register[0][5]_i_13_n_0
    SLICE_X39Y78         LUT6 (Prop_lut6_I1_O)        0.124    18.936 f  decoder/register[0][5]_i_7/O
                         net (fo=1, routed)           0.950    19.885    Ifetch/register_reg[27][1]_0
    SLICE_X45Y79         LUT6 (Prop_lut6_I3_O)        0.124    20.009 r  Ifetch/register[0][5]_i_2/O
                         net (fo=2, routed)           1.586    21.595    Ifetch/ALU_result[5]
    SLICE_X55Y87         LUT4 (Prop_lut4_I3_O)        0.124    21.719 r  Ifetch/data_memory_i_13/O
                         net (fo=15, routed)          4.167    25.886    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[3]
    RAMB36_X0Y19         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                  IBUF                         0.000    50.000 f  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    43.839 f  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    45.470    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.561 f  clock1/inst/clkout1_buf/O
                         net (fo=1074, routed)        2.025    47.586    dmemory/clk_out1
    SLICE_X53Y98         LUT4 (Prop_lut4_I0_O)        0.100    47.686 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          1.427    49.112    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.410    49.523    
                         clock uncertainty           -0.111    49.412    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    48.846    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.846    
                         arrival time                         -25.886    
  -------------------------------------------------------------------
                         slack                                 22.961    

Slack (MET) :             22.968ns  (required time - arrival time)
  Source:                 Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_cpuclk fall@50.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        25.675ns  (logic 4.368ns (17.013%)  route 21.307ns (82.987%))
  Logic Levels:           11  (LUT3=1 LUT4=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.680ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.888ns = ( 49.112 - 50.000 ) 
    Source Clock Delay      (SCD):    0.202ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -5.836 r  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -4.125    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.029 r  clock1/inst/clkout1_buf/O
                         net (fo=1074, routed)        1.898    -2.131    Ifetch/CLK
    SLICE_X60Y90         LUT4 (Prop_lut4_I3_O)        0.116    -2.015 r  Ifetch/instruction_memory_i_1/O
                         net (fo=32, routed)          2.218     0.202    Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.658     2.860 r  Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.215     4.075    Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[0]
    SLICE_X72Y60         LUT6 (Prop_lut6_I1_O)        0.124     4.199 r  Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=129, routed)         6.566    10.765    decoder/douta[9]
    SLICE_X45Y102        MUXF7 (Prop_muxf7_S_O)       0.296    11.061 f  decoder/register_reg[0][25]_i_37/O
                         net (fo=2, routed)           0.651    11.712    decoder/register_reg[0][25]_i_37_n_0
    SLICE_X43Y102        LUT6 (Prop_lut6_I5_O)        0.298    12.010 f  decoder/register[0][25]_i_17/O
                         net (fo=7, routed)           1.717    13.727    decoder/read_data1[25]
    SLICE_X37Y87         LUT6 (Prop_lut6_I1_O)        0.124    13.851 f  decoder/register[0][15]_i_56/O
                         net (fo=16, routed)          0.810    14.661    decoder/register[0][15]_i_56_n_0
    SLICE_X37Y85         LUT6 (Prop_lut6_I4_O)        0.124    14.785 r  decoder/register[0][15]_i_41/O
                         net (fo=28, routed)          1.588    16.373    decoder/register[0][15]_i_41_n_0
    SLICE_X34Y80         LUT6 (Prop_lut6_I5_O)        0.124    16.497 f  decoder/register[0][10]_i_26/O
                         net (fo=3, routed)           0.324    16.821    decoder/register[0][10]_i_26_n_0
    SLICE_X34Y79         LUT6 (Prop_lut6_I5_O)        0.124    16.945 r  decoder/register[0][10]_i_14/O
                         net (fo=3, routed)           0.974    17.919    decoder/register[0][10]_i_14_n_0
    SLICE_X36Y77         LUT3 (Prop_lut3_I2_O)        0.124    18.043 r  decoder/register[0][9]_i_14/O
                         net (fo=1, routed)           0.957    19.000    Ifetch/register_reg[27][1]_3
    SLICE_X42Y77         LUT6 (Prop_lut6_I4_O)        0.124    19.124 f  Ifetch/register[0][9]_i_6/O
                         net (fo=1, routed)           0.567    19.691    Ifetch/register[0][9]_i_6_n_0
    SLICE_X45Y80         LUT6 (Prop_lut6_I2_O)        0.124    19.815 r  Ifetch/register[0][9]_i_2/O
                         net (fo=2, routed)           1.347    21.162    Ifetch/ALU_result[9]
    SLICE_X55Y87         LUT4 (Prop_lut4_I3_O)        0.124    21.286 r  Ifetch/data_memory_i_9/O
                         net (fo=15, routed)          4.591    25.878    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[7]
    RAMB36_X0Y19         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                  IBUF                         0.000    50.000 f  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    43.839 f  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    45.470    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.561 f  clock1/inst/clkout1_buf/O
                         net (fo=1074, routed)        2.025    47.586    dmemory/clk_out1
    SLICE_X53Y98         LUT4 (Prop_lut4_I0_O)        0.100    47.686 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          1.427    49.112    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.410    49.523    
                         clock uncertainty           -0.111    49.412    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    48.846    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.846    
                         arrival time                         -25.878    
  -------------------------------------------------------------------
                         slack                                 22.968    

Slack (MET) :             23.122ns  (required time - arrival time)
  Source:                 Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_cpuclk fall@50.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        25.457ns  (logic 4.492ns (17.646%)  route 20.965ns (82.354%))
  Logic Levels:           12  (LUT4=2 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.745ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.952ns = ( 49.048 - 50.000 ) 
    Source Clock Delay      (SCD):    0.202ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -5.836 r  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -4.125    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.029 r  clock1/inst/clkout1_buf/O
                         net (fo=1074, routed)        1.898    -2.131    Ifetch/CLK
    SLICE_X60Y90         LUT4 (Prop_lut4_I3_O)        0.116    -2.015 r  Ifetch/instruction_memory_i_1/O
                         net (fo=32, routed)          2.218     0.202    Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.658     2.860 r  Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.215     4.075    Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[0]
    SLICE_X72Y60         LUT6 (Prop_lut6_I1_O)        0.124     4.199 r  Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=129, routed)         6.566    10.765    decoder/douta[9]
    SLICE_X45Y102        MUXF7 (Prop_muxf7_S_O)       0.296    11.061 f  decoder/register_reg[0][25]_i_37/O
                         net (fo=2, routed)           0.651    11.712    decoder/register_reg[0][25]_i_37_n_0
    SLICE_X43Y102        LUT6 (Prop_lut6_I5_O)        0.298    12.010 f  decoder/register[0][25]_i_17/O
                         net (fo=7, routed)           1.717    13.727    decoder/read_data1[25]
    SLICE_X37Y87         LUT6 (Prop_lut6_I1_O)        0.124    13.851 f  decoder/register[0][15]_i_56/O
                         net (fo=16, routed)          0.810    14.661    decoder/register[0][15]_i_56_n_0
    SLICE_X37Y85         LUT6 (Prop_lut6_I4_O)        0.124    14.785 r  decoder/register[0][15]_i_41/O
                         net (fo=28, routed)          1.273    16.058    decoder/register[0][15]_i_41_n_0
    SLICE_X37Y81         LUT4 (Prop_lut4_I0_O)        0.124    16.182 r  decoder/register[0][8]_i_36/O
                         net (fo=1, routed)           0.287    16.469    decoder/register[0][8]_i_36_n_0
    SLICE_X35Y81         LUT5 (Prop_lut5_I0_O)        0.124    16.593 r  decoder/register[0][8]_i_27/O
                         net (fo=1, routed)           0.698    17.291    decoder/register[0][8]_i_27_n_0
    SLICE_X35Y78         LUT6 (Prop_lut6_I5_O)        0.124    17.415 r  decoder/register[0][8]_i_17/O
                         net (fo=4, routed)           0.677    18.092    decoder/register[0][8]_i_17_n_0
    SLICE_X36Y77         LUT5 (Prop_lut5_I4_O)        0.124    18.216 r  decoder/register[0][8]_i_12/O
                         net (fo=2, routed)           1.197    19.413    Ifetch/register_reg[27][1]_1
    SLICE_X43Y77         LUT6 (Prop_lut6_I1_O)        0.124    19.537 r  Ifetch/register[0][8]_i_6/O
                         net (fo=1, routed)           0.787    20.324    Ifetch/register[0][8]_i_6_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I1_O)        0.124    20.448 r  Ifetch/register[0][8]_i_2/O
                         net (fo=2, routed)           1.570    22.019    Ifetch/ALU_result[8]
    SLICE_X55Y87         LUT4 (Prop_lut4_I3_O)        0.124    22.143 r  Ifetch/data_memory_i_10/O
                         net (fo=15, routed)          3.516    25.659    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/addra[6]
    RAMB36_X2Y20         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                  IBUF                         0.000    50.000 f  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    43.839 f  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    45.470    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.561 f  clock1/inst/clkout1_buf/O
                         net (fo=1074, routed)        2.025    47.586    dmemory/clk_out1
    SLICE_X53Y98         LUT4 (Prop_lut4_I0_O)        0.100    47.686 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          1.362    49.048    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y20         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.410    49.458    
                         clock uncertainty           -0.111    49.347    
    RAMB36_X2Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    48.781    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.781    
                         arrival time                         -25.659    
  -------------------------------------------------------------------
                         slack                                 23.122    

Slack (MET) :             23.126ns  (required time - arrival time)
  Source:                 Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_cpuclk fall@50.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        25.862ns  (logic 4.492ns (17.369%)  route 21.370ns (82.631%))
  Logic Levels:           12  (LUT4=2 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.542ns = ( 49.458 - 50.000 ) 
    Source Clock Delay      (SCD):    0.202ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -5.836 r  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -4.125    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.029 r  clock1/inst/clkout1_buf/O
                         net (fo=1074, routed)        1.898    -2.131    Ifetch/CLK
    SLICE_X60Y90         LUT4 (Prop_lut4_I3_O)        0.116    -2.015 r  Ifetch/instruction_memory_i_1/O
                         net (fo=32, routed)          2.218     0.202    Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.658     2.860 r  Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.215     4.075    Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[0]
    SLICE_X72Y60         LUT6 (Prop_lut6_I1_O)        0.124     4.199 r  Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=129, routed)         6.566    10.765    decoder/douta[9]
    SLICE_X45Y102        MUXF7 (Prop_muxf7_S_O)       0.296    11.061 f  decoder/register_reg[0][25]_i_37/O
                         net (fo=2, routed)           0.651    11.712    decoder/register_reg[0][25]_i_37_n_0
    SLICE_X43Y102        LUT6 (Prop_lut6_I5_O)        0.298    12.010 f  decoder/register[0][25]_i_17/O
                         net (fo=7, routed)           1.717    13.727    decoder/read_data1[25]
    SLICE_X37Y87         LUT6 (Prop_lut6_I1_O)        0.124    13.851 f  decoder/register[0][15]_i_56/O
                         net (fo=16, routed)          0.810    14.661    decoder/register[0][15]_i_56_n_0
    SLICE_X37Y85         LUT6 (Prop_lut6_I4_O)        0.124    14.785 r  decoder/register[0][15]_i_41/O
                         net (fo=28, routed)          1.402    16.186    decoder/register[0][15]_i_41_n_0
    SLICE_X37Y79         LUT4 (Prop_lut4_I0_O)        0.124    16.310 r  decoder/register[0][9]_i_49/O
                         net (fo=1, routed)           0.573    16.883    decoder/register[0][9]_i_49_n_0
    SLICE_X38Y77         LUT5 (Prop_lut5_I0_O)        0.124    17.007 r  decoder/register[0][9]_i_40/O
                         net (fo=1, routed)           0.680    17.687    decoder/register[0][9]_i_40_n_0
    SLICE_X38Y77         LUT6 (Prop_lut6_I5_O)        0.124    17.811 r  decoder/register[0][9]_i_24/O
                         net (fo=5, routed)           0.845    18.656    decoder/register[0][9]_i_24_n_0
    SLICE_X37Y78         LUT5 (Prop_lut5_I4_O)        0.124    18.780 r  decoder/register[0][6]_i_15/O
                         net (fo=1, routed)           0.775    19.555    decoder/register[0][6]_i_15_n_0
    SLICE_X39Y78         LUT6 (Prop_lut6_I5_O)        0.124    19.679 f  decoder/register[0][6]_i_7/O
                         net (fo=1, routed)           0.714    20.394    Ifetch/register_reg[27][0]_3
    SLICE_X44Y78         LUT6 (Prop_lut6_I3_O)        0.124    20.518 r  Ifetch/register[0][6]_i_2/O
                         net (fo=2, routed)           1.251    21.769    Ifetch/ALU_result[6]
    SLICE_X56Y87         LUT4 (Prop_lut4_I3_O)        0.124    21.893 r  Ifetch/data_memory_i_12/O
                         net (fo=15, routed)          4.172    26.065    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[4]
    RAMB36_X0Y17         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                  IBUF                         0.000    50.000 f  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    43.839 f  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    45.470    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.561 f  clock1/inst/clkout1_buf/O
                         net (fo=1074, routed)        2.025    47.586    dmemory/clk_out1
    SLICE_X53Y98         LUT4 (Prop_lut4_I0_O)        0.100    47.686 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          1.772    49.458    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.410    49.868    
                         clock uncertainty           -0.111    49.757    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    49.191    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         49.191    
                         arrival time                         -26.065    
  -------------------------------------------------------------------
                         slack                                 23.126    

Slack (MET) :             23.153ns  (required time - arrival time)
  Source:                 Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_cpuclk fall@50.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        25.739ns  (logic 4.492ns (17.452%)  route 21.247ns (82.548%))
  Logic Levels:           12  (LUT4=2 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.640ns = ( 49.360 - 50.000 ) 
    Source Clock Delay      (SCD):    0.202ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -5.836 r  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -4.125    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.029 r  clock1/inst/clkout1_buf/O
                         net (fo=1074, routed)        1.898    -2.131    Ifetch/CLK
    SLICE_X60Y90         LUT4 (Prop_lut4_I3_O)        0.116    -2.015 r  Ifetch/instruction_memory_i_1/O
                         net (fo=32, routed)          2.218     0.202    Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.658     2.860 r  Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.215     4.075    Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[0]
    SLICE_X72Y60         LUT6 (Prop_lut6_I1_O)        0.124     4.199 r  Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=129, routed)         6.566    10.765    decoder/douta[9]
    SLICE_X45Y102        MUXF7 (Prop_muxf7_S_O)       0.296    11.061 f  decoder/register_reg[0][25]_i_37/O
                         net (fo=2, routed)           0.651    11.712    decoder/register_reg[0][25]_i_37_n_0
    SLICE_X43Y102        LUT6 (Prop_lut6_I5_O)        0.298    12.010 f  decoder/register[0][25]_i_17/O
                         net (fo=7, routed)           1.717    13.727    decoder/read_data1[25]
    SLICE_X37Y87         LUT6 (Prop_lut6_I1_O)        0.124    13.851 f  decoder/register[0][15]_i_56/O
                         net (fo=16, routed)          0.810    14.661    decoder/register[0][15]_i_56_n_0
    SLICE_X37Y85         LUT6 (Prop_lut6_I4_O)        0.124    14.785 r  decoder/register[0][15]_i_41/O
                         net (fo=28, routed)          1.273    16.058    decoder/register[0][15]_i_41_n_0
    SLICE_X37Y81         LUT4 (Prop_lut4_I0_O)        0.124    16.182 r  decoder/register[0][8]_i_36/O
                         net (fo=1, routed)           0.287    16.469    decoder/register[0][8]_i_36_n_0
    SLICE_X35Y81         LUT5 (Prop_lut5_I0_O)        0.124    16.593 r  decoder/register[0][8]_i_27/O
                         net (fo=1, routed)           0.698    17.291    decoder/register[0][8]_i_27_n_0
    SLICE_X35Y78         LUT6 (Prop_lut6_I5_O)        0.124    17.415 r  decoder/register[0][8]_i_17/O
                         net (fo=4, routed)           0.677    18.092    decoder/register[0][8]_i_17_n_0
    SLICE_X36Y77         LUT5 (Prop_lut5_I4_O)        0.124    18.216 r  decoder/register[0][8]_i_12/O
                         net (fo=2, routed)           1.197    19.413    Ifetch/register_reg[27][1]_1
    SLICE_X43Y77         LUT6 (Prop_lut6_I1_O)        0.124    19.537 r  Ifetch/register[0][8]_i_6/O
                         net (fo=1, routed)           0.787    20.324    Ifetch/register[0][8]_i_6_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I1_O)        0.124    20.448 r  Ifetch/register[0][8]_i_2/O
                         net (fo=2, routed)           1.570    22.019    Ifetch/ALU_result[8]
    SLICE_X55Y87         LUT4 (Prop_lut4_I3_O)        0.124    22.143 r  Ifetch/data_memory_i_10/O
                         net (fo=15, routed)          3.798    25.941    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addra[6]
    RAMB36_X0Y16         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                  IBUF                         0.000    50.000 f  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    43.839 f  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    45.470    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.561 f  clock1/inst/clkout1_buf/O
                         net (fo=1074, routed)        2.025    47.586    dmemory/clk_out1
    SLICE_X53Y98         LUT4 (Prop_lut4_I0_O)        0.100    47.686 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          1.675    49.360    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.410    49.771    
                         clock uncertainty           -0.111    49.660    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    49.094    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         49.094    
                         arrival time                         -25.941    
  -------------------------------------------------------------------
                         slack                                 23.153    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 Ifetch/pc_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ifetch/link_addr_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@50.000ns - clk_out1_cpuclk fall@50.000ns)
  Data Path Delay:        0.487ns  (logic 0.256ns (52.608%)  route 0.231ns (47.392%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 48.713 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.856ns = ( 49.144 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.693ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                  IBUF                         0.000    50.000 f  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440    50.440    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    48.065 f  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    48.560    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.586 f  clock1/inst/clkout1_buf/O
                         net (fo=1074, routed)        0.559    49.144    Ifetch/CLK
    SLICE_X51Y84         FDRE                                         r  Ifetch/pc_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y84         FDRE (Prop_fdre_C_Q)         0.146    49.290 f  Ifetch/pc_reg[2]/Q
                         net (fo=3, routed)           0.231    49.521    Ifetch/pc[2]
    SLICE_X52Y84         LUT1 (Prop_lut1_I0_O)        0.045    49.566 r  Ifetch/branch_base_addr_carry_i_1/O
                         net (fo=1, routed)           0.000    49.566    Ifetch/branch_base_addr_carry_i_1_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    49.631 r  Ifetch/branch_base_addr_carry/O[1]
                         net (fo=4, routed)           0.000    49.631    Ifetch/branch_base_addr[2]
    SLICE_X52Y84         FDRE                                         r  Ifetch/link_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                  IBUF                         0.000    50.000 f  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    47.319 f  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    47.858    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    47.887 f  clock1/inst/clkout1_buf/O
                         net (fo=1074, routed)        0.826    48.713    Ifetch/CLK
    SLICE_X52Y84         FDRE                                         r  Ifetch/link_addr_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.693    49.406    
    SLICE_X52Y84         FDRE (Hold_fdre_C_D)         0.109    49.515    Ifetch/link_addr_reg[0]
  -------------------------------------------------------------------
                         required time                        -49.515    
                         arrival time                          49.631    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 Ifetch/pc_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ifetch/link_addr_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@50.000ns - clk_out1_cpuclk fall@50.000ns)
  Data Path Delay:        0.574ns  (logic 0.343ns (59.796%)  route 0.231ns (40.204%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 48.713 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.856ns = ( 49.144 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.693ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                  IBUF                         0.000    50.000 f  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440    50.440    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    48.065 f  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    48.560    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.586 f  clock1/inst/clkout1_buf/O
                         net (fo=1074, routed)        0.559    49.144    Ifetch/CLK
    SLICE_X51Y84         FDRE                                         r  Ifetch/pc_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y84         FDRE (Prop_fdre_C_Q)         0.146    49.290 f  Ifetch/pc_reg[2]/Q
                         net (fo=3, routed)           0.231    49.521    Ifetch/pc[2]
    SLICE_X52Y84         LUT1 (Prop_lut1_I0_O)        0.045    49.566 r  Ifetch/branch_base_addr_carry_i_1/O
                         net (fo=1, routed)           0.000    49.566    Ifetch/branch_base_addr_carry_i_1_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.152    49.718 r  Ifetch/branch_base_addr_carry/O[2]
                         net (fo=4, routed)           0.000    49.718    Ifetch/branch_base_addr[3]
    SLICE_X52Y84         FDRE                                         r  Ifetch/link_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                  IBUF                         0.000    50.000 f  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    47.319 f  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    47.858    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    47.887 f  clock1/inst/clkout1_buf/O
                         net (fo=1074, routed)        0.826    48.713    Ifetch/CLK
    SLICE_X52Y84         FDRE                                         r  Ifetch/link_addr_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.693    49.406    
    SLICE_X52Y84         FDRE (Hold_fdre_C_D)         0.109    49.515    Ifetch/link_addr_reg[1]
  -------------------------------------------------------------------
                         required time                        -49.515    
                         arrival time                          49.718    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 Ifetch/pc_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ifetch/link_addr_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@50.000ns - clk_out1_cpuclk fall@50.000ns)
  Data Path Delay:        0.594ns  (logic 0.363ns (61.151%)  route 0.231ns (38.850%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 48.713 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.856ns = ( 49.144 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.693ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                  IBUF                         0.000    50.000 f  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440    50.440    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    48.065 f  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    48.560    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.586 f  clock1/inst/clkout1_buf/O
                         net (fo=1074, routed)        0.559    49.144    Ifetch/CLK
    SLICE_X51Y84         FDRE                                         r  Ifetch/pc_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y84         FDRE (Prop_fdre_C_Q)         0.146    49.290 f  Ifetch/pc_reg[2]/Q
                         net (fo=3, routed)           0.231    49.521    Ifetch/pc[2]
    SLICE_X52Y84         LUT1 (Prop_lut1_I0_O)        0.045    49.566 r  Ifetch/branch_base_addr_carry_i_1/O
                         net (fo=1, routed)           0.000    49.566    Ifetch/branch_base_addr_carry_i_1_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.172    49.738 r  Ifetch/branch_base_addr_carry/O[3]
                         net (fo=4, routed)           0.000    49.738    Ifetch/branch_base_addr[4]
    SLICE_X52Y84         FDRE                                         r  Ifetch/link_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                  IBUF                         0.000    50.000 f  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    47.319 f  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    47.858    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    47.887 f  clock1/inst/clkout1_buf/O
                         net (fo=1074, routed)        0.826    48.713    Ifetch/CLK
    SLICE_X52Y84         FDRE                                         r  Ifetch/link_addr_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.693    49.406    
    SLICE_X52Y84         FDRE (Hold_fdre_C_D)         0.109    49.515    Ifetch/link_addr_reg[2]
  -------------------------------------------------------------------
                         required time                        -49.515    
                         arrival time                          49.738    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 Ifetch/pc_reg[26]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ifetch/link_addr_reg[24]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@50.000ns - clk_out1_cpuclk fall@50.000ns)
  Data Path Delay:        0.359ns  (logic 0.256ns (71.399%)  route 0.103ns (28.602%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.282ns = ( 48.718 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.854ns = ( 49.146 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                  IBUF                         0.000    50.000 f  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440    50.440    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    48.065 f  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    48.560    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.586 f  clock1/inst/clkout1_buf/O
                         net (fo=1074, routed)        0.561    49.146    Ifetch/CLK
    SLICE_X55Y90         FDRE                                         r  Ifetch/pc_reg[26]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y90         FDRE (Prop_fdre_C_Q)         0.146    49.292 r  Ifetch/pc_reg[26]/Q
                         net (fo=1, routed)           0.103    49.395    Ifetch/pc[26]
    SLICE_X52Y90         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    49.505 r  Ifetch/branch_base_addr_carry__5/O[1]
                         net (fo=4, routed)           0.000    49.505    Ifetch/branch_base_addr[26]
    SLICE_X52Y90         FDRE                                         r  Ifetch/link_addr_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                  IBUF                         0.000    50.000 f  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    47.319 f  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    47.858    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    47.887 f  clock1/inst/clkout1_buf/O
                         net (fo=1074, routed)        0.831    48.718    Ifetch/CLK
    SLICE_X52Y90         FDRE                                         r  Ifetch/link_addr_reg[24]/C  (IS_INVERTED)
                         clock pessimism              0.444    49.162    
    SLICE_X52Y90         FDRE (Hold_fdre_C_D)         0.109    49.271    Ifetch/link_addr_reg[24]
  -------------------------------------------------------------------
                         required time                        -49.271    
                         arrival time                          49.505    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 Ifetch/pc_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ifetch/link_addr_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@50.000ns - clk_out1_cpuclk fall@50.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (69.049%)  route 0.115ns (30.951%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.286ns = ( 48.714 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.857ns = ( 49.143 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                  IBUF                         0.000    50.000 f  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440    50.440    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    48.065 f  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    48.560    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.586 f  clock1/inst/clkout1_buf/O
                         net (fo=1074, routed)        0.558    49.143    Ifetch/CLK
    SLICE_X55Y85         FDRE                                         r  Ifetch/pc_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y85         FDRE (Prop_fdre_C_Q)         0.146    49.289 r  Ifetch/pc_reg[6]/Q
                         net (fo=2, routed)           0.115    49.404    Ifetch/pc[6]
    SLICE_X52Y85         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    49.514 r  Ifetch/branch_base_addr_carry__0/O[1]
                         net (fo=4, routed)           0.000    49.514    Ifetch/branch_base_addr[6]
    SLICE_X52Y85         FDRE                                         r  Ifetch/link_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                  IBUF                         0.000    50.000 f  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    47.319 f  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    47.858    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    47.887 f  clock1/inst/clkout1_buf/O
                         net (fo=1074, routed)        0.827    48.714    Ifetch/CLK
    SLICE_X52Y85         FDRE                                         r  Ifetch/link_addr_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.444    49.158    
    SLICE_X52Y85         FDRE (Hold_fdre_C_D)         0.109    49.267    Ifetch/link_addr_reg[4]
  -------------------------------------------------------------------
                         required time                        -49.267    
                         arrival time                          49.514    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 Ifetch/pc_reg[20]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ifetch/link_addr_reg[18]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@50.000ns - clk_out1_cpuclk fall@50.000ns)
  Data Path Delay:        0.379ns  (logic 0.275ns (72.645%)  route 0.104ns (27.355%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.283ns = ( 48.717 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.855ns = ( 49.145 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                  IBUF                         0.000    50.000 f  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440    50.440    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    48.065 f  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    48.560    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.586 f  clock1/inst/clkout1_buf/O
                         net (fo=1074, routed)        0.560    49.145    Ifetch/CLK
    SLICE_X54Y88         FDRE                                         r  Ifetch/pc_reg[20]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDRE (Prop_fdre_C_Q)         0.167    49.312 r  Ifetch/pc_reg[20]/Q
                         net (fo=1, routed)           0.104    49.416    Ifetch/pc[20]
    SLICE_X52Y88         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    49.524 r  Ifetch/branch_base_addr_carry__3/O[3]
                         net (fo=4, routed)           0.000    49.524    Ifetch/branch_base_addr[20]
    SLICE_X52Y88         FDRE                                         r  Ifetch/link_addr_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                  IBUF                         0.000    50.000 f  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    47.319 f  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    47.858    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    47.887 f  clock1/inst/clkout1_buf/O
                         net (fo=1074, routed)        0.830    48.717    Ifetch/CLK
    SLICE_X52Y88         FDRE                                         r  Ifetch/link_addr_reg[18]/C  (IS_INVERTED)
                         clock pessimism              0.444    49.161    
    SLICE_X52Y88         FDRE (Hold_fdre_C_D)         0.109    49.270    Ifetch/link_addr_reg[18]
  -------------------------------------------------------------------
                         required time                        -49.270    
                         arrival time                          49.524    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 Ifetch/pc_reg[24]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ifetch/link_addr_reg[22]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@50.000ns - clk_out1_cpuclk fall@50.000ns)
  Data Path Delay:        0.379ns  (logic 0.275ns (72.645%)  route 0.104ns (27.355%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.283ns = ( 48.717 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.855ns = ( 49.145 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                  IBUF                         0.000    50.000 f  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440    50.440    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    48.065 f  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    48.560    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.586 f  clock1/inst/clkout1_buf/O
                         net (fo=1074, routed)        0.560    49.145    Ifetch/CLK
    SLICE_X54Y89         FDRE                                         r  Ifetch/pc_reg[24]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y89         FDRE (Prop_fdre_C_Q)         0.167    49.312 r  Ifetch/pc_reg[24]/Q
                         net (fo=1, routed)           0.104    49.416    Ifetch/pc[24]
    SLICE_X52Y89         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    49.524 r  Ifetch/branch_base_addr_carry__4/O[3]
                         net (fo=4, routed)           0.000    49.524    Ifetch/branch_base_addr[24]
    SLICE_X52Y89         FDRE                                         r  Ifetch/link_addr_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                  IBUF                         0.000    50.000 f  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    47.319 f  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    47.858    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    47.887 f  clock1/inst/clkout1_buf/O
                         net (fo=1074, routed)        0.830    48.717    Ifetch/CLK
    SLICE_X52Y89         FDRE                                         r  Ifetch/link_addr_reg[22]/C  (IS_INVERTED)
                         clock pessimism              0.444    49.161    
    SLICE_X52Y89         FDRE (Hold_fdre_C_D)         0.109    49.270    Ifetch/link_addr_reg[22]
  -------------------------------------------------------------------
                         required time                        -49.270    
                         arrival time                          49.524    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 Ifetch/pc_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ifetch/link_addr_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@50.000ns - clk_out1_cpuclk fall@50.000ns)
  Data Path Delay:        0.628ns  (logic 0.347ns (55.227%)  route 0.281ns (44.773%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.286ns = ( 48.714 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.856ns = ( 49.144 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.693ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                  IBUF                         0.000    50.000 f  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440    50.440    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    48.065 f  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    48.560    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.586 f  clock1/inst/clkout1_buf/O
                         net (fo=1074, routed)        0.559    49.144    Ifetch/CLK
    SLICE_X51Y84         FDRE                                         r  Ifetch/pc_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y84         FDRE (Prop_fdre_C_Q)         0.146    49.290 r  Ifetch/pc_reg[2]/Q
                         net (fo=3, routed)           0.281    49.572    Ifetch/pc[2]
    SLICE_X52Y84         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147    49.719 r  Ifetch/branch_base_addr_carry/CO[3]
                         net (fo=1, routed)           0.000    49.719    Ifetch/branch_base_addr_carry_n_0
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    49.773 r  Ifetch/branch_base_addr_carry__0/O[0]
                         net (fo=4, routed)           0.000    49.773    Ifetch/branch_base_addr[5]
    SLICE_X52Y85         FDRE                                         r  Ifetch/link_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                  IBUF                         0.000    50.000 f  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    47.319 f  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    47.858    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    47.887 f  clock1/inst/clkout1_buf/O
                         net (fo=1074, routed)        0.827    48.714    Ifetch/CLK
    SLICE_X52Y85         FDRE                                         r  Ifetch/link_addr_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.693    49.407    
    SLICE_X52Y85         FDRE (Hold_fdre_C_D)         0.109    49.516    Ifetch/link_addr_reg[3]
  -------------------------------------------------------------------
                         required time                        -49.516    
                         arrival time                          49.773    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 Ifetch/pc_reg[19]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ifetch/link_addr_reg[17]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@50.000ns - clk_out1_cpuclk fall@50.000ns)
  Data Path Delay:        0.381ns  (logic 0.278ns (72.890%)  route 0.103ns (27.111%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.283ns = ( 48.717 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.855ns = ( 49.145 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                  IBUF                         0.000    50.000 f  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440    50.440    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    48.065 f  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    48.560    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.586 f  clock1/inst/clkout1_buf/O
                         net (fo=1074, routed)        0.560    49.145    Ifetch/CLK
    SLICE_X54Y88         FDRE                                         r  Ifetch/pc_reg[19]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDRE (Prop_fdre_C_Q)         0.167    49.312 r  Ifetch/pc_reg[19]/Q
                         net (fo=1, routed)           0.103    49.416    Ifetch/pc[19]
    SLICE_X52Y88         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    49.527 r  Ifetch/branch_base_addr_carry__3/O[2]
                         net (fo=4, routed)           0.000    49.527    Ifetch/branch_base_addr[19]
    SLICE_X52Y88         FDRE                                         r  Ifetch/link_addr_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                  IBUF                         0.000    50.000 f  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    47.319 f  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    47.858    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    47.887 f  clock1/inst/clkout1_buf/O
                         net (fo=1074, routed)        0.830    48.717    Ifetch/CLK
    SLICE_X52Y88         FDRE                                         r  Ifetch/link_addr_reg[17]/C  (IS_INVERTED)
                         clock pessimism              0.444    49.161    
    SLICE_X52Y88         FDRE (Hold_fdre_C_D)         0.109    49.270    Ifetch/link_addr_reg[17]
  -------------------------------------------------------------------
                         required time                        -49.270    
                         arrival time                          49.527    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 Ifetch/pc_reg[23]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ifetch/link_addr_reg[21]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@50.000ns - clk_out1_cpuclk fall@50.000ns)
  Data Path Delay:        0.381ns  (logic 0.278ns (72.890%)  route 0.103ns (27.111%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.283ns = ( 48.717 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.855ns = ( 49.145 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                  IBUF                         0.000    50.000 f  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440    50.440    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    48.065 f  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    48.560    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.586 f  clock1/inst/clkout1_buf/O
                         net (fo=1074, routed)        0.560    49.145    Ifetch/CLK
    SLICE_X54Y89         FDRE                                         r  Ifetch/pc_reg[23]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y89         FDRE (Prop_fdre_C_Q)         0.167    49.312 r  Ifetch/pc_reg[23]/Q
                         net (fo=1, routed)           0.103    49.416    Ifetch/pc[23]
    SLICE_X52Y89         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    49.527 r  Ifetch/branch_base_addr_carry__4/O[2]
                         net (fo=4, routed)           0.000    49.527    Ifetch/branch_base_addr[23]
    SLICE_X52Y89         FDRE                                         r  Ifetch/link_addr_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                  IBUF                         0.000    50.000 f  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    47.319 f  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    47.858    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    47.887 f  clock1/inst/clkout1_buf/O
                         net (fo=1074, routed)        0.830    48.717    Ifetch/CLK
    SLICE_X52Y89         FDRE                                         r  Ifetch/link_addr_reg[21]/C  (IS_INVERTED)
                         clock pessimism              0.444    49.161    
    SLICE_X52Y89         FDRE (Hold_fdre_C_D)         0.109    49.270    Ifetch/link_addr_reg[21]
  -------------------------------------------------------------------
                         required time                        -49.270    
                         arrival time                          49.527    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_cpuclk
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clock1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X3Y12     Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X3Y12     Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X1Y14     Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X1Y14     Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X1Y10     Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X1Y10     Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X2Y16     Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X2Y16     Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X2Y19     dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X2Y19     dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y1  clock1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X34Y96     decoder/register_reg[11][26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X40Y101    decoder/register_reg[11][27]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X40Y101    decoder/register_reg[11][28]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X34Y96     decoder/register_reg[11][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X34Y96     decoder/register_reg[11][30]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X33Y85     decoder/register_reg[9][8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X32Y91     decoder/register_reg[9][9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X39Y101    decoder/register_reg[12][15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X40Y97     decoder/register_reg[12][19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X39Y101    decoder/register_reg[12][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X56Y84     Ifetch/pc_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X62Y97     dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X62Y97     dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X62Y97     dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X52Y86     Ifetch/link_addr_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X52Y87     Ifetch/link_addr_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X52Y87     Ifetch/link_addr_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X52Y87     Ifetch/link_addr_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X52Y87     Ifetch/link_addr_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X62Y97     dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_cpuclk
  To Clock:  clk_out2_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack       92.402ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.076ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             92.402ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        8.858ns  (logic 0.580ns (6.548%)  route 8.278ns (93.452%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.879ns = ( 99.121 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.405ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -5.836 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -4.125    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.029 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.624    -2.405    uart/inst/upg_inst/upg_clk_i
    SLICE_X53Y97         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDCE (Prop_fdce_C_Q)         0.456    -1.949 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=65, routed)          3.603     1.654    Ifetch/upg_done_o
    SLICE_X56Y86         LUT4 (Prop_lut4_I2_O)        0.124     1.778 r  Ifetch/data_memory_i_14/O
                         net (fo=15, routed)          4.676     6.453    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[2]
    RAMB36_X0Y19         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    93.839 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    95.469    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.561 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         2.034    97.595    dmemory/clk_out2
    SLICE_X53Y98         LUT4 (Prop_lut4_I3_O)        0.100    97.695 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          1.427    99.121    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.410    99.532    
                         clock uncertainty           -0.111    99.421    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    98.855    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         98.855    
                         arrival time                          -6.453    
  -------------------------------------------------------------------
                         slack                                 92.402    

Slack (MET) :             92.490ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        8.893ns  (logic 0.704ns (7.916%)  route 8.189ns (92.084%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        1.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.879ns = ( 99.121 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.405ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -5.836 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -4.125    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.029 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.624    -2.405    uart/inst/upg_inst/upg_clk_i
    SLICE_X53Y97         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDCE (Prop_fdce_C_Q)         0.456    -1.949 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=65, routed)          3.365     1.416    Ifetch/upg_done_o
    SLICE_X57Y88         LUT4 (Prop_lut4_I2_O)        0.124     1.540 r  Ifetch/data_memory_i_4/O
                         net (fo=8, routed)           2.109     3.649    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X63Y97         LUT2 (Prop_lut2_I1_O)        0.124     3.773 r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=3, routed)           2.715     6.488    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y19         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    93.839 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    95.469    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.561 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         2.034    97.595    dmemory/clk_out2
    SLICE_X53Y98         LUT4 (Prop_lut4_I3_O)        0.100    97.695 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          1.427    99.121    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.410    99.532    
                         clock uncertainty           -0.111    99.421    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    98.978    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         98.978    
                         arrival time                          -6.488    
  -------------------------------------------------------------------
                         slack                                 92.490    

Slack (MET) :             92.680ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        8.579ns  (logic 0.580ns (6.760%)  route 7.999ns (93.240%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.879ns = ( 99.121 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.405ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -5.836 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -4.125    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.029 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.624    -2.405    uart/inst/upg_inst/upg_clk_i
    SLICE_X53Y97         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDCE (Prop_fdce_C_Q)         0.456    -1.949 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=65, routed)          3.974     2.025    Ifetch/upg_done_o
    SLICE_X55Y86         LUT4 (Prop_lut4_I2_O)        0.124     2.149 r  Ifetch/data_memory_i_16/O
                         net (fo=15, routed)          4.025     6.175    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[0]
    RAMB36_X0Y19         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    93.839 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    95.469    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.561 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         2.034    97.595    dmemory/clk_out2
    SLICE_X53Y98         LUT4 (Prop_lut4_I3_O)        0.100    97.695 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          1.427    99.121    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.410    99.532    
                         clock uncertainty           -0.111    99.421    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    98.855    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         98.855    
                         arrival time                          -6.175    
  -------------------------------------------------------------------
                         slack                                 92.680    

Slack (MET) :             92.697ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        8.563ns  (logic 0.580ns (6.774%)  route 7.983ns (93.226%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.879ns = ( 99.121 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.405ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -5.836 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -4.125    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.029 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.624    -2.405    uart/inst/upg_inst/upg_clk_i
    SLICE_X53Y97         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDCE (Prop_fdce_C_Q)         0.456    -1.949 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=65, routed)          3.213     1.264    Ifetch/upg_done_o
    SLICE_X55Y86         LUT4 (Prop_lut4_I2_O)        0.124     1.388 r  Ifetch/data_memory_i_11/O
                         net (fo=15, routed)          4.770     6.158    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[5]
    RAMB36_X0Y19         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    93.839 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    95.469    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.561 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         2.034    97.595    dmemory/clk_out2
    SLICE_X53Y98         LUT4 (Prop_lut4_I3_O)        0.100    97.695 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          1.427    99.121    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.410    99.532    
                         clock uncertainty           -0.111    99.421    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    98.855    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         98.855    
                         arrival time                          -6.158    
  -------------------------------------------------------------------
                         slack                                 92.697    

Slack (MET) :             92.989ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        8.520ns  (logic 0.580ns (6.807%)  route 7.940ns (93.193%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.629ns = ( 99.371 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.405ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -5.836 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -4.125    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.029 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.624    -2.405    uart/inst/upg_inst/upg_clk_i
    SLICE_X53Y97         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDCE (Prop_fdce_C_Q)         0.456    -1.949 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=65, routed)          3.603     1.654    Ifetch/upg_done_o
    SLICE_X56Y86         LUT4 (Prop_lut4_I2_O)        0.124     1.778 r  Ifetch/data_memory_i_14/O
                         net (fo=15, routed)          4.338     6.115    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addra[2]
    RAMB36_X0Y18         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    93.839 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    95.469    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.561 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         2.034    97.595    dmemory/clk_out2
    SLICE_X53Y98         LUT4 (Prop_lut4_I3_O)        0.100    97.695 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          1.676    99.371    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.410    99.781    
                         clock uncertainty           -0.111    99.670    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    99.104    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         99.104    
                         arrival time                          -6.115    
  -------------------------------------------------------------------
                         slack                                 92.989    

Slack (MET) :             93.009ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        8.251ns  (logic 0.580ns (7.029%)  route 7.671ns (92.971%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.879ns = ( 99.121 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.405ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -5.836 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -4.125    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.029 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.624    -2.405    uart/inst/upg_inst/upg_clk_i
    SLICE_X53Y97         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDCE (Prop_fdce_C_Q)         0.456    -1.949 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=65, routed)          3.535     1.586    Ifetch/upg_done_o
    SLICE_X55Y87         LUT4 (Prop_lut4_I2_O)        0.124     1.710 r  Ifetch/data_memory_i_10/O
                         net (fo=15, routed)          4.136     5.846    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[6]
    RAMB36_X0Y19         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    93.839 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    95.469    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.561 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         2.034    97.595    dmemory/clk_out2
    SLICE_X53Y98         LUT4 (Prop_lut4_I3_O)        0.100    97.695 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          1.427    99.121    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.410    99.532    
                         clock uncertainty           -0.111    99.421    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    98.855    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         98.855    
                         arrival time                          -5.846    
  -------------------------------------------------------------------
                         slack                                 93.009    

Slack (MET) :             93.067ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        8.227ns  (logic 0.580ns (7.050%)  route 7.647ns (92.950%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.879ns = ( 99.121 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.405ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -5.836 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -4.125    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.029 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.624    -2.405    uart/inst/upg_inst/upg_clk_i
    SLICE_X53Y97         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDCE (Prop_fdce_C_Q)         0.456    -1.949 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=65, routed)          3.719     1.770    Ifetch/upg_done_o
    SLICE_X59Y93         LUT5 (Prop_lut5_I4_O)        0.124     1.894 r  Ifetch/data_memory_i_2/O
                         net (fo=15, routed)          3.928     5.822    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/wea[0]
    RAMB36_X0Y19         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    93.839 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    95.469    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.561 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         2.034    97.595    dmemory/clk_out2
    SLICE_X53Y98         LUT4 (Prop_lut4_I3_O)        0.100    97.695 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          1.427    99.121    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.410    99.532    
                         clock uncertainty           -0.111    99.421    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    98.889    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         98.889    
                         arrival time                          -5.822    
  -------------------------------------------------------------------
                         slack                                 93.067    

Slack (MET) :             93.161ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        8.099ns  (logic 0.580ns (7.161%)  route 7.519ns (92.839%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.879ns = ( 99.121 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.405ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -5.836 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -4.125    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.029 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.624    -2.405    uart/inst/upg_inst/upg_clk_i
    SLICE_X53Y97         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDCE (Prop_fdce_C_Q)         0.456    -1.949 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=65, routed)          3.228     1.280    Ifetch/upg_done_o
    SLICE_X56Y85         LUT4 (Prop_lut4_I2_O)        0.124     1.404 r  Ifetch/data_memory_i_7/O
                         net (fo=15, routed)          4.290     5.694    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[9]
    RAMB36_X0Y19         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    93.839 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    95.469    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.561 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         2.034    97.595    dmemory/clk_out2
    SLICE_X53Y98         LUT4 (Prop_lut4_I3_O)        0.100    97.695 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          1.427    99.121    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.410    99.532    
                         clock uncertainty           -0.111    99.421    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    98.855    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         98.855    
                         arrival time                          -5.694    
  -------------------------------------------------------------------
                         slack                                 93.161    

Slack (MET) :             93.188ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        8.320ns  (logic 0.580ns (6.971%)  route 7.740ns (93.029%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.631ns = ( 99.369 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.405ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -5.836 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -4.125    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.029 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.624    -2.405    uart/inst/upg_inst/upg_clk_i
    SLICE_X53Y97         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDCE (Prop_fdce_C_Q)         0.456    -1.949 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=65, routed)          3.229     1.280    Ifetch/upg_done_o
    SLICE_X56Y87         LUT4 (Prop_lut4_I2_O)        0.124     1.404 r  Ifetch/data_memory_i_12/O
                         net (fo=15, routed)          4.510     5.915    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addra[4]
    RAMB36_X0Y16         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    93.839 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    95.469    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.561 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         2.034    97.595    dmemory/clk_out2
    SLICE_X53Y98         LUT4 (Prop_lut4_I3_O)        0.100    97.695 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          1.675    99.369    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.410    99.780    
                         clock uncertainty           -0.111    99.669    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    99.103    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         99.103    
                         arrival time                          -5.915    
  -------------------------------------------------------------------
                         slack                                 93.188    

Slack (MET) :             93.268ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        8.241ns  (logic 0.580ns (7.038%)  route 7.661ns (92.962%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.629ns = ( 99.371 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.405ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -5.836 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -4.125    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.029 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.624    -2.405    uart/inst/upg_inst/upg_clk_i
    SLICE_X53Y97         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDCE (Prop_fdce_C_Q)         0.456    -1.949 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=65, routed)          3.974     2.025    Ifetch/upg_done_o
    SLICE_X55Y86         LUT4 (Prop_lut4_I2_O)        0.124     2.149 r  Ifetch/data_memory_i_16/O
                         net (fo=15, routed)          3.687     5.837    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addra[0]
    RAMB36_X0Y18         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    93.839 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    95.469    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.561 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         2.034    97.595    dmemory/clk_out2
    SLICE_X53Y98         LUT4 (Prop_lut4_I3_O)        0.100    97.695 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          1.676    99.371    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.410    99.781    
                         clock uncertainty           -0.111    99.670    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    99.104    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         99.104    
                         arrival time                          -5.837    
  -------------------------------------------------------------------
                         slack                                 93.268    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        1.884ns  (logic 0.186ns (9.870%)  route 1.698ns (90.130%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.513ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.037ns
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    -0.698ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.935 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.440    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         0.563    -0.852    uart/inst/upg_inst/upg_clk_i
    SLICE_X53Y97         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.711 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=65, routed)          0.433    -0.278    decoder/upg_done_o
    SLICE_X53Y97         LUT5 (Prop_lut5_I2_O)        0.045    -0.233 r  decoder/data_memory_i_19/O
                         net (fo=4, routed)           1.266     1.033    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/dina[6]
    RAMB36_X2Y20         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.681 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -2.142    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.106    -1.006    dmemory/clk_out2
    SLICE_X53Y98         LUT4 (Prop_lut4_I3_O)        0.056    -0.950 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          0.913    -0.037    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y20         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.698     0.661    
    RAMB36_X2Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296     0.957    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.957    
                         arrival time                           1.033    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        1.675ns  (logic 0.186ns (11.105%)  route 1.489ns (88.895%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.267ns
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    -0.698ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.935 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.440    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         0.563    -0.852    uart/inst/upg_inst/upg_clk_i
    SLICE_X53Y97         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.711 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=65, routed)          0.433    -0.278    decoder/upg_done_o
    SLICE_X53Y97         LUT5 (Prop_lut5_I2_O)        0.045    -0.233 r  decoder/data_memory_i_19/O
                         net (fo=4, routed)           1.056     0.823    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/dina[6]
    RAMB36_X1Y20         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.681 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -2.142    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.106    -1.006    dmemory/clk_out2
    SLICE_X53Y98         LUT4 (Prop_lut4_I3_O)        0.056    -0.950 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          0.683    -0.267    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X1Y20         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.698     0.431    
    RAMB36_X1Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296     0.727    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.727    
                         arrival time                           0.823    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        1.613ns  (logic 0.186ns (11.530%)  route 1.427ns (88.470%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.332ns
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    -0.698ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.935 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.440    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         0.563    -0.852    uart/inst/upg_inst/upg_clk_i
    SLICE_X53Y97         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.711 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=65, routed)          0.433    -0.278    decoder/upg_done_o
    SLICE_X53Y97         LUT5 (Prop_lut5_I2_O)        0.045    -0.233 r  decoder/data_memory_i_19/O
                         net (fo=4, routed)           0.995     0.761    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/dina[6]
    RAMB36_X1Y19         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.681 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -2.142    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.106    -1.006    dmemory/clk_out2
    SLICE_X53Y98         LUT4 (Prop_lut4_I3_O)        0.056    -0.950 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          0.618    -0.332    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.698     0.366    
    RAMB36_X1Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296     0.662    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.662    
                         arrival time                           0.761    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/s_axi_wdata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.141ns (30.015%)  route 0.329ns (69.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.280ns
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    -0.693ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.935 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.440    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         0.562    -0.853    uart/inst/upg_inst/upg_clk_i
    SLICE_X53Y94         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.712 r  uart/inst/upg_inst/s_axi_wdata_reg[6]/Q
                         net (fo=1, routed)           0.329    -0.383    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[6]
    SLICE_X50Y94         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.681 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -2.142    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         0.833    -1.280    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X50Y94         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
                         clock pessimism              0.693    -0.587    
    SLICE_X50Y94         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.485    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.383    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/s_axi_wdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/reset_TX_FIFO_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.185ns (38.506%)  route 0.295ns (61.494%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.280ns
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    -0.693ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.935 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.440    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         0.562    -0.853    uart/inst/upg_inst/upg_clk_i
    SLICE_X52Y95         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.712 r  uart/inst/upg_inst/s_axi_wdata_reg[0]/Q
                         net (fo=2, routed)           0.295    -0.416    uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[0]
    SLICE_X51Y95         LUT3 (Prop_lut3_I2_O)        0.044    -0.372 r  uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/reset_TX_FIFO_i_1/O
                         net (fo=1, routed)           0.000    -0.372    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/reset_TX_FIFO
    SLICE_X51Y95         FDSE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/reset_TX_FIFO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.681 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -2.142    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         0.833    -1.280    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/s_axi_aclk
    SLICE_X51Y95         FDSE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/reset_TX_FIFO_reg/C
                         clock pessimism              0.693    -0.587    
    SLICE_X51Y95         FDSE (Hold_fdse_C_D)         0.107    -0.480    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/reset_TX_FIFO_reg
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/s_axi_awaddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.186ns (38.950%)  route 0.292ns (61.050%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.278ns
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    -0.693ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.935 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.440    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         0.562    -0.853    uart/inst/upg_inst/upg_clk_i
    SLICE_X52Y96         FDRE                                         r  uart/inst/upg_inst/s_axi_awaddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.712 r  uart/inst/upg_inst/s_axi_awaddr_reg[3]/Q
                         net (fo=2, routed)           0.292    -0.420    uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_awaddr[1]
    SLICE_X48Y96         LUT5 (Prop_lut5_I0_O)        0.045    -0.375 r  uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.375    uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[3]_i_1_n_0
    SLICE_X48Y96         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.681 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -2.142    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         0.835    -1.278    uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X48Y96         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                         clock pessimism              0.693    -0.585    
    SLICE_X48Y96         FDRE (Hold_fdre_C_D)         0.092    -0.493    uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.375    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/s_axi_wdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.141ns (28.411%)  route 0.355ns (71.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.280ns
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    -0.693ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.935 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.440    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         0.562    -0.853    uart/inst/upg_inst/upg_clk_i
    SLICE_X53Y94         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.712 r  uart/inst/upg_inst/s_axi_wdata_reg[5]/Q
                         net (fo=1, routed)           0.355    -0.357    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[5]
    SLICE_X50Y94         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.681 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -2.142    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         0.833    -1.280    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X50Y94         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
                         clock pessimism              0.693    -0.587    
    SLICE_X50Y94         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.478    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/s_axi_wdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.141ns (28.362%)  route 0.356ns (71.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.280ns
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    -0.693ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.935 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.440    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         0.562    -0.853    uart/inst/upg_inst/upg_clk_i
    SLICE_X52Y95         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.712 r  uart/inst/upg_inst/s_axi_wdata_reg[0]/Q
                         net (fo=2, routed)           0.356    -0.356    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[0]
    SLICE_X50Y94         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.681 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -2.142    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         0.833    -1.280    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X50Y94         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
                         clock pessimism              0.693    -0.587    
    SLICE_X50Y94         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.478    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        1.706ns  (logic 0.186ns (10.902%)  route 1.520ns (89.098%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.267ns
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    -0.698ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.935 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.440    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         0.563    -0.852    uart/inst/upg_inst/upg_clk_i
    SLICE_X53Y97         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.711 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=65, routed)          0.536    -0.174    decoder/upg_done_o
    SLICE_X53Y98         LUT5 (Prop_lut5_I2_O)        0.045    -0.129 r  decoder/data_memory_i_18/O
                         net (fo=4, routed)           0.984     0.854    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/dina[7]
    RAMB36_X1Y20         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.681 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -2.142    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.106    -1.006    dmemory/clk_out2
    SLICE_X53Y98         LUT4 (Prop_lut4_I3_O)        0.056    -0.950 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          0.683    -0.267    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X1Y20         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.698     0.431    
    RAMB36_X1Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296     0.727    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.727    
                         arrival time                           0.854    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.279ns
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.935 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.440    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         0.563    -0.852    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X48Y92         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.711 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065    -0.645    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_level_out_d1_cdc_to
    SLICE_X48Y92         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.681 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -2.142    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         0.834    -1.279    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X48Y92         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.427    -0.852    
    SLICE_X48Y92         FDRE (Hold_fdre_C_D)         0.075    -0.777    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.777    
                         arrival time                          -0.645    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_cpuclk
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clock1/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X2Y19     dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X2Y19     dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X1Y21     dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X1Y21     dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X2Y17     dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X2Y17     dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X0Y16     dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X0Y16     dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y37     dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y37     dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y1  clock1/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X50Y94     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X50Y94     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X50Y94     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X50Y94     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X50Y94     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X50Y94     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X50Y94     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X50Y93     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X50Y93     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X50Y93     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X50Y94     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X50Y94     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X50Y94     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X50Y94     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X50Y94     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X50Y94     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X50Y94     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X46Y93     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X50Y93     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X50Y93     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpuclk
  To Clock:  clkfbout_cpuclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpuclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    clock1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  clock1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  clock1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  clock1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  clock1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack       42.187ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.712ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             42.187ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_cpuclk fall@50.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        8.858ns  (logic 0.580ns (6.548%)  route 8.278ns (93.452%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.888ns = ( 49.112 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.405ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -5.836 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -4.125    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.029 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.624    -2.405    uart/inst/upg_inst/upg_clk_i
    SLICE_X53Y97         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDCE (Prop_fdce_C_Q)         0.456    -1.949 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=65, routed)          3.603     1.654    Ifetch/upg_done_o
    SLICE_X56Y86         LUT4 (Prop_lut4_I2_O)        0.124     1.778 r  Ifetch/data_memory_i_14/O
                         net (fo=15, routed)          4.676     6.453    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[2]
    RAMB36_X0Y19         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                  IBUF                         0.000    50.000 f  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    43.839 f  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    45.470    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.561 f  clock1/inst/clkout1_buf/O
                         net (fo=1074, routed)        2.025    47.586    dmemory/clk_out1
    SLICE_X53Y98         LUT4 (Prop_lut4_I0_O)        0.100    47.686 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          1.427    49.112    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.325    49.437    
                         clock uncertainty           -0.231    49.207    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    48.641    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.641    
                         arrival time                          -6.453    
  -------------------------------------------------------------------
                         slack                                 42.187    

Slack (MET) :             42.276ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_cpuclk fall@50.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        8.893ns  (logic 0.704ns (7.916%)  route 8.189ns (92.084%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        1.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.888ns = ( 49.112 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.405ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -5.836 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -4.125    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.029 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.624    -2.405    uart/inst/upg_inst/upg_clk_i
    SLICE_X53Y97         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDCE (Prop_fdce_C_Q)         0.456    -1.949 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=65, routed)          3.365     1.416    Ifetch/upg_done_o
    SLICE_X57Y88         LUT4 (Prop_lut4_I2_O)        0.124     1.540 r  Ifetch/data_memory_i_4/O
                         net (fo=8, routed)           2.109     3.649    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X63Y97         LUT2 (Prop_lut2_I1_O)        0.124     3.773 r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=3, routed)           2.715     6.488    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y19         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                  IBUF                         0.000    50.000 f  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    43.839 f  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    45.470    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.561 f  clock1/inst/clkout1_buf/O
                         net (fo=1074, routed)        2.025    47.586    dmemory/clk_out1
    SLICE_X53Y98         LUT4 (Prop_lut4_I0_O)        0.100    47.686 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          1.427    49.112    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.325    49.437    
                         clock uncertainty           -0.231    49.207    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    48.764    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.764    
                         arrival time                          -6.488    
  -------------------------------------------------------------------
                         slack                                 42.276    

Slack (MET) :             42.466ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_cpuclk fall@50.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        8.579ns  (logic 0.580ns (6.760%)  route 7.999ns (93.240%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.888ns = ( 49.112 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.405ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -5.836 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -4.125    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.029 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.624    -2.405    uart/inst/upg_inst/upg_clk_i
    SLICE_X53Y97         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDCE (Prop_fdce_C_Q)         0.456    -1.949 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=65, routed)          3.974     2.025    Ifetch/upg_done_o
    SLICE_X55Y86         LUT4 (Prop_lut4_I2_O)        0.124     2.149 r  Ifetch/data_memory_i_16/O
                         net (fo=15, routed)          4.025     6.175    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[0]
    RAMB36_X0Y19         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                  IBUF                         0.000    50.000 f  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    43.839 f  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    45.470    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.561 f  clock1/inst/clkout1_buf/O
                         net (fo=1074, routed)        2.025    47.586    dmemory/clk_out1
    SLICE_X53Y98         LUT4 (Prop_lut4_I0_O)        0.100    47.686 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          1.427    49.112    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.325    49.437    
                         clock uncertainty           -0.231    49.207    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    48.641    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.641    
                         arrival time                          -6.175    
  -------------------------------------------------------------------
                         slack                                 42.466    

Slack (MET) :             42.483ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_cpuclk fall@50.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        8.563ns  (logic 0.580ns (6.774%)  route 7.983ns (93.226%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.888ns = ( 49.112 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.405ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -5.836 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -4.125    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.029 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.624    -2.405    uart/inst/upg_inst/upg_clk_i
    SLICE_X53Y97         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDCE (Prop_fdce_C_Q)         0.456    -1.949 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=65, routed)          3.213     1.264    Ifetch/upg_done_o
    SLICE_X55Y86         LUT4 (Prop_lut4_I2_O)        0.124     1.388 r  Ifetch/data_memory_i_11/O
                         net (fo=15, routed)          4.770     6.158    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[5]
    RAMB36_X0Y19         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                  IBUF                         0.000    50.000 f  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    43.839 f  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    45.470    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.561 f  clock1/inst/clkout1_buf/O
                         net (fo=1074, routed)        2.025    47.586    dmemory/clk_out1
    SLICE_X53Y98         LUT4 (Prop_lut4_I0_O)        0.100    47.686 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          1.427    49.112    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.325    49.437    
                         clock uncertainty           -0.231    49.207    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    48.641    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.641    
                         arrival time                          -6.158    
  -------------------------------------------------------------------
                         slack                                 42.483    

Slack (MET) :             42.775ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_cpuclk fall@50.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        8.520ns  (logic 0.580ns (6.807%)  route 7.940ns (93.193%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.638ns = ( 49.362 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.405ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -5.836 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -4.125    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.029 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.624    -2.405    uart/inst/upg_inst/upg_clk_i
    SLICE_X53Y97         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDCE (Prop_fdce_C_Q)         0.456    -1.949 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=65, routed)          3.603     1.654    Ifetch/upg_done_o
    SLICE_X56Y86         LUT4 (Prop_lut4_I2_O)        0.124     1.778 r  Ifetch/data_memory_i_14/O
                         net (fo=15, routed)          4.338     6.115    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addra[2]
    RAMB36_X0Y18         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                  IBUF                         0.000    50.000 f  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    43.839 f  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    45.470    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.561 f  clock1/inst/clkout1_buf/O
                         net (fo=1074, routed)        2.025    47.586    dmemory/clk_out1
    SLICE_X53Y98         LUT4 (Prop_lut4_I0_O)        0.100    47.686 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          1.676    49.362    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.325    49.687    
                         clock uncertainty           -0.231    49.456    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    48.890    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.890    
                         arrival time                          -6.115    
  -------------------------------------------------------------------
                         slack                                 42.775    

Slack (MET) :             42.794ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_cpuclk fall@50.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        8.251ns  (logic 0.580ns (7.029%)  route 7.671ns (92.971%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.888ns = ( 49.112 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.405ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -5.836 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -4.125    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.029 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.624    -2.405    uart/inst/upg_inst/upg_clk_i
    SLICE_X53Y97         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDCE (Prop_fdce_C_Q)         0.456    -1.949 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=65, routed)          3.535     1.586    Ifetch/upg_done_o
    SLICE_X55Y87         LUT4 (Prop_lut4_I2_O)        0.124     1.710 r  Ifetch/data_memory_i_10/O
                         net (fo=15, routed)          4.136     5.846    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[6]
    RAMB36_X0Y19         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                  IBUF                         0.000    50.000 f  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    43.839 f  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    45.470    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.561 f  clock1/inst/clkout1_buf/O
                         net (fo=1074, routed)        2.025    47.586    dmemory/clk_out1
    SLICE_X53Y98         LUT4 (Prop_lut4_I0_O)        0.100    47.686 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          1.427    49.112    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.325    49.437    
                         clock uncertainty           -0.231    49.207    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    48.641    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.641    
                         arrival time                          -5.846    
  -------------------------------------------------------------------
                         slack                                 42.794    

Slack (MET) :             42.853ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_cpuclk fall@50.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        8.227ns  (logic 0.580ns (7.050%)  route 7.647ns (92.950%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.888ns = ( 49.112 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.405ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -5.836 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -4.125    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.029 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.624    -2.405    uart/inst/upg_inst/upg_clk_i
    SLICE_X53Y97         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDCE (Prop_fdce_C_Q)         0.456    -1.949 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=65, routed)          3.719     1.770    Ifetch/upg_done_o
    SLICE_X59Y93         LUT5 (Prop_lut5_I4_O)        0.124     1.894 r  Ifetch/data_memory_i_2/O
                         net (fo=15, routed)          3.928     5.822    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/wea[0]
    RAMB36_X0Y19         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                  IBUF                         0.000    50.000 f  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    43.839 f  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    45.470    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.561 f  clock1/inst/clkout1_buf/O
                         net (fo=1074, routed)        2.025    47.586    dmemory/clk_out1
    SLICE_X53Y98         LUT4 (Prop_lut4_I0_O)        0.100    47.686 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          1.427    49.112    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.325    49.437    
                         clock uncertainty           -0.231    49.207    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    48.675    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.675    
                         arrival time                          -5.822    
  -------------------------------------------------------------------
                         slack                                 42.853    

Slack (MET) :             42.947ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_cpuclk fall@50.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        8.099ns  (logic 0.580ns (7.161%)  route 7.519ns (92.839%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.888ns = ( 49.112 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.405ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -5.836 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -4.125    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.029 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.624    -2.405    uart/inst/upg_inst/upg_clk_i
    SLICE_X53Y97         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDCE (Prop_fdce_C_Q)         0.456    -1.949 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=65, routed)          3.228     1.280    Ifetch/upg_done_o
    SLICE_X56Y85         LUT4 (Prop_lut4_I2_O)        0.124     1.404 r  Ifetch/data_memory_i_7/O
                         net (fo=15, routed)          4.290     5.694    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[9]
    RAMB36_X0Y19         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                  IBUF                         0.000    50.000 f  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    43.839 f  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    45.470    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.561 f  clock1/inst/clkout1_buf/O
                         net (fo=1074, routed)        2.025    47.586    dmemory/clk_out1
    SLICE_X53Y98         LUT4 (Prop_lut4_I0_O)        0.100    47.686 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          1.427    49.112    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.325    49.437    
                         clock uncertainty           -0.231    49.207    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    48.641    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.641    
                         arrival time                          -5.694    
  -------------------------------------------------------------------
                         slack                                 42.947    

Slack (MET) :             42.974ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_cpuclk fall@50.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        8.320ns  (logic 0.580ns (6.971%)  route 7.740ns (93.029%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.640ns = ( 49.360 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.405ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -5.836 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -4.125    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.029 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.624    -2.405    uart/inst/upg_inst/upg_clk_i
    SLICE_X53Y97         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDCE (Prop_fdce_C_Q)         0.456    -1.949 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=65, routed)          3.229     1.280    Ifetch/upg_done_o
    SLICE_X56Y87         LUT4 (Prop_lut4_I2_O)        0.124     1.404 r  Ifetch/data_memory_i_12/O
                         net (fo=15, routed)          4.510     5.915    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addra[4]
    RAMB36_X0Y16         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                  IBUF                         0.000    50.000 f  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    43.839 f  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    45.470    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.561 f  clock1/inst/clkout1_buf/O
                         net (fo=1074, routed)        2.025    47.586    dmemory/clk_out1
    SLICE_X53Y98         LUT4 (Prop_lut4_I0_O)        0.100    47.686 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          1.675    49.360    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.325    49.685    
                         clock uncertainty           -0.231    49.455    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    48.889    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.889    
                         arrival time                          -5.915    
  -------------------------------------------------------------------
                         slack                                 42.974    

Slack (MET) :             43.054ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_cpuclk fall@50.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        8.241ns  (logic 0.580ns (7.038%)  route 7.661ns (92.962%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.638ns = ( 49.362 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.405ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -5.836 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -4.125    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.029 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.624    -2.405    uart/inst/upg_inst/upg_clk_i
    SLICE_X53Y97         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDCE (Prop_fdce_C_Q)         0.456    -1.949 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=65, routed)          3.974     2.025    Ifetch/upg_done_o
    SLICE_X55Y86         LUT4 (Prop_lut4_I2_O)        0.124     2.149 r  Ifetch/data_memory_i_16/O
                         net (fo=15, routed)          3.687     5.837    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addra[0]
    RAMB36_X0Y18         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                  IBUF                         0.000    50.000 f  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    43.839 f  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    45.470    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.561 f  clock1/inst/clkout1_buf/O
                         net (fo=1074, routed)        2.025    47.586    dmemory/clk_out1
    SLICE_X53Y98         LUT4 (Prop_lut4_I0_O)        0.100    47.686 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          1.676    49.362    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.325    49.687    
                         clock uncertainty           -0.231    49.456    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    48.890    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.890    
                         arrival time                          -5.837    
  -------------------------------------------------------------------
                         slack                                 43.054    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.712ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.450ns  (logic 0.192ns (7.836%)  route 2.258ns (92.164%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    -0.746ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.935 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.440    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         0.563    -0.852    uart/inst/upg_inst/upg_clk_i
    SLICE_X53Y97         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.711 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=65, routed)          1.046     0.335    Ifetch/upg_done_o
    SLICE_X55Y87         LUT3 (Prop_lut3_I1_O)        0.051     0.386 r  Ifetch/instruction_memory_i_9/O
                         net (fo=15, routed)          1.212     1.598    Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[7]
    RAMB36_X1Y14         RAMB36E1                                     r  Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -2.142    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clock1/inst/clkout1_buf/O
                         net (fo=1074, routed)        0.942    -1.170    Ifetch/CLK
    SLICE_X60Y90         LUT4 (Prop_lut4_I3_O)        0.060    -1.110 r  Ifetch/instruction_memory_i_1/O
                         net (fo=32, routed)          0.821    -0.290    Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.746     0.456    
                         clock uncertainty            0.231     0.687    
    RAMB36_X1Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.200     0.887    Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           1.598    
  -------------------------------------------------------------------
                         slack                                  0.712    

Slack (MET) :             0.726ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.579ns  (logic 0.192ns (7.445%)  route 2.387ns (92.555%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.422ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.175ns
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    -0.746ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.935 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.440    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         0.563    -0.852    uart/inst/upg_inst/upg_clk_i
    SLICE_X53Y97         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.711 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=65, routed)          1.046     0.335    Ifetch/upg_done_o
    SLICE_X55Y87         LUT3 (Prop_lut3_I1_O)        0.051     0.386 r  Ifetch/instruction_memory_i_9/O
                         net (fo=15, routed)          1.341     1.727    Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[7]
    RAMB36_X1Y13         RAMB36E1                                     r  Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -2.142    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clock1/inst/clkout1_buf/O
                         net (fo=1074, routed)        0.942    -1.170    Ifetch/CLK
    SLICE_X60Y90         LUT4 (Prop_lut4_I3_O)        0.060    -1.110 r  Ifetch/instruction_memory_i_1/O
                         net (fo=32, routed)          0.935    -0.175    Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.746     0.570    
                         clock uncertainty            0.231     0.801    
    RAMB36_X1Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.200     1.001    Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.001    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.726    

Slack (MET) :             0.813ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.685ns  (logic 0.192ns (7.151%)  route 2.493ns (92.849%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.441ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.157ns
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    -0.746ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.935 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.440    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         0.563    -0.852    uart/inst/upg_inst/upg_clk_i
    SLICE_X53Y97         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.711 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=65, routed)          1.046     0.335    Ifetch/upg_done_o
    SLICE_X55Y87         LUT3 (Prop_lut3_I1_O)        0.051     0.386 r  Ifetch/instruction_memory_i_9/O
                         net (fo=15, routed)          1.447     1.833    Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[7]
    RAMB36_X1Y12         RAMB36E1                                     r  Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -2.142    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clock1/inst/clkout1_buf/O
                         net (fo=1074, routed)        0.942    -1.170    Ifetch/CLK
    SLICE_X60Y90         LUT4 (Prop_lut4_I3_O)        0.060    -1.110 r  Ifetch/instruction_memory_i_1/O
                         net (fo=32, routed)          0.953    -0.157    Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.746     0.589    
                         clock uncertainty            0.231     0.820    
    RAMB36_X1Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.200     1.020    Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.020    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.813    

Slack (MET) :             0.825ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.791ns  (logic 0.192ns (6.880%)  route 2.599ns (93.120%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.535ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.062ns
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    -0.746ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.935 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.440    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         0.563    -0.852    uart/inst/upg_inst/upg_clk_i
    SLICE_X53Y97         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.711 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=65, routed)          1.046     0.335    Ifetch/upg_done_o
    SLICE_X55Y87         LUT3 (Prop_lut3_I1_O)        0.051     0.386 r  Ifetch/instruction_memory_i_9/O
                         net (fo=15, routed)          1.553     1.939    Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[7]
    RAMB36_X1Y11         RAMB36E1                                     r  Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -2.142    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clock1/inst/clkout1_buf/O
                         net (fo=1074, routed)        0.942    -1.170    Ifetch/CLK
    SLICE_X60Y90         LUT4 (Prop_lut4_I3_O)        0.060    -1.110 r  Ifetch/instruction_memory_i_1/O
                         net (fo=32, routed)          1.048    -0.062    Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.746     0.684    
                         clock uncertainty            0.231     0.914    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.200     1.114    Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.114    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.825    

Slack (MET) :             0.832ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.491ns  (logic 0.192ns (7.708%)  route 2.299ns (92.292%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.370ns
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    -0.746ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.935 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.440    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         0.563    -0.852    uart/inst/upg_inst/upg_clk_i
    SLICE_X53Y97         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.711 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=65, routed)          1.046     0.335    Ifetch/upg_done_o
    SLICE_X55Y87         LUT3 (Prop_lut3_I1_O)        0.051     0.386 r  Ifetch/instruction_memory_i_9/O
                         net (fo=15, routed)          1.253     1.639    Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[7]
    RAMB36_X2Y18         RAMB36E1                                     r  Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -2.142    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clock1/inst/clkout1_buf/O
                         net (fo=1074, routed)        0.942    -1.170    Ifetch/CLK
    SLICE_X60Y90         LUT4 (Prop_lut4_I3_O)        0.060    -1.110 r  Ifetch/instruction_memory_i_1/O
                         net (fo=32, routed)          0.740    -0.370    Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y18         RAMB36E1                                     r  Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.746     0.376    
                         clock uncertainty            0.231     0.607    
    RAMB36_X2Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.200     0.807    Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.807    
                         arrival time                           1.639    
  -------------------------------------------------------------------
                         slack                                  0.832    

Slack (MET) :             0.847ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.897ns  (logic 0.192ns (6.628%)  route 2.705ns (93.372%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.619ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.022ns
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    -0.746ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.935 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.440    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         0.563    -0.852    uart/inst/upg_inst/upg_clk_i
    SLICE_X53Y97         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.711 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=65, routed)          1.046     0.335    Ifetch/upg_done_o
    SLICE_X55Y87         LUT3 (Prop_lut3_I1_O)        0.051     0.386 r  Ifetch/instruction_memory_i_9/O
                         net (fo=15, routed)          1.659     2.045    Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[7]
    RAMB36_X1Y10         RAMB36E1                                     r  Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -2.142    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clock1/inst/clkout1_buf/O
                         net (fo=1074, routed)        0.942    -1.170    Ifetch/CLK
    SLICE_X60Y90         LUT4 (Prop_lut4_I3_O)        0.060    -1.110 r  Ifetch/instruction_memory_i_1/O
                         net (fo=32, routed)          1.132     0.022    Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.746     0.768    
                         clock uncertainty            0.231     0.998    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.200     1.198    Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.198    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.847    

Slack (MET) :             0.901ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.356ns  (logic 0.192ns (8.149%)  route 2.164ns (91.851%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.573ns
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    -0.746ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.935 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.440    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         0.563    -0.852    uart/inst/upg_inst/upg_clk_i
    SLICE_X53Y97         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.711 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=65, routed)          1.046     0.335    Ifetch/upg_done_o
    SLICE_X55Y87         LUT3 (Prop_lut3_I1_O)        0.051     0.386 r  Ifetch/instruction_memory_i_9/O
                         net (fo=15, routed)          1.118     1.504    Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X1Y36         RAMB18E1                                     r  Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -2.142    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clock1/inst/clkout1_buf/O
                         net (fo=1074, routed)        0.942    -1.170    Ifetch/CLK
    SLICE_X60Y90         LUT4 (Prop_lut4_I3_O)        0.060    -1.110 r  Ifetch/instruction_memory_i_1/O
                         net (fo=32, routed)          0.537    -0.573    Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y36         RAMB18E1                                     r  Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.746     0.173    
                         clock uncertainty            0.231     0.403    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.200     0.603    Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.603    
                         arrival time                           1.504    
  -------------------------------------------------------------------
                         slack                                  0.901    

Slack (MET) :             0.958ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.694ns  (logic 0.186ns (6.903%)  route 2.508ns (93.097%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    -0.746ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.935 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.440    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         0.563    -0.852    uart/inst/upg_inst/upg_clk_i
    SLICE_X53Y97         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.711 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=65, routed)          1.184     0.473    Ifetch/upg_done_o
    SLICE_X55Y87         LUT3 (Prop_lut3_I1_O)        0.045     0.518 r  Ifetch/instruction_memory_i_6/O
                         net (fo=15, routed)          1.324     1.843    Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y14         RAMB36E1                                     r  Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -2.142    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clock1/inst/clkout1_buf/O
                         net (fo=1074, routed)        0.942    -1.170    Ifetch/CLK
    SLICE_X60Y90         LUT4 (Prop_lut4_I3_O)        0.060    -1.110 r  Ifetch/instruction_memory_i_1/O
                         net (fo=32, routed)          0.821    -0.290    Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.746     0.456    
                         clock uncertainty            0.231     0.687    
    RAMB36_X1Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.198     0.885    Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.885    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.958    

Slack (MET) :             0.966ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.777ns  (logic 0.185ns (6.662%)  route 2.592ns (93.338%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.216ns
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    -0.746ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.935 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.440    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         0.563    -0.852    uart/inst/upg_inst/upg_clk_i
    SLICE_X53Y97         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.711 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=65, routed)          1.345     0.635    Ifetch/upg_done_o
    SLICE_X56Y85         LUT3 (Prop_lut3_I1_O)        0.044     0.679 r  Ifetch/instruction_memory_i_14/O
                         net (fo=15, routed)          1.247     1.925    Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[2]
    RAMB36_X3Y15         RAMB36E1                                     r  Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -2.142    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clock1/inst/clkout1_buf/O
                         net (fo=1074, routed)        0.942    -1.170    Ifetch/CLK
    SLICE_X60Y90         LUT4 (Prop_lut4_I3_O)        0.060    -1.110 r  Ifetch/instruction_memory_i_1/O
                         net (fo=32, routed)          0.894    -0.216    Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X3Y15         RAMB36E1                                     r  Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.746     0.530    
                         clock uncertainty            0.231     0.760    
    RAMB36_X3Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.199     0.959    Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.959    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.966    

Slack (MET) :             1.000ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.747ns  (logic 0.186ns (6.771%)  route 2.561ns (93.229%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.279ns
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    -0.746ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.935 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.440    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         0.563    -0.852    uart/inst/upg_inst/upg_clk_i
    SLICE_X53Y97         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.711 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=65, routed)          1.184     0.473    Ifetch/upg_done_o
    SLICE_X55Y87         LUT3 (Prop_lut3_I1_O)        0.045     0.518 r  Ifetch/instruction_memory_i_6/O
                         net (fo=15, routed)          1.377     1.895    Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[10]
    RAMB36_X2Y16         RAMB36E1                                     r  Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -2.142    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clock1/inst/clkout1_buf/O
                         net (fo=1074, routed)        0.942    -1.170    Ifetch/CLK
    SLICE_X60Y90         LUT4 (Prop_lut4_I3_O)        0.060    -1.110 r  Ifetch/instruction_memory_i_1/O
                         net (fo=32, routed)          0.831    -0.279    Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X2Y16         RAMB36E1                                     r  Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.746     0.467    
                         clock uncertainty            0.231     0.698    
    RAMB36_X2Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.198     0.896    Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.896    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  1.000    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_cpuclk
  To Clock:  clk_out2_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack       44.438ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.744ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             44.438ns  (required time - arrival time)
  Source:                 dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out1_cpuclk fall@50.000ns)
  Data Path Delay:        5.038ns  (logic 0.642ns (12.743%)  route 4.396ns (87.257%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.879ns = ( 99.121 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.620ns = ( 49.380 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                  IBUF                         0.000    50.000 f  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233    51.233    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    44.164 f  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    45.875    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    45.971 f  clock1/inst/clkout1_buf/O
                         net (fo=1074, routed)        2.276    48.247    dmemory/clk_out1
    SLICE_X53Y98         LUT4 (Prop_lut4_I0_O)        0.124    48.371 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          1.009    49.380    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X62Y97         FDRE                                         r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y97         FDRE (Prop_fdre_C_Q)         0.518    49.898 r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=13, routed)          3.575    53.473    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/pwropt_1
    SLICE_X32Y97         LUT2 (Prop_lut2_I0_O)        0.124    53.597 r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1/O
                         net (fo=1, routed)           0.821    54.418    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_1
    RAMB36_X0Y19         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    93.839 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    95.469    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.561 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         2.034    97.595    dmemory/clk_out2
    SLICE_X53Y98         LUT4 (Prop_lut4_I3_O)        0.100    97.695 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          1.427    99.121    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.325    99.446    
                         clock uncertainty           -0.231    99.216    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    98.856    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         98.856    
                         arrival time                         -54.418    
  -------------------------------------------------------------------
                         slack                                 44.438    

Slack (MET) :             45.065ns  (required time - arrival time)
  Source:                 dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out1_cpuclk fall@50.000ns)
  Data Path Delay:        4.659ns  (logic 0.642ns (13.781%)  route 4.017ns (86.219%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.631ns = ( 99.369 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.620ns = ( 49.380 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                  IBUF                         0.000    50.000 f  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233    51.233    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    44.164 f  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    45.875    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    45.971 f  clock1/inst/clkout1_buf/O
                         net (fo=1074, routed)        2.276    48.247    dmemory/clk_out1
    SLICE_X53Y98         LUT4 (Prop_lut4_I0_O)        0.124    48.371 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          1.009    49.380    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X62Y97         FDRE                                         r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y97         FDRE (Prop_fdre_C_Q)         0.518    49.898 r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=13, routed)          2.852    52.750    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/pwropt
    SLICE_X32Y82         LUT2 (Prop_lut2_I1_O)        0.124    52.874 r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_17/O
                         net (fo=1, routed)           1.164    54.038    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_9
    RAMB36_X0Y16         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    93.839 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    95.469    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.561 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         2.034    97.595    dmemory/clk_out2
    SLICE_X53Y98         LUT4 (Prop_lut4_I3_O)        0.100    97.695 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          1.675    99.369    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.325    99.694    
                         clock uncertainty           -0.231    99.464    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    99.104    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         99.104    
                         arrival time                         -54.038    
  -------------------------------------------------------------------
                         slack                                 45.065    

Slack (MET) :             45.226ns  (required time - arrival time)
  Source:                 dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out1_cpuclk fall@50.000ns)
  Data Path Delay:        4.500ns  (logic 0.642ns (14.268%)  route 3.858ns (85.732%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.629ns = ( 99.371 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.620ns = ( 49.380 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                  IBUF                         0.000    50.000 f  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233    51.233    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    44.164 f  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    45.875    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    45.971 f  clock1/inst/clkout1_buf/O
                         net (fo=1074, routed)        2.276    48.247    dmemory/clk_out1
    SLICE_X53Y98         LUT4 (Prop_lut4_I0_O)        0.124    48.371 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          1.009    49.380    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X62Y97         FDRE                                         r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y97         FDRE (Prop_fdre_C_Q)         0.518    49.898 r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=13, routed)          3.036    52.934    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/pwropt_1
    SLICE_X32Y92         LUT2 (Prop_lut2_I0_O)        0.124    53.058 r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_23/O
                         net (fo=1, routed)           0.821    53.879    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_12
    RAMB36_X0Y18         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    93.839 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    95.469    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.561 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         2.034    97.595    dmemory/clk_out2
    SLICE_X53Y98         LUT4 (Prop_lut4_I3_O)        0.100    97.695 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          1.676    99.371    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.325    99.696    
                         clock uncertainty           -0.231    99.465    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    99.105    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         99.105    
                         arrival time                         -53.879    
  -------------------------------------------------------------------
                         slack                                 45.226    

Slack (MET) :             45.290ns  (required time - arrival time)
  Source:                 dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out1_cpuclk fall@50.000ns)
  Data Path Delay:        4.532ns  (logic 0.642ns (14.167%)  route 3.890ns (85.833%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.533ns = ( 99.467 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.620ns = ( 49.380 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                  IBUF                         0.000    50.000 f  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233    51.233    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    44.164 f  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    45.875    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    45.971 f  clock1/inst/clkout1_buf/O
                         net (fo=1074, routed)        2.276    48.247    dmemory/clk_out1
    SLICE_X53Y98         LUT4 (Prop_lut4_I0_O)        0.124    48.371 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          1.009    49.380    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X62Y97         FDRE                                         r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y97         FDRE (Prop_fdre_C_Q)         0.518    49.898 f  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=13, routed)          2.732    52.629    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/pwropt_1
    SLICE_X32Y87         LUT2 (Prop_lut2_I0_O)        0.124    52.753 r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_11/O
                         net (fo=1, routed)           1.158    53.911    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_6
    RAMB36_X0Y17         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    93.839 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    95.469    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.561 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         2.034    97.595    dmemory/clk_out2
    SLICE_X53Y98         LUT4 (Prop_lut4_I3_O)        0.100    97.695 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          1.772    99.467    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.325    99.792    
                         clock uncertainty           -0.231    99.561    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    99.201    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         99.201    
                         arrival time                         -53.912    
  -------------------------------------------------------------------
                         slack                                 45.290    

Slack (MET) :             46.328ns  (required time - arrival time)
  Source:                 dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out1_cpuclk fall@50.000ns)
  Data Path Delay:        3.066ns  (logic 0.642ns (20.940%)  route 2.424ns (79.060%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.960ns = ( 99.040 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.620ns = ( 49.380 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                  IBUF                         0.000    50.000 f  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233    51.233    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    44.164 f  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    45.875    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    45.971 f  clock1/inst/clkout1_buf/O
                         net (fo=1074, routed)        2.276    48.247    dmemory/clk_out1
    SLICE_X53Y98         LUT4 (Prop_lut4_I0_O)        0.124    48.371 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          1.009    49.380    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X62Y97         FDRE                                         r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y97         FDRE (Prop_fdre_C_Q)         0.518    49.898 f  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=13, routed)          1.735    51.633    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/pwropt_1
    SLICE_X62Y82         LUT2 (Prop_lut2_I0_O)        0.124    51.757 r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_9/O
                         net (fo=1, routed)           0.689    52.446    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_5
    RAMB36_X1Y15         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    93.839 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    95.469    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.561 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         2.034    97.595    dmemory/clk_out2
    SLICE_X53Y98         LUT4 (Prop_lut4_I3_O)        0.100    97.695 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          1.345    99.040    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.325    99.364    
                         clock uncertainty           -0.231    99.134    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    98.774    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         98.774    
                         arrival time                         -52.446    
  -------------------------------------------------------------------
                         slack                                 46.328    

Slack (MET) :             46.473ns  (required time - arrival time)
  Source:                 dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out1_cpuclk fall@50.000ns)
  Data Path Delay:        2.790ns  (logic 0.642ns (23.014%)  route 2.148ns (76.986%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.113ns = ( 98.887 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.620ns = ( 49.380 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                  IBUF                         0.000    50.000 f  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233    51.233    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    44.164 f  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    45.875    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    45.971 f  clock1/inst/clkout1_buf/O
                         net (fo=1074, routed)        2.276    48.247    dmemory/clk_out1
    SLICE_X53Y98         LUT4 (Prop_lut4_I0_O)        0.124    48.371 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          1.009    49.380    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X62Y97         FDRE                                         r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y97         FDRE (Prop_fdre_C_Q)         0.518    49.898 r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=13, routed)          1.006    50.904    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/pwropt_1
    SLICE_X64Y97         LUT2 (Prop_lut2_I0_O)        0.124    51.028 r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_19/O
                         net (fo=1, routed)           1.141    52.169    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_10
    RAMB36_X2Y19         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    93.839 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    95.469    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.561 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         2.034    97.595    dmemory/clk_out2
    SLICE_X53Y98         LUT4 (Prop_lut4_I3_O)        0.100    97.695 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          1.192    98.887    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.346    99.233    
                         clock uncertainty           -0.231    99.002    
    RAMB36_X2Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    98.642    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         98.642    
                         arrival time                         -52.169    
  -------------------------------------------------------------------
                         slack                                 46.473    

Slack (MET) :             46.482ns  (required time - arrival time)
  Source:                 dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out1_cpuclk fall@50.000ns)
  Data Path Delay:        2.872ns  (logic 0.642ns (22.354%)  route 2.230ns (77.646%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.000ns = ( 99.000 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.620ns = ( 49.380 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                  IBUF                         0.000    50.000 f  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233    51.233    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    44.164 f  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    45.875    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    45.971 f  clock1/inst/clkout1_buf/O
                         net (fo=1074, routed)        2.276    48.247    dmemory/clk_out1
    SLICE_X53Y98         LUT4 (Prop_lut4_I0_O)        0.124    48.371 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          1.009    49.380    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X62Y97         FDRE                                         r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y97         FDRE (Prop_fdre_C_Q)         0.518    49.898 f  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=13, routed)          1.733    51.631    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/pwropt_1
    SLICE_X62Y82         LUT2 (Prop_lut2_I0_O)        0.124    51.755 r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_15/O
                         net (fo=1, routed)           0.497    52.252    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_8
    RAMB36_X1Y16         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    93.839 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    95.469    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.561 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         2.034    97.595    dmemory/clk_out2
    SLICE_X53Y98         LUT4 (Prop_lut4_I3_O)        0.100    97.695 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          1.305    99.000    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y16         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.325    99.325    
                         clock uncertainty           -0.231    99.094    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    98.734    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         98.734    
                         arrival time                         -52.252    
  -------------------------------------------------------------------
                         slack                                 46.482    

Slack (MET) :             46.638ns  (required time - arrival time)
  Source:                 dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out1_cpuclk fall@50.000ns)
  Data Path Delay:        2.811ns  (logic 0.642ns (22.840%)  route 2.169ns (77.160%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.905ns = ( 99.095 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.620ns = ( 49.380 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                  IBUF                         0.000    50.000 f  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233    51.233    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    44.164 f  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    45.875    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    45.971 f  clock1/inst/clkout1_buf/O
                         net (fo=1074, routed)        2.276    48.247    dmemory/clk_out1
    SLICE_X53Y98         LUT4 (Prop_lut4_I0_O)        0.124    48.371 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          1.009    49.380    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X62Y97         FDRE                                         r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y97         FDRE (Prop_fdre_C_Q)         0.518    49.898 f  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=13, routed)          1.391    51.289    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/pwropt
    SLICE_X64Y87         LUT2 (Prop_lut2_I1_O)        0.124    51.413 r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_21/O
                         net (fo=1, routed)           0.778    52.191    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_11
    RAMB36_X2Y17         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    93.839 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    95.469    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.561 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         2.034    97.595    dmemory/clk_out2
    SLICE_X53Y98         LUT4 (Prop_lut4_I3_O)        0.100    97.695 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          1.400    99.095    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y17         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.325    99.420    
                         clock uncertainty           -0.231    99.189    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    98.829    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         98.829    
                         arrival time                         -52.191    
  -------------------------------------------------------------------
                         slack                                 46.638    

Slack (MET) :             46.661ns  (required time - arrival time)
  Source:                 dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out1_cpuclk fall@50.000ns)
  Data Path Delay:        2.750ns  (logic 0.642ns (23.345%)  route 2.108ns (76.655%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.943ns = ( 99.057 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.620ns = ( 49.380 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                  IBUF                         0.000    50.000 f  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233    51.233    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    44.164 f  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    45.875    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    45.971 f  clock1/inst/clkout1_buf/O
                         net (fo=1074, routed)        2.276    48.247    dmemory/clk_out1
    SLICE_X53Y98         LUT4 (Prop_lut4_I0_O)        0.124    48.371 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          1.009    49.380    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X62Y97         FDRE                                         r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y97         FDRE (Prop_fdre_C_Q)         0.518    49.898 r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=13, routed)          0.998    50.896    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/pwropt_1
    SLICE_X64Y97         LUT2 (Prop_lut2_I0_O)        0.124    51.020 r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_3/O
                         net (fo=1, routed)           1.110    52.130    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_2
    RAMB36_X2Y20         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    93.839 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    95.469    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.561 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         2.034    97.595    dmemory/clk_out2
    SLICE_X53Y98         LUT4 (Prop_lut4_I3_O)        0.100    97.695 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          1.362    99.057    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y20         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.325    99.382    
                         clock uncertainty           -0.231    99.151    
    RAMB36_X2Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    98.791    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         98.791    
                         arrival time                         -52.130    
  -------------------------------------------------------------------
                         slack                                 46.661    

Slack (MET) :             46.828ns  (required time - arrival time)
  Source:                 dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out1_cpuclk fall@50.000ns)
  Data Path Delay:        2.194ns  (logic 0.642ns (29.260%)  route 1.552ns (70.739%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 98.668 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.620ns = ( 49.380 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                  IBUF                         0.000    50.000 f  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233    51.233    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    44.164 f  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    45.875    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    45.971 f  clock1/inst/clkout1_buf/O
                         net (fo=1074, routed)        2.276    48.247    dmemory/clk_out1
    SLICE_X53Y98         LUT4 (Prop_lut4_I0_O)        0.124    48.371 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          1.009    49.380    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X62Y97         FDRE                                         r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y97         FDRE (Prop_fdre_C_Q)         0.518    49.898 f  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=13, routed)          0.816    50.714    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/pwropt_1
    SLICE_X62Y97         LUT2 (Prop_lut2_I0_O)        0.124    50.838 r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_7/O
                         net (fo=1, routed)           0.736    51.574    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_4
    RAMB36_X1Y20         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    93.839 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    95.469    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.561 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         2.034    97.595    dmemory/clk_out2
    SLICE_X53Y98         LUT4 (Prop_lut4_I3_O)        0.100    97.695 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          0.973    98.668    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X1Y20         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.325    98.993    
                         clock uncertainty           -0.231    98.762    
    RAMB36_X1Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    98.402    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         98.402    
                         arrival time                         -51.574    
  -------------------------------------------------------------------
                         slack                                 46.828    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.744ns  (arrival time - required time)
  Source:                 decoder/register_reg[19][25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        2.599ns  (logic 0.410ns (15.774%)  route 2.189ns (84.226%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        1.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.267ns
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    -0.746ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.440    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clock1/inst/clkout1_buf/O
                         net (fo=1074, routed)        0.565    -0.850    decoder/clk_out1
    SLICE_X44Y102        FDRE                                         r  decoder/register_reg[19][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.709 r  decoder/register_reg[19][25]/Q
                         net (fo=2, routed)           0.706    -0.003    decoder/register_reg[19]_19[25]
    SLICE_X44Y103        LUT6 (Prop_lut6_I0_O)        0.045     0.042 r  decoder/data_memory_i_260/O
                         net (fo=1, routed)           0.000     0.042    decoder/data_memory_i_260_n_0
    SLICE_X44Y103        MUXF7 (Prop_muxf7_I0_O)      0.071     0.113 r  decoder/data_memory_i_107/O
                         net (fo=2, routed)           0.362     0.476    decoder/data_memory_i_107_n_0
    SLICE_X47Y102        LUT6 (Prop_lut6_I1_O)        0.108     0.584 r  decoder/data_memory_i_56/O
                         net (fo=1, routed)           0.318     0.902    decoder/read_data2[25]
    SLICE_X48Y100        LUT5 (Prop_lut5_I3_O)        0.045     0.947 r  decoder/data_memory_i_23/O
                         net (fo=4, routed)           0.803     1.750    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/dina[2]
    RAMB36_X1Y20         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.681 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -2.142    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.106    -1.006    dmemory/clk_out2
    SLICE_X53Y98         LUT4 (Prop_lut4_I3_O)        0.056    -0.950 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          0.683    -0.267    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X1Y20         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.746     0.479    
                         clock uncertainty            0.231     0.710    
    RAMB36_X1Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296     1.006    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.006    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.744    

Slack (MET) :             0.758ns  (arrival time - required time)
  Source:                 decoder/register_reg[29][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        2.697ns  (logic 0.403ns (14.941%)  route 2.294ns (85.059%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        1.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.179ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.746ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.440    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clock1/inst/clkout1_buf/O
                         net (fo=1074, routed)        0.569    -0.846    decoder/clk_out1
    SLICE_X28Y90         FDRE                                         r  decoder/register_reg[29][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.705 r  decoder/register_reg[29][3]/Q
                         net (fo=2, routed)           0.441    -0.264    decoder/register_reg[29]_29[3]
    SLICE_X30Y89         LUT6 (Prop_lut6_I3_O)        0.045    -0.219 r  decoder/data_memory_i_435/O
                         net (fo=1, routed)           0.000    -0.219    decoder/data_memory_i_435_n_0
    SLICE_X30Y89         MUXF7 (Prop_muxf7_I1_O)      0.064    -0.155 r  decoder/data_memory_i_194/O
                         net (fo=2, routed)           0.216     0.061    decoder/data_memory_i_194_n_0
    SLICE_X33Y88         LUT6 (Prop_lut6_I0_O)        0.108     0.169 r  decoder/data_memory_i_78/O
                         net (fo=3, routed)           0.663     0.832    decoder/ledout_reg[18]_P[3]
    SLICE_X48Y101        LUT5 (Prop_lut5_I0_O)        0.045     0.877 r  decoder/data_memory_i_45/O
                         net (fo=1, routed)           0.974     1.851    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[0]
    RAMB36_X1Y21         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.681 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -2.142    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.106    -1.006    dmemory/clk_out2
    SLICE_X53Y98         LUT4 (Prop_lut4_I3_O)        0.056    -0.950 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          0.772    -0.179    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y21         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.746     0.567    
                         clock uncertainty            0.231     0.798    
    RAMB36_X1Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     1.094    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.094    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.758    

Slack (MET) :             0.765ns  (arrival time - required time)
  Source:                 decoder/register_reg[10][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        2.724ns  (logic 0.401ns (14.719%)  route 2.323ns (85.281%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        1.433ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.166ns
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    -0.746ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.440    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clock1/inst/clkout1_buf/O
                         net (fo=1074, routed)        0.562    -0.853    decoder/clk_out1
    SLICE_X36Y82         FDRE                                         r  decoder/register_reg[10][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.712 r  decoder/register_reg[10][11]/Q
                         net (fo=2, routed)           0.692    -0.020    decoder/register_reg[10]_10[11]
    SLICE_X35Y84         LUT6 (Prop_lut6_I1_O)        0.045     0.025 r  decoder/data_memory_i_374/O
                         net (fo=1, routed)           0.000     0.025    decoder/data_memory_i_374_n_0
    SLICE_X35Y84         MUXF7 (Prop_muxf7_I0_O)      0.062     0.087 r  decoder/data_memory_i_164/O
                         net (fo=2, routed)           0.286     0.373    decoder/data_memory_i_164_n_0
    SLICE_X34Y84         LUT6 (Prop_lut6_I3_O)        0.108     0.481 r  decoder/data_memory_i_70/O
                         net (fo=3, routed)           0.558     1.039    decoder/ledout_reg[18]_P[11]
    SLICE_X50Y89         LUT5 (Prop_lut5_I0_O)        0.045     1.084 r  decoder/data_memory_i_37/O
                         net (fo=4, routed)           0.788     1.872    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/dina[6]
    RAMB36_X1Y17         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.681 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -2.142    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.106    -1.006    dmemory/clk_out2
    SLICE_X53Y98         LUT4 (Prop_lut4_I3_O)        0.056    -0.950 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          0.784    -0.166    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.746     0.580    
                         clock uncertainty            0.231     0.811    
    RAMB36_X1Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296     1.107    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.107    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.765    

Slack (MET) :             0.773ns  (arrival time - required time)
  Source:                 decoder/register_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        2.618ns  (logic 0.491ns (18.754%)  route 2.127ns (81.246%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        1.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.166ns
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    -0.746ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.440    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clock1/inst/clkout1_buf/O
                         net (fo=1074, routed)        0.563    -0.852    decoder/clk_out1
    SLICE_X35Y83         FDRE                                         r  decoder/register_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.711 r  decoder/register_reg[3][0]/Q
                         net (fo=2, routed)           0.207    -0.504    decoder/register_reg[3]_3[0]
    SLICE_X32Y82         LUT5 (Prop_lut5_I0_O)        0.045    -0.459 r  decoder/pc[2]_i_14/O
                         net (fo=1, routed)           0.000    -0.459    decoder/pc[2]_i_14_n_0
    SLICE_X32Y82         MUXF7 (Prop_muxf7_I0_O)      0.062    -0.397 r  decoder/pc_reg[2]_i_7/O
                         net (fo=1, routed)           0.147    -0.250    decoder/pc_reg[2]_i_7_n_0
    SLICE_X32Y82         LUT6 (Prop_lut6_I5_O)        0.108    -0.142 r  decoder/pc[2]_i_3/O
                         net (fo=117, routed)         0.453     0.312    decoder/read_data1[0]
    SLICE_X38Y78         LUT6 (Prop_lut6_I1_O)        0.045     0.357 f  decoder/register[0][2]_i_8/O
                         net (fo=1, routed)           0.211     0.567    Ifetch/register_reg[27][0]_0
    SLICE_X46Y79         LUT6 (Prop_lut6_I3_O)        0.045     0.612 r  Ifetch/register[0][2]_i_2/O
                         net (fo=2, routed)           0.358     0.971    Ifetch/ALU_result[2]
    SLICE_X55Y86         LUT4 (Prop_lut4_I3_O)        0.045     1.016 r  Ifetch/data_memory_i_16/O
                         net (fo=15, routed)          0.751     1.766    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[0]
    RAMB36_X1Y17         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.681 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -2.142    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.106    -1.006    dmemory/clk_out2
    SLICE_X53Y98         LUT4 (Prop_lut4_I3_O)        0.056    -0.950 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          0.784    -0.166    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.746     0.580    
                         clock uncertainty            0.231     0.811    
    RAMB36_X1Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     0.994    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.994    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.773    

Slack (MET) :             0.779ns  (arrival time - required time)
  Source:                 decoder/register_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        2.798ns  (logic 0.435ns (15.548%)  route 2.363ns (84.452%))
  Logic Levels:           4  (LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        1.492ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.103ns
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    -0.746ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.440    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clock1/inst/clkout1_buf/O
                         net (fo=1074, routed)        0.565    -0.850    decoder/clk_out1
    SLICE_X38Y102        FDRE                                         r  decoder/register_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y102        FDRE (Prop_fdre_C_Q)         0.164    -0.686 r  decoder/register_reg[1][1]/Q
                         net (fo=2, routed)           0.696     0.011    decoder/register_reg[1]_1[1]
    SLICE_X42Y102        LUT5 (Prop_lut5_I3_O)        0.045     0.056 r  decoder/data_memory_i_456/O
                         net (fo=1, routed)           0.000     0.056    decoder/data_memory_i_456_n_0
    SLICE_X42Y102        MUXF7 (Prop_muxf7_I0_O)      0.073     0.129 r  decoder/data_memory_i_205/O
                         net (fo=2, routed)           0.222     0.350    decoder/data_memory_i_205_n_0
    SLICE_X41Y102        LUT6 (Prop_lut6_I5_O)        0.108     0.458 r  decoder/data_memory_i_80/O
                         net (fo=3, routed)           0.406     0.865    decoder/ledout_reg[18]_P[1]
    SLICE_X48Y101        LUT5 (Prop_lut5_I0_O)        0.045     0.910 r  decoder/data_memory_i_47/O
                         net (fo=1, routed)           1.039     1.948    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dina[0]
    RAMB36_X1Y22         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.681 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -2.142    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.106    -1.006    dmemory/clk_out2
    SLICE_X53Y98         LUT4 (Prop_lut4_I3_O)        0.056    -0.950 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          0.847    -0.103    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y22         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.746     0.643    
                         clock uncertainty            0.231     0.873    
    RAMB36_X1Y22         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     1.169    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.169    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.779    

Slack (MET) :             0.794ns  (arrival time - required time)
  Source:                 decoder/register_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        2.545ns  (logic 0.491ns (19.295%)  route 2.054ns (80.705%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        1.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.260ns
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    -0.746ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.440    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clock1/inst/clkout1_buf/O
                         net (fo=1074, routed)        0.563    -0.852    decoder/clk_out1
    SLICE_X35Y83         FDRE                                         r  decoder/register_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.711 r  decoder/register_reg[3][0]/Q
                         net (fo=2, routed)           0.207    -0.504    decoder/register_reg[3]_3[0]
    SLICE_X32Y82         LUT5 (Prop_lut5_I0_O)        0.045    -0.459 r  decoder/pc[2]_i_14/O
                         net (fo=1, routed)           0.000    -0.459    decoder/pc[2]_i_14_n_0
    SLICE_X32Y82         MUXF7 (Prop_muxf7_I0_O)      0.062    -0.397 r  decoder/pc_reg[2]_i_7/O
                         net (fo=1, routed)           0.147    -0.250    decoder/pc_reg[2]_i_7_n_0
    SLICE_X32Y82         LUT6 (Prop_lut6_I5_O)        0.108    -0.142 r  decoder/pc[2]_i_3/O
                         net (fo=117, routed)         0.348     0.206    decoder/read_data1[0]
    SLICE_X42Y79         LUT6 (Prop_lut6_I2_O)        0.045     0.251 f  decoder/register[0][13]_i_7/O
                         net (fo=1, routed)           0.054     0.305    Ifetch/register_reg[27][0]_12
    SLICE_X42Y79         LUT6 (Prop_lut6_I3_O)        0.045     0.350 r  Ifetch/register[0][13]_i_2/O
                         net (fo=3, routed)           0.589     0.939    Ifetch/ALU_result[13]
    SLICE_X56Y85         LUT4 (Prop_lut4_I3_O)        0.045     0.984 r  Ifetch/data_memory_i_5/O
                         net (fo=15, routed)          0.709     1.693    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB18_X1Y37         RAMB18E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.681 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -2.142    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.106    -1.006    dmemory/clk_out2
    SLICE_X53Y98         LUT4 (Prop_lut4_I3_O)        0.056    -0.950 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          0.690    -0.260    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y37         RAMB18E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.746     0.485    
                         clock uncertainty            0.231     0.716    
    RAMB18_X1Y37         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     0.899    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.899    
                         arrival time                           1.693    
  -------------------------------------------------------------------
                         slack                                  0.794    

Slack (MET) :             0.795ns  (arrival time - required time)
  Source:                 decoder/register_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        2.474ns  (logic 0.491ns (19.845%)  route 1.983ns (80.155%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        1.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.332ns
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    -0.746ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.440    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clock1/inst/clkout1_buf/O
                         net (fo=1074, routed)        0.563    -0.852    decoder/clk_out1
    SLICE_X35Y83         FDRE                                         r  decoder/register_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.711 r  decoder/register_reg[3][0]/Q
                         net (fo=2, routed)           0.207    -0.504    decoder/register_reg[3]_3[0]
    SLICE_X32Y82         LUT5 (Prop_lut5_I0_O)        0.045    -0.459 r  decoder/pc[2]_i_14/O
                         net (fo=1, routed)           0.000    -0.459    decoder/pc[2]_i_14_n_0
    SLICE_X32Y82         MUXF7 (Prop_muxf7_I0_O)      0.062    -0.397 r  decoder/pc_reg[2]_i_7/O
                         net (fo=1, routed)           0.147    -0.250    decoder/pc_reg[2]_i_7_n_0
    SLICE_X32Y82         LUT6 (Prop_lut6_I5_O)        0.108    -0.142 r  decoder/pc[2]_i_3/O
                         net (fo=117, routed)         0.453     0.312    decoder/read_data1[0]
    SLICE_X38Y78         LUT6 (Prop_lut6_I1_O)        0.045     0.357 f  decoder/register[0][2]_i_8/O
                         net (fo=1, routed)           0.211     0.567    Ifetch/register_reg[27][0]_0
    SLICE_X46Y79         LUT6 (Prop_lut6_I3_O)        0.045     0.612 r  Ifetch/register[0][2]_i_2/O
                         net (fo=2, routed)           0.358     0.971    Ifetch/ALU_result[2]
    SLICE_X55Y86         LUT4 (Prop_lut4_I3_O)        0.045     1.016 r  Ifetch/data_memory_i_16/O
                         net (fo=15, routed)          0.607     1.622    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/addra[0]
    RAMB36_X1Y19         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.681 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -2.142    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.106    -1.006    dmemory/clk_out2
    SLICE_X53Y98         LUT4 (Prop_lut4_I3_O)        0.056    -0.950 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          0.618    -0.332    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.746     0.414    
                         clock uncertainty            0.231     0.644    
    RAMB36_X1Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     0.827    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.827    
                         arrival time                           1.622    
  -------------------------------------------------------------------
                         slack                                  0.795    

Slack (MET) :             0.804ns  (arrival time - required time)
  Source:                 decoder/register_reg[10][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        2.828ns  (logic 0.401ns (14.182%)  route 2.427ns (85.818%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        1.497ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.102ns
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    -0.746ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.440    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clock1/inst/clkout1_buf/O
                         net (fo=1074, routed)        0.562    -0.853    decoder/clk_out1
    SLICE_X36Y82         FDRE                                         r  decoder/register_reg[10][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.712 r  decoder/register_reg[10][11]/Q
                         net (fo=2, routed)           0.692    -0.020    decoder/register_reg[10]_10[11]
    SLICE_X35Y84         LUT6 (Prop_lut6_I1_O)        0.045     0.025 r  decoder/data_memory_i_374/O
                         net (fo=1, routed)           0.000     0.025    decoder/data_memory_i_374_n_0
    SLICE_X35Y84         MUXF7 (Prop_muxf7_I0_O)      0.062     0.087 r  decoder/data_memory_i_164/O
                         net (fo=2, routed)           0.286     0.373    decoder/data_memory_i_164_n_0
    SLICE_X34Y84         LUT6 (Prop_lut6_I3_O)        0.108     0.481 r  decoder/data_memory_i_70/O
                         net (fo=3, routed)           0.558     1.039    decoder/ledout_reg[18]_P[11]
    SLICE_X50Y89         LUT5 (Prop_lut5_I0_O)        0.045     1.084 r  decoder/data_memory_i_37/O
                         net (fo=4, routed)           0.891     1.975    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/dina[6]
    RAMB36_X1Y16         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.681 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -2.142    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.106    -1.006    dmemory/clk_out2
    SLICE_X53Y98         LUT4 (Prop_lut4_I3_O)        0.056    -0.950 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          0.848    -0.102    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y16         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.746     0.644    
                         clock uncertainty            0.231     0.875    
    RAMB36_X1Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296     1.171    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.171    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.804    

Slack (MET) :             0.809ns  (arrival time - required time)
  Source:                 decoder/register_reg[27][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        2.769ns  (logic 0.401ns (14.482%)  route 2.368ns (85.518%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        1.433ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.166ns
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    -0.746ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.440    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clock1/inst/clkout1_buf/O
                         net (fo=1074, routed)        0.562    -0.853    decoder/clk_out1
    SLICE_X44Y84         FDRE                                         r  decoder/register_reg[27][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.712 r  decoder/register_reg[27][13]/Q
                         net (fo=2, routed)           0.744     0.032    decoder/register_reg[27]_27[13]
    SLICE_X45Y86         LUT6 (Prop_lut6_I0_O)        0.045     0.077 r  decoder/data_memory_i_354/O
                         net (fo=1, routed)           0.000     0.077    decoder/data_memory_i_354_n_0
    SLICE_X45Y86         MUXF7 (Prop_muxf7_I0_O)      0.062     0.139 r  decoder/data_memory_i_154/O
                         net (fo=2, routed)           0.284     0.423    decoder/data_memory_i_154_n_0
    SLICE_X46Y86         LUT6 (Prop_lut6_I0_O)        0.108     0.531 r  decoder/data_memory_i_68/O
                         net (fo=3, routed)           0.397     0.928    decoder/ledout_reg[18]_P[13]
    SLICE_X50Y89         LUT5 (Prop_lut5_I0_O)        0.045     0.973 r  decoder/data_memory_i_35/O
                         net (fo=4, routed)           0.943     1.916    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/dina[8]
    RAMB36_X1Y17         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.681 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -2.142    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.106    -1.006    dmemory/clk_out2
    SLICE_X53Y98         LUT4 (Prop_lut4_I3_O)        0.056    -0.950 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          0.784    -0.166    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.746     0.580    
                         clock uncertainty            0.231     0.811    
    RAMB36_X1Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                      0.296     1.107    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.107    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.809    

Slack (MET) :             0.815ns  (arrival time - required time)
  Source:                 decoder/register_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        2.724ns  (logic 0.491ns (18.025%)  route 2.233ns (81.975%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        1.496ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.102ns
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    -0.746ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.440    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clock1/inst/clkout1_buf/O
                         net (fo=1074, routed)        0.563    -0.852    decoder/clk_out1
    SLICE_X35Y83         FDRE                                         r  decoder/register_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.711 r  decoder/register_reg[3][0]/Q
                         net (fo=2, routed)           0.207    -0.504    decoder/register_reg[3]_3[0]
    SLICE_X32Y82         LUT5 (Prop_lut5_I0_O)        0.045    -0.459 r  decoder/pc[2]_i_14/O
                         net (fo=1, routed)           0.000    -0.459    decoder/pc[2]_i_14_n_0
    SLICE_X32Y82         MUXF7 (Prop_muxf7_I0_O)      0.062    -0.397 r  decoder/pc_reg[2]_i_7/O
                         net (fo=1, routed)           0.147    -0.250    decoder/pc_reg[2]_i_7_n_0
    SLICE_X32Y82         LUT6 (Prop_lut6_I5_O)        0.108    -0.142 r  decoder/pc[2]_i_3/O
                         net (fo=117, routed)         0.453     0.312    decoder/read_data1[0]
    SLICE_X38Y78         LUT6 (Prop_lut6_I1_O)        0.045     0.357 f  decoder/register[0][2]_i_8/O
                         net (fo=1, routed)           0.211     0.567    Ifetch/register_reg[27][0]_0
    SLICE_X46Y79         LUT6 (Prop_lut6_I3_O)        0.045     0.612 r  Ifetch/register[0][2]_i_2/O
                         net (fo=2, routed)           0.358     0.971    Ifetch/ALU_result[2]
    SLICE_X55Y86         LUT4 (Prop_lut4_I3_O)        0.045     1.016 r  Ifetch/data_memory_i_16/O
                         net (fo=15, routed)          0.857     1.872    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[0]
    RAMB36_X1Y16         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.681 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -2.142    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.106    -1.006    dmemory/clk_out2
    SLICE_X53Y98         LUT4 (Prop_lut4_I3_O)        0.056    -0.950 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          0.848    -0.102    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y16         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.746     0.644    
                         clock uncertainty            0.231     0.875    
    RAMB36_X1Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     1.058    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.815    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack       70.732ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.625ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             70.732ns  (required time - arrival time)
  Source:                 Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            LED/ledout_reg[15]_P/PRE
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_cpuclk rise@100.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        25.871ns  (logic 4.501ns (17.398%)  route 21.370ns (82.602%))
  Logic Levels:           12  (LUT3=1 LUT4=1 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -2.726ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.934ns = ( 97.066 - 100.000 ) 
    Source Clock Delay      (SCD):    0.202ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -5.836 r  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -4.125    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.029 r  clock1/inst/clkout1_buf/O
                         net (fo=1074, routed)        1.898    -2.131    Ifetch/CLK
    SLICE_X60Y90         LUT4 (Prop_lut4_I3_O)        0.116    -2.015 r  Ifetch/instruction_memory_i_1/O
                         net (fo=32, routed)          2.218     0.202    Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.658     2.860 r  Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.215     4.075    Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[0]
    SLICE_X72Y60         LUT6 (Prop_lut6_I1_O)        0.124     4.199 r  Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=129, routed)         6.342    10.542    decoder/douta[9]
    SLICE_X33Y95         MUXF7 (Prop_muxf7_S_O)       0.276    10.818 f  decoder/pc_reg[31]_i_82/O
                         net (fo=1, routed)           0.952    11.770    decoder/pc_reg[31]_i_82_n_0
    SLICE_X36Y96         LUT6 (Prop_lut6_I3_O)        0.299    12.069 f  decoder/pc[31]_i_40/O
                         net (fo=6, routed)           1.684    13.753    decoder/read_data1[30]
    SLICE_X39Y87         LUT3 (Prop_lut3_I0_O)        0.124    13.877 f  decoder/register[0][15]_i_31/O
                         net (fo=41, routed)          0.687    14.564    decoder/register_reg[0][14]_2
    SLICE_X38Y87         LUT6 (Prop_lut6_I2_O)        0.124    14.688 r  decoder/register[0][15]_i_19/O
                         net (fo=74, routed)          1.645    16.334    decoder/register_reg[0][14]_3
    SLICE_X31Y78         LUT5 (Prop_lut5_I3_O)        0.124    16.458 f  decoder/register[0][25]_i_23/O
                         net (fo=4, routed)           1.209    17.667    decoder/register[0][25]_i_23_n_0
    SLICE_X34Y75         LUT6 (Prop_lut6_I0_O)        0.124    17.791 f  decoder/register[0][20]_i_9/O
                         net (fo=2, routed)           0.630    18.421    Ifetch/register_reg[27][1]_15
    SLICE_X35Y75         LUT6 (Prop_lut6_I4_O)        0.124    18.545 r  Ifetch/register[0][19]_i_5/O
                         net (fo=1, routed)           1.536    20.081    Ifetch/register[0][19]_i_5_n_0
    SLICE_X44Y83         LUT6 (Prop_lut6_I3_O)        0.124    20.205 f  Ifetch/register[0][19]_i_2/O
                         net (fo=2, routed)           0.799    21.004    Ifetch/ALU_result[19]
    SLICE_X47Y85         LUT6 (Prop_lut6_I1_O)        0.124    21.128 r  Ifetch/register[0][31]_i_16/O
                         net (fo=40, routed)          0.928    22.056    Ifetch/register[0][31]_i_16_n_0
    SLICE_X48Y87         LUT6 (Prop_lut6_I3_O)        0.124    22.180 r  Ifetch/ledout_reg[18]_LDC_i_3/O
                         net (fo=38, routed)          3.150    25.330    Ifetch/ledout_reg[18]_LDC_i_3_n_0
    SLICE_X36Y105        LUT4 (Prop_lut4_I2_O)        0.152    25.482 f  Ifetch/ledout_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.591    26.073    LED/register_reg[27][15]
    SLICE_X37Y105        FDPE                                         f  LED/ledout_reg[15]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    93.839 r  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    95.469    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.561 r  clock1/inst/clkout1_buf/O
                         net (fo=1074, routed)        1.506    97.066    LED/CLK
    SLICE_X37Y105        FDPE                                         r  LED/ledout_reg[15]_P/C
                         clock pessimism              0.410    97.476    
                         clock uncertainty           -0.111    97.366    
    SLICE_X37Y105        FDPE (Recov_fdpe_C_PRE)     -0.561    96.805    LED/ledout_reg[15]_P
  -------------------------------------------------------------------
                         required time                         96.805    
                         arrival time                         -26.073    
  -------------------------------------------------------------------
                         slack                                 70.732    

Slack (MET) :             70.804ns  (required time - arrival time)
  Source:                 Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            LED/ledout_reg[0]_P/PRE
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_cpuclk rise@100.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        25.799ns  (logic 4.501ns (17.446%)  route 21.298ns (82.554%))
  Logic Levels:           12  (LUT3=1 LUT4=1 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -2.725ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.933ns = ( 97.067 - 100.000 ) 
    Source Clock Delay      (SCD):    0.202ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -5.836 r  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -4.125    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.029 r  clock1/inst/clkout1_buf/O
                         net (fo=1074, routed)        1.898    -2.131    Ifetch/CLK
    SLICE_X60Y90         LUT4 (Prop_lut4_I3_O)        0.116    -2.015 r  Ifetch/instruction_memory_i_1/O
                         net (fo=32, routed)          2.218     0.202    Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.658     2.860 r  Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.215     4.075    Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[0]
    SLICE_X72Y60         LUT6 (Prop_lut6_I1_O)        0.124     4.199 r  Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=129, routed)         6.342    10.542    decoder/douta[9]
    SLICE_X33Y95         MUXF7 (Prop_muxf7_S_O)       0.276    10.818 f  decoder/pc_reg[31]_i_82/O
                         net (fo=1, routed)           0.952    11.770    decoder/pc_reg[31]_i_82_n_0
    SLICE_X36Y96         LUT6 (Prop_lut6_I3_O)        0.299    12.069 f  decoder/pc[31]_i_40/O
                         net (fo=6, routed)           1.684    13.753    decoder/read_data1[30]
    SLICE_X39Y87         LUT3 (Prop_lut3_I0_O)        0.124    13.877 f  decoder/register[0][15]_i_31/O
                         net (fo=41, routed)          0.687    14.564    decoder/register_reg[0][14]_2
    SLICE_X38Y87         LUT6 (Prop_lut6_I2_O)        0.124    14.688 r  decoder/register[0][15]_i_19/O
                         net (fo=74, routed)          1.645    16.334    decoder/register_reg[0][14]_3
    SLICE_X31Y78         LUT5 (Prop_lut5_I3_O)        0.124    16.458 f  decoder/register[0][25]_i_23/O
                         net (fo=4, routed)           1.209    17.667    decoder/register[0][25]_i_23_n_0
    SLICE_X34Y75         LUT6 (Prop_lut6_I0_O)        0.124    17.791 f  decoder/register[0][20]_i_9/O
                         net (fo=2, routed)           0.630    18.421    Ifetch/register_reg[27][1]_15
    SLICE_X35Y75         LUT6 (Prop_lut6_I4_O)        0.124    18.545 r  Ifetch/register[0][19]_i_5/O
                         net (fo=1, routed)           1.536    20.081    Ifetch/register[0][19]_i_5_n_0
    SLICE_X44Y83         LUT6 (Prop_lut6_I3_O)        0.124    20.205 f  Ifetch/register[0][19]_i_2/O
                         net (fo=2, routed)           0.799    21.004    Ifetch/ALU_result[19]
    SLICE_X47Y85         LUT6 (Prop_lut6_I1_O)        0.124    21.128 r  Ifetch/register[0][31]_i_16/O
                         net (fo=40, routed)          0.928    22.056    Ifetch/register[0][31]_i_16_n_0
    SLICE_X48Y87         LUT6 (Prop_lut6_I3_O)        0.124    22.180 r  Ifetch/ledout_reg[18]_LDC_i_3/O
                         net (fo=38, routed)          3.132    25.311    Ifetch/ledout_reg[18]_LDC_i_3_n_0
    SLICE_X32Y104        LUT4 (Prop_lut4_I2_O)        0.152    25.463 f  Ifetch/ledout_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.538    26.002    LED/register_reg[27][0]
    SLICE_X31Y104        FDPE                                         f  LED/ledout_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    93.839 r  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    95.469    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.561 r  clock1/inst/clkout1_buf/O
                         net (fo=1074, routed)        1.507    97.067    LED/CLK
    SLICE_X31Y104        FDPE                                         r  LED/ledout_reg[0]_P/C
                         clock pessimism              0.410    97.477    
                         clock uncertainty           -0.111    97.367    
    SLICE_X31Y104        FDPE (Recov_fdpe_C_PRE)     -0.561    96.806    LED/ledout_reg[0]_P
  -------------------------------------------------------------------
                         required time                         96.806    
                         arrival time                         -26.002    
  -------------------------------------------------------------------
                         slack                                 70.804    

Slack (MET) :             71.221ns  (required time - arrival time)
  Source:                 Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            LED/ledout_reg[3]_P/PRE
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_cpuclk rise@100.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        25.374ns  (logic 4.499ns (17.731%)  route 20.875ns (82.269%))
  Logic Levels:           12  (LUT3=1 LUT4=1 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -2.727ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.935ns = ( 97.065 - 100.000 ) 
    Source Clock Delay      (SCD):    0.202ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -5.836 r  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -4.125    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.029 r  clock1/inst/clkout1_buf/O
                         net (fo=1074, routed)        1.898    -2.131    Ifetch/CLK
    SLICE_X60Y90         LUT4 (Prop_lut4_I3_O)        0.116    -2.015 r  Ifetch/instruction_memory_i_1/O
                         net (fo=32, routed)          2.218     0.202    Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.658     2.860 r  Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.215     4.075    Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[0]
    SLICE_X72Y60         LUT6 (Prop_lut6_I1_O)        0.124     4.199 r  Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=129, routed)         6.342    10.542    decoder/douta[9]
    SLICE_X33Y95         MUXF7 (Prop_muxf7_S_O)       0.276    10.818 f  decoder/pc_reg[31]_i_82/O
                         net (fo=1, routed)           0.952    11.770    decoder/pc_reg[31]_i_82_n_0
    SLICE_X36Y96         LUT6 (Prop_lut6_I3_O)        0.299    12.069 f  decoder/pc[31]_i_40/O
                         net (fo=6, routed)           1.684    13.753    decoder/read_data1[30]
    SLICE_X39Y87         LUT3 (Prop_lut3_I0_O)        0.124    13.877 f  decoder/register[0][15]_i_31/O
                         net (fo=41, routed)          0.687    14.564    decoder/register_reg[0][14]_2
    SLICE_X38Y87         LUT6 (Prop_lut6_I2_O)        0.124    14.688 r  decoder/register[0][15]_i_19/O
                         net (fo=74, routed)          1.645    16.334    decoder/register_reg[0][14]_3
    SLICE_X31Y78         LUT5 (Prop_lut5_I3_O)        0.124    16.458 f  decoder/register[0][25]_i_23/O
                         net (fo=4, routed)           1.209    17.667    decoder/register[0][25]_i_23_n_0
    SLICE_X34Y75         LUT6 (Prop_lut6_I0_O)        0.124    17.791 f  decoder/register[0][20]_i_9/O
                         net (fo=2, routed)           0.630    18.421    Ifetch/register_reg[27][1]_15
    SLICE_X35Y75         LUT6 (Prop_lut6_I4_O)        0.124    18.545 r  Ifetch/register[0][19]_i_5/O
                         net (fo=1, routed)           1.536    20.081    Ifetch/register[0][19]_i_5_n_0
    SLICE_X44Y83         LUT6 (Prop_lut6_I3_O)        0.124    20.205 f  Ifetch/register[0][19]_i_2/O
                         net (fo=2, routed)           0.799    21.004    Ifetch/ALU_result[19]
    SLICE_X47Y85         LUT6 (Prop_lut6_I1_O)        0.124    21.128 r  Ifetch/register[0][31]_i_16/O
                         net (fo=40, routed)          0.928    22.056    Ifetch/register[0][31]_i_16_n_0
    SLICE_X48Y87         LUT6 (Prop_lut6_I3_O)        0.124    22.180 r  Ifetch/ledout_reg[18]_LDC_i_3/O
                         net (fo=38, routed)          2.738    24.917    Ifetch/ledout_reg[18]_LDC_i_3_n_0
    SLICE_X36Y105        LUT4 (Prop_lut4_I2_O)        0.150    25.067 f  Ifetch/ledout_reg[3]_LDC_i_1/O
                         net (fo=2, routed)           0.509    25.577    LED/register_reg[27][3]
    SLICE_X36Y107        FDPE                                         f  LED/ledout_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    93.839 r  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    95.469    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.561 r  clock1/inst/clkout1_buf/O
                         net (fo=1074, routed)        1.505    97.065    LED/CLK
    SLICE_X36Y107        FDPE                                         r  LED/ledout_reg[3]_P/C
                         clock pessimism              0.410    97.475    
                         clock uncertainty           -0.111    97.365    
    SLICE_X36Y107        FDPE (Recov_fdpe_C_PRE)     -0.567    96.798    LED/ledout_reg[3]_P
  -------------------------------------------------------------------
                         required time                         96.798    
                         arrival time                         -25.577    
  -------------------------------------------------------------------
                         slack                                 71.221    

Slack (MET) :             71.237ns  (required time - arrival time)
  Source:                 Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            LED/ledout_reg[16]_P/PRE
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_cpuclk rise@100.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        25.367ns  (logic 4.467ns (17.610%)  route 20.900ns (82.390%))
  Logic Levels:           12  (LUT3=1 LUT4=1 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -2.725ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.933ns = ( 97.067 - 100.000 ) 
    Source Clock Delay      (SCD):    0.202ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -5.836 r  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -4.125    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.029 r  clock1/inst/clkout1_buf/O
                         net (fo=1074, routed)        1.898    -2.131    Ifetch/CLK
    SLICE_X60Y90         LUT4 (Prop_lut4_I3_O)        0.116    -2.015 r  Ifetch/instruction_memory_i_1/O
                         net (fo=32, routed)          2.218     0.202    Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.658     2.860 r  Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.215     4.075    Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[0]
    SLICE_X72Y60         LUT6 (Prop_lut6_I1_O)        0.124     4.199 r  Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=129, routed)         6.342    10.542    decoder/douta[9]
    SLICE_X33Y95         MUXF7 (Prop_muxf7_S_O)       0.276    10.818 f  decoder/pc_reg[31]_i_82/O
                         net (fo=1, routed)           0.952    11.770    decoder/pc_reg[31]_i_82_n_0
    SLICE_X36Y96         LUT6 (Prop_lut6_I3_O)        0.299    12.069 f  decoder/pc[31]_i_40/O
                         net (fo=6, routed)           1.684    13.753    decoder/read_data1[30]
    SLICE_X39Y87         LUT3 (Prop_lut3_I0_O)        0.124    13.877 f  decoder/register[0][15]_i_31/O
                         net (fo=41, routed)          0.687    14.564    decoder/register_reg[0][14]_2
    SLICE_X38Y87         LUT6 (Prop_lut6_I2_O)        0.124    14.688 r  decoder/register[0][15]_i_19/O
                         net (fo=74, routed)          1.645    16.334    decoder/register_reg[0][14]_3
    SLICE_X31Y78         LUT5 (Prop_lut5_I3_O)        0.124    16.458 f  decoder/register[0][25]_i_23/O
                         net (fo=4, routed)           1.209    17.667    decoder/register[0][25]_i_23_n_0
    SLICE_X34Y75         LUT6 (Prop_lut6_I0_O)        0.124    17.791 f  decoder/register[0][20]_i_9/O
                         net (fo=2, routed)           0.630    18.421    Ifetch/register_reg[27][1]_15
    SLICE_X35Y75         LUT6 (Prop_lut6_I4_O)        0.124    18.545 r  Ifetch/register[0][19]_i_5/O
                         net (fo=1, routed)           1.536    20.081    Ifetch/register[0][19]_i_5_n_0
    SLICE_X44Y83         LUT6 (Prop_lut6_I3_O)        0.124    20.205 f  Ifetch/register[0][19]_i_2/O
                         net (fo=2, routed)           0.799    21.004    Ifetch/ALU_result[19]
    SLICE_X47Y85         LUT6 (Prop_lut6_I1_O)        0.124    21.128 r  Ifetch/register[0][31]_i_16/O
                         net (fo=40, routed)          0.928    22.056    Ifetch/register[0][31]_i_16_n_0
    SLICE_X48Y87         LUT6 (Prop_lut6_I3_O)        0.124    22.180 r  Ifetch/ledout_reg[18]_LDC_i_3/O
                         net (fo=38, routed)          2.733    24.913    Ifetch/ledout_reg[18]_LDC_i_3_n_0
    SLICE_X32Y105        LUT4 (Prop_lut4_I2_O)        0.118    25.031 f  Ifetch/ledout_reg[16]_LDC_i_1/O
                         net (fo=2, routed)           0.538    25.569    LED/register_reg[27][16]
    SLICE_X31Y105        FDPE                                         f  LED/ledout_reg[16]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    93.839 r  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    95.469    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.561 r  clock1/inst/clkout1_buf/O
                         net (fo=1074, routed)        1.507    97.067    LED/CLK
    SLICE_X31Y105        FDPE                                         r  LED/ledout_reg[16]_P/C
                         clock pessimism              0.410    97.477    
                         clock uncertainty           -0.111    97.367    
    SLICE_X31Y105        FDPE (Recov_fdpe_C_PRE)     -0.561    96.806    LED/ledout_reg[16]_P
  -------------------------------------------------------------------
                         required time                         96.806    
                         arrival time                         -25.569    
  -------------------------------------------------------------------
                         slack                                 71.237    

Slack (MET) :             71.349ns  (required time - arrival time)
  Source:                 Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            LED/ledout_reg[10]_P/PRE
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_cpuclk rise@100.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        25.253ns  (logic 4.501ns (17.824%)  route 20.752ns (82.176%))
  Logic Levels:           12  (LUT3=1 LUT4=1 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -2.725ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.933ns = ( 97.067 - 100.000 ) 
    Source Clock Delay      (SCD):    0.202ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -5.836 r  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -4.125    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.029 r  clock1/inst/clkout1_buf/O
                         net (fo=1074, routed)        1.898    -2.131    Ifetch/CLK
    SLICE_X60Y90         LUT4 (Prop_lut4_I3_O)        0.116    -2.015 r  Ifetch/instruction_memory_i_1/O
                         net (fo=32, routed)          2.218     0.202    Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.658     2.860 r  Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.215     4.075    Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[0]
    SLICE_X72Y60         LUT6 (Prop_lut6_I1_O)        0.124     4.199 r  Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=129, routed)         6.342    10.542    decoder/douta[9]
    SLICE_X33Y95         MUXF7 (Prop_muxf7_S_O)       0.276    10.818 f  decoder/pc_reg[31]_i_82/O
                         net (fo=1, routed)           0.952    11.770    decoder/pc_reg[31]_i_82_n_0
    SLICE_X36Y96         LUT6 (Prop_lut6_I3_O)        0.299    12.069 f  decoder/pc[31]_i_40/O
                         net (fo=6, routed)           1.684    13.753    decoder/read_data1[30]
    SLICE_X39Y87         LUT3 (Prop_lut3_I0_O)        0.124    13.877 f  decoder/register[0][15]_i_31/O
                         net (fo=41, routed)          0.687    14.564    decoder/register_reg[0][14]_2
    SLICE_X38Y87         LUT6 (Prop_lut6_I2_O)        0.124    14.688 r  decoder/register[0][15]_i_19/O
                         net (fo=74, routed)          1.645    16.334    decoder/register_reg[0][14]_3
    SLICE_X31Y78         LUT5 (Prop_lut5_I3_O)        0.124    16.458 f  decoder/register[0][25]_i_23/O
                         net (fo=4, routed)           1.209    17.667    decoder/register[0][25]_i_23_n_0
    SLICE_X34Y75         LUT6 (Prop_lut6_I0_O)        0.124    17.791 f  decoder/register[0][20]_i_9/O
                         net (fo=2, routed)           0.630    18.421    Ifetch/register_reg[27][1]_15
    SLICE_X35Y75         LUT6 (Prop_lut6_I4_O)        0.124    18.545 r  Ifetch/register[0][19]_i_5/O
                         net (fo=1, routed)           1.536    20.081    Ifetch/register[0][19]_i_5_n_0
    SLICE_X44Y83         LUT6 (Prop_lut6_I3_O)        0.124    20.205 f  Ifetch/register[0][19]_i_2/O
                         net (fo=2, routed)           0.799    21.004    Ifetch/ALU_result[19]
    SLICE_X47Y85         LUT6 (Prop_lut6_I1_O)        0.124    21.128 r  Ifetch/register[0][31]_i_16/O
                         net (fo=40, routed)          0.928    22.056    Ifetch/register[0][31]_i_16_n_0
    SLICE_X48Y87         LUT6 (Prop_lut6_I3_O)        0.124    22.180 r  Ifetch/ledout_reg[18]_LDC_i_3/O
                         net (fo=38, routed)          2.766    24.946    Ifetch/ledout_reg[18]_LDC_i_3_n_0
    SLICE_X35Y101        LUT4 (Prop_lut4_I2_O)        0.152    25.098 f  Ifetch/ledout_reg[10]_LDC_i_1/O
                         net (fo=2, routed)           0.357    25.455    LED/register_reg[27][10]
    SLICE_X34Y102        FDPE                                         f  LED/ledout_reg[10]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    93.839 r  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    95.469    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.561 r  clock1/inst/clkout1_buf/O
                         net (fo=1074, routed)        1.507    97.067    LED/CLK
    SLICE_X34Y102        FDPE                                         r  LED/ledout_reg[10]_P/C
                         clock pessimism              0.410    97.477    
                         clock uncertainty           -0.111    97.367    
    SLICE_X34Y102        FDPE (Recov_fdpe_C_PRE)     -0.563    96.804    LED/ledout_reg[10]_P
  -------------------------------------------------------------------
                         required time                         96.804    
                         arrival time                         -25.455    
  -------------------------------------------------------------------
                         slack                                 71.349    

Slack (MET) :             71.447ns  (required time - arrival time)
  Source:                 Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            LED/ledout_reg[14]_P/PRE
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_cpuclk rise@100.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        25.154ns  (logic 4.467ns (17.759%)  route 20.687ns (82.241%))
  Logic Levels:           12  (LUT3=1 LUT4=1 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -2.727ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.935ns = ( 97.065 - 100.000 ) 
    Source Clock Delay      (SCD):    0.202ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -5.836 r  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -4.125    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.029 r  clock1/inst/clkout1_buf/O
                         net (fo=1074, routed)        1.898    -2.131    Ifetch/CLK
    SLICE_X60Y90         LUT4 (Prop_lut4_I3_O)        0.116    -2.015 r  Ifetch/instruction_memory_i_1/O
                         net (fo=32, routed)          2.218     0.202    Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.658     2.860 r  Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.215     4.075    Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[0]
    SLICE_X72Y60         LUT6 (Prop_lut6_I1_O)        0.124     4.199 r  Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=129, routed)         6.342    10.542    decoder/douta[9]
    SLICE_X33Y95         MUXF7 (Prop_muxf7_S_O)       0.276    10.818 f  decoder/pc_reg[31]_i_82/O
                         net (fo=1, routed)           0.952    11.770    decoder/pc_reg[31]_i_82_n_0
    SLICE_X36Y96         LUT6 (Prop_lut6_I3_O)        0.299    12.069 f  decoder/pc[31]_i_40/O
                         net (fo=6, routed)           1.684    13.753    decoder/read_data1[30]
    SLICE_X39Y87         LUT3 (Prop_lut3_I0_O)        0.124    13.877 f  decoder/register[0][15]_i_31/O
                         net (fo=41, routed)          0.687    14.564    decoder/register_reg[0][14]_2
    SLICE_X38Y87         LUT6 (Prop_lut6_I2_O)        0.124    14.688 r  decoder/register[0][15]_i_19/O
                         net (fo=74, routed)          1.645    16.334    decoder/register_reg[0][14]_3
    SLICE_X31Y78         LUT5 (Prop_lut5_I3_O)        0.124    16.458 f  decoder/register[0][25]_i_23/O
                         net (fo=4, routed)           1.209    17.667    decoder/register[0][25]_i_23_n_0
    SLICE_X34Y75         LUT6 (Prop_lut6_I0_O)        0.124    17.791 f  decoder/register[0][20]_i_9/O
                         net (fo=2, routed)           0.630    18.421    Ifetch/register_reg[27][1]_15
    SLICE_X35Y75         LUT6 (Prop_lut6_I4_O)        0.124    18.545 r  Ifetch/register[0][19]_i_5/O
                         net (fo=1, routed)           1.536    20.081    Ifetch/register[0][19]_i_5_n_0
    SLICE_X44Y83         LUT6 (Prop_lut6_I3_O)        0.124    20.205 f  Ifetch/register[0][19]_i_2/O
                         net (fo=2, routed)           0.799    21.004    Ifetch/ALU_result[19]
    SLICE_X47Y85         LUT6 (Prop_lut6_I1_O)        0.124    21.128 r  Ifetch/register[0][31]_i_16/O
                         net (fo=40, routed)          0.928    22.056    Ifetch/register[0][31]_i_16_n_0
    SLICE_X48Y87         LUT6 (Prop_lut6_I3_O)        0.124    22.180 r  Ifetch/ledout_reg[18]_LDC_i_3/O
                         net (fo=38, routed)          2.263    24.442    Ifetch/ledout_reg[18]_LDC_i_3_n_0
    SLICE_X41Y105        LUT4 (Prop_lut4_I2_O)        0.118    24.560 f  Ifetch/ledout_reg[14]_LDC_i_1/O
                         net (fo=2, routed)           0.796    25.356    LED/register_reg[27][14]
    SLICE_X40Y105        FDPE                                         f  LED/ledout_reg[14]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    93.839 r  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    95.469    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.561 r  clock1/inst/clkout1_buf/O
                         net (fo=1074, routed)        1.505    97.065    LED/CLK
    SLICE_X40Y105        FDPE                                         r  LED/ledout_reg[14]_P/C
                         clock pessimism              0.410    97.475    
                         clock uncertainty           -0.111    97.365    
    SLICE_X40Y105        FDPE (Recov_fdpe_C_PRE)     -0.561    96.804    LED/ledout_reg[14]_P
  -------------------------------------------------------------------
                         required time                         96.804    
                         arrival time                         -25.356    
  -------------------------------------------------------------------
                         slack                                 71.447    

Slack (MET) :             71.450ns  (required time - arrival time)
  Source:                 Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            LED/ledout_reg[2]_P/PRE
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_cpuclk rise@100.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        25.151ns  (logic 4.499ns (17.888%)  route 20.652ns (82.112%))
  Logic Levels:           12  (LUT3=1 LUT4=1 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -2.727ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.935ns = ( 97.065 - 100.000 ) 
    Source Clock Delay      (SCD):    0.202ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -5.836 r  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -4.125    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.029 r  clock1/inst/clkout1_buf/O
                         net (fo=1074, routed)        1.898    -2.131    Ifetch/CLK
    SLICE_X60Y90         LUT4 (Prop_lut4_I3_O)        0.116    -2.015 r  Ifetch/instruction_memory_i_1/O
                         net (fo=32, routed)          2.218     0.202    Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.658     2.860 r  Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.215     4.075    Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[0]
    SLICE_X72Y60         LUT6 (Prop_lut6_I1_O)        0.124     4.199 r  Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=129, routed)         6.342    10.542    decoder/douta[9]
    SLICE_X33Y95         MUXF7 (Prop_muxf7_S_O)       0.276    10.818 f  decoder/pc_reg[31]_i_82/O
                         net (fo=1, routed)           0.952    11.770    decoder/pc_reg[31]_i_82_n_0
    SLICE_X36Y96         LUT6 (Prop_lut6_I3_O)        0.299    12.069 f  decoder/pc[31]_i_40/O
                         net (fo=6, routed)           1.684    13.753    decoder/read_data1[30]
    SLICE_X39Y87         LUT3 (Prop_lut3_I0_O)        0.124    13.877 f  decoder/register[0][15]_i_31/O
                         net (fo=41, routed)          0.687    14.564    decoder/register_reg[0][14]_2
    SLICE_X38Y87         LUT6 (Prop_lut6_I2_O)        0.124    14.688 r  decoder/register[0][15]_i_19/O
                         net (fo=74, routed)          1.645    16.334    decoder/register_reg[0][14]_3
    SLICE_X31Y78         LUT5 (Prop_lut5_I3_O)        0.124    16.458 f  decoder/register[0][25]_i_23/O
                         net (fo=4, routed)           1.209    17.667    decoder/register[0][25]_i_23_n_0
    SLICE_X34Y75         LUT6 (Prop_lut6_I0_O)        0.124    17.791 f  decoder/register[0][20]_i_9/O
                         net (fo=2, routed)           0.630    18.421    Ifetch/register_reg[27][1]_15
    SLICE_X35Y75         LUT6 (Prop_lut6_I4_O)        0.124    18.545 r  Ifetch/register[0][19]_i_5/O
                         net (fo=1, routed)           1.536    20.081    Ifetch/register[0][19]_i_5_n_0
    SLICE_X44Y83         LUT6 (Prop_lut6_I3_O)        0.124    20.205 f  Ifetch/register[0][19]_i_2/O
                         net (fo=2, routed)           0.799    21.004    Ifetch/ALU_result[19]
    SLICE_X47Y85         LUT6 (Prop_lut6_I1_O)        0.124    21.128 r  Ifetch/register[0][31]_i_16/O
                         net (fo=40, routed)          0.928    22.056    Ifetch/register[0][31]_i_16_n_0
    SLICE_X48Y87         LUT6 (Prop_lut6_I3_O)        0.124    22.180 r  Ifetch/ledout_reg[18]_LDC_i_3/O
                         net (fo=38, routed)          2.344    24.524    Ifetch/ledout_reg[18]_LDC_i_3_n_0
    SLICE_X41Y104        LUT4 (Prop_lut4_I2_O)        0.150    24.674 f  Ifetch/ledout_reg[2]_LDC_i_1/O
                         net (fo=2, routed)           0.680    25.354    LED/register_reg[27][2]
    SLICE_X41Y106        FDPE                                         f  LED/ledout_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    93.839 r  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    95.469    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.561 r  clock1/inst/clkout1_buf/O
                         net (fo=1074, routed)        1.505    97.065    LED/CLK
    SLICE_X41Y106        FDPE                                         r  LED/ledout_reg[2]_P/C
                         clock pessimism              0.410    97.475    
                         clock uncertainty           -0.111    97.365    
    SLICE_X41Y106        FDPE (Recov_fdpe_C_PRE)     -0.561    96.804    LED/ledout_reg[2]_P
  -------------------------------------------------------------------
                         required time                         96.804    
                         arrival time                         -25.354    
  -------------------------------------------------------------------
                         slack                                 71.450    

Slack (MET) :             71.472ns  (required time - arrival time)
  Source:                 Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            LED/ledout_reg[4]_P/PRE
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_cpuclk rise@100.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        25.128ns  (logic 4.499ns (17.904%)  route 20.629ns (82.096%))
  Logic Levels:           12  (LUT3=1 LUT4=1 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -2.726ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.934ns = ( 97.066 - 100.000 ) 
    Source Clock Delay      (SCD):    0.202ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -5.836 r  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -4.125    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.029 r  clock1/inst/clkout1_buf/O
                         net (fo=1074, routed)        1.898    -2.131    Ifetch/CLK
    SLICE_X60Y90         LUT4 (Prop_lut4_I3_O)        0.116    -2.015 r  Ifetch/instruction_memory_i_1/O
                         net (fo=32, routed)          2.218     0.202    Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.658     2.860 r  Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.215     4.075    Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[0]
    SLICE_X72Y60         LUT6 (Prop_lut6_I1_O)        0.124     4.199 r  Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=129, routed)         6.342    10.542    decoder/douta[9]
    SLICE_X33Y95         MUXF7 (Prop_muxf7_S_O)       0.276    10.818 f  decoder/pc_reg[31]_i_82/O
                         net (fo=1, routed)           0.952    11.770    decoder/pc_reg[31]_i_82_n_0
    SLICE_X36Y96         LUT6 (Prop_lut6_I3_O)        0.299    12.069 f  decoder/pc[31]_i_40/O
                         net (fo=6, routed)           1.684    13.753    decoder/read_data1[30]
    SLICE_X39Y87         LUT3 (Prop_lut3_I0_O)        0.124    13.877 f  decoder/register[0][15]_i_31/O
                         net (fo=41, routed)          0.687    14.564    decoder/register_reg[0][14]_2
    SLICE_X38Y87         LUT6 (Prop_lut6_I2_O)        0.124    14.688 r  decoder/register[0][15]_i_19/O
                         net (fo=74, routed)          1.645    16.334    decoder/register_reg[0][14]_3
    SLICE_X31Y78         LUT5 (Prop_lut5_I3_O)        0.124    16.458 f  decoder/register[0][25]_i_23/O
                         net (fo=4, routed)           1.209    17.667    decoder/register[0][25]_i_23_n_0
    SLICE_X34Y75         LUT6 (Prop_lut6_I0_O)        0.124    17.791 f  decoder/register[0][20]_i_9/O
                         net (fo=2, routed)           0.630    18.421    Ifetch/register_reg[27][1]_15
    SLICE_X35Y75         LUT6 (Prop_lut6_I4_O)        0.124    18.545 r  Ifetch/register[0][19]_i_5/O
                         net (fo=1, routed)           1.536    20.081    Ifetch/register[0][19]_i_5_n_0
    SLICE_X44Y83         LUT6 (Prop_lut6_I3_O)        0.124    20.205 f  Ifetch/register[0][19]_i_2/O
                         net (fo=2, routed)           0.799    21.004    Ifetch/ALU_result[19]
    SLICE_X47Y85         LUT6 (Prop_lut6_I1_O)        0.124    21.128 r  Ifetch/register[0][31]_i_16/O
                         net (fo=40, routed)          0.928    22.056    Ifetch/register[0][31]_i_16_n_0
    SLICE_X48Y87         LUT6 (Prop_lut6_I3_O)        0.124    22.180 r  Ifetch/ledout_reg[18]_LDC_i_3/O
                         net (fo=38, routed)          2.446    24.625    Ifetch/ledout_reg[18]_LDC_i_3_n_0
    SLICE_X38Y104        LUT4 (Prop_lut4_I2_O)        0.150    24.775 f  Ifetch/ledout_reg[4]_LDC_i_1/O
                         net (fo=2, routed)           0.555    25.331    LED/register_reg[27][4]
    SLICE_X37Y104        FDPE                                         f  LED/ledout_reg[4]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    93.839 r  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    95.469    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.561 r  clock1/inst/clkout1_buf/O
                         net (fo=1074, routed)        1.506    97.066    LED/CLK
    SLICE_X37Y104        FDPE                                         r  LED/ledout_reg[4]_P/C
                         clock pessimism              0.410    97.476    
                         clock uncertainty           -0.111    97.366    
    SLICE_X37Y104        FDPE (Recov_fdpe_C_PRE)     -0.563    96.803    LED/ledout_reg[4]_P
  -------------------------------------------------------------------
                         required time                         96.803    
                         arrival time                         -25.331    
  -------------------------------------------------------------------
                         slack                                 71.472    

Slack (MET) :             71.619ns  (required time - arrival time)
  Source:                 Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            LED/ledout_reg[17]_P/PRE
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_cpuclk rise@100.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        24.982ns  (logic 4.499ns (18.009%)  route 20.483ns (81.991%))
  Logic Levels:           12  (LUT3=1 LUT4=1 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -2.727ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.935ns = ( 97.065 - 100.000 ) 
    Source Clock Delay      (SCD):    0.202ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -5.836 r  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -4.125    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.029 r  clock1/inst/clkout1_buf/O
                         net (fo=1074, routed)        1.898    -2.131    Ifetch/CLK
    SLICE_X60Y90         LUT4 (Prop_lut4_I3_O)        0.116    -2.015 r  Ifetch/instruction_memory_i_1/O
                         net (fo=32, routed)          2.218     0.202    Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.658     2.860 r  Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.215     4.075    Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[0]
    SLICE_X72Y60         LUT6 (Prop_lut6_I1_O)        0.124     4.199 r  Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=129, routed)         6.342    10.542    decoder/douta[9]
    SLICE_X33Y95         MUXF7 (Prop_muxf7_S_O)       0.276    10.818 f  decoder/pc_reg[31]_i_82/O
                         net (fo=1, routed)           0.952    11.770    decoder/pc_reg[31]_i_82_n_0
    SLICE_X36Y96         LUT6 (Prop_lut6_I3_O)        0.299    12.069 f  decoder/pc[31]_i_40/O
                         net (fo=6, routed)           1.684    13.753    decoder/read_data1[30]
    SLICE_X39Y87         LUT3 (Prop_lut3_I0_O)        0.124    13.877 f  decoder/register[0][15]_i_31/O
                         net (fo=41, routed)          0.687    14.564    decoder/register_reg[0][14]_2
    SLICE_X38Y87         LUT6 (Prop_lut6_I2_O)        0.124    14.688 r  decoder/register[0][15]_i_19/O
                         net (fo=74, routed)          1.645    16.334    decoder/register_reg[0][14]_3
    SLICE_X31Y78         LUT5 (Prop_lut5_I3_O)        0.124    16.458 f  decoder/register[0][25]_i_23/O
                         net (fo=4, routed)           1.209    17.667    decoder/register[0][25]_i_23_n_0
    SLICE_X34Y75         LUT6 (Prop_lut6_I0_O)        0.124    17.791 f  decoder/register[0][20]_i_9/O
                         net (fo=2, routed)           0.630    18.421    Ifetch/register_reg[27][1]_15
    SLICE_X35Y75         LUT6 (Prop_lut6_I4_O)        0.124    18.545 r  Ifetch/register[0][19]_i_5/O
                         net (fo=1, routed)           1.536    20.081    Ifetch/register[0][19]_i_5_n_0
    SLICE_X44Y83         LUT6 (Prop_lut6_I3_O)        0.124    20.205 f  Ifetch/register[0][19]_i_2/O
                         net (fo=2, routed)           0.799    21.004    Ifetch/ALU_result[19]
    SLICE_X47Y85         LUT6 (Prop_lut6_I1_O)        0.124    21.128 r  Ifetch/register[0][31]_i_16/O
                         net (fo=40, routed)          0.928    22.056    Ifetch/register[0][31]_i_16_n_0
    SLICE_X48Y87         LUT6 (Prop_lut6_I3_O)        0.124    22.180 r  Ifetch/ledout_reg[18]_LDC_i_3/O
                         net (fo=38, routed)          2.357    24.536    Ifetch/ledout_reg[18]_LDC_i_3_n_0
    SLICE_X40Y104        LUT4 (Prop_lut4_I2_O)        0.150    24.686 f  Ifetch/ledout_reg[17]_LDC_i_1/O
                         net (fo=2, routed)           0.498    25.185    LED/register_reg[27][17]
    SLICE_X40Y106        FDPE                                         f  LED/ledout_reg[17]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    93.839 r  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    95.469    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.561 r  clock1/inst/clkout1_buf/O
                         net (fo=1074, routed)        1.505    97.065    LED/CLK
    SLICE_X40Y106        FDPE                                         r  LED/ledout_reg[17]_P/C
                         clock pessimism              0.410    97.475    
                         clock uncertainty           -0.111    97.365    
    SLICE_X40Y106        FDPE (Recov_fdpe_C_PRE)     -0.561    96.804    LED/ledout_reg[17]_P
  -------------------------------------------------------------------
                         required time                         96.804    
                         arrival time                         -25.185    
  -------------------------------------------------------------------
                         slack                                 71.619    

Slack (MET) :             71.739ns  (required time - arrival time)
  Source:                 Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            LED/ledout_reg[18]_P/PRE
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_cpuclk rise@100.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        24.858ns  (logic 4.465ns (17.962%)  route 20.393ns (82.038%))
  Logic Levels:           12  (LUT3=1 LUT4=1 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -2.727ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.935ns = ( 97.065 - 100.000 ) 
    Source Clock Delay      (SCD):    0.202ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -5.836 r  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -4.125    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.029 r  clock1/inst/clkout1_buf/O
                         net (fo=1074, routed)        1.898    -2.131    Ifetch/CLK
    SLICE_X60Y90         LUT4 (Prop_lut4_I3_O)        0.116    -2.015 r  Ifetch/instruction_memory_i_1/O
                         net (fo=32, routed)          2.218     0.202    Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.658     2.860 r  Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.215     4.075    Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[0]
    SLICE_X72Y60         LUT6 (Prop_lut6_I1_O)        0.124     4.199 r  Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=129, routed)         6.342    10.542    decoder/douta[9]
    SLICE_X33Y95         MUXF7 (Prop_muxf7_S_O)       0.276    10.818 f  decoder/pc_reg[31]_i_82/O
                         net (fo=1, routed)           0.952    11.770    decoder/pc_reg[31]_i_82_n_0
    SLICE_X36Y96         LUT6 (Prop_lut6_I3_O)        0.299    12.069 f  decoder/pc[31]_i_40/O
                         net (fo=6, routed)           1.684    13.753    decoder/read_data1[30]
    SLICE_X39Y87         LUT3 (Prop_lut3_I0_O)        0.124    13.877 f  decoder/register[0][15]_i_31/O
                         net (fo=41, routed)          0.687    14.564    decoder/register_reg[0][14]_2
    SLICE_X38Y87         LUT6 (Prop_lut6_I2_O)        0.124    14.688 r  decoder/register[0][15]_i_19/O
                         net (fo=74, routed)          1.645    16.334    decoder/register_reg[0][14]_3
    SLICE_X31Y78         LUT5 (Prop_lut5_I3_O)        0.124    16.458 f  decoder/register[0][25]_i_23/O
                         net (fo=4, routed)           1.209    17.667    decoder/register[0][25]_i_23_n_0
    SLICE_X34Y75         LUT6 (Prop_lut6_I0_O)        0.124    17.791 f  decoder/register[0][20]_i_9/O
                         net (fo=2, routed)           0.630    18.421    Ifetch/register_reg[27][1]_15
    SLICE_X35Y75         LUT6 (Prop_lut6_I4_O)        0.124    18.545 r  Ifetch/register[0][19]_i_5/O
                         net (fo=1, routed)           1.536    20.081    Ifetch/register[0][19]_i_5_n_0
    SLICE_X44Y83         LUT6 (Prop_lut6_I3_O)        0.124    20.205 f  Ifetch/register[0][19]_i_2/O
                         net (fo=2, routed)           0.799    21.004    Ifetch/ALU_result[19]
    SLICE_X47Y85         LUT6 (Prop_lut6_I1_O)        0.124    21.128 r  Ifetch/register[0][31]_i_16/O
                         net (fo=40, routed)          0.928    22.056    Ifetch/register[0][31]_i_16_n_0
    SLICE_X48Y87         LUT6 (Prop_lut6_I3_O)        0.124    22.180 r  Ifetch/ledout_reg[18]_LDC_i_3/O
                         net (fo=38, routed)          2.408    24.587    Ifetch/ledout_reg[18]_LDC_i_3_n_0
    SLICE_X38Y105        LUT4 (Prop_lut4_I2_O)        0.116    24.703 f  Ifetch/ledout_reg[18]_LDC_i_1/O
                         net (fo=2, routed)           0.357    25.060    LED/register_reg[27][18]
    SLICE_X38Y106        FDPE                                         f  LED/ledout_reg[18]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    93.839 r  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    95.469    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.561 r  clock1/inst/clkout1_buf/O
                         net (fo=1074, routed)        1.505    97.065    LED/CLK
    SLICE_X38Y106        FDPE                                         r  LED/ledout_reg[18]_P/C
                         clock pessimism              0.410    97.475    
                         clock uncertainty           -0.111    97.365    
    SLICE_X38Y106        FDPE (Recov_fdpe_C_PRE)     -0.565    96.800    LED/ledout_reg[18]_P
  -------------------------------------------------------------------
                         required time                         96.800    
                         arrival time                         -25.060    
  -------------------------------------------------------------------
                         slack                                 71.739    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.625ns  (arrival time - required time)
  Source:                 decoder/register_reg[5][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            LED/ledout_reg[4]_P/PRE
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        1.738ns  (logic 0.435ns (25.033%)  route 1.303ns (74.967%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.276ns
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    -0.698ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.440    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clock1/inst/clkout1_buf/O
                         net (fo=1074, routed)        0.563    -0.852    decoder/clk_out1
    SLICE_X34Y83         FDRE                                         r  decoder/register_reg[5][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y83         FDRE (Prop_fdre_C_Q)         0.164    -0.688 f  decoder/register_reg[5][4]/Q
                         net (fo=2, routed)           0.469    -0.218    decoder/register_reg[5]_5[4]
    SLICE_X34Y85         LUT6 (Prop_lut6_I3_O)        0.045    -0.173 f  decoder/data_memory_i_433/O
                         net (fo=1, routed)           0.000    -0.173    decoder/data_memory_i_433_n_0
    SLICE_X34Y85         MUXF7 (Prop_muxf7_I1_O)      0.075    -0.098 f  decoder/data_memory_i_193/O
                         net (fo=2, routed)           0.147     0.048    decoder/data_memory_i_193_n_0
    SLICE_X34Y86         LUT6 (Prop_lut6_I5_O)        0.108     0.156 f  decoder/data_memory_i_77/O
                         net (fo=3, routed)           0.487     0.643    Ifetch/read_data2[4]
    SLICE_X38Y104        LUT4 (Prop_lut4_I0_O)        0.043     0.686 f  Ifetch/ledout_reg[4]_LDC_i_1/O
                         net (fo=2, routed)           0.199     0.886    LED/register_reg[27][4]
    SLICE_X37Y104        FDPE                                         f  LED/ledout_reg[4]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -2.142    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clock1/inst/clkout1_buf/O
                         net (fo=1074, routed)        0.836    -1.276    LED/CLK
    SLICE_X37Y104        FDPE                                         r  LED/ledout_reg[4]_P/C
                         clock pessimism              0.698    -0.578    
    SLICE_X37Y104        FDPE (Remov_fdpe_C_PRE)     -0.161    -0.739    LED/ledout_reg[4]_P
  -------------------------------------------------------------------
                         required time                          0.739    
                         arrival time                           0.886    
  -------------------------------------------------------------------
                         slack                                  1.625    

Slack (MET) :             1.703ns  (arrival time - required time)
  Source:                 decoder/register_reg[29][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            LED/ledout_reg[3]_P/PRE
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        1.808ns  (logic 0.401ns (22.184%)  route 1.407ns (77.816%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.277ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.698ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.440    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clock1/inst/clkout1_buf/O
                         net (fo=1074, routed)        0.569    -0.846    decoder/clk_out1
    SLICE_X28Y90         FDRE                                         r  decoder/register_reg[29][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.705 f  decoder/register_reg[29][3]/Q
                         net (fo=2, routed)           0.441    -0.264    decoder/register_reg[29]_29[3]
    SLICE_X30Y89         LUT6 (Prop_lut6_I3_O)        0.045    -0.219 f  decoder/data_memory_i_435/O
                         net (fo=1, routed)           0.000    -0.219    decoder/data_memory_i_435_n_0
    SLICE_X30Y89         MUXF7 (Prop_muxf7_I1_O)      0.064    -0.155 f  decoder/data_memory_i_194/O
                         net (fo=2, routed)           0.216     0.061    decoder/data_memory_i_194_n_0
    SLICE_X33Y88         LUT6 (Prop_lut6_I0_O)        0.108     0.169 f  decoder/data_memory_i_78/O
                         net (fo=3, routed)           0.552     0.721    Ifetch/read_data2[3]
    SLICE_X36Y105        LUT4 (Prop_lut4_I0_O)        0.043     0.764 f  Ifetch/ledout_reg[3]_LDC_i_1/O
                         net (fo=2, routed)           0.198     0.962    LED/register_reg[27][3]
    SLICE_X36Y107        FDPE                                         f  LED/ledout_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -2.142    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clock1/inst/clkout1_buf/O
                         net (fo=1074, routed)        0.836    -1.277    LED/CLK
    SLICE_X36Y107        FDPE                                         r  LED/ledout_reg[3]_P/C
                         clock pessimism              0.698    -0.579    
    SLICE_X36Y107        FDPE (Remov_fdpe_C_PRE)     -0.162    -0.741    LED/ledout_reg[3]_P
  -------------------------------------------------------------------
                         required time                          0.741    
                         arrival time                           0.962    
  -------------------------------------------------------------------
                         slack                                  1.703    

Slack (MET) :             1.727ns  (arrival time - required time)
  Source:                 decoder/register_reg[9][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            LED/ledout_reg[0]_P/PRE
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        1.846ns  (logic 0.421ns (22.802%)  route 1.425ns (77.198%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.275ns
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    -0.698ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.440    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clock1/inst/clkout1_buf/O
                         net (fo=1074, routed)        0.562    -0.853    decoder/clk_out1
    SLICE_X30Y81         FDRE                                         r  decoder/register_reg[9][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.689 f  decoder/register_reg[9][0]/Q
                         net (fo=2, routed)           0.526    -0.163    decoder/register_reg[9]_9[0]
    SLICE_X32Y81         LUT6 (Prop_lut6_I3_O)        0.045    -0.118 f  decoder/data_memory_i_462/O
                         net (fo=1, routed)           0.000    -0.118    decoder/data_memory_i_462_n_0
    SLICE_X32Y81         MUXF7 (Prop_muxf7_I0_O)      0.062    -0.056 f  decoder/data_memory_i_208/O
                         net (fo=2, routed)           0.107     0.051    decoder/data_memory_i_208_n_0
    SLICE_X33Y82         LUT6 (Prop_lut6_I3_O)        0.108     0.159 f  decoder/data_memory_i_81/O
                         net (fo=3, routed)           0.611     0.770    Ifetch/read_data2[0]
    SLICE_X32Y104        LUT4 (Prop_lut4_I0_O)        0.042     0.812 f  Ifetch/ledout_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.181     0.994    LED/register_reg[27][0]
    SLICE_X31Y104        FDPE                                         f  LED/ledout_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -2.142    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clock1/inst/clkout1_buf/O
                         net (fo=1074, routed)        0.837    -1.275    LED/CLK
    SLICE_X31Y104        FDPE                                         r  LED/ledout_reg[0]_P/C
                         clock pessimism              0.698    -0.577    
    SLICE_X31Y104        FDPE (Remov_fdpe_C_PRE)     -0.157    -0.734    LED/ledout_reg[0]_P
  -------------------------------------------------------------------
                         required time                          0.734    
                         arrival time                           0.994    
  -------------------------------------------------------------------
                         slack                                  1.727    

Slack (MET) :             1.804ns  (arrival time - required time)
  Source:                 decoder/register_reg[16][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            LED/ledout_reg[1]_P/PRE
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        1.914ns  (logic 0.407ns (21.261%)  route 1.507ns (78.739%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.277ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.698ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.440    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clock1/inst/clkout1_buf/O
                         net (fo=1074, routed)        0.569    -0.846    decoder/clk_out1
    SLICE_X36Y99         FDRE                                         r  decoder/register_reg[16][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.705 f  decoder/register_reg[16][1]/Q
                         net (fo=2, routed)           0.681    -0.024    decoder/register_reg[16]_16[1]
    SLICE_X41Y99         LUT6 (Prop_lut6_I5_O)        0.045     0.021 f  decoder/data_memory_i_452/O
                         net (fo=1, routed)           0.000     0.021    decoder/data_memory_i_452_n_0
    SLICE_X41Y99         MUXF7 (Prop_muxf7_I0_O)      0.071     0.092 f  decoder/data_memory_i_203/O
                         net (fo=2, routed)           0.343     0.435    decoder/data_memory_i_203_n_0
    SLICE_X41Y102        LUT6 (Prop_lut6_I1_O)        0.108     0.543 f  decoder/data_memory_i_80/O
                         net (fo=3, routed)           0.254     0.796    Ifetch/read_data2[1]
    SLICE_X40Y102        LUT4 (Prop_lut4_I0_O)        0.042     0.838 f  Ifetch/ledout_reg[1]_LDC_i_1/O
                         net (fo=2, routed)           0.230     1.068    LED/register_reg[27][1]
    SLICE_X39Y103        FDPE                                         f  LED/ledout_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -2.142    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clock1/inst/clkout1_buf/O
                         net (fo=1074, routed)        0.836    -1.277    LED/CLK
    SLICE_X39Y103        FDPE                                         r  LED/ledout_reg[1]_P/C
                         clock pessimism              0.698    -0.579    
    SLICE_X39Y103        FDPE (Remov_fdpe_C_PRE)     -0.157    -0.736    LED/ledout_reg[1]_P
  -------------------------------------------------------------------
                         required time                          0.736    
                         arrival time                           1.068    
  -------------------------------------------------------------------
                         slack                                  1.804    

Slack (MET) :             1.808ns  (arrival time - required time)
  Source:                 decoder/register_reg[30][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            LED/ledout_reg[10]_P/PRE
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        1.948ns  (logic 0.401ns (20.581%)  route 1.547ns (79.419%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.275ns
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    -0.698ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.440    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clock1/inst/clkout1_buf/O
                         net (fo=1074, routed)        0.565    -0.850    decoder/clk_out1
    SLICE_X39Y91         FDRE                                         r  decoder/register_reg[30][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.709 f  decoder/register_reg[30][10]/Q
                         net (fo=2, routed)           0.723     0.014    decoder/register_reg[30]_30[10]
    SLICE_X35Y91         LUT6 (Prop_lut6_I1_O)        0.045     0.059 f  decoder/data_memory_i_379/O
                         net (fo=1, routed)           0.000     0.059    decoder/data_memory_i_379_n_0
    SLICE_X35Y91         MUXF7 (Prop_muxf7_I1_O)      0.065     0.124 f  decoder/data_memory_i_166/O
                         net (fo=3, routed)           0.217     0.341    decoder/ledout_reg[10]_P
    SLICE_X36Y91         LUT6 (Prop_lut6_I0_O)        0.108     0.449 f  decoder/data_memory_i_71/O
                         net (fo=4, routed)           0.474     0.923    Ifetch/read_data2[10]
    SLICE_X35Y101        LUT4 (Prop_lut4_I0_O)        0.042     0.965 f  Ifetch/ledout_reg[10]_LDC_i_1/O
                         net (fo=2, routed)           0.133     1.099    LED/register_reg[27][10]
    SLICE_X34Y102        FDPE                                         f  LED/ledout_reg[10]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -2.142    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clock1/inst/clkout1_buf/O
                         net (fo=1074, routed)        0.838    -1.275    LED/CLK
    SLICE_X34Y102        FDPE                                         r  LED/ledout_reg[10]_P/C
                         clock pessimism              0.698    -0.577    
    SLICE_X34Y102        FDPE (Remov_fdpe_C_PRE)     -0.133    -0.710    LED/ledout_reg[10]_P
  -------------------------------------------------------------------
                         required time                          0.710    
                         arrival time                           1.099    
  -------------------------------------------------------------------
                         slack                                  1.808    

Slack (MET) :             1.860ns  (arrival time - required time)
  Source:                 decoder/register_reg[13][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            LED/ledout_reg[2]_P/PRE
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        1.969ns  (logic 0.402ns (20.421%)  route 1.567ns (79.579%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.277ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.698ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.440    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clock1/inst/clkout1_buf/O
                         net (fo=1074, routed)        0.570    -0.845    decoder/clk_out1
    SLICE_X32Y97         FDRE                                         r  decoder/register_reg[13][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.704 f  decoder/register_reg[13][2]/Q
                         net (fo=2, routed)           0.725     0.021    decoder/register_reg[13]_13[2]
    SLICE_X38Y98         LUT6 (Prop_lut6_I3_O)        0.045     0.066 f  decoder/data_memory_i_447/O
                         net (fo=1, routed)           0.000     0.066    decoder/data_memory_i_447_n_0
    SLICE_X38Y98         MUXF7 (Prop_muxf7_I1_O)      0.064     0.130 f  decoder/data_memory_i_200/O
                         net (fo=2, routed)           0.223     0.353    decoder/data_memory_i_200_n_0
    SLICE_X39Y98         LUT6 (Prop_lut6_I3_O)        0.108     0.461 f  decoder/data_memory_i_79/O
                         net (fo=3, routed)           0.361     0.822    Ifetch/read_data2[2]
    SLICE_X41Y104        LUT4 (Prop_lut4_I0_O)        0.044     0.866 f  Ifetch/ledout_reg[2]_LDC_i_1/O
                         net (fo=2, routed)           0.258     1.124    LED/register_reg[27][2]
    SLICE_X41Y106        FDPE                                         f  LED/ledout_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -2.142    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clock1/inst/clkout1_buf/O
                         net (fo=1074, routed)        0.836    -1.277    LED/CLK
    SLICE_X41Y106        FDPE                                         r  LED/ledout_reg[2]_P/C
                         clock pessimism              0.698    -0.579    
    SLICE_X41Y106        FDPE (Remov_fdpe_C_PRE)     -0.157    -0.736    LED/ledout_reg[2]_P
  -------------------------------------------------------------------
                         required time                          0.736    
                         arrival time                           1.124    
  -------------------------------------------------------------------
                         slack                                  1.860    

Slack (MET) :             1.944ns  (arrival time - required time)
  Source:                 decoder/register_reg[25][17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            LED/ledout_reg[17]_P/PRE
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        2.057ns  (logic 0.427ns (20.760%)  route 1.630ns (79.240%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.277ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    -0.698ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.440    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clock1/inst/clkout1_buf/O
                         net (fo=1074, routed)        0.566    -0.849    decoder/clk_out1
    SLICE_X38Y96         FDRE                                         r  decoder/register_reg[25][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y96         FDRE (Prop_fdre_C_Q)         0.164    -0.685 f  decoder/register_reg[25][17]/Q
                         net (fo=2, routed)           0.924     0.239    decoder/register_reg[25]_25[17]
    SLICE_X43Y92         LUT6 (Prop_lut6_I3_O)        0.045     0.284 f  decoder/data_memory_i_322/O
                         net (fo=1, routed)           0.000     0.284    decoder/data_memory_i_322_n_0
    SLICE_X43Y92         MUXF7 (Prop_muxf7_I0_O)      0.062     0.346 f  decoder/data_memory_i_138/O
                         net (fo=2, routed)           0.202     0.548    decoder/data_memory_i_138_n_0
    SLICE_X43Y93         LUT6 (Prop_lut6_I0_O)        0.108     0.656 f  decoder/data_memory_i_64/O
                         net (fo=3, routed)           0.315     0.971    Ifetch/read_data2[17]
    SLICE_X40Y104        LUT4 (Prop_lut4_I0_O)        0.048     1.019 f  Ifetch/ledout_reg[17]_LDC_i_1/O
                         net (fo=2, routed)           0.189     1.208    LED/register_reg[27][17]
    SLICE_X40Y106        FDPE                                         f  LED/ledout_reg[17]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -2.142    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clock1/inst/clkout1_buf/O
                         net (fo=1074, routed)        0.836    -1.277    LED/CLK
    SLICE_X40Y106        FDPE                                         r  LED/ledout_reg[17]_P/C
                         clock pessimism              0.698    -0.579    
    SLICE_X40Y106        FDPE (Remov_fdpe_C_PRE)     -0.157    -0.736    LED/ledout_reg[17]_P
  -------------------------------------------------------------------
                         required time                          0.736    
                         arrival time                           1.208    
  -------------------------------------------------------------------
                         slack                                  1.944    

Slack (MET) :             1.960ns  (arrival time - required time)
  Source:                 decoder/register_reg[16][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            LED/ledout_reg[8]_P/PRE
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        1.845ns  (logic 0.449ns (24.336%)  route 1.396ns (75.664%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    -0.464ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.440    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clock1/inst/clkout1_buf/O
                         net (fo=1074, routed)        0.564    -0.851    decoder/clk_out1
    SLICE_X32Y83         FDRE                                         r  decoder/register_reg[16][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         FDRE (Prop_fdre_C_Q)         0.128    -0.723 f  decoder/register_reg[16][8]/Q
                         net (fo=2, routed)           0.672    -0.050    decoder/register_reg[16]_16[8]
    SLICE_X30Y86         LUT6 (Prop_lut6_I5_O)        0.098     0.048 f  decoder/data_memory_i_396/O
                         net (fo=1, routed)           0.000     0.048    decoder/data_memory_i_396_n_0
    SLICE_X30Y86         MUXF7 (Prop_muxf7_I0_O)      0.073     0.121 f  decoder/data_memory_i_175/O
                         net (fo=2, routed)           0.200     0.320    decoder/data_memory_i_175_n_0
    SLICE_X30Y85         LUT6 (Prop_lut6_I1_O)        0.108     0.428 f  decoder/data_memory_i_73/O
                         net (fo=3, routed)           0.386     0.815    Ifetch/read_data2[8]
    SLICE_X29Y94         LUT4 (Prop_lut4_I0_O)        0.042     0.857 f  Ifetch/ledout_reg[8]_LDC_i_1/O
                         net (fo=2, routed)           0.138     0.994    LED/register_reg[27][8]
    SLICE_X28Y95         FDPE                                         f  LED/ledout_reg[8]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -2.142    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clock1/inst/clkout1_buf/O
                         net (fo=1074, routed)        0.840    -1.273    LED/CLK
    SLICE_X28Y95         FDPE                                         r  LED/ledout_reg[8]_P/C
                         clock pessimism              0.464    -0.809    
    SLICE_X28Y95         FDPE (Remov_fdpe_C_PRE)     -0.157    -0.966    LED/ledout_reg[8]_P
  -------------------------------------------------------------------
                         required time                          0.966    
                         arrival time                           0.994    
  -------------------------------------------------------------------
                         slack                                  1.960    

Slack (MET) :             1.996ns  (arrival time - required time)
  Source:                 decoder/register_reg[18][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            LED/ledout_reg[5]_P/PRE
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        1.882ns  (logic 0.409ns (21.728%)  route 1.473ns (78.272%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.274ns
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    -0.464ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.440    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clock1/inst/clkout1_buf/O
                         net (fo=1074, routed)        0.562    -0.853    decoder/clk_out1
    SLICE_X37Y82         FDRE                                         r  decoder/register_reg[18][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.712 f  decoder/register_reg[18][5]/Q
                         net (fo=2, routed)           0.676    -0.036    decoder/register_reg[18]_18[5]
    SLICE_X30Y83         LUT6 (Prop_lut6_I1_O)        0.045     0.009 f  decoder/data_memory_i_420/O
                         net (fo=1, routed)           0.000     0.009    decoder/data_memory_i_420_n_0
    SLICE_X30Y83         MUXF7 (Prop_muxf7_I0_O)      0.073     0.082 f  decoder/data_memory_i_187/O
                         net (fo=2, routed)           0.159     0.241    decoder/data_memory_i_187_n_0
    SLICE_X31Y83         LUT6 (Prop_lut6_I1_O)        0.108     0.349 f  decoder/data_memory_i_76/O
                         net (fo=3, routed)           0.368     0.718    Ifetch/read_data2[5]
    SLICE_X29Y92         LUT4 (Prop_lut4_I0_O)        0.042     0.760 f  Ifetch/ledout_reg[5]_LDC_i_1/O
                         net (fo=2, routed)           0.270     1.030    LED/register_reg[27][5]
    SLICE_X28Y92         FDPE                                         f  LED/ledout_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -2.142    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clock1/inst/clkout1_buf/O
                         net (fo=1074, routed)        0.839    -1.274    LED/CLK
    SLICE_X28Y92         FDPE                                         r  LED/ledout_reg[5]_P/C
                         clock pessimism              0.464    -0.810    
    SLICE_X28Y92         FDPE (Remov_fdpe_C_PRE)     -0.157    -0.967    LED/ledout_reg[5]_P
  -------------------------------------------------------------------
                         required time                          0.967    
                         arrival time                           1.030    
  -------------------------------------------------------------------
                         slack                                  1.996    

Slack (MET) :             2.050ns  (arrival time - required time)
  Source:                 decoder/register_reg[5][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            LED/ledout_reg[6]_P/PRE
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        1.956ns  (logic 0.476ns (24.335%)  route 1.480ns (75.665%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    -0.464ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.440    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clock1/inst/clkout1_buf/O
                         net (fo=1074, routed)        0.567    -0.848    decoder/clk_out1
    SLICE_X34Y90         FDRE                                         r  decoder/register_reg[5][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y90         FDRE (Prop_fdre_C_Q)         0.148    -0.700 f  decoder/register_reg[5][6]/Q
                         net (fo=2, routed)           0.673    -0.027    decoder/register_reg[5]_5[6]
    SLICE_X30Y88         LUT6 (Prop_lut6_I3_O)        0.099     0.072 f  decoder/data_memory_i_417/O
                         net (fo=1, routed)           0.000     0.072    decoder/data_memory_i_417_n_0
    SLICE_X30Y88         MUXF7 (Prop_muxf7_I1_O)      0.075     0.147 f  decoder/data_memory_i_185/O
                         net (fo=2, routed)           0.272     0.419    decoder/data_memory_i_185_n_0
    SLICE_X32Y88         LUT6 (Prop_lut6_I5_O)        0.108     0.527 f  decoder/data_memory_i_75/O
                         net (fo=3, routed)           0.356     0.883    Ifetch/read_data2[6]
    SLICE_X32Y94         LUT4 (Prop_lut4_I0_O)        0.046     0.929 f  Ifetch/ledout_reg[6]_LDC_i_1/O
                         net (fo=2, routed)           0.179     1.108    LED/register_reg[27][6]
    SLICE_X30Y94         FDPE                                         f  LED/ledout_reg[6]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -2.142    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clock1/inst/clkout1_buf/O
                         net (fo=1074, routed)        0.840    -1.273    LED/CLK
    SLICE_X30Y94         FDPE                                         r  LED/ledout_reg[6]_P/C
                         clock pessimism              0.464    -0.809    
    SLICE_X30Y94         FDPE (Remov_fdpe_C_PRE)     -0.133    -0.942    LED/ledout_reg[6]_P
  -------------------------------------------------------------------
                         required time                          0.942    
                         arrival time                           1.108    
  -------------------------------------------------------------------
                         slack                                  2.050    





