Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Users/Anformatic Golestan/Documents/Computer Architecture Lab/04/Lab4/Tb_carry_select_adder_isim_beh.exe -prj C:/Users/Anformatic Golestan/Documents/Computer Architecture Lab/04/Lab4/Tb_carry_select_adder_beh.prj work.Tb_carry_select_adder 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Anformatic Golestan/Documents/Computer Architecture Lab/04/Lab4/Mux2to1.vhd" into library work
Parsing VHDL file "C:/Users/Anformatic Golestan/Documents/Computer Architecture Lab/04/Lab4/FA.vhd" into library work
Parsing VHDL file "C:/Users/Anformatic Golestan/Documents/Computer Architecture Lab/04/Lab4/CarrySelect.vhd" into library work
Parsing VHDL file "C:/Users/Anformatic Golestan/Documents/Computer Architecture Lab/04/Lab4/CS_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity FA [fa_default]
Compiling architecture bhv of entity mux2_1 [mux2_1_default]
Compiling architecture behavioral of entity carry_select_adder [carry_select_adder_default]
Compiling architecture behavior of entity tb_carry_select_adder
Time Resolution for simulation is 1ps.
Compiled 9 VHDL Units
Built simulation executable C:/Users/Anformatic Golestan/Documents/Computer Architecture Lab/04/Lab4/Tb_carry_select_adder_isim_beh.exe
Fuse Memory Usage: 29816 KB
Fuse CPU Usage: 531 ms
