TimeQuest Timing Analyzer report for top
Mon Nov 07 02:47:59 2016
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLK'
 13. Slow 1200mV 85C Model Hold: 'CLK'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'CLK'
 22. Slow 1200mV 0C Model Hold: 'CLK'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'CLK'
 30. Fast 1200mV 0C Model Hold: 'CLK'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; top                                                 ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6E22C8                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; CLK        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                        ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 328.95 MHz ; 250.0 MHz       ; CLK        ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; CLK   ; -2.040 ; -128.794           ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; CLK   ; 0.452 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; CLK   ; -3.000 ; -129.395                         ;
+-------+--------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK'                                                                                                                                                                                ;
+--------+------------------------------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                        ; To Node                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.040 ; UART_Controller:UART_Controller1|tx_baud_counter[3]              ; UART_Controller:UART_Controller1|tx_baud_counter[8]             ; CLK          ; CLK         ; 1.000        ; -0.575     ; 2.466      ;
; -2.040 ; UART_Controller:UART_Controller1|tx_baud_counter[3]              ; UART_Controller:UART_Controller1|tx_baud_counter[9]             ; CLK          ; CLK         ; 1.000        ; -0.575     ; 2.466      ;
; -2.040 ; UART_Controller:UART_Controller1|tx_baud_counter[3]              ; UART_Controller:UART_Controller1|tx_baud_counter[7]             ; CLK          ; CLK         ; 1.000        ; -0.575     ; 2.466      ;
; -2.040 ; UART_Controller:UART_Controller1|tx_baud_counter[3]              ; UART_Controller:UART_Controller1|tx_baud_counter[6]             ; CLK          ; CLK         ; 1.000        ; -0.575     ; 2.466      ;
; -2.040 ; UART_Controller:UART_Controller1|tx_baud_counter[3]              ; UART_Controller:UART_Controller1|tx_baud_counter[0]             ; CLK          ; CLK         ; 1.000        ; -0.575     ; 2.466      ;
; -2.040 ; UART_Controller:UART_Controller1|tx_baud_counter[3]              ; UART_Controller:UART_Controller1|tx_baud_counter[2]             ; CLK          ; CLK         ; 1.000        ; -0.575     ; 2.466      ;
; -2.040 ; UART_Controller:UART_Controller1|tx_baud_counter[3]              ; UART_Controller:UART_Controller1|tx_baud_counter[4]             ; CLK          ; CLK         ; 1.000        ; -0.575     ; 2.466      ;
; -2.040 ; UART_Controller:UART_Controller1|tx_baud_counter[3]              ; UART_Controller:UART_Controller1|tx_baud_counter[5]             ; CLK          ; CLK         ; 1.000        ; -0.575     ; 2.466      ;
; -1.962 ; UART_Controller:UART_Controller1|tx_baud_counter[1]              ; UART_Controller:UART_Controller1|tx_baud_counter[8]             ; CLK          ; CLK         ; 1.000        ; -0.575     ; 2.388      ;
; -1.961 ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_start_bit ; UART_Controller:UART_Controller1|uart_tx_data_vec[0]            ; CLK          ; CLK         ; 1.000        ; -0.079     ; 2.883      ;
; -1.961 ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_start_bit ; UART_Controller:UART_Controller1|uart_tx_count[2]               ; CLK          ; CLK         ; 1.000        ; -0.079     ; 2.883      ;
; -1.932 ; UART_Controller:UART_Controller1|tx_baud_counter[1]              ; UART_Controller:UART_Controller1|tx_baud_counter[9]             ; CLK          ; CLK         ; 1.000        ; -0.575     ; 2.358      ;
; -1.915 ; reset                                                            ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_stop_bit ; CLK          ; CLK         ; 1.000        ; -0.104     ; 2.812      ;
; -1.895 ; UART_Controller:UART_Controller1|tx_baud_counter[4]              ; UART_Controller:UART_Controller1|tx_baud_counter[8]             ; CLK          ; CLK         ; 1.000        ; -0.081     ; 2.815      ;
; -1.895 ; UART_Controller:UART_Controller1|tx_baud_counter[4]              ; UART_Controller:UART_Controller1|tx_baud_counter[9]             ; CLK          ; CLK         ; 1.000        ; -0.081     ; 2.815      ;
; -1.895 ; UART_Controller:UART_Controller1|tx_baud_counter[4]              ; UART_Controller:UART_Controller1|tx_baud_counter[7]             ; CLK          ; CLK         ; 1.000        ; -0.081     ; 2.815      ;
; -1.895 ; UART_Controller:UART_Controller1|tx_baud_counter[4]              ; UART_Controller:UART_Controller1|tx_baud_counter[6]             ; CLK          ; CLK         ; 1.000        ; -0.081     ; 2.815      ;
; -1.895 ; UART_Controller:UART_Controller1|tx_baud_counter[4]              ; UART_Controller:UART_Controller1|tx_baud_counter[0]             ; CLK          ; CLK         ; 1.000        ; -0.081     ; 2.815      ;
; -1.895 ; UART_Controller:UART_Controller1|tx_baud_counter[4]              ; UART_Controller:UART_Controller1|tx_baud_counter[2]             ; CLK          ; CLK         ; 1.000        ; -0.081     ; 2.815      ;
; -1.895 ; UART_Controller:UART_Controller1|tx_baud_counter[4]              ; UART_Controller:UART_Controller1|tx_baud_counter[4]             ; CLK          ; CLK         ; 1.000        ; -0.081     ; 2.815      ;
; -1.895 ; UART_Controller:UART_Controller1|tx_baud_counter[4]              ; UART_Controller:UART_Controller1|tx_baud_counter[5]             ; CLK          ; CLK         ; 1.000        ; -0.081     ; 2.815      ;
; -1.885 ; UART_Controller:UART_Controller1|tx_baud_counter[7]              ; UART_Controller:UART_Controller1|tx_baud_counter[8]             ; CLK          ; CLK         ; 1.000        ; -0.081     ; 2.805      ;
; -1.885 ; UART_Controller:UART_Controller1|tx_baud_counter[7]              ; UART_Controller:UART_Controller1|tx_baud_counter[9]             ; CLK          ; CLK         ; 1.000        ; -0.081     ; 2.805      ;
; -1.885 ; UART_Controller:UART_Controller1|tx_baud_counter[7]              ; UART_Controller:UART_Controller1|tx_baud_counter[7]             ; CLK          ; CLK         ; 1.000        ; -0.081     ; 2.805      ;
; -1.885 ; UART_Controller:UART_Controller1|tx_baud_counter[7]              ; UART_Controller:UART_Controller1|tx_baud_counter[6]             ; CLK          ; CLK         ; 1.000        ; -0.081     ; 2.805      ;
; -1.885 ; UART_Controller:UART_Controller1|tx_baud_counter[7]              ; UART_Controller:UART_Controller1|tx_baud_counter[0]             ; CLK          ; CLK         ; 1.000        ; -0.081     ; 2.805      ;
; -1.885 ; UART_Controller:UART_Controller1|tx_baud_counter[7]              ; UART_Controller:UART_Controller1|tx_baud_counter[2]             ; CLK          ; CLK         ; 1.000        ; -0.081     ; 2.805      ;
; -1.885 ; UART_Controller:UART_Controller1|tx_baud_counter[7]              ; UART_Controller:UART_Controller1|tx_baud_counter[4]             ; CLK          ; CLK         ; 1.000        ; -0.081     ; 2.805      ;
; -1.885 ; UART_Controller:UART_Controller1|tx_baud_counter[7]              ; UART_Controller:UART_Controller1|tx_baud_counter[5]             ; CLK          ; CLK         ; 1.000        ; -0.081     ; 2.805      ;
; -1.870 ; uart_write                                                       ; UART_Controller:UART_Controller1|uart_tx_data_vec[0]            ; CLK          ; CLK         ; 1.000        ; -0.103     ; 2.768      ;
; -1.870 ; uart_write                                                       ; UART_Controller:UART_Controller1|uart_tx_count[2]               ; CLK          ; CLK         ; 1.000        ; -0.103     ; 2.768      ;
; -1.869 ; UART_Controller:UART_Controller1|tx_baud_counter[5]              ; UART_Controller:UART_Controller1|tx_baud_counter[8]             ; CLK          ; CLK         ; 1.000        ; -0.081     ; 2.789      ;
; -1.869 ; UART_Controller:UART_Controller1|tx_baud_counter[5]              ; UART_Controller:UART_Controller1|tx_baud_counter[9]             ; CLK          ; CLK         ; 1.000        ; -0.081     ; 2.789      ;
; -1.869 ; UART_Controller:UART_Controller1|tx_baud_counter[5]              ; UART_Controller:UART_Controller1|tx_baud_counter[7]             ; CLK          ; CLK         ; 1.000        ; -0.081     ; 2.789      ;
; -1.869 ; UART_Controller:UART_Controller1|tx_baud_counter[5]              ; UART_Controller:UART_Controller1|tx_baud_counter[6]             ; CLK          ; CLK         ; 1.000        ; -0.081     ; 2.789      ;
; -1.869 ; UART_Controller:UART_Controller1|tx_baud_counter[5]              ; UART_Controller:UART_Controller1|tx_baud_counter[0]             ; CLK          ; CLK         ; 1.000        ; -0.081     ; 2.789      ;
; -1.869 ; UART_Controller:UART_Controller1|tx_baud_counter[5]              ; UART_Controller:UART_Controller1|tx_baud_counter[2]             ; CLK          ; CLK         ; 1.000        ; -0.081     ; 2.789      ;
; -1.869 ; UART_Controller:UART_Controller1|tx_baud_counter[5]              ; UART_Controller:UART_Controller1|tx_baud_counter[4]             ; CLK          ; CLK         ; 1.000        ; -0.081     ; 2.789      ;
; -1.869 ; UART_Controller:UART_Controller1|tx_baud_counter[5]              ; UART_Controller:UART_Controller1|tx_baud_counter[5]             ; CLK          ; CLK         ; 1.000        ; -0.081     ; 2.789      ;
; -1.862 ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_data      ; UART_Controller:UART_Controller1|uart_tx_data_vec[0]            ; CLK          ; CLK         ; 1.000        ; -0.103     ; 2.760      ;
; -1.862 ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_data      ; UART_Controller:UART_Controller1|uart_tx_count[2]               ; CLK          ; CLK         ; 1.000        ; -0.103     ; 2.760      ;
; -1.861 ; UART_Controller:UART_Controller1|tx_baud_counter[1]              ; UART_Controller:UART_Controller1|tx_baud_counter[7]             ; CLK          ; CLK         ; 1.000        ; -0.575     ; 2.287      ;
; -1.861 ; UART_Controller:UART_Controller1|tx_baud_counter[1]              ; UART_Controller:UART_Controller1|tx_baud_counter[6]             ; CLK          ; CLK         ; 1.000        ; -0.575     ; 2.287      ;
; -1.861 ; UART_Controller:UART_Controller1|tx_baud_counter[1]              ; UART_Controller:UART_Controller1|tx_baud_counter[0]             ; CLK          ; CLK         ; 1.000        ; -0.575     ; 2.287      ;
; -1.861 ; UART_Controller:UART_Controller1|tx_baud_counter[1]              ; UART_Controller:UART_Controller1|tx_baud_counter[2]             ; CLK          ; CLK         ; 1.000        ; -0.575     ; 2.287      ;
; -1.861 ; UART_Controller:UART_Controller1|tx_baud_counter[1]              ; UART_Controller:UART_Controller1|tx_baud_counter[4]             ; CLK          ; CLK         ; 1.000        ; -0.575     ; 2.287      ;
; -1.861 ; UART_Controller:UART_Controller1|tx_baud_counter[1]              ; UART_Controller:UART_Controller1|tx_baud_counter[5]             ; CLK          ; CLK         ; 1.000        ; -0.575     ; 2.287      ;
; -1.856 ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_start_bit ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_data     ; CLK          ; CLK         ; 1.000        ; -0.058     ; 2.799      ;
; -1.851 ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_data      ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_stop_bit ; CLK          ; CLK         ; 1.000        ; -0.104     ; 2.748      ;
; -1.843 ; UART_Controller:UART_Controller1|uart_rx_bit_tick                ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_start_bit ; CLK          ; CLK         ; 1.000        ; -0.081     ; 2.763      ;
; -1.827 ; reset                                                            ; UART_Controller:UART_Controller1|uart_tx_data_vec[0]            ; CLK          ; CLK         ; 1.000        ; -0.103     ; 2.725      ;
; -1.827 ; reset                                                            ; UART_Controller:UART_Controller1|uart_tx_count[2]               ; CLK          ; CLK         ; 1.000        ; -0.103     ; 2.725      ;
; -1.815 ; reset                                                            ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_data     ; CLK          ; CLK         ; 1.000        ; -0.082     ; 2.734      ;
; -1.811 ; UART_Controller:UART_Controller1|uart_tx_count[0]                ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_stop_bit ; CLK          ; CLK         ; 1.000        ; -0.080     ; 2.732      ;
; -1.803 ; reset                                                            ; UART_Controller:UART_Controller1|uart_rx_data_vec[0]            ; CLK          ; CLK         ; 1.000        ; -0.074     ; 2.730      ;
; -1.803 ; reset                                                            ; UART_Controller:UART_Controller1|uart_rx_data_vec[1]            ; CLK          ; CLK         ; 1.000        ; -0.074     ; 2.730      ;
; -1.803 ; reset                                                            ; UART_Controller:UART_Controller1|uart_rx_data_vec[2]            ; CLK          ; CLK         ; 1.000        ; -0.074     ; 2.730      ;
; -1.803 ; reset                                                            ; UART_Controller:UART_Controller1|uart_rx_data_vec[3]            ; CLK          ; CLK         ; 1.000        ; -0.074     ; 2.730      ;
; -1.803 ; reset                                                            ; UART_Controller:UART_Controller1|uart_rx_data_vec[4]            ; CLK          ; CLK         ; 1.000        ; -0.074     ; 2.730      ;
; -1.803 ; reset                                                            ; UART_Controller:UART_Controller1|uart_rx_data_vec[5]            ; CLK          ; CLK         ; 1.000        ; -0.074     ; 2.730      ;
; -1.801 ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_data       ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_start_bit ; CLK          ; CLK         ; 1.000        ; -0.081     ; 2.721      ;
; -1.792 ; uart_write                                                       ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_data     ; CLK          ; CLK         ; 1.000        ; -0.082     ; 2.711      ;
; -1.786 ; UART_Controller:UART_Controller1|uart_rx_bit_tick                ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_stop_bit  ; CLK          ; CLK         ; 1.000        ; -0.081     ; 2.706      ;
; -1.786 ; UART_Controller:UART_Controller1|uart_rx_bit_tick                ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_data      ; CLK          ; CLK         ; 1.000        ; -0.081     ; 2.706      ;
; -1.783 ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_start_bit ; UART_Controller:UART_Controller1|uart_tx_data_vec[1]            ; CLK          ; CLK         ; 1.000        ; -0.080     ; 2.704      ;
; -1.783 ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_start_bit ; UART_Controller:UART_Controller1|uart_tx_data_vec[2]            ; CLK          ; CLK         ; 1.000        ; -0.080     ; 2.704      ;
; -1.783 ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_start_bit ; UART_Controller:UART_Controller1|uart_tx_data_vec[3]            ; CLK          ; CLK         ; 1.000        ; -0.080     ; 2.704      ;
; -1.783 ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_start_bit ; UART_Controller:UART_Controller1|uart_tx_data_vec[4]            ; CLK          ; CLK         ; 1.000        ; -0.080     ; 2.704      ;
; -1.783 ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_start_bit ; UART_Controller:UART_Controller1|uart_tx_data_vec[5]            ; CLK          ; CLK         ; 1.000        ; -0.080     ; 2.704      ;
; -1.783 ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_start_bit ; UART_Controller:UART_Controller1|uart_tx_data_vec[6]            ; CLK          ; CLK         ; 1.000        ; -0.080     ; 2.704      ;
; -1.783 ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_start_bit ; UART_Controller:UART_Controller1|uart_tx_count[1]               ; CLK          ; CLK         ; 1.000        ; -0.080     ; 2.704      ;
; -1.783 ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_start_bit ; UART_Controller:UART_Controller1|uart_tx_count[0]               ; CLK          ; CLK         ; 1.000        ; -0.080     ; 2.704      ;
; -1.780 ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_data       ; UART_Controller:UART_Controller1|uart_rx_data_vec[0]            ; CLK          ; CLK         ; 1.000        ; -0.075     ; 2.706      ;
; -1.780 ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_data       ; UART_Controller:UART_Controller1|uart_rx_data_vec[1]            ; CLK          ; CLK         ; 1.000        ; -0.075     ; 2.706      ;
; -1.780 ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_data       ; UART_Controller:UART_Controller1|uart_rx_data_vec[2]            ; CLK          ; CLK         ; 1.000        ; -0.075     ; 2.706      ;
; -1.780 ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_data       ; UART_Controller:UART_Controller1|uart_rx_data_vec[3]            ; CLK          ; CLK         ; 1.000        ; -0.075     ; 2.706      ;
; -1.780 ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_data       ; UART_Controller:UART_Controller1|uart_rx_data_vec[4]            ; CLK          ; CLK         ; 1.000        ; -0.075     ; 2.706      ;
; -1.780 ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_data       ; UART_Controller:UART_Controller1|uart_rx_data_vec[5]            ; CLK          ; CLK         ; 1.000        ; -0.075     ; 2.706      ;
; -1.775 ; UART_Controller:UART_Controller1|uart_rx_bit                     ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_start_bit ; CLK          ; CLK         ; 1.000        ; -0.061     ; 2.715      ;
; -1.751 ; UART_Controller:UART_Controller1|tx_baud_tick                    ; UART_Controller:UART_Controller1|uart_tx_data_vec[0]            ; CLK          ; CLK         ; 1.000        ; -0.079     ; 2.673      ;
; -1.751 ; UART_Controller:UART_Controller1|tx_baud_tick                    ; UART_Controller:UART_Controller1|uart_tx_count[2]               ; CLK          ; CLK         ; 1.000        ; -0.079     ; 2.673      ;
; -1.749 ; UART_Controller:UART_Controller1|tx_baud_counter[9]              ; UART_Controller:UART_Controller1|tx_baud_counter[8]             ; CLK          ; CLK         ; 1.000        ; -0.081     ; 2.669      ;
; -1.749 ; UART_Controller:UART_Controller1|tx_baud_counter[9]              ; UART_Controller:UART_Controller1|tx_baud_counter[9]             ; CLK          ; CLK         ; 1.000        ; -0.081     ; 2.669      ;
; -1.749 ; UART_Controller:UART_Controller1|tx_baud_counter[9]              ; UART_Controller:UART_Controller1|tx_baud_counter[7]             ; CLK          ; CLK         ; 1.000        ; -0.081     ; 2.669      ;
; -1.749 ; UART_Controller:UART_Controller1|tx_baud_counter[9]              ; UART_Controller:UART_Controller1|tx_baud_counter[6]             ; CLK          ; CLK         ; 1.000        ; -0.081     ; 2.669      ;
; -1.749 ; UART_Controller:UART_Controller1|tx_baud_counter[9]              ; UART_Controller:UART_Controller1|tx_baud_counter[0]             ; CLK          ; CLK         ; 1.000        ; -0.081     ; 2.669      ;
; -1.749 ; UART_Controller:UART_Controller1|tx_baud_counter[9]              ; UART_Controller:UART_Controller1|tx_baud_counter[2]             ; CLK          ; CLK         ; 1.000        ; -0.081     ; 2.669      ;
; -1.749 ; UART_Controller:UART_Controller1|tx_baud_counter[9]              ; UART_Controller:UART_Controller1|tx_baud_counter[4]             ; CLK          ; CLK         ; 1.000        ; -0.081     ; 2.669      ;
; -1.749 ; UART_Controller:UART_Controller1|tx_baud_counter[9]              ; UART_Controller:UART_Controller1|tx_baud_counter[5]             ; CLK          ; CLK         ; 1.000        ; -0.081     ; 2.669      ;
; -1.746 ; UART_Controller:UART_Controller1|tx_baud_tick                    ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_data     ; CLK          ; CLK         ; 1.000        ; -0.058     ; 2.689      ;
; -1.744 ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_data       ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_stop_bit  ; CLK          ; CLK         ; 1.000        ; -0.081     ; 2.664      ;
; -1.744 ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_data       ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_data      ; CLK          ; CLK         ; 1.000        ; -0.081     ; 2.664      ;
; -1.736 ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_data      ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_data     ; CLK          ; CLK         ; 1.000        ; -0.082     ; 2.655      ;
; -1.733 ; UART_Controller:UART_Controller1|uart_rx_bit                     ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_data      ; CLK          ; CLK         ; 1.000        ; -0.061     ; 2.673      ;
; -1.731 ; UART_Controller:UART_Controller1|uart_rx_data_out_stb            ; leds[0]                                                         ; CLK          ; CLK         ; 1.000        ; -0.075     ; 2.657      ;
; -1.731 ; UART_Controller:UART_Controller1|uart_rx_data_out_stb            ; uart_save_data[0]                                               ; CLK          ; CLK         ; 1.000        ; -0.075     ; 2.657      ;
; -1.731 ; UART_Controller:UART_Controller1|uart_rx_data_out_stb            ; leds[2]                                                         ; CLK          ; CLK         ; 1.000        ; -0.075     ; 2.657      ;
; -1.731 ; UART_Controller:UART_Controller1|uart_rx_data_out_stb            ; uart_save_data[2]                                               ; CLK          ; CLK         ; 1.000        ; -0.075     ; 2.657      ;
; -1.731 ; UART_Controller:UART_Controller1|uart_rx_data_out_stb            ; leds[3]                                                         ; CLK          ; CLK         ; 1.000        ; -0.075     ; 2.657      ;
; -1.731 ; UART_Controller:UART_Controller1|uart_rx_data_out_stb            ; uart_save_data[5]                                               ; CLK          ; CLK         ; 1.000        ; -0.075     ; 2.657      ;
+--------+------------------------------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK'                                                                                                                                                                                 ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.452 ; UART_Controller:UART_Controller1|uart_tx_data_vec[7]             ; UART_Controller:UART_Controller1|uart_tx_data_vec[7]             ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_data      ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_data      ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart_write                                                       ; uart_write                                                       ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; state.s_idle                                                     ; state.s_idle                                                     ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; reset                                                            ; reset                                                            ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; UART_Controller:UART_Controller1|uart_tx_count[2]                ; UART_Controller:UART_Controller1|uart_tx_count[2]                ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; state.s_tx                                                       ; state.s_tx                                                       ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_stop_bit   ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_stop_bit   ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_start_bit  ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_start_bit  ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_Controller:UART_Controller1|uart_rx_count[2]                ; UART_Controller:UART_Controller1|uart_rx_count[2]                ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_data       ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_data       ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_Controller:UART_Controller1|uart_rx_count[1]                ; UART_Controller:UART_Controller1|uart_rx_count[1]                ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_Controller:UART_Controller1|uart_rx_filter[1]               ; UART_Controller:UART_Controller1|uart_rx_filter[1]               ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_Controller:UART_Controller1|uart_rx_filter[0]               ; UART_Controller:UART_Controller1|uart_rx_filter[0]               ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_Controller:UART_Controller1|uart_rx_bit                     ; UART_Controller:UART_Controller1|uart_rx_bit                     ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[3]          ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[3]          ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[1]          ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[1]          ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[2]          ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[2]          ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_start_bit ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_start_bit ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UART_Controller:UART_Controller1|uart_tx_count[1]                ; UART_Controller:UART_Controller1|uart_tx_count[1]                ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.746      ;
; 0.465 ; UART_Controller:UART_Controller1|uart_rx_count[0]                ; UART_Controller:UART_Controller1|uart_rx_count[0]                ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[0]          ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[0]          ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.758      ;
; 0.466 ; UART_Controller:UART_Controller1|uart_tx_count[0]                ; UART_Controller:UART_Controller1|uart_tx_count[0]                ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.758      ;
; 0.493 ; UART_Controller:UART_Controller1|uart_rx_count[1]                ; UART_Controller:UART_Controller1|uart_rx_count[2]                ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.786      ;
; 0.500 ; uart_writedata[0]                                                ; UART_Controller:UART_Controller1|uart_tx_data_vec[0]             ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.793      ;
; 0.503 ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[0]          ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[1]          ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.796      ;
; 0.508 ; UART_Controller:UART_Controller1|uart_rx_data_vec[5]             ; uart_save_data[5]                                                ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; UART_Controller:UART_Controller1|uart_rx_data_vec[5]             ; UART_Controller:UART_Controller1|uart_rx_data_vec[4]             ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.802      ;
; 0.509 ; UART_Controller:UART_Controller1|uart_rx_data_sr[1]              ; UART_Controller:UART_Controller1|uart_rx_filter[1]               ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.802      ;
; 0.510 ; UART_Controller:UART_Controller1|uart_rx_data_vec[0]             ; leds[0]                                                          ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.804      ;
; 0.510 ; UART_Controller:UART_Controller1|uart_rx_data_vec[0]             ; uart_save_data[0]                                                ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.804      ;
; 0.517 ; UART_Controller:UART_Controller1|rx_baud_counter[5]              ; UART_Controller:UART_Controller1|rx_baud_counter[5]              ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.810      ;
; 0.526 ; UART_Controller:UART_Controller1|uart_rx_data_vec[1]             ; UART_Controller:UART_Controller1|uart_rx_data_vec[0]             ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.820      ;
; 0.527 ; UART_Controller:UART_Controller1|uart_rx_data_vec[4]             ; UART_Controller:UART_Controller1|uart_rx_data_vec[3]             ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.821      ;
; 0.533 ; UART_Controller:UART_Controller1|uart_rx_data_vec[3]             ; UART_Controller:UART_Controller1|uart_rx_data_vec[2]             ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.827      ;
; 0.534 ; UART_Controller:UART_Controller1|uart_rx_data_vec[3]             ; leds[3]                                                          ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.828      ;
; 0.614 ; UART_Controller:UART_Controller1|tx_baud_counter[2]              ; UART_Controller:UART_Controller1|tx_baud_counter[3]              ; CLK          ; CLK         ; 0.000        ; 0.575      ; 1.401      ;
; 0.615 ; UART_Controller:UART_Controller1|tx_baud_counter[0]              ; UART_Controller:UART_Controller1|tx_baud_counter[1]              ; CLK          ; CLK         ; 0.000        ; 0.575      ; 1.402      ;
; 0.652 ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_stop_bit   ; UART_Controller:UART_Controller1|uart_rx_data_out_stb            ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.945      ;
; 0.656 ; UART_Controller:UART_Controller1|uart_rx_data_vec[2]             ; leds[2]                                                          ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.950      ;
; 0.656 ; UART_Controller:UART_Controller1|uart_rx_data_vec[2]             ; uart_save_data[2]                                                ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.950      ;
; 0.669 ; UART_Controller:UART_Controller1|uart_rx_data_vec[7]             ; UART_Controller:UART_Controller1|uart_rx_data_vec[6]             ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.962      ;
; 0.698 ; uart_writedata[5]                                                ; UART_Controller:UART_Controller1|uart_tx_data_vec[5]             ; CLK          ; CLK         ; 0.000        ; 0.079      ; 0.989      ;
; 0.704 ; UART_Controller:UART_Controller1|tx_baud_tick                    ; UART_Controller:UART_Controller1|uart_rx_data_in_ack             ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.996      ;
; 0.705 ; UART_Controller:UART_Controller1|uart_rx_data_vec[7]             ; uart_save_data[7]                                                ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.997      ;
; 0.713 ; state.s_init_done                                                ; uart_write                                                       ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.007      ;
; 0.725 ; uart_writedata[4]                                                ; UART_Controller:UART_Controller1|uart_tx_data_vec[4]             ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.016      ;
; 0.726 ; UART_Controller:UART_Controller1|tx_baud_counter[1]              ; UART_Controller:UART_Controller1|tx_baud_counter[1]              ; CLK          ; CLK         ; 0.000        ; 0.100      ; 1.038      ;
; 0.728 ; UART_Controller:UART_Controller1|tx_baud_counter[3]              ; UART_Controller:UART_Controller1|tx_baud_counter[3]              ; CLK          ; CLK         ; 0.000        ; 0.100      ; 1.040      ;
; 0.742 ; UART_Controller:UART_Controller1|uart_tx_data_vec[3]             ; UART_Controller:UART_Controller1|uart_tx_data_vec[2]             ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.034      ;
; 0.743 ; UART_Controller:UART_Controller1|uart_tx_data_vec[6]             ; UART_Controller:UART_Controller1|uart_tx_data_vec[5]             ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.035      ;
; 0.744 ; UART_Controller:UART_Controller1|uart_tx_data_vec[4]             ; UART_Controller:UART_Controller1|uart_tx_data_vec[3]             ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.036      ;
; 0.744 ; UART_Controller:UART_Controller1|rx_baud_counter[3]              ; UART_Controller:UART_Controller1|rx_baud_counter[3]              ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.037      ;
; 0.745 ; UART_Controller:UART_Controller1|rx_baud_counter[1]              ; UART_Controller:UART_Controller1|rx_baud_counter[1]              ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.038      ;
; 0.746 ; UART_Controller:UART_Controller1|tx_baud_counter[7]              ; UART_Controller:UART_Controller1|tx_baud_counter[7]              ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.039      ;
; 0.747 ; UART_Controller:UART_Controller1|tx_baud_counter[9]              ; UART_Controller:UART_Controller1|tx_baud_counter[9]              ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; UART_Controller:UART_Controller1|tx_baud_counter[2]              ; UART_Controller:UART_Controller1|tx_baud_counter[2]              ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; UART_Controller:UART_Controller1|tx_baud_counter[5]              ; UART_Controller:UART_Controller1|tx_baud_counter[5]              ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; UART_Controller:UART_Controller1|rx_baud_counter[2]              ; UART_Controller:UART_Controller1|rx_baud_counter[2]              ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.040      ;
; 0.749 ; UART_Controller:UART_Controller1|tx_baud_counter[8]              ; UART_Controller:UART_Controller1|tx_baud_counter[8]              ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.042      ;
; 0.750 ; UART_Controller:UART_Controller1|tx_baud_counter[6]              ; UART_Controller:UART_Controller1|tx_baud_counter[6]              ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.043      ;
; 0.751 ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[2]          ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[3]          ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.044      ;
; 0.752 ; UART_Controller:UART_Controller1|uart_tx_count[0]                ; UART_Controller:UART_Controller1|uart_tx_count[1]                ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.044      ;
; 0.755 ; UART_Controller:UART_Controller1|uart_rx_data_vec[2]             ; UART_Controller:UART_Controller1|uart_rx_data_vec[1]             ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.049      ;
; 0.755 ; UART_Controller:UART_Controller1|uart_rx_count[0]                ; UART_Controller:UART_Controller1|uart_rx_count[1]                ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.048      ;
; 0.755 ; UART_Controller:UART_Controller1|tx_baud_counter[0]              ; UART_Controller:UART_Controller1|tx_baud_counter[3]              ; CLK          ; CLK         ; 0.000        ; 0.575      ; 1.542      ;
; 0.758 ; UART_Controller:UART_Controller1|uart_rx_count[0]                ; UART_Controller:UART_Controller1|uart_rx_count[2]                ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.051      ;
; 0.766 ; UART_Controller:UART_Controller1|tx_baud_counter[4]              ; UART_Controller:UART_Controller1|tx_baud_counter[4]              ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.059      ;
; 0.770 ; UART_Controller:UART_Controller1|rx_baud_counter[0]              ; UART_Controller:UART_Controller1|rx_baud_counter[0]              ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.063      ;
; 0.771 ; UART_Controller:UART_Controller1|tx_baud_counter[0]              ; UART_Controller:UART_Controller1|tx_baud_counter[0]              ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.064      ;
; 0.774 ; UART_Controller:UART_Controller1|rx_baud_counter[4]              ; UART_Controller:UART_Controller1|rx_baud_counter[4]              ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.067      ;
; 0.776 ; UART_Controller:UART_Controller1|uart_rx_filter[0]               ; UART_Controller:UART_Controller1|uart_rx_filter[1]               ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.069      ;
; 0.785 ; state.s_init                                                     ; state.s_idle                                                     ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.079      ;
; 0.790 ; state.s_init                                                     ; state.s_init_done                                                ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.084      ;
; 0.790 ; UART_Controller:UART_Controller1|uart_rx_data_sr[0]              ; UART_Controller:UART_Controller1|uart_rx_data_sr[1]              ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.083      ;
; 0.791 ; state.s_idle                                                     ; state.s_init_done                                                ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.085      ;
; 0.792 ; state.s_init                                                     ; reset                                                            ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.086      ;
; 0.807 ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_start_bit ; UART_Controller:UART_Controller1|uart_rx_data_in_ack             ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.099      ;
; 0.808 ; UART_Controller:UART_Controller1|uart_rx_bit_tick                ; UART_Controller:UART_Controller1|uart_rx_data_out_stb            ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.101      ;
; 0.810 ; UART_Controller:UART_Controller1|uart_rx_filter[1]               ; UART_Controller:UART_Controller1|uart_rx_bit                     ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.103      ;
; 0.812 ; state.s_idle                                                     ; reset                                                            ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.106      ;
; 0.816 ; reset                                                            ; UART_Controller:UART_Controller1|uart_rx_count[0]                ; CLK          ; CLK         ; 0.000        ; 0.083      ; 1.111      ;
; 0.816 ; reset                                                            ; UART_Controller:UART_Controller1|uart_rx_data_vec[6]             ; CLK          ; CLK         ; 0.000        ; 0.083      ; 1.111      ;
; 0.817 ; uart_write                                                       ; UART_Controller:UART_Controller1|uart_rx_data_in_ack             ; CLK          ; CLK         ; 0.000        ; 0.058      ; 1.087      ;
; 0.822 ; UART_Controller:UART_Controller1|uart_rx_filter[0]               ; UART_Controller:UART_Controller1|uart_rx_bit                     ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.115      ;
; 0.829 ; UART_Controller:UART_Controller1|uart_tx_data_vec[7]             ; UART_Controller:UART_Controller1|uart_tx_data_vec[6]             ; CLK          ; CLK         ; 0.000        ; 0.058      ; 1.099      ;
; 0.840 ; state.s_init                                                     ; uart_write                                                       ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.134      ;
; 0.884 ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_data      ; UART_Controller:UART_Controller1|uart_tx_data_vec[1]             ; CLK          ; CLK         ; 0.000        ; 0.058      ; 1.154      ;
; 0.884 ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_data      ; UART_Controller:UART_Controller1|uart_tx_data_vec[3]             ; CLK          ; CLK         ; 0.000        ; 0.058      ; 1.154      ;
; 0.885 ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_data      ; UART_Controller:UART_Controller1|uart_tx_data_vec[2]             ; CLK          ; CLK         ; 0.000        ; 0.058      ; 1.155      ;
; 0.893 ; uart_writedata[6]                                                ; UART_Controller:UART_Controller1|uart_tx_data_vec[6]             ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.184      ;
; 0.923 ; UART_Controller:UART_Controller1|uart_tx_data_vec[2]             ; UART_Controller:UART_Controller1|uart_tx_data_vec[1]             ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.215      ;
; 0.987 ; UART_Controller:UART_Controller1|uart_tx_data_vec[1]             ; UART_Controller:UART_Controller1|uart_tx_data_vec[0]             ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.281      ;
; 0.991 ; uart_writedata[1]                                                ; UART_Controller:UART_Controller1|uart_tx_data_vec[1]             ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.282      ;
; 0.994 ; uart_writedata[7]                                                ; UART_Controller:UART_Controller1|uart_tx_data_vec[7]             ; CLK          ; CLK         ; 0.000        ; 0.103      ; 1.309      ;
; 1.014 ; UART_Controller:UART_Controller1|uart_rx_data_vec[6]             ; uart_save_data[6]                                                ; CLK          ; CLK         ; 0.000        ; 0.088      ; 1.314      ;
; 1.014 ; UART_Controller:UART_Controller1|uart_rx_data_vec[6]             ; UART_Controller:UART_Controller1|uart_rx_data_vec[5]             ; CLK          ; CLK         ; 0.000        ; 0.088      ; 1.314      ;
; 1.016 ; UART_Controller:UART_Controller1|uart_rx_data_vec[3]             ; uart_save_data[3]                                                ; CLK          ; CLK         ; 0.000        ; 0.074      ; 1.302      ;
; 1.038 ; state.s_init_done                                                ; state.s_init_done                                                ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.332      ;
; 1.058 ; uart_save_data[3]                                                ; uart_writedata[3]                                                ; CLK          ; CLK         ; 0.000        ; 0.060      ; 1.330      ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                         ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 356.63 MHz ; 250.0 MHz       ; CLK        ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; CLK   ; -1.804 ; -114.377          ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; CLK   ; 0.401 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; CLK   ; -3.000 ; -129.395                        ;
+-------+--------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK'                                                                                                                                                                                 ;
+--------+------------------------------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                        ; To Node                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.804 ; UART_Controller:UART_Controller1|tx_baud_counter[3]              ; UART_Controller:UART_Controller1|tx_baud_counter[8]             ; CLK          ; CLK         ; 1.000        ; -0.533     ; 2.273      ;
; -1.804 ; UART_Controller:UART_Controller1|tx_baud_counter[3]              ; UART_Controller:UART_Controller1|tx_baud_counter[9]             ; CLK          ; CLK         ; 1.000        ; -0.533     ; 2.273      ;
; -1.804 ; UART_Controller:UART_Controller1|tx_baud_counter[3]              ; UART_Controller:UART_Controller1|tx_baud_counter[7]             ; CLK          ; CLK         ; 1.000        ; -0.533     ; 2.273      ;
; -1.804 ; UART_Controller:UART_Controller1|tx_baud_counter[3]              ; UART_Controller:UART_Controller1|tx_baud_counter[6]             ; CLK          ; CLK         ; 1.000        ; -0.533     ; 2.273      ;
; -1.804 ; UART_Controller:UART_Controller1|tx_baud_counter[3]              ; UART_Controller:UART_Controller1|tx_baud_counter[0]             ; CLK          ; CLK         ; 1.000        ; -0.533     ; 2.273      ;
; -1.804 ; UART_Controller:UART_Controller1|tx_baud_counter[3]              ; UART_Controller:UART_Controller1|tx_baud_counter[2]             ; CLK          ; CLK         ; 1.000        ; -0.533     ; 2.273      ;
; -1.804 ; UART_Controller:UART_Controller1|tx_baud_counter[3]              ; UART_Controller:UART_Controller1|tx_baud_counter[4]             ; CLK          ; CLK         ; 1.000        ; -0.533     ; 2.273      ;
; -1.804 ; UART_Controller:UART_Controller1|tx_baud_counter[3]              ; UART_Controller:UART_Controller1|tx_baud_counter[5]             ; CLK          ; CLK         ; 1.000        ; -0.533     ; 2.273      ;
; -1.737 ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_start_bit ; UART_Controller:UART_Controller1|uart_tx_data_vec[0]            ; CLK          ; CLK         ; 1.000        ; -0.069     ; 2.670      ;
; -1.737 ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_start_bit ; UART_Controller:UART_Controller1|uart_tx_count[2]               ; CLK          ; CLK         ; 1.000        ; -0.069     ; 2.670      ;
; -1.700 ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_data      ; UART_Controller:UART_Controller1|uart_tx_data_vec[0]            ; CLK          ; CLK         ; 1.000        ; -0.092     ; 2.610      ;
; -1.700 ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_data      ; UART_Controller:UART_Controller1|uart_tx_count[2]               ; CLK          ; CLK         ; 1.000        ; -0.092     ; 2.610      ;
; -1.697 ; uart_write                                                       ; UART_Controller:UART_Controller1|uart_tx_data_vec[0]            ; CLK          ; CLK         ; 1.000        ; -0.092     ; 2.607      ;
; -1.697 ; uart_write                                                       ; UART_Controller:UART_Controller1|uart_tx_count[2]               ; CLK          ; CLK         ; 1.000        ; -0.092     ; 2.607      ;
; -1.686 ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_data      ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_stop_bit ; CLK          ; CLK         ; 1.000        ; -0.095     ; 2.593      ;
; -1.681 ; UART_Controller:UART_Controller1|tx_baud_counter[4]              ; UART_Controller:UART_Controller1|tx_baud_counter[8]             ; CLK          ; CLK         ; 1.000        ; -0.072     ; 2.611      ;
; -1.681 ; UART_Controller:UART_Controller1|tx_baud_counter[4]              ; UART_Controller:UART_Controller1|tx_baud_counter[9]             ; CLK          ; CLK         ; 1.000        ; -0.072     ; 2.611      ;
; -1.681 ; UART_Controller:UART_Controller1|tx_baud_counter[4]              ; UART_Controller:UART_Controller1|tx_baud_counter[7]             ; CLK          ; CLK         ; 1.000        ; -0.072     ; 2.611      ;
; -1.681 ; UART_Controller:UART_Controller1|tx_baud_counter[4]              ; UART_Controller:UART_Controller1|tx_baud_counter[6]             ; CLK          ; CLK         ; 1.000        ; -0.072     ; 2.611      ;
; -1.681 ; UART_Controller:UART_Controller1|tx_baud_counter[4]              ; UART_Controller:UART_Controller1|tx_baud_counter[0]             ; CLK          ; CLK         ; 1.000        ; -0.072     ; 2.611      ;
; -1.681 ; UART_Controller:UART_Controller1|tx_baud_counter[4]              ; UART_Controller:UART_Controller1|tx_baud_counter[2]             ; CLK          ; CLK         ; 1.000        ; -0.072     ; 2.611      ;
; -1.681 ; UART_Controller:UART_Controller1|tx_baud_counter[4]              ; UART_Controller:UART_Controller1|tx_baud_counter[4]             ; CLK          ; CLK         ; 1.000        ; -0.072     ; 2.611      ;
; -1.681 ; UART_Controller:UART_Controller1|tx_baud_counter[4]              ; UART_Controller:UART_Controller1|tx_baud_counter[5]             ; CLK          ; CLK         ; 1.000        ; -0.072     ; 2.611      ;
; -1.663 ; UART_Controller:UART_Controller1|tx_baud_counter[1]              ; UART_Controller:UART_Controller1|tx_baud_counter[8]             ; CLK          ; CLK         ; 1.000        ; -0.533     ; 2.132      ;
; -1.660 ; reset                                                            ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_stop_bit ; CLK          ; CLK         ; 1.000        ; -0.095     ; 2.567      ;
; -1.658 ; reset                                                            ; UART_Controller:UART_Controller1|uart_rx_data_vec[0]            ; CLK          ; CLK         ; 1.000        ; -0.066     ; 2.594      ;
; -1.658 ; reset                                                            ; UART_Controller:UART_Controller1|uart_rx_data_vec[1]            ; CLK          ; CLK         ; 1.000        ; -0.066     ; 2.594      ;
; -1.658 ; reset                                                            ; UART_Controller:UART_Controller1|uart_rx_data_vec[2]            ; CLK          ; CLK         ; 1.000        ; -0.066     ; 2.594      ;
; -1.658 ; reset                                                            ; UART_Controller:UART_Controller1|uart_rx_data_vec[3]            ; CLK          ; CLK         ; 1.000        ; -0.066     ; 2.594      ;
; -1.658 ; reset                                                            ; UART_Controller:UART_Controller1|uart_rx_data_vec[4]            ; CLK          ; CLK         ; 1.000        ; -0.066     ; 2.594      ;
; -1.658 ; reset                                                            ; UART_Controller:UART_Controller1|uart_rx_data_vec[5]            ; CLK          ; CLK         ; 1.000        ; -0.066     ; 2.594      ;
; -1.650 ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_start_bit ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_data     ; CLK          ; CLK         ; 1.000        ; -0.050     ; 2.602      ;
; -1.648 ; reset                                                            ; UART_Controller:UART_Controller1|uart_tx_data_vec[0]            ; CLK          ; CLK         ; 1.000        ; -0.092     ; 2.558      ;
; -1.648 ; reset                                                            ; UART_Controller:UART_Controller1|uart_tx_count[2]               ; CLK          ; CLK         ; 1.000        ; -0.092     ; 2.558      ;
; -1.645 ; UART_Controller:UART_Controller1|tx_baud_counter[1]              ; UART_Controller:UART_Controller1|tx_baud_counter[9]             ; CLK          ; CLK         ; 1.000        ; -0.533     ; 2.114      ;
; -1.645 ; UART_Controller:UART_Controller1|tx_baud_counter[1]              ; UART_Controller:UART_Controller1|tx_baud_counter[7]             ; CLK          ; CLK         ; 1.000        ; -0.533     ; 2.114      ;
; -1.645 ; UART_Controller:UART_Controller1|tx_baud_counter[1]              ; UART_Controller:UART_Controller1|tx_baud_counter[6]             ; CLK          ; CLK         ; 1.000        ; -0.533     ; 2.114      ;
; -1.645 ; UART_Controller:UART_Controller1|tx_baud_counter[1]              ; UART_Controller:UART_Controller1|tx_baud_counter[0]             ; CLK          ; CLK         ; 1.000        ; -0.533     ; 2.114      ;
; -1.645 ; UART_Controller:UART_Controller1|tx_baud_counter[1]              ; UART_Controller:UART_Controller1|tx_baud_counter[2]             ; CLK          ; CLK         ; 1.000        ; -0.533     ; 2.114      ;
; -1.645 ; UART_Controller:UART_Controller1|tx_baud_counter[1]              ; UART_Controller:UART_Controller1|tx_baud_counter[4]             ; CLK          ; CLK         ; 1.000        ; -0.533     ; 2.114      ;
; -1.645 ; UART_Controller:UART_Controller1|tx_baud_counter[1]              ; UART_Controller:UART_Controller1|tx_baud_counter[5]             ; CLK          ; CLK         ; 1.000        ; -0.533     ; 2.114      ;
; -1.642 ; UART_Controller:UART_Controller1|tx_baud_counter[5]              ; UART_Controller:UART_Controller1|tx_baud_counter[8]             ; CLK          ; CLK         ; 1.000        ; -0.072     ; 2.572      ;
; -1.642 ; UART_Controller:UART_Controller1|tx_baud_counter[5]              ; UART_Controller:UART_Controller1|tx_baud_counter[9]             ; CLK          ; CLK         ; 1.000        ; -0.072     ; 2.572      ;
; -1.642 ; UART_Controller:UART_Controller1|tx_baud_counter[5]              ; UART_Controller:UART_Controller1|tx_baud_counter[7]             ; CLK          ; CLK         ; 1.000        ; -0.072     ; 2.572      ;
; -1.642 ; UART_Controller:UART_Controller1|tx_baud_counter[5]              ; UART_Controller:UART_Controller1|tx_baud_counter[6]             ; CLK          ; CLK         ; 1.000        ; -0.072     ; 2.572      ;
; -1.642 ; UART_Controller:UART_Controller1|tx_baud_counter[5]              ; UART_Controller:UART_Controller1|tx_baud_counter[0]             ; CLK          ; CLK         ; 1.000        ; -0.072     ; 2.572      ;
; -1.642 ; UART_Controller:UART_Controller1|tx_baud_counter[5]              ; UART_Controller:UART_Controller1|tx_baud_counter[2]             ; CLK          ; CLK         ; 1.000        ; -0.072     ; 2.572      ;
; -1.642 ; UART_Controller:UART_Controller1|tx_baud_counter[5]              ; UART_Controller:UART_Controller1|tx_baud_counter[4]             ; CLK          ; CLK         ; 1.000        ; -0.072     ; 2.572      ;
; -1.642 ; UART_Controller:UART_Controller1|tx_baud_counter[5]              ; UART_Controller:UART_Controller1|tx_baud_counter[5]             ; CLK          ; CLK         ; 1.000        ; -0.072     ; 2.572      ;
; -1.640 ; UART_Controller:UART_Controller1|uart_tx_count[0]                ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_stop_bit ; CLK          ; CLK         ; 1.000        ; -0.072     ; 2.570      ;
; -1.630 ; UART_Controller:UART_Controller1|tx_baud_counter[7]              ; UART_Controller:UART_Controller1|tx_baud_counter[8]             ; CLK          ; CLK         ; 1.000        ; -0.072     ; 2.560      ;
; -1.630 ; UART_Controller:UART_Controller1|tx_baud_counter[7]              ; UART_Controller:UART_Controller1|tx_baud_counter[9]             ; CLK          ; CLK         ; 1.000        ; -0.072     ; 2.560      ;
; -1.630 ; UART_Controller:UART_Controller1|tx_baud_counter[7]              ; UART_Controller:UART_Controller1|tx_baud_counter[7]             ; CLK          ; CLK         ; 1.000        ; -0.072     ; 2.560      ;
; -1.630 ; UART_Controller:UART_Controller1|tx_baud_counter[7]              ; UART_Controller:UART_Controller1|tx_baud_counter[6]             ; CLK          ; CLK         ; 1.000        ; -0.072     ; 2.560      ;
; -1.630 ; UART_Controller:UART_Controller1|tx_baud_counter[7]              ; UART_Controller:UART_Controller1|tx_baud_counter[0]             ; CLK          ; CLK         ; 1.000        ; -0.072     ; 2.560      ;
; -1.630 ; UART_Controller:UART_Controller1|tx_baud_counter[7]              ; UART_Controller:UART_Controller1|tx_baud_counter[2]             ; CLK          ; CLK         ; 1.000        ; -0.072     ; 2.560      ;
; -1.630 ; UART_Controller:UART_Controller1|tx_baud_counter[7]              ; UART_Controller:UART_Controller1|tx_baud_counter[4]             ; CLK          ; CLK         ; 1.000        ; -0.072     ; 2.560      ;
; -1.630 ; UART_Controller:UART_Controller1|tx_baud_counter[7]              ; UART_Controller:UART_Controller1|tx_baud_counter[5]             ; CLK          ; CLK         ; 1.000        ; -0.072     ; 2.560      ;
; -1.626 ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_data       ; UART_Controller:UART_Controller1|uart_rx_data_vec[0]            ; CLK          ; CLK         ; 1.000        ; -0.067     ; 2.561      ;
; -1.626 ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_data       ; UART_Controller:UART_Controller1|uart_rx_data_vec[1]            ; CLK          ; CLK         ; 1.000        ; -0.067     ; 2.561      ;
; -1.626 ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_data       ; UART_Controller:UART_Controller1|uart_rx_data_vec[2]            ; CLK          ; CLK         ; 1.000        ; -0.067     ; 2.561      ;
; -1.626 ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_data       ; UART_Controller:UART_Controller1|uart_rx_data_vec[3]            ; CLK          ; CLK         ; 1.000        ; -0.067     ; 2.561      ;
; -1.626 ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_data       ; UART_Controller:UART_Controller1|uart_rx_data_vec[4]            ; CLK          ; CLK         ; 1.000        ; -0.067     ; 2.561      ;
; -1.626 ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_data       ; UART_Controller:UART_Controller1|uart_rx_data_vec[5]            ; CLK          ; CLK         ; 1.000        ; -0.067     ; 2.561      ;
; -1.610 ; uart_write                                                       ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_data     ; CLK          ; CLK         ; 1.000        ; -0.073     ; 2.539      ;
; -1.608 ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_data      ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_data     ; CLK          ; CLK         ; 1.000        ; -0.073     ; 2.537      ;
; -1.607 ; UART_Controller:UART_Controller1|uart_rx_bit                     ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_start_bit ; CLK          ; CLK         ; 1.000        ; -0.055     ; 2.554      ;
; -1.602 ; UART_Controller:UART_Controller1|uart_rx_data_out_stb            ; leds[0]                                                         ; CLK          ; CLK         ; 1.000        ; -0.067     ; 2.537      ;
; -1.602 ; UART_Controller:UART_Controller1|uart_rx_data_out_stb            ; uart_save_data[0]                                               ; CLK          ; CLK         ; 1.000        ; -0.067     ; 2.537      ;
; -1.602 ; UART_Controller:UART_Controller1|uart_rx_data_out_stb            ; leds[2]                                                         ; CLK          ; CLK         ; 1.000        ; -0.067     ; 2.537      ;
; -1.602 ; UART_Controller:UART_Controller1|uart_rx_data_out_stb            ; uart_save_data[2]                                               ; CLK          ; CLK         ; 1.000        ; -0.067     ; 2.537      ;
; -1.602 ; UART_Controller:UART_Controller1|uart_rx_data_out_stb            ; leds[3]                                                         ; CLK          ; CLK         ; 1.000        ; -0.067     ; 2.537      ;
; -1.602 ; UART_Controller:UART_Controller1|uart_rx_data_out_stb            ; uart_save_data[5]                                               ; CLK          ; CLK         ; 1.000        ; -0.067     ; 2.537      ;
; -1.602 ; UART_Controller:UART_Controller1|uart_rx_data_out_stb            ; uart_save_data[6]                                               ; CLK          ; CLK         ; 1.000        ; -0.067     ; 2.537      ;
; -1.592 ; UART_Controller:UART_Controller1|tx_baud_counter[9]              ; UART_Controller:UART_Controller1|tx_baud_tick                   ; CLK          ; CLK         ; 1.000        ; -0.079     ; 2.515      ;
; -1.589 ; UART_Controller:UART_Controller1|uart_rx_bit_tick                ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_start_bit ; CLK          ; CLK         ; 1.000        ; -0.073     ; 2.518      ;
; -1.583 ; reset                                                            ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_data     ; CLK          ; CLK         ; 1.000        ; -0.073     ; 2.512      ;
; -1.575 ; UART_Controller:UART_Controller1|tx_baud_counter[3]              ; UART_Controller:UART_Controller1|tx_baud_tick                   ; CLK          ; CLK         ; 1.000        ; -0.540     ; 2.037      ;
; -1.574 ; UART_Controller:UART_Controller1|tx_baud_tick                    ; UART_Controller:UART_Controller1|uart_tx_data_vec[0]            ; CLK          ; CLK         ; 1.000        ; -0.069     ; 2.507      ;
; -1.574 ; UART_Controller:UART_Controller1|tx_baud_tick                    ; UART_Controller:UART_Controller1|uart_tx_count[2]               ; CLK          ; CLK         ; 1.000        ; -0.069     ; 2.507      ;
; -1.565 ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_data       ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_start_bit ; CLK          ; CLK         ; 1.000        ; -0.073     ; 2.494      ;
; -1.564 ; UART_Controller:UART_Controller1|uart_rx_bit                     ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_stop_bit  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 2.511      ;
; -1.564 ; UART_Controller:UART_Controller1|uart_rx_bit                     ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_data      ; CLK          ; CLK         ; 1.000        ; -0.055     ; 2.511      ;
; -1.562 ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_start_bit ; UART_Controller:UART_Controller1|uart_tx_data_vec[1]            ; CLK          ; CLK         ; 1.000        ; -0.072     ; 2.492      ;
; -1.562 ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_start_bit ; UART_Controller:UART_Controller1|uart_tx_data_vec[2]            ; CLK          ; CLK         ; 1.000        ; -0.072     ; 2.492      ;
; -1.562 ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_start_bit ; UART_Controller:UART_Controller1|uart_tx_data_vec[3]            ; CLK          ; CLK         ; 1.000        ; -0.072     ; 2.492      ;
; -1.562 ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_start_bit ; UART_Controller:UART_Controller1|uart_tx_data_vec[4]            ; CLK          ; CLK         ; 1.000        ; -0.072     ; 2.492      ;
; -1.562 ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_start_bit ; UART_Controller:UART_Controller1|uart_tx_data_vec[5]            ; CLK          ; CLK         ; 1.000        ; -0.072     ; 2.492      ;
; -1.562 ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_start_bit ; UART_Controller:UART_Controller1|uart_tx_data_vec[6]            ; CLK          ; CLK         ; 1.000        ; -0.072     ; 2.492      ;
; -1.562 ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_start_bit ; UART_Controller:UART_Controller1|uart_tx_count[1]               ; CLK          ; CLK         ; 1.000        ; -0.072     ; 2.492      ;
; -1.562 ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_start_bit ; UART_Controller:UART_Controller1|uart_tx_count[0]               ; CLK          ; CLK         ; 1.000        ; -0.072     ; 2.492      ;
; -1.562 ; UART_Controller:UART_Controller1|uart_tx_count[0]                ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_data     ; CLK          ; CLK         ; 1.000        ; -0.050     ; 2.514      ;
; -1.546 ; UART_Controller:UART_Controller1|uart_rx_bit_tick                ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_stop_bit  ; CLK          ; CLK         ; 1.000        ; -0.073     ; 2.475      ;
; -1.546 ; UART_Controller:UART_Controller1|uart_rx_bit_tick                ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_data      ; CLK          ; CLK         ; 1.000        ; -0.073     ; 2.475      ;
; -1.529 ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_data       ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_data      ; CLK          ; CLK         ; 1.000        ; -0.073     ; 2.458      ;
; -1.525 ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_data      ; UART_Controller:UART_Controller1|uart_tx_data_vec[1]            ; CLK          ; CLK         ; 1.000        ; -0.095     ; 2.432      ;
; -1.525 ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_data      ; UART_Controller:UART_Controller1|uart_tx_data_vec[2]            ; CLK          ; CLK         ; 1.000        ; -0.095     ; 2.432      ;
; -1.525 ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_data      ; UART_Controller:UART_Controller1|uart_tx_data_vec[3]            ; CLK          ; CLK         ; 1.000        ; -0.095     ; 2.432      ;
; -1.525 ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_data      ; UART_Controller:UART_Controller1|uart_tx_data_vec[4]            ; CLK          ; CLK         ; 1.000        ; -0.095     ; 2.432      ;
; -1.525 ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_data      ; UART_Controller:UART_Controller1|uart_tx_data_vec[5]            ; CLK          ; CLK         ; 1.000        ; -0.095     ; 2.432      ;
+--------+------------------------------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK'                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.401 ; UART_Controller:UART_Controller1|uart_tx_data_vec[7]             ; UART_Controller:UART_Controller1|uart_tx_data_vec[7]             ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_data      ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_data      ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_write                                                       ; uart_write                                                       ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; state.s_idle                                                     ; state.s_idle                                                     ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; reset                                                            ; reset                                                            ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_stop_bit   ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_stop_bit   ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_start_bit  ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_start_bit  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_Controller:UART_Controller1|uart_rx_count[2]                ; UART_Controller:UART_Controller1|uart_rx_count[2]                ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_data       ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_data       ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_Controller:UART_Controller1|uart_rx_count[1]                ; UART_Controller:UART_Controller1|uart_rx_count[1]                ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[3]          ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[3]          ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[1]          ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[1]          ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[2]          ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[2]          ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_start_bit ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_start_bit ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_Controller:UART_Controller1|uart_tx_count[1]                ; UART_Controller:UART_Controller1|uart_tx_count[1]                ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_Controller:UART_Controller1|uart_tx_count[2]                ; UART_Controller:UART_Controller1|uart_tx_count[2]                ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; state.s_tx                                                       ; state.s_tx                                                       ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_Controller:UART_Controller1|uart_rx_filter[1]               ; UART_Controller:UART_Controller1|uart_rx_filter[1]               ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_Controller:UART_Controller1|uart_rx_filter[0]               ; UART_Controller:UART_Controller1|uart_rx_filter[0]               ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_Controller:UART_Controller1|uart_rx_bit                     ; UART_Controller:UART_Controller1|uart_rx_bit                     ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.669      ;
; 0.416 ; UART_Controller:UART_Controller1|uart_rx_count[0]                ; UART_Controller:UART_Controller1|uart_rx_count[0]                ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[0]          ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[0]          ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.684      ;
; 0.417 ; UART_Controller:UART_Controller1|uart_tx_count[0]                ; UART_Controller:UART_Controller1|uart_tx_count[0]                ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.684      ;
; 0.455 ; UART_Controller:UART_Controller1|uart_rx_count[1]                ; UART_Controller:UART_Controller1|uart_rx_count[2]                ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.723      ;
; 0.466 ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[0]          ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[1]          ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.734      ;
; 0.470 ; uart_writedata[0]                                                ; UART_Controller:UART_Controller1|uart_tx_data_vec[0]             ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.737      ;
; 0.475 ; UART_Controller:UART_Controller1|uart_rx_data_vec[5]             ; UART_Controller:UART_Controller1|uart_rx_data_vec[4]             ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.744      ;
; 0.476 ; UART_Controller:UART_Controller1|uart_rx_data_vec[5]             ; uart_save_data[5]                                                ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.745      ;
; 0.477 ; UART_Controller:UART_Controller1|uart_rx_data_vec[0]             ; leds[0]                                                          ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.746      ;
; 0.477 ; UART_Controller:UART_Controller1|uart_rx_data_vec[0]             ; uart_save_data[0]                                                ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.746      ;
; 0.479 ; UART_Controller:UART_Controller1|rx_baud_counter[5]              ; UART_Controller:UART_Controller1|rx_baud_counter[5]              ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.746      ;
; 0.479 ; UART_Controller:UART_Controller1|uart_rx_data_sr[1]              ; UART_Controller:UART_Controller1|uart_rx_filter[1]               ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.746      ;
; 0.490 ; UART_Controller:UART_Controller1|uart_rx_data_vec[1]             ; UART_Controller:UART_Controller1|uart_rx_data_vec[0]             ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.759      ;
; 0.492 ; UART_Controller:UART_Controller1|uart_rx_data_vec[4]             ; UART_Controller:UART_Controller1|uart_rx_data_vec[3]             ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.761      ;
; 0.497 ; UART_Controller:UART_Controller1|uart_rx_data_vec[3]             ; leds[3]                                                          ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.766      ;
; 0.497 ; UART_Controller:UART_Controller1|uart_rx_data_vec[3]             ; UART_Controller:UART_Controller1|uart_rx_data_vec[2]             ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.766      ;
; 0.554 ; UART_Controller:UART_Controller1|tx_baud_counter[2]              ; UART_Controller:UART_Controller1|tx_baud_counter[3]              ; CLK          ; CLK         ; 0.000        ; 0.533      ; 1.282      ;
; 0.557 ; UART_Controller:UART_Controller1|tx_baud_counter[0]              ; UART_Controller:UART_Controller1|tx_baud_counter[1]              ; CLK          ; CLK         ; 0.000        ; 0.533      ; 1.285      ;
; 0.608 ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_stop_bit   ; UART_Controller:UART_Controller1|uart_rx_data_out_stb            ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.876      ;
; 0.614 ; UART_Controller:UART_Controller1|uart_rx_data_vec[2]             ; leds[2]                                                          ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.883      ;
; 0.614 ; UART_Controller:UART_Controller1|uart_rx_data_vec[2]             ; uart_save_data[2]                                                ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.883      ;
; 0.621 ; UART_Controller:UART_Controller1|uart_rx_data_vec[7]             ; UART_Controller:UART_Controller1|uart_rx_data_vec[6]             ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.889      ;
; 0.625 ; uart_writedata[5]                                                ; UART_Controller:UART_Controller1|uart_tx_data_vec[5]             ; CLK          ; CLK         ; 0.000        ; 0.069      ; 0.889      ;
; 0.626 ; UART_Controller:UART_Controller1|uart_rx_data_vec[7]             ; uart_save_data[7]                                                ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.893      ;
; 0.635 ; state.s_init_done                                                ; uart_write                                                       ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.903      ;
; 0.647 ; uart_writedata[4]                                                ; UART_Controller:UART_Controller1|uart_tx_data_vec[4]             ; CLK          ; CLK         ; 0.000        ; 0.069      ; 0.911      ;
; 0.655 ; UART_Controller:UART_Controller1|tx_baud_tick                    ; UART_Controller:UART_Controller1|uart_rx_data_in_ack             ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.922      ;
; 0.673 ; UART_Controller:UART_Controller1|tx_baud_counter[1]              ; UART_Controller:UART_Controller1|tx_baud_counter[1]              ; CLK          ; CLK         ; 0.000        ; 0.091      ; 0.959      ;
; 0.677 ; UART_Controller:UART_Controller1|tx_baud_counter[3]              ; UART_Controller:UART_Controller1|tx_baud_counter[3]              ; CLK          ; CLK         ; 0.000        ; 0.091      ; 0.963      ;
; 0.679 ; UART_Controller:UART_Controller1|tx_baud_counter[0]              ; UART_Controller:UART_Controller1|tx_baud_counter[3]              ; CLK          ; CLK         ; 0.000        ; 0.533      ; 1.407      ;
; 0.689 ; UART_Controller:UART_Controller1|uart_tx_data_vec[3]             ; UART_Controller:UART_Controller1|uart_tx_data_vec[2]             ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.956      ;
; 0.691 ; UART_Controller:UART_Controller1|uart_tx_data_vec[6]             ; UART_Controller:UART_Controller1|uart_tx_data_vec[5]             ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.958      ;
; 0.693 ; UART_Controller:UART_Controller1|uart_tx_data_vec[4]             ; UART_Controller:UART_Controller1|uart_tx_data_vec[3]             ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.960      ;
; 0.694 ; UART_Controller:UART_Controller1|rx_baud_counter[3]              ; UART_Controller:UART_Controller1|rx_baud_counter[3]              ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.961      ;
; 0.695 ; UART_Controller:UART_Controller1|tx_baud_counter[9]              ; UART_Controller:UART_Controller1|tx_baud_counter[9]              ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.962      ;
; 0.695 ; UART_Controller:UART_Controller1|tx_baud_counter[7]              ; UART_Controller:UART_Controller1|tx_baud_counter[7]              ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.962      ;
; 0.695 ; UART_Controller:UART_Controller1|rx_baud_counter[1]              ; UART_Controller:UART_Controller1|rx_baud_counter[1]              ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.962      ;
; 0.696 ; UART_Controller:UART_Controller1|tx_baud_counter[2]              ; UART_Controller:UART_Controller1|tx_baud_counter[2]              ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.963      ;
; 0.697 ; UART_Controller:UART_Controller1|tx_baud_counter[5]              ; UART_Controller:UART_Controller1|tx_baud_counter[5]              ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.964      ;
; 0.698 ; UART_Controller:UART_Controller1|rx_baud_counter[2]              ; UART_Controller:UART_Controller1|rx_baud_counter[2]              ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.965      ;
; 0.698 ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[2]          ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[3]          ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.966      ;
; 0.699 ; UART_Controller:UART_Controller1|tx_baud_counter[8]              ; UART_Controller:UART_Controller1|tx_baud_counter[8]              ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.966      ;
; 0.699 ; UART_Controller:UART_Controller1|tx_baud_counter[6]              ; UART_Controller:UART_Controller1|tx_baud_counter[6]              ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.966      ;
; 0.700 ; UART_Controller:UART_Controller1|uart_tx_count[0]                ; UART_Controller:UART_Controller1|uart_tx_count[1]                ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.967      ;
; 0.702 ; UART_Controller:UART_Controller1|uart_rx_data_vec[2]             ; UART_Controller:UART_Controller1|uart_rx_data_vec[1]             ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.971      ;
; 0.703 ; UART_Controller:UART_Controller1|uart_rx_count[0]                ; UART_Controller:UART_Controller1|uart_rx_count[1]                ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.971      ;
; 0.706 ; UART_Controller:UART_Controller1|uart_rx_count[0]                ; UART_Controller:UART_Controller1|uart_rx_count[2]                ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.974      ;
; 0.713 ; UART_Controller:UART_Controller1|tx_baud_counter[4]              ; UART_Controller:UART_Controller1|tx_baud_counter[4]              ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.980      ;
; 0.720 ; UART_Controller:UART_Controller1|rx_baud_counter[0]              ; UART_Controller:UART_Controller1|rx_baud_counter[0]              ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.987      ;
; 0.721 ; UART_Controller:UART_Controller1|rx_baud_counter[4]              ; UART_Controller:UART_Controller1|rx_baud_counter[4]              ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.988      ;
; 0.723 ; UART_Controller:UART_Controller1|tx_baud_counter[0]              ; UART_Controller:UART_Controller1|tx_baud_counter[0]              ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.990      ;
; 0.727 ; UART_Controller:UART_Controller1|uart_rx_filter[0]               ; UART_Controller:UART_Controller1|uart_rx_filter[1]               ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.994      ;
; 0.736 ; UART_Controller:UART_Controller1|uart_rx_data_sr[0]              ; UART_Controller:UART_Controller1|uart_rx_data_sr[1]              ; CLK          ; CLK         ; 0.000        ; 0.072      ; 1.003      ;
; 0.739 ; state.s_init                                                     ; state.s_idle                                                     ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.007      ;
; 0.739 ; uart_write                                                       ; UART_Controller:UART_Controller1|uart_rx_data_in_ack             ; CLK          ; CLK         ; 0.000        ; 0.050      ; 0.984      ;
; 0.740 ; state.s_idle                                                     ; state.s_init_done                                                ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.008      ;
; 0.740 ; state.s_idle                                                     ; reset                                                            ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.008      ;
; 0.742 ; state.s_init                                                     ; reset                                                            ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.010      ;
; 0.743 ; state.s_init                                                     ; state.s_init_done                                                ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.011      ;
; 0.747 ; UART_Controller:UART_Controller1|uart_tx_data_vec[7]             ; UART_Controller:UART_Controller1|uart_tx_data_vec[6]             ; CLK          ; CLK         ; 0.000        ; 0.050      ; 0.992      ;
; 0.751 ; UART_Controller:UART_Controller1|uart_rx_filter[1]               ; UART_Controller:UART_Controller1|uart_rx_bit                     ; CLK          ; CLK         ; 0.000        ; 0.072      ; 1.018      ;
; 0.752 ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_start_bit ; UART_Controller:UART_Controller1|uart_rx_data_in_ack             ; CLK          ; CLK         ; 0.000        ; 0.072      ; 1.019      ;
; 0.753 ; UART_Controller:UART_Controller1|uart_rx_bit_tick                ; UART_Controller:UART_Controller1|uart_rx_data_out_stb            ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.021      ;
; 0.764 ; UART_Controller:UART_Controller1|uart_rx_filter[0]               ; UART_Controller:UART_Controller1|uart_rx_bit                     ; CLK          ; CLK         ; 0.000        ; 0.072      ; 1.031      ;
; 0.771 ; reset                                                            ; UART_Controller:UART_Controller1|uart_rx_count[0]                ; CLK          ; CLK         ; 0.000        ; 0.074      ; 1.040      ;
; 0.771 ; reset                                                            ; UART_Controller:UART_Controller1|uart_rx_data_vec[6]             ; CLK          ; CLK         ; 0.000        ; 0.074      ; 1.040      ;
; 0.790 ; state.s_init                                                     ; uart_write                                                       ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.058      ;
; 0.817 ; uart_writedata[6]                                                ; UART_Controller:UART_Controller1|uart_tx_data_vec[6]             ; CLK          ; CLK         ; 0.000        ; 0.069      ; 1.081      ;
; 0.838 ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_data      ; UART_Controller:UART_Controller1|uart_tx_data_vec[1]             ; CLK          ; CLK         ; 0.000        ; 0.050      ; 1.083      ;
; 0.838 ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_data      ; UART_Controller:UART_Controller1|uart_tx_data_vec[3]             ; CLK          ; CLK         ; 0.000        ; 0.050      ; 1.083      ;
; 0.840 ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_data      ; UART_Controller:UART_Controller1|uart_tx_data_vec[2]             ; CLK          ; CLK         ; 0.000        ; 0.050      ; 1.085      ;
; 0.870 ; UART_Controller:UART_Controller1|uart_tx_data_vec[2]             ; UART_Controller:UART_Controller1|uart_tx_data_vec[1]             ; CLK          ; CLK         ; 0.000        ; 0.072      ; 1.137      ;
; 0.882 ; uart_writedata[7]                                                ; UART_Controller:UART_Controller1|uart_tx_data_vec[7]             ; CLK          ; CLK         ; 0.000        ; 0.092      ; 1.169      ;
; 0.896 ; UART_Controller:UART_Controller1|uart_tx_data_vec[1]             ; UART_Controller:UART_Controller1|uart_tx_data_vec[0]             ; CLK          ; CLK         ; 0.000        ; 0.075      ; 1.166      ;
; 0.900 ; UART_Controller:UART_Controller1|uart_rx_data_vec[6]             ; uart_save_data[6]                                                ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.175      ;
; 0.901 ; UART_Controller:UART_Controller1|uart_rx_data_vec[6]             ; UART_Controller:UART_Controller1|uart_rx_data_vec[5]             ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.176      ;
; 0.909 ; UART_Controller:UART_Controller1|uart_rx_data_vec[3]             ; uart_save_data[3]                                                ; CLK          ; CLK         ; 0.000        ; 0.066      ; 1.170      ;
; 0.910 ; uart_writedata[1]                                                ; UART_Controller:UART_Controller1|uart_tx_data_vec[1]             ; CLK          ; CLK         ; 0.000        ; 0.069      ; 1.174      ;
; 0.947 ; uart_save_data[3]                                                ; uart_writedata[3]                                                ; CLK          ; CLK         ; 0.000        ; 0.053      ; 1.195      ;
; 0.950 ; state.s_init_done                                                ; state.s_init_done                                                ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.218      ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; CLK   ; -0.310 ; -10.684           ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; CLK   ; 0.186 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; CLK   ; -3.000 ; -93.609                         ;
+-------+--------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK'                                                                                                                                                                                 ;
+--------+------------------------------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                        ; To Node                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.310 ; uart_write                                                       ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_data     ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.261      ;
; -0.282 ; UART_Controller:UART_Controller1|tx_baud_counter[1]              ; UART_Controller:UART_Controller1|tx_baud_counter[9]             ; CLK          ; CLK         ; 1.000        ; -0.235     ; 1.034      ;
; -0.278 ; UART_Controller:UART_Controller1|tx_baud_counter[1]              ; UART_Controller:UART_Controller1|tx_baud_counter[8]             ; CLK          ; CLK         ; 1.000        ; -0.235     ; 1.030      ;
; -0.271 ; reset                                                            ; UART_Controller:UART_Controller1|uart_tx_data_vec[0]            ; CLK          ; CLK         ; 1.000        ; -0.047     ; 1.211      ;
; -0.271 ; reset                                                            ; UART_Controller:UART_Controller1|uart_tx_count[2]               ; CLK          ; CLK         ; 1.000        ; -0.047     ; 1.211      ;
; -0.271 ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_data      ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_stop_bit ; CLK          ; CLK         ; 1.000        ; -0.049     ; 1.209      ;
; -0.269 ; reset                                                            ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_stop_bit ; CLK          ; CLK         ; 1.000        ; -0.049     ; 1.207      ;
; -0.267 ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_start_bit ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_data     ; CLK          ; CLK         ; 1.000        ; -0.023     ; 1.231      ;
; -0.262 ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_data      ; UART_Controller:UART_Controller1|uart_tx_data_vec[0]            ; CLK          ; CLK         ; 1.000        ; -0.047     ; 1.202      ;
; -0.262 ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_data      ; UART_Controller:UART_Controller1|uart_tx_count[2]               ; CLK          ; CLK         ; 1.000        ; -0.047     ; 1.202      ;
; -0.258 ; UART_Controller:UART_Controller1|tx_baud_tick                    ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_data     ; CLK          ; CLK         ; 1.000        ; -0.023     ; 1.222      ;
; -0.251 ; UART_Controller:UART_Controller1|tx_baud_counter[3]              ; UART_Controller:UART_Controller1|tx_baud_counter[8]             ; CLK          ; CLK         ; 1.000        ; -0.235     ; 1.003      ;
; -0.251 ; UART_Controller:UART_Controller1|tx_baud_counter[3]              ; UART_Controller:UART_Controller1|tx_baud_counter[9]             ; CLK          ; CLK         ; 1.000        ; -0.235     ; 1.003      ;
; -0.251 ; UART_Controller:UART_Controller1|tx_baud_counter[3]              ; UART_Controller:UART_Controller1|tx_baud_counter[7]             ; CLK          ; CLK         ; 1.000        ; -0.235     ; 1.003      ;
; -0.251 ; UART_Controller:UART_Controller1|tx_baud_counter[3]              ; UART_Controller:UART_Controller1|tx_baud_counter[6]             ; CLK          ; CLK         ; 1.000        ; -0.235     ; 1.003      ;
; -0.251 ; UART_Controller:UART_Controller1|tx_baud_counter[3]              ; UART_Controller:UART_Controller1|tx_baud_counter[0]             ; CLK          ; CLK         ; 1.000        ; -0.235     ; 1.003      ;
; -0.251 ; UART_Controller:UART_Controller1|tx_baud_counter[3]              ; UART_Controller:UART_Controller1|tx_baud_counter[2]             ; CLK          ; CLK         ; 1.000        ; -0.235     ; 1.003      ;
; -0.251 ; UART_Controller:UART_Controller1|tx_baud_counter[3]              ; UART_Controller:UART_Controller1|tx_baud_counter[4]             ; CLK          ; CLK         ; 1.000        ; -0.235     ; 1.003      ;
; -0.251 ; UART_Controller:UART_Controller1|tx_baud_counter[3]              ; UART_Controller:UART_Controller1|tx_baud_counter[5]             ; CLK          ; CLK         ; 1.000        ; -0.235     ; 1.003      ;
; -0.246 ; UART_Controller:UART_Controller1|uart_rx_bit                     ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_start_bit ; CLK          ; CLK         ; 1.000        ; -0.027     ; 1.206      ;
; -0.240 ; uart_write                                                       ; UART_Controller:UART_Controller1|uart_tx_data_vec[0]            ; CLK          ; CLK         ; 1.000        ; -0.047     ; 1.180      ;
; -0.240 ; uart_write                                                       ; UART_Controller:UART_Controller1|uart_tx_count[2]               ; CLK          ; CLK         ; 1.000        ; -0.047     ; 1.180      ;
; -0.233 ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_start_bit ; UART_Controller:UART_Controller1|uart_tx_data_vec[0]            ; CLK          ; CLK         ; 1.000        ; -0.034     ; 1.186      ;
; -0.233 ; reset                                                            ; UART_Controller:UART_Controller1|uart_rx_data_vec[0]            ; CLK          ; CLK         ; 1.000        ; -0.028     ; 1.192      ;
; -0.233 ; reset                                                            ; UART_Controller:UART_Controller1|uart_rx_data_vec[1]            ; CLK          ; CLK         ; 1.000        ; -0.028     ; 1.192      ;
; -0.233 ; reset                                                            ; UART_Controller:UART_Controller1|uart_rx_data_vec[2]            ; CLK          ; CLK         ; 1.000        ; -0.028     ; 1.192      ;
; -0.233 ; reset                                                            ; UART_Controller:UART_Controller1|uart_rx_data_vec[3]            ; CLK          ; CLK         ; 1.000        ; -0.028     ; 1.192      ;
; -0.233 ; reset                                                            ; UART_Controller:UART_Controller1|uart_rx_data_vec[4]            ; CLK          ; CLK         ; 1.000        ; -0.028     ; 1.192      ;
; -0.233 ; reset                                                            ; UART_Controller:UART_Controller1|uart_rx_data_vec[5]            ; CLK          ; CLK         ; 1.000        ; -0.028     ; 1.192      ;
; -0.233 ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_start_bit ; UART_Controller:UART_Controller1|uart_tx_count[2]               ; CLK          ; CLK         ; 1.000        ; -0.034     ; 1.186      ;
; -0.231 ; UART_Controller:UART_Controller1|uart_rx_bit                     ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_data      ; CLK          ; CLK         ; 1.000        ; -0.027     ; 1.191      ;
; -0.229 ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_data      ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_data     ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.180      ;
; -0.228 ; UART_Controller:UART_Controller1|uart_tx_count[0]                ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_stop_bit ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.179      ;
; -0.228 ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_data       ; UART_Controller:UART_Controller1|uart_rx_data_vec[0]            ; CLK          ; CLK         ; 1.000        ; -0.029     ; 1.186      ;
; -0.228 ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_data       ; UART_Controller:UART_Controller1|uart_rx_data_vec[1]            ; CLK          ; CLK         ; 1.000        ; -0.029     ; 1.186      ;
; -0.228 ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_data       ; UART_Controller:UART_Controller1|uart_rx_data_vec[2]            ; CLK          ; CLK         ; 1.000        ; -0.029     ; 1.186      ;
; -0.228 ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_data       ; UART_Controller:UART_Controller1|uart_rx_data_vec[3]            ; CLK          ; CLK         ; 1.000        ; -0.029     ; 1.186      ;
; -0.228 ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_data       ; UART_Controller:UART_Controller1|uart_rx_data_vec[4]            ; CLK          ; CLK         ; 1.000        ; -0.029     ; 1.186      ;
; -0.228 ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_data       ; UART_Controller:UART_Controller1|uart_rx_data_vec[5]            ; CLK          ; CLK         ; 1.000        ; -0.029     ; 1.186      ;
; -0.226 ; reset                                                            ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_data     ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.177      ;
; -0.224 ; UART_Controller:UART_Controller1|tx_baud_counter[7]              ; UART_Controller:UART_Controller1|tx_baud_counter[8]             ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.175      ;
; -0.224 ; UART_Controller:UART_Controller1|tx_baud_counter[7]              ; UART_Controller:UART_Controller1|tx_baud_counter[9]             ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.175      ;
; -0.224 ; UART_Controller:UART_Controller1|tx_baud_counter[7]              ; UART_Controller:UART_Controller1|tx_baud_counter[7]             ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.175      ;
; -0.224 ; UART_Controller:UART_Controller1|tx_baud_counter[7]              ; UART_Controller:UART_Controller1|tx_baud_counter[6]             ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.175      ;
; -0.224 ; UART_Controller:UART_Controller1|tx_baud_counter[7]              ; UART_Controller:UART_Controller1|tx_baud_counter[0]             ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.175      ;
; -0.224 ; UART_Controller:UART_Controller1|tx_baud_counter[7]              ; UART_Controller:UART_Controller1|tx_baud_counter[2]             ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.175      ;
; -0.224 ; UART_Controller:UART_Controller1|tx_baud_counter[7]              ; UART_Controller:UART_Controller1|tx_baud_counter[4]             ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.175      ;
; -0.224 ; UART_Controller:UART_Controller1|tx_baud_counter[7]              ; UART_Controller:UART_Controller1|tx_baud_counter[5]             ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.175      ;
; -0.223 ; UART_Controller:UART_Controller1|uart_rx_bit_tick                ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_start_bit ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.174      ;
; -0.216 ; UART_Controller:UART_Controller1|uart_rx_bit                     ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_stop_bit  ; CLK          ; CLK         ; 1.000        ; -0.027     ; 1.176      ;
; -0.215 ; reset                                                            ; UART_Controller:UART_Controller1|uart_tx_data_vec[1]            ; CLK          ; CLK         ; 1.000        ; -0.049     ; 1.153      ;
; -0.215 ; reset                                                            ; UART_Controller:UART_Controller1|uart_tx_data_vec[2]            ; CLK          ; CLK         ; 1.000        ; -0.049     ; 1.153      ;
; -0.215 ; reset                                                            ; UART_Controller:UART_Controller1|uart_tx_data_vec[3]            ; CLK          ; CLK         ; 1.000        ; -0.049     ; 1.153      ;
; -0.215 ; reset                                                            ; UART_Controller:UART_Controller1|uart_tx_data_vec[4]            ; CLK          ; CLK         ; 1.000        ; -0.049     ; 1.153      ;
; -0.215 ; reset                                                            ; UART_Controller:UART_Controller1|uart_tx_data_vec[5]            ; CLK          ; CLK         ; 1.000        ; -0.049     ; 1.153      ;
; -0.215 ; reset                                                            ; UART_Controller:UART_Controller1|uart_tx_data_vec[6]            ; CLK          ; CLK         ; 1.000        ; -0.049     ; 1.153      ;
; -0.215 ; reset                                                            ; UART_Controller:UART_Controller1|uart_tx_count[1]               ; CLK          ; CLK         ; 1.000        ; -0.049     ; 1.153      ;
; -0.215 ; reset                                                            ; UART_Controller:UART_Controller1|uart_tx_count[0]               ; CLK          ; CLK         ; 1.000        ; -0.049     ; 1.153      ;
; -0.214 ; UART_Controller:UART_Controller1|tx_baud_counter[1]              ; UART_Controller:UART_Controller1|tx_baud_counter[7]             ; CLK          ; CLK         ; 1.000        ; -0.235     ; 0.966      ;
; -0.210 ; UART_Controller:UART_Controller1|tx_baud_counter[1]              ; UART_Controller:UART_Controller1|tx_baud_counter[6]             ; CLK          ; CLK         ; 1.000        ; -0.235     ; 0.962      ;
; -0.209 ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_data       ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_start_bit ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.160      ;
; -0.206 ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_data      ; UART_Controller:UART_Controller1|uart_tx_data_vec[1]            ; CLK          ; CLK         ; 1.000        ; -0.049     ; 1.144      ;
; -0.206 ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_data      ; UART_Controller:UART_Controller1|uart_tx_data_vec[2]            ; CLK          ; CLK         ; 1.000        ; -0.049     ; 1.144      ;
; -0.206 ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_data      ; UART_Controller:UART_Controller1|uart_tx_data_vec[3]            ; CLK          ; CLK         ; 1.000        ; -0.049     ; 1.144      ;
; -0.206 ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_data      ; UART_Controller:UART_Controller1|uart_tx_data_vec[4]            ; CLK          ; CLK         ; 1.000        ; -0.049     ; 1.144      ;
; -0.206 ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_data      ; UART_Controller:UART_Controller1|uart_tx_data_vec[5]            ; CLK          ; CLK         ; 1.000        ; -0.049     ; 1.144      ;
; -0.206 ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_data      ; UART_Controller:UART_Controller1|uart_tx_data_vec[6]            ; CLK          ; CLK         ; 1.000        ; -0.049     ; 1.144      ;
; -0.206 ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_data      ; UART_Controller:UART_Controller1|uart_tx_count[1]               ; CLK          ; CLK         ; 1.000        ; -0.049     ; 1.144      ;
; -0.206 ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_data      ; UART_Controller:UART_Controller1|uart_tx_count[0]               ; CLK          ; CLK         ; 1.000        ; -0.049     ; 1.144      ;
; -0.190 ; UART_Controller:UART_Controller1|tx_baud_counter[4]              ; UART_Controller:UART_Controller1|tx_baud_counter[8]             ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.141      ;
; -0.190 ; UART_Controller:UART_Controller1|tx_baud_counter[4]              ; UART_Controller:UART_Controller1|tx_baud_counter[9]             ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.141      ;
; -0.190 ; UART_Controller:UART_Controller1|tx_baud_counter[4]              ; UART_Controller:UART_Controller1|tx_baud_counter[7]             ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.141      ;
; -0.190 ; UART_Controller:UART_Controller1|tx_baud_counter[4]              ; UART_Controller:UART_Controller1|tx_baud_counter[6]             ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.141      ;
; -0.190 ; UART_Controller:UART_Controller1|tx_baud_counter[9]              ; UART_Controller:UART_Controller1|tx_baud_tick                   ; CLK          ; CLK         ; 1.000        ; -0.043     ; 1.134      ;
; -0.190 ; UART_Controller:UART_Controller1|tx_baud_counter[4]              ; UART_Controller:UART_Controller1|tx_baud_counter[0]             ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.141      ;
; -0.190 ; UART_Controller:UART_Controller1|tx_baud_counter[4]              ; UART_Controller:UART_Controller1|tx_baud_counter[2]             ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.141      ;
; -0.190 ; UART_Controller:UART_Controller1|tx_baud_counter[4]              ; UART_Controller:UART_Controller1|tx_baud_counter[4]             ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.141      ;
; -0.190 ; UART_Controller:UART_Controller1|tx_baud_counter[4]              ; UART_Controller:UART_Controller1|tx_baud_counter[5]             ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.141      ;
; -0.189 ; UART_Controller:UART_Controller1|uart_rx_bit_tick                ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_stop_bit  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.140      ;
; -0.188 ; UART_Controller:UART_Controller1|uart_rx_bit_tick                ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_data      ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.139      ;
; -0.188 ; UART_Controller:UART_Controller1|tx_baud_tick                    ; UART_Controller:UART_Controller1|uart_tx_data_vec[0]            ; CLK          ; CLK         ; 1.000        ; -0.034     ; 1.141      ;
; -0.188 ; UART_Controller:UART_Controller1|tx_baud_tick                    ; UART_Controller:UART_Controller1|uart_tx_count[2]               ; CLK          ; CLK         ; 1.000        ; -0.034     ; 1.141      ;
; -0.186 ; UART_Controller:UART_Controller1|uart_tx_count[0]                ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_data     ; CLK          ; CLK         ; 1.000        ; -0.023     ; 1.150      ;
; -0.184 ; uart_write                                                       ; UART_Controller:UART_Controller1|uart_tx_data_vec[1]            ; CLK          ; CLK         ; 1.000        ; -0.049     ; 1.122      ;
; -0.184 ; uart_write                                                       ; UART_Controller:UART_Controller1|uart_tx_data_vec[2]            ; CLK          ; CLK         ; 1.000        ; -0.049     ; 1.122      ;
; -0.184 ; uart_write                                                       ; UART_Controller:UART_Controller1|uart_tx_data_vec[3]            ; CLK          ; CLK         ; 1.000        ; -0.049     ; 1.122      ;
; -0.184 ; uart_write                                                       ; UART_Controller:UART_Controller1|uart_tx_data_vec[4]            ; CLK          ; CLK         ; 1.000        ; -0.049     ; 1.122      ;
; -0.184 ; uart_write                                                       ; UART_Controller:UART_Controller1|uart_tx_data_vec[5]            ; CLK          ; CLK         ; 1.000        ; -0.049     ; 1.122      ;
; -0.184 ; uart_write                                                       ; UART_Controller:UART_Controller1|uart_tx_data_vec[6]            ; CLK          ; CLK         ; 1.000        ; -0.049     ; 1.122      ;
; -0.184 ; uart_write                                                       ; UART_Controller:UART_Controller1|uart_tx_count[1]               ; CLK          ; CLK         ; 1.000        ; -0.049     ; 1.122      ;
; -0.184 ; uart_write                                                       ; UART_Controller:UART_Controller1|uart_tx_count[0]               ; CLK          ; CLK         ; 1.000        ; -0.049     ; 1.122      ;
; -0.182 ; UART_Controller:UART_Controller1|tx_baud_counter[5]              ; UART_Controller:UART_Controller1|tx_baud_counter[8]             ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.133      ;
; -0.182 ; UART_Controller:UART_Controller1|tx_baud_counter[5]              ; UART_Controller:UART_Controller1|tx_baud_counter[9]             ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.133      ;
; -0.182 ; UART_Controller:UART_Controller1|tx_baud_counter[5]              ; UART_Controller:UART_Controller1|tx_baud_counter[7]             ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.133      ;
; -0.182 ; UART_Controller:UART_Controller1|tx_baud_counter[5]              ; UART_Controller:UART_Controller1|tx_baud_counter[6]             ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.133      ;
; -0.182 ; UART_Controller:UART_Controller1|tx_baud_counter[5]              ; UART_Controller:UART_Controller1|tx_baud_counter[0]             ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.133      ;
; -0.182 ; UART_Controller:UART_Controller1|tx_baud_counter[5]              ; UART_Controller:UART_Controller1|tx_baud_counter[2]             ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.133      ;
; -0.182 ; UART_Controller:UART_Controller1|tx_baud_counter[5]              ; UART_Controller:UART_Controller1|tx_baud_counter[4]             ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.133      ;
; -0.182 ; UART_Controller:UART_Controller1|tx_baud_counter[5]              ; UART_Controller:UART_Controller1|tx_baud_counter[5]             ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.133      ;
; -0.181 ; UART_Controller:UART_Controller1|uart_rx_data_out_stb            ; leds[0]                                                         ; CLK          ; CLK         ; 1.000        ; -0.029     ; 1.139      ;
+--------+------------------------------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK'                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.186 ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[3]          ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[3]          ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[1]          ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[1]          ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[2]          ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[2]          ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; UART_Controller:UART_Controller1|uart_tx_data_vec[7]             ; UART_Controller:UART_Controller1|uart_tx_data_vec[7]             ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_start_bit ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_start_bit ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_Controller:UART_Controller1|uart_tx_count[1]                ; UART_Controller:UART_Controller1|uart_tx_count[1]                ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_Controller:UART_Controller1|uart_tx_count[2]                ; UART_Controller:UART_Controller1|uart_tx_count[2]                ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_data      ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_data      ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_write                                                       ; uart_write                                                       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; state.s_idle                                                     ; state.s_idle                                                     ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; state.s_tx                                                       ; state.s_tx                                                       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; reset                                                            ; reset                                                            ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_stop_bit   ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_stop_bit   ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_start_bit  ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_start_bit  ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_Controller:UART_Controller1|uart_rx_count[2]                ; UART_Controller:UART_Controller1|uart_rx_count[2]                ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_data       ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_data       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_Controller:UART_Controller1|uart_rx_count[1]                ; UART_Controller:UART_Controller1|uart_rx_count[1]                ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_Controller:UART_Controller1|uart_rx_filter[1]               ; UART_Controller:UART_Controller1|uart_rx_filter[1]               ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_Controller:UART_Controller1|uart_rx_filter[0]               ; UART_Controller:UART_Controller1|uart_rx_filter[0]               ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_Controller:UART_Controller1|uart_rx_bit                     ; UART_Controller:UART_Controller1|uart_rx_bit                     ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; uart_writedata[0]                                                ; UART_Controller:UART_Controller1|uart_tx_data_vec[0]             ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[0]          ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[0]          ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; UART_Controller:UART_Controller1|uart_tx_count[0]                ; UART_Controller:UART_Controller1|uart_tx_count[0]                ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; UART_Controller:UART_Controller1|uart_rx_count[0]                ; UART_Controller:UART_Controller1|uart_rx_count[0]                ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.314      ;
; 0.197 ; UART_Controller:UART_Controller1|uart_rx_data_vec[5]             ; uart_save_data[5]                                                ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; UART_Controller:UART_Controller1|uart_rx_data_vec[5]             ; UART_Controller:UART_Controller1|uart_rx_data_vec[4]             ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.318      ;
; 0.198 ; UART_Controller:UART_Controller1|uart_rx_data_vec[0]             ; leds[0]                                                          ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; UART_Controller:UART_Controller1|uart_rx_data_vec[0]             ; uart_save_data[0]                                                ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.319      ;
; 0.199 ; UART_Controller:UART_Controller1|uart_rx_count[1]                ; UART_Controller:UART_Controller1|uart_rx_count[2]                ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; UART_Controller:UART_Controller1|uart_rx_data_sr[1]              ; UART_Controller:UART_Controller1|uart_rx_filter[1]               ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.319      ;
; 0.204 ; UART_Controller:UART_Controller1|uart_rx_data_vec[1]             ; UART_Controller:UART_Controller1|uart_rx_data_vec[0]             ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[0]          ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[1]          ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.325      ;
; 0.206 ; UART_Controller:UART_Controller1|uart_rx_data_vec[4]             ; UART_Controller:UART_Controller1|uart_rx_data_vec[3]             ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.327      ;
; 0.208 ; UART_Controller:UART_Controller1|uart_rx_data_vec[3]             ; leds[3]                                                          ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.329      ;
; 0.208 ; UART_Controller:UART_Controller1|uart_rx_data_vec[3]             ; UART_Controller:UART_Controller1|uart_rx_data_vec[2]             ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.329      ;
; 0.210 ; UART_Controller:UART_Controller1|rx_baud_counter[5]              ; UART_Controller:UART_Controller1|rx_baud_counter[5]              ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.330      ;
; 0.259 ; UART_Controller:UART_Controller1|tx_baud_counter[2]              ; UART_Controller:UART_Controller1|tx_baud_counter[3]              ; CLK          ; CLK         ; 0.000        ; 0.235      ; 0.578      ;
; 0.260 ; UART_Controller:UART_Controller1|tx_baud_counter[0]              ; UART_Controller:UART_Controller1|tx_baud_counter[1]              ; CLK          ; CLK         ; 0.000        ; 0.235      ; 0.579      ;
; 0.260 ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_stop_bit   ; UART_Controller:UART_Controller1|uart_rx_data_out_stb            ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.380      ;
; 0.261 ; UART_Controller:UART_Controller1|uart_rx_data_vec[2]             ; leds[2]                                                          ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.382      ;
; 0.261 ; UART_Controller:UART_Controller1|uart_rx_data_vec[2]             ; uart_save_data[2]                                                ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.382      ;
; 0.264 ; UART_Controller:UART_Controller1|uart_rx_data_vec[7]             ; UART_Controller:UART_Controller1|uart_rx_data_vec[6]             ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.384      ;
; 0.265 ; uart_writedata[5]                                                ; UART_Controller:UART_Controller1|uart_tx_data_vec[5]             ; CLK          ; CLK         ; 0.000        ; 0.034      ; 0.383      ;
; 0.271 ; UART_Controller:UART_Controller1|uart_rx_data_vec[7]             ; uart_save_data[7]                                                ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.390      ;
; 0.274 ; uart_writedata[4]                                                ; UART_Controller:UART_Controller1|uart_tx_data_vec[4]             ; CLK          ; CLK         ; 0.000        ; 0.034      ; 0.392      ;
; 0.276 ; state.s_init_done                                                ; uart_write                                                       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.396      ;
; 0.284 ; UART_Controller:UART_Controller1|tx_baud_tick                    ; UART_Controller:UART_Controller1|uart_rx_data_in_ack             ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.404      ;
; 0.289 ; UART_Controller:UART_Controller1|tx_baud_counter[1]              ; UART_Controller:UART_Controller1|tx_baud_counter[1]              ; CLK          ; CLK         ; 0.000        ; 0.045      ; 0.418      ;
; 0.290 ; UART_Controller:UART_Controller1|tx_baud_counter[3]              ; UART_Controller:UART_Controller1|tx_baud_counter[3]              ; CLK          ; CLK         ; 0.000        ; 0.045      ; 0.419      ;
; 0.295 ; UART_Controller:UART_Controller1|uart_tx_data_vec[3]             ; UART_Controller:UART_Controller1|uart_tx_data_vec[2]             ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.415      ;
; 0.297 ; UART_Controller:UART_Controller1|uart_tx_data_vec[6]             ; UART_Controller:UART_Controller1|uart_tx_data_vec[5]             ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.417      ;
; 0.298 ; UART_Controller:UART_Controller1|uart_tx_data_vec[4]             ; UART_Controller:UART_Controller1|uart_tx_data_vec[3]             ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; UART_Controller:UART_Controller1|tx_baud_counter[9]              ; UART_Controller:UART_Controller1|tx_baud_counter[9]              ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; UART_Controller:UART_Controller1|rx_baud_counter[1]              ; UART_Controller:UART_Controller1|rx_baud_counter[1]              ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; UART_Controller:UART_Controller1|rx_baud_counter[3]              ; UART_Controller:UART_Controller1|rx_baud_counter[3]              ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; UART_Controller:UART_Controller1|tx_baud_counter[7]              ; UART_Controller:UART_Controller1|tx_baud_counter[7]              ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; UART_Controller:UART_Controller1|tx_baud_counter[2]              ; UART_Controller:UART_Controller1|tx_baud_counter[2]              ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; UART_Controller:UART_Controller1|tx_baud_counter[5]              ; UART_Controller:UART_Controller1|tx_baud_counter[5]              ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; UART_Controller:UART_Controller1|rx_baud_counter[2]              ; UART_Controller:UART_Controller1|rx_baud_counter[2]              ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[2]          ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[3]          ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.421      ;
; 0.301 ; UART_Controller:UART_Controller1|tx_baud_counter[8]              ; UART_Controller:UART_Controller1|tx_baud_counter[8]              ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.421      ;
; 0.301 ; UART_Controller:UART_Controller1|tx_baud_counter[6]              ; UART_Controller:UART_Controller1|tx_baud_counter[6]              ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.421      ;
; 0.303 ; UART_Controller:UART_Controller1|uart_rx_data_vec[2]             ; UART_Controller:UART_Controller1|uart_rx_data_vec[1]             ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; UART_Controller:UART_Controller1|uart_tx_count[0]                ; UART_Controller:UART_Controller1|uart_tx_count[1]                ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.423      ;
; 0.305 ; UART_Controller:UART_Controller1|uart_rx_count[0]                ; UART_Controller:UART_Controller1|uart_rx_count[1]                ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.425      ;
; 0.307 ; UART_Controller:UART_Controller1|tx_baud_counter[4]              ; UART_Controller:UART_Controller1|tx_baud_counter[4]              ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; UART_Controller:UART_Controller1|uart_rx_count[0]                ; UART_Controller:UART_Controller1|uart_rx_count[2]                ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.427      ;
; 0.309 ; UART_Controller:UART_Controller1|uart_rx_filter[0]               ; UART_Controller:UART_Controller1|uart_rx_filter[1]               ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.429      ;
; 0.310 ; UART_Controller:UART_Controller1|rx_baud_counter[0]              ; UART_Controller:UART_Controller1|rx_baud_counter[0]              ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.430      ;
; 0.312 ; UART_Controller:UART_Controller1|tx_baud_counter[0]              ; UART_Controller:UART_Controller1|tx_baud_counter[0]              ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.432      ;
; 0.312 ; UART_Controller:UART_Controller1|rx_baud_counter[4]              ; UART_Controller:UART_Controller1|rx_baud_counter[4]              ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.432      ;
; 0.316 ; UART_Controller:UART_Controller1|uart_rx_data_sr[0]              ; UART_Controller:UART_Controller1|uart_rx_data_sr[1]              ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.436      ;
; 0.316 ; state.s_init                                                     ; state.s_idle                                                     ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.436      ;
; 0.321 ; state.s_idle                                                     ; state.s_init_done                                                ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.441      ;
; 0.322 ; state.s_init                                                     ; reset                                                            ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.442      ;
; 0.323 ; state.s_idle                                                     ; reset                                                            ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.443      ;
; 0.323 ; state.s_init                                                     ; state.s_init_done                                                ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.443      ;
; 0.326 ; UART_Controller:UART_Controller1|tx_baud_counter[0]              ; UART_Controller:UART_Controller1|tx_baud_counter[3]              ; CLK          ; CLK         ; 0.000        ; 0.235      ; 0.645      ;
; 0.327 ; reset                                                            ; UART_Controller:UART_Controller1|uart_rx_count[0]                ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.448      ;
; 0.327 ; reset                                                            ; UART_Controller:UART_Controller1|uart_rx_data_vec[6]             ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.448      ;
; 0.328 ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_start_bit ; UART_Controller:UART_Controller1|uart_rx_data_in_ack             ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.448      ;
; 0.328 ; UART_Controller:UART_Controller1|uart_rx_filter[1]               ; UART_Controller:UART_Controller1|uart_rx_bit                     ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.448      ;
; 0.329 ; UART_Controller:UART_Controller1|uart_tx_data_vec[7]             ; UART_Controller:UART_Controller1|uart_tx_data_vec[6]             ; CLK          ; CLK         ; 0.000        ; 0.023      ; 0.436      ;
; 0.329 ; uart_write                                                       ; UART_Controller:UART_Controller1|uart_rx_data_in_ack             ; CLK          ; CLK         ; 0.000        ; 0.023      ; 0.436      ;
; 0.330 ; UART_Controller:UART_Controller1|uart_rx_bit_tick                ; UART_Controller:UART_Controller1|uart_rx_data_out_stb            ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.450      ;
; 0.332 ; UART_Controller:UART_Controller1|uart_rx_filter[0]               ; UART_Controller:UART_Controller1|uart_rx_bit                     ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.452      ;
; 0.340 ; uart_writedata[6]                                                ; UART_Controller:UART_Controller1|uart_tx_data_vec[6]             ; CLK          ; CLK         ; 0.000        ; 0.034      ; 0.458      ;
; 0.341 ; state.s_init                                                     ; uart_write                                                       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.461      ;
; 0.364 ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_data      ; UART_Controller:UART_Controller1|uart_tx_data_vec[3]             ; CLK          ; CLK         ; 0.000        ; 0.023      ; 0.471      ;
; 0.365 ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_data      ; UART_Controller:UART_Controller1|uart_tx_data_vec[1]             ; CLK          ; CLK         ; 0.000        ; 0.023      ; 0.472      ;
; 0.366 ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_data      ; UART_Controller:UART_Controller1|uart_tx_data_vec[2]             ; CLK          ; CLK         ; 0.000        ; 0.023      ; 0.473      ;
; 0.369 ; UART_Controller:UART_Controller1|uart_tx_data_vec[2]             ; UART_Controller:UART_Controller1|uart_tx_data_vec[1]             ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.489      ;
; 0.374 ; UART_Controller:UART_Controller1|uart_tx_data_vec[1]             ; UART_Controller:UART_Controller1|uart_tx_data_vec[0]             ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.496      ;
; 0.387 ; uart_writedata[1]                                                ; UART_Controller:UART_Controller1|uart_tx_data_vec[1]             ; CLK          ; CLK         ; 0.000        ; 0.034      ; 0.505      ;
; 0.401 ; uart_writedata[7]                                                ; UART_Controller:UART_Controller1|uart_tx_data_vec[7]             ; CLK          ; CLK         ; 0.000        ; 0.047      ; 0.532      ;
; 0.405 ; UART_Controller:UART_Controller1|uart_rx_data_vec[6]             ; uart_save_data[6]                                                ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.533      ;
; 0.406 ; UART_Controller:UART_Controller1|uart_rx_data_vec[6]             ; UART_Controller:UART_Controller1|uart_rx_data_vec[5]             ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.534      ;
; 0.417 ; UART_Controller:UART_Controller1|rx_baud_counter[5]              ; UART_Controller:UART_Controller1|rx_baud_tick                    ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.539      ;
; 0.423 ; UART_Controller:UART_Controller1|uart_rx_data_vec[3]             ; uart_save_data[3]                                                ; CLK          ; CLK         ; 0.000        ; 0.028      ; 0.535      ;
; 0.431 ; UART_Controller:UART_Controller1|rx_baud_counter[4]              ; UART_Controller:UART_Controller1|rx_baud_tick                    ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.553      ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -2.040   ; 0.186 ; N/A      ; N/A     ; -3.000              ;
;  CLK             ; -2.040   ; 0.186 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -128.794 ; 0.0   ; 0.0      ; 0.0     ; -129.395            ;
;  CLK             ; -128.794 ; 0.000 ; N/A      ; N/A     ; -129.395            ;
+------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; RXD           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DS_DP         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DS_G          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DS_C          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DS_D          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLK                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; TXD                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; RXD           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DS_DP         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; DS_G          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; DS_C          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; DS_D          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; RXD           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DS_DP         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; DS_G          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; DS_C          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; DS_D          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; RXD           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DS_DP         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DS_G          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DS_C          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DS_D          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 656      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 656      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 1     ; 1    ;
; Unconstrained Output Ports      ; 5     ; 5    ;
; Unconstrained Output Port Paths ; 5     ; 5    ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; CLK    ; CLK   ; Base ; Constrained ;
+--------+-------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; TXD        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; DS_C        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DS_D        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DS_DP       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DS_G        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RXD         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; TXD        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; DS_C        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DS_D        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DS_DP       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DS_G        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RXD         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Mon Nov 07 02:47:56 2016
Info: Command: quartus_sta FISC -c top
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLK CLK
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.040
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.040            -128.794 CLK 
Info (332146): Worst-case hold slack is 0.452
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.452               0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -129.395 CLK 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.804
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.804            -114.377 CLK 
Info (332146): Worst-case hold slack is 0.401
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.401               0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -129.395 CLK 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.310
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.310             -10.684 CLK 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.186               0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -93.609 CLK 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 783 megabytes
    Info: Processing ended: Mon Nov 07 02:47:59 2016
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


