#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Thu May 15 19:08:31 2025
# Process ID         : 13054
# Current directory  : /home/matthias/fpga_projects/BRISKI/hardware/vivado-impl
# Command line       : vivado
# Log file           : /home/matthias/fpga_projects/BRISKI/hardware/vivado-impl/vivado.log
# Journal file       : /home/matthias/fpga_projects/BRISKI/hardware/vivado-impl/vivado.jou
# Running On         : debian
# Platform           : Debian
# Operating System   : Debian GNU/Linux 12 (bookworm)
# Processor Detail   : AMD Ryzen 5 3600 6-Core Processor
# CPU Frequency      : 2744.676 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 16707 MB
# Swap memory        : 1022 MB
# Total Virtual      : 17730 MB
# Available Virtual  : 14234 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project /home/matthias/fpga_projects/vivado_projects/BRISKI_Basys3/BRISKI_Basys3.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/matthias/fpga_projects/vivado_projects/BRISKI_Basys3/BRISKI_Basys3.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.2/data/ip'.
exit
INFO: [Common 17-206] Exiting Vivado at Thu May 15 20:59:39 2025...
