# Yarc

Yet Another RiscV Core, implements RV32I

## Yarc Platform Architecture

![My Image](misc/platform_arch.png)

## Core Microarchitecture

The core follows the standard 5-stage pipelined model.

## Memory Subsystem

### Instruction Cache

### Data Cache

## Video Core

## Supported Extensions and Features

- [X] Zicsr
- [ ] M(multiplication/division)
- [ ] Atomics
- [ ] Debug Module
- [ ] MMU

## Milestones on the way to Boot Linux

- [X] rv32ui tests ok
- [ ] rv32mi tests ok
- [ ] Implement M extension
- [ ] Add atomics
- [ ] Attempt to boot OpenSBI

## FPGA Synthesis

TODO
