/**
 *
 * @file GPIO_RegisterDefines_DR12R.h
 * @copyright
 * @verbatim InDeviceMex 2021 @endverbatim
 *
 * @par Responsibility
 * @verbatim InDeviceMex Developers @endverbatim
 *
 * @version
 * @verbatim 1.0 @endverbatim
 *
 * @date
 * @verbatim 9 jul. 2021 @endverbatim
 *
 * @author
 * @verbatim InDeviceMex @endverbatim
 *
 * @par Change History
 * @verbatim
 * Date           Author     Version     Description
 * 9 jul. 2021     InDeviceMex    1.0         initial Version@endverbatim
 */

#ifndef XDRIVER_MCU_GPIO_PERIPHERAL_REGISTER_REGISTERDEFINES_REGISTERDEFINES_DRR_XHEADER_GPIO_REGISTERDEFINES_DR12R_H_
#define XDRIVER_MCU_GPIO_PERIPHERAL_REGISTER_REGISTERDEFINES_REGISTERDEFINES_DRR_XHEADER_GPIO_REGISTERDEFINES_DR12R_H_

#include <xDriver_MCU/GPIO/Peripheral/xHeader/GPIO_Enum.h>

/******************************************************************************************
 ************************************ 26 DR12R *********************************************
 ******************************************************************************************/
/*----------*/
#define GPIO_DR12R_R_PIN_MASK    ((UBase_t) 0x000000FFUL)
#define GPIO_DR12R_R_PIN_BIT    (0UL)
#define GPIO_DR12R_R_PIN_DIS    ((UBase_t) 0x00000000UL)
#define GPIO_DR12R_R_PIN_ENA    ((UBase_t) 0x000000FFUL)

#define GPIO_DR12R_PIN_MASK    ((UBase_t) 0x000000FFUL)
#define GPIO_DR12R_PIN_DIS    ((UBase_t) 0x00000000UL)
#define GPIO_DR12R_PIN_ENA    ((UBase_t) 0x000000FFUL)
/*----------*/

/*----------*/
#define GPIO_DR12R_R_PIN0_MASK    ((UBase_t) 0x00000001UL)
#define GPIO_DR12R_R_PIN0_BIT    (0UL)
#define GPIO_DR12R_R_PIN0_DIS    ((UBase_t) 0x00000000UL)
#define GPIO_DR12R_R_PIN0_ENA    ((UBase_t) 0x00000001UL)

#define GPIO_DR12R_PIN0_MASK    ((UBase_t) 0x00000001UL)
#define GPIO_DR12R_PIN0_DIS    ((UBase_t) 0x00000000UL)
#define GPIO_DR12R_PIN0_ENA    ((UBase_t) 0x00000001UL)
/*----------*/

/*----------*/
#define GPIO_DR12R_R_PIN1_MASK    ((UBase_t) 0x00000002UL)
#define GPIO_DR12R_R_PIN1_BIT    (1UL)
#define GPIO_DR12R_R_PIN1_DIS    ((UBase_t) 0x00000000UL)
#define GPIO_DR12R_R_PIN1_ENA    ((UBase_t) 0x00000002UL)

#define GPIO_DR12R_PIN1_MASK    ((UBase_t) 0x00000001UL)
#define GPIO_DR12R_PIN1_DIS    ((UBase_t) 0x00000000UL)
#define GPIO_DR12R_PIN1_ENA    ((UBase_t) 0x00000001UL)
/*----------*/

/*----------*/
#define GPIO_DR12R_R_PIN2_MASK    ((UBase_t) 0x00000004UL)
#define GPIO_DR12R_R_PIN2_BIT    (2UL)
#define GPIO_DR12R_R_PIN2_DIS    ((UBase_t) 0x00000000UL)
#define GPIO_DR12R_R_PIN2_ENA    ((UBase_t) 0x00000004UL)

#define GPIO_DR12R_PIN2_MASK    ((UBase_t) 0x00000001UL)
#define GPIO_DR12R_PIN2_DIS    ((UBase_t) 0x00000000UL)
#define GPIO_DR12R_PIN2_ENA    ((UBase_t) 0x00000001UL)
/*----------*/

/*----------*/
#define GPIO_DR12R_R_PIN3_MASK    ((UBase_t) 0x00000008UL)
#define GPIO_DR12R_R_PIN3_BIT    (3UL)
#define GPIO_DR12R_R_PIN3_DIS    ((UBase_t) 0x00000000UL)
#define GPIO_DR12R_R_PIN3_ENA    ((UBase_t) 0x00000008UL)

#define GPIO_DR12R_PIN3_MASK    ((UBase_t) 0x00000001UL)
#define GPIO_DR12R_PIN3_DIS    ((UBase_t) 0x00000000UL)
#define GPIO_DR12R_PIN3_ENA    ((UBase_t) 0x00000001UL)
/*----------*/

/*----------*/
#define GPIO_DR12R_R_PIN4_MASK    ((UBase_t) 0x00000010UL)
#define GPIO_DR12R_R_PIN4_BIT    (4UL)
#define GPIO_DR12R_R_PIN4_DIS    ((UBase_t) 0x00000000UL)
#define GPIO_DR12R_R_PIN4_ENA    ((UBase_t) 0x00000010UL)

#define GPIO_DR12R_PIN4_MASK    ((UBase_t) 0x00000001UL)
#define GPIO_DR12R_PIN4_DIS    ((UBase_t) 0x00000000UL)
#define GPIO_DR12R_PIN4_ENA    ((UBase_t) 0x00000001UL)
/*----------*/

/*----------*/
#define GPIO_DR12R_R_PIN5_MASK    ((UBase_t) 0x00000020UL)
#define GPIO_DR12R_R_PIN5_BIT    (5UL)
#define GPIO_DR12R_R_PIN5_DIS    ((UBase_t) 0x00000000UL)
#define GPIO_DR12R_R_PIN5_ENA    ((UBase_t) 0x00000020UL)

#define GPIO_DR12R_PIN5_MASK    ((UBase_t) 0x00000001UL)
#define GPIO_DR12R_PIN5_DIS    ((UBase_t) 0x00000000UL)
#define GPIO_DR12R_PIN5_ENA    ((UBase_t) 0x00000001UL)
/*----------*/

/*----------*/
#define GPIO_DR12R_R_PIN6_MASK    ((UBase_t) 0x00000040UL)
#define GPIO_DR12R_R_PIN6_BIT    (6UL)
#define GPIO_DR12R_R_PIN6_DIS    ((UBase_t) 0x00000000UL)
#define GPIO_DR12R_R_PIN6_ENA    ((UBase_t) 0x00000040UL)

#define GPIO_DR12R_PIN6_MASK    ((UBase_t) 0x00000001UL)
#define GPIO_DR12R_PIN6_DIS    ((UBase_t) 0x00000000UL)
#define GPIO_DR12R_PIN6_ENA    ((UBase_t) 0x00000001UL)
/*----------*/

/*----------*/
#define GPIO_DR12R_R_PIN7_MASK    ((UBase_t) 0x00000080UL)
#define GPIO_DR12R_R_PIN7_BIT    (7UL)
#define GPIO_DR12R_R_PIN7_DIS    ((UBase_t) 0x00000000UL)
#define GPIO_DR12R_R_PIN7_ENA    ((UBase_t) 0x00000080UL)

#define GPIO_DR12R_PIN7_MASK    ((UBase_t) 0x00000001UL)
#define GPIO_DR12R_PIN7_DIS    ((UBase_t) 0x00000000UL)
#define GPIO_DR12R_PIN7_ENA    ((UBase_t) 0x00000001UL)
/*----------*/

#endif /* XDRIVER_MCU_GPIO_PERIPHERAL_REGISTER_REGISTERDEFINES_REGISTERDEFINES_DRR_XHEADER_GPIO_REGISTERDEFINES_DR12R_H_ */
