Analysis & Elaboration report for v2
Sun Feb 12 17:18:14 2023
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration IP Cores Summary
  5. Source assignments for data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1
  6. Parameter Settings for User Entity Instance: counter:counter_1|lpm_counter:LPM_COUNTER_component
  7. Parameter Settings for User Entity Instance: one_bit_mux:PCSel_Mux
  8. Parameter Settings for User Entity Instance: program_counter:PC
  9. Parameter Settings for User Entity Instance: instruction_memory:Instruction_Mem
 10. Parameter Settings for User Entity Instance: one_bit_mux:ASel_Mux
 11. Parameter Settings for User Entity Instance: one_bit_mux:BSel_Mux
 12. Parameter Settings for User Entity Instance: data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component
 13. Parameter Settings for User Entity Instance: two_bit_mux:WBSel_Mux
 14. altsyncram Parameter Settings by Entity Instance
 15. Analysis & Elaboration Settings
 16. Port Connectivity Checks: "counter:counter_1"
 17. In-System Memory Content Editor Settings
 18. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                   ;
+------------------------------------+---------------------------------------------+
; Analysis & Elaboration Status      ; Successful - Sun Feb 12 17:18:14 2023       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; v2                                          ;
; Top-level Entity Name              ; SingleCycleProcessor2                       ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration IP Cores Summary                                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                            ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; RAM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory                                                                                                                                                                                                             ; data_memory.v   ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |SingleCycleProcessor2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |SingleCycleProcessor2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |SingleCycleProcessor2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |SingleCycleProcessor2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |SingleCycleProcessor2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; LPM_COUNTER  ; 20.1    ; N/A          ; N/A          ; |SingleCycleProcessor2|counter:counter_1                                                                                                                                                                                                                                                   ; counter.v       ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: counter:counter_1|lpm_counter:LPM_COUNTER_component ;
+------------------------+--------------+----------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                     ;
+------------------------+--------------+----------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                           ;
; LPM_WIDTH              ; 7            ; Signed Integer                                           ;
; LPM_DIRECTION          ; UP           ; Untyped                                                  ;
; LPM_MODULUS            ; 0            ; Untyped                                                  ;
; LPM_AVALUE             ; UNUSED       ; Untyped                                                  ;
; LPM_SVALUE             ; UNUSED       ; Untyped                                                  ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED  ; Untyped                                                  ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                  ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                  ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                       ;
; NOT_GATE_PUSH_BACK     ; ON           ; NOT_GATE_PUSH_BACK                                       ;
; CARRY_CNT_EN           ; SMART        ; Untyped                                                  ;
; LABWIDE_SCLR           ; ON           ; Untyped                                                  ;
; USE_NEW_VERSION        ; TRUE         ; Untyped                                                  ;
; CBXI_PARAMETER         ; cntr_dph     ; Untyped                                                  ;
+------------------------+--------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: one_bit_mux:PCSel_Mux ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; N              ; 32    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: program_counter:PC ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; N              ; 32    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: instruction_memory:Instruction_Mem ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; N              ; 32    ; Signed Integer                                         ;
; H              ; 16    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: one_bit_mux:ASel_Mux ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; N              ; 32    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: one_bit_mux:BSel_Mux ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; N              ; 32    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                  ; Type                                                                   ;
+------------------------------------+------------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                                                                ;
; OPERATION_MODE                     ; SINGLE_PORT            ; Untyped                                                                ;
; WIDTH_A                            ; 128                    ; Signed Integer                                                         ;
; WIDTHAD_A                          ; 16                     ; Signed Integer                                                         ;
; NUMWORDS_A                         ; 64                     ; Signed Integer                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                                                                ;
; WIDTH_B                            ; 1                      ; Untyped                                                                ;
; WIDTHAD_B                          ; 1                      ; Untyped                                                                ;
; NUMWORDS_B                         ; 1                      ; Untyped                                                                ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 16                     ; Signed Integer                                                         ;
; WIDTH_BYTEENA_B                    ; 1                      ; Untyped                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                      ; Signed Integer                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_WITH_NBE_READ ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ   ; Untyped                                                                ;
; INIT_FILE                          ; UNUSED                 ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                 ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                 ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                                                                ;
; DEVICE_FAMILY                      ; Cyclone IV E           ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_gfk1        ; Untyped                                                                ;
+------------------------------------+------------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: two_bit_mux:WBSel_Mux ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; N              ; 32    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                    ;
+-------------------------------------------+-----------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                   ;
+-------------------------------------------+-----------------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                                       ;
; Entity Instance                           ; data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                             ;
;     -- WIDTH_A                            ; 128                                                                                     ;
;     -- NUMWORDS_A                         ; 64                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
+-------------------------------------------+-----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                               ;
+------------------------------------------------------------------+-----------------------+--------------------+
; Option                                                           ; Setting               ; Default Value      ;
+------------------------------------------------------------------+-----------------------+--------------------+
; Device                                                           ; EP4CE115F29C7         ;                    ;
; Top-level entity name                                            ; SingleCycleProcessor2 ; v2                 ;
; Family name                                                      ; Cyclone IV E          ; Cyclone V          ;
; Use smart compilation                                            ; Off                   ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                    ; On                 ;
; Enable compact report table                                      ; Off                   ; Off                ;
; Restructure Multiplexers                                         ; Auto                  ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                   ; Off                ;
; Preserve fewer node names                                        ; On                    ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable                ; Enable             ;
; Verilog Version                                                  ; Verilog_2001          ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993             ; VHDL_1993          ;
; State Machine Processing                                         ; Auto                  ; Auto               ;
; Safe State Machine                                               ; Off                   ; Off                ;
; Extract Verilog State Machines                                   ; On                    ; On                 ;
; Extract VHDL State Machines                                      ; On                    ; On                 ;
; Ignore Verilog initial constructs                                ; Off                   ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000                  ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                   ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                    ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                    ; On                 ;
; Parallel Synthesis                                               ; On                    ; On                 ;
; DSP Block Balancing                                              ; Auto                  ; Auto               ;
; NOT Gate Push-Back                                               ; On                    ; On                 ;
; Power-Up Don't Care                                              ; On                    ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                   ; Off                ;
; Remove Duplicate Registers                                       ; On                    ; On                 ;
; Ignore CARRY Buffers                                             ; Off                   ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                   ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                   ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                   ; Off                ;
; Ignore LCELL Buffers                                             ; Off                   ; Off                ;
; Ignore SOFT Buffers                                              ; On                    ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                   ; Off                ;
; Optimization Technique                                           ; Balanced              ; Balanced           ;
; Carry Chain Length                                               ; 70                    ; 70                 ;
; Auto Carry Chains                                                ; On                    ; On                 ;
; Auto Open-Drain Pins                                             ; On                    ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                   ; Off                ;
; Auto ROM Replacement                                             ; On                    ; On                 ;
; Auto RAM Replacement                                             ; On                    ; On                 ;
; Auto DSP Block Replacement                                       ; On                    ; On                 ;
; Auto Shift Register Replacement                                  ; Auto                  ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto                  ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                    ; On                 ;
; Strict RAM Replacement                                           ; Off                   ; Off                ;
; Allow Synchronous Control Signals                                ; On                    ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                   ; Off                ;
; Auto RAM Block Balancing                                         ; On                    ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                   ; Off                ;
; Auto Resource Sharing                                            ; Off                   ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                   ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                   ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                   ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                    ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                   ; Off                ;
; Timing-Driven Synthesis                                          ; On                    ; On                 ;
; Report Parameter Settings                                        ; On                    ; On                 ;
; Report Source Assignments                                        ; On                    ; On                 ;
; Report Connectivity Checks                                       ; On                    ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                   ; Off                ;
; Synchronization Register Chain Length                            ; 2                     ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation    ; Normal compilation ;
; HDL message level                                                ; Level2                ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                   ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000                  ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000                  ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                   ; 100                ;
; Clock MUX Protection                                             ; On                    ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                   ; Off                ;
; Block Design Naming                                              ; Auto                  ; Auto               ;
; SDC constraint protection                                        ; Off                   ; Off                ;
; Synthesis Effort                                                 ; Auto                  ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                    ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                   ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium                ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto                  ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                    ; On                 ;
+------------------------------------------------------------------+-----------------------+--------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "counter:counter_1"                                                                     ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; q[5..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                                                           ;
+----------------+-------------+-------+-------+------------+------------------------------------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                                                     ;
+----------------+-------------+-------+-------+------------+------------------------------------------------------------------------------------------------------------------------+
; 0              ; RAM         ; 128   ; 64    ; Read/Write ; data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated ;
+----------------+-------------+-------+-------+------------+------------------------------------------------------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Sun Feb 12 17:17:15 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SingleCycleProcessor2 -c v2 --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning (10463): Verilog HDL Declaration warning at direct_mapped_cache_with_victim.v(26): "priority" is SystemVerilog-2005 keyword File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/direct_mapped_cache_with_victim.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file direct_mapped_cache_with_victim.v
    Info (12023): Found entity 1: direct_mapped_cache_with_victim File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/direct_mapped_cache_with_victim.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file controlsignal.v
    Info (12023): Found entity 1: ControlSignal File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file data_memory_controller.v
    Info (12023): Found entity 1: data_memory_controller File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file data_memory.v
    Info (12023): Found entity 1: data_memory File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file two_bit_mux.v
    Info (12023): Found entity 1: two_bit_mux File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/two_bit_mux.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file singlecycleprocessor2.v
    Info (12023): Found entity 1: SingleCycleProcessor2 File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file registerfile.v
    Info (12023): Found entity 1: RegisterFile File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file program_counter.v
    Info (12023): Found entity 1: program_counter File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/program_counter.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file one_bit_mux.v
    Info (12023): Found entity 1: one_bit_mux File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/one_bit_mux.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file instruction_memory.v
    Info (12023): Found entity 1: instruction_memory File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/instruction_memory.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file increment_pc_by_4.v
    Info (12023): Found entity 1: increment_pc_by_4 File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/increment_pc_by_4.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file immediate_generator.v
    Info (12023): Found entity 1: immediate_generator File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/immediate_generator.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file data_mem_loader.v
    Info (12023): Found entity 1: data_mem_loader File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_mem_loader.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file branchcmp.v
    Info (12023): Found entity 1: BranchCmp File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/BranchCmp.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu_32bit.v
    Info (12023): Found entity 1: ALU_32bit File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file adder_32_bit.v
    Info (12023): Found entity 1: adder_32_bit File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/adder_32_bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file top.v
    Info (12023): Found entity 1: top File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/top.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file counter.v
    Info (12023): Found entity 1: counter File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/counter.v Line: 40
Info (12127): Elaborating entity "SingleCycleProcessor2" for the top level hierarchy
Info (12128): Elaborating entity "counter" for hierarchy "counter:counter_1" File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v Line: 82
Info (12128): Elaborating entity "lpm_counter" for hierarchy "counter:counter_1|lpm_counter:LPM_COUNTER_component" File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/counter.v Line: 65
Info (12130): Elaborated megafunction instantiation "counter:counter_1|lpm_counter:LPM_COUNTER_component" File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/counter.v Line: 65
Info (12133): Instantiated megafunction "counter:counter_1|lpm_counter:LPM_COUNTER_component" with the following parameter: File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/counter.v Line: 65
    Info (12134): Parameter "lpm_direction" = "UP"
    Info (12134): Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info (12134): Parameter "lpm_type" = "LPM_COUNTER"
    Info (12134): Parameter "lpm_width" = "7"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_dph.tdf
    Info (12023): Found entity 1: cntr_dph File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/cntr_dph.tdf Line: 26
Info (12128): Elaborating entity "cntr_dph" for hierarchy "counter:counter_1|lpm_counter:LPM_COUNTER_component|cntr_dph:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.tdf Line: 259
Info (12128): Elaborating entity "one_bit_mux" for hierarchy "one_bit_mux:PCSel_Mux" File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v Line: 91
Info (12128): Elaborating entity "increment_pc_by_4" for hierarchy "increment_pc_by_4:PC_Adder" File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v Line: 96
Info (12128): Elaborating entity "program_counter" for hierarchy "program_counter:PC" File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v Line: 104
Info (12128): Elaborating entity "instruction_memory" for hierarchy "instruction_memory:Instruction_Mem" File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v Line: 109
Warning (10030): Net "memory.data_a" at instruction_memory.v(31) has no driver or initial value, using a default initial value '0' File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/instruction_memory.v Line: 31
Warning (10030): Net "memory.waddr_a" at instruction_memory.v(31) has no driver or initial value, using a default initial value '0' File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/instruction_memory.v Line: 31
Warning (10030): Net "memory.we_a" at instruction_memory.v(31) has no driver or initial value, using a default initial value '0' File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/instruction_memory.v Line: 31
Info (12128): Elaborating entity "RegisterFile" for hierarchy "RegisterFile:Register_File" File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v Line: 120
Info (10041): Inferred latch for "register_list[15][0]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[15][1]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[15][2]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[15][3]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[15][4]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[15][5]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[15][6]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[15][7]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[15][8]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[15][9]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[15][10]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[15][11]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[15][12]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[15][13]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[15][14]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[15][15]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[15][16]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[15][17]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[15][18]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[15][19]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[15][20]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[15][21]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[15][22]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[15][23]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[15][24]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[15][25]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[15][26]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[15][27]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[15][28]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[15][29]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[15][30]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[15][31]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[14][0]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[14][1]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[14][2]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[14][3]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[14][4]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[14][5]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[14][6]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[14][7]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[14][8]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[14][9]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[14][10]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[14][11]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[14][12]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[14][13]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[14][14]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[14][15]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[14][16]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[14][17]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[14][18]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[14][19]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[14][20]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[14][21]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[14][22]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[14][23]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[14][24]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[14][25]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[14][26]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[14][27]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[14][28]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[14][29]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[14][30]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[14][31]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[13][0]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[13][1]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[13][2]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[13][3]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[13][4]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[13][5]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[13][6]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[13][7]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[13][8]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[13][9]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[13][10]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[13][11]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[13][12]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[13][13]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[13][14]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[13][15]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[13][16]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[13][17]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[13][18]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[13][19]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[13][20]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[13][21]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[13][22]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[13][23]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[13][24]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[13][25]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[13][26]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[13][27]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[13][28]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[13][29]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[13][30]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[13][31]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[12][0]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[12][1]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[12][2]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[12][3]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[12][4]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[12][5]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[12][6]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[12][7]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[12][8]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[12][9]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[12][10]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[12][11]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[12][12]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[12][13]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[12][14]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[12][15]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[12][16]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[12][17]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[12][18]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[12][19]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[12][20]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[12][21]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[12][22]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[12][23]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[12][24]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[12][25]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[12][26]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[12][27]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[12][28]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[12][29]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[12][30]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[12][31]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[11][0]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[11][1]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[11][2]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[11][3]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[11][4]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[11][5]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[11][6]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[11][7]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[11][8]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[11][9]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[11][10]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[11][11]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[11][12]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[11][13]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[11][14]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[11][15]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[11][16]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[11][17]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[11][18]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[11][19]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[11][20]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[11][21]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[11][22]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[11][23]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[11][24]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[11][25]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[11][26]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[11][27]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[11][28]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[11][29]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[11][30]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[11][31]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[10][0]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[10][1]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[10][2]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[10][3]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[10][4]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[10][5]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[10][6]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[10][7]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[10][8]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[10][9]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[10][10]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[10][11]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[10][12]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[10][13]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[10][14]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[10][15]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[10][16]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[10][17]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[10][18]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[10][19]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[10][20]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[10][21]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[10][22]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[10][23]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[10][24]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[10][25]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[10][26]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[10][27]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[10][28]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[10][29]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[10][30]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[10][31]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[9][0]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[9][1]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[9][2]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[9][3]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[9][4]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[9][5]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[9][6]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[9][7]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[9][8]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[9][9]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[9][10]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[9][11]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[9][12]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[9][13]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[9][14]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[9][15]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[9][16]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[9][17]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[9][18]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[9][19]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[9][20]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[9][21]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[9][22]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[9][23]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[9][24]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[9][25]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[9][26]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[9][27]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[9][28]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[9][29]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[9][30]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[9][31]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[8][0]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[8][1]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[8][2]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[8][3]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[8][4]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[8][5]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[8][6]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[8][7]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[8][8]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[8][9]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[8][10]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[8][11]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[8][12]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[8][13]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[8][14]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[8][15]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[8][16]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[8][17]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[8][18]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[8][19]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[8][20]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[8][21]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[8][22]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[8][23]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[8][24]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[8][25]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[8][26]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[8][27]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[8][28]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[8][29]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[8][30]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[8][31]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[7][0]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[7][1]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[7][2]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[7][3]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[7][4]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[7][5]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[7][6]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[7][7]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[7][8]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[7][9]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[7][10]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[7][11]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[7][12]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[7][13]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[7][14]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[7][15]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[7][16]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[7][17]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[7][18]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[7][19]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[7][20]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[7][21]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[7][22]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[7][23]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[7][24]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[7][25]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[7][26]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[7][27]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[7][28]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[7][29]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[7][30]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[7][31]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[6][0]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[6][1]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[6][2]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[6][3]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[6][4]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[6][5]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[6][6]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[6][7]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[6][8]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[6][9]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[6][10]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[6][11]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[6][12]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[6][13]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[6][14]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[6][15]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[6][16]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[6][17]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[6][18]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[6][19]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[6][20]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[6][21]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[6][22]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[6][23]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[6][24]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[6][25]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[6][26]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[6][27]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[6][28]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[6][29]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[6][30]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[6][31]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[5][0]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[5][1]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[5][2]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[5][3]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[5][4]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[5][5]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[5][6]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[5][7]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[5][8]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[5][9]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[5][10]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[5][11]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[5][12]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[5][13]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[5][14]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[5][15]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[5][16]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[5][17]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[5][18]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[5][19]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[5][20]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[5][21]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[5][22]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[5][23]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[5][24]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[5][25]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[5][26]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[5][27]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[5][28]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[5][29]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[5][30]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[5][31]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[4][0]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[4][1]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[4][2]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[4][3]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[4][4]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[4][5]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[4][6]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[4][7]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[4][8]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[4][9]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[4][10]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[4][11]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[4][12]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[4][13]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[4][14]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[4][15]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[4][16]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[4][17]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[4][18]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[4][19]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[4][20]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[4][21]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[4][22]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[4][23]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[4][24]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[4][25]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[4][26]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[4][27]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[4][28]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[4][29]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[4][30]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[4][31]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[3][0]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[3][1]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[3][2]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[3][3]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[3][4]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[3][5]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[3][6]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[3][7]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[3][8]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[3][9]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[3][10]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[3][11]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[3][12]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[3][13]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[3][14]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[3][15]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[3][16]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[3][17]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[3][18]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[3][19]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[3][20]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[3][21]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[3][22]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[3][23]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[3][24]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[3][25]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[3][26]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[3][27]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[3][28]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[3][29]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[3][30]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[3][31]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[2][0]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[2][1]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[2][2]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[2][3]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[2][4]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[2][5]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[2][6]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[2][7]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[2][8]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[2][9]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[2][10]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[2][11]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[2][12]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[2][13]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[2][14]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[2][15]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[2][16]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[2][17]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[2][18]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[2][19]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[2][20]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[2][21]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[2][22]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[2][23]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[2][24]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[2][25]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[2][26]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[2][27]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[2][28]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[2][29]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[2][30]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[2][31]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[1][0]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[1][1]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[1][2]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[1][3]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[1][4]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[1][5]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[1][6]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[1][7]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[1][8]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[1][9]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[1][10]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[1][11]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[1][12]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[1][13]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[1][14]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[1][15]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[1][16]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[1][17]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[1][18]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[1][19]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[1][20]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[1][21]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[1][22]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[1][23]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[1][24]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[1][25]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[1][26]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[1][27]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[1][28]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[1][29]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[1][30]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (10041): Inferred latch for "register_list[1][31]" at RegisterFile.v(14) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v Line: 14
Info (12128): Elaborating entity "immediate_generator" for hierarchy "immediate_generator:Imm_Generator" File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v Line: 125
Info (12128): Elaborating entity "BranchCmp" for hierarchy "BranchCmp:Branch_Compare_Unit" File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v Line: 132
Warning (10230): Verilog HDL assignment warning at BranchCmp.v(17): truncated value with size 32 to match size of target (1) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/BranchCmp.v Line: 17
Warning (10230): Verilog HDL assignment warning at BranchCmp.v(22): truncated value with size 32 to match size of target (1) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/BranchCmp.v Line: 22
Warning (10230): Verilog HDL assignment warning at BranchCmp.v(24): truncated value with size 32 to match size of target (1) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/BranchCmp.v Line: 24
Info (12128): Elaborating entity "ALU_32bit" for hierarchy "ALU_32bit:ALU" File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v Line: 148
Warning (10270): Verilog HDL Case Statement warning at ALU_32bit.v(11): incomplete case statement has no default case item File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v Line: 11
Warning (10240): Verilog HDL Always Construct warning at ALU_32bit.v(9): inferring latch(es) for variable "o", which holds its previous value in one or more paths through the always construct File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v Line: 9
Warning (10240): Verilog HDL Always Construct warning at ALU_32bit.v(9): inferring latch(es) for variable "temp", which holds its previous value in one or more paths through the always construct File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v Line: 9
Info (10041): Inferred latch for "o[0]" at ALU_32bit.v(9) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v Line: 9
Info (10041): Inferred latch for "o[1]" at ALU_32bit.v(9) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v Line: 9
Info (10041): Inferred latch for "o[2]" at ALU_32bit.v(9) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v Line: 9
Info (10041): Inferred latch for "o[3]" at ALU_32bit.v(9) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v Line: 9
Info (10041): Inferred latch for "o[4]" at ALU_32bit.v(9) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v Line: 9
Info (10041): Inferred latch for "o[5]" at ALU_32bit.v(9) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v Line: 9
Info (10041): Inferred latch for "o[6]" at ALU_32bit.v(9) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v Line: 9
Info (10041): Inferred latch for "o[7]" at ALU_32bit.v(9) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v Line: 9
Info (10041): Inferred latch for "o[8]" at ALU_32bit.v(9) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v Line: 9
Info (10041): Inferred latch for "o[9]" at ALU_32bit.v(9) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v Line: 9
Info (10041): Inferred latch for "o[10]" at ALU_32bit.v(9) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v Line: 9
Info (10041): Inferred latch for "o[11]" at ALU_32bit.v(9) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v Line: 9
Info (10041): Inferred latch for "o[12]" at ALU_32bit.v(9) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v Line: 9
Info (10041): Inferred latch for "o[13]" at ALU_32bit.v(9) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v Line: 9
Info (10041): Inferred latch for "o[14]" at ALU_32bit.v(9) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v Line: 9
Info (10041): Inferred latch for "o[15]" at ALU_32bit.v(9) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v Line: 9
Info (10041): Inferred latch for "o[16]" at ALU_32bit.v(9) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v Line: 9
Info (10041): Inferred latch for "o[17]" at ALU_32bit.v(9) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v Line: 9
Info (10041): Inferred latch for "o[18]" at ALU_32bit.v(9) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v Line: 9
Info (10041): Inferred latch for "o[19]" at ALU_32bit.v(9) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v Line: 9
Info (10041): Inferred latch for "o[20]" at ALU_32bit.v(9) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v Line: 9
Info (10041): Inferred latch for "o[21]" at ALU_32bit.v(9) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v Line: 9
Info (10041): Inferred latch for "o[22]" at ALU_32bit.v(9) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v Line: 9
Info (10041): Inferred latch for "o[23]" at ALU_32bit.v(9) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v Line: 9
Info (10041): Inferred latch for "o[24]" at ALU_32bit.v(9) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v Line: 9
Info (10041): Inferred latch for "o[25]" at ALU_32bit.v(9) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v Line: 9
Info (10041): Inferred latch for "o[26]" at ALU_32bit.v(9) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v Line: 9
Info (10041): Inferred latch for "o[27]" at ALU_32bit.v(9) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v Line: 9
Info (10041): Inferred latch for "o[28]" at ALU_32bit.v(9) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v Line: 9
Info (10041): Inferred latch for "o[29]" at ALU_32bit.v(9) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v Line: 9
Info (10041): Inferred latch for "o[30]" at ALU_32bit.v(9) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v Line: 9
Info (10041): Inferred latch for "o[31]" at ALU_32bit.v(9) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v Line: 9
Info (12128): Elaborating entity "data_memory_controller" for hierarchy "data_memory_controller:Data_Mem" File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v Line: 159
Info (12128): Elaborating entity "direct_mapped_cache_with_victim" for hierarchy "data_memory_controller:Data_Mem|direct_mapped_cache_with_victim:cache" File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v Line: 34
Warning (10230): Verilog HDL assignment warning at direct_mapped_cache_with_victim.v(182): truncated value with size 9 to match size of target (8) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/direct_mapped_cache_with_victim.v Line: 182
Info (12128): Elaborating entity "data_memory" for hierarchy "data_memory_controller:Data_Mem|data_memory:Data_Memory" File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v Line: 44
Info (12128): Elaborating entity "altsyncram" for hierarchy "data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component" File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v Line: 89
Info (12130): Elaborated megafunction instantiation "data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component" File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v Line: 89
Info (12133): Instantiated megafunction "data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v Line: 89
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=RAM"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "width_a" = "128"
    Info (12134): Parameter "width_byteena_a" = "16"
Warning (287001): Assertion warning: Not using extra address lines in altsyncram megafunction design -- 64 memory words in side A specified but total number of address lines is 16 File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf Line: 63
Warning (287001): Assertion warning: Not using extra address lines in altsyncram megafunction design -- 64 memory words in side A specified but total number of address lines is 16 File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf Line: 66
Warning (287001): Assertion warning: Not using extra address lines in altsyncram megafunction design -- 64 memory words in side B specified but total number of address lines is 16 File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf Line: 69
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gfk1.tdf
    Info (12023): Found entity 1: altsyncram_gfk1 File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_gfk1" for hierarchy "data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dra2.tdf
    Info (12023): Found entity 1: altsyncram_dra2 File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_dra2" for hierarchy "data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1" File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf Line: 38
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf Line: 39
Info (12130): Elaborated megafunction instantiation "data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf Line: 39
Info (12133): Instantiated megafunction "data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf Line: 39
    Info (12134): Parameter "CVALUE" = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1380011264"
    Info (12134): Parameter "NUMWORDS" = "64"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "8"
    Info (12134): Parameter "WIDTH_WORD" = "128"
    Info (12134): Parameter "WIDTHAD" = "16"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (12128): Elaborating entity "data_mem_loader" for hierarchy "data_mem_loader:Data_Memory_Loader" File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v Line: 166
Info (12128): Elaborating entity "two_bit_mux" for hierarchy "two_bit_mux:WBSel_Mux" File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v Line: 173
Info (12128): Elaborating entity "ControlSignal" for hierarchy "ControlSignal:Control_Signal_Unit" File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v Line: 189
Warning (10270): Verilog HDL Case Statement warning at ControlSignal.v(87): incomplete case statement has no default case item File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v Line: 87
Warning (10240): Verilog HDL Always Construct warning at ControlSignal.v(87): inferring latch(es) for variable "temp", which holds its previous value in one or more paths through the always construct File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v Line: 87
Warning (10030): Net "ROM0.data_a" at ControlSignal.v(20) has no driver or initial value, using a default initial value '0' File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v Line: 20
Warning (10030): Net "ROM0.waddr_a[0]" at ControlSignal.v(20) has no driver or initial value, using a default initial value '0' File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v Line: 20
Warning (10030): Net "ROM1.data_a" at ControlSignal.v(21) has no driver or initial value, using a default initial value '0' File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v Line: 21
Warning (10030): Net "ROM1.waddr_a" at ControlSignal.v(21) has no driver or initial value, using a default initial value '0' File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v Line: 21
Warning (10030): Net "ROM2.data_a" at ControlSignal.v(22) has no driver or initial value, using a default initial value '0' File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v Line: 22
Warning (10030): Net "ROM2.waddr_a" at ControlSignal.v(22) has no driver or initial value, using a default initial value '0' File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v Line: 22
Warning (10030): Net "ROM3.data_a" at ControlSignal.v(23) has no driver or initial value, using a default initial value '0' File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v Line: 23
Warning (10030): Net "ROM3.waddr_a" at ControlSignal.v(23) has no driver or initial value, using a default initial value '0' File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v Line: 23
Warning (10030): Net "ROM4.data_a" at ControlSignal.v(24) has no driver or initial value, using a default initial value '0' File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v Line: 24
Warning (10030): Net "ROM4.waddr_a" at ControlSignal.v(24) has no driver or initial value, using a default initial value '0' File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v Line: 24
Warning (10030): Net "ROM5.data_a" at ControlSignal.v(25) has no driver or initial value, using a default initial value '0' File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v Line: 25
Warning (10030): Net "ROM5.waddr_a" at ControlSignal.v(25) has no driver or initial value, using a default initial value '0' File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v Line: 25
Warning (10030): Net "ROM6.data_a" at ControlSignal.v(26) has no driver or initial value, using a default initial value '0' File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v Line: 26
Warning (10030): Net "ROM6.waddr_a" at ControlSignal.v(26) has no driver or initial value, using a default initial value '0' File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v Line: 26
Warning (10030): Net "ROM0.we_a" at ControlSignal.v(20) has no driver or initial value, using a default initial value '0' File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v Line: 20
Warning (10030): Net "ROM1.we_a" at ControlSignal.v(21) has no driver or initial value, using a default initial value '0' File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v Line: 21
Warning (10030): Net "ROM2.we_a" at ControlSignal.v(22) has no driver or initial value, using a default initial value '0' File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v Line: 22
Warning (10030): Net "ROM3.we_a" at ControlSignal.v(23) has no driver or initial value, using a default initial value '0' File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v Line: 23
Warning (10030): Net "ROM4.we_a" at ControlSignal.v(24) has no driver or initial value, using a default initial value '0' File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v Line: 24
Warning (10030): Net "ROM5.we_a" at ControlSignal.v(25) has no driver or initial value, using a default initial value '0' File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v Line: 25
Warning (10030): Net "ROM6.we_a" at ControlSignal.v(26) has no driver or initial value, using a default initial value '0' File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v Line: 26
Info (10041): Inferred latch for "temp[0]" at ControlSignal.v(87) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v Line: 87
Info (10041): Inferred latch for "temp[1]" at ControlSignal.v(87) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v Line: 87
Info (10041): Inferred latch for "temp[2]" at ControlSignal.v(87) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v Line: 87
Info (10041): Inferred latch for "temp[3]" at ControlSignal.v(87) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v Line: 87
Info (10041): Inferred latch for "temp[4]" at ControlSignal.v(87) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v Line: 87
Info (10041): Inferred latch for "temp[5]" at ControlSignal.v(87) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v Line: 87
Info (10041): Inferred latch for "temp[6]" at ControlSignal.v(87) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v Line: 87
Info (10041): Inferred latch for "temp[7]" at ControlSignal.v(87) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v Line: 87
Info (10041): Inferred latch for "temp[8]" at ControlSignal.v(87) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v Line: 87
Info (10041): Inferred latch for "temp[9]" at ControlSignal.v(87) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v Line: 87
Info (10041): Inferred latch for "temp[10]" at ControlSignal.v(87) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v Line: 87
Info (10041): Inferred latch for "temp[11]" at ControlSignal.v(87) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v Line: 87
Info (10041): Inferred latch for "temp[12]" at ControlSignal.v(87) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v Line: 87
Info (10041): Inferred latch for "temp[13]" at ControlSignal.v(87) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v Line: 87
Info (10041): Inferred latch for "temp[14]" at ControlSignal.v(87) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v Line: 87
Info (10041): Inferred latch for "temp[15]" at ControlSignal.v(87) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v Line: 87
Info (10041): Inferred latch for "temp[16]" at ControlSignal.v(87) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v Line: 87
Info (10041): Inferred latch for "temp[17]" at ControlSignal.v(87) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v Line: 87
Info (10041): Inferred latch for "temp[18]" at ControlSignal.v(87) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v Line: 87
Info (10041): Inferred latch for "temp[19]" at ControlSignal.v(87) File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v Line: 87
Warning (12010): Port "address_a" on the entity instantiation of "altsyncram_component" is connected to a signal of width 6. The formal width of the signal in the module is 16.  The extra bits will be driven by GND. File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v Line: 89
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2023.02.12.17:18:01 Progress: Loading sld7b9f9813/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7b9f9813/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/ip/sld7b9f9813/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7b9f9813/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/ip/sld7b9f9813/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7b9f9813/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/ip/sld7b9f9813/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7b9f9813/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/ip/sld7b9f9813/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld7b9f9813/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/ip/sld7b9f9813/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/ip/sld7b9f9813/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7b9f9813/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/ip/sld7b9f9813/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 39 warnings
    Info: Peak virtual memory: 4860 megabytes
    Info: Processing ended: Sun Feb 12 17:18:14 2023
    Info: Elapsed time: 00:00:59
    Info: Total CPU time (on all processors): 00:00:27


