
AD7606-withLibrary.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000cf7c  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000790  0800d120  0800d120  0000e120  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d8b0  0800d8b0  0000f25c  2**0
                  CONTENTS
  4 .ARM          00000008  0800d8b0  0800d8b0  0000e8b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d8b8  0800d8b8  0000f25c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d8b8  0800d8b8  0000e8b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800d8bc  0800d8bc  0000e8bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000025c  20000000  0800d8c0  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000063c  20000260  0800db1c  0000f260  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  2000089c  0800db1c  0000f89c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000f25c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001bd1d  00000000  00000000  0000f28c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003dfc  00000000  00000000  0002afa9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000016b8  00000000  00000000  0002eda8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001173  00000000  00000000  00030460  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019f3a  00000000  00000000  000315d3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001add6  00000000  00000000  0004b50d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000963f2  00000000  00000000  000662e3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000fc6d5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007458  00000000  00000000  000fc718  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_loclists 0000001f  00000000  00000000  00103b70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006f  00000000  00000000  00103b8f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000260 	.word	0x20000260
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800d104 	.word	0x0800d104

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000264 	.word	0x20000264
 80001dc:	0800d104 	.word	0x0800d104

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b9a0 	b.w	8000ff0 <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f83c 	bl	8000d34 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__aeabi_d2lz>:
 8000cc8:	b538      	push	{r3, r4, r5, lr}
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2300      	movs	r3, #0
 8000cce:	4604      	mov	r4, r0
 8000cd0:	460d      	mov	r5, r1
 8000cd2:	f7ff ff0b 	bl	8000aec <__aeabi_dcmplt>
 8000cd6:	b928      	cbnz	r0, 8000ce4 <__aeabi_d2lz+0x1c>
 8000cd8:	4620      	mov	r0, r4
 8000cda:	4629      	mov	r1, r5
 8000cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce0:	f000 b80a 	b.w	8000cf8 <__aeabi_d2ulz>
 8000ce4:	4620      	mov	r0, r4
 8000ce6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cea:	f000 f805 	bl	8000cf8 <__aeabi_d2ulz>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	bd38      	pop	{r3, r4, r5, pc}
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_d2ulz>:
 8000cf8:	b5d0      	push	{r4, r6, r7, lr}
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	@ (8000d2c <__aeabi_d2ulz+0x34>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4606      	mov	r6, r0
 8000d00:	460f      	mov	r7, r1
 8000d02:	f7ff fc81 	bl	8000608 <__aeabi_dmul>
 8000d06:	f7ff ff57 	bl	8000bb8 <__aeabi_d2uiz>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	f7ff fc02 	bl	8000514 <__aeabi_ui2d>
 8000d10:	4b07      	ldr	r3, [pc, #28]	@ (8000d30 <__aeabi_d2ulz+0x38>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	f7ff fc78 	bl	8000608 <__aeabi_dmul>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	4639      	mov	r1, r7
 8000d20:	f7ff faba 	bl	8000298 <__aeabi_dsub>
 8000d24:	f7ff ff48 	bl	8000bb8 <__aeabi_d2uiz>
 8000d28:	4621      	mov	r1, r4
 8000d2a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d2c:	3df00000 	.word	0x3df00000
 8000d30:	41f00000 	.word	0x41f00000

08000d34 <__udivmoddi4>:
 8000d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d38:	9d08      	ldr	r5, [sp, #32]
 8000d3a:	460c      	mov	r4, r1
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	d14e      	bne.n	8000dde <__udivmoddi4+0xaa>
 8000d40:	4694      	mov	ip, r2
 8000d42:	458c      	cmp	ip, r1
 8000d44:	4686      	mov	lr, r0
 8000d46:	fab2 f282 	clz	r2, r2
 8000d4a:	d962      	bls.n	8000e12 <__udivmoddi4+0xde>
 8000d4c:	b14a      	cbz	r2, 8000d62 <__udivmoddi4+0x2e>
 8000d4e:	f1c2 0320 	rsb	r3, r2, #32
 8000d52:	4091      	lsls	r1, r2
 8000d54:	fa20 f303 	lsr.w	r3, r0, r3
 8000d58:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d5c:	4319      	orrs	r1, r3
 8000d5e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d62:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d66:	fa1f f68c 	uxth.w	r6, ip
 8000d6a:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d6e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d72:	fb07 1114 	mls	r1, r7, r4, r1
 8000d76:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d7a:	fb04 f106 	mul.w	r1, r4, r6
 8000d7e:	4299      	cmp	r1, r3
 8000d80:	d90a      	bls.n	8000d98 <__udivmoddi4+0x64>
 8000d82:	eb1c 0303 	adds.w	r3, ip, r3
 8000d86:	f104 30ff 	add.w	r0, r4, #4294967295
 8000d8a:	f080 8112 	bcs.w	8000fb2 <__udivmoddi4+0x27e>
 8000d8e:	4299      	cmp	r1, r3
 8000d90:	f240 810f 	bls.w	8000fb2 <__udivmoddi4+0x27e>
 8000d94:	3c02      	subs	r4, #2
 8000d96:	4463      	add	r3, ip
 8000d98:	1a59      	subs	r1, r3, r1
 8000d9a:	fa1f f38e 	uxth.w	r3, lr
 8000d9e:	fbb1 f0f7 	udiv	r0, r1, r7
 8000da2:	fb07 1110 	mls	r1, r7, r0, r1
 8000da6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000daa:	fb00 f606 	mul.w	r6, r0, r6
 8000dae:	429e      	cmp	r6, r3
 8000db0:	d90a      	bls.n	8000dc8 <__udivmoddi4+0x94>
 8000db2:	eb1c 0303 	adds.w	r3, ip, r3
 8000db6:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dba:	f080 80fc 	bcs.w	8000fb6 <__udivmoddi4+0x282>
 8000dbe:	429e      	cmp	r6, r3
 8000dc0:	f240 80f9 	bls.w	8000fb6 <__udivmoddi4+0x282>
 8000dc4:	4463      	add	r3, ip
 8000dc6:	3802      	subs	r0, #2
 8000dc8:	1b9b      	subs	r3, r3, r6
 8000dca:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000dce:	2100      	movs	r1, #0
 8000dd0:	b11d      	cbz	r5, 8000dda <__udivmoddi4+0xa6>
 8000dd2:	40d3      	lsrs	r3, r2
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	e9c5 3200 	strd	r3, r2, [r5]
 8000dda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dde:	428b      	cmp	r3, r1
 8000de0:	d905      	bls.n	8000dee <__udivmoddi4+0xba>
 8000de2:	b10d      	cbz	r5, 8000de8 <__udivmoddi4+0xb4>
 8000de4:	e9c5 0100 	strd	r0, r1, [r5]
 8000de8:	2100      	movs	r1, #0
 8000dea:	4608      	mov	r0, r1
 8000dec:	e7f5      	b.n	8000dda <__udivmoddi4+0xa6>
 8000dee:	fab3 f183 	clz	r1, r3
 8000df2:	2900      	cmp	r1, #0
 8000df4:	d146      	bne.n	8000e84 <__udivmoddi4+0x150>
 8000df6:	42a3      	cmp	r3, r4
 8000df8:	d302      	bcc.n	8000e00 <__udivmoddi4+0xcc>
 8000dfa:	4290      	cmp	r0, r2
 8000dfc:	f0c0 80f0 	bcc.w	8000fe0 <__udivmoddi4+0x2ac>
 8000e00:	1a86      	subs	r6, r0, r2
 8000e02:	eb64 0303 	sbc.w	r3, r4, r3
 8000e06:	2001      	movs	r0, #1
 8000e08:	2d00      	cmp	r5, #0
 8000e0a:	d0e6      	beq.n	8000dda <__udivmoddi4+0xa6>
 8000e0c:	e9c5 6300 	strd	r6, r3, [r5]
 8000e10:	e7e3      	b.n	8000dda <__udivmoddi4+0xa6>
 8000e12:	2a00      	cmp	r2, #0
 8000e14:	f040 8090 	bne.w	8000f38 <__udivmoddi4+0x204>
 8000e18:	eba1 040c 	sub.w	r4, r1, ip
 8000e1c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e20:	fa1f f78c 	uxth.w	r7, ip
 8000e24:	2101      	movs	r1, #1
 8000e26:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e2a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e2e:	fb08 4416 	mls	r4, r8, r6, r4
 8000e32:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e36:	fb07 f006 	mul.w	r0, r7, r6
 8000e3a:	4298      	cmp	r0, r3
 8000e3c:	d908      	bls.n	8000e50 <__udivmoddi4+0x11c>
 8000e3e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e42:	f106 34ff 	add.w	r4, r6, #4294967295
 8000e46:	d202      	bcs.n	8000e4e <__udivmoddi4+0x11a>
 8000e48:	4298      	cmp	r0, r3
 8000e4a:	f200 80cd 	bhi.w	8000fe8 <__udivmoddi4+0x2b4>
 8000e4e:	4626      	mov	r6, r4
 8000e50:	1a1c      	subs	r4, r3, r0
 8000e52:	fa1f f38e 	uxth.w	r3, lr
 8000e56:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e5a:	fb08 4410 	mls	r4, r8, r0, r4
 8000e5e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e62:	fb00 f707 	mul.w	r7, r0, r7
 8000e66:	429f      	cmp	r7, r3
 8000e68:	d908      	bls.n	8000e7c <__udivmoddi4+0x148>
 8000e6a:	eb1c 0303 	adds.w	r3, ip, r3
 8000e6e:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e72:	d202      	bcs.n	8000e7a <__udivmoddi4+0x146>
 8000e74:	429f      	cmp	r7, r3
 8000e76:	f200 80b0 	bhi.w	8000fda <__udivmoddi4+0x2a6>
 8000e7a:	4620      	mov	r0, r4
 8000e7c:	1bdb      	subs	r3, r3, r7
 8000e7e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e82:	e7a5      	b.n	8000dd0 <__udivmoddi4+0x9c>
 8000e84:	f1c1 0620 	rsb	r6, r1, #32
 8000e88:	408b      	lsls	r3, r1
 8000e8a:	fa22 f706 	lsr.w	r7, r2, r6
 8000e8e:	431f      	orrs	r7, r3
 8000e90:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e94:	fa04 f301 	lsl.w	r3, r4, r1
 8000e98:	ea43 030c 	orr.w	r3, r3, ip
 8000e9c:	40f4      	lsrs	r4, r6
 8000e9e:	fa00 f801 	lsl.w	r8, r0, r1
 8000ea2:	0c38      	lsrs	r0, r7, #16
 8000ea4:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000ea8:	fbb4 fef0 	udiv	lr, r4, r0
 8000eac:	fa1f fc87 	uxth.w	ip, r7
 8000eb0:	fb00 441e 	mls	r4, r0, lr, r4
 8000eb4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000eb8:	fb0e f90c 	mul.w	r9, lr, ip
 8000ebc:	45a1      	cmp	r9, r4
 8000ebe:	fa02 f201 	lsl.w	r2, r2, r1
 8000ec2:	d90a      	bls.n	8000eda <__udivmoddi4+0x1a6>
 8000ec4:	193c      	adds	r4, r7, r4
 8000ec6:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000eca:	f080 8084 	bcs.w	8000fd6 <__udivmoddi4+0x2a2>
 8000ece:	45a1      	cmp	r9, r4
 8000ed0:	f240 8081 	bls.w	8000fd6 <__udivmoddi4+0x2a2>
 8000ed4:	f1ae 0e02 	sub.w	lr, lr, #2
 8000ed8:	443c      	add	r4, r7
 8000eda:	eba4 0409 	sub.w	r4, r4, r9
 8000ede:	fa1f f983 	uxth.w	r9, r3
 8000ee2:	fbb4 f3f0 	udiv	r3, r4, r0
 8000ee6:	fb00 4413 	mls	r4, r0, r3, r4
 8000eea:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000eee:	fb03 fc0c 	mul.w	ip, r3, ip
 8000ef2:	45a4      	cmp	ip, r4
 8000ef4:	d907      	bls.n	8000f06 <__udivmoddi4+0x1d2>
 8000ef6:	193c      	adds	r4, r7, r4
 8000ef8:	f103 30ff 	add.w	r0, r3, #4294967295
 8000efc:	d267      	bcs.n	8000fce <__udivmoddi4+0x29a>
 8000efe:	45a4      	cmp	ip, r4
 8000f00:	d965      	bls.n	8000fce <__udivmoddi4+0x29a>
 8000f02:	3b02      	subs	r3, #2
 8000f04:	443c      	add	r4, r7
 8000f06:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000f0a:	fba0 9302 	umull	r9, r3, r0, r2
 8000f0e:	eba4 040c 	sub.w	r4, r4, ip
 8000f12:	429c      	cmp	r4, r3
 8000f14:	46ce      	mov	lr, r9
 8000f16:	469c      	mov	ip, r3
 8000f18:	d351      	bcc.n	8000fbe <__udivmoddi4+0x28a>
 8000f1a:	d04e      	beq.n	8000fba <__udivmoddi4+0x286>
 8000f1c:	b155      	cbz	r5, 8000f34 <__udivmoddi4+0x200>
 8000f1e:	ebb8 030e 	subs.w	r3, r8, lr
 8000f22:	eb64 040c 	sbc.w	r4, r4, ip
 8000f26:	fa04 f606 	lsl.w	r6, r4, r6
 8000f2a:	40cb      	lsrs	r3, r1
 8000f2c:	431e      	orrs	r6, r3
 8000f2e:	40cc      	lsrs	r4, r1
 8000f30:	e9c5 6400 	strd	r6, r4, [r5]
 8000f34:	2100      	movs	r1, #0
 8000f36:	e750      	b.n	8000dda <__udivmoddi4+0xa6>
 8000f38:	f1c2 0320 	rsb	r3, r2, #32
 8000f3c:	fa20 f103 	lsr.w	r1, r0, r3
 8000f40:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f44:	fa24 f303 	lsr.w	r3, r4, r3
 8000f48:	4094      	lsls	r4, r2
 8000f4a:	430c      	orrs	r4, r1
 8000f4c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f50:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f54:	fa1f f78c 	uxth.w	r7, ip
 8000f58:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f5c:	fb08 3110 	mls	r1, r8, r0, r3
 8000f60:	0c23      	lsrs	r3, r4, #16
 8000f62:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f66:	fb00 f107 	mul.w	r1, r0, r7
 8000f6a:	4299      	cmp	r1, r3
 8000f6c:	d908      	bls.n	8000f80 <__udivmoddi4+0x24c>
 8000f6e:	eb1c 0303 	adds.w	r3, ip, r3
 8000f72:	f100 36ff 	add.w	r6, r0, #4294967295
 8000f76:	d22c      	bcs.n	8000fd2 <__udivmoddi4+0x29e>
 8000f78:	4299      	cmp	r1, r3
 8000f7a:	d92a      	bls.n	8000fd2 <__udivmoddi4+0x29e>
 8000f7c:	3802      	subs	r0, #2
 8000f7e:	4463      	add	r3, ip
 8000f80:	1a5b      	subs	r3, r3, r1
 8000f82:	b2a4      	uxth	r4, r4
 8000f84:	fbb3 f1f8 	udiv	r1, r3, r8
 8000f88:	fb08 3311 	mls	r3, r8, r1, r3
 8000f8c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f90:	fb01 f307 	mul.w	r3, r1, r7
 8000f94:	42a3      	cmp	r3, r4
 8000f96:	d908      	bls.n	8000faa <__udivmoddi4+0x276>
 8000f98:	eb1c 0404 	adds.w	r4, ip, r4
 8000f9c:	f101 36ff 	add.w	r6, r1, #4294967295
 8000fa0:	d213      	bcs.n	8000fca <__udivmoddi4+0x296>
 8000fa2:	42a3      	cmp	r3, r4
 8000fa4:	d911      	bls.n	8000fca <__udivmoddi4+0x296>
 8000fa6:	3902      	subs	r1, #2
 8000fa8:	4464      	add	r4, ip
 8000faa:	1ae4      	subs	r4, r4, r3
 8000fac:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000fb0:	e739      	b.n	8000e26 <__udivmoddi4+0xf2>
 8000fb2:	4604      	mov	r4, r0
 8000fb4:	e6f0      	b.n	8000d98 <__udivmoddi4+0x64>
 8000fb6:	4608      	mov	r0, r1
 8000fb8:	e706      	b.n	8000dc8 <__udivmoddi4+0x94>
 8000fba:	45c8      	cmp	r8, r9
 8000fbc:	d2ae      	bcs.n	8000f1c <__udivmoddi4+0x1e8>
 8000fbe:	ebb9 0e02 	subs.w	lr, r9, r2
 8000fc2:	eb63 0c07 	sbc.w	ip, r3, r7
 8000fc6:	3801      	subs	r0, #1
 8000fc8:	e7a8      	b.n	8000f1c <__udivmoddi4+0x1e8>
 8000fca:	4631      	mov	r1, r6
 8000fcc:	e7ed      	b.n	8000faa <__udivmoddi4+0x276>
 8000fce:	4603      	mov	r3, r0
 8000fd0:	e799      	b.n	8000f06 <__udivmoddi4+0x1d2>
 8000fd2:	4630      	mov	r0, r6
 8000fd4:	e7d4      	b.n	8000f80 <__udivmoddi4+0x24c>
 8000fd6:	46d6      	mov	lr, sl
 8000fd8:	e77f      	b.n	8000eda <__udivmoddi4+0x1a6>
 8000fda:	4463      	add	r3, ip
 8000fdc:	3802      	subs	r0, #2
 8000fde:	e74d      	b.n	8000e7c <__udivmoddi4+0x148>
 8000fe0:	4606      	mov	r6, r0
 8000fe2:	4623      	mov	r3, r4
 8000fe4:	4608      	mov	r0, r1
 8000fe6:	e70f      	b.n	8000e08 <__udivmoddi4+0xd4>
 8000fe8:	3e02      	subs	r6, #2
 8000fea:	4463      	add	r3, ip
 8000fec:	e730      	b.n	8000e50 <__udivmoddi4+0x11c>
 8000fee:	bf00      	nop

08000ff0 <__aeabi_idiv0>:
 8000ff0:	4770      	bx	lr
 8000ff2:	bf00      	nop

08000ff4 <ad7606_spi_reg_read>:
 *                  0 - No errors encountered.
*******************************************************************************/
int32_t ad7606_spi_reg_read(struct ad7606_dev *dev,
			    uint8_t reg_addr,
			    uint8_t *reg_data)
{
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	b088      	sub	sp, #32
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	60f8      	str	r0, [r7, #12]
 8000ffc:	460b      	mov	r3, r1
 8000ffe:	607a      	str	r2, [r7, #4]
 8001000:	72fb      	strb	r3, [r7, #11]
	uint8_t buf[3];
	uint8_t crc;
	uint32_t sz = 2;
 8001002:	2302      	movs	r3, #2
 8001004:	61fb      	str	r3, [r7, #28]
	int32_t ret;

	if (!dev->sw_mode)
 8001006:	68fb      	ldr	r3, [r7, #12]
 8001008:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 800100c:	f083 0301 	eor.w	r3, r3, #1
 8001010:	b2db      	uxtb	r3, r3
 8001012:	2b00      	cmp	r3, #0
 8001014:	d002      	beq.n	800101c <ad7606_spi_reg_read+0x28>
		return -ENOTSUP;
 8001016:	f06f 0385 	mvn.w	r3, #133	@ 0x85
 800101a:	e081      	b.n	8001120 <ad7606_spi_reg_read+0x12c>

	buf[0] = AD7606_RD_FLAG_MSK(reg_addr);
 800101c:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8001020:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001024:	b25b      	sxtb	r3, r3
 8001026:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800102a:	b25b      	sxtb	r3, r3
 800102c:	b2db      	uxtb	r3, r3
 800102e:	743b      	strb	r3, [r7, #16]
	buf[1] = 0x00;
 8001030:	2300      	movs	r3, #0
 8001032:	747b      	strb	r3, [r7, #17]
	if (dev->digital_diag_enable.int_crc_err_en) {
 8001034:	68fb      	ldr	r3, [r7, #12]
 8001036:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 800103a:	f003 0304 	and.w	r3, r3, #4
 800103e:	b2db      	uxtb	r3, r3
 8001040:	2b00      	cmp	r3, #0
 8001042:	d00d      	beq.n	8001060 <ad7606_spi_reg_read+0x6c>
		crc = no_os_crc8(ad7606_crc8, buf, 2, 0);
 8001044:	f107 0110 	add.w	r1, r7, #16
 8001048:	2300      	movs	r3, #0
 800104a:	2202      	movs	r2, #2
 800104c:	4836      	ldr	r0, [pc, #216]	@ (8001128 <ad7606_spi_reg_read+0x134>)
 800104e:	f002 f80e 	bl	800306e <no_os_crc8>
 8001052:	4603      	mov	r3, r0
 8001054:	76fb      	strb	r3, [r7, #27]
		buf[2] = crc;
 8001056:	7efb      	ldrb	r3, [r7, #27]
 8001058:	74bb      	strb	r3, [r7, #18]
		sz += 1;
 800105a:	69fb      	ldr	r3, [r7, #28]
 800105c:	3301      	adds	r3, #1
 800105e:	61fb      	str	r3, [r7, #28]
	}
	ret = no_os_spi_write_and_read(dev->spi_desc, buf, sz);
 8001060:	68fb      	ldr	r3, [r7, #12]
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	69fa      	ldr	r2, [r7, #28]
 8001066:	b292      	uxth	r2, r2
 8001068:	f107 0110 	add.w	r1, r7, #16
 800106c:	4618      	mov	r0, r3
 800106e:	f003 fa01 	bl	8004474 <no_os_spi_write_and_read>
 8001072:	6178      	str	r0, [r7, #20]
	if (ret < 0)
 8001074:	697b      	ldr	r3, [r7, #20]
 8001076:	2b00      	cmp	r3, #0
 8001078:	da01      	bge.n	800107e <ad7606_spi_reg_read+0x8a>
		return ret;
 800107a:	697b      	ldr	r3, [r7, #20]
 800107c:	e050      	b.n	8001120 <ad7606_spi_reg_read+0x12c>

	dev->reg_mode = true;
 800107e:	68fb      	ldr	r3, [r7, #12]
 8001080:	2201      	movs	r2, #1
 8001082:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b

	buf[0] = AD7606_RD_FLAG_MSK(reg_addr);
 8001086:	f997 300b 	ldrsb.w	r3, [r7, #11]
 800108a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800108e:	b25b      	sxtb	r3, r3
 8001090:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001094:	b25b      	sxtb	r3, r3
 8001096:	b2db      	uxtb	r3, r3
 8001098:	743b      	strb	r3, [r7, #16]
	buf[1] = 0x00;
 800109a:	2300      	movs	r3, #0
 800109c:	747b      	strb	r3, [r7, #17]
	if (dev->digital_diag_enable.int_crc_err_en) {
 800109e:	68fb      	ldr	r3, [r7, #12]
 80010a0:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 80010a4:	f003 0304 	and.w	r3, r3, #4
 80010a8:	b2db      	uxtb	r3, r3
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d00a      	beq.n	80010c4 <ad7606_spi_reg_read+0xd0>
		crc = no_os_crc8(ad7606_crc8, buf, 2, 0);
 80010ae:	f107 0110 	add.w	r1, r7, #16
 80010b2:	2300      	movs	r3, #0
 80010b4:	2202      	movs	r2, #2
 80010b6:	481c      	ldr	r0, [pc, #112]	@ (8001128 <ad7606_spi_reg_read+0x134>)
 80010b8:	f001 ffd9 	bl	800306e <no_os_crc8>
 80010bc:	4603      	mov	r3, r0
 80010be:	76fb      	strb	r3, [r7, #27]
		buf[2] = crc;
 80010c0:	7efb      	ldrb	r3, [r7, #27]
 80010c2:	74bb      	strb	r3, [r7, #18]
	}
	ret = no_os_spi_write_and_read(dev->spi_desc, buf, sz);
 80010c4:	68fb      	ldr	r3, [r7, #12]
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	69fa      	ldr	r2, [r7, #28]
 80010ca:	b292      	uxth	r2, r2
 80010cc:	f107 0110 	add.w	r1, r7, #16
 80010d0:	4618      	mov	r0, r3
 80010d2:	f003 f9cf 	bl	8004474 <no_os_spi_write_and_read>
 80010d6:	6178      	str	r0, [r7, #20]
	if (ret < 0)
 80010d8:	697b      	ldr	r3, [r7, #20]
 80010da:	2b00      	cmp	r3, #0
 80010dc:	da01      	bge.n	80010e2 <ad7606_spi_reg_read+0xee>
		return ret;
 80010de:	697b      	ldr	r3, [r7, #20]
 80010e0:	e01e      	b.n	8001120 <ad7606_spi_reg_read+0x12c>

	if (dev->digital_diag_enable.int_crc_err_en) {
 80010e2:	68fb      	ldr	r3, [r7, #12]
 80010e4:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 80010e8:	f003 0304 	and.w	r3, r3, #4
 80010ec:	b2db      	uxtb	r3, r3
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d00f      	beq.n	8001112 <ad7606_spi_reg_read+0x11e>
		crc = no_os_crc8(ad7606_crc8, buf, 2, 0);
 80010f2:	f107 0110 	add.w	r1, r7, #16
 80010f6:	2300      	movs	r3, #0
 80010f8:	2202      	movs	r2, #2
 80010fa:	480b      	ldr	r0, [pc, #44]	@ (8001128 <ad7606_spi_reg_read+0x134>)
 80010fc:	f001 ffb7 	bl	800306e <no_os_crc8>
 8001100:	4603      	mov	r3, r0
 8001102:	76fb      	strb	r3, [r7, #27]
		if (crc != buf[2])
 8001104:	7cbb      	ldrb	r3, [r7, #18]
 8001106:	7efa      	ldrb	r2, [r7, #27]
 8001108:	429a      	cmp	r2, r3
 800110a:	d002      	beq.n	8001112 <ad7606_spi_reg_read+0x11e>
			return -EBADMSG;
 800110c:	f06f 034c 	mvn.w	r3, #76	@ 0x4c
 8001110:	e006      	b.n	8001120 <ad7606_spi_reg_read+0x12c>
	}

	if (reg_data)
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	2b00      	cmp	r3, #0
 8001116:	d002      	beq.n	800111e <ad7606_spi_reg_read+0x12a>
		*reg_data = buf[1];
 8001118:	7c7a      	ldrb	r2, [r7, #17]
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	701a      	strb	r2, [r3, #0]

	return ret;
 800111e:	697b      	ldr	r3, [r7, #20]
}
 8001120:	4618      	mov	r0, r3
 8001122:	3720      	adds	r7, #32
 8001124:	46bd      	mov	sp, r7
 8001126:	bd80      	pop	{r7, pc}
 8001128:	2000027c 	.word	0x2000027c

0800112c <ad7606_spi_reg_write>:
 *                  0 - No errors encountered.
*******************************************************************************/
int32_t ad7606_spi_reg_write(struct ad7606_dev *dev,
			     uint8_t reg_addr,
			     uint8_t reg_data)
{
 800112c:	b580      	push	{r7, lr}
 800112e:	b086      	sub	sp, #24
 8001130:	af00      	add	r7, sp, #0
 8001132:	6078      	str	r0, [r7, #4]
 8001134:	460b      	mov	r3, r1
 8001136:	70fb      	strb	r3, [r7, #3]
 8001138:	4613      	mov	r3, r2
 800113a:	70bb      	strb	r3, [r7, #2]
	uint8_t buf[3];
	int32_t ret;
	uint8_t crc;
	uint32_t sz = 2;
 800113c:	2302      	movs	r3, #2
 800113e:	617b      	str	r3, [r7, #20]

	if (!dev->sw_mode)
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8001146:	f083 0301 	eor.w	r3, r3, #1
 800114a:	b2db      	uxtb	r3, r3
 800114c:	2b00      	cmp	r3, #0
 800114e:	d002      	beq.n	8001156 <ad7606_spi_reg_write+0x2a>
		return -ENOTSUP;
 8001150:	f06f 0385 	mvn.w	r3, #133	@ 0x85
 8001154:	e040      	b.n	80011d8 <ad7606_spi_reg_write+0xac>

	/* Dummy read to place the chip in register mode. */
	if (!dev->reg_mode) {
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	f893 302b 	ldrb.w	r3, [r3, #43]	@ 0x2b
 800115c:	f083 0301 	eor.w	r3, r3, #1
 8001160:	b2db      	uxtb	r3, r3
 8001162:	2b00      	cmp	r3, #0
 8001164:	d00b      	beq.n	800117e <ad7606_spi_reg_write+0x52>
		ret = ad7606_spi_reg_read(dev, reg_addr, NULL);
 8001166:	78fb      	ldrb	r3, [r7, #3]
 8001168:	2200      	movs	r2, #0
 800116a:	4619      	mov	r1, r3
 800116c:	6878      	ldr	r0, [r7, #4]
 800116e:	f7ff ff41 	bl	8000ff4 <ad7606_spi_reg_read>
 8001172:	6138      	str	r0, [r7, #16]
		if (ret < 0)
 8001174:	693b      	ldr	r3, [r7, #16]
 8001176:	2b00      	cmp	r3, #0
 8001178:	da01      	bge.n	800117e <ad7606_spi_reg_write+0x52>
			return ret;
 800117a:	693b      	ldr	r3, [r7, #16]
 800117c:	e02c      	b.n	80011d8 <ad7606_spi_reg_write+0xac>
	}

	buf[0] = AD7606_WR_FLAG_MSK(reg_addr);
 800117e:	78fb      	ldrb	r3, [r7, #3]
 8001180:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001184:	b2db      	uxtb	r3, r3
 8001186:	733b      	strb	r3, [r7, #12]
	buf[1] = reg_data;
 8001188:	78bb      	ldrb	r3, [r7, #2]
 800118a:	737b      	strb	r3, [r7, #13]
	if (dev->digital_diag_enable.int_crc_err_en) {
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8001192:	f003 0304 	and.w	r3, r3, #4
 8001196:	b2db      	uxtb	r3, r3
 8001198:	2b00      	cmp	r3, #0
 800119a:	d00d      	beq.n	80011b8 <ad7606_spi_reg_write+0x8c>
		crc = no_os_crc8(ad7606_crc8, buf, 2, 0);
 800119c:	f107 010c 	add.w	r1, r7, #12
 80011a0:	2300      	movs	r3, #0
 80011a2:	2202      	movs	r2, #2
 80011a4:	480e      	ldr	r0, [pc, #56]	@ (80011e0 <ad7606_spi_reg_write+0xb4>)
 80011a6:	f001 ff62 	bl	800306e <no_os_crc8>
 80011aa:	4603      	mov	r3, r0
 80011ac:	73fb      	strb	r3, [r7, #15]
		buf[2] = crc;
 80011ae:	7bfb      	ldrb	r3, [r7, #15]
 80011b0:	73bb      	strb	r3, [r7, #14]
		sz += 1;
 80011b2:	697b      	ldr	r3, [r7, #20]
 80011b4:	3301      	adds	r3, #1
 80011b6:	617b      	str	r3, [r7, #20]
	}

	ret = no_os_spi_write_and_read(dev->spi_desc, buf, sz);
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	697a      	ldr	r2, [r7, #20]
 80011be:	b292      	uxth	r2, r2
 80011c0:	f107 010c 	add.w	r1, r7, #12
 80011c4:	4618      	mov	r0, r3
 80011c6:	f003 f955 	bl	8004474 <no_os_spi_write_and_read>
 80011ca:	6138      	str	r0, [r7, #16]
	if (ret < 0)
 80011cc:	693b      	ldr	r3, [r7, #16]
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	da01      	bge.n	80011d6 <ad7606_spi_reg_write+0xaa>
		return ret;
 80011d2:	693b      	ldr	r3, [r7, #16]
 80011d4:	e000      	b.n	80011d8 <ad7606_spi_reg_write+0xac>

	return ret;
 80011d6:	693b      	ldr	r3, [r7, #16]
}
 80011d8:	4618      	mov	r0, r3
 80011da:	3718      	adds	r7, #24
 80011dc:	46bd      	mov	sp, r7
 80011de:	bd80      	pop	{r7, pc}
 80011e0:	2000027c 	.word	0x2000027c

080011e4 <ad7606_spi_write_mask>:
*******************************************************************************/
int32_t ad7606_spi_write_mask(struct ad7606_dev *dev,
			      uint32_t addr,
			      uint32_t mask,
			      uint32_t val)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	b086      	sub	sp, #24
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	60f8      	str	r0, [r7, #12]
 80011ec:	60b9      	str	r1, [r7, #8]
 80011ee:	607a      	str	r2, [r7, #4]
 80011f0:	603b      	str	r3, [r7, #0]
	uint8_t reg_data;
	int ret;

	ret = ad7606_spi_reg_read(dev, addr, &reg_data);
 80011f2:	68bb      	ldr	r3, [r7, #8]
 80011f4:	b2db      	uxtb	r3, r3
 80011f6:	f107 0213 	add.w	r2, r7, #19
 80011fa:	4619      	mov	r1, r3
 80011fc:	68f8      	ldr	r0, [r7, #12]
 80011fe:	f7ff fef9 	bl	8000ff4 <ad7606_spi_reg_read>
 8001202:	6178      	str	r0, [r7, #20]
	if (ret < 0)
 8001204:	697b      	ldr	r3, [r7, #20]
 8001206:	2b00      	cmp	r3, #0
 8001208:	da01      	bge.n	800120e <ad7606_spi_write_mask+0x2a>
		return ret;
 800120a:	697b      	ldr	r3, [r7, #20]
 800120c:	e015      	b.n	800123a <ad7606_spi_write_mask+0x56>

	reg_data &= ~mask;
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	b2db      	uxtb	r3, r3
 8001212:	43db      	mvns	r3, r3
 8001214:	b2da      	uxtb	r2, r3
 8001216:	7cfb      	ldrb	r3, [r7, #19]
 8001218:	4013      	ands	r3, r2
 800121a:	b2db      	uxtb	r3, r3
 800121c:	74fb      	strb	r3, [r7, #19]
	reg_data |= val;
 800121e:	683b      	ldr	r3, [r7, #0]
 8001220:	b2da      	uxtb	r2, r3
 8001222:	7cfb      	ldrb	r3, [r7, #19]
 8001224:	4313      	orrs	r3, r2
 8001226:	b2db      	uxtb	r3, r3
 8001228:	74fb      	strb	r3, [r7, #19]

	return ad7606_spi_reg_write(dev, addr, reg_data);
 800122a:	68bb      	ldr	r3, [r7, #8]
 800122c:	b2db      	uxtb	r3, r3
 800122e:	7cfa      	ldrb	r2, [r7, #19]
 8001230:	4619      	mov	r1, r3
 8001232:	68f8      	ldr	r0, [r7, #12]
 8001234:	f7ff ff7a 	bl	800112c <ad7606_spi_reg_write>
 8001238:	4603      	mov	r3, r0
}
 800123a:	4618      	mov	r0, r3
 800123c:	3718      	adds	r7, #24
 800123e:	46bd      	mov	sp, r7
 8001240:	bd80      	pop	{r7, pc}
	...

08001244 <cpy18b32b>:

/* Internal function to copy the content of a buffer in 18-bit chunks to a 32-bit buffer by
 * extending the chunks to 32-bit size. */
static int32_t cpy18b32b(uint8_t *psrc, uint32_t srcsz, uint32_t *pdst)
{
 8001244:	b480      	push	{r7}
 8001246:	b087      	sub	sp, #28
 8001248:	af00      	add	r7, sp, #0
 800124a:	60f8      	str	r0, [r7, #12]
 800124c:	60b9      	str	r1, [r7, #8]
 800124e:	607a      	str	r2, [r7, #4]
	unsigned int i, j;

	if (srcsz % 9)
 8001250:	68b9      	ldr	r1, [r7, #8]
 8001252:	4b4c      	ldr	r3, [pc, #304]	@ (8001384 <cpy18b32b+0x140>)
 8001254:	fba3 2301 	umull	r2, r3, r3, r1
 8001258:	085a      	lsrs	r2, r3, #1
 800125a:	4613      	mov	r3, r2
 800125c:	00db      	lsls	r3, r3, #3
 800125e:	4413      	add	r3, r2
 8001260:	1aca      	subs	r2, r1, r3
 8001262:	2a00      	cmp	r2, #0
 8001264:	d002      	beq.n	800126c <cpy18b32b+0x28>
		return -EINVAL;
 8001266:	f06f 0315 	mvn.w	r3, #21
 800126a:	e084      	b.n	8001376 <cpy18b32b+0x132>

	for(i = 0; i < srcsz; i += 9) {
 800126c:	2300      	movs	r3, #0
 800126e:	617b      	str	r3, [r7, #20]
 8001270:	e07b      	b.n	800136a <cpy18b32b+0x126>
		j = 4 * (i / 9);
 8001272:	697b      	ldr	r3, [r7, #20]
 8001274:	4a43      	ldr	r2, [pc, #268]	@ (8001384 <cpy18b32b+0x140>)
 8001276:	fba2 2303 	umull	r2, r3, r2, r3
 800127a:	085b      	lsrs	r3, r3, #1
 800127c:	009b      	lsls	r3, r3, #2
 800127e:	613b      	str	r3, [r7, #16]
		pdst[j+0] = ((uint32_t)(psrc[i+0] & 0xff) << 10) | ((uint32_t)psrc[i+1] << 2)
 8001280:	68fa      	ldr	r2, [r7, #12]
 8001282:	697b      	ldr	r3, [r7, #20]
 8001284:	4413      	add	r3, r2
 8001286:	781b      	ldrb	r3, [r3, #0]
 8001288:	029a      	lsls	r2, r3, #10
 800128a:	697b      	ldr	r3, [r7, #20]
 800128c:	3301      	adds	r3, #1
 800128e:	68f9      	ldr	r1, [r7, #12]
 8001290:	440b      	add	r3, r1
 8001292:	781b      	ldrb	r3, [r3, #0]
 8001294:	009b      	lsls	r3, r3, #2
 8001296:	431a      	orrs	r2, r3
			    | ((uint32_t)psrc[i+2] >> 6);
 8001298:	697b      	ldr	r3, [r7, #20]
 800129a:	3302      	adds	r3, #2
 800129c:	68f9      	ldr	r1, [r7, #12]
 800129e:	440b      	add	r3, r1
 80012a0:	781b      	ldrb	r3, [r3, #0]
 80012a2:	099b      	lsrs	r3, r3, #6
 80012a4:	b2db      	uxtb	r3, r3
 80012a6:	4618      	mov	r0, r3
		pdst[j+0] = ((uint32_t)(psrc[i+0] & 0xff) << 10) | ((uint32_t)psrc[i+1] << 2)
 80012a8:	693b      	ldr	r3, [r7, #16]
 80012aa:	009b      	lsls	r3, r3, #2
 80012ac:	6879      	ldr	r1, [r7, #4]
 80012ae:	440b      	add	r3, r1
			    | ((uint32_t)psrc[i+2] >> 6);
 80012b0:	4302      	orrs	r2, r0
		pdst[j+0] = ((uint32_t)(psrc[i+0] & 0xff) << 10) | ((uint32_t)psrc[i+1] << 2)
 80012b2:	601a      	str	r2, [r3, #0]
		pdst[j+1] = ((uint32_t)(psrc[i+2] & 0x3f) << 12) | ((uint32_t)psrc[i+3] << 4)
 80012b4:	697b      	ldr	r3, [r7, #20]
 80012b6:	3302      	adds	r3, #2
 80012b8:	68fa      	ldr	r2, [r7, #12]
 80012ba:	4413      	add	r3, r2
 80012bc:	781b      	ldrb	r3, [r3, #0]
 80012be:	031b      	lsls	r3, r3, #12
 80012c0:	f403 327c 	and.w	r2, r3, #258048	@ 0x3f000
 80012c4:	697b      	ldr	r3, [r7, #20]
 80012c6:	3303      	adds	r3, #3
 80012c8:	68f9      	ldr	r1, [r7, #12]
 80012ca:	440b      	add	r3, r1
 80012cc:	781b      	ldrb	r3, [r3, #0]
 80012ce:	011b      	lsls	r3, r3, #4
 80012d0:	431a      	orrs	r2, r3
			    | ((uint32_t)psrc[i+4] >> 4);
 80012d2:	697b      	ldr	r3, [r7, #20]
 80012d4:	3304      	adds	r3, #4
 80012d6:	68f9      	ldr	r1, [r7, #12]
 80012d8:	440b      	add	r3, r1
 80012da:	781b      	ldrb	r3, [r3, #0]
 80012dc:	091b      	lsrs	r3, r3, #4
 80012de:	b2db      	uxtb	r3, r3
 80012e0:	4618      	mov	r0, r3
		pdst[j+1] = ((uint32_t)(psrc[i+2] & 0x3f) << 12) | ((uint32_t)psrc[i+3] << 4)
 80012e2:	693b      	ldr	r3, [r7, #16]
 80012e4:	3301      	adds	r3, #1
 80012e6:	009b      	lsls	r3, r3, #2
 80012e8:	6879      	ldr	r1, [r7, #4]
 80012ea:	440b      	add	r3, r1
			    | ((uint32_t)psrc[i+4] >> 4);
 80012ec:	4302      	orrs	r2, r0
		pdst[j+1] = ((uint32_t)(psrc[i+2] & 0x3f) << 12) | ((uint32_t)psrc[i+3] << 4)
 80012ee:	601a      	str	r2, [r3, #0]
		pdst[j+2] = ((uint32_t)(psrc[i+4] & 0x0f) << 14) | ((uint32_t)psrc[i+5] << 6)
 80012f0:	697b      	ldr	r3, [r7, #20]
 80012f2:	3304      	adds	r3, #4
 80012f4:	68fa      	ldr	r2, [r7, #12]
 80012f6:	4413      	add	r3, r2
 80012f8:	781b      	ldrb	r3, [r3, #0]
 80012fa:	039b      	lsls	r3, r3, #14
 80012fc:	f403 3270 	and.w	r2, r3, #245760	@ 0x3c000
 8001300:	697b      	ldr	r3, [r7, #20]
 8001302:	3305      	adds	r3, #5
 8001304:	68f9      	ldr	r1, [r7, #12]
 8001306:	440b      	add	r3, r1
 8001308:	781b      	ldrb	r3, [r3, #0]
 800130a:	019b      	lsls	r3, r3, #6
 800130c:	431a      	orrs	r2, r3
			    | ((uint32_t)psrc[i+6] >> 2);
 800130e:	697b      	ldr	r3, [r7, #20]
 8001310:	3306      	adds	r3, #6
 8001312:	68f9      	ldr	r1, [r7, #12]
 8001314:	440b      	add	r3, r1
 8001316:	781b      	ldrb	r3, [r3, #0]
 8001318:	089b      	lsrs	r3, r3, #2
 800131a:	b2db      	uxtb	r3, r3
 800131c:	4618      	mov	r0, r3
		pdst[j+2] = ((uint32_t)(psrc[i+4] & 0x0f) << 14) | ((uint32_t)psrc[i+5] << 6)
 800131e:	693b      	ldr	r3, [r7, #16]
 8001320:	3302      	adds	r3, #2
 8001322:	009b      	lsls	r3, r3, #2
 8001324:	6879      	ldr	r1, [r7, #4]
 8001326:	440b      	add	r3, r1
			    | ((uint32_t)psrc[i+6] >> 2);
 8001328:	4302      	orrs	r2, r0
		pdst[j+2] = ((uint32_t)(psrc[i+4] & 0x0f) << 14) | ((uint32_t)psrc[i+5] << 6)
 800132a:	601a      	str	r2, [r3, #0]
		pdst[j+3] = ((uint32_t)(psrc[i+6] & 0x03) << 16) | ((uint32_t)psrc[i+7] << 8)
 800132c:	697b      	ldr	r3, [r7, #20]
 800132e:	3306      	adds	r3, #6
 8001330:	68fa      	ldr	r2, [r7, #12]
 8001332:	4413      	add	r3, r2
 8001334:	781b      	ldrb	r3, [r3, #0]
 8001336:	041b      	lsls	r3, r3, #16
 8001338:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800133c:	697b      	ldr	r3, [r7, #20]
 800133e:	3307      	adds	r3, #7
 8001340:	68f9      	ldr	r1, [r7, #12]
 8001342:	440b      	add	r3, r1
 8001344:	781b      	ldrb	r3, [r3, #0]
 8001346:	021b      	lsls	r3, r3, #8
 8001348:	431a      	orrs	r2, r3
			    | ((uint32_t)psrc[i+8] >> 0);
 800134a:	697b      	ldr	r3, [r7, #20]
 800134c:	3308      	adds	r3, #8
 800134e:	68f9      	ldr	r1, [r7, #12]
 8001350:	440b      	add	r3, r1
 8001352:	781b      	ldrb	r3, [r3, #0]
 8001354:	4618      	mov	r0, r3
		pdst[j+3] = ((uint32_t)(psrc[i+6] & 0x03) << 16) | ((uint32_t)psrc[i+7] << 8)
 8001356:	693b      	ldr	r3, [r7, #16]
 8001358:	3303      	adds	r3, #3
 800135a:	009b      	lsls	r3, r3, #2
 800135c:	6879      	ldr	r1, [r7, #4]
 800135e:	440b      	add	r3, r1
			    | ((uint32_t)psrc[i+8] >> 0);
 8001360:	4302      	orrs	r2, r0
		pdst[j+3] = ((uint32_t)(psrc[i+6] & 0x03) << 16) | ((uint32_t)psrc[i+7] << 8)
 8001362:	601a      	str	r2, [r3, #0]
	for(i = 0; i < srcsz; i += 9) {
 8001364:	697b      	ldr	r3, [r7, #20]
 8001366:	3309      	adds	r3, #9
 8001368:	617b      	str	r3, [r7, #20]
 800136a:	697a      	ldr	r2, [r7, #20]
 800136c:	68bb      	ldr	r3, [r7, #8]
 800136e:	429a      	cmp	r2, r3
 8001370:	f4ff af7f 	bcc.w	8001272 <cpy18b32b+0x2e>
	}
	return 0;
 8001374:	2300      	movs	r3, #0
}
 8001376:	4618      	mov	r0, r3
 8001378:	371c      	adds	r7, #28
 800137a:	46bd      	mov	sp, r7
 800137c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001380:	4770      	bx	lr
 8001382:	bf00      	nop
 8001384:	38e38e39 	.word	0x38e38e39

08001388 <cpy26b32b>:

/* Internal function to copy the content of a buffer in 26-bit chunks to a 32-bit buffer by
 * extending the chunks to 32-bit size. */
static int32_t cpy26b32b(uint8_t *psrc, uint32_t srcsz, uint32_t *pdst)
{
 8001388:	b480      	push	{r7}
 800138a:	b087      	sub	sp, #28
 800138c:	af00      	add	r7, sp, #0
 800138e:	60f8      	str	r0, [r7, #12]
 8001390:	60b9      	str	r1, [r7, #8]
 8001392:	607a      	str	r2, [r7, #4]
	unsigned int i, j;

	if (srcsz % 13)
 8001394:	68b9      	ldr	r1, [r7, #8]
 8001396:	4b5b      	ldr	r3, [pc, #364]	@ (8001504 <cpy26b32b+0x17c>)
 8001398:	fba3 2301 	umull	r2, r3, r3, r1
 800139c:	089a      	lsrs	r2, r3, #2
 800139e:	4613      	mov	r3, r2
 80013a0:	005b      	lsls	r3, r3, #1
 80013a2:	4413      	add	r3, r2
 80013a4:	009b      	lsls	r3, r3, #2
 80013a6:	4413      	add	r3, r2
 80013a8:	1aca      	subs	r2, r1, r3
 80013aa:	2a00      	cmp	r2, #0
 80013ac:	d002      	beq.n	80013b4 <cpy26b32b+0x2c>
		return -EINVAL;
 80013ae:	f06f 0315 	mvn.w	r3, #21
 80013b2:	e0a0      	b.n	80014f6 <cpy26b32b+0x16e>

	for(i = 0; i < srcsz; i += 13) {
 80013b4:	2300      	movs	r3, #0
 80013b6:	617b      	str	r3, [r7, #20]
 80013b8:	e097      	b.n	80014ea <cpy26b32b+0x162>
		j = 4 * (i / 13);
 80013ba:	697b      	ldr	r3, [r7, #20]
 80013bc:	4a51      	ldr	r2, [pc, #324]	@ (8001504 <cpy26b32b+0x17c>)
 80013be:	fba2 2303 	umull	r2, r3, r2, r3
 80013c2:	089b      	lsrs	r3, r3, #2
 80013c4:	009b      	lsls	r3, r3, #2
 80013c6:	613b      	str	r3, [r7, #16]
		pdst[j+0] = ((uint32_t)(psrc[i+0] & 0xff) << 18) | ((uint32_t)psrc[i+1] << 10)
 80013c8:	68fa      	ldr	r2, [r7, #12]
 80013ca:	697b      	ldr	r3, [r7, #20]
 80013cc:	4413      	add	r3, r2
 80013ce:	781b      	ldrb	r3, [r3, #0]
 80013d0:	049a      	lsls	r2, r3, #18
 80013d2:	697b      	ldr	r3, [r7, #20]
 80013d4:	3301      	adds	r3, #1
 80013d6:	68f9      	ldr	r1, [r7, #12]
 80013d8:	440b      	add	r3, r1
 80013da:	781b      	ldrb	r3, [r3, #0]
 80013dc:	029b      	lsls	r3, r3, #10
 80013de:	431a      	orrs	r2, r3
			    | ((uint32_t)psrc[i+2] << 2) | ((uint32_t)psrc[i+3] >> 6);
 80013e0:	697b      	ldr	r3, [r7, #20]
 80013e2:	3302      	adds	r3, #2
 80013e4:	68f9      	ldr	r1, [r7, #12]
 80013e6:	440b      	add	r3, r1
 80013e8:	781b      	ldrb	r3, [r3, #0]
 80013ea:	009b      	lsls	r3, r3, #2
 80013ec:	431a      	orrs	r2, r3
 80013ee:	697b      	ldr	r3, [r7, #20]
 80013f0:	3303      	adds	r3, #3
 80013f2:	68f9      	ldr	r1, [r7, #12]
 80013f4:	440b      	add	r3, r1
 80013f6:	781b      	ldrb	r3, [r3, #0]
 80013f8:	099b      	lsrs	r3, r3, #6
 80013fa:	b2db      	uxtb	r3, r3
 80013fc:	4618      	mov	r0, r3
		pdst[j+0] = ((uint32_t)(psrc[i+0] & 0xff) << 18) | ((uint32_t)psrc[i+1] << 10)
 80013fe:	693b      	ldr	r3, [r7, #16]
 8001400:	009b      	lsls	r3, r3, #2
 8001402:	6879      	ldr	r1, [r7, #4]
 8001404:	440b      	add	r3, r1
			    | ((uint32_t)psrc[i+2] << 2) | ((uint32_t)psrc[i+3] >> 6);
 8001406:	4302      	orrs	r2, r0
		pdst[j+0] = ((uint32_t)(psrc[i+0] & 0xff) << 18) | ((uint32_t)psrc[i+1] << 10)
 8001408:	601a      	str	r2, [r3, #0]
		pdst[j+1] = ((uint32_t)(psrc[i+3] & 0x3f) << 20) | ((uint32_t)psrc[i+4] << 12)
 800140a:	697b      	ldr	r3, [r7, #20]
 800140c:	3303      	adds	r3, #3
 800140e:	68fa      	ldr	r2, [r7, #12]
 8001410:	4413      	add	r3, r2
 8001412:	781b      	ldrb	r3, [r3, #0]
 8001414:	051b      	lsls	r3, r3, #20
 8001416:	f003 727c 	and.w	r2, r3, #66060288	@ 0x3f00000
 800141a:	697b      	ldr	r3, [r7, #20]
 800141c:	3304      	adds	r3, #4
 800141e:	68f9      	ldr	r1, [r7, #12]
 8001420:	440b      	add	r3, r1
 8001422:	781b      	ldrb	r3, [r3, #0]
 8001424:	031b      	lsls	r3, r3, #12
 8001426:	431a      	orrs	r2, r3
			    | ((uint32_t)psrc[i+5] << 4) | ((uint32_t)psrc[i+6] >> 4);
 8001428:	697b      	ldr	r3, [r7, #20]
 800142a:	3305      	adds	r3, #5
 800142c:	68f9      	ldr	r1, [r7, #12]
 800142e:	440b      	add	r3, r1
 8001430:	781b      	ldrb	r3, [r3, #0]
 8001432:	011b      	lsls	r3, r3, #4
 8001434:	431a      	orrs	r2, r3
 8001436:	697b      	ldr	r3, [r7, #20]
 8001438:	3306      	adds	r3, #6
 800143a:	68f9      	ldr	r1, [r7, #12]
 800143c:	440b      	add	r3, r1
 800143e:	781b      	ldrb	r3, [r3, #0]
 8001440:	091b      	lsrs	r3, r3, #4
 8001442:	b2db      	uxtb	r3, r3
 8001444:	4618      	mov	r0, r3
		pdst[j+1] = ((uint32_t)(psrc[i+3] & 0x3f) << 20) | ((uint32_t)psrc[i+4] << 12)
 8001446:	693b      	ldr	r3, [r7, #16]
 8001448:	3301      	adds	r3, #1
 800144a:	009b      	lsls	r3, r3, #2
 800144c:	6879      	ldr	r1, [r7, #4]
 800144e:	440b      	add	r3, r1
			    | ((uint32_t)psrc[i+5] << 4) | ((uint32_t)psrc[i+6] >> 4);
 8001450:	4302      	orrs	r2, r0
		pdst[j+1] = ((uint32_t)(psrc[i+3] & 0x3f) << 20) | ((uint32_t)psrc[i+4] << 12)
 8001452:	601a      	str	r2, [r3, #0]
		pdst[j+2] = ((uint32_t)(psrc[i+6] & 0x0f) << 22) | ((uint32_t)psrc[i+7] << 14)
 8001454:	697b      	ldr	r3, [r7, #20]
 8001456:	3306      	adds	r3, #6
 8001458:	68fa      	ldr	r2, [r7, #12]
 800145a:	4413      	add	r3, r2
 800145c:	781b      	ldrb	r3, [r3, #0]
 800145e:	059b      	lsls	r3, r3, #22
 8001460:	f003 7270 	and.w	r2, r3, #62914560	@ 0x3c00000
 8001464:	697b      	ldr	r3, [r7, #20]
 8001466:	3307      	adds	r3, #7
 8001468:	68f9      	ldr	r1, [r7, #12]
 800146a:	440b      	add	r3, r1
 800146c:	781b      	ldrb	r3, [r3, #0]
 800146e:	039b      	lsls	r3, r3, #14
 8001470:	431a      	orrs	r2, r3
			    | ((uint32_t)psrc[i+8] << 6) | ((uint32_t)psrc[i+9] >> 2);
 8001472:	697b      	ldr	r3, [r7, #20]
 8001474:	3308      	adds	r3, #8
 8001476:	68f9      	ldr	r1, [r7, #12]
 8001478:	440b      	add	r3, r1
 800147a:	781b      	ldrb	r3, [r3, #0]
 800147c:	019b      	lsls	r3, r3, #6
 800147e:	431a      	orrs	r2, r3
 8001480:	697b      	ldr	r3, [r7, #20]
 8001482:	3309      	adds	r3, #9
 8001484:	68f9      	ldr	r1, [r7, #12]
 8001486:	440b      	add	r3, r1
 8001488:	781b      	ldrb	r3, [r3, #0]
 800148a:	089b      	lsrs	r3, r3, #2
 800148c:	b2db      	uxtb	r3, r3
 800148e:	4618      	mov	r0, r3
		pdst[j+2] = ((uint32_t)(psrc[i+6] & 0x0f) << 22) | ((uint32_t)psrc[i+7] << 14)
 8001490:	693b      	ldr	r3, [r7, #16]
 8001492:	3302      	adds	r3, #2
 8001494:	009b      	lsls	r3, r3, #2
 8001496:	6879      	ldr	r1, [r7, #4]
 8001498:	440b      	add	r3, r1
			    | ((uint32_t)psrc[i+8] << 6) | ((uint32_t)psrc[i+9] >> 2);
 800149a:	4302      	orrs	r2, r0
		pdst[j+2] = ((uint32_t)(psrc[i+6] & 0x0f) << 22) | ((uint32_t)psrc[i+7] << 14)
 800149c:	601a      	str	r2, [r3, #0]
		pdst[j+3] = ((uint32_t)(psrc[i+9] & 0x03) << 24) | ((uint32_t)psrc[i+10] << 16)
 800149e:	697b      	ldr	r3, [r7, #20]
 80014a0:	3309      	adds	r3, #9
 80014a2:	68fa      	ldr	r2, [r7, #12]
 80014a4:	4413      	add	r3, r2
 80014a6:	781b      	ldrb	r3, [r3, #0]
 80014a8:	061b      	lsls	r3, r3, #24
 80014aa:	f003 7240 	and.w	r2, r3, #50331648	@ 0x3000000
 80014ae:	697b      	ldr	r3, [r7, #20]
 80014b0:	330a      	adds	r3, #10
 80014b2:	68f9      	ldr	r1, [r7, #12]
 80014b4:	440b      	add	r3, r1
 80014b6:	781b      	ldrb	r3, [r3, #0]
 80014b8:	041b      	lsls	r3, r3, #16
 80014ba:	431a      	orrs	r2, r3
			    | ((uint32_t)psrc[i+11] << 8) | ((uint32_t)psrc[i+12] >> 0);
 80014bc:	697b      	ldr	r3, [r7, #20]
 80014be:	330b      	adds	r3, #11
 80014c0:	68f9      	ldr	r1, [r7, #12]
 80014c2:	440b      	add	r3, r1
 80014c4:	781b      	ldrb	r3, [r3, #0]
 80014c6:	021b      	lsls	r3, r3, #8
 80014c8:	431a      	orrs	r2, r3
 80014ca:	697b      	ldr	r3, [r7, #20]
 80014cc:	330c      	adds	r3, #12
 80014ce:	68f9      	ldr	r1, [r7, #12]
 80014d0:	440b      	add	r3, r1
 80014d2:	781b      	ldrb	r3, [r3, #0]
 80014d4:	4618      	mov	r0, r3
		pdst[j+3] = ((uint32_t)(psrc[i+9] & 0x03) << 24) | ((uint32_t)psrc[i+10] << 16)
 80014d6:	693b      	ldr	r3, [r7, #16]
 80014d8:	3303      	adds	r3, #3
 80014da:	009b      	lsls	r3, r3, #2
 80014dc:	6879      	ldr	r1, [r7, #4]
 80014de:	440b      	add	r3, r1
			    | ((uint32_t)psrc[i+11] << 8) | ((uint32_t)psrc[i+12] >> 0);
 80014e0:	4302      	orrs	r2, r0
		pdst[j+3] = ((uint32_t)(psrc[i+9] & 0x03) << 24) | ((uint32_t)psrc[i+10] << 16)
 80014e2:	601a      	str	r2, [r3, #0]
	for(i = 0; i < srcsz; i += 13) {
 80014e4:	697b      	ldr	r3, [r7, #20]
 80014e6:	330d      	adds	r3, #13
 80014e8:	617b      	str	r3, [r7, #20]
 80014ea:	697a      	ldr	r2, [r7, #20]
 80014ec:	68bb      	ldr	r3, [r7, #8]
 80014ee:	429a      	cmp	r2, r3
 80014f0:	f4ff af63 	bcc.w	80013ba <cpy26b32b+0x32>
	}
	return 0;
 80014f4:	2300      	movs	r3, #0
}
 80014f6:	4618      	mov	r0, r3
 80014f8:	371c      	adds	r7, #28
 80014fa:	46bd      	mov	sp, r7
 80014fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001500:	4770      	bx	lr
 8001502:	bf00      	nop
 8001504:	4ec4ec4f 	.word	0x4ec4ec4f

08001508 <ad7606_convst>:
 *         Example: -EIO - SPI communication error.
 *                  -EIO - CONVST GPIO not available.
 *                  0 - No errors encountered.
*******************************************************************************/
int32_t ad7606_convst(struct ad7606_dev *dev)
{
 8001508:	b580      	push	{r7, lr}
 800150a:	b084      	sub	sp, #16
 800150c:	af00      	add	r7, sp, #0
 800150e:	6078      	str	r0, [r7, #4]
	int32_t ret;

	if (dev->reg_mode) {
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	f893 302b 	ldrb.w	r3, [r3, #43]	@ 0x2b
 8001516:	2b00      	cmp	r3, #0
 8001518:	d00e      	beq.n	8001538 <ad7606_convst+0x30>
		/* Enter ADC reading mode by writing at address zero. */
		ret = ad7606_spi_reg_write(dev, 0, 0);
 800151a:	2200      	movs	r2, #0
 800151c:	2100      	movs	r1, #0
 800151e:	6878      	ldr	r0, [r7, #4]
 8001520:	f7ff fe04 	bl	800112c <ad7606_spi_reg_write>
 8001524:	60f8      	str	r0, [r7, #12]
		if (ret < 0)
 8001526:	68fb      	ldr	r3, [r7, #12]
 8001528:	2b00      	cmp	r3, #0
 800152a:	da01      	bge.n	8001530 <ad7606_convst+0x28>
			return ret;
 800152c:	68fb      	ldr	r3, [r7, #12]
 800152e:	e019      	b.n	8001564 <ad7606_convst+0x5c>

		dev->reg_mode = false;
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	2200      	movs	r2, #0
 8001534:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b
	}

	ret = no_os_gpio_set_value(dev->gpio_convst, 0);
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	689b      	ldr	r3, [r3, #8]
 800153c:	2100      	movs	r1, #0
 800153e:	4618      	mov	r0, r3
 8001540:	f002 f8ea 	bl	8003718 <no_os_gpio_set_value>
 8001544:	60f8      	str	r0, [r7, #12]
	if (ret < 0)
 8001546:	68fb      	ldr	r3, [r7, #12]
 8001548:	2b00      	cmp	r3, #0
 800154a:	da01      	bge.n	8001550 <ad7606_convst+0x48>
		return ret;
 800154c:	68fb      	ldr	r3, [r7, #12]
 800154e:	e009      	b.n	8001564 <ad7606_convst+0x5c>

	/* wait LP_CNV time */
	no_os_udelay(1);
 8001550:	2001      	movs	r0, #1
 8001552:	f003 f805 	bl	8004560 <no_os_udelay>

	return no_os_gpio_set_value(dev->gpio_convst, 1);
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	689b      	ldr	r3, [r3, #8]
 800155a:	2101      	movs	r1, #1
 800155c:	4618      	mov	r0, r3
 800155e:	f002 f8db 	bl	8003718 <no_os_gpio_set_value>
 8001562:	4603      	mov	r3, r0
}
 8001564:	4618      	mov	r0, r3
 8001566:	3710      	adds	r7, #16
 8001568:	46bd      	mov	sp, r7
 800156a:	bd80      	pop	{r7, pc}

0800156c <ad7606_spi_data_read>:
 *                  -EBADMSG - CRC computation mismatch.
 *                  -ENOTSUP - Device bits per sample not supported.
 *                  0 - No errors encountered.
*******************************************************************************/
int32_t ad7606_spi_data_read(struct ad7606_dev *dev, uint32_t *data)
{
 800156c:	b580      	push	{r7, lr}
 800156e:	b088      	sub	sp, #32
 8001570:	af00      	add	r7, sp, #0
 8001572:	6078      	str	r0, [r7, #4]
 8001574:	6039      	str	r1, [r7, #0]
	uint32_t sz;
	int32_t ret, i;
	uint16_t crc, icrc;
	uint8_t bits = ad7606_chip_info_tbl[dev->device_id].bits;
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800157c:	4619      	mov	r1, r3
 800157e:	4a86      	ldr	r2, [pc, #536]	@ (8001798 <ad7606_spi_data_read+0x22c>)
 8001580:	460b      	mov	r3, r1
 8001582:	005b      	lsls	r3, r3, #1
 8001584:	440b      	add	r3, r1
 8001586:	00db      	lsls	r3, r3, #3
 8001588:	4413      	add	r3, r2
 800158a:	3301      	adds	r3, #1
 800158c:	781b      	ldrb	r3, [r3, #0]
 800158e:	74fb      	strb	r3, [r7, #19]
	uint8_t sbits = dev->config.status_header ? 8 : 0;
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8001596:	2b00      	cmp	r3, #0
 8001598:	d001      	beq.n	800159e <ad7606_spi_data_read+0x32>
 800159a:	2308      	movs	r3, #8
 800159c:	e000      	b.n	80015a0 <ad7606_spi_data_read+0x34>
 800159e:	2300      	movs	r3, #0
 80015a0:	74bb      	strb	r3, [r7, #18]
	uint8_t nchannels = ad7606_chip_info_tbl[dev->device_id].num_channels;
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80015a8:	4619      	mov	r1, r3
 80015aa:	4a7b      	ldr	r2, [pc, #492]	@ (8001798 <ad7606_spi_data_read+0x22c>)
 80015ac:	460b      	mov	r3, r1
 80015ae:	005b      	lsls	r3, r3, #1
 80015b0:	440b      	add	r3, r1
 80015b2:	00db      	lsls	r3, r3, #3
 80015b4:	4413      	add	r3, r2
 80015b6:	781b      	ldrb	r3, [r3, #0]
 80015b8:	747b      	strb	r3, [r7, #17]

	sz = nchannels * (bits + sbits);
 80015ba:	7c7b      	ldrb	r3, [r7, #17]
 80015bc:	7cf9      	ldrb	r1, [r7, #19]
 80015be:	7cba      	ldrb	r2, [r7, #18]
 80015c0:	440a      	add	r2, r1
 80015c2:	fb02 f303 	mul.w	r3, r2, r3
 80015c6:	61fb      	str	r3, [r7, #28]
	 *  - multiply 8 channels * bits per sample
	 *  - multiply 4 channels * bits per sample (always multiple of 2)
	 * Therefore, due to design reasons, we don't check for the
	 * remainder of this division because it is zero by design.
	 */
	sz /= 8;
 80015c8:	69fb      	ldr	r3, [r7, #28]
 80015ca:	08db      	lsrs	r3, r3, #3
 80015cc:	61fb      	str	r3, [r7, #28]

	if (dev->digital_diag_enable.int_crc_err_en) {
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 80015d4:	f003 0304 	and.w	r3, r3, #4
 80015d8:	b2db      	uxtb	r3, r3
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d002      	beq.n	80015e4 <ad7606_spi_data_read+0x78>
		sz += 2;
 80015de:	69fb      	ldr	r3, [r7, #28]
 80015e0:	3302      	adds	r3, #2
 80015e2:	61fb      	str	r3, [r7, #28]
	}

	memset(dev->data, 0, sz);
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	33ac      	adds	r3, #172	@ 0xac
 80015e8:	69fa      	ldr	r2, [r7, #28]
 80015ea:	2100      	movs	r1, #0
 80015ec:	4618      	mov	r0, r3
 80015ee:	f008 fb8b 	bl	8009d08 <memset>
	ret = no_os_spi_write_and_read(dev->spi_desc, dev->data, sz);
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	6818      	ldr	r0, [r3, #0]
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	33ac      	adds	r3, #172	@ 0xac
 80015fa:	69fa      	ldr	r2, [r7, #28]
 80015fc:	b292      	uxth	r2, r2
 80015fe:	4619      	mov	r1, r3
 8001600:	f002 ff38 	bl	8004474 <no_os_spi_write_and_read>
 8001604:	61b8      	str	r0, [r7, #24]
	if (ret < 0)
 8001606:	69bb      	ldr	r3, [r7, #24]
 8001608:	2b00      	cmp	r3, #0
 800160a:	da01      	bge.n	8001610 <ad7606_spi_data_read+0xa4>
		return ret;
 800160c:	69bb      	ldr	r3, [r7, #24]
 800160e:	e0be      	b.n	800178e <ad7606_spi_data_read+0x222>

	if (dev->digital_diag_enable.int_crc_err_en) {
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8001616:	f003 0304 	and.w	r3, r3, #4
 800161a:	b2db      	uxtb	r3, r3
 800161c:	2b00      	cmp	r3, #0
 800161e:	d024      	beq.n	800166a <ad7606_spi_data_read+0xfe>
		sz -= 2;
 8001620:	69fb      	ldr	r3, [r7, #28]
 8001622:	3b02      	subs	r3, #2
 8001624:	61fb      	str	r3, [r7, #28]
		crc = no_os_crc16(ad7606_crc16, dev->data, sz, 0);
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	f103 01ac 	add.w	r1, r3, #172	@ 0xac
 800162c:	2300      	movs	r3, #0
 800162e:	69fa      	ldr	r2, [r7, #28]
 8001630:	485a      	ldr	r0, [pc, #360]	@ (800179c <ad7606_spi_data_read+0x230>)
 8001632:	f001 fcb3 	bl	8002f9c <no_os_crc16>
 8001636:	4603      	mov	r3, r0
 8001638:	81fb      	strh	r3, [r7, #14]
		icrc = ((uint16_t)dev->data[sz] << 8) |
 800163a:	687a      	ldr	r2, [r7, #4]
 800163c:	69fb      	ldr	r3, [r7, #28]
 800163e:	4413      	add	r3, r2
 8001640:	33ac      	adds	r3, #172	@ 0xac
 8001642:	781b      	ldrb	r3, [r3, #0]
 8001644:	021b      	lsls	r3, r3, #8
 8001646:	b21a      	sxth	r2, r3
		       dev->data[sz+1];
 8001648:	69fb      	ldr	r3, [r7, #28]
 800164a:	3301      	adds	r3, #1
 800164c:	6879      	ldr	r1, [r7, #4]
 800164e:	440b      	add	r3, r1
 8001650:	f893 30ac 	ldrb.w	r3, [r3, #172]	@ 0xac
 8001654:	b21b      	sxth	r3, r3
		icrc = ((uint16_t)dev->data[sz] << 8) |
 8001656:	4313      	orrs	r3, r2
 8001658:	b21b      	sxth	r3, r3
 800165a:	81bb      	strh	r3, [r7, #12]
		if (icrc != crc)
 800165c:	89ba      	ldrh	r2, [r7, #12]
 800165e:	89fb      	ldrh	r3, [r7, #14]
 8001660:	429a      	cmp	r2, r3
 8001662:	d002      	beq.n	800166a <ad7606_spi_data_read+0xfe>
			return -EBADMSG;
 8001664:	f06f 034c 	mvn.w	r3, #76	@ 0x4c
 8001668:	e091      	b.n	800178e <ad7606_spi_data_read+0x222>
	}

	switch(bits) {
 800166a:	7cfb      	ldrb	r3, [r7, #19]
 800166c:	2b10      	cmp	r3, #16
 800166e:	d01d      	beq.n	80016ac <ad7606_spi_data_read+0x140>
 8001670:	2b12      	cmp	r3, #18
 8001672:	f040 8086 	bne.w	8001782 <ad7606_spi_data_read+0x216>
	case 18:
		if (dev->config.status_header)
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800167c:	2b00      	cmp	r3, #0
 800167e:	d008      	beq.n	8001692 <ad7606_spi_data_read+0x126>
			ret = cpy26b32b(dev->data, sz, data);
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	33ac      	adds	r3, #172	@ 0xac
 8001684:	683a      	ldr	r2, [r7, #0]
 8001686:	69f9      	ldr	r1, [r7, #28]
 8001688:	4618      	mov	r0, r3
 800168a:	f7ff fe7d 	bl	8001388 <cpy26b32b>
 800168e:	61b8      	str	r0, [r7, #24]
 8001690:	e007      	b.n	80016a2 <ad7606_spi_data_read+0x136>
		else
			ret = cpy18b32b(dev->data, sz, data);
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	33ac      	adds	r3, #172	@ 0xac
 8001696:	683a      	ldr	r2, [r7, #0]
 8001698:	69f9      	ldr	r1, [r7, #28]
 800169a:	4618      	mov	r0, r3
 800169c:	f7ff fdd2 	bl	8001244 <cpy18b32b>
 80016a0:	61b8      	str	r0, [r7, #24]
		if (ret < 0)
 80016a2:	69bb      	ldr	r3, [r7, #24]
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	da70      	bge.n	800178a <ad7606_spi_data_read+0x21e>
			return ret;
 80016a8:	69bb      	ldr	r3, [r7, #24]
 80016aa:	e070      	b.n	800178e <ad7606_spi_data_read+0x222>
		break;
	case 16:
		for(i = 0; i < nchannels; i++) {
 80016ac:	2300      	movs	r3, #0
 80016ae:	617b      	str	r3, [r7, #20]
 80016b0:	e062      	b.n	8001778 <ad7606_spi_data_read+0x20c>
			if (dev->config.status_header) {
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	d03a      	beq.n	8001732 <ad7606_spi_data_read+0x1c6>
				data[i] = (uint32_t)dev->data[i*3] << 16;
 80016bc:	697a      	ldr	r2, [r7, #20]
 80016be:	4613      	mov	r3, r2
 80016c0:	005b      	lsls	r3, r3, #1
 80016c2:	4413      	add	r3, r2
 80016c4:	687a      	ldr	r2, [r7, #4]
 80016c6:	4413      	add	r3, r2
 80016c8:	f893 30ac 	ldrb.w	r3, [r3, #172]	@ 0xac
 80016cc:	4619      	mov	r1, r3
 80016ce:	697b      	ldr	r3, [r7, #20]
 80016d0:	009b      	lsls	r3, r3, #2
 80016d2:	683a      	ldr	r2, [r7, #0]
 80016d4:	4413      	add	r3, r2
 80016d6:	040a      	lsls	r2, r1, #16
 80016d8:	601a      	str	r2, [r3, #0]
				data[i] |= (uint32_t)dev->data[i*3+1] << 8;
 80016da:	697b      	ldr	r3, [r7, #20]
 80016dc:	009b      	lsls	r3, r3, #2
 80016de:	683a      	ldr	r2, [r7, #0]
 80016e0:	4413      	add	r3, r2
 80016e2:	6819      	ldr	r1, [r3, #0]
 80016e4:	697a      	ldr	r2, [r7, #20]
 80016e6:	4613      	mov	r3, r2
 80016e8:	005b      	lsls	r3, r3, #1
 80016ea:	4413      	add	r3, r2
 80016ec:	3301      	adds	r3, #1
 80016ee:	687a      	ldr	r2, [r7, #4]
 80016f0:	4413      	add	r3, r2
 80016f2:	f893 30ac 	ldrb.w	r3, [r3, #172]	@ 0xac
 80016f6:	021a      	lsls	r2, r3, #8
 80016f8:	697b      	ldr	r3, [r7, #20]
 80016fa:	009b      	lsls	r3, r3, #2
 80016fc:	6838      	ldr	r0, [r7, #0]
 80016fe:	4403      	add	r3, r0
 8001700:	430a      	orrs	r2, r1
 8001702:	601a      	str	r2, [r3, #0]
				data[i] |= (uint32_t)dev->data[i*3+2];
 8001704:	697b      	ldr	r3, [r7, #20]
 8001706:	009b      	lsls	r3, r3, #2
 8001708:	683a      	ldr	r2, [r7, #0]
 800170a:	4413      	add	r3, r2
 800170c:	6819      	ldr	r1, [r3, #0]
 800170e:	697a      	ldr	r2, [r7, #20]
 8001710:	4613      	mov	r3, r2
 8001712:	005b      	lsls	r3, r3, #1
 8001714:	4413      	add	r3, r2
 8001716:	3302      	adds	r3, #2
 8001718:	687a      	ldr	r2, [r7, #4]
 800171a:	4413      	add	r3, r2
 800171c:	f893 30ac 	ldrb.w	r3, [r3, #172]	@ 0xac
 8001720:	4618      	mov	r0, r3
 8001722:	697b      	ldr	r3, [r7, #20]
 8001724:	009b      	lsls	r3, r3, #2
 8001726:	683a      	ldr	r2, [r7, #0]
 8001728:	4413      	add	r3, r2
 800172a:	ea41 0200 	orr.w	r2, r1, r0
 800172e:	601a      	str	r2, [r3, #0]
 8001730:	e01f      	b.n	8001772 <ad7606_spi_data_read+0x206>
			} else {
				data[i] = (uint32_t)dev->data[i*2] << 8;
 8001732:	697b      	ldr	r3, [r7, #20]
 8001734:	005b      	lsls	r3, r3, #1
 8001736:	687a      	ldr	r2, [r7, #4]
 8001738:	4413      	add	r3, r2
 800173a:	f893 30ac 	ldrb.w	r3, [r3, #172]	@ 0xac
 800173e:	4619      	mov	r1, r3
 8001740:	697b      	ldr	r3, [r7, #20]
 8001742:	009b      	lsls	r3, r3, #2
 8001744:	683a      	ldr	r2, [r7, #0]
 8001746:	4413      	add	r3, r2
 8001748:	020a      	lsls	r2, r1, #8
 800174a:	601a      	str	r2, [r3, #0]
				data[i] |= (uint32_t)dev->data[i*2+1];
 800174c:	697b      	ldr	r3, [r7, #20]
 800174e:	009b      	lsls	r3, r3, #2
 8001750:	683a      	ldr	r2, [r7, #0]
 8001752:	4413      	add	r3, r2
 8001754:	681a      	ldr	r2, [r3, #0]
 8001756:	697b      	ldr	r3, [r7, #20]
 8001758:	005b      	lsls	r3, r3, #1
 800175a:	3301      	adds	r3, #1
 800175c:	6879      	ldr	r1, [r7, #4]
 800175e:	440b      	add	r3, r1
 8001760:	f893 30ac 	ldrb.w	r3, [r3, #172]	@ 0xac
 8001764:	4618      	mov	r0, r3
 8001766:	697b      	ldr	r3, [r7, #20]
 8001768:	009b      	lsls	r3, r3, #2
 800176a:	6839      	ldr	r1, [r7, #0]
 800176c:	440b      	add	r3, r1
 800176e:	4302      	orrs	r2, r0
 8001770:	601a      	str	r2, [r3, #0]
		for(i = 0; i < nchannels; i++) {
 8001772:	697b      	ldr	r3, [r7, #20]
 8001774:	3301      	adds	r3, #1
 8001776:	617b      	str	r3, [r7, #20]
 8001778:	7c7b      	ldrb	r3, [r7, #17]
 800177a:	697a      	ldr	r2, [r7, #20]
 800177c:	429a      	cmp	r2, r3
 800177e:	db98      	blt.n	80016b2 <ad7606_spi_data_read+0x146>
			}
		}
		break;
 8001780:	e004      	b.n	800178c <ad7606_spi_data_read+0x220>
	default:
		ret = -ENOTSUP;
 8001782:	f06f 0385 	mvn.w	r3, #133	@ 0x85
 8001786:	61bb      	str	r3, [r7, #24]
		break;
 8001788:	e000      	b.n	800178c <ad7606_spi_data_read+0x220>
		break;
 800178a:	bf00      	nop
	};

	return ret;
 800178c:	69bb      	ldr	r3, [r7, #24]
}
 800178e:	4618      	mov	r0, r3
 8001790:	3720      	adds	r7, #32
 8001792:	46bd      	mov	sp, r7
 8001794:	bd80      	pop	{r7, pc}
 8001796:	bf00      	nop
 8001798:	0800d348 	.word	0x0800d348
 800179c:	2000037c 	.word	0x2000037c

080017a0 <ad7606_read>:
 *                  -ETIME - Timeout while waiting for the BUSY signal.
 *                  -EBADMSG - CRC computation mismatch.
 *                  0 - No errors encountered.
*******************************************************************************/
int32_t ad7606_read(struct ad7606_dev *dev, uint32_t * data)
{
 80017a0:	b580      	push	{r7, lr}
 80017a2:	b086      	sub	sp, #24
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	6078      	str	r0, [r7, #4]
 80017a8:	6039      	str	r1, [r7, #0]
	int32_t ret;
	uint8_t busy;
	uint32_t timeout = tconv_max[AD7606_OSR_256];
 80017aa:	f44f 73a2 	mov.w	r3, #324	@ 0x144
 80017ae:	617b      	str	r3, [r7, #20]

	ret = ad7606_convst(dev);
 80017b0:	6878      	ldr	r0, [r7, #4]
 80017b2:	f7ff fea9 	bl	8001508 <ad7606_convst>
 80017b6:	6138      	str	r0, [r7, #16]
	if (ret < 0)
 80017b8:	693b      	ldr	r3, [r7, #16]
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	da01      	bge.n	80017c2 <ad7606_read+0x22>
		return ret;
 80017be:	693b      	ldr	r3, [r7, #16]
 80017c0:	e038      	b.n	8001834 <ad7606_read+0x94>

	if (dev->gpio_busy) {
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	68db      	ldr	r3, [r3, #12]
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d022      	beq.n	8001810 <ad7606_read+0x70>
		/* Wait for BUSY falling edge */
		while(timeout) {
 80017ca:	e016      	b.n	80017fa <ad7606_read+0x5a>
			ret = no_os_gpio_get_value(dev->gpio_busy, &busy);
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	68db      	ldr	r3, [r3, #12]
 80017d0:	f107 020f 	add.w	r2, r7, #15
 80017d4:	4611      	mov	r1, r2
 80017d6:	4618      	mov	r0, r3
 80017d8:	f001 ffc4 	bl	8003764 <no_os_gpio_get_value>
 80017dc:	6138      	str	r0, [r7, #16]
			if (ret < 0)
 80017de:	693b      	ldr	r3, [r7, #16]
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	da01      	bge.n	80017e8 <ad7606_read+0x48>
				return ret;
 80017e4:	693b      	ldr	r3, [r7, #16]
 80017e6:	e025      	b.n	8001834 <ad7606_read+0x94>

			if (busy == 0)
 80017e8:	7bfb      	ldrb	r3, [r7, #15]
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d009      	beq.n	8001802 <ad7606_read+0x62>
				break;

			no_os_udelay(1);
 80017ee:	2001      	movs	r0, #1
 80017f0:	f002 feb6 	bl	8004560 <no_os_udelay>
			timeout--;
 80017f4:	697b      	ldr	r3, [r7, #20]
 80017f6:	3b01      	subs	r3, #1
 80017f8:	617b      	str	r3, [r7, #20]
		while(timeout) {
 80017fa:	697b      	ldr	r3, [r7, #20]
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d1e5      	bne.n	80017cc <ad7606_read+0x2c>
 8001800:	e000      	b.n	8001804 <ad7606_read+0x64>
				break;
 8001802:	bf00      	nop
		}

		if (timeout == 0)
 8001804:	697b      	ldr	r3, [r7, #20]
 8001806:	2b00      	cmp	r3, #0
 8001808:	d10f      	bne.n	800182a <ad7606_read+0x8a>
			return -ETIME;
 800180a:	f06f 033d 	mvn.w	r3, #61	@ 0x3d
 800180e:	e011      	b.n	8001834 <ad7606_read+0x94>
	} else {
		/* wait CONV time */
		no_os_udelay(tconv_max[dev->oversampling.os_ratio]);
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8001816:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800181a:	b2db      	uxtb	r3, r3
 800181c:	461a      	mov	r2, r3
 800181e:	4b07      	ldr	r3, [pc, #28]	@ (800183c <ad7606_read+0x9c>)
 8001820:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8001824:	4618      	mov	r0, r3
 8001826:	f002 fe9b 	bl	8004560 <no_os_udelay>
	}

	return ad7606_spi_data_read(dev, data);
 800182a:	6839      	ldr	r1, [r7, #0]
 800182c:	6878      	ldr	r0, [r7, #4]
 800182e:	f7ff fe9d 	bl	800156c <ad7606_spi_data_read>
 8001832:	4603      	mov	r3, r0
}
 8001834:	4618      	mov	r0, r3
 8001836:	3718      	adds	r7, #24
 8001838:	46bd      	mov	sp, r7
 800183a:	bd80      	pop	{r7, pc}
 800183c:	0800d420 	.word	0x0800d420

08001840 <ad7606_reset_settings>:

/* Internal function to reset device settings to default state after chip reset. */
static inline void ad7606_reset_settings(struct ad7606_dev *dev)
{
 8001840:	b480      	push	{r7}
 8001842:	b085      	sub	sp, #20
 8001844:	af00      	add	r7, sp, #0
 8001846:	6078      	str	r0, [r7, #4]
	int i;
	const struct ad7606_range *rt = dev->sw_mode ?
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
						ad7606_chip_info_tbl[dev->device_id].sw_range_table:
 800184e:	2b00      	cmp	r3, #0
 8001850:	d00c      	beq.n	800186c <ad7606_reset_settings+0x2c>
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8001858:	4619      	mov	r1, r3
 800185a:	4a5c      	ldr	r2, [pc, #368]	@ (80019cc <ad7606_reset_settings+0x18c>)
 800185c:	460b      	mov	r3, r1
 800185e:	005b      	lsls	r3, r3, #1
 8001860:	440b      	add	r3, r1
 8001862:	00db      	lsls	r3, r3, #3
 8001864:	4413      	add	r3, r2
 8001866:	3310      	adds	r3, #16
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	e00b      	b.n	8001884 <ad7606_reset_settings+0x44>
						ad7606_chip_info_tbl[dev->device_id].hw_range_table;
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8001872:	4619      	mov	r1, r3
						ad7606_chip_info_tbl[dev->device_id].sw_range_table:
 8001874:	4a55      	ldr	r2, [pc, #340]	@ (80019cc <ad7606_reset_settings+0x18c>)
 8001876:	460b      	mov	r3, r1
 8001878:	005b      	lsls	r3, r3, #1
 800187a:	440b      	add	r3, r1
 800187c:	00db      	lsls	r3, r3, #3
 800187e:	4413      	add	r3, r2
 8001880:	3308      	adds	r3, #8
 8001882:	681b      	ldr	r3, [r3, #0]
	const struct ad7606_range *rt = dev->sw_mode ?
 8001884:	60bb      	str	r3, [r7, #8]

	for(i = 0; i < dev->num_channels; i++) {
 8001886:	2300      	movs	r3, #0
 8001888:	60fb      	str	r3, [r7, #12]
 800188a:	e037      	b.n	80018fc <ad7606_reset_settings+0xbc>
		if (dev->sw_mode)
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8001892:	2b00      	cmp	r3, #0
 8001894:	d010      	beq.n	80018b8 <ad7606_reset_settings+0x78>
			dev->range_ch[i] = rt[3];
 8001896:	68bb      	ldr	r3, [r7, #8]
 8001898:	f103 0024 	add.w	r0, r3, #36	@ 0x24
 800189c:	6879      	ldr	r1, [r7, #4]
 800189e:	68fa      	ldr	r2, [r7, #12]
 80018a0:	4613      	mov	r3, r2
 80018a2:	005b      	lsls	r3, r3, #1
 80018a4:	4413      	add	r3, r2
 80018a6:	009b      	lsls	r3, r3, #2
 80018a8:	440b      	add	r3, r1
 80018aa:	3348      	adds	r3, #72	@ 0x48
 80018ac:	3304      	adds	r3, #4
 80018ae:	4602      	mov	r2, r0
 80018b0:	ca07      	ldmia	r2, {r0, r1, r2}
 80018b2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80018b6:	e00c      	b.n	80018d2 <ad7606_reset_settings+0x92>
		else
			dev->range_ch[i] = rt[0];
 80018b8:	6879      	ldr	r1, [r7, #4]
 80018ba:	68fa      	ldr	r2, [r7, #12]
 80018bc:	4613      	mov	r3, r2
 80018be:	005b      	lsls	r3, r3, #1
 80018c0:	4413      	add	r3, r2
 80018c2:	009b      	lsls	r3, r3, #2
 80018c4:	440b      	add	r3, r1
 80018c6:	3348      	adds	r3, #72	@ 0x48
 80018c8:	68ba      	ldr	r2, [r7, #8]
 80018ca:	3304      	adds	r3, #4
 80018cc:	ca07      	ldmia	r2, {r0, r1, r2}
 80018ce:	e883 0007 	stmia.w	r3, {r0, r1, r2}

		dev->offset_ch[i] = 0;
 80018d2:	687a      	ldr	r2, [r7, #4]
 80018d4:	68fb      	ldr	r3, [r7, #12]
 80018d6:	4413      	add	r3, r2
 80018d8:	3333      	adds	r3, #51	@ 0x33
 80018da:	2200      	movs	r2, #0
 80018dc:	701a      	strb	r2, [r3, #0]
		dev->phase_ch[i] = 0;
 80018de:	687a      	ldr	r2, [r7, #4]
 80018e0:	68fb      	ldr	r3, [r7, #12]
 80018e2:	4413      	add	r3, r2
 80018e4:	333b      	adds	r3, #59	@ 0x3b
 80018e6:	2200      	movs	r2, #0
 80018e8:	701a      	strb	r2, [r3, #0]
		dev->gain_ch[i] = 0;
 80018ea:	687a      	ldr	r2, [r7, #4]
 80018ec:	68fb      	ldr	r3, [r7, #12]
 80018ee:	4413      	add	r3, r2
 80018f0:	3343      	adds	r3, #67	@ 0x43
 80018f2:	2200      	movs	r2, #0
 80018f4:	701a      	strb	r2, [r3, #0]
	for(i = 0; i < dev->num_channels; i++) {
 80018f6:	68fb      	ldr	r3, [r7, #12]
 80018f8:	3301      	adds	r3, #1
 80018fa:	60fb      	str	r3, [r7, #12]
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8001902:	461a      	mov	r2, r3
 8001904:	68fb      	ldr	r3, [r7, #12]
 8001906:	4293      	cmp	r3, r2
 8001908:	dbc0      	blt.n	800188c <ad7606_reset_settings+0x4c>
	}

	dev->oversampling.os_ratio = AD7606_OSR_1;
 800190a:	687a      	ldr	r2, [r7, #4]
 800190c:	f892 3029 	ldrb.w	r3, [r2, #41]	@ 0x29
 8001910:	f36f 1307 	bfc	r3, #4, #4
 8001914:	f882 3029 	strb.w	r3, [r2, #41]	@ 0x29
	dev->oversampling.os_pad = 0;
 8001918:	687a      	ldr	r2, [r7, #4]
 800191a:	f892 3029 	ldrb.w	r3, [r2, #41]	@ 0x29
 800191e:	f36f 0303 	bfc	r3, #0, #4
 8001922:	f882 3029 	strb.w	r3, [r2, #41]	@ 0x29
	dev->config.op_mode = AD7606_NORMAL;
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	2200      	movs	r2, #0
 800192a:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
	dev->config.dout_format = AD7606_2_DOUT;
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	2201      	movs	r2, #1
 8001932:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
	dev->config.ext_os_clock = false;
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	2200      	movs	r2, #0
 800193a:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
	dev->config.status_header = false;
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	2200      	movs	r2, #0
 8001942:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
	dev->digital_diag_enable.rom_crc_err_en = true;
 8001946:	687a      	ldr	r2, [r7, #4]
 8001948:	f892 3031 	ldrb.w	r3, [r2, #49]	@ 0x31
 800194c:	f043 0301 	orr.w	r3, r3, #1
 8001950:	f882 3031 	strb.w	r3, [r2, #49]	@ 0x31
	dev->digital_diag_enable.mm_crc_err_en = false;
 8001954:	687a      	ldr	r2, [r7, #4]
 8001956:	f892 3031 	ldrb.w	r3, [r2, #49]	@ 0x31
 800195a:	f36f 0341 	bfc	r3, #1, #1
 800195e:	f882 3031 	strb.w	r3, [r2, #49]	@ 0x31
	dev->digital_diag_enable.int_crc_err_en = false;
 8001962:	687a      	ldr	r2, [r7, #4]
 8001964:	f892 3031 	ldrb.w	r3, [r2, #49]	@ 0x31
 8001968:	f36f 0382 	bfc	r3, #2, #1
 800196c:	f882 3031 	strb.w	r3, [r2, #49]	@ 0x31
	dev->digital_diag_enable.spi_write_err_en = false;
 8001970:	687a      	ldr	r2, [r7, #4]
 8001972:	f892 3031 	ldrb.w	r3, [r2, #49]	@ 0x31
 8001976:	f36f 03c3 	bfc	r3, #3, #1
 800197a:	f882 3031 	strb.w	r3, [r2, #49]	@ 0x31
	dev->digital_diag_enable.spi_read_err_en = false;
 800197e:	687a      	ldr	r2, [r7, #4]
 8001980:	f892 3031 	ldrb.w	r3, [r2, #49]	@ 0x31
 8001984:	f36f 1304 	bfc	r3, #4, #1
 8001988:	f882 3031 	strb.w	r3, [r2, #49]	@ 0x31
	dev->digital_diag_enable.busy_stuck_high_err_en = false;
 800198c:	687a      	ldr	r2, [r7, #4]
 800198e:	f892 3031 	ldrb.w	r3, [r2, #49]	@ 0x31
 8001992:	f36f 1345 	bfc	r3, #5, #1
 8001996:	f882 3031 	strb.w	r3, [r2, #49]	@ 0x31
	dev->digital_diag_enable.clk_fs_os_counter_en = false;
 800199a:	687a      	ldr	r2, [r7, #4]
 800199c:	f892 3031 	ldrb.w	r3, [r2, #49]	@ 0x31
 80019a0:	f36f 1386 	bfc	r3, #6, #1
 80019a4:	f882 3031 	strb.w	r3, [r2, #49]	@ 0x31
	dev->digital_diag_enable.interface_check_en = false;
 80019a8:	687a      	ldr	r2, [r7, #4]
 80019aa:	f892 3031 	ldrb.w	r3, [r2, #49]	@ 0x31
 80019ae:	f36f 13c7 	bfc	r3, #7, #1
 80019b2:	f882 3031 	strb.w	r3, [r2, #49]	@ 0x31
	dev->reg_mode = false;
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	2200      	movs	r2, #0
 80019ba:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b
}
 80019be:	bf00      	nop
 80019c0:	3714      	adds	r7, #20
 80019c2:	46bd      	mov	sp, r7
 80019c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c8:	4770      	bx	lr
 80019ca:	bf00      	nop
 80019cc:	0800d348 	.word	0x0800d348

080019d0 <ad7606_reset>:
 * @return ret - return code.
 *         Example: -EIO - Reset GPIO not available.
 *                  0 - No errors encountered.
*******************************************************************************/
int32_t ad7606_reset(struct ad7606_dev *dev)
{
 80019d0:	b580      	push	{r7, lr}
 80019d2:	b084      	sub	sp, #16
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	6078      	str	r0, [r7, #4]
	int32_t ret;

	ret = no_os_gpio_set_value(dev->gpio_reset, 1);
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	685b      	ldr	r3, [r3, #4]
 80019dc:	2101      	movs	r1, #1
 80019de:	4618      	mov	r0, r3
 80019e0:	f001 fe9a 	bl	8003718 <no_os_gpio_set_value>
 80019e4:	60f8      	str	r0, [r7, #12]
	if (ret < 0)
 80019e6:	68fb      	ldr	r3, [r7, #12]
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	da01      	bge.n	80019f0 <ad7606_reset+0x20>
		return ret;
 80019ec:	68fb      	ldr	r3, [r7, #12]
 80019ee:	e012      	b.n	8001a16 <ad7606_reset+0x46>

	no_os_udelay(3);
 80019f0:	2003      	movs	r0, #3
 80019f2:	f002 fdb5 	bl	8004560 <no_os_udelay>

	ret = no_os_gpio_set_value(dev->gpio_reset, 0);
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	685b      	ldr	r3, [r3, #4]
 80019fa:	2100      	movs	r1, #0
 80019fc:	4618      	mov	r0, r3
 80019fe:	f001 fe8b 	bl	8003718 <no_os_gpio_set_value>
 8001a02:	60f8      	str	r0, [r7, #12]
	if (ret < 0)
 8001a04:	68fb      	ldr	r3, [r7, #12]
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	da01      	bge.n	8001a0e <ad7606_reset+0x3e>
		return ret;
 8001a0a:	68fb      	ldr	r3, [r7, #12]
 8001a0c:	e003      	b.n	8001a16 <ad7606_reset+0x46>

	ad7606_reset_settings(dev);
 8001a0e:	6878      	ldr	r0, [r7, #4]
 8001a10:	f7ff ff16 	bl	8001840 <ad7606_reset_settings>

	return ret;
 8001a14:	68fb      	ldr	r3, [r7, #12]
}
 8001a16:	4618      	mov	r0, r3
 8001a18:	3710      	adds	r7, #16
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	bd80      	pop	{r7, pc}
	...

08001a20 <ad7606_request_gpios>:

/* Internal function that initializes GPIOs. */
static int32_t ad7606_request_gpios(struct ad7606_dev *dev,
				    struct ad7606_init_param *init_param)
{
 8001a20:	b580      	push	{r7, lr}
 8001a22:	b084      	sub	sp, #16
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	6078      	str	r0, [r7, #4]
 8001a28:	6039      	str	r1, [r7, #0]
	int32_t ret;

	ret = no_os_gpio_get_optional(&dev->gpio_reset, init_param->gpio_reset);
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	1d1a      	adds	r2, r3, #4
 8001a2e:	683b      	ldr	r3, [r7, #0]
 8001a30:	6a1b      	ldr	r3, [r3, #32]
 8001a32:	4619      	mov	r1, r3
 8001a34:	4610      	mov	r0, r2
 8001a36:	f001 fdce 	bl	80035d6 <no_os_gpio_get_optional>
 8001a3a:	60f8      	str	r0, [r7, #12]
	if (ret < 0)
 8001a3c:	68fb      	ldr	r3, [r7, #12]
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	da01      	bge.n	8001a46 <ad7606_request_gpios+0x26>
		return ret;
 8001a42:	68fb      	ldr	r3, [r7, #12]
 8001a44:	e11a      	b.n	8001c7c <ad7606_request_gpios+0x25c>

	if (dev->gpio_reset) {
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	685b      	ldr	r3, [r3, #4]
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d00b      	beq.n	8001a66 <ad7606_request_gpios+0x46>
		ret = no_os_gpio_direction_output(dev->gpio_reset, NO_OS_GPIO_LOW);
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	685b      	ldr	r3, [r3, #4]
 8001a52:	2100      	movs	r1, #0
 8001a54:	4618      	mov	r0, r3
 8001a56:	f001 fe39 	bl	80036cc <no_os_gpio_direction_output>
 8001a5a:	60f8      	str	r0, [r7, #12]
		if (ret < 0)
 8001a5c:	68fb      	ldr	r3, [r7, #12]
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	da01      	bge.n	8001a66 <ad7606_request_gpios+0x46>
			return ret;
 8001a62:	68fb      	ldr	r3, [r7, #12]
 8001a64:	e10a      	b.n	8001c7c <ad7606_request_gpios+0x25c>
	}

	ret = no_os_gpio_get_optional(&dev->gpio_convst, init_param->gpio_convst);
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	f103 0208 	add.w	r2, r3, #8
 8001a6c:	683b      	ldr	r3, [r7, #0]
 8001a6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a70:	4619      	mov	r1, r3
 8001a72:	4610      	mov	r0, r2
 8001a74:	f001 fdaf 	bl	80035d6 <no_os_gpio_get_optional>
 8001a78:	60f8      	str	r0, [r7, #12]
	if (ret < 0)
 8001a7a:	68fb      	ldr	r3, [r7, #12]
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	da01      	bge.n	8001a84 <ad7606_request_gpios+0x64>
		return ret;
 8001a80:	68fb      	ldr	r3, [r7, #12]
 8001a82:	e0fb      	b.n	8001c7c <ad7606_request_gpios+0x25c>

	if (dev->gpio_convst) {
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	689b      	ldr	r3, [r3, #8]
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d00b      	beq.n	8001aa4 <ad7606_request_gpios+0x84>
		ret = no_os_gpio_direction_output(dev->gpio_convst, NO_OS_GPIO_LOW);
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	689b      	ldr	r3, [r3, #8]
 8001a90:	2100      	movs	r1, #0
 8001a92:	4618      	mov	r0, r3
 8001a94:	f001 fe1a 	bl	80036cc <no_os_gpio_direction_output>
 8001a98:	60f8      	str	r0, [r7, #12]
		if (ret < 0)
 8001a9a:	68fb      	ldr	r3, [r7, #12]
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	da01      	bge.n	8001aa4 <ad7606_request_gpios+0x84>
			return ret;
 8001aa0:	68fb      	ldr	r3, [r7, #12]
 8001aa2:	e0eb      	b.n	8001c7c <ad7606_request_gpios+0x25c>
	}

	ret = no_os_gpio_get_optional(&dev->gpio_busy, init_param->gpio_busy);
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	f103 020c 	add.w	r2, r3, #12
 8001aaa:	683b      	ldr	r3, [r7, #0]
 8001aac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001aae:	4619      	mov	r1, r3
 8001ab0:	4610      	mov	r0, r2
 8001ab2:	f001 fd90 	bl	80035d6 <no_os_gpio_get_optional>
 8001ab6:	60f8      	str	r0, [r7, #12]
	if (ret < 0)
 8001ab8:	68fb      	ldr	r3, [r7, #12]
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	da01      	bge.n	8001ac2 <ad7606_request_gpios+0xa2>
		return ret;
 8001abe:	68fb      	ldr	r3, [r7, #12]
 8001ac0:	e0dc      	b.n	8001c7c <ad7606_request_gpios+0x25c>

	if (dev->gpio_busy) {
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	68db      	ldr	r3, [r3, #12]
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d00a      	beq.n	8001ae0 <ad7606_request_gpios+0xc0>
		ret = no_os_gpio_direction_input(dev->gpio_busy);
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	68db      	ldr	r3, [r3, #12]
 8001ace:	4618      	mov	r0, r3
 8001ad0:	f001 fdda 	bl	8003688 <no_os_gpio_direction_input>
 8001ad4:	60f8      	str	r0, [r7, #12]
		if (ret < 0)
 8001ad6:	68fb      	ldr	r3, [r7, #12]
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	da01      	bge.n	8001ae0 <ad7606_request_gpios+0xc0>
			return ret;
 8001adc:	68fb      	ldr	r3, [r7, #12]
 8001ade:	e0cd      	b.n	8001c7c <ad7606_request_gpios+0x25c>
	}

	ret = no_os_gpio_get_optional(&dev->gpio_stby_n, init_param->gpio_stby_n);
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	f103 0210 	add.w	r2, r3, #16
 8001ae6:	683b      	ldr	r3, [r7, #0]
 8001ae8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001aea:	4619      	mov	r1, r3
 8001aec:	4610      	mov	r0, r2
 8001aee:	f001 fd72 	bl	80035d6 <no_os_gpio_get_optional>
 8001af2:	60f8      	str	r0, [r7, #12]
	if (ret < 0)
 8001af4:	68fb      	ldr	r3, [r7, #12]
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	da01      	bge.n	8001afe <ad7606_request_gpios+0xde>
		return ret;
 8001afa:	68fb      	ldr	r3, [r7, #12]
 8001afc:	e0be      	b.n	8001c7c <ad7606_request_gpios+0x25c>

	if (dev->gpio_stby_n) {
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	691b      	ldr	r3, [r3, #16]
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d00b      	beq.n	8001b1e <ad7606_request_gpios+0xfe>
		ret = no_os_gpio_direction_output(dev->gpio_stby_n, NO_OS_GPIO_HIGH);
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	691b      	ldr	r3, [r3, #16]
 8001b0a:	2101      	movs	r1, #1
 8001b0c:	4618      	mov	r0, r3
 8001b0e:	f001 fddd 	bl	80036cc <no_os_gpio_direction_output>
 8001b12:	60f8      	str	r0, [r7, #12]
		if (ret < 0)
 8001b14:	68fb      	ldr	r3, [r7, #12]
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	da01      	bge.n	8001b1e <ad7606_request_gpios+0xfe>
			return ret;
 8001b1a:	68fb      	ldr	r3, [r7, #12]
 8001b1c:	e0ae      	b.n	8001c7c <ad7606_request_gpios+0x25c>
	}

	ret = no_os_gpio_get_optional(&dev->gpio_range, init_param->gpio_range);
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	f103 0214 	add.w	r2, r3, #20
 8001b24:	683b      	ldr	r3, [r7, #0]
 8001b26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b28:	4619      	mov	r1, r3
 8001b2a:	4610      	mov	r0, r2
 8001b2c:	f001 fd53 	bl	80035d6 <no_os_gpio_get_optional>
 8001b30:	60f8      	str	r0, [r7, #12]
	if (ret < 0)
 8001b32:	68fb      	ldr	r3, [r7, #12]
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	da01      	bge.n	8001b3c <ad7606_request_gpios+0x11c>
		return ret;
 8001b38:	68fb      	ldr	r3, [r7, #12]
 8001b3a:	e09f      	b.n	8001c7c <ad7606_request_gpios+0x25c>

	if (dev->gpio_range) {
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	695b      	ldr	r3, [r3, #20]
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d00b      	beq.n	8001b5c <ad7606_request_gpios+0x13c>
		ret = no_os_gpio_direction_output(dev->gpio_range, NO_OS_GPIO_LOW);
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	695b      	ldr	r3, [r3, #20]
 8001b48:	2100      	movs	r1, #0
 8001b4a:	4618      	mov	r0, r3
 8001b4c:	f001 fdbe 	bl	80036cc <no_os_gpio_direction_output>
 8001b50:	60f8      	str	r0, [r7, #12]
		if (ret < 0)
 8001b52:	68fb      	ldr	r3, [r7, #12]
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	da01      	bge.n	8001b5c <ad7606_request_gpios+0x13c>
			return ret;
 8001b58:	68fb      	ldr	r3, [r7, #12]
 8001b5a:	e08f      	b.n	8001c7c <ad7606_request_gpios+0x25c>
	}

	if (!ad7606_chip_info_tbl[dev->device_id].has_oversampling)
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8001b62:	4619      	mov	r1, r3
 8001b64:	4a47      	ldr	r2, [pc, #284]	@ (8001c84 <ad7606_request_gpios+0x264>)
 8001b66:	460b      	mov	r3, r1
 8001b68:	005b      	lsls	r3, r3, #1
 8001b6a:	440b      	add	r3, r1
 8001b6c:	00db      	lsls	r3, r3, #3
 8001b6e:	4413      	add	r3, r2
 8001b70:	3303      	adds	r3, #3
 8001b72:	781b      	ldrb	r3, [r3, #0]
 8001b74:	f083 0301 	eor.w	r3, r3, #1
 8001b78:	b2db      	uxtb	r3, r3
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d001      	beq.n	8001b82 <ad7606_request_gpios+0x162>
		return ret;
 8001b7e:	68fb      	ldr	r3, [r7, #12]
 8001b80:	e07c      	b.n	8001c7c <ad7606_request_gpios+0x25c>

	ret = no_os_gpio_get_optional(&dev->gpio_os0, init_param->gpio_os0);
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	f103 0218 	add.w	r2, r3, #24
 8001b88:	683b      	ldr	r3, [r7, #0]
 8001b8a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001b8c:	4619      	mov	r1, r3
 8001b8e:	4610      	mov	r0, r2
 8001b90:	f001 fd21 	bl	80035d6 <no_os_gpio_get_optional>
 8001b94:	60f8      	str	r0, [r7, #12]
	if (ret < 0)
 8001b96:	68fb      	ldr	r3, [r7, #12]
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	da01      	bge.n	8001ba0 <ad7606_request_gpios+0x180>
		return ret;
 8001b9c:	68fb      	ldr	r3, [r7, #12]
 8001b9e:	e06d      	b.n	8001c7c <ad7606_request_gpios+0x25c>

	if (dev->gpio_os0) {
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	699b      	ldr	r3, [r3, #24]
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d00b      	beq.n	8001bc0 <ad7606_request_gpios+0x1a0>
		ret = no_os_gpio_direction_output(dev->gpio_os0, NO_OS_GPIO_LOW);
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	699b      	ldr	r3, [r3, #24]
 8001bac:	2100      	movs	r1, #0
 8001bae:	4618      	mov	r0, r3
 8001bb0:	f001 fd8c 	bl	80036cc <no_os_gpio_direction_output>
 8001bb4:	60f8      	str	r0, [r7, #12]
		if (ret < 0)
 8001bb6:	68fb      	ldr	r3, [r7, #12]
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	da01      	bge.n	8001bc0 <ad7606_request_gpios+0x1a0>
			return ret;
 8001bbc:	68fb      	ldr	r3, [r7, #12]
 8001bbe:	e05d      	b.n	8001c7c <ad7606_request_gpios+0x25c>
	}

	ret = no_os_gpio_get_optional(&dev->gpio_os1, init_param->gpio_os1);
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	f103 021c 	add.w	r2, r3, #28
 8001bc6:	683b      	ldr	r3, [r7, #0]
 8001bc8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001bca:	4619      	mov	r1, r3
 8001bcc:	4610      	mov	r0, r2
 8001bce:	f001 fd02 	bl	80035d6 <no_os_gpio_get_optional>
 8001bd2:	60f8      	str	r0, [r7, #12]
	if (ret < 0)
 8001bd4:	68fb      	ldr	r3, [r7, #12]
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	da01      	bge.n	8001bde <ad7606_request_gpios+0x1be>
		return ret;
 8001bda:	68fb      	ldr	r3, [r7, #12]
 8001bdc:	e04e      	b.n	8001c7c <ad7606_request_gpios+0x25c>

	if (dev->gpio_os1) {
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	69db      	ldr	r3, [r3, #28]
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d00b      	beq.n	8001bfe <ad7606_request_gpios+0x1de>
		ret = no_os_gpio_direction_output(dev->gpio_os1, NO_OS_GPIO_LOW);
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	69db      	ldr	r3, [r3, #28]
 8001bea:	2100      	movs	r1, #0
 8001bec:	4618      	mov	r0, r3
 8001bee:	f001 fd6d 	bl	80036cc <no_os_gpio_direction_output>
 8001bf2:	60f8      	str	r0, [r7, #12]
		if (ret < 0)
 8001bf4:	68fb      	ldr	r3, [r7, #12]
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	da01      	bge.n	8001bfe <ad7606_request_gpios+0x1de>
			return ret;
 8001bfa:	68fb      	ldr	r3, [r7, #12]
 8001bfc:	e03e      	b.n	8001c7c <ad7606_request_gpios+0x25c>
	}

	ret = no_os_gpio_get_optional(&dev->gpio_os2, init_param->gpio_os2);
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	f103 0220 	add.w	r2, r3, #32
 8001c04:	683b      	ldr	r3, [r7, #0]
 8001c06:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001c08:	4619      	mov	r1, r3
 8001c0a:	4610      	mov	r0, r2
 8001c0c:	f001 fce3 	bl	80035d6 <no_os_gpio_get_optional>
 8001c10:	60f8      	str	r0, [r7, #12]
	if (ret < 0)
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	da01      	bge.n	8001c1c <ad7606_request_gpios+0x1fc>
		return ret;
 8001c18:	68fb      	ldr	r3, [r7, #12]
 8001c1a:	e02f      	b.n	8001c7c <ad7606_request_gpios+0x25c>

	if (dev->gpio_os2) {
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	6a1b      	ldr	r3, [r3, #32]
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d00b      	beq.n	8001c3c <ad7606_request_gpios+0x21c>
		ret = no_os_gpio_direction_output(dev->gpio_os2, NO_OS_GPIO_LOW);
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	6a1b      	ldr	r3, [r3, #32]
 8001c28:	2100      	movs	r1, #0
 8001c2a:	4618      	mov	r0, r3
 8001c2c:	f001 fd4e 	bl	80036cc <no_os_gpio_direction_output>
 8001c30:	60f8      	str	r0, [r7, #12]
		if (ret < 0)
 8001c32:	68fb      	ldr	r3, [r7, #12]
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	da01      	bge.n	8001c3c <ad7606_request_gpios+0x21c>
			return ret;
 8001c38:	68fb      	ldr	r3, [r7, #12]
 8001c3a:	e01f      	b.n	8001c7c <ad7606_request_gpios+0x25c>
	}

	ret = no_os_gpio_get_optional(&dev->gpio_par_ser, init_param->gpio_par_ser);
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	f103 0224 	add.w	r2, r3, #36	@ 0x24
 8001c42:	683b      	ldr	r3, [r7, #0]
 8001c44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c46:	4619      	mov	r1, r3
 8001c48:	4610      	mov	r0, r2
 8001c4a:	f001 fcc4 	bl	80035d6 <no_os_gpio_get_optional>
 8001c4e:	60f8      	str	r0, [r7, #12]
	if (ret < 0)
 8001c50:	68fb      	ldr	r3, [r7, #12]
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	da01      	bge.n	8001c5a <ad7606_request_gpios+0x23a>
		return ret;
 8001c56:	68fb      	ldr	r3, [r7, #12]
 8001c58:	e010      	b.n	8001c7c <ad7606_request_gpios+0x25c>

	if (dev->gpio_par_ser) {
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d00b      	beq.n	8001c7a <ad7606_request_gpios+0x25a>
		/* Driver currently supports only serial interface, therefore,
		 * if available, pull the GPIO HIGH. */
		ret = no_os_gpio_direction_output(dev->gpio_par_ser, NO_OS_GPIO_HIGH);
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c66:	2101      	movs	r1, #1
 8001c68:	4618      	mov	r0, r3
 8001c6a:	f001 fd2f 	bl	80036cc <no_os_gpio_direction_output>
 8001c6e:	60f8      	str	r0, [r7, #12]
		if (ret < 0)
 8001c70:	68fb      	ldr	r3, [r7, #12]
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	da01      	bge.n	8001c7a <ad7606_request_gpios+0x25a>
			return ret;
 8001c76:	68fb      	ldr	r3, [r7, #12]
 8001c78:	e000      	b.n	8001c7c <ad7606_request_gpios+0x25c>
	}

	return ret;
 8001c7a:	68fb      	ldr	r3, [r7, #12]
}
 8001c7c:	4618      	mov	r0, r3
 8001c7e:	3710      	adds	r7, #16
 8001c80:	46bd      	mov	sp, r7
 8001c82:	bd80      	pop	{r7, pc}
 8001c84:	0800d348 	.word	0x0800d348

08001c88 <ad7606_set_oversampling>:
 *                  -EBADMSG - CRC computation mismatch.
 *                  0 - No errors encountered.
*******************************************************************************/
int32_t ad7606_set_oversampling(struct ad7606_dev *dev,
				struct ad7606_oversampling oversampling)
{
 8001c88:	b580      	push	{r7, lr}
 8001c8a:	b086      	sub	sp, #24
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	6078      	str	r0, [r7, #4]
 8001c90:	7039      	strb	r1, [r7, #0]
	int32_t ret;
	uint8_t val;

	if (dev->sw_mode) {
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	d036      	beq.n	8001d0a <ad7606_set_oversampling+0x82>
		val = no_os_field_prep(AD7606_OS_RATIO_MSK, oversampling.os_ratio);
 8001c9c:	f04f 33ff 	mov.w	r3, #4294967295
 8001ca0:	613b      	str	r3, [r7, #16]
 8001ca2:	693b      	ldr	r3, [r7, #16]
 8001ca4:	071b      	lsls	r3, r3, #28
 8001ca6:	613b      	str	r3, [r7, #16]
 8001ca8:	693b      	ldr	r3, [r7, #16]
 8001caa:	0f1b      	lsrs	r3, r3, #28
 8001cac:	613b      	str	r3, [r7, #16]
 8001cae:	693a      	ldr	r2, [r7, #16]
 8001cb0:	783b      	ldrb	r3, [r7, #0]
 8001cb2:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8001cb6:	b2db      	uxtb	r3, r3
 8001cb8:	4619      	mov	r1, r3
 8001cba:	4610      	mov	r0, r2
 8001cbc:	f002 fc2a 	bl	8004514 <no_os_field_prep>
 8001cc0:	4603      	mov	r3, r0
 8001cc2:	73fb      	strb	r3, [r7, #15]
		val |= no_os_field_prep(AD7606_OS_PAD_MSK, oversampling.os_pad);
 8001cc4:	f04f 33ff 	mov.w	r3, #4294967295
 8001cc8:	60bb      	str	r3, [r7, #8]
 8001cca:	68bb      	ldr	r3, [r7, #8]
 8001ccc:	071b      	lsls	r3, r3, #28
 8001cce:	60bb      	str	r3, [r7, #8]
 8001cd0:	68bb      	ldr	r3, [r7, #8]
 8001cd2:	0e1b      	lsrs	r3, r3, #24
 8001cd4:	60bb      	str	r3, [r7, #8]
 8001cd6:	68ba      	ldr	r2, [r7, #8]
 8001cd8:	783b      	ldrb	r3, [r7, #0]
 8001cda:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8001cde:	b2db      	uxtb	r3, r3
 8001ce0:	4619      	mov	r1, r3
 8001ce2:	4610      	mov	r0, r2
 8001ce4:	f002 fc16 	bl	8004514 <no_os_field_prep>
 8001ce8:	4603      	mov	r3, r0
 8001cea:	b2da      	uxtb	r2, r3
 8001cec:	7bfb      	ldrb	r3, [r7, #15]
 8001cee:	4313      	orrs	r3, r2
 8001cf0:	73fb      	strb	r3, [r7, #15]
		ret = ad7606_spi_reg_write(dev, AD7606_REG_OVERSAMPLING, val);
 8001cf2:	7bfb      	ldrb	r3, [r7, #15]
 8001cf4:	461a      	mov	r2, r3
 8001cf6:	2108      	movs	r1, #8
 8001cf8:	6878      	ldr	r0, [r7, #4]
 8001cfa:	f7ff fa17 	bl	800112c <ad7606_spi_reg_write>
 8001cfe:	6178      	str	r0, [r7, #20]
		if (ret < 0)
 8001d00:	697b      	ldr	r3, [r7, #20]
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	da49      	bge.n	8001d9a <ad7606_set_oversampling+0x112>
			return ret;
 8001d06:	697b      	ldr	r3, [r7, #20]
 8001d08:	e04c      	b.n	8001da4 <ad7606_set_oversampling+0x11c>
	} else {
		/* In hardware mode, OSR 128 and 256 are not avaialable */
		if (oversampling.os_ratio > AD7606_OSR_64)
 8001d0a:	783b      	ldrb	r3, [r7, #0]
 8001d0c:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8001d10:	b2db      	uxtb	r3, r3
 8001d12:	2b06      	cmp	r3, #6
 8001d14:	d904      	bls.n	8001d20 <ad7606_set_oversampling+0x98>
			oversampling.os_ratio = AD7606_OSR_64;
 8001d16:	783b      	ldrb	r3, [r7, #0]
 8001d18:	2206      	movs	r2, #6
 8001d1a:	f362 1307 	bfi	r3, r2, #4, #4
 8001d1e:	703b      	strb	r3, [r7, #0]

		ret = no_os_gpio_set_value(dev->gpio_os0,
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	699a      	ldr	r2, [r3, #24]
					   ((oversampling.os_ratio & 0x01) >> 0));
 8001d24:	783b      	ldrb	r3, [r7, #0]
 8001d26:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8001d2a:	b2db      	uxtb	r3, r3
		ret = no_os_gpio_set_value(dev->gpio_os0,
 8001d2c:	f003 0301 	and.w	r3, r3, #1
 8001d30:	b2db      	uxtb	r3, r3
 8001d32:	4619      	mov	r1, r3
 8001d34:	4610      	mov	r0, r2
 8001d36:	f001 fcef 	bl	8003718 <no_os_gpio_set_value>
 8001d3a:	6178      	str	r0, [r7, #20]
		if (ret < 0)
 8001d3c:	697b      	ldr	r3, [r7, #20]
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	da01      	bge.n	8001d46 <ad7606_set_oversampling+0xbe>
			return ret;
 8001d42:	697b      	ldr	r3, [r7, #20]
 8001d44:	e02e      	b.n	8001da4 <ad7606_set_oversampling+0x11c>

		ret = no_os_gpio_set_value(dev->gpio_os1,
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	69da      	ldr	r2, [r3, #28]
					   ((oversampling.os_ratio & 0x02) >> 1));
 8001d4a:	783b      	ldrb	r3, [r7, #0]
 8001d4c:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8001d50:	b2db      	uxtb	r3, r3
 8001d52:	105b      	asrs	r3, r3, #1
 8001d54:	b2db      	uxtb	r3, r3
		ret = no_os_gpio_set_value(dev->gpio_os1,
 8001d56:	f003 0301 	and.w	r3, r3, #1
 8001d5a:	b2db      	uxtb	r3, r3
 8001d5c:	4619      	mov	r1, r3
 8001d5e:	4610      	mov	r0, r2
 8001d60:	f001 fcda 	bl	8003718 <no_os_gpio_set_value>
 8001d64:	6178      	str	r0, [r7, #20]
		if (ret < 0)
 8001d66:	697b      	ldr	r3, [r7, #20]
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	da01      	bge.n	8001d70 <ad7606_set_oversampling+0xe8>
			return ret;
 8001d6c:	697b      	ldr	r3, [r7, #20]
 8001d6e:	e019      	b.n	8001da4 <ad7606_set_oversampling+0x11c>

		ret = no_os_gpio_set_value(dev->gpio_os2,
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	6a1a      	ldr	r2, [r3, #32]
					   ((oversampling.os_ratio & 0x04) >> 2));
 8001d74:	783b      	ldrb	r3, [r7, #0]
 8001d76:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8001d7a:	b2db      	uxtb	r3, r3
 8001d7c:	109b      	asrs	r3, r3, #2
 8001d7e:	b2db      	uxtb	r3, r3
		ret = no_os_gpio_set_value(dev->gpio_os2,
 8001d80:	f003 0301 	and.w	r3, r3, #1
 8001d84:	b2db      	uxtb	r3, r3
 8001d86:	4619      	mov	r1, r3
 8001d88:	4610      	mov	r0, r2
 8001d8a:	f001 fcc5 	bl	8003718 <no_os_gpio_set_value>
 8001d8e:	6178      	str	r0, [r7, #20]
		if (ret < 0)
 8001d90:	697b      	ldr	r3, [r7, #20]
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	da01      	bge.n	8001d9a <ad7606_set_oversampling+0x112>
			return ret;
 8001d96:	697b      	ldr	r3, [r7, #20]
 8001d98:	e004      	b.n	8001da4 <ad7606_set_oversampling+0x11c>
	}

	dev->oversampling = oversampling;
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	783a      	ldrb	r2, [r7, #0]
 8001d9e:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

	return 0;
 8001da2:	2300      	movs	r3, #0
}
 8001da4:	4618      	mov	r0, r3
 8001da6:	3718      	adds	r7, #24
 8001da8:	46bd      	mov	sp, r7
 8001daa:	bd80      	pop	{r7, pc}

08001dac <ad7606_find_range>:

/* Internal function to find the index of a given operation range in the
 * operation range table specific to a device. */
static int8_t ad7606_find_range(struct ad7606_dev *dev,
				struct ad7606_range range)
{
 8001dac:	b480      	push	{r7}
 8001dae:	b089      	sub	sp, #36	@ 0x24
 8001db0:	af00      	add	r7, sp, #0
 8001db2:	60f8      	str	r0, [r7, #12]
 8001db4:	4638      	mov	r0, r7
 8001db6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	uint8_t i;
	int8_t v = -1;
 8001dba:	23ff      	movs	r3, #255	@ 0xff
 8001dbc:	77bb      	strb	r3, [r7, #30]
	const struct ad7606_range *rt = dev->sw_mode ?
 8001dbe:	68fb      	ldr	r3, [r7, #12]
 8001dc0:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
						ad7606_chip_info_tbl[dev->device_id].sw_range_table:
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d00c      	beq.n	8001de2 <ad7606_find_range+0x36>
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8001dce:	4619      	mov	r1, r3
 8001dd0:	4a39      	ldr	r2, [pc, #228]	@ (8001eb8 <ad7606_find_range+0x10c>)
 8001dd2:	460b      	mov	r3, r1
 8001dd4:	005b      	lsls	r3, r3, #1
 8001dd6:	440b      	add	r3, r1
 8001dd8:	00db      	lsls	r3, r3, #3
 8001dda:	4413      	add	r3, r2
 8001ddc:	3310      	adds	r3, #16
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	e00b      	b.n	8001dfa <ad7606_find_range+0x4e>
						ad7606_chip_info_tbl[dev->device_id].hw_range_table;
 8001de2:	68fb      	ldr	r3, [r7, #12]
 8001de4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8001de8:	4619      	mov	r1, r3
						ad7606_chip_info_tbl[dev->device_id].sw_range_table:
 8001dea:	4a33      	ldr	r2, [pc, #204]	@ (8001eb8 <ad7606_find_range+0x10c>)
 8001dec:	460b      	mov	r3, r1
 8001dee:	005b      	lsls	r3, r3, #1
 8001df0:	440b      	add	r3, r1
 8001df2:	00db      	lsls	r3, r3, #3
 8001df4:	4413      	add	r3, r2
 8001df6:	3308      	adds	r3, #8
 8001df8:	681b      	ldr	r3, [r3, #0]
	const struct ad7606_range *rt = dev->sw_mode ?
 8001dfa:	61bb      	str	r3, [r7, #24]

	uint32_t rtsz = dev->sw_mode ?
 8001dfc:	68fb      	ldr	r3, [r7, #12]
 8001dfe:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
			ad7606_chip_info_tbl[dev->device_id].sw_range_table_sz:
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d00c      	beq.n	8001e20 <ad7606_find_range+0x74>
 8001e06:	68fb      	ldr	r3, [r7, #12]
 8001e08:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8001e0c:	4619      	mov	r1, r3
 8001e0e:	4a2a      	ldr	r2, [pc, #168]	@ (8001eb8 <ad7606_find_range+0x10c>)
 8001e10:	460b      	mov	r3, r1
 8001e12:	005b      	lsls	r3, r3, #1
 8001e14:	440b      	add	r3, r1
 8001e16:	00db      	lsls	r3, r3, #3
 8001e18:	4413      	add	r3, r2
 8001e1a:	3314      	adds	r3, #20
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	e00b      	b.n	8001e38 <ad7606_find_range+0x8c>
			ad7606_chip_info_tbl[dev->device_id].hw_range_table_sz;
 8001e20:	68fb      	ldr	r3, [r7, #12]
 8001e22:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8001e26:	4619      	mov	r1, r3
			ad7606_chip_info_tbl[dev->device_id].sw_range_table_sz:
 8001e28:	4a23      	ldr	r2, [pc, #140]	@ (8001eb8 <ad7606_find_range+0x10c>)
 8001e2a:	460b      	mov	r3, r1
 8001e2c:	005b      	lsls	r3, r3, #1
 8001e2e:	440b      	add	r3, r1
 8001e30:	00db      	lsls	r3, r3, #3
 8001e32:	4413      	add	r3, r2
 8001e34:	330c      	adds	r3, #12
 8001e36:	681b      	ldr	r3, [r3, #0]
	uint32_t rtsz = dev->sw_mode ?
 8001e38:	617b      	str	r3, [r7, #20]

	for (i = 0; i < rtsz; i++) {
 8001e3a:	2300      	movs	r3, #0
 8001e3c:	77fb      	strb	r3, [r7, #31]
 8001e3e:	e02e      	b.n	8001e9e <ad7606_find_range+0xf2>
		if (range.min != rt[i].min)
 8001e40:	6839      	ldr	r1, [r7, #0]
 8001e42:	7ffa      	ldrb	r2, [r7, #31]
 8001e44:	4613      	mov	r3, r2
 8001e46:	005b      	lsls	r3, r3, #1
 8001e48:	4413      	add	r3, r2
 8001e4a:	009b      	lsls	r3, r3, #2
 8001e4c:	461a      	mov	r2, r3
 8001e4e:	69bb      	ldr	r3, [r7, #24]
 8001e50:	4413      	add	r3, r2
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	4299      	cmp	r1, r3
 8001e56:	d11a      	bne.n	8001e8e <ad7606_find_range+0xe2>
			continue;
		if (range.max != rt[i].max)
 8001e58:	6879      	ldr	r1, [r7, #4]
 8001e5a:	7ffa      	ldrb	r2, [r7, #31]
 8001e5c:	4613      	mov	r3, r2
 8001e5e:	005b      	lsls	r3, r3, #1
 8001e60:	4413      	add	r3, r2
 8001e62:	009b      	lsls	r3, r3, #2
 8001e64:	461a      	mov	r2, r3
 8001e66:	69bb      	ldr	r3, [r7, #24]
 8001e68:	4413      	add	r3, r2
 8001e6a:	685b      	ldr	r3, [r3, #4]
 8001e6c:	4299      	cmp	r1, r3
 8001e6e:	d110      	bne.n	8001e92 <ad7606_find_range+0xe6>
			continue;
		if (range.differential != rt[i].differential)
 8001e70:	7a39      	ldrb	r1, [r7, #8]
 8001e72:	7ffa      	ldrb	r2, [r7, #31]
 8001e74:	4613      	mov	r3, r2
 8001e76:	005b      	lsls	r3, r3, #1
 8001e78:	4413      	add	r3, r2
 8001e7a:	009b      	lsls	r3, r3, #2
 8001e7c:	461a      	mov	r2, r3
 8001e7e:	69bb      	ldr	r3, [r7, #24]
 8001e80:	4413      	add	r3, r2
 8001e82:	7a1b      	ldrb	r3, [r3, #8]
 8001e84:	4299      	cmp	r1, r3
 8001e86:	d106      	bne.n	8001e96 <ad7606_find_range+0xea>
			continue;
		v = i;
 8001e88:	7ffb      	ldrb	r3, [r7, #31]
 8001e8a:	77bb      	strb	r3, [r7, #30]
		break;
 8001e8c:	e00b      	b.n	8001ea6 <ad7606_find_range+0xfa>
			continue;
 8001e8e:	bf00      	nop
 8001e90:	e002      	b.n	8001e98 <ad7606_find_range+0xec>
			continue;
 8001e92:	bf00      	nop
 8001e94:	e000      	b.n	8001e98 <ad7606_find_range+0xec>
			continue;
 8001e96:	bf00      	nop
	for (i = 0; i < rtsz; i++) {
 8001e98:	7ffb      	ldrb	r3, [r7, #31]
 8001e9a:	3301      	adds	r3, #1
 8001e9c:	77fb      	strb	r3, [r7, #31]
 8001e9e:	7ffb      	ldrb	r3, [r7, #31]
 8001ea0:	697a      	ldr	r2, [r7, #20]
 8001ea2:	429a      	cmp	r2, r3
 8001ea4:	d8cc      	bhi.n	8001e40 <ad7606_find_range+0x94>
	}

	return v;
 8001ea6:	f997 301e 	ldrsb.w	r3, [r7, #30]
}
 8001eaa:	4618      	mov	r0, r3
 8001eac:	3724      	adds	r7, #36	@ 0x24
 8001eae:	46bd      	mov	sp, r7
 8001eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb4:	4770      	bx	lr
 8001eb6:	bf00      	nop
 8001eb8:	0800d348 	.word	0x0800d348

08001ebc <ad7606_set_ch_range>:
 *                  -EBADMSG - CRC computation mismatch.
 *                  0 - No errors encountered.
*******************************************************************************/
int32_t ad7606_set_ch_range(struct ad7606_dev *dev, uint8_t ch,
			    struct ad7606_range range)
{
 8001ebc:	b082      	sub	sp, #8
 8001ebe:	b580      	push	{r7, lr}
 8001ec0:	b086      	sub	sp, #24
 8001ec2:	af00      	add	r7, sp, #0
 8001ec4:	6078      	str	r0, [r7, #4]
 8001ec6:	f107 0020 	add.w	r0, r7, #32
 8001eca:	e880 000c 	stmia.w	r0, {r2, r3}
 8001ece:	460b      	mov	r3, r1
 8001ed0:	70fb      	strb	r3, [r7, #3]
	int value;
	int32_t ret;

	if (range.min > range.max)
 8001ed2:	6a3a      	ldr	r2, [r7, #32]
 8001ed4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ed6:	429a      	cmp	r2, r3
 8001ed8:	dd02      	ble.n	8001ee0 <ad7606_set_ch_range+0x24>
		return -EINVAL;
 8001eda:	f06f 0315 	mvn.w	r3, #21
 8001ede:	e066      	b.n	8001fae <ad7606_set_ch_range+0xf2>

	if (ch >= dev->num_channels)
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8001ee6:	78fa      	ldrb	r2, [r7, #3]
 8001ee8:	429a      	cmp	r2, r3
 8001eea:	d302      	bcc.n	8001ef2 <ad7606_set_ch_range+0x36>
		return -EINVAL;
 8001eec:	f06f 0315 	mvn.w	r3, #21
 8001ef0:	e05d      	b.n	8001fae <ad7606_set_ch_range+0xf2>

	value = ad7606_find_range(dev, range);
 8001ef2:	f107 0320 	add.w	r3, r7, #32
 8001ef6:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001ef8:	6878      	ldr	r0, [r7, #4]
 8001efa:	f7ff ff57 	bl	8001dac <ad7606_find_range>
 8001efe:	4603      	mov	r3, r0
 8001f00:	613b      	str	r3, [r7, #16]
	if (value < 0)
 8001f02:	693b      	ldr	r3, [r7, #16]
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	da02      	bge.n	8001f0e <ad7606_set_ch_range+0x52>
		return -EINVAL;
 8001f08:	f06f 0315 	mvn.w	r3, #21
 8001f0c:	e04f      	b.n	8001fae <ad7606_set_ch_range+0xf2>

	if (dev->sw_mode)
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d02d      	beq.n	8001f74 <ad7606_set_ch_range+0xb8>
		ret = ad7606_spi_write_mask(dev, AD7606_REG_RANGE_CH_ADDR(ch),
 8001f18:	78fb      	ldrb	r3, [r7, #3]
 8001f1a:	085b      	lsrs	r3, r3, #1
 8001f1c:	b2db      	uxtb	r3, r3
 8001f1e:	3303      	adds	r3, #3
 8001f20:	4618      	mov	r0, r3
					    AD7606_RANGE_CH_MSK(ch),
 8001f22:	f04f 33ff 	mov.w	r3, #4294967295
 8001f26:	60fb      	str	r3, [r7, #12]
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	071b      	lsls	r3, r3, #28
 8001f2c:	60fb      	str	r3, [r7, #12]
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	0f1b      	lsrs	r3, r3, #28
 8001f32:	60fb      	str	r3, [r7, #12]
 8001f34:	68fa      	ldr	r2, [r7, #12]
 8001f36:	78fb      	ldrb	r3, [r7, #3]
 8001f38:	f003 0301 	and.w	r3, r3, #1
 8001f3c:	009b      	lsls	r3, r3, #2
		ret = ad7606_spi_write_mask(dev, AD7606_REG_RANGE_CH_ADDR(ch),
 8001f3e:	fa02 f103 	lsl.w	r1, r2, r3
					    AD7606_RANGE_CH_MODE(ch, value));
 8001f42:	f04f 33ff 	mov.w	r3, #4294967295
 8001f46:	60bb      	str	r3, [r7, #8]
 8001f48:	68bb      	ldr	r3, [r7, #8]
 8001f4a:	071b      	lsls	r3, r3, #28
 8001f4c:	60bb      	str	r3, [r7, #8]
 8001f4e:	68bb      	ldr	r3, [r7, #8]
 8001f50:	0f1b      	lsrs	r3, r3, #28
 8001f52:	60bb      	str	r3, [r7, #8]
 8001f54:	68ba      	ldr	r2, [r7, #8]
 8001f56:	693b      	ldr	r3, [r7, #16]
 8001f58:	401a      	ands	r2, r3
 8001f5a:	78fb      	ldrb	r3, [r7, #3]
 8001f5c:	f003 0301 	and.w	r3, r3, #1
 8001f60:	009b      	lsls	r3, r3, #2
		ret = ad7606_spi_write_mask(dev, AD7606_REG_RANGE_CH_ADDR(ch),
 8001f62:	fa02 f303 	lsl.w	r3, r2, r3
 8001f66:	460a      	mov	r2, r1
 8001f68:	4601      	mov	r1, r0
 8001f6a:	6878      	ldr	r0, [r7, #4]
 8001f6c:	f7ff f93a 	bl	80011e4 <ad7606_spi_write_mask>
 8001f70:	6178      	str	r0, [r7, #20]
 8001f72:	e008      	b.n	8001f86 <ad7606_set_ch_range+0xca>
	else
		ret = no_os_gpio_set_value(dev->gpio_range, value);
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	695b      	ldr	r3, [r3, #20]
 8001f78:	693a      	ldr	r2, [r7, #16]
 8001f7a:	b2d2      	uxtb	r2, r2
 8001f7c:	4611      	mov	r1, r2
 8001f7e:	4618      	mov	r0, r3
 8001f80:	f001 fbca 	bl	8003718 <no_os_gpio_set_value>
 8001f84:	6178      	str	r0, [r7, #20]

	if (ret)
 8001f86:	697b      	ldr	r3, [r7, #20]
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d001      	beq.n	8001f90 <ad7606_set_ch_range+0xd4>
		return ret;
 8001f8c:	697b      	ldr	r3, [r7, #20]
 8001f8e:	e00e      	b.n	8001fae <ad7606_set_ch_range+0xf2>

	dev->range_ch[ch] = range;
 8001f90:	78fa      	ldrb	r2, [r7, #3]
 8001f92:	6879      	ldr	r1, [r7, #4]
 8001f94:	4613      	mov	r3, r2
 8001f96:	005b      	lsls	r3, r3, #1
 8001f98:	4413      	add	r3, r2
 8001f9a:	009b      	lsls	r3, r3, #2
 8001f9c:	440b      	add	r3, r1
 8001f9e:	3348      	adds	r3, #72	@ 0x48
 8001fa0:	3304      	adds	r3, #4
 8001fa2:	f107 0220 	add.w	r2, r7, #32
 8001fa6:	ca07      	ldmia	r2, {r0, r1, r2}
 8001fa8:	e883 0007 	stmia.w	r3, {r0, r1, r2}

	return ret;
 8001fac:	697b      	ldr	r3, [r7, #20]
}
 8001fae:	4618      	mov	r0, r3
 8001fb0:	3718      	adds	r7, #24
 8001fb2:	46bd      	mov	sp, r7
 8001fb4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001fb8:	b002      	add	sp, #8
 8001fba:	4770      	bx	lr

08001fbc <ad7606_set_ch_offset>:
 *                  -EBADMSG - CRC computation mismatch.
 *                  0 - No errors encountered.
*******************************************************************************/
int32_t ad7606_set_ch_offset(struct ad7606_dev *dev, uint8_t ch,
			     int8_t offset)
{
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	b084      	sub	sp, #16
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	6078      	str	r0, [r7, #4]
 8001fc4:	460b      	mov	r3, r1
 8001fc6:	70fb      	strb	r3, [r7, #3]
 8001fc8:	4613      	mov	r3, r2
 8001fca:	70bb      	strb	r3, [r7, #2]
	int ret;
	uint8_t value = (uint8_t)(offset - 0x80);
 8001fcc:	78bb      	ldrb	r3, [r7, #2]
 8001fce:	3b80      	subs	r3, #128	@ 0x80
 8001fd0:	73fb      	strb	r3, [r7, #15]

	if (ch >= dev->num_channels)
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8001fd8:	78fa      	ldrb	r2, [r7, #3]
 8001fda:	429a      	cmp	r2, r3
 8001fdc:	d302      	bcc.n	8001fe4 <ad7606_set_ch_offset+0x28>
		return -EINVAL;
 8001fde:	f06f 0315 	mvn.w	r3, #21
 8001fe2:	e01f      	b.n	8002024 <ad7606_set_ch_offset+0x68>

	if (!dev->sw_mode)
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8001fea:	f083 0301 	eor.w	r3, r3, #1
 8001fee:	b2db      	uxtb	r3, r3
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d002      	beq.n	8001ffa <ad7606_set_ch_offset+0x3e>
		return -ENOTSUP;
 8001ff4:	f06f 0385 	mvn.w	r3, #133	@ 0x85
 8001ff8:	e014      	b.n	8002024 <ad7606_set_ch_offset+0x68>

	ret = ad7606_spi_reg_write(dev, AD7606_REG_OFFSET_CH(ch), value);
 8001ffa:	78fb      	ldrb	r3, [r7, #3]
 8001ffc:	3311      	adds	r3, #17
 8001ffe:	b2db      	uxtb	r3, r3
 8002000:	7bfa      	ldrb	r2, [r7, #15]
 8002002:	4619      	mov	r1, r3
 8002004:	6878      	ldr	r0, [r7, #4]
 8002006:	f7ff f891 	bl	800112c <ad7606_spi_reg_write>
 800200a:	60b8      	str	r0, [r7, #8]
	if (ret < 0)
 800200c:	68bb      	ldr	r3, [r7, #8]
 800200e:	2b00      	cmp	r3, #0
 8002010:	da01      	bge.n	8002016 <ad7606_set_ch_offset+0x5a>
		return ret;
 8002012:	68bb      	ldr	r3, [r7, #8]
 8002014:	e006      	b.n	8002024 <ad7606_set_ch_offset+0x68>

	dev->offset_ch[ch] = offset;
 8002016:	78fb      	ldrb	r3, [r7, #3]
 8002018:	687a      	ldr	r2, [r7, #4]
 800201a:	4413      	add	r3, r2
 800201c:	78ba      	ldrb	r2, [r7, #2]
 800201e:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33

	return ret;
 8002022:	68bb      	ldr	r3, [r7, #8]
}
 8002024:	4618      	mov	r0, r3
 8002026:	3710      	adds	r7, #16
 8002028:	46bd      	mov	sp, r7
 800202a:	bd80      	pop	{r7, pc}

0800202c <ad7606_set_ch_phase>:
 *                  -EBADMSG - CRC computation mismatch.
 *                  0 - No errors encountered.
*******************************************************************************/
int32_t ad7606_set_ch_phase(struct ad7606_dev *dev, uint8_t ch,
			    uint8_t phase)
{
 800202c:	b580      	push	{r7, lr}
 800202e:	b084      	sub	sp, #16
 8002030:	af00      	add	r7, sp, #0
 8002032:	6078      	str	r0, [r7, #4]
 8002034:	460b      	mov	r3, r1
 8002036:	70fb      	strb	r3, [r7, #3]
 8002038:	4613      	mov	r3, r2
 800203a:	70bb      	strb	r3, [r7, #2]
	int ret;

	if (ch >= dev->num_channels)
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8002042:	78fa      	ldrb	r2, [r7, #3]
 8002044:	429a      	cmp	r2, r3
 8002046:	d302      	bcc.n	800204e <ad7606_set_ch_phase+0x22>
		return -EINVAL;
 8002048:	f06f 0315 	mvn.w	r3, #21
 800204c:	e01f      	b.n	800208e <ad7606_set_ch_phase+0x62>

	if (!dev->sw_mode)
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8002054:	f083 0301 	eor.w	r3, r3, #1
 8002058:	b2db      	uxtb	r3, r3
 800205a:	2b00      	cmp	r3, #0
 800205c:	d002      	beq.n	8002064 <ad7606_set_ch_phase+0x38>
		return -ENOTSUP;
 800205e:	f06f 0385 	mvn.w	r3, #133	@ 0x85
 8002062:	e014      	b.n	800208e <ad7606_set_ch_phase+0x62>

	ret = ad7606_spi_reg_write(dev, AD7606_REG_PHASE_CH(ch), phase);
 8002064:	78fb      	ldrb	r3, [r7, #3]
 8002066:	3319      	adds	r3, #25
 8002068:	b2db      	uxtb	r3, r3
 800206a:	78ba      	ldrb	r2, [r7, #2]
 800206c:	4619      	mov	r1, r3
 800206e:	6878      	ldr	r0, [r7, #4]
 8002070:	f7ff f85c 	bl	800112c <ad7606_spi_reg_write>
 8002074:	60f8      	str	r0, [r7, #12]
	if (ret < 0)
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	2b00      	cmp	r3, #0
 800207a:	da01      	bge.n	8002080 <ad7606_set_ch_phase+0x54>
		return ret;
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	e006      	b.n	800208e <ad7606_set_ch_phase+0x62>

	dev->phase_ch[ch] = phase;
 8002080:	78fb      	ldrb	r3, [r7, #3]
 8002082:	687a      	ldr	r2, [r7, #4]
 8002084:	4413      	add	r3, r2
 8002086:	78ba      	ldrb	r2, [r7, #2]
 8002088:	f883 203b 	strb.w	r2, [r3, #59]	@ 0x3b

	return ret;
 800208c:	68fb      	ldr	r3, [r7, #12]
}
 800208e:	4618      	mov	r0, r3
 8002090:	3710      	adds	r7, #16
 8002092:	46bd      	mov	sp, r7
 8002094:	bd80      	pop	{r7, pc}

08002096 <ad7606_set_ch_gain>:
 *                  -EBADMSG - CRC computation mismatch.
 *                  0 - No errors encountered.
*******************************************************************************/
int32_t ad7606_set_ch_gain(struct ad7606_dev *dev, uint8_t ch,
			   uint8_t gain)
{
 8002096:	b580      	push	{r7, lr}
 8002098:	b084      	sub	sp, #16
 800209a:	af00      	add	r7, sp, #0
 800209c:	6078      	str	r0, [r7, #4]
 800209e:	460b      	mov	r3, r1
 80020a0:	70fb      	strb	r3, [r7, #3]
 80020a2:	4613      	mov	r3, r2
 80020a4:	70bb      	strb	r3, [r7, #2]
	int ret;

	if (ch >= dev->num_channels)
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 80020ac:	78fa      	ldrb	r2, [r7, #3]
 80020ae:	429a      	cmp	r2, r3
 80020b0:	d302      	bcc.n	80020b8 <ad7606_set_ch_gain+0x22>
		return -EINVAL;
 80020b2:	f06f 0315 	mvn.w	r3, #21
 80020b6:	e030      	b.n	800211a <ad7606_set_ch_gain+0x84>

	if (!dev->sw_mode)
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 80020be:	f083 0301 	eor.w	r3, r3, #1
 80020c2:	b2db      	uxtb	r3, r3
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d002      	beq.n	80020ce <ad7606_set_ch_gain+0x38>
		return -ENOTSUP;
 80020c8:	f06f 0385 	mvn.w	r3, #133	@ 0x85
 80020cc:	e025      	b.n	800211a <ad7606_set_ch_gain+0x84>

	gain = no_os_field_get(AD7606_GAIN_MSK, gain);
 80020ce:	f04f 33ff 	mov.w	r3, #4294967295
 80020d2:	60fb      	str	r3, [r7, #12]
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	069b      	lsls	r3, r3, #26
 80020d8:	60fb      	str	r3, [r7, #12]
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	0e9b      	lsrs	r3, r3, #26
 80020de:	60fb      	str	r3, [r7, #12]
 80020e0:	68fb      	ldr	r3, [r7, #12]
 80020e2:	78ba      	ldrb	r2, [r7, #2]
 80020e4:	4611      	mov	r1, r2
 80020e6:	4618      	mov	r0, r3
 80020e8:	f002 fa26 	bl	8004538 <no_os_field_get>
 80020ec:	4603      	mov	r3, r0
 80020ee:	70bb      	strb	r3, [r7, #2]
	ret = ad7606_spi_reg_write(dev, AD7606_REG_GAIN_CH(ch), gain);
 80020f0:	78fb      	ldrb	r3, [r7, #3]
 80020f2:	3309      	adds	r3, #9
 80020f4:	b2db      	uxtb	r3, r3
 80020f6:	78ba      	ldrb	r2, [r7, #2]
 80020f8:	4619      	mov	r1, r3
 80020fa:	6878      	ldr	r0, [r7, #4]
 80020fc:	f7ff f816 	bl	800112c <ad7606_spi_reg_write>
 8002100:	60b8      	str	r0, [r7, #8]
	if (ret < 0)
 8002102:	68bb      	ldr	r3, [r7, #8]
 8002104:	2b00      	cmp	r3, #0
 8002106:	da01      	bge.n	800210c <ad7606_set_ch_gain+0x76>
		return ret;
 8002108:	68bb      	ldr	r3, [r7, #8]
 800210a:	e006      	b.n	800211a <ad7606_set_ch_gain+0x84>

	dev->gain_ch[ch] = gain;
 800210c:	78fb      	ldrb	r3, [r7, #3]
 800210e:	687a      	ldr	r2, [r7, #4]
 8002110:	4413      	add	r3, r2
 8002112:	78ba      	ldrb	r2, [r7, #2]
 8002114:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

	return ret;
 8002118:	68bb      	ldr	r3, [r7, #8]
}
 800211a:	4618      	mov	r0, r3
 800211c:	3710      	adds	r7, #16
 800211e:	46bd      	mov	sp, r7
 8002120:	bd80      	pop	{r7, pc}

08002122 <ad7606_set_config>:
 *                  -EBADMSG - CRC computation mismatch.
 *                  0 - No errors encountered.
*******************************************************************************/
int32_t ad7606_set_config(struct ad7606_dev *dev,
			  struct ad7606_config config)
{
 8002122:	b580      	push	{r7, lr}
 8002124:	b086      	sub	sp, #24
 8002126:	af00      	add	r7, sp, #0
 8002128:	6078      	str	r0, [r7, #4]
 800212a:	6039      	str	r1, [r7, #0]
	int32_t ret;
	uint8_t val = 0;
 800212c:	2300      	movs	r3, #0
 800212e:	747b      	strb	r3, [r7, #17]
	uint8_t range_pin, stby_n_pin;

	if (dev->sw_mode) {
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8002136:	2b00      	cmp	r3, #0
 8002138:	d056      	beq.n	80021e8 <ad7606_set_config+0xc6>

		val |= no_os_field_prep(AD7606_CONFIG_OPERATION_MODE_MSK, config.op_mode);
 800213a:	f04f 33ff 	mov.w	r3, #4294967295
 800213e:	60fb      	str	r3, [r7, #12]
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	079b      	lsls	r3, r3, #30
 8002144:	60fb      	str	r3, [r7, #12]
 8002146:	68fb      	ldr	r3, [r7, #12]
 8002148:	0f9b      	lsrs	r3, r3, #30
 800214a:	60fb      	str	r3, [r7, #12]
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	783a      	ldrb	r2, [r7, #0]
 8002150:	4611      	mov	r1, r2
 8002152:	4618      	mov	r0, r3
 8002154:	f002 f9de 	bl	8004514 <no_os_field_prep>
 8002158:	4603      	mov	r3, r0
 800215a:	b2da      	uxtb	r2, r3
 800215c:	7c7b      	ldrb	r3, [r7, #17]
 800215e:	4313      	orrs	r3, r2
 8002160:	747b      	strb	r3, [r7, #17]
		/* This driver currently supports only normal SPI with 1 DOUT line.
		 * TODO: remove this check when implementing multi-line DOUT. */
		if ((uint8_t)config.dout_format > AD7606_1_DOUT)
 8002162:	787b      	ldrb	r3, [r7, #1]
 8002164:	2b00      	cmp	r3, #0
 8002166:	d002      	beq.n	800216e <ad7606_set_config+0x4c>
			return -EINVAL;
 8002168:	f06f 0315 	mvn.w	r3, #21
 800216c:	e078      	b.n	8002260 <ad7606_set_config+0x13e>
		if ((uint8_t)config.dout_format > (uint8_t)dev->max_dout_lines)
 800216e:	787a      	ldrb	r2, [r7, #1]
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8002176:	429a      	cmp	r2, r3
 8002178:	d902      	bls.n	8002180 <ad7606_set_config+0x5e>
			return -EINVAL;
 800217a:	f06f 0315 	mvn.w	r3, #21
 800217e:	e06f      	b.n	8002260 <ad7606_set_config+0x13e>
		val |= no_os_field_prep(AD7606_CONFIG_DOUT_FORMAT_MSK, config.dout_format);
 8002180:	f04f 33ff 	mov.w	r3, #4294967295
 8002184:	60bb      	str	r3, [r7, #8]
 8002186:	68bb      	ldr	r3, [r7, #8]
 8002188:	079b      	lsls	r3, r3, #30
 800218a:	60bb      	str	r3, [r7, #8]
 800218c:	68bb      	ldr	r3, [r7, #8]
 800218e:	0edb      	lsrs	r3, r3, #27
 8002190:	60bb      	str	r3, [r7, #8]
 8002192:	68bb      	ldr	r3, [r7, #8]
 8002194:	787a      	ldrb	r2, [r7, #1]
 8002196:	4611      	mov	r1, r2
 8002198:	4618      	mov	r0, r3
 800219a:	f002 f9bb 	bl	8004514 <no_os_field_prep>
 800219e:	4603      	mov	r3, r0
 80021a0:	b2da      	uxtb	r2, r3
 80021a2:	7c7b      	ldrb	r3, [r7, #17]
 80021a4:	4313      	orrs	r3, r2
 80021a6:	747b      	strb	r3, [r7, #17]
		val |= no_os_field_prep(AD7606_CONFIG_EXT_OS_CLOCK_MSK, config.ext_os_clock);
 80021a8:	78bb      	ldrb	r3, [r7, #2]
 80021aa:	4619      	mov	r1, r3
 80021ac:	2020      	movs	r0, #32
 80021ae:	f002 f9b1 	bl	8004514 <no_os_field_prep>
 80021b2:	4603      	mov	r3, r0
 80021b4:	b2da      	uxtb	r2, r3
 80021b6:	7c7b      	ldrb	r3, [r7, #17]
 80021b8:	4313      	orrs	r3, r2
 80021ba:	747b      	strb	r3, [r7, #17]
		val |= no_os_field_prep(AD7606_CONFIG_STATUS_HEADER_MSK, config.status_header);
 80021bc:	78fb      	ldrb	r3, [r7, #3]
 80021be:	4619      	mov	r1, r3
 80021c0:	2040      	movs	r0, #64	@ 0x40
 80021c2:	f002 f9a7 	bl	8004514 <no_os_field_prep>
 80021c6:	4603      	mov	r3, r0
 80021c8:	b2da      	uxtb	r2, r3
 80021ca:	7c7b      	ldrb	r3, [r7, #17]
 80021cc:	4313      	orrs	r3, r2
 80021ce:	747b      	strb	r3, [r7, #17]

		ret = ad7606_spi_reg_write(dev, AD7606_REG_CONFIG, val);
 80021d0:	7c7b      	ldrb	r3, [r7, #17]
 80021d2:	461a      	mov	r2, r3
 80021d4:	2102      	movs	r1, #2
 80021d6:	6878      	ldr	r0, [r7, #4]
 80021d8:	f7fe ffa8 	bl	800112c <ad7606_spi_reg_write>
 80021dc:	6178      	str	r0, [r7, #20]
		if (ret)
 80021de:	697b      	ldr	r3, [r7, #20]
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d037      	beq.n	8002254 <ad7606_set_config+0x132>
			return ret;
 80021e4:	697b      	ldr	r3, [r7, #20]
 80021e6:	e03b      	b.n	8002260 <ad7606_set_config+0x13e>
	} else {
		switch(config.op_mode) {
 80021e8:	783b      	ldrb	r3, [r7, #0]
 80021ea:	2b03      	cmp	r3, #3
 80021ec:	d010      	beq.n	8002210 <ad7606_set_config+0xee>
 80021ee:	2b03      	cmp	r3, #3
 80021f0:	dc13      	bgt.n	800221a <ad7606_set_config+0xf8>
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d002      	beq.n	80021fc <ad7606_set_config+0xda>
 80021f6:	2b01      	cmp	r3, #1
 80021f8:	d005      	beq.n	8002206 <ad7606_set_config+0xe4>
 80021fa:	e00e      	b.n	800221a <ad7606_set_config+0xf8>
		case AD7606_NORMAL:
			range_pin = NO_OS_GPIO_LOW;
 80021fc:	2300      	movs	r3, #0
 80021fe:	74fb      	strb	r3, [r7, #19]
			stby_n_pin = NO_OS_GPIO_HIGH;
 8002200:	2301      	movs	r3, #1
 8002202:	74bb      	strb	r3, [r7, #18]
			break;
 8002204:	e00c      	b.n	8002220 <ad7606_set_config+0xfe>
		case AD7606_STANDBY:
			range_pin = NO_OS_GPIO_LOW;
 8002206:	2300      	movs	r3, #0
 8002208:	74fb      	strb	r3, [r7, #19]
			stby_n_pin = NO_OS_GPIO_LOW;
 800220a:	2300      	movs	r3, #0
 800220c:	74bb      	strb	r3, [r7, #18]
			break;
 800220e:	e007      	b.n	8002220 <ad7606_set_config+0xfe>
		case AD7606_SHUTDOWN:
			range_pin = NO_OS_GPIO_HIGH;
 8002210:	2301      	movs	r3, #1
 8002212:	74fb      	strb	r3, [r7, #19]
			stby_n_pin = NO_OS_GPIO_LOW;
 8002214:	2300      	movs	r3, #0
 8002216:	74bb      	strb	r3, [r7, #18]
			break;
 8002218:	e002      	b.n	8002220 <ad7606_set_config+0xfe>
		default:
			return -EINVAL;
 800221a:	f06f 0315 	mvn.w	r3, #21
 800221e:	e01f      	b.n	8002260 <ad7606_set_config+0x13e>
		};

		ret = no_os_gpio_set_value(dev->gpio_stby_n, stby_n_pin);
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	691b      	ldr	r3, [r3, #16]
 8002224:	7cba      	ldrb	r2, [r7, #18]
 8002226:	4611      	mov	r1, r2
 8002228:	4618      	mov	r0, r3
 800222a:	f001 fa75 	bl	8003718 <no_os_gpio_set_value>
 800222e:	6178      	str	r0, [r7, #20]
		if (ret)
 8002230:	697b      	ldr	r3, [r7, #20]
 8002232:	2b00      	cmp	r3, #0
 8002234:	d001      	beq.n	800223a <ad7606_set_config+0x118>
			return ret;
 8002236:	697b      	ldr	r3, [r7, #20]
 8002238:	e012      	b.n	8002260 <ad7606_set_config+0x13e>

		ret = no_os_gpio_set_value(dev->gpio_range, range_pin);
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	695b      	ldr	r3, [r3, #20]
 800223e:	7cfa      	ldrb	r2, [r7, #19]
 8002240:	4611      	mov	r1, r2
 8002242:	4618      	mov	r0, r3
 8002244:	f001 fa68 	bl	8003718 <no_os_gpio_set_value>
 8002248:	6178      	str	r0, [r7, #20]
		if (ret)
 800224a:	697b      	ldr	r3, [r7, #20]
 800224c:	2b00      	cmp	r3, #0
 800224e:	d001      	beq.n	8002254 <ad7606_set_config+0x132>
			return ret;
 8002250:	697b      	ldr	r3, [r7, #20]
 8002252:	e005      	b.n	8002260 <ad7606_set_config+0x13e>
	}

	dev->config = config;
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	332d      	adds	r3, #45	@ 0x2d
 8002258:	463a      	mov	r2, r7
 800225a:	6810      	ldr	r0, [r2, #0]
 800225c:	6018      	str	r0, [r3, #0]

	return ret;
 800225e:	697b      	ldr	r3, [r7, #20]
}
 8002260:	4618      	mov	r0, r3
 8002262:	3718      	adds	r7, #24
 8002264:	46bd      	mov	sp, r7
 8002266:	bd80      	pop	{r7, pc}

08002268 <ad7606_set_digital_diag>:
 *                  -EBADMSG - CRC computation mismatch.
 *                  0 - No errors encountered.
*******************************************************************************/
int32_t ad7606_set_digital_diag(struct ad7606_dev *dev,
				struct ad7606_digital_diag diag)
{
 8002268:	b580      	push	{r7, lr}
 800226a:	b084      	sub	sp, #16
 800226c:	af00      	add	r7, sp, #0
 800226e:	6078      	str	r0, [r7, #4]
 8002270:	7039      	strb	r1, [r7, #0]
	int32_t ret;
	uint8_t val = 0;
 8002272:	2300      	movs	r3, #0
 8002274:	73fb      	strb	r3, [r7, #15]

	if (!dev->sw_mode)
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 800227c:	f083 0301 	eor.w	r3, r3, #1
 8002280:	b2db      	uxtb	r3, r3
 8002282:	2b00      	cmp	r3, #0
 8002284:	d002      	beq.n	800228c <ad7606_set_digital_diag+0x24>
		return -ENOTSUP;
 8002286:	f06f 0385 	mvn.w	r3, #133	@ 0x85
 800228a:	e078      	b.n	800237e <ad7606_set_digital_diag+0x116>

	val |= no_os_field_prep(AD7606_ROM_CRC_ERR_EN_MSK, diag.rom_crc_err_en);
 800228c:	783b      	ldrb	r3, [r7, #0]
 800228e:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8002292:	b2db      	uxtb	r3, r3
 8002294:	4619      	mov	r1, r3
 8002296:	2001      	movs	r0, #1
 8002298:	f002 f93c 	bl	8004514 <no_os_field_prep>
 800229c:	4603      	mov	r3, r0
 800229e:	b2da      	uxtb	r2, r3
 80022a0:	7bfb      	ldrb	r3, [r7, #15]
 80022a2:	4313      	orrs	r3, r2
 80022a4:	73fb      	strb	r3, [r7, #15]
	val |= no_os_field_prep(AD7606_MM_CRC_ERR_EN_MSK, diag.mm_crc_err_en);
 80022a6:	783b      	ldrb	r3, [r7, #0]
 80022a8:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80022ac:	b2db      	uxtb	r3, r3
 80022ae:	4619      	mov	r1, r3
 80022b0:	2002      	movs	r0, #2
 80022b2:	f002 f92f 	bl	8004514 <no_os_field_prep>
 80022b6:	4603      	mov	r3, r0
 80022b8:	b2da      	uxtb	r2, r3
 80022ba:	7bfb      	ldrb	r3, [r7, #15]
 80022bc:	4313      	orrs	r3, r2
 80022be:	73fb      	strb	r3, [r7, #15]
	val |= no_os_field_prep(AD7606_INT_CRC_ERR_EN_MSK, diag.int_crc_err_en);
 80022c0:	783b      	ldrb	r3, [r7, #0]
 80022c2:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80022c6:	b2db      	uxtb	r3, r3
 80022c8:	4619      	mov	r1, r3
 80022ca:	2004      	movs	r0, #4
 80022cc:	f002 f922 	bl	8004514 <no_os_field_prep>
 80022d0:	4603      	mov	r3, r0
 80022d2:	b2da      	uxtb	r2, r3
 80022d4:	7bfb      	ldrb	r3, [r7, #15]
 80022d6:	4313      	orrs	r3, r2
 80022d8:	73fb      	strb	r3, [r7, #15]
	val |= no_os_field_prep(AD7606_SPI_WRITE_ERR_EN_MSK, diag.spi_write_err_en);
 80022da:	783b      	ldrb	r3, [r7, #0]
 80022dc:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 80022e0:	b2db      	uxtb	r3, r3
 80022e2:	4619      	mov	r1, r3
 80022e4:	2008      	movs	r0, #8
 80022e6:	f002 f915 	bl	8004514 <no_os_field_prep>
 80022ea:	4603      	mov	r3, r0
 80022ec:	b2da      	uxtb	r2, r3
 80022ee:	7bfb      	ldrb	r3, [r7, #15]
 80022f0:	4313      	orrs	r3, r2
 80022f2:	73fb      	strb	r3, [r7, #15]
	val |= no_os_field_prep(AD7606_SPI_READ_ERR_EN_MSK, diag.spi_read_err_en);
 80022f4:	783b      	ldrb	r3, [r7, #0]
 80022f6:	f3c3 1300 	ubfx	r3, r3, #4, #1
 80022fa:	b2db      	uxtb	r3, r3
 80022fc:	4619      	mov	r1, r3
 80022fe:	2010      	movs	r0, #16
 8002300:	f002 f908 	bl	8004514 <no_os_field_prep>
 8002304:	4603      	mov	r3, r0
 8002306:	b2da      	uxtb	r2, r3
 8002308:	7bfb      	ldrb	r3, [r7, #15]
 800230a:	4313      	orrs	r3, r2
 800230c:	73fb      	strb	r3, [r7, #15]
	val |= no_os_field_prep(AD7606_BUSY_STUCK_HIGH_ERR_EN_MSK,
				diag.busy_stuck_high_err_en);
 800230e:	783b      	ldrb	r3, [r7, #0]
 8002310:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8002314:	b2db      	uxtb	r3, r3
	val |= no_os_field_prep(AD7606_BUSY_STUCK_HIGH_ERR_EN_MSK,
 8002316:	4619      	mov	r1, r3
 8002318:	2020      	movs	r0, #32
 800231a:	f002 f8fb 	bl	8004514 <no_os_field_prep>
 800231e:	4603      	mov	r3, r0
 8002320:	b2da      	uxtb	r2, r3
 8002322:	7bfb      	ldrb	r3, [r7, #15]
 8002324:	4313      	orrs	r3, r2
 8002326:	73fb      	strb	r3, [r7, #15]
	val |= no_os_field_prep(AD7606_CLK_FS_OS_COUNTER_EN_MSK,
				diag.clk_fs_os_counter_en);
 8002328:	783b      	ldrb	r3, [r7, #0]
 800232a:	f3c3 1380 	ubfx	r3, r3, #6, #1
 800232e:	b2db      	uxtb	r3, r3
	val |= no_os_field_prep(AD7606_CLK_FS_OS_COUNTER_EN_MSK,
 8002330:	4619      	mov	r1, r3
 8002332:	2040      	movs	r0, #64	@ 0x40
 8002334:	f002 f8ee 	bl	8004514 <no_os_field_prep>
 8002338:	4603      	mov	r3, r0
 800233a:	b2da      	uxtb	r2, r3
 800233c:	7bfb      	ldrb	r3, [r7, #15]
 800233e:	4313      	orrs	r3, r2
 8002340:	73fb      	strb	r3, [r7, #15]
	val |= no_os_field_prep(AD7606_INTERFACE_CHECK_EN_MSK, diag.interface_check_en);
 8002342:	783b      	ldrb	r3, [r7, #0]
 8002344:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8002348:	b2db      	uxtb	r3, r3
 800234a:	4619      	mov	r1, r3
 800234c:	2080      	movs	r0, #128	@ 0x80
 800234e:	f002 f8e1 	bl	8004514 <no_os_field_prep>
 8002352:	4603      	mov	r3, r0
 8002354:	b2da      	uxtb	r2, r3
 8002356:	7bfb      	ldrb	r3, [r7, #15]
 8002358:	4313      	orrs	r3, r2
 800235a:	73fb      	strb	r3, [r7, #15]

	ret = ad7606_spi_reg_write(dev, AD7606_REG_DIGITAL_DIAG_ENABLE, val);
 800235c:	7bfb      	ldrb	r3, [r7, #15]
 800235e:	461a      	mov	r2, r3
 8002360:	2121      	movs	r1, #33	@ 0x21
 8002362:	6878      	ldr	r0, [r7, #4]
 8002364:	f7fe fee2 	bl	800112c <ad7606_spi_reg_write>
 8002368:	60b8      	str	r0, [r7, #8]
	if (ret < 0)
 800236a:	68bb      	ldr	r3, [r7, #8]
 800236c:	2b00      	cmp	r3, #0
 800236e:	da01      	bge.n	8002374 <ad7606_set_digital_diag+0x10c>
		return ret;
 8002370:	68bb      	ldr	r3, [r7, #8]
 8002372:	e004      	b.n	800237e <ad7606_set_digital_diag+0x116>

	dev->digital_diag_enable = diag;
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	783a      	ldrb	r2, [r7, #0]
 8002378:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31

	return ret;
 800237c:	68bb      	ldr	r3, [r7, #8]
}
 800237e:	4618      	mov	r0, r3
 8002380:	3710      	adds	r7, #16
 8002382:	46bd      	mov	sp, r7
 8002384:	bd80      	pop	{r7, pc}
	...

08002388 <ad7606_init>:
 *                  -EBADMSG - CRC computation mismatch.
 *                  0 - No errors encountered.
*******************************************************************************/
int32_t ad7606_init(struct ad7606_dev **device,
		    struct ad7606_init_param *init_param)
{
 8002388:	b590      	push	{r4, r7, lr}
 800238a:	b08d      	sub	sp, #52	@ 0x34
 800238c:	af02      	add	r7, sp, #8
 800238e:	6078      	str	r0, [r7, #4]
 8002390:	6039      	str	r1, [r7, #0]
	struct ad7606_dev *dev;
	uint8_t reg, id;
	int32_t i, ret;

	no_os_crc8_populate_msb(ad7606_crc8, 0x7);
 8002392:	2107      	movs	r1, #7
 8002394:	48a9      	ldr	r0, [pc, #676]	@ (800263c <ad7606_init+0x2b4>)
 8002396:	f000 fe2d 	bl	8002ff4 <no_os_crc8_populate_msb>
	no_os_crc16_populate_msb(ad7606_crc16, 0x755b);
 800239a:	f247 515b 	movw	r1, #30043	@ 0x755b
 800239e:	48a8      	ldr	r0, [pc, #672]	@ (8002640 <ad7606_init+0x2b8>)
 80023a0:	f000 fdbd 	bl	8002f1e <no_os_crc16_populate_msb>

	dev = (struct ad7606_dev *)no_os_calloc(1, sizeof(*dev));
 80023a4:	21c8      	movs	r1, #200	@ 0xc8
 80023a6:	2001      	movs	r0, #1
 80023a8:	f000 fda0 	bl	8002eec <no_os_calloc>
 80023ac:	61f8      	str	r0, [r7, #28]
	if (!dev)
 80023ae:	69fb      	ldr	r3, [r7, #28]
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d102      	bne.n	80023ba <ad7606_init+0x32>
		return -ENOMEM;
 80023b4:	f06f 030b 	mvn.w	r3, #11
 80023b8:	e1b9      	b.n	800272e <ad7606_init+0x3a6>

	dev->device_id = init_param->device_id;
 80023ba:	683b      	ldr	r3, [r7, #0]
 80023bc:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 80023c0:	69fb      	ldr	r3, [r7, #28]
 80023c2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
	dev->num_channels = ad7606_chip_info_tbl[dev->device_id].num_channels;
 80023c6:	69fb      	ldr	r3, [r7, #28]
 80023c8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80023cc:	4619      	mov	r1, r3
 80023ce:	4a9d      	ldr	r2, [pc, #628]	@ (8002644 <ad7606_init+0x2bc>)
 80023d0:	460b      	mov	r3, r1
 80023d2:	005b      	lsls	r3, r3, #1
 80023d4:	440b      	add	r3, r1
 80023d6:	00db      	lsls	r3, r3, #3
 80023d8:	4413      	add	r3, r2
 80023da:	781a      	ldrb	r2, [r3, #0]
 80023dc:	69fb      	ldr	r3, [r7, #28]
 80023de:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
	dev->max_dout_lines = ad7606_chip_info_tbl[dev->device_id].max_dout_lines;
 80023e2:	69fb      	ldr	r3, [r7, #28]
 80023e4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80023e8:	4619      	mov	r1, r3
 80023ea:	4a96      	ldr	r2, [pc, #600]	@ (8002644 <ad7606_init+0x2bc>)
 80023ec:	460b      	mov	r3, r1
 80023ee:	005b      	lsls	r3, r3, #1
 80023f0:	440b      	add	r3, r1
 80023f2:	00db      	lsls	r3, r3, #3
 80023f4:	4413      	add	r3, r2
 80023f6:	3302      	adds	r3, #2
 80023f8:	781a      	ldrb	r2, [r3, #0]
 80023fa:	69fb      	ldr	r3, [r7, #28]
 80023fc:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
	if (ad7606_chip_info_tbl[dev->device_id].has_registers)
 8002400:	69fb      	ldr	r3, [r7, #28]
 8002402:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8002406:	4619      	mov	r1, r3
 8002408:	4a8e      	ldr	r2, [pc, #568]	@ (8002644 <ad7606_init+0x2bc>)
 800240a:	460b      	mov	r3, r1
 800240c:	005b      	lsls	r3, r3, #1
 800240e:	440b      	add	r3, r1
 8002410:	00db      	lsls	r3, r3, #3
 8002412:	4413      	add	r3, r2
 8002414:	3304      	adds	r3, #4
 8002416:	781b      	ldrb	r3, [r3, #0]
 8002418:	2b00      	cmp	r3, #0
 800241a:	d005      	beq.n	8002428 <ad7606_init+0xa0>
		dev->sw_mode = init_param->sw_mode;
 800241c:	683b      	ldr	r3, [r7, #0]
 800241e:	f893 2046 	ldrb.w	r2, [r3, #70]	@ 0x46
 8002422:	69fb      	ldr	r3, [r7, #28]
 8002424:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

	ret = ad7606_request_gpios(dev, init_param);
 8002428:	6839      	ldr	r1, [r7, #0]
 800242a:	69f8      	ldr	r0, [r7, #28]
 800242c:	f7ff faf8 	bl	8001a20 <ad7606_request_gpios>
 8002430:	6238      	str	r0, [r7, #32]
	if (ret < 0)
 8002432:	6a3b      	ldr	r3, [r7, #32]
 8002434:	2b00      	cmp	r3, #0
 8002436:	f2c0 8156 	blt.w	80026e6 <ad7606_init+0x35e>
		goto error;

	if (init_param->sw_mode) {
 800243a:	683b      	ldr	r3, [r7, #0]
 800243c:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8002440:	2b00      	cmp	r3, #0
 8002442:	d020      	beq.n	8002486 <ad7606_init+0xfe>
		ret = no_os_gpio_set_value(dev->gpio_os0, NO_OS_GPIO_HIGH);
 8002444:	69fb      	ldr	r3, [r7, #28]
 8002446:	699b      	ldr	r3, [r3, #24]
 8002448:	2101      	movs	r1, #1
 800244a:	4618      	mov	r0, r3
 800244c:	f001 f964 	bl	8003718 <no_os_gpio_set_value>
 8002450:	6238      	str	r0, [r7, #32]
		if (ret < 0)
 8002452:	6a3b      	ldr	r3, [r7, #32]
 8002454:	2b00      	cmp	r3, #0
 8002456:	f2c0 8148 	blt.w	80026ea <ad7606_init+0x362>
			goto error;

		ret = no_os_gpio_set_value(dev->gpio_os1, NO_OS_GPIO_HIGH);
 800245a:	69fb      	ldr	r3, [r7, #28]
 800245c:	69db      	ldr	r3, [r3, #28]
 800245e:	2101      	movs	r1, #1
 8002460:	4618      	mov	r0, r3
 8002462:	f001 f959 	bl	8003718 <no_os_gpio_set_value>
 8002466:	6238      	str	r0, [r7, #32]
		if (ret < 0)
 8002468:	6a3b      	ldr	r3, [r7, #32]
 800246a:	2b00      	cmp	r3, #0
 800246c:	f2c0 813f 	blt.w	80026ee <ad7606_init+0x366>
			goto error;

		ret = no_os_gpio_set_value(dev->gpio_os2, NO_OS_GPIO_HIGH);
 8002470:	69fb      	ldr	r3, [r7, #28]
 8002472:	6a1b      	ldr	r3, [r3, #32]
 8002474:	2101      	movs	r1, #1
 8002476:	4618      	mov	r0, r3
 8002478:	f001 f94e 	bl	8003718 <no_os_gpio_set_value>
 800247c:	6238      	str	r0, [r7, #32]
		if (ret < 0)
 800247e:	6a3b      	ldr	r3, [r7, #32]
 8002480:	2b00      	cmp	r3, #0
 8002482:	f2c0 8136 	blt.w	80026f2 <ad7606_init+0x36a>
			goto error;
	}

	ret = ad7606_reset(dev);
 8002486:	69f8      	ldr	r0, [r7, #28]
 8002488:	f7ff faa2 	bl	80019d0 <ad7606_reset>
 800248c:	6238      	str	r0, [r7, #32]
	if (ret < 0)
 800248e:	6a3b      	ldr	r3, [r7, #32]
 8002490:	2b00      	cmp	r3, #0
 8002492:	f2c0 8130 	blt.w	80026f6 <ad7606_init+0x36e>
		goto error;

	/* wait DEVICE_SETUP time */
	no_os_udelay(253);
 8002496:	20fd      	movs	r0, #253	@ 0xfd
 8002498:	f002 f862 	bl	8004560 <no_os_udelay>

	ret = no_os_spi_init(&dev->spi_desc, &init_param->spi_init);
 800249c:	69fb      	ldr	r3, [r7, #28]
 800249e:	683a      	ldr	r2, [r7, #0]
 80024a0:	4611      	mov	r1, r2
 80024a2:	4618      	mov	r0, r3
 80024a4:	f001 feec 	bl	8004280 <no_os_spi_init>
 80024a8:	6238      	str	r0, [r7, #32]
	if (ret < 0)
 80024aa:	6a3b      	ldr	r3, [r7, #32]
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	f2c0 8124 	blt.w	80026fa <ad7606_init+0x372>
		goto error;

	if (dev->sw_mode) {
 80024b2:	69fb      	ldr	r3, [r7, #28]
 80024b4:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	f000 80e1 	beq.w	8002680 <ad7606_init+0x2f8>
		ret = ad7606_spi_reg_read(dev, AD7606_REG_ID, &reg);
 80024be:	f107 030f 	add.w	r3, r7, #15
 80024c2:	461a      	mov	r2, r3
 80024c4:	212f      	movs	r1, #47	@ 0x2f
 80024c6:	69f8      	ldr	r0, [r7, #28]
 80024c8:	f7fe fd94 	bl	8000ff4 <ad7606_spi_reg_read>
 80024cc:	6238      	str	r0, [r7, #32]
		if (ret < 0)
 80024ce:	6a3b      	ldr	r3, [r7, #32]
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	f2c0 8114 	blt.w	80026fe <ad7606_init+0x376>
			goto error;

		id = ad7606_chip_info_tbl[dev->device_id].device_id;
 80024d6:	69fb      	ldr	r3, [r7, #28]
 80024d8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80024dc:	4619      	mov	r1, r3
 80024de:	4a59      	ldr	r2, [pc, #356]	@ (8002644 <ad7606_init+0x2bc>)
 80024e0:	460b      	mov	r3, r1
 80024e2:	005b      	lsls	r3, r3, #1
 80024e4:	440b      	add	r3, r1
 80024e6:	00db      	lsls	r3, r3, #3
 80024e8:	4413      	add	r3, r2
 80024ea:	3305      	adds	r3, #5
 80024ec:	781b      	ldrb	r3, [r3, #0]
 80024ee:	76fb      	strb	r3, [r7, #27]
		if (no_os_field_get(AD7606_ID_DEVICE_ID_MSK, reg) != id) {
 80024f0:	f04f 33ff 	mov.w	r3, #4294967295
 80024f4:	617b      	str	r3, [r7, #20]
 80024f6:	697b      	ldr	r3, [r7, #20]
 80024f8:	071b      	lsls	r3, r3, #28
 80024fa:	617b      	str	r3, [r7, #20]
 80024fc:	697b      	ldr	r3, [r7, #20]
 80024fe:	0e1b      	lsrs	r3, r3, #24
 8002500:	617b      	str	r3, [r7, #20]
 8002502:	697b      	ldr	r3, [r7, #20]
 8002504:	7bfa      	ldrb	r2, [r7, #15]
 8002506:	4611      	mov	r1, r2
 8002508:	4618      	mov	r0, r3
 800250a:	f002 f815 	bl	8004538 <no_os_field_get>
 800250e:	4602      	mov	r2, r0
 8002510:	7efb      	ldrb	r3, [r7, #27]
 8002512:	429a      	cmp	r2, r3
 8002514:	d019      	beq.n	800254a <ad7606_init+0x1c2>
			printf("ad7606: device id mismatch, expected 0x%.2x, got 0x%.2x\n",
 8002516:	7efc      	ldrb	r4, [r7, #27]
			       id,
			       (int)no_os_field_get(AD7606_ID_DEVICE_ID_MSK, reg));
 8002518:	f04f 33ff 	mov.w	r3, #4294967295
 800251c:	613b      	str	r3, [r7, #16]
 800251e:	693b      	ldr	r3, [r7, #16]
 8002520:	071b      	lsls	r3, r3, #28
 8002522:	613b      	str	r3, [r7, #16]
 8002524:	693b      	ldr	r3, [r7, #16]
 8002526:	0e1b      	lsrs	r3, r3, #24
 8002528:	613b      	str	r3, [r7, #16]
 800252a:	693b      	ldr	r3, [r7, #16]
 800252c:	7bfa      	ldrb	r2, [r7, #15]
 800252e:	4611      	mov	r1, r2
 8002530:	4618      	mov	r0, r3
 8002532:	f002 f801 	bl	8004538 <no_os_field_get>
 8002536:	4603      	mov	r3, r0
			printf("ad7606: device id mismatch, expected 0x%.2x, got 0x%.2x\n",
 8002538:	461a      	mov	r2, r3
 800253a:	4621      	mov	r1, r4
 800253c:	4842      	ldr	r0, [pc, #264]	@ (8002648 <ad7606_init+0x2c0>)
 800253e:	f007 fa47 	bl	80099d0 <iprintf>
			ret = -ENODEV;
 8002542:	f06f 0312 	mvn.w	r3, #18
 8002546:	623b      	str	r3, [r7, #32]
			goto error;
 8002548:	e0ea      	b.n	8002720 <ad7606_init+0x398>
		}

		ret = ad7606_set_digital_diag(dev, init_param->digital_diag_enable);
 800254a:	683b      	ldr	r3, [r7, #0]
 800254c:	f893 104b 	ldrb.w	r1, [r3, #75]	@ 0x4b
 8002550:	69f8      	ldr	r0, [r7, #28]
 8002552:	f7ff fe89 	bl	8002268 <ad7606_set_digital_diag>
 8002556:	6238      	str	r0, [r7, #32]
		if (ret < 0)
 8002558:	6a3b      	ldr	r3, [r7, #32]
 800255a:	2b00      	cmp	r3, #0
 800255c:	f2c0 80d1 	blt.w	8002702 <ad7606_init+0x37a>
			goto error;

		ret = ad7606_set_config(dev, init_param->config);
 8002560:	683b      	ldr	r3, [r7, #0]
 8002562:	f8d3 2047 	ldr.w	r2, [r3, #71]	@ 0x47
 8002566:	4613      	mov	r3, r2
 8002568:	4619      	mov	r1, r3
 800256a:	69f8      	ldr	r0, [r7, #28]
 800256c:	f7ff fdd9 	bl	8002122 <ad7606_set_config>
 8002570:	6238      	str	r0, [r7, #32]
		if (ret < 0)
 8002572:	6a3b      	ldr	r3, [r7, #32]
 8002574:	2b00      	cmp	r3, #0
 8002576:	f2c0 80c6 	blt.w	8002706 <ad7606_init+0x37e>
			goto error;

		for (i = 0; i < dev->num_channels; i++) {
 800257a:	2300      	movs	r3, #0
 800257c:	627b      	str	r3, [r7, #36]	@ 0x24
 800257e:	e019      	b.n	80025b4 <ad7606_init+0x22c>
			ret = ad7606_set_ch_range(dev, i, init_param->range_ch[i]);
 8002580:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002582:	b2d8      	uxtb	r0, r3
 8002584:	6839      	ldr	r1, [r7, #0]
 8002586:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002588:	4613      	mov	r3, r2
 800258a:	005b      	lsls	r3, r3, #1
 800258c:	4413      	add	r3, r2
 800258e:	009b      	lsls	r3, r3, #2
 8002590:	440b      	add	r3, r1
 8002592:	3360      	adds	r3, #96	@ 0x60
 8002594:	68da      	ldr	r2, [r3, #12]
 8002596:	9200      	str	r2, [sp, #0]
 8002598:	3304      	adds	r3, #4
 800259a:	cb0c      	ldmia	r3, {r2, r3}
 800259c:	4601      	mov	r1, r0
 800259e:	69f8      	ldr	r0, [r7, #28]
 80025a0:	f7ff fc8c 	bl	8001ebc <ad7606_set_ch_range>
 80025a4:	6238      	str	r0, [r7, #32]
			if (ret < 0)
 80025a6:	6a3b      	ldr	r3, [r7, #32]
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	f2c0 80ae 	blt.w	800270a <ad7606_init+0x382>
		for (i = 0; i < dev->num_channels; i++) {
 80025ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025b0:	3301      	adds	r3, #1
 80025b2:	627b      	str	r3, [r7, #36]	@ 0x24
 80025b4:	69fb      	ldr	r3, [r7, #28]
 80025b6:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 80025ba:	461a      	mov	r2, r3
 80025bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025be:	4293      	cmp	r3, r2
 80025c0:	dbde      	blt.n	8002580 <ad7606_init+0x1f8>
				goto error;
		}

		for(i = 0; i < dev->num_channels; i++) {
 80025c2:	2300      	movs	r3, #0
 80025c4:	627b      	str	r3, [r7, #36]	@ 0x24
 80025c6:	e013      	b.n	80025f0 <ad7606_init+0x268>
			ret = ad7606_set_ch_offset(dev, i, init_param->offset_ch[i]);
 80025c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025ca:	b2d9      	uxtb	r1, r3
 80025cc:	683a      	ldr	r2, [r7, #0]
 80025ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025d0:	4413      	add	r3, r2
 80025d2:	334c      	adds	r3, #76	@ 0x4c
 80025d4:	f993 3000 	ldrsb.w	r3, [r3]
 80025d8:	461a      	mov	r2, r3
 80025da:	69f8      	ldr	r0, [r7, #28]
 80025dc:	f7ff fcee 	bl	8001fbc <ad7606_set_ch_offset>
 80025e0:	6238      	str	r0, [r7, #32]
			if (ret < 0)
 80025e2:	6a3b      	ldr	r3, [r7, #32]
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	f2c0 8092 	blt.w	800270e <ad7606_init+0x386>
		for(i = 0; i < dev->num_channels; i++) {
 80025ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025ec:	3301      	adds	r3, #1
 80025ee:	627b      	str	r3, [r7, #36]	@ 0x24
 80025f0:	69fb      	ldr	r3, [r7, #28]
 80025f2:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 80025f6:	461a      	mov	r2, r3
 80025f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025fa:	4293      	cmp	r3, r2
 80025fc:	dbe4      	blt.n	80025c8 <ad7606_init+0x240>
				goto error;
		}

		for(i = 0; i < dev->num_channels; i++) {
 80025fe:	2300      	movs	r3, #0
 8002600:	627b      	str	r3, [r7, #36]	@ 0x24
 8002602:	e011      	b.n	8002628 <ad7606_init+0x2a0>
			ret = ad7606_set_ch_phase(dev, i, init_param->phase_ch[i]);
 8002604:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002606:	b2d9      	uxtb	r1, r3
 8002608:	683a      	ldr	r2, [r7, #0]
 800260a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800260c:	4413      	add	r3, r2
 800260e:	3354      	adds	r3, #84	@ 0x54
 8002610:	781b      	ldrb	r3, [r3, #0]
 8002612:	461a      	mov	r2, r3
 8002614:	69f8      	ldr	r0, [r7, #28]
 8002616:	f7ff fd09 	bl	800202c <ad7606_set_ch_phase>
 800261a:	6238      	str	r0, [r7, #32]
			if (ret < 0)
 800261c:	6a3b      	ldr	r3, [r7, #32]
 800261e:	2b00      	cmp	r3, #0
 8002620:	db77      	blt.n	8002712 <ad7606_init+0x38a>
		for(i = 0; i < dev->num_channels; i++) {
 8002622:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002624:	3301      	adds	r3, #1
 8002626:	627b      	str	r3, [r7, #36]	@ 0x24
 8002628:	69fb      	ldr	r3, [r7, #28]
 800262a:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 800262e:	461a      	mov	r2, r3
 8002630:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002632:	4293      	cmp	r3, r2
 8002634:	dbe6      	blt.n	8002604 <ad7606_init+0x27c>
				goto error;
		}

		for(i = 0; i < dev->num_channels; i++) {
 8002636:	2300      	movs	r3, #0
 8002638:	627b      	str	r3, [r7, #36]	@ 0x24
 800263a:	e019      	b.n	8002670 <ad7606_init+0x2e8>
 800263c:	2000027c 	.word	0x2000027c
 8002640:	2000037c 	.word	0x2000037c
 8002644:	0800d348 	.word	0x0800d348
 8002648:	0800d120 	.word	0x0800d120
			ret = ad7606_set_ch_gain(dev, i, init_param->gain_ch[i]);
 800264c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800264e:	b2d9      	uxtb	r1, r3
 8002650:	683a      	ldr	r2, [r7, #0]
 8002652:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002654:	4413      	add	r3, r2
 8002656:	335c      	adds	r3, #92	@ 0x5c
 8002658:	781b      	ldrb	r3, [r3, #0]
 800265a:	461a      	mov	r2, r3
 800265c:	69f8      	ldr	r0, [r7, #28]
 800265e:	f7ff fd1a 	bl	8002096 <ad7606_set_ch_gain>
 8002662:	6238      	str	r0, [r7, #32]
			if (ret < 0)
 8002664:	6a3b      	ldr	r3, [r7, #32]
 8002666:	2b00      	cmp	r3, #0
 8002668:	db55      	blt.n	8002716 <ad7606_init+0x38e>
		for(i = 0; i < dev->num_channels; i++) {
 800266a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800266c:	3301      	adds	r3, #1
 800266e:	627b      	str	r3, [r7, #36]	@ 0x24
 8002670:	69fb      	ldr	r3, [r7, #28]
 8002672:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8002676:	461a      	mov	r2, r3
 8002678:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800267a:	4293      	cmp	r3, r2
 800267c:	dbe6      	blt.n	800264c <ad7606_init+0x2c4>
 800267e:	e00c      	b.n	800269a <ad7606_init+0x312>
				goto error;
		}
	} else {
		ret = ad7606_set_ch_range(dev, 0, init_param->range_ch[0]);
 8002680:	683b      	ldr	r3, [r7, #0]
 8002682:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8002684:	9200      	str	r2, [sp, #0]
 8002686:	3364      	adds	r3, #100	@ 0x64
 8002688:	cb0c      	ldmia	r3, {r2, r3}
 800268a:	2100      	movs	r1, #0
 800268c:	69f8      	ldr	r0, [r7, #28]
 800268e:	f7ff fc15 	bl	8001ebc <ad7606_set_ch_range>
 8002692:	6238      	str	r0, [r7, #32]
		if (ret < 0)
 8002694:	6a3b      	ldr	r3, [r7, #32]
 8002696:	2b00      	cmp	r3, #0
 8002698:	db3f      	blt.n	800271a <ad7606_init+0x392>
			goto error;
	}

	ret = no_os_gpio_set_value(dev->gpio_convst, 1);
 800269a:	69fb      	ldr	r3, [r7, #28]
 800269c:	689b      	ldr	r3, [r3, #8]
 800269e:	2101      	movs	r1, #1
 80026a0:	4618      	mov	r0, r3
 80026a2:	f001 f839 	bl	8003718 <no_os_gpio_set_value>
 80026a6:	6238      	str	r0, [r7, #32]
	if (ret < 0)
 80026a8:	6a3b      	ldr	r3, [r7, #32]
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	db37      	blt.n	800271e <ad7606_init+0x396>
		goto error;

	if (ad7606_chip_info_tbl[dev->device_id].has_oversampling)
 80026ae:	69fb      	ldr	r3, [r7, #28]
 80026b0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80026b4:	4619      	mov	r1, r3
 80026b6:	4a20      	ldr	r2, [pc, #128]	@ (8002738 <ad7606_init+0x3b0>)
 80026b8:	460b      	mov	r3, r1
 80026ba:	005b      	lsls	r3, r3, #1
 80026bc:	440b      	add	r3, r1
 80026be:	00db      	lsls	r3, r3, #3
 80026c0:	4413      	add	r3, r2
 80026c2:	3303      	adds	r3, #3
 80026c4:	781b      	ldrb	r3, [r3, #0]
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d005      	beq.n	80026d6 <ad7606_init+0x34e>
		ad7606_set_oversampling(dev, init_param->oversampling);
 80026ca:	683b      	ldr	r3, [r7, #0]
 80026cc:	f893 1045 	ldrb.w	r1, [r3, #69]	@ 0x45
 80026d0:	69f8      	ldr	r0, [r7, #28]
 80026d2:	f7ff fad9 	bl	8001c88 <ad7606_set_oversampling>

	*device = dev;
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	69fa      	ldr	r2, [r7, #28]
 80026da:	601a      	str	r2, [r3, #0]

	printf("ad7606 successfully initialized\n");
 80026dc:	4817      	ldr	r0, [pc, #92]	@ (800273c <ad7606_init+0x3b4>)
 80026de:	f007 f9df 	bl	8009aa0 <puts>

	return ret;
 80026e2:	6a3b      	ldr	r3, [r7, #32]
 80026e4:	e023      	b.n	800272e <ad7606_init+0x3a6>
		goto error;
 80026e6:	bf00      	nop
 80026e8:	e01a      	b.n	8002720 <ad7606_init+0x398>
			goto error;
 80026ea:	bf00      	nop
 80026ec:	e018      	b.n	8002720 <ad7606_init+0x398>
			goto error;
 80026ee:	bf00      	nop
 80026f0:	e016      	b.n	8002720 <ad7606_init+0x398>
			goto error;
 80026f2:	bf00      	nop
 80026f4:	e014      	b.n	8002720 <ad7606_init+0x398>
		goto error;
 80026f6:	bf00      	nop
 80026f8:	e012      	b.n	8002720 <ad7606_init+0x398>
		goto error;
 80026fa:	bf00      	nop
 80026fc:	e010      	b.n	8002720 <ad7606_init+0x398>
			goto error;
 80026fe:	bf00      	nop
 8002700:	e00e      	b.n	8002720 <ad7606_init+0x398>
			goto error;
 8002702:	bf00      	nop
 8002704:	e00c      	b.n	8002720 <ad7606_init+0x398>
			goto error;
 8002706:	bf00      	nop
 8002708:	e00a      	b.n	8002720 <ad7606_init+0x398>
				goto error;
 800270a:	bf00      	nop
 800270c:	e008      	b.n	8002720 <ad7606_init+0x398>
				goto error;
 800270e:	bf00      	nop
 8002710:	e006      	b.n	8002720 <ad7606_init+0x398>
				goto error;
 8002712:	bf00      	nop
 8002714:	e004      	b.n	8002720 <ad7606_init+0x398>
				goto error;
 8002716:	bf00      	nop
 8002718:	e002      	b.n	8002720 <ad7606_init+0x398>
			goto error;
 800271a:	bf00      	nop
 800271c:	e000      	b.n	8002720 <ad7606_init+0x398>
		goto error;
 800271e:	bf00      	nop
error:
	printf("ad7606 initialization failed\n");
 8002720:	4807      	ldr	r0, [pc, #28]	@ (8002740 <ad7606_init+0x3b8>)
 8002722:	f007 f9bd 	bl	8009aa0 <puts>
	ad7606_remove(dev);
 8002726:	69f8      	ldr	r0, [r7, #28]
 8002728:	f000 f80c 	bl	8002744 <ad7606_remove>
	return ret;
 800272c:	6a3b      	ldr	r3, [r7, #32]
}
 800272e:	4618      	mov	r0, r3
 8002730:	372c      	adds	r7, #44	@ 0x2c
 8002732:	46bd      	mov	sp, r7
 8002734:	bd90      	pop	{r4, r7, pc}
 8002736:	bf00      	nop
 8002738:	0800d348 	.word	0x0800d348
 800273c:	0800d15c 	.word	0x0800d15c
 8002740:	0800d17c 	.word	0x0800d17c

08002744 <ad7606_remove>:
 * @return ret - return code.
 *         Example: -EIO - SPI communication error.
 *                  0 - No errors encountered.
*******************************************************************************/
int32_t ad7606_remove(struct ad7606_dev *dev)
{
 8002744:	b580      	push	{r7, lr}
 8002746:	b084      	sub	sp, #16
 8002748:	af00      	add	r7, sp, #0
 800274a:	6078      	str	r0, [r7, #4]
	int32_t ret;

	no_os_gpio_remove(dev->gpio_reset);
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	685b      	ldr	r3, [r3, #4]
 8002750:	4618      	mov	r0, r3
 8002752:	f000 ff77 	bl	8003644 <no_os_gpio_remove>
	no_os_gpio_remove(dev->gpio_convst);
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	689b      	ldr	r3, [r3, #8]
 800275a:	4618      	mov	r0, r3
 800275c:	f000 ff72 	bl	8003644 <no_os_gpio_remove>
	no_os_gpio_remove(dev->gpio_busy);
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	68db      	ldr	r3, [r3, #12]
 8002764:	4618      	mov	r0, r3
 8002766:	f000 ff6d 	bl	8003644 <no_os_gpio_remove>
	no_os_gpio_remove(dev->gpio_stby_n);
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	691b      	ldr	r3, [r3, #16]
 800276e:	4618      	mov	r0, r3
 8002770:	f000 ff68 	bl	8003644 <no_os_gpio_remove>
	no_os_gpio_remove(dev->gpio_range);
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	695b      	ldr	r3, [r3, #20]
 8002778:	4618      	mov	r0, r3
 800277a:	f000 ff63 	bl	8003644 <no_os_gpio_remove>
	no_os_gpio_remove(dev->gpio_os0);
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	699b      	ldr	r3, [r3, #24]
 8002782:	4618      	mov	r0, r3
 8002784:	f000 ff5e 	bl	8003644 <no_os_gpio_remove>
	no_os_gpio_remove(dev->gpio_os1);
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	69db      	ldr	r3, [r3, #28]
 800278c:	4618      	mov	r0, r3
 800278e:	f000 ff59 	bl	8003644 <no_os_gpio_remove>
	no_os_gpio_remove(dev->gpio_os2);
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	6a1b      	ldr	r3, [r3, #32]
 8002796:	4618      	mov	r0, r3
 8002798:	f000 ff54 	bl	8003644 <no_os_gpio_remove>
	no_os_gpio_remove(dev->gpio_par_ser);
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027a0:	4618      	mov	r0, r3
 80027a2:	f000 ff4f 	bl	8003644 <no_os_gpio_remove>

	ret = no_os_spi_remove(dev->spi_desc);
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	4618      	mov	r0, r3
 80027ac:	f001 fe08 	bl	80043c0 <no_os_spi_remove>
 80027b0:	60f8      	str	r0, [r7, #12]

	no_os_free(dev);
 80027b2:	6878      	ldr	r0, [r7, #4]
 80027b4:	f000 fba8 	bl	8002f08 <no_os_free>

	return ret;
 80027b8:	68fb      	ldr	r3, [r7, #12]
}
 80027ba:	4618      	mov	r0, r3
 80027bc:	3710      	adds	r7, #16
 80027be:	46bd      	mov	sp, r7
 80027c0:	bd80      	pop	{r7, pc}
	...

080027c4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80027c4:	b5b0      	push	{r4, r5, r7, lr}
 80027c6:	b0fc      	sub	sp, #496	@ 0x1f0
 80027c8:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80027ca:	f003 f9b5 	bl	8005b38 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80027ce:	f000 f9a9 	bl	8002b24 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80027d2:	f000 fa99 	bl	8002d08 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80027d6:	f000 fa6d 	bl	8002cb4 <MX_USART2_UART_Init>
  MX_SPI3_Init();
 80027da:	f000 fa0f 	bl	8002bfc <MX_SPI3_Init>
  MX_TIM10_Init();
 80027de:	f000 fa45 	bl	8002c6c <MX_TIM10_Init>
  /* USER CODE BEGIN 2 */
  struct no_os_gpio_init_param gpio_busy = {  // PC7
 80027e2:	f507 73e2 	add.w	r3, r7, #452	@ 0x1c4
 80027e6:	2200      	movs	r2, #0
 80027e8:	601a      	str	r2, [r3, #0]
 80027ea:	605a      	str	r2, [r3, #4]
 80027ec:	609a      	str	r2, [r3, #8]
 80027ee:	60da      	str	r2, [r3, #12]
 80027f0:	611a      	str	r2, [r3, #16]
 80027f2:	2302      	movs	r3, #2
 80027f4:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 80027f8:	2307      	movs	r3, #7
 80027fa:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
 80027fe:	4bbf      	ldr	r3, [pc, #764]	@ (8002afc <main+0x338>)
 8002800:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
		  .port = 2,
		  .number = 7,
		  .pull = NO_OS_PULL_NONE,
		  .platform_ops = &stm32_gpio_ops
  };
  struct no_os_gpio_init_param gpio_convst = {  //PB15
 8002804:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8002808:	2200      	movs	r2, #0
 800280a:	601a      	str	r2, [r3, #0]
 800280c:	605a      	str	r2, [r3, #4]
 800280e:	609a      	str	r2, [r3, #8]
 8002810:	60da      	str	r2, [r3, #12]
 8002812:	611a      	str	r2, [r3, #16]
 8002814:	2301      	movs	r3, #1
 8002816:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
 800281a:	230f      	movs	r3, #15
 800281c:	f8c7 31b4 	str.w	r3, [r7, #436]	@ 0x1b4
 8002820:	4bb6      	ldr	r3, [pc, #728]	@ (8002afc <main+0x338>)
 8002822:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
		  .port = 1,
		  .number = 15,
		  .pull = NO_OS_PULL_NONE,
		  .platform_ops = &stm32_gpio_ops
  };
  struct no_os_gpio_init_param gpio_reset = {  // PC6
 8002826:	f507 73ce 	add.w	r3, r7, #412	@ 0x19c
 800282a:	2200      	movs	r2, #0
 800282c:	601a      	str	r2, [r3, #0]
 800282e:	605a      	str	r2, [r3, #4]
 8002830:	609a      	str	r2, [r3, #8]
 8002832:	60da      	str	r2, [r3, #12]
 8002834:	611a      	str	r2, [r3, #16]
 8002836:	2302      	movs	r3, #2
 8002838:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 800283c:	2306      	movs	r3, #6
 800283e:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8002842:	4bae      	ldr	r3, [pc, #696]	@ (8002afc <main+0x338>)
 8002844:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
		  .port = 2,
		  .number = 6,
		  .pull = NO_OS_PULL_NONE,
		  .platform_ops = &stm32_gpio_ops
  };
  struct no_os_gpio_init_param chip_select = {  //PB14
 8002848:	f507 73c4 	add.w	r3, r7, #392	@ 0x188
 800284c:	2200      	movs	r2, #0
 800284e:	601a      	str	r2, [r3, #0]
 8002850:	605a      	str	r2, [r3, #4]
 8002852:	609a      	str	r2, [r3, #8]
 8002854:	60da      	str	r2, [r3, #12]
 8002856:	611a      	str	r2, [r3, #16]
 8002858:	2301      	movs	r3, #1
 800285a:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
 800285e:	230e      	movs	r3, #14
 8002860:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
 8002864:	4ba5      	ldr	r3, [pc, #660]	@ (8002afc <main+0x338>)
 8002866:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194
  		  .port = 1,
  		  .number = 14,
  		  .pull = NO_OS_PULL_NONE,
		  .platform_ops = &stm32_gpio_ops
    };
  struct stm32_spi_init_param stm32_spi_init_param = {
 800286a:	4ba5      	ldr	r3, [pc, #660]	@ (8002b00 <main+0x33c>)
 800286c:	f507 74b8 	add.w	r4, r7, #368	@ 0x170
 8002870:	461d      	mov	r5, r3
 8002872:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002874:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002876:	e895 0003 	ldmia.w	r5, {r0, r1}
 800287a:	e884 0003 	stmia.w	r4, {r0, r1}
		  .dma_init = NULL,
		  .pwm_init = NULL,
		  .rxdma_ch = NULL,
		  .txdma_ch = NULL
  };
  struct no_os_spi_init_param spi_init_param = {
 800287e:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8002882:	2220      	movs	r2, #32
 8002884:	2100      	movs	r1, #0
 8002886:	4618      	mov	r0, r3
 8002888:	f007 fa3e 	bl	8009d08 <memset>
 800288c:	2303      	movs	r3, #3
 800288e:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8002892:	4b9c      	ldr	r3, [pc, #624]	@ (8002b04 <main+0x340>)
 8002894:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 8002898:	230e      	movs	r3, #14
 800289a:	f887 3158 	strb.w	r3, [r7, #344]	@ 0x158
 800289e:	2301      	movs	r3, #1
 80028a0:	f887 3159 	strb.w	r3, [r7, #345]	@ 0x159
 80028a4:	4b98      	ldr	r3, [pc, #608]	@ (8002b08 <main+0x344>)
 80028a6:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
 80028aa:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 80028ae:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
		  .mode = NO_OS_SPI_MODE_1,
		  .platform_ops = &stm32_spi_ops,
		  //.extra = &chip_select,
		  .extra = &stm32_spi_init_param
  };
  struct ad7606_range ad7606_range = {
 80028b2:	4a96      	ldr	r2, [pc, #600]	@ (8002b0c <main+0x348>)
 80028b4:	f507 73a2 	add.w	r3, r7, #324	@ 0x144
 80028b8:	ca07      	ldmia	r2, {r0, r1, r2}
 80028ba:	e883 0007 	stmia.w	r3, {r0, r1, r2}
		  .min = -5000,
		  .max = 5000,
		  .differential = false
  };

  struct ad7606_config ad7606_config = {
 80028be:	2300      	movs	r3, #0
 80028c0:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
		  .op_mode = AD7606_NORMAL,
		  .status_header = false,
  };

  //initialize device
  struct ad7606_init_param ad7606_init_param = {
 80028c4:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 80028c8:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 80028cc:	4618      	mov	r0, r3
 80028ce:	23c4      	movs	r3, #196	@ 0xc4
 80028d0:	461a      	mov	r2, r3
 80028d2:	2100      	movs	r1, #0
 80028d4:	f007 fa18 	bl	8009d08 <memset>
 80028d8:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 80028dc:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 80028e0:	461d      	mov	r5, r3
 80028e2:	f507 74a8 	add.w	r4, r7, #336	@ 0x150
 80028e6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80028e8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80028ea:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80028ee:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 80028f2:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 80028f6:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 80028fa:	f507 72ce 	add.w	r2, r7, #412	@ 0x19c
 80028fe:	621a      	str	r2, [r3, #32]
 8002900:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 8002904:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8002908:	f507 72d8 	add.w	r2, r7, #432	@ 0x1b0
 800290c:	625a      	str	r2, [r3, #36]	@ 0x24
 800290e:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 8002912:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8002916:	f507 72e2 	add.w	r2, r7, #452	@ 0x1c4
 800291a:	629a      	str	r2, [r3, #40]	@ 0x28
 800291c:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 8002920:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8002924:	2203      	movs	r2, #3
 8002926:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800292a:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 800292e:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8002932:	3347      	adds	r3, #71	@ 0x47
 8002934:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8002938:	6810      	ldr	r0, [r2, #0]
 800293a:	6018      	str	r0, [r3, #0]
 800293c:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 8002940:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8002944:	3364      	adds	r3, #100	@ 0x64
 8002946:	f507 72a2 	add.w	r2, r7, #324	@ 0x144
 800294a:	ca07      	ldmia	r2, {r0, r1, r2}
 800294c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8002950:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 8002954:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8002958:	3370      	adds	r3, #112	@ 0x70
 800295a:	f507 72a2 	add.w	r2, r7, #324	@ 0x144
 800295e:	ca07      	ldmia	r2, {r0, r1, r2}
 8002960:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8002964:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 8002968:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 800296c:	337c      	adds	r3, #124	@ 0x7c
 800296e:	f507 72a2 	add.w	r2, r7, #324	@ 0x144
 8002972:	ca07      	ldmia	r2, {r0, r1, r2}
 8002974:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8002978:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 800297c:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8002980:	3388      	adds	r3, #136	@ 0x88
 8002982:	f507 72a2 	add.w	r2, r7, #324	@ 0x144
 8002986:	ca07      	ldmia	r2, {r0, r1, r2}
 8002988:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800298c:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 8002990:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8002994:	3394      	adds	r3, #148	@ 0x94
 8002996:	f507 72a2 	add.w	r2, r7, #324	@ 0x144
 800299a:	ca07      	ldmia	r2, {r0, r1, r2}
 800299c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80029a0:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 80029a4:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 80029a8:	33a0      	adds	r3, #160	@ 0xa0
 80029aa:	f507 72a2 	add.w	r2, r7, #324	@ 0x144
 80029ae:	ca07      	ldmia	r2, {r0, r1, r2}
 80029b0:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80029b4:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 80029b8:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 80029bc:	33ac      	adds	r3, #172	@ 0xac
 80029be:	f507 72a2 	add.w	r2, r7, #324	@ 0x144
 80029c2:	ca07      	ldmia	r2, {r0, r1, r2}
 80029c4:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80029c8:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 80029cc:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 80029d0:	33b8      	adds	r3, #184	@ 0xb8
 80029d2:	f507 72a2 	add.w	r2, r7, #324	@ 0x144
 80029d6:	ca07      	ldmia	r2, {r0, r1, r2}
 80029d8:	e883 0007 	stmia.w	r3, {r0, r1, r2}

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  static struct ad7606_dev *ad7606_dev = NULL;
  //initialize device and peripherals
  int32_t init_status = ad7606_init(&ad7606_dev, &ad7606_init_param);
 80029dc:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 80029e0:	4619      	mov	r1, r3
 80029e2:	484b      	ldr	r0, [pc, #300]	@ (8002b10 <main+0x34c>)
 80029e4:	f7ff fcd0 	bl	8002388 <ad7606_init>
 80029e8:	f8c7 01e0 	str.w	r0, [r7, #480]	@ 0x1e0
  if(init_status != SUCCESS){
 80029ec:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d002      	beq.n	80029fa <main+0x236>
	  return init_status;
 80029f4:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 80029f8:	e07a      	b.n	8002af0 <main+0x32c>
  }
  uint32_t adc_data[8];
  while (1)
  {
	  int32_t ret = ad7606_read(ad7606_dev, adc_data);
 80029fa:	4b45      	ldr	r3, [pc, #276]	@ (8002b10 <main+0x34c>)
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	f107 025c 	add.w	r2, r7, #92	@ 0x5c
 8002a02:	4611      	mov	r1, r2
 8002a04:	4618      	mov	r0, r3
 8002a06:	f7fe fecb 	bl	80017a0 <ad7606_read>
 8002a0a:	f8c7 01dc 	str.w	r0, [r7, #476]	@ 0x1dc
	  if(ret<0){
 8002a0e:	f8d7 31dc 	ldr.w	r3, [r7, #476]	@ 0x1dc
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	da02      	bge.n	8002a1c <main+0x258>
		  return -1;
 8002a16:	f04f 33ff 	mov.w	r3, #4294967295
 8002a1a:	e069      	b.n	8002af0 <main+0x32c>
	  }
	  float convertedData[8];
	  for(int i=0; i<8; i++){
 8002a1c:	2300      	movs	r3, #0
 8002a1e:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 8002a22:	e05c      	b.n	8002ade <main+0x31a>
	  	int complementTwo = twos_complement(adc_data[i], 16);
 8002a24:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 8002a28:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8002a2c:	f8d7 21e4 	ldr.w	r2, [r7, #484]	@ 0x1e4
 8002a30:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002a34:	2110      	movs	r1, #16
 8002a36:	4618      	mov	r0, r3
 8002a38:	f000 fa20 	bl	8002e7c <twos_complement>
 8002a3c:	f8c7 01d8 	str.w	r0, [r7, #472]	@ 0x1d8
	  	convertedData[i] = complementTwo*(5*2.5)/(32768*2);
 8002a40:	f8d7 01d8 	ldr.w	r0, [r7, #472]	@ 0x1d8
 8002a44:	f7fd fd76 	bl	8000534 <__aeabi_i2d>
 8002a48:	f04f 0200 	mov.w	r2, #0
 8002a4c:	4b31      	ldr	r3, [pc, #196]	@ (8002b14 <main+0x350>)
 8002a4e:	f7fd fddb 	bl	8000608 <__aeabi_dmul>
 8002a52:	4602      	mov	r2, r0
 8002a54:	460b      	mov	r3, r1
 8002a56:	4610      	mov	r0, r2
 8002a58:	4619      	mov	r1, r3
 8002a5a:	f04f 0200 	mov.w	r2, #0
 8002a5e:	4b2e      	ldr	r3, [pc, #184]	@ (8002b18 <main+0x354>)
 8002a60:	f7fd fefc 	bl	800085c <__aeabi_ddiv>
 8002a64:	4602      	mov	r2, r0
 8002a66:	460b      	mov	r3, r1
 8002a68:	4610      	mov	r0, r2
 8002a6a:	4619      	mov	r1, r3
 8002a6c:	f7fe f8c4 	bl	8000bf8 <__aeabi_d2f>
 8002a70:	4601      	mov	r1, r0
 8002a72:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 8002a76:	f5a3 72f4 	sub.w	r2, r3, #488	@ 0x1e8
 8002a7a:	f8d7 31e4 	ldr.w	r3, [r7, #484]	@ 0x1e4
 8002a7e:	009b      	lsls	r3, r3, #2
 8002a80:	4413      	add	r3, r2
 8002a82:	6019      	str	r1, [r3, #0]
	  	char message_channel[60];
	  	snprintf(message_channel, sizeof(message_channel), "%d,%f\n", i+1, convertedData[i]);
 8002a84:	f8d7 31e4 	ldr.w	r3, [r7, #484]	@ 0x1e4
 8002a88:	1c5c      	adds	r4, r3, #1
 8002a8a:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 8002a8e:	f5a3 72f4 	sub.w	r2, r3, #488	@ 0x1e8
 8002a92:	f8d7 31e4 	ldr.w	r3, [r7, #484]	@ 0x1e4
 8002a96:	009b      	lsls	r3, r3, #2
 8002a98:	4413      	add	r3, r2
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	4618      	mov	r0, r3
 8002a9e:	f7fd fd5b 	bl	8000558 <__aeabi_f2d>
 8002aa2:	4602      	mov	r2, r0
 8002aa4:	460b      	mov	r3, r1
 8002aa6:	f107 0020 	add.w	r0, r7, #32
 8002aaa:	e9cd 2300 	strd	r2, r3, [sp]
 8002aae:	4623      	mov	r3, r4
 8002ab0:	4a1a      	ldr	r2, [pc, #104]	@ (8002b1c <main+0x358>)
 8002ab2:	213c      	movs	r1, #60	@ 0x3c
 8002ab4:	f006 fffc 	bl	8009ab0 <sniprintf>
	  	HAL_UART_Transmit(&huart2, (uint8_t *)message_channel, strlen(message_channel), HAL_MAX_DELAY);
 8002ab8:	f107 0320 	add.w	r3, r7, #32
 8002abc:	4618      	mov	r0, r3
 8002abe:	f7fd fbdf 	bl	8000280 <strlen>
 8002ac2:	4603      	mov	r3, r0
 8002ac4:	b29a      	uxth	r2, r3
 8002ac6:	f107 0120 	add.w	r1, r7, #32
 8002aca:	f04f 33ff 	mov.w	r3, #4294967295
 8002ace:	4814      	ldr	r0, [pc, #80]	@ (8002b20 <main+0x35c>)
 8002ad0:	f004 fed4 	bl	800787c <HAL_UART_Transmit>
	  for(int i=0; i<8; i++){
 8002ad4:	f8d7 31e4 	ldr.w	r3, [r7, #484]	@ 0x1e4
 8002ad8:	3301      	adds	r3, #1
 8002ada:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 8002ade:	f8d7 31e4 	ldr.w	r3, [r7, #484]	@ 0x1e4
 8002ae2:	2b07      	cmp	r3, #7
 8002ae4:	dd9e      	ble.n	8002a24 <main+0x260>
	  }

	  HAL_Delay(3000);
 8002ae6:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8002aea:	f003 f897 	bl	8005c1c <HAL_Delay>
  {
 8002aee:	e784      	b.n	80029fa <main+0x236>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
  }
  /* USER CODE END 3 */
}
 8002af0:	4618      	mov	r0, r3
 8002af2:	f507 77f4 	add.w	r7, r7, #488	@ 0x1e8
 8002af6:	46bd      	mov	sp, r7
 8002af8:	bdb0      	pop	{r4, r5, r7, pc}
 8002afa:	bf00      	nop
 8002afc:	0800d434 	.word	0x0800d434
 8002b00:	0800d1a4 	.word	0x0800d1a4
 8002b04:	02625a00 	.word	0x02625a00
 8002b08:	0800d454 	.word	0x0800d454
 8002b0c:	0800d1bc 	.word	0x0800d1bc
 8002b10:	20000700 	.word	0x20000700
 8002b14:	40290000 	.word	0x40290000
 8002b18:	40f00000 	.word	0x40f00000
 8002b1c:	0800d19c 	.word	0x0800d19c
 8002b20:	20000688 	.word	0x20000688

08002b24 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002b24:	b580      	push	{r7, lr}
 8002b26:	b094      	sub	sp, #80	@ 0x50
 8002b28:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002b2a:	f107 0320 	add.w	r3, r7, #32
 8002b2e:	2230      	movs	r2, #48	@ 0x30
 8002b30:	2100      	movs	r1, #0
 8002b32:	4618      	mov	r0, r3
 8002b34:	f007 f8e8 	bl	8009d08 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002b38:	f107 030c 	add.w	r3, r7, #12
 8002b3c:	2200      	movs	r2, #0
 8002b3e:	601a      	str	r2, [r3, #0]
 8002b40:	605a      	str	r2, [r3, #4]
 8002b42:	609a      	str	r2, [r3, #8]
 8002b44:	60da      	str	r2, [r3, #12]
 8002b46:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002b48:	2300      	movs	r3, #0
 8002b4a:	60bb      	str	r3, [r7, #8]
 8002b4c:	4b29      	ldr	r3, [pc, #164]	@ (8002bf4 <SystemClock_Config+0xd0>)
 8002b4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b50:	4a28      	ldr	r2, [pc, #160]	@ (8002bf4 <SystemClock_Config+0xd0>)
 8002b52:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002b56:	6413      	str	r3, [r2, #64]	@ 0x40
 8002b58:	4b26      	ldr	r3, [pc, #152]	@ (8002bf4 <SystemClock_Config+0xd0>)
 8002b5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b5c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b60:	60bb      	str	r3, [r7, #8]
 8002b62:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8002b64:	2300      	movs	r3, #0
 8002b66:	607b      	str	r3, [r7, #4]
 8002b68:	4b23      	ldr	r3, [pc, #140]	@ (8002bf8 <SystemClock_Config+0xd4>)
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8002b70:	4a21      	ldr	r2, [pc, #132]	@ (8002bf8 <SystemClock_Config+0xd4>)
 8002b72:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002b76:	6013      	str	r3, [r2, #0]
 8002b78:	4b1f      	ldr	r3, [pc, #124]	@ (8002bf8 <SystemClock_Config+0xd4>)
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8002b80:	607b      	str	r3, [r7, #4]
 8002b82:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002b84:	2302      	movs	r3, #2
 8002b86:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002b88:	2301      	movs	r3, #1
 8002b8a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002b8c:	2310      	movs	r3, #16
 8002b8e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002b90:	2302      	movs	r3, #2
 8002b92:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002b94:	2300      	movs	r3, #0
 8002b96:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8002b98:	2310      	movs	r3, #16
 8002b9a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8002b9c:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8002ba0:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8002ba2:	2304      	movs	r3, #4
 8002ba4:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8002ba6:	2307      	movs	r3, #7
 8002ba8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002baa:	f107 0320 	add.w	r3, r7, #32
 8002bae:	4618      	mov	r0, r3
 8002bb0:	f003 fcec 	bl	800658c <HAL_RCC_OscConfig>
 8002bb4:	4603      	mov	r3, r0
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d001      	beq.n	8002bbe <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8002bba:	f000 f985 	bl	8002ec8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002bbe:	230f      	movs	r3, #15
 8002bc0:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002bc2:	2302      	movs	r3, #2
 8002bc4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002bc6:	2300      	movs	r3, #0
 8002bc8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002bca:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002bce:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002bd0:	2300      	movs	r3, #0
 8002bd2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002bd4:	f107 030c 	add.w	r3, r7, #12
 8002bd8:	2102      	movs	r1, #2
 8002bda:	4618      	mov	r0, r3
 8002bdc:	f003 ff4e 	bl	8006a7c <HAL_RCC_ClockConfig>
 8002be0:	4603      	mov	r3, r0
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d001      	beq.n	8002bea <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8002be6:	f000 f96f 	bl	8002ec8 <Error_Handler>
  }
}
 8002bea:	bf00      	nop
 8002bec:	3750      	adds	r7, #80	@ 0x50
 8002bee:	46bd      	mov	sp, r7
 8002bf0:	bd80      	pop	{r7, pc}
 8002bf2:	bf00      	nop
 8002bf4:	40023800 	.word	0x40023800
 8002bf8:	40007000 	.word	0x40007000

08002bfc <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8002bfc:	b580      	push	{r7, lr}
 8002bfe:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8002c00:	4b18      	ldr	r3, [pc, #96]	@ (8002c64 <MX_SPI3_Init+0x68>)
 8002c02:	4a19      	ldr	r2, [pc, #100]	@ (8002c68 <MX_SPI3_Init+0x6c>)
 8002c04:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8002c06:	4b17      	ldr	r3, [pc, #92]	@ (8002c64 <MX_SPI3_Init+0x68>)
 8002c08:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002c0c:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8002c0e:	4b15      	ldr	r3, [pc, #84]	@ (8002c64 <MX_SPI3_Init+0x68>)
 8002c10:	2200      	movs	r2, #0
 8002c12:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_16BIT;
 8002c14:	4b13      	ldr	r3, [pc, #76]	@ (8002c64 <MX_SPI3_Init+0x68>)
 8002c16:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002c1a:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002c1c:	4b11      	ldr	r3, [pc, #68]	@ (8002c64 <MX_SPI3_Init+0x68>)
 8002c1e:	2200      	movs	r2, #0
 8002c20:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002c22:	4b10      	ldr	r3, [pc, #64]	@ (8002c64 <MX_SPI3_Init+0x68>)
 8002c24:	2200      	movs	r2, #0
 8002c26:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8002c28:	4b0e      	ldr	r3, [pc, #56]	@ (8002c64 <MX_SPI3_Init+0x68>)
 8002c2a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002c2e:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002c30:	4b0c      	ldr	r3, [pc, #48]	@ (8002c64 <MX_SPI3_Init+0x68>)
 8002c32:	2200      	movs	r2, #0
 8002c34:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002c36:	4b0b      	ldr	r3, [pc, #44]	@ (8002c64 <MX_SPI3_Init+0x68>)
 8002c38:	2200      	movs	r2, #0
 8002c3a:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8002c3c:	4b09      	ldr	r3, [pc, #36]	@ (8002c64 <MX_SPI3_Init+0x68>)
 8002c3e:	2200      	movs	r2, #0
 8002c40:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002c42:	4b08      	ldr	r3, [pc, #32]	@ (8002c64 <MX_SPI3_Init+0x68>)
 8002c44:	2200      	movs	r2, #0
 8002c46:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 10;
 8002c48:	4b06      	ldr	r3, [pc, #24]	@ (8002c64 <MX_SPI3_Init+0x68>)
 8002c4a:	220a      	movs	r2, #10
 8002c4c:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8002c4e:	4805      	ldr	r0, [pc, #20]	@ (8002c64 <MX_SPI3_Init+0x68>)
 8002c50:	f004 f934 	bl	8006ebc <HAL_SPI_Init>
 8002c54:	4603      	mov	r3, r0
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d001      	beq.n	8002c5e <MX_SPI3_Init+0x62>
  {
    Error_Handler();
 8002c5a:	f000 f935 	bl	8002ec8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8002c5e:	bf00      	nop
 8002c60:	bd80      	pop	{r7, pc}
 8002c62:	bf00      	nop
 8002c64:	2000057c 	.word	0x2000057c
 8002c68:	40003c00 	.word	0x40003c00

08002c6c <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 8002c6c:	b580      	push	{r7, lr}
 8002c6e:	af00      	add	r7, sp, #0
  /* USER CODE END TIM10_Init 0 */

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 8002c70:	4b0e      	ldr	r3, [pc, #56]	@ (8002cac <MX_TIM10_Init+0x40>)
 8002c72:	4a0f      	ldr	r2, [pc, #60]	@ (8002cb0 <MX_TIM10_Init+0x44>)
 8002c74:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 0;
 8002c76:	4b0d      	ldr	r3, [pc, #52]	@ (8002cac <MX_TIM10_Init+0x40>)
 8002c78:	2200      	movs	r2, #0
 8002c7a:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002c7c:	4b0b      	ldr	r3, [pc, #44]	@ (8002cac <MX_TIM10_Init+0x40>)
 8002c7e:	2200      	movs	r2, #0
 8002c80:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 65535;
 8002c82:	4b0a      	ldr	r3, [pc, #40]	@ (8002cac <MX_TIM10_Init+0x40>)
 8002c84:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002c88:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002c8a:	4b08      	ldr	r3, [pc, #32]	@ (8002cac <MX_TIM10_Init+0x40>)
 8002c8c:	2200      	movs	r2, #0
 8002c8e:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002c90:	4b06      	ldr	r3, [pc, #24]	@ (8002cac <MX_TIM10_Init+0x40>)
 8002c92:	2200      	movs	r2, #0
 8002c94:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 8002c96:	4805      	ldr	r0, [pc, #20]	@ (8002cac <MX_TIM10_Init+0x40>)
 8002c98:	f004 fad4 	bl	8007244 <HAL_TIM_Base_Init>
 8002c9c:	4603      	mov	r3, r0
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d001      	beq.n	8002ca6 <MX_TIM10_Init+0x3a>
  {
    Error_Handler();
 8002ca2:	f000 f911 	bl	8002ec8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */

}
 8002ca6:	bf00      	nop
 8002ca8:	bd80      	pop	{r7, pc}
 8002caa:	bf00      	nop
 8002cac:	200005d4 	.word	0x200005d4
 8002cb0:	40014400 	.word	0x40014400

08002cb4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002cb4:	b580      	push	{r7, lr}
 8002cb6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002cb8:	4b11      	ldr	r3, [pc, #68]	@ (8002d00 <MX_USART2_UART_Init+0x4c>)
 8002cba:	4a12      	ldr	r2, [pc, #72]	@ (8002d04 <MX_USART2_UART_Init+0x50>)
 8002cbc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002cbe:	4b10      	ldr	r3, [pc, #64]	@ (8002d00 <MX_USART2_UART_Init+0x4c>)
 8002cc0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002cc4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002cc6:	4b0e      	ldr	r3, [pc, #56]	@ (8002d00 <MX_USART2_UART_Init+0x4c>)
 8002cc8:	2200      	movs	r2, #0
 8002cca:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002ccc:	4b0c      	ldr	r3, [pc, #48]	@ (8002d00 <MX_USART2_UART_Init+0x4c>)
 8002cce:	2200      	movs	r2, #0
 8002cd0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002cd2:	4b0b      	ldr	r3, [pc, #44]	@ (8002d00 <MX_USART2_UART_Init+0x4c>)
 8002cd4:	2200      	movs	r2, #0
 8002cd6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002cd8:	4b09      	ldr	r3, [pc, #36]	@ (8002d00 <MX_USART2_UART_Init+0x4c>)
 8002cda:	220c      	movs	r2, #12
 8002cdc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002cde:	4b08      	ldr	r3, [pc, #32]	@ (8002d00 <MX_USART2_UART_Init+0x4c>)
 8002ce0:	2200      	movs	r2, #0
 8002ce2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002ce4:	4b06      	ldr	r3, [pc, #24]	@ (8002d00 <MX_USART2_UART_Init+0x4c>)
 8002ce6:	2200      	movs	r2, #0
 8002ce8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002cea:	4805      	ldr	r0, [pc, #20]	@ (8002d00 <MX_USART2_UART_Init+0x4c>)
 8002cec:	f004 fd68 	bl	80077c0 <HAL_UART_Init>
 8002cf0:	4603      	mov	r3, r0
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d001      	beq.n	8002cfa <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002cf6:	f000 f8e7 	bl	8002ec8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002cfa:	bf00      	nop
 8002cfc:	bd80      	pop	{r7, pc}
 8002cfe:	bf00      	nop
 8002d00:	20000688 	.word	0x20000688
 8002d04:	40004400 	.word	0x40004400

08002d08 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002d08:	b580      	push	{r7, lr}
 8002d0a:	b08a      	sub	sp, #40	@ 0x28
 8002d0c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d0e:	f107 0314 	add.w	r3, r7, #20
 8002d12:	2200      	movs	r2, #0
 8002d14:	601a      	str	r2, [r3, #0]
 8002d16:	605a      	str	r2, [r3, #4]
 8002d18:	609a      	str	r2, [r3, #8]
 8002d1a:	60da      	str	r2, [r3, #12]
 8002d1c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002d1e:	2300      	movs	r3, #0
 8002d20:	613b      	str	r3, [r7, #16]
 8002d22:	4b52      	ldr	r3, [pc, #328]	@ (8002e6c <MX_GPIO_Init+0x164>)
 8002d24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d26:	4a51      	ldr	r2, [pc, #324]	@ (8002e6c <MX_GPIO_Init+0x164>)
 8002d28:	f043 0304 	orr.w	r3, r3, #4
 8002d2c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002d2e:	4b4f      	ldr	r3, [pc, #316]	@ (8002e6c <MX_GPIO_Init+0x164>)
 8002d30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d32:	f003 0304 	and.w	r3, r3, #4
 8002d36:	613b      	str	r3, [r7, #16]
 8002d38:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002d3a:	2300      	movs	r3, #0
 8002d3c:	60fb      	str	r3, [r7, #12]
 8002d3e:	4b4b      	ldr	r3, [pc, #300]	@ (8002e6c <MX_GPIO_Init+0x164>)
 8002d40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d42:	4a4a      	ldr	r2, [pc, #296]	@ (8002e6c <MX_GPIO_Init+0x164>)
 8002d44:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002d48:	6313      	str	r3, [r2, #48]	@ 0x30
 8002d4a:	4b48      	ldr	r3, [pc, #288]	@ (8002e6c <MX_GPIO_Init+0x164>)
 8002d4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d4e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002d52:	60fb      	str	r3, [r7, #12]
 8002d54:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d56:	2300      	movs	r3, #0
 8002d58:	60bb      	str	r3, [r7, #8]
 8002d5a:	4b44      	ldr	r3, [pc, #272]	@ (8002e6c <MX_GPIO_Init+0x164>)
 8002d5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d5e:	4a43      	ldr	r2, [pc, #268]	@ (8002e6c <MX_GPIO_Init+0x164>)
 8002d60:	f043 0301 	orr.w	r3, r3, #1
 8002d64:	6313      	str	r3, [r2, #48]	@ 0x30
 8002d66:	4b41      	ldr	r3, [pc, #260]	@ (8002e6c <MX_GPIO_Init+0x164>)
 8002d68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d6a:	f003 0301 	and.w	r3, r3, #1
 8002d6e:	60bb      	str	r3, [r7, #8]
 8002d70:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d72:	2300      	movs	r3, #0
 8002d74:	607b      	str	r3, [r7, #4]
 8002d76:	4b3d      	ldr	r3, [pc, #244]	@ (8002e6c <MX_GPIO_Init+0x164>)
 8002d78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d7a:	4a3c      	ldr	r2, [pc, #240]	@ (8002e6c <MX_GPIO_Init+0x164>)
 8002d7c:	f043 0302 	orr.w	r3, r3, #2
 8002d80:	6313      	str	r3, [r2, #48]	@ 0x30
 8002d82:	4b3a      	ldr	r3, [pc, #232]	@ (8002e6c <MX_GPIO_Init+0x164>)
 8002d84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d86:	f003 0302 	and.w	r3, r3, #2
 8002d8a:	607b      	str	r3, [r7, #4]
 8002d8c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8002d8e:	2200      	movs	r2, #0
 8002d90:	2120      	movs	r1, #32
 8002d92:	4837      	ldr	r0, [pc, #220]	@ (8002e70 <MX_GPIO_Init+0x168>)
 8002d94:	f003 fbbc 	bl	8006510 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 8002d98:	2200      	movs	r2, #0
 8002d9a:	f44f 4150 	mov.w	r1, #53248	@ 0xd000
 8002d9e:	4835      	ldr	r0, [pc, #212]	@ (8002e74 <MX_GPIO_Init+0x16c>)
 8002da0:	f003 fbb6 	bl	8006510 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_RESET);
 8002da4:	2200      	movs	r2, #0
 8002da6:	2140      	movs	r1, #64	@ 0x40
 8002da8:	4833      	ldr	r0, [pc, #204]	@ (8002e78 <MX_GPIO_Init+0x170>)
 8002daa:	f003 fbb1 	bl	8006510 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8002dae:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002db2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002db4:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8002db8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dba:	2300      	movs	r3, #0
 8002dbc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8002dbe:	f107 0314 	add.w	r3, r7, #20
 8002dc2:	4619      	mov	r1, r3
 8002dc4:	482c      	ldr	r0, [pc, #176]	@ (8002e78 <MX_GPIO_Init+0x170>)
 8002dc6:	f003 f923 	bl	8006010 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8002dca:	2320      	movs	r3, #32
 8002dcc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002dce:	2301      	movs	r3, #1
 8002dd0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dd2:	2300      	movs	r3, #0
 8002dd4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002dd6:	2300      	movs	r3, #0
 8002dd8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8002dda:	f107 0314 	add.w	r3, r7, #20
 8002dde:	4619      	mov	r1, r3
 8002de0:	4823      	ldr	r0, [pc, #140]	@ (8002e70 <MX_GPIO_Init+0x168>)
 8002de2:	f003 f915 	bl	8006010 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB14 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_14|GPIO_PIN_15;
 8002de6:	f44f 4350 	mov.w	r3, #53248	@ 0xd000
 8002dea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002dec:	2301      	movs	r3, #1
 8002dee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002df0:	2300      	movs	r3, #0
 8002df2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002df4:	2300      	movs	r3, #0
 8002df6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002df8:	f107 0314 	add.w	r3, r7, #20
 8002dfc:	4619      	mov	r1, r3
 8002dfe:	481d      	ldr	r0, [pc, #116]	@ (8002e74 <MX_GPIO_Init+0x16c>)
 8002e00:	f003 f906 	bl	8006010 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8002e04:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002e08:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002e0a:	2300      	movs	r3, #0
 8002e0c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e0e:	2300      	movs	r3, #0
 8002e10:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e12:	f107 0314 	add.w	r3, r7, #20
 8002e16:	4619      	mov	r1, r3
 8002e18:	4816      	ldr	r0, [pc, #88]	@ (8002e74 <MX_GPIO_Init+0x16c>)
 8002e1a:	f003 f8f9 	bl	8006010 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002e1e:	2340      	movs	r3, #64	@ 0x40
 8002e20:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002e22:	2301      	movs	r3, #1
 8002e24:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e26:	2300      	movs	r3, #0
 8002e28:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e2a:	2300      	movs	r3, #0
 8002e2c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002e2e:	f107 0314 	add.w	r3, r7, #20
 8002e32:	4619      	mov	r1, r3
 8002e34:	4810      	ldr	r0, [pc, #64]	@ (8002e78 <MX_GPIO_Init+0x170>)
 8002e36:	f003 f8eb 	bl	8006010 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC7 PC8 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8002e3a:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8002e3e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002e40:	2300      	movs	r3, #0
 8002e42:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e44:	2300      	movs	r3, #0
 8002e46:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002e48:	f107 0314 	add.w	r3, r7, #20
 8002e4c:	4619      	mov	r1, r3
 8002e4e:	480a      	ldr	r0, [pc, #40]	@ (8002e78 <MX_GPIO_Init+0x170>)
 8002e50:	f003 f8de 	bl	8006010 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8002e54:	2200      	movs	r2, #0
 8002e56:	2100      	movs	r1, #0
 8002e58:	2028      	movs	r0, #40	@ 0x28
 8002e5a:	f003 f802 	bl	8005e62 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002e5e:	2028      	movs	r0, #40	@ 0x28
 8002e60:	f003 f81b 	bl	8005e9a <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002e64:	bf00      	nop
 8002e66:	3728      	adds	r7, #40	@ 0x28
 8002e68:	46bd      	mov	sp, r7
 8002e6a:	bd80      	pop	{r7, pc}
 8002e6c:	40023800 	.word	0x40023800
 8002e70:	40020000 	.word	0x40020000
 8002e74:	40020400 	.word	0x40020400
 8002e78:	40020800 	.word	0x40020800

08002e7c <twos_complement>:

/* USER CODE BEGIN 4 */
int twos_complement(int num, int bits) {
 8002e7c:	b480      	push	{r7}
 8002e7e:	b085      	sub	sp, #20
 8002e80:	af00      	add	r7, sp, #0
 8002e82:	6078      	str	r0, [r7, #4]
 8002e84:	6039      	str	r1, [r7, #0]
    // Calculate the mask for the given number of bits
    int mask = (1 << (bits - 1)) - 1;  // Create a mask of all 1s for given number of bits
 8002e86:	683b      	ldr	r3, [r7, #0]
 8002e88:	3b01      	subs	r3, #1
 8002e8a:	2201      	movs	r2, #1
 8002e8c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e90:	3b01      	subs	r3, #1
 8002e92:	60fb      	str	r3, [r7, #12]

    // Check if num is negative
    if (num & (1 << (bits - 1))) {
 8002e94:	683b      	ldr	r3, [r7, #0]
 8002e96:	3b01      	subs	r3, #1
 8002e98:	687a      	ldr	r2, [r7, #4]
 8002e9a:	fa42 f303 	asr.w	r3, r2, r3
 8002e9e:	f003 0301 	and.w	r3, r3, #1
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d009      	beq.n	8002eba <twos_complement+0x3e>
        // Negative number: apply two's complement
        return (num & mask) - (1 << (bits - 1));
 8002ea6:	687a      	ldr	r2, [r7, #4]
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	401a      	ands	r2, r3
 8002eac:	683b      	ldr	r3, [r7, #0]
 8002eae:	3b01      	subs	r3, #1
 8002eb0:	2101      	movs	r1, #1
 8002eb2:	fa01 f303 	lsl.w	r3, r1, r3
 8002eb6:	1ad3      	subs	r3, r2, r3
 8002eb8:	e000      	b.n	8002ebc <twos_complement+0x40>
    } else {
        // Positive number or zero: two's complement is the number itself
        return num;
 8002eba:	687b      	ldr	r3, [r7, #4]
    }
}
 8002ebc:	4618      	mov	r0, r3
 8002ebe:	3714      	adds	r7, #20
 8002ec0:	46bd      	mov	sp, r7
 8002ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec6:	4770      	bx	lr

08002ec8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002ec8:	b480      	push	{r7}
 8002eca:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002ecc:	b672      	cpsid	i
}
 8002ece:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002ed0:	bf00      	nop
 8002ed2:	e7fd      	b.n	8002ed0 <Error_Handler+0x8>

08002ed4 <no_os_malloc>:
 * @brief Allocate memory and return a pointer to it.
 * @param size - Size of the memory block, in bytes.
 * @return Pointer to the allocated memory, or NULL if the request fails.
 */
__attribute__((weak)) void *no_os_malloc(size_t size)
{
 8002ed4:	b580      	push	{r7, lr}
 8002ed6:	b082      	sub	sp, #8
 8002ed8:	af00      	add	r7, sp, #0
 8002eda:	6078      	str	r0, [r7, #4]
	return malloc(size);
 8002edc:	6878      	ldr	r0, [r7, #4]
 8002ede:	f005 fd0f 	bl	8008900 <malloc>
 8002ee2:	4603      	mov	r3, r0
}
 8002ee4:	4618      	mov	r0, r3
 8002ee6:	3708      	adds	r7, #8
 8002ee8:	46bd      	mov	sp, r7
 8002eea:	bd80      	pop	{r7, pc}

08002eec <no_os_calloc>:
 * @param nitems - Number of elements to be allocated.
 * @param size - Size of elements.
 * @return Pointer to the allocated memory, or NULL if the request fails.
 */
__attribute__((weak)) void *no_os_calloc(size_t nitems, size_t size)
{
 8002eec:	b580      	push	{r7, lr}
 8002eee:	b082      	sub	sp, #8
 8002ef0:	af00      	add	r7, sp, #0
 8002ef2:	6078      	str	r0, [r7, #4]
 8002ef4:	6039      	str	r1, [r7, #0]
	return calloc(nitems, size);
 8002ef6:	6839      	ldr	r1, [r7, #0]
 8002ef8:	6878      	ldr	r0, [r7, #4]
 8002efa:	f005 fce5 	bl	80088c8 <calloc>
 8002efe:	4603      	mov	r3, r0
}
 8002f00:	4618      	mov	r0, r3
 8002f02:	3708      	adds	r7, #8
 8002f04:	46bd      	mov	sp, r7
 8002f06:	bd80      	pop	{r7, pc}

08002f08 <no_os_free>:
 * @param ptr - Pointer to a memory block previously allocated by a call
 * 		  to no_os_calloc or no_os_malloc.
 * @return None.
 */
__attribute__((weak)) void no_os_free(void *ptr)
{
 8002f08:	b580      	push	{r7, lr}
 8002f0a:	b082      	sub	sp, #8
 8002f0c:	af00      	add	r7, sp, #0
 8002f0e:	6078      	str	r0, [r7, #4]
	free(ptr);
 8002f10:	6878      	ldr	r0, [r7, #4]
 8002f12:	f005 fcfd 	bl	8008910 <free>
}
 8002f16:	bf00      	nop
 8002f18:	3708      	adds	r7, #8
 8002f1a:	46bd      	mov	sp, r7
 8002f1c:	bd80      	pop	{r7, pc}

08002f1e <no_os_crc16_populate_msb>:
 *                         ^
 *
 * @return None.
*******************************************************************************/
void no_os_crc16_populate_msb(uint16_t * table, const uint16_t polynomial)
{
 8002f1e:	b480      	push	{r7}
 8002f20:	b085      	sub	sp, #20
 8002f22:	af00      	add	r7, sp, #0
 8002f24:	6078      	str	r0, [r7, #4]
 8002f26:	460b      	mov	r3, r1
 8002f28:	807b      	strh	r3, [r7, #2]
	if (!table)
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d02f      	beq.n	8002f90 <no_os_crc16_populate_msb+0x72>
		return;

	for (int16_t n = 0; n < NO_OS_CRC16_TABLE_SIZE; n++) {
 8002f30:	2300      	movs	r3, #0
 8002f32:	81fb      	strh	r3, [r7, #14]
 8002f34:	e027      	b.n	8002f86 <no_os_crc16_populate_msb+0x68>
		uint16_t currByte = (uint16_t)(n << 8);
 8002f36:	89fb      	ldrh	r3, [r7, #14]
 8002f38:	021b      	lsls	r3, r3, #8
 8002f3a:	81bb      	strh	r3, [r7, #12]
		for (uint8_t bit = 0; bit < 8; bit++) {
 8002f3c:	2300      	movs	r3, #0
 8002f3e:	72fb      	strb	r3, [r7, #11]
 8002f40:	e011      	b.n	8002f66 <no_os_crc16_populate_msb+0x48>
			if ((currByte & 0x8000) != 0) {
 8002f42:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	da07      	bge.n	8002f5a <no_os_crc16_populate_msb+0x3c>
				currByte <<= 1;
 8002f4a:	89bb      	ldrh	r3, [r7, #12]
 8002f4c:	005b      	lsls	r3, r3, #1
 8002f4e:	81bb      	strh	r3, [r7, #12]
				currByte ^= polynomial;
 8002f50:	89ba      	ldrh	r2, [r7, #12]
 8002f52:	887b      	ldrh	r3, [r7, #2]
 8002f54:	4053      	eors	r3, r2
 8002f56:	81bb      	strh	r3, [r7, #12]
 8002f58:	e002      	b.n	8002f60 <no_os_crc16_populate_msb+0x42>
			} else {
				currByte <<= 1;
 8002f5a:	89bb      	ldrh	r3, [r7, #12]
 8002f5c:	005b      	lsls	r3, r3, #1
 8002f5e:	81bb      	strh	r3, [r7, #12]
		for (uint8_t bit = 0; bit < 8; bit++) {
 8002f60:	7afb      	ldrb	r3, [r7, #11]
 8002f62:	3301      	adds	r3, #1
 8002f64:	72fb      	strb	r3, [r7, #11]
 8002f66:	7afb      	ldrb	r3, [r7, #11]
 8002f68:	2b07      	cmp	r3, #7
 8002f6a:	d9ea      	bls.n	8002f42 <no_os_crc16_populate_msb+0x24>
			}
		}
		table[n] = currByte;
 8002f6c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002f70:	005b      	lsls	r3, r3, #1
 8002f72:	687a      	ldr	r2, [r7, #4]
 8002f74:	4413      	add	r3, r2
 8002f76:	89ba      	ldrh	r2, [r7, #12]
 8002f78:	801a      	strh	r2, [r3, #0]
	for (int16_t n = 0; n < NO_OS_CRC16_TABLE_SIZE; n++) {
 8002f7a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002f7e:	b29b      	uxth	r3, r3
 8002f80:	3301      	adds	r3, #1
 8002f82:	b29b      	uxth	r3, r3
 8002f84:	81fb      	strh	r3, [r7, #14]
 8002f86:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002f8a:	2bff      	cmp	r3, #255	@ 0xff
 8002f8c:	ddd3      	ble.n	8002f36 <no_os_crc16_populate_msb+0x18>
 8002f8e:	e000      	b.n	8002f92 <no_os_crc16_populate_msb+0x74>
		return;
 8002f90:	bf00      	nop
	}
}
 8002f92:	3714      	adds	r7, #20
 8002f94:	46bd      	mov	sp, r7
 8002f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f9a:	4770      	bx	lr

08002f9c <no_os_crc16>:
 * @return crc      - Computed CRC-16 value.
*******************************************************************************/
uint16_t no_os_crc16(const uint16_t * table, const uint8_t *pdata,
		     size_t nbytes,
		     uint16_t crc)
{
 8002f9c:	b480      	push	{r7}
 8002f9e:	b087      	sub	sp, #28
 8002fa0:	af00      	add	r7, sp, #0
 8002fa2:	60f8      	str	r0, [r7, #12]
 8002fa4:	60b9      	str	r1, [r7, #8]
 8002fa6:	607a      	str	r2, [r7, #4]
 8002fa8:	807b      	strh	r3, [r7, #2]
	unsigned int idx;

	while (nbytes--) {
 8002faa:	e017      	b.n	8002fdc <no_os_crc16+0x40>
		idx = ((crc >> 8) ^ *pdata) & 0xff;
 8002fac:	887b      	ldrh	r3, [r7, #2]
 8002fae:	0a1b      	lsrs	r3, r3, #8
 8002fb0:	b29b      	uxth	r3, r3
 8002fb2:	461a      	mov	r2, r3
 8002fb4:	68bb      	ldr	r3, [r7, #8]
 8002fb6:	781b      	ldrb	r3, [r3, #0]
 8002fb8:	4053      	eors	r3, r2
 8002fba:	b2db      	uxtb	r3, r3
 8002fbc:	617b      	str	r3, [r7, #20]
		crc = (table[idx] ^ (crc << 8)) & 0xffff;
 8002fbe:	697b      	ldr	r3, [r7, #20]
 8002fc0:	005b      	lsls	r3, r3, #1
 8002fc2:	68fa      	ldr	r2, [r7, #12]
 8002fc4:	4413      	add	r3, r2
 8002fc6:	881b      	ldrh	r3, [r3, #0]
 8002fc8:	b21a      	sxth	r2, r3
 8002fca:	887b      	ldrh	r3, [r7, #2]
 8002fcc:	021b      	lsls	r3, r3, #8
 8002fce:	b21b      	sxth	r3, r3
 8002fd0:	4053      	eors	r3, r2
 8002fd2:	b21b      	sxth	r3, r3
 8002fd4:	807b      	strh	r3, [r7, #2]
		pdata++;
 8002fd6:	68bb      	ldr	r3, [r7, #8]
 8002fd8:	3301      	adds	r3, #1
 8002fda:	60bb      	str	r3, [r7, #8]
	while (nbytes--) {
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	1e5a      	subs	r2, r3, #1
 8002fe0:	607a      	str	r2, [r7, #4]
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d1e2      	bne.n	8002fac <no_os_crc16+0x10>
	}

	return crc;
 8002fe6:	887b      	ldrh	r3, [r7, #2]
}
 8002fe8:	4618      	mov	r0, r3
 8002fea:	371c      	adds	r7, #28
 8002fec:	46bd      	mov	sp, r7
 8002fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff2:	4770      	bx	lr

08002ff4 <no_os_crc8_populate_msb>:
 * 	msb first: poly = (1)00000111 = 0x07
 *
 * @return None.
*******************************************************************************/
void no_os_crc8_populate_msb(uint8_t * table, const uint8_t polynomial)
{
 8002ff4:	b480      	push	{r7}
 8002ff6:	b085      	sub	sp, #20
 8002ff8:	af00      	add	r7, sp, #0
 8002ffa:	6078      	str	r0, [r7, #4]
 8002ffc:	460b      	mov	r3, r1
 8002ffe:	70fb      	strb	r3, [r7, #3]
	if (!table)
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	2b00      	cmp	r3, #0
 8003004:	d02d      	beq.n	8003062 <no_os_crc8_populate_msb+0x6e>
		return;

	for (int16_t n = 0; n < NO_OS_CRC8_TABLE_SIZE; n++) {
 8003006:	2300      	movs	r3, #0
 8003008:	81fb      	strh	r3, [r7, #14]
 800300a:	e025      	b.n	8003058 <no_os_crc8_populate_msb+0x64>
		uint8_t currByte = (uint8_t)n;
 800300c:	89fb      	ldrh	r3, [r7, #14]
 800300e:	737b      	strb	r3, [r7, #13]
		for (uint8_t bit = 0; bit < 8; bit++) {
 8003010:	2300      	movs	r3, #0
 8003012:	733b      	strb	r3, [r7, #12]
 8003014:	e011      	b.n	800303a <no_os_crc8_populate_msb+0x46>
			if ((currByte & 0x80) != 0) {
 8003016:	f997 300d 	ldrsb.w	r3, [r7, #13]
 800301a:	2b00      	cmp	r3, #0
 800301c:	da07      	bge.n	800302e <no_os_crc8_populate_msb+0x3a>
				currByte <<= 1;
 800301e:	7b7b      	ldrb	r3, [r7, #13]
 8003020:	005b      	lsls	r3, r3, #1
 8003022:	737b      	strb	r3, [r7, #13]
				currByte ^= polynomial;
 8003024:	7b7a      	ldrb	r2, [r7, #13]
 8003026:	78fb      	ldrb	r3, [r7, #3]
 8003028:	4053      	eors	r3, r2
 800302a:	737b      	strb	r3, [r7, #13]
 800302c:	e002      	b.n	8003034 <no_os_crc8_populate_msb+0x40>
			} else {
				currByte <<= 1;
 800302e:	7b7b      	ldrb	r3, [r7, #13]
 8003030:	005b      	lsls	r3, r3, #1
 8003032:	737b      	strb	r3, [r7, #13]
		for (uint8_t bit = 0; bit < 8; bit++) {
 8003034:	7b3b      	ldrb	r3, [r7, #12]
 8003036:	3301      	adds	r3, #1
 8003038:	733b      	strb	r3, [r7, #12]
 800303a:	7b3b      	ldrb	r3, [r7, #12]
 800303c:	2b07      	cmp	r3, #7
 800303e:	d9ea      	bls.n	8003016 <no_os_crc8_populate_msb+0x22>
			}
		}
		table[n] = currByte;
 8003040:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003044:	687a      	ldr	r2, [r7, #4]
 8003046:	4413      	add	r3, r2
 8003048:	7b7a      	ldrb	r2, [r7, #13]
 800304a:	701a      	strb	r2, [r3, #0]
	for (int16_t n = 0; n < NO_OS_CRC8_TABLE_SIZE; n++) {
 800304c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003050:	b29b      	uxth	r3, r3
 8003052:	3301      	adds	r3, #1
 8003054:	b29b      	uxth	r3, r3
 8003056:	81fb      	strh	r3, [r7, #14]
 8003058:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800305c:	2bff      	cmp	r3, #255	@ 0xff
 800305e:	ddd5      	ble.n	800300c <no_os_crc8_populate_msb+0x18>
 8003060:	e000      	b.n	8003064 <no_os_crc8_populate_msb+0x70>
		return;
 8003062:	bf00      	nop
	}
}
 8003064:	3714      	adds	r7, #20
 8003066:	46bd      	mov	sp, r7
 8003068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800306c:	4770      	bx	lr

0800306e <no_os_crc8>:
 *
 * @return crc      - Computed CRC-8 value.
*******************************************************************************/
uint8_t no_os_crc8(const uint8_t * table, const uint8_t *pdata, size_t nbytes,
		   uint8_t crc)
{
 800306e:	b480      	push	{r7}
 8003070:	b087      	sub	sp, #28
 8003072:	af00      	add	r7, sp, #0
 8003074:	60f8      	str	r0, [r7, #12]
 8003076:	60b9      	str	r1, [r7, #8]
 8003078:	607a      	str	r2, [r7, #4]
 800307a:	70fb      	strb	r3, [r7, #3]
	unsigned int idx;

	while (nbytes--) {
 800307c:	e00d      	b.n	800309a <no_os_crc8+0x2c>
		idx = (crc ^ *pdata);
 800307e:	68bb      	ldr	r3, [r7, #8]
 8003080:	781a      	ldrb	r2, [r3, #0]
 8003082:	78fb      	ldrb	r3, [r7, #3]
 8003084:	4053      	eors	r3, r2
 8003086:	b2db      	uxtb	r3, r3
 8003088:	617b      	str	r3, [r7, #20]
		crc = (table[idx]) & 0xff;
 800308a:	68fa      	ldr	r2, [r7, #12]
 800308c:	697b      	ldr	r3, [r7, #20]
 800308e:	4413      	add	r3, r2
 8003090:	781b      	ldrb	r3, [r3, #0]
 8003092:	70fb      	strb	r3, [r7, #3]
		pdata++;
 8003094:	68bb      	ldr	r3, [r7, #8]
 8003096:	3301      	adds	r3, #1
 8003098:	60bb      	str	r3, [r7, #8]
	while (nbytes--) {
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	1e5a      	subs	r2, r3, #1
 800309e:	607a      	str	r2, [r7, #4]
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d1ec      	bne.n	800307e <no_os_crc8+0x10>
	}

	return crc;
 80030a4:	78fb      	ldrb	r3, [r7, #3]
}
 80030a6:	4618      	mov	r0, r3
 80030a8:	371c      	adds	r7, #28
 80030aa:	46bd      	mov	sp, r7
 80030ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b0:	4770      	bx	lr

080030b2 <default_sg_callback>:
 * @brief Default handler for cycling though the channel's list of transfers
 * @param context - structure which stores the state of the current channel
 * 		    and DMA controller state.
 */
static void default_sg_callback(void *context)
{
 80030b2:	b580      	push	{r7, lr}
 80030b4:	b088      	sub	sp, #32
 80030b6:	af00      	add	r7, sp, #0
 80030b8:	6078      	str	r0, [r7, #4]
	struct no_os_dma_default_handler_data *data = context;
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	61fb      	str	r3, [r7, #28]
	struct no_os_dma_xfer_desc *old_xfer;
	uint32_t list_size;
	int ret;

	/* Handle the next transfer from the SG list */
	ret = no_os_list_get_first(data->channel->sg_list, (void **)&old_xfer);
 80030be:	69fb      	ldr	r3, [r7, #28]
 80030c0:	685b      	ldr	r3, [r3, #4]
 80030c2:	689b      	ldr	r3, [r3, #8]
 80030c4:	f107 0210 	add.w	r2, r7, #16
 80030c8:	4611      	mov	r1, r2
 80030ca:	4618      	mov	r0, r3
 80030cc:	f000 febf 	bl	8003e4e <no_os_list_get_first>
 80030d0:	61b8      	str	r0, [r7, #24]
	if (ret) {
 80030d2:	69bb      	ldr	r3, [r7, #24]
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d008      	beq.n	80030ea <default_sg_callback+0x38>
		/*
		 * This should only happen if the list descriptor is NULL.
		 * The case in which there is no transfer left in the list should
		 * have been handled in the previous interrupt.
		 */
		no_os_dma_xfer_abort(data->desc, data->channel);
 80030d8:	69fb      	ldr	r3, [r7, #28]
 80030da:	681a      	ldr	r2, [r3, #0]
 80030dc:	69fb      	ldr	r3, [r7, #28]
 80030de:	685b      	ldr	r3, [r3, #4]
 80030e0:	4619      	mov	r1, r3
 80030e2:	4610      	mov	r0, r2
 80030e4:	f000 fa02 	bl	80034ec <no_os_dma_xfer_abort>
		return;
 80030e8:	e03f      	b.n	800316a <default_sg_callback+0xb8>
	}

	no_os_list_read_first(data->channel->sg_list, (void **)&next_xfer);
 80030ea:	69fb      	ldr	r3, [r7, #28]
 80030ec:	685b      	ldr	r3, [r3, #4]
 80030ee:	689b      	ldr	r3, [r3, #8]
 80030f0:	f107 0214 	add.w	r2, r7, #20
 80030f4:	4611      	mov	r1, r2
 80030f6:	4618      	mov	r0, r3
 80030f8:	f000 fe22 	bl	8003d40 <no_os_list_read_first>
	no_os_list_get_size(data->channel->sg_list, &list_size);
 80030fc:	69fb      	ldr	r3, [r7, #28]
 80030fe:	685b      	ldr	r3, [r3, #4]
 8003100:	689b      	ldr	r3, [r3, #8]
 8003102:	f107 020c 	add.w	r2, r7, #12
 8003106:	4611      	mov	r1, r2
 8003108:	4618      	mov	r0, r3
 800310a:	f000 fd1e 	bl	8003b4a <no_os_list_get_size>
	if (old_xfer->xfer_complete_cb)
 800310e:	693b      	ldr	r3, [r7, #16]
 8003110:	691b      	ldr	r3, [r3, #16]
 8003112:	2b00      	cmp	r3, #0
 8003114:	d006      	beq.n	8003124 <default_sg_callback+0x72>
		old_xfer->xfer_complete_cb(old_xfer, next_xfer,
 8003116:	693b      	ldr	r3, [r7, #16]
 8003118:	691b      	ldr	r3, [r3, #16]
 800311a:	6938      	ldr	r0, [r7, #16]
 800311c:	6979      	ldr	r1, [r7, #20]
					   old_xfer->xfer_complete_ctx);
 800311e:	693a      	ldr	r2, [r7, #16]
		old_xfer->xfer_complete_cb(old_xfer, next_xfer,
 8003120:	6952      	ldr	r2, [r2, #20]
 8003122:	4798      	blx	r3

	if (!list_size) {
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	2b00      	cmp	r3, #0
 8003128:	d10e      	bne.n	8003148 <default_sg_callback+0x96>
		no_os_irq_disable(data->desc->irq_ctrl, data->channel->irq_num);
 800312a:	69fb      	ldr	r3, [r7, #28]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	691a      	ldr	r2, [r3, #16]
 8003130:	69fb      	ldr	r3, [r7, #28]
 8003132:	685b      	ldr	r3, [r3, #4]
 8003134:	68db      	ldr	r3, [r3, #12]
 8003136:	4619      	mov	r1, r3
 8003138:	4610      	mov	r0, r2
 800313a:	f000 fb7d 	bl	8003838 <no_os_irq_disable>
		data->channel->free = true;
 800313e:	69fb      	ldr	r3, [r7, #28]
 8003140:	685b      	ldr	r3, [r3, #4]
 8003142:	2201      	movs	r2, #1
 8003144:	711a      	strb	r2, [r3, #4]
		return;
 8003146:	e010      	b.n	800316a <default_sg_callback+0xb8>
	}

	data->desc->platform_ops->dma_config_xfer(data->channel, next_xfer);
 8003148:	69fb      	ldr	r3, [r7, #28]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	68db      	ldr	r3, [r3, #12]
 800314e:	691b      	ldr	r3, [r3, #16]
 8003150:	69fa      	ldr	r2, [r7, #28]
 8003152:	6852      	ldr	r2, [r2, #4]
 8003154:	6979      	ldr	r1, [r7, #20]
 8003156:	4610      	mov	r0, r2
 8003158:	4798      	blx	r3

	no_os_dma_xfer_start(data->desc, data->channel);
 800315a:	69fb      	ldr	r3, [r7, #28]
 800315c:	681a      	ldr	r2, [r3, #0]
 800315e:	69fb      	ldr	r3, [r7, #28]
 8003160:	685b      	ldr	r3, [r3, #4]
 8003162:	4619      	mov	r1, r3
 8003164:	4610      	mov	r0, r2
 8003166:	f000 f985 	bl	8003474 <no_os_dma_xfer_start>
}
 800316a:	3720      	adds	r7, #32
 800316c:	46bd      	mov	sp, r7
 800316e:	bd80      	pop	{r7, pc}

08003170 <no_os_dma_init>:
 * @param param - Initialization parameter for the DMA controller.
 * @return 0 in case of success, negative error code otherwise.
 */
int no_os_dma_init(struct no_os_dma_desc **desc,
		   struct no_os_dma_init_param *param)
{
 8003170:	b580      	push	{r7, lr}
 8003172:	b086      	sub	sp, #24
 8003174:	af00      	add	r7, sp, #0
 8003176:	6078      	str	r0, [r7, #4]
 8003178:	6039      	str	r1, [r7, #0]
	int ret;
	uint32_t i, j;
	void *mutex;

	if (!param || !param->platform_ops)
 800317a:	683b      	ldr	r3, [r7, #0]
 800317c:	2b00      	cmp	r3, #0
 800317e:	d003      	beq.n	8003188 <no_os_dma_init+0x18>
 8003180:	683b      	ldr	r3, [r7, #0]
 8003182:	689b      	ldr	r3, [r3, #8]
 8003184:	2b00      	cmp	r3, #0
 8003186:	d102      	bne.n	800318e <no_os_dma_init+0x1e>
		return -EINVAL;
 8003188:	f06f 0315 	mvn.w	r3, #21
 800318c:	e07f      	b.n	800328e <no_os_dma_init+0x11e>

	if (!param->platform_ops->dma_init)
 800318e:	683b      	ldr	r3, [r7, #0]
 8003190:	689b      	ldr	r3, [r3, #8]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	2b00      	cmp	r3, #0
 8003196:	d102      	bne.n	800319e <no_os_dma_init+0x2e>
		return -ENOSYS;
 8003198:	f06f 0357 	mvn.w	r3, #87	@ 0x57
 800319c:	e077      	b.n	800328e <no_os_dma_init+0x11e>

	no_os_mutex_init(&mutex);
 800319e:	f107 0308 	add.w	r3, r7, #8
 80031a2:	4618      	mov	r0, r3
 80031a4:	f000 ff8c 	bl	80040c0 <no_os_mutex_init>

	no_os_mutex_lock(mutex);
 80031a8:	68bb      	ldr	r3, [r7, #8]
 80031aa:	4618      	mov	r0, r3
 80031ac:	f000 ff92 	bl	80040d4 <no_os_mutex_lock>
	ret = param->platform_ops->dma_init(desc, param);
 80031b0:	683b      	ldr	r3, [r7, #0]
 80031b2:	689b      	ldr	r3, [r3, #8]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	6839      	ldr	r1, [r7, #0]
 80031b8:	6878      	ldr	r0, [r7, #4]
 80031ba:	4798      	blx	r3
 80031bc:	6178      	str	r0, [r7, #20]
	if (ret)
 80031be:	697b      	ldr	r3, [r7, #20]
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d15e      	bne.n	8003282 <no_os_dma_init+0x112>
		goto unlock;

	no_os_mutex_init(&(*desc)->mutex);
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	331c      	adds	r3, #28
 80031ca:	4618      	mov	r0, r3
 80031cc:	f000 ff78 	bl	80040c0 <no_os_mutex_init>

	(*desc)->platform_ops = param->platform_ops;
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	683a      	ldr	r2, [r7, #0]
 80031d6:	6892      	ldr	r2, [r2, #8]
 80031d8:	60da      	str	r2, [r3, #12]

	for (i = 0; i < param->num_ch; i++) {
 80031da:	2300      	movs	r3, #0
 80031dc:	613b      	str	r3, [r7, #16]
 80031de:	e022      	b.n	8003226 <no_os_dma_init+0xb6>
		ret = no_os_list_init(&(*desc)->channels[i].sg_list, NO_OS_LIST_QUEUE, NULL);
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	6899      	ldr	r1, [r3, #8]
 80031e6:	693a      	ldr	r2, [r7, #16]
 80031e8:	4613      	mov	r3, r2
 80031ea:	009b      	lsls	r3, r3, #2
 80031ec:	4413      	add	r3, r2
 80031ee:	00db      	lsls	r3, r3, #3
 80031f0:	440b      	add	r3, r1
 80031f2:	3308      	adds	r3, #8
 80031f4:	2200      	movs	r2, #0
 80031f6:	2101      	movs	r1, #1
 80031f8:	4618      	mov	r0, r3
 80031fa:	f000 fc37 	bl	8003a6c <no_os_list_init>
 80031fe:	6178      	str	r0, [r7, #20]
		if (ret)
 8003200:	697b      	ldr	r3, [r7, #20]
 8003202:	2b00      	cmp	r3, #0
 8003204:	d11f      	bne.n	8003246 <no_os_dma_init+0xd6>
			goto list_err;

		no_os_mutex_init(&(*desc)->channels[i].mutex);
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	6899      	ldr	r1, [r3, #8]
 800320c:	693a      	ldr	r2, [r7, #16]
 800320e:	4613      	mov	r3, r2
 8003210:	009b      	lsls	r3, r3, #2
 8003212:	4413      	add	r3, r2
 8003214:	00db      	lsls	r3, r3, #3
 8003216:	440b      	add	r3, r1
 8003218:	3320      	adds	r3, #32
 800321a:	4618      	mov	r0, r3
 800321c:	f000 ff50 	bl	80040c0 <no_os_mutex_init>
	for (i = 0; i < param->num_ch; i++) {
 8003220:	693b      	ldr	r3, [r7, #16]
 8003222:	3301      	adds	r3, #1
 8003224:	613b      	str	r3, [r7, #16]
 8003226:	683b      	ldr	r3, [r7, #0]
 8003228:	685b      	ldr	r3, [r3, #4]
 800322a:	693a      	ldr	r2, [r7, #16]
 800322c:	429a      	cmp	r2, r3
 800322e:	d3d7      	bcc.n	80031e0 <no_os_dma_init+0x70>
	}

	(*desc)->ref++;
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	699a      	ldr	r2, [r3, #24]
 8003236:	3201      	adds	r2, #1
 8003238:	619a      	str	r2, [r3, #24]
	no_os_mutex_unlock(mutex);
 800323a:	68bb      	ldr	r3, [r7, #8]
 800323c:	4618      	mov	r0, r3
 800323e:	f000 ff53 	bl	80040e8 <no_os_mutex_unlock>

	return 0;
 8003242:	2300      	movs	r3, #0
 8003244:	e023      	b.n	800328e <no_os_dma_init+0x11e>
			goto list_err;
 8003246:	bf00      	nop

list_err:
	for (j = 0; j < i; j++)
 8003248:	2300      	movs	r3, #0
 800324a:	60fb      	str	r3, [r7, #12]
 800324c:	e00f      	b.n	800326e <no_os_dma_init+0xfe>
		no_os_list_remove((*desc)->channels[i].sg_list);
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	6899      	ldr	r1, [r3, #8]
 8003254:	693a      	ldr	r2, [r7, #16]
 8003256:	4613      	mov	r3, r2
 8003258:	009b      	lsls	r3, r3, #2
 800325a:	4413      	add	r3, r2
 800325c:	00db      	lsls	r3, r3, #3
 800325e:	440b      	add	r3, r1
 8003260:	689b      	ldr	r3, [r3, #8]
 8003262:	4618      	mov	r0, r3
 8003264:	f000 fc46 	bl	8003af4 <no_os_list_remove>
	for (j = 0; j < i; j++)
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	3301      	adds	r3, #1
 800326c:	60fb      	str	r3, [r7, #12]
 800326e:	68fa      	ldr	r2, [r7, #12]
 8003270:	693b      	ldr	r3, [r7, #16]
 8003272:	429a      	cmp	r2, r3
 8003274:	d3eb      	bcc.n	800324e <no_os_dma_init+0xde>

	no_os_dma_remove(*desc);
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	4618      	mov	r0, r3
 800327c:	f000 f80b 	bl	8003296 <no_os_dma_remove>
 8003280:	e000      	b.n	8003284 <no_os_dma_init+0x114>
		goto unlock;
 8003282:	bf00      	nop
unlock:
	no_os_mutex_unlock(mutex);
 8003284:	68bb      	ldr	r3, [r7, #8]
 8003286:	4618      	mov	r0, r3
 8003288:	f000 ff2e 	bl	80040e8 <no_os_mutex_unlock>

	return ret;
 800328c:	697b      	ldr	r3, [r7, #20]
}
 800328e:	4618      	mov	r0, r3
 8003290:	3718      	adds	r7, #24
 8003292:	46bd      	mov	sp, r7
 8003294:	bd80      	pop	{r7, pc}

08003296 <no_os_dma_remove>:
 * @brief Remove resources allocated for the DMA controller.
 * @param desc - Structure containing the state of the DMA controller
 * @return 0 in case of success, negative error code otherwise.
 */
int no_os_dma_remove(struct no_os_dma_desc *desc)
{
 8003296:	b580      	push	{r7, lr}
 8003298:	b084      	sub	sp, #16
 800329a:	af00      	add	r7, sp, #0
 800329c:	6078      	str	r0, [r7, #4]
	uint32_t i;
	int ret;

	if (!desc)
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d102      	bne.n	80032aa <no_os_dma_remove+0x14>
		return -EINVAL;
 80032a4:	f06f 0315 	mvn.w	r3, #21
 80032a8:	e03e      	b.n	8003328 <no_os_dma_remove+0x92>

	if (!desc->ref)
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	699b      	ldr	r3, [r3, #24]
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d101      	bne.n	80032b6 <no_os_dma_remove+0x20>
		return 0;
 80032b2:	2300      	movs	r3, #0
 80032b4:	e038      	b.n	8003328 <no_os_dma_remove+0x92>

	for (i = 0; i < desc->num_ch; i++) {
 80032b6:	2300      	movs	r3, #0
 80032b8:	60fb      	str	r3, [r7, #12]
 80032ba:	e01a      	b.n	80032f2 <no_os_dma_remove+0x5c>
		ret = no_os_list_remove(desc->channels->sg_list);
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	689b      	ldr	r3, [r3, #8]
 80032c0:	689b      	ldr	r3, [r3, #8]
 80032c2:	4618      	mov	r0, r3
 80032c4:	f000 fc16 	bl	8003af4 <no_os_list_remove>
 80032c8:	60b8      	str	r0, [r7, #8]
		if (ret)
 80032ca:	68bb      	ldr	r3, [r7, #8]
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d001      	beq.n	80032d4 <no_os_dma_remove+0x3e>
			return ret;
 80032d0:	68bb      	ldr	r3, [r7, #8]
 80032d2:	e029      	b.n	8003328 <no_os_dma_remove+0x92>

		no_os_mutex_remove(desc->channels[i].mutex);
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	6899      	ldr	r1, [r3, #8]
 80032d8:	68fa      	ldr	r2, [r7, #12]
 80032da:	4613      	mov	r3, r2
 80032dc:	009b      	lsls	r3, r3, #2
 80032de:	4413      	add	r3, r2
 80032e0:	00db      	lsls	r3, r3, #3
 80032e2:	440b      	add	r3, r1
 80032e4:	6a1b      	ldr	r3, [r3, #32]
 80032e6:	4618      	mov	r0, r3
 80032e8:	f000 ff08 	bl	80040fc <no_os_mutex_remove>
	for (i = 0; i < desc->num_ch; i++) {
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	3301      	adds	r3, #1
 80032f0:	60fb      	str	r3, [r7, #12]
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	685b      	ldr	r3, [r3, #4]
 80032f6:	68fa      	ldr	r2, [r7, #12]
 80032f8:	429a      	cmp	r2, r3
 80032fa:	d3df      	bcc.n	80032bc <no_os_dma_remove+0x26>
	}

	no_os_mutex_remove(desc->mutex);
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	69db      	ldr	r3, [r3, #28]
 8003300:	4618      	mov	r0, r3
 8003302:	f000 fefb 	bl	80040fc <no_os_mutex_remove>

	ret = desc->platform_ops->dma_remove(desc);
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	68db      	ldr	r3, [r3, #12]
 800330a:	685b      	ldr	r3, [r3, #4]
 800330c:	6878      	ldr	r0, [r7, #4]
 800330e:	4798      	blx	r3
 8003310:	60b8      	str	r0, [r7, #8]
	if (ret)
 8003312:	68bb      	ldr	r3, [r7, #8]
 8003314:	2b00      	cmp	r3, #0
 8003316:	d001      	beq.n	800331c <no_os_dma_remove+0x86>
		return ret;
 8003318:	68bb      	ldr	r3, [r7, #8]
 800331a:	e005      	b.n	8003328 <no_os_dma_remove+0x92>

	desc->ref--;
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	699b      	ldr	r3, [r3, #24]
 8003320:	1e5a      	subs	r2, r3, #1
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	619a      	str	r2, [r3, #24]

	return 0;
 8003326:	2300      	movs	r3, #0
}
 8003328:	4618      	mov	r0, r3
 800332a:	3710      	adds	r7, #16
 800332c:	46bd      	mov	sp, r7
 800332e:	bd80      	pop	{r7, pc}

08003330 <no_os_dma_config_xfer>:
 * @return 0 in case of success, negative error code otherwise.
 */
int no_os_dma_config_xfer(struct no_os_dma_desc *desc,
			  struct no_os_dma_xfer_desc *xfer,
			  uint32_t len, struct no_os_dma_ch *ch)
{
 8003330:	b580      	push	{r7, lr}
 8003332:	b08a      	sub	sp, #40	@ 0x28
 8003334:	af00      	add	r7, sp, #0
 8003336:	60f8      	str	r0, [r7, #12]
 8003338:	60b9      	str	r1, [r7, #8]
 800333a:	607a      	str	r2, [r7, #4]
 800333c:	603b      	str	r3, [r7, #0]
	uint32_t i;
	int ret;

	struct no_os_callback_desc sg_callback = {
 800333e:	f107 0310 	add.w	r3, r7, #16
 8003342:	2200      	movs	r2, #0
 8003344:	601a      	str	r2, [r3, #0]
 8003346:	605a      	str	r2, [r3, #4]
 8003348:	609a      	str	r2, [r3, #8]
 800334a:	60da      	str	r2, [r3, #12]
 800334c:	4b48      	ldr	r3, [pc, #288]	@ (8003470 <no_os_dma_config_xfer+0x140>)
 800334e:	613b      	str	r3, [r7, #16]
		.callback = default_sg_callback,
	};

	if (!desc || !xfer || !len || !ch)
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	2b00      	cmp	r3, #0
 8003354:	d008      	beq.n	8003368 <no_os_dma_config_xfer+0x38>
 8003356:	68bb      	ldr	r3, [r7, #8]
 8003358:	2b00      	cmp	r3, #0
 800335a:	d005      	beq.n	8003368 <no_os_dma_config_xfer+0x38>
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	2b00      	cmp	r3, #0
 8003360:	d002      	beq.n	8003368 <no_os_dma_config_xfer+0x38>
 8003362:	683b      	ldr	r3, [r7, #0]
 8003364:	2b00      	cmp	r3, #0
 8003366:	d102      	bne.n	800336e <no_os_dma_config_xfer+0x3e>
		return -EINVAL;
 8003368:	f06f 0315 	mvn.w	r3, #21
 800336c:	e07b      	b.n	8003466 <no_os_dma_config_xfer+0x136>

	no_os_mutex_lock(ch->mutex);
 800336e:	683b      	ldr	r3, [r7, #0]
 8003370:	6a1b      	ldr	r3, [r3, #32]
 8003372:	4618      	mov	r0, r3
 8003374:	f000 feae 	bl	80040d4 <no_os_mutex_lock>

	sg_callback.peripheral = xfer[0].periph;
 8003378:	68bb      	ldr	r3, [r7, #8]
 800337a:	7f1b      	ldrb	r3, [r3, #28]
 800337c:	767b      	strb	r3, [r7, #25]

	switch (xfer[0].xfer_type) {
 800337e:	68bb      	ldr	r3, [r7, #8]
 8003380:	7b1b      	ldrb	r3, [r3, #12]
 8003382:	2b01      	cmp	r3, #1
 8003384:	dc02      	bgt.n	800338c <no_os_dma_config_xfer+0x5c>
 8003386:	2b00      	cmp	r3, #0
 8003388:	da03      	bge.n	8003392 <no_os_dma_config_xfer+0x62>
 800338a:	e008      	b.n	800339e <no_os_dma_config_xfer+0x6e>
 800338c:	2b02      	cmp	r3, #2
 800338e:	d003      	beq.n	8003398 <no_os_dma_config_xfer+0x68>
 8003390:	e005      	b.n	800339e <no_os_dma_config_xfer+0x6e>
	case MEM_TO_DEV:
	case MEM_TO_MEM:
		sg_callback.event = NO_OS_EVT_DMA_TX_COMPLETE;
 8003392:	230a      	movs	r3, #10
 8003394:	763b      	strb	r3, [r7, #24]
		break;
 8003396:	e006      	b.n	80033a6 <no_os_dma_config_xfer+0x76>
	case DEV_TO_MEM:
		sg_callback.event = NO_OS_EVT_DMA_RX_COMPLETE;
 8003398:	2308      	movs	r3, #8
 800339a:	763b      	strb	r3, [r7, #24]
		break;
 800339c:	e003      	b.n	80033a6 <no_os_dma_config_xfer+0x76>
	default:
		ret = -EINVAL;
 800339e:	f06f 0315 	mvn.w	r3, #21
 80033a2:	623b      	str	r3, [r7, #32]
		goto unlock;
 80033a4:	e059      	b.n	800345a <no_os_dma_config_xfer+0x12a>

	/*
	 * Add the transfers to the channel's SG list. It's safe to do so, since
	 * there are no ongoing transfers on this channel.
	 */
	for (i = 0; i < len; i++)
 80033a6:	2300      	movs	r3, #0
 80033a8:	627b      	str	r3, [r7, #36]	@ 0x24
 80033aa:	e00f      	b.n	80033cc <no_os_dma_config_xfer+0x9c>
		no_os_list_add_last(ch->sg_list, &xfer[i]);
 80033ac:	683b      	ldr	r3, [r7, #0]
 80033ae:	6898      	ldr	r0, [r3, #8]
 80033b0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80033b2:	4613      	mov	r3, r2
 80033b4:	00db      	lsls	r3, r3, #3
 80033b6:	4413      	add	r3, r2
 80033b8:	009b      	lsls	r3, r3, #2
 80033ba:	461a      	mov	r2, r3
 80033bc:	68bb      	ldr	r3, [r7, #8]
 80033be:	4413      	add	r3, r2
 80033c0:	4619      	mov	r1, r3
 80033c2:	f000 fc13 	bl	8003bec <no_os_list_add_last>
	for (i = 0; i < len; i++)
 80033c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033c8:	3301      	adds	r3, #1
 80033ca:	627b      	str	r3, [r7, #36]	@ 0x24
 80033cc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	429a      	cmp	r2, r3
 80033d2:	d3eb      	bcc.n	80033ac <no_os_dma_config_xfer+0x7c>

	if (desc->irq_ctrl) {
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	691b      	ldr	r3, [r3, #16]
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d035      	beq.n	8003448 <no_os_dma_config_xfer+0x118>
		ch->irq_ctx.desc = desc;
 80033dc:	683b      	ldr	r3, [r7, #0]
 80033de:	68fa      	ldr	r2, [r7, #12]
 80033e0:	611a      	str	r2, [r3, #16]
		ch->irq_ctx.channel = ch;
 80033e2:	683b      	ldr	r3, [r7, #0]
 80033e4:	683a      	ldr	r2, [r7, #0]
 80033e6:	615a      	str	r2, [r3, #20]
		sg_callback.ctx = &ch->irq_ctx;
 80033e8:	683b      	ldr	r3, [r7, #0]
 80033ea:	3310      	adds	r3, #16
 80033ec:	617b      	str	r3, [r7, #20]
		sg_callback.handle = (void *)ch->id;
 80033ee:	683b      	ldr	r3, [r7, #0]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	61fb      	str	r3, [r7, #28]

		ret = desc->platform_ops->dma_config_xfer(ch, xfer);
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	68db      	ldr	r3, [r3, #12]
 80033f8:	691b      	ldr	r3, [r3, #16]
 80033fa:	68b9      	ldr	r1, [r7, #8]
 80033fc:	6838      	ldr	r0, [r7, #0]
 80033fe:	4798      	blx	r3
 8003400:	6238      	str	r0, [r7, #32]
		if (ret)
 8003402:	6a3b      	ldr	r3, [r7, #32]
 8003404:	2b00      	cmp	r3, #0
 8003406:	d121      	bne.n	800344c <no_os_dma_config_xfer+0x11c>
			goto abort_xfer;

		if (desc->sg_handler)
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	6a1b      	ldr	r3, [r3, #32]
 800340c:	2b00      	cmp	r3, #0
 800340e:	d003      	beq.n	8003418 <no_os_dma_config_xfer+0xe8>
			sg_callback.callback = desc->sg_handler;
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	6a1b      	ldr	r3, [r3, #32]
 8003414:	613b      	str	r3, [r7, #16]
 8003416:	e001      	b.n	800341c <no_os_dma_config_xfer+0xec>
		else
			sg_callback.callback = default_sg_callback;
 8003418:	4b15      	ldr	r3, [pc, #84]	@ (8003470 <no_os_dma_config_xfer+0x140>)
 800341a:	613b      	str	r3, [r7, #16]

		ret = no_os_irq_register_callback(desc->irq_ctrl,
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	6918      	ldr	r0, [r3, #16]
 8003420:	683b      	ldr	r3, [r7, #0]
 8003422:	68db      	ldr	r3, [r3, #12]
 8003424:	f107 0210 	add.w	r2, r7, #16
 8003428:	4619      	mov	r1, r3
 800342a:	f000 f9bf 	bl	80037ac <no_os_irq_register_callback>
 800342e:	6238      	str	r0, [r7, #32]
						  ch->irq_num,
						  &sg_callback);
		if (ret)
 8003430:	6a3b      	ldr	r3, [r7, #32]
 8003432:	2b00      	cmp	r3, #0
 8003434:	d10c      	bne.n	8003450 <no_os_dma_config_xfer+0x120>
			goto abort_xfer;

		no_os_irq_set_priority(desc->irq_ctrl, ch->irq_num, xfer[0].irq_priority);
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	6918      	ldr	r0, [r3, #16]
 800343a:	683b      	ldr	r3, [r7, #0]
 800343c:	68d9      	ldr	r1, [r3, #12]
 800343e:	68bb      	ldr	r3, [r7, #8]
 8003440:	699b      	ldr	r3, [r3, #24]
 8003442:	461a      	mov	r2, r3
 8003444:	f000 fa1a 	bl	800387c <no_os_irq_set_priority>
	}

	return 0;
 8003448:	2300      	movs	r3, #0
 800344a:	e00c      	b.n	8003466 <no_os_dma_config_xfer+0x136>
			goto abort_xfer;
 800344c:	bf00      	nop
 800344e:	e000      	b.n	8003452 <no_os_dma_config_xfer+0x122>
			goto abort_xfer;
 8003450:	bf00      	nop

abort_xfer:
	no_os_dma_xfer_abort(desc, ch);
 8003452:	6839      	ldr	r1, [r7, #0]
 8003454:	68f8      	ldr	r0, [r7, #12]
 8003456:	f000 f849 	bl	80034ec <no_os_dma_xfer_abort>
unlock:
	no_os_mutex_unlock(ch->mutex);
 800345a:	683b      	ldr	r3, [r7, #0]
 800345c:	6a1b      	ldr	r3, [r3, #32]
 800345e:	4618      	mov	r0, r3
 8003460:	f000 fe42 	bl	80040e8 <no_os_mutex_unlock>

	return ret;
 8003464:	6a3b      	ldr	r3, [r7, #32]
}
 8003466:	4618      	mov	r0, r3
 8003468:	3728      	adds	r7, #40	@ 0x28
 800346a:	46bd      	mov	sp, r7
 800346c:	bd80      	pop	{r7, pc}
 800346e:	bf00      	nop
 8003470:	080030b3 	.word	0x080030b3

08003474 <no_os_dma_xfer_start>:
 * @param desc - Structure containing the state of the DMA controller
 * @param ch - Index for the channel we want to start the transfer on.
 * @return 0 in case of success, negative error code otherwise.
 */
int no_os_dma_xfer_start(struct no_os_dma_desc *desc, struct no_os_dma_ch *ch)
{
 8003474:	b580      	push	{r7, lr}
 8003476:	b084      	sub	sp, #16
 8003478:	af00      	add	r7, sp, #0
 800347a:	6078      	str	r0, [r7, #4]
 800347c:	6039      	str	r1, [r7, #0]
	int ret;

	if (!desc || !desc->platform_ops || !ch)
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	2b00      	cmp	r3, #0
 8003482:	d006      	beq.n	8003492 <no_os_dma_xfer_start+0x1e>
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	68db      	ldr	r3, [r3, #12]
 8003488:	2b00      	cmp	r3, #0
 800348a:	d002      	beq.n	8003492 <no_os_dma_xfer_start+0x1e>
 800348c:	683b      	ldr	r3, [r7, #0]
 800348e:	2b00      	cmp	r3, #0
 8003490:	d102      	bne.n	8003498 <no_os_dma_xfer_start+0x24>
		return -EINVAL;
 8003492:	f06f 0315 	mvn.w	r3, #21
 8003496:	e025      	b.n	80034e4 <no_os_dma_xfer_start+0x70>

	if (!desc->platform_ops->dma_xfer_start)
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	68db      	ldr	r3, [r3, #12]
 800349c:	695b      	ldr	r3, [r3, #20]
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d102      	bne.n	80034a8 <no_os_dma_xfer_start+0x34>
		return -ENOSYS;
 80034a2:	f06f 0357 	mvn.w	r3, #87	@ 0x57
 80034a6:	e01d      	b.n	80034e4 <no_os_dma_xfer_start+0x70>

	no_os_mutex_lock(ch->mutex);
 80034a8:	683b      	ldr	r3, [r7, #0]
 80034aa:	6a1b      	ldr	r3, [r3, #32]
 80034ac:	4618      	mov	r0, r3
 80034ae:	f000 fe11 	bl	80040d4 <no_os_mutex_lock>

	if (desc->irq_ctrl)
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	691b      	ldr	r3, [r3, #16]
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d007      	beq.n	80034ca <no_os_dma_xfer_start+0x56>
		no_os_irq_enable(desc->irq_ctrl, ch->irq_num);
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	691a      	ldr	r2, [r3, #16]
 80034be:	683b      	ldr	r3, [r7, #0]
 80034c0:	68db      	ldr	r3, [r3, #12]
 80034c2:	4619      	mov	r1, r3
 80034c4:	4610      	mov	r0, r2
 80034c6:	f000 f995 	bl	80037f4 <no_os_irq_enable>

	ret = desc->platform_ops->dma_xfer_start(desc, ch);
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	68db      	ldr	r3, [r3, #12]
 80034ce:	695b      	ldr	r3, [r3, #20]
 80034d0:	6839      	ldr	r1, [r7, #0]
 80034d2:	6878      	ldr	r0, [r7, #4]
 80034d4:	4798      	blx	r3
 80034d6:	60f8      	str	r0, [r7, #12]

	no_os_mutex_unlock(ch->mutex);
 80034d8:	683b      	ldr	r3, [r7, #0]
 80034da:	6a1b      	ldr	r3, [r3, #32]
 80034dc:	4618      	mov	r0, r3
 80034de:	f000 fe03 	bl	80040e8 <no_os_mutex_unlock>

	return ret;
 80034e2:	68fb      	ldr	r3, [r7, #12]
}
 80034e4:	4618      	mov	r0, r3
 80034e6:	3710      	adds	r7, #16
 80034e8:	46bd      	mov	sp, r7
 80034ea:	bd80      	pop	{r7, pc}

080034ec <no_os_dma_xfer_abort>:
 * @param desc - Structure containing the state of the DMA controller
 * @param ch - Index for the channel we want to abort the transfer.
 * @return 0 in case of success, negative error code otherwise.
 */
int no_os_dma_xfer_abort(struct no_os_dma_desc *desc, struct no_os_dma_ch *ch)
{
 80034ec:	b580      	push	{r7, lr}
 80034ee:	b084      	sub	sp, #16
 80034f0:	af00      	add	r7, sp, #0
 80034f2:	6078      	str	r0, [r7, #4]
 80034f4:	6039      	str	r1, [r7, #0]
	void *discard;
	int ret;

	if (!desc || !desc->platform_ops || !ch)
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d006      	beq.n	800350a <no_os_dma_xfer_abort+0x1e>
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	68db      	ldr	r3, [r3, #12]
 8003500:	2b00      	cmp	r3, #0
 8003502:	d002      	beq.n	800350a <no_os_dma_xfer_abort+0x1e>
 8003504:	683b      	ldr	r3, [r7, #0]
 8003506:	2b00      	cmp	r3, #0
 8003508:	d102      	bne.n	8003510 <no_os_dma_xfer_abort+0x24>
		return -EINVAL;
 800350a:	f06f 0315 	mvn.w	r3, #21
 800350e:	e031      	b.n	8003574 <no_os_dma_xfer_abort+0x88>

	if (!desc->platform_ops->dma_xfer_abort)
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	68db      	ldr	r3, [r3, #12]
 8003514:	699b      	ldr	r3, [r3, #24]
 8003516:	2b00      	cmp	r3, #0
 8003518:	d102      	bne.n	8003520 <no_os_dma_xfer_abort+0x34>
		return -ENOSYS;
 800351a:	f06f 0357 	mvn.w	r3, #87	@ 0x57
 800351e:	e029      	b.n	8003574 <no_os_dma_xfer_abort+0x88>

	no_os_mutex_lock(ch->mutex);
 8003520:	683b      	ldr	r3, [r7, #0]
 8003522:	6a1b      	ldr	r3, [r3, #32]
 8003524:	4618      	mov	r0, r3
 8003526:	f000 fdd5 	bl	80040d4 <no_os_mutex_lock>

	if (desc->irq_ctrl)
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	691b      	ldr	r3, [r3, #16]
 800352e:	2b00      	cmp	r3, #0
 8003530:	d007      	beq.n	8003542 <no_os_dma_xfer_abort+0x56>
		no_os_irq_disable(desc->irq_ctrl, ch->irq_num);
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	691a      	ldr	r2, [r3, #16]
 8003536:	683b      	ldr	r3, [r7, #0]
 8003538:	68db      	ldr	r3, [r3, #12]
 800353a:	4619      	mov	r1, r3
 800353c:	4610      	mov	r0, r2
 800353e:	f000 f97b 	bl	8003838 <no_os_irq_disable>

	do {
		ret = no_os_list_get_first(ch->sg_list, &discard);
 8003542:	683b      	ldr	r3, [r7, #0]
 8003544:	689b      	ldr	r3, [r3, #8]
 8003546:	f107 0208 	add.w	r2, r7, #8
 800354a:	4611      	mov	r1, r2
 800354c:	4618      	mov	r0, r3
 800354e:	f000 fc7e 	bl	8003e4e <no_os_list_get_first>
 8003552:	60f8      	str	r0, [r7, #12]
	} while (!ret);
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	2b00      	cmp	r3, #0
 8003558:	d0f3      	beq.n	8003542 <no_os_dma_xfer_abort+0x56>

	ret = desc->platform_ops->dma_xfer_abort(desc, ch);
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	68db      	ldr	r3, [r3, #12]
 800355e:	699b      	ldr	r3, [r3, #24]
 8003560:	6839      	ldr	r1, [r7, #0]
 8003562:	6878      	ldr	r0, [r7, #4]
 8003564:	4798      	blx	r3
 8003566:	60f8      	str	r0, [r7, #12]

	no_os_mutex_unlock(ch->mutex);
 8003568:	683b      	ldr	r3, [r7, #0]
 800356a:	6a1b      	ldr	r3, [r3, #32]
 800356c:	4618      	mov	r0, r3
 800356e:	f000 fdbb 	bl	80040e8 <no_os_mutex_unlock>

	return ret;
 8003572:	68fb      	ldr	r3, [r7, #12]
}
 8003574:	4618      	mov	r0, r3
 8003576:	3710      	adds	r7, #16
 8003578:	46bd      	mov	sp, r7
 800357a:	bd80      	pop	{r7, pc}

0800357c <no_os_gpio_get>:
 * @param param - GPIO Initialization parameters.
 * @return 0 in case of success, -1 otherwise.
 */
int32_t no_os_gpio_get(struct no_os_gpio_desc **desc,
		       const struct no_os_gpio_init_param *param)
{
 800357c:	b580      	push	{r7, lr}
 800357e:	b084      	sub	sp, #16
 8003580:	af00      	add	r7, sp, #0
 8003582:	6078      	str	r0, [r7, #4]
 8003584:	6039      	str	r1, [r7, #0]
	int32_t ret;

	if (!param || !param->platform_ops)
 8003586:	683b      	ldr	r3, [r7, #0]
 8003588:	2b00      	cmp	r3, #0
 800358a:	d003      	beq.n	8003594 <no_os_gpio_get+0x18>
 800358c:	683b      	ldr	r3, [r7, #0]
 800358e:	68db      	ldr	r3, [r3, #12]
 8003590:	2b00      	cmp	r3, #0
 8003592:	d102      	bne.n	800359a <no_os_gpio_get+0x1e>
		return -EINVAL;
 8003594:	f06f 0315 	mvn.w	r3, #21
 8003598:	e019      	b.n	80035ce <no_os_gpio_get+0x52>

	if (!param->platform_ops->gpio_ops_get)
 800359a:	683b      	ldr	r3, [r7, #0]
 800359c:	68db      	ldr	r3, [r3, #12]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d102      	bne.n	80035aa <no_os_gpio_get+0x2e>
		return -ENOSYS;
 80035a4:	f06f 0357 	mvn.w	r3, #87	@ 0x57
 80035a8:	e011      	b.n	80035ce <no_os_gpio_get+0x52>

	ret = param->platform_ops->gpio_ops_get(desc, param);
 80035aa:	683b      	ldr	r3, [r7, #0]
 80035ac:	68db      	ldr	r3, [r3, #12]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	6839      	ldr	r1, [r7, #0]
 80035b2:	6878      	ldr	r0, [r7, #4]
 80035b4:	4798      	blx	r3
 80035b6:	60f8      	str	r0, [r7, #12]
	if (ret)
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d001      	beq.n	80035c2 <no_os_gpio_get+0x46>
		return ret;
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	e005      	b.n	80035ce <no_os_gpio_get+0x52>

	(*desc)->platform_ops = param->platform_ops;
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	683a      	ldr	r2, [r7, #0]
 80035c8:	68d2      	ldr	r2, [r2, #12]
 80035ca:	60da      	str	r2, [r3, #12]

	return 0;
 80035cc:	2300      	movs	r3, #0
}
 80035ce:	4618      	mov	r0, r3
 80035d0:	3710      	adds	r7, #16
 80035d2:	46bd      	mov	sp, r7
 80035d4:	bd80      	pop	{r7, pc}

080035d6 <no_os_gpio_get_optional>:
 * @param param - GPIO Initialization parameters.
 * @return 0 in case of success, -1 otherwise.
 */
int32_t no_os_gpio_get_optional(struct no_os_gpio_desc **desc,
				const struct no_os_gpio_init_param *param)
{
 80035d6:	b580      	push	{r7, lr}
 80035d8:	b084      	sub	sp, #16
 80035da:	af00      	add	r7, sp, #0
 80035dc:	6078      	str	r0, [r7, #4]
 80035de:	6039      	str	r1, [r7, #0]
	int32_t ret;

	if (!param || (param->number == -1)) {
 80035e0:	683b      	ldr	r3, [r7, #0]
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d004      	beq.n	80035f0 <no_os_gpio_get_optional+0x1a>
 80035e6:	683b      	ldr	r3, [r7, #0]
 80035e8:	685b      	ldr	r3, [r3, #4]
 80035ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035ee:	d104      	bne.n	80035fa <no_os_gpio_get_optional+0x24>
		*desc = NULL;
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	2200      	movs	r2, #0
 80035f4:	601a      	str	r2, [r3, #0]
		return 0;
 80035f6:	2300      	movs	r3, #0
 80035f8:	e020      	b.n	800363c <no_os_gpio_get_optional+0x66>
	}

	if (!param->platform_ops)
 80035fa:	683b      	ldr	r3, [r7, #0]
 80035fc:	68db      	ldr	r3, [r3, #12]
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d102      	bne.n	8003608 <no_os_gpio_get_optional+0x32>
		return -EINVAL;
 8003602:	f06f 0315 	mvn.w	r3, #21
 8003606:	e019      	b.n	800363c <no_os_gpio_get_optional+0x66>

	if (!param->platform_ops->gpio_ops_get_optional)
 8003608:	683b      	ldr	r3, [r7, #0]
 800360a:	68db      	ldr	r3, [r3, #12]
 800360c:	685b      	ldr	r3, [r3, #4]
 800360e:	2b00      	cmp	r3, #0
 8003610:	d102      	bne.n	8003618 <no_os_gpio_get_optional+0x42>
		return -ENOSYS;
 8003612:	f06f 0357 	mvn.w	r3, #87	@ 0x57
 8003616:	e011      	b.n	800363c <no_os_gpio_get_optional+0x66>

	ret = param->platform_ops->gpio_ops_get_optional(desc, param);
 8003618:	683b      	ldr	r3, [r7, #0]
 800361a:	68db      	ldr	r3, [r3, #12]
 800361c:	685b      	ldr	r3, [r3, #4]
 800361e:	6839      	ldr	r1, [r7, #0]
 8003620:	6878      	ldr	r0, [r7, #4]
 8003622:	4798      	blx	r3
 8003624:	60f8      	str	r0, [r7, #12]
	if (ret)
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	2b00      	cmp	r3, #0
 800362a:	d001      	beq.n	8003630 <no_os_gpio_get_optional+0x5a>
		return ret;
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	e005      	b.n	800363c <no_os_gpio_get_optional+0x66>

	(*desc)->platform_ops = param->platform_ops;
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	683a      	ldr	r2, [r7, #0]
 8003636:	68d2      	ldr	r2, [r2, #12]
 8003638:	60da      	str	r2, [r3, #12]

	return 0;
 800363a:	2300      	movs	r3, #0
}
 800363c:	4618      	mov	r0, r3
 800363e:	3710      	adds	r7, #16
 8003640:	46bd      	mov	sp, r7
 8003642:	bd80      	pop	{r7, pc}

08003644 <no_os_gpio_remove>:
 * @brief Free the resources allocated by no_os_gpio_get().
 * @param desc - The GPIO descriptor.
 * @return 0 in case of success, -1 otherwise.
 */
int32_t no_os_gpio_remove(struct no_os_gpio_desc *desc)
{
 8003644:	b580      	push	{r7, lr}
 8003646:	b082      	sub	sp, #8
 8003648:	af00      	add	r7, sp, #0
 800364a:	6078      	str	r0, [r7, #4]
	if (desc) {
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	2b00      	cmp	r3, #0
 8003650:	d015      	beq.n	800367e <no_os_gpio_remove+0x3a>
		if (!desc->platform_ops)
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	68db      	ldr	r3, [r3, #12]
 8003656:	2b00      	cmp	r3, #0
 8003658:	d102      	bne.n	8003660 <no_os_gpio_remove+0x1c>
			return -EINVAL;
 800365a:	f06f 0315 	mvn.w	r3, #21
 800365e:	e00f      	b.n	8003680 <no_os_gpio_remove+0x3c>

		if (!desc->platform_ops->gpio_ops_remove)
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	68db      	ldr	r3, [r3, #12]
 8003664:	689b      	ldr	r3, [r3, #8]
 8003666:	2b00      	cmp	r3, #0
 8003668:	d102      	bne.n	8003670 <no_os_gpio_remove+0x2c>
			return -ENOSYS;
 800366a:	f06f 0357 	mvn.w	r3, #87	@ 0x57
 800366e:	e007      	b.n	8003680 <no_os_gpio_remove+0x3c>

		return desc->platform_ops->gpio_ops_remove(desc);
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	68db      	ldr	r3, [r3, #12]
 8003674:	689b      	ldr	r3, [r3, #8]
 8003676:	6878      	ldr	r0, [r7, #4]
 8003678:	4798      	blx	r3
 800367a:	4603      	mov	r3, r0
 800367c:	e000      	b.n	8003680 <no_os_gpio_remove+0x3c>
	}

	return 0;
 800367e:	2300      	movs	r3, #0
}
 8003680:	4618      	mov	r0, r3
 8003682:	3708      	adds	r7, #8
 8003684:	46bd      	mov	sp, r7
 8003686:	bd80      	pop	{r7, pc}

08003688 <no_os_gpio_direction_input>:
 * @brief Enable the input direction of the specified GPIO.
 * @param desc - The GPIO descriptor.
 * @return 0 in case of success, -1 otherwise.
 */
int32_t no_os_gpio_direction_input(struct no_os_gpio_desc *desc)
{
 8003688:	b580      	push	{r7, lr}
 800368a:	b082      	sub	sp, #8
 800368c:	af00      	add	r7, sp, #0
 800368e:	6078      	str	r0, [r7, #4]
	if (desc) {
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	2b00      	cmp	r3, #0
 8003694:	d015      	beq.n	80036c2 <no_os_gpio_direction_input+0x3a>
		if (!desc->platform_ops)
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	68db      	ldr	r3, [r3, #12]
 800369a:	2b00      	cmp	r3, #0
 800369c:	d102      	bne.n	80036a4 <no_os_gpio_direction_input+0x1c>
			return -EINVAL;
 800369e:	f06f 0315 	mvn.w	r3, #21
 80036a2:	e00f      	b.n	80036c4 <no_os_gpio_direction_input+0x3c>

		if (!desc->platform_ops->gpio_ops_direction_input)
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	68db      	ldr	r3, [r3, #12]
 80036a8:	68db      	ldr	r3, [r3, #12]
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d102      	bne.n	80036b4 <no_os_gpio_direction_input+0x2c>
			return -ENOSYS;
 80036ae:	f06f 0357 	mvn.w	r3, #87	@ 0x57
 80036b2:	e007      	b.n	80036c4 <no_os_gpio_direction_input+0x3c>

		return desc->platform_ops->gpio_ops_direction_input(desc);
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	68db      	ldr	r3, [r3, #12]
 80036b8:	68db      	ldr	r3, [r3, #12]
 80036ba:	6878      	ldr	r0, [r7, #4]
 80036bc:	4798      	blx	r3
 80036be:	4603      	mov	r3, r0
 80036c0:	e000      	b.n	80036c4 <no_os_gpio_direction_input+0x3c>
	}

	return 0;
 80036c2:	2300      	movs	r3, #0
}
 80036c4:	4618      	mov	r0, r3
 80036c6:	3708      	adds	r7, #8
 80036c8:	46bd      	mov	sp, r7
 80036ca:	bd80      	pop	{r7, pc}

080036cc <no_os_gpio_direction_output>:
 *                         NO_OS_GPIO_LOW
 * @return 0 in case of success, -1 otherwise.
 */
int32_t no_os_gpio_direction_output(struct no_os_gpio_desc *desc,
				    uint8_t value)
{
 80036cc:	b580      	push	{r7, lr}
 80036ce:	b082      	sub	sp, #8
 80036d0:	af00      	add	r7, sp, #0
 80036d2:	6078      	str	r0, [r7, #4]
 80036d4:	460b      	mov	r3, r1
 80036d6:	70fb      	strb	r3, [r7, #3]
	if (desc) {
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d017      	beq.n	800370e <no_os_gpio_direction_output+0x42>
		if (!desc->platform_ops)
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	68db      	ldr	r3, [r3, #12]
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d102      	bne.n	80036ec <no_os_gpio_direction_output+0x20>
			return -EINVAL;
 80036e6:	f06f 0315 	mvn.w	r3, #21
 80036ea:	e011      	b.n	8003710 <no_os_gpio_direction_output+0x44>

		if (!desc->platform_ops->gpio_ops_direction_output)
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	68db      	ldr	r3, [r3, #12]
 80036f0:	691b      	ldr	r3, [r3, #16]
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d102      	bne.n	80036fc <no_os_gpio_direction_output+0x30>
			return -ENOSYS;
 80036f6:	f06f 0357 	mvn.w	r3, #87	@ 0x57
 80036fa:	e009      	b.n	8003710 <no_os_gpio_direction_output+0x44>

		return desc->platform_ops->
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	68db      	ldr	r3, [r3, #12]
 8003700:	691b      	ldr	r3, [r3, #16]
 8003702:	78fa      	ldrb	r2, [r7, #3]
 8003704:	4611      	mov	r1, r2
 8003706:	6878      	ldr	r0, [r7, #4]
 8003708:	4798      	blx	r3
 800370a:	4603      	mov	r3, r0
 800370c:	e000      	b.n	8003710 <no_os_gpio_direction_output+0x44>
		       gpio_ops_direction_output(desc, value);
	}

	return 0;
 800370e:	2300      	movs	r3, #0
}
 8003710:	4618      	mov	r0, r3
 8003712:	3708      	adds	r7, #8
 8003714:	46bd      	mov	sp, r7
 8003716:	bd80      	pop	{r7, pc}

08003718 <no_os_gpio_set_value>:
 *                         NO_OS_GPIO_LOW
 * @return 0 in case of success, -1 otherwise.
 */
int32_t no_os_gpio_set_value(struct no_os_gpio_desc *desc,
			     uint8_t value)
{
 8003718:	b580      	push	{r7, lr}
 800371a:	b082      	sub	sp, #8
 800371c:	af00      	add	r7, sp, #0
 800371e:	6078      	str	r0, [r7, #4]
 8003720:	460b      	mov	r3, r1
 8003722:	70fb      	strb	r3, [r7, #3]
	if (desc) {
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	2b00      	cmp	r3, #0
 8003728:	d017      	beq.n	800375a <no_os_gpio_set_value+0x42>
		if (!desc->platform_ops)
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	68db      	ldr	r3, [r3, #12]
 800372e:	2b00      	cmp	r3, #0
 8003730:	d102      	bne.n	8003738 <no_os_gpio_set_value+0x20>
			return -EINVAL;
 8003732:	f06f 0315 	mvn.w	r3, #21
 8003736:	e011      	b.n	800375c <no_os_gpio_set_value+0x44>

		if (!desc->platform_ops->gpio_ops_set_value)
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	68db      	ldr	r3, [r3, #12]
 800373c:	699b      	ldr	r3, [r3, #24]
 800373e:	2b00      	cmp	r3, #0
 8003740:	d102      	bne.n	8003748 <no_os_gpio_set_value+0x30>
			return -ENOSYS;
 8003742:	f06f 0357 	mvn.w	r3, #87	@ 0x57
 8003746:	e009      	b.n	800375c <no_os_gpio_set_value+0x44>

		return desc->platform_ops->gpio_ops_set_value(desc, value);
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	68db      	ldr	r3, [r3, #12]
 800374c:	699b      	ldr	r3, [r3, #24]
 800374e:	78fa      	ldrb	r2, [r7, #3]
 8003750:	4611      	mov	r1, r2
 8003752:	6878      	ldr	r0, [r7, #4]
 8003754:	4798      	blx	r3
 8003756:	4603      	mov	r3, r0
 8003758:	e000      	b.n	800375c <no_os_gpio_set_value+0x44>
	}

	return 0;
 800375a:	2300      	movs	r3, #0
}
 800375c:	4618      	mov	r0, r3
 800375e:	3708      	adds	r7, #8
 8003760:	46bd      	mov	sp, r7
 8003762:	bd80      	pop	{r7, pc}

08003764 <no_os_gpio_get_value>:
 *                         NO_OS_GPIO_LOW
 * @return 0 in case of success, -1 otherwise.
 */
int32_t no_os_gpio_get_value(struct no_os_gpio_desc *desc,
			     uint8_t *value)
{
 8003764:	b580      	push	{r7, lr}
 8003766:	b082      	sub	sp, #8
 8003768:	af00      	add	r7, sp, #0
 800376a:	6078      	str	r0, [r7, #4]
 800376c:	6039      	str	r1, [r7, #0]
	if (desc) {
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	2b00      	cmp	r3, #0
 8003772:	d016      	beq.n	80037a2 <no_os_gpio_get_value+0x3e>
		if (!desc->platform_ops)
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	68db      	ldr	r3, [r3, #12]
 8003778:	2b00      	cmp	r3, #0
 800377a:	d102      	bne.n	8003782 <no_os_gpio_get_value+0x1e>
			return -EINVAL;
 800377c:	f06f 0315 	mvn.w	r3, #21
 8003780:	e010      	b.n	80037a4 <no_os_gpio_get_value+0x40>

		if (!desc->platform_ops->gpio_ops_set_value)
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	68db      	ldr	r3, [r3, #12]
 8003786:	699b      	ldr	r3, [r3, #24]
 8003788:	2b00      	cmp	r3, #0
 800378a:	d102      	bne.n	8003792 <no_os_gpio_get_value+0x2e>
			return -ENOSYS;
 800378c:	f06f 0357 	mvn.w	r3, #87	@ 0x57
 8003790:	e008      	b.n	80037a4 <no_os_gpio_get_value+0x40>

		return desc->platform_ops->gpio_ops_get_value(desc, value);
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	68db      	ldr	r3, [r3, #12]
 8003796:	69db      	ldr	r3, [r3, #28]
 8003798:	6839      	ldr	r1, [r7, #0]
 800379a:	6878      	ldr	r0, [r7, #4]
 800379c:	4798      	blx	r3
 800379e:	4603      	mov	r3, r0
 80037a0:	e000      	b.n	80037a4 <no_os_gpio_get_value+0x40>
	}

	return 0;
 80037a2:	2300      	movs	r3, #0
}
 80037a4:	4618      	mov	r0, r3
 80037a6:	3708      	adds	r7, #8
 80037a8:	46bd      	mov	sp, r7
 80037aa:	bd80      	pop	{r7, pc}

080037ac <no_os_irq_register_callback>:
 * @return SUCCESS in case of success, FAILURE otherwise.
 */
int32_t no_os_irq_register_callback(struct no_os_irq_ctrl_desc *desc,
				    uint32_t irq_id,
				    struct no_os_callback_desc *callback)
{
 80037ac:	b580      	push	{r7, lr}
 80037ae:	b084      	sub	sp, #16
 80037b0:	af00      	add	r7, sp, #0
 80037b2:	60f8      	str	r0, [r7, #12]
 80037b4:	60b9      	str	r1, [r7, #8]
 80037b6:	607a      	str	r2, [r7, #4]
	if (!desc || !desc->platform_ops)
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d003      	beq.n	80037c6 <no_os_irq_register_callback+0x1a>
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	685b      	ldr	r3, [r3, #4]
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d102      	bne.n	80037cc <no_os_irq_register_callback+0x20>
		return -EINVAL;
 80037c6:	f06f 0315 	mvn.w	r3, #21
 80037ca:	e00f      	b.n	80037ec <no_os_irq_register_callback+0x40>

	if (!desc->platform_ops->register_callback)
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	685b      	ldr	r3, [r3, #4]
 80037d0:	685b      	ldr	r3, [r3, #4]
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d102      	bne.n	80037dc <no_os_irq_register_callback+0x30>
		return -ENOSYS;
 80037d6:	f06f 0357 	mvn.w	r3, #87	@ 0x57
 80037da:	e007      	b.n	80037ec <no_os_irq_register_callback+0x40>

	return desc->platform_ops->register_callback(desc, irq_id, callback);
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	685b      	ldr	r3, [r3, #4]
 80037e0:	685b      	ldr	r3, [r3, #4]
 80037e2:	687a      	ldr	r2, [r7, #4]
 80037e4:	68b9      	ldr	r1, [r7, #8]
 80037e6:	68f8      	ldr	r0, [r7, #12]
 80037e8:	4798      	blx	r3
 80037ea:	4603      	mov	r3, r0
}
 80037ec:	4618      	mov	r0, r3
 80037ee:	3710      	adds	r7, #16
 80037f0:	46bd      	mov	sp, r7
 80037f2:	bd80      	pop	{r7, pc}

080037f4 <no_os_irq_enable>:
 * @param desc - The IRQ controller descriptor.
 * @param irq_id - Interrupt identifier.
 * @return 0 in case of success, -1 otherwise.
 */
int32_t no_os_irq_enable(struct no_os_irq_ctrl_desc *desc, uint32_t irq_id)
{
 80037f4:	b580      	push	{r7, lr}
 80037f6:	b082      	sub	sp, #8
 80037f8:	af00      	add	r7, sp, #0
 80037fa:	6078      	str	r0, [r7, #4]
 80037fc:	6039      	str	r1, [r7, #0]
	if (!desc || !desc->platform_ops)
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	2b00      	cmp	r3, #0
 8003802:	d003      	beq.n	800380c <no_os_irq_enable+0x18>
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	685b      	ldr	r3, [r3, #4]
 8003808:	2b00      	cmp	r3, #0
 800380a:	d102      	bne.n	8003812 <no_os_irq_enable+0x1e>
		return -EINVAL;
 800380c:	f06f 0315 	mvn.w	r3, #21
 8003810:	e00e      	b.n	8003830 <no_os_irq_enable+0x3c>

	if (!desc->platform_ops->enable)
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	685b      	ldr	r3, [r3, #4]
 8003816:	699b      	ldr	r3, [r3, #24]
 8003818:	2b00      	cmp	r3, #0
 800381a:	d102      	bne.n	8003822 <no_os_irq_enable+0x2e>
		return -ENOSYS;
 800381c:	f06f 0357 	mvn.w	r3, #87	@ 0x57
 8003820:	e006      	b.n	8003830 <no_os_irq_enable+0x3c>

	return desc->platform_ops->enable(desc, irq_id);
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	685b      	ldr	r3, [r3, #4]
 8003826:	699b      	ldr	r3, [r3, #24]
 8003828:	6839      	ldr	r1, [r7, #0]
 800382a:	6878      	ldr	r0, [r7, #4]
 800382c:	4798      	blx	r3
 800382e:	4603      	mov	r3, r0
}
 8003830:	4618      	mov	r0, r3
 8003832:	3708      	adds	r7, #8
 8003834:	46bd      	mov	sp, r7
 8003836:	bd80      	pop	{r7, pc}

08003838 <no_os_irq_disable>:
 * @param desc - The IRQ controller descriptor.
 * @param irq_id - Interrupt identifier.
 * @return 0 in case of success, -1 otherwise.
 */
int32_t no_os_irq_disable(struct no_os_irq_ctrl_desc *desc, uint32_t irq_id)
{
 8003838:	b580      	push	{r7, lr}
 800383a:	b082      	sub	sp, #8
 800383c:	af00      	add	r7, sp, #0
 800383e:	6078      	str	r0, [r7, #4]
 8003840:	6039      	str	r1, [r7, #0]
	if (!desc || !desc->platform_ops)
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	2b00      	cmp	r3, #0
 8003846:	d003      	beq.n	8003850 <no_os_irq_disable+0x18>
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	685b      	ldr	r3, [r3, #4]
 800384c:	2b00      	cmp	r3, #0
 800384e:	d102      	bne.n	8003856 <no_os_irq_disable+0x1e>
		return -EINVAL;
 8003850:	f06f 0315 	mvn.w	r3, #21
 8003854:	e00e      	b.n	8003874 <no_os_irq_disable+0x3c>

	if (!desc->platform_ops->disable)
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	685b      	ldr	r3, [r3, #4]
 800385a:	69db      	ldr	r3, [r3, #28]
 800385c:	2b00      	cmp	r3, #0
 800385e:	d102      	bne.n	8003866 <no_os_irq_disable+0x2e>
		return -ENOSYS;
 8003860:	f06f 0357 	mvn.w	r3, #87	@ 0x57
 8003864:	e006      	b.n	8003874 <no_os_irq_disable+0x3c>

	return desc->platform_ops->disable(desc, irq_id);
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	685b      	ldr	r3, [r3, #4]
 800386a:	69db      	ldr	r3, [r3, #28]
 800386c:	6839      	ldr	r1, [r7, #0]
 800386e:	6878      	ldr	r0, [r7, #4]
 8003870:	4798      	blx	r3
 8003872:	4603      	mov	r3, r0
}
 8003874:	4618      	mov	r0, r3
 8003876:	3708      	adds	r7, #8
 8003878:	46bd      	mov	sp, r7
 800387a:	bd80      	pop	{r7, pc}

0800387c <no_os_irq_set_priority>:
 * @return 0 in case of success, negative errno error codes.
 */
int32_t no_os_irq_set_priority(struct no_os_irq_ctrl_desc *desc,
			       uint32_t irq_id,
			       uint32_t priority_level)
{
 800387c:	b580      	push	{r7, lr}
 800387e:	b084      	sub	sp, #16
 8003880:	af00      	add	r7, sp, #0
 8003882:	60f8      	str	r0, [r7, #12]
 8003884:	60b9      	str	r1, [r7, #8]
 8003886:	607a      	str	r2, [r7, #4]
	if (!desc || !desc->platform_ops)
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	2b00      	cmp	r3, #0
 800388c:	d003      	beq.n	8003896 <no_os_irq_set_priority+0x1a>
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	685b      	ldr	r3, [r3, #4]
 8003892:	2b00      	cmp	r3, #0
 8003894:	d102      	bne.n	800389c <no_os_irq_set_priority+0x20>
		return -EINVAL;
 8003896:	f06f 0315 	mvn.w	r3, #21
 800389a:	e00f      	b.n	80038bc <no_os_irq_set_priority+0x40>

	if (!desc->platform_ops->set_priority)
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	685b      	ldr	r3, [r3, #4]
 80038a0:	6a1b      	ldr	r3, [r3, #32]
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d102      	bne.n	80038ac <no_os_irq_set_priority+0x30>
		return -ENOSYS;
 80038a6:	f06f 0357 	mvn.w	r3, #87	@ 0x57
 80038aa:	e007      	b.n	80038bc <no_os_irq_set_priority+0x40>

	return desc->platform_ops->set_priority(desc, irq_id, priority_level);
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	685b      	ldr	r3, [r3, #4]
 80038b0:	6a1b      	ldr	r3, [r3, #32]
 80038b2:	687a      	ldr	r2, [r7, #4]
 80038b4:	68b9      	ldr	r1, [r7, #8]
 80038b6:	68f8      	ldr	r0, [r7, #12]
 80038b8:	4798      	blx	r3
 80038ba:	4603      	mov	r3, r0
}
 80038bc:	4618      	mov	r0, r3
 80038be:	3710      	adds	r7, #16
 80038c0:	46bd      	mov	sp, r7
 80038c2:	bd80      	pop	{r7, pc}

080038c4 <no_os_default_comparator>:
	struct no_os_iterator		l_it;
};

/** @brief Default function used to compare element in the list ( \ref f_cmp) */
static int32_t no_os_default_comparator(void *data1, void *data2)
{
 80038c4:	b480      	push	{r7}
 80038c6:	b083      	sub	sp, #12
 80038c8:	af00      	add	r7, sp, #0
 80038ca:	6078      	str	r0, [r7, #4]
 80038cc:	6039      	str	r1, [r7, #0]
	return (int32_t)((int32_t *)data1 - (int32_t *)data2);
 80038ce:	687a      	ldr	r2, [r7, #4]
 80038d0:	683b      	ldr	r3, [r7, #0]
 80038d2:	1ad3      	subs	r3, r2, r3
 80038d4:	109b      	asrs	r3, r3, #2
}
 80038d6:	4618      	mov	r0, r3
 80038d8:	370c      	adds	r7, #12
 80038da:	46bd      	mov	sp, r7
 80038dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e0:	4770      	bx	lr

080038e2 <create_element>:
 * @return Address of the new element or NULL if allocation fails.
 */
static inline struct no_os_list_elem *create_element(void *data,
		struct no_os_list_elem *prev,
		struct no_os_list_elem *next)
{
 80038e2:	b580      	push	{r7, lr}
 80038e4:	b086      	sub	sp, #24
 80038e6:	af00      	add	r7, sp, #0
 80038e8:	60f8      	str	r0, [r7, #12]
 80038ea:	60b9      	str	r1, [r7, #8]
 80038ec:	607a      	str	r2, [r7, #4]
	struct no_os_list_elem *elem;

	elem = (struct no_os_list_elem *)no_os_calloc(1, sizeof(*elem));
 80038ee:	210c      	movs	r1, #12
 80038f0:	2001      	movs	r0, #1
 80038f2:	f7ff fafb 	bl	8002eec <no_os_calloc>
 80038f6:	6178      	str	r0, [r7, #20]
	if (!elem)
 80038f8:	697b      	ldr	r3, [r7, #20]
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d101      	bne.n	8003902 <create_element+0x20>
		return NULL;
 80038fe:	2300      	movs	r3, #0
 8003900:	e009      	b.n	8003916 <create_element+0x34>
	elem->data = data;
 8003902:	697b      	ldr	r3, [r7, #20]
 8003904:	68fa      	ldr	r2, [r7, #12]
 8003906:	601a      	str	r2, [r3, #0]
	elem->prev = prev;
 8003908:	697b      	ldr	r3, [r7, #20]
 800390a:	68ba      	ldr	r2, [r7, #8]
 800390c:	605a      	str	r2, [r3, #4]
	elem->next = next;
 800390e:	697b      	ldr	r3, [r7, #20]
 8003910:	687a      	ldr	r2, [r7, #4]
 8003912:	609a      	str	r2, [r3, #8]

	return (elem);
 8003914:	697b      	ldr	r3, [r7, #20]
}
 8003916:	4618      	mov	r0, r3
 8003918:	3718      	adds	r7, #24
 800391a:	46bd      	mov	sp, r7
 800391c:	bd80      	pop	{r7, pc}

0800391e <no_os_update_links>:
 * @param next - High element
 */
static inline void no_os_update_links(struct no_os_list_elem *prev,
				      struct no_os_list_elem *elem,
				      struct no_os_list_elem *next)
{
 800391e:	b480      	push	{r7}
 8003920:	b085      	sub	sp, #20
 8003922:	af00      	add	r7, sp, #0
 8003924:	60f8      	str	r0, [r7, #12]
 8003926:	60b9      	str	r1, [r7, #8]
 8003928:	607a      	str	r2, [r7, #4]
	if (prev)
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	2b00      	cmp	r3, #0
 800392e:	d007      	beq.n	8003940 <no_os_update_links+0x22>
		prev->next = elem ? elem : next;
 8003930:	68bb      	ldr	r3, [r7, #8]
 8003932:	2b00      	cmp	r3, #0
 8003934:	d001      	beq.n	800393a <no_os_update_links+0x1c>
 8003936:	68bb      	ldr	r3, [r7, #8]
 8003938:	e000      	b.n	800393c <no_os_update_links+0x1e>
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	68fa      	ldr	r2, [r7, #12]
 800393e:	6093      	str	r3, [r2, #8]
	if (elem) {
 8003940:	68bb      	ldr	r3, [r7, #8]
 8003942:	2b00      	cmp	r3, #0
 8003944:	d005      	beq.n	8003952 <no_os_update_links+0x34>
		elem->prev = prev;
 8003946:	68bb      	ldr	r3, [r7, #8]
 8003948:	68fa      	ldr	r2, [r7, #12]
 800394a:	605a      	str	r2, [r3, #4]
		elem->next = next;
 800394c:	68bb      	ldr	r3, [r7, #8]
 800394e:	687a      	ldr	r2, [r7, #4]
 8003950:	609a      	str	r2, [r3, #8]
	}
	if (next)
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	2b00      	cmp	r3, #0
 8003956:	d007      	beq.n	8003968 <no_os_update_links+0x4a>
		next->prev = elem ? elem : prev;
 8003958:	68bb      	ldr	r3, [r7, #8]
 800395a:	2b00      	cmp	r3, #0
 800395c:	d001      	beq.n	8003962 <no_os_update_links+0x44>
 800395e:	68bb      	ldr	r3, [r7, #8]
 8003960:	e000      	b.n	8003964 <no_os_update_links+0x46>
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	687a      	ldr	r2, [r7, #4]
 8003966:	6053      	str	r3, [r2, #4]
}
 8003968:	bf00      	nop
 800396a:	3714      	adds	r7, #20
 800396c:	46bd      	mov	sp, r7
 800396e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003972:	4770      	bx	lr

08003974 <no_os_update_desc>:
 * @param new_last - New last element
 */
static inline void no_os_update_desc(struct _list_desc *list,
				     struct no_os_list_elem *new_first,
				     struct no_os_list_elem *new_last)
{
 8003974:	b480      	push	{r7}
 8003976:	b085      	sub	sp, #20
 8003978:	af00      	add	r7, sp, #0
 800397a:	60f8      	str	r0, [r7, #12]
 800397c:	60b9      	str	r1, [r7, #8]
 800397e:	607a      	str	r2, [r7, #4]
	if (new_first == list->first) {
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	68ba      	ldr	r2, [r7, #8]
 8003986:	429a      	cmp	r2, r3
 8003988:	d10c      	bne.n	80039a4 <no_os_update_desc+0x30>
		list->last = new_last;
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	687a      	ldr	r2, [r7, #4]
 800398e:	605a      	str	r2, [r3, #4]
		if (new_first == NULL || new_last == NULL)
 8003990:	68bb      	ldr	r3, [r7, #8]
 8003992:	2b00      	cmp	r3, #0
 8003994:	d002      	beq.n	800399c <no_os_update_desc+0x28>
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	2b00      	cmp	r3, #0
 800399a:	d10f      	bne.n	80039bc <no_os_update_desc+0x48>
			list->first = new_last;
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	687a      	ldr	r2, [r7, #4]
 80039a0:	601a      	str	r2, [r3, #0]
	} else {	/* if (new_last == list->last) */
		list->first = new_first;
		if (new_last == NULL || new_first == NULL)
			list->last = new_first;
	}
}
 80039a2:	e00b      	b.n	80039bc <no_os_update_desc+0x48>
		list->first = new_first;
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	68ba      	ldr	r2, [r7, #8]
 80039a8:	601a      	str	r2, [r3, #0]
		if (new_last == NULL || new_first == NULL)
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d002      	beq.n	80039b6 <no_os_update_desc+0x42>
 80039b0:	68bb      	ldr	r3, [r7, #8]
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d102      	bne.n	80039bc <no_os_update_desc+0x48>
			list->last = new_first;
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	68ba      	ldr	r2, [r7, #8]
 80039ba:	605a      	str	r2, [r3, #4]
}
 80039bc:	bf00      	nop
 80039be:	3714      	adds	r7, #20
 80039c0:	46bd      	mov	sp, r7
 80039c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039c6:	4770      	bx	lr

080039c8 <no_os_set_adapter>:
 * @param ad - Reference of the adapter
 * @param type - Type of the adapter
 */
static inline void no_os_set_adapter(struct no_os_list_desc *ad,
				     enum no_os_adapter_type type)
{
 80039c8:	b480      	push	{r7}
 80039ca:	b083      	sub	sp, #12
 80039cc:	af00      	add	r7, sp, #0
 80039ce:	6078      	str	r0, [r7, #4]
 80039d0:	460b      	mov	r3, r1
 80039d2:	70fb      	strb	r3, [r7, #3]
	switch (type) {
 80039d4:	78fb      	ldrb	r3, [r7, #3]
 80039d6:	2b01      	cmp	r3, #1
 80039d8:	d011      	beq.n	80039fe <no_os_set_adapter+0x36>
 80039da:	2b03      	cmp	r3, #3
 80039dc:	d11f      	bne.n	8003a1e <no_os_set_adapter+0x56>
	case NO_OS_LIST_PRIORITY_LIST:
		ad->push = no_os_list_add_find;
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	4a1a      	ldr	r2, [pc, #104]	@ (8003a4c <no_os_set_adapter+0x84>)
 80039e2:	601a      	str	r2, [r3, #0]
		ad->pop = no_os_list_get_first;
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	4a1a      	ldr	r2, [pc, #104]	@ (8003a50 <no_os_set_adapter+0x88>)
 80039e8:	605a      	str	r2, [r3, #4]
		ad->top_next = no_os_list_read_first;
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	4a19      	ldr	r2, [pc, #100]	@ (8003a54 <no_os_set_adapter+0x8c>)
 80039ee:	609a      	str	r2, [r3, #8]
		ad->back = no_os_list_read_last;
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	4a19      	ldr	r2, [pc, #100]	@ (8003a58 <no_os_set_adapter+0x90>)
 80039f4:	60da      	str	r2, [r3, #12]
		ad->swap = no_os_list_edit_first;
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	4a18      	ldr	r2, [pc, #96]	@ (8003a5c <no_os_set_adapter+0x94>)
 80039fa:	611a      	str	r2, [r3, #16]
		break;
 80039fc:	e01f      	b.n	8003a3e <no_os_set_adapter+0x76>
	case NO_OS_LIST_QUEUE:
		ad->push = no_os_list_add_last;
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	4a17      	ldr	r2, [pc, #92]	@ (8003a60 <no_os_set_adapter+0x98>)
 8003a02:	601a      	str	r2, [r3, #0]
		ad->pop = no_os_list_get_first;
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	4a12      	ldr	r2, [pc, #72]	@ (8003a50 <no_os_set_adapter+0x88>)
 8003a08:	605a      	str	r2, [r3, #4]
		ad->top_next = no_os_list_read_first;
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	4a11      	ldr	r2, [pc, #68]	@ (8003a54 <no_os_set_adapter+0x8c>)
 8003a0e:	609a      	str	r2, [r3, #8]
		ad->back = no_os_list_read_last;
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	4a11      	ldr	r2, [pc, #68]	@ (8003a58 <no_os_set_adapter+0x90>)
 8003a14:	60da      	str	r2, [r3, #12]
		ad->swap = no_os_list_edit_first;
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	4a10      	ldr	r2, [pc, #64]	@ (8003a5c <no_os_set_adapter+0x94>)
 8003a1a:	611a      	str	r2, [r3, #16]
		break;
 8003a1c:	e00f      	b.n	8003a3e <no_os_set_adapter+0x76>
	case NO_OS_LIST_DEFAULT:
	case NO_OS_LIST_STACK:
	default:
		ad->push = no_os_list_add_last;
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	4a0f      	ldr	r2, [pc, #60]	@ (8003a60 <no_os_set_adapter+0x98>)
 8003a22:	601a      	str	r2, [r3, #0]
		ad->pop = no_os_list_get_last;
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	4a0f      	ldr	r2, [pc, #60]	@ (8003a64 <no_os_set_adapter+0x9c>)
 8003a28:	605a      	str	r2, [r3, #4]
		ad->top_next = no_os_list_read_last;
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	4a0a      	ldr	r2, [pc, #40]	@ (8003a58 <no_os_set_adapter+0x90>)
 8003a2e:	609a      	str	r2, [r3, #8]
		ad->back = no_os_list_read_first;
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	4a08      	ldr	r2, [pc, #32]	@ (8003a54 <no_os_set_adapter+0x8c>)
 8003a34:	60da      	str	r2, [r3, #12]
		ad->swap = no_os_list_edit_last;
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	4a0b      	ldr	r2, [pc, #44]	@ (8003a68 <no_os_set_adapter+0xa0>)
 8003a3a:	611a      	str	r2, [r3, #16]
		break;
 8003a3c:	bf00      	nop
	}
}
 8003a3e:	bf00      	nop
 8003a40:	370c      	adds	r7, #12
 8003a42:	46bd      	mov	sp, r7
 8003a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a48:	4770      	bx	lr
 8003a4a:	bf00      	nop
 8003a4c:	08003c57 	.word	0x08003c57
 8003a50:	08003e4f 	.word	0x08003e4f
 8003a54:	08003d41 	.word	0x08003d41
 8003a58:	08003d8f 	.word	0x08003d8f
 8003a5c:	08003cdd 	.word	0x08003cdd
 8003a60:	08003bed 	.word	0x08003bed
 8003a64:	08003ed1 	.word	0x08003ed1
 8003a68:	08003d0f 	.word	0x08003d0f

08003a6c <no_os_list_init>:
 *  - -1 : Otherwise
 */
int32_t no_os_list_init(struct no_os_list_desc **list_desc,
			enum no_os_adapter_type type,
			f_cmp comparator)
{
 8003a6c:	b580      	push	{r7, lr}
 8003a6e:	b086      	sub	sp, #24
 8003a70:	af00      	add	r7, sp, #0
 8003a72:	60f8      	str	r0, [r7, #12]
 8003a74:	460b      	mov	r3, r1
 8003a76:	607a      	str	r2, [r7, #4]
 8003a78:	72fb      	strb	r3, [r7, #11]
	struct no_os_list_desc	*l_desc;
	struct _list_desc	*list;


	if (!list_desc)
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d102      	bne.n	8003a86 <no_os_list_init+0x1a>
		return -1;
 8003a80:	f04f 33ff 	mov.w	r3, #4294967295
 8003a84:	e02f      	b.n	8003ae6 <no_os_list_init+0x7a>
	l_desc = (struct no_os_list_desc *)no_os_calloc(1, sizeof(*l_desc));
 8003a86:	2118      	movs	r1, #24
 8003a88:	2001      	movs	r0, #1
 8003a8a:	f7ff fa2f 	bl	8002eec <no_os_calloc>
 8003a8e:	6178      	str	r0, [r7, #20]
	if (!l_desc)
 8003a90:	697b      	ldr	r3, [r7, #20]
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d102      	bne.n	8003a9c <no_os_list_init+0x30>
		return -1;
 8003a96:	f04f 33ff 	mov.w	r3, #4294967295
 8003a9a:	e024      	b.n	8003ae6 <no_os_list_init+0x7a>
	list = (struct _list_desc *)no_os_calloc(1, sizeof(*list));
 8003a9c:	211c      	movs	r1, #28
 8003a9e:	2001      	movs	r0, #1
 8003aa0:	f7ff fa24 	bl	8002eec <no_os_calloc>
 8003aa4:	6138      	str	r0, [r7, #16]
	if (!list) {
 8003aa6:	693b      	ldr	r3, [r7, #16]
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d105      	bne.n	8003ab8 <no_os_list_init+0x4c>
		no_os_free(l_desc);
 8003aac:	6978      	ldr	r0, [r7, #20]
 8003aae:	f7ff fa2b 	bl	8002f08 <no_os_free>
		return -1;
 8003ab2:	f04f 33ff 	mov.w	r3, #4294967295
 8003ab6:	e016      	b.n	8003ae6 <no_os_list_init+0x7a>
	}

	*list_desc = l_desc;
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	697a      	ldr	r2, [r7, #20]
 8003abc:	601a      	str	r2, [r3, #0]
	l_desc->priv_desc = list;
 8003abe:	697b      	ldr	r3, [r7, #20]
 8003ac0:	693a      	ldr	r2, [r7, #16]
 8003ac2:	615a      	str	r2, [r3, #20]
	list->comparator = comparator ? comparator : no_os_default_comparator;
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d001      	beq.n	8003ace <no_os_list_init+0x62>
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	e000      	b.n	8003ad0 <no_os_list_init+0x64>
 8003ace:	4b08      	ldr	r3, [pc, #32]	@ (8003af0 <no_os_list_init+0x84>)
 8003ad0:	693a      	ldr	r2, [r7, #16]
 8003ad2:	60d3      	str	r3, [r2, #12]

	/* Configure wrapper */
	no_os_set_adapter(l_desc, type);
 8003ad4:	7afb      	ldrb	r3, [r7, #11]
 8003ad6:	4619      	mov	r1, r3
 8003ad8:	6978      	ldr	r0, [r7, #20]
 8003ada:	f7ff ff75 	bl	80039c8 <no_os_set_adapter>
	list->l_it.list = list;
 8003ade:	693b      	ldr	r3, [r7, #16]
 8003ae0:	693a      	ldr	r2, [r7, #16]
 8003ae2:	615a      	str	r2, [r3, #20]

	return 0;
 8003ae4:	2300      	movs	r3, #0
}
 8003ae6:	4618      	mov	r0, r3
 8003ae8:	3718      	adds	r7, #24
 8003aea:	46bd      	mov	sp, r7
 8003aec:	bd80      	pop	{r7, pc}
 8003aee:	bf00      	nop
 8003af0:	080038c5 	.word	0x080038c5

08003af4 <no_os_list_remove>:
 * @return
 *  - 0 : On success
 *  - -1 : Otherwise
 */
int32_t no_os_list_remove(struct no_os_list_desc *list_desc)
{
 8003af4:	b580      	push	{r7, lr}
 8003af6:	b084      	sub	sp, #16
 8003af8:	af00      	add	r7, sp, #0
 8003afa:	6078      	str	r0, [r7, #4]
	void			*data;
	struct _list_desc	*list;

	if (!list_desc)
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d102      	bne.n	8003b08 <no_os_list_remove+0x14>
		return -1;
 8003b02:	f04f 33ff 	mov.w	r3, #4294967295
 8003b06:	e01c      	b.n	8003b42 <no_os_list_remove+0x4e>

	list = list_desc->priv_desc;
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	695b      	ldr	r3, [r3, #20]
 8003b0c:	60fb      	str	r3, [r7, #12]
	if (list->nb_iterators != 0)
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	691b      	ldr	r3, [r3, #16]
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d002      	beq.n	8003b1c <no_os_list_remove+0x28>
		return -1;
 8003b16:	f04f 33ff 	mov.w	r3, #4294967295
 8003b1a:	e012      	b.n	8003b42 <no_os_list_remove+0x4e>

	/* Remove all the elements */
	while (0 == no_os_list_get_first(list_desc, &data))
 8003b1c:	bf00      	nop
 8003b1e:	f107 0308 	add.w	r3, r7, #8
 8003b22:	4619      	mov	r1, r3
 8003b24:	6878      	ldr	r0, [r7, #4]
 8003b26:	f000 f992 	bl	8003e4e <no_os_list_get_first>
 8003b2a:	4603      	mov	r3, r0
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d0f6      	beq.n	8003b1e <no_os_list_remove+0x2a>
		;
	no_os_free(list_desc->priv_desc);
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	695b      	ldr	r3, [r3, #20]
 8003b34:	4618      	mov	r0, r3
 8003b36:	f7ff f9e7 	bl	8002f08 <no_os_free>
	no_os_free(list_desc);
 8003b3a:	6878      	ldr	r0, [r7, #4]
 8003b3c:	f7ff f9e4 	bl	8002f08 <no_os_free>

	return 0;
 8003b40:	2300      	movs	r3, #0
}
 8003b42:	4618      	mov	r0, r3
 8003b44:	3710      	adds	r7, #16
 8003b46:	46bd      	mov	sp, r7
 8003b48:	bd80      	pop	{r7, pc}

08003b4a <no_os_list_get_size>:
 *  - 0 : On success
 *  - -1 : Otherwise
 */
int32_t no_os_list_get_size(struct no_os_list_desc *list_desc,
			    uint32_t *out_size)
{
 8003b4a:	b480      	push	{r7}
 8003b4c:	b085      	sub	sp, #20
 8003b4e:	af00      	add	r7, sp, #0
 8003b50:	6078      	str	r0, [r7, #4]
 8003b52:	6039      	str	r1, [r7, #0]
	struct _list_desc	*list;

	if (!list_desc || !out_size)
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d002      	beq.n	8003b60 <no_os_list_get_size+0x16>
 8003b5a:	683b      	ldr	r3, [r7, #0]
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d102      	bne.n	8003b66 <no_os_list_get_size+0x1c>
		return -1;
 8003b60:	f04f 33ff 	mov.w	r3, #4294967295
 8003b64:	e007      	b.n	8003b76 <no_os_list_get_size+0x2c>

	list = list_desc->priv_desc;
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	695b      	ldr	r3, [r3, #20]
 8003b6a:	60fb      	str	r3, [r7, #12]
	*out_size = list->nb_elements;
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	689a      	ldr	r2, [r3, #8]
 8003b70:	683b      	ldr	r3, [r7, #0]
 8003b72:	601a      	str	r2, [r3, #0]

	return 0;
 8003b74:	2300      	movs	r3, #0
}
 8003b76:	4618      	mov	r0, r3
 8003b78:	3714      	adds	r7, #20
 8003b7a:	46bd      	mov	sp, r7
 8003b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b80:	4770      	bx	lr

08003b82 <no_os_list_add_first>:

/** @brief Add element at the begining of the list. Refer to \ref f_add */
int32_t no_os_list_add_first(struct no_os_list_desc *list_desc, void *data)
{
 8003b82:	b580      	push	{r7, lr}
 8003b84:	b086      	sub	sp, #24
 8003b86:	af00      	add	r7, sp, #0
 8003b88:	6078      	str	r0, [r7, #4]
 8003b8a:	6039      	str	r1, [r7, #0]
	struct no_os_list_elem	*prev;
	struct no_os_list_elem	*next;
	struct no_os_list_elem	*elem;
	struct _list_desc	*list;

	if (!list_desc)
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d102      	bne.n	8003b98 <no_os_list_add_first+0x16>
		return -1;
 8003b92:	f04f 33ff 	mov.w	r3, #4294967295
 8003b96:	e025      	b.n	8003be4 <no_os_list_add_first+0x62>

	list = list_desc->priv_desc;
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	695b      	ldr	r3, [r3, #20]
 8003b9c:	617b      	str	r3, [r7, #20]

	prev = NULL;
 8003b9e:	2300      	movs	r3, #0
 8003ba0:	613b      	str	r3, [r7, #16]
	next = list->first;
 8003ba2:	697b      	ldr	r3, [r7, #20]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	60fb      	str	r3, [r7, #12]
	elem = create_element(data, prev, next);
 8003ba8:	68fa      	ldr	r2, [r7, #12]
 8003baa:	6939      	ldr	r1, [r7, #16]
 8003bac:	6838      	ldr	r0, [r7, #0]
 8003bae:	f7ff fe98 	bl	80038e2 <create_element>
 8003bb2:	60b8      	str	r0, [r7, #8]
	if (!elem)
 8003bb4:	68bb      	ldr	r3, [r7, #8]
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d102      	bne.n	8003bc0 <no_os_list_add_first+0x3e>
		return -1;
 8003bba:	f04f 33ff 	mov.w	r3, #4294967295
 8003bbe:	e011      	b.n	8003be4 <no_os_list_add_first+0x62>

	no_os_update_links(prev, elem, next);
 8003bc0:	68fa      	ldr	r2, [r7, #12]
 8003bc2:	68b9      	ldr	r1, [r7, #8]
 8003bc4:	6938      	ldr	r0, [r7, #16]
 8003bc6:	f7ff feaa 	bl	800391e <no_os_update_links>

	no_os_update_desc(list, elem, list->last);
 8003bca:	697b      	ldr	r3, [r7, #20]
 8003bcc:	685b      	ldr	r3, [r3, #4]
 8003bce:	461a      	mov	r2, r3
 8003bd0:	68b9      	ldr	r1, [r7, #8]
 8003bd2:	6978      	ldr	r0, [r7, #20]
 8003bd4:	f7ff fece 	bl	8003974 <no_os_update_desc>

	list->nb_elements++;
 8003bd8:	697b      	ldr	r3, [r7, #20]
 8003bda:	689b      	ldr	r3, [r3, #8]
 8003bdc:	1c5a      	adds	r2, r3, #1
 8003bde:	697b      	ldr	r3, [r7, #20]
 8003be0:	609a      	str	r2, [r3, #8]

	return 0;
 8003be2:	2300      	movs	r3, #0
}
 8003be4:	4618      	mov	r0, r3
 8003be6:	3718      	adds	r7, #24
 8003be8:	46bd      	mov	sp, r7
 8003bea:	bd80      	pop	{r7, pc}

08003bec <no_os_list_add_last>:

/** @brief Add element at the end of the list. Refer to \ref f_add */
int32_t no_os_list_add_last(struct no_os_list_desc *list_desc, void *data)
{
 8003bec:	b580      	push	{r7, lr}
 8003bee:	b086      	sub	sp, #24
 8003bf0:	af00      	add	r7, sp, #0
 8003bf2:	6078      	str	r0, [r7, #4]
 8003bf4:	6039      	str	r1, [r7, #0]
	struct no_os_list_elem	*prev;
	struct no_os_list_elem	*next;
	struct no_os_list_elem	*elem;
	struct _list_desc	*list;

	if (!list_desc)
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d102      	bne.n	8003c02 <no_os_list_add_last+0x16>
		return -1;
 8003bfc:	f04f 33ff 	mov.w	r3, #4294967295
 8003c00:	e025      	b.n	8003c4e <no_os_list_add_last+0x62>
	list = list_desc->priv_desc;
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	695b      	ldr	r3, [r3, #20]
 8003c06:	617b      	str	r3, [r7, #20]

	prev = list->last;
 8003c08:	697b      	ldr	r3, [r7, #20]
 8003c0a:	685b      	ldr	r3, [r3, #4]
 8003c0c:	613b      	str	r3, [r7, #16]
	next = NULL;
 8003c0e:	2300      	movs	r3, #0
 8003c10:	60fb      	str	r3, [r7, #12]
	elem = create_element(data, prev, next);
 8003c12:	68fa      	ldr	r2, [r7, #12]
 8003c14:	6939      	ldr	r1, [r7, #16]
 8003c16:	6838      	ldr	r0, [r7, #0]
 8003c18:	f7ff fe63 	bl	80038e2 <create_element>
 8003c1c:	60b8      	str	r0, [r7, #8]
	if (!elem)
 8003c1e:	68bb      	ldr	r3, [r7, #8]
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d102      	bne.n	8003c2a <no_os_list_add_last+0x3e>
		return -1;
 8003c24:	f04f 33ff 	mov.w	r3, #4294967295
 8003c28:	e011      	b.n	8003c4e <no_os_list_add_last+0x62>

	no_os_update_links(prev, elem, next);
 8003c2a:	68fa      	ldr	r2, [r7, #12]
 8003c2c:	68b9      	ldr	r1, [r7, #8]
 8003c2e:	6938      	ldr	r0, [r7, #16]
 8003c30:	f7ff fe75 	bl	800391e <no_os_update_links>

	no_os_update_desc(list, list->first, elem);
 8003c34:	697b      	ldr	r3, [r7, #20]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	68ba      	ldr	r2, [r7, #8]
 8003c3a:	4619      	mov	r1, r3
 8003c3c:	6978      	ldr	r0, [r7, #20]
 8003c3e:	f7ff fe99 	bl	8003974 <no_os_update_desc>

	list->nb_elements++;
 8003c42:	697b      	ldr	r3, [r7, #20]
 8003c44:	689b      	ldr	r3, [r3, #8]
 8003c46:	1c5a      	adds	r2, r3, #1
 8003c48:	697b      	ldr	r3, [r7, #20]
 8003c4a:	609a      	str	r2, [r3, #8]

	return 0;
 8003c4c:	2300      	movs	r3, #0
}
 8003c4e:	4618      	mov	r0, r3
 8003c50:	3718      	adds	r7, #24
 8003c52:	46bd      	mov	sp, r7
 8003c54:	bd80      	pop	{r7, pc}

08003c56 <no_os_list_add_find>:
	return no_os_iterator_insert(&(list->l_it), data, 0);
}

/** @brief Add element in ascending order. Refer to \ref f_add */
int32_t no_os_list_add_find(struct no_os_list_desc *list_desc, void *data)
{
 8003c56:	b580      	push	{r7, lr}
 8003c58:	b084      	sub	sp, #16
 8003c5a:	af00      	add	r7, sp, #0
 8003c5c:	6078      	str	r0, [r7, #4]
 8003c5e:	6039      	str	r1, [r7, #0]
	struct no_os_list_elem	*elem;
	struct _list_desc	*list;

	if (!list_desc)
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d102      	bne.n	8003c6c <no_os_list_add_find+0x16>
		return -1;
 8003c66:	f04f 33ff 	mov.w	r3, #4294967295
 8003c6a:	e033      	b.n	8003cd4 <no_os_list_add_find+0x7e>
	list = list_desc->priv_desc;
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	695b      	ldr	r3, [r3, #20]
 8003c70:	60bb      	str	r3, [r7, #8]


	/* Based on place iterator */
	elem = list->first;
 8003c72:	68bb      	ldr	r3, [r7, #8]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	60fb      	str	r3, [r7, #12]
	while (elem) {
 8003c78:	e00c      	b.n	8003c94 <no_os_list_add_find+0x3e>
		if (0 < list->comparator(elem->data, data))
 8003c7a:	68bb      	ldr	r3, [r7, #8]
 8003c7c:	68db      	ldr	r3, [r3, #12]
 8003c7e:	68fa      	ldr	r2, [r7, #12]
 8003c80:	6812      	ldr	r2, [r2, #0]
 8003c82:	6839      	ldr	r1, [r7, #0]
 8003c84:	4610      	mov	r0, r2
 8003c86:	4798      	blx	r3
 8003c88:	4603      	mov	r3, r0
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	dc06      	bgt.n	8003c9c <no_os_list_add_find+0x46>
			break;
		elem = elem->next;
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	689b      	ldr	r3, [r3, #8]
 8003c92:	60fb      	str	r3, [r7, #12]
	while (elem) {
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d1ef      	bne.n	8003c7a <no_os_list_add_find+0x24>
 8003c9a:	e000      	b.n	8003c9e <no_os_list_add_find+0x48>
			break;
 8003c9c:	bf00      	nop
	}
	if (elem == NULL) {
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d10c      	bne.n	8003cbe <no_os_list_add_find+0x68>
		list->l_it.elem = list->last;
 8003ca4:	68bb      	ldr	r3, [r7, #8]
 8003ca6:	685a      	ldr	r2, [r3, #4]
 8003ca8:	68bb      	ldr	r3, [r7, #8]
 8003caa:	619a      	str	r2, [r3, #24]
		return no_os_iterator_insert(&(list->l_it), data, 1);
 8003cac:	68bb      	ldr	r3, [r7, #8]
 8003cae:	3314      	adds	r3, #20
 8003cb0:	2201      	movs	r2, #1
 8003cb2:	6839      	ldr	r1, [r7, #0]
 8003cb4:	4618      	mov	r0, r3
 8003cb6:	f000 f99a 	bl	8003fee <no_os_iterator_insert>
 8003cba:	4603      	mov	r3, r0
 8003cbc:	e00a      	b.n	8003cd4 <no_os_list_add_find+0x7e>
	} else {
		list->l_it.elem = elem;
 8003cbe:	68bb      	ldr	r3, [r7, #8]
 8003cc0:	68fa      	ldr	r2, [r7, #12]
 8003cc2:	619a      	str	r2, [r3, #24]
		return no_os_iterator_insert(&(list->l_it), data, 0);
 8003cc4:	68bb      	ldr	r3, [r7, #8]
 8003cc6:	3314      	adds	r3, #20
 8003cc8:	2200      	movs	r2, #0
 8003cca:	6839      	ldr	r1, [r7, #0]
 8003ccc:	4618      	mov	r0, r3
 8003cce:	f000 f98e 	bl	8003fee <no_os_iterator_insert>
 8003cd2:	4603      	mov	r3, r0
	}

}
 8003cd4:	4618      	mov	r0, r3
 8003cd6:	3710      	adds	r7, #16
 8003cd8:	46bd      	mov	sp, r7
 8003cda:	bd80      	pop	{r7, pc}

08003cdc <no_os_list_edit_first>:

/** @brief Edit the first element of the list. Refer to \ref f_edit */
int32_t no_os_list_edit_first(struct no_os_list_desc *list_desc, void *new_data)
{
 8003cdc:	b480      	push	{r7}
 8003cde:	b085      	sub	sp, #20
 8003ce0:	af00      	add	r7, sp, #0
 8003ce2:	6078      	str	r0, [r7, #4]
 8003ce4:	6039      	str	r1, [r7, #0]
	struct _list_desc	*list;

	if (!list_desc)
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d102      	bne.n	8003cf2 <no_os_list_edit_first+0x16>
		return -1;
 8003cec:	f04f 33ff 	mov.w	r3, #4294967295
 8003cf0:	e007      	b.n	8003d02 <no_os_list_edit_first+0x26>

	list = list_desc->priv_desc;
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	695b      	ldr	r3, [r3, #20]
 8003cf6:	60fb      	str	r3, [r7, #12]
	list->first->data = new_data;
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	683a      	ldr	r2, [r7, #0]
 8003cfe:	601a      	str	r2, [r3, #0]

	return 0;
 8003d00:	2300      	movs	r3, #0
}
 8003d02:	4618      	mov	r0, r3
 8003d04:	3714      	adds	r7, #20
 8003d06:	46bd      	mov	sp, r7
 8003d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d0c:	4770      	bx	lr

08003d0e <no_os_list_edit_last>:

/** @brief Edit the last element of the list. Refer to \ref f_edit */
int32_t no_os_list_edit_last(struct no_os_list_desc *list_desc, void *new_data)
{
 8003d0e:	b480      	push	{r7}
 8003d10:	b085      	sub	sp, #20
 8003d12:	af00      	add	r7, sp, #0
 8003d14:	6078      	str	r0, [r7, #4]
 8003d16:	6039      	str	r1, [r7, #0]
	struct _list_desc	*list;

	if (!list_desc)
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d102      	bne.n	8003d24 <no_os_list_edit_last+0x16>
		return -1;
 8003d1e:	f04f 33ff 	mov.w	r3, #4294967295
 8003d22:	e007      	b.n	8003d34 <no_os_list_edit_last+0x26>

	list = list_desc->priv_desc;
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	695b      	ldr	r3, [r3, #20]
 8003d28:	60fb      	str	r3, [r7, #12]
	list->last->data = new_data;
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	685b      	ldr	r3, [r3, #4]
 8003d2e:	683a      	ldr	r2, [r7, #0]
 8003d30:	601a      	str	r2, [r3, #0]

	return 0;
 8003d32:	2300      	movs	r3, #0
}
 8003d34:	4618      	mov	r0, r3
 8003d36:	3714      	adds	r7, #20
 8003d38:	46bd      	mov	sp, r7
 8003d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d3e:	4770      	bx	lr

08003d40 <no_os_list_read_first>:
	return no_os_iterator_edit(&(list->l_it), new_data);
}

/** @brief Read the first element of the list. Refer to \ref f_read */
int32_t no_os_list_read_first(struct no_os_list_desc *list_desc, void **data)
{
 8003d40:	b480      	push	{r7}
 8003d42:	b085      	sub	sp, #20
 8003d44:	af00      	add	r7, sp, #0
 8003d46:	6078      	str	r0, [r7, #4]
 8003d48:	6039      	str	r1, [r7, #0]
	struct _list_desc	*list;

	if (!list_desc || !data)
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d002      	beq.n	8003d56 <no_os_list_read_first+0x16>
 8003d50:	683b      	ldr	r3, [r7, #0]
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d102      	bne.n	8003d5c <no_os_list_read_first+0x1c>
		return -1;
 8003d56:	f04f 33ff 	mov.w	r3, #4294967295
 8003d5a:	e012      	b.n	8003d82 <no_os_list_read_first+0x42>

	*data = NULL;
 8003d5c:	683b      	ldr	r3, [r7, #0]
 8003d5e:	2200      	movs	r2, #0
 8003d60:	601a      	str	r2, [r3, #0]
	list = list_desc->priv_desc;
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	695b      	ldr	r3, [r3, #20]
 8003d66:	60fb      	str	r3, [r7, #12]
	if (!list->first)
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d102      	bne.n	8003d76 <no_os_list_read_first+0x36>
		return -1;
 8003d70:	f04f 33ff 	mov.w	r3, #4294967295
 8003d74:	e005      	b.n	8003d82 <no_os_list_read_first+0x42>

	*data = list->first->data;
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	681a      	ldr	r2, [r3, #0]
 8003d7c:	683b      	ldr	r3, [r7, #0]
 8003d7e:	601a      	str	r2, [r3, #0]

	return 0;
 8003d80:	2300      	movs	r3, #0
}
 8003d82:	4618      	mov	r0, r3
 8003d84:	3714      	adds	r7, #20
 8003d86:	46bd      	mov	sp, r7
 8003d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d8c:	4770      	bx	lr

08003d8e <no_os_list_read_last>:

/** @brief Read the last element of the list. Refer to \ref f_read */
int32_t no_os_list_read_last(struct no_os_list_desc *list_desc, void **data)
{
 8003d8e:	b480      	push	{r7}
 8003d90:	b085      	sub	sp, #20
 8003d92:	af00      	add	r7, sp, #0
 8003d94:	6078      	str	r0, [r7, #4]
 8003d96:	6039      	str	r1, [r7, #0]
	struct _list_desc	*list;

	if (!list_desc || !data)
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d002      	beq.n	8003da4 <no_os_list_read_last+0x16>
 8003d9e:	683b      	ldr	r3, [r7, #0]
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d102      	bne.n	8003daa <no_os_list_read_last+0x1c>
		return -1;
 8003da4:	f04f 33ff 	mov.w	r3, #4294967295
 8003da8:	e012      	b.n	8003dd0 <no_os_list_read_last+0x42>

	*data = NULL;
 8003daa:	683b      	ldr	r3, [r7, #0]
 8003dac:	2200      	movs	r2, #0
 8003dae:	601a      	str	r2, [r3, #0]
	list = list_desc->priv_desc;
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	695b      	ldr	r3, [r3, #20]
 8003db4:	60fb      	str	r3, [r7, #12]
	if (!list->last)
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	685b      	ldr	r3, [r3, #4]
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d102      	bne.n	8003dc4 <no_os_list_read_last+0x36>
		return -1;
 8003dbe:	f04f 33ff 	mov.w	r3, #4294967295
 8003dc2:	e005      	b.n	8003dd0 <no_os_list_read_last+0x42>

	*data = list->last->data;
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	685b      	ldr	r3, [r3, #4]
 8003dc8:	681a      	ldr	r2, [r3, #0]
 8003dca:	683b      	ldr	r3, [r7, #0]
 8003dcc:	601a      	str	r2, [r3, #0]

	return 0;
 8003dce:	2300      	movs	r3, #0
}
 8003dd0:	4618      	mov	r0, r3
 8003dd2:	3714      	adds	r7, #20
 8003dd4:	46bd      	mov	sp, r7
 8003dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dda:	4770      	bx	lr

08003ddc <no_os_list_read_find>:
}

/** @brief Read the element which match with cmp_data. Refer to \ref f_read */
int32_t no_os_list_read_find(struct no_os_list_desc *list_desc, void **data,
			     void *cmp_data)
{
 8003ddc:	b580      	push	{r7, lr}
 8003dde:	b086      	sub	sp, #24
 8003de0:	af00      	add	r7, sp, #0
 8003de2:	60f8      	str	r0, [r7, #12]
 8003de4:	60b9      	str	r1, [r7, #8]
 8003de6:	607a      	str	r2, [r7, #4]
	struct _list_desc	*list;

	if (!list_desc || !data)
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d002      	beq.n	8003df4 <no_os_list_read_find+0x18>
 8003dee:	68bb      	ldr	r3, [r7, #8]
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d102      	bne.n	8003dfa <no_os_list_read_find+0x1e>
		return -1;
 8003df4:	f04f 33ff 	mov.w	r3, #4294967295
 8003df8:	e025      	b.n	8003e46 <no_os_list_read_find+0x6a>

	*data = NULL;
 8003dfa:	68bb      	ldr	r3, [r7, #8]
 8003dfc:	2200      	movs	r2, #0
 8003dfe:	601a      	str	r2, [r3, #0]
	list = list_desc->priv_desc;
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	695b      	ldr	r3, [r3, #20]
 8003e04:	617b      	str	r3, [r7, #20]
	if (!list)
 8003e06:	697b      	ldr	r3, [r7, #20]
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d102      	bne.n	8003e12 <no_os_list_read_find+0x36>
		return -1;
 8003e0c:	f04f 33ff 	mov.w	r3, #4294967295
 8003e10:	e019      	b.n	8003e46 <no_os_list_read_find+0x6a>

	list = list_desc->priv_desc;
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	695b      	ldr	r3, [r3, #20]
 8003e16:	617b      	str	r3, [r7, #20]
	list->l_it.elem = list->first;
 8003e18:	697b      	ldr	r3, [r7, #20]
 8003e1a:	681a      	ldr	r2, [r3, #0]
 8003e1c:	697b      	ldr	r3, [r7, #20]
 8003e1e:	619a      	str	r2, [r3, #24]
	if (0 != no_os_iterator_find(&(list->l_it), cmp_data))
 8003e20:	697b      	ldr	r3, [r7, #20]
 8003e22:	3314      	adds	r3, #20
 8003e24:	6879      	ldr	r1, [r7, #4]
 8003e26:	4618      	mov	r0, r3
 8003e28:	f000 f893 	bl	8003f52 <no_os_iterator_find>
 8003e2c:	4603      	mov	r3, r0
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d002      	beq.n	8003e38 <no_os_list_read_find+0x5c>
		return -1;
 8003e32:	f04f 33ff 	mov.w	r3, #4294967295
 8003e36:	e006      	b.n	8003e46 <no_os_list_read_find+0x6a>

	return no_os_iterator_read(&(list->l_it), data);
 8003e38:	697b      	ldr	r3, [r7, #20]
 8003e3a:	3314      	adds	r3, #20
 8003e3c:	68b9      	ldr	r1, [r7, #8]
 8003e3e:	4618      	mov	r0, r3
 8003e40:	f000 f8b5 	bl	8003fae <no_os_iterator_read>
 8003e44:	4603      	mov	r3, r0
}
 8003e46:	4618      	mov	r0, r3
 8003e48:	3718      	adds	r7, #24
 8003e4a:	46bd      	mov	sp, r7
 8003e4c:	bd80      	pop	{r7, pc}

08003e4e <no_os_list_get_first>:

/** @brief Read and delete the first element of the list. Refer to \ref f_get */
int32_t no_os_list_get_first(struct no_os_list_desc *list_desc, void **data)
{
 8003e4e:	b580      	push	{r7, lr}
 8003e50:	b086      	sub	sp, #24
 8003e52:	af00      	add	r7, sp, #0
 8003e54:	6078      	str	r0, [r7, #4]
 8003e56:	6039      	str	r1, [r7, #0]
	struct no_os_list_elem 	*prev;
	struct no_os_list_elem 	*next;
	struct no_os_list_elem 	*elem;
	struct _list_desc	*list;

	if (!list_desc || !data)
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d002      	beq.n	8003e64 <no_os_list_get_first+0x16>
 8003e5e:	683b      	ldr	r3, [r7, #0]
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d102      	bne.n	8003e6a <no_os_list_get_first+0x1c>
		return -1;
 8003e64:	f04f 33ff 	mov.w	r3, #4294967295
 8003e68:	e02e      	b.n	8003ec8 <no_os_list_get_first+0x7a>

	*data = NULL;
 8003e6a:	683b      	ldr	r3, [r7, #0]
 8003e6c:	2200      	movs	r2, #0
 8003e6e:	601a      	str	r2, [r3, #0]
	list = list_desc->priv_desc;
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	695b      	ldr	r3, [r3, #20]
 8003e74:	617b      	str	r3, [r7, #20]
	if (!list->nb_elements)
 8003e76:	697b      	ldr	r3, [r7, #20]
 8003e78:	689b      	ldr	r3, [r3, #8]
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d102      	bne.n	8003e84 <no_os_list_get_first+0x36>
		return -1;
 8003e7e:	f04f 33ff 	mov.w	r3, #4294967295
 8003e82:	e021      	b.n	8003ec8 <no_os_list_get_first+0x7a>

	elem = list->first;
 8003e84:	697b      	ldr	r3, [r7, #20]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	613b      	str	r3, [r7, #16]
	prev = elem->prev;
 8003e8a:	693b      	ldr	r3, [r7, #16]
 8003e8c:	685b      	ldr	r3, [r3, #4]
 8003e8e:	60fb      	str	r3, [r7, #12]
	next = elem->next;
 8003e90:	693b      	ldr	r3, [r7, #16]
 8003e92:	689b      	ldr	r3, [r3, #8]
 8003e94:	60bb      	str	r3, [r7, #8]

	no_os_update_links(prev, NULL, next);
 8003e96:	68ba      	ldr	r2, [r7, #8]
 8003e98:	2100      	movs	r1, #0
 8003e9a:	68f8      	ldr	r0, [r7, #12]
 8003e9c:	f7ff fd3f 	bl	800391e <no_os_update_links>
	no_os_update_desc(list, next, list->last);
 8003ea0:	697b      	ldr	r3, [r7, #20]
 8003ea2:	685b      	ldr	r3, [r3, #4]
 8003ea4:	461a      	mov	r2, r3
 8003ea6:	68b9      	ldr	r1, [r7, #8]
 8003ea8:	6978      	ldr	r0, [r7, #20]
 8003eaa:	f7ff fd63 	bl	8003974 <no_os_update_desc>
	list->nb_elements--;
 8003eae:	697b      	ldr	r3, [r7, #20]
 8003eb0:	689b      	ldr	r3, [r3, #8]
 8003eb2:	1e5a      	subs	r2, r3, #1
 8003eb4:	697b      	ldr	r3, [r7, #20]
 8003eb6:	609a      	str	r2, [r3, #8]

	*data = elem->data;
 8003eb8:	693b      	ldr	r3, [r7, #16]
 8003eba:	681a      	ldr	r2, [r3, #0]
 8003ebc:	683b      	ldr	r3, [r7, #0]
 8003ebe:	601a      	str	r2, [r3, #0]
	no_os_free(elem);
 8003ec0:	6938      	ldr	r0, [r7, #16]
 8003ec2:	f7ff f821 	bl	8002f08 <no_os_free>

	return 0;
 8003ec6:	2300      	movs	r3, #0
}
 8003ec8:	4618      	mov	r0, r3
 8003eca:	3718      	adds	r7, #24
 8003ecc:	46bd      	mov	sp, r7
 8003ece:	bd80      	pop	{r7, pc}

08003ed0 <no_os_list_get_last>:

/** @brief Read and delete the last element of the list. Refer to \ref f_get */
int32_t no_os_list_get_last(struct no_os_list_desc *list_desc, void **data)
{
 8003ed0:	b580      	push	{r7, lr}
 8003ed2:	b086      	sub	sp, #24
 8003ed4:	af00      	add	r7, sp, #0
 8003ed6:	6078      	str	r0, [r7, #4]
 8003ed8:	6039      	str	r1, [r7, #0]
	struct no_os_list_elem 	*prev;
	struct no_os_list_elem	 *next;
	struct no_os_list_elem 	*elem;
	struct _list_desc	*list;

	if (!list_desc || !data)
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d002      	beq.n	8003ee6 <no_os_list_get_last+0x16>
 8003ee0:	683b      	ldr	r3, [r7, #0]
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d102      	bne.n	8003eec <no_os_list_get_last+0x1c>
		return -1;
 8003ee6:	f04f 33ff 	mov.w	r3, #4294967295
 8003eea:	e02e      	b.n	8003f4a <no_os_list_get_last+0x7a>

	*data = NULL;
 8003eec:	683b      	ldr	r3, [r7, #0]
 8003eee:	2200      	movs	r2, #0
 8003ef0:	601a      	str	r2, [r3, #0]
	list = list_desc->priv_desc;
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	695b      	ldr	r3, [r3, #20]
 8003ef6:	617b      	str	r3, [r7, #20]
	if (!list->nb_elements)
 8003ef8:	697b      	ldr	r3, [r7, #20]
 8003efa:	689b      	ldr	r3, [r3, #8]
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d102      	bne.n	8003f06 <no_os_list_get_last+0x36>
		return -1;
 8003f00:	f04f 33ff 	mov.w	r3, #4294967295
 8003f04:	e021      	b.n	8003f4a <no_os_list_get_last+0x7a>

	elem = list->last;
 8003f06:	697b      	ldr	r3, [r7, #20]
 8003f08:	685b      	ldr	r3, [r3, #4]
 8003f0a:	613b      	str	r3, [r7, #16]
	prev = elem->prev;
 8003f0c:	693b      	ldr	r3, [r7, #16]
 8003f0e:	685b      	ldr	r3, [r3, #4]
 8003f10:	60fb      	str	r3, [r7, #12]
	next = elem->next;
 8003f12:	693b      	ldr	r3, [r7, #16]
 8003f14:	689b      	ldr	r3, [r3, #8]
 8003f16:	60bb      	str	r3, [r7, #8]

	no_os_update_links(prev, NULL, next);
 8003f18:	68ba      	ldr	r2, [r7, #8]
 8003f1a:	2100      	movs	r1, #0
 8003f1c:	68f8      	ldr	r0, [r7, #12]
 8003f1e:	f7ff fcfe 	bl	800391e <no_os_update_links>
	no_os_update_desc(list, list->first, prev);
 8003f22:	697b      	ldr	r3, [r7, #20]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	68fa      	ldr	r2, [r7, #12]
 8003f28:	4619      	mov	r1, r3
 8003f2a:	6978      	ldr	r0, [r7, #20]
 8003f2c:	f7ff fd22 	bl	8003974 <no_os_update_desc>
	list->nb_elements--;
 8003f30:	697b      	ldr	r3, [r7, #20]
 8003f32:	689b      	ldr	r3, [r3, #8]
 8003f34:	1e5a      	subs	r2, r3, #1
 8003f36:	697b      	ldr	r3, [r7, #20]
 8003f38:	609a      	str	r2, [r3, #8]

	*data = elem->data;
 8003f3a:	693b      	ldr	r3, [r7, #16]
 8003f3c:	681a      	ldr	r2, [r3, #0]
 8003f3e:	683b      	ldr	r3, [r7, #0]
 8003f40:	601a      	str	r2, [r3, #0]
	no_os_free(elem);
 8003f42:	6938      	ldr	r0, [r7, #16]
 8003f44:	f7fe ffe0 	bl	8002f08 <no_os_free>

	return 0;
 8003f48:	2300      	movs	r3, #0
}
 8003f4a:	4618      	mov	r0, r3
 8003f4c:	3718      	adds	r7, #24
 8003f4e:	46bd      	mov	sp, r7
 8003f50:	bd80      	pop	{r7, pc}

08003f52 <no_os_iterator_find>:
 * @return
 *  - 0 : On success
 *  - -1 : Otherwise
 */
int32_t no_os_iterator_find(struct no_os_iterator *iter, void *cmp_data)
{
 8003f52:	b580      	push	{r7, lr}
 8003f54:	b084      	sub	sp, #16
 8003f56:	af00      	add	r7, sp, #0
 8003f58:	6078      	str	r0, [r7, #4]
 8003f5a:	6039      	str	r1, [r7, #0]
	struct no_os_iterator		*it = iter;
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	60bb      	str	r3, [r7, #8]
	struct no_os_list_elem	*elem;

	if (!it)
 8003f60:	68bb      	ldr	r3, [r7, #8]
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d102      	bne.n	8003f6c <no_os_iterator_find+0x1a>
		return -1;
 8003f66:	f04f 33ff 	mov.w	r3, #4294967295
 8003f6a:	e01c      	b.n	8003fa6 <no_os_iterator_find+0x54>

	elem = it->list->first;
 8003f6c:	68bb      	ldr	r3, [r7, #8]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	60fb      	str	r3, [r7, #12]
	while (elem) {
 8003f74:	e012      	b.n	8003f9c <no_os_iterator_find+0x4a>
		if (0 == it->list->comparator(elem->data, cmp_data)) {
 8003f76:	68bb      	ldr	r3, [r7, #8]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	68db      	ldr	r3, [r3, #12]
 8003f7c:	68fa      	ldr	r2, [r7, #12]
 8003f7e:	6812      	ldr	r2, [r2, #0]
 8003f80:	6839      	ldr	r1, [r7, #0]
 8003f82:	4610      	mov	r0, r2
 8003f84:	4798      	blx	r3
 8003f86:	4603      	mov	r3, r0
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d104      	bne.n	8003f96 <no_os_iterator_find+0x44>
			it->elem = elem;
 8003f8c:	68bb      	ldr	r3, [r7, #8]
 8003f8e:	68fa      	ldr	r2, [r7, #12]
 8003f90:	605a      	str	r2, [r3, #4]
			return 0;
 8003f92:	2300      	movs	r3, #0
 8003f94:	e007      	b.n	8003fa6 <no_os_iterator_find+0x54>
		}
		elem = elem->next;
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	689b      	ldr	r3, [r3, #8]
 8003f9a:	60fb      	str	r3, [r7, #12]
	while (elem) {
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d1e9      	bne.n	8003f76 <no_os_iterator_find+0x24>
	}

	return -1;
 8003fa2:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003fa6:	4618      	mov	r0, r3
 8003fa8:	3710      	adds	r7, #16
 8003faa:	46bd      	mov	sp, r7
 8003fac:	bd80      	pop	{r7, pc}

08003fae <no_os_iterator_read>:

/**
 * @brief Read the data at the current position. Refer to \ref f_read
 */
int32_t no_os_iterator_read(struct no_os_iterator *iter, void **data)
{
 8003fae:	b480      	push	{r7}
 8003fb0:	b085      	sub	sp, #20
 8003fb2:	af00      	add	r7, sp, #0
 8003fb4:	6078      	str	r0, [r7, #4]
 8003fb6:	6039      	str	r1, [r7, #0]
	struct no_os_iterator *it = iter;
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	60fb      	str	r3, [r7, #12]

	if (!it || !it->elem || !data)
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d006      	beq.n	8003fd0 <no_os_iterator_read+0x22>
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	685b      	ldr	r3, [r3, #4]
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d002      	beq.n	8003fd0 <no_os_iterator_read+0x22>
 8003fca:	683b      	ldr	r3, [r7, #0]
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d102      	bne.n	8003fd6 <no_os_iterator_read+0x28>
		return -1;
 8003fd0:	f04f 33ff 	mov.w	r3, #4294967295
 8003fd4:	e005      	b.n	8003fe2 <no_os_iterator_read+0x34>

	*data = it->elem->data;
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	685b      	ldr	r3, [r3, #4]
 8003fda:	681a      	ldr	r2, [r3, #0]
 8003fdc:	683b      	ldr	r3, [r7, #0]
 8003fde:	601a      	str	r2, [r3, #0]

	return 0;
 8003fe0:	2300      	movs	r3, #0
}
 8003fe2:	4618      	mov	r0, r3
 8003fe4:	3714      	adds	r7, #20
 8003fe6:	46bd      	mov	sp, r7
 8003fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fec:	4770      	bx	lr

08003fee <no_os_iterator_insert>:
 * @param after - If true, the item will be inserted after the current position.
 * Otherwise it will be inserted before.
 */
int32_t no_os_iterator_insert(struct no_os_iterator *iter, void *data,
			      bool after)
{
 8003fee:	b580      	push	{r7, lr}
 8003ff0:	b08c      	sub	sp, #48	@ 0x30
 8003ff2:	af00      	add	r7, sp, #0
 8003ff4:	60f8      	str	r0, [r7, #12]
 8003ff6:	60b9      	str	r1, [r7, #8]
 8003ff8:	4613      	mov	r3, r2
 8003ffa:	71fb      	strb	r3, [r7, #7]
	struct no_os_iterator		*it = iter;
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	62bb      	str	r3, [r7, #40]	@ 0x28
	struct no_os_list_elem	*elem;
	struct no_os_list_desc	list_desc;

	if (!it)
 8004000:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004002:	2b00      	cmp	r3, #0
 8004004:	d102      	bne.n	800400c <no_os_iterator_insert+0x1e>
		return -1;
 8004006:	f04f 33ff 	mov.w	r3, #4294967295
 800400a:	e055      	b.n	80040b8 <no_os_iterator_insert+0xca>

	list_desc.priv_desc = iter->list;
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	627b      	str	r3, [r7, #36]	@ 0x24
	if (after && it->elem == it->list->last)
 8004012:	79fb      	ldrb	r3, [r7, #7]
 8004014:	2b00      	cmp	r3, #0
 8004016:	d00e      	beq.n	8004036 <no_os_iterator_insert+0x48>
 8004018:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800401a:	685a      	ldr	r2, [r3, #4]
 800401c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	685b      	ldr	r3, [r3, #4]
 8004022:	429a      	cmp	r2, r3
 8004024:	d107      	bne.n	8004036 <no_os_iterator_insert+0x48>
		return no_os_list_add_last(&list_desc, data);
 8004026:	f107 0310 	add.w	r3, r7, #16
 800402a:	68b9      	ldr	r1, [r7, #8]
 800402c:	4618      	mov	r0, r3
 800402e:	f7ff fddd 	bl	8003bec <no_os_list_add_last>
 8004032:	4603      	mov	r3, r0
 8004034:	e040      	b.n	80040b8 <no_os_iterator_insert+0xca>
	if (!after && it->elem == it->list->first)
 8004036:	79fb      	ldrb	r3, [r7, #7]
 8004038:	f083 0301 	eor.w	r3, r3, #1
 800403c:	b2db      	uxtb	r3, r3
 800403e:	2b00      	cmp	r3, #0
 8004040:	d00e      	beq.n	8004060 <no_os_iterator_insert+0x72>
 8004042:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004044:	685a      	ldr	r2, [r3, #4]
 8004046:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	429a      	cmp	r2, r3
 800404e:	d107      	bne.n	8004060 <no_os_iterator_insert+0x72>
		return no_os_list_add_first(&list_desc, data);
 8004050:	f107 0310 	add.w	r3, r7, #16
 8004054:	68b9      	ldr	r1, [r7, #8]
 8004056:	4618      	mov	r0, r3
 8004058:	f7ff fd93 	bl	8003b82 <no_os_list_add_first>
 800405c:	4603      	mov	r3, r0
 800405e:	e02b      	b.n	80040b8 <no_os_iterator_insert+0xca>

	if (after)
 8004060:	79fb      	ldrb	r3, [r7, #7]
 8004062:	2b00      	cmp	r3, #0
 8004064:	d00a      	beq.n	800407c <no_os_iterator_insert+0x8e>
		elem = create_element(data, it->elem, it->elem->next);
 8004066:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004068:	6859      	ldr	r1, [r3, #4]
 800406a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800406c:	685b      	ldr	r3, [r3, #4]
 800406e:	689b      	ldr	r3, [r3, #8]
 8004070:	461a      	mov	r2, r3
 8004072:	68b8      	ldr	r0, [r7, #8]
 8004074:	f7ff fc35 	bl	80038e2 <create_element>
 8004078:	62f8      	str	r0, [r7, #44]	@ 0x2c
 800407a:	e009      	b.n	8004090 <no_os_iterator_insert+0xa2>
	else
		elem = create_element(data, it->elem->prev, it->elem);
 800407c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800407e:	685b      	ldr	r3, [r3, #4]
 8004080:	6859      	ldr	r1, [r3, #4]
 8004082:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004084:	685b      	ldr	r3, [r3, #4]
 8004086:	461a      	mov	r2, r3
 8004088:	68b8      	ldr	r0, [r7, #8]
 800408a:	f7ff fc2a 	bl	80038e2 <create_element>
 800408e:	62f8      	str	r0, [r7, #44]	@ 0x2c
	if (!elem)
 8004090:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004092:	2b00      	cmp	r3, #0
 8004094:	d102      	bne.n	800409c <no_os_iterator_insert+0xae>
		return -1;
 8004096:	f04f 33ff 	mov.w	r3, #4294967295
 800409a:	e00d      	b.n	80040b8 <no_os_iterator_insert+0xca>

	no_os_update_links(elem->prev, elem, elem->next);
 800409c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800409e:	6858      	ldr	r0, [r3, #4]
 80040a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80040a2:	689b      	ldr	r3, [r3, #8]
 80040a4:	461a      	mov	r2, r3
 80040a6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80040a8:	f7ff fc39 	bl	800391e <no_os_update_links>

	it->list->nb_elements++;
 80040ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	689a      	ldr	r2, [r3, #8]
 80040b2:	3201      	adds	r2, #1
 80040b4:	609a      	str	r2, [r3, #8]

	return 0;
 80040b6:	2300      	movs	r3, #0
}
 80040b8:	4618      	mov	r0, r3
 80040ba:	3730      	adds	r7, #48	@ 0x30
 80040bc:	46bd      	mov	sp, r7
 80040be:	bd80      	pop	{r7, pc}

080040c0 <no_os_mutex_init>:
/**
 * @brief Initialize mutex.
 * @param ptr - Pointer toward the mutex.
 * @return None.
 */
__attribute__((weak)) inline void no_os_mutex_init(void **mutex) {}
 80040c0:	b480      	push	{r7}
 80040c2:	b083      	sub	sp, #12
 80040c4:	af00      	add	r7, sp, #0
 80040c6:	6078      	str	r0, [r7, #4]
 80040c8:	bf00      	nop
 80040ca:	370c      	adds	r7, #12
 80040cc:	46bd      	mov	sp, r7
 80040ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040d2:	4770      	bx	lr

080040d4 <no_os_mutex_lock>:
/**
 * @brief Lock mutex.
 * @param ptr - Pointer toward the mutex.
 * @return None.
 */
__attribute__((weak)) inline void no_os_mutex_lock(void *mutex) {}
 80040d4:	b480      	push	{r7}
 80040d6:	b083      	sub	sp, #12
 80040d8:	af00      	add	r7, sp, #0
 80040da:	6078      	str	r0, [r7, #4]
 80040dc:	bf00      	nop
 80040de:	370c      	adds	r7, #12
 80040e0:	46bd      	mov	sp, r7
 80040e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e6:	4770      	bx	lr

080040e8 <no_os_mutex_unlock>:
/**
 * @brief Unlock mutex.
 * @param ptr - Pointer toward the mutex.
 * @return None.
 */
__attribute((weak)) inline void no_os_mutex_unlock(void *mutex) {}
 80040e8:	b480      	push	{r7}
 80040ea:	b083      	sub	sp, #12
 80040ec:	af00      	add	r7, sp, #0
 80040ee:	6078      	str	r0, [r7, #4]
 80040f0:	bf00      	nop
 80040f2:	370c      	adds	r7, #12
 80040f4:	46bd      	mov	sp, r7
 80040f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040fa:	4770      	bx	lr

080040fc <no_os_mutex_remove>:
/**
 * @brief Remove mutex.
 * @param ptr - Pointer toward the mutex.
 * @return None.
 */
__attribute__((weak)) inline void no_os_mutex_remove(void *mutex) {}
 80040fc:	b480      	push	{r7}
 80040fe:	b083      	sub	sp, #12
 8004100:	af00      	add	r7, sp, #0
 8004102:	6078      	str	r0, [r7, #4]
 8004104:	bf00      	nop
 8004106:	370c      	adds	r7, #12
 8004108:	46bd      	mov	sp, r7
 800410a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800410e:	4770      	bx	lr

08004110 <no_os_pwm_init>:
 * @param param - The structure that contains the PWM parameters.
 * @return 0 in case of success, -1 otherwise.
 */
int32_t no_os_pwm_init(struct no_os_pwm_desc **desc,
		       const struct no_os_pwm_init_param *param)
{
 8004110:	b580      	push	{r7, lr}
 8004112:	b084      	sub	sp, #16
 8004114:	af00      	add	r7, sp, #0
 8004116:	6078      	str	r0, [r7, #4]
 8004118:	6039      	str	r1, [r7, #0]
	int32_t ret;

	if (!param || !param->platform_ops)
 800411a:	683b      	ldr	r3, [r7, #0]
 800411c:	2b00      	cmp	r3, #0
 800411e:	d003      	beq.n	8004128 <no_os_pwm_init+0x18>
 8004120:	683b      	ldr	r3, [r7, #0]
 8004122:	6a1b      	ldr	r3, [r3, #32]
 8004124:	2b00      	cmp	r3, #0
 8004126:	d102      	bne.n	800412e <no_os_pwm_init+0x1e>
		return -EINVAL;
 8004128:	f06f 0315 	mvn.w	r3, #21
 800412c:	e029      	b.n	8004182 <no_os_pwm_init+0x72>

	if (!param->platform_ops->pwm_ops_init)
 800412e:	683b      	ldr	r3, [r7, #0]
 8004130:	6a1b      	ldr	r3, [r3, #32]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	2b00      	cmp	r3, #0
 8004136:	d102      	bne.n	800413e <no_os_pwm_init+0x2e>
		return -ENOSYS;
 8004138:	f06f 0357 	mvn.w	r3, #87	@ 0x57
 800413c:	e021      	b.n	8004182 <no_os_pwm_init+0x72>

	ret = param->platform_ops->pwm_ops_init(desc, param);
 800413e:	683b      	ldr	r3, [r7, #0]
 8004140:	6a1b      	ldr	r3, [r3, #32]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	6839      	ldr	r1, [r7, #0]
 8004146:	6878      	ldr	r0, [r7, #4]
 8004148:	4798      	blx	r3
 800414a:	60f8      	str	r0, [r7, #12]
	if (ret)
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	2b00      	cmp	r3, #0
 8004150:	d001      	beq.n	8004156 <no_os_pwm_init+0x46>
		return ret;
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	e015      	b.n	8004182 <no_os_pwm_init+0x72>

	(*desc)->platform_ops = param->platform_ops;
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	683a      	ldr	r2, [r7, #0]
 800415c:	6a12      	ldr	r2, [r2, #32]
 800415e:	625a      	str	r2, [r3, #36]	@ 0x24

	no_os_mutex_init(&pwm_mutex_table[param->id]);
 8004160:	683b      	ldr	r3, [r7, #0]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	009b      	lsls	r3, r3, #2
 8004166:	4a09      	ldr	r2, [pc, #36]	@ (800418c <no_os_pwm_init+0x7c>)
 8004168:	4413      	add	r3, r2
 800416a:	4618      	mov	r0, r3
 800416c:	f7ff ffa8 	bl	80040c0 <no_os_mutex_init>
	(*desc)->mutex = pwm_mutex_table[param->id];
 8004170:	683b      	ldr	r3, [r7, #0]
 8004172:	681a      	ldr	r2, [r3, #0]
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	4904      	ldr	r1, [pc, #16]	@ (800418c <no_os_pwm_init+0x7c>)
 800417a:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800417e:	601a      	str	r2, [r3, #0]

	return 0;
 8004180:	2300      	movs	r3, #0
}
 8004182:	4618      	mov	r0, r3
 8004184:	3710      	adds	r7, #16
 8004186:	46bd      	mov	sp, r7
 8004188:	bd80      	pop	{r7, pc}
 800418a:	bf00      	nop
 800418c:	20000704 	.word	0x20000704

08004190 <no_os_pwm_remove>:
 * @brief Free the resources allocated by no_os_pwm_init().
 * @param desc - The PWM descriptor.
 * @return 0 in case of success, -1 otherwise.
 */
int32_t no_os_pwm_remove(struct no_os_pwm_desc *desc)
{
 8004190:	b580      	push	{r7, lr}
 8004192:	b082      	sub	sp, #8
 8004194:	af00      	add	r7, sp, #0
 8004196:	6078      	str	r0, [r7, #4]
	if (!desc || !desc->platform_ops)
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	2b00      	cmp	r3, #0
 800419c:	d003      	beq.n	80041a6 <no_os_pwm_remove+0x16>
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d102      	bne.n	80041ac <no_os_pwm_remove+0x1c>
		return -EINVAL;
 80041a6:	f06f 0315 	mvn.w	r3, #21
 80041aa:	e018      	b.n	80041de <no_os_pwm_remove+0x4e>

	if (!desc->platform_ops->pwm_ops_remove)
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d102      	bne.n	80041bc <no_os_pwm_remove+0x2c>
		return -ENOSYS;
 80041b6:	f06f 0357 	mvn.w	r3, #87	@ 0x57
 80041ba:	e010      	b.n	80041de <no_os_pwm_remove+0x4e>

	no_os_mutex_remove(desc->mutex);
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	4618      	mov	r0, r3
 80041c2:	f7ff ff9b 	bl	80040fc <no_os_mutex_remove>
	pwm_mutex_table[desc->id] = NULL;
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	685b      	ldr	r3, [r3, #4]
 80041ca:	4a07      	ldr	r2, [pc, #28]	@ (80041e8 <no_os_pwm_remove+0x58>)
 80041cc:	2100      	movs	r1, #0
 80041ce:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

	return desc->platform_ops->pwm_ops_remove(desc);
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041d8:	6878      	ldr	r0, [r7, #4]
 80041da:	4798      	blx	r3
 80041dc:	4603      	mov	r3, r0
}
 80041de:	4618      	mov	r0, r3
 80041e0:	3708      	adds	r7, #8
 80041e2:	46bd      	mov	sp, r7
 80041e4:	bd80      	pop	{r7, pc}
 80041e6:	bf00      	nop
 80041e8:	20000704 	.word	0x20000704

080041ec <no_os_pwm_enable>:
 * @brief Enable PWM signal generation.
 * @param desc - The PWM descriptor.
 * @return 0 in case of success, -1 otherwise.
 */
int32_t no_os_pwm_enable(struct no_os_pwm_desc *desc)
{
 80041ec:	b580      	push	{r7, lr}
 80041ee:	b082      	sub	sp, #8
 80041f0:	af00      	add	r7, sp, #0
 80041f2:	6078      	str	r0, [r7, #4]
	if (!desc || !desc->platform_ops)
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d003      	beq.n	8004202 <no_os_pwm_enable+0x16>
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d102      	bne.n	8004208 <no_os_pwm_enable+0x1c>
		return -EINVAL;
 8004202:	f06f 0315 	mvn.w	r3, #21
 8004206:	e012      	b.n	800422e <no_os_pwm_enable+0x42>

	if (!desc->platform_ops->pwm_ops_enable)
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800420c:	685b      	ldr	r3, [r3, #4]
 800420e:	2b00      	cmp	r3, #0
 8004210:	d102      	bne.n	8004218 <no_os_pwm_enable+0x2c>
		return -ENOSYS;
 8004212:	f06f 0357 	mvn.w	r3, #87	@ 0x57
 8004216:	e00a      	b.n	800422e <no_os_pwm_enable+0x42>

	no_os_mutex_lock(desc->mutex);
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	4618      	mov	r0, r3
 800421e:	f7ff ff59 	bl	80040d4 <no_os_mutex_lock>
	return desc->platform_ops->pwm_ops_enable(desc);
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004226:	685b      	ldr	r3, [r3, #4]
 8004228:	6878      	ldr	r0, [r7, #4]
 800422a:	4798      	blx	r3
 800422c:	4603      	mov	r3, r0
}
 800422e:	4618      	mov	r0, r3
 8004230:	3708      	adds	r7, #8
 8004232:	46bd      	mov	sp, r7
 8004234:	bd80      	pop	{r7, pc}

08004236 <no_os_pwm_disable>:
 * @brief Disable PWM signal generation.
 * @param desc - The PWM descriptor.
 * @return 0 in case of success, -1 otherwise.
 */
int32_t no_os_pwm_disable(struct no_os_pwm_desc *desc)
{
 8004236:	b580      	push	{r7, lr}
 8004238:	b082      	sub	sp, #8
 800423a:	af00      	add	r7, sp, #0
 800423c:	6078      	str	r0, [r7, #4]
	if (!desc || !desc->platform_ops)
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	2b00      	cmp	r3, #0
 8004242:	d003      	beq.n	800424c <no_os_pwm_disable+0x16>
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004248:	2b00      	cmp	r3, #0
 800424a:	d102      	bne.n	8004252 <no_os_pwm_disable+0x1c>
		return -EINVAL;
 800424c:	f06f 0315 	mvn.w	r3, #21
 8004250:	e012      	b.n	8004278 <no_os_pwm_disable+0x42>

	if (!desc->platform_ops->pwm_ops_disable)
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004256:	689b      	ldr	r3, [r3, #8]
 8004258:	2b00      	cmp	r3, #0
 800425a:	d102      	bne.n	8004262 <no_os_pwm_disable+0x2c>
		return -ENOSYS;
 800425c:	f06f 0357 	mvn.w	r3, #87	@ 0x57
 8004260:	e00a      	b.n	8004278 <no_os_pwm_disable+0x42>

	no_os_mutex_unlock(desc->mutex);
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	4618      	mov	r0, r3
 8004268:	f7ff ff3e 	bl	80040e8 <no_os_mutex_unlock>
	return desc->platform_ops->pwm_ops_disable(desc);
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004270:	689b      	ldr	r3, [r3, #8]
 8004272:	6878      	ldr	r0, [r7, #4]
 8004274:	4798      	blx	r3
 8004276:	4603      	mov	r3, r0
}
 8004278:	4618      	mov	r0, r3
 800427a:	3708      	adds	r7, #8
 800427c:	46bd      	mov	sp, r7
 800427e:	bd80      	pop	{r7, pc}

08004280 <no_os_spi_init>:
 * @param param - The structure that contains the SPI parameters.
 * @return 0 in case of success, -1 otherwise.
 */
int32_t no_os_spi_init(struct no_os_spi_desc **desc,
		       const struct no_os_spi_init_param *param)
{
 8004280:	b580      	push	{r7, lr}
 8004282:	b084      	sub	sp, #16
 8004284:	af00      	add	r7, sp, #0
 8004286:	6078      	str	r0, [r7, #4]
 8004288:	6039      	str	r1, [r7, #0]
	int32_t ret;

	if (!param || !param->platform_ops)
 800428a:	683b      	ldr	r3, [r7, #0]
 800428c:	2b00      	cmp	r3, #0
 800428e:	d003      	beq.n	8004298 <no_os_spi_init+0x18>
 8004290:	683b      	ldr	r3, [r7, #0]
 8004292:	68db      	ldr	r3, [r3, #12]
 8004294:	2b00      	cmp	r3, #0
 8004296:	d102      	bne.n	800429e <no_os_spi_init+0x1e>
		return -EINVAL;
 8004298:	f06f 0315 	mvn.w	r3, #21
 800429c:	e04d      	b.n	800433a <no_os_spi_init+0xba>

	if (!param->platform_ops->init)
 800429e:	683b      	ldr	r3, [r7, #0]
 80042a0:	68db      	ldr	r3, [r3, #12]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d102      	bne.n	80042ae <no_os_spi_init+0x2e>
		return -ENOSYS;
 80042a8:	f06f 0357 	mvn.w	r3, #87	@ 0x57
 80042ac:	e045      	b.n	800433a <no_os_spi_init+0xba>
	if (param->device_id > SPI_MAX_BUS_NUMBER)
 80042ae:	683b      	ldr	r3, [r7, #0]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	2b08      	cmp	r3, #8
 80042b4:	d902      	bls.n	80042bc <no_os_spi_init+0x3c>
		return -EINVAL;
 80042b6:	f06f 0315 	mvn.w	r3, #21
 80042ba:	e03e      	b.n	800433a <no_os_spi_init+0xba>
	// Initializing BUS descriptor
	if (!spi_table[param->device_id]) {
 80042bc:	683b      	ldr	r3, [r7, #0]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	4a20      	ldr	r2, [pc, #128]	@ (8004344 <no_os_spi_init+0xc4>)
 80042c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d108      	bne.n	80042dc <no_os_spi_init+0x5c>
		ret = no_os_spibus_init(param);
 80042ca:	6838      	ldr	r0, [r7, #0]
 80042cc:	f000 f83c 	bl	8004348 <no_os_spibus_init>
 80042d0:	60f8      	str	r0, [r7, #12]
		if (ret)
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d001      	beq.n	80042dc <no_os_spi_init+0x5c>
			return ret;
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	e02e      	b.n	800433a <no_os_spi_init+0xba>
	}
	// Initilize SPI descriptor
	ret = param->platform_ops->init(desc, param);
 80042dc:	683b      	ldr	r3, [r7, #0]
 80042de:	68db      	ldr	r3, [r3, #12]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	6839      	ldr	r1, [r7, #0]
 80042e4:	6878      	ldr	r0, [r7, #4]
 80042e6:	4798      	blx	r3
 80042e8:	60f8      	str	r0, [r7, #12]
	if (ret)
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d001      	beq.n	80042f4 <no_os_spi_init+0x74>
		return ret;
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	e022      	b.n	800433a <no_os_spi_init+0xba>
	(*desc)->bus = spi_table[param->device_id];
 80042f4:	683b      	ldr	r3, [r7, #0]
 80042f6:	681a      	ldr	r2, [r3, #0]
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	4911      	ldr	r1, [pc, #68]	@ (8004344 <no_os_spi_init+0xc4>)
 80042fe:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8004302:	601a      	str	r2, [r3, #0]
	(*desc)->bus->slave_number++;
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	791a      	ldrb	r2, [r3, #4]
 800430c:	3201      	adds	r2, #1
 800430e:	b2d2      	uxtb	r2, r2
 8004310:	711a      	strb	r2, [r3, #4]
	(*desc)->platform_ops = param->platform_ops;
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	683a      	ldr	r2, [r7, #0]
 8004318:	68d2      	ldr	r2, [r2, #12]
 800431a:	611a      	str	r2, [r3, #16]
	(*desc)->parent = param->parent;
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	683a      	ldr	r2, [r7, #0]
 8004322:	69d2      	ldr	r2, [r2, #28]
 8004324:	621a      	str	r2, [r3, #32]
	(*desc)->platform_delays = param->platform_delays;
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	683a      	ldr	r2, [r7, #0]
 800432c:	3314      	adds	r3, #20
 800432e:	3210      	adds	r2, #16
 8004330:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004334:	e883 0003 	stmia.w	r3, {r0, r1}

	return 0;
 8004338:	2300      	movs	r3, #0
}
 800433a:	4618      	mov	r0, r3
 800433c:	3710      	adds	r7, #16
 800433e:	46bd      	mov	sp, r7
 8004340:	bd80      	pop	{r7, pc}
 8004342:	bf00      	nop
 8004344:	20000718 	.word	0x20000718

08004348 <no_os_spibus_init>:
 * @brief Initialize the SPI bus communication peripheral.
 * @param param - The structure that containes the SPI bus parameters
 * @return 0 in case of success, error code otherwise
*/
int32_t no_os_spibus_init(const struct no_os_spi_init_param *param)
{
 8004348:	b580      	push	{r7, lr}
 800434a:	b084      	sub	sp, #16
 800434c:	af00      	add	r7, sp, #0
 800434e:	6078      	str	r0, [r7, #4]
	struct no_os_spibus_desc *bus = (struct no_os_spibus_desc *)no_os_calloc(1,
 8004350:	211c      	movs	r1, #28
 8004352:	2001      	movs	r0, #1
 8004354:	f7fe fdca 	bl	8002eec <no_os_calloc>
 8004358:	60f8      	str	r0, [r7, #12]
					sizeof(struct no_os_spibus_desc));

	if (!bus)
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	2b00      	cmp	r3, #0
 800435e:	d102      	bne.n	8004366 <no_os_spibus_init+0x1e>
		return -ENOMEM;
 8004360:	f06f 030b 	mvn.w	r3, #11
 8004364:	e025      	b.n	80043b2 <no_os_spibus_init+0x6a>

	no_os_mutex_init(&(bus->mutex));
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	4618      	mov	r0, r3
 800436a:	f7ff fea9 	bl	80040c0 <no_os_mutex_init>

	bus->slave_number = 0;
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	2200      	movs	r2, #0
 8004372:	711a      	strb	r2, [r3, #4]
	bus->device_id = param->device_id;
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681a      	ldr	r2, [r3, #0]
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	609a      	str	r2, [r3, #8]
	bus->max_speed_hz = param->max_speed_hz;
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	685a      	ldr	r2, [r3, #4]
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	60da      	str	r2, [r3, #12]
	bus->mode = param->mode;
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	7a5a      	ldrb	r2, [r3, #9]
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	741a      	strb	r2, [r3, #16]
	bus->bit_order = param->bit_order;
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	7a9a      	ldrb	r2, [r3, #10]
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	745a      	strb	r2, [r3, #17]
	bus->platform_ops = param->platform_ops;
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	68da      	ldr	r2, [r3, #12]
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	615a      	str	r2, [r3, #20]
	bus->extra = param->extra;
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	699a      	ldr	r2, [r3, #24]
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	619a      	str	r2, [r3, #24]

	spi_table[param->device_id] = bus;
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	4904      	ldr	r1, [pc, #16]	@ (80043bc <no_os_spibus_init+0x74>)
 80043aa:	68fa      	ldr	r2, [r7, #12]
 80043ac:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	return 0;
 80043b0:	2300      	movs	r3, #0
}
 80043b2:	4618      	mov	r0, r3
 80043b4:	3710      	adds	r7, #16
 80043b6:	46bd      	mov	sp, r7
 80043b8:	bd80      	pop	{r7, pc}
 80043ba:	bf00      	nop
 80043bc:	20000718 	.word	0x20000718

080043c0 <no_os_spi_remove>:
 * @brief Free the resources allocated by no_os_spi_init().
 * @param desc - The SPI descriptor.
 * @return 0 in case of success, -1 otherwise.
 */
int32_t no_os_spi_remove(struct no_os_spi_desc *desc)
{
 80043c0:	b580      	push	{r7, lr}
 80043c2:	b082      	sub	sp, #8
 80043c4:	af00      	add	r7, sp, #0
 80043c6:	6078      	str	r0, [r7, #4]
	if (!desc || !desc->platform_ops)
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d003      	beq.n	80043d6 <no_os_spi_remove+0x16>
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	691b      	ldr	r3, [r3, #16]
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d102      	bne.n	80043dc <no_os_spi_remove+0x1c>
		return -EINVAL;
 80043d6:	f06f 0315 	mvn.w	r3, #21
 80043da:	e017      	b.n	800440c <no_os_spi_remove+0x4c>

	if (desc->bus)
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d005      	beq.n	80043f0 <no_os_spi_remove+0x30>
		no_os_spibus_remove(desc->bus->device_id);
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	689b      	ldr	r3, [r3, #8]
 80043ea:	4618      	mov	r0, r3
 80043ec:	f000 f812 	bl	8004414 <no_os_spibus_remove>

	if (!desc->platform_ops->remove)
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	691b      	ldr	r3, [r3, #16]
 80043f4:	695b      	ldr	r3, [r3, #20]
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d102      	bne.n	8004400 <no_os_spi_remove+0x40>
		return -ENOSYS;
 80043fa:	f06f 0357 	mvn.w	r3, #87	@ 0x57
 80043fe:	e005      	b.n	800440c <no_os_spi_remove+0x4c>
	return desc->platform_ops->remove(desc);
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	691b      	ldr	r3, [r3, #16]
 8004404:	695b      	ldr	r3, [r3, #20]
 8004406:	6878      	ldr	r0, [r7, #4]
 8004408:	4798      	blx	r3
 800440a:	4603      	mov	r3, r0
}
 800440c:	4618      	mov	r0, r3
 800440e:	3708      	adds	r7, #8
 8004410:	46bd      	mov	sp, r7
 8004412:	bd80      	pop	{r7, pc}

08004414 <no_os_spibus_remove>:
/**
 * @brief Removes SPI bus instance
 * @param bus_number - SPI bus number
*/
void no_os_spibus_remove(uint32_t bus_number)
{
 8004414:	b580      	push	{r7, lr}
 8004416:	b084      	sub	sp, #16
 8004418:	af00      	add	r7, sp, #0
 800441a:	6078      	str	r0, [r7, #4]
	struct no_os_spibus_desc *bus = (struct no_os_spibus_desc *)
 800441c:	4a14      	ldr	r2, [pc, #80]	@ (8004470 <no_os_spibus_remove+0x5c>)
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004424:	60fb      	str	r3, [r7, #12]
					spi_table[bus_number];

	if (bus->slave_number > 0)
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	791b      	ldrb	r3, [r3, #4]
 800442a:	2b00      	cmp	r3, #0
 800442c:	d005      	beq.n	800443a <no_os_spibus_remove+0x26>
		bus->slave_number--;
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	791b      	ldrb	r3, [r3, #4]
 8004432:	3b01      	subs	r3, #1
 8004434:	b2da      	uxtb	r2, r3
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	711a      	strb	r2, [r3, #4]

	if (bus->slave_number == 0) {
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	791b      	ldrb	r3, [r3, #4]
 800443e:	2b00      	cmp	r3, #0
 8004440:	d111      	bne.n	8004466 <no_os_spibus_remove+0x52>
		no_os_mutex_remove(bus->mutex);
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	4618      	mov	r0, r3
 8004448:	f7ff fe58 	bl	80040fc <no_os_mutex_remove>

		if (bus) {
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	2b00      	cmp	r3, #0
 8004450:	d009      	beq.n	8004466 <no_os_spibus_remove+0x52>
			no_os_free(bus);
 8004452:	68f8      	ldr	r0, [r7, #12]
 8004454:	f7fe fd58 	bl	8002f08 <no_os_free>
			bus = NULL;
 8004458:	2300      	movs	r3, #0
 800445a:	60fb      	str	r3, [r7, #12]
			spi_table[bus_number] = NULL;
 800445c:	4a04      	ldr	r2, [pc, #16]	@ (8004470 <no_os_spibus_remove+0x5c>)
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	2100      	movs	r1, #0
 8004462:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		}
	}
}
 8004466:	bf00      	nop
 8004468:	3710      	adds	r7, #16
 800446a:	46bd      	mov	sp, r7
 800446c:	bd80      	pop	{r7, pc}
 800446e:	bf00      	nop
 8004470:	20000718 	.word	0x20000718

08004474 <no_os_spi_write_and_read>:
 * @return 0 in case of success, -1 otherwise.
 */
int32_t no_os_spi_write_and_read(struct no_os_spi_desc *desc,
				 uint8_t *data,
				 uint16_t bytes_number)
{
 8004474:	b580      	push	{r7, lr}
 8004476:	b086      	sub	sp, #24
 8004478:	af00      	add	r7, sp, #0
 800447a:	60f8      	str	r0, [r7, #12]
 800447c:	60b9      	str	r1, [r7, #8]
 800447e:	4613      	mov	r3, r2
 8004480:	80fb      	strh	r3, [r7, #6]
	int32_t ret;

	if (!desc || !desc->platform_ops)
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	2b00      	cmp	r3, #0
 8004486:	d003      	beq.n	8004490 <no_os_spi_write_and_read+0x1c>
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	691b      	ldr	r3, [r3, #16]
 800448c:	2b00      	cmp	r3, #0
 800448e:	d102      	bne.n	8004496 <no_os_spi_write_and_read+0x22>
		return -EINVAL;
 8004490:	f06f 0315 	mvn.w	r3, #21
 8004494:	e01c      	b.n	80044d0 <no_os_spi_write_and_read+0x5c>

	if (!desc->platform_ops->write_and_read)
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	691b      	ldr	r3, [r3, #16]
 800449a:	685b      	ldr	r3, [r3, #4]
 800449c:	2b00      	cmp	r3, #0
 800449e:	d102      	bne.n	80044a6 <no_os_spi_write_and_read+0x32>
		return -ENOSYS;
 80044a0:	f06f 0357 	mvn.w	r3, #87	@ 0x57
 80044a4:	e014      	b.n	80044d0 <no_os_spi_write_and_read+0x5c>

	no_os_mutex_lock(desc->bus->mutex);
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	4618      	mov	r0, r3
 80044ae:	f7ff fe11 	bl	80040d4 <no_os_mutex_lock>
	ret =  desc->platform_ops->write_and_read(desc, data, bytes_number);
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	691b      	ldr	r3, [r3, #16]
 80044b6:	685b      	ldr	r3, [r3, #4]
 80044b8:	88fa      	ldrh	r2, [r7, #6]
 80044ba:	68b9      	ldr	r1, [r7, #8]
 80044bc:	68f8      	ldr	r0, [r7, #12]
 80044be:	4798      	blx	r3
 80044c0:	6178      	str	r0, [r7, #20]
	no_os_mutex_unlock(desc->bus->mutex);
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	4618      	mov	r0, r3
 80044ca:	f7ff fe0d 	bl	80040e8 <no_os_mutex_unlock>

	return ret;
 80044ce:	697b      	ldr	r3, [r7, #20]
}
 80044d0:	4618      	mov	r0, r3
 80044d2:	3718      	adds	r7, #24
 80044d4:	46bd      	mov	sp, r7
 80044d6:	bd80      	pop	{r7, pc}

080044d8 <no_os_find_first_set_bit>:

/**
 * Find first set bit in word.
 */
uint32_t no_os_find_first_set_bit(uint32_t word)
{
 80044d8:	b480      	push	{r7}
 80044da:	b085      	sub	sp, #20
 80044dc:	af00      	add	r7, sp, #0
 80044de:	6078      	str	r0, [r7, #4]
	uint32_t first_set_bit = 0;
 80044e0:	2300      	movs	r3, #0
 80044e2:	60fb      	str	r3, [r7, #12]

	while (word) {
 80044e4:	e00c      	b.n	8004500 <no_os_find_first_set_bit+0x28>
		if (word & 0x1)
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	f003 0301 	and.w	r3, r3, #1
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d001      	beq.n	80044f4 <no_os_find_first_set_bit+0x1c>
			return first_set_bit;
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	e009      	b.n	8004508 <no_os_find_first_set_bit+0x30>
		word >>= 1;
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	085b      	lsrs	r3, r3, #1
 80044f8:	607b      	str	r3, [r7, #4]
		first_set_bit ++;
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	3301      	adds	r3, #1
 80044fe:	60fb      	str	r3, [r7, #12]
	while (word) {
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	2b00      	cmp	r3, #0
 8004504:	d1ef      	bne.n	80044e6 <no_os_find_first_set_bit+0xe>
	}

	return 32;
 8004506:	2320      	movs	r3, #32
}
 8004508:	4618      	mov	r0, r3
 800450a:	3714      	adds	r7, #20
 800450c:	46bd      	mov	sp, r7
 800450e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004512:	4770      	bx	lr

08004514 <no_os_field_prep>:

/**
 * Shift the value and apply the specified mask.
 */
uint32_t no_os_field_prep(uint32_t mask, uint32_t val)
{
 8004514:	b580      	push	{r7, lr}
 8004516:	b082      	sub	sp, #8
 8004518:	af00      	add	r7, sp, #0
 800451a:	6078      	str	r0, [r7, #4]
 800451c:	6039      	str	r1, [r7, #0]
	return (val << no_os_find_first_set_bit(mask)) & mask;
 800451e:	6878      	ldr	r0, [r7, #4]
 8004520:	f7ff ffda 	bl	80044d8 <no_os_find_first_set_bit>
 8004524:	4602      	mov	r2, r0
 8004526:	683b      	ldr	r3, [r7, #0]
 8004528:	fa03 f202 	lsl.w	r2, r3, r2
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	4013      	ands	r3, r2
}
 8004530:	4618      	mov	r0, r3
 8004532:	3708      	adds	r7, #8
 8004534:	46bd      	mov	sp, r7
 8004536:	bd80      	pop	{r7, pc}

08004538 <no_os_field_get>:

/**
 * Get a field specified by a mask from a word.
 */
uint32_t no_os_field_get(uint32_t mask, uint32_t word)
{
 8004538:	b590      	push	{r4, r7, lr}
 800453a:	b083      	sub	sp, #12
 800453c:	af00      	add	r7, sp, #0
 800453e:	6078      	str	r0, [r7, #4]
 8004540:	6039      	str	r1, [r7, #0]
	return (word & mask) >> no_os_find_first_set_bit(mask);
 8004542:	683a      	ldr	r2, [r7, #0]
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	ea02 0403 	and.w	r4, r2, r3
 800454a:	6878      	ldr	r0, [r7, #4]
 800454c:	f7ff ffc4 	bl	80044d8 <no_os_find_first_set_bit>
 8004550:	4603      	mov	r3, r0
 8004552:	fa24 f303 	lsr.w	r3, r4, r3
}
 8004556:	4618      	mov	r0, r3
 8004558:	370c      	adds	r7, #12
 800455a:	46bd      	mov	sp, r7
 800455c:	bd90      	pop	{r4, r7, pc}
	...

08004560 <no_os_udelay>:
#pragma GCC push_options
#pragma GCC optimize ("O3")
void no_os_udelay(uint32_t usecs)
{
	static bool firstrun = true;
	volatile uint32_t cycles = (SystemCoreClock / 1000000L) * usecs;
 8004560:	4b13      	ldr	r3, [pc, #76]	@ (80045b0 <no_os_udelay+0x50>)
 8004562:	4a14      	ldr	r2, [pc, #80]	@ (80045b4 <no_os_udelay+0x54>)
 8004564:	681b      	ldr	r3, [r3, #0]
	if (firstrun) {
 8004566:	4914      	ldr	r1, [pc, #80]	@ (80045b8 <no_os_udelay+0x58>)
	volatile uint32_t cycles = (SystemCoreClock / 1000000L) * usecs;
 8004568:	fba2 2303 	umull	r2, r3, r2, r3
{
 800456c:	b082      	sub	sp, #8
	volatile uint32_t cycles = (SystemCoreClock / 1000000L) * usecs;
 800456e:	0c9b      	lsrs	r3, r3, #18
	if (firstrun) {
 8004570:	780a      	ldrb	r2, [r1, #0]
	volatile uint32_t cycles = (SystemCoreClock / 1000000L) * usecs;
 8004572:	fb00 f303 	mul.w	r3, r0, r3
 8004576:	9300      	str	r3, [sp, #0]
	if (firstrun) {
 8004578:	b17a      	cbz	r2, 800459a <no_os_udelay+0x3a>
		CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 800457a:	4810      	ldr	r0, [pc, #64]	@ (80045bc <no_os_udelay+0x5c>)
#ifdef STM32F7
		DWT->LAR = 0xC5ACCE55;
#endif
		DWT->CTRL |= 1;
 800457c:	4a10      	ldr	r2, [pc, #64]	@ (80045c0 <no_os_udelay+0x60>)
		CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 800457e:	f8d0 30fc 	ldr.w	r3, [r0, #252]	@ 0xfc
 8004582:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004586:	f8c0 30fc 	str.w	r3, [r0, #252]	@ 0xfc
		DWT->CTRL |= 1;
 800458a:	6813      	ldr	r3, [r2, #0]
		firstrun = false;
 800458c:	f04f 0c00 	mov.w	ip, #0
		DWT->CTRL |= 1;
 8004590:	f043 0301 	orr.w	r3, r3, #1
 8004594:	6013      	str	r3, [r2, #0]
		firstrun = false;
 8004596:	f881 c000 	strb.w	ip, [r1]
	}
	volatile uint32_t start = DWT->CYCCNT;
 800459a:	4809      	ldr	r0, [pc, #36]	@ (80045c0 <no_os_udelay+0x60>)
 800459c:	6843      	ldr	r3, [r0, #4]
 800459e:	9301      	str	r3, [sp, #4]
	while(DWT->CYCCNT - start < cycles);
 80045a0:	6843      	ldr	r3, [r0, #4]
 80045a2:	9901      	ldr	r1, [sp, #4]
 80045a4:	9a00      	ldr	r2, [sp, #0]
 80045a6:	1a5b      	subs	r3, r3, r1
 80045a8:	4293      	cmp	r3, r2
 80045aa:	d3f9      	bcc.n	80045a0 <no_os_udelay+0x40>
}
 80045ac:	b002      	add	sp, #8
 80045ae:	4770      	bx	lr
 80045b0:	20000088 	.word	0x20000088
 80045b4:	431bde83 	.word	0x431bde83
 80045b8:	20000000 	.word	0x20000000
 80045bc:	e000ed00 	.word	0xe000ed00
 80045c0:	e0001000 	.word	0xe0001000

080045c4 <_gpio_init>:
 * @param param - The structure that contains the GPIO parameters.
 * @return 0 in case of success, -1 otherwise.
 */
static int32_t _gpio_init(struct no_os_gpio_desc *desc,
			  const struct no_os_gpio_init_param *param)
{
 80045c4:	b580      	push	{r7, lr}
 80045c6:	b08e      	sub	sp, #56	@ 0x38
 80045c8:	af00      	add	r7, sp, #0
 80045ca:	6078      	str	r0, [r7, #4]
 80045cc:	6039      	str	r1, [r7, #0]
	int32_t ret = 0;
 80045ce:	2300      	movs	r3, #0
 80045d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
	struct stm32_gpio_desc *extra = desc->extra;
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	691b      	ldr	r3, [r3, #16]
 80045d6:	62bb      	str	r3, [r7, #40]	@ 0x28
	struct stm32_gpio_init_param *pextra = param->extra;
 80045d8:	683b      	ldr	r3, [r7, #0]
 80045da:	691b      	ldr	r3, [r3, #16]
 80045dc:	627b      	str	r3, [r7, #36]	@ 0x24
	uint32_t mode = GPIO_MODE_INPUT;
 80045de:	2300      	movs	r3, #0
 80045e0:	637b      	str	r3, [r7, #52]	@ 0x34
	uint32_t speed = GPIO_SPEED_FREQ_LOW;
 80045e2:	2300      	movs	r3, #0
 80045e4:	633b      	str	r3, [r7, #48]	@ 0x30

	if (!param)
 80045e6:	683b      	ldr	r3, [r7, #0]
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d102      	bne.n	80045f2 <_gpio_init+0x2e>
		return -EINVAL;
 80045ec:	f06f 0315 	mvn.w	r3, #21
 80045f0:	e116      	b.n	8004820 <_gpio_init+0x25c>

	/* enable gpio port in RCC */
	if (param->port == 0) {
 80045f2:	683b      	ldr	r3, [r7, #0]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d111      	bne.n	800461e <_gpio_init+0x5a>
		__HAL_RCC_GPIOA_CLK_ENABLE();
 80045fa:	2300      	movs	r3, #0
 80045fc:	623b      	str	r3, [r7, #32]
 80045fe:	4b8a      	ldr	r3, [pc, #552]	@ (8004828 <_gpio_init+0x264>)
 8004600:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004602:	4a89      	ldr	r2, [pc, #548]	@ (8004828 <_gpio_init+0x264>)
 8004604:	f043 0301 	orr.w	r3, r3, #1
 8004608:	6313      	str	r3, [r2, #48]	@ 0x30
 800460a:	4b87      	ldr	r3, [pc, #540]	@ (8004828 <_gpio_init+0x264>)
 800460c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800460e:	f003 0301 	and.w	r3, r3, #1
 8004612:	623b      	str	r3, [r7, #32]
 8004614:	6a3b      	ldr	r3, [r7, #32]
		extra->port = GPIOA;
 8004616:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004618:	4a84      	ldr	r2, [pc, #528]	@ (800482c <_gpio_init+0x268>)
 800461a:	601a      	str	r2, [r3, #0]
 800461c:	e070      	b.n	8004700 <_gpio_init+0x13c>
	}
#ifdef GPIOB
	else if (param->port == 1) {
 800461e:	683b      	ldr	r3, [r7, #0]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	2b01      	cmp	r3, #1
 8004624:	d111      	bne.n	800464a <_gpio_init+0x86>
		__HAL_RCC_GPIOB_CLK_ENABLE();
 8004626:	2300      	movs	r3, #0
 8004628:	61fb      	str	r3, [r7, #28]
 800462a:	4b7f      	ldr	r3, [pc, #508]	@ (8004828 <_gpio_init+0x264>)
 800462c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800462e:	4a7e      	ldr	r2, [pc, #504]	@ (8004828 <_gpio_init+0x264>)
 8004630:	f043 0302 	orr.w	r3, r3, #2
 8004634:	6313      	str	r3, [r2, #48]	@ 0x30
 8004636:	4b7c      	ldr	r3, [pc, #496]	@ (8004828 <_gpio_init+0x264>)
 8004638:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800463a:	f003 0302 	and.w	r3, r3, #2
 800463e:	61fb      	str	r3, [r7, #28]
 8004640:	69fb      	ldr	r3, [r7, #28]
		extra->port = GPIOB;
 8004642:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004644:	4a7a      	ldr	r2, [pc, #488]	@ (8004830 <_gpio_init+0x26c>)
 8004646:	601a      	str	r2, [r3, #0]
 8004648:	e05a      	b.n	8004700 <_gpio_init+0x13c>
	}
#endif
#ifdef GPIOC
	else if (param->port == 2) {
 800464a:	683b      	ldr	r3, [r7, #0]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	2b02      	cmp	r3, #2
 8004650:	d111      	bne.n	8004676 <_gpio_init+0xb2>
		__HAL_RCC_GPIOC_CLK_ENABLE();
 8004652:	2300      	movs	r3, #0
 8004654:	61bb      	str	r3, [r7, #24]
 8004656:	4b74      	ldr	r3, [pc, #464]	@ (8004828 <_gpio_init+0x264>)
 8004658:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800465a:	4a73      	ldr	r2, [pc, #460]	@ (8004828 <_gpio_init+0x264>)
 800465c:	f043 0304 	orr.w	r3, r3, #4
 8004660:	6313      	str	r3, [r2, #48]	@ 0x30
 8004662:	4b71      	ldr	r3, [pc, #452]	@ (8004828 <_gpio_init+0x264>)
 8004664:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004666:	f003 0304 	and.w	r3, r3, #4
 800466a:	61bb      	str	r3, [r7, #24]
 800466c:	69bb      	ldr	r3, [r7, #24]
		extra->port = GPIOC;
 800466e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004670:	4a70      	ldr	r2, [pc, #448]	@ (8004834 <_gpio_init+0x270>)
 8004672:	601a      	str	r2, [r3, #0]
 8004674:	e044      	b.n	8004700 <_gpio_init+0x13c>
	}
#endif
#ifdef GPIOD
	else if (param->port == 3) {
 8004676:	683b      	ldr	r3, [r7, #0]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	2b03      	cmp	r3, #3
 800467c:	d111      	bne.n	80046a2 <_gpio_init+0xde>
		__HAL_RCC_GPIOD_CLK_ENABLE();
 800467e:	2300      	movs	r3, #0
 8004680:	617b      	str	r3, [r7, #20]
 8004682:	4b69      	ldr	r3, [pc, #420]	@ (8004828 <_gpio_init+0x264>)
 8004684:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004686:	4a68      	ldr	r2, [pc, #416]	@ (8004828 <_gpio_init+0x264>)
 8004688:	f043 0308 	orr.w	r3, r3, #8
 800468c:	6313      	str	r3, [r2, #48]	@ 0x30
 800468e:	4b66      	ldr	r3, [pc, #408]	@ (8004828 <_gpio_init+0x264>)
 8004690:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004692:	f003 0308 	and.w	r3, r3, #8
 8004696:	617b      	str	r3, [r7, #20]
 8004698:	697b      	ldr	r3, [r7, #20]
		extra->port = GPIOD;
 800469a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800469c:	4a66      	ldr	r2, [pc, #408]	@ (8004838 <_gpio_init+0x274>)
 800469e:	601a      	str	r2, [r3, #0]
 80046a0:	e02e      	b.n	8004700 <_gpio_init+0x13c>
	}
#endif
#ifdef GPIOE
	else if (param->port == 4) {
 80046a2:	683b      	ldr	r3, [r7, #0]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	2b04      	cmp	r3, #4
 80046a8:	d111      	bne.n	80046ce <_gpio_init+0x10a>
		__HAL_RCC_GPIOE_CLK_ENABLE();
 80046aa:	2300      	movs	r3, #0
 80046ac:	613b      	str	r3, [r7, #16]
 80046ae:	4b5e      	ldr	r3, [pc, #376]	@ (8004828 <_gpio_init+0x264>)
 80046b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046b2:	4a5d      	ldr	r2, [pc, #372]	@ (8004828 <_gpio_init+0x264>)
 80046b4:	f043 0310 	orr.w	r3, r3, #16
 80046b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80046ba:	4b5b      	ldr	r3, [pc, #364]	@ (8004828 <_gpio_init+0x264>)
 80046bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046be:	f003 0310 	and.w	r3, r3, #16
 80046c2:	613b      	str	r3, [r7, #16]
 80046c4:	693b      	ldr	r3, [r7, #16]
		extra->port = GPIOE;
 80046c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046c8:	4a5c      	ldr	r2, [pc, #368]	@ (800483c <_gpio_init+0x278>)
 80046ca:	601a      	str	r2, [r3, #0]
 80046cc:	e018      	b.n	8004700 <_gpio_init+0x13c>
		__HAL_RCC_GPIOG_CLK_ENABLE();
		extra->port = GPIOG;
	}
#endif
#ifdef GPIOH
	else if (param->port == 7) {
 80046ce:	683b      	ldr	r3, [r7, #0]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	2b07      	cmp	r3, #7
 80046d4:	d111      	bne.n	80046fa <_gpio_init+0x136>
		__HAL_RCC_GPIOH_CLK_ENABLE();
 80046d6:	2300      	movs	r3, #0
 80046d8:	60fb      	str	r3, [r7, #12]
 80046da:	4b53      	ldr	r3, [pc, #332]	@ (8004828 <_gpio_init+0x264>)
 80046dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046de:	4a52      	ldr	r2, [pc, #328]	@ (8004828 <_gpio_init+0x264>)
 80046e0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80046e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80046e6:	4b50      	ldr	r3, [pc, #320]	@ (8004828 <_gpio_init+0x264>)
 80046e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80046ee:	60fb      	str	r3, [r7, #12]
 80046f0:	68fb      	ldr	r3, [r7, #12]
		extra->port = GPIOH;
 80046f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046f4:	4a52      	ldr	r2, [pc, #328]	@ (8004840 <_gpio_init+0x27c>)
 80046f6:	601a      	str	r2, [r3, #0]
 80046f8:	e002      	b.n	8004700 <_gpio_init+0x13c>
		__HAL_RCC_GPIOK_CLK_ENABLE();
		extra->port = GPIOK;
	}
#endif
	else
		return -EINVAL;
 80046fa:	f06f 0315 	mvn.w	r3, #21
 80046fe:	e08f      	b.n	8004820 <_gpio_init+0x25c>

	if (param->extra) {
 8004700:	683b      	ldr	r3, [r7, #0]
 8004702:	691b      	ldr	r3, [r3, #16]
 8004704:	2b00      	cmp	r3, #0
 8004706:	d005      	beq.n	8004714 <_gpio_init+0x150>
		mode = pextra->mode;
 8004708:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	637b      	str	r3, [r7, #52]	@ 0x34
		speed = pextra->speed;
 800470e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004710:	685b      	ldr	r3, [r3, #4]
 8004712:	633b      	str	r3, [r7, #48]	@ 0x30
	}

	if (!IS_GPIO_MODE(mode))
 8004714:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004716:	2b00      	cmp	r3, #0
 8004718:	d029      	beq.n	800476e <_gpio_init+0x1aa>
 800471a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800471c:	2b01      	cmp	r3, #1
 800471e:	d026      	beq.n	800476e <_gpio_init+0x1aa>
 8004720:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004722:	2b11      	cmp	r3, #17
 8004724:	d023      	beq.n	800476e <_gpio_init+0x1aa>
 8004726:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004728:	2b02      	cmp	r3, #2
 800472a:	d020      	beq.n	800476e <_gpio_init+0x1aa>
 800472c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800472e:	2b12      	cmp	r3, #18
 8004730:	d01d      	beq.n	800476e <_gpio_init+0x1aa>
 8004732:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004734:	f5b3 1f88 	cmp.w	r3, #1114112	@ 0x110000
 8004738:	d019      	beq.n	800476e <_gpio_init+0x1aa>
 800473a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800473c:	f5b3 1f04 	cmp.w	r3, #2162688	@ 0x210000
 8004740:	d015      	beq.n	800476e <_gpio_init+0x1aa>
 8004742:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004744:	f5b3 1f44 	cmp.w	r3, #3211264	@ 0x310000
 8004748:	d011      	beq.n	800476e <_gpio_init+0x1aa>
 800474a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800474c:	f5b3 1f90 	cmp.w	r3, #1179648	@ 0x120000
 8004750:	d00d      	beq.n	800476e <_gpio_init+0x1aa>
 8004752:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004754:	f5b3 1f08 	cmp.w	r3, #2228224	@ 0x220000
 8004758:	d009      	beq.n	800476e <_gpio_init+0x1aa>
 800475a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800475c:	f5b3 1f48 	cmp.w	r3, #3276800	@ 0x320000
 8004760:	d005      	beq.n	800476e <_gpio_init+0x1aa>
 8004762:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004764:	2b03      	cmp	r3, #3
 8004766:	d002      	beq.n	800476e <_gpio_init+0x1aa>
		return -EINVAL;
 8004768:	f06f 0315 	mvn.w	r3, #21
 800476c:	e058      	b.n	8004820 <_gpio_init+0x25c>

	switch (mode) {
 800476e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004770:	2b11      	cmp	r3, #17
 8004772:	d010      	beq.n	8004796 <_gpio_init+0x1d2>
 8004774:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004776:	2b11      	cmp	r3, #17
 8004778:	d80a      	bhi.n	8004790 <_gpio_init+0x1cc>
 800477a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800477c:	2b01      	cmp	r3, #1
 800477e:	d90a      	bls.n	8004796 <_gpio_init+0x1d2>
 8004780:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004782:	2b02      	cmp	r3, #2
 8004784:	d104      	bne.n	8004790 <_gpio_init+0x1cc>
	case GPIO_MODE_INPUT:
	case GPIO_MODE_OUTPUT_PP:
	case GPIO_MODE_OUTPUT_OD:
		break;
	case GPIO_MODE_AF_PP:
		extra->gpio_config.Alternate = pextra->alternate;
 8004786:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004788:	689a      	ldr	r2, [r3, #8]
 800478a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800478c:	615a      	str	r2, [r3, #20]
		break;
 800478e:	e003      	b.n	8004798 <_gpio_init+0x1d4>
	default:
		return -EINVAL;
 8004790:	f06f 0315 	mvn.w	r3, #21
 8004794:	e044      	b.n	8004820 <_gpio_init+0x25c>
		break;
 8004796:	bf00      	nop
	}

	/* copy the settings to gpio descriptor */
	desc->port = param->port;
 8004798:	683b      	ldr	r3, [r7, #0]
 800479a:	681a      	ldr	r2, [r3, #0]
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	601a      	str	r2, [r3, #0]
	desc->number = param->number;
 80047a0:	683b      	ldr	r3, [r7, #0]
 80047a2:	685a      	ldr	r2, [r3, #4]
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	605a      	str	r2, [r3, #4]
	desc->pull = param->pull;
 80047a8:	683b      	ldr	r3, [r7, #0]
 80047aa:	7a1a      	ldrb	r2, [r3, #8]
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	721a      	strb	r2, [r3, #8]

	switch (param->pull) {
 80047b0:	683b      	ldr	r3, [r7, #0]
 80047b2:	7a1b      	ldrb	r3, [r3, #8]
 80047b4:	2b04      	cmp	r3, #4
 80047b6:	d819      	bhi.n	80047ec <_gpio_init+0x228>
 80047b8:	a201      	add	r2, pc, #4	@ (adr r2, 80047c0 <_gpio_init+0x1fc>)
 80047ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047be:	bf00      	nop
 80047c0:	080047d5 	.word	0x080047d5
 80047c4:	080047dd 	.word	0x080047dd
 80047c8:	080047e5 	.word	0x080047e5
 80047cc:	080047dd 	.word	0x080047dd
 80047d0:	080047e5 	.word	0x080047e5
	case NO_OS_PULL_NONE:
		extra->gpio_config.Pull = GPIO_NOPULL;
 80047d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047d6:	2200      	movs	r2, #0
 80047d8:	60da      	str	r2, [r3, #12]
		break;
 80047da:	e00a      	b.n	80047f2 <_gpio_init+0x22e>
	case NO_OS_PULL_UP:
	case NO_OS_PULL_UP_WEAK:
		extra->gpio_config.Pull = GPIO_PULLUP;
 80047dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047de:	2201      	movs	r2, #1
 80047e0:	60da      	str	r2, [r3, #12]
		break;
 80047e2:	e006      	b.n	80047f2 <_gpio_init+0x22e>
	case NO_OS_PULL_DOWN:
	case NO_OS_PULL_DOWN_WEAK:
		extra->gpio_config.Pull = GPIO_PULLDOWN;
 80047e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047e6:	2202      	movs	r2, #2
 80047e8:	60da      	str	r2, [r3, #12]
		break;
 80047ea:	e002      	b.n	80047f2 <_gpio_init+0x22e>
	default:
		return -EINVAL;
 80047ec:	f06f 0315 	mvn.w	r3, #21
 80047f0:	e016      	b.n	8004820 <_gpio_init+0x25c>
	}

	/* configure gpio with user configuration */
	extra->gpio_config.Pin = NO_OS_BIT(param->number);
 80047f2:	683b      	ldr	r3, [r7, #0]
 80047f4:	685b      	ldr	r3, [r3, #4]
 80047f6:	2201      	movs	r2, #1
 80047f8:	fa02 f303 	lsl.w	r3, r2, r3
 80047fc:	461a      	mov	r2, r3
 80047fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004800:	605a      	str	r2, [r3, #4]
	extra->gpio_config.Mode = mode;
 8004802:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004804:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004806:	609a      	str	r2, [r3, #8]
	extra->gpio_config.Speed = speed;
 8004808:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800480a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800480c:	611a      	str	r2, [r3, #16]

	HAL_GPIO_Init(extra->port, &extra->gpio_config);
 800480e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004810:	681a      	ldr	r2, [r3, #0]
 8004812:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004814:	3304      	adds	r3, #4
 8004816:	4619      	mov	r1, r3
 8004818:	4610      	mov	r0, r2
 800481a:	f001 fbf9 	bl	8006010 <HAL_GPIO_Init>

	return ret;
 800481e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8004820:	4618      	mov	r0, r3
 8004822:	3738      	adds	r7, #56	@ 0x38
 8004824:	46bd      	mov	sp, r7
 8004826:	bd80      	pop	{r7, pc}
 8004828:	40023800 	.word	0x40023800
 800482c:	40020000 	.word	0x40020000
 8004830:	40020400 	.word	0x40020400
 8004834:	40020800 	.word	0x40020800
 8004838:	40020c00 	.word	0x40020c00
 800483c:	40021000 	.word	0x40021000
 8004840:	40021c00 	.word	0x40021c00

08004844 <stm32_gpio_get>:
 * @param param - GPIO initialization parameters
 * @return 0 in case of success, -1 otherwise.
 */
int32_t stm32_gpio_get(struct no_os_gpio_desc **desc,
		       const struct no_os_gpio_init_param *param)
{
 8004844:	b580      	push	{r7, lr}
 8004846:	b086      	sub	sp, #24
 8004848:	af00      	add	r7, sp, #0
 800484a:	6078      	str	r0, [r7, #4]
 800484c:	6039      	str	r1, [r7, #0]
	struct no_os_gpio_desc *descriptor;
	struct stm32_gpio_desc *extra;
	int32_t ret;

	if (!desc || !param)
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	2b00      	cmp	r3, #0
 8004852:	d002      	beq.n	800485a <stm32_gpio_get+0x16>
 8004854:	683b      	ldr	r3, [r7, #0]
 8004856:	2b00      	cmp	r3, #0
 8004858:	d102      	bne.n	8004860 <stm32_gpio_get+0x1c>
		return -EINVAL;
 800485a:	f06f 0315 	mvn.w	r3, #21
 800485e:	e02d      	b.n	80048bc <stm32_gpio_get+0x78>

	descriptor = (struct no_os_gpio_desc *)no_os_malloc(sizeof(*descriptor));
 8004860:	2014      	movs	r0, #20
 8004862:	f7fe fb37 	bl	8002ed4 <no_os_malloc>
 8004866:	60f8      	str	r0, [r7, #12]
	if (!descriptor) {
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	2b00      	cmp	r3, #0
 800486c:	d103      	bne.n	8004876 <stm32_gpio_get+0x32>
		ret = -ENOMEM;
 800486e:	f06f 030b 	mvn.w	r3, #11
 8004872:	613b      	str	r3, [r7, #16]
		goto error;
 8004874:	e01b      	b.n	80048ae <stm32_gpio_get+0x6a>
	}
	extra = (struct stm32_gpio_desc*)no_os_malloc(sizeof(*extra));
 8004876:	2018      	movs	r0, #24
 8004878:	f7fe fb2c 	bl	8002ed4 <no_os_malloc>
 800487c:	6178      	str	r0, [r7, #20]
	if (!extra) {
 800487e:	697b      	ldr	r3, [r7, #20]
 8004880:	2b00      	cmp	r3, #0
 8004882:	d103      	bne.n	800488c <stm32_gpio_get+0x48>
		ret = -ENOMEM;
 8004884:	f06f 030b 	mvn.w	r3, #11
 8004888:	613b      	str	r3, [r7, #16]
		goto error;
 800488a:	e010      	b.n	80048ae <stm32_gpio_get+0x6a>
	}

	descriptor->extra = extra;
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	697a      	ldr	r2, [r7, #20]
 8004890:	611a      	str	r2, [r3, #16]
	ret = _gpio_init(descriptor, param);
 8004892:	6839      	ldr	r1, [r7, #0]
 8004894:	68f8      	ldr	r0, [r7, #12]
 8004896:	f7ff fe95 	bl	80045c4 <_gpio_init>
 800489a:	6138      	str	r0, [r7, #16]
	if(ret < 0)
 800489c:	693b      	ldr	r3, [r7, #16]
 800489e:	2b00      	cmp	r3, #0
 80048a0:	db04      	blt.n	80048ac <stm32_gpio_get+0x68>
		goto error;

	*desc = descriptor;
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	68fa      	ldr	r2, [r7, #12]
 80048a6:	601a      	str	r2, [r3, #0]

	return 0;
 80048a8:	2300      	movs	r3, #0
 80048aa:	e007      	b.n	80048bc <stm32_gpio_get+0x78>
		goto error;
 80048ac:	bf00      	nop
error:
	no_os_free(extra);
 80048ae:	6978      	ldr	r0, [r7, #20]
 80048b0:	f7fe fb2a 	bl	8002f08 <no_os_free>
	no_os_free(descriptor);
 80048b4:	68f8      	ldr	r0, [r7, #12]
 80048b6:	f7fe fb27 	bl	8002f08 <no_os_free>

	return ret;
 80048ba:	693b      	ldr	r3, [r7, #16]
}
 80048bc:	4618      	mov	r0, r3
 80048be:	3718      	adds	r7, #24
 80048c0:	46bd      	mov	sp, r7
 80048c2:	bd80      	pop	{r7, pc}

080048c4 <stm32_gpio_get_optional>:
 * @param param - GPIO Initialization parameters.
 * @return 0 in case of success, -1 otherwise.
 */
int32_t stm32_gpio_get_optional(struct no_os_gpio_desc **desc,
				const struct no_os_gpio_init_param *param)
{
 80048c4:	b580      	push	{r7, lr}
 80048c6:	b082      	sub	sp, #8
 80048c8:	af00      	add	r7, sp, #0
 80048ca:	6078      	str	r0, [r7, #4]
 80048cc:	6039      	str	r1, [r7, #0]
	if(param == NULL) {
 80048ce:	683b      	ldr	r3, [r7, #0]
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d104      	bne.n	80048de <stm32_gpio_get_optional+0x1a>
		*desc = NULL;
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	2200      	movs	r2, #0
 80048d8:	601a      	str	r2, [r3, #0]
		return 0;
 80048da:	2300      	movs	r3, #0
 80048dc:	e004      	b.n	80048e8 <stm32_gpio_get_optional+0x24>
	}

	return stm32_gpio_get(desc, param);
 80048de:	6839      	ldr	r1, [r7, #0]
 80048e0:	6878      	ldr	r0, [r7, #4]
 80048e2:	f7ff ffaf 	bl	8004844 <stm32_gpio_get>
 80048e6:	4603      	mov	r3, r0
}
 80048e8:	4618      	mov	r0, r3
 80048ea:	3708      	adds	r7, #8
 80048ec:	46bd      	mov	sp, r7
 80048ee:	bd80      	pop	{r7, pc}

080048f0 <stm32_gpio_remove>:
 * @brief Free the resources allocated by no_os_gpio_get().
 * @param desc - The GPIO descriptor.
 * @return 0 in case of success, -1 otherwise.
 */
int32_t stm32_gpio_remove(struct no_os_gpio_desc *desc)
{
 80048f0:	b580      	push	{r7, lr}
 80048f2:	b082      	sub	sp, #8
 80048f4:	af00      	add	r7, sp, #0
 80048f6:	6078      	str	r0, [r7, #4]
	if (desc != NULL)
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d004      	beq.n	8004908 <stm32_gpio_remove+0x18>
		no_os_free(desc->extra);
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	691b      	ldr	r3, [r3, #16]
 8004902:	4618      	mov	r0, r3
 8004904:	f7fe fb00 	bl	8002f08 <no_os_free>

	no_os_free(desc);
 8004908:	6878      	ldr	r0, [r7, #4]
 800490a:	f7fe fafd 	bl	8002f08 <no_os_free>

	return 0;
 800490e:	2300      	movs	r3, #0
}
 8004910:	4618      	mov	r0, r3
 8004912:	3708      	adds	r7, #8
 8004914:	46bd      	mov	sp, r7
 8004916:	bd80      	pop	{r7, pc}

08004918 <stm32_gpio_direction_input>:
 * @brief Enable the input direction of the specified GPIO.
 * @param desc - The GPIO descriptor.
 * @return 0 in case of success, -1 otherwise.
 */
int32_t stm32_gpio_direction_input(struct no_os_gpio_desc *desc)
{
 8004918:	b580      	push	{r7, lr}
 800491a:	b084      	sub	sp, #16
 800491c:	af00      	add	r7, sp, #0
 800491e:	6078      	str	r0, [r7, #4]
	struct stm32_gpio_desc	*extra;

	if (!desc)
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	2b00      	cmp	r3, #0
 8004924:	d102      	bne.n	800492c <stm32_gpio_direction_input+0x14>
		return -EINVAL;
 8004926:	f06f 0315 	mvn.w	r3, #21
 800492a:	e015      	b.n	8004958 <stm32_gpio_direction_input+0x40>

	if (!desc->extra)
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	691b      	ldr	r3, [r3, #16]
 8004930:	2b00      	cmp	r3, #0
 8004932:	d102      	bne.n	800493a <stm32_gpio_direction_input+0x22>
		return -EFAULT;
 8004934:	f06f 030d 	mvn.w	r3, #13
 8004938:	e00e      	b.n	8004958 <stm32_gpio_direction_input+0x40>

	extra = desc->extra;
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	691b      	ldr	r3, [r3, #16]
 800493e:	60fb      	str	r3, [r7, #12]

	/* configure gpio with user configuration */
	extra->gpio_config.Mode = GPIO_MODE_INPUT;
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	2200      	movs	r2, #0
 8004944:	609a      	str	r2, [r3, #8]
	HAL_GPIO_Init(extra->port, &extra->gpio_config);
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	681a      	ldr	r2, [r3, #0]
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	3304      	adds	r3, #4
 800494e:	4619      	mov	r1, r3
 8004950:	4610      	mov	r0, r2
 8004952:	f001 fb5d 	bl	8006010 <HAL_GPIO_Init>

	return 0;
 8004956:	2300      	movs	r3, #0
}
 8004958:	4618      	mov	r0, r3
 800495a:	3710      	adds	r7, #16
 800495c:	46bd      	mov	sp, r7
 800495e:	bd80      	pop	{r7, pc}

08004960 <stm32_gpio_direction_output>:
 *                         NO_OS_GPIO_LOW
 * @return 0 in case of success, -1 otherwise.
 */
int32_t stm32_gpio_direction_output(struct no_os_gpio_desc *desc,
				    uint8_t value)
{
 8004960:	b580      	push	{r7, lr}
 8004962:	b084      	sub	sp, #16
 8004964:	af00      	add	r7, sp, #0
 8004966:	6078      	str	r0, [r7, #4]
 8004968:	460b      	mov	r3, r1
 800496a:	70fb      	strb	r3, [r7, #3]
	struct stm32_gpio_desc	*extra;

	if (!desc)
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	2b00      	cmp	r3, #0
 8004970:	d102      	bne.n	8004978 <stm32_gpio_direction_output+0x18>
		return -EINVAL;
 8004972:	f06f 0315 	mvn.w	r3, #21
 8004976:	e025      	b.n	80049c4 <stm32_gpio_direction_output+0x64>

	if (!desc->extra)
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	691b      	ldr	r3, [r3, #16]
 800497c:	2b00      	cmp	r3, #0
 800497e:	d102      	bne.n	8004986 <stm32_gpio_direction_output+0x26>
		return -EFAULT;
 8004980:	f06f 030d 	mvn.w	r3, #13
 8004984:	e01e      	b.n	80049c4 <stm32_gpio_direction_output+0x64>

	extra = desc->extra;
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	691b      	ldr	r3, [r3, #16]
 800498a:	60fb      	str	r3, [r7, #12]

	/* configure gpio output level */
	HAL_GPIO_WritePin(extra->port, NO_OS_BIT(desc->number), (GPIO_PinState)value);
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	6818      	ldr	r0, [r3, #0]
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	685b      	ldr	r3, [r3, #4]
 8004994:	2201      	movs	r2, #1
 8004996:	fa02 f303 	lsl.w	r3, r2, r3
 800499a:	b29b      	uxth	r3, r3
 800499c:	78fa      	ldrb	r2, [r7, #3]
 800499e:	4619      	mov	r1, r3
 80049a0:	f001 fdb6 	bl	8006510 <HAL_GPIO_WritePin>

	/* configure gpio with user configuration */
	if (extra->gpio_config.Mode == GPIO_MODE_INPUT)
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	689b      	ldr	r3, [r3, #8]
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d102      	bne.n	80049b2 <stm32_gpio_direction_output+0x52>
		extra->gpio_config.Mode = GPIO_MODE_OUTPUT_PP;
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	2201      	movs	r2, #1
 80049b0:	609a      	str	r2, [r3, #8]
	HAL_GPIO_Init(extra->port, &extra->gpio_config);
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	681a      	ldr	r2, [r3, #0]
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	3304      	adds	r3, #4
 80049ba:	4619      	mov	r1, r3
 80049bc:	4610      	mov	r0, r2
 80049be:	f001 fb27 	bl	8006010 <HAL_GPIO_Init>

	return 0;
 80049c2:	2300      	movs	r3, #0
}
 80049c4:	4618      	mov	r0, r3
 80049c6:	3710      	adds	r7, #16
 80049c8:	46bd      	mov	sp, r7
 80049ca:	bd80      	pop	{r7, pc}

080049cc <stm32_gpio_get_direction>:
 *                             NO_OS_GPIO_IN
 * @return 0 in case of success, -1 otherwise.
 */
int32_t stm32_gpio_get_direction(struct no_os_gpio_desc *desc,
				 uint8_t *direction)
{
 80049cc:	b480      	push	{r7}
 80049ce:	b085      	sub	sp, #20
 80049d0:	af00      	add	r7, sp, #0
 80049d2:	6078      	str	r0, [r7, #4]
 80049d4:	6039      	str	r1, [r7, #0]
	if (!desc || !direction)
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d002      	beq.n	80049e2 <stm32_gpio_get_direction+0x16>
 80049dc:	683b      	ldr	r3, [r7, #0]
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d102      	bne.n	80049e8 <stm32_gpio_get_direction+0x1c>
		return -EINVAL;
 80049e2:	f06f 0315 	mvn.w	r3, #21
 80049e6:	e00e      	b.n	8004a06 <stm32_gpio_get_direction+0x3a>

	struct stm32_gpio_desc *extra = desc->extra;
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	691b      	ldr	r3, [r3, #16]
 80049ec:	60fb      	str	r3, [r7, #12]
	if (!extra->gpio_config.Mode)
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	689b      	ldr	r3, [r3, #8]
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d103      	bne.n	80049fe <stm32_gpio_get_direction+0x32>
		*direction = NO_OS_GPIO_IN;
 80049f6:	683b      	ldr	r3, [r7, #0]
 80049f8:	2200      	movs	r2, #0
 80049fa:	701a      	strb	r2, [r3, #0]
 80049fc:	e002      	b.n	8004a04 <stm32_gpio_get_direction+0x38>
	else
		*direction = NO_OS_GPIO_OUT;
 80049fe:	683b      	ldr	r3, [r7, #0]
 8004a00:	2201      	movs	r2, #1
 8004a02:	701a      	strb	r2, [r3, #0]
	return 0;
 8004a04:	2300      	movs	r3, #0
}
 8004a06:	4618      	mov	r0, r3
 8004a08:	3714      	adds	r7, #20
 8004a0a:	46bd      	mov	sp, r7
 8004a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a10:	4770      	bx	lr

08004a12 <stm32_gpio_set_value>:
 *                         NO_OS_GPIO_LOW
 * @return 0 in case of success, -1 otherwise.
 */
int32_t stm32_gpio_set_value(struct no_os_gpio_desc *desc,
			     uint8_t value)
{
 8004a12:	b580      	push	{r7, lr}
 8004a14:	b084      	sub	sp, #16
 8004a16:	af00      	add	r7, sp, #0
 8004a18:	6078      	str	r0, [r7, #4]
 8004a1a:	460b      	mov	r3, r1
 8004a1c:	70fb      	strb	r3, [r7, #3]
	struct stm32_gpio_desc *extra;

	if (!desc)
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d102      	bne.n	8004a2a <stm32_gpio_set_value+0x18>
		return -EINVAL;
 8004a24:	f06f 0315 	mvn.w	r3, #21
 8004a28:	e016      	b.n	8004a58 <stm32_gpio_set_value+0x46>

	if (!desc->extra)
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	691b      	ldr	r3, [r3, #16]
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d102      	bne.n	8004a38 <stm32_gpio_set_value+0x26>
		return -EFAULT;
 8004a32:	f06f 030d 	mvn.w	r3, #13
 8004a36:	e00f      	b.n	8004a58 <stm32_gpio_set_value+0x46>

	extra = desc->extra;
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	691b      	ldr	r3, [r3, #16]
 8004a3c:	60fb      	str	r3, [r7, #12]

	/* configure gpio output level */
	HAL_GPIO_WritePin(extra->port, NO_OS_BIT(desc->number), (GPIO_PinState)value);
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	6818      	ldr	r0, [r3, #0]
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	685b      	ldr	r3, [r3, #4]
 8004a46:	2201      	movs	r2, #1
 8004a48:	fa02 f303 	lsl.w	r3, r2, r3
 8004a4c:	b29b      	uxth	r3, r3
 8004a4e:	78fa      	ldrb	r2, [r7, #3]
 8004a50:	4619      	mov	r1, r3
 8004a52:	f001 fd5d 	bl	8006510 <HAL_GPIO_WritePin>

	return 0;
 8004a56:	2300      	movs	r3, #0
}
 8004a58:	4618      	mov	r0, r3
 8004a5a:	3710      	adds	r7, #16
 8004a5c:	46bd      	mov	sp, r7
 8004a5e:	bd80      	pop	{r7, pc}

08004a60 <stm32_gpio_get_value>:
 *                         NO_OS_GPIO_LOW
 * @return 0 in case of success, -1 otherwise.
 */
int32_t stm32_gpio_get_value(struct no_os_gpio_desc *desc,
			     uint8_t *value)
{
 8004a60:	b580      	push	{r7, lr}
 8004a62:	b084      	sub	sp, #16
 8004a64:	af00      	add	r7, sp, #0
 8004a66:	6078      	str	r0, [r7, #4]
 8004a68:	6039      	str	r1, [r7, #0]
	struct stm32_gpio_desc	*extra;

	if (!desc || !value)
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d002      	beq.n	8004a76 <stm32_gpio_get_value+0x16>
 8004a70:	683b      	ldr	r3, [r7, #0]
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d102      	bne.n	8004a7c <stm32_gpio_get_value+0x1c>
		return -EINVAL;
 8004a76:	f06f 0315 	mvn.w	r3, #21
 8004a7a:	e01a      	b.n	8004ab2 <stm32_gpio_get_value+0x52>

	if (!desc->extra)
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	691b      	ldr	r3, [r3, #16]
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d102      	bne.n	8004a8a <stm32_gpio_get_value+0x2a>
		return -EFAULT;
 8004a84:	f06f 030d 	mvn.w	r3, #13
 8004a88:	e013      	b.n	8004ab2 <stm32_gpio_get_value+0x52>

	extra = desc->extra;
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	691b      	ldr	r3, [r3, #16]
 8004a8e:	60fb      	str	r3, [r7, #12]

	*value = (uint8_t)HAL_GPIO_ReadPin(extra->port, NO_OS_BIT(desc->number));
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	681a      	ldr	r2, [r3, #0]
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	685b      	ldr	r3, [r3, #4]
 8004a98:	2101      	movs	r1, #1
 8004a9a:	fa01 f303 	lsl.w	r3, r1, r3
 8004a9e:	b29b      	uxth	r3, r3
 8004aa0:	4619      	mov	r1, r3
 8004aa2:	4610      	mov	r0, r2
 8004aa4:	f001 fd1c 	bl	80064e0 <HAL_GPIO_ReadPin>
 8004aa8:	4603      	mov	r3, r0
 8004aaa:	461a      	mov	r2, r3
 8004aac:	683b      	ldr	r3, [r7, #0]
 8004aae:	701a      	strb	r2, [r3, #0]

	return 0;
 8004ab0:	2300      	movs	r3, #0
}
 8004ab2:	4618      	mov	r0, r3
 8004ab4:	3710      	adds	r7, #16
 8004ab6:	46bd      	mov	sp, r7
 8004ab8:	bd80      	pop	{r7, pc}
	...

08004abc <HAL_TIM_PeriodElapsedCallback>:
	       (int32_t)((struct irq_action *)data2)->handle;
}

#ifdef HAL_TIM_MODULE_ENABLED
void HAL_TIM_PeriodElapsedCallback (TIM_HandleTypeDef *htim)
{
 8004abc:	b580      	push	{r7, lr}
 8004abe:	b088      	sub	sp, #32
 8004ac0:	af00      	add	r7, sp, #0
 8004ac2:	6078      	str	r0, [r7, #4]
	struct event_list *ee = &_events[NO_OS_EVT_TIM_ELAPSED];
 8004ac4:	4b12      	ldr	r3, [pc, #72]	@ (8004b10 <HAL_TIM_PeriodElapsedCallback+0x54>)
 8004ac6:	61fb      	str	r3, [r7, #28]
	struct irq_action *a;
	struct irq_action key = {.handle = htim};
 8004ac8:	f107 0308 	add.w	r3, r7, #8
 8004acc:	2200      	movs	r2, #0
 8004ace:	601a      	str	r2, [r3, #0]
 8004ad0:	605a      	str	r2, [r3, #4]
 8004ad2:	609a      	str	r2, [r3, #8]
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	60bb      	str	r3, [r7, #8]
	int ret;

	/* Find & call callback */
	ret = no_os_list_read_find(ee->actions, (void **)&a, &key);
 8004ad8:	69fb      	ldr	r3, [r7, #28]
 8004ada:	689b      	ldr	r3, [r3, #8]
 8004adc:	f107 0208 	add.w	r2, r7, #8
 8004ae0:	f107 0114 	add.w	r1, r7, #20
 8004ae4:	4618      	mov	r0, r3
 8004ae6:	f7ff f979 	bl	8003ddc <no_os_list_read_find>
 8004aea:	61b8      	str	r0, [r7, #24]
	if (ret < 0)
 8004aec:	69bb      	ldr	r3, [r7, #24]
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	db0a      	blt.n	8004b08 <HAL_TIM_PeriodElapsedCallback+0x4c>
		return;

	if(a->callback)
 8004af2:	697b      	ldr	r3, [r7, #20]
 8004af4:	685b      	ldr	r3, [r3, #4]
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d007      	beq.n	8004b0a <HAL_TIM_PeriodElapsedCallback+0x4e>
		a->callback(a->ctx);
 8004afa:	697b      	ldr	r3, [r7, #20]
 8004afc:	685b      	ldr	r3, [r3, #4]
 8004afe:	697a      	ldr	r2, [r7, #20]
 8004b00:	6892      	ldr	r2, [r2, #8]
 8004b02:	4610      	mov	r0, r2
 8004b04:	4798      	blx	r3
 8004b06:	e000      	b.n	8004b0a <HAL_TIM_PeriodElapsedCallback+0x4e>
		return;
 8004b08:	bf00      	nop
}
 8004b0a:	3720      	adds	r7, #32
 8004b0c:	46bd      	mov	sp, r7
 8004b0e:	bd80      	pop	{r7, pc}
 8004b10:	2000004c 	.word	0x2000004c

08004b14 <HAL_TIM_PWM_PulseFinishedCallback>:

void HAL_TIM_PWM_PulseFinishedCallback (TIM_HandleTypeDef *htim)
{
 8004b14:	b580      	push	{r7, lr}
 8004b16:	b088      	sub	sp, #32
 8004b18:	af00      	add	r7, sp, #0
 8004b1a:	6078      	str	r0, [r7, #4]
	struct event_list *ee = &_events[NO_OS_EVT_TIM_PWM_PULSE_FINISHED];
 8004b1c:	4b12      	ldr	r3, [pc, #72]	@ (8004b68 <HAL_TIM_PWM_PulseFinishedCallback+0x54>)
 8004b1e:	61fb      	str	r3, [r7, #28]
	struct irq_action *a;
	struct irq_action key = {.handle = htim};
 8004b20:	f107 0308 	add.w	r3, r7, #8
 8004b24:	2200      	movs	r2, #0
 8004b26:	601a      	str	r2, [r3, #0]
 8004b28:	605a      	str	r2, [r3, #4]
 8004b2a:	609a      	str	r2, [r3, #8]
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	60bb      	str	r3, [r7, #8]
	int ret;

	/* Find & call callback */
	ret = no_os_list_read_find(ee->actions, (void **)&a, &key);
 8004b30:	69fb      	ldr	r3, [r7, #28]
 8004b32:	689b      	ldr	r3, [r3, #8]
 8004b34:	f107 0208 	add.w	r2, r7, #8
 8004b38:	f107 0114 	add.w	r1, r7, #20
 8004b3c:	4618      	mov	r0, r3
 8004b3e:	f7ff f94d 	bl	8003ddc <no_os_list_read_find>
 8004b42:	61b8      	str	r0, [r7, #24]
	if (ret < 0)
 8004b44:	69bb      	ldr	r3, [r7, #24]
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	db0a      	blt.n	8004b60 <HAL_TIM_PWM_PulseFinishedCallback+0x4c>
		return;

	if(a->callback)
 8004b4a:	697b      	ldr	r3, [r7, #20]
 8004b4c:	685b      	ldr	r3, [r3, #4]
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d007      	beq.n	8004b62 <HAL_TIM_PWM_PulseFinishedCallback+0x4e>
		a->callback(a->ctx);
 8004b52:	697b      	ldr	r3, [r7, #20]
 8004b54:	685b      	ldr	r3, [r3, #4]
 8004b56:	697a      	ldr	r2, [r7, #20]
 8004b58:	6892      	ldr	r2, [r2, #8]
 8004b5a:	4610      	mov	r0, r2
 8004b5c:	4798      	blx	r3
 8004b5e:	e000      	b.n	8004b62 <HAL_TIM_PWM_PulseFinishedCallback+0x4e>
		return;
 8004b60:	bf00      	nop
}
 8004b62:	3720      	adds	r7, #32
 8004b64:	46bd      	mov	sp, r7
 8004b66:	bd80      	pop	{r7, pc}
 8004b68:	20000058 	.word	0x20000058

08004b6c <stm32_spi_config>:
#ifdef HAL_TIM_MODULE_ENABLED
#include "no_os_pwm.h"
#endif

static int stm32_spi_config(struct no_os_spi_desc *desc)
{
 8004b6c:	b580      	push	{r7, lr}
 8004b6e:	b088      	sub	sp, #32
 8004b70:	af00      	add	r7, sp, #0
 8004b72:	6078      	str	r0, [r7, #4]
	int ret;
	uint32_t prescaler = 0u;
 8004b74:	2300      	movs	r3, #0
 8004b76:	61bb      	str	r3, [r7, #24]
	SPI_TypeDef *base = NULL;
 8004b78:	2300      	movs	r3, #0
 8004b7a:	617b      	str	r3, [r7, #20]
	struct stm32_spi_desc *sdesc = desc->extra;
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	69db      	ldr	r3, [r3, #28]
 8004b80:	613b      	str	r3, [r7, #16]

	/* automatically select prescaler based on max_speed_hz */
	if (desc->max_speed_hz != 0u) {
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	689b      	ldr	r3, [r3, #8]
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	f000 80b1 	beq.w	8004cee <stm32_spi_config+0x182>
		uint32_t div = sdesc->input_clock / desc->max_speed_hz;
 8004b8c:	693b      	ldr	r3, [r7, #16]
 8004b8e:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	689b      	ldr	r3, [r3, #8]
 8004b94:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b98:	60fb      	str	r3, [r7, #12]

		switch (div) {
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	2b40      	cmp	r3, #64	@ 0x40
 8004b9e:	f200 8089 	bhi.w	8004cb4 <stm32_spi_config+0x148>
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	2b40      	cmp	r3, #64	@ 0x40
 8004ba6:	f200 809f 	bhi.w	8004ce8 <stm32_spi_config+0x17c>
 8004baa:	a201      	add	r2, pc, #4	@ (adr r2, 8004bb0 <stm32_spi_config+0x44>)
 8004bac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004bb0:	08004cbf 	.word	0x08004cbf
 8004bb4:	08004cbf 	.word	0x08004cbf
 8004bb8:	08004cbf 	.word	0x08004cbf
 8004bbc:	08004cc5 	.word	0x08004cc5
 8004bc0:	08004cc5 	.word	0x08004cc5
 8004bc4:	08004ccb 	.word	0x08004ccb
 8004bc8:	08004ccb 	.word	0x08004ccb
 8004bcc:	08004ccb 	.word	0x08004ccb
 8004bd0:	08004ccb 	.word	0x08004ccb
 8004bd4:	08004cd1 	.word	0x08004cd1
 8004bd8:	08004cd1 	.word	0x08004cd1
 8004bdc:	08004cd1 	.word	0x08004cd1
 8004be0:	08004cd1 	.word	0x08004cd1
 8004be4:	08004cd1 	.word	0x08004cd1
 8004be8:	08004cd1 	.word	0x08004cd1
 8004bec:	08004cd1 	.word	0x08004cd1
 8004bf0:	08004cd1 	.word	0x08004cd1
 8004bf4:	08004cd7 	.word	0x08004cd7
 8004bf8:	08004cd7 	.word	0x08004cd7
 8004bfc:	08004cd7 	.word	0x08004cd7
 8004c00:	08004cd7 	.word	0x08004cd7
 8004c04:	08004cd7 	.word	0x08004cd7
 8004c08:	08004cd7 	.word	0x08004cd7
 8004c0c:	08004cd7 	.word	0x08004cd7
 8004c10:	08004cd7 	.word	0x08004cd7
 8004c14:	08004cd7 	.word	0x08004cd7
 8004c18:	08004cd7 	.word	0x08004cd7
 8004c1c:	08004cd7 	.word	0x08004cd7
 8004c20:	08004cd7 	.word	0x08004cd7
 8004c24:	08004cd7 	.word	0x08004cd7
 8004c28:	08004cd7 	.word	0x08004cd7
 8004c2c:	08004cd7 	.word	0x08004cd7
 8004c30:	08004cd7 	.word	0x08004cd7
 8004c34:	08004cdd 	.word	0x08004cdd
 8004c38:	08004cdd 	.word	0x08004cdd
 8004c3c:	08004cdd 	.word	0x08004cdd
 8004c40:	08004cdd 	.word	0x08004cdd
 8004c44:	08004cdd 	.word	0x08004cdd
 8004c48:	08004cdd 	.word	0x08004cdd
 8004c4c:	08004cdd 	.word	0x08004cdd
 8004c50:	08004cdd 	.word	0x08004cdd
 8004c54:	08004cdd 	.word	0x08004cdd
 8004c58:	08004cdd 	.word	0x08004cdd
 8004c5c:	08004cdd 	.word	0x08004cdd
 8004c60:	08004cdd 	.word	0x08004cdd
 8004c64:	08004cdd 	.word	0x08004cdd
 8004c68:	08004cdd 	.word	0x08004cdd
 8004c6c:	08004cdd 	.word	0x08004cdd
 8004c70:	08004cdd 	.word	0x08004cdd
 8004c74:	08004cdd 	.word	0x08004cdd
 8004c78:	08004cdd 	.word	0x08004cdd
 8004c7c:	08004cdd 	.word	0x08004cdd
 8004c80:	08004cdd 	.word	0x08004cdd
 8004c84:	08004cdd 	.word	0x08004cdd
 8004c88:	08004cdd 	.word	0x08004cdd
 8004c8c:	08004cdd 	.word	0x08004cdd
 8004c90:	08004cdd 	.word	0x08004cdd
 8004c94:	08004cdd 	.word	0x08004cdd
 8004c98:	08004cdd 	.word	0x08004cdd
 8004c9c:	08004cdd 	.word	0x08004cdd
 8004ca0:	08004cdd 	.word	0x08004cdd
 8004ca4:	08004cdd 	.word	0x08004cdd
 8004ca8:	08004cdd 	.word	0x08004cdd
 8004cac:	08004cdd 	.word	0x08004cdd
 8004cb0:	08004cdd 	.word	0x08004cdd
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	3b41      	subs	r3, #65	@ 0x41
 8004cb8:	2b3f      	cmp	r3, #63	@ 0x3f
 8004cba:	d815      	bhi.n	8004ce8 <stm32_spi_config+0x17c>
 8004cbc:	e011      	b.n	8004ce2 <stm32_spi_config+0x176>
		case 0 ... 2:
			prescaler = SPI_BAUDRATEPRESCALER_2;
 8004cbe:	2300      	movs	r3, #0
 8004cc0:	61bb      	str	r3, [r7, #24]
			break;
 8004cc2:	e016      	b.n	8004cf2 <stm32_spi_config+0x186>
		case 3 ... 4:
			prescaler = SPI_BAUDRATEPRESCALER_4;
 8004cc4:	2308      	movs	r3, #8
 8004cc6:	61bb      	str	r3, [r7, #24]
			break;
 8004cc8:	e013      	b.n	8004cf2 <stm32_spi_config+0x186>
		case 5 ... 8:
			prescaler = SPI_BAUDRATEPRESCALER_8;
 8004cca:	2310      	movs	r3, #16
 8004ccc:	61bb      	str	r3, [r7, #24]
			break;
 8004cce:	e010      	b.n	8004cf2 <stm32_spi_config+0x186>
		case 9 ... 16:
			prescaler = SPI_BAUDRATEPRESCALER_16;
 8004cd0:	2318      	movs	r3, #24
 8004cd2:	61bb      	str	r3, [r7, #24]
			break;
 8004cd4:	e00d      	b.n	8004cf2 <stm32_spi_config+0x186>
		case 17 ... 32:
			prescaler = SPI_BAUDRATEPRESCALER_32;
 8004cd6:	2320      	movs	r3, #32
 8004cd8:	61bb      	str	r3, [r7, #24]
			break;
 8004cda:	e00a      	b.n	8004cf2 <stm32_spi_config+0x186>
		case 33 ... 64:
			prescaler = SPI_BAUDRATEPRESCALER_64;
 8004cdc:	2328      	movs	r3, #40	@ 0x28
 8004cde:	61bb      	str	r3, [r7, #24]
			break;
 8004ce0:	e007      	b.n	8004cf2 <stm32_spi_config+0x186>
		case 65 ... 128:
			prescaler = SPI_BAUDRATEPRESCALER_128;
 8004ce2:	2330      	movs	r3, #48	@ 0x30
 8004ce4:	61bb      	str	r3, [r7, #24]
			break;
 8004ce6:	e004      	b.n	8004cf2 <stm32_spi_config+0x186>
		default:
			prescaler = SPI_BAUDRATEPRESCALER_256;
 8004ce8:	2338      	movs	r3, #56	@ 0x38
 8004cea:	61bb      	str	r3, [r7, #24]
			break;
 8004cec:	e001      	b.n	8004cf2 <stm32_spi_config+0x186>
		}
	} else
		prescaler = SPI_BAUDRATEPRESCALER_64;
 8004cee:	2328      	movs	r3, #40	@ 0x28
 8004cf0:	61bb      	str	r3, [r7, #24]

	switch (desc->device_id) {
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	685b      	ldr	r3, [r3, #4]
 8004cf6:	3b01      	subs	r3, #1
 8004cf8:	2b03      	cmp	r3, #3
 8004cfa:	d817      	bhi.n	8004d2c <stm32_spi_config+0x1c0>
 8004cfc:	a201      	add	r2, pc, #4	@ (adr r2, 8004d04 <stm32_spi_config+0x198>)
 8004cfe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d02:	bf00      	nop
 8004d04:	08004d15 	.word	0x08004d15
 8004d08:	08004d1b 	.word	0x08004d1b
 8004d0c:	08004d21 	.word	0x08004d21
 8004d10:	08004d27 	.word	0x08004d27
#if defined(SPI1)
	case 1:
		base = SPI1;
 8004d14:	4b2e      	ldr	r3, [pc, #184]	@ (8004dd0 <stm32_spi_config+0x264>)
 8004d16:	617b      	str	r3, [r7, #20]
		break;
 8004d18:	e00c      	b.n	8004d34 <stm32_spi_config+0x1c8>
#endif
#if defined(SPI2)
	case 2:
		base = SPI2;
 8004d1a:	4b2e      	ldr	r3, [pc, #184]	@ (8004dd4 <stm32_spi_config+0x268>)
 8004d1c:	617b      	str	r3, [r7, #20]
		break;
 8004d1e:	e009      	b.n	8004d34 <stm32_spi_config+0x1c8>
#endif
#if defined(SPI3)
	case 3:
		base = SPI3;
 8004d20:	4b2d      	ldr	r3, [pc, #180]	@ (8004dd8 <stm32_spi_config+0x26c>)
 8004d22:	617b      	str	r3, [r7, #20]
		break;
 8004d24:	e006      	b.n	8004d34 <stm32_spi_config+0x1c8>
#endif
		break;
#if defined(SPI4)
	case 4:
		base = SPI4;
 8004d26:	4b2d      	ldr	r3, [pc, #180]	@ (8004ddc <stm32_spi_config+0x270>)
 8004d28:	617b      	str	r3, [r7, #20]
		break;
 8004d2a:	e003      	b.n	8004d34 <stm32_spi_config+0x1c8>
	case 6:
		base = SPI6;
		break;
#endif
	default:
		ret = -EINVAL;
 8004d2c:	f06f 0315 	mvn.w	r3, #21
 8004d30:	61fb      	str	r3, [r7, #28]
		goto error;
 8004d32:	e048      	b.n	8004dc6 <stm32_spi_config+0x25a>
	};
	sdesc->hspi.Instance = base;
 8004d34:	693b      	ldr	r3, [r7, #16]
 8004d36:	697a      	ldr	r2, [r7, #20]
 8004d38:	601a      	str	r2, [r3, #0]
	sdesc->hspi.Init.Mode = SPI_MODE_MASTER;
 8004d3a:	693b      	ldr	r3, [r7, #16]
 8004d3c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8004d40:	605a      	str	r2, [r3, #4]
	sdesc->hspi.Init.Direction = SPI_DIRECTION_2LINES;
 8004d42:	693b      	ldr	r3, [r7, #16]
 8004d44:	2200      	movs	r2, #0
 8004d46:	609a      	str	r2, [r3, #8]
	sdesc->hspi.Init.DataSize = SPI_DATASIZE_8BIT;
 8004d48:	693b      	ldr	r3, [r7, #16]
 8004d4a:	2200      	movs	r2, #0
 8004d4c:	60da      	str	r2, [r3, #12]
	sdesc->hspi.Init.CLKPolarity = desc->mode & NO_OS_SPI_CPOL ?
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	7b5b      	ldrb	r3, [r3, #13]
				       SPI_POLARITY_HIGH :
 8004d52:	f003 0202 	and.w	r2, r3, #2
	sdesc->hspi.Init.CLKPolarity = desc->mode & NO_OS_SPI_CPOL ?
 8004d56:	693b      	ldr	r3, [r7, #16]
 8004d58:	611a      	str	r2, [r3, #16]
				       SPI_POLARITY_LOW;
	sdesc->hspi.Init.CLKPhase = desc->mode & NO_OS_SPI_CPHA ? SPI_PHASE_2EDGE :
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	7b5b      	ldrb	r3, [r3, #13]
 8004d5e:	f003 0201 	and.w	r2, r3, #1
 8004d62:	693b      	ldr	r3, [r7, #16]
 8004d64:	615a      	str	r2, [r3, #20]
				    SPI_PHASE_1EDGE;
	sdesc->hspi.Init.NSS = SPI_NSS_SOFT;
 8004d66:	693b      	ldr	r3, [r7, #16]
 8004d68:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004d6c:	619a      	str	r2, [r3, #24]
	sdesc->hspi.Init.BaudRatePrescaler = prescaler;
 8004d6e:	693b      	ldr	r3, [r7, #16]
 8004d70:	69ba      	ldr	r2, [r7, #24]
 8004d72:	61da      	str	r2, [r3, #28]
	sdesc->hspi.Init.FirstBit = desc->bit_order ? SPI_FIRSTBIT_LSB :
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	7b9b      	ldrb	r3, [r3, #14]
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d001      	beq.n	8004d80 <stm32_spi_config+0x214>
 8004d7c:	2280      	movs	r2, #128	@ 0x80
 8004d7e:	e000      	b.n	8004d82 <stm32_spi_config+0x216>
 8004d80:	2200      	movs	r2, #0
 8004d82:	693b      	ldr	r3, [r7, #16]
 8004d84:	621a      	str	r2, [r3, #32]
				    SPI_FIRSTBIT_MSB;
	sdesc->hspi.Init.TIMode = SPI_TIMODE_DISABLE;
 8004d86:	693b      	ldr	r3, [r7, #16]
 8004d88:	2200      	movs	r2, #0
 8004d8a:	625a      	str	r2, [r3, #36]	@ 0x24
	sdesc->hspi.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004d8c:	693b      	ldr	r3, [r7, #16]
 8004d8e:	2200      	movs	r2, #0
 8004d90:	629a      	str	r2, [r3, #40]	@ 0x28
	sdesc->hspi.Init.CRCPolynomial = 10;
 8004d92:	693b      	ldr	r3, [r7, #16]
 8004d94:	220a      	movs	r2, #10
 8004d96:	62da      	str	r2, [r3, #44]	@ 0x2c
	ret = HAL_SPI_Init(&sdesc->hspi);
 8004d98:	693b      	ldr	r3, [r7, #16]
 8004d9a:	4618      	mov	r0, r3
 8004d9c:	f002 f88e 	bl	8006ebc <HAL_SPI_Init>
 8004da0:	4603      	mov	r3, r0
 8004da2:	61fb      	str	r3, [r7, #28]
	if (ret != HAL_OK) {
 8004da4:	69fb      	ldr	r3, [r7, #28]
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d003      	beq.n	8004db2 <stm32_spi_config+0x246>
		ret = -EIO;
 8004daa:	f06f 0304 	mvn.w	r3, #4
 8004dae:	61fb      	str	r3, [r7, #28]
		goto error;
 8004db0:	e009      	b.n	8004dc6 <stm32_spi_config+0x25a>
	}
#ifdef SPI_SR_TXE
	__HAL_SPI_ENABLE(&sdesc->hspi);
 8004db2:	693b      	ldr	r3, [r7, #16]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	681a      	ldr	r2, [r3, #0]
 8004db8:	693b      	ldr	r3, [r7, #16]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004dc0:	601a      	str	r2, [r3, #0]
#endif
	return 0;
 8004dc2:	2300      	movs	r3, #0
 8004dc4:	e000      	b.n	8004dc8 <stm32_spi_config+0x25c>
error:
	return ret;
 8004dc6:	69fb      	ldr	r3, [r7, #28]
}
 8004dc8:	4618      	mov	r0, r3
 8004dca:	3720      	adds	r7, #32
 8004dcc:	46bd      	mov	sp, r7
 8004dce:	bd80      	pop	{r7, pc}
 8004dd0:	40013000 	.word	0x40013000
 8004dd4:	40003800 	.word	0x40003800
 8004dd8:	40003c00 	.word	0x40003c00
 8004ddc:	40013400 	.word	0x40013400

08004de0 <stm32_spi_init>:
 * @param param - The structure that contains the SPI parameters.
 * @return 0 in case of success, -1 otherwise.
 */
int32_t stm32_spi_init(struct no_os_spi_desc **desc,
		       const struct no_os_spi_init_param *param)
{
 8004de0:	b580      	push	{r7, lr}
 8004de2:	b090      	sub	sp, #64	@ 0x40
 8004de4:	af00      	add	r7, sp, #0
 8004de6:	6078      	str	r0, [r7, #4]
 8004de8:	6039      	str	r1, [r7, #0]
	int32_t ret;
	struct no_os_spi_desc	*spi_desc;

	if (!desc || !param)
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d002      	beq.n	8004df6 <stm32_spi_init+0x16>
 8004df0:	683b      	ldr	r3, [r7, #0]
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d102      	bne.n	8004dfc <stm32_spi_init+0x1c>
		return -EINVAL;
 8004df6:	f06f 0315 	mvn.w	r3, #21
 8004dfa:	e0d4      	b.n	8004fa6 <stm32_spi_init+0x1c6>

	spi_desc = (struct no_os_spi_desc *)no_os_calloc(1, sizeof(*spi_desc));
 8004dfc:	2124      	movs	r1, #36	@ 0x24
 8004dfe:	2001      	movs	r0, #1
 8004e00:	f7fe f874 	bl	8002eec <no_os_calloc>
 8004e04:	63b8      	str	r0, [r7, #56]	@ 0x38
	if (!spi_desc)
 8004e06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d102      	bne.n	8004e12 <stm32_spi_init+0x32>
		return -ENOMEM;
 8004e0c:	f06f 030b 	mvn.w	r3, #11
 8004e10:	e0c9      	b.n	8004fa6 <stm32_spi_init+0x1c6>
	struct stm32_spi_desc *sdesc;
	struct stm32_spi_init_param *sinit;
	struct no_os_gpio_init_param csip;
	struct stm32_gpio_init_param csip_extra;

	sdesc = (struct stm32_spi_desc*)no_os_calloc(1,sizeof(struct stm32_spi_desc));
 8004e12:	2170      	movs	r1, #112	@ 0x70
 8004e14:	2001      	movs	r0, #1
 8004e16:	f7fe f869 	bl	8002eec <no_os_calloc>
 8004e1a:	6378      	str	r0, [r7, #52]	@ 0x34
	if (!sdesc) {
 8004e1c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d103      	bne.n	8004e2a <stm32_spi_init+0x4a>
		ret = -ENOMEM;
 8004e22:	f06f 030b 	mvn.w	r3, #11
 8004e26:	63fb      	str	r3, [r7, #60]	@ 0x3c
		goto error;
 8004e28:	e0b1      	b.n	8004f8e <stm32_spi_init+0x1ae>
	}

	spi_desc->extra = sdesc;
 8004e2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e2c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004e2e:	61da      	str	r2, [r3, #28]
	sinit = param->extra;
 8004e30:	683b      	ldr	r3, [r7, #0]
 8004e32:	699b      	ldr	r3, [r3, #24]
 8004e34:	633b      	str	r3, [r7, #48]	@ 0x30

	csip_extra.mode = GPIO_MODE_OUTPUT_PP;
 8004e36:	2301      	movs	r3, #1
 8004e38:	60fb      	str	r3, [r7, #12]
	csip_extra.speed = GPIO_SPEED_FREQ_LOW;
 8004e3a:	2300      	movs	r3, #0
 8004e3c:	613b      	str	r3, [r7, #16]
	csip.port = sinit->chip_select_port;
 8004e3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	61bb      	str	r3, [r7, #24]
	csip.number = param->chip_select;
 8004e44:	683b      	ldr	r3, [r7, #0]
 8004e46:	7a1b      	ldrb	r3, [r3, #8]
 8004e48:	61fb      	str	r3, [r7, #28]
	csip.pull = NO_OS_PULL_NONE;
 8004e4a:	2300      	movs	r3, #0
 8004e4c:	f887 3020 	strb.w	r3, [r7, #32]
	csip.extra = &csip_extra;
 8004e50:	f107 030c 	add.w	r3, r7, #12
 8004e54:	62bb      	str	r3, [r7, #40]	@ 0x28
	csip.platform_ops = &stm32_gpio_ops;
 8004e56:	4b56      	ldr	r3, [pc, #344]	@ (8004fb0 <stm32_spi_init+0x1d0>)
 8004e58:	627b      	str	r3, [r7, #36]	@ 0x24
	ret = no_os_gpio_get(&sdesc->chip_select, &csip);
 8004e5a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004e5c:	335c      	adds	r3, #92	@ 0x5c
 8004e5e:	f107 0218 	add.w	r2, r7, #24
 8004e62:	4611      	mov	r1, r2
 8004e64:	4618      	mov	r0, r3
 8004e66:	f7fe fb89 	bl	800357c <no_os_gpio_get>
 8004e6a:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (ret)
 8004e6c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	f040 8084 	bne.w	8004f7c <stm32_spi_init+0x19c>
		goto error;

	ret = no_os_gpio_direction_output(sdesc->chip_select, NO_OS_GPIO_HIGH);
 8004e74:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004e76:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004e78:	2101      	movs	r1, #1
 8004e7a:	4618      	mov	r0, r3
 8004e7c:	f7fe fc26 	bl	80036cc <no_os_gpio_direction_output>
 8004e80:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (ret)
 8004e82:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d17b      	bne.n	8004f80 <stm32_spi_init+0x1a0>
		goto error;

	/* copy settings to device descriptor */
	spi_desc->device_id = param->device_id;
 8004e88:	683b      	ldr	r3, [r7, #0]
 8004e8a:	681a      	ldr	r2, [r3, #0]
 8004e8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e8e:	605a      	str	r2, [r3, #4]
	spi_desc->max_speed_hz = param->max_speed_hz;
 8004e90:	683b      	ldr	r3, [r7, #0]
 8004e92:	685a      	ldr	r2, [r3, #4]
 8004e94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e96:	609a      	str	r2, [r3, #8]
	spi_desc->mode = param->mode;
 8004e98:	683b      	ldr	r3, [r7, #0]
 8004e9a:	7a5a      	ldrb	r2, [r3, #9]
 8004e9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e9e:	735a      	strb	r2, [r3, #13]
	spi_desc->bit_order = param->bit_order;
 8004ea0:	683b      	ldr	r3, [r7, #0]
 8004ea2:	7a9a      	ldrb	r2, [r3, #10]
 8004ea4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ea6:	739a      	strb	r2, [r3, #14]
	spi_desc->chip_select = param->chip_select;
 8004ea8:	683b      	ldr	r3, [r7, #0]
 8004eaa:	7a1a      	ldrb	r2, [r3, #8]
 8004eac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004eae:	731a      	strb	r2, [r3, #12]
	if (sinit->get_input_clock)
 8004eb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004eb2:	685b      	ldr	r3, [r3, #4]
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	d005      	beq.n	8004ec4 <stm32_spi_init+0xe4>
		sdesc->input_clock = sinit->get_input_clock();
 8004eb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004eba:	685b      	ldr	r3, [r3, #4]
 8004ebc:	4798      	blx	r3
 8004ebe:	4602      	mov	r2, r0
 8004ec0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004ec2:	659a      	str	r2, [r3, #88]	@ 0x58

	ret = stm32_spi_config(spi_desc);
 8004ec4:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8004ec6:	f7ff fe51 	bl	8004b6c <stm32_spi_config>
 8004eca:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (ret)
 8004ecc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d158      	bne.n	8004f84 <stm32_spi_init+0x1a4>
		goto error;

	if (sinit->dma_init) {
 8004ed2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ed4:	689b      	ldr	r3, [r3, #8]
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d022      	beq.n	8004f20 <stm32_spi_init+0x140>
		ret = no_os_dma_init(&sdesc->dma_desc, sinit->dma_init);
 8004eda:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004edc:	f103 0260 	add.w	r2, r3, #96	@ 0x60
 8004ee0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ee2:	689b      	ldr	r3, [r3, #8]
 8004ee4:	4619      	mov	r1, r3
 8004ee6:	4610      	mov	r0, r2
 8004ee8:	f7fe f942 	bl	8003170 <no_os_dma_init>
 8004eec:	63f8      	str	r0, [r7, #60]	@ 0x3c
		if (ret)
 8004eee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d149      	bne.n	8004f88 <stm32_spi_init+0x1a8>
			goto error;

		if (sinit->rxdma_ch)
 8004ef4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ef6:	68db      	ldr	r3, [r3, #12]
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d003      	beq.n	8004f04 <stm32_spi_init+0x124>
			sdesc->rxdma_ch = sinit->rxdma_ch;
 8004efc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004efe:	68da      	ldr	r2, [r3, #12]
 8004f00:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004f02:	665a      	str	r2, [r3, #100]	@ 0x64

		if (sinit->txdma_ch)
 8004f04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f06:	691b      	ldr	r3, [r3, #16]
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d003      	beq.n	8004f14 <stm32_spi_init+0x134>
			sdesc->txdma_ch = sinit->txdma_ch;
 8004f0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f0e:	691a      	ldr	r2, [r3, #16]
 8004f10:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004f12:	669a      	str	r2, [r3, #104]	@ 0x68

		sdesc->dma_desc->sg_handler = sinit->dma_init->sg_handler;
 8004f14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f16:	689a      	ldr	r2, [r3, #8]
 8004f18:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004f1a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004f1c:	6912      	ldr	r2, [r2, #16]
 8004f1e:	621a      	str	r2, [r3, #32]
	}

#ifdef HAL_TIM_MODULE_ENABLED
	if (sinit->pwm_init) {
 8004f20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f22:	695b      	ldr	r3, [r3, #20]
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d01d      	beq.n	8004f64 <stm32_spi_init+0x184>
		struct stm32_pwm_desc* spwm_desc;
		/* Initialize CS PWM */
		ret = no_os_pwm_init(&sdesc->pwm_desc, sinit->pwm_init);
 8004f28:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004f2a:	f103 026c 	add.w	r2, r3, #108	@ 0x6c
 8004f2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f30:	695b      	ldr	r3, [r3, #20]
 8004f32:	4619      	mov	r1, r3
 8004f34:	4610      	mov	r0, r2
 8004f36:	f7ff f8eb 	bl	8004110 <no_os_pwm_init>
 8004f3a:	63f8      	str	r0, [r7, #60]	@ 0x3c
		if (ret)
 8004f3c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d124      	bne.n	8004f8c <stm32_spi_init+0x1ac>
			goto error;

		spwm_desc = sdesc->pwm_desc->extra;
 8004f42:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004f44:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004f46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f48:	62fb      	str	r3, [r7, #44]	@ 0x2c
		ret = no_os_pwm_disable(sdesc->pwm_desc);
 8004f4a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004f4c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004f4e:	4618      	mov	r0, r3
 8004f50:	f7ff f971 	bl	8004236 <no_os_pwm_disable>
 8004f54:	63f8      	str	r0, [r7, #60]	@ 0x3c
		if (ret)
 8004f56:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d108      	bne.n	8004f6e <stm32_spi_init+0x18e>
			goto error_pwm;

		spwm_desc->htimer.Instance->CNT = 0;
 8004f5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	2200      	movs	r2, #0
 8004f62:	625a      	str	r2, [r3, #36]	@ 0x24
	}
#endif

	*desc = spi_desc;
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004f68:	601a      	str	r2, [r3, #0]

	return 0;
 8004f6a:	2300      	movs	r3, #0
 8004f6c:	e01b      	b.n	8004fa6 <stm32_spi_init+0x1c6>
			goto error_pwm;
 8004f6e:	bf00      	nop

error_pwm:
#ifdef HAL_TIM_MODULE_ENABLED
	no_os_free(sdesc->pwm_desc);
 8004f70:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004f72:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004f74:	4618      	mov	r0, r3
 8004f76:	f7fd ffc7 	bl	8002f08 <no_os_free>
 8004f7a:	e008      	b.n	8004f8e <stm32_spi_init+0x1ae>
		goto error;
 8004f7c:	bf00      	nop
 8004f7e:	e006      	b.n	8004f8e <stm32_spi_init+0x1ae>
		goto error;
 8004f80:	bf00      	nop
 8004f82:	e004      	b.n	8004f8e <stm32_spi_init+0x1ae>
		goto error;
 8004f84:	bf00      	nop
 8004f86:	e002      	b.n	8004f8e <stm32_spi_init+0x1ae>
			goto error;
 8004f88:	bf00      	nop
 8004f8a:	e000      	b.n	8004f8e <stm32_spi_init+0x1ae>
			goto error;
 8004f8c:	bf00      	nop
#endif
error:
	no_os_dma_remove(sdesc->dma_desc);
 8004f8e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004f90:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004f92:	4618      	mov	r0, r3
 8004f94:	f7fe f97f 	bl	8003296 <no_os_dma_remove>
	no_os_free(spi_desc);
 8004f98:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8004f9a:	f7fd ffb5 	bl	8002f08 <no_os_free>
	no_os_free(sdesc);
 8004f9e:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8004fa0:	f7fd ffb2 	bl	8002f08 <no_os_free>
	return ret;
 8004fa4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8004fa6:	4618      	mov	r0, r3
 8004fa8:	3740      	adds	r7, #64	@ 0x40
 8004faa:	46bd      	mov	sp, r7
 8004fac:	bd80      	pop	{r7, pc}
 8004fae:	bf00      	nop
 8004fb0:	0800d434 	.word	0x0800d434

08004fb4 <stm32_spi_remove>:
 * @brief Free the resources allocated by no_os_spi_init().
 * @param desc - The SPI descriptor.
 * @return 0 in case of success, -1 otherwise.
 */
int32_t stm32_spi_remove(struct no_os_spi_desc *desc)
{
 8004fb4:	b580      	push	{r7, lr}
 8004fb6:	b084      	sub	sp, #16
 8004fb8:	af00      	add	r7, sp, #0
 8004fba:	6078      	str	r0, [r7, #4]
	struct stm32_spi_desc *sdesc;

	if (!desc || !desc->extra)
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d003      	beq.n	8004fca <stm32_spi_remove+0x16>
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	69db      	ldr	r3, [r3, #28]
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d102      	bne.n	8004fd0 <stm32_spi_remove+0x1c>
		return -EINVAL;
 8004fca:	f06f 0315 	mvn.w	r3, #21
 8004fce:	e026      	b.n	800501e <stm32_spi_remove+0x6a>

	sdesc = desc->extra;
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	69db      	ldr	r3, [r3, #28]
 8004fd4:	60fb      	str	r3, [r7, #12]
#ifdef HAL_TIM_MODULE_ENABLED
	no_os_pwm_remove(sdesc->pwm_desc);
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004fda:	4618      	mov	r0, r3
 8004fdc:	f7ff f8d8 	bl	8004190 <no_os_pwm_remove>
#endif

	no_os_dma_remove(sdesc->dma_desc);
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004fe4:	4618      	mov	r0, r3
 8004fe6:	f7fe f956 	bl	8003296 <no_os_dma_remove>

#ifdef SPI_SR_TXE
	__HAL_SPI_DISABLE(&sdesc->hspi);
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	681a      	ldr	r2, [r3, #0]
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004ff8:	601a      	str	r2, [r3, #0]
#endif
	HAL_SPI_DeInit(&sdesc->hspi);
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	4618      	mov	r0, r3
 8004ffe:	f001 ffe6 	bl	8006fce <HAL_SPI_DeInit>
	no_os_gpio_remove(sdesc->chip_select);
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005006:	4618      	mov	r0, r3
 8005008:	f7fe fb1c 	bl	8003644 <no_os_gpio_remove>
	no_os_free(desc->extra);
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	69db      	ldr	r3, [r3, #28]
 8005010:	4618      	mov	r0, r3
 8005012:	f7fd ff79 	bl	8002f08 <no_os_free>
	no_os_free(desc);
 8005016:	6878      	ldr	r0, [r7, #4]
 8005018:	f7fd ff76 	bl	8002f08 <no_os_free>
	return 0;
 800501c:	2300      	movs	r3, #0
}
 800501e:	4618      	mov	r0, r3
 8005020:	3710      	adds	r7, #16
 8005022:	46bd      	mov	sp, r7
 8005024:	bd80      	pop	{r7, pc}
	...

08005028 <stm32_spi_transfer>:
 * @return 0 in case of success, errno codes otherwise.
 */
int32_t stm32_spi_transfer(struct no_os_spi_desc *desc,
			   struct no_os_spi_msg *msgs,
			   uint32_t len)
{
 8005028:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800502c:	b08e      	sub	sp, #56	@ 0x38
 800502e:	af00      	add	r7, sp, #0
 8005030:	60f8      	str	r0, [r7, #12]
 8005032:	60b9      	str	r1, [r7, #8]
 8005034:	607a      	str	r2, [r7, #4]
	struct stm32_spi_desc *sdesc;
	struct stm32_gpio_desc *gdesc;
	uint64_t slave_id;
	static uint64_t last_slave_id;
	int ret = 0;
 8005036:	2300      	movs	r3, #0
 8005038:	637b      	str	r3, [r7, #52]	@ 0x34

	if (!desc || !desc->extra || !msgs)
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	2b00      	cmp	r3, #0
 800503e:	d006      	beq.n	800504e <stm32_spi_transfer+0x26>
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	69db      	ldr	r3, [r3, #28]
 8005044:	2b00      	cmp	r3, #0
 8005046:	d002      	beq.n	800504e <stm32_spi_transfer+0x26>
 8005048:	68bb      	ldr	r3, [r7, #8]
 800504a:	2b00      	cmp	r3, #0
 800504c:	d102      	bne.n	8005054 <stm32_spi_transfer+0x2c>
		return -EINVAL;
 800504e:	f06f 0315 	mvn.w	r3, #21
 8005052:	e14c      	b.n	80052ee <stm32_spi_transfer+0x2c6>

	sdesc = desc->extra;
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	69db      	ldr	r3, [r3, #28]
 8005058:	627b      	str	r3, [r7, #36]	@ 0x24
	gdesc = sdesc->chip_select->extra;
 800505a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800505c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800505e:	691b      	ldr	r3, [r3, #16]
 8005060:	623b      	str	r3, [r7, #32]
#ifdef SPI_SR_TXE
	uint32_t tx_cnt = 0;
 8005062:	2300      	movs	r3, #0
 8005064:	633b      	str	r3, [r7, #48]	@ 0x30
	uint32_t rx_cnt = 0;
 8005066:	2300      	movs	r3, #0
 8005068:	62fb      	str	r3, [r7, #44]	@ 0x2c
	SPI_TypeDef * SPIx = sdesc->hspi.Instance;
 800506a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	61fb      	str	r3, [r7, #28]


	// Compute a slave ID based on SPI instance and chip select.
	// If it did not change since last call to stm32_spi_write_and_read,
	// no need to reconfigure SPI. Otherwise, reconfigure it.
	slave_id = ((uint64_t)(uintptr_t)sdesc->hspi.Instance << 32) |
 8005070:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	461a      	mov	r2, r3
 8005076:	2300      	movs	r3, #0
 8005078:	4692      	mov	sl, r2
 800507a:	469b      	mov	fp, r3
 800507c:	f04f 0200 	mov.w	r2, #0
 8005080:	f04f 0300 	mov.w	r3, #0
 8005084:	4653      	mov	r3, sl
 8005086:	2200      	movs	r2, #0
		   sdesc->chip_select->number;
 8005088:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800508a:	6dc9      	ldr	r1, [r1, #92]	@ 0x5c
 800508c:	6849      	ldr	r1, [r1, #4]
 800508e:	17c8      	asrs	r0, r1, #31
 8005090:	460c      	mov	r4, r1
 8005092:	4605      	mov	r5, r0
	slave_id = ((uint64_t)(uintptr_t)sdesc->hspi.Instance << 32) |
 8005094:	ea42 0804 	orr.w	r8, r2, r4
 8005098:	ea43 0905 	orr.w	r9, r3, r5
 800509c:	e9c7 8904 	strd	r8, r9, [r7, #16]
	if (slave_id != last_slave_id) {
 80050a0:	4b95      	ldr	r3, [pc, #596]	@ (80052f8 <stm32_spi_transfer+0x2d0>)
 80050a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050a6:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80050aa:	4299      	cmp	r1, r3
 80050ac:	bf08      	it	eq
 80050ae:	4290      	cmpeq	r0, r2
 80050b0:	d00d      	beq.n	80050ce <stm32_spi_transfer+0xa6>
		last_slave_id = slave_id;
 80050b2:	4991      	ldr	r1, [pc, #580]	@ (80052f8 <stm32_spi_transfer+0x2d0>)
 80050b4:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80050b8:	e9c1 2300 	strd	r2, r3, [r1]
		ret = stm32_spi_config(desc);
 80050bc:	68f8      	ldr	r0, [r7, #12]
 80050be:	f7ff fd55 	bl	8004b6c <stm32_spi_config>
 80050c2:	6378      	str	r0, [r7, #52]	@ 0x34
		if (ret)
 80050c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d001      	beq.n	80050ce <stm32_spi_transfer+0xa6>
			return ret;
 80050ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80050cc:	e10f      	b.n	80052ee <stm32_spi_transfer+0x2c6>
	}

	for (uint32_t i = 0; i < len; i++) {
 80050ce:	2300      	movs	r3, #0
 80050d0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80050d2:	e106      	b.n	80052e2 <stm32_spi_transfer+0x2ba>

		if (!msgs[i].tx_buff && !msgs[i].rx_buff)
 80050d4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80050d6:	4613      	mov	r3, r2
 80050d8:	00db      	lsls	r3, r3, #3
 80050da:	1a9b      	subs	r3, r3, r2
 80050dc:	009b      	lsls	r3, r3, #2
 80050de:	461a      	mov	r2, r3
 80050e0:	68bb      	ldr	r3, [r7, #8]
 80050e2:	4413      	add	r3, r2
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d10d      	bne.n	8005106 <stm32_spi_transfer+0xde>
 80050ea:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80050ec:	4613      	mov	r3, r2
 80050ee:	00db      	lsls	r3, r3, #3
 80050f0:	1a9b      	subs	r3, r3, r2
 80050f2:	009b      	lsls	r3, r3, #2
 80050f4:	461a      	mov	r2, r3
 80050f6:	68bb      	ldr	r3, [r7, #8]
 80050f8:	4413      	add	r3, r2
 80050fa:	685b      	ldr	r3, [r3, #4]
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d102      	bne.n	8005106 <stm32_spi_transfer+0xde>
			return -EINVAL;
 8005100:	f06f 0315 	mvn.w	r3, #21
 8005104:	e0f3      	b.n	80052ee <stm32_spi_transfer+0x2c6>

		/* Assert CS */
		gdesc->port->BSRR = NO_OS_BIT(sdesc->chip_select->number) << 16;
 8005106:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005108:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800510a:	685b      	ldr	r3, [r3, #4]
 800510c:	2201      	movs	r2, #1
 800510e:	fa02 f303 	lsl.w	r3, r2, r3
 8005112:	041a      	lsls	r2, r3, #16
 8005114:	6a3b      	ldr	r3, [r7, #32]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	619a      	str	r2, [r3, #24]

		if(msgs[i].cs_delay_first)
 800511a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800511c:	4613      	mov	r3, r2
 800511e:	00db      	lsls	r3, r3, #3
 8005120:	1a9b      	subs	r3, r3, r2
 8005122:	009b      	lsls	r3, r3, #2
 8005124:	461a      	mov	r2, r3
 8005126:	68bb      	ldr	r3, [r7, #8]
 8005128:	4413      	add	r3, r2
 800512a:	695b      	ldr	r3, [r3, #20]
 800512c:	2b00      	cmp	r3, #0
 800512e:	d00b      	beq.n	8005148 <stm32_spi_transfer+0x120>
			no_os_udelay(msgs[i].cs_delay_first);
 8005130:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005132:	4613      	mov	r3, r2
 8005134:	00db      	lsls	r3, r3, #3
 8005136:	1a9b      	subs	r3, r3, r2
 8005138:	009b      	lsls	r3, r3, #2
 800513a:	461a      	mov	r2, r3
 800513c:	68bb      	ldr	r3, [r7, #8]
 800513e:	4413      	add	r3, r2
 8005140:	695b      	ldr	r3, [r3, #20]
 8005142:	4618      	mov	r0, r3
 8005144:	f7ff fa0c 	bl	8004560 <no_os_udelay>
				ret = -ETIMEDOUT;
			else
				ret = -EIO;
		}
#else
		rx_cnt = 0;
 8005148:	2300      	movs	r3, #0
 800514a:	62fb      	str	r3, [r7, #44]	@ 0x2c
		tx_cnt = 0;
 800514c:	2300      	movs	r3, #0
 800514e:	633b      	str	r3, [r7, #48]	@ 0x30

		while ((msgs[i].rx_buff && rx_cnt < msgs[i].bytes_number) ||
 8005150:	e050      	b.n	80051f4 <stm32_spi_transfer+0x1cc>
		       (msgs[i].tx_buff && tx_cnt < msgs[i].bytes_number)) {
			while(!(SPIx->SR & SPI_SR_TXE))
 8005152:	bf00      	nop
 8005154:	69fb      	ldr	r3, [r7, #28]
 8005156:	689b      	ldr	r3, [r3, #8]
 8005158:	f003 0302 	and.w	r3, r3, #2
 800515c:	2b00      	cmp	r3, #0
 800515e:	d0f9      	beq.n	8005154 <stm32_spi_transfer+0x12c>
				;
			if (msgs[i].tx_buff)
 8005160:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005162:	4613      	mov	r3, r2
 8005164:	00db      	lsls	r3, r3, #3
 8005166:	1a9b      	subs	r3, r3, r2
 8005168:	009b      	lsls	r3, r3, #2
 800516a:	461a      	mov	r2, r3
 800516c:	68bb      	ldr	r3, [r7, #8]
 800516e:	4413      	add	r3, r2
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	2b00      	cmp	r3, #0
 8005174:	d011      	beq.n	800519a <stm32_spi_transfer+0x172>
				*(volatile uint8_t *)&SPIx->DR = msgs[i].tx_buff[tx_cnt++];
 8005176:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005178:	4613      	mov	r3, r2
 800517a:	00db      	lsls	r3, r3, #3
 800517c:	1a9b      	subs	r3, r3, r2
 800517e:	009b      	lsls	r3, r3, #2
 8005180:	461a      	mov	r2, r3
 8005182:	68bb      	ldr	r3, [r7, #8]
 8005184:	4413      	add	r3, r2
 8005186:	681a      	ldr	r2, [r3, #0]
 8005188:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800518a:	1c59      	adds	r1, r3, #1
 800518c:	6339      	str	r1, [r7, #48]	@ 0x30
 800518e:	441a      	add	r2, r3
 8005190:	69fb      	ldr	r3, [r7, #28]
 8005192:	330c      	adds	r3, #12
 8005194:	7812      	ldrb	r2, [r2, #0]
 8005196:	701a      	strb	r2, [r3, #0]
 8005198:	e003      	b.n	80051a2 <stm32_spi_transfer+0x17a>
			else
				*(volatile uint8_t *)&SPIx->DR = 0;
 800519a:	69fb      	ldr	r3, [r7, #28]
 800519c:	330c      	adds	r3, #12
 800519e:	2200      	movs	r2, #0
 80051a0:	701a      	strb	r2, [r3, #0]

			while(!(SPIx->SR & SPI_SR_RXNE))
 80051a2:	bf00      	nop
 80051a4:	69fb      	ldr	r3, [r7, #28]
 80051a6:	689b      	ldr	r3, [r3, #8]
 80051a8:	f003 0301 	and.w	r3, r3, #1
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d0f9      	beq.n	80051a4 <stm32_spi_transfer+0x17c>
				;
			if (msgs[i].rx_buff)
 80051b0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80051b2:	4613      	mov	r3, r2
 80051b4:	00db      	lsls	r3, r3, #3
 80051b6:	1a9b      	subs	r3, r3, r2
 80051b8:	009b      	lsls	r3, r3, #2
 80051ba:	461a      	mov	r2, r3
 80051bc:	68bb      	ldr	r3, [r7, #8]
 80051be:	4413      	add	r3, r2
 80051c0:	685b      	ldr	r3, [r3, #4]
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d013      	beq.n	80051ee <stm32_spi_transfer+0x1c6>
				msgs[i].rx_buff[rx_cnt++] = *(volatile uint8_t *)&SPIx->DR;
 80051c6:	69fb      	ldr	r3, [r7, #28]
 80051c8:	f103 010c 	add.w	r1, r3, #12
 80051cc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80051ce:	4613      	mov	r3, r2
 80051d0:	00db      	lsls	r3, r3, #3
 80051d2:	1a9b      	subs	r3, r3, r2
 80051d4:	009b      	lsls	r3, r3, #2
 80051d6:	461a      	mov	r2, r3
 80051d8:	68bb      	ldr	r3, [r7, #8]
 80051da:	4413      	add	r3, r2
 80051dc:	685a      	ldr	r2, [r3, #4]
 80051de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80051e0:	1c58      	adds	r0, r3, #1
 80051e2:	62f8      	str	r0, [r7, #44]	@ 0x2c
 80051e4:	4413      	add	r3, r2
 80051e6:	780a      	ldrb	r2, [r1, #0]
 80051e8:	b2d2      	uxtb	r2, r2
 80051ea:	701a      	strb	r2, [r3, #0]
 80051ec:	e002      	b.n	80051f4 <stm32_spi_transfer+0x1cc>
			else
				(void)*(volatile uint8_t *)&SPIx->DR;
 80051ee:	69fb      	ldr	r3, [r7, #28]
 80051f0:	330c      	adds	r3, #12
 80051f2:	781b      	ldrb	r3, [r3, #0]
		while ((msgs[i].rx_buff && rx_cnt < msgs[i].bytes_number) ||
 80051f4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80051f6:	4613      	mov	r3, r2
 80051f8:	00db      	lsls	r3, r3, #3
 80051fa:	1a9b      	subs	r3, r3, r2
 80051fc:	009b      	lsls	r3, r3, #2
 80051fe:	461a      	mov	r2, r3
 8005200:	68bb      	ldr	r3, [r7, #8]
 8005202:	4413      	add	r3, r2
 8005204:	685b      	ldr	r3, [r3, #4]
 8005206:	2b00      	cmp	r3, #0
 8005208:	d00b      	beq.n	8005222 <stm32_spi_transfer+0x1fa>
 800520a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800520c:	4613      	mov	r3, r2
 800520e:	00db      	lsls	r3, r3, #3
 8005210:	1a9b      	subs	r3, r3, r2
 8005212:	009b      	lsls	r3, r3, #2
 8005214:	461a      	mov	r2, r3
 8005216:	68bb      	ldr	r3, [r7, #8]
 8005218:	4413      	add	r3, r2
 800521a:	689b      	ldr	r3, [r3, #8]
 800521c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800521e:	429a      	cmp	r2, r3
 8005220:	d397      	bcc.n	8005152 <stm32_spi_transfer+0x12a>
		       (msgs[i].tx_buff && tx_cnt < msgs[i].bytes_number)) {
 8005222:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005224:	4613      	mov	r3, r2
 8005226:	00db      	lsls	r3, r3, #3
 8005228:	1a9b      	subs	r3, r3, r2
 800522a:	009b      	lsls	r3, r3, #2
 800522c:	461a      	mov	r2, r3
 800522e:	68bb      	ldr	r3, [r7, #8]
 8005230:	4413      	add	r3, r2
 8005232:	681b      	ldr	r3, [r3, #0]
		while ((msgs[i].rx_buff && rx_cnt < msgs[i].bytes_number) ||
 8005234:	2b00      	cmp	r3, #0
 8005236:	d00b      	beq.n	8005250 <stm32_spi_transfer+0x228>
		       (msgs[i].tx_buff && tx_cnt < msgs[i].bytes_number)) {
 8005238:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800523a:	4613      	mov	r3, r2
 800523c:	00db      	lsls	r3, r3, #3
 800523e:	1a9b      	subs	r3, r3, r2
 8005240:	009b      	lsls	r3, r3, #2
 8005242:	461a      	mov	r2, r3
 8005244:	68bb      	ldr	r3, [r7, #8]
 8005246:	4413      	add	r3, r2
 8005248:	689b      	ldr	r3, [r3, #8]
 800524a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800524c:	429a      	cmp	r2, r3
 800524e:	d380      	bcc.n	8005152 <stm32_spi_transfer+0x12a>
		}

#endif

		if(msgs[i].cs_delay_last)
 8005250:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005252:	4613      	mov	r3, r2
 8005254:	00db      	lsls	r3, r3, #3
 8005256:	1a9b      	subs	r3, r3, r2
 8005258:	009b      	lsls	r3, r3, #2
 800525a:	461a      	mov	r2, r3
 800525c:	68bb      	ldr	r3, [r7, #8]
 800525e:	4413      	add	r3, r2
 8005260:	699b      	ldr	r3, [r3, #24]
 8005262:	2b00      	cmp	r3, #0
 8005264:	d00b      	beq.n	800527e <stm32_spi_transfer+0x256>
			no_os_udelay(msgs[i].cs_delay_last);
 8005266:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005268:	4613      	mov	r3, r2
 800526a:	00db      	lsls	r3, r3, #3
 800526c:	1a9b      	subs	r3, r3, r2
 800526e:	009b      	lsls	r3, r3, #2
 8005270:	461a      	mov	r2, r3
 8005272:	68bb      	ldr	r3, [r7, #8]
 8005274:	4413      	add	r3, r2
 8005276:	699b      	ldr	r3, [r3, #24]
 8005278:	4618      	mov	r0, r3
 800527a:	f7ff f971 	bl	8004560 <no_os_udelay>

		if (msgs[i].cs_change)
 800527e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005280:	4613      	mov	r3, r2
 8005282:	00db      	lsls	r3, r3, #3
 8005284:	1a9b      	subs	r3, r3, r2
 8005286:	009b      	lsls	r3, r3, #2
 8005288:	461a      	mov	r2, r3
 800528a:	68bb      	ldr	r3, [r7, #8]
 800528c:	4413      	add	r3, r2
 800528e:	7b1b      	ldrb	r3, [r3, #12]
 8005290:	2b00      	cmp	r3, #0
 8005292:	d007      	beq.n	80052a4 <stm32_spi_transfer+0x27c>
			/* De-assert CS */
			gdesc->port->BSRR = NO_OS_BIT(sdesc->chip_select->number);
 8005294:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005296:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005298:	685b      	ldr	r3, [r3, #4]
 800529a:	2201      	movs	r2, #1
 800529c:	409a      	lsls	r2, r3
 800529e:	6a3b      	ldr	r3, [r7, #32]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	619a      	str	r2, [r3, #24]

		if(msgs[i].cs_change_delay)
 80052a4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80052a6:	4613      	mov	r3, r2
 80052a8:	00db      	lsls	r3, r3, #3
 80052aa:	1a9b      	subs	r3, r3, r2
 80052ac:	009b      	lsls	r3, r3, #2
 80052ae:	461a      	mov	r2, r3
 80052b0:	68bb      	ldr	r3, [r7, #8]
 80052b2:	4413      	add	r3, r2
 80052b4:	691b      	ldr	r3, [r3, #16]
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d00b      	beq.n	80052d2 <stm32_spi_transfer+0x2aa>
			no_os_udelay(msgs[i].cs_change_delay);
 80052ba:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80052bc:	4613      	mov	r3, r2
 80052be:	00db      	lsls	r3, r3, #3
 80052c0:	1a9b      	subs	r3, r3, r2
 80052c2:	009b      	lsls	r3, r3, #2
 80052c4:	461a      	mov	r2, r3
 80052c6:	68bb      	ldr	r3, [r7, #8]
 80052c8:	4413      	add	r3, r2
 80052ca:	691b      	ldr	r3, [r3, #16]
 80052cc:	4618      	mov	r0, r3
 80052ce:	f7ff f947 	bl	8004560 <no_os_udelay>

		if (ret)
 80052d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	d001      	beq.n	80052dc <stm32_spi_transfer+0x2b4>
			return ret;
 80052d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80052da:	e008      	b.n	80052ee <stm32_spi_transfer+0x2c6>
	for (uint32_t i = 0; i < len; i++) {
 80052dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052de:	3301      	adds	r3, #1
 80052e0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80052e2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	429a      	cmp	r2, r3
 80052e8:	f4ff aef4 	bcc.w	80050d4 <stm32_spi_transfer+0xac>
	}

	return 0;
 80052ec:	2300      	movs	r3, #0
}
 80052ee:	4618      	mov	r0, r3
 80052f0:	3738      	adds	r7, #56	@ 0x38
 80052f2:	46bd      	mov	sp, r7
 80052f4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80052f8:	20000740 	.word	0x20000740

080052fc <stm32_spi_write_and_read>:
 * @return 0 in case of success, -1 otherwise.
 */
int32_t stm32_spi_write_and_read(struct no_os_spi_desc *desc,
				 uint8_t *data,
				 uint16_t bytes_number)
{
 80052fc:	b580      	push	{r7, lr}
 80052fe:	b08c      	sub	sp, #48	@ 0x30
 8005300:	af00      	add	r7, sp, #0
 8005302:	60f8      	str	r0, [r7, #12]
 8005304:	60b9      	str	r1, [r7, #8]
 8005306:	4613      	mov	r3, r2
 8005308:	80fb      	strh	r3, [r7, #6]
	struct no_os_spi_msg msg = {
 800530a:	f107 0314 	add.w	r3, r7, #20
 800530e:	2200      	movs	r2, #0
 8005310:	601a      	str	r2, [r3, #0]
 8005312:	605a      	str	r2, [r3, #4]
 8005314:	609a      	str	r2, [r3, #8]
 8005316:	60da      	str	r2, [r3, #12]
 8005318:	611a      	str	r2, [r3, #16]
 800531a:	615a      	str	r2, [r3, #20]
 800531c:	619a      	str	r2, [r3, #24]
 800531e:	68bb      	ldr	r3, [r7, #8]
 8005320:	617b      	str	r3, [r7, #20]
 8005322:	68bb      	ldr	r3, [r7, #8]
 8005324:	61bb      	str	r3, [r7, #24]
 8005326:	88fb      	ldrh	r3, [r7, #6]
 8005328:	61fb      	str	r3, [r7, #28]
 800532a:	2301      	movs	r3, #1
 800532c:	f887 3020 	strb.w	r3, [r7, #32]
		.cs_change = true,
		.rx_buff = data,
		.tx_buff = data,
	};

	if (!desc || !desc->extra || !data)
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	2b00      	cmp	r3, #0
 8005334:	d006      	beq.n	8005344 <stm32_spi_write_and_read+0x48>
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	69db      	ldr	r3, [r3, #28]
 800533a:	2b00      	cmp	r3, #0
 800533c:	d002      	beq.n	8005344 <stm32_spi_write_and_read+0x48>
 800533e:	68bb      	ldr	r3, [r7, #8]
 8005340:	2b00      	cmp	r3, #0
 8005342:	d102      	bne.n	800534a <stm32_spi_write_and_read+0x4e>
		return -EINVAL;
 8005344:	f06f 0315 	mvn.w	r3, #21
 8005348:	e00c      	b.n	8005364 <stm32_spi_write_and_read+0x68>

	if (!bytes_number)
 800534a:	88fb      	ldrh	r3, [r7, #6]
 800534c:	2b00      	cmp	r3, #0
 800534e:	d101      	bne.n	8005354 <stm32_spi_write_and_read+0x58>
		return 0;
 8005350:	2300      	movs	r3, #0
 8005352:	e007      	b.n	8005364 <stm32_spi_write_and_read+0x68>

	return stm32_spi_transfer(desc, &msg, 1);
 8005354:	f107 0314 	add.w	r3, r7, #20
 8005358:	2201      	movs	r2, #1
 800535a:	4619      	mov	r1, r3
 800535c:	68f8      	ldr	r0, [r7, #12]
 800535e:	f7ff fe63 	bl	8005028 <stm32_spi_transfer>
 8005362:	4603      	mov	r3, r0
}
 8005364:	4618      	mov	r0, r3
 8005366:	3730      	adds	r7, #48	@ 0x30
 8005368:	46bd      	mov	sp, r7
 800536a:	bd80      	pop	{r7, pc}

0800536c <stm32_config_dma_and_start>:
int32_t stm32_config_dma_and_start(struct no_os_spi_desc* desc,
				   struct no_os_spi_msg* msgs,
				   uint32_t len,
				   void (*callback)(void*),
				   void* ctx, bool is_async)
{
 800536c:	b580      	push	{r7, lr}
 800536e:	b08e      	sub	sp, #56	@ 0x38
 8005370:	af00      	add	r7, sp, #0
 8005372:	60f8      	str	r0, [r7, #12]
 8005374:	60b9      	str	r1, [r7, #8]
 8005376:	607a      	str	r2, [r7, #4]
 8005378:	603b      	str	r3, [r7, #0]
	struct stm32_spi_desc* sdesc = desc->extra;
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	69db      	ldr	r3, [r3, #28]
 800537e:	62fb      	str	r3, [r7, #44]	@ 0x2c
	struct no_os_dma_xfer_desc* rx_ch_xfer;
	struct no_os_dma_xfer_desc* tx_ch_xfer;
	struct no_os_dma_ch* tx_ch = sdesc->txdma_ch;
 8005380:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005382:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005384:	62bb      	str	r3, [r7, #40]	@ 0x28
	struct no_os_dma_ch* rx_ch = sdesc->rxdma_ch;
 8005386:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005388:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800538a:	627b      	str	r3, [r7, #36]	@ 0x24
	struct stm32_dma_channel* sdma_rx = rx_ch->extra;
 800538c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800538e:	69db      	ldr	r3, [r3, #28]
 8005390:	623b      	str	r3, [r7, #32]
	struct stm32_dma_channel* sdma_tx = tx_ch->extra;
 8005392:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005394:	69db      	ldr	r3, [r3, #28]
 8005396:	61fb      	str	r3, [r7, #28]
	SPI_TypeDef* SPIx = sdesc->hspi.Instance;
 8005398:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	61bb      	str	r3, [r7, #24]
	int ret;
	uint8_t i;

	if (!desc || !msgs)
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	2b00      	cmp	r3, #0
 80053a2:	d002      	beq.n	80053aa <stm32_config_dma_and_start+0x3e>
 80053a4:	68bb      	ldr	r3, [r7, #8]
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d102      	bne.n	80053b0 <stm32_config_dma_and_start+0x44>
		return -EINVAL;
 80053aa:	f06f 0315 	mvn.w	r3, #21
 80053ae:	e13f      	b.n	8005630 <stm32_config_dma_and_start+0x2c4>

	rx_ch_xfer = no_os_calloc(len, sizeof(*rx_ch_xfer));
 80053b0:	2124      	movs	r1, #36	@ 0x24
 80053b2:	6878      	ldr	r0, [r7, #4]
 80053b4:	f7fd fd9a 	bl	8002eec <no_os_calloc>
 80053b8:	6178      	str	r0, [r7, #20]
	if (!rx_ch_xfer)
 80053ba:	697b      	ldr	r3, [r7, #20]
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d102      	bne.n	80053c6 <stm32_config_dma_and_start+0x5a>
		return -ENOMEM;
 80053c0:	f06f 030b 	mvn.w	r3, #11
 80053c4:	e134      	b.n	8005630 <stm32_config_dma_and_start+0x2c4>

	tx_ch_xfer = no_os_calloc(len, sizeof(*tx_ch_xfer));
 80053c6:	2124      	movs	r1, #36	@ 0x24
 80053c8:	6878      	ldr	r0, [r7, #4]
 80053ca:	f7fd fd8f 	bl	8002eec <no_os_calloc>
 80053ce:	6138      	str	r0, [r7, #16]
	if (!tx_ch_xfer) {
 80053d0:	693b      	ldr	r3, [r7, #16]
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	f000 8127 	beq.w	8005626 <stm32_config_dma_and_start+0x2ba>
		goto free_rx_ch_xfer;
	}

	for (i = 0; i < len; i++) {
 80053d8:	2300      	movs	r3, #0
 80053da:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 80053de:	e09f      	b.n	8005520 <stm32_config_dma_and_start+0x1b4>
		tx_ch_xfer[i].src = msgs[i].tx_buff;
 80053e0:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 80053e4:	4613      	mov	r3, r2
 80053e6:	00db      	lsls	r3, r3, #3
 80053e8:	1a9b      	subs	r3, r3, r2
 80053ea:	009b      	lsls	r3, r3, #2
 80053ec:	461a      	mov	r2, r3
 80053ee:	68bb      	ldr	r3, [r7, #8]
 80053f0:	1899      	adds	r1, r3, r2
 80053f2:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 80053f6:	4613      	mov	r3, r2
 80053f8:	00db      	lsls	r3, r3, #3
 80053fa:	4413      	add	r3, r2
 80053fc:	009b      	lsls	r3, r3, #2
 80053fe:	461a      	mov	r2, r3
 8005400:	693b      	ldr	r3, [r7, #16]
 8005402:	4413      	add	r3, r2
 8005404:	680a      	ldr	r2, [r1, #0]
 8005406:	601a      	str	r2, [r3, #0]
		tx_ch_xfer[i].dst = &(SPIx->DR);
 8005408:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 800540c:	4613      	mov	r3, r2
 800540e:	00db      	lsls	r3, r3, #3
 8005410:	4413      	add	r3, r2
 8005412:	009b      	lsls	r3, r3, #2
 8005414:	461a      	mov	r2, r3
 8005416:	693b      	ldr	r3, [r7, #16]
 8005418:	4413      	add	r3, r2
 800541a:	69ba      	ldr	r2, [r7, #24]
 800541c:	320c      	adds	r2, #12
 800541e:	605a      	str	r2, [r3, #4]
		tx_ch_xfer[i].xfer_type = MEM_TO_DEV;
 8005420:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 8005424:	4613      	mov	r3, r2
 8005426:	00db      	lsls	r3, r3, #3
 8005428:	4413      	add	r3, r2
 800542a:	009b      	lsls	r3, r3, #2
 800542c:	461a      	mov	r2, r3
 800542e:	693b      	ldr	r3, [r7, #16]
 8005430:	4413      	add	r3, r2
 8005432:	2201      	movs	r2, #1
 8005434:	731a      	strb	r2, [r3, #12]
		tx_ch_xfer[i].periph = NO_OS_DMA_IRQ;
 8005436:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 800543a:	4613      	mov	r3, r2
 800543c:	00db      	lsls	r3, r3, #3
 800543e:	4413      	add	r3, r2
 8005440:	009b      	lsls	r3, r3, #2
 8005442:	461a      	mov	r2, r3
 8005444:	693b      	ldr	r3, [r7, #16]
 8005446:	4413      	add	r3, r2
 8005448:	2207      	movs	r2, #7
 800544a:	771a      	strb	r2, [r3, #28]
		tx_ch_xfer[i].length = msgs[i].bytes_number;
 800544c:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 8005450:	4613      	mov	r3, r2
 8005452:	00db      	lsls	r3, r3, #3
 8005454:	1a9b      	subs	r3, r3, r2
 8005456:	009b      	lsls	r3, r3, #2
 8005458:	461a      	mov	r2, r3
 800545a:	68bb      	ldr	r3, [r7, #8]
 800545c:	1899      	adds	r1, r3, r2
 800545e:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 8005462:	4613      	mov	r3, r2
 8005464:	00db      	lsls	r3, r3, #3
 8005466:	4413      	add	r3, r2
 8005468:	009b      	lsls	r3, r3, #2
 800546a:	461a      	mov	r2, r3
 800546c:	693b      	ldr	r3, [r7, #16]
 800546e:	4413      	add	r3, r2
 8005470:	688a      	ldr	r2, [r1, #8]
 8005472:	609a      	str	r2, [r3, #8]

		rx_ch_xfer[i].dst = msgs[i].rx_buff;
 8005474:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 8005478:	4613      	mov	r3, r2
 800547a:	00db      	lsls	r3, r3, #3
 800547c:	1a9b      	subs	r3, r3, r2
 800547e:	009b      	lsls	r3, r3, #2
 8005480:	461a      	mov	r2, r3
 8005482:	68bb      	ldr	r3, [r7, #8]
 8005484:	1899      	adds	r1, r3, r2
 8005486:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 800548a:	4613      	mov	r3, r2
 800548c:	00db      	lsls	r3, r3, #3
 800548e:	4413      	add	r3, r2
 8005490:	009b      	lsls	r3, r3, #2
 8005492:	461a      	mov	r2, r3
 8005494:	697b      	ldr	r3, [r7, #20]
 8005496:	4413      	add	r3, r2
 8005498:	684a      	ldr	r2, [r1, #4]
 800549a:	605a      	str	r2, [r3, #4]
		rx_ch_xfer[i].src = &(SPIx->DR);
 800549c:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 80054a0:	4613      	mov	r3, r2
 80054a2:	00db      	lsls	r3, r3, #3
 80054a4:	4413      	add	r3, r2
 80054a6:	009b      	lsls	r3, r3, #2
 80054a8:	461a      	mov	r2, r3
 80054aa:	697b      	ldr	r3, [r7, #20]
 80054ac:	4413      	add	r3, r2
 80054ae:	69ba      	ldr	r2, [r7, #24]
 80054b0:	320c      	adds	r2, #12
 80054b2:	601a      	str	r2, [r3, #0]
		rx_ch_xfer[i].periph = NO_OS_DMA_IRQ;
 80054b4:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 80054b8:	4613      	mov	r3, r2
 80054ba:	00db      	lsls	r3, r3, #3
 80054bc:	4413      	add	r3, r2
 80054be:	009b      	lsls	r3, r3, #2
 80054c0:	461a      	mov	r2, r3
 80054c2:	697b      	ldr	r3, [r7, #20]
 80054c4:	4413      	add	r3, r2
 80054c6:	2207      	movs	r2, #7
 80054c8:	771a      	strb	r2, [r3, #28]
		rx_ch_xfer[i].xfer_type = DEV_TO_MEM;
 80054ca:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 80054ce:	4613      	mov	r3, r2
 80054d0:	00db      	lsls	r3, r3, #3
 80054d2:	4413      	add	r3, r2
 80054d4:	009b      	lsls	r3, r3, #2
 80054d6:	461a      	mov	r2, r3
 80054d8:	697b      	ldr	r3, [r7, #20]
 80054da:	4413      	add	r3, r2
 80054dc:	2202      	movs	r2, #2
 80054de:	731a      	strb	r2, [r3, #12]
		rx_ch_xfer[i].length = msgs[i].bytes_number;
 80054e0:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 80054e4:	4613      	mov	r3, r2
 80054e6:	00db      	lsls	r3, r3, #3
 80054e8:	1a9b      	subs	r3, r3, r2
 80054ea:	009b      	lsls	r3, r3, #2
 80054ec:	461a      	mov	r2, r3
 80054ee:	68bb      	ldr	r3, [r7, #8]
 80054f0:	1899      	adds	r1, r3, r2
 80054f2:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 80054f6:	4613      	mov	r3, r2
 80054f8:	00db      	lsls	r3, r3, #3
 80054fa:	4413      	add	r3, r2
 80054fc:	009b      	lsls	r3, r3, #2
 80054fe:	461a      	mov	r2, r3
 8005500:	697b      	ldr	r3, [r7, #20]
 8005502:	4413      	add	r3, r2
 8005504:	688a      	ldr	r2, [r1, #8]
 8005506:	609a      	str	r2, [r3, #8]
		if (callback) {
 8005508:	683b      	ldr	r3, [r7, #0]
 800550a:	2b00      	cmp	r3, #0
 800550c:	d003      	beq.n	8005516 <stm32_config_dma_and_start+0x1aa>
			sdesc->dma_desc->sg_handler = callback;
 800550e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005510:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005512:	683a      	ldr	r2, [r7, #0]
 8005514:	621a      	str	r2, [r3, #32]
	for (i = 0; i < len; i++) {
 8005516:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800551a:	3301      	adds	r3, #1
 800551c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 8005520:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8005524:	687a      	ldr	r2, [r7, #4]
 8005526:	429a      	cmp	r2, r3
 8005528:	f63f af5a 	bhi.w	80053e0 <stm32_config_dma_and_start+0x74>
		}
	}

	rx_ch->id = sdma_rx->hdma;
 800552c:	6a3b      	ldr	r3, [r7, #32]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	461a      	mov	r2, r3
 8005532:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005534:	601a      	str	r2, [r3, #0]
	rx_ch->sg_list = NULL;
 8005536:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005538:	2200      	movs	r2, #0
 800553a:	609a      	str	r2, [r3, #8]

	ret = no_os_dma_config_xfer(sdesc->dma_desc, rx_ch_xfer, len, rx_ch);
 800553c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800553e:	6e18      	ldr	r0, [r3, #96]	@ 0x60
 8005540:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005542:	687a      	ldr	r2, [r7, #4]
 8005544:	6979      	ldr	r1, [r7, #20]
 8005546:	f7fd fef3 	bl	8003330 <no_os_dma_config_xfer>
 800554a:	6378      	str	r0, [r7, #52]	@ 0x34
	if (ret)
 800554c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800554e:	2b00      	cmp	r3, #0
 8005550:	d15d      	bne.n	800560e <stm32_config_dma_and_start+0x2a2>
		goto remove_dma;

	tx_ch->id = sdma_tx->hdma;
 8005552:	69fb      	ldr	r3, [r7, #28]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	461a      	mov	r2, r3
 8005558:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800555a:	601a      	str	r2, [r3, #0]
	tx_ch->sg_list = NULL;
 800555c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800555e:	2200      	movs	r2, #0
 8005560:	609a      	str	r2, [r3, #8]

	ret = no_os_dma_config_xfer(sdesc->dma_desc, tx_ch_xfer, len, tx_ch);
 8005562:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005564:	6e18      	ldr	r0, [r3, #96]	@ 0x60
 8005566:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005568:	687a      	ldr	r2, [r7, #4]
 800556a:	6939      	ldr	r1, [r7, #16]
 800556c:	f7fd fee0 	bl	8003330 <no_os_dma_config_xfer>
 8005570:	6378      	str	r0, [r7, #52]	@ 0x34
	if (ret)
 8005572:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005574:	2b00      	cmp	r3, #0
 8005576:	d14c      	bne.n	8005612 <stm32_config_dma_and_start+0x2a6>
		goto remove_dma;

	ret = no_os_dma_xfer_start(sdesc->dma_desc, tx_ch);
 8005578:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800557a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800557c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800557e:	4618      	mov	r0, r3
 8005580:	f7fd ff78 	bl	8003474 <no_os_dma_xfer_start>
 8005584:	6378      	str	r0, [r7, #52]	@ 0x34
	if (ret)
 8005586:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005588:	2b00      	cmp	r3, #0
 800558a:	d12e      	bne.n	80055ea <stm32_config_dma_and_start+0x27e>
		goto abort_transfer;

	ret = no_os_dma_xfer_start(sdesc->dma_desc, rx_ch);
 800558c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800558e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005590:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005592:	4618      	mov	r0, r3
 8005594:	f7fd ff6e 	bl	8003474 <no_os_dma_xfer_start>
 8005598:	6378      	str	r0, [r7, #52]	@ 0x34
	if (ret)
 800559a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800559c:	2b00      	cmp	r3, #0
 800559e:	d126      	bne.n	80055ee <stm32_config_dma_and_start+0x282>
		goto abort_transfer;

	if (tx_ch)
 80055a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d007      	beq.n	80055b6 <stm32_config_dma_and_start+0x24a>
		SET_BIT(sdesc->hspi.Instance->CR2, SPI_CR2_TXDMAEN);
 80055a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	685a      	ldr	r2, [r3, #4]
 80055ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	f042 0202 	orr.w	r2, r2, #2
 80055b4:	605a      	str	r2, [r3, #4]

	if (rx_ch)
 80055b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d007      	beq.n	80055cc <stm32_config_dma_and_start+0x260>
		SET_BIT(sdesc->hspi.Instance->CR2, SPI_CR2_RXDMAEN);
 80055bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	685a      	ldr	r2, [r3, #4]
 80055c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	f042 0201 	orr.w	r2, r2, #1
 80055ca:	605a      	str	r2, [r3, #4]

#ifdef HAL_TIM_MODULE_ENABLED
	if (sdesc->pwm_desc) {
 80055cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80055ce:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	d008      	beq.n	80055e6 <stm32_config_dma_and_start+0x27a>
		ret = no_os_pwm_enable(sdesc->pwm_desc);
 80055d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80055d6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80055d8:	4618      	mov	r0, r3
 80055da:	f7fe fe07 	bl	80041ec <no_os_pwm_enable>
 80055de:	6378      	str	r0, [r7, #52]	@ 0x34
		if (ret)
 80055e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d105      	bne.n	80055f2 <stm32_config_dma_and_start+0x286>
			goto abort_transfer;
	}
#endif

	return 0;
 80055e6:	2300      	movs	r3, #0
 80055e8:	e022      	b.n	8005630 <stm32_config_dma_and_start+0x2c4>
		goto abort_transfer;
 80055ea:	bf00      	nop
 80055ec:	e002      	b.n	80055f4 <stm32_config_dma_and_start+0x288>
		goto abort_transfer;
 80055ee:	bf00      	nop
 80055f0:	e000      	b.n	80055f4 <stm32_config_dma_and_start+0x288>
			goto abort_transfer;
 80055f2:	bf00      	nop

abort_transfer:
	no_os_dma_xfer_abort(sdesc->dma_desc, tx_ch);
 80055f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80055f6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80055f8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80055fa:	4618      	mov	r0, r3
 80055fc:	f7fd ff76 	bl	80034ec <no_os_dma_xfer_abort>
	no_os_dma_xfer_abort(sdesc->dma_desc, rx_ch);
 8005600:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005602:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005604:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005606:	4618      	mov	r0, r3
 8005608:	f7fd ff70 	bl	80034ec <no_os_dma_xfer_abort>
 800560c:	e002      	b.n	8005614 <stm32_config_dma_and_start+0x2a8>
		goto remove_dma;
 800560e:	bf00      	nop
 8005610:	e000      	b.n	8005614 <stm32_config_dma_and_start+0x2a8>
		goto remove_dma;
 8005612:	bf00      	nop
remove_dma:
	no_os_dma_remove(sdesc->dma_desc);
 8005614:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005616:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005618:	4618      	mov	r0, r3
 800561a:	f7fd fe3c 	bl	8003296 <no_os_dma_remove>
free_tx_ch_xfer:
	no_os_free(tx_ch_xfer);
 800561e:	6938      	ldr	r0, [r7, #16]
 8005620:	f7fd fc72 	bl	8002f08 <no_os_free>
 8005624:	e000      	b.n	8005628 <stm32_config_dma_and_start+0x2bc>
		goto free_rx_ch_xfer;
 8005626:	bf00      	nop
free_rx_ch_xfer:
	no_os_free(rx_ch_xfer);
 8005628:	6978      	ldr	r0, [r7, #20]
 800562a:	f7fd fc6d 	bl	8002f08 <no_os_free>

	return ret;
 800562e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8005630:	4618      	mov	r0, r3
 8005632:	3738      	adds	r7, #56	@ 0x38
 8005634:	46bd      	mov	sp, r7
 8005636:	bd80      	pop	{r7, pc}

08005638 <stm32_spi_dma_transfer_async>:
int32_t stm32_spi_dma_transfer_async(struct no_os_spi_desc* desc,
				     struct no_os_spi_msg* msgs,
				     uint32_t len,
				     void (*callback)(void*),
				     void* ctx)
{
 8005638:	b580      	push	{r7, lr}
 800563a:	b086      	sub	sp, #24
 800563c:	af02      	add	r7, sp, #8
 800563e:	60f8      	str	r0, [r7, #12]
 8005640:	60b9      	str	r1, [r7, #8]
 8005642:	607a      	str	r2, [r7, #4]
 8005644:	603b      	str	r3, [r7, #0]
	return stm32_config_dma_and_start(desc, msgs, len, callback, ctx, true);
 8005646:	2301      	movs	r3, #1
 8005648:	9301      	str	r3, [sp, #4]
 800564a:	69bb      	ldr	r3, [r7, #24]
 800564c:	9300      	str	r3, [sp, #0]
 800564e:	683b      	ldr	r3, [r7, #0]
 8005650:	687a      	ldr	r2, [r7, #4]
 8005652:	68b9      	ldr	r1, [r7, #8]
 8005654:	68f8      	ldr	r0, [r7, #12]
 8005656:	f7ff fe89 	bl	800536c <stm32_config_dma_and_start>
 800565a:	4603      	mov	r3, r0
}
 800565c:	4618      	mov	r0, r3
 800565e:	3710      	adds	r7, #16
 8005660:	46bd      	mov	sp, r7
 8005662:	bd80      	pop	{r7, pc}

08005664 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005664:	b580      	push	{r7, lr}
 8005666:	b082      	sub	sp, #8
 8005668:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800566a:	2300      	movs	r3, #0
 800566c:	607b      	str	r3, [r7, #4]
 800566e:	4b10      	ldr	r3, [pc, #64]	@ (80056b0 <HAL_MspInit+0x4c>)
 8005670:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005672:	4a0f      	ldr	r2, [pc, #60]	@ (80056b0 <HAL_MspInit+0x4c>)
 8005674:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005678:	6453      	str	r3, [r2, #68]	@ 0x44
 800567a:	4b0d      	ldr	r3, [pc, #52]	@ (80056b0 <HAL_MspInit+0x4c>)
 800567c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800567e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005682:	607b      	str	r3, [r7, #4]
 8005684:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8005686:	2300      	movs	r3, #0
 8005688:	603b      	str	r3, [r7, #0]
 800568a:	4b09      	ldr	r3, [pc, #36]	@ (80056b0 <HAL_MspInit+0x4c>)
 800568c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800568e:	4a08      	ldr	r2, [pc, #32]	@ (80056b0 <HAL_MspInit+0x4c>)
 8005690:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005694:	6413      	str	r3, [r2, #64]	@ 0x40
 8005696:	4b06      	ldr	r3, [pc, #24]	@ (80056b0 <HAL_MspInit+0x4c>)
 8005698:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800569a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800569e:	603b      	str	r3, [r7, #0]
 80056a0:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80056a2:	2007      	movs	r0, #7
 80056a4:	f000 fbd2 	bl	8005e4c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80056a8:	bf00      	nop
 80056aa:	3708      	adds	r7, #8
 80056ac:	46bd      	mov	sp, r7
 80056ae:	bd80      	pop	{r7, pc}
 80056b0:	40023800 	.word	0x40023800

080056b4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80056b4:	b580      	push	{r7, lr}
 80056b6:	b08a      	sub	sp, #40	@ 0x28
 80056b8:	af00      	add	r7, sp, #0
 80056ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80056bc:	f107 0314 	add.w	r3, r7, #20
 80056c0:	2200      	movs	r2, #0
 80056c2:	601a      	str	r2, [r3, #0]
 80056c4:	605a      	str	r2, [r3, #4]
 80056c6:	609a      	str	r2, [r3, #8]
 80056c8:	60da      	str	r2, [r3, #12]
 80056ca:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	4a1d      	ldr	r2, [pc, #116]	@ (8005748 <HAL_SPI_MspInit+0x94>)
 80056d2:	4293      	cmp	r3, r2
 80056d4:	d134      	bne.n	8005740 <HAL_SPI_MspInit+0x8c>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 80056d6:	2300      	movs	r3, #0
 80056d8:	613b      	str	r3, [r7, #16]
 80056da:	4b1c      	ldr	r3, [pc, #112]	@ (800574c <HAL_SPI_MspInit+0x98>)
 80056dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056de:	4a1b      	ldr	r2, [pc, #108]	@ (800574c <HAL_SPI_MspInit+0x98>)
 80056e0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80056e4:	6413      	str	r3, [r2, #64]	@ 0x40
 80056e6:	4b19      	ldr	r3, [pc, #100]	@ (800574c <HAL_SPI_MspInit+0x98>)
 80056e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056ea:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80056ee:	613b      	str	r3, [r7, #16]
 80056f0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80056f2:	2300      	movs	r3, #0
 80056f4:	60fb      	str	r3, [r7, #12]
 80056f6:	4b15      	ldr	r3, [pc, #84]	@ (800574c <HAL_SPI_MspInit+0x98>)
 80056f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80056fa:	4a14      	ldr	r2, [pc, #80]	@ (800574c <HAL_SPI_MspInit+0x98>)
 80056fc:	f043 0304 	orr.w	r3, r3, #4
 8005700:	6313      	str	r3, [r2, #48]	@ 0x30
 8005702:	4b12      	ldr	r3, [pc, #72]	@ (800574c <HAL_SPI_MspInit+0x98>)
 8005704:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005706:	f003 0304 	and.w	r3, r3, #4
 800570a:	60fb      	str	r3, [r7, #12]
 800570c:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 800570e:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8005712:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005714:	2302      	movs	r3, #2
 8005716:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005718:	2300      	movs	r3, #0
 800571a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800571c:	2303      	movs	r3, #3
 800571e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8005720:	2306      	movs	r3, #6
 8005722:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005724:	f107 0314 	add.w	r3, r7, #20
 8005728:	4619      	mov	r1, r3
 800572a:	4809      	ldr	r0, [pc, #36]	@ (8005750 <HAL_SPI_MspInit+0x9c>)
 800572c:	f000 fc70 	bl	8006010 <HAL_GPIO_Init>

    /* SPI3 interrupt Init */
    HAL_NVIC_SetPriority(SPI3_IRQn, 0, 0);
 8005730:	2200      	movs	r2, #0
 8005732:	2100      	movs	r1, #0
 8005734:	2033      	movs	r0, #51	@ 0x33
 8005736:	f000 fb94 	bl	8005e62 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 800573a:	2033      	movs	r0, #51	@ 0x33
 800573c:	f000 fbad 	bl	8005e9a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8005740:	bf00      	nop
 8005742:	3728      	adds	r7, #40	@ 0x28
 8005744:	46bd      	mov	sp, r7
 8005746:	bd80      	pop	{r7, pc}
 8005748:	40003c00 	.word	0x40003c00
 800574c:	40023800 	.word	0x40023800
 8005750:	40020800 	.word	0x40020800

08005754 <HAL_SPI_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
{
 8005754:	b580      	push	{r7, lr}
 8005756:	b082      	sub	sp, #8
 8005758:	af00      	add	r7, sp, #0
 800575a:	6078      	str	r0, [r7, #4]
  if(hspi->Instance==SPI3)
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	4a0a      	ldr	r2, [pc, #40]	@ (800578c <HAL_SPI_MspDeInit+0x38>)
 8005762:	4293      	cmp	r3, r2
 8005764:	d10d      	bne.n	8005782 <HAL_SPI_MspDeInit+0x2e>
  {
  /* USER CODE BEGIN SPI3_MspDeInit 0 */

  /* USER CODE END SPI3_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI3_CLK_DISABLE();
 8005766:	4b0a      	ldr	r3, [pc, #40]	@ (8005790 <HAL_SPI_MspDeInit+0x3c>)
 8005768:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800576a:	4a09      	ldr	r2, [pc, #36]	@ (8005790 <HAL_SPI_MspDeInit+0x3c>)
 800576c:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005770:	6413      	str	r3, [r2, #64]	@ 0x40
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12);
 8005772:	f44f 51e0 	mov.w	r1, #7168	@ 0x1c00
 8005776:	4807      	ldr	r0, [pc, #28]	@ (8005794 <HAL_SPI_MspDeInit+0x40>)
 8005778:	f000 fdce 	bl	8006318 <HAL_GPIO_DeInit>

    /* SPI3 interrupt DeInit */
    HAL_NVIC_DisableIRQ(SPI3_IRQn);
 800577c:	2033      	movs	r0, #51	@ 0x33
 800577e:	f000 fb9a 	bl	8005eb6 <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN SPI3_MspDeInit 1 */

  /* USER CODE END SPI3_MspDeInit 1 */
  }

}
 8005782:	bf00      	nop
 8005784:	3708      	adds	r7, #8
 8005786:	46bd      	mov	sp, r7
 8005788:	bd80      	pop	{r7, pc}
 800578a:	bf00      	nop
 800578c:	40003c00 	.word	0x40003c00
 8005790:	40023800 	.word	0x40023800
 8005794:	40020800 	.word	0x40020800

08005798 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8005798:	b580      	push	{r7, lr}
 800579a:	b084      	sub	sp, #16
 800579c:	af00      	add	r7, sp, #0
 800579e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM10)
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	4a0e      	ldr	r2, [pc, #56]	@ (80057e0 <HAL_TIM_Base_MspInit+0x48>)
 80057a6:	4293      	cmp	r3, r2
 80057a8:	d115      	bne.n	80057d6 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM10_MspInit 0 */

  /* USER CODE END TIM10_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM10_CLK_ENABLE();
 80057aa:	2300      	movs	r3, #0
 80057ac:	60fb      	str	r3, [r7, #12]
 80057ae:	4b0d      	ldr	r3, [pc, #52]	@ (80057e4 <HAL_TIM_Base_MspInit+0x4c>)
 80057b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80057b2:	4a0c      	ldr	r2, [pc, #48]	@ (80057e4 <HAL_TIM_Base_MspInit+0x4c>)
 80057b4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80057b8:	6453      	str	r3, [r2, #68]	@ 0x44
 80057ba:	4b0a      	ldr	r3, [pc, #40]	@ (80057e4 <HAL_TIM_Base_MspInit+0x4c>)
 80057bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80057be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80057c2:	60fb      	str	r3, [r7, #12]
 80057c4:	68fb      	ldr	r3, [r7, #12]
    /* TIM10 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 80057c6:	2200      	movs	r2, #0
 80057c8:	2100      	movs	r1, #0
 80057ca:	2019      	movs	r0, #25
 80057cc:	f000 fb49 	bl	8005e62 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80057d0:	2019      	movs	r0, #25
 80057d2:	f000 fb62 	bl	8005e9a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM10_MspInit 1 */

  /* USER CODE END TIM10_MspInit 1 */
  }

}
 80057d6:	bf00      	nop
 80057d8:	3710      	adds	r7, #16
 80057da:	46bd      	mov	sp, r7
 80057dc:	bd80      	pop	{r7, pc}
 80057de:	bf00      	nop
 80057e0:	40014400 	.word	0x40014400
 80057e4:	40023800 	.word	0x40023800

080057e8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80057e8:	b580      	push	{r7, lr}
 80057ea:	b08a      	sub	sp, #40	@ 0x28
 80057ec:	af00      	add	r7, sp, #0
 80057ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80057f0:	f107 0314 	add.w	r3, r7, #20
 80057f4:	2200      	movs	r2, #0
 80057f6:	601a      	str	r2, [r3, #0]
 80057f8:	605a      	str	r2, [r3, #4]
 80057fa:	609a      	str	r2, [r3, #8]
 80057fc:	60da      	str	r2, [r3, #12]
 80057fe:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	4a1d      	ldr	r2, [pc, #116]	@ (800587c <HAL_UART_MspInit+0x94>)
 8005806:	4293      	cmp	r3, r2
 8005808:	d133      	bne.n	8005872 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800580a:	2300      	movs	r3, #0
 800580c:	613b      	str	r3, [r7, #16]
 800580e:	4b1c      	ldr	r3, [pc, #112]	@ (8005880 <HAL_UART_MspInit+0x98>)
 8005810:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005812:	4a1b      	ldr	r2, [pc, #108]	@ (8005880 <HAL_UART_MspInit+0x98>)
 8005814:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005818:	6413      	str	r3, [r2, #64]	@ 0x40
 800581a:	4b19      	ldr	r3, [pc, #100]	@ (8005880 <HAL_UART_MspInit+0x98>)
 800581c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800581e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005822:	613b      	str	r3, [r7, #16]
 8005824:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005826:	2300      	movs	r3, #0
 8005828:	60fb      	str	r3, [r7, #12]
 800582a:	4b15      	ldr	r3, [pc, #84]	@ (8005880 <HAL_UART_MspInit+0x98>)
 800582c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800582e:	4a14      	ldr	r2, [pc, #80]	@ (8005880 <HAL_UART_MspInit+0x98>)
 8005830:	f043 0301 	orr.w	r3, r3, #1
 8005834:	6313      	str	r3, [r2, #48]	@ 0x30
 8005836:	4b12      	ldr	r3, [pc, #72]	@ (8005880 <HAL_UART_MspInit+0x98>)
 8005838:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800583a:	f003 0301 	and.w	r3, r3, #1
 800583e:	60fb      	str	r3, [r7, #12]
 8005840:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8005842:	230c      	movs	r3, #12
 8005844:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005846:	2302      	movs	r3, #2
 8005848:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800584a:	2300      	movs	r3, #0
 800584c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800584e:	2300      	movs	r3, #0
 8005850:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8005852:	2307      	movs	r3, #7
 8005854:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005856:	f107 0314 	add.w	r3, r7, #20
 800585a:	4619      	mov	r1, r3
 800585c:	4809      	ldr	r0, [pc, #36]	@ (8005884 <HAL_UART_MspInit+0x9c>)
 800585e:	f000 fbd7 	bl	8006010 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8005862:	2200      	movs	r2, #0
 8005864:	2100      	movs	r1, #0
 8005866:	2026      	movs	r0, #38	@ 0x26
 8005868:	f000 fafb 	bl	8005e62 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800586c:	2026      	movs	r0, #38	@ 0x26
 800586e:	f000 fb14 	bl	8005e9a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8005872:	bf00      	nop
 8005874:	3728      	adds	r7, #40	@ 0x28
 8005876:	46bd      	mov	sp, r7
 8005878:	bd80      	pop	{r7, pc}
 800587a:	bf00      	nop
 800587c:	40004400 	.word	0x40004400
 8005880:	40023800 	.word	0x40023800
 8005884:	40020000 	.word	0x40020000

08005888 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005888:	b480      	push	{r7}
 800588a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800588c:	bf00      	nop
 800588e:	e7fd      	b.n	800588c <NMI_Handler+0x4>

08005890 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005890:	b480      	push	{r7}
 8005892:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005894:	bf00      	nop
 8005896:	e7fd      	b.n	8005894 <HardFault_Handler+0x4>

08005898 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005898:	b480      	push	{r7}
 800589a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800589c:	bf00      	nop
 800589e:	e7fd      	b.n	800589c <MemManage_Handler+0x4>

080058a0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80058a0:	b480      	push	{r7}
 80058a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80058a4:	bf00      	nop
 80058a6:	e7fd      	b.n	80058a4 <BusFault_Handler+0x4>

080058a8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80058a8:	b480      	push	{r7}
 80058aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80058ac:	bf00      	nop
 80058ae:	e7fd      	b.n	80058ac <UsageFault_Handler+0x4>

080058b0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80058b0:	b480      	push	{r7}
 80058b2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80058b4:	bf00      	nop
 80058b6:	46bd      	mov	sp, r7
 80058b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058bc:	4770      	bx	lr

080058be <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80058be:	b480      	push	{r7}
 80058c0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80058c2:	bf00      	nop
 80058c4:	46bd      	mov	sp, r7
 80058c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ca:	4770      	bx	lr

080058cc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80058cc:	b480      	push	{r7}
 80058ce:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80058d0:	bf00      	nop
 80058d2:	46bd      	mov	sp, r7
 80058d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058d8:	4770      	bx	lr

080058da <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80058da:	b580      	push	{r7, lr}
 80058dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80058de:	f000 f97d 	bl	8005bdc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80058e2:	bf00      	nop
 80058e4:	bd80      	pop	{r7, pc}
	...

080058e8 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 80058e8:	b580      	push	{r7, lr}
 80058ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim10);
 80058ec:	4802      	ldr	r0, [pc, #8]	@ (80058f8 <TIM1_UP_TIM10_IRQHandler+0x10>)
 80058ee:	f001 fd05 	bl	80072fc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 80058f2:	bf00      	nop
 80058f4:	bd80      	pop	{r7, pc}
 80058f6:	bf00      	nop
 80058f8:	200005d4 	.word	0x200005d4

080058fc <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80058fc:	b580      	push	{r7, lr}
 80058fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8005900:	4802      	ldr	r0, [pc, #8]	@ (800590c <USART2_IRQHandler+0x10>)
 8005902:	f002 f847 	bl	8007994 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8005906:	bf00      	nop
 8005908:	bd80      	pop	{r7, pc}
 800590a:	bf00      	nop
 800590c:	20000688 	.word	0x20000688

08005910 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8005910:	b580      	push	{r7, lr}
 8005912:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8005914:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8005918:	f000 fe14 	bl	8006544 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800591c:	bf00      	nop
 800591e:	bd80      	pop	{r7, pc}

08005920 <SPI3_IRQHandler>:

/**
  * @brief This function handles SPI3 global interrupt.
  */
void SPI3_IRQHandler(void)
{
 8005920:	b580      	push	{r7, lr}
 8005922:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI3_IRQn 0 */

  /* USER CODE END SPI3_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi3);
 8005924:	4802      	ldr	r0, [pc, #8]	@ (8005930 <SPI3_IRQHandler+0x10>)
 8005926:	f001 fb7b 	bl	8007020 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI3_IRQn 1 */

  /* USER CODE END SPI3_IRQn 1 */
}
 800592a:	bf00      	nop
 800592c:	bd80      	pop	{r7, pc}
 800592e:	bf00      	nop
 8005930:	2000057c 	.word	0x2000057c

08005934 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8005934:	b480      	push	{r7}
 8005936:	af00      	add	r7, sp, #0
  return 1;
 8005938:	2301      	movs	r3, #1
}
 800593a:	4618      	mov	r0, r3
 800593c:	46bd      	mov	sp, r7
 800593e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005942:	4770      	bx	lr

08005944 <_kill>:

int _kill(int pid, int sig)
{
 8005944:	b580      	push	{r7, lr}
 8005946:	b082      	sub	sp, #8
 8005948:	af00      	add	r7, sp, #0
 800594a:	6078      	str	r0, [r7, #4]
 800594c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800594e:	f004 fa3d 	bl	8009dcc <__errno>
 8005952:	4603      	mov	r3, r0
 8005954:	2216      	movs	r2, #22
 8005956:	601a      	str	r2, [r3, #0]
  return -1;
 8005958:	f04f 33ff 	mov.w	r3, #4294967295
}
 800595c:	4618      	mov	r0, r3
 800595e:	3708      	adds	r7, #8
 8005960:	46bd      	mov	sp, r7
 8005962:	bd80      	pop	{r7, pc}

08005964 <_exit>:

void _exit (int status)
{
 8005964:	b580      	push	{r7, lr}
 8005966:	b082      	sub	sp, #8
 8005968:	af00      	add	r7, sp, #0
 800596a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800596c:	f04f 31ff 	mov.w	r1, #4294967295
 8005970:	6878      	ldr	r0, [r7, #4]
 8005972:	f7ff ffe7 	bl	8005944 <_kill>
  while (1) {}    /* Make sure we hang here */
 8005976:	bf00      	nop
 8005978:	e7fd      	b.n	8005976 <_exit+0x12>

0800597a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800597a:	b580      	push	{r7, lr}
 800597c:	b086      	sub	sp, #24
 800597e:	af00      	add	r7, sp, #0
 8005980:	60f8      	str	r0, [r7, #12]
 8005982:	60b9      	str	r1, [r7, #8]
 8005984:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005986:	2300      	movs	r3, #0
 8005988:	617b      	str	r3, [r7, #20]
 800598a:	e00a      	b.n	80059a2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800598c:	f3af 8000 	nop.w
 8005990:	4601      	mov	r1, r0
 8005992:	68bb      	ldr	r3, [r7, #8]
 8005994:	1c5a      	adds	r2, r3, #1
 8005996:	60ba      	str	r2, [r7, #8]
 8005998:	b2ca      	uxtb	r2, r1
 800599a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800599c:	697b      	ldr	r3, [r7, #20]
 800599e:	3301      	adds	r3, #1
 80059a0:	617b      	str	r3, [r7, #20]
 80059a2:	697a      	ldr	r2, [r7, #20]
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	429a      	cmp	r2, r3
 80059a8:	dbf0      	blt.n	800598c <_read+0x12>
  }

  return len;
 80059aa:	687b      	ldr	r3, [r7, #4]
}
 80059ac:	4618      	mov	r0, r3
 80059ae:	3718      	adds	r7, #24
 80059b0:	46bd      	mov	sp, r7
 80059b2:	bd80      	pop	{r7, pc}

080059b4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80059b4:	b580      	push	{r7, lr}
 80059b6:	b086      	sub	sp, #24
 80059b8:	af00      	add	r7, sp, #0
 80059ba:	60f8      	str	r0, [r7, #12]
 80059bc:	60b9      	str	r1, [r7, #8]
 80059be:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80059c0:	2300      	movs	r3, #0
 80059c2:	617b      	str	r3, [r7, #20]
 80059c4:	e009      	b.n	80059da <_write+0x26>
  {
    __io_putchar(*ptr++);
 80059c6:	68bb      	ldr	r3, [r7, #8]
 80059c8:	1c5a      	adds	r2, r3, #1
 80059ca:	60ba      	str	r2, [r7, #8]
 80059cc:	781b      	ldrb	r3, [r3, #0]
 80059ce:	4618      	mov	r0, r3
 80059d0:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80059d4:	697b      	ldr	r3, [r7, #20]
 80059d6:	3301      	adds	r3, #1
 80059d8:	617b      	str	r3, [r7, #20]
 80059da:	697a      	ldr	r2, [r7, #20]
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	429a      	cmp	r2, r3
 80059e0:	dbf1      	blt.n	80059c6 <_write+0x12>
  }
  return len;
 80059e2:	687b      	ldr	r3, [r7, #4]
}
 80059e4:	4618      	mov	r0, r3
 80059e6:	3718      	adds	r7, #24
 80059e8:	46bd      	mov	sp, r7
 80059ea:	bd80      	pop	{r7, pc}

080059ec <_close>:

int _close(int file)
{
 80059ec:	b480      	push	{r7}
 80059ee:	b083      	sub	sp, #12
 80059f0:	af00      	add	r7, sp, #0
 80059f2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80059f4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80059f8:	4618      	mov	r0, r3
 80059fa:	370c      	adds	r7, #12
 80059fc:	46bd      	mov	sp, r7
 80059fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a02:	4770      	bx	lr

08005a04 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8005a04:	b480      	push	{r7}
 8005a06:	b083      	sub	sp, #12
 8005a08:	af00      	add	r7, sp, #0
 8005a0a:	6078      	str	r0, [r7, #4]
 8005a0c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8005a0e:	683b      	ldr	r3, [r7, #0]
 8005a10:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8005a14:	605a      	str	r2, [r3, #4]
  return 0;
 8005a16:	2300      	movs	r3, #0
}
 8005a18:	4618      	mov	r0, r3
 8005a1a:	370c      	adds	r7, #12
 8005a1c:	46bd      	mov	sp, r7
 8005a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a22:	4770      	bx	lr

08005a24 <_isatty>:

int _isatty(int file)
{
 8005a24:	b480      	push	{r7}
 8005a26:	b083      	sub	sp, #12
 8005a28:	af00      	add	r7, sp, #0
 8005a2a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8005a2c:	2301      	movs	r3, #1
}
 8005a2e:	4618      	mov	r0, r3
 8005a30:	370c      	adds	r7, #12
 8005a32:	46bd      	mov	sp, r7
 8005a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a38:	4770      	bx	lr

08005a3a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8005a3a:	b480      	push	{r7}
 8005a3c:	b085      	sub	sp, #20
 8005a3e:	af00      	add	r7, sp, #0
 8005a40:	60f8      	str	r0, [r7, #12]
 8005a42:	60b9      	str	r1, [r7, #8]
 8005a44:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8005a46:	2300      	movs	r3, #0
}
 8005a48:	4618      	mov	r0, r3
 8005a4a:	3714      	adds	r7, #20
 8005a4c:	46bd      	mov	sp, r7
 8005a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a52:	4770      	bx	lr

08005a54 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8005a54:	b580      	push	{r7, lr}
 8005a56:	b086      	sub	sp, #24
 8005a58:	af00      	add	r7, sp, #0
 8005a5a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8005a5c:	4a14      	ldr	r2, [pc, #80]	@ (8005ab0 <_sbrk+0x5c>)
 8005a5e:	4b15      	ldr	r3, [pc, #84]	@ (8005ab4 <_sbrk+0x60>)
 8005a60:	1ad3      	subs	r3, r2, r3
 8005a62:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8005a64:	697b      	ldr	r3, [r7, #20]
 8005a66:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8005a68:	4b13      	ldr	r3, [pc, #76]	@ (8005ab8 <_sbrk+0x64>)
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	d102      	bne.n	8005a76 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8005a70:	4b11      	ldr	r3, [pc, #68]	@ (8005ab8 <_sbrk+0x64>)
 8005a72:	4a12      	ldr	r2, [pc, #72]	@ (8005abc <_sbrk+0x68>)
 8005a74:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8005a76:	4b10      	ldr	r3, [pc, #64]	@ (8005ab8 <_sbrk+0x64>)
 8005a78:	681a      	ldr	r2, [r3, #0]
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	4413      	add	r3, r2
 8005a7e:	693a      	ldr	r2, [r7, #16]
 8005a80:	429a      	cmp	r2, r3
 8005a82:	d207      	bcs.n	8005a94 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8005a84:	f004 f9a2 	bl	8009dcc <__errno>
 8005a88:	4603      	mov	r3, r0
 8005a8a:	220c      	movs	r2, #12
 8005a8c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8005a8e:	f04f 33ff 	mov.w	r3, #4294967295
 8005a92:	e009      	b.n	8005aa8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8005a94:	4b08      	ldr	r3, [pc, #32]	@ (8005ab8 <_sbrk+0x64>)
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8005a9a:	4b07      	ldr	r3, [pc, #28]	@ (8005ab8 <_sbrk+0x64>)
 8005a9c:	681a      	ldr	r2, [r3, #0]
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	4413      	add	r3, r2
 8005aa2:	4a05      	ldr	r2, [pc, #20]	@ (8005ab8 <_sbrk+0x64>)
 8005aa4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8005aa6:	68fb      	ldr	r3, [r7, #12]
}
 8005aa8:	4618      	mov	r0, r3
 8005aaa:	3718      	adds	r7, #24
 8005aac:	46bd      	mov	sp, r7
 8005aae:	bd80      	pop	{r7, pc}
 8005ab0:	20018000 	.word	0x20018000
 8005ab4:	00000400 	.word	0x00000400
 8005ab8:	20000748 	.word	0x20000748
 8005abc:	200008a0 	.word	0x200008a0

08005ac0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8005ac0:	b480      	push	{r7}
 8005ac2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005ac4:	4b06      	ldr	r3, [pc, #24]	@ (8005ae0 <SystemInit+0x20>)
 8005ac6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005aca:	4a05      	ldr	r2, [pc, #20]	@ (8005ae0 <SystemInit+0x20>)
 8005acc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8005ad0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8005ad4:	bf00      	nop
 8005ad6:	46bd      	mov	sp, r7
 8005ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005adc:	4770      	bx	lr
 8005ade:	bf00      	nop
 8005ae0:	e000ed00 	.word	0xe000ed00

08005ae4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8005ae4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8005b1c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 8005ae8:	f7ff ffea 	bl	8005ac0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8005aec:	480c      	ldr	r0, [pc, #48]	@ (8005b20 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8005aee:	490d      	ldr	r1, [pc, #52]	@ (8005b24 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8005af0:	4a0d      	ldr	r2, [pc, #52]	@ (8005b28 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8005af2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005af4:	e002      	b.n	8005afc <LoopCopyDataInit>

08005af6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005af6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005af8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005afa:	3304      	adds	r3, #4

08005afc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005afc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005afe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005b00:	d3f9      	bcc.n	8005af6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8005b02:	4a0a      	ldr	r2, [pc, #40]	@ (8005b2c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8005b04:	4c0a      	ldr	r4, [pc, #40]	@ (8005b30 <LoopFillZerobss+0x22>)
  movs r3, #0
 8005b06:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005b08:	e001      	b.n	8005b0e <LoopFillZerobss>

08005b0a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005b0a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005b0c:	3204      	adds	r2, #4

08005b0e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005b0e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005b10:	d3fb      	bcc.n	8005b0a <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8005b12:	f004 f961 	bl	8009dd8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8005b16:	f7fc fe55 	bl	80027c4 <main>
  bx  lr    
 8005b1a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8005b1c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8005b20:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005b24:	2000025c 	.word	0x2000025c
  ldr r2, =_sidata
 8005b28:	0800d8c0 	.word	0x0800d8c0
  ldr r2, =_sbss
 8005b2c:	20000260 	.word	0x20000260
  ldr r4, =_ebss
 8005b30:	2000089c 	.word	0x2000089c

08005b34 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8005b34:	e7fe      	b.n	8005b34 <ADC_IRQHandler>
	...

08005b38 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005b38:	b580      	push	{r7, lr}
 8005b3a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8005b3c:	4b0e      	ldr	r3, [pc, #56]	@ (8005b78 <HAL_Init+0x40>)
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	4a0d      	ldr	r2, [pc, #52]	@ (8005b78 <HAL_Init+0x40>)
 8005b42:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005b46:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8005b48:	4b0b      	ldr	r3, [pc, #44]	@ (8005b78 <HAL_Init+0x40>)
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	4a0a      	ldr	r2, [pc, #40]	@ (8005b78 <HAL_Init+0x40>)
 8005b4e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005b52:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005b54:	4b08      	ldr	r3, [pc, #32]	@ (8005b78 <HAL_Init+0x40>)
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	4a07      	ldr	r2, [pc, #28]	@ (8005b78 <HAL_Init+0x40>)
 8005b5a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005b5e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005b60:	2003      	movs	r0, #3
 8005b62:	f000 f973 	bl	8005e4c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8005b66:	2000      	movs	r0, #0
 8005b68:	f000 f808 	bl	8005b7c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8005b6c:	f7ff fd7a 	bl	8005664 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005b70:	2300      	movs	r3, #0
}
 8005b72:	4618      	mov	r0, r3
 8005b74:	bd80      	pop	{r7, pc}
 8005b76:	bf00      	nop
 8005b78:	40023c00 	.word	0x40023c00

08005b7c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005b7c:	b580      	push	{r7, lr}
 8005b7e:	b082      	sub	sp, #8
 8005b80:	af00      	add	r7, sp, #0
 8005b82:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8005b84:	4b12      	ldr	r3, [pc, #72]	@ (8005bd0 <HAL_InitTick+0x54>)
 8005b86:	681a      	ldr	r2, [r3, #0]
 8005b88:	4b12      	ldr	r3, [pc, #72]	@ (8005bd4 <HAL_InitTick+0x58>)
 8005b8a:	781b      	ldrb	r3, [r3, #0]
 8005b8c:	4619      	mov	r1, r3
 8005b8e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8005b92:	fbb3 f3f1 	udiv	r3, r3, r1
 8005b96:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b9a:	4618      	mov	r0, r3
 8005b9c:	f000 f999 	bl	8005ed2 <HAL_SYSTICK_Config>
 8005ba0:	4603      	mov	r3, r0
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d001      	beq.n	8005baa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8005ba6:	2301      	movs	r3, #1
 8005ba8:	e00e      	b.n	8005bc8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	2b0f      	cmp	r3, #15
 8005bae:	d80a      	bhi.n	8005bc6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005bb0:	2200      	movs	r2, #0
 8005bb2:	6879      	ldr	r1, [r7, #4]
 8005bb4:	f04f 30ff 	mov.w	r0, #4294967295
 8005bb8:	f000 f953 	bl	8005e62 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8005bbc:	4a06      	ldr	r2, [pc, #24]	@ (8005bd8 <HAL_InitTick+0x5c>)
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8005bc2:	2300      	movs	r3, #0
 8005bc4:	e000      	b.n	8005bc8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8005bc6:	2301      	movs	r3, #1
}
 8005bc8:	4618      	mov	r0, r3
 8005bca:	3708      	adds	r7, #8
 8005bcc:	46bd      	mov	sp, r7
 8005bce:	bd80      	pop	{r7, pc}
 8005bd0:	20000088 	.word	0x20000088
 8005bd4:	20000090 	.word	0x20000090
 8005bd8:	2000008c 	.word	0x2000008c

08005bdc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005bdc:	b480      	push	{r7}
 8005bde:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005be0:	4b06      	ldr	r3, [pc, #24]	@ (8005bfc <HAL_IncTick+0x20>)
 8005be2:	781b      	ldrb	r3, [r3, #0]
 8005be4:	461a      	mov	r2, r3
 8005be6:	4b06      	ldr	r3, [pc, #24]	@ (8005c00 <HAL_IncTick+0x24>)
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	4413      	add	r3, r2
 8005bec:	4a04      	ldr	r2, [pc, #16]	@ (8005c00 <HAL_IncTick+0x24>)
 8005bee:	6013      	str	r3, [r2, #0]
}
 8005bf0:	bf00      	nop
 8005bf2:	46bd      	mov	sp, r7
 8005bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bf8:	4770      	bx	lr
 8005bfa:	bf00      	nop
 8005bfc:	20000090 	.word	0x20000090
 8005c00:	2000074c 	.word	0x2000074c

08005c04 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005c04:	b480      	push	{r7}
 8005c06:	af00      	add	r7, sp, #0
  return uwTick;
 8005c08:	4b03      	ldr	r3, [pc, #12]	@ (8005c18 <HAL_GetTick+0x14>)
 8005c0a:	681b      	ldr	r3, [r3, #0]
}
 8005c0c:	4618      	mov	r0, r3
 8005c0e:	46bd      	mov	sp, r7
 8005c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c14:	4770      	bx	lr
 8005c16:	bf00      	nop
 8005c18:	2000074c 	.word	0x2000074c

08005c1c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005c1c:	b580      	push	{r7, lr}
 8005c1e:	b084      	sub	sp, #16
 8005c20:	af00      	add	r7, sp, #0
 8005c22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005c24:	f7ff ffee 	bl	8005c04 <HAL_GetTick>
 8005c28:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c34:	d005      	beq.n	8005c42 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8005c36:	4b0a      	ldr	r3, [pc, #40]	@ (8005c60 <HAL_Delay+0x44>)
 8005c38:	781b      	ldrb	r3, [r3, #0]
 8005c3a:	461a      	mov	r2, r3
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	4413      	add	r3, r2
 8005c40:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8005c42:	bf00      	nop
 8005c44:	f7ff ffde 	bl	8005c04 <HAL_GetTick>
 8005c48:	4602      	mov	r2, r0
 8005c4a:	68bb      	ldr	r3, [r7, #8]
 8005c4c:	1ad3      	subs	r3, r2, r3
 8005c4e:	68fa      	ldr	r2, [r7, #12]
 8005c50:	429a      	cmp	r2, r3
 8005c52:	d8f7      	bhi.n	8005c44 <HAL_Delay+0x28>
  {
  }
}
 8005c54:	bf00      	nop
 8005c56:	bf00      	nop
 8005c58:	3710      	adds	r7, #16
 8005c5a:	46bd      	mov	sp, r7
 8005c5c:	bd80      	pop	{r7, pc}
 8005c5e:	bf00      	nop
 8005c60:	20000090 	.word	0x20000090

08005c64 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005c64:	b480      	push	{r7}
 8005c66:	b085      	sub	sp, #20
 8005c68:	af00      	add	r7, sp, #0
 8005c6a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	f003 0307 	and.w	r3, r3, #7
 8005c72:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005c74:	4b0c      	ldr	r3, [pc, #48]	@ (8005ca8 <__NVIC_SetPriorityGrouping+0x44>)
 8005c76:	68db      	ldr	r3, [r3, #12]
 8005c78:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005c7a:	68ba      	ldr	r2, [r7, #8]
 8005c7c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8005c80:	4013      	ands	r3, r2
 8005c82:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005c88:	68bb      	ldr	r3, [r7, #8]
 8005c8a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005c8c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8005c90:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005c94:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005c96:	4a04      	ldr	r2, [pc, #16]	@ (8005ca8 <__NVIC_SetPriorityGrouping+0x44>)
 8005c98:	68bb      	ldr	r3, [r7, #8]
 8005c9a:	60d3      	str	r3, [r2, #12]
}
 8005c9c:	bf00      	nop
 8005c9e:	3714      	adds	r7, #20
 8005ca0:	46bd      	mov	sp, r7
 8005ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ca6:	4770      	bx	lr
 8005ca8:	e000ed00 	.word	0xe000ed00

08005cac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005cac:	b480      	push	{r7}
 8005cae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005cb0:	4b04      	ldr	r3, [pc, #16]	@ (8005cc4 <__NVIC_GetPriorityGrouping+0x18>)
 8005cb2:	68db      	ldr	r3, [r3, #12]
 8005cb4:	0a1b      	lsrs	r3, r3, #8
 8005cb6:	f003 0307 	and.w	r3, r3, #7
}
 8005cba:	4618      	mov	r0, r3
 8005cbc:	46bd      	mov	sp, r7
 8005cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cc2:	4770      	bx	lr
 8005cc4:	e000ed00 	.word	0xe000ed00

08005cc8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005cc8:	b480      	push	{r7}
 8005cca:	b083      	sub	sp, #12
 8005ccc:	af00      	add	r7, sp, #0
 8005cce:	4603      	mov	r3, r0
 8005cd0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005cd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	db0b      	blt.n	8005cf2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005cda:	79fb      	ldrb	r3, [r7, #7]
 8005cdc:	f003 021f 	and.w	r2, r3, #31
 8005ce0:	4907      	ldr	r1, [pc, #28]	@ (8005d00 <__NVIC_EnableIRQ+0x38>)
 8005ce2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005ce6:	095b      	lsrs	r3, r3, #5
 8005ce8:	2001      	movs	r0, #1
 8005cea:	fa00 f202 	lsl.w	r2, r0, r2
 8005cee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8005cf2:	bf00      	nop
 8005cf4:	370c      	adds	r7, #12
 8005cf6:	46bd      	mov	sp, r7
 8005cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cfc:	4770      	bx	lr
 8005cfe:	bf00      	nop
 8005d00:	e000e100 	.word	0xe000e100

08005d04 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8005d04:	b480      	push	{r7}
 8005d06:	b083      	sub	sp, #12
 8005d08:	af00      	add	r7, sp, #0
 8005d0a:	4603      	mov	r3, r0
 8005d0c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005d0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	db12      	blt.n	8005d3c <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005d16:	79fb      	ldrb	r3, [r7, #7]
 8005d18:	f003 021f 	and.w	r2, r3, #31
 8005d1c:	490a      	ldr	r1, [pc, #40]	@ (8005d48 <__NVIC_DisableIRQ+0x44>)
 8005d1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005d22:	095b      	lsrs	r3, r3, #5
 8005d24:	2001      	movs	r0, #1
 8005d26:	fa00 f202 	lsl.w	r2, r0, r2
 8005d2a:	3320      	adds	r3, #32
 8005d2c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8005d30:	f3bf 8f4f 	dsb	sy
}
 8005d34:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8005d36:	f3bf 8f6f 	isb	sy
}
 8005d3a:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8005d3c:	bf00      	nop
 8005d3e:	370c      	adds	r7, #12
 8005d40:	46bd      	mov	sp, r7
 8005d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d46:	4770      	bx	lr
 8005d48:	e000e100 	.word	0xe000e100

08005d4c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005d4c:	b480      	push	{r7}
 8005d4e:	b083      	sub	sp, #12
 8005d50:	af00      	add	r7, sp, #0
 8005d52:	4603      	mov	r3, r0
 8005d54:	6039      	str	r1, [r7, #0]
 8005d56:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005d58:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	db0a      	blt.n	8005d76 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005d60:	683b      	ldr	r3, [r7, #0]
 8005d62:	b2da      	uxtb	r2, r3
 8005d64:	490c      	ldr	r1, [pc, #48]	@ (8005d98 <__NVIC_SetPriority+0x4c>)
 8005d66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005d6a:	0112      	lsls	r2, r2, #4
 8005d6c:	b2d2      	uxtb	r2, r2
 8005d6e:	440b      	add	r3, r1
 8005d70:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005d74:	e00a      	b.n	8005d8c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005d76:	683b      	ldr	r3, [r7, #0]
 8005d78:	b2da      	uxtb	r2, r3
 8005d7a:	4908      	ldr	r1, [pc, #32]	@ (8005d9c <__NVIC_SetPriority+0x50>)
 8005d7c:	79fb      	ldrb	r3, [r7, #7]
 8005d7e:	f003 030f 	and.w	r3, r3, #15
 8005d82:	3b04      	subs	r3, #4
 8005d84:	0112      	lsls	r2, r2, #4
 8005d86:	b2d2      	uxtb	r2, r2
 8005d88:	440b      	add	r3, r1
 8005d8a:	761a      	strb	r2, [r3, #24]
}
 8005d8c:	bf00      	nop
 8005d8e:	370c      	adds	r7, #12
 8005d90:	46bd      	mov	sp, r7
 8005d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d96:	4770      	bx	lr
 8005d98:	e000e100 	.word	0xe000e100
 8005d9c:	e000ed00 	.word	0xe000ed00

08005da0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005da0:	b480      	push	{r7}
 8005da2:	b089      	sub	sp, #36	@ 0x24
 8005da4:	af00      	add	r7, sp, #0
 8005da6:	60f8      	str	r0, [r7, #12]
 8005da8:	60b9      	str	r1, [r7, #8]
 8005daa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	f003 0307 	and.w	r3, r3, #7
 8005db2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005db4:	69fb      	ldr	r3, [r7, #28]
 8005db6:	f1c3 0307 	rsb	r3, r3, #7
 8005dba:	2b04      	cmp	r3, #4
 8005dbc:	bf28      	it	cs
 8005dbe:	2304      	movcs	r3, #4
 8005dc0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005dc2:	69fb      	ldr	r3, [r7, #28]
 8005dc4:	3304      	adds	r3, #4
 8005dc6:	2b06      	cmp	r3, #6
 8005dc8:	d902      	bls.n	8005dd0 <NVIC_EncodePriority+0x30>
 8005dca:	69fb      	ldr	r3, [r7, #28]
 8005dcc:	3b03      	subs	r3, #3
 8005dce:	e000      	b.n	8005dd2 <NVIC_EncodePriority+0x32>
 8005dd0:	2300      	movs	r3, #0
 8005dd2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005dd4:	f04f 32ff 	mov.w	r2, #4294967295
 8005dd8:	69bb      	ldr	r3, [r7, #24]
 8005dda:	fa02 f303 	lsl.w	r3, r2, r3
 8005dde:	43da      	mvns	r2, r3
 8005de0:	68bb      	ldr	r3, [r7, #8]
 8005de2:	401a      	ands	r2, r3
 8005de4:	697b      	ldr	r3, [r7, #20]
 8005de6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005de8:	f04f 31ff 	mov.w	r1, #4294967295
 8005dec:	697b      	ldr	r3, [r7, #20]
 8005dee:	fa01 f303 	lsl.w	r3, r1, r3
 8005df2:	43d9      	mvns	r1, r3
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005df8:	4313      	orrs	r3, r2
         );
}
 8005dfa:	4618      	mov	r0, r3
 8005dfc:	3724      	adds	r7, #36	@ 0x24
 8005dfe:	46bd      	mov	sp, r7
 8005e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e04:	4770      	bx	lr
	...

08005e08 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005e08:	b580      	push	{r7, lr}
 8005e0a:	b082      	sub	sp, #8
 8005e0c:	af00      	add	r7, sp, #0
 8005e0e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	3b01      	subs	r3, #1
 8005e14:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005e18:	d301      	bcc.n	8005e1e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005e1a:	2301      	movs	r3, #1
 8005e1c:	e00f      	b.n	8005e3e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005e1e:	4a0a      	ldr	r2, [pc, #40]	@ (8005e48 <SysTick_Config+0x40>)
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	3b01      	subs	r3, #1
 8005e24:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005e26:	210f      	movs	r1, #15
 8005e28:	f04f 30ff 	mov.w	r0, #4294967295
 8005e2c:	f7ff ff8e 	bl	8005d4c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005e30:	4b05      	ldr	r3, [pc, #20]	@ (8005e48 <SysTick_Config+0x40>)
 8005e32:	2200      	movs	r2, #0
 8005e34:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005e36:	4b04      	ldr	r3, [pc, #16]	@ (8005e48 <SysTick_Config+0x40>)
 8005e38:	2207      	movs	r2, #7
 8005e3a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005e3c:	2300      	movs	r3, #0
}
 8005e3e:	4618      	mov	r0, r3
 8005e40:	3708      	adds	r7, #8
 8005e42:	46bd      	mov	sp, r7
 8005e44:	bd80      	pop	{r7, pc}
 8005e46:	bf00      	nop
 8005e48:	e000e010 	.word	0xe000e010

08005e4c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005e4c:	b580      	push	{r7, lr}
 8005e4e:	b082      	sub	sp, #8
 8005e50:	af00      	add	r7, sp, #0
 8005e52:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005e54:	6878      	ldr	r0, [r7, #4]
 8005e56:	f7ff ff05 	bl	8005c64 <__NVIC_SetPriorityGrouping>
}
 8005e5a:	bf00      	nop
 8005e5c:	3708      	adds	r7, #8
 8005e5e:	46bd      	mov	sp, r7
 8005e60:	bd80      	pop	{r7, pc}

08005e62 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005e62:	b580      	push	{r7, lr}
 8005e64:	b086      	sub	sp, #24
 8005e66:	af00      	add	r7, sp, #0
 8005e68:	4603      	mov	r3, r0
 8005e6a:	60b9      	str	r1, [r7, #8]
 8005e6c:	607a      	str	r2, [r7, #4]
 8005e6e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005e70:	2300      	movs	r3, #0
 8005e72:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005e74:	f7ff ff1a 	bl	8005cac <__NVIC_GetPriorityGrouping>
 8005e78:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005e7a:	687a      	ldr	r2, [r7, #4]
 8005e7c:	68b9      	ldr	r1, [r7, #8]
 8005e7e:	6978      	ldr	r0, [r7, #20]
 8005e80:	f7ff ff8e 	bl	8005da0 <NVIC_EncodePriority>
 8005e84:	4602      	mov	r2, r0
 8005e86:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005e8a:	4611      	mov	r1, r2
 8005e8c:	4618      	mov	r0, r3
 8005e8e:	f7ff ff5d 	bl	8005d4c <__NVIC_SetPriority>
}
 8005e92:	bf00      	nop
 8005e94:	3718      	adds	r7, #24
 8005e96:	46bd      	mov	sp, r7
 8005e98:	bd80      	pop	{r7, pc}

08005e9a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005e9a:	b580      	push	{r7, lr}
 8005e9c:	b082      	sub	sp, #8
 8005e9e:	af00      	add	r7, sp, #0
 8005ea0:	4603      	mov	r3, r0
 8005ea2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005ea4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005ea8:	4618      	mov	r0, r3
 8005eaa:	f7ff ff0d 	bl	8005cc8 <__NVIC_EnableIRQ>
}
 8005eae:	bf00      	nop
 8005eb0:	3708      	adds	r7, #8
 8005eb2:	46bd      	mov	sp, r7
 8005eb4:	bd80      	pop	{r7, pc}

08005eb6 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8005eb6:	b580      	push	{r7, lr}
 8005eb8:	b082      	sub	sp, #8
 8005eba:	af00      	add	r7, sp, #0
 8005ebc:	4603      	mov	r3, r0
 8005ebe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8005ec0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005ec4:	4618      	mov	r0, r3
 8005ec6:	f7ff ff1d 	bl	8005d04 <__NVIC_DisableIRQ>
}
 8005eca:	bf00      	nop
 8005ecc:	3708      	adds	r7, #8
 8005ece:	46bd      	mov	sp, r7
 8005ed0:	bd80      	pop	{r7, pc}

08005ed2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005ed2:	b580      	push	{r7, lr}
 8005ed4:	b082      	sub	sp, #8
 8005ed6:	af00      	add	r7, sp, #0
 8005ed8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005eda:	6878      	ldr	r0, [r7, #4]
 8005edc:	f7ff ff94 	bl	8005e08 <SysTick_Config>
 8005ee0:	4603      	mov	r3, r0
}
 8005ee2:	4618      	mov	r0, r3
 8005ee4:	3708      	adds	r7, #8
 8005ee6:	46bd      	mov	sp, r7
 8005ee8:	bd80      	pop	{r7, pc}

08005eea <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005eea:	b580      	push	{r7, lr}
 8005eec:	b084      	sub	sp, #16
 8005eee:	af00      	add	r7, sp, #0
 8005ef0:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005ef6:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8005ef8:	f7ff fe84 	bl	8005c04 <HAL_GetTick>
 8005efc:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005f04:	b2db      	uxtb	r3, r3
 8005f06:	2b02      	cmp	r3, #2
 8005f08:	d008      	beq.n	8005f1c <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	2280      	movs	r2, #128	@ 0x80
 8005f0e:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	2200      	movs	r2, #0
 8005f14:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8005f18:	2301      	movs	r3, #1
 8005f1a:	e052      	b.n	8005fc2 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	681a      	ldr	r2, [r3, #0]
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	f022 0216 	bic.w	r2, r2, #22
 8005f2a:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	695a      	ldr	r2, [r3, #20]
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005f3a:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	d103      	bne.n	8005f4c <HAL_DMA_Abort+0x62>
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d007      	beq.n	8005f5c <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	681a      	ldr	r2, [r3, #0]
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	f022 0208 	bic.w	r2, r2, #8
 8005f5a:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	681a      	ldr	r2, [r3, #0]
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	f022 0201 	bic.w	r2, r2, #1
 8005f6a:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005f6c:	e013      	b.n	8005f96 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005f6e:	f7ff fe49 	bl	8005c04 <HAL_GetTick>
 8005f72:	4602      	mov	r2, r0
 8005f74:	68bb      	ldr	r3, [r7, #8]
 8005f76:	1ad3      	subs	r3, r2, r3
 8005f78:	2b05      	cmp	r3, #5
 8005f7a:	d90c      	bls.n	8005f96 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	2220      	movs	r2, #32
 8005f80:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	2203      	movs	r2, #3
 8005f86:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	2200      	movs	r2, #0
 8005f8e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8005f92:	2303      	movs	r3, #3
 8005f94:	e015      	b.n	8005fc2 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	f003 0301 	and.w	r3, r3, #1
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	d1e4      	bne.n	8005f6e <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005fa8:	223f      	movs	r2, #63	@ 0x3f
 8005faa:	409a      	lsls	r2, r3
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	2201      	movs	r2, #1
 8005fb4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	2200      	movs	r2, #0
 8005fbc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8005fc0:	2300      	movs	r3, #0
}
 8005fc2:	4618      	mov	r0, r3
 8005fc4:	3710      	adds	r7, #16
 8005fc6:	46bd      	mov	sp, r7
 8005fc8:	bd80      	pop	{r7, pc}

08005fca <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005fca:	b480      	push	{r7}
 8005fcc:	b083      	sub	sp, #12
 8005fce:	af00      	add	r7, sp, #0
 8005fd0:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005fd8:	b2db      	uxtb	r3, r3
 8005fda:	2b02      	cmp	r3, #2
 8005fdc:	d004      	beq.n	8005fe8 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	2280      	movs	r2, #128	@ 0x80
 8005fe2:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8005fe4:	2301      	movs	r3, #1
 8005fe6:	e00c      	b.n	8006002 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	2205      	movs	r2, #5
 8005fec:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	681a      	ldr	r2, [r3, #0]
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	f022 0201 	bic.w	r2, r2, #1
 8005ffe:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8006000:	2300      	movs	r3, #0
}
 8006002:	4618      	mov	r0, r3
 8006004:	370c      	adds	r7, #12
 8006006:	46bd      	mov	sp, r7
 8006008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800600c:	4770      	bx	lr
	...

08006010 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006010:	b480      	push	{r7}
 8006012:	b089      	sub	sp, #36	@ 0x24
 8006014:	af00      	add	r7, sp, #0
 8006016:	6078      	str	r0, [r7, #4]
 8006018:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800601a:	2300      	movs	r3, #0
 800601c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800601e:	2300      	movs	r3, #0
 8006020:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8006022:	2300      	movs	r3, #0
 8006024:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006026:	2300      	movs	r3, #0
 8006028:	61fb      	str	r3, [r7, #28]
 800602a:	e159      	b.n	80062e0 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800602c:	2201      	movs	r2, #1
 800602e:	69fb      	ldr	r3, [r7, #28]
 8006030:	fa02 f303 	lsl.w	r3, r2, r3
 8006034:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8006036:	683b      	ldr	r3, [r7, #0]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	697a      	ldr	r2, [r7, #20]
 800603c:	4013      	ands	r3, r2
 800603e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8006040:	693a      	ldr	r2, [r7, #16]
 8006042:	697b      	ldr	r3, [r7, #20]
 8006044:	429a      	cmp	r2, r3
 8006046:	f040 8148 	bne.w	80062da <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800604a:	683b      	ldr	r3, [r7, #0]
 800604c:	685b      	ldr	r3, [r3, #4]
 800604e:	f003 0303 	and.w	r3, r3, #3
 8006052:	2b01      	cmp	r3, #1
 8006054:	d005      	beq.n	8006062 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006056:	683b      	ldr	r3, [r7, #0]
 8006058:	685b      	ldr	r3, [r3, #4]
 800605a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800605e:	2b02      	cmp	r3, #2
 8006060:	d130      	bne.n	80060c4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	689b      	ldr	r3, [r3, #8]
 8006066:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8006068:	69fb      	ldr	r3, [r7, #28]
 800606a:	005b      	lsls	r3, r3, #1
 800606c:	2203      	movs	r2, #3
 800606e:	fa02 f303 	lsl.w	r3, r2, r3
 8006072:	43db      	mvns	r3, r3
 8006074:	69ba      	ldr	r2, [r7, #24]
 8006076:	4013      	ands	r3, r2
 8006078:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800607a:	683b      	ldr	r3, [r7, #0]
 800607c:	68da      	ldr	r2, [r3, #12]
 800607e:	69fb      	ldr	r3, [r7, #28]
 8006080:	005b      	lsls	r3, r3, #1
 8006082:	fa02 f303 	lsl.w	r3, r2, r3
 8006086:	69ba      	ldr	r2, [r7, #24]
 8006088:	4313      	orrs	r3, r2
 800608a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	69ba      	ldr	r2, [r7, #24]
 8006090:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	685b      	ldr	r3, [r3, #4]
 8006096:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8006098:	2201      	movs	r2, #1
 800609a:	69fb      	ldr	r3, [r7, #28]
 800609c:	fa02 f303 	lsl.w	r3, r2, r3
 80060a0:	43db      	mvns	r3, r3
 80060a2:	69ba      	ldr	r2, [r7, #24]
 80060a4:	4013      	ands	r3, r2
 80060a6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80060a8:	683b      	ldr	r3, [r7, #0]
 80060aa:	685b      	ldr	r3, [r3, #4]
 80060ac:	091b      	lsrs	r3, r3, #4
 80060ae:	f003 0201 	and.w	r2, r3, #1
 80060b2:	69fb      	ldr	r3, [r7, #28]
 80060b4:	fa02 f303 	lsl.w	r3, r2, r3
 80060b8:	69ba      	ldr	r2, [r7, #24]
 80060ba:	4313      	orrs	r3, r2
 80060bc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	69ba      	ldr	r2, [r7, #24]
 80060c2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80060c4:	683b      	ldr	r3, [r7, #0]
 80060c6:	685b      	ldr	r3, [r3, #4]
 80060c8:	f003 0303 	and.w	r3, r3, #3
 80060cc:	2b03      	cmp	r3, #3
 80060ce:	d017      	beq.n	8006100 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	68db      	ldr	r3, [r3, #12]
 80060d4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80060d6:	69fb      	ldr	r3, [r7, #28]
 80060d8:	005b      	lsls	r3, r3, #1
 80060da:	2203      	movs	r2, #3
 80060dc:	fa02 f303 	lsl.w	r3, r2, r3
 80060e0:	43db      	mvns	r3, r3
 80060e2:	69ba      	ldr	r2, [r7, #24]
 80060e4:	4013      	ands	r3, r2
 80060e6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80060e8:	683b      	ldr	r3, [r7, #0]
 80060ea:	689a      	ldr	r2, [r3, #8]
 80060ec:	69fb      	ldr	r3, [r7, #28]
 80060ee:	005b      	lsls	r3, r3, #1
 80060f0:	fa02 f303 	lsl.w	r3, r2, r3
 80060f4:	69ba      	ldr	r2, [r7, #24]
 80060f6:	4313      	orrs	r3, r2
 80060f8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	69ba      	ldr	r2, [r7, #24]
 80060fe:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006100:	683b      	ldr	r3, [r7, #0]
 8006102:	685b      	ldr	r3, [r3, #4]
 8006104:	f003 0303 	and.w	r3, r3, #3
 8006108:	2b02      	cmp	r3, #2
 800610a:	d123      	bne.n	8006154 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800610c:	69fb      	ldr	r3, [r7, #28]
 800610e:	08da      	lsrs	r2, r3, #3
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	3208      	adds	r2, #8
 8006114:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006118:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800611a:	69fb      	ldr	r3, [r7, #28]
 800611c:	f003 0307 	and.w	r3, r3, #7
 8006120:	009b      	lsls	r3, r3, #2
 8006122:	220f      	movs	r2, #15
 8006124:	fa02 f303 	lsl.w	r3, r2, r3
 8006128:	43db      	mvns	r3, r3
 800612a:	69ba      	ldr	r2, [r7, #24]
 800612c:	4013      	ands	r3, r2
 800612e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8006130:	683b      	ldr	r3, [r7, #0]
 8006132:	691a      	ldr	r2, [r3, #16]
 8006134:	69fb      	ldr	r3, [r7, #28]
 8006136:	f003 0307 	and.w	r3, r3, #7
 800613a:	009b      	lsls	r3, r3, #2
 800613c:	fa02 f303 	lsl.w	r3, r2, r3
 8006140:	69ba      	ldr	r2, [r7, #24]
 8006142:	4313      	orrs	r3, r2
 8006144:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8006146:	69fb      	ldr	r3, [r7, #28]
 8006148:	08da      	lsrs	r2, r3, #3
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	3208      	adds	r2, #8
 800614e:	69b9      	ldr	r1, [r7, #24]
 8006150:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800615a:	69fb      	ldr	r3, [r7, #28]
 800615c:	005b      	lsls	r3, r3, #1
 800615e:	2203      	movs	r2, #3
 8006160:	fa02 f303 	lsl.w	r3, r2, r3
 8006164:	43db      	mvns	r3, r3
 8006166:	69ba      	ldr	r2, [r7, #24]
 8006168:	4013      	ands	r3, r2
 800616a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800616c:	683b      	ldr	r3, [r7, #0]
 800616e:	685b      	ldr	r3, [r3, #4]
 8006170:	f003 0203 	and.w	r2, r3, #3
 8006174:	69fb      	ldr	r3, [r7, #28]
 8006176:	005b      	lsls	r3, r3, #1
 8006178:	fa02 f303 	lsl.w	r3, r2, r3
 800617c:	69ba      	ldr	r2, [r7, #24]
 800617e:	4313      	orrs	r3, r2
 8006180:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	69ba      	ldr	r2, [r7, #24]
 8006186:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8006188:	683b      	ldr	r3, [r7, #0]
 800618a:	685b      	ldr	r3, [r3, #4]
 800618c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8006190:	2b00      	cmp	r3, #0
 8006192:	f000 80a2 	beq.w	80062da <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006196:	2300      	movs	r3, #0
 8006198:	60fb      	str	r3, [r7, #12]
 800619a:	4b57      	ldr	r3, [pc, #348]	@ (80062f8 <HAL_GPIO_Init+0x2e8>)
 800619c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800619e:	4a56      	ldr	r2, [pc, #344]	@ (80062f8 <HAL_GPIO_Init+0x2e8>)
 80061a0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80061a4:	6453      	str	r3, [r2, #68]	@ 0x44
 80061a6:	4b54      	ldr	r3, [pc, #336]	@ (80062f8 <HAL_GPIO_Init+0x2e8>)
 80061a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80061aa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80061ae:	60fb      	str	r3, [r7, #12]
 80061b0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80061b2:	4a52      	ldr	r2, [pc, #328]	@ (80062fc <HAL_GPIO_Init+0x2ec>)
 80061b4:	69fb      	ldr	r3, [r7, #28]
 80061b6:	089b      	lsrs	r3, r3, #2
 80061b8:	3302      	adds	r3, #2
 80061ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80061be:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80061c0:	69fb      	ldr	r3, [r7, #28]
 80061c2:	f003 0303 	and.w	r3, r3, #3
 80061c6:	009b      	lsls	r3, r3, #2
 80061c8:	220f      	movs	r2, #15
 80061ca:	fa02 f303 	lsl.w	r3, r2, r3
 80061ce:	43db      	mvns	r3, r3
 80061d0:	69ba      	ldr	r2, [r7, #24]
 80061d2:	4013      	ands	r3, r2
 80061d4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	4a49      	ldr	r2, [pc, #292]	@ (8006300 <HAL_GPIO_Init+0x2f0>)
 80061da:	4293      	cmp	r3, r2
 80061dc:	d019      	beq.n	8006212 <HAL_GPIO_Init+0x202>
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	4a48      	ldr	r2, [pc, #288]	@ (8006304 <HAL_GPIO_Init+0x2f4>)
 80061e2:	4293      	cmp	r3, r2
 80061e4:	d013      	beq.n	800620e <HAL_GPIO_Init+0x1fe>
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	4a47      	ldr	r2, [pc, #284]	@ (8006308 <HAL_GPIO_Init+0x2f8>)
 80061ea:	4293      	cmp	r3, r2
 80061ec:	d00d      	beq.n	800620a <HAL_GPIO_Init+0x1fa>
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	4a46      	ldr	r2, [pc, #280]	@ (800630c <HAL_GPIO_Init+0x2fc>)
 80061f2:	4293      	cmp	r3, r2
 80061f4:	d007      	beq.n	8006206 <HAL_GPIO_Init+0x1f6>
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	4a45      	ldr	r2, [pc, #276]	@ (8006310 <HAL_GPIO_Init+0x300>)
 80061fa:	4293      	cmp	r3, r2
 80061fc:	d101      	bne.n	8006202 <HAL_GPIO_Init+0x1f2>
 80061fe:	2304      	movs	r3, #4
 8006200:	e008      	b.n	8006214 <HAL_GPIO_Init+0x204>
 8006202:	2307      	movs	r3, #7
 8006204:	e006      	b.n	8006214 <HAL_GPIO_Init+0x204>
 8006206:	2303      	movs	r3, #3
 8006208:	e004      	b.n	8006214 <HAL_GPIO_Init+0x204>
 800620a:	2302      	movs	r3, #2
 800620c:	e002      	b.n	8006214 <HAL_GPIO_Init+0x204>
 800620e:	2301      	movs	r3, #1
 8006210:	e000      	b.n	8006214 <HAL_GPIO_Init+0x204>
 8006212:	2300      	movs	r3, #0
 8006214:	69fa      	ldr	r2, [r7, #28]
 8006216:	f002 0203 	and.w	r2, r2, #3
 800621a:	0092      	lsls	r2, r2, #2
 800621c:	4093      	lsls	r3, r2
 800621e:	69ba      	ldr	r2, [r7, #24]
 8006220:	4313      	orrs	r3, r2
 8006222:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006224:	4935      	ldr	r1, [pc, #212]	@ (80062fc <HAL_GPIO_Init+0x2ec>)
 8006226:	69fb      	ldr	r3, [r7, #28]
 8006228:	089b      	lsrs	r3, r3, #2
 800622a:	3302      	adds	r3, #2
 800622c:	69ba      	ldr	r2, [r7, #24]
 800622e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8006232:	4b38      	ldr	r3, [pc, #224]	@ (8006314 <HAL_GPIO_Init+0x304>)
 8006234:	689b      	ldr	r3, [r3, #8]
 8006236:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006238:	693b      	ldr	r3, [r7, #16]
 800623a:	43db      	mvns	r3, r3
 800623c:	69ba      	ldr	r2, [r7, #24]
 800623e:	4013      	ands	r3, r2
 8006240:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8006242:	683b      	ldr	r3, [r7, #0]
 8006244:	685b      	ldr	r3, [r3, #4]
 8006246:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800624a:	2b00      	cmp	r3, #0
 800624c:	d003      	beq.n	8006256 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800624e:	69ba      	ldr	r2, [r7, #24]
 8006250:	693b      	ldr	r3, [r7, #16]
 8006252:	4313      	orrs	r3, r2
 8006254:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8006256:	4a2f      	ldr	r2, [pc, #188]	@ (8006314 <HAL_GPIO_Init+0x304>)
 8006258:	69bb      	ldr	r3, [r7, #24]
 800625a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800625c:	4b2d      	ldr	r3, [pc, #180]	@ (8006314 <HAL_GPIO_Init+0x304>)
 800625e:	68db      	ldr	r3, [r3, #12]
 8006260:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006262:	693b      	ldr	r3, [r7, #16]
 8006264:	43db      	mvns	r3, r3
 8006266:	69ba      	ldr	r2, [r7, #24]
 8006268:	4013      	ands	r3, r2
 800626a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800626c:	683b      	ldr	r3, [r7, #0]
 800626e:	685b      	ldr	r3, [r3, #4]
 8006270:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006274:	2b00      	cmp	r3, #0
 8006276:	d003      	beq.n	8006280 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8006278:	69ba      	ldr	r2, [r7, #24]
 800627a:	693b      	ldr	r3, [r7, #16]
 800627c:	4313      	orrs	r3, r2
 800627e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8006280:	4a24      	ldr	r2, [pc, #144]	@ (8006314 <HAL_GPIO_Init+0x304>)
 8006282:	69bb      	ldr	r3, [r7, #24]
 8006284:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8006286:	4b23      	ldr	r3, [pc, #140]	@ (8006314 <HAL_GPIO_Init+0x304>)
 8006288:	685b      	ldr	r3, [r3, #4]
 800628a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800628c:	693b      	ldr	r3, [r7, #16]
 800628e:	43db      	mvns	r3, r3
 8006290:	69ba      	ldr	r2, [r7, #24]
 8006292:	4013      	ands	r3, r2
 8006294:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8006296:	683b      	ldr	r3, [r7, #0]
 8006298:	685b      	ldr	r3, [r3, #4]
 800629a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800629e:	2b00      	cmp	r3, #0
 80062a0:	d003      	beq.n	80062aa <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80062a2:	69ba      	ldr	r2, [r7, #24]
 80062a4:	693b      	ldr	r3, [r7, #16]
 80062a6:	4313      	orrs	r3, r2
 80062a8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80062aa:	4a1a      	ldr	r2, [pc, #104]	@ (8006314 <HAL_GPIO_Init+0x304>)
 80062ac:	69bb      	ldr	r3, [r7, #24]
 80062ae:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80062b0:	4b18      	ldr	r3, [pc, #96]	@ (8006314 <HAL_GPIO_Init+0x304>)
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80062b6:	693b      	ldr	r3, [r7, #16]
 80062b8:	43db      	mvns	r3, r3
 80062ba:	69ba      	ldr	r2, [r7, #24]
 80062bc:	4013      	ands	r3, r2
 80062be:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80062c0:	683b      	ldr	r3, [r7, #0]
 80062c2:	685b      	ldr	r3, [r3, #4]
 80062c4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	d003      	beq.n	80062d4 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80062cc:	69ba      	ldr	r2, [r7, #24]
 80062ce:	693b      	ldr	r3, [r7, #16]
 80062d0:	4313      	orrs	r3, r2
 80062d2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80062d4:	4a0f      	ldr	r2, [pc, #60]	@ (8006314 <HAL_GPIO_Init+0x304>)
 80062d6:	69bb      	ldr	r3, [r7, #24]
 80062d8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80062da:	69fb      	ldr	r3, [r7, #28]
 80062dc:	3301      	adds	r3, #1
 80062de:	61fb      	str	r3, [r7, #28]
 80062e0:	69fb      	ldr	r3, [r7, #28]
 80062e2:	2b0f      	cmp	r3, #15
 80062e4:	f67f aea2 	bls.w	800602c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80062e8:	bf00      	nop
 80062ea:	bf00      	nop
 80062ec:	3724      	adds	r7, #36	@ 0x24
 80062ee:	46bd      	mov	sp, r7
 80062f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062f4:	4770      	bx	lr
 80062f6:	bf00      	nop
 80062f8:	40023800 	.word	0x40023800
 80062fc:	40013800 	.word	0x40013800
 8006300:	40020000 	.word	0x40020000
 8006304:	40020400 	.word	0x40020400
 8006308:	40020800 	.word	0x40020800
 800630c:	40020c00 	.word	0x40020c00
 8006310:	40021000 	.word	0x40021000
 8006314:	40013c00 	.word	0x40013c00

08006318 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8006318:	b480      	push	{r7}
 800631a:	b087      	sub	sp, #28
 800631c:	af00      	add	r7, sp, #0
 800631e:	6078      	str	r0, [r7, #4]
 8006320:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8006322:	2300      	movs	r3, #0
 8006324:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 8006326:	2300      	movs	r3, #0
 8006328:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 800632a:	2300      	movs	r3, #0
 800632c:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800632e:	2300      	movs	r3, #0
 8006330:	617b      	str	r3, [r7, #20]
 8006332:	e0bb      	b.n	80064ac <HAL_GPIO_DeInit+0x194>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8006334:	2201      	movs	r2, #1
 8006336:	697b      	ldr	r3, [r7, #20]
 8006338:	fa02 f303 	lsl.w	r3, r2, r3
 800633c:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 800633e:	683a      	ldr	r2, [r7, #0]
 8006340:	693b      	ldr	r3, [r7, #16]
 8006342:	4013      	ands	r3, r2
 8006344:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8006346:	68fa      	ldr	r2, [r7, #12]
 8006348:	693b      	ldr	r3, [r7, #16]
 800634a:	429a      	cmp	r2, r3
 800634c:	f040 80ab 	bne.w	80064a6 <HAL_GPIO_DeInit+0x18e>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8006350:	4a5c      	ldr	r2, [pc, #368]	@ (80064c4 <HAL_GPIO_DeInit+0x1ac>)
 8006352:	697b      	ldr	r3, [r7, #20]
 8006354:	089b      	lsrs	r3, r3, #2
 8006356:	3302      	adds	r3, #2
 8006358:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800635c:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 800635e:	697b      	ldr	r3, [r7, #20]
 8006360:	f003 0303 	and.w	r3, r3, #3
 8006364:	009b      	lsls	r3, r3, #2
 8006366:	220f      	movs	r2, #15
 8006368:	fa02 f303 	lsl.w	r3, r2, r3
 800636c:	68ba      	ldr	r2, [r7, #8]
 800636e:	4013      	ands	r3, r2
 8006370:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	4a54      	ldr	r2, [pc, #336]	@ (80064c8 <HAL_GPIO_DeInit+0x1b0>)
 8006376:	4293      	cmp	r3, r2
 8006378:	d019      	beq.n	80063ae <HAL_GPIO_DeInit+0x96>
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	4a53      	ldr	r2, [pc, #332]	@ (80064cc <HAL_GPIO_DeInit+0x1b4>)
 800637e:	4293      	cmp	r3, r2
 8006380:	d013      	beq.n	80063aa <HAL_GPIO_DeInit+0x92>
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	4a52      	ldr	r2, [pc, #328]	@ (80064d0 <HAL_GPIO_DeInit+0x1b8>)
 8006386:	4293      	cmp	r3, r2
 8006388:	d00d      	beq.n	80063a6 <HAL_GPIO_DeInit+0x8e>
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	4a51      	ldr	r2, [pc, #324]	@ (80064d4 <HAL_GPIO_DeInit+0x1bc>)
 800638e:	4293      	cmp	r3, r2
 8006390:	d007      	beq.n	80063a2 <HAL_GPIO_DeInit+0x8a>
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	4a50      	ldr	r2, [pc, #320]	@ (80064d8 <HAL_GPIO_DeInit+0x1c0>)
 8006396:	4293      	cmp	r3, r2
 8006398:	d101      	bne.n	800639e <HAL_GPIO_DeInit+0x86>
 800639a:	2304      	movs	r3, #4
 800639c:	e008      	b.n	80063b0 <HAL_GPIO_DeInit+0x98>
 800639e:	2307      	movs	r3, #7
 80063a0:	e006      	b.n	80063b0 <HAL_GPIO_DeInit+0x98>
 80063a2:	2303      	movs	r3, #3
 80063a4:	e004      	b.n	80063b0 <HAL_GPIO_DeInit+0x98>
 80063a6:	2302      	movs	r3, #2
 80063a8:	e002      	b.n	80063b0 <HAL_GPIO_DeInit+0x98>
 80063aa:	2301      	movs	r3, #1
 80063ac:	e000      	b.n	80063b0 <HAL_GPIO_DeInit+0x98>
 80063ae:	2300      	movs	r3, #0
 80063b0:	697a      	ldr	r2, [r7, #20]
 80063b2:	f002 0203 	and.w	r2, r2, #3
 80063b6:	0092      	lsls	r2, r2, #2
 80063b8:	4093      	lsls	r3, r2
 80063ba:	68ba      	ldr	r2, [r7, #8]
 80063bc:	429a      	cmp	r2, r3
 80063be:	d132      	bne.n	8006426 <HAL_GPIO_DeInit+0x10e>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 80063c0:	4b46      	ldr	r3, [pc, #280]	@ (80064dc <HAL_GPIO_DeInit+0x1c4>)
 80063c2:	681a      	ldr	r2, [r3, #0]
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	43db      	mvns	r3, r3
 80063c8:	4944      	ldr	r1, [pc, #272]	@ (80064dc <HAL_GPIO_DeInit+0x1c4>)
 80063ca:	4013      	ands	r3, r2
 80063cc:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 80063ce:	4b43      	ldr	r3, [pc, #268]	@ (80064dc <HAL_GPIO_DeInit+0x1c4>)
 80063d0:	685a      	ldr	r2, [r3, #4]
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	43db      	mvns	r3, r3
 80063d6:	4941      	ldr	r1, [pc, #260]	@ (80064dc <HAL_GPIO_DeInit+0x1c4>)
 80063d8:	4013      	ands	r3, r2
 80063da:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 80063dc:	4b3f      	ldr	r3, [pc, #252]	@ (80064dc <HAL_GPIO_DeInit+0x1c4>)
 80063de:	68da      	ldr	r2, [r3, #12]
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	43db      	mvns	r3, r3
 80063e4:	493d      	ldr	r1, [pc, #244]	@ (80064dc <HAL_GPIO_DeInit+0x1c4>)
 80063e6:	4013      	ands	r3, r2
 80063e8:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 80063ea:	4b3c      	ldr	r3, [pc, #240]	@ (80064dc <HAL_GPIO_DeInit+0x1c4>)
 80063ec:	689a      	ldr	r2, [r3, #8]
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	43db      	mvns	r3, r3
 80063f2:	493a      	ldr	r1, [pc, #232]	@ (80064dc <HAL_GPIO_DeInit+0x1c4>)
 80063f4:	4013      	ands	r3, r2
 80063f6:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 80063f8:	697b      	ldr	r3, [r7, #20]
 80063fa:	f003 0303 	and.w	r3, r3, #3
 80063fe:	009b      	lsls	r3, r3, #2
 8006400:	220f      	movs	r2, #15
 8006402:	fa02 f303 	lsl.w	r3, r2, r3
 8006406:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8006408:	4a2e      	ldr	r2, [pc, #184]	@ (80064c4 <HAL_GPIO_DeInit+0x1ac>)
 800640a:	697b      	ldr	r3, [r7, #20]
 800640c:	089b      	lsrs	r3, r3, #2
 800640e:	3302      	adds	r3, #2
 8006410:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8006414:	68bb      	ldr	r3, [r7, #8]
 8006416:	43da      	mvns	r2, r3
 8006418:	482a      	ldr	r0, [pc, #168]	@ (80064c4 <HAL_GPIO_DeInit+0x1ac>)
 800641a:	697b      	ldr	r3, [r7, #20]
 800641c:	089b      	lsrs	r3, r3, #2
 800641e:	400a      	ands	r2, r1
 8006420:	3302      	adds	r3, #2
 8006422:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	681a      	ldr	r2, [r3, #0]
 800642a:	697b      	ldr	r3, [r7, #20]
 800642c:	005b      	lsls	r3, r3, #1
 800642e:	2103      	movs	r1, #3
 8006430:	fa01 f303 	lsl.w	r3, r1, r3
 8006434:	43db      	mvns	r3, r3
 8006436:	401a      	ands	r2, r3
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800643c:	697b      	ldr	r3, [r7, #20]
 800643e:	08da      	lsrs	r2, r3, #3
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	3208      	adds	r2, #8
 8006444:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006448:	697b      	ldr	r3, [r7, #20]
 800644a:	f003 0307 	and.w	r3, r3, #7
 800644e:	009b      	lsls	r3, r3, #2
 8006450:	220f      	movs	r2, #15
 8006452:	fa02 f303 	lsl.w	r3, r2, r3
 8006456:	43db      	mvns	r3, r3
 8006458:	697a      	ldr	r2, [r7, #20]
 800645a:	08d2      	lsrs	r2, r2, #3
 800645c:	4019      	ands	r1, r3
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	3208      	adds	r2, #8
 8006462:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	68da      	ldr	r2, [r3, #12]
 800646a:	697b      	ldr	r3, [r7, #20]
 800646c:	005b      	lsls	r3, r3, #1
 800646e:	2103      	movs	r1, #3
 8006470:	fa01 f303 	lsl.w	r3, r1, r3
 8006474:	43db      	mvns	r3, r3
 8006476:	401a      	ands	r2, r3
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	685a      	ldr	r2, [r3, #4]
 8006480:	2101      	movs	r1, #1
 8006482:	697b      	ldr	r3, [r7, #20]
 8006484:	fa01 f303 	lsl.w	r3, r1, r3
 8006488:	43db      	mvns	r3, r3
 800648a:	401a      	ands	r2, r3
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	689a      	ldr	r2, [r3, #8]
 8006494:	697b      	ldr	r3, [r7, #20]
 8006496:	005b      	lsls	r3, r3, #1
 8006498:	2103      	movs	r1, #3
 800649a:	fa01 f303 	lsl.w	r3, r1, r3
 800649e:	43db      	mvns	r3, r3
 80064a0:	401a      	ands	r2, r3
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80064a6:	697b      	ldr	r3, [r7, #20]
 80064a8:	3301      	adds	r3, #1
 80064aa:	617b      	str	r3, [r7, #20]
 80064ac:	697b      	ldr	r3, [r7, #20]
 80064ae:	2b0f      	cmp	r3, #15
 80064b0:	f67f af40 	bls.w	8006334 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 80064b4:	bf00      	nop
 80064b6:	bf00      	nop
 80064b8:	371c      	adds	r7, #28
 80064ba:	46bd      	mov	sp, r7
 80064bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064c0:	4770      	bx	lr
 80064c2:	bf00      	nop
 80064c4:	40013800 	.word	0x40013800
 80064c8:	40020000 	.word	0x40020000
 80064cc:	40020400 	.word	0x40020400
 80064d0:	40020800 	.word	0x40020800
 80064d4:	40020c00 	.word	0x40020c00
 80064d8:	40021000 	.word	0x40021000
 80064dc:	40013c00 	.word	0x40013c00

080064e0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80064e0:	b480      	push	{r7}
 80064e2:	b085      	sub	sp, #20
 80064e4:	af00      	add	r7, sp, #0
 80064e6:	6078      	str	r0, [r7, #4]
 80064e8:	460b      	mov	r3, r1
 80064ea:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	691a      	ldr	r2, [r3, #16]
 80064f0:	887b      	ldrh	r3, [r7, #2]
 80064f2:	4013      	ands	r3, r2
 80064f4:	2b00      	cmp	r3, #0
 80064f6:	d002      	beq.n	80064fe <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80064f8:	2301      	movs	r3, #1
 80064fa:	73fb      	strb	r3, [r7, #15]
 80064fc:	e001      	b.n	8006502 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80064fe:	2300      	movs	r3, #0
 8006500:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8006502:	7bfb      	ldrb	r3, [r7, #15]
}
 8006504:	4618      	mov	r0, r3
 8006506:	3714      	adds	r7, #20
 8006508:	46bd      	mov	sp, r7
 800650a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800650e:	4770      	bx	lr

08006510 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006510:	b480      	push	{r7}
 8006512:	b083      	sub	sp, #12
 8006514:	af00      	add	r7, sp, #0
 8006516:	6078      	str	r0, [r7, #4]
 8006518:	460b      	mov	r3, r1
 800651a:	807b      	strh	r3, [r7, #2]
 800651c:	4613      	mov	r3, r2
 800651e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006520:	787b      	ldrb	r3, [r7, #1]
 8006522:	2b00      	cmp	r3, #0
 8006524:	d003      	beq.n	800652e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006526:	887a      	ldrh	r2, [r7, #2]
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800652c:	e003      	b.n	8006536 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800652e:	887b      	ldrh	r3, [r7, #2]
 8006530:	041a      	lsls	r2, r3, #16
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	619a      	str	r2, [r3, #24]
}
 8006536:	bf00      	nop
 8006538:	370c      	adds	r7, #12
 800653a:	46bd      	mov	sp, r7
 800653c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006540:	4770      	bx	lr
	...

08006544 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8006544:	b580      	push	{r7, lr}
 8006546:	b082      	sub	sp, #8
 8006548:	af00      	add	r7, sp, #0
 800654a:	4603      	mov	r3, r0
 800654c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800654e:	4b08      	ldr	r3, [pc, #32]	@ (8006570 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006550:	695a      	ldr	r2, [r3, #20]
 8006552:	88fb      	ldrh	r3, [r7, #6]
 8006554:	4013      	ands	r3, r2
 8006556:	2b00      	cmp	r3, #0
 8006558:	d006      	beq.n	8006568 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800655a:	4a05      	ldr	r2, [pc, #20]	@ (8006570 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800655c:	88fb      	ldrh	r3, [r7, #6]
 800655e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8006560:	88fb      	ldrh	r3, [r7, #6]
 8006562:	4618      	mov	r0, r3
 8006564:	f000 f806 	bl	8006574 <HAL_GPIO_EXTI_Callback>
  }
}
 8006568:	bf00      	nop
 800656a:	3708      	adds	r7, #8
 800656c:	46bd      	mov	sp, r7
 800656e:	bd80      	pop	{r7, pc}
 8006570:	40013c00 	.word	0x40013c00

08006574 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8006574:	b480      	push	{r7}
 8006576:	b083      	sub	sp, #12
 8006578:	af00      	add	r7, sp, #0
 800657a:	4603      	mov	r3, r0
 800657c:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800657e:	bf00      	nop
 8006580:	370c      	adds	r7, #12
 8006582:	46bd      	mov	sp, r7
 8006584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006588:	4770      	bx	lr
	...

0800658c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800658c:	b580      	push	{r7, lr}
 800658e:	b086      	sub	sp, #24
 8006590:	af00      	add	r7, sp, #0
 8006592:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	2b00      	cmp	r3, #0
 8006598:	d101      	bne.n	800659e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800659a:	2301      	movs	r3, #1
 800659c:	e267      	b.n	8006a6e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	f003 0301 	and.w	r3, r3, #1
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	d075      	beq.n	8006696 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80065aa:	4b88      	ldr	r3, [pc, #544]	@ (80067cc <HAL_RCC_OscConfig+0x240>)
 80065ac:	689b      	ldr	r3, [r3, #8]
 80065ae:	f003 030c 	and.w	r3, r3, #12
 80065b2:	2b04      	cmp	r3, #4
 80065b4:	d00c      	beq.n	80065d0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80065b6:	4b85      	ldr	r3, [pc, #532]	@ (80067cc <HAL_RCC_OscConfig+0x240>)
 80065b8:	689b      	ldr	r3, [r3, #8]
 80065ba:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80065be:	2b08      	cmp	r3, #8
 80065c0:	d112      	bne.n	80065e8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80065c2:	4b82      	ldr	r3, [pc, #520]	@ (80067cc <HAL_RCC_OscConfig+0x240>)
 80065c4:	685b      	ldr	r3, [r3, #4]
 80065c6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80065ca:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80065ce:	d10b      	bne.n	80065e8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80065d0:	4b7e      	ldr	r3, [pc, #504]	@ (80067cc <HAL_RCC_OscConfig+0x240>)
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80065d8:	2b00      	cmp	r3, #0
 80065da:	d05b      	beq.n	8006694 <HAL_RCC_OscConfig+0x108>
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	685b      	ldr	r3, [r3, #4]
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	d157      	bne.n	8006694 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80065e4:	2301      	movs	r3, #1
 80065e6:	e242      	b.n	8006a6e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	685b      	ldr	r3, [r3, #4]
 80065ec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80065f0:	d106      	bne.n	8006600 <HAL_RCC_OscConfig+0x74>
 80065f2:	4b76      	ldr	r3, [pc, #472]	@ (80067cc <HAL_RCC_OscConfig+0x240>)
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	4a75      	ldr	r2, [pc, #468]	@ (80067cc <HAL_RCC_OscConfig+0x240>)
 80065f8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80065fc:	6013      	str	r3, [r2, #0]
 80065fe:	e01d      	b.n	800663c <HAL_RCC_OscConfig+0xb0>
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	685b      	ldr	r3, [r3, #4]
 8006604:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006608:	d10c      	bne.n	8006624 <HAL_RCC_OscConfig+0x98>
 800660a:	4b70      	ldr	r3, [pc, #448]	@ (80067cc <HAL_RCC_OscConfig+0x240>)
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	4a6f      	ldr	r2, [pc, #444]	@ (80067cc <HAL_RCC_OscConfig+0x240>)
 8006610:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006614:	6013      	str	r3, [r2, #0]
 8006616:	4b6d      	ldr	r3, [pc, #436]	@ (80067cc <HAL_RCC_OscConfig+0x240>)
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	4a6c      	ldr	r2, [pc, #432]	@ (80067cc <HAL_RCC_OscConfig+0x240>)
 800661c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006620:	6013      	str	r3, [r2, #0]
 8006622:	e00b      	b.n	800663c <HAL_RCC_OscConfig+0xb0>
 8006624:	4b69      	ldr	r3, [pc, #420]	@ (80067cc <HAL_RCC_OscConfig+0x240>)
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	4a68      	ldr	r2, [pc, #416]	@ (80067cc <HAL_RCC_OscConfig+0x240>)
 800662a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800662e:	6013      	str	r3, [r2, #0]
 8006630:	4b66      	ldr	r3, [pc, #408]	@ (80067cc <HAL_RCC_OscConfig+0x240>)
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	4a65      	ldr	r2, [pc, #404]	@ (80067cc <HAL_RCC_OscConfig+0x240>)
 8006636:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800663a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	685b      	ldr	r3, [r3, #4]
 8006640:	2b00      	cmp	r3, #0
 8006642:	d013      	beq.n	800666c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006644:	f7ff fade 	bl	8005c04 <HAL_GetTick>
 8006648:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800664a:	e008      	b.n	800665e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800664c:	f7ff fada 	bl	8005c04 <HAL_GetTick>
 8006650:	4602      	mov	r2, r0
 8006652:	693b      	ldr	r3, [r7, #16]
 8006654:	1ad3      	subs	r3, r2, r3
 8006656:	2b64      	cmp	r3, #100	@ 0x64
 8006658:	d901      	bls.n	800665e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800665a:	2303      	movs	r3, #3
 800665c:	e207      	b.n	8006a6e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800665e:	4b5b      	ldr	r3, [pc, #364]	@ (80067cc <HAL_RCC_OscConfig+0x240>)
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006666:	2b00      	cmp	r3, #0
 8006668:	d0f0      	beq.n	800664c <HAL_RCC_OscConfig+0xc0>
 800666a:	e014      	b.n	8006696 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800666c:	f7ff faca 	bl	8005c04 <HAL_GetTick>
 8006670:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006672:	e008      	b.n	8006686 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006674:	f7ff fac6 	bl	8005c04 <HAL_GetTick>
 8006678:	4602      	mov	r2, r0
 800667a:	693b      	ldr	r3, [r7, #16]
 800667c:	1ad3      	subs	r3, r2, r3
 800667e:	2b64      	cmp	r3, #100	@ 0x64
 8006680:	d901      	bls.n	8006686 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006682:	2303      	movs	r3, #3
 8006684:	e1f3      	b.n	8006a6e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006686:	4b51      	ldr	r3, [pc, #324]	@ (80067cc <HAL_RCC_OscConfig+0x240>)
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800668e:	2b00      	cmp	r3, #0
 8006690:	d1f0      	bne.n	8006674 <HAL_RCC_OscConfig+0xe8>
 8006692:	e000      	b.n	8006696 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006694:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	f003 0302 	and.w	r3, r3, #2
 800669e:	2b00      	cmp	r3, #0
 80066a0:	d063      	beq.n	800676a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80066a2:	4b4a      	ldr	r3, [pc, #296]	@ (80067cc <HAL_RCC_OscConfig+0x240>)
 80066a4:	689b      	ldr	r3, [r3, #8]
 80066a6:	f003 030c 	and.w	r3, r3, #12
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	d00b      	beq.n	80066c6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80066ae:	4b47      	ldr	r3, [pc, #284]	@ (80067cc <HAL_RCC_OscConfig+0x240>)
 80066b0:	689b      	ldr	r3, [r3, #8]
 80066b2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80066b6:	2b08      	cmp	r3, #8
 80066b8:	d11c      	bne.n	80066f4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80066ba:	4b44      	ldr	r3, [pc, #272]	@ (80067cc <HAL_RCC_OscConfig+0x240>)
 80066bc:	685b      	ldr	r3, [r3, #4]
 80066be:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d116      	bne.n	80066f4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80066c6:	4b41      	ldr	r3, [pc, #260]	@ (80067cc <HAL_RCC_OscConfig+0x240>)
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	f003 0302 	and.w	r3, r3, #2
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	d005      	beq.n	80066de <HAL_RCC_OscConfig+0x152>
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	68db      	ldr	r3, [r3, #12]
 80066d6:	2b01      	cmp	r3, #1
 80066d8:	d001      	beq.n	80066de <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80066da:	2301      	movs	r3, #1
 80066dc:	e1c7      	b.n	8006a6e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80066de:	4b3b      	ldr	r3, [pc, #236]	@ (80067cc <HAL_RCC_OscConfig+0x240>)
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	691b      	ldr	r3, [r3, #16]
 80066ea:	00db      	lsls	r3, r3, #3
 80066ec:	4937      	ldr	r1, [pc, #220]	@ (80067cc <HAL_RCC_OscConfig+0x240>)
 80066ee:	4313      	orrs	r3, r2
 80066f0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80066f2:	e03a      	b.n	800676a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	68db      	ldr	r3, [r3, #12]
 80066f8:	2b00      	cmp	r3, #0
 80066fa:	d020      	beq.n	800673e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80066fc:	4b34      	ldr	r3, [pc, #208]	@ (80067d0 <HAL_RCC_OscConfig+0x244>)
 80066fe:	2201      	movs	r2, #1
 8006700:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006702:	f7ff fa7f 	bl	8005c04 <HAL_GetTick>
 8006706:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006708:	e008      	b.n	800671c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800670a:	f7ff fa7b 	bl	8005c04 <HAL_GetTick>
 800670e:	4602      	mov	r2, r0
 8006710:	693b      	ldr	r3, [r7, #16]
 8006712:	1ad3      	subs	r3, r2, r3
 8006714:	2b02      	cmp	r3, #2
 8006716:	d901      	bls.n	800671c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006718:	2303      	movs	r3, #3
 800671a:	e1a8      	b.n	8006a6e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800671c:	4b2b      	ldr	r3, [pc, #172]	@ (80067cc <HAL_RCC_OscConfig+0x240>)
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	f003 0302 	and.w	r3, r3, #2
 8006724:	2b00      	cmp	r3, #0
 8006726:	d0f0      	beq.n	800670a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006728:	4b28      	ldr	r3, [pc, #160]	@ (80067cc <HAL_RCC_OscConfig+0x240>)
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	691b      	ldr	r3, [r3, #16]
 8006734:	00db      	lsls	r3, r3, #3
 8006736:	4925      	ldr	r1, [pc, #148]	@ (80067cc <HAL_RCC_OscConfig+0x240>)
 8006738:	4313      	orrs	r3, r2
 800673a:	600b      	str	r3, [r1, #0]
 800673c:	e015      	b.n	800676a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800673e:	4b24      	ldr	r3, [pc, #144]	@ (80067d0 <HAL_RCC_OscConfig+0x244>)
 8006740:	2200      	movs	r2, #0
 8006742:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006744:	f7ff fa5e 	bl	8005c04 <HAL_GetTick>
 8006748:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800674a:	e008      	b.n	800675e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800674c:	f7ff fa5a 	bl	8005c04 <HAL_GetTick>
 8006750:	4602      	mov	r2, r0
 8006752:	693b      	ldr	r3, [r7, #16]
 8006754:	1ad3      	subs	r3, r2, r3
 8006756:	2b02      	cmp	r3, #2
 8006758:	d901      	bls.n	800675e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800675a:	2303      	movs	r3, #3
 800675c:	e187      	b.n	8006a6e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800675e:	4b1b      	ldr	r3, [pc, #108]	@ (80067cc <HAL_RCC_OscConfig+0x240>)
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	f003 0302 	and.w	r3, r3, #2
 8006766:	2b00      	cmp	r3, #0
 8006768:	d1f0      	bne.n	800674c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	f003 0308 	and.w	r3, r3, #8
 8006772:	2b00      	cmp	r3, #0
 8006774:	d036      	beq.n	80067e4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	695b      	ldr	r3, [r3, #20]
 800677a:	2b00      	cmp	r3, #0
 800677c:	d016      	beq.n	80067ac <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800677e:	4b15      	ldr	r3, [pc, #84]	@ (80067d4 <HAL_RCC_OscConfig+0x248>)
 8006780:	2201      	movs	r2, #1
 8006782:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006784:	f7ff fa3e 	bl	8005c04 <HAL_GetTick>
 8006788:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800678a:	e008      	b.n	800679e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800678c:	f7ff fa3a 	bl	8005c04 <HAL_GetTick>
 8006790:	4602      	mov	r2, r0
 8006792:	693b      	ldr	r3, [r7, #16]
 8006794:	1ad3      	subs	r3, r2, r3
 8006796:	2b02      	cmp	r3, #2
 8006798:	d901      	bls.n	800679e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800679a:	2303      	movs	r3, #3
 800679c:	e167      	b.n	8006a6e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800679e:	4b0b      	ldr	r3, [pc, #44]	@ (80067cc <HAL_RCC_OscConfig+0x240>)
 80067a0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80067a2:	f003 0302 	and.w	r3, r3, #2
 80067a6:	2b00      	cmp	r3, #0
 80067a8:	d0f0      	beq.n	800678c <HAL_RCC_OscConfig+0x200>
 80067aa:	e01b      	b.n	80067e4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80067ac:	4b09      	ldr	r3, [pc, #36]	@ (80067d4 <HAL_RCC_OscConfig+0x248>)
 80067ae:	2200      	movs	r2, #0
 80067b0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80067b2:	f7ff fa27 	bl	8005c04 <HAL_GetTick>
 80067b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80067b8:	e00e      	b.n	80067d8 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80067ba:	f7ff fa23 	bl	8005c04 <HAL_GetTick>
 80067be:	4602      	mov	r2, r0
 80067c0:	693b      	ldr	r3, [r7, #16]
 80067c2:	1ad3      	subs	r3, r2, r3
 80067c4:	2b02      	cmp	r3, #2
 80067c6:	d907      	bls.n	80067d8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80067c8:	2303      	movs	r3, #3
 80067ca:	e150      	b.n	8006a6e <HAL_RCC_OscConfig+0x4e2>
 80067cc:	40023800 	.word	0x40023800
 80067d0:	42470000 	.word	0x42470000
 80067d4:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80067d8:	4b88      	ldr	r3, [pc, #544]	@ (80069fc <HAL_RCC_OscConfig+0x470>)
 80067da:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80067dc:	f003 0302 	and.w	r3, r3, #2
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	d1ea      	bne.n	80067ba <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	f003 0304 	and.w	r3, r3, #4
 80067ec:	2b00      	cmp	r3, #0
 80067ee:	f000 8097 	beq.w	8006920 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80067f2:	2300      	movs	r3, #0
 80067f4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80067f6:	4b81      	ldr	r3, [pc, #516]	@ (80069fc <HAL_RCC_OscConfig+0x470>)
 80067f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80067fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80067fe:	2b00      	cmp	r3, #0
 8006800:	d10f      	bne.n	8006822 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006802:	2300      	movs	r3, #0
 8006804:	60bb      	str	r3, [r7, #8]
 8006806:	4b7d      	ldr	r3, [pc, #500]	@ (80069fc <HAL_RCC_OscConfig+0x470>)
 8006808:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800680a:	4a7c      	ldr	r2, [pc, #496]	@ (80069fc <HAL_RCC_OscConfig+0x470>)
 800680c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006810:	6413      	str	r3, [r2, #64]	@ 0x40
 8006812:	4b7a      	ldr	r3, [pc, #488]	@ (80069fc <HAL_RCC_OscConfig+0x470>)
 8006814:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006816:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800681a:	60bb      	str	r3, [r7, #8]
 800681c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800681e:	2301      	movs	r3, #1
 8006820:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006822:	4b77      	ldr	r3, [pc, #476]	@ (8006a00 <HAL_RCC_OscConfig+0x474>)
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800682a:	2b00      	cmp	r3, #0
 800682c:	d118      	bne.n	8006860 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800682e:	4b74      	ldr	r3, [pc, #464]	@ (8006a00 <HAL_RCC_OscConfig+0x474>)
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	4a73      	ldr	r2, [pc, #460]	@ (8006a00 <HAL_RCC_OscConfig+0x474>)
 8006834:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006838:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800683a:	f7ff f9e3 	bl	8005c04 <HAL_GetTick>
 800683e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006840:	e008      	b.n	8006854 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006842:	f7ff f9df 	bl	8005c04 <HAL_GetTick>
 8006846:	4602      	mov	r2, r0
 8006848:	693b      	ldr	r3, [r7, #16]
 800684a:	1ad3      	subs	r3, r2, r3
 800684c:	2b02      	cmp	r3, #2
 800684e:	d901      	bls.n	8006854 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8006850:	2303      	movs	r3, #3
 8006852:	e10c      	b.n	8006a6e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006854:	4b6a      	ldr	r3, [pc, #424]	@ (8006a00 <HAL_RCC_OscConfig+0x474>)
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800685c:	2b00      	cmp	r3, #0
 800685e:	d0f0      	beq.n	8006842 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	689b      	ldr	r3, [r3, #8]
 8006864:	2b01      	cmp	r3, #1
 8006866:	d106      	bne.n	8006876 <HAL_RCC_OscConfig+0x2ea>
 8006868:	4b64      	ldr	r3, [pc, #400]	@ (80069fc <HAL_RCC_OscConfig+0x470>)
 800686a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800686c:	4a63      	ldr	r2, [pc, #396]	@ (80069fc <HAL_RCC_OscConfig+0x470>)
 800686e:	f043 0301 	orr.w	r3, r3, #1
 8006872:	6713      	str	r3, [r2, #112]	@ 0x70
 8006874:	e01c      	b.n	80068b0 <HAL_RCC_OscConfig+0x324>
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	689b      	ldr	r3, [r3, #8]
 800687a:	2b05      	cmp	r3, #5
 800687c:	d10c      	bne.n	8006898 <HAL_RCC_OscConfig+0x30c>
 800687e:	4b5f      	ldr	r3, [pc, #380]	@ (80069fc <HAL_RCC_OscConfig+0x470>)
 8006880:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006882:	4a5e      	ldr	r2, [pc, #376]	@ (80069fc <HAL_RCC_OscConfig+0x470>)
 8006884:	f043 0304 	orr.w	r3, r3, #4
 8006888:	6713      	str	r3, [r2, #112]	@ 0x70
 800688a:	4b5c      	ldr	r3, [pc, #368]	@ (80069fc <HAL_RCC_OscConfig+0x470>)
 800688c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800688e:	4a5b      	ldr	r2, [pc, #364]	@ (80069fc <HAL_RCC_OscConfig+0x470>)
 8006890:	f043 0301 	orr.w	r3, r3, #1
 8006894:	6713      	str	r3, [r2, #112]	@ 0x70
 8006896:	e00b      	b.n	80068b0 <HAL_RCC_OscConfig+0x324>
 8006898:	4b58      	ldr	r3, [pc, #352]	@ (80069fc <HAL_RCC_OscConfig+0x470>)
 800689a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800689c:	4a57      	ldr	r2, [pc, #348]	@ (80069fc <HAL_RCC_OscConfig+0x470>)
 800689e:	f023 0301 	bic.w	r3, r3, #1
 80068a2:	6713      	str	r3, [r2, #112]	@ 0x70
 80068a4:	4b55      	ldr	r3, [pc, #340]	@ (80069fc <HAL_RCC_OscConfig+0x470>)
 80068a6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80068a8:	4a54      	ldr	r2, [pc, #336]	@ (80069fc <HAL_RCC_OscConfig+0x470>)
 80068aa:	f023 0304 	bic.w	r3, r3, #4
 80068ae:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	689b      	ldr	r3, [r3, #8]
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	d015      	beq.n	80068e4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80068b8:	f7ff f9a4 	bl	8005c04 <HAL_GetTick>
 80068bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80068be:	e00a      	b.n	80068d6 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80068c0:	f7ff f9a0 	bl	8005c04 <HAL_GetTick>
 80068c4:	4602      	mov	r2, r0
 80068c6:	693b      	ldr	r3, [r7, #16]
 80068c8:	1ad3      	subs	r3, r2, r3
 80068ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 80068ce:	4293      	cmp	r3, r2
 80068d0:	d901      	bls.n	80068d6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80068d2:	2303      	movs	r3, #3
 80068d4:	e0cb      	b.n	8006a6e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80068d6:	4b49      	ldr	r3, [pc, #292]	@ (80069fc <HAL_RCC_OscConfig+0x470>)
 80068d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80068da:	f003 0302 	and.w	r3, r3, #2
 80068de:	2b00      	cmp	r3, #0
 80068e0:	d0ee      	beq.n	80068c0 <HAL_RCC_OscConfig+0x334>
 80068e2:	e014      	b.n	800690e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80068e4:	f7ff f98e 	bl	8005c04 <HAL_GetTick>
 80068e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80068ea:	e00a      	b.n	8006902 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80068ec:	f7ff f98a 	bl	8005c04 <HAL_GetTick>
 80068f0:	4602      	mov	r2, r0
 80068f2:	693b      	ldr	r3, [r7, #16]
 80068f4:	1ad3      	subs	r3, r2, r3
 80068f6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80068fa:	4293      	cmp	r3, r2
 80068fc:	d901      	bls.n	8006902 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80068fe:	2303      	movs	r3, #3
 8006900:	e0b5      	b.n	8006a6e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006902:	4b3e      	ldr	r3, [pc, #248]	@ (80069fc <HAL_RCC_OscConfig+0x470>)
 8006904:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006906:	f003 0302 	and.w	r3, r3, #2
 800690a:	2b00      	cmp	r3, #0
 800690c:	d1ee      	bne.n	80068ec <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800690e:	7dfb      	ldrb	r3, [r7, #23]
 8006910:	2b01      	cmp	r3, #1
 8006912:	d105      	bne.n	8006920 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006914:	4b39      	ldr	r3, [pc, #228]	@ (80069fc <HAL_RCC_OscConfig+0x470>)
 8006916:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006918:	4a38      	ldr	r2, [pc, #224]	@ (80069fc <HAL_RCC_OscConfig+0x470>)
 800691a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800691e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	699b      	ldr	r3, [r3, #24]
 8006924:	2b00      	cmp	r3, #0
 8006926:	f000 80a1 	beq.w	8006a6c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800692a:	4b34      	ldr	r3, [pc, #208]	@ (80069fc <HAL_RCC_OscConfig+0x470>)
 800692c:	689b      	ldr	r3, [r3, #8]
 800692e:	f003 030c 	and.w	r3, r3, #12
 8006932:	2b08      	cmp	r3, #8
 8006934:	d05c      	beq.n	80069f0 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	699b      	ldr	r3, [r3, #24]
 800693a:	2b02      	cmp	r3, #2
 800693c:	d141      	bne.n	80069c2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800693e:	4b31      	ldr	r3, [pc, #196]	@ (8006a04 <HAL_RCC_OscConfig+0x478>)
 8006940:	2200      	movs	r2, #0
 8006942:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006944:	f7ff f95e 	bl	8005c04 <HAL_GetTick>
 8006948:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800694a:	e008      	b.n	800695e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800694c:	f7ff f95a 	bl	8005c04 <HAL_GetTick>
 8006950:	4602      	mov	r2, r0
 8006952:	693b      	ldr	r3, [r7, #16]
 8006954:	1ad3      	subs	r3, r2, r3
 8006956:	2b02      	cmp	r3, #2
 8006958:	d901      	bls.n	800695e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800695a:	2303      	movs	r3, #3
 800695c:	e087      	b.n	8006a6e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800695e:	4b27      	ldr	r3, [pc, #156]	@ (80069fc <HAL_RCC_OscConfig+0x470>)
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006966:	2b00      	cmp	r3, #0
 8006968:	d1f0      	bne.n	800694c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	69da      	ldr	r2, [r3, #28]
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	6a1b      	ldr	r3, [r3, #32]
 8006972:	431a      	orrs	r2, r3
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006978:	019b      	lsls	r3, r3, #6
 800697a:	431a      	orrs	r2, r3
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006980:	085b      	lsrs	r3, r3, #1
 8006982:	3b01      	subs	r3, #1
 8006984:	041b      	lsls	r3, r3, #16
 8006986:	431a      	orrs	r2, r3
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800698c:	061b      	lsls	r3, r3, #24
 800698e:	491b      	ldr	r1, [pc, #108]	@ (80069fc <HAL_RCC_OscConfig+0x470>)
 8006990:	4313      	orrs	r3, r2
 8006992:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006994:	4b1b      	ldr	r3, [pc, #108]	@ (8006a04 <HAL_RCC_OscConfig+0x478>)
 8006996:	2201      	movs	r2, #1
 8006998:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800699a:	f7ff f933 	bl	8005c04 <HAL_GetTick>
 800699e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80069a0:	e008      	b.n	80069b4 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80069a2:	f7ff f92f 	bl	8005c04 <HAL_GetTick>
 80069a6:	4602      	mov	r2, r0
 80069a8:	693b      	ldr	r3, [r7, #16]
 80069aa:	1ad3      	subs	r3, r2, r3
 80069ac:	2b02      	cmp	r3, #2
 80069ae:	d901      	bls.n	80069b4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80069b0:	2303      	movs	r3, #3
 80069b2:	e05c      	b.n	8006a6e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80069b4:	4b11      	ldr	r3, [pc, #68]	@ (80069fc <HAL_RCC_OscConfig+0x470>)
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80069bc:	2b00      	cmp	r3, #0
 80069be:	d0f0      	beq.n	80069a2 <HAL_RCC_OscConfig+0x416>
 80069c0:	e054      	b.n	8006a6c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80069c2:	4b10      	ldr	r3, [pc, #64]	@ (8006a04 <HAL_RCC_OscConfig+0x478>)
 80069c4:	2200      	movs	r2, #0
 80069c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80069c8:	f7ff f91c 	bl	8005c04 <HAL_GetTick>
 80069cc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80069ce:	e008      	b.n	80069e2 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80069d0:	f7ff f918 	bl	8005c04 <HAL_GetTick>
 80069d4:	4602      	mov	r2, r0
 80069d6:	693b      	ldr	r3, [r7, #16]
 80069d8:	1ad3      	subs	r3, r2, r3
 80069da:	2b02      	cmp	r3, #2
 80069dc:	d901      	bls.n	80069e2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80069de:	2303      	movs	r3, #3
 80069e0:	e045      	b.n	8006a6e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80069e2:	4b06      	ldr	r3, [pc, #24]	@ (80069fc <HAL_RCC_OscConfig+0x470>)
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80069ea:	2b00      	cmp	r3, #0
 80069ec:	d1f0      	bne.n	80069d0 <HAL_RCC_OscConfig+0x444>
 80069ee:	e03d      	b.n	8006a6c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	699b      	ldr	r3, [r3, #24]
 80069f4:	2b01      	cmp	r3, #1
 80069f6:	d107      	bne.n	8006a08 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80069f8:	2301      	movs	r3, #1
 80069fa:	e038      	b.n	8006a6e <HAL_RCC_OscConfig+0x4e2>
 80069fc:	40023800 	.word	0x40023800
 8006a00:	40007000 	.word	0x40007000
 8006a04:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006a08:	4b1b      	ldr	r3, [pc, #108]	@ (8006a78 <HAL_RCC_OscConfig+0x4ec>)
 8006a0a:	685b      	ldr	r3, [r3, #4]
 8006a0c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	699b      	ldr	r3, [r3, #24]
 8006a12:	2b01      	cmp	r3, #1
 8006a14:	d028      	beq.n	8006a68 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006a16:	68fb      	ldr	r3, [r7, #12]
 8006a18:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006a20:	429a      	cmp	r2, r3
 8006a22:	d121      	bne.n	8006a68 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006a2e:	429a      	cmp	r2, r3
 8006a30:	d11a      	bne.n	8006a68 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006a32:	68fa      	ldr	r2, [r7, #12]
 8006a34:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8006a38:	4013      	ands	r3, r2
 8006a3a:	687a      	ldr	r2, [r7, #4]
 8006a3c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006a3e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006a40:	4293      	cmp	r3, r2
 8006a42:	d111      	bne.n	8006a68 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006a44:	68fb      	ldr	r3, [r7, #12]
 8006a46:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a4e:	085b      	lsrs	r3, r3, #1
 8006a50:	3b01      	subs	r3, #1
 8006a52:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006a54:	429a      	cmp	r2, r3
 8006a56:	d107      	bne.n	8006a68 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a62:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006a64:	429a      	cmp	r2, r3
 8006a66:	d001      	beq.n	8006a6c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8006a68:	2301      	movs	r3, #1
 8006a6a:	e000      	b.n	8006a6e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8006a6c:	2300      	movs	r3, #0
}
 8006a6e:	4618      	mov	r0, r3
 8006a70:	3718      	adds	r7, #24
 8006a72:	46bd      	mov	sp, r7
 8006a74:	bd80      	pop	{r7, pc}
 8006a76:	bf00      	nop
 8006a78:	40023800 	.word	0x40023800

08006a7c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006a7c:	b580      	push	{r7, lr}
 8006a7e:	b084      	sub	sp, #16
 8006a80:	af00      	add	r7, sp, #0
 8006a82:	6078      	str	r0, [r7, #4]
 8006a84:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	d101      	bne.n	8006a90 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006a8c:	2301      	movs	r3, #1
 8006a8e:	e0cc      	b.n	8006c2a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006a90:	4b68      	ldr	r3, [pc, #416]	@ (8006c34 <HAL_RCC_ClockConfig+0x1b8>)
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	f003 0307 	and.w	r3, r3, #7
 8006a98:	683a      	ldr	r2, [r7, #0]
 8006a9a:	429a      	cmp	r2, r3
 8006a9c:	d90c      	bls.n	8006ab8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006a9e:	4b65      	ldr	r3, [pc, #404]	@ (8006c34 <HAL_RCC_ClockConfig+0x1b8>)
 8006aa0:	683a      	ldr	r2, [r7, #0]
 8006aa2:	b2d2      	uxtb	r2, r2
 8006aa4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006aa6:	4b63      	ldr	r3, [pc, #396]	@ (8006c34 <HAL_RCC_ClockConfig+0x1b8>)
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	f003 0307 	and.w	r3, r3, #7
 8006aae:	683a      	ldr	r2, [r7, #0]
 8006ab0:	429a      	cmp	r2, r3
 8006ab2:	d001      	beq.n	8006ab8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006ab4:	2301      	movs	r3, #1
 8006ab6:	e0b8      	b.n	8006c2a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	f003 0302 	and.w	r3, r3, #2
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	d020      	beq.n	8006b06 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	f003 0304 	and.w	r3, r3, #4
 8006acc:	2b00      	cmp	r3, #0
 8006ace:	d005      	beq.n	8006adc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006ad0:	4b59      	ldr	r3, [pc, #356]	@ (8006c38 <HAL_RCC_ClockConfig+0x1bc>)
 8006ad2:	689b      	ldr	r3, [r3, #8]
 8006ad4:	4a58      	ldr	r2, [pc, #352]	@ (8006c38 <HAL_RCC_ClockConfig+0x1bc>)
 8006ad6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8006ada:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	f003 0308 	and.w	r3, r3, #8
 8006ae4:	2b00      	cmp	r3, #0
 8006ae6:	d005      	beq.n	8006af4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006ae8:	4b53      	ldr	r3, [pc, #332]	@ (8006c38 <HAL_RCC_ClockConfig+0x1bc>)
 8006aea:	689b      	ldr	r3, [r3, #8]
 8006aec:	4a52      	ldr	r2, [pc, #328]	@ (8006c38 <HAL_RCC_ClockConfig+0x1bc>)
 8006aee:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8006af2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006af4:	4b50      	ldr	r3, [pc, #320]	@ (8006c38 <HAL_RCC_ClockConfig+0x1bc>)
 8006af6:	689b      	ldr	r3, [r3, #8]
 8006af8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	689b      	ldr	r3, [r3, #8]
 8006b00:	494d      	ldr	r1, [pc, #308]	@ (8006c38 <HAL_RCC_ClockConfig+0x1bc>)
 8006b02:	4313      	orrs	r3, r2
 8006b04:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	f003 0301 	and.w	r3, r3, #1
 8006b0e:	2b00      	cmp	r3, #0
 8006b10:	d044      	beq.n	8006b9c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	685b      	ldr	r3, [r3, #4]
 8006b16:	2b01      	cmp	r3, #1
 8006b18:	d107      	bne.n	8006b2a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006b1a:	4b47      	ldr	r3, [pc, #284]	@ (8006c38 <HAL_RCC_ClockConfig+0x1bc>)
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d119      	bne.n	8006b5a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006b26:	2301      	movs	r3, #1
 8006b28:	e07f      	b.n	8006c2a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	685b      	ldr	r3, [r3, #4]
 8006b2e:	2b02      	cmp	r3, #2
 8006b30:	d003      	beq.n	8006b3a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006b36:	2b03      	cmp	r3, #3
 8006b38:	d107      	bne.n	8006b4a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006b3a:	4b3f      	ldr	r3, [pc, #252]	@ (8006c38 <HAL_RCC_ClockConfig+0x1bc>)
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006b42:	2b00      	cmp	r3, #0
 8006b44:	d109      	bne.n	8006b5a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006b46:	2301      	movs	r3, #1
 8006b48:	e06f      	b.n	8006c2a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006b4a:	4b3b      	ldr	r3, [pc, #236]	@ (8006c38 <HAL_RCC_ClockConfig+0x1bc>)
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	f003 0302 	and.w	r3, r3, #2
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d101      	bne.n	8006b5a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006b56:	2301      	movs	r3, #1
 8006b58:	e067      	b.n	8006c2a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006b5a:	4b37      	ldr	r3, [pc, #220]	@ (8006c38 <HAL_RCC_ClockConfig+0x1bc>)
 8006b5c:	689b      	ldr	r3, [r3, #8]
 8006b5e:	f023 0203 	bic.w	r2, r3, #3
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	685b      	ldr	r3, [r3, #4]
 8006b66:	4934      	ldr	r1, [pc, #208]	@ (8006c38 <HAL_RCC_ClockConfig+0x1bc>)
 8006b68:	4313      	orrs	r3, r2
 8006b6a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006b6c:	f7ff f84a 	bl	8005c04 <HAL_GetTick>
 8006b70:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006b72:	e00a      	b.n	8006b8a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006b74:	f7ff f846 	bl	8005c04 <HAL_GetTick>
 8006b78:	4602      	mov	r2, r0
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	1ad3      	subs	r3, r2, r3
 8006b7e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006b82:	4293      	cmp	r3, r2
 8006b84:	d901      	bls.n	8006b8a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006b86:	2303      	movs	r3, #3
 8006b88:	e04f      	b.n	8006c2a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006b8a:	4b2b      	ldr	r3, [pc, #172]	@ (8006c38 <HAL_RCC_ClockConfig+0x1bc>)
 8006b8c:	689b      	ldr	r3, [r3, #8]
 8006b8e:	f003 020c 	and.w	r2, r3, #12
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	685b      	ldr	r3, [r3, #4]
 8006b96:	009b      	lsls	r3, r3, #2
 8006b98:	429a      	cmp	r2, r3
 8006b9a:	d1eb      	bne.n	8006b74 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006b9c:	4b25      	ldr	r3, [pc, #148]	@ (8006c34 <HAL_RCC_ClockConfig+0x1b8>)
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	f003 0307 	and.w	r3, r3, #7
 8006ba4:	683a      	ldr	r2, [r7, #0]
 8006ba6:	429a      	cmp	r2, r3
 8006ba8:	d20c      	bcs.n	8006bc4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006baa:	4b22      	ldr	r3, [pc, #136]	@ (8006c34 <HAL_RCC_ClockConfig+0x1b8>)
 8006bac:	683a      	ldr	r2, [r7, #0]
 8006bae:	b2d2      	uxtb	r2, r2
 8006bb0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006bb2:	4b20      	ldr	r3, [pc, #128]	@ (8006c34 <HAL_RCC_ClockConfig+0x1b8>)
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	f003 0307 	and.w	r3, r3, #7
 8006bba:	683a      	ldr	r2, [r7, #0]
 8006bbc:	429a      	cmp	r2, r3
 8006bbe:	d001      	beq.n	8006bc4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006bc0:	2301      	movs	r3, #1
 8006bc2:	e032      	b.n	8006c2a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	f003 0304 	and.w	r3, r3, #4
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	d008      	beq.n	8006be2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006bd0:	4b19      	ldr	r3, [pc, #100]	@ (8006c38 <HAL_RCC_ClockConfig+0x1bc>)
 8006bd2:	689b      	ldr	r3, [r3, #8]
 8006bd4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	68db      	ldr	r3, [r3, #12]
 8006bdc:	4916      	ldr	r1, [pc, #88]	@ (8006c38 <HAL_RCC_ClockConfig+0x1bc>)
 8006bde:	4313      	orrs	r3, r2
 8006be0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	f003 0308 	and.w	r3, r3, #8
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	d009      	beq.n	8006c02 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006bee:	4b12      	ldr	r3, [pc, #72]	@ (8006c38 <HAL_RCC_ClockConfig+0x1bc>)
 8006bf0:	689b      	ldr	r3, [r3, #8]
 8006bf2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	691b      	ldr	r3, [r3, #16]
 8006bfa:	00db      	lsls	r3, r3, #3
 8006bfc:	490e      	ldr	r1, [pc, #56]	@ (8006c38 <HAL_RCC_ClockConfig+0x1bc>)
 8006bfe:	4313      	orrs	r3, r2
 8006c00:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8006c02:	f000 f821 	bl	8006c48 <HAL_RCC_GetSysClockFreq>
 8006c06:	4602      	mov	r2, r0
 8006c08:	4b0b      	ldr	r3, [pc, #44]	@ (8006c38 <HAL_RCC_ClockConfig+0x1bc>)
 8006c0a:	689b      	ldr	r3, [r3, #8]
 8006c0c:	091b      	lsrs	r3, r3, #4
 8006c0e:	f003 030f 	and.w	r3, r3, #15
 8006c12:	490a      	ldr	r1, [pc, #40]	@ (8006c3c <HAL_RCC_ClockConfig+0x1c0>)
 8006c14:	5ccb      	ldrb	r3, [r1, r3]
 8006c16:	fa22 f303 	lsr.w	r3, r2, r3
 8006c1a:	4a09      	ldr	r2, [pc, #36]	@ (8006c40 <HAL_RCC_ClockConfig+0x1c4>)
 8006c1c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8006c1e:	4b09      	ldr	r3, [pc, #36]	@ (8006c44 <HAL_RCC_ClockConfig+0x1c8>)
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	4618      	mov	r0, r3
 8006c24:	f7fe ffaa 	bl	8005b7c <HAL_InitTick>

  return HAL_OK;
 8006c28:	2300      	movs	r3, #0
}
 8006c2a:	4618      	mov	r0, r3
 8006c2c:	3710      	adds	r7, #16
 8006c2e:	46bd      	mov	sp, r7
 8006c30:	bd80      	pop	{r7, pc}
 8006c32:	bf00      	nop
 8006c34:	40023c00 	.word	0x40023c00
 8006c38:	40023800 	.word	0x40023800
 8006c3c:	0800d46c 	.word	0x0800d46c
 8006c40:	20000088 	.word	0x20000088
 8006c44:	2000008c 	.word	0x2000008c

08006c48 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006c48:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006c4c:	b094      	sub	sp, #80	@ 0x50
 8006c4e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8006c50:	2300      	movs	r3, #0
 8006c52:	647b      	str	r3, [r7, #68]	@ 0x44
 8006c54:	2300      	movs	r3, #0
 8006c56:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006c58:	2300      	movs	r3, #0
 8006c5a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8006c5c:	2300      	movs	r3, #0
 8006c5e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006c60:	4b79      	ldr	r3, [pc, #484]	@ (8006e48 <HAL_RCC_GetSysClockFreq+0x200>)
 8006c62:	689b      	ldr	r3, [r3, #8]
 8006c64:	f003 030c 	and.w	r3, r3, #12
 8006c68:	2b08      	cmp	r3, #8
 8006c6a:	d00d      	beq.n	8006c88 <HAL_RCC_GetSysClockFreq+0x40>
 8006c6c:	2b08      	cmp	r3, #8
 8006c6e:	f200 80e1 	bhi.w	8006e34 <HAL_RCC_GetSysClockFreq+0x1ec>
 8006c72:	2b00      	cmp	r3, #0
 8006c74:	d002      	beq.n	8006c7c <HAL_RCC_GetSysClockFreq+0x34>
 8006c76:	2b04      	cmp	r3, #4
 8006c78:	d003      	beq.n	8006c82 <HAL_RCC_GetSysClockFreq+0x3a>
 8006c7a:	e0db      	b.n	8006e34 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006c7c:	4b73      	ldr	r3, [pc, #460]	@ (8006e4c <HAL_RCC_GetSysClockFreq+0x204>)
 8006c7e:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 8006c80:	e0db      	b.n	8006e3a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006c82:	4b73      	ldr	r3, [pc, #460]	@ (8006e50 <HAL_RCC_GetSysClockFreq+0x208>)
 8006c84:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006c86:	e0d8      	b.n	8006e3a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006c88:	4b6f      	ldr	r3, [pc, #444]	@ (8006e48 <HAL_RCC_GetSysClockFreq+0x200>)
 8006c8a:	685b      	ldr	r3, [r3, #4]
 8006c8c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006c90:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006c92:	4b6d      	ldr	r3, [pc, #436]	@ (8006e48 <HAL_RCC_GetSysClockFreq+0x200>)
 8006c94:	685b      	ldr	r3, [r3, #4]
 8006c96:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006c9a:	2b00      	cmp	r3, #0
 8006c9c:	d063      	beq.n	8006d66 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006c9e:	4b6a      	ldr	r3, [pc, #424]	@ (8006e48 <HAL_RCC_GetSysClockFreq+0x200>)
 8006ca0:	685b      	ldr	r3, [r3, #4]
 8006ca2:	099b      	lsrs	r3, r3, #6
 8006ca4:	2200      	movs	r2, #0
 8006ca6:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006ca8:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8006caa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006cac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006cb0:	633b      	str	r3, [r7, #48]	@ 0x30
 8006cb2:	2300      	movs	r3, #0
 8006cb4:	637b      	str	r3, [r7, #52]	@ 0x34
 8006cb6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8006cba:	4622      	mov	r2, r4
 8006cbc:	462b      	mov	r3, r5
 8006cbe:	f04f 0000 	mov.w	r0, #0
 8006cc2:	f04f 0100 	mov.w	r1, #0
 8006cc6:	0159      	lsls	r1, r3, #5
 8006cc8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006ccc:	0150      	lsls	r0, r2, #5
 8006cce:	4602      	mov	r2, r0
 8006cd0:	460b      	mov	r3, r1
 8006cd2:	4621      	mov	r1, r4
 8006cd4:	1a51      	subs	r1, r2, r1
 8006cd6:	6139      	str	r1, [r7, #16]
 8006cd8:	4629      	mov	r1, r5
 8006cda:	eb63 0301 	sbc.w	r3, r3, r1
 8006cde:	617b      	str	r3, [r7, #20]
 8006ce0:	f04f 0200 	mov.w	r2, #0
 8006ce4:	f04f 0300 	mov.w	r3, #0
 8006ce8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006cec:	4659      	mov	r1, fp
 8006cee:	018b      	lsls	r3, r1, #6
 8006cf0:	4651      	mov	r1, sl
 8006cf2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006cf6:	4651      	mov	r1, sl
 8006cf8:	018a      	lsls	r2, r1, #6
 8006cfa:	4651      	mov	r1, sl
 8006cfc:	ebb2 0801 	subs.w	r8, r2, r1
 8006d00:	4659      	mov	r1, fp
 8006d02:	eb63 0901 	sbc.w	r9, r3, r1
 8006d06:	f04f 0200 	mov.w	r2, #0
 8006d0a:	f04f 0300 	mov.w	r3, #0
 8006d0e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006d12:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006d16:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006d1a:	4690      	mov	r8, r2
 8006d1c:	4699      	mov	r9, r3
 8006d1e:	4623      	mov	r3, r4
 8006d20:	eb18 0303 	adds.w	r3, r8, r3
 8006d24:	60bb      	str	r3, [r7, #8]
 8006d26:	462b      	mov	r3, r5
 8006d28:	eb49 0303 	adc.w	r3, r9, r3
 8006d2c:	60fb      	str	r3, [r7, #12]
 8006d2e:	f04f 0200 	mov.w	r2, #0
 8006d32:	f04f 0300 	mov.w	r3, #0
 8006d36:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8006d3a:	4629      	mov	r1, r5
 8006d3c:	024b      	lsls	r3, r1, #9
 8006d3e:	4621      	mov	r1, r4
 8006d40:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006d44:	4621      	mov	r1, r4
 8006d46:	024a      	lsls	r2, r1, #9
 8006d48:	4610      	mov	r0, r2
 8006d4a:	4619      	mov	r1, r3
 8006d4c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006d4e:	2200      	movs	r2, #0
 8006d50:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006d52:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006d54:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006d58:	f7f9 ff9e 	bl	8000c98 <__aeabi_uldivmod>
 8006d5c:	4602      	mov	r2, r0
 8006d5e:	460b      	mov	r3, r1
 8006d60:	4613      	mov	r3, r2
 8006d62:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006d64:	e058      	b.n	8006e18 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006d66:	4b38      	ldr	r3, [pc, #224]	@ (8006e48 <HAL_RCC_GetSysClockFreq+0x200>)
 8006d68:	685b      	ldr	r3, [r3, #4]
 8006d6a:	099b      	lsrs	r3, r3, #6
 8006d6c:	2200      	movs	r2, #0
 8006d6e:	4618      	mov	r0, r3
 8006d70:	4611      	mov	r1, r2
 8006d72:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8006d76:	623b      	str	r3, [r7, #32]
 8006d78:	2300      	movs	r3, #0
 8006d7a:	627b      	str	r3, [r7, #36]	@ 0x24
 8006d7c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8006d80:	4642      	mov	r2, r8
 8006d82:	464b      	mov	r3, r9
 8006d84:	f04f 0000 	mov.w	r0, #0
 8006d88:	f04f 0100 	mov.w	r1, #0
 8006d8c:	0159      	lsls	r1, r3, #5
 8006d8e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006d92:	0150      	lsls	r0, r2, #5
 8006d94:	4602      	mov	r2, r0
 8006d96:	460b      	mov	r3, r1
 8006d98:	4641      	mov	r1, r8
 8006d9a:	ebb2 0a01 	subs.w	sl, r2, r1
 8006d9e:	4649      	mov	r1, r9
 8006da0:	eb63 0b01 	sbc.w	fp, r3, r1
 8006da4:	f04f 0200 	mov.w	r2, #0
 8006da8:	f04f 0300 	mov.w	r3, #0
 8006dac:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8006db0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8006db4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8006db8:	ebb2 040a 	subs.w	r4, r2, sl
 8006dbc:	eb63 050b 	sbc.w	r5, r3, fp
 8006dc0:	f04f 0200 	mov.w	r2, #0
 8006dc4:	f04f 0300 	mov.w	r3, #0
 8006dc8:	00eb      	lsls	r3, r5, #3
 8006dca:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006dce:	00e2      	lsls	r2, r4, #3
 8006dd0:	4614      	mov	r4, r2
 8006dd2:	461d      	mov	r5, r3
 8006dd4:	4643      	mov	r3, r8
 8006dd6:	18e3      	adds	r3, r4, r3
 8006dd8:	603b      	str	r3, [r7, #0]
 8006dda:	464b      	mov	r3, r9
 8006ddc:	eb45 0303 	adc.w	r3, r5, r3
 8006de0:	607b      	str	r3, [r7, #4]
 8006de2:	f04f 0200 	mov.w	r2, #0
 8006de6:	f04f 0300 	mov.w	r3, #0
 8006dea:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006dee:	4629      	mov	r1, r5
 8006df0:	028b      	lsls	r3, r1, #10
 8006df2:	4621      	mov	r1, r4
 8006df4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006df8:	4621      	mov	r1, r4
 8006dfa:	028a      	lsls	r2, r1, #10
 8006dfc:	4610      	mov	r0, r2
 8006dfe:	4619      	mov	r1, r3
 8006e00:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006e02:	2200      	movs	r2, #0
 8006e04:	61bb      	str	r3, [r7, #24]
 8006e06:	61fa      	str	r2, [r7, #28]
 8006e08:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006e0c:	f7f9 ff44 	bl	8000c98 <__aeabi_uldivmod>
 8006e10:	4602      	mov	r2, r0
 8006e12:	460b      	mov	r3, r1
 8006e14:	4613      	mov	r3, r2
 8006e16:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006e18:	4b0b      	ldr	r3, [pc, #44]	@ (8006e48 <HAL_RCC_GetSysClockFreq+0x200>)
 8006e1a:	685b      	ldr	r3, [r3, #4]
 8006e1c:	0c1b      	lsrs	r3, r3, #16
 8006e1e:	f003 0303 	and.w	r3, r3, #3
 8006e22:	3301      	adds	r3, #1
 8006e24:	005b      	lsls	r3, r3, #1
 8006e26:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 8006e28:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006e2a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006e2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006e30:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006e32:	e002      	b.n	8006e3a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006e34:	4b05      	ldr	r3, [pc, #20]	@ (8006e4c <HAL_RCC_GetSysClockFreq+0x204>)
 8006e36:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006e38:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006e3a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8006e3c:	4618      	mov	r0, r3
 8006e3e:	3750      	adds	r7, #80	@ 0x50
 8006e40:	46bd      	mov	sp, r7
 8006e42:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006e46:	bf00      	nop
 8006e48:	40023800 	.word	0x40023800
 8006e4c:	00f42400 	.word	0x00f42400
 8006e50:	007a1200 	.word	0x007a1200

08006e54 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006e54:	b480      	push	{r7}
 8006e56:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006e58:	4b03      	ldr	r3, [pc, #12]	@ (8006e68 <HAL_RCC_GetHCLKFreq+0x14>)
 8006e5a:	681b      	ldr	r3, [r3, #0]
}
 8006e5c:	4618      	mov	r0, r3
 8006e5e:	46bd      	mov	sp, r7
 8006e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e64:	4770      	bx	lr
 8006e66:	bf00      	nop
 8006e68:	20000088 	.word	0x20000088

08006e6c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006e6c:	b580      	push	{r7, lr}
 8006e6e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006e70:	f7ff fff0 	bl	8006e54 <HAL_RCC_GetHCLKFreq>
 8006e74:	4602      	mov	r2, r0
 8006e76:	4b05      	ldr	r3, [pc, #20]	@ (8006e8c <HAL_RCC_GetPCLK1Freq+0x20>)
 8006e78:	689b      	ldr	r3, [r3, #8]
 8006e7a:	0a9b      	lsrs	r3, r3, #10
 8006e7c:	f003 0307 	and.w	r3, r3, #7
 8006e80:	4903      	ldr	r1, [pc, #12]	@ (8006e90 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006e82:	5ccb      	ldrb	r3, [r1, r3]
 8006e84:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006e88:	4618      	mov	r0, r3
 8006e8a:	bd80      	pop	{r7, pc}
 8006e8c:	40023800 	.word	0x40023800
 8006e90:	0800d47c 	.word	0x0800d47c

08006e94 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006e94:	b580      	push	{r7, lr}
 8006e96:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8006e98:	f7ff ffdc 	bl	8006e54 <HAL_RCC_GetHCLKFreq>
 8006e9c:	4602      	mov	r2, r0
 8006e9e:	4b05      	ldr	r3, [pc, #20]	@ (8006eb4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006ea0:	689b      	ldr	r3, [r3, #8]
 8006ea2:	0b5b      	lsrs	r3, r3, #13
 8006ea4:	f003 0307 	and.w	r3, r3, #7
 8006ea8:	4903      	ldr	r1, [pc, #12]	@ (8006eb8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006eaa:	5ccb      	ldrb	r3, [r1, r3]
 8006eac:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006eb0:	4618      	mov	r0, r3
 8006eb2:	bd80      	pop	{r7, pc}
 8006eb4:	40023800 	.word	0x40023800
 8006eb8:	0800d47c 	.word	0x0800d47c

08006ebc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006ebc:	b580      	push	{r7, lr}
 8006ebe:	b082      	sub	sp, #8
 8006ec0:	af00      	add	r7, sp, #0
 8006ec2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	d101      	bne.n	8006ece <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006eca:	2301      	movs	r3, #1
 8006ecc:	e07b      	b.n	8006fc6 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ed2:	2b00      	cmp	r3, #0
 8006ed4:	d108      	bne.n	8006ee8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	685b      	ldr	r3, [r3, #4]
 8006eda:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006ede:	d009      	beq.n	8006ef4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	2200      	movs	r2, #0
 8006ee4:	61da      	str	r2, [r3, #28]
 8006ee6:	e005      	b.n	8006ef4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	2200      	movs	r2, #0
 8006eec:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	2200      	movs	r2, #0
 8006ef2:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	2200      	movs	r2, #0
 8006ef8:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006f00:	b2db      	uxtb	r3, r3
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	d106      	bne.n	8006f14 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	2200      	movs	r2, #0
 8006f0a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006f0e:	6878      	ldr	r0, [r7, #4]
 8006f10:	f7fe fbd0 	bl	80056b4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	2202      	movs	r2, #2
 8006f18:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	681a      	ldr	r2, [r3, #0]
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006f2a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	685b      	ldr	r3, [r3, #4]
 8006f30:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	689b      	ldr	r3, [r3, #8]
 8006f38:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8006f3c:	431a      	orrs	r2, r3
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	68db      	ldr	r3, [r3, #12]
 8006f42:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006f46:	431a      	orrs	r2, r3
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	691b      	ldr	r3, [r3, #16]
 8006f4c:	f003 0302 	and.w	r3, r3, #2
 8006f50:	431a      	orrs	r2, r3
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	695b      	ldr	r3, [r3, #20]
 8006f56:	f003 0301 	and.w	r3, r3, #1
 8006f5a:	431a      	orrs	r2, r3
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	699b      	ldr	r3, [r3, #24]
 8006f60:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006f64:	431a      	orrs	r2, r3
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	69db      	ldr	r3, [r3, #28]
 8006f6a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006f6e:	431a      	orrs	r2, r3
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	6a1b      	ldr	r3, [r3, #32]
 8006f74:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006f78:	ea42 0103 	orr.w	r1, r2, r3
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f80:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	430a      	orrs	r2, r1
 8006f8a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	699b      	ldr	r3, [r3, #24]
 8006f90:	0c1b      	lsrs	r3, r3, #16
 8006f92:	f003 0104 	and.w	r1, r3, #4
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f9a:	f003 0210 	and.w	r2, r3, #16
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	430a      	orrs	r2, r1
 8006fa4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	69da      	ldr	r2, [r3, #28]
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006fb4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	2200      	movs	r2, #0
 8006fba:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	2201      	movs	r2, #1
 8006fc0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8006fc4:	2300      	movs	r3, #0
}
 8006fc6:	4618      	mov	r0, r3
 8006fc8:	3708      	adds	r7, #8
 8006fca:	46bd      	mov	sp, r7
 8006fcc:	bd80      	pop	{r7, pc}

08006fce <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 8006fce:	b580      	push	{r7, lr}
 8006fd0:	b082      	sub	sp, #8
 8006fd2:	af00      	add	r7, sp, #0
 8006fd4:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	2b00      	cmp	r3, #0
 8006fda:	d101      	bne.n	8006fe0 <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 8006fdc:	2301      	movs	r3, #1
 8006fde:	e01a      	b.n	8007016 <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	2202      	movs	r2, #2
 8006fe4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	681a      	ldr	r2, [r3, #0]
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006ff6:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 8006ff8:	6878      	ldr	r0, [r7, #4]
 8006ffa:	f7fe fbab 	bl	8005754 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	2200      	movs	r2, #0
 8007002:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_RESET;
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	2200      	movs	r2, #0
 8007008:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	2200      	movs	r2, #0
 8007010:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 8007014:	2300      	movs	r3, #0
}
 8007016:	4618      	mov	r0, r3
 8007018:	3708      	adds	r7, #8
 800701a:	46bd      	mov	sp, r7
 800701c:	bd80      	pop	{r7, pc}
	...

08007020 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8007020:	b580      	push	{r7, lr}
 8007022:	b088      	sub	sp, #32
 8007024:	af00      	add	r7, sp, #0
 8007026:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	685b      	ldr	r3, [r3, #4]
 800702e:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	689b      	ldr	r3, [r3, #8]
 8007036:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8007038:	69bb      	ldr	r3, [r7, #24]
 800703a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800703e:	2b00      	cmp	r3, #0
 8007040:	d10e      	bne.n	8007060 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8007042:	69bb      	ldr	r3, [r7, #24]
 8007044:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8007048:	2b00      	cmp	r3, #0
 800704a:	d009      	beq.n	8007060 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800704c:	69fb      	ldr	r3, [r7, #28]
 800704e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007052:	2b00      	cmp	r3, #0
 8007054:	d004      	beq.n	8007060 <HAL_SPI_IRQHandler+0x40>
  {
    hspi->RxISR(hspi);
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800705a:	6878      	ldr	r0, [r7, #4]
 800705c:	4798      	blx	r3
    return;
 800705e:	e0ce      	b.n	80071fe <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8007060:	69bb      	ldr	r3, [r7, #24]
 8007062:	f003 0302 	and.w	r3, r3, #2
 8007066:	2b00      	cmp	r3, #0
 8007068:	d009      	beq.n	800707e <HAL_SPI_IRQHandler+0x5e>
 800706a:	69fb      	ldr	r3, [r7, #28]
 800706c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007070:	2b00      	cmp	r3, #0
 8007072:	d004      	beq.n	800707e <HAL_SPI_IRQHandler+0x5e>
  {
    hspi->TxISR(hspi);
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007078:	6878      	ldr	r0, [r7, #4]
 800707a:	4798      	blx	r3
    return;
 800707c:	e0bf      	b.n	80071fe <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800707e:	69bb      	ldr	r3, [r7, #24]
 8007080:	f003 0320 	and.w	r3, r3, #32
 8007084:	2b00      	cmp	r3, #0
 8007086:	d10a      	bne.n	800709e <HAL_SPI_IRQHandler+0x7e>
 8007088:	69bb      	ldr	r3, [r7, #24]
 800708a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800708e:	2b00      	cmp	r3, #0
 8007090:	d105      	bne.n	800709e <HAL_SPI_IRQHandler+0x7e>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8007092:	69bb      	ldr	r3, [r7, #24]
 8007094:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007098:	2b00      	cmp	r3, #0
 800709a:	f000 80b0 	beq.w	80071fe <HAL_SPI_IRQHandler+0x1de>
 800709e:	69fb      	ldr	r3, [r7, #28]
 80070a0:	f003 0320 	and.w	r3, r3, #32
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	f000 80aa 	beq.w	80071fe <HAL_SPI_IRQHandler+0x1de>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80070aa:	69bb      	ldr	r3, [r7, #24]
 80070ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80070b0:	2b00      	cmp	r3, #0
 80070b2:	d023      	beq.n	80070fc <HAL_SPI_IRQHandler+0xdc>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80070ba:	b2db      	uxtb	r3, r3
 80070bc:	2b03      	cmp	r3, #3
 80070be:	d011      	beq.n	80070e4 <HAL_SPI_IRQHandler+0xc4>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80070c4:	f043 0204 	orr.w	r2, r3, #4
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	655a      	str	r2, [r3, #84]	@ 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80070cc:	2300      	movs	r3, #0
 80070ce:	617b      	str	r3, [r7, #20]
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	68db      	ldr	r3, [r3, #12]
 80070d6:	617b      	str	r3, [r7, #20]
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	689b      	ldr	r3, [r3, #8]
 80070de:	617b      	str	r3, [r7, #20]
 80070e0:	697b      	ldr	r3, [r7, #20]
 80070e2:	e00b      	b.n	80070fc <HAL_SPI_IRQHandler+0xdc>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80070e4:	2300      	movs	r3, #0
 80070e6:	613b      	str	r3, [r7, #16]
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	68db      	ldr	r3, [r3, #12]
 80070ee:	613b      	str	r3, [r7, #16]
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	689b      	ldr	r3, [r3, #8]
 80070f6:	613b      	str	r3, [r7, #16]
 80070f8:	693b      	ldr	r3, [r7, #16]
        return;
 80070fa:	e080      	b.n	80071fe <HAL_SPI_IRQHandler+0x1de>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 80070fc:	69bb      	ldr	r3, [r7, #24]
 80070fe:	f003 0320 	and.w	r3, r3, #32
 8007102:	2b00      	cmp	r3, #0
 8007104:	d014      	beq.n	8007130 <HAL_SPI_IRQHandler+0x110>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800710a:	f043 0201 	orr.w	r2, r3, #1
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8007112:	2300      	movs	r3, #0
 8007114:	60fb      	str	r3, [r7, #12]
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	689b      	ldr	r3, [r3, #8]
 800711c:	60fb      	str	r3, [r7, #12]
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	681a      	ldr	r2, [r3, #0]
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800712c:	601a      	str	r2, [r3, #0]
 800712e:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8007130:	69bb      	ldr	r3, [r7, #24]
 8007132:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007136:	2b00      	cmp	r3, #0
 8007138:	d00c      	beq.n	8007154 <HAL_SPI_IRQHandler+0x134>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800713e:	f043 0208 	orr.w	r2, r3, #8
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8007146:	2300      	movs	r3, #0
 8007148:	60bb      	str	r3, [r7, #8]
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	689b      	ldr	r3, [r3, #8]
 8007150:	60bb      	str	r3, [r7, #8]
 8007152:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007158:	2b00      	cmp	r3, #0
 800715a:	d04f      	beq.n	80071fc <HAL_SPI_IRQHandler+0x1dc>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	685a      	ldr	r2, [r3, #4]
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800716a:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	2201      	movs	r2, #1
 8007170:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8007174:	69fb      	ldr	r3, [r7, #28]
 8007176:	f003 0302 	and.w	r3, r3, #2
 800717a:	2b00      	cmp	r3, #0
 800717c:	d104      	bne.n	8007188 <HAL_SPI_IRQHandler+0x168>
 800717e:	69fb      	ldr	r3, [r7, #28]
 8007180:	f003 0301 	and.w	r3, r3, #1
 8007184:	2b00      	cmp	r3, #0
 8007186:	d034      	beq.n	80071f2 <HAL_SPI_IRQHandler+0x1d2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	685a      	ldr	r2, [r3, #4]
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	f022 0203 	bic.w	r2, r2, #3
 8007196:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800719c:	2b00      	cmp	r3, #0
 800719e:	d011      	beq.n	80071c4 <HAL_SPI_IRQHandler+0x1a4>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80071a4:	4a17      	ldr	r2, [pc, #92]	@ (8007204 <HAL_SPI_IRQHandler+0x1e4>)
 80071a6:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80071ac:	4618      	mov	r0, r3
 80071ae:	f7fe ff0c 	bl	8005fca <HAL_DMA_Abort_IT>
 80071b2:	4603      	mov	r3, r0
 80071b4:	2b00      	cmp	r3, #0
 80071b6:	d005      	beq.n	80071c4 <HAL_SPI_IRQHandler+0x1a4>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80071bc:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	655a      	str	r2, [r3, #84]	@ 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	d016      	beq.n	80071fa <HAL_SPI_IRQHandler+0x1da>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80071d0:	4a0c      	ldr	r2, [pc, #48]	@ (8007204 <HAL_SPI_IRQHandler+0x1e4>)
 80071d2:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80071d8:	4618      	mov	r0, r3
 80071da:	f7fe fef6 	bl	8005fca <HAL_DMA_Abort_IT>
 80071de:	4603      	mov	r3, r0
 80071e0:	2b00      	cmp	r3, #0
 80071e2:	d00a      	beq.n	80071fa <HAL_SPI_IRQHandler+0x1da>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80071e8:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	655a      	str	r2, [r3, #84]	@ 0x54
        if (hspi->hdmatx != NULL)
 80071f0:	e003      	b.n	80071fa <HAL_SPI_IRQHandler+0x1da>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 80071f2:	6878      	ldr	r0, [r7, #4]
 80071f4:	f000 f808 	bl	8007208 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 80071f8:	e000      	b.n	80071fc <HAL_SPI_IRQHandler+0x1dc>
        if (hspi->hdmatx != NULL)
 80071fa:	bf00      	nop
    return;
 80071fc:	bf00      	nop
  }
}
 80071fe:	3720      	adds	r7, #32
 8007200:	46bd      	mov	sp, r7
 8007202:	bd80      	pop	{r7, pc}
 8007204:	0800721d 	.word	0x0800721d

08007208 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8007208:	b480      	push	{r7}
 800720a:	b083      	sub	sp, #12
 800720c:	af00      	add	r7, sp, #0
 800720e:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8007210:	bf00      	nop
 8007212:	370c      	adds	r7, #12
 8007214:	46bd      	mov	sp, r7
 8007216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800721a:	4770      	bx	lr

0800721c <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800721c:	b580      	push	{r7, lr}
 800721e:	b084      	sub	sp, #16
 8007220:	af00      	add	r7, sp, #0
 8007222:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007228:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800722a:	68fb      	ldr	r3, [r7, #12]
 800722c:	2200      	movs	r2, #0
 800722e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	2200      	movs	r2, #0
 8007234:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8007236:	68f8      	ldr	r0, [r7, #12]
 8007238:	f7ff ffe6 	bl	8007208 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800723c:	bf00      	nop
 800723e:	3710      	adds	r7, #16
 8007240:	46bd      	mov	sp, r7
 8007242:	bd80      	pop	{r7, pc}

08007244 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007244:	b580      	push	{r7, lr}
 8007246:	b082      	sub	sp, #8
 8007248:	af00      	add	r7, sp, #0
 800724a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	2b00      	cmp	r3, #0
 8007250:	d101      	bne.n	8007256 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007252:	2301      	movs	r3, #1
 8007254:	e04c      	b.n	80072f0 <HAL_TIM_Base_Init+0xac>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800725c:	b2db      	uxtb	r3, r3
 800725e:	2b00      	cmp	r3, #0
 8007260:	d111      	bne.n	8007286 <HAL_TIM_Base_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	2200      	movs	r2, #0
 8007266:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 800726a:	6878      	ldr	r0, [r7, #4]
 800726c:	f000 fa32 	bl	80076d4 <TIM_ResetCallback>

    if (htim->Base_MspInitCallback == NULL)
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007274:	2b00      	cmp	r3, #0
 8007276:	d102      	bne.n	800727e <HAL_TIM_Base_Init+0x3a>
    {
      htim->Base_MspInitCallback = HAL_TIM_Base_MspInit;
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	4a1f      	ldr	r2, [pc, #124]	@ (80072f8 <HAL_TIM_Base_Init+0xb4>)
 800727c:	649a      	str	r2, [r3, #72]	@ 0x48
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007282:	6878      	ldr	r0, [r7, #4]
 8007284:	4798      	blx	r3
    HAL_TIM_Base_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	2202      	movs	r2, #2
 800728a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	681a      	ldr	r2, [r3, #0]
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	3304      	adds	r3, #4
 8007296:	4619      	mov	r1, r3
 8007298:	4610      	mov	r0, r2
 800729a:	f000 f98f 	bl	80075bc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	2201      	movs	r2, #1
 80072a2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	2201      	movs	r2, #1
 80072aa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	2201      	movs	r2, #1
 80072b2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	2201      	movs	r2, #1
 80072ba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	2201      	movs	r2, #1
 80072c2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	2201      	movs	r2, #1
 80072ca:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	2201      	movs	r2, #1
 80072d2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	2201      	movs	r2, #1
 80072da:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	2201      	movs	r2, #1
 80072e2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	2201      	movs	r2, #1
 80072ea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80072ee:	2300      	movs	r3, #0
}
 80072f0:	4618      	mov	r0, r3
 80072f2:	3708      	adds	r7, #8
 80072f4:	46bd      	mov	sp, r7
 80072f6:	bd80      	pop	{r7, pc}
 80072f8:	08005799 	.word	0x08005799

080072fc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80072fc:	b580      	push	{r7, lr}
 80072fe:	b084      	sub	sp, #16
 8007300:	af00      	add	r7, sp, #0
 8007302:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	68db      	ldr	r3, [r3, #12]
 800730a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	691b      	ldr	r3, [r3, #16]
 8007312:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8007314:	68bb      	ldr	r3, [r7, #8]
 8007316:	f003 0302 	and.w	r3, r3, #2
 800731a:	2b00      	cmp	r3, #0
 800731c:	d026      	beq.n	800736c <HAL_TIM_IRQHandler+0x70>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	f003 0302 	and.w	r3, r3, #2
 8007324:	2b00      	cmp	r3, #0
 8007326:	d021      	beq.n	800736c <HAL_TIM_IRQHandler+0x70>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	f06f 0202 	mvn.w	r2, #2
 8007330:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	2201      	movs	r2, #1
 8007336:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	699b      	ldr	r3, [r3, #24]
 800733e:	f003 0303 	and.w	r3, r3, #3
 8007342:	2b00      	cmp	r3, #0
 8007344:	d005      	beq.n	8007352 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800734c:	6878      	ldr	r0, [r7, #4]
 800734e:	4798      	blx	r3
 8007350:	e009      	b.n	8007366 <HAL_TIM_IRQHandler+0x6a>
        }
        /* Output compare event */
        else
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007358:	6878      	ldr	r0, [r7, #4]
 800735a:	4798      	blx	r3
          htim->PWM_PulseFinishedCallback(htim);
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007362:	6878      	ldr	r0, [r7, #4]
 8007364:	4798      	blx	r3
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	2200      	movs	r2, #0
 800736a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800736c:	68bb      	ldr	r3, [r7, #8]
 800736e:	f003 0304 	and.w	r3, r3, #4
 8007372:	2b00      	cmp	r3, #0
 8007374:	d026      	beq.n	80073c4 <HAL_TIM_IRQHandler+0xc8>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8007376:	68fb      	ldr	r3, [r7, #12]
 8007378:	f003 0304 	and.w	r3, r3, #4
 800737c:	2b00      	cmp	r3, #0
 800737e:	d021      	beq.n	80073c4 <HAL_TIM_IRQHandler+0xc8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	f06f 0204 	mvn.w	r2, #4
 8007388:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	2202      	movs	r2, #2
 800738e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	699b      	ldr	r3, [r3, #24]
 8007396:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800739a:	2b00      	cmp	r3, #0
 800739c:	d005      	beq.n	80073aa <HAL_TIM_IRQHandler+0xae>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80073a4:	6878      	ldr	r0, [r7, #4]
 80073a6:	4798      	blx	r3
 80073a8:	e009      	b.n	80073be <HAL_TIM_IRQHandler+0xc2>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80073b0:	6878      	ldr	r0, [r7, #4]
 80073b2:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80073ba:	6878      	ldr	r0, [r7, #4]
 80073bc:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	2200      	movs	r2, #0
 80073c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80073c4:	68bb      	ldr	r3, [r7, #8]
 80073c6:	f003 0308 	and.w	r3, r3, #8
 80073ca:	2b00      	cmp	r3, #0
 80073cc:	d026      	beq.n	800741c <HAL_TIM_IRQHandler+0x120>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80073ce:	68fb      	ldr	r3, [r7, #12]
 80073d0:	f003 0308 	and.w	r3, r3, #8
 80073d4:	2b00      	cmp	r3, #0
 80073d6:	d021      	beq.n	800741c <HAL_TIM_IRQHandler+0x120>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	f06f 0208 	mvn.w	r2, #8
 80073e0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	2204      	movs	r2, #4
 80073e6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	69db      	ldr	r3, [r3, #28]
 80073ee:	f003 0303 	and.w	r3, r3, #3
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	d005      	beq.n	8007402 <HAL_TIM_IRQHandler+0x106>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80073fc:	6878      	ldr	r0, [r7, #4]
 80073fe:	4798      	blx	r3
 8007400:	e009      	b.n	8007416 <HAL_TIM_IRQHandler+0x11a>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007408:	6878      	ldr	r0, [r7, #4]
 800740a:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007412:	6878      	ldr	r0, [r7, #4]
 8007414:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	2200      	movs	r2, #0
 800741a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800741c:	68bb      	ldr	r3, [r7, #8]
 800741e:	f003 0310 	and.w	r3, r3, #16
 8007422:	2b00      	cmp	r3, #0
 8007424:	d026      	beq.n	8007474 <HAL_TIM_IRQHandler+0x178>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	f003 0310 	and.w	r3, r3, #16
 800742c:	2b00      	cmp	r3, #0
 800742e:	d021      	beq.n	8007474 <HAL_TIM_IRQHandler+0x178>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	f06f 0210 	mvn.w	r2, #16
 8007438:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	2208      	movs	r2, #8
 800743e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	69db      	ldr	r3, [r3, #28]
 8007446:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800744a:	2b00      	cmp	r3, #0
 800744c:	d005      	beq.n	800745a <HAL_TIM_IRQHandler+0x15e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007454:	6878      	ldr	r0, [r7, #4]
 8007456:	4798      	blx	r3
 8007458:	e009      	b.n	800746e <HAL_TIM_IRQHandler+0x172>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007460:	6878      	ldr	r0, [r7, #4]
 8007462:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800746a:	6878      	ldr	r0, [r7, #4]
 800746c:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	2200      	movs	r2, #0
 8007472:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8007474:	68bb      	ldr	r3, [r7, #8]
 8007476:	f003 0301 	and.w	r3, r3, #1
 800747a:	2b00      	cmp	r3, #0
 800747c:	d00e      	beq.n	800749c <HAL_TIM_IRQHandler+0x1a0>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800747e:	68fb      	ldr	r3, [r7, #12]
 8007480:	f003 0301 	and.w	r3, r3, #1
 8007484:	2b00      	cmp	r3, #0
 8007486:	d009      	beq.n	800749c <HAL_TIM_IRQHandler+0x1a0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	f06f 0201 	mvn.w	r2, #1
 8007490:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007498:	6878      	ldr	r0, [r7, #4]
 800749a:	4798      	blx	r3
      HAL_TIM_PeriodElapsedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800749c:	68bb      	ldr	r3, [r7, #8]
 800749e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	d00e      	beq.n	80074c4 <HAL_TIM_IRQHandler+0x1c8>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80074a6:	68fb      	ldr	r3, [r7, #12]
 80074a8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	d009      	beq.n	80074c4 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80074b8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80074c0:	6878      	ldr	r0, [r7, #4]
 80074c2:	4798      	blx	r3
      HAL_TIMEx_BreakCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80074c4:	68bb      	ldr	r3, [r7, #8]
 80074c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80074ca:	2b00      	cmp	r3, #0
 80074cc:	d00e      	beq.n	80074ec <HAL_TIM_IRQHandler+0x1f0>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80074ce:	68fb      	ldr	r3, [r7, #12]
 80074d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80074d4:	2b00      	cmp	r3, #0
 80074d6:	d009      	beq.n	80074ec <HAL_TIM_IRQHandler+0x1f0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80074e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80074e8:	6878      	ldr	r0, [r7, #4]
 80074ea:	4798      	blx	r3
      HAL_TIM_TriggerCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80074ec:	68bb      	ldr	r3, [r7, #8]
 80074ee:	f003 0320 	and.w	r3, r3, #32
 80074f2:	2b00      	cmp	r3, #0
 80074f4:	d00e      	beq.n	8007514 <HAL_TIM_IRQHandler+0x218>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80074f6:	68fb      	ldr	r3, [r7, #12]
 80074f8:	f003 0320 	and.w	r3, r3, #32
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	d009      	beq.n	8007514 <HAL_TIM_IRQHandler+0x218>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	f06f 0220 	mvn.w	r2, #32
 8007508:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8007510:	6878      	ldr	r0, [r7, #4]
 8007512:	4798      	blx	r3
#else
      HAL_TIMEx_CommutCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007514:	bf00      	nop
 8007516:	3710      	adds	r7, #16
 8007518:	46bd      	mov	sp, r7
 800751a:	bd80      	pop	{r7, pc}

0800751c <HAL_TIM_PeriodElapsedHalfCpltCallback>:
  * @brief  Period elapsed half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800751c:	b480      	push	{r7}
 800751e:	b083      	sub	sp, #12
 8007520:	af00      	add	r7, sp, #0
 8007522:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedHalfCpltCallback could be implemented in the user file
   */
}
 8007524:	bf00      	nop
 8007526:	370c      	adds	r7, #12
 8007528:	46bd      	mov	sp, r7
 800752a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800752e:	4770      	bx	lr

08007530 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007530:	b480      	push	{r7}
 8007532:	b083      	sub	sp, #12
 8007534:	af00      	add	r7, sp, #0
 8007536:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007538:	bf00      	nop
 800753a:	370c      	adds	r7, #12
 800753c:	46bd      	mov	sp, r7
 800753e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007542:	4770      	bx	lr

08007544 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007544:	b480      	push	{r7}
 8007546:	b083      	sub	sp, #12
 8007548:	af00      	add	r7, sp, #0
 800754a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800754c:	bf00      	nop
 800754e:	370c      	adds	r7, #12
 8007550:	46bd      	mov	sp, r7
 8007552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007556:	4770      	bx	lr

08007558 <HAL_TIM_IC_CaptureHalfCpltCallback>:
  * @brief  Input Capture half complete callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8007558:	b480      	push	{r7}
 800755a:	b083      	sub	sp, #12
 800755c:	af00      	add	r7, sp, #0
 800755e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureHalfCpltCallback could be implemented in the user file
   */
}
 8007560:	bf00      	nop
 8007562:	370c      	adds	r7, #12
 8007564:	46bd      	mov	sp, r7
 8007566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800756a:	4770      	bx	lr

0800756c <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800756c:	b480      	push	{r7}
 800756e:	b083      	sub	sp, #12
 8007570:	af00      	add	r7, sp, #0
 8007572:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 8007574:	bf00      	nop
 8007576:	370c      	adds	r7, #12
 8007578:	46bd      	mov	sp, r7
 800757a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800757e:	4770      	bx	lr

08007580 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007580:	b480      	push	{r7}
 8007582:	b083      	sub	sp, #12
 8007584:	af00      	add	r7, sp, #0
 8007586:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007588:	bf00      	nop
 800758a:	370c      	adds	r7, #12
 800758c:	46bd      	mov	sp, r7
 800758e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007592:	4770      	bx	lr

08007594 <HAL_TIM_TriggerHalfCpltCallback>:
  * @brief  Hall Trigger detection half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8007594:	b480      	push	{r7}
 8007596:	b083      	sub	sp, #12
 8007598:	af00      	add	r7, sp, #0
 800759a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerHalfCpltCallback could be implemented in the user file
   */
}
 800759c:	bf00      	nop
 800759e:	370c      	adds	r7, #12
 80075a0:	46bd      	mov	sp, r7
 80075a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075a6:	4770      	bx	lr

080075a8 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 80075a8:	b480      	push	{r7}
 80075aa:	b083      	sub	sp, #12
 80075ac:	af00      	add	r7, sp, #0
 80075ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 80075b0:	bf00      	nop
 80075b2:	370c      	adds	r7, #12
 80075b4:	46bd      	mov	sp, r7
 80075b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075ba:	4770      	bx	lr

080075bc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80075bc:	b480      	push	{r7}
 80075be:	b085      	sub	sp, #20
 80075c0:	af00      	add	r7, sp, #0
 80075c2:	6078      	str	r0, [r7, #4]
 80075c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	4a3a      	ldr	r2, [pc, #232]	@ (80076b8 <TIM_Base_SetConfig+0xfc>)
 80075d0:	4293      	cmp	r3, r2
 80075d2:	d00f      	beq.n	80075f4 <TIM_Base_SetConfig+0x38>
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80075da:	d00b      	beq.n	80075f4 <TIM_Base_SetConfig+0x38>
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	4a37      	ldr	r2, [pc, #220]	@ (80076bc <TIM_Base_SetConfig+0x100>)
 80075e0:	4293      	cmp	r3, r2
 80075e2:	d007      	beq.n	80075f4 <TIM_Base_SetConfig+0x38>
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	4a36      	ldr	r2, [pc, #216]	@ (80076c0 <TIM_Base_SetConfig+0x104>)
 80075e8:	4293      	cmp	r3, r2
 80075ea:	d003      	beq.n	80075f4 <TIM_Base_SetConfig+0x38>
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	4a35      	ldr	r2, [pc, #212]	@ (80076c4 <TIM_Base_SetConfig+0x108>)
 80075f0:	4293      	cmp	r3, r2
 80075f2:	d108      	bne.n	8007606 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80075fa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80075fc:	683b      	ldr	r3, [r7, #0]
 80075fe:	685b      	ldr	r3, [r3, #4]
 8007600:	68fa      	ldr	r2, [r7, #12]
 8007602:	4313      	orrs	r3, r2
 8007604:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	4a2b      	ldr	r2, [pc, #172]	@ (80076b8 <TIM_Base_SetConfig+0xfc>)
 800760a:	4293      	cmp	r3, r2
 800760c:	d01b      	beq.n	8007646 <TIM_Base_SetConfig+0x8a>
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007614:	d017      	beq.n	8007646 <TIM_Base_SetConfig+0x8a>
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	4a28      	ldr	r2, [pc, #160]	@ (80076bc <TIM_Base_SetConfig+0x100>)
 800761a:	4293      	cmp	r3, r2
 800761c:	d013      	beq.n	8007646 <TIM_Base_SetConfig+0x8a>
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	4a27      	ldr	r2, [pc, #156]	@ (80076c0 <TIM_Base_SetConfig+0x104>)
 8007622:	4293      	cmp	r3, r2
 8007624:	d00f      	beq.n	8007646 <TIM_Base_SetConfig+0x8a>
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	4a26      	ldr	r2, [pc, #152]	@ (80076c4 <TIM_Base_SetConfig+0x108>)
 800762a:	4293      	cmp	r3, r2
 800762c:	d00b      	beq.n	8007646 <TIM_Base_SetConfig+0x8a>
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	4a25      	ldr	r2, [pc, #148]	@ (80076c8 <TIM_Base_SetConfig+0x10c>)
 8007632:	4293      	cmp	r3, r2
 8007634:	d007      	beq.n	8007646 <TIM_Base_SetConfig+0x8a>
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	4a24      	ldr	r2, [pc, #144]	@ (80076cc <TIM_Base_SetConfig+0x110>)
 800763a:	4293      	cmp	r3, r2
 800763c:	d003      	beq.n	8007646 <TIM_Base_SetConfig+0x8a>
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	4a23      	ldr	r2, [pc, #140]	@ (80076d0 <TIM_Base_SetConfig+0x114>)
 8007642:	4293      	cmp	r3, r2
 8007644:	d108      	bne.n	8007658 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800764c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800764e:	683b      	ldr	r3, [r7, #0]
 8007650:	68db      	ldr	r3, [r3, #12]
 8007652:	68fa      	ldr	r2, [r7, #12]
 8007654:	4313      	orrs	r3, r2
 8007656:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800765e:	683b      	ldr	r3, [r7, #0]
 8007660:	695b      	ldr	r3, [r3, #20]
 8007662:	4313      	orrs	r3, r2
 8007664:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	68fa      	ldr	r2, [r7, #12]
 800766a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800766c:	683b      	ldr	r3, [r7, #0]
 800766e:	689a      	ldr	r2, [r3, #8]
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007674:	683b      	ldr	r3, [r7, #0]
 8007676:	681a      	ldr	r2, [r3, #0]
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	4a0e      	ldr	r2, [pc, #56]	@ (80076b8 <TIM_Base_SetConfig+0xfc>)
 8007680:	4293      	cmp	r3, r2
 8007682:	d103      	bne.n	800768c <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007684:	683b      	ldr	r3, [r7, #0]
 8007686:	691a      	ldr	r2, [r3, #16]
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	2201      	movs	r2, #1
 8007690:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	691b      	ldr	r3, [r3, #16]
 8007696:	f003 0301 	and.w	r3, r3, #1
 800769a:	2b01      	cmp	r3, #1
 800769c:	d105      	bne.n	80076aa <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	691b      	ldr	r3, [r3, #16]
 80076a2:	f023 0201 	bic.w	r2, r3, #1
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	611a      	str	r2, [r3, #16]
  }
}
 80076aa:	bf00      	nop
 80076ac:	3714      	adds	r7, #20
 80076ae:	46bd      	mov	sp, r7
 80076b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076b4:	4770      	bx	lr
 80076b6:	bf00      	nop
 80076b8:	40010000 	.word	0x40010000
 80076bc:	40000400 	.word	0x40000400
 80076c0:	40000800 	.word	0x40000800
 80076c4:	40000c00 	.word	0x40000c00
 80076c8:	40014000 	.word	0x40014000
 80076cc:	40014400 	.word	0x40014400
 80076d0:	40014800 	.word	0x40014800

080076d4 <TIM_ResetCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void TIM_ResetCallback(TIM_HandleTypeDef *htim)
{
 80076d4:	b480      	push	{r7}
 80076d6:	b083      	sub	sp, #12
 80076d8:	af00      	add	r7, sp, #0
 80076da:	6078      	str	r0, [r7, #4]
  /* Reset the TIM callback to the legacy weak callbacks */
  htim->PeriodElapsedCallback             = HAL_TIM_PeriodElapsedCallback;
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	4a1c      	ldr	r2, [pc, #112]	@ (8007750 <TIM_ResetCallback+0x7c>)
 80076e0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  htim->PeriodElapsedHalfCpltCallback     = HAL_TIM_PeriodElapsedHalfCpltCallback;
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	4a1b      	ldr	r2, [pc, #108]	@ (8007754 <TIM_ResetCallback+0x80>)
 80076e8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  htim->TriggerCallback                   = HAL_TIM_TriggerCallback;
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	4a1a      	ldr	r2, [pc, #104]	@ (8007758 <TIM_ResetCallback+0x84>)
 80076f0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  htim->TriggerHalfCpltCallback           = HAL_TIM_TriggerHalfCpltCallback;
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	4a19      	ldr	r2, [pc, #100]	@ (800775c <TIM_ResetCallback+0x88>)
 80076f8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  htim->IC_CaptureCallback                = HAL_TIM_IC_CaptureCallback;
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	4a18      	ldr	r2, [pc, #96]	@ (8007760 <TIM_ResetCallback+0x8c>)
 8007700:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  htim->IC_CaptureHalfCpltCallback        = HAL_TIM_IC_CaptureHalfCpltCallback;
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	4a17      	ldr	r2, [pc, #92]	@ (8007764 <TIM_ResetCallback+0x90>)
 8007708:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  htim->OC_DelayElapsedCallback           = HAL_TIM_OC_DelayElapsedCallback;
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	4a16      	ldr	r2, [pc, #88]	@ (8007768 <TIM_ResetCallback+0x94>)
 8007710:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
  htim->PWM_PulseFinishedCallback         = HAL_TIM_PWM_PulseFinishedCallback;
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	4a15      	ldr	r2, [pc, #84]	@ (800776c <TIM_ResetCallback+0x98>)
 8007718:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  htim->PWM_PulseFinishedHalfCpltCallback = HAL_TIM_PWM_PulseFinishedHalfCpltCallback;
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	4a14      	ldr	r2, [pc, #80]	@ (8007770 <TIM_ResetCallback+0x9c>)
 8007720:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
  htim->ErrorCallback                     = HAL_TIM_ErrorCallback;
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	4a13      	ldr	r2, [pc, #76]	@ (8007774 <TIM_ResetCallback+0xa0>)
 8007728:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
  htim->CommutationCallback               = HAL_TIMEx_CommutCallback;
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	4a12      	ldr	r2, [pc, #72]	@ (8007778 <TIM_ResetCallback+0xa4>)
 8007730:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
  htim->CommutationHalfCpltCallback       = HAL_TIMEx_CommutHalfCpltCallback;
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	4a11      	ldr	r2, [pc, #68]	@ (800777c <TIM_ResetCallback+0xa8>)
 8007738:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
  htim->BreakCallback                     = HAL_TIMEx_BreakCallback;
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	4a10      	ldr	r2, [pc, #64]	@ (8007780 <TIM_ResetCallback+0xac>)
 8007740:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
}
 8007744:	bf00      	nop
 8007746:	370c      	adds	r7, #12
 8007748:	46bd      	mov	sp, r7
 800774a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800774e:	4770      	bx	lr
 8007750:	08004abd 	.word	0x08004abd
 8007754:	0800751d 	.word	0x0800751d
 8007758:	08007581 	.word	0x08007581
 800775c:	08007595 	.word	0x08007595
 8007760:	08007545 	.word	0x08007545
 8007764:	08007559 	.word	0x08007559
 8007768:	08007531 	.word	0x08007531
 800776c:	08004b15 	.word	0x08004b15
 8007770:	0800756d 	.word	0x0800756d
 8007774:	080075a9 	.word	0x080075a9
 8007778:	08007785 	.word	0x08007785
 800777c:	08007799 	.word	0x08007799
 8007780:	080077ad 	.word	0x080077ad

08007784 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007784:	b480      	push	{r7}
 8007786:	b083      	sub	sp, #12
 8007788:	af00      	add	r7, sp, #0
 800778a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800778c:	bf00      	nop
 800778e:	370c      	adds	r7, #12
 8007790:	46bd      	mov	sp, r7
 8007792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007796:	4770      	bx	lr

08007798 <HAL_TIMEx_CommutHalfCpltCallback>:
  * @brief  Commutation half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8007798:	b480      	push	{r7}
 800779a:	b083      	sub	sp, #12
 800779c:	af00      	add	r7, sp, #0
 800779e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutHalfCpltCallback could be implemented in the user file
   */
}
 80077a0:	bf00      	nop
 80077a2:	370c      	adds	r7, #12
 80077a4:	46bd      	mov	sp, r7
 80077a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077aa:	4770      	bx	lr

080077ac <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80077ac:	b480      	push	{r7}
 80077ae:	b083      	sub	sp, #12
 80077b0:	af00      	add	r7, sp, #0
 80077b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80077b4:	bf00      	nop
 80077b6:	370c      	adds	r7, #12
 80077b8:	46bd      	mov	sp, r7
 80077ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077be:	4770      	bx	lr

080077c0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80077c0:	b580      	push	{r7, lr}
 80077c2:	b082      	sub	sp, #8
 80077c4:	af00      	add	r7, sp, #0
 80077c6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	d101      	bne.n	80077d2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80077ce:	2301      	movs	r3, #1
 80077d0:	e04d      	b.n	800786e <HAL_UART_Init+0xae>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80077d8:	b2db      	uxtb	r3, r3
 80077da:	2b00      	cmp	r3, #0
 80077dc:	d111      	bne.n	8007802 <HAL_UART_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	2200      	movs	r2, #0
 80077e2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    UART_InitCallbacksToDefault(huart);
 80077e6:	6878      	ldr	r0, [r7, #4]
 80077e8:	f000 fbc8 	bl	8007f7c <UART_InitCallbacksToDefault>

    if (huart->MspInitCallback == NULL)
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80077f0:	2b00      	cmp	r3, #0
 80077f2:	d102      	bne.n	80077fa <HAL_UART_Init+0x3a>
    {
      huart->MspInitCallback = HAL_UART_MspInit;
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	4a20      	ldr	r2, [pc, #128]	@ (8007878 <HAL_UART_Init+0xb8>)
 80077f8:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80077fe:	6878      	ldr	r0, [r7, #4]
 8007800:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	2224      	movs	r2, #36	@ 0x24
 8007806:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	68da      	ldr	r2, [r3, #12]
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007818:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800781a:	6878      	ldr	r0, [r7, #4]
 800781c:	f000 fde0 	bl	80083e0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	691a      	ldr	r2, [r3, #16]
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	681b      	ldr	r3, [r3, #0]
 800782a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800782e:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	695a      	ldr	r2, [r3, #20]
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800783e:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	68da      	ldr	r2, [r3, #12]
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800784e:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	2200      	movs	r2, #0
 8007854:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	2220      	movs	r2, #32
 800785a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	2220      	movs	r2, #32
 8007862:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	2200      	movs	r2, #0
 800786a:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800786c:	2300      	movs	r3, #0
}
 800786e:	4618      	mov	r0, r3
 8007870:	3708      	adds	r7, #8
 8007872:	46bd      	mov	sp, r7
 8007874:	bd80      	pop	{r7, pc}
 8007876:	bf00      	nop
 8007878:	080057e9 	.word	0x080057e9

0800787c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800787c:	b580      	push	{r7, lr}
 800787e:	b08a      	sub	sp, #40	@ 0x28
 8007880:	af02      	add	r7, sp, #8
 8007882:	60f8      	str	r0, [r7, #12]
 8007884:	60b9      	str	r1, [r7, #8]
 8007886:	603b      	str	r3, [r7, #0]
 8007888:	4613      	mov	r3, r2
 800788a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800788c:	2300      	movs	r3, #0
 800788e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007890:	68fb      	ldr	r3, [r7, #12]
 8007892:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007896:	b2db      	uxtb	r3, r3
 8007898:	2b20      	cmp	r3, #32
 800789a:	d175      	bne.n	8007988 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800789c:	68bb      	ldr	r3, [r7, #8]
 800789e:	2b00      	cmp	r3, #0
 80078a0:	d002      	beq.n	80078a8 <HAL_UART_Transmit+0x2c>
 80078a2:	88fb      	ldrh	r3, [r7, #6]
 80078a4:	2b00      	cmp	r3, #0
 80078a6:	d101      	bne.n	80078ac <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80078a8:	2301      	movs	r3, #1
 80078aa:	e06e      	b.n	800798a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80078ac:	68fb      	ldr	r3, [r7, #12]
 80078ae:	2200      	movs	r2, #0
 80078b0:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80078b2:	68fb      	ldr	r3, [r7, #12]
 80078b4:	2221      	movs	r2, #33	@ 0x21
 80078b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80078ba:	f7fe f9a3 	bl	8005c04 <HAL_GetTick>
 80078be:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80078c0:	68fb      	ldr	r3, [r7, #12]
 80078c2:	88fa      	ldrh	r2, [r7, #6]
 80078c4:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80078c6:	68fb      	ldr	r3, [r7, #12]
 80078c8:	88fa      	ldrh	r2, [r7, #6]
 80078ca:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80078cc:	68fb      	ldr	r3, [r7, #12]
 80078ce:	689b      	ldr	r3, [r3, #8]
 80078d0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80078d4:	d108      	bne.n	80078e8 <HAL_UART_Transmit+0x6c>
 80078d6:	68fb      	ldr	r3, [r7, #12]
 80078d8:	691b      	ldr	r3, [r3, #16]
 80078da:	2b00      	cmp	r3, #0
 80078dc:	d104      	bne.n	80078e8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80078de:	2300      	movs	r3, #0
 80078e0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80078e2:	68bb      	ldr	r3, [r7, #8]
 80078e4:	61bb      	str	r3, [r7, #24]
 80078e6:	e003      	b.n	80078f0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80078e8:	68bb      	ldr	r3, [r7, #8]
 80078ea:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80078ec:	2300      	movs	r3, #0
 80078ee:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80078f0:	e02e      	b.n	8007950 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80078f2:	683b      	ldr	r3, [r7, #0]
 80078f4:	9300      	str	r3, [sp, #0]
 80078f6:	697b      	ldr	r3, [r7, #20]
 80078f8:	2200      	movs	r2, #0
 80078fa:	2180      	movs	r1, #128	@ 0x80
 80078fc:	68f8      	ldr	r0, [r7, #12]
 80078fe:	f000 fb75 	bl	8007fec <UART_WaitOnFlagUntilTimeout>
 8007902:	4603      	mov	r3, r0
 8007904:	2b00      	cmp	r3, #0
 8007906:	d005      	beq.n	8007914 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8007908:	68fb      	ldr	r3, [r7, #12]
 800790a:	2220      	movs	r2, #32
 800790c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8007910:	2303      	movs	r3, #3
 8007912:	e03a      	b.n	800798a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8007914:	69fb      	ldr	r3, [r7, #28]
 8007916:	2b00      	cmp	r3, #0
 8007918:	d10b      	bne.n	8007932 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800791a:	69bb      	ldr	r3, [r7, #24]
 800791c:	881b      	ldrh	r3, [r3, #0]
 800791e:	461a      	mov	r2, r3
 8007920:	68fb      	ldr	r3, [r7, #12]
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007928:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800792a:	69bb      	ldr	r3, [r7, #24]
 800792c:	3302      	adds	r3, #2
 800792e:	61bb      	str	r3, [r7, #24]
 8007930:	e007      	b.n	8007942 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8007932:	69fb      	ldr	r3, [r7, #28]
 8007934:	781a      	ldrb	r2, [r3, #0]
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800793c:	69fb      	ldr	r3, [r7, #28]
 800793e:	3301      	adds	r3, #1
 8007940:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007942:	68fb      	ldr	r3, [r7, #12]
 8007944:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007946:	b29b      	uxth	r3, r3
 8007948:	3b01      	subs	r3, #1
 800794a:	b29a      	uxth	r2, r3
 800794c:	68fb      	ldr	r3, [r7, #12]
 800794e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8007950:	68fb      	ldr	r3, [r7, #12]
 8007952:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007954:	b29b      	uxth	r3, r3
 8007956:	2b00      	cmp	r3, #0
 8007958:	d1cb      	bne.n	80078f2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800795a:	683b      	ldr	r3, [r7, #0]
 800795c:	9300      	str	r3, [sp, #0]
 800795e:	697b      	ldr	r3, [r7, #20]
 8007960:	2200      	movs	r2, #0
 8007962:	2140      	movs	r1, #64	@ 0x40
 8007964:	68f8      	ldr	r0, [r7, #12]
 8007966:	f000 fb41 	bl	8007fec <UART_WaitOnFlagUntilTimeout>
 800796a:	4603      	mov	r3, r0
 800796c:	2b00      	cmp	r3, #0
 800796e:	d005      	beq.n	800797c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8007970:	68fb      	ldr	r3, [r7, #12]
 8007972:	2220      	movs	r2, #32
 8007974:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8007978:	2303      	movs	r3, #3
 800797a:	e006      	b.n	800798a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800797c:	68fb      	ldr	r3, [r7, #12]
 800797e:	2220      	movs	r2, #32
 8007980:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8007984:	2300      	movs	r3, #0
 8007986:	e000      	b.n	800798a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8007988:	2302      	movs	r3, #2
  }
}
 800798a:	4618      	mov	r0, r3
 800798c:	3720      	adds	r7, #32
 800798e:	46bd      	mov	sp, r7
 8007990:	bd80      	pop	{r7, pc}
	...

08007994 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007994:	b580      	push	{r7, lr}
 8007996:	b0ba      	sub	sp, #232	@ 0xe8
 8007998:	af00      	add	r7, sp, #0
 800799a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	681b      	ldr	r3, [r3, #0]
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	68db      	ldr	r3, [r3, #12]
 80079ac:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	695b      	ldr	r3, [r3, #20]
 80079b6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80079ba:	2300      	movs	r3, #0
 80079bc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80079c0:	2300      	movs	r3, #0
 80079c2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80079c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80079ca:	f003 030f 	and.w	r3, r3, #15
 80079ce:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80079d2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80079d6:	2b00      	cmp	r3, #0
 80079d8:	d10f      	bne.n	80079fa <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80079da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80079de:	f003 0320 	and.w	r3, r3, #32
 80079e2:	2b00      	cmp	r3, #0
 80079e4:	d009      	beq.n	80079fa <HAL_UART_IRQHandler+0x66>
 80079e6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80079ea:	f003 0320 	and.w	r3, r3, #32
 80079ee:	2b00      	cmp	r3, #0
 80079f0:	d003      	beq.n	80079fa <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80079f2:	6878      	ldr	r0, [r7, #4]
 80079f4:	f000 fc34 	bl	8008260 <UART_Receive_IT>
      return;
 80079f8:	e260      	b.n	8007ebc <HAL_UART_IRQHandler+0x528>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80079fa:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	f000 80e1 	beq.w	8007bc6 <HAL_UART_IRQHandler+0x232>
 8007a04:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007a08:	f003 0301 	and.w	r3, r3, #1
 8007a0c:	2b00      	cmp	r3, #0
 8007a0e:	d106      	bne.n	8007a1e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8007a10:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007a14:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8007a18:	2b00      	cmp	r3, #0
 8007a1a:	f000 80d4 	beq.w	8007bc6 <HAL_UART_IRQHandler+0x232>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8007a1e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007a22:	f003 0301 	and.w	r3, r3, #1
 8007a26:	2b00      	cmp	r3, #0
 8007a28:	d00b      	beq.n	8007a42 <HAL_UART_IRQHandler+0xae>
 8007a2a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007a2e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007a32:	2b00      	cmp	r3, #0
 8007a34:	d005      	beq.n	8007a42 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007a3a:	f043 0201 	orr.w	r2, r3, #1
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007a42:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007a46:	f003 0304 	and.w	r3, r3, #4
 8007a4a:	2b00      	cmp	r3, #0
 8007a4c:	d00b      	beq.n	8007a66 <HAL_UART_IRQHandler+0xd2>
 8007a4e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007a52:	f003 0301 	and.w	r3, r3, #1
 8007a56:	2b00      	cmp	r3, #0
 8007a58:	d005      	beq.n	8007a66 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007a5e:	f043 0202 	orr.w	r2, r3, #2
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007a66:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007a6a:	f003 0302 	and.w	r3, r3, #2
 8007a6e:	2b00      	cmp	r3, #0
 8007a70:	d00b      	beq.n	8007a8a <HAL_UART_IRQHandler+0xf6>
 8007a72:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007a76:	f003 0301 	and.w	r3, r3, #1
 8007a7a:	2b00      	cmp	r3, #0
 8007a7c:	d005      	beq.n	8007a8a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007a82:	f043 0204 	orr.w	r2, r3, #4
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8007a8a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007a8e:	f003 0308 	and.w	r3, r3, #8
 8007a92:	2b00      	cmp	r3, #0
 8007a94:	d011      	beq.n	8007aba <HAL_UART_IRQHandler+0x126>
 8007a96:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007a9a:	f003 0320 	and.w	r3, r3, #32
 8007a9e:	2b00      	cmp	r3, #0
 8007aa0:	d105      	bne.n	8007aae <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8007aa2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007aa6:	f003 0301 	and.w	r3, r3, #1
 8007aaa:	2b00      	cmp	r3, #0
 8007aac:	d005      	beq.n	8007aba <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007ab2:	f043 0208 	orr.w	r2, r3, #8
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007abe:	2b00      	cmp	r3, #0
 8007ac0:	f000 81f7 	beq.w	8007eb2 <HAL_UART_IRQHandler+0x51e>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007ac4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007ac8:	f003 0320 	and.w	r3, r3, #32
 8007acc:	2b00      	cmp	r3, #0
 8007ace:	d008      	beq.n	8007ae2 <HAL_UART_IRQHandler+0x14e>
 8007ad0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007ad4:	f003 0320 	and.w	r3, r3, #32
 8007ad8:	2b00      	cmp	r3, #0
 8007ada:	d002      	beq.n	8007ae2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8007adc:	6878      	ldr	r0, [r7, #4]
 8007ade:	f000 fbbf 	bl	8008260 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	695b      	ldr	r3, [r3, #20]
 8007ae8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007aec:	2b40      	cmp	r3, #64	@ 0x40
 8007aee:	bf0c      	ite	eq
 8007af0:	2301      	moveq	r3, #1
 8007af2:	2300      	movne	r3, #0
 8007af4:	b2db      	uxtb	r3, r3
 8007af6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007afe:	f003 0308 	and.w	r3, r3, #8
 8007b02:	2b00      	cmp	r3, #0
 8007b04:	d103      	bne.n	8007b0e <HAL_UART_IRQHandler+0x17a>
 8007b06:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007b0a:	2b00      	cmp	r3, #0
 8007b0c:	d051      	beq.n	8007bb2 <HAL_UART_IRQHandler+0x21e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007b0e:	6878      	ldr	r0, [r7, #4]
 8007b10:	f000 fac5 	bl	800809e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	681b      	ldr	r3, [r3, #0]
 8007b18:	695b      	ldr	r3, [r3, #20]
 8007b1a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007b1e:	2b40      	cmp	r3, #64	@ 0x40
 8007b20:	d142      	bne.n	8007ba8 <HAL_UART_IRQHandler+0x214>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	681b      	ldr	r3, [r3, #0]
 8007b26:	3314      	adds	r3, #20
 8007b28:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b2c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007b30:	e853 3f00 	ldrex	r3, [r3]
 8007b34:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8007b38:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007b3c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007b40:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	3314      	adds	r3, #20
 8007b4a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8007b4e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8007b52:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b56:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8007b5a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8007b5e:	e841 2300 	strex	r3, r2, [r1]
 8007b62:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8007b66:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007b6a:	2b00      	cmp	r3, #0
 8007b6c:	d1d9      	bne.n	8007b22 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007b72:	2b00      	cmp	r3, #0
 8007b74:	d013      	beq.n	8007b9e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007b7a:	4a80      	ldr	r2, [pc, #512]	@ (8007d7c <HAL_UART_IRQHandler+0x3e8>)
 8007b7c:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007b82:	4618      	mov	r0, r3
 8007b84:	f7fe fa21 	bl	8005fca <HAL_DMA_Abort_IT>
 8007b88:	4603      	mov	r3, r0
 8007b8a:	2b00      	cmp	r3, #0
 8007b8c:	d019      	beq.n	8007bc2 <HAL_UART_IRQHandler+0x22e>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007b92:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007b94:	687a      	ldr	r2, [r7, #4]
 8007b96:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8007b98:	4610      	mov	r0, r2
 8007b9a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007b9c:	e011      	b.n	8007bc2 <HAL_UART_IRQHandler+0x22e>
          else
          {
            /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007ba2:	6878      	ldr	r0, [r7, #4]
 8007ba4:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007ba6:	e00c      	b.n	8007bc2 <HAL_UART_IRQHandler+0x22e>
        else
        {
          /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007bac:	6878      	ldr	r0, [r7, #4]
 8007bae:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007bb0:	e007      	b.n	8007bc2 <HAL_UART_IRQHandler+0x22e>
      {
        /* Non Blocking error : transfer could go on.
           Error is notified to user through user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007bb6:	6878      	ldr	r0, [r7, #4]
 8007bb8:	4798      	blx	r3
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	2200      	movs	r2, #0
 8007bbe:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8007bc0:	e177      	b.n	8007eb2 <HAL_UART_IRQHandler+0x51e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007bc2:	bf00      	nop
    return;
 8007bc4:	e175      	b.n	8007eb2 <HAL_UART_IRQHandler+0x51e>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007bca:	2b01      	cmp	r3, #1
 8007bcc:	f040 8151 	bne.w	8007e72 <HAL_UART_IRQHandler+0x4de>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8007bd0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007bd4:	f003 0310 	and.w	r3, r3, #16
 8007bd8:	2b00      	cmp	r3, #0
 8007bda:	f000 814a 	beq.w	8007e72 <HAL_UART_IRQHandler+0x4de>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8007bde:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007be2:	f003 0310 	and.w	r3, r3, #16
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	f000 8143 	beq.w	8007e72 <HAL_UART_IRQHandler+0x4de>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007bec:	2300      	movs	r3, #0
 8007bee:	60bb      	str	r3, [r7, #8]
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	60bb      	str	r3, [r7, #8]
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	685b      	ldr	r3, [r3, #4]
 8007bfe:	60bb      	str	r3, [r7, #8]
 8007c00:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	695b      	ldr	r3, [r3, #20]
 8007c08:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007c0c:	2b40      	cmp	r3, #64	@ 0x40
 8007c0e:	f040 80b7 	bne.w	8007d80 <HAL_UART_IRQHandler+0x3ec>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007c16:	681b      	ldr	r3, [r3, #0]
 8007c18:	685b      	ldr	r3, [r3, #4]
 8007c1a:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007c1e:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8007c22:	2b00      	cmp	r3, #0
 8007c24:	f000 8147 	beq.w	8007eb6 <HAL_UART_IRQHandler+0x522>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007c2c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007c30:	429a      	cmp	r2, r3
 8007c32:	f080 8140 	bcs.w	8007eb6 <HAL_UART_IRQHandler+0x522>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007c3c:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007c42:	69db      	ldr	r3, [r3, #28]
 8007c44:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007c48:	f000 8088 	beq.w	8007d5c <HAL_UART_IRQHandler+0x3c8>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	681b      	ldr	r3, [r3, #0]
 8007c50:	330c      	adds	r3, #12
 8007c52:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c56:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007c5a:	e853 3f00 	ldrex	r3, [r3]
 8007c5e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8007c62:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007c66:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007c6a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	330c      	adds	r3, #12
 8007c74:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8007c78:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8007c7c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c80:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8007c84:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8007c88:	e841 2300 	strex	r3, r2, [r1]
 8007c8c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8007c90:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007c94:	2b00      	cmp	r3, #0
 8007c96:	d1d9      	bne.n	8007c4c <HAL_UART_IRQHandler+0x2b8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	3314      	adds	r3, #20
 8007c9e:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ca0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007ca2:	e853 3f00 	ldrex	r3, [r3]
 8007ca6:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8007ca8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007caa:	f023 0301 	bic.w	r3, r3, #1
 8007cae:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	3314      	adds	r3, #20
 8007cb8:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8007cbc:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8007cc0:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007cc2:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8007cc4:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8007cc8:	e841 2300 	strex	r3, r2, [r1]
 8007ccc:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007cce:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007cd0:	2b00      	cmp	r3, #0
 8007cd2:	d1e1      	bne.n	8007c98 <HAL_UART_IRQHandler+0x304>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	681b      	ldr	r3, [r3, #0]
 8007cd8:	3314      	adds	r3, #20
 8007cda:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cdc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007cde:	e853 3f00 	ldrex	r3, [r3]
 8007ce2:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8007ce4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007ce6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007cea:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	681b      	ldr	r3, [r3, #0]
 8007cf2:	3314      	adds	r3, #20
 8007cf4:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8007cf8:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007cfa:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007cfc:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007cfe:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007d00:	e841 2300 	strex	r3, r2, [r1]
 8007d04:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007d06:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007d08:	2b00      	cmp	r3, #0
 8007d0a:	d1e3      	bne.n	8007cd4 <HAL_UART_IRQHandler+0x340>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	2220      	movs	r2, #32
 8007d10:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	2200      	movs	r2, #0
 8007d18:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	330c      	adds	r3, #12
 8007d20:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d22:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007d24:	e853 3f00 	ldrex	r3, [r3]
 8007d28:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007d2a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007d2c:	f023 0310 	bic.w	r3, r3, #16
 8007d30:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	330c      	adds	r3, #12
 8007d3a:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8007d3e:	65ba      	str	r2, [r7, #88]	@ 0x58
 8007d40:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d42:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007d44:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007d46:	e841 2300 	strex	r3, r2, [r1]
 8007d4a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007d4c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007d4e:	2b00      	cmp	r3, #0
 8007d50:	d1e3      	bne.n	8007d1a <HAL_UART_IRQHandler+0x386>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007d56:	4618      	mov	r0, r3
 8007d58:	f7fe f8c7 	bl	8005eea <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	2202      	movs	r2, #2
 8007d60:	635a      	str	r2, [r3, #52]	@ 0x34

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007d66:	687a      	ldr	r2, [r7, #4]
 8007d68:	8d91      	ldrh	r1, [r2, #44]	@ 0x2c
 8007d6a:	687a      	ldr	r2, [r7, #4]
 8007d6c:	8dd2      	ldrh	r2, [r2, #46]	@ 0x2e
 8007d6e:	b292      	uxth	r2, r2
 8007d70:	1a8a      	subs	r2, r1, r2
 8007d72:	b292      	uxth	r2, r2
 8007d74:	4611      	mov	r1, r2
 8007d76:	6878      	ldr	r0, [r7, #4]
 8007d78:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007d7a:	e09c      	b.n	8007eb6 <HAL_UART_IRQHandler+0x522>
 8007d7c:	08008165 	.word	0x08008165
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007d88:	b29b      	uxth	r3, r3
 8007d8a:	1ad3      	subs	r3, r2, r3
 8007d8c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007d94:	b29b      	uxth	r3, r3
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	f000 808f 	beq.w	8007eba <HAL_UART_IRQHandler+0x526>
          && (nb_rx_data > 0U))
 8007d9c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007da0:	2b00      	cmp	r3, #0
 8007da2:	f000 808a 	beq.w	8007eba <HAL_UART_IRQHandler+0x526>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	330c      	adds	r3, #12
 8007dac:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007dae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007db0:	e853 3f00 	ldrex	r3, [r3]
 8007db4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007db6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007db8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007dbc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	681b      	ldr	r3, [r3, #0]
 8007dc4:	330c      	adds	r3, #12
 8007dc6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8007dca:	647a      	str	r2, [r7, #68]	@ 0x44
 8007dcc:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007dce:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007dd0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007dd2:	e841 2300 	strex	r3, r2, [r1]
 8007dd6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007dd8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007dda:	2b00      	cmp	r3, #0
 8007ddc:	d1e3      	bne.n	8007da6 <HAL_UART_IRQHandler+0x412>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	3314      	adds	r3, #20
 8007de4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007de6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007de8:	e853 3f00 	ldrex	r3, [r3]
 8007dec:	623b      	str	r3, [r7, #32]
   return(result);
 8007dee:	6a3b      	ldr	r3, [r7, #32]
 8007df0:	f023 0301 	bic.w	r3, r3, #1
 8007df4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	681b      	ldr	r3, [r3, #0]
 8007dfc:	3314      	adds	r3, #20
 8007dfe:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8007e02:	633a      	str	r2, [r7, #48]	@ 0x30
 8007e04:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e06:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007e08:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007e0a:	e841 2300 	strex	r3, r2, [r1]
 8007e0e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007e10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e12:	2b00      	cmp	r3, #0
 8007e14:	d1e3      	bne.n	8007dde <HAL_UART_IRQHandler+0x44a>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	2220      	movs	r2, #32
 8007e1a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	2200      	movs	r2, #0
 8007e22:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	330c      	adds	r3, #12
 8007e2a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e2c:	693b      	ldr	r3, [r7, #16]
 8007e2e:	e853 3f00 	ldrex	r3, [r3]
 8007e32:	60fb      	str	r3, [r7, #12]
   return(result);
 8007e34:	68fb      	ldr	r3, [r7, #12]
 8007e36:	f023 0310 	bic.w	r3, r3, #16
 8007e3a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	330c      	adds	r3, #12
 8007e44:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8007e48:	61fa      	str	r2, [r7, #28]
 8007e4a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e4c:	69b9      	ldr	r1, [r7, #24]
 8007e4e:	69fa      	ldr	r2, [r7, #28]
 8007e50:	e841 2300 	strex	r3, r2, [r1]
 8007e54:	617b      	str	r3, [r7, #20]
   return(result);
 8007e56:	697b      	ldr	r3, [r7, #20]
 8007e58:	2b00      	cmp	r3, #0
 8007e5a:	d1e3      	bne.n	8007e24 <HAL_UART_IRQHandler+0x490>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	2202      	movs	r2, #2
 8007e60:	635a      	str	r2, [r3, #52]	@ 0x34

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007e66:	f8b7 20ce 	ldrh.w	r2, [r7, #206]	@ 0xce
 8007e6a:	4611      	mov	r1, r2
 8007e6c:	6878      	ldr	r0, [r7, #4]
 8007e6e:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007e70:	e023      	b.n	8007eba <HAL_UART_IRQHandler+0x526>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8007e72:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007e76:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007e7a:	2b00      	cmp	r3, #0
 8007e7c:	d009      	beq.n	8007e92 <HAL_UART_IRQHandler+0x4fe>
 8007e7e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007e82:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007e86:	2b00      	cmp	r3, #0
 8007e88:	d003      	beq.n	8007e92 <HAL_UART_IRQHandler+0x4fe>
  {
    UART_Transmit_IT(huart);
 8007e8a:	6878      	ldr	r0, [r7, #4]
 8007e8c:	f000 f97f 	bl	800818e <UART_Transmit_IT>
    return;
 8007e90:	e014      	b.n	8007ebc <HAL_UART_IRQHandler+0x528>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8007e92:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007e96:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007e9a:	2b00      	cmp	r3, #0
 8007e9c:	d00e      	beq.n	8007ebc <HAL_UART_IRQHandler+0x528>
 8007e9e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007ea2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007ea6:	2b00      	cmp	r3, #0
 8007ea8:	d008      	beq.n	8007ebc <HAL_UART_IRQHandler+0x528>
  {
    UART_EndTransmit_IT(huart);
 8007eaa:	6878      	ldr	r0, [r7, #4]
 8007eac:	f000 f9bf 	bl	800822e <UART_EndTransmit_IT>
    return;
 8007eb0:	e004      	b.n	8007ebc <HAL_UART_IRQHandler+0x528>
    return;
 8007eb2:	bf00      	nop
 8007eb4:	e002      	b.n	8007ebc <HAL_UART_IRQHandler+0x528>
      return;
 8007eb6:	bf00      	nop
 8007eb8:	e000      	b.n	8007ebc <HAL_UART_IRQHandler+0x528>
      return;
 8007eba:	bf00      	nop
  }
}
 8007ebc:	37e8      	adds	r7, #232	@ 0xe8
 8007ebe:	46bd      	mov	sp, r7
 8007ec0:	bd80      	pop	{r7, pc}
 8007ec2:	bf00      	nop

08007ec4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007ec4:	b480      	push	{r7}
 8007ec6:	b083      	sub	sp, #12
 8007ec8:	af00      	add	r7, sp, #0
 8007eca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8007ecc:	bf00      	nop
 8007ece:	370c      	adds	r7, #12
 8007ed0:	46bd      	mov	sp, r7
 8007ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ed6:	4770      	bx	lr

08007ed8 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007ed8:	b480      	push	{r7}
 8007eda:	b083      	sub	sp, #12
 8007edc:	af00      	add	r7, sp, #0
 8007ede:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8007ee0:	bf00      	nop
 8007ee2:	370c      	adds	r7, #12
 8007ee4:	46bd      	mov	sp, r7
 8007ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eea:	4770      	bx	lr

08007eec <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8007eec:	b480      	push	{r7}
 8007eee:	b083      	sub	sp, #12
 8007ef0:	af00      	add	r7, sp, #0
 8007ef2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8007ef4:	bf00      	nop
 8007ef6:	370c      	adds	r7, #12
 8007ef8:	46bd      	mov	sp, r7
 8007efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007efe:	4770      	bx	lr

08007f00 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007f00:	b480      	push	{r7}
 8007f02:	b083      	sub	sp, #12
 8007f04:	af00      	add	r7, sp, #0
 8007f06:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8007f08:	bf00      	nop
 8007f0a:	370c      	adds	r7, #12
 8007f0c:	46bd      	mov	sp, r7
 8007f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f12:	4770      	bx	lr

08007f14 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007f14:	b480      	push	{r7}
 8007f16:	b083      	sub	sp, #12
 8007f18:	af00      	add	r7, sp, #0
 8007f1a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8007f1c:	bf00      	nop
 8007f1e:	370c      	adds	r7, #12
 8007f20:	46bd      	mov	sp, r7
 8007f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f26:	4770      	bx	lr

08007f28 <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
{
 8007f28:	b480      	push	{r7}
 8007f2a:	b083      	sub	sp, #12
 8007f2c:	af00      	add	r7, sp, #0
 8007f2e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
 8007f30:	bf00      	nop
 8007f32:	370c      	adds	r7, #12
 8007f34:	46bd      	mov	sp, r7
 8007f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f3a:	4770      	bx	lr

08007f3c <HAL_UART_AbortTransmitCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
{
 8007f3c:	b480      	push	{r7}
 8007f3e:	b083      	sub	sp, #12
 8007f40:	af00      	add	r7, sp, #0
 8007f42:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
 8007f44:	bf00      	nop
 8007f46:	370c      	adds	r7, #12
 8007f48:	46bd      	mov	sp, r7
 8007f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f4e:	4770      	bx	lr

08007f50 <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 8007f50:	b480      	push	{r7}
 8007f52:	b083      	sub	sp, #12
 8007f54:	af00      	add	r7, sp, #0
 8007f56:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 8007f58:	bf00      	nop
 8007f5a:	370c      	adds	r7, #12
 8007f5c:	46bd      	mov	sp, r7
 8007f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f62:	4770      	bx	lr

08007f64 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007f64:	b480      	push	{r7}
 8007f66:	b083      	sub	sp, #12
 8007f68:	af00      	add	r7, sp, #0
 8007f6a:	6078      	str	r0, [r7, #4]
 8007f6c:	460b      	mov	r3, r1
 8007f6e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007f70:	bf00      	nop
 8007f72:	370c      	adds	r7, #12
 8007f74:	46bd      	mov	sp, r7
 8007f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f7a:	4770      	bx	lr

08007f7c <UART_InitCallbacksToDefault>:
  * @param  huart UART handle.
  * @retval none
  */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
void UART_InitCallbacksToDefault(UART_HandleTypeDef *huart)
{
 8007f7c:	b480      	push	{r7}
 8007f7e:	b083      	sub	sp, #12
 8007f80:	af00      	add	r7, sp, #0
 8007f82:	6078      	str	r0, [r7, #4]
  /* Init the UART Callback settings */
  huart->TxHalfCpltCallback        = HAL_UART_TxHalfCpltCallback;        /* Legacy weak TxHalfCpltCallback        */
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	4a10      	ldr	r2, [pc, #64]	@ (8007fc8 <UART_InitCallbacksToDefault+0x4c>)
 8007f88:	649a      	str	r2, [r3, #72]	@ 0x48
  huart->TxCpltCallback            = HAL_UART_TxCpltCallback;            /* Legacy weak TxCpltCallback            */
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	4a0f      	ldr	r2, [pc, #60]	@ (8007fcc <UART_InitCallbacksToDefault+0x50>)
 8007f8e:	64da      	str	r2, [r3, #76]	@ 0x4c
  huart->RxHalfCpltCallback        = HAL_UART_RxHalfCpltCallback;        /* Legacy weak RxHalfCpltCallback        */
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	4a0f      	ldr	r2, [pc, #60]	@ (8007fd0 <UART_InitCallbacksToDefault+0x54>)
 8007f94:	651a      	str	r2, [r3, #80]	@ 0x50
  huart->RxCpltCallback            = HAL_UART_RxCpltCallback;            /* Legacy weak RxCpltCallback            */
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	4a0e      	ldr	r2, [pc, #56]	@ (8007fd4 <UART_InitCallbacksToDefault+0x58>)
 8007f9a:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->ErrorCallback             = HAL_UART_ErrorCallback;             /* Legacy weak ErrorCallback             */
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	4a0e      	ldr	r2, [pc, #56]	@ (8007fd8 <UART_InitCallbacksToDefault+0x5c>)
 8007fa0:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->AbortCpltCallback         = HAL_UART_AbortCpltCallback;         /* Legacy weak AbortCpltCallback         */
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	4a0d      	ldr	r2, [pc, #52]	@ (8007fdc <UART_InitCallbacksToDefault+0x60>)
 8007fa6:	65da      	str	r2, [r3, #92]	@ 0x5c
  huart->AbortTransmitCpltCallback = HAL_UART_AbortTransmitCpltCallback; /* Legacy weak AbortTransmitCpltCallback */
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	4a0d      	ldr	r2, [pc, #52]	@ (8007fe0 <UART_InitCallbacksToDefault+0x64>)
 8007fac:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->AbortReceiveCpltCallback  = HAL_UART_AbortReceiveCpltCallback;  /* Legacy weak AbortReceiveCpltCallback  */
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	4a0c      	ldr	r2, [pc, #48]	@ (8007fe4 <UART_InitCallbacksToDefault+0x68>)
 8007fb2:	665a      	str	r2, [r3, #100]	@ 0x64
  huart->RxEventCallback           = HAL_UARTEx_RxEventCallback;         /* Legacy weak RxEventCallback           */
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	4a0c      	ldr	r2, [pc, #48]	@ (8007fe8 <UART_InitCallbacksToDefault+0x6c>)
 8007fb8:	66da      	str	r2, [r3, #108]	@ 0x6c

}
 8007fba:	bf00      	nop
 8007fbc:	370c      	adds	r7, #12
 8007fbe:	46bd      	mov	sp, r7
 8007fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fc4:	4770      	bx	lr
 8007fc6:	bf00      	nop
 8007fc8:	08007ed9 	.word	0x08007ed9
 8007fcc:	08007ec5 	.word	0x08007ec5
 8007fd0:	08007f01 	.word	0x08007f01
 8007fd4:	08007eed 	.word	0x08007eed
 8007fd8:	08007f15 	.word	0x08007f15
 8007fdc:	08007f29 	.word	0x08007f29
 8007fe0:	08007f3d 	.word	0x08007f3d
 8007fe4:	08007f51 	.word	0x08007f51
 8007fe8:	08007f65 	.word	0x08007f65

08007fec <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8007fec:	b580      	push	{r7, lr}
 8007fee:	b086      	sub	sp, #24
 8007ff0:	af00      	add	r7, sp, #0
 8007ff2:	60f8      	str	r0, [r7, #12]
 8007ff4:	60b9      	str	r1, [r7, #8]
 8007ff6:	603b      	str	r3, [r7, #0]
 8007ff8:	4613      	mov	r3, r2
 8007ffa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007ffc:	e03b      	b.n	8008076 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007ffe:	6a3b      	ldr	r3, [r7, #32]
 8008000:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008004:	d037      	beq.n	8008076 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008006:	f7fd fdfd 	bl	8005c04 <HAL_GetTick>
 800800a:	4602      	mov	r2, r0
 800800c:	683b      	ldr	r3, [r7, #0]
 800800e:	1ad3      	subs	r3, r2, r3
 8008010:	6a3a      	ldr	r2, [r7, #32]
 8008012:	429a      	cmp	r2, r3
 8008014:	d302      	bcc.n	800801c <UART_WaitOnFlagUntilTimeout+0x30>
 8008016:	6a3b      	ldr	r3, [r7, #32]
 8008018:	2b00      	cmp	r3, #0
 800801a:	d101      	bne.n	8008020 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800801c:	2303      	movs	r3, #3
 800801e:	e03a      	b.n	8008096 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008020:	68fb      	ldr	r3, [r7, #12]
 8008022:	681b      	ldr	r3, [r3, #0]
 8008024:	68db      	ldr	r3, [r3, #12]
 8008026:	f003 0304 	and.w	r3, r3, #4
 800802a:	2b00      	cmp	r3, #0
 800802c:	d023      	beq.n	8008076 <UART_WaitOnFlagUntilTimeout+0x8a>
 800802e:	68bb      	ldr	r3, [r7, #8]
 8008030:	2b80      	cmp	r3, #128	@ 0x80
 8008032:	d020      	beq.n	8008076 <UART_WaitOnFlagUntilTimeout+0x8a>
 8008034:	68bb      	ldr	r3, [r7, #8]
 8008036:	2b40      	cmp	r3, #64	@ 0x40
 8008038:	d01d      	beq.n	8008076 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800803a:	68fb      	ldr	r3, [r7, #12]
 800803c:	681b      	ldr	r3, [r3, #0]
 800803e:	681b      	ldr	r3, [r3, #0]
 8008040:	f003 0308 	and.w	r3, r3, #8
 8008044:	2b08      	cmp	r3, #8
 8008046:	d116      	bne.n	8008076 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8008048:	2300      	movs	r3, #0
 800804a:	617b      	str	r3, [r7, #20]
 800804c:	68fb      	ldr	r3, [r7, #12]
 800804e:	681b      	ldr	r3, [r3, #0]
 8008050:	681b      	ldr	r3, [r3, #0]
 8008052:	617b      	str	r3, [r7, #20]
 8008054:	68fb      	ldr	r3, [r7, #12]
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	685b      	ldr	r3, [r3, #4]
 800805a:	617b      	str	r3, [r7, #20]
 800805c:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800805e:	68f8      	ldr	r0, [r7, #12]
 8008060:	f000 f81d 	bl	800809e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008064:	68fb      	ldr	r3, [r7, #12]
 8008066:	2208      	movs	r2, #8
 8008068:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800806a:	68fb      	ldr	r3, [r7, #12]
 800806c:	2200      	movs	r2, #0
 800806e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8008072:	2301      	movs	r3, #1
 8008074:	e00f      	b.n	8008096 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008076:	68fb      	ldr	r3, [r7, #12]
 8008078:	681b      	ldr	r3, [r3, #0]
 800807a:	681a      	ldr	r2, [r3, #0]
 800807c:	68bb      	ldr	r3, [r7, #8]
 800807e:	4013      	ands	r3, r2
 8008080:	68ba      	ldr	r2, [r7, #8]
 8008082:	429a      	cmp	r2, r3
 8008084:	bf0c      	ite	eq
 8008086:	2301      	moveq	r3, #1
 8008088:	2300      	movne	r3, #0
 800808a:	b2db      	uxtb	r3, r3
 800808c:	461a      	mov	r2, r3
 800808e:	79fb      	ldrb	r3, [r7, #7]
 8008090:	429a      	cmp	r2, r3
 8008092:	d0b4      	beq.n	8007ffe <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008094:	2300      	movs	r3, #0
}
 8008096:	4618      	mov	r0, r3
 8008098:	3718      	adds	r7, #24
 800809a:	46bd      	mov	sp, r7
 800809c:	bd80      	pop	{r7, pc}

0800809e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800809e:	b480      	push	{r7}
 80080a0:	b095      	sub	sp, #84	@ 0x54
 80080a2:	af00      	add	r7, sp, #0
 80080a4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	681b      	ldr	r3, [r3, #0]
 80080aa:	330c      	adds	r3, #12
 80080ac:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80080b0:	e853 3f00 	ldrex	r3, [r3]
 80080b4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80080b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080b8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80080bc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	330c      	adds	r3, #12
 80080c4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80080c6:	643a      	str	r2, [r7, #64]	@ 0x40
 80080c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080ca:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80080cc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80080ce:	e841 2300 	strex	r3, r2, [r1]
 80080d2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80080d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80080d6:	2b00      	cmp	r3, #0
 80080d8:	d1e5      	bne.n	80080a6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	3314      	adds	r3, #20
 80080e0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080e2:	6a3b      	ldr	r3, [r7, #32]
 80080e4:	e853 3f00 	ldrex	r3, [r3]
 80080e8:	61fb      	str	r3, [r7, #28]
   return(result);
 80080ea:	69fb      	ldr	r3, [r7, #28]
 80080ec:	f023 0301 	bic.w	r3, r3, #1
 80080f0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	3314      	adds	r3, #20
 80080f8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80080fa:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80080fc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080fe:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008100:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008102:	e841 2300 	strex	r3, r2, [r1]
 8008106:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008108:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800810a:	2b00      	cmp	r3, #0
 800810c:	d1e5      	bne.n	80080da <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008112:	2b01      	cmp	r3, #1
 8008114:	d119      	bne.n	800814a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	330c      	adds	r3, #12
 800811c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800811e:	68fb      	ldr	r3, [r7, #12]
 8008120:	e853 3f00 	ldrex	r3, [r3]
 8008124:	60bb      	str	r3, [r7, #8]
   return(result);
 8008126:	68bb      	ldr	r3, [r7, #8]
 8008128:	f023 0310 	bic.w	r3, r3, #16
 800812c:	647b      	str	r3, [r7, #68]	@ 0x44
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	330c      	adds	r3, #12
 8008134:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008136:	61ba      	str	r2, [r7, #24]
 8008138:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800813a:	6979      	ldr	r1, [r7, #20]
 800813c:	69ba      	ldr	r2, [r7, #24]
 800813e:	e841 2300 	strex	r3, r2, [r1]
 8008142:	613b      	str	r3, [r7, #16]
   return(result);
 8008144:	693b      	ldr	r3, [r7, #16]
 8008146:	2b00      	cmp	r3, #0
 8008148:	d1e5      	bne.n	8008116 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	2220      	movs	r2, #32
 800814e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	2200      	movs	r2, #0
 8008156:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8008158:	bf00      	nop
 800815a:	3754      	adds	r7, #84	@ 0x54
 800815c:	46bd      	mov	sp, r7
 800815e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008162:	4770      	bx	lr

08008164 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008164:	b580      	push	{r7, lr}
 8008166:	b084      	sub	sp, #16
 8008168:	af00      	add	r7, sp, #0
 800816a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008170:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8008172:	68fb      	ldr	r3, [r7, #12]
 8008174:	2200      	movs	r2, #0
 8008176:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8008178:	68fb      	ldr	r3, [r7, #12]
 800817a:	2200      	movs	r2, #0
 800817c:	84da      	strh	r2, [r3, #38]	@ 0x26

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 800817e:	68fb      	ldr	r3, [r7, #12]
 8008180:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008182:	68f8      	ldr	r0, [r7, #12]
 8008184:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008186:	bf00      	nop
 8008188:	3710      	adds	r7, #16
 800818a:	46bd      	mov	sp, r7
 800818c:	bd80      	pop	{r7, pc}

0800818e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800818e:	b480      	push	{r7}
 8008190:	b085      	sub	sp, #20
 8008192:	af00      	add	r7, sp, #0
 8008194:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800819c:	b2db      	uxtb	r3, r3
 800819e:	2b21      	cmp	r3, #33	@ 0x21
 80081a0:	d13e      	bne.n	8008220 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	689b      	ldr	r3, [r3, #8]
 80081a6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80081aa:	d114      	bne.n	80081d6 <UART_Transmit_IT+0x48>
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	691b      	ldr	r3, [r3, #16]
 80081b0:	2b00      	cmp	r3, #0
 80081b2:	d110      	bne.n	80081d6 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	6a1b      	ldr	r3, [r3, #32]
 80081b8:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80081ba:	68fb      	ldr	r3, [r7, #12]
 80081bc:	881b      	ldrh	r3, [r3, #0]
 80081be:	461a      	mov	r2, r3
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	681b      	ldr	r3, [r3, #0]
 80081c4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80081c8:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	6a1b      	ldr	r3, [r3, #32]
 80081ce:	1c9a      	adds	r2, r3, #2
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	621a      	str	r2, [r3, #32]
 80081d4:	e008      	b.n	80081e8 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	6a1b      	ldr	r3, [r3, #32]
 80081da:	1c59      	adds	r1, r3, #1
 80081dc:	687a      	ldr	r2, [r7, #4]
 80081de:	6211      	str	r1, [r2, #32]
 80081e0:	781a      	ldrb	r2, [r3, #0]
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80081ec:	b29b      	uxth	r3, r3
 80081ee:	3b01      	subs	r3, #1
 80081f0:	b29b      	uxth	r3, r3
 80081f2:	687a      	ldr	r2, [r7, #4]
 80081f4:	4619      	mov	r1, r3
 80081f6:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80081f8:	2b00      	cmp	r3, #0
 80081fa:	d10f      	bne.n	800821c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	68da      	ldr	r2, [r3, #12]
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800820a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	681b      	ldr	r3, [r3, #0]
 8008210:	68da      	ldr	r2, [r3, #12]
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800821a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800821c:	2300      	movs	r3, #0
 800821e:	e000      	b.n	8008222 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8008220:	2302      	movs	r3, #2
  }
}
 8008222:	4618      	mov	r0, r3
 8008224:	3714      	adds	r7, #20
 8008226:	46bd      	mov	sp, r7
 8008228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800822c:	4770      	bx	lr

0800822e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800822e:	b580      	push	{r7, lr}
 8008230:	b082      	sub	sp, #8
 8008232:	af00      	add	r7, sp, #0
 8008234:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	681b      	ldr	r3, [r3, #0]
 800823a:	68da      	ldr	r2, [r3, #12]
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008244:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	2220      	movs	r2, #32
 800824a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008252:	6878      	ldr	r0, [r7, #4]
 8008254:	4798      	blx	r3
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8008256:	2300      	movs	r3, #0
}
 8008258:	4618      	mov	r0, r3
 800825a:	3708      	adds	r7, #8
 800825c:	46bd      	mov	sp, r7
 800825e:	bd80      	pop	{r7, pc}

08008260 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8008260:	b580      	push	{r7, lr}
 8008262:	b08c      	sub	sp, #48	@ 0x30
 8008264:	af00      	add	r7, sp, #0
 8008266:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800826e:	b2db      	uxtb	r3, r3
 8008270:	2b22      	cmp	r3, #34	@ 0x22
 8008272:	f040 80b0 	bne.w	80083d6 <UART_Receive_IT+0x176>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	689b      	ldr	r3, [r3, #8]
 800827a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800827e:	d117      	bne.n	80082b0 <UART_Receive_IT+0x50>
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	691b      	ldr	r3, [r3, #16]
 8008284:	2b00      	cmp	r3, #0
 8008286:	d113      	bne.n	80082b0 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8008288:	2300      	movs	r3, #0
 800828a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008290:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	681b      	ldr	r3, [r3, #0]
 8008296:	685b      	ldr	r3, [r3, #4]
 8008298:	b29b      	uxth	r3, r3
 800829a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800829e:	b29a      	uxth	r2, r3
 80082a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80082a2:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80082a8:	1c9a      	adds	r2, r3, #2
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	629a      	str	r2, [r3, #40]	@ 0x28
 80082ae:	e026      	b.n	80082fe <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80082b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 80082b6:	2300      	movs	r3, #0
 80082b8:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	689b      	ldr	r3, [r3, #8]
 80082be:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80082c2:	d007      	beq.n	80082d4 <UART_Receive_IT+0x74>
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	689b      	ldr	r3, [r3, #8]
 80082c8:	2b00      	cmp	r3, #0
 80082ca:	d10a      	bne.n	80082e2 <UART_Receive_IT+0x82>
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	691b      	ldr	r3, [r3, #16]
 80082d0:	2b00      	cmp	r3, #0
 80082d2:	d106      	bne.n	80082e2 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	685b      	ldr	r3, [r3, #4]
 80082da:	b2da      	uxtb	r2, r3
 80082dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80082de:	701a      	strb	r2, [r3, #0]
 80082e0:	e008      	b.n	80082f4 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	681b      	ldr	r3, [r3, #0]
 80082e6:	685b      	ldr	r3, [r3, #4]
 80082e8:	b2db      	uxtb	r3, r3
 80082ea:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80082ee:	b2da      	uxtb	r2, r3
 80082f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80082f2:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80082f8:	1c5a      	adds	r2, r3, #1
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008302:	b29b      	uxth	r3, r3
 8008304:	3b01      	subs	r3, #1
 8008306:	b29b      	uxth	r3, r3
 8008308:	687a      	ldr	r2, [r7, #4]
 800830a:	4619      	mov	r1, r3
 800830c:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800830e:	2b00      	cmp	r3, #0
 8008310:	d15f      	bne.n	80083d2 <UART_Receive_IT+0x172>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	68da      	ldr	r2, [r3, #12]
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	f022 0220 	bic.w	r2, r2, #32
 8008320:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	681b      	ldr	r3, [r3, #0]
 8008326:	68da      	ldr	r2, [r3, #12]
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008330:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	681b      	ldr	r3, [r3, #0]
 8008336:	695a      	ldr	r2, [r3, #20]
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	681b      	ldr	r3, [r3, #0]
 800833c:	f022 0201 	bic.w	r2, r2, #1
 8008340:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	2220      	movs	r2, #32
 8008346:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	2200      	movs	r2, #0
 800834e:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008354:	2b01      	cmp	r3, #1
 8008356:	d136      	bne.n	80083c6 <UART_Receive_IT+0x166>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	2200      	movs	r2, #0
 800835c:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	681b      	ldr	r3, [r3, #0]
 8008362:	330c      	adds	r3, #12
 8008364:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008366:	697b      	ldr	r3, [r7, #20]
 8008368:	e853 3f00 	ldrex	r3, [r3]
 800836c:	613b      	str	r3, [r7, #16]
   return(result);
 800836e:	693b      	ldr	r3, [r7, #16]
 8008370:	f023 0310 	bic.w	r3, r3, #16
 8008374:	627b      	str	r3, [r7, #36]	@ 0x24
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	681b      	ldr	r3, [r3, #0]
 800837a:	330c      	adds	r3, #12
 800837c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800837e:	623a      	str	r2, [r7, #32]
 8008380:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008382:	69f9      	ldr	r1, [r7, #28]
 8008384:	6a3a      	ldr	r2, [r7, #32]
 8008386:	e841 2300 	strex	r3, r2, [r1]
 800838a:	61bb      	str	r3, [r7, #24]
   return(result);
 800838c:	69bb      	ldr	r3, [r7, #24]
 800838e:	2b00      	cmp	r3, #0
 8008390:	d1e5      	bne.n	800835e <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	681b      	ldr	r3, [r3, #0]
 8008398:	f003 0310 	and.w	r3, r3, #16
 800839c:	2b10      	cmp	r3, #16
 800839e:	d10a      	bne.n	80083b6 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80083a0:	2300      	movs	r3, #0
 80083a2:	60fb      	str	r3, [r7, #12]
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	681b      	ldr	r3, [r3, #0]
 80083a8:	681b      	ldr	r3, [r3, #0]
 80083aa:	60fb      	str	r3, [r7, #12]
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	685b      	ldr	r3, [r3, #4]
 80083b2:	60fb      	str	r3, [r7, #12]
 80083b4:	68fb      	ldr	r3, [r7, #12]
        }

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80083ba:	687a      	ldr	r2, [r7, #4]
 80083bc:	8d92      	ldrh	r2, [r2, #44]	@ 0x2c
 80083be:	4611      	mov	r1, r2
 80083c0:	6878      	ldr	r0, [r7, #4]
 80083c2:	4798      	blx	r3
 80083c4:	e003      	b.n	80083ce <UART_Receive_IT+0x16e>
      else
      {
        /* Standard reception API called */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80083ca:	6878      	ldr	r0, [r7, #4]
 80083cc:	4798      	blx	r3
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80083ce:	2300      	movs	r3, #0
 80083d0:	e002      	b.n	80083d8 <UART_Receive_IT+0x178>
    }
    return HAL_OK;
 80083d2:	2300      	movs	r3, #0
 80083d4:	e000      	b.n	80083d8 <UART_Receive_IT+0x178>
  }
  else
  {
    return HAL_BUSY;
 80083d6:	2302      	movs	r3, #2
  }
}
 80083d8:	4618      	mov	r0, r3
 80083da:	3730      	adds	r7, #48	@ 0x30
 80083dc:	46bd      	mov	sp, r7
 80083de:	bd80      	pop	{r7, pc}

080083e0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80083e0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80083e4:	b0c0      	sub	sp, #256	@ 0x100
 80083e6:	af00      	add	r7, sp, #0
 80083e8:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80083ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80083f0:	681b      	ldr	r3, [r3, #0]
 80083f2:	691b      	ldr	r3, [r3, #16]
 80083f4:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80083f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80083fc:	68d9      	ldr	r1, [r3, #12]
 80083fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008402:	681a      	ldr	r2, [r3, #0]
 8008404:	ea40 0301 	orr.w	r3, r0, r1
 8008408:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800840a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800840e:	689a      	ldr	r2, [r3, #8]
 8008410:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008414:	691b      	ldr	r3, [r3, #16]
 8008416:	431a      	orrs	r2, r3
 8008418:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800841c:	695b      	ldr	r3, [r3, #20]
 800841e:	431a      	orrs	r2, r3
 8008420:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008424:	69db      	ldr	r3, [r3, #28]
 8008426:	4313      	orrs	r3, r2
 8008428:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800842c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	68db      	ldr	r3, [r3, #12]
 8008434:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8008438:	f021 010c 	bic.w	r1, r1, #12
 800843c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008440:	681a      	ldr	r2, [r3, #0]
 8008442:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8008446:	430b      	orrs	r3, r1
 8008448:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800844a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800844e:	681b      	ldr	r3, [r3, #0]
 8008450:	695b      	ldr	r3, [r3, #20]
 8008452:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8008456:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800845a:	6999      	ldr	r1, [r3, #24]
 800845c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008460:	681a      	ldr	r2, [r3, #0]
 8008462:	ea40 0301 	orr.w	r3, r0, r1
 8008466:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8008468:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800846c:	681a      	ldr	r2, [r3, #0]
 800846e:	4b8f      	ldr	r3, [pc, #572]	@ (80086ac <UART_SetConfig+0x2cc>)
 8008470:	429a      	cmp	r2, r3
 8008472:	d005      	beq.n	8008480 <UART_SetConfig+0xa0>
 8008474:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008478:	681a      	ldr	r2, [r3, #0]
 800847a:	4b8d      	ldr	r3, [pc, #564]	@ (80086b0 <UART_SetConfig+0x2d0>)
 800847c:	429a      	cmp	r2, r3
 800847e:	d104      	bne.n	800848a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8008480:	f7fe fd08 	bl	8006e94 <HAL_RCC_GetPCLK2Freq>
 8008484:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8008488:	e003      	b.n	8008492 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800848a:	f7fe fcef 	bl	8006e6c <HAL_RCC_GetPCLK1Freq>
 800848e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008492:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008496:	69db      	ldr	r3, [r3, #28]
 8008498:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800849c:	f040 810c 	bne.w	80086b8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80084a0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80084a4:	2200      	movs	r2, #0
 80084a6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80084aa:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80084ae:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80084b2:	4622      	mov	r2, r4
 80084b4:	462b      	mov	r3, r5
 80084b6:	1891      	adds	r1, r2, r2
 80084b8:	65b9      	str	r1, [r7, #88]	@ 0x58
 80084ba:	415b      	adcs	r3, r3
 80084bc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80084be:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80084c2:	4621      	mov	r1, r4
 80084c4:	eb12 0801 	adds.w	r8, r2, r1
 80084c8:	4629      	mov	r1, r5
 80084ca:	eb43 0901 	adc.w	r9, r3, r1
 80084ce:	f04f 0200 	mov.w	r2, #0
 80084d2:	f04f 0300 	mov.w	r3, #0
 80084d6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80084da:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80084de:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80084e2:	4690      	mov	r8, r2
 80084e4:	4699      	mov	r9, r3
 80084e6:	4623      	mov	r3, r4
 80084e8:	eb18 0303 	adds.w	r3, r8, r3
 80084ec:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80084f0:	462b      	mov	r3, r5
 80084f2:	eb49 0303 	adc.w	r3, r9, r3
 80084f6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80084fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80084fe:	685b      	ldr	r3, [r3, #4]
 8008500:	2200      	movs	r2, #0
 8008502:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8008506:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800850a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800850e:	460b      	mov	r3, r1
 8008510:	18db      	adds	r3, r3, r3
 8008512:	653b      	str	r3, [r7, #80]	@ 0x50
 8008514:	4613      	mov	r3, r2
 8008516:	eb42 0303 	adc.w	r3, r2, r3
 800851a:	657b      	str	r3, [r7, #84]	@ 0x54
 800851c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8008520:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8008524:	f7f8 fbb8 	bl	8000c98 <__aeabi_uldivmod>
 8008528:	4602      	mov	r2, r0
 800852a:	460b      	mov	r3, r1
 800852c:	4b61      	ldr	r3, [pc, #388]	@ (80086b4 <UART_SetConfig+0x2d4>)
 800852e:	fba3 2302 	umull	r2, r3, r3, r2
 8008532:	095b      	lsrs	r3, r3, #5
 8008534:	011c      	lsls	r4, r3, #4
 8008536:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800853a:	2200      	movs	r2, #0
 800853c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008540:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8008544:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8008548:	4642      	mov	r2, r8
 800854a:	464b      	mov	r3, r9
 800854c:	1891      	adds	r1, r2, r2
 800854e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8008550:	415b      	adcs	r3, r3
 8008552:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008554:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8008558:	4641      	mov	r1, r8
 800855a:	eb12 0a01 	adds.w	sl, r2, r1
 800855e:	4649      	mov	r1, r9
 8008560:	eb43 0b01 	adc.w	fp, r3, r1
 8008564:	f04f 0200 	mov.w	r2, #0
 8008568:	f04f 0300 	mov.w	r3, #0
 800856c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8008570:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8008574:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008578:	4692      	mov	sl, r2
 800857a:	469b      	mov	fp, r3
 800857c:	4643      	mov	r3, r8
 800857e:	eb1a 0303 	adds.w	r3, sl, r3
 8008582:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008586:	464b      	mov	r3, r9
 8008588:	eb4b 0303 	adc.w	r3, fp, r3
 800858c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8008590:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008594:	685b      	ldr	r3, [r3, #4]
 8008596:	2200      	movs	r2, #0
 8008598:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800859c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80085a0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80085a4:	460b      	mov	r3, r1
 80085a6:	18db      	adds	r3, r3, r3
 80085a8:	643b      	str	r3, [r7, #64]	@ 0x40
 80085aa:	4613      	mov	r3, r2
 80085ac:	eb42 0303 	adc.w	r3, r2, r3
 80085b0:	647b      	str	r3, [r7, #68]	@ 0x44
 80085b2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80085b6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80085ba:	f7f8 fb6d 	bl	8000c98 <__aeabi_uldivmod>
 80085be:	4602      	mov	r2, r0
 80085c0:	460b      	mov	r3, r1
 80085c2:	4611      	mov	r1, r2
 80085c4:	4b3b      	ldr	r3, [pc, #236]	@ (80086b4 <UART_SetConfig+0x2d4>)
 80085c6:	fba3 2301 	umull	r2, r3, r3, r1
 80085ca:	095b      	lsrs	r3, r3, #5
 80085cc:	2264      	movs	r2, #100	@ 0x64
 80085ce:	fb02 f303 	mul.w	r3, r2, r3
 80085d2:	1acb      	subs	r3, r1, r3
 80085d4:	00db      	lsls	r3, r3, #3
 80085d6:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80085da:	4b36      	ldr	r3, [pc, #216]	@ (80086b4 <UART_SetConfig+0x2d4>)
 80085dc:	fba3 2302 	umull	r2, r3, r3, r2
 80085e0:	095b      	lsrs	r3, r3, #5
 80085e2:	005b      	lsls	r3, r3, #1
 80085e4:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80085e8:	441c      	add	r4, r3
 80085ea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80085ee:	2200      	movs	r2, #0
 80085f0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80085f4:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80085f8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80085fc:	4642      	mov	r2, r8
 80085fe:	464b      	mov	r3, r9
 8008600:	1891      	adds	r1, r2, r2
 8008602:	63b9      	str	r1, [r7, #56]	@ 0x38
 8008604:	415b      	adcs	r3, r3
 8008606:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008608:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800860c:	4641      	mov	r1, r8
 800860e:	1851      	adds	r1, r2, r1
 8008610:	6339      	str	r1, [r7, #48]	@ 0x30
 8008612:	4649      	mov	r1, r9
 8008614:	414b      	adcs	r3, r1
 8008616:	637b      	str	r3, [r7, #52]	@ 0x34
 8008618:	f04f 0200 	mov.w	r2, #0
 800861c:	f04f 0300 	mov.w	r3, #0
 8008620:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8008624:	4659      	mov	r1, fp
 8008626:	00cb      	lsls	r3, r1, #3
 8008628:	4651      	mov	r1, sl
 800862a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800862e:	4651      	mov	r1, sl
 8008630:	00ca      	lsls	r2, r1, #3
 8008632:	4610      	mov	r0, r2
 8008634:	4619      	mov	r1, r3
 8008636:	4603      	mov	r3, r0
 8008638:	4642      	mov	r2, r8
 800863a:	189b      	adds	r3, r3, r2
 800863c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008640:	464b      	mov	r3, r9
 8008642:	460a      	mov	r2, r1
 8008644:	eb42 0303 	adc.w	r3, r2, r3
 8008648:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800864c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008650:	685b      	ldr	r3, [r3, #4]
 8008652:	2200      	movs	r2, #0
 8008654:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8008658:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800865c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8008660:	460b      	mov	r3, r1
 8008662:	18db      	adds	r3, r3, r3
 8008664:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008666:	4613      	mov	r3, r2
 8008668:	eb42 0303 	adc.w	r3, r2, r3
 800866c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800866e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8008672:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8008676:	f7f8 fb0f 	bl	8000c98 <__aeabi_uldivmod>
 800867a:	4602      	mov	r2, r0
 800867c:	460b      	mov	r3, r1
 800867e:	4b0d      	ldr	r3, [pc, #52]	@ (80086b4 <UART_SetConfig+0x2d4>)
 8008680:	fba3 1302 	umull	r1, r3, r3, r2
 8008684:	095b      	lsrs	r3, r3, #5
 8008686:	2164      	movs	r1, #100	@ 0x64
 8008688:	fb01 f303 	mul.w	r3, r1, r3
 800868c:	1ad3      	subs	r3, r2, r3
 800868e:	00db      	lsls	r3, r3, #3
 8008690:	3332      	adds	r3, #50	@ 0x32
 8008692:	4a08      	ldr	r2, [pc, #32]	@ (80086b4 <UART_SetConfig+0x2d4>)
 8008694:	fba2 2303 	umull	r2, r3, r2, r3
 8008698:	095b      	lsrs	r3, r3, #5
 800869a:	f003 0207 	and.w	r2, r3, #7
 800869e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80086a2:	681b      	ldr	r3, [r3, #0]
 80086a4:	4422      	add	r2, r4
 80086a6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80086a8:	e106      	b.n	80088b8 <UART_SetConfig+0x4d8>
 80086aa:	bf00      	nop
 80086ac:	40011000 	.word	0x40011000
 80086b0:	40011400 	.word	0x40011400
 80086b4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80086b8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80086bc:	2200      	movs	r2, #0
 80086be:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80086c2:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80086c6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80086ca:	4642      	mov	r2, r8
 80086cc:	464b      	mov	r3, r9
 80086ce:	1891      	adds	r1, r2, r2
 80086d0:	6239      	str	r1, [r7, #32]
 80086d2:	415b      	adcs	r3, r3
 80086d4:	627b      	str	r3, [r7, #36]	@ 0x24
 80086d6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80086da:	4641      	mov	r1, r8
 80086dc:	1854      	adds	r4, r2, r1
 80086de:	4649      	mov	r1, r9
 80086e0:	eb43 0501 	adc.w	r5, r3, r1
 80086e4:	f04f 0200 	mov.w	r2, #0
 80086e8:	f04f 0300 	mov.w	r3, #0
 80086ec:	00eb      	lsls	r3, r5, #3
 80086ee:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80086f2:	00e2      	lsls	r2, r4, #3
 80086f4:	4614      	mov	r4, r2
 80086f6:	461d      	mov	r5, r3
 80086f8:	4643      	mov	r3, r8
 80086fa:	18e3      	adds	r3, r4, r3
 80086fc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8008700:	464b      	mov	r3, r9
 8008702:	eb45 0303 	adc.w	r3, r5, r3
 8008706:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800870a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800870e:	685b      	ldr	r3, [r3, #4]
 8008710:	2200      	movs	r2, #0
 8008712:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8008716:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800871a:	f04f 0200 	mov.w	r2, #0
 800871e:	f04f 0300 	mov.w	r3, #0
 8008722:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8008726:	4629      	mov	r1, r5
 8008728:	008b      	lsls	r3, r1, #2
 800872a:	4621      	mov	r1, r4
 800872c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008730:	4621      	mov	r1, r4
 8008732:	008a      	lsls	r2, r1, #2
 8008734:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8008738:	f7f8 faae 	bl	8000c98 <__aeabi_uldivmod>
 800873c:	4602      	mov	r2, r0
 800873e:	460b      	mov	r3, r1
 8008740:	4b60      	ldr	r3, [pc, #384]	@ (80088c4 <UART_SetConfig+0x4e4>)
 8008742:	fba3 2302 	umull	r2, r3, r3, r2
 8008746:	095b      	lsrs	r3, r3, #5
 8008748:	011c      	lsls	r4, r3, #4
 800874a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800874e:	2200      	movs	r2, #0
 8008750:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8008754:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8008758:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800875c:	4642      	mov	r2, r8
 800875e:	464b      	mov	r3, r9
 8008760:	1891      	adds	r1, r2, r2
 8008762:	61b9      	str	r1, [r7, #24]
 8008764:	415b      	adcs	r3, r3
 8008766:	61fb      	str	r3, [r7, #28]
 8008768:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800876c:	4641      	mov	r1, r8
 800876e:	1851      	adds	r1, r2, r1
 8008770:	6139      	str	r1, [r7, #16]
 8008772:	4649      	mov	r1, r9
 8008774:	414b      	adcs	r3, r1
 8008776:	617b      	str	r3, [r7, #20]
 8008778:	f04f 0200 	mov.w	r2, #0
 800877c:	f04f 0300 	mov.w	r3, #0
 8008780:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8008784:	4659      	mov	r1, fp
 8008786:	00cb      	lsls	r3, r1, #3
 8008788:	4651      	mov	r1, sl
 800878a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800878e:	4651      	mov	r1, sl
 8008790:	00ca      	lsls	r2, r1, #3
 8008792:	4610      	mov	r0, r2
 8008794:	4619      	mov	r1, r3
 8008796:	4603      	mov	r3, r0
 8008798:	4642      	mov	r2, r8
 800879a:	189b      	adds	r3, r3, r2
 800879c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80087a0:	464b      	mov	r3, r9
 80087a2:	460a      	mov	r2, r1
 80087a4:	eb42 0303 	adc.w	r3, r2, r3
 80087a8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80087ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80087b0:	685b      	ldr	r3, [r3, #4]
 80087b2:	2200      	movs	r2, #0
 80087b4:	67bb      	str	r3, [r7, #120]	@ 0x78
 80087b6:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80087b8:	f04f 0200 	mov.w	r2, #0
 80087bc:	f04f 0300 	mov.w	r3, #0
 80087c0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80087c4:	4649      	mov	r1, r9
 80087c6:	008b      	lsls	r3, r1, #2
 80087c8:	4641      	mov	r1, r8
 80087ca:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80087ce:	4641      	mov	r1, r8
 80087d0:	008a      	lsls	r2, r1, #2
 80087d2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80087d6:	f7f8 fa5f 	bl	8000c98 <__aeabi_uldivmod>
 80087da:	4602      	mov	r2, r0
 80087dc:	460b      	mov	r3, r1
 80087de:	4611      	mov	r1, r2
 80087e0:	4b38      	ldr	r3, [pc, #224]	@ (80088c4 <UART_SetConfig+0x4e4>)
 80087e2:	fba3 2301 	umull	r2, r3, r3, r1
 80087e6:	095b      	lsrs	r3, r3, #5
 80087e8:	2264      	movs	r2, #100	@ 0x64
 80087ea:	fb02 f303 	mul.w	r3, r2, r3
 80087ee:	1acb      	subs	r3, r1, r3
 80087f0:	011b      	lsls	r3, r3, #4
 80087f2:	3332      	adds	r3, #50	@ 0x32
 80087f4:	4a33      	ldr	r2, [pc, #204]	@ (80088c4 <UART_SetConfig+0x4e4>)
 80087f6:	fba2 2303 	umull	r2, r3, r2, r3
 80087fa:	095b      	lsrs	r3, r3, #5
 80087fc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8008800:	441c      	add	r4, r3
 8008802:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008806:	2200      	movs	r2, #0
 8008808:	673b      	str	r3, [r7, #112]	@ 0x70
 800880a:	677a      	str	r2, [r7, #116]	@ 0x74
 800880c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8008810:	4642      	mov	r2, r8
 8008812:	464b      	mov	r3, r9
 8008814:	1891      	adds	r1, r2, r2
 8008816:	60b9      	str	r1, [r7, #8]
 8008818:	415b      	adcs	r3, r3
 800881a:	60fb      	str	r3, [r7, #12]
 800881c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008820:	4641      	mov	r1, r8
 8008822:	1851      	adds	r1, r2, r1
 8008824:	6039      	str	r1, [r7, #0]
 8008826:	4649      	mov	r1, r9
 8008828:	414b      	adcs	r3, r1
 800882a:	607b      	str	r3, [r7, #4]
 800882c:	f04f 0200 	mov.w	r2, #0
 8008830:	f04f 0300 	mov.w	r3, #0
 8008834:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8008838:	4659      	mov	r1, fp
 800883a:	00cb      	lsls	r3, r1, #3
 800883c:	4651      	mov	r1, sl
 800883e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008842:	4651      	mov	r1, sl
 8008844:	00ca      	lsls	r2, r1, #3
 8008846:	4610      	mov	r0, r2
 8008848:	4619      	mov	r1, r3
 800884a:	4603      	mov	r3, r0
 800884c:	4642      	mov	r2, r8
 800884e:	189b      	adds	r3, r3, r2
 8008850:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008852:	464b      	mov	r3, r9
 8008854:	460a      	mov	r2, r1
 8008856:	eb42 0303 	adc.w	r3, r2, r3
 800885a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800885c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008860:	685b      	ldr	r3, [r3, #4]
 8008862:	2200      	movs	r2, #0
 8008864:	663b      	str	r3, [r7, #96]	@ 0x60
 8008866:	667a      	str	r2, [r7, #100]	@ 0x64
 8008868:	f04f 0200 	mov.w	r2, #0
 800886c:	f04f 0300 	mov.w	r3, #0
 8008870:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8008874:	4649      	mov	r1, r9
 8008876:	008b      	lsls	r3, r1, #2
 8008878:	4641      	mov	r1, r8
 800887a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800887e:	4641      	mov	r1, r8
 8008880:	008a      	lsls	r2, r1, #2
 8008882:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8008886:	f7f8 fa07 	bl	8000c98 <__aeabi_uldivmod>
 800888a:	4602      	mov	r2, r0
 800888c:	460b      	mov	r3, r1
 800888e:	4b0d      	ldr	r3, [pc, #52]	@ (80088c4 <UART_SetConfig+0x4e4>)
 8008890:	fba3 1302 	umull	r1, r3, r3, r2
 8008894:	095b      	lsrs	r3, r3, #5
 8008896:	2164      	movs	r1, #100	@ 0x64
 8008898:	fb01 f303 	mul.w	r3, r1, r3
 800889c:	1ad3      	subs	r3, r2, r3
 800889e:	011b      	lsls	r3, r3, #4
 80088a0:	3332      	adds	r3, #50	@ 0x32
 80088a2:	4a08      	ldr	r2, [pc, #32]	@ (80088c4 <UART_SetConfig+0x4e4>)
 80088a4:	fba2 2303 	umull	r2, r3, r2, r3
 80088a8:	095b      	lsrs	r3, r3, #5
 80088aa:	f003 020f 	and.w	r2, r3, #15
 80088ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80088b2:	681b      	ldr	r3, [r3, #0]
 80088b4:	4422      	add	r2, r4
 80088b6:	609a      	str	r2, [r3, #8]
}
 80088b8:	bf00      	nop
 80088ba:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80088be:	46bd      	mov	sp, r7
 80088c0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80088c4:	51eb851f 	.word	0x51eb851f

080088c8 <calloc>:
 80088c8:	4b02      	ldr	r3, [pc, #8]	@ (80088d4 <calloc+0xc>)
 80088ca:	460a      	mov	r2, r1
 80088cc:	4601      	mov	r1, r0
 80088ce:	6818      	ldr	r0, [r3, #0]
 80088d0:	f000 b802 	b.w	80088d8 <_calloc_r>
 80088d4:	200000a0 	.word	0x200000a0

080088d8 <_calloc_r>:
 80088d8:	b570      	push	{r4, r5, r6, lr}
 80088da:	fba1 5402 	umull	r5, r4, r1, r2
 80088de:	b93c      	cbnz	r4, 80088f0 <_calloc_r+0x18>
 80088e0:	4629      	mov	r1, r5
 80088e2:	f000 f83f 	bl	8008964 <_malloc_r>
 80088e6:	4606      	mov	r6, r0
 80088e8:	b928      	cbnz	r0, 80088f6 <_calloc_r+0x1e>
 80088ea:	2600      	movs	r6, #0
 80088ec:	4630      	mov	r0, r6
 80088ee:	bd70      	pop	{r4, r5, r6, pc}
 80088f0:	220c      	movs	r2, #12
 80088f2:	6002      	str	r2, [r0, #0]
 80088f4:	e7f9      	b.n	80088ea <_calloc_r+0x12>
 80088f6:	462a      	mov	r2, r5
 80088f8:	4621      	mov	r1, r4
 80088fa:	f001 fa05 	bl	8009d08 <memset>
 80088fe:	e7f5      	b.n	80088ec <_calloc_r+0x14>

08008900 <malloc>:
 8008900:	4b02      	ldr	r3, [pc, #8]	@ (800890c <malloc+0xc>)
 8008902:	4601      	mov	r1, r0
 8008904:	6818      	ldr	r0, [r3, #0]
 8008906:	f000 b82d 	b.w	8008964 <_malloc_r>
 800890a:	bf00      	nop
 800890c:	200000a0 	.word	0x200000a0

08008910 <free>:
 8008910:	4b02      	ldr	r3, [pc, #8]	@ (800891c <free+0xc>)
 8008912:	4601      	mov	r1, r0
 8008914:	6818      	ldr	r0, [r3, #0]
 8008916:	f002 b8e7 	b.w	800aae8 <_free_r>
 800891a:	bf00      	nop
 800891c:	200000a0 	.word	0x200000a0

08008920 <sbrk_aligned>:
 8008920:	b570      	push	{r4, r5, r6, lr}
 8008922:	4e0f      	ldr	r6, [pc, #60]	@ (8008960 <sbrk_aligned+0x40>)
 8008924:	460c      	mov	r4, r1
 8008926:	6831      	ldr	r1, [r6, #0]
 8008928:	4605      	mov	r5, r0
 800892a:	b911      	cbnz	r1, 8008932 <sbrk_aligned+0x12>
 800892c:	f001 fa2c 	bl	8009d88 <_sbrk_r>
 8008930:	6030      	str	r0, [r6, #0]
 8008932:	4621      	mov	r1, r4
 8008934:	4628      	mov	r0, r5
 8008936:	f001 fa27 	bl	8009d88 <_sbrk_r>
 800893a:	1c43      	adds	r3, r0, #1
 800893c:	d103      	bne.n	8008946 <sbrk_aligned+0x26>
 800893e:	f04f 34ff 	mov.w	r4, #4294967295
 8008942:	4620      	mov	r0, r4
 8008944:	bd70      	pop	{r4, r5, r6, pc}
 8008946:	1cc4      	adds	r4, r0, #3
 8008948:	f024 0403 	bic.w	r4, r4, #3
 800894c:	42a0      	cmp	r0, r4
 800894e:	d0f8      	beq.n	8008942 <sbrk_aligned+0x22>
 8008950:	1a21      	subs	r1, r4, r0
 8008952:	4628      	mov	r0, r5
 8008954:	f001 fa18 	bl	8009d88 <_sbrk_r>
 8008958:	3001      	adds	r0, #1
 800895a:	d1f2      	bne.n	8008942 <sbrk_aligned+0x22>
 800895c:	e7ef      	b.n	800893e <sbrk_aligned+0x1e>
 800895e:	bf00      	nop
 8008960:	20000750 	.word	0x20000750

08008964 <_malloc_r>:
 8008964:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008968:	1ccd      	adds	r5, r1, #3
 800896a:	f025 0503 	bic.w	r5, r5, #3
 800896e:	3508      	adds	r5, #8
 8008970:	2d0c      	cmp	r5, #12
 8008972:	bf38      	it	cc
 8008974:	250c      	movcc	r5, #12
 8008976:	2d00      	cmp	r5, #0
 8008978:	4606      	mov	r6, r0
 800897a:	db01      	blt.n	8008980 <_malloc_r+0x1c>
 800897c:	42a9      	cmp	r1, r5
 800897e:	d904      	bls.n	800898a <_malloc_r+0x26>
 8008980:	230c      	movs	r3, #12
 8008982:	6033      	str	r3, [r6, #0]
 8008984:	2000      	movs	r0, #0
 8008986:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800898a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008a60 <_malloc_r+0xfc>
 800898e:	f000 f869 	bl	8008a64 <__malloc_lock>
 8008992:	f8d8 3000 	ldr.w	r3, [r8]
 8008996:	461c      	mov	r4, r3
 8008998:	bb44      	cbnz	r4, 80089ec <_malloc_r+0x88>
 800899a:	4629      	mov	r1, r5
 800899c:	4630      	mov	r0, r6
 800899e:	f7ff ffbf 	bl	8008920 <sbrk_aligned>
 80089a2:	1c43      	adds	r3, r0, #1
 80089a4:	4604      	mov	r4, r0
 80089a6:	d158      	bne.n	8008a5a <_malloc_r+0xf6>
 80089a8:	f8d8 4000 	ldr.w	r4, [r8]
 80089ac:	4627      	mov	r7, r4
 80089ae:	2f00      	cmp	r7, #0
 80089b0:	d143      	bne.n	8008a3a <_malloc_r+0xd6>
 80089b2:	2c00      	cmp	r4, #0
 80089b4:	d04b      	beq.n	8008a4e <_malloc_r+0xea>
 80089b6:	6823      	ldr	r3, [r4, #0]
 80089b8:	4639      	mov	r1, r7
 80089ba:	4630      	mov	r0, r6
 80089bc:	eb04 0903 	add.w	r9, r4, r3
 80089c0:	f001 f9e2 	bl	8009d88 <_sbrk_r>
 80089c4:	4581      	cmp	r9, r0
 80089c6:	d142      	bne.n	8008a4e <_malloc_r+0xea>
 80089c8:	6821      	ldr	r1, [r4, #0]
 80089ca:	1a6d      	subs	r5, r5, r1
 80089cc:	4629      	mov	r1, r5
 80089ce:	4630      	mov	r0, r6
 80089d0:	f7ff ffa6 	bl	8008920 <sbrk_aligned>
 80089d4:	3001      	adds	r0, #1
 80089d6:	d03a      	beq.n	8008a4e <_malloc_r+0xea>
 80089d8:	6823      	ldr	r3, [r4, #0]
 80089da:	442b      	add	r3, r5
 80089dc:	6023      	str	r3, [r4, #0]
 80089de:	f8d8 3000 	ldr.w	r3, [r8]
 80089e2:	685a      	ldr	r2, [r3, #4]
 80089e4:	bb62      	cbnz	r2, 8008a40 <_malloc_r+0xdc>
 80089e6:	f8c8 7000 	str.w	r7, [r8]
 80089ea:	e00f      	b.n	8008a0c <_malloc_r+0xa8>
 80089ec:	6822      	ldr	r2, [r4, #0]
 80089ee:	1b52      	subs	r2, r2, r5
 80089f0:	d420      	bmi.n	8008a34 <_malloc_r+0xd0>
 80089f2:	2a0b      	cmp	r2, #11
 80089f4:	d917      	bls.n	8008a26 <_malloc_r+0xc2>
 80089f6:	1961      	adds	r1, r4, r5
 80089f8:	42a3      	cmp	r3, r4
 80089fa:	6025      	str	r5, [r4, #0]
 80089fc:	bf18      	it	ne
 80089fe:	6059      	strne	r1, [r3, #4]
 8008a00:	6863      	ldr	r3, [r4, #4]
 8008a02:	bf08      	it	eq
 8008a04:	f8c8 1000 	streq.w	r1, [r8]
 8008a08:	5162      	str	r2, [r4, r5]
 8008a0a:	604b      	str	r3, [r1, #4]
 8008a0c:	4630      	mov	r0, r6
 8008a0e:	f000 f82f 	bl	8008a70 <__malloc_unlock>
 8008a12:	f104 000b 	add.w	r0, r4, #11
 8008a16:	1d23      	adds	r3, r4, #4
 8008a18:	f020 0007 	bic.w	r0, r0, #7
 8008a1c:	1ac2      	subs	r2, r0, r3
 8008a1e:	bf1c      	itt	ne
 8008a20:	1a1b      	subne	r3, r3, r0
 8008a22:	50a3      	strne	r3, [r4, r2]
 8008a24:	e7af      	b.n	8008986 <_malloc_r+0x22>
 8008a26:	6862      	ldr	r2, [r4, #4]
 8008a28:	42a3      	cmp	r3, r4
 8008a2a:	bf0c      	ite	eq
 8008a2c:	f8c8 2000 	streq.w	r2, [r8]
 8008a30:	605a      	strne	r2, [r3, #4]
 8008a32:	e7eb      	b.n	8008a0c <_malloc_r+0xa8>
 8008a34:	4623      	mov	r3, r4
 8008a36:	6864      	ldr	r4, [r4, #4]
 8008a38:	e7ae      	b.n	8008998 <_malloc_r+0x34>
 8008a3a:	463c      	mov	r4, r7
 8008a3c:	687f      	ldr	r7, [r7, #4]
 8008a3e:	e7b6      	b.n	80089ae <_malloc_r+0x4a>
 8008a40:	461a      	mov	r2, r3
 8008a42:	685b      	ldr	r3, [r3, #4]
 8008a44:	42a3      	cmp	r3, r4
 8008a46:	d1fb      	bne.n	8008a40 <_malloc_r+0xdc>
 8008a48:	2300      	movs	r3, #0
 8008a4a:	6053      	str	r3, [r2, #4]
 8008a4c:	e7de      	b.n	8008a0c <_malloc_r+0xa8>
 8008a4e:	230c      	movs	r3, #12
 8008a50:	6033      	str	r3, [r6, #0]
 8008a52:	4630      	mov	r0, r6
 8008a54:	f000 f80c 	bl	8008a70 <__malloc_unlock>
 8008a58:	e794      	b.n	8008984 <_malloc_r+0x20>
 8008a5a:	6005      	str	r5, [r0, #0]
 8008a5c:	e7d6      	b.n	8008a0c <_malloc_r+0xa8>
 8008a5e:	bf00      	nop
 8008a60:	20000754 	.word	0x20000754

08008a64 <__malloc_lock>:
 8008a64:	4801      	ldr	r0, [pc, #4]	@ (8008a6c <__malloc_lock+0x8>)
 8008a66:	f001 b9dc 	b.w	8009e22 <__retarget_lock_acquire_recursive>
 8008a6a:	bf00      	nop
 8008a6c:	20000898 	.word	0x20000898

08008a70 <__malloc_unlock>:
 8008a70:	4801      	ldr	r0, [pc, #4]	@ (8008a78 <__malloc_unlock+0x8>)
 8008a72:	f001 b9d7 	b.w	8009e24 <__retarget_lock_release_recursive>
 8008a76:	bf00      	nop
 8008a78:	20000898 	.word	0x20000898

08008a7c <_strtol_l.constprop.0>:
 8008a7c:	2b24      	cmp	r3, #36	@ 0x24
 8008a7e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008a82:	4686      	mov	lr, r0
 8008a84:	4690      	mov	r8, r2
 8008a86:	d801      	bhi.n	8008a8c <_strtol_l.constprop.0+0x10>
 8008a88:	2b01      	cmp	r3, #1
 8008a8a:	d106      	bne.n	8008a9a <_strtol_l.constprop.0+0x1e>
 8008a8c:	f001 f99e 	bl	8009dcc <__errno>
 8008a90:	2316      	movs	r3, #22
 8008a92:	6003      	str	r3, [r0, #0]
 8008a94:	2000      	movs	r0, #0
 8008a96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008a9a:	4834      	ldr	r0, [pc, #208]	@ (8008b6c <_strtol_l.constprop.0+0xf0>)
 8008a9c:	460d      	mov	r5, r1
 8008a9e:	462a      	mov	r2, r5
 8008aa0:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008aa4:	5d06      	ldrb	r6, [r0, r4]
 8008aa6:	f016 0608 	ands.w	r6, r6, #8
 8008aaa:	d1f8      	bne.n	8008a9e <_strtol_l.constprop.0+0x22>
 8008aac:	2c2d      	cmp	r4, #45	@ 0x2d
 8008aae:	d12d      	bne.n	8008b0c <_strtol_l.constprop.0+0x90>
 8008ab0:	782c      	ldrb	r4, [r5, #0]
 8008ab2:	2601      	movs	r6, #1
 8008ab4:	1c95      	adds	r5, r2, #2
 8008ab6:	f033 0210 	bics.w	r2, r3, #16
 8008aba:	d109      	bne.n	8008ad0 <_strtol_l.constprop.0+0x54>
 8008abc:	2c30      	cmp	r4, #48	@ 0x30
 8008abe:	d12a      	bne.n	8008b16 <_strtol_l.constprop.0+0x9a>
 8008ac0:	782a      	ldrb	r2, [r5, #0]
 8008ac2:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8008ac6:	2a58      	cmp	r2, #88	@ 0x58
 8008ac8:	d125      	bne.n	8008b16 <_strtol_l.constprop.0+0x9a>
 8008aca:	786c      	ldrb	r4, [r5, #1]
 8008acc:	2310      	movs	r3, #16
 8008ace:	3502      	adds	r5, #2
 8008ad0:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8008ad4:	f10c 3cff 	add.w	ip, ip, #4294967295
 8008ad8:	2200      	movs	r2, #0
 8008ada:	fbbc f9f3 	udiv	r9, ip, r3
 8008ade:	4610      	mov	r0, r2
 8008ae0:	fb03 ca19 	mls	sl, r3, r9, ip
 8008ae4:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8008ae8:	2f09      	cmp	r7, #9
 8008aea:	d81b      	bhi.n	8008b24 <_strtol_l.constprop.0+0xa8>
 8008aec:	463c      	mov	r4, r7
 8008aee:	42a3      	cmp	r3, r4
 8008af0:	dd27      	ble.n	8008b42 <_strtol_l.constprop.0+0xc6>
 8008af2:	1c57      	adds	r7, r2, #1
 8008af4:	d007      	beq.n	8008b06 <_strtol_l.constprop.0+0x8a>
 8008af6:	4581      	cmp	r9, r0
 8008af8:	d320      	bcc.n	8008b3c <_strtol_l.constprop.0+0xc0>
 8008afa:	d101      	bne.n	8008b00 <_strtol_l.constprop.0+0x84>
 8008afc:	45a2      	cmp	sl, r4
 8008afe:	db1d      	blt.n	8008b3c <_strtol_l.constprop.0+0xc0>
 8008b00:	fb00 4003 	mla	r0, r0, r3, r4
 8008b04:	2201      	movs	r2, #1
 8008b06:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008b0a:	e7eb      	b.n	8008ae4 <_strtol_l.constprop.0+0x68>
 8008b0c:	2c2b      	cmp	r4, #43	@ 0x2b
 8008b0e:	bf04      	itt	eq
 8008b10:	782c      	ldrbeq	r4, [r5, #0]
 8008b12:	1c95      	addeq	r5, r2, #2
 8008b14:	e7cf      	b.n	8008ab6 <_strtol_l.constprop.0+0x3a>
 8008b16:	2b00      	cmp	r3, #0
 8008b18:	d1da      	bne.n	8008ad0 <_strtol_l.constprop.0+0x54>
 8008b1a:	2c30      	cmp	r4, #48	@ 0x30
 8008b1c:	bf0c      	ite	eq
 8008b1e:	2308      	moveq	r3, #8
 8008b20:	230a      	movne	r3, #10
 8008b22:	e7d5      	b.n	8008ad0 <_strtol_l.constprop.0+0x54>
 8008b24:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8008b28:	2f19      	cmp	r7, #25
 8008b2a:	d801      	bhi.n	8008b30 <_strtol_l.constprop.0+0xb4>
 8008b2c:	3c37      	subs	r4, #55	@ 0x37
 8008b2e:	e7de      	b.n	8008aee <_strtol_l.constprop.0+0x72>
 8008b30:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8008b34:	2f19      	cmp	r7, #25
 8008b36:	d804      	bhi.n	8008b42 <_strtol_l.constprop.0+0xc6>
 8008b38:	3c57      	subs	r4, #87	@ 0x57
 8008b3a:	e7d8      	b.n	8008aee <_strtol_l.constprop.0+0x72>
 8008b3c:	f04f 32ff 	mov.w	r2, #4294967295
 8008b40:	e7e1      	b.n	8008b06 <_strtol_l.constprop.0+0x8a>
 8008b42:	1c53      	adds	r3, r2, #1
 8008b44:	d108      	bne.n	8008b58 <_strtol_l.constprop.0+0xdc>
 8008b46:	2322      	movs	r3, #34	@ 0x22
 8008b48:	f8ce 3000 	str.w	r3, [lr]
 8008b4c:	4660      	mov	r0, ip
 8008b4e:	f1b8 0f00 	cmp.w	r8, #0
 8008b52:	d0a0      	beq.n	8008a96 <_strtol_l.constprop.0+0x1a>
 8008b54:	1e69      	subs	r1, r5, #1
 8008b56:	e006      	b.n	8008b66 <_strtol_l.constprop.0+0xea>
 8008b58:	b106      	cbz	r6, 8008b5c <_strtol_l.constprop.0+0xe0>
 8008b5a:	4240      	negs	r0, r0
 8008b5c:	f1b8 0f00 	cmp.w	r8, #0
 8008b60:	d099      	beq.n	8008a96 <_strtol_l.constprop.0+0x1a>
 8008b62:	2a00      	cmp	r2, #0
 8008b64:	d1f6      	bne.n	8008b54 <_strtol_l.constprop.0+0xd8>
 8008b66:	f8c8 1000 	str.w	r1, [r8]
 8008b6a:	e794      	b.n	8008a96 <_strtol_l.constprop.0+0x1a>
 8008b6c:	0800d485 	.word	0x0800d485

08008b70 <_strtol_r>:
 8008b70:	f7ff bf84 	b.w	8008a7c <_strtol_l.constprop.0>

08008b74 <__cvt>:
 8008b74:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008b78:	ec57 6b10 	vmov	r6, r7, d0
 8008b7c:	2f00      	cmp	r7, #0
 8008b7e:	460c      	mov	r4, r1
 8008b80:	4619      	mov	r1, r3
 8008b82:	463b      	mov	r3, r7
 8008b84:	bfbb      	ittet	lt
 8008b86:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8008b8a:	461f      	movlt	r7, r3
 8008b8c:	2300      	movge	r3, #0
 8008b8e:	232d      	movlt	r3, #45	@ 0x2d
 8008b90:	700b      	strb	r3, [r1, #0]
 8008b92:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008b94:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8008b98:	4691      	mov	r9, r2
 8008b9a:	f023 0820 	bic.w	r8, r3, #32
 8008b9e:	bfbc      	itt	lt
 8008ba0:	4632      	movlt	r2, r6
 8008ba2:	4616      	movlt	r6, r2
 8008ba4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8008ba8:	d005      	beq.n	8008bb6 <__cvt+0x42>
 8008baa:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8008bae:	d100      	bne.n	8008bb2 <__cvt+0x3e>
 8008bb0:	3401      	adds	r4, #1
 8008bb2:	2102      	movs	r1, #2
 8008bb4:	e000      	b.n	8008bb8 <__cvt+0x44>
 8008bb6:	2103      	movs	r1, #3
 8008bb8:	ab03      	add	r3, sp, #12
 8008bba:	9301      	str	r3, [sp, #4]
 8008bbc:	ab02      	add	r3, sp, #8
 8008bbe:	9300      	str	r3, [sp, #0]
 8008bc0:	ec47 6b10 	vmov	d0, r6, r7
 8008bc4:	4653      	mov	r3, sl
 8008bc6:	4622      	mov	r2, r4
 8008bc8:	f001 f9ca 	bl	8009f60 <_dtoa_r>
 8008bcc:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8008bd0:	4605      	mov	r5, r0
 8008bd2:	d119      	bne.n	8008c08 <__cvt+0x94>
 8008bd4:	f019 0f01 	tst.w	r9, #1
 8008bd8:	d00e      	beq.n	8008bf8 <__cvt+0x84>
 8008bda:	eb00 0904 	add.w	r9, r0, r4
 8008bde:	2200      	movs	r2, #0
 8008be0:	2300      	movs	r3, #0
 8008be2:	4630      	mov	r0, r6
 8008be4:	4639      	mov	r1, r7
 8008be6:	f7f7 ff77 	bl	8000ad8 <__aeabi_dcmpeq>
 8008bea:	b108      	cbz	r0, 8008bf0 <__cvt+0x7c>
 8008bec:	f8cd 900c 	str.w	r9, [sp, #12]
 8008bf0:	2230      	movs	r2, #48	@ 0x30
 8008bf2:	9b03      	ldr	r3, [sp, #12]
 8008bf4:	454b      	cmp	r3, r9
 8008bf6:	d31e      	bcc.n	8008c36 <__cvt+0xc2>
 8008bf8:	9b03      	ldr	r3, [sp, #12]
 8008bfa:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008bfc:	1b5b      	subs	r3, r3, r5
 8008bfe:	4628      	mov	r0, r5
 8008c00:	6013      	str	r3, [r2, #0]
 8008c02:	b004      	add	sp, #16
 8008c04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008c08:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8008c0c:	eb00 0904 	add.w	r9, r0, r4
 8008c10:	d1e5      	bne.n	8008bde <__cvt+0x6a>
 8008c12:	7803      	ldrb	r3, [r0, #0]
 8008c14:	2b30      	cmp	r3, #48	@ 0x30
 8008c16:	d10a      	bne.n	8008c2e <__cvt+0xba>
 8008c18:	2200      	movs	r2, #0
 8008c1a:	2300      	movs	r3, #0
 8008c1c:	4630      	mov	r0, r6
 8008c1e:	4639      	mov	r1, r7
 8008c20:	f7f7 ff5a 	bl	8000ad8 <__aeabi_dcmpeq>
 8008c24:	b918      	cbnz	r0, 8008c2e <__cvt+0xba>
 8008c26:	f1c4 0401 	rsb	r4, r4, #1
 8008c2a:	f8ca 4000 	str.w	r4, [sl]
 8008c2e:	f8da 3000 	ldr.w	r3, [sl]
 8008c32:	4499      	add	r9, r3
 8008c34:	e7d3      	b.n	8008bde <__cvt+0x6a>
 8008c36:	1c59      	adds	r1, r3, #1
 8008c38:	9103      	str	r1, [sp, #12]
 8008c3a:	701a      	strb	r2, [r3, #0]
 8008c3c:	e7d9      	b.n	8008bf2 <__cvt+0x7e>

08008c3e <__exponent>:
 8008c3e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008c40:	2900      	cmp	r1, #0
 8008c42:	bfba      	itte	lt
 8008c44:	4249      	neglt	r1, r1
 8008c46:	232d      	movlt	r3, #45	@ 0x2d
 8008c48:	232b      	movge	r3, #43	@ 0x2b
 8008c4a:	2909      	cmp	r1, #9
 8008c4c:	7002      	strb	r2, [r0, #0]
 8008c4e:	7043      	strb	r3, [r0, #1]
 8008c50:	dd29      	ble.n	8008ca6 <__exponent+0x68>
 8008c52:	f10d 0307 	add.w	r3, sp, #7
 8008c56:	461d      	mov	r5, r3
 8008c58:	270a      	movs	r7, #10
 8008c5a:	461a      	mov	r2, r3
 8008c5c:	fbb1 f6f7 	udiv	r6, r1, r7
 8008c60:	fb07 1416 	mls	r4, r7, r6, r1
 8008c64:	3430      	adds	r4, #48	@ 0x30
 8008c66:	f802 4c01 	strb.w	r4, [r2, #-1]
 8008c6a:	460c      	mov	r4, r1
 8008c6c:	2c63      	cmp	r4, #99	@ 0x63
 8008c6e:	f103 33ff 	add.w	r3, r3, #4294967295
 8008c72:	4631      	mov	r1, r6
 8008c74:	dcf1      	bgt.n	8008c5a <__exponent+0x1c>
 8008c76:	3130      	adds	r1, #48	@ 0x30
 8008c78:	1e94      	subs	r4, r2, #2
 8008c7a:	f803 1c01 	strb.w	r1, [r3, #-1]
 8008c7e:	1c41      	adds	r1, r0, #1
 8008c80:	4623      	mov	r3, r4
 8008c82:	42ab      	cmp	r3, r5
 8008c84:	d30a      	bcc.n	8008c9c <__exponent+0x5e>
 8008c86:	f10d 0309 	add.w	r3, sp, #9
 8008c8a:	1a9b      	subs	r3, r3, r2
 8008c8c:	42ac      	cmp	r4, r5
 8008c8e:	bf88      	it	hi
 8008c90:	2300      	movhi	r3, #0
 8008c92:	3302      	adds	r3, #2
 8008c94:	4403      	add	r3, r0
 8008c96:	1a18      	subs	r0, r3, r0
 8008c98:	b003      	add	sp, #12
 8008c9a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008c9c:	f813 6b01 	ldrb.w	r6, [r3], #1
 8008ca0:	f801 6f01 	strb.w	r6, [r1, #1]!
 8008ca4:	e7ed      	b.n	8008c82 <__exponent+0x44>
 8008ca6:	2330      	movs	r3, #48	@ 0x30
 8008ca8:	3130      	adds	r1, #48	@ 0x30
 8008caa:	7083      	strb	r3, [r0, #2]
 8008cac:	70c1      	strb	r1, [r0, #3]
 8008cae:	1d03      	adds	r3, r0, #4
 8008cb0:	e7f1      	b.n	8008c96 <__exponent+0x58>
	...

08008cb4 <_printf_float>:
 8008cb4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008cb8:	b08d      	sub	sp, #52	@ 0x34
 8008cba:	460c      	mov	r4, r1
 8008cbc:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8008cc0:	4616      	mov	r6, r2
 8008cc2:	461f      	mov	r7, r3
 8008cc4:	4605      	mov	r5, r0
 8008cc6:	f001 f827 	bl	8009d18 <_localeconv_r>
 8008cca:	6803      	ldr	r3, [r0, #0]
 8008ccc:	9304      	str	r3, [sp, #16]
 8008cce:	4618      	mov	r0, r3
 8008cd0:	f7f7 fad6 	bl	8000280 <strlen>
 8008cd4:	2300      	movs	r3, #0
 8008cd6:	930a      	str	r3, [sp, #40]	@ 0x28
 8008cd8:	f8d8 3000 	ldr.w	r3, [r8]
 8008cdc:	9005      	str	r0, [sp, #20]
 8008cde:	3307      	adds	r3, #7
 8008ce0:	f023 0307 	bic.w	r3, r3, #7
 8008ce4:	f103 0208 	add.w	r2, r3, #8
 8008ce8:	f894 a018 	ldrb.w	sl, [r4, #24]
 8008cec:	f8d4 b000 	ldr.w	fp, [r4]
 8008cf0:	f8c8 2000 	str.w	r2, [r8]
 8008cf4:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008cf8:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8008cfc:	9307      	str	r3, [sp, #28]
 8008cfe:	f8cd 8018 	str.w	r8, [sp, #24]
 8008d02:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8008d06:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008d0a:	4b9c      	ldr	r3, [pc, #624]	@ (8008f7c <_printf_float+0x2c8>)
 8008d0c:	f04f 32ff 	mov.w	r2, #4294967295
 8008d10:	f7f7 ff14 	bl	8000b3c <__aeabi_dcmpun>
 8008d14:	bb70      	cbnz	r0, 8008d74 <_printf_float+0xc0>
 8008d16:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008d1a:	4b98      	ldr	r3, [pc, #608]	@ (8008f7c <_printf_float+0x2c8>)
 8008d1c:	f04f 32ff 	mov.w	r2, #4294967295
 8008d20:	f7f7 feee 	bl	8000b00 <__aeabi_dcmple>
 8008d24:	bb30      	cbnz	r0, 8008d74 <_printf_float+0xc0>
 8008d26:	2200      	movs	r2, #0
 8008d28:	2300      	movs	r3, #0
 8008d2a:	4640      	mov	r0, r8
 8008d2c:	4649      	mov	r1, r9
 8008d2e:	f7f7 fedd 	bl	8000aec <__aeabi_dcmplt>
 8008d32:	b110      	cbz	r0, 8008d3a <_printf_float+0x86>
 8008d34:	232d      	movs	r3, #45	@ 0x2d
 8008d36:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008d3a:	4a91      	ldr	r2, [pc, #580]	@ (8008f80 <_printf_float+0x2cc>)
 8008d3c:	4b91      	ldr	r3, [pc, #580]	@ (8008f84 <_printf_float+0x2d0>)
 8008d3e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8008d42:	bf94      	ite	ls
 8008d44:	4690      	movls	r8, r2
 8008d46:	4698      	movhi	r8, r3
 8008d48:	2303      	movs	r3, #3
 8008d4a:	6123      	str	r3, [r4, #16]
 8008d4c:	f02b 0304 	bic.w	r3, fp, #4
 8008d50:	6023      	str	r3, [r4, #0]
 8008d52:	f04f 0900 	mov.w	r9, #0
 8008d56:	9700      	str	r7, [sp, #0]
 8008d58:	4633      	mov	r3, r6
 8008d5a:	aa0b      	add	r2, sp, #44	@ 0x2c
 8008d5c:	4621      	mov	r1, r4
 8008d5e:	4628      	mov	r0, r5
 8008d60:	f000 f9d2 	bl	8009108 <_printf_common>
 8008d64:	3001      	adds	r0, #1
 8008d66:	f040 808d 	bne.w	8008e84 <_printf_float+0x1d0>
 8008d6a:	f04f 30ff 	mov.w	r0, #4294967295
 8008d6e:	b00d      	add	sp, #52	@ 0x34
 8008d70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d74:	4642      	mov	r2, r8
 8008d76:	464b      	mov	r3, r9
 8008d78:	4640      	mov	r0, r8
 8008d7a:	4649      	mov	r1, r9
 8008d7c:	f7f7 fede 	bl	8000b3c <__aeabi_dcmpun>
 8008d80:	b140      	cbz	r0, 8008d94 <_printf_float+0xe0>
 8008d82:	464b      	mov	r3, r9
 8008d84:	2b00      	cmp	r3, #0
 8008d86:	bfbc      	itt	lt
 8008d88:	232d      	movlt	r3, #45	@ 0x2d
 8008d8a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8008d8e:	4a7e      	ldr	r2, [pc, #504]	@ (8008f88 <_printf_float+0x2d4>)
 8008d90:	4b7e      	ldr	r3, [pc, #504]	@ (8008f8c <_printf_float+0x2d8>)
 8008d92:	e7d4      	b.n	8008d3e <_printf_float+0x8a>
 8008d94:	6863      	ldr	r3, [r4, #4]
 8008d96:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8008d9a:	9206      	str	r2, [sp, #24]
 8008d9c:	1c5a      	adds	r2, r3, #1
 8008d9e:	d13b      	bne.n	8008e18 <_printf_float+0x164>
 8008da0:	2306      	movs	r3, #6
 8008da2:	6063      	str	r3, [r4, #4]
 8008da4:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8008da8:	2300      	movs	r3, #0
 8008daa:	6022      	str	r2, [r4, #0]
 8008dac:	9303      	str	r3, [sp, #12]
 8008dae:	ab0a      	add	r3, sp, #40	@ 0x28
 8008db0:	e9cd a301 	strd	sl, r3, [sp, #4]
 8008db4:	ab09      	add	r3, sp, #36	@ 0x24
 8008db6:	9300      	str	r3, [sp, #0]
 8008db8:	6861      	ldr	r1, [r4, #4]
 8008dba:	ec49 8b10 	vmov	d0, r8, r9
 8008dbe:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8008dc2:	4628      	mov	r0, r5
 8008dc4:	f7ff fed6 	bl	8008b74 <__cvt>
 8008dc8:	9b06      	ldr	r3, [sp, #24]
 8008dca:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008dcc:	2b47      	cmp	r3, #71	@ 0x47
 8008dce:	4680      	mov	r8, r0
 8008dd0:	d129      	bne.n	8008e26 <_printf_float+0x172>
 8008dd2:	1cc8      	adds	r0, r1, #3
 8008dd4:	db02      	blt.n	8008ddc <_printf_float+0x128>
 8008dd6:	6863      	ldr	r3, [r4, #4]
 8008dd8:	4299      	cmp	r1, r3
 8008dda:	dd41      	ble.n	8008e60 <_printf_float+0x1ac>
 8008ddc:	f1aa 0a02 	sub.w	sl, sl, #2
 8008de0:	fa5f fa8a 	uxtb.w	sl, sl
 8008de4:	3901      	subs	r1, #1
 8008de6:	4652      	mov	r2, sl
 8008de8:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8008dec:	9109      	str	r1, [sp, #36]	@ 0x24
 8008dee:	f7ff ff26 	bl	8008c3e <__exponent>
 8008df2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008df4:	1813      	adds	r3, r2, r0
 8008df6:	2a01      	cmp	r2, #1
 8008df8:	4681      	mov	r9, r0
 8008dfa:	6123      	str	r3, [r4, #16]
 8008dfc:	dc02      	bgt.n	8008e04 <_printf_float+0x150>
 8008dfe:	6822      	ldr	r2, [r4, #0]
 8008e00:	07d2      	lsls	r2, r2, #31
 8008e02:	d501      	bpl.n	8008e08 <_printf_float+0x154>
 8008e04:	3301      	adds	r3, #1
 8008e06:	6123      	str	r3, [r4, #16]
 8008e08:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8008e0c:	2b00      	cmp	r3, #0
 8008e0e:	d0a2      	beq.n	8008d56 <_printf_float+0xa2>
 8008e10:	232d      	movs	r3, #45	@ 0x2d
 8008e12:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008e16:	e79e      	b.n	8008d56 <_printf_float+0xa2>
 8008e18:	9a06      	ldr	r2, [sp, #24]
 8008e1a:	2a47      	cmp	r2, #71	@ 0x47
 8008e1c:	d1c2      	bne.n	8008da4 <_printf_float+0xf0>
 8008e1e:	2b00      	cmp	r3, #0
 8008e20:	d1c0      	bne.n	8008da4 <_printf_float+0xf0>
 8008e22:	2301      	movs	r3, #1
 8008e24:	e7bd      	b.n	8008da2 <_printf_float+0xee>
 8008e26:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8008e2a:	d9db      	bls.n	8008de4 <_printf_float+0x130>
 8008e2c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8008e30:	d118      	bne.n	8008e64 <_printf_float+0x1b0>
 8008e32:	2900      	cmp	r1, #0
 8008e34:	6863      	ldr	r3, [r4, #4]
 8008e36:	dd0b      	ble.n	8008e50 <_printf_float+0x19c>
 8008e38:	6121      	str	r1, [r4, #16]
 8008e3a:	b913      	cbnz	r3, 8008e42 <_printf_float+0x18e>
 8008e3c:	6822      	ldr	r2, [r4, #0]
 8008e3e:	07d0      	lsls	r0, r2, #31
 8008e40:	d502      	bpl.n	8008e48 <_printf_float+0x194>
 8008e42:	3301      	adds	r3, #1
 8008e44:	440b      	add	r3, r1
 8008e46:	6123      	str	r3, [r4, #16]
 8008e48:	65a1      	str	r1, [r4, #88]	@ 0x58
 8008e4a:	f04f 0900 	mov.w	r9, #0
 8008e4e:	e7db      	b.n	8008e08 <_printf_float+0x154>
 8008e50:	b913      	cbnz	r3, 8008e58 <_printf_float+0x1a4>
 8008e52:	6822      	ldr	r2, [r4, #0]
 8008e54:	07d2      	lsls	r2, r2, #31
 8008e56:	d501      	bpl.n	8008e5c <_printf_float+0x1a8>
 8008e58:	3302      	adds	r3, #2
 8008e5a:	e7f4      	b.n	8008e46 <_printf_float+0x192>
 8008e5c:	2301      	movs	r3, #1
 8008e5e:	e7f2      	b.n	8008e46 <_printf_float+0x192>
 8008e60:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8008e64:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008e66:	4299      	cmp	r1, r3
 8008e68:	db05      	blt.n	8008e76 <_printf_float+0x1c2>
 8008e6a:	6823      	ldr	r3, [r4, #0]
 8008e6c:	6121      	str	r1, [r4, #16]
 8008e6e:	07d8      	lsls	r0, r3, #31
 8008e70:	d5ea      	bpl.n	8008e48 <_printf_float+0x194>
 8008e72:	1c4b      	adds	r3, r1, #1
 8008e74:	e7e7      	b.n	8008e46 <_printf_float+0x192>
 8008e76:	2900      	cmp	r1, #0
 8008e78:	bfd4      	ite	le
 8008e7a:	f1c1 0202 	rsble	r2, r1, #2
 8008e7e:	2201      	movgt	r2, #1
 8008e80:	4413      	add	r3, r2
 8008e82:	e7e0      	b.n	8008e46 <_printf_float+0x192>
 8008e84:	6823      	ldr	r3, [r4, #0]
 8008e86:	055a      	lsls	r2, r3, #21
 8008e88:	d407      	bmi.n	8008e9a <_printf_float+0x1e6>
 8008e8a:	6923      	ldr	r3, [r4, #16]
 8008e8c:	4642      	mov	r2, r8
 8008e8e:	4631      	mov	r1, r6
 8008e90:	4628      	mov	r0, r5
 8008e92:	47b8      	blx	r7
 8008e94:	3001      	adds	r0, #1
 8008e96:	d12b      	bne.n	8008ef0 <_printf_float+0x23c>
 8008e98:	e767      	b.n	8008d6a <_printf_float+0xb6>
 8008e9a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8008e9e:	f240 80dd 	bls.w	800905c <_printf_float+0x3a8>
 8008ea2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8008ea6:	2200      	movs	r2, #0
 8008ea8:	2300      	movs	r3, #0
 8008eaa:	f7f7 fe15 	bl	8000ad8 <__aeabi_dcmpeq>
 8008eae:	2800      	cmp	r0, #0
 8008eb0:	d033      	beq.n	8008f1a <_printf_float+0x266>
 8008eb2:	4a37      	ldr	r2, [pc, #220]	@ (8008f90 <_printf_float+0x2dc>)
 8008eb4:	2301      	movs	r3, #1
 8008eb6:	4631      	mov	r1, r6
 8008eb8:	4628      	mov	r0, r5
 8008eba:	47b8      	blx	r7
 8008ebc:	3001      	adds	r0, #1
 8008ebe:	f43f af54 	beq.w	8008d6a <_printf_float+0xb6>
 8008ec2:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8008ec6:	4543      	cmp	r3, r8
 8008ec8:	db02      	blt.n	8008ed0 <_printf_float+0x21c>
 8008eca:	6823      	ldr	r3, [r4, #0]
 8008ecc:	07d8      	lsls	r0, r3, #31
 8008ece:	d50f      	bpl.n	8008ef0 <_printf_float+0x23c>
 8008ed0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008ed4:	4631      	mov	r1, r6
 8008ed6:	4628      	mov	r0, r5
 8008ed8:	47b8      	blx	r7
 8008eda:	3001      	adds	r0, #1
 8008edc:	f43f af45 	beq.w	8008d6a <_printf_float+0xb6>
 8008ee0:	f04f 0900 	mov.w	r9, #0
 8008ee4:	f108 38ff 	add.w	r8, r8, #4294967295
 8008ee8:	f104 0a1a 	add.w	sl, r4, #26
 8008eec:	45c8      	cmp	r8, r9
 8008eee:	dc09      	bgt.n	8008f04 <_printf_float+0x250>
 8008ef0:	6823      	ldr	r3, [r4, #0]
 8008ef2:	079b      	lsls	r3, r3, #30
 8008ef4:	f100 8103 	bmi.w	80090fe <_printf_float+0x44a>
 8008ef8:	68e0      	ldr	r0, [r4, #12]
 8008efa:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008efc:	4298      	cmp	r0, r3
 8008efe:	bfb8      	it	lt
 8008f00:	4618      	movlt	r0, r3
 8008f02:	e734      	b.n	8008d6e <_printf_float+0xba>
 8008f04:	2301      	movs	r3, #1
 8008f06:	4652      	mov	r2, sl
 8008f08:	4631      	mov	r1, r6
 8008f0a:	4628      	mov	r0, r5
 8008f0c:	47b8      	blx	r7
 8008f0e:	3001      	adds	r0, #1
 8008f10:	f43f af2b 	beq.w	8008d6a <_printf_float+0xb6>
 8008f14:	f109 0901 	add.w	r9, r9, #1
 8008f18:	e7e8      	b.n	8008eec <_printf_float+0x238>
 8008f1a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008f1c:	2b00      	cmp	r3, #0
 8008f1e:	dc39      	bgt.n	8008f94 <_printf_float+0x2e0>
 8008f20:	4a1b      	ldr	r2, [pc, #108]	@ (8008f90 <_printf_float+0x2dc>)
 8008f22:	2301      	movs	r3, #1
 8008f24:	4631      	mov	r1, r6
 8008f26:	4628      	mov	r0, r5
 8008f28:	47b8      	blx	r7
 8008f2a:	3001      	adds	r0, #1
 8008f2c:	f43f af1d 	beq.w	8008d6a <_printf_float+0xb6>
 8008f30:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8008f34:	ea59 0303 	orrs.w	r3, r9, r3
 8008f38:	d102      	bne.n	8008f40 <_printf_float+0x28c>
 8008f3a:	6823      	ldr	r3, [r4, #0]
 8008f3c:	07d9      	lsls	r1, r3, #31
 8008f3e:	d5d7      	bpl.n	8008ef0 <_printf_float+0x23c>
 8008f40:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008f44:	4631      	mov	r1, r6
 8008f46:	4628      	mov	r0, r5
 8008f48:	47b8      	blx	r7
 8008f4a:	3001      	adds	r0, #1
 8008f4c:	f43f af0d 	beq.w	8008d6a <_printf_float+0xb6>
 8008f50:	f04f 0a00 	mov.w	sl, #0
 8008f54:	f104 0b1a 	add.w	fp, r4, #26
 8008f58:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008f5a:	425b      	negs	r3, r3
 8008f5c:	4553      	cmp	r3, sl
 8008f5e:	dc01      	bgt.n	8008f64 <_printf_float+0x2b0>
 8008f60:	464b      	mov	r3, r9
 8008f62:	e793      	b.n	8008e8c <_printf_float+0x1d8>
 8008f64:	2301      	movs	r3, #1
 8008f66:	465a      	mov	r2, fp
 8008f68:	4631      	mov	r1, r6
 8008f6a:	4628      	mov	r0, r5
 8008f6c:	47b8      	blx	r7
 8008f6e:	3001      	adds	r0, #1
 8008f70:	f43f aefb 	beq.w	8008d6a <_printf_float+0xb6>
 8008f74:	f10a 0a01 	add.w	sl, sl, #1
 8008f78:	e7ee      	b.n	8008f58 <_printf_float+0x2a4>
 8008f7a:	bf00      	nop
 8008f7c:	7fefffff 	.word	0x7fefffff
 8008f80:	0800d585 	.word	0x0800d585
 8008f84:	0800d589 	.word	0x0800d589
 8008f88:	0800d58d 	.word	0x0800d58d
 8008f8c:	0800d591 	.word	0x0800d591
 8008f90:	0800d595 	.word	0x0800d595
 8008f94:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8008f96:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8008f9a:	4553      	cmp	r3, sl
 8008f9c:	bfa8      	it	ge
 8008f9e:	4653      	movge	r3, sl
 8008fa0:	2b00      	cmp	r3, #0
 8008fa2:	4699      	mov	r9, r3
 8008fa4:	dc36      	bgt.n	8009014 <_printf_float+0x360>
 8008fa6:	f04f 0b00 	mov.w	fp, #0
 8008faa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008fae:	f104 021a 	add.w	r2, r4, #26
 8008fb2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8008fb4:	9306      	str	r3, [sp, #24]
 8008fb6:	eba3 0309 	sub.w	r3, r3, r9
 8008fba:	455b      	cmp	r3, fp
 8008fbc:	dc31      	bgt.n	8009022 <_printf_float+0x36e>
 8008fbe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008fc0:	459a      	cmp	sl, r3
 8008fc2:	dc3a      	bgt.n	800903a <_printf_float+0x386>
 8008fc4:	6823      	ldr	r3, [r4, #0]
 8008fc6:	07da      	lsls	r2, r3, #31
 8008fc8:	d437      	bmi.n	800903a <_printf_float+0x386>
 8008fca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008fcc:	ebaa 0903 	sub.w	r9, sl, r3
 8008fd0:	9b06      	ldr	r3, [sp, #24]
 8008fd2:	ebaa 0303 	sub.w	r3, sl, r3
 8008fd6:	4599      	cmp	r9, r3
 8008fd8:	bfa8      	it	ge
 8008fda:	4699      	movge	r9, r3
 8008fdc:	f1b9 0f00 	cmp.w	r9, #0
 8008fe0:	dc33      	bgt.n	800904a <_printf_float+0x396>
 8008fe2:	f04f 0800 	mov.w	r8, #0
 8008fe6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008fea:	f104 0b1a 	add.w	fp, r4, #26
 8008fee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008ff0:	ebaa 0303 	sub.w	r3, sl, r3
 8008ff4:	eba3 0309 	sub.w	r3, r3, r9
 8008ff8:	4543      	cmp	r3, r8
 8008ffa:	f77f af79 	ble.w	8008ef0 <_printf_float+0x23c>
 8008ffe:	2301      	movs	r3, #1
 8009000:	465a      	mov	r2, fp
 8009002:	4631      	mov	r1, r6
 8009004:	4628      	mov	r0, r5
 8009006:	47b8      	blx	r7
 8009008:	3001      	adds	r0, #1
 800900a:	f43f aeae 	beq.w	8008d6a <_printf_float+0xb6>
 800900e:	f108 0801 	add.w	r8, r8, #1
 8009012:	e7ec      	b.n	8008fee <_printf_float+0x33a>
 8009014:	4642      	mov	r2, r8
 8009016:	4631      	mov	r1, r6
 8009018:	4628      	mov	r0, r5
 800901a:	47b8      	blx	r7
 800901c:	3001      	adds	r0, #1
 800901e:	d1c2      	bne.n	8008fa6 <_printf_float+0x2f2>
 8009020:	e6a3      	b.n	8008d6a <_printf_float+0xb6>
 8009022:	2301      	movs	r3, #1
 8009024:	4631      	mov	r1, r6
 8009026:	4628      	mov	r0, r5
 8009028:	9206      	str	r2, [sp, #24]
 800902a:	47b8      	blx	r7
 800902c:	3001      	adds	r0, #1
 800902e:	f43f ae9c 	beq.w	8008d6a <_printf_float+0xb6>
 8009032:	9a06      	ldr	r2, [sp, #24]
 8009034:	f10b 0b01 	add.w	fp, fp, #1
 8009038:	e7bb      	b.n	8008fb2 <_printf_float+0x2fe>
 800903a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800903e:	4631      	mov	r1, r6
 8009040:	4628      	mov	r0, r5
 8009042:	47b8      	blx	r7
 8009044:	3001      	adds	r0, #1
 8009046:	d1c0      	bne.n	8008fca <_printf_float+0x316>
 8009048:	e68f      	b.n	8008d6a <_printf_float+0xb6>
 800904a:	9a06      	ldr	r2, [sp, #24]
 800904c:	464b      	mov	r3, r9
 800904e:	4442      	add	r2, r8
 8009050:	4631      	mov	r1, r6
 8009052:	4628      	mov	r0, r5
 8009054:	47b8      	blx	r7
 8009056:	3001      	adds	r0, #1
 8009058:	d1c3      	bne.n	8008fe2 <_printf_float+0x32e>
 800905a:	e686      	b.n	8008d6a <_printf_float+0xb6>
 800905c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8009060:	f1ba 0f01 	cmp.w	sl, #1
 8009064:	dc01      	bgt.n	800906a <_printf_float+0x3b6>
 8009066:	07db      	lsls	r3, r3, #31
 8009068:	d536      	bpl.n	80090d8 <_printf_float+0x424>
 800906a:	2301      	movs	r3, #1
 800906c:	4642      	mov	r2, r8
 800906e:	4631      	mov	r1, r6
 8009070:	4628      	mov	r0, r5
 8009072:	47b8      	blx	r7
 8009074:	3001      	adds	r0, #1
 8009076:	f43f ae78 	beq.w	8008d6a <_printf_float+0xb6>
 800907a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800907e:	4631      	mov	r1, r6
 8009080:	4628      	mov	r0, r5
 8009082:	47b8      	blx	r7
 8009084:	3001      	adds	r0, #1
 8009086:	f43f ae70 	beq.w	8008d6a <_printf_float+0xb6>
 800908a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800908e:	2200      	movs	r2, #0
 8009090:	2300      	movs	r3, #0
 8009092:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009096:	f7f7 fd1f 	bl	8000ad8 <__aeabi_dcmpeq>
 800909a:	b9c0      	cbnz	r0, 80090ce <_printf_float+0x41a>
 800909c:	4653      	mov	r3, sl
 800909e:	f108 0201 	add.w	r2, r8, #1
 80090a2:	4631      	mov	r1, r6
 80090a4:	4628      	mov	r0, r5
 80090a6:	47b8      	blx	r7
 80090a8:	3001      	adds	r0, #1
 80090aa:	d10c      	bne.n	80090c6 <_printf_float+0x412>
 80090ac:	e65d      	b.n	8008d6a <_printf_float+0xb6>
 80090ae:	2301      	movs	r3, #1
 80090b0:	465a      	mov	r2, fp
 80090b2:	4631      	mov	r1, r6
 80090b4:	4628      	mov	r0, r5
 80090b6:	47b8      	blx	r7
 80090b8:	3001      	adds	r0, #1
 80090ba:	f43f ae56 	beq.w	8008d6a <_printf_float+0xb6>
 80090be:	f108 0801 	add.w	r8, r8, #1
 80090c2:	45d0      	cmp	r8, sl
 80090c4:	dbf3      	blt.n	80090ae <_printf_float+0x3fa>
 80090c6:	464b      	mov	r3, r9
 80090c8:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80090cc:	e6df      	b.n	8008e8e <_printf_float+0x1da>
 80090ce:	f04f 0800 	mov.w	r8, #0
 80090d2:	f104 0b1a 	add.w	fp, r4, #26
 80090d6:	e7f4      	b.n	80090c2 <_printf_float+0x40e>
 80090d8:	2301      	movs	r3, #1
 80090da:	4642      	mov	r2, r8
 80090dc:	e7e1      	b.n	80090a2 <_printf_float+0x3ee>
 80090de:	2301      	movs	r3, #1
 80090e0:	464a      	mov	r2, r9
 80090e2:	4631      	mov	r1, r6
 80090e4:	4628      	mov	r0, r5
 80090e6:	47b8      	blx	r7
 80090e8:	3001      	adds	r0, #1
 80090ea:	f43f ae3e 	beq.w	8008d6a <_printf_float+0xb6>
 80090ee:	f108 0801 	add.w	r8, r8, #1
 80090f2:	68e3      	ldr	r3, [r4, #12]
 80090f4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80090f6:	1a5b      	subs	r3, r3, r1
 80090f8:	4543      	cmp	r3, r8
 80090fa:	dcf0      	bgt.n	80090de <_printf_float+0x42a>
 80090fc:	e6fc      	b.n	8008ef8 <_printf_float+0x244>
 80090fe:	f04f 0800 	mov.w	r8, #0
 8009102:	f104 0919 	add.w	r9, r4, #25
 8009106:	e7f4      	b.n	80090f2 <_printf_float+0x43e>

08009108 <_printf_common>:
 8009108:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800910c:	4616      	mov	r6, r2
 800910e:	4698      	mov	r8, r3
 8009110:	688a      	ldr	r2, [r1, #8]
 8009112:	690b      	ldr	r3, [r1, #16]
 8009114:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009118:	4293      	cmp	r3, r2
 800911a:	bfb8      	it	lt
 800911c:	4613      	movlt	r3, r2
 800911e:	6033      	str	r3, [r6, #0]
 8009120:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009124:	4607      	mov	r7, r0
 8009126:	460c      	mov	r4, r1
 8009128:	b10a      	cbz	r2, 800912e <_printf_common+0x26>
 800912a:	3301      	adds	r3, #1
 800912c:	6033      	str	r3, [r6, #0]
 800912e:	6823      	ldr	r3, [r4, #0]
 8009130:	0699      	lsls	r1, r3, #26
 8009132:	bf42      	ittt	mi
 8009134:	6833      	ldrmi	r3, [r6, #0]
 8009136:	3302      	addmi	r3, #2
 8009138:	6033      	strmi	r3, [r6, #0]
 800913a:	6825      	ldr	r5, [r4, #0]
 800913c:	f015 0506 	ands.w	r5, r5, #6
 8009140:	d106      	bne.n	8009150 <_printf_common+0x48>
 8009142:	f104 0a19 	add.w	sl, r4, #25
 8009146:	68e3      	ldr	r3, [r4, #12]
 8009148:	6832      	ldr	r2, [r6, #0]
 800914a:	1a9b      	subs	r3, r3, r2
 800914c:	42ab      	cmp	r3, r5
 800914e:	dc26      	bgt.n	800919e <_printf_common+0x96>
 8009150:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009154:	6822      	ldr	r2, [r4, #0]
 8009156:	3b00      	subs	r3, #0
 8009158:	bf18      	it	ne
 800915a:	2301      	movne	r3, #1
 800915c:	0692      	lsls	r2, r2, #26
 800915e:	d42b      	bmi.n	80091b8 <_printf_common+0xb0>
 8009160:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009164:	4641      	mov	r1, r8
 8009166:	4638      	mov	r0, r7
 8009168:	47c8      	blx	r9
 800916a:	3001      	adds	r0, #1
 800916c:	d01e      	beq.n	80091ac <_printf_common+0xa4>
 800916e:	6823      	ldr	r3, [r4, #0]
 8009170:	6922      	ldr	r2, [r4, #16]
 8009172:	f003 0306 	and.w	r3, r3, #6
 8009176:	2b04      	cmp	r3, #4
 8009178:	bf02      	ittt	eq
 800917a:	68e5      	ldreq	r5, [r4, #12]
 800917c:	6833      	ldreq	r3, [r6, #0]
 800917e:	1aed      	subeq	r5, r5, r3
 8009180:	68a3      	ldr	r3, [r4, #8]
 8009182:	bf0c      	ite	eq
 8009184:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009188:	2500      	movne	r5, #0
 800918a:	4293      	cmp	r3, r2
 800918c:	bfc4      	itt	gt
 800918e:	1a9b      	subgt	r3, r3, r2
 8009190:	18ed      	addgt	r5, r5, r3
 8009192:	2600      	movs	r6, #0
 8009194:	341a      	adds	r4, #26
 8009196:	42b5      	cmp	r5, r6
 8009198:	d11a      	bne.n	80091d0 <_printf_common+0xc8>
 800919a:	2000      	movs	r0, #0
 800919c:	e008      	b.n	80091b0 <_printf_common+0xa8>
 800919e:	2301      	movs	r3, #1
 80091a0:	4652      	mov	r2, sl
 80091a2:	4641      	mov	r1, r8
 80091a4:	4638      	mov	r0, r7
 80091a6:	47c8      	blx	r9
 80091a8:	3001      	adds	r0, #1
 80091aa:	d103      	bne.n	80091b4 <_printf_common+0xac>
 80091ac:	f04f 30ff 	mov.w	r0, #4294967295
 80091b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80091b4:	3501      	adds	r5, #1
 80091b6:	e7c6      	b.n	8009146 <_printf_common+0x3e>
 80091b8:	18e1      	adds	r1, r4, r3
 80091ba:	1c5a      	adds	r2, r3, #1
 80091bc:	2030      	movs	r0, #48	@ 0x30
 80091be:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80091c2:	4422      	add	r2, r4
 80091c4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80091c8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80091cc:	3302      	adds	r3, #2
 80091ce:	e7c7      	b.n	8009160 <_printf_common+0x58>
 80091d0:	2301      	movs	r3, #1
 80091d2:	4622      	mov	r2, r4
 80091d4:	4641      	mov	r1, r8
 80091d6:	4638      	mov	r0, r7
 80091d8:	47c8      	blx	r9
 80091da:	3001      	adds	r0, #1
 80091dc:	d0e6      	beq.n	80091ac <_printf_common+0xa4>
 80091de:	3601      	adds	r6, #1
 80091e0:	e7d9      	b.n	8009196 <_printf_common+0x8e>
	...

080091e4 <_printf_i>:
 80091e4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80091e8:	7e0f      	ldrb	r7, [r1, #24]
 80091ea:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80091ec:	2f78      	cmp	r7, #120	@ 0x78
 80091ee:	4691      	mov	r9, r2
 80091f0:	4680      	mov	r8, r0
 80091f2:	460c      	mov	r4, r1
 80091f4:	469a      	mov	sl, r3
 80091f6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80091fa:	d807      	bhi.n	800920c <_printf_i+0x28>
 80091fc:	2f62      	cmp	r7, #98	@ 0x62
 80091fe:	d80a      	bhi.n	8009216 <_printf_i+0x32>
 8009200:	2f00      	cmp	r7, #0
 8009202:	f000 80d2 	beq.w	80093aa <_printf_i+0x1c6>
 8009206:	2f58      	cmp	r7, #88	@ 0x58
 8009208:	f000 80b9 	beq.w	800937e <_printf_i+0x19a>
 800920c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009210:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009214:	e03a      	b.n	800928c <_printf_i+0xa8>
 8009216:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800921a:	2b15      	cmp	r3, #21
 800921c:	d8f6      	bhi.n	800920c <_printf_i+0x28>
 800921e:	a101      	add	r1, pc, #4	@ (adr r1, 8009224 <_printf_i+0x40>)
 8009220:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009224:	0800927d 	.word	0x0800927d
 8009228:	08009291 	.word	0x08009291
 800922c:	0800920d 	.word	0x0800920d
 8009230:	0800920d 	.word	0x0800920d
 8009234:	0800920d 	.word	0x0800920d
 8009238:	0800920d 	.word	0x0800920d
 800923c:	08009291 	.word	0x08009291
 8009240:	0800920d 	.word	0x0800920d
 8009244:	0800920d 	.word	0x0800920d
 8009248:	0800920d 	.word	0x0800920d
 800924c:	0800920d 	.word	0x0800920d
 8009250:	08009391 	.word	0x08009391
 8009254:	080092bb 	.word	0x080092bb
 8009258:	0800934b 	.word	0x0800934b
 800925c:	0800920d 	.word	0x0800920d
 8009260:	0800920d 	.word	0x0800920d
 8009264:	080093b3 	.word	0x080093b3
 8009268:	0800920d 	.word	0x0800920d
 800926c:	080092bb 	.word	0x080092bb
 8009270:	0800920d 	.word	0x0800920d
 8009274:	0800920d 	.word	0x0800920d
 8009278:	08009353 	.word	0x08009353
 800927c:	6833      	ldr	r3, [r6, #0]
 800927e:	1d1a      	adds	r2, r3, #4
 8009280:	681b      	ldr	r3, [r3, #0]
 8009282:	6032      	str	r2, [r6, #0]
 8009284:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009288:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800928c:	2301      	movs	r3, #1
 800928e:	e09d      	b.n	80093cc <_printf_i+0x1e8>
 8009290:	6833      	ldr	r3, [r6, #0]
 8009292:	6820      	ldr	r0, [r4, #0]
 8009294:	1d19      	adds	r1, r3, #4
 8009296:	6031      	str	r1, [r6, #0]
 8009298:	0606      	lsls	r6, r0, #24
 800929a:	d501      	bpl.n	80092a0 <_printf_i+0xbc>
 800929c:	681d      	ldr	r5, [r3, #0]
 800929e:	e003      	b.n	80092a8 <_printf_i+0xc4>
 80092a0:	0645      	lsls	r5, r0, #25
 80092a2:	d5fb      	bpl.n	800929c <_printf_i+0xb8>
 80092a4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80092a8:	2d00      	cmp	r5, #0
 80092aa:	da03      	bge.n	80092b4 <_printf_i+0xd0>
 80092ac:	232d      	movs	r3, #45	@ 0x2d
 80092ae:	426d      	negs	r5, r5
 80092b0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80092b4:	4859      	ldr	r0, [pc, #356]	@ (800941c <_printf_i+0x238>)
 80092b6:	230a      	movs	r3, #10
 80092b8:	e011      	b.n	80092de <_printf_i+0xfa>
 80092ba:	6821      	ldr	r1, [r4, #0]
 80092bc:	6833      	ldr	r3, [r6, #0]
 80092be:	0608      	lsls	r0, r1, #24
 80092c0:	f853 5b04 	ldr.w	r5, [r3], #4
 80092c4:	d402      	bmi.n	80092cc <_printf_i+0xe8>
 80092c6:	0649      	lsls	r1, r1, #25
 80092c8:	bf48      	it	mi
 80092ca:	b2ad      	uxthmi	r5, r5
 80092cc:	2f6f      	cmp	r7, #111	@ 0x6f
 80092ce:	4853      	ldr	r0, [pc, #332]	@ (800941c <_printf_i+0x238>)
 80092d0:	6033      	str	r3, [r6, #0]
 80092d2:	bf14      	ite	ne
 80092d4:	230a      	movne	r3, #10
 80092d6:	2308      	moveq	r3, #8
 80092d8:	2100      	movs	r1, #0
 80092da:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80092de:	6866      	ldr	r6, [r4, #4]
 80092e0:	60a6      	str	r6, [r4, #8]
 80092e2:	2e00      	cmp	r6, #0
 80092e4:	bfa2      	ittt	ge
 80092e6:	6821      	ldrge	r1, [r4, #0]
 80092e8:	f021 0104 	bicge.w	r1, r1, #4
 80092ec:	6021      	strge	r1, [r4, #0]
 80092ee:	b90d      	cbnz	r5, 80092f4 <_printf_i+0x110>
 80092f0:	2e00      	cmp	r6, #0
 80092f2:	d04b      	beq.n	800938c <_printf_i+0x1a8>
 80092f4:	4616      	mov	r6, r2
 80092f6:	fbb5 f1f3 	udiv	r1, r5, r3
 80092fa:	fb03 5711 	mls	r7, r3, r1, r5
 80092fe:	5dc7      	ldrb	r7, [r0, r7]
 8009300:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009304:	462f      	mov	r7, r5
 8009306:	42bb      	cmp	r3, r7
 8009308:	460d      	mov	r5, r1
 800930a:	d9f4      	bls.n	80092f6 <_printf_i+0x112>
 800930c:	2b08      	cmp	r3, #8
 800930e:	d10b      	bne.n	8009328 <_printf_i+0x144>
 8009310:	6823      	ldr	r3, [r4, #0]
 8009312:	07df      	lsls	r7, r3, #31
 8009314:	d508      	bpl.n	8009328 <_printf_i+0x144>
 8009316:	6923      	ldr	r3, [r4, #16]
 8009318:	6861      	ldr	r1, [r4, #4]
 800931a:	4299      	cmp	r1, r3
 800931c:	bfde      	ittt	le
 800931e:	2330      	movle	r3, #48	@ 0x30
 8009320:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009324:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009328:	1b92      	subs	r2, r2, r6
 800932a:	6122      	str	r2, [r4, #16]
 800932c:	f8cd a000 	str.w	sl, [sp]
 8009330:	464b      	mov	r3, r9
 8009332:	aa03      	add	r2, sp, #12
 8009334:	4621      	mov	r1, r4
 8009336:	4640      	mov	r0, r8
 8009338:	f7ff fee6 	bl	8009108 <_printf_common>
 800933c:	3001      	adds	r0, #1
 800933e:	d14a      	bne.n	80093d6 <_printf_i+0x1f2>
 8009340:	f04f 30ff 	mov.w	r0, #4294967295
 8009344:	b004      	add	sp, #16
 8009346:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800934a:	6823      	ldr	r3, [r4, #0]
 800934c:	f043 0320 	orr.w	r3, r3, #32
 8009350:	6023      	str	r3, [r4, #0]
 8009352:	4833      	ldr	r0, [pc, #204]	@ (8009420 <_printf_i+0x23c>)
 8009354:	2778      	movs	r7, #120	@ 0x78
 8009356:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800935a:	6823      	ldr	r3, [r4, #0]
 800935c:	6831      	ldr	r1, [r6, #0]
 800935e:	061f      	lsls	r7, r3, #24
 8009360:	f851 5b04 	ldr.w	r5, [r1], #4
 8009364:	d402      	bmi.n	800936c <_printf_i+0x188>
 8009366:	065f      	lsls	r7, r3, #25
 8009368:	bf48      	it	mi
 800936a:	b2ad      	uxthmi	r5, r5
 800936c:	6031      	str	r1, [r6, #0]
 800936e:	07d9      	lsls	r1, r3, #31
 8009370:	bf44      	itt	mi
 8009372:	f043 0320 	orrmi.w	r3, r3, #32
 8009376:	6023      	strmi	r3, [r4, #0]
 8009378:	b11d      	cbz	r5, 8009382 <_printf_i+0x19e>
 800937a:	2310      	movs	r3, #16
 800937c:	e7ac      	b.n	80092d8 <_printf_i+0xf4>
 800937e:	4827      	ldr	r0, [pc, #156]	@ (800941c <_printf_i+0x238>)
 8009380:	e7e9      	b.n	8009356 <_printf_i+0x172>
 8009382:	6823      	ldr	r3, [r4, #0]
 8009384:	f023 0320 	bic.w	r3, r3, #32
 8009388:	6023      	str	r3, [r4, #0]
 800938a:	e7f6      	b.n	800937a <_printf_i+0x196>
 800938c:	4616      	mov	r6, r2
 800938e:	e7bd      	b.n	800930c <_printf_i+0x128>
 8009390:	6833      	ldr	r3, [r6, #0]
 8009392:	6825      	ldr	r5, [r4, #0]
 8009394:	6961      	ldr	r1, [r4, #20]
 8009396:	1d18      	adds	r0, r3, #4
 8009398:	6030      	str	r0, [r6, #0]
 800939a:	062e      	lsls	r6, r5, #24
 800939c:	681b      	ldr	r3, [r3, #0]
 800939e:	d501      	bpl.n	80093a4 <_printf_i+0x1c0>
 80093a0:	6019      	str	r1, [r3, #0]
 80093a2:	e002      	b.n	80093aa <_printf_i+0x1c6>
 80093a4:	0668      	lsls	r0, r5, #25
 80093a6:	d5fb      	bpl.n	80093a0 <_printf_i+0x1bc>
 80093a8:	8019      	strh	r1, [r3, #0]
 80093aa:	2300      	movs	r3, #0
 80093ac:	6123      	str	r3, [r4, #16]
 80093ae:	4616      	mov	r6, r2
 80093b0:	e7bc      	b.n	800932c <_printf_i+0x148>
 80093b2:	6833      	ldr	r3, [r6, #0]
 80093b4:	1d1a      	adds	r2, r3, #4
 80093b6:	6032      	str	r2, [r6, #0]
 80093b8:	681e      	ldr	r6, [r3, #0]
 80093ba:	6862      	ldr	r2, [r4, #4]
 80093bc:	2100      	movs	r1, #0
 80093be:	4630      	mov	r0, r6
 80093c0:	f7f6 ff0e 	bl	80001e0 <memchr>
 80093c4:	b108      	cbz	r0, 80093ca <_printf_i+0x1e6>
 80093c6:	1b80      	subs	r0, r0, r6
 80093c8:	6060      	str	r0, [r4, #4]
 80093ca:	6863      	ldr	r3, [r4, #4]
 80093cc:	6123      	str	r3, [r4, #16]
 80093ce:	2300      	movs	r3, #0
 80093d0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80093d4:	e7aa      	b.n	800932c <_printf_i+0x148>
 80093d6:	6923      	ldr	r3, [r4, #16]
 80093d8:	4632      	mov	r2, r6
 80093da:	4649      	mov	r1, r9
 80093dc:	4640      	mov	r0, r8
 80093de:	47d0      	blx	sl
 80093e0:	3001      	adds	r0, #1
 80093e2:	d0ad      	beq.n	8009340 <_printf_i+0x15c>
 80093e4:	6823      	ldr	r3, [r4, #0]
 80093e6:	079b      	lsls	r3, r3, #30
 80093e8:	d413      	bmi.n	8009412 <_printf_i+0x22e>
 80093ea:	68e0      	ldr	r0, [r4, #12]
 80093ec:	9b03      	ldr	r3, [sp, #12]
 80093ee:	4298      	cmp	r0, r3
 80093f0:	bfb8      	it	lt
 80093f2:	4618      	movlt	r0, r3
 80093f4:	e7a6      	b.n	8009344 <_printf_i+0x160>
 80093f6:	2301      	movs	r3, #1
 80093f8:	4632      	mov	r2, r6
 80093fa:	4649      	mov	r1, r9
 80093fc:	4640      	mov	r0, r8
 80093fe:	47d0      	blx	sl
 8009400:	3001      	adds	r0, #1
 8009402:	d09d      	beq.n	8009340 <_printf_i+0x15c>
 8009404:	3501      	adds	r5, #1
 8009406:	68e3      	ldr	r3, [r4, #12]
 8009408:	9903      	ldr	r1, [sp, #12]
 800940a:	1a5b      	subs	r3, r3, r1
 800940c:	42ab      	cmp	r3, r5
 800940e:	dcf2      	bgt.n	80093f6 <_printf_i+0x212>
 8009410:	e7eb      	b.n	80093ea <_printf_i+0x206>
 8009412:	2500      	movs	r5, #0
 8009414:	f104 0619 	add.w	r6, r4, #25
 8009418:	e7f5      	b.n	8009406 <_printf_i+0x222>
 800941a:	bf00      	nop
 800941c:	0800d597 	.word	0x0800d597
 8009420:	0800d5a8 	.word	0x0800d5a8

08009424 <_scanf_float>:
 8009424:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009428:	b087      	sub	sp, #28
 800942a:	4617      	mov	r7, r2
 800942c:	9303      	str	r3, [sp, #12]
 800942e:	688b      	ldr	r3, [r1, #8]
 8009430:	1e5a      	subs	r2, r3, #1
 8009432:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8009436:	bf81      	itttt	hi
 8009438:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800943c:	eb03 0b05 	addhi.w	fp, r3, r5
 8009440:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8009444:	608b      	strhi	r3, [r1, #8]
 8009446:	680b      	ldr	r3, [r1, #0]
 8009448:	460a      	mov	r2, r1
 800944a:	f04f 0500 	mov.w	r5, #0
 800944e:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8009452:	f842 3b1c 	str.w	r3, [r2], #28
 8009456:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800945a:	4680      	mov	r8, r0
 800945c:	460c      	mov	r4, r1
 800945e:	bf98      	it	ls
 8009460:	f04f 0b00 	movls.w	fp, #0
 8009464:	9201      	str	r2, [sp, #4]
 8009466:	4616      	mov	r6, r2
 8009468:	46aa      	mov	sl, r5
 800946a:	46a9      	mov	r9, r5
 800946c:	9502      	str	r5, [sp, #8]
 800946e:	68a2      	ldr	r2, [r4, #8]
 8009470:	b152      	cbz	r2, 8009488 <_scanf_float+0x64>
 8009472:	683b      	ldr	r3, [r7, #0]
 8009474:	781b      	ldrb	r3, [r3, #0]
 8009476:	2b4e      	cmp	r3, #78	@ 0x4e
 8009478:	d864      	bhi.n	8009544 <_scanf_float+0x120>
 800947a:	2b40      	cmp	r3, #64	@ 0x40
 800947c:	d83c      	bhi.n	80094f8 <_scanf_float+0xd4>
 800947e:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8009482:	b2c8      	uxtb	r0, r1
 8009484:	280e      	cmp	r0, #14
 8009486:	d93a      	bls.n	80094fe <_scanf_float+0xda>
 8009488:	f1b9 0f00 	cmp.w	r9, #0
 800948c:	d003      	beq.n	8009496 <_scanf_float+0x72>
 800948e:	6823      	ldr	r3, [r4, #0]
 8009490:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009494:	6023      	str	r3, [r4, #0]
 8009496:	f10a 3aff 	add.w	sl, sl, #4294967295
 800949a:	f1ba 0f01 	cmp.w	sl, #1
 800949e:	f200 8117 	bhi.w	80096d0 <_scanf_float+0x2ac>
 80094a2:	9b01      	ldr	r3, [sp, #4]
 80094a4:	429e      	cmp	r6, r3
 80094a6:	f200 8108 	bhi.w	80096ba <_scanf_float+0x296>
 80094aa:	2001      	movs	r0, #1
 80094ac:	b007      	add	sp, #28
 80094ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80094b2:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 80094b6:	2a0d      	cmp	r2, #13
 80094b8:	d8e6      	bhi.n	8009488 <_scanf_float+0x64>
 80094ba:	a101      	add	r1, pc, #4	@ (adr r1, 80094c0 <_scanf_float+0x9c>)
 80094bc:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80094c0:	08009607 	.word	0x08009607
 80094c4:	08009489 	.word	0x08009489
 80094c8:	08009489 	.word	0x08009489
 80094cc:	08009489 	.word	0x08009489
 80094d0:	08009667 	.word	0x08009667
 80094d4:	0800963f 	.word	0x0800963f
 80094d8:	08009489 	.word	0x08009489
 80094dc:	08009489 	.word	0x08009489
 80094e0:	08009615 	.word	0x08009615
 80094e4:	08009489 	.word	0x08009489
 80094e8:	08009489 	.word	0x08009489
 80094ec:	08009489 	.word	0x08009489
 80094f0:	08009489 	.word	0x08009489
 80094f4:	080095cd 	.word	0x080095cd
 80094f8:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 80094fc:	e7db      	b.n	80094b6 <_scanf_float+0x92>
 80094fe:	290e      	cmp	r1, #14
 8009500:	d8c2      	bhi.n	8009488 <_scanf_float+0x64>
 8009502:	a001      	add	r0, pc, #4	@ (adr r0, 8009508 <_scanf_float+0xe4>)
 8009504:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8009508:	080095bd 	.word	0x080095bd
 800950c:	08009489 	.word	0x08009489
 8009510:	080095bd 	.word	0x080095bd
 8009514:	08009653 	.word	0x08009653
 8009518:	08009489 	.word	0x08009489
 800951c:	08009565 	.word	0x08009565
 8009520:	080095a3 	.word	0x080095a3
 8009524:	080095a3 	.word	0x080095a3
 8009528:	080095a3 	.word	0x080095a3
 800952c:	080095a3 	.word	0x080095a3
 8009530:	080095a3 	.word	0x080095a3
 8009534:	080095a3 	.word	0x080095a3
 8009538:	080095a3 	.word	0x080095a3
 800953c:	080095a3 	.word	0x080095a3
 8009540:	080095a3 	.word	0x080095a3
 8009544:	2b6e      	cmp	r3, #110	@ 0x6e
 8009546:	d809      	bhi.n	800955c <_scanf_float+0x138>
 8009548:	2b60      	cmp	r3, #96	@ 0x60
 800954a:	d8b2      	bhi.n	80094b2 <_scanf_float+0x8e>
 800954c:	2b54      	cmp	r3, #84	@ 0x54
 800954e:	d07b      	beq.n	8009648 <_scanf_float+0x224>
 8009550:	2b59      	cmp	r3, #89	@ 0x59
 8009552:	d199      	bne.n	8009488 <_scanf_float+0x64>
 8009554:	2d07      	cmp	r5, #7
 8009556:	d197      	bne.n	8009488 <_scanf_float+0x64>
 8009558:	2508      	movs	r5, #8
 800955a:	e02c      	b.n	80095b6 <_scanf_float+0x192>
 800955c:	2b74      	cmp	r3, #116	@ 0x74
 800955e:	d073      	beq.n	8009648 <_scanf_float+0x224>
 8009560:	2b79      	cmp	r3, #121	@ 0x79
 8009562:	e7f6      	b.n	8009552 <_scanf_float+0x12e>
 8009564:	6821      	ldr	r1, [r4, #0]
 8009566:	05c8      	lsls	r0, r1, #23
 8009568:	d51b      	bpl.n	80095a2 <_scanf_float+0x17e>
 800956a:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800956e:	6021      	str	r1, [r4, #0]
 8009570:	f109 0901 	add.w	r9, r9, #1
 8009574:	f1bb 0f00 	cmp.w	fp, #0
 8009578:	d003      	beq.n	8009582 <_scanf_float+0x15e>
 800957a:	3201      	adds	r2, #1
 800957c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8009580:	60a2      	str	r2, [r4, #8]
 8009582:	68a3      	ldr	r3, [r4, #8]
 8009584:	3b01      	subs	r3, #1
 8009586:	60a3      	str	r3, [r4, #8]
 8009588:	6923      	ldr	r3, [r4, #16]
 800958a:	3301      	adds	r3, #1
 800958c:	6123      	str	r3, [r4, #16]
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	3b01      	subs	r3, #1
 8009592:	2b00      	cmp	r3, #0
 8009594:	607b      	str	r3, [r7, #4]
 8009596:	f340 8087 	ble.w	80096a8 <_scanf_float+0x284>
 800959a:	683b      	ldr	r3, [r7, #0]
 800959c:	3301      	adds	r3, #1
 800959e:	603b      	str	r3, [r7, #0]
 80095a0:	e765      	b.n	800946e <_scanf_float+0x4a>
 80095a2:	eb1a 0105 	adds.w	r1, sl, r5
 80095a6:	f47f af6f 	bne.w	8009488 <_scanf_float+0x64>
 80095aa:	6822      	ldr	r2, [r4, #0]
 80095ac:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 80095b0:	6022      	str	r2, [r4, #0]
 80095b2:	460d      	mov	r5, r1
 80095b4:	468a      	mov	sl, r1
 80095b6:	f806 3b01 	strb.w	r3, [r6], #1
 80095ba:	e7e2      	b.n	8009582 <_scanf_float+0x15e>
 80095bc:	6822      	ldr	r2, [r4, #0]
 80095be:	0610      	lsls	r0, r2, #24
 80095c0:	f57f af62 	bpl.w	8009488 <_scanf_float+0x64>
 80095c4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80095c8:	6022      	str	r2, [r4, #0]
 80095ca:	e7f4      	b.n	80095b6 <_scanf_float+0x192>
 80095cc:	f1ba 0f00 	cmp.w	sl, #0
 80095d0:	d10e      	bne.n	80095f0 <_scanf_float+0x1cc>
 80095d2:	f1b9 0f00 	cmp.w	r9, #0
 80095d6:	d10e      	bne.n	80095f6 <_scanf_float+0x1d2>
 80095d8:	6822      	ldr	r2, [r4, #0]
 80095da:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80095de:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80095e2:	d108      	bne.n	80095f6 <_scanf_float+0x1d2>
 80095e4:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80095e8:	6022      	str	r2, [r4, #0]
 80095ea:	f04f 0a01 	mov.w	sl, #1
 80095ee:	e7e2      	b.n	80095b6 <_scanf_float+0x192>
 80095f0:	f1ba 0f02 	cmp.w	sl, #2
 80095f4:	d055      	beq.n	80096a2 <_scanf_float+0x27e>
 80095f6:	2d01      	cmp	r5, #1
 80095f8:	d002      	beq.n	8009600 <_scanf_float+0x1dc>
 80095fa:	2d04      	cmp	r5, #4
 80095fc:	f47f af44 	bne.w	8009488 <_scanf_float+0x64>
 8009600:	3501      	adds	r5, #1
 8009602:	b2ed      	uxtb	r5, r5
 8009604:	e7d7      	b.n	80095b6 <_scanf_float+0x192>
 8009606:	f1ba 0f01 	cmp.w	sl, #1
 800960a:	f47f af3d 	bne.w	8009488 <_scanf_float+0x64>
 800960e:	f04f 0a02 	mov.w	sl, #2
 8009612:	e7d0      	b.n	80095b6 <_scanf_float+0x192>
 8009614:	b97d      	cbnz	r5, 8009636 <_scanf_float+0x212>
 8009616:	f1b9 0f00 	cmp.w	r9, #0
 800961a:	f47f af38 	bne.w	800948e <_scanf_float+0x6a>
 800961e:	6822      	ldr	r2, [r4, #0]
 8009620:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8009624:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8009628:	f040 8108 	bne.w	800983c <_scanf_float+0x418>
 800962c:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8009630:	6022      	str	r2, [r4, #0]
 8009632:	2501      	movs	r5, #1
 8009634:	e7bf      	b.n	80095b6 <_scanf_float+0x192>
 8009636:	2d03      	cmp	r5, #3
 8009638:	d0e2      	beq.n	8009600 <_scanf_float+0x1dc>
 800963a:	2d05      	cmp	r5, #5
 800963c:	e7de      	b.n	80095fc <_scanf_float+0x1d8>
 800963e:	2d02      	cmp	r5, #2
 8009640:	f47f af22 	bne.w	8009488 <_scanf_float+0x64>
 8009644:	2503      	movs	r5, #3
 8009646:	e7b6      	b.n	80095b6 <_scanf_float+0x192>
 8009648:	2d06      	cmp	r5, #6
 800964a:	f47f af1d 	bne.w	8009488 <_scanf_float+0x64>
 800964e:	2507      	movs	r5, #7
 8009650:	e7b1      	b.n	80095b6 <_scanf_float+0x192>
 8009652:	6822      	ldr	r2, [r4, #0]
 8009654:	0591      	lsls	r1, r2, #22
 8009656:	f57f af17 	bpl.w	8009488 <_scanf_float+0x64>
 800965a:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800965e:	6022      	str	r2, [r4, #0]
 8009660:	f8cd 9008 	str.w	r9, [sp, #8]
 8009664:	e7a7      	b.n	80095b6 <_scanf_float+0x192>
 8009666:	6822      	ldr	r2, [r4, #0]
 8009668:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800966c:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8009670:	d006      	beq.n	8009680 <_scanf_float+0x25c>
 8009672:	0550      	lsls	r0, r2, #21
 8009674:	f57f af08 	bpl.w	8009488 <_scanf_float+0x64>
 8009678:	f1b9 0f00 	cmp.w	r9, #0
 800967c:	f000 80de 	beq.w	800983c <_scanf_float+0x418>
 8009680:	0591      	lsls	r1, r2, #22
 8009682:	bf58      	it	pl
 8009684:	9902      	ldrpl	r1, [sp, #8]
 8009686:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800968a:	bf58      	it	pl
 800968c:	eba9 0101 	subpl.w	r1, r9, r1
 8009690:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8009694:	bf58      	it	pl
 8009696:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800969a:	6022      	str	r2, [r4, #0]
 800969c:	f04f 0900 	mov.w	r9, #0
 80096a0:	e789      	b.n	80095b6 <_scanf_float+0x192>
 80096a2:	f04f 0a03 	mov.w	sl, #3
 80096a6:	e786      	b.n	80095b6 <_scanf_float+0x192>
 80096a8:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80096ac:	4639      	mov	r1, r7
 80096ae:	4640      	mov	r0, r8
 80096b0:	4798      	blx	r3
 80096b2:	2800      	cmp	r0, #0
 80096b4:	f43f aedb 	beq.w	800946e <_scanf_float+0x4a>
 80096b8:	e6e6      	b.n	8009488 <_scanf_float+0x64>
 80096ba:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80096be:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80096c2:	463a      	mov	r2, r7
 80096c4:	4640      	mov	r0, r8
 80096c6:	4798      	blx	r3
 80096c8:	6923      	ldr	r3, [r4, #16]
 80096ca:	3b01      	subs	r3, #1
 80096cc:	6123      	str	r3, [r4, #16]
 80096ce:	e6e8      	b.n	80094a2 <_scanf_float+0x7e>
 80096d0:	1e6b      	subs	r3, r5, #1
 80096d2:	2b06      	cmp	r3, #6
 80096d4:	d824      	bhi.n	8009720 <_scanf_float+0x2fc>
 80096d6:	2d02      	cmp	r5, #2
 80096d8:	d836      	bhi.n	8009748 <_scanf_float+0x324>
 80096da:	9b01      	ldr	r3, [sp, #4]
 80096dc:	429e      	cmp	r6, r3
 80096de:	f67f aee4 	bls.w	80094aa <_scanf_float+0x86>
 80096e2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80096e6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80096ea:	463a      	mov	r2, r7
 80096ec:	4640      	mov	r0, r8
 80096ee:	4798      	blx	r3
 80096f0:	6923      	ldr	r3, [r4, #16]
 80096f2:	3b01      	subs	r3, #1
 80096f4:	6123      	str	r3, [r4, #16]
 80096f6:	e7f0      	b.n	80096da <_scanf_float+0x2b6>
 80096f8:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80096fc:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8009700:	463a      	mov	r2, r7
 8009702:	4640      	mov	r0, r8
 8009704:	4798      	blx	r3
 8009706:	6923      	ldr	r3, [r4, #16]
 8009708:	3b01      	subs	r3, #1
 800970a:	6123      	str	r3, [r4, #16]
 800970c:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009710:	fa5f fa8a 	uxtb.w	sl, sl
 8009714:	f1ba 0f02 	cmp.w	sl, #2
 8009718:	d1ee      	bne.n	80096f8 <_scanf_float+0x2d4>
 800971a:	3d03      	subs	r5, #3
 800971c:	b2ed      	uxtb	r5, r5
 800971e:	1b76      	subs	r6, r6, r5
 8009720:	6823      	ldr	r3, [r4, #0]
 8009722:	05da      	lsls	r2, r3, #23
 8009724:	d530      	bpl.n	8009788 <_scanf_float+0x364>
 8009726:	055b      	lsls	r3, r3, #21
 8009728:	d511      	bpl.n	800974e <_scanf_float+0x32a>
 800972a:	9b01      	ldr	r3, [sp, #4]
 800972c:	429e      	cmp	r6, r3
 800972e:	f67f aebc 	bls.w	80094aa <_scanf_float+0x86>
 8009732:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8009736:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800973a:	463a      	mov	r2, r7
 800973c:	4640      	mov	r0, r8
 800973e:	4798      	blx	r3
 8009740:	6923      	ldr	r3, [r4, #16]
 8009742:	3b01      	subs	r3, #1
 8009744:	6123      	str	r3, [r4, #16]
 8009746:	e7f0      	b.n	800972a <_scanf_float+0x306>
 8009748:	46aa      	mov	sl, r5
 800974a:	46b3      	mov	fp, r6
 800974c:	e7de      	b.n	800970c <_scanf_float+0x2e8>
 800974e:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8009752:	6923      	ldr	r3, [r4, #16]
 8009754:	2965      	cmp	r1, #101	@ 0x65
 8009756:	f103 33ff 	add.w	r3, r3, #4294967295
 800975a:	f106 35ff 	add.w	r5, r6, #4294967295
 800975e:	6123      	str	r3, [r4, #16]
 8009760:	d00c      	beq.n	800977c <_scanf_float+0x358>
 8009762:	2945      	cmp	r1, #69	@ 0x45
 8009764:	d00a      	beq.n	800977c <_scanf_float+0x358>
 8009766:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800976a:	463a      	mov	r2, r7
 800976c:	4640      	mov	r0, r8
 800976e:	4798      	blx	r3
 8009770:	6923      	ldr	r3, [r4, #16]
 8009772:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8009776:	3b01      	subs	r3, #1
 8009778:	1eb5      	subs	r5, r6, #2
 800977a:	6123      	str	r3, [r4, #16]
 800977c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8009780:	463a      	mov	r2, r7
 8009782:	4640      	mov	r0, r8
 8009784:	4798      	blx	r3
 8009786:	462e      	mov	r6, r5
 8009788:	6822      	ldr	r2, [r4, #0]
 800978a:	f012 0210 	ands.w	r2, r2, #16
 800978e:	d001      	beq.n	8009794 <_scanf_float+0x370>
 8009790:	2000      	movs	r0, #0
 8009792:	e68b      	b.n	80094ac <_scanf_float+0x88>
 8009794:	7032      	strb	r2, [r6, #0]
 8009796:	6823      	ldr	r3, [r4, #0]
 8009798:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800979c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80097a0:	d11c      	bne.n	80097dc <_scanf_float+0x3b8>
 80097a2:	9b02      	ldr	r3, [sp, #8]
 80097a4:	454b      	cmp	r3, r9
 80097a6:	eba3 0209 	sub.w	r2, r3, r9
 80097aa:	d123      	bne.n	80097f4 <_scanf_float+0x3d0>
 80097ac:	9901      	ldr	r1, [sp, #4]
 80097ae:	2200      	movs	r2, #0
 80097b0:	4640      	mov	r0, r8
 80097b2:	f002 fc99 	bl	800c0e8 <_strtod_r>
 80097b6:	9b03      	ldr	r3, [sp, #12]
 80097b8:	6821      	ldr	r1, [r4, #0]
 80097ba:	681b      	ldr	r3, [r3, #0]
 80097bc:	f011 0f02 	tst.w	r1, #2
 80097c0:	ec57 6b10 	vmov	r6, r7, d0
 80097c4:	f103 0204 	add.w	r2, r3, #4
 80097c8:	d01f      	beq.n	800980a <_scanf_float+0x3e6>
 80097ca:	9903      	ldr	r1, [sp, #12]
 80097cc:	600a      	str	r2, [r1, #0]
 80097ce:	681b      	ldr	r3, [r3, #0]
 80097d0:	e9c3 6700 	strd	r6, r7, [r3]
 80097d4:	68e3      	ldr	r3, [r4, #12]
 80097d6:	3301      	adds	r3, #1
 80097d8:	60e3      	str	r3, [r4, #12]
 80097da:	e7d9      	b.n	8009790 <_scanf_float+0x36c>
 80097dc:	9b04      	ldr	r3, [sp, #16]
 80097de:	2b00      	cmp	r3, #0
 80097e0:	d0e4      	beq.n	80097ac <_scanf_float+0x388>
 80097e2:	9905      	ldr	r1, [sp, #20]
 80097e4:	230a      	movs	r3, #10
 80097e6:	3101      	adds	r1, #1
 80097e8:	4640      	mov	r0, r8
 80097ea:	f7ff f9c1 	bl	8008b70 <_strtol_r>
 80097ee:	9b04      	ldr	r3, [sp, #16]
 80097f0:	9e05      	ldr	r6, [sp, #20]
 80097f2:	1ac2      	subs	r2, r0, r3
 80097f4:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 80097f8:	429e      	cmp	r6, r3
 80097fa:	bf28      	it	cs
 80097fc:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8009800:	4910      	ldr	r1, [pc, #64]	@ (8009844 <_scanf_float+0x420>)
 8009802:	4630      	mov	r0, r6
 8009804:	f000 f988 	bl	8009b18 <siprintf>
 8009808:	e7d0      	b.n	80097ac <_scanf_float+0x388>
 800980a:	f011 0f04 	tst.w	r1, #4
 800980e:	9903      	ldr	r1, [sp, #12]
 8009810:	600a      	str	r2, [r1, #0]
 8009812:	d1dc      	bne.n	80097ce <_scanf_float+0x3aa>
 8009814:	681d      	ldr	r5, [r3, #0]
 8009816:	4632      	mov	r2, r6
 8009818:	463b      	mov	r3, r7
 800981a:	4630      	mov	r0, r6
 800981c:	4639      	mov	r1, r7
 800981e:	f7f7 f98d 	bl	8000b3c <__aeabi_dcmpun>
 8009822:	b128      	cbz	r0, 8009830 <_scanf_float+0x40c>
 8009824:	4808      	ldr	r0, [pc, #32]	@ (8009848 <_scanf_float+0x424>)
 8009826:	f000 fb0d 	bl	8009e44 <nanf>
 800982a:	ed85 0a00 	vstr	s0, [r5]
 800982e:	e7d1      	b.n	80097d4 <_scanf_float+0x3b0>
 8009830:	4630      	mov	r0, r6
 8009832:	4639      	mov	r1, r7
 8009834:	f7f7 f9e0 	bl	8000bf8 <__aeabi_d2f>
 8009838:	6028      	str	r0, [r5, #0]
 800983a:	e7cb      	b.n	80097d4 <_scanf_float+0x3b0>
 800983c:	f04f 0900 	mov.w	r9, #0
 8009840:	e629      	b.n	8009496 <_scanf_float+0x72>
 8009842:	bf00      	nop
 8009844:	0800d5b9 	.word	0x0800d5b9
 8009848:	0800d84c 	.word	0x0800d84c

0800984c <std>:
 800984c:	2300      	movs	r3, #0
 800984e:	b510      	push	{r4, lr}
 8009850:	4604      	mov	r4, r0
 8009852:	e9c0 3300 	strd	r3, r3, [r0]
 8009856:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800985a:	6083      	str	r3, [r0, #8]
 800985c:	8181      	strh	r1, [r0, #12]
 800985e:	6643      	str	r3, [r0, #100]	@ 0x64
 8009860:	81c2      	strh	r2, [r0, #14]
 8009862:	6183      	str	r3, [r0, #24]
 8009864:	4619      	mov	r1, r3
 8009866:	2208      	movs	r2, #8
 8009868:	305c      	adds	r0, #92	@ 0x5c
 800986a:	f000 fa4d 	bl	8009d08 <memset>
 800986e:	4b0d      	ldr	r3, [pc, #52]	@ (80098a4 <std+0x58>)
 8009870:	6263      	str	r3, [r4, #36]	@ 0x24
 8009872:	4b0d      	ldr	r3, [pc, #52]	@ (80098a8 <std+0x5c>)
 8009874:	62a3      	str	r3, [r4, #40]	@ 0x28
 8009876:	4b0d      	ldr	r3, [pc, #52]	@ (80098ac <std+0x60>)
 8009878:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800987a:	4b0d      	ldr	r3, [pc, #52]	@ (80098b0 <std+0x64>)
 800987c:	6323      	str	r3, [r4, #48]	@ 0x30
 800987e:	4b0d      	ldr	r3, [pc, #52]	@ (80098b4 <std+0x68>)
 8009880:	6224      	str	r4, [r4, #32]
 8009882:	429c      	cmp	r4, r3
 8009884:	d006      	beq.n	8009894 <std+0x48>
 8009886:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800988a:	4294      	cmp	r4, r2
 800988c:	d002      	beq.n	8009894 <std+0x48>
 800988e:	33d0      	adds	r3, #208	@ 0xd0
 8009890:	429c      	cmp	r4, r3
 8009892:	d105      	bne.n	80098a0 <std+0x54>
 8009894:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8009898:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800989c:	f000 bac0 	b.w	8009e20 <__retarget_lock_init_recursive>
 80098a0:	bd10      	pop	{r4, pc}
 80098a2:	bf00      	nop
 80098a4:	08009b59 	.word	0x08009b59
 80098a8:	08009b7b 	.word	0x08009b7b
 80098ac:	08009bb3 	.word	0x08009bb3
 80098b0:	08009bd7 	.word	0x08009bd7
 80098b4:	20000758 	.word	0x20000758

080098b8 <stdio_exit_handler>:
 80098b8:	4a02      	ldr	r2, [pc, #8]	@ (80098c4 <stdio_exit_handler+0xc>)
 80098ba:	4903      	ldr	r1, [pc, #12]	@ (80098c8 <stdio_exit_handler+0x10>)
 80098bc:	4803      	ldr	r0, [pc, #12]	@ (80098cc <stdio_exit_handler+0x14>)
 80098be:	f000 b869 	b.w	8009994 <_fwalk_sglue>
 80098c2:	bf00      	nop
 80098c4:	20000094 	.word	0x20000094
 80098c8:	0800c731 	.word	0x0800c731
 80098cc:	200000a4 	.word	0x200000a4

080098d0 <cleanup_stdio>:
 80098d0:	6841      	ldr	r1, [r0, #4]
 80098d2:	4b0c      	ldr	r3, [pc, #48]	@ (8009904 <cleanup_stdio+0x34>)
 80098d4:	4299      	cmp	r1, r3
 80098d6:	b510      	push	{r4, lr}
 80098d8:	4604      	mov	r4, r0
 80098da:	d001      	beq.n	80098e0 <cleanup_stdio+0x10>
 80098dc:	f002 ff28 	bl	800c730 <_fflush_r>
 80098e0:	68a1      	ldr	r1, [r4, #8]
 80098e2:	4b09      	ldr	r3, [pc, #36]	@ (8009908 <cleanup_stdio+0x38>)
 80098e4:	4299      	cmp	r1, r3
 80098e6:	d002      	beq.n	80098ee <cleanup_stdio+0x1e>
 80098e8:	4620      	mov	r0, r4
 80098ea:	f002 ff21 	bl	800c730 <_fflush_r>
 80098ee:	68e1      	ldr	r1, [r4, #12]
 80098f0:	4b06      	ldr	r3, [pc, #24]	@ (800990c <cleanup_stdio+0x3c>)
 80098f2:	4299      	cmp	r1, r3
 80098f4:	d004      	beq.n	8009900 <cleanup_stdio+0x30>
 80098f6:	4620      	mov	r0, r4
 80098f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80098fc:	f002 bf18 	b.w	800c730 <_fflush_r>
 8009900:	bd10      	pop	{r4, pc}
 8009902:	bf00      	nop
 8009904:	20000758 	.word	0x20000758
 8009908:	200007c0 	.word	0x200007c0
 800990c:	20000828 	.word	0x20000828

08009910 <global_stdio_init.part.0>:
 8009910:	b510      	push	{r4, lr}
 8009912:	4b0b      	ldr	r3, [pc, #44]	@ (8009940 <global_stdio_init.part.0+0x30>)
 8009914:	4c0b      	ldr	r4, [pc, #44]	@ (8009944 <global_stdio_init.part.0+0x34>)
 8009916:	4a0c      	ldr	r2, [pc, #48]	@ (8009948 <global_stdio_init.part.0+0x38>)
 8009918:	601a      	str	r2, [r3, #0]
 800991a:	4620      	mov	r0, r4
 800991c:	2200      	movs	r2, #0
 800991e:	2104      	movs	r1, #4
 8009920:	f7ff ff94 	bl	800984c <std>
 8009924:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8009928:	2201      	movs	r2, #1
 800992a:	2109      	movs	r1, #9
 800992c:	f7ff ff8e 	bl	800984c <std>
 8009930:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8009934:	2202      	movs	r2, #2
 8009936:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800993a:	2112      	movs	r1, #18
 800993c:	f7ff bf86 	b.w	800984c <std>
 8009940:	20000890 	.word	0x20000890
 8009944:	20000758 	.word	0x20000758
 8009948:	080098b9 	.word	0x080098b9

0800994c <__sfp_lock_acquire>:
 800994c:	4801      	ldr	r0, [pc, #4]	@ (8009954 <__sfp_lock_acquire+0x8>)
 800994e:	f000 ba68 	b.w	8009e22 <__retarget_lock_acquire_recursive>
 8009952:	bf00      	nop
 8009954:	20000899 	.word	0x20000899

08009958 <__sfp_lock_release>:
 8009958:	4801      	ldr	r0, [pc, #4]	@ (8009960 <__sfp_lock_release+0x8>)
 800995a:	f000 ba63 	b.w	8009e24 <__retarget_lock_release_recursive>
 800995e:	bf00      	nop
 8009960:	20000899 	.word	0x20000899

08009964 <__sinit>:
 8009964:	b510      	push	{r4, lr}
 8009966:	4604      	mov	r4, r0
 8009968:	f7ff fff0 	bl	800994c <__sfp_lock_acquire>
 800996c:	6a23      	ldr	r3, [r4, #32]
 800996e:	b11b      	cbz	r3, 8009978 <__sinit+0x14>
 8009970:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009974:	f7ff bff0 	b.w	8009958 <__sfp_lock_release>
 8009978:	4b04      	ldr	r3, [pc, #16]	@ (800998c <__sinit+0x28>)
 800997a:	6223      	str	r3, [r4, #32]
 800997c:	4b04      	ldr	r3, [pc, #16]	@ (8009990 <__sinit+0x2c>)
 800997e:	681b      	ldr	r3, [r3, #0]
 8009980:	2b00      	cmp	r3, #0
 8009982:	d1f5      	bne.n	8009970 <__sinit+0xc>
 8009984:	f7ff ffc4 	bl	8009910 <global_stdio_init.part.0>
 8009988:	e7f2      	b.n	8009970 <__sinit+0xc>
 800998a:	bf00      	nop
 800998c:	080098d1 	.word	0x080098d1
 8009990:	20000890 	.word	0x20000890

08009994 <_fwalk_sglue>:
 8009994:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009998:	4607      	mov	r7, r0
 800999a:	4688      	mov	r8, r1
 800999c:	4614      	mov	r4, r2
 800999e:	2600      	movs	r6, #0
 80099a0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80099a4:	f1b9 0901 	subs.w	r9, r9, #1
 80099a8:	d505      	bpl.n	80099b6 <_fwalk_sglue+0x22>
 80099aa:	6824      	ldr	r4, [r4, #0]
 80099ac:	2c00      	cmp	r4, #0
 80099ae:	d1f7      	bne.n	80099a0 <_fwalk_sglue+0xc>
 80099b0:	4630      	mov	r0, r6
 80099b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80099b6:	89ab      	ldrh	r3, [r5, #12]
 80099b8:	2b01      	cmp	r3, #1
 80099ba:	d907      	bls.n	80099cc <_fwalk_sglue+0x38>
 80099bc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80099c0:	3301      	adds	r3, #1
 80099c2:	d003      	beq.n	80099cc <_fwalk_sglue+0x38>
 80099c4:	4629      	mov	r1, r5
 80099c6:	4638      	mov	r0, r7
 80099c8:	47c0      	blx	r8
 80099ca:	4306      	orrs	r6, r0
 80099cc:	3568      	adds	r5, #104	@ 0x68
 80099ce:	e7e9      	b.n	80099a4 <_fwalk_sglue+0x10>

080099d0 <iprintf>:
 80099d0:	b40f      	push	{r0, r1, r2, r3}
 80099d2:	b507      	push	{r0, r1, r2, lr}
 80099d4:	4906      	ldr	r1, [pc, #24]	@ (80099f0 <iprintf+0x20>)
 80099d6:	ab04      	add	r3, sp, #16
 80099d8:	6808      	ldr	r0, [r1, #0]
 80099da:	f853 2b04 	ldr.w	r2, [r3], #4
 80099de:	6881      	ldr	r1, [r0, #8]
 80099e0:	9301      	str	r3, [sp, #4]
 80099e2:	f002 fd09 	bl	800c3f8 <_vfiprintf_r>
 80099e6:	b003      	add	sp, #12
 80099e8:	f85d eb04 	ldr.w	lr, [sp], #4
 80099ec:	b004      	add	sp, #16
 80099ee:	4770      	bx	lr
 80099f0:	200000a0 	.word	0x200000a0

080099f4 <_puts_r>:
 80099f4:	6a03      	ldr	r3, [r0, #32]
 80099f6:	b570      	push	{r4, r5, r6, lr}
 80099f8:	6884      	ldr	r4, [r0, #8]
 80099fa:	4605      	mov	r5, r0
 80099fc:	460e      	mov	r6, r1
 80099fe:	b90b      	cbnz	r3, 8009a04 <_puts_r+0x10>
 8009a00:	f7ff ffb0 	bl	8009964 <__sinit>
 8009a04:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009a06:	07db      	lsls	r3, r3, #31
 8009a08:	d405      	bmi.n	8009a16 <_puts_r+0x22>
 8009a0a:	89a3      	ldrh	r3, [r4, #12]
 8009a0c:	0598      	lsls	r0, r3, #22
 8009a0e:	d402      	bmi.n	8009a16 <_puts_r+0x22>
 8009a10:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009a12:	f000 fa06 	bl	8009e22 <__retarget_lock_acquire_recursive>
 8009a16:	89a3      	ldrh	r3, [r4, #12]
 8009a18:	0719      	lsls	r1, r3, #28
 8009a1a:	d502      	bpl.n	8009a22 <_puts_r+0x2e>
 8009a1c:	6923      	ldr	r3, [r4, #16]
 8009a1e:	2b00      	cmp	r3, #0
 8009a20:	d135      	bne.n	8009a8e <_puts_r+0x9a>
 8009a22:	4621      	mov	r1, r4
 8009a24:	4628      	mov	r0, r5
 8009a26:	f000 f919 	bl	8009c5c <__swsetup_r>
 8009a2a:	b380      	cbz	r0, 8009a8e <_puts_r+0x9a>
 8009a2c:	f04f 35ff 	mov.w	r5, #4294967295
 8009a30:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009a32:	07da      	lsls	r2, r3, #31
 8009a34:	d405      	bmi.n	8009a42 <_puts_r+0x4e>
 8009a36:	89a3      	ldrh	r3, [r4, #12]
 8009a38:	059b      	lsls	r3, r3, #22
 8009a3a:	d402      	bmi.n	8009a42 <_puts_r+0x4e>
 8009a3c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009a3e:	f000 f9f1 	bl	8009e24 <__retarget_lock_release_recursive>
 8009a42:	4628      	mov	r0, r5
 8009a44:	bd70      	pop	{r4, r5, r6, pc}
 8009a46:	2b00      	cmp	r3, #0
 8009a48:	da04      	bge.n	8009a54 <_puts_r+0x60>
 8009a4a:	69a2      	ldr	r2, [r4, #24]
 8009a4c:	429a      	cmp	r2, r3
 8009a4e:	dc17      	bgt.n	8009a80 <_puts_r+0x8c>
 8009a50:	290a      	cmp	r1, #10
 8009a52:	d015      	beq.n	8009a80 <_puts_r+0x8c>
 8009a54:	6823      	ldr	r3, [r4, #0]
 8009a56:	1c5a      	adds	r2, r3, #1
 8009a58:	6022      	str	r2, [r4, #0]
 8009a5a:	7019      	strb	r1, [r3, #0]
 8009a5c:	68a3      	ldr	r3, [r4, #8]
 8009a5e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8009a62:	3b01      	subs	r3, #1
 8009a64:	60a3      	str	r3, [r4, #8]
 8009a66:	2900      	cmp	r1, #0
 8009a68:	d1ed      	bne.n	8009a46 <_puts_r+0x52>
 8009a6a:	2b00      	cmp	r3, #0
 8009a6c:	da11      	bge.n	8009a92 <_puts_r+0x9e>
 8009a6e:	4622      	mov	r2, r4
 8009a70:	210a      	movs	r1, #10
 8009a72:	4628      	mov	r0, r5
 8009a74:	f000 f8b3 	bl	8009bde <__swbuf_r>
 8009a78:	3001      	adds	r0, #1
 8009a7a:	d0d7      	beq.n	8009a2c <_puts_r+0x38>
 8009a7c:	250a      	movs	r5, #10
 8009a7e:	e7d7      	b.n	8009a30 <_puts_r+0x3c>
 8009a80:	4622      	mov	r2, r4
 8009a82:	4628      	mov	r0, r5
 8009a84:	f000 f8ab 	bl	8009bde <__swbuf_r>
 8009a88:	3001      	adds	r0, #1
 8009a8a:	d1e7      	bne.n	8009a5c <_puts_r+0x68>
 8009a8c:	e7ce      	b.n	8009a2c <_puts_r+0x38>
 8009a8e:	3e01      	subs	r6, #1
 8009a90:	e7e4      	b.n	8009a5c <_puts_r+0x68>
 8009a92:	6823      	ldr	r3, [r4, #0]
 8009a94:	1c5a      	adds	r2, r3, #1
 8009a96:	6022      	str	r2, [r4, #0]
 8009a98:	220a      	movs	r2, #10
 8009a9a:	701a      	strb	r2, [r3, #0]
 8009a9c:	e7ee      	b.n	8009a7c <_puts_r+0x88>
	...

08009aa0 <puts>:
 8009aa0:	4b02      	ldr	r3, [pc, #8]	@ (8009aac <puts+0xc>)
 8009aa2:	4601      	mov	r1, r0
 8009aa4:	6818      	ldr	r0, [r3, #0]
 8009aa6:	f7ff bfa5 	b.w	80099f4 <_puts_r>
 8009aaa:	bf00      	nop
 8009aac:	200000a0 	.word	0x200000a0

08009ab0 <sniprintf>:
 8009ab0:	b40c      	push	{r2, r3}
 8009ab2:	b530      	push	{r4, r5, lr}
 8009ab4:	4b17      	ldr	r3, [pc, #92]	@ (8009b14 <sniprintf+0x64>)
 8009ab6:	1e0c      	subs	r4, r1, #0
 8009ab8:	681d      	ldr	r5, [r3, #0]
 8009aba:	b09d      	sub	sp, #116	@ 0x74
 8009abc:	da08      	bge.n	8009ad0 <sniprintf+0x20>
 8009abe:	238b      	movs	r3, #139	@ 0x8b
 8009ac0:	602b      	str	r3, [r5, #0]
 8009ac2:	f04f 30ff 	mov.w	r0, #4294967295
 8009ac6:	b01d      	add	sp, #116	@ 0x74
 8009ac8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009acc:	b002      	add	sp, #8
 8009ace:	4770      	bx	lr
 8009ad0:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8009ad4:	f8ad 3014 	strh.w	r3, [sp, #20]
 8009ad8:	bf14      	ite	ne
 8009ada:	f104 33ff 	addne.w	r3, r4, #4294967295
 8009ade:	4623      	moveq	r3, r4
 8009ae0:	9304      	str	r3, [sp, #16]
 8009ae2:	9307      	str	r3, [sp, #28]
 8009ae4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8009ae8:	9002      	str	r0, [sp, #8]
 8009aea:	9006      	str	r0, [sp, #24]
 8009aec:	f8ad 3016 	strh.w	r3, [sp, #22]
 8009af0:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8009af2:	ab21      	add	r3, sp, #132	@ 0x84
 8009af4:	a902      	add	r1, sp, #8
 8009af6:	4628      	mov	r0, r5
 8009af8:	9301      	str	r3, [sp, #4]
 8009afa:	f002 fb57 	bl	800c1ac <_svfiprintf_r>
 8009afe:	1c43      	adds	r3, r0, #1
 8009b00:	bfbc      	itt	lt
 8009b02:	238b      	movlt	r3, #139	@ 0x8b
 8009b04:	602b      	strlt	r3, [r5, #0]
 8009b06:	2c00      	cmp	r4, #0
 8009b08:	d0dd      	beq.n	8009ac6 <sniprintf+0x16>
 8009b0a:	9b02      	ldr	r3, [sp, #8]
 8009b0c:	2200      	movs	r2, #0
 8009b0e:	701a      	strb	r2, [r3, #0]
 8009b10:	e7d9      	b.n	8009ac6 <sniprintf+0x16>
 8009b12:	bf00      	nop
 8009b14:	200000a0 	.word	0x200000a0

08009b18 <siprintf>:
 8009b18:	b40e      	push	{r1, r2, r3}
 8009b1a:	b500      	push	{lr}
 8009b1c:	b09c      	sub	sp, #112	@ 0x70
 8009b1e:	ab1d      	add	r3, sp, #116	@ 0x74
 8009b20:	9002      	str	r0, [sp, #8]
 8009b22:	9006      	str	r0, [sp, #24]
 8009b24:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8009b28:	4809      	ldr	r0, [pc, #36]	@ (8009b50 <siprintf+0x38>)
 8009b2a:	9107      	str	r1, [sp, #28]
 8009b2c:	9104      	str	r1, [sp, #16]
 8009b2e:	4909      	ldr	r1, [pc, #36]	@ (8009b54 <siprintf+0x3c>)
 8009b30:	f853 2b04 	ldr.w	r2, [r3], #4
 8009b34:	9105      	str	r1, [sp, #20]
 8009b36:	6800      	ldr	r0, [r0, #0]
 8009b38:	9301      	str	r3, [sp, #4]
 8009b3a:	a902      	add	r1, sp, #8
 8009b3c:	f002 fb36 	bl	800c1ac <_svfiprintf_r>
 8009b40:	9b02      	ldr	r3, [sp, #8]
 8009b42:	2200      	movs	r2, #0
 8009b44:	701a      	strb	r2, [r3, #0]
 8009b46:	b01c      	add	sp, #112	@ 0x70
 8009b48:	f85d eb04 	ldr.w	lr, [sp], #4
 8009b4c:	b003      	add	sp, #12
 8009b4e:	4770      	bx	lr
 8009b50:	200000a0 	.word	0x200000a0
 8009b54:	ffff0208 	.word	0xffff0208

08009b58 <__sread>:
 8009b58:	b510      	push	{r4, lr}
 8009b5a:	460c      	mov	r4, r1
 8009b5c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009b60:	f000 f900 	bl	8009d64 <_read_r>
 8009b64:	2800      	cmp	r0, #0
 8009b66:	bfab      	itete	ge
 8009b68:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8009b6a:	89a3      	ldrhlt	r3, [r4, #12]
 8009b6c:	181b      	addge	r3, r3, r0
 8009b6e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8009b72:	bfac      	ite	ge
 8009b74:	6563      	strge	r3, [r4, #84]	@ 0x54
 8009b76:	81a3      	strhlt	r3, [r4, #12]
 8009b78:	bd10      	pop	{r4, pc}

08009b7a <__swrite>:
 8009b7a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009b7e:	461f      	mov	r7, r3
 8009b80:	898b      	ldrh	r3, [r1, #12]
 8009b82:	05db      	lsls	r3, r3, #23
 8009b84:	4605      	mov	r5, r0
 8009b86:	460c      	mov	r4, r1
 8009b88:	4616      	mov	r6, r2
 8009b8a:	d505      	bpl.n	8009b98 <__swrite+0x1e>
 8009b8c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009b90:	2302      	movs	r3, #2
 8009b92:	2200      	movs	r2, #0
 8009b94:	f000 f8d4 	bl	8009d40 <_lseek_r>
 8009b98:	89a3      	ldrh	r3, [r4, #12]
 8009b9a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009b9e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009ba2:	81a3      	strh	r3, [r4, #12]
 8009ba4:	4632      	mov	r2, r6
 8009ba6:	463b      	mov	r3, r7
 8009ba8:	4628      	mov	r0, r5
 8009baa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009bae:	f000 b8fb 	b.w	8009da8 <_write_r>

08009bb2 <__sseek>:
 8009bb2:	b510      	push	{r4, lr}
 8009bb4:	460c      	mov	r4, r1
 8009bb6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009bba:	f000 f8c1 	bl	8009d40 <_lseek_r>
 8009bbe:	1c43      	adds	r3, r0, #1
 8009bc0:	89a3      	ldrh	r3, [r4, #12]
 8009bc2:	bf15      	itete	ne
 8009bc4:	6560      	strne	r0, [r4, #84]	@ 0x54
 8009bc6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8009bca:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8009bce:	81a3      	strheq	r3, [r4, #12]
 8009bd0:	bf18      	it	ne
 8009bd2:	81a3      	strhne	r3, [r4, #12]
 8009bd4:	bd10      	pop	{r4, pc}

08009bd6 <__sclose>:
 8009bd6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009bda:	f000 b8a1 	b.w	8009d20 <_close_r>

08009bde <__swbuf_r>:
 8009bde:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009be0:	460e      	mov	r6, r1
 8009be2:	4614      	mov	r4, r2
 8009be4:	4605      	mov	r5, r0
 8009be6:	b118      	cbz	r0, 8009bf0 <__swbuf_r+0x12>
 8009be8:	6a03      	ldr	r3, [r0, #32]
 8009bea:	b90b      	cbnz	r3, 8009bf0 <__swbuf_r+0x12>
 8009bec:	f7ff feba 	bl	8009964 <__sinit>
 8009bf0:	69a3      	ldr	r3, [r4, #24]
 8009bf2:	60a3      	str	r3, [r4, #8]
 8009bf4:	89a3      	ldrh	r3, [r4, #12]
 8009bf6:	071a      	lsls	r2, r3, #28
 8009bf8:	d501      	bpl.n	8009bfe <__swbuf_r+0x20>
 8009bfa:	6923      	ldr	r3, [r4, #16]
 8009bfc:	b943      	cbnz	r3, 8009c10 <__swbuf_r+0x32>
 8009bfe:	4621      	mov	r1, r4
 8009c00:	4628      	mov	r0, r5
 8009c02:	f000 f82b 	bl	8009c5c <__swsetup_r>
 8009c06:	b118      	cbz	r0, 8009c10 <__swbuf_r+0x32>
 8009c08:	f04f 37ff 	mov.w	r7, #4294967295
 8009c0c:	4638      	mov	r0, r7
 8009c0e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009c10:	6823      	ldr	r3, [r4, #0]
 8009c12:	6922      	ldr	r2, [r4, #16]
 8009c14:	1a98      	subs	r0, r3, r2
 8009c16:	6963      	ldr	r3, [r4, #20]
 8009c18:	b2f6      	uxtb	r6, r6
 8009c1a:	4283      	cmp	r3, r0
 8009c1c:	4637      	mov	r7, r6
 8009c1e:	dc05      	bgt.n	8009c2c <__swbuf_r+0x4e>
 8009c20:	4621      	mov	r1, r4
 8009c22:	4628      	mov	r0, r5
 8009c24:	f002 fd84 	bl	800c730 <_fflush_r>
 8009c28:	2800      	cmp	r0, #0
 8009c2a:	d1ed      	bne.n	8009c08 <__swbuf_r+0x2a>
 8009c2c:	68a3      	ldr	r3, [r4, #8]
 8009c2e:	3b01      	subs	r3, #1
 8009c30:	60a3      	str	r3, [r4, #8]
 8009c32:	6823      	ldr	r3, [r4, #0]
 8009c34:	1c5a      	adds	r2, r3, #1
 8009c36:	6022      	str	r2, [r4, #0]
 8009c38:	701e      	strb	r6, [r3, #0]
 8009c3a:	6962      	ldr	r2, [r4, #20]
 8009c3c:	1c43      	adds	r3, r0, #1
 8009c3e:	429a      	cmp	r2, r3
 8009c40:	d004      	beq.n	8009c4c <__swbuf_r+0x6e>
 8009c42:	89a3      	ldrh	r3, [r4, #12]
 8009c44:	07db      	lsls	r3, r3, #31
 8009c46:	d5e1      	bpl.n	8009c0c <__swbuf_r+0x2e>
 8009c48:	2e0a      	cmp	r6, #10
 8009c4a:	d1df      	bne.n	8009c0c <__swbuf_r+0x2e>
 8009c4c:	4621      	mov	r1, r4
 8009c4e:	4628      	mov	r0, r5
 8009c50:	f002 fd6e 	bl	800c730 <_fflush_r>
 8009c54:	2800      	cmp	r0, #0
 8009c56:	d0d9      	beq.n	8009c0c <__swbuf_r+0x2e>
 8009c58:	e7d6      	b.n	8009c08 <__swbuf_r+0x2a>
	...

08009c5c <__swsetup_r>:
 8009c5c:	b538      	push	{r3, r4, r5, lr}
 8009c5e:	4b29      	ldr	r3, [pc, #164]	@ (8009d04 <__swsetup_r+0xa8>)
 8009c60:	4605      	mov	r5, r0
 8009c62:	6818      	ldr	r0, [r3, #0]
 8009c64:	460c      	mov	r4, r1
 8009c66:	b118      	cbz	r0, 8009c70 <__swsetup_r+0x14>
 8009c68:	6a03      	ldr	r3, [r0, #32]
 8009c6a:	b90b      	cbnz	r3, 8009c70 <__swsetup_r+0x14>
 8009c6c:	f7ff fe7a 	bl	8009964 <__sinit>
 8009c70:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009c74:	0719      	lsls	r1, r3, #28
 8009c76:	d422      	bmi.n	8009cbe <__swsetup_r+0x62>
 8009c78:	06da      	lsls	r2, r3, #27
 8009c7a:	d407      	bmi.n	8009c8c <__swsetup_r+0x30>
 8009c7c:	2209      	movs	r2, #9
 8009c7e:	602a      	str	r2, [r5, #0]
 8009c80:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009c84:	81a3      	strh	r3, [r4, #12]
 8009c86:	f04f 30ff 	mov.w	r0, #4294967295
 8009c8a:	e033      	b.n	8009cf4 <__swsetup_r+0x98>
 8009c8c:	0758      	lsls	r0, r3, #29
 8009c8e:	d512      	bpl.n	8009cb6 <__swsetup_r+0x5a>
 8009c90:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009c92:	b141      	cbz	r1, 8009ca6 <__swsetup_r+0x4a>
 8009c94:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009c98:	4299      	cmp	r1, r3
 8009c9a:	d002      	beq.n	8009ca2 <__swsetup_r+0x46>
 8009c9c:	4628      	mov	r0, r5
 8009c9e:	f000 ff23 	bl	800aae8 <_free_r>
 8009ca2:	2300      	movs	r3, #0
 8009ca4:	6363      	str	r3, [r4, #52]	@ 0x34
 8009ca6:	89a3      	ldrh	r3, [r4, #12]
 8009ca8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009cac:	81a3      	strh	r3, [r4, #12]
 8009cae:	2300      	movs	r3, #0
 8009cb0:	6063      	str	r3, [r4, #4]
 8009cb2:	6923      	ldr	r3, [r4, #16]
 8009cb4:	6023      	str	r3, [r4, #0]
 8009cb6:	89a3      	ldrh	r3, [r4, #12]
 8009cb8:	f043 0308 	orr.w	r3, r3, #8
 8009cbc:	81a3      	strh	r3, [r4, #12]
 8009cbe:	6923      	ldr	r3, [r4, #16]
 8009cc0:	b94b      	cbnz	r3, 8009cd6 <__swsetup_r+0x7a>
 8009cc2:	89a3      	ldrh	r3, [r4, #12]
 8009cc4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009cc8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009ccc:	d003      	beq.n	8009cd6 <__swsetup_r+0x7a>
 8009cce:	4621      	mov	r1, r4
 8009cd0:	4628      	mov	r0, r5
 8009cd2:	f002 fd7b 	bl	800c7cc <__smakebuf_r>
 8009cd6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009cda:	f013 0201 	ands.w	r2, r3, #1
 8009cde:	d00a      	beq.n	8009cf6 <__swsetup_r+0x9a>
 8009ce0:	2200      	movs	r2, #0
 8009ce2:	60a2      	str	r2, [r4, #8]
 8009ce4:	6962      	ldr	r2, [r4, #20]
 8009ce6:	4252      	negs	r2, r2
 8009ce8:	61a2      	str	r2, [r4, #24]
 8009cea:	6922      	ldr	r2, [r4, #16]
 8009cec:	b942      	cbnz	r2, 8009d00 <__swsetup_r+0xa4>
 8009cee:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009cf2:	d1c5      	bne.n	8009c80 <__swsetup_r+0x24>
 8009cf4:	bd38      	pop	{r3, r4, r5, pc}
 8009cf6:	0799      	lsls	r1, r3, #30
 8009cf8:	bf58      	it	pl
 8009cfa:	6962      	ldrpl	r2, [r4, #20]
 8009cfc:	60a2      	str	r2, [r4, #8]
 8009cfe:	e7f4      	b.n	8009cea <__swsetup_r+0x8e>
 8009d00:	2000      	movs	r0, #0
 8009d02:	e7f7      	b.n	8009cf4 <__swsetup_r+0x98>
 8009d04:	200000a0 	.word	0x200000a0

08009d08 <memset>:
 8009d08:	4402      	add	r2, r0
 8009d0a:	4603      	mov	r3, r0
 8009d0c:	4293      	cmp	r3, r2
 8009d0e:	d100      	bne.n	8009d12 <memset+0xa>
 8009d10:	4770      	bx	lr
 8009d12:	f803 1b01 	strb.w	r1, [r3], #1
 8009d16:	e7f9      	b.n	8009d0c <memset+0x4>

08009d18 <_localeconv_r>:
 8009d18:	4800      	ldr	r0, [pc, #0]	@ (8009d1c <_localeconv_r+0x4>)
 8009d1a:	4770      	bx	lr
 8009d1c:	200001e0 	.word	0x200001e0

08009d20 <_close_r>:
 8009d20:	b538      	push	{r3, r4, r5, lr}
 8009d22:	4d06      	ldr	r5, [pc, #24]	@ (8009d3c <_close_r+0x1c>)
 8009d24:	2300      	movs	r3, #0
 8009d26:	4604      	mov	r4, r0
 8009d28:	4608      	mov	r0, r1
 8009d2a:	602b      	str	r3, [r5, #0]
 8009d2c:	f7fb fe5e 	bl	80059ec <_close>
 8009d30:	1c43      	adds	r3, r0, #1
 8009d32:	d102      	bne.n	8009d3a <_close_r+0x1a>
 8009d34:	682b      	ldr	r3, [r5, #0]
 8009d36:	b103      	cbz	r3, 8009d3a <_close_r+0x1a>
 8009d38:	6023      	str	r3, [r4, #0]
 8009d3a:	bd38      	pop	{r3, r4, r5, pc}
 8009d3c:	20000894 	.word	0x20000894

08009d40 <_lseek_r>:
 8009d40:	b538      	push	{r3, r4, r5, lr}
 8009d42:	4d07      	ldr	r5, [pc, #28]	@ (8009d60 <_lseek_r+0x20>)
 8009d44:	4604      	mov	r4, r0
 8009d46:	4608      	mov	r0, r1
 8009d48:	4611      	mov	r1, r2
 8009d4a:	2200      	movs	r2, #0
 8009d4c:	602a      	str	r2, [r5, #0]
 8009d4e:	461a      	mov	r2, r3
 8009d50:	f7fb fe73 	bl	8005a3a <_lseek>
 8009d54:	1c43      	adds	r3, r0, #1
 8009d56:	d102      	bne.n	8009d5e <_lseek_r+0x1e>
 8009d58:	682b      	ldr	r3, [r5, #0]
 8009d5a:	b103      	cbz	r3, 8009d5e <_lseek_r+0x1e>
 8009d5c:	6023      	str	r3, [r4, #0]
 8009d5e:	bd38      	pop	{r3, r4, r5, pc}
 8009d60:	20000894 	.word	0x20000894

08009d64 <_read_r>:
 8009d64:	b538      	push	{r3, r4, r5, lr}
 8009d66:	4d07      	ldr	r5, [pc, #28]	@ (8009d84 <_read_r+0x20>)
 8009d68:	4604      	mov	r4, r0
 8009d6a:	4608      	mov	r0, r1
 8009d6c:	4611      	mov	r1, r2
 8009d6e:	2200      	movs	r2, #0
 8009d70:	602a      	str	r2, [r5, #0]
 8009d72:	461a      	mov	r2, r3
 8009d74:	f7fb fe01 	bl	800597a <_read>
 8009d78:	1c43      	adds	r3, r0, #1
 8009d7a:	d102      	bne.n	8009d82 <_read_r+0x1e>
 8009d7c:	682b      	ldr	r3, [r5, #0]
 8009d7e:	b103      	cbz	r3, 8009d82 <_read_r+0x1e>
 8009d80:	6023      	str	r3, [r4, #0]
 8009d82:	bd38      	pop	{r3, r4, r5, pc}
 8009d84:	20000894 	.word	0x20000894

08009d88 <_sbrk_r>:
 8009d88:	b538      	push	{r3, r4, r5, lr}
 8009d8a:	4d06      	ldr	r5, [pc, #24]	@ (8009da4 <_sbrk_r+0x1c>)
 8009d8c:	2300      	movs	r3, #0
 8009d8e:	4604      	mov	r4, r0
 8009d90:	4608      	mov	r0, r1
 8009d92:	602b      	str	r3, [r5, #0]
 8009d94:	f7fb fe5e 	bl	8005a54 <_sbrk>
 8009d98:	1c43      	adds	r3, r0, #1
 8009d9a:	d102      	bne.n	8009da2 <_sbrk_r+0x1a>
 8009d9c:	682b      	ldr	r3, [r5, #0]
 8009d9e:	b103      	cbz	r3, 8009da2 <_sbrk_r+0x1a>
 8009da0:	6023      	str	r3, [r4, #0]
 8009da2:	bd38      	pop	{r3, r4, r5, pc}
 8009da4:	20000894 	.word	0x20000894

08009da8 <_write_r>:
 8009da8:	b538      	push	{r3, r4, r5, lr}
 8009daa:	4d07      	ldr	r5, [pc, #28]	@ (8009dc8 <_write_r+0x20>)
 8009dac:	4604      	mov	r4, r0
 8009dae:	4608      	mov	r0, r1
 8009db0:	4611      	mov	r1, r2
 8009db2:	2200      	movs	r2, #0
 8009db4:	602a      	str	r2, [r5, #0]
 8009db6:	461a      	mov	r2, r3
 8009db8:	f7fb fdfc 	bl	80059b4 <_write>
 8009dbc:	1c43      	adds	r3, r0, #1
 8009dbe:	d102      	bne.n	8009dc6 <_write_r+0x1e>
 8009dc0:	682b      	ldr	r3, [r5, #0]
 8009dc2:	b103      	cbz	r3, 8009dc6 <_write_r+0x1e>
 8009dc4:	6023      	str	r3, [r4, #0]
 8009dc6:	bd38      	pop	{r3, r4, r5, pc}
 8009dc8:	20000894 	.word	0x20000894

08009dcc <__errno>:
 8009dcc:	4b01      	ldr	r3, [pc, #4]	@ (8009dd4 <__errno+0x8>)
 8009dce:	6818      	ldr	r0, [r3, #0]
 8009dd0:	4770      	bx	lr
 8009dd2:	bf00      	nop
 8009dd4:	200000a0 	.word	0x200000a0

08009dd8 <__libc_init_array>:
 8009dd8:	b570      	push	{r4, r5, r6, lr}
 8009dda:	4d0d      	ldr	r5, [pc, #52]	@ (8009e10 <__libc_init_array+0x38>)
 8009ddc:	4c0d      	ldr	r4, [pc, #52]	@ (8009e14 <__libc_init_array+0x3c>)
 8009dde:	1b64      	subs	r4, r4, r5
 8009de0:	10a4      	asrs	r4, r4, #2
 8009de2:	2600      	movs	r6, #0
 8009de4:	42a6      	cmp	r6, r4
 8009de6:	d109      	bne.n	8009dfc <__libc_init_array+0x24>
 8009de8:	4d0b      	ldr	r5, [pc, #44]	@ (8009e18 <__libc_init_array+0x40>)
 8009dea:	4c0c      	ldr	r4, [pc, #48]	@ (8009e1c <__libc_init_array+0x44>)
 8009dec:	f003 f98a 	bl	800d104 <_init>
 8009df0:	1b64      	subs	r4, r4, r5
 8009df2:	10a4      	asrs	r4, r4, #2
 8009df4:	2600      	movs	r6, #0
 8009df6:	42a6      	cmp	r6, r4
 8009df8:	d105      	bne.n	8009e06 <__libc_init_array+0x2e>
 8009dfa:	bd70      	pop	{r4, r5, r6, pc}
 8009dfc:	f855 3b04 	ldr.w	r3, [r5], #4
 8009e00:	4798      	blx	r3
 8009e02:	3601      	adds	r6, #1
 8009e04:	e7ee      	b.n	8009de4 <__libc_init_array+0xc>
 8009e06:	f855 3b04 	ldr.w	r3, [r5], #4
 8009e0a:	4798      	blx	r3
 8009e0c:	3601      	adds	r6, #1
 8009e0e:	e7f2      	b.n	8009df6 <__libc_init_array+0x1e>
 8009e10:	0800d8b8 	.word	0x0800d8b8
 8009e14:	0800d8b8 	.word	0x0800d8b8
 8009e18:	0800d8b8 	.word	0x0800d8b8
 8009e1c:	0800d8bc 	.word	0x0800d8bc

08009e20 <__retarget_lock_init_recursive>:
 8009e20:	4770      	bx	lr

08009e22 <__retarget_lock_acquire_recursive>:
 8009e22:	4770      	bx	lr

08009e24 <__retarget_lock_release_recursive>:
 8009e24:	4770      	bx	lr

08009e26 <memcpy>:
 8009e26:	440a      	add	r2, r1
 8009e28:	4291      	cmp	r1, r2
 8009e2a:	f100 33ff 	add.w	r3, r0, #4294967295
 8009e2e:	d100      	bne.n	8009e32 <memcpy+0xc>
 8009e30:	4770      	bx	lr
 8009e32:	b510      	push	{r4, lr}
 8009e34:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009e38:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009e3c:	4291      	cmp	r1, r2
 8009e3e:	d1f9      	bne.n	8009e34 <memcpy+0xe>
 8009e40:	bd10      	pop	{r4, pc}
	...

08009e44 <nanf>:
 8009e44:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8009e4c <nanf+0x8>
 8009e48:	4770      	bx	lr
 8009e4a:	bf00      	nop
 8009e4c:	7fc00000 	.word	0x7fc00000

08009e50 <quorem>:
 8009e50:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e54:	6903      	ldr	r3, [r0, #16]
 8009e56:	690c      	ldr	r4, [r1, #16]
 8009e58:	42a3      	cmp	r3, r4
 8009e5a:	4607      	mov	r7, r0
 8009e5c:	db7e      	blt.n	8009f5c <quorem+0x10c>
 8009e5e:	3c01      	subs	r4, #1
 8009e60:	f101 0814 	add.w	r8, r1, #20
 8009e64:	00a3      	lsls	r3, r4, #2
 8009e66:	f100 0514 	add.w	r5, r0, #20
 8009e6a:	9300      	str	r3, [sp, #0]
 8009e6c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009e70:	9301      	str	r3, [sp, #4]
 8009e72:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8009e76:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009e7a:	3301      	adds	r3, #1
 8009e7c:	429a      	cmp	r2, r3
 8009e7e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009e82:	fbb2 f6f3 	udiv	r6, r2, r3
 8009e86:	d32e      	bcc.n	8009ee6 <quorem+0x96>
 8009e88:	f04f 0a00 	mov.w	sl, #0
 8009e8c:	46c4      	mov	ip, r8
 8009e8e:	46ae      	mov	lr, r5
 8009e90:	46d3      	mov	fp, sl
 8009e92:	f85c 3b04 	ldr.w	r3, [ip], #4
 8009e96:	b298      	uxth	r0, r3
 8009e98:	fb06 a000 	mla	r0, r6, r0, sl
 8009e9c:	0c02      	lsrs	r2, r0, #16
 8009e9e:	0c1b      	lsrs	r3, r3, #16
 8009ea0:	fb06 2303 	mla	r3, r6, r3, r2
 8009ea4:	f8de 2000 	ldr.w	r2, [lr]
 8009ea8:	b280      	uxth	r0, r0
 8009eaa:	b292      	uxth	r2, r2
 8009eac:	1a12      	subs	r2, r2, r0
 8009eae:	445a      	add	r2, fp
 8009eb0:	f8de 0000 	ldr.w	r0, [lr]
 8009eb4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009eb8:	b29b      	uxth	r3, r3
 8009eba:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8009ebe:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8009ec2:	b292      	uxth	r2, r2
 8009ec4:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8009ec8:	45e1      	cmp	r9, ip
 8009eca:	f84e 2b04 	str.w	r2, [lr], #4
 8009ece:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8009ed2:	d2de      	bcs.n	8009e92 <quorem+0x42>
 8009ed4:	9b00      	ldr	r3, [sp, #0]
 8009ed6:	58eb      	ldr	r3, [r5, r3]
 8009ed8:	b92b      	cbnz	r3, 8009ee6 <quorem+0x96>
 8009eda:	9b01      	ldr	r3, [sp, #4]
 8009edc:	3b04      	subs	r3, #4
 8009ede:	429d      	cmp	r5, r3
 8009ee0:	461a      	mov	r2, r3
 8009ee2:	d32f      	bcc.n	8009f44 <quorem+0xf4>
 8009ee4:	613c      	str	r4, [r7, #16]
 8009ee6:	4638      	mov	r0, r7
 8009ee8:	f001 f90c 	bl	800b104 <__mcmp>
 8009eec:	2800      	cmp	r0, #0
 8009eee:	db25      	blt.n	8009f3c <quorem+0xec>
 8009ef0:	4629      	mov	r1, r5
 8009ef2:	2000      	movs	r0, #0
 8009ef4:	f858 2b04 	ldr.w	r2, [r8], #4
 8009ef8:	f8d1 c000 	ldr.w	ip, [r1]
 8009efc:	fa1f fe82 	uxth.w	lr, r2
 8009f00:	fa1f f38c 	uxth.w	r3, ip
 8009f04:	eba3 030e 	sub.w	r3, r3, lr
 8009f08:	4403      	add	r3, r0
 8009f0a:	0c12      	lsrs	r2, r2, #16
 8009f0c:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8009f10:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8009f14:	b29b      	uxth	r3, r3
 8009f16:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009f1a:	45c1      	cmp	r9, r8
 8009f1c:	f841 3b04 	str.w	r3, [r1], #4
 8009f20:	ea4f 4022 	mov.w	r0, r2, asr #16
 8009f24:	d2e6      	bcs.n	8009ef4 <quorem+0xa4>
 8009f26:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009f2a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009f2e:	b922      	cbnz	r2, 8009f3a <quorem+0xea>
 8009f30:	3b04      	subs	r3, #4
 8009f32:	429d      	cmp	r5, r3
 8009f34:	461a      	mov	r2, r3
 8009f36:	d30b      	bcc.n	8009f50 <quorem+0x100>
 8009f38:	613c      	str	r4, [r7, #16]
 8009f3a:	3601      	adds	r6, #1
 8009f3c:	4630      	mov	r0, r6
 8009f3e:	b003      	add	sp, #12
 8009f40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009f44:	6812      	ldr	r2, [r2, #0]
 8009f46:	3b04      	subs	r3, #4
 8009f48:	2a00      	cmp	r2, #0
 8009f4a:	d1cb      	bne.n	8009ee4 <quorem+0x94>
 8009f4c:	3c01      	subs	r4, #1
 8009f4e:	e7c6      	b.n	8009ede <quorem+0x8e>
 8009f50:	6812      	ldr	r2, [r2, #0]
 8009f52:	3b04      	subs	r3, #4
 8009f54:	2a00      	cmp	r2, #0
 8009f56:	d1ef      	bne.n	8009f38 <quorem+0xe8>
 8009f58:	3c01      	subs	r4, #1
 8009f5a:	e7ea      	b.n	8009f32 <quorem+0xe2>
 8009f5c:	2000      	movs	r0, #0
 8009f5e:	e7ee      	b.n	8009f3e <quorem+0xee>

08009f60 <_dtoa_r>:
 8009f60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f64:	69c7      	ldr	r7, [r0, #28]
 8009f66:	b099      	sub	sp, #100	@ 0x64
 8009f68:	ed8d 0b02 	vstr	d0, [sp, #8]
 8009f6c:	ec55 4b10 	vmov	r4, r5, d0
 8009f70:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8009f72:	9109      	str	r1, [sp, #36]	@ 0x24
 8009f74:	4683      	mov	fp, r0
 8009f76:	920e      	str	r2, [sp, #56]	@ 0x38
 8009f78:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009f7a:	b97f      	cbnz	r7, 8009f9c <_dtoa_r+0x3c>
 8009f7c:	2010      	movs	r0, #16
 8009f7e:	f7fe fcbf 	bl	8008900 <malloc>
 8009f82:	4602      	mov	r2, r0
 8009f84:	f8cb 001c 	str.w	r0, [fp, #28]
 8009f88:	b920      	cbnz	r0, 8009f94 <_dtoa_r+0x34>
 8009f8a:	4ba7      	ldr	r3, [pc, #668]	@ (800a228 <_dtoa_r+0x2c8>)
 8009f8c:	21ef      	movs	r1, #239	@ 0xef
 8009f8e:	48a7      	ldr	r0, [pc, #668]	@ (800a22c <_dtoa_r+0x2cc>)
 8009f90:	f002 fcae 	bl	800c8f0 <__assert_func>
 8009f94:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8009f98:	6007      	str	r7, [r0, #0]
 8009f9a:	60c7      	str	r7, [r0, #12]
 8009f9c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8009fa0:	6819      	ldr	r1, [r3, #0]
 8009fa2:	b159      	cbz	r1, 8009fbc <_dtoa_r+0x5c>
 8009fa4:	685a      	ldr	r2, [r3, #4]
 8009fa6:	604a      	str	r2, [r1, #4]
 8009fa8:	2301      	movs	r3, #1
 8009faa:	4093      	lsls	r3, r2
 8009fac:	608b      	str	r3, [r1, #8]
 8009fae:	4658      	mov	r0, fp
 8009fb0:	f000 fe24 	bl	800abfc <_Bfree>
 8009fb4:	f8db 301c 	ldr.w	r3, [fp, #28]
 8009fb8:	2200      	movs	r2, #0
 8009fba:	601a      	str	r2, [r3, #0]
 8009fbc:	1e2b      	subs	r3, r5, #0
 8009fbe:	bfb9      	ittee	lt
 8009fc0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8009fc4:	9303      	strlt	r3, [sp, #12]
 8009fc6:	2300      	movge	r3, #0
 8009fc8:	6033      	strge	r3, [r6, #0]
 8009fca:	9f03      	ldr	r7, [sp, #12]
 8009fcc:	4b98      	ldr	r3, [pc, #608]	@ (800a230 <_dtoa_r+0x2d0>)
 8009fce:	bfbc      	itt	lt
 8009fd0:	2201      	movlt	r2, #1
 8009fd2:	6032      	strlt	r2, [r6, #0]
 8009fd4:	43bb      	bics	r3, r7
 8009fd6:	d112      	bne.n	8009ffe <_dtoa_r+0x9e>
 8009fd8:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8009fda:	f242 730f 	movw	r3, #9999	@ 0x270f
 8009fde:	6013      	str	r3, [r2, #0]
 8009fe0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8009fe4:	4323      	orrs	r3, r4
 8009fe6:	f000 854d 	beq.w	800aa84 <_dtoa_r+0xb24>
 8009fea:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8009fec:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800a244 <_dtoa_r+0x2e4>
 8009ff0:	2b00      	cmp	r3, #0
 8009ff2:	f000 854f 	beq.w	800aa94 <_dtoa_r+0xb34>
 8009ff6:	f10a 0303 	add.w	r3, sl, #3
 8009ffa:	f000 bd49 	b.w	800aa90 <_dtoa_r+0xb30>
 8009ffe:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a002:	2200      	movs	r2, #0
 800a004:	ec51 0b17 	vmov	r0, r1, d7
 800a008:	2300      	movs	r3, #0
 800a00a:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800a00e:	f7f6 fd63 	bl	8000ad8 <__aeabi_dcmpeq>
 800a012:	4680      	mov	r8, r0
 800a014:	b158      	cbz	r0, 800a02e <_dtoa_r+0xce>
 800a016:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800a018:	2301      	movs	r3, #1
 800a01a:	6013      	str	r3, [r2, #0]
 800a01c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800a01e:	b113      	cbz	r3, 800a026 <_dtoa_r+0xc6>
 800a020:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800a022:	4b84      	ldr	r3, [pc, #528]	@ (800a234 <_dtoa_r+0x2d4>)
 800a024:	6013      	str	r3, [r2, #0]
 800a026:	f8df a220 	ldr.w	sl, [pc, #544]	@ 800a248 <_dtoa_r+0x2e8>
 800a02a:	f000 bd33 	b.w	800aa94 <_dtoa_r+0xb34>
 800a02e:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800a032:	aa16      	add	r2, sp, #88	@ 0x58
 800a034:	a917      	add	r1, sp, #92	@ 0x5c
 800a036:	4658      	mov	r0, fp
 800a038:	f001 f984 	bl	800b344 <__d2b>
 800a03c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800a040:	4681      	mov	r9, r0
 800a042:	2e00      	cmp	r6, #0
 800a044:	d077      	beq.n	800a136 <_dtoa_r+0x1d6>
 800a046:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a048:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800a04c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a050:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a054:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800a058:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800a05c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800a060:	4619      	mov	r1, r3
 800a062:	2200      	movs	r2, #0
 800a064:	4b74      	ldr	r3, [pc, #464]	@ (800a238 <_dtoa_r+0x2d8>)
 800a066:	f7f6 f917 	bl	8000298 <__aeabi_dsub>
 800a06a:	a369      	add	r3, pc, #420	@ (adr r3, 800a210 <_dtoa_r+0x2b0>)
 800a06c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a070:	f7f6 faca 	bl	8000608 <__aeabi_dmul>
 800a074:	a368      	add	r3, pc, #416	@ (adr r3, 800a218 <_dtoa_r+0x2b8>)
 800a076:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a07a:	f7f6 f90f 	bl	800029c <__adddf3>
 800a07e:	4604      	mov	r4, r0
 800a080:	4630      	mov	r0, r6
 800a082:	460d      	mov	r5, r1
 800a084:	f7f6 fa56 	bl	8000534 <__aeabi_i2d>
 800a088:	a365      	add	r3, pc, #404	@ (adr r3, 800a220 <_dtoa_r+0x2c0>)
 800a08a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a08e:	f7f6 fabb 	bl	8000608 <__aeabi_dmul>
 800a092:	4602      	mov	r2, r0
 800a094:	460b      	mov	r3, r1
 800a096:	4620      	mov	r0, r4
 800a098:	4629      	mov	r1, r5
 800a09a:	f7f6 f8ff 	bl	800029c <__adddf3>
 800a09e:	4604      	mov	r4, r0
 800a0a0:	460d      	mov	r5, r1
 800a0a2:	f7f6 fd61 	bl	8000b68 <__aeabi_d2iz>
 800a0a6:	2200      	movs	r2, #0
 800a0a8:	4607      	mov	r7, r0
 800a0aa:	2300      	movs	r3, #0
 800a0ac:	4620      	mov	r0, r4
 800a0ae:	4629      	mov	r1, r5
 800a0b0:	f7f6 fd1c 	bl	8000aec <__aeabi_dcmplt>
 800a0b4:	b140      	cbz	r0, 800a0c8 <_dtoa_r+0x168>
 800a0b6:	4638      	mov	r0, r7
 800a0b8:	f7f6 fa3c 	bl	8000534 <__aeabi_i2d>
 800a0bc:	4622      	mov	r2, r4
 800a0be:	462b      	mov	r3, r5
 800a0c0:	f7f6 fd0a 	bl	8000ad8 <__aeabi_dcmpeq>
 800a0c4:	b900      	cbnz	r0, 800a0c8 <_dtoa_r+0x168>
 800a0c6:	3f01      	subs	r7, #1
 800a0c8:	2f16      	cmp	r7, #22
 800a0ca:	d851      	bhi.n	800a170 <_dtoa_r+0x210>
 800a0cc:	4b5b      	ldr	r3, [pc, #364]	@ (800a23c <_dtoa_r+0x2dc>)
 800a0ce:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800a0d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0d6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a0da:	f7f6 fd07 	bl	8000aec <__aeabi_dcmplt>
 800a0de:	2800      	cmp	r0, #0
 800a0e0:	d048      	beq.n	800a174 <_dtoa_r+0x214>
 800a0e2:	3f01      	subs	r7, #1
 800a0e4:	2300      	movs	r3, #0
 800a0e6:	9312      	str	r3, [sp, #72]	@ 0x48
 800a0e8:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800a0ea:	1b9b      	subs	r3, r3, r6
 800a0ec:	1e5a      	subs	r2, r3, #1
 800a0ee:	bf44      	itt	mi
 800a0f0:	f1c3 0801 	rsbmi	r8, r3, #1
 800a0f4:	2300      	movmi	r3, #0
 800a0f6:	9208      	str	r2, [sp, #32]
 800a0f8:	bf54      	ite	pl
 800a0fa:	f04f 0800 	movpl.w	r8, #0
 800a0fe:	9308      	strmi	r3, [sp, #32]
 800a100:	2f00      	cmp	r7, #0
 800a102:	db39      	blt.n	800a178 <_dtoa_r+0x218>
 800a104:	9b08      	ldr	r3, [sp, #32]
 800a106:	970f      	str	r7, [sp, #60]	@ 0x3c
 800a108:	443b      	add	r3, r7
 800a10a:	9308      	str	r3, [sp, #32]
 800a10c:	2300      	movs	r3, #0
 800a10e:	930a      	str	r3, [sp, #40]	@ 0x28
 800a110:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a112:	2b09      	cmp	r3, #9
 800a114:	d864      	bhi.n	800a1e0 <_dtoa_r+0x280>
 800a116:	2b05      	cmp	r3, #5
 800a118:	bfc4      	itt	gt
 800a11a:	3b04      	subgt	r3, #4
 800a11c:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800a11e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a120:	f1a3 0302 	sub.w	r3, r3, #2
 800a124:	bfcc      	ite	gt
 800a126:	2400      	movgt	r4, #0
 800a128:	2401      	movle	r4, #1
 800a12a:	2b03      	cmp	r3, #3
 800a12c:	d863      	bhi.n	800a1f6 <_dtoa_r+0x296>
 800a12e:	e8df f003 	tbb	[pc, r3]
 800a132:	372a      	.short	0x372a
 800a134:	5535      	.short	0x5535
 800a136:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800a13a:	441e      	add	r6, r3
 800a13c:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800a140:	2b20      	cmp	r3, #32
 800a142:	bfc1      	itttt	gt
 800a144:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800a148:	409f      	lslgt	r7, r3
 800a14a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800a14e:	fa24 f303 	lsrgt.w	r3, r4, r3
 800a152:	bfd6      	itet	le
 800a154:	f1c3 0320 	rsble	r3, r3, #32
 800a158:	ea47 0003 	orrgt.w	r0, r7, r3
 800a15c:	fa04 f003 	lslle.w	r0, r4, r3
 800a160:	f7f6 f9d8 	bl	8000514 <__aeabi_ui2d>
 800a164:	2201      	movs	r2, #1
 800a166:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800a16a:	3e01      	subs	r6, #1
 800a16c:	9214      	str	r2, [sp, #80]	@ 0x50
 800a16e:	e777      	b.n	800a060 <_dtoa_r+0x100>
 800a170:	2301      	movs	r3, #1
 800a172:	e7b8      	b.n	800a0e6 <_dtoa_r+0x186>
 800a174:	9012      	str	r0, [sp, #72]	@ 0x48
 800a176:	e7b7      	b.n	800a0e8 <_dtoa_r+0x188>
 800a178:	427b      	negs	r3, r7
 800a17a:	930a      	str	r3, [sp, #40]	@ 0x28
 800a17c:	2300      	movs	r3, #0
 800a17e:	eba8 0807 	sub.w	r8, r8, r7
 800a182:	930f      	str	r3, [sp, #60]	@ 0x3c
 800a184:	e7c4      	b.n	800a110 <_dtoa_r+0x1b0>
 800a186:	2300      	movs	r3, #0
 800a188:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a18a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a18c:	2b00      	cmp	r3, #0
 800a18e:	dc35      	bgt.n	800a1fc <_dtoa_r+0x29c>
 800a190:	2301      	movs	r3, #1
 800a192:	9300      	str	r3, [sp, #0]
 800a194:	9307      	str	r3, [sp, #28]
 800a196:	461a      	mov	r2, r3
 800a198:	920e      	str	r2, [sp, #56]	@ 0x38
 800a19a:	e00b      	b.n	800a1b4 <_dtoa_r+0x254>
 800a19c:	2301      	movs	r3, #1
 800a19e:	e7f3      	b.n	800a188 <_dtoa_r+0x228>
 800a1a0:	2300      	movs	r3, #0
 800a1a2:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a1a4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a1a6:	18fb      	adds	r3, r7, r3
 800a1a8:	9300      	str	r3, [sp, #0]
 800a1aa:	3301      	adds	r3, #1
 800a1ac:	2b01      	cmp	r3, #1
 800a1ae:	9307      	str	r3, [sp, #28]
 800a1b0:	bfb8      	it	lt
 800a1b2:	2301      	movlt	r3, #1
 800a1b4:	f8db 001c 	ldr.w	r0, [fp, #28]
 800a1b8:	2100      	movs	r1, #0
 800a1ba:	2204      	movs	r2, #4
 800a1bc:	f102 0514 	add.w	r5, r2, #20
 800a1c0:	429d      	cmp	r5, r3
 800a1c2:	d91f      	bls.n	800a204 <_dtoa_r+0x2a4>
 800a1c4:	6041      	str	r1, [r0, #4]
 800a1c6:	4658      	mov	r0, fp
 800a1c8:	f000 fcd8 	bl	800ab7c <_Balloc>
 800a1cc:	4682      	mov	sl, r0
 800a1ce:	2800      	cmp	r0, #0
 800a1d0:	d13c      	bne.n	800a24c <_dtoa_r+0x2ec>
 800a1d2:	4b1b      	ldr	r3, [pc, #108]	@ (800a240 <_dtoa_r+0x2e0>)
 800a1d4:	4602      	mov	r2, r0
 800a1d6:	f240 11af 	movw	r1, #431	@ 0x1af
 800a1da:	e6d8      	b.n	8009f8e <_dtoa_r+0x2e>
 800a1dc:	2301      	movs	r3, #1
 800a1de:	e7e0      	b.n	800a1a2 <_dtoa_r+0x242>
 800a1e0:	2401      	movs	r4, #1
 800a1e2:	2300      	movs	r3, #0
 800a1e4:	9309      	str	r3, [sp, #36]	@ 0x24
 800a1e6:	940b      	str	r4, [sp, #44]	@ 0x2c
 800a1e8:	f04f 33ff 	mov.w	r3, #4294967295
 800a1ec:	9300      	str	r3, [sp, #0]
 800a1ee:	9307      	str	r3, [sp, #28]
 800a1f0:	2200      	movs	r2, #0
 800a1f2:	2312      	movs	r3, #18
 800a1f4:	e7d0      	b.n	800a198 <_dtoa_r+0x238>
 800a1f6:	2301      	movs	r3, #1
 800a1f8:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a1fa:	e7f5      	b.n	800a1e8 <_dtoa_r+0x288>
 800a1fc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a1fe:	9300      	str	r3, [sp, #0]
 800a200:	9307      	str	r3, [sp, #28]
 800a202:	e7d7      	b.n	800a1b4 <_dtoa_r+0x254>
 800a204:	3101      	adds	r1, #1
 800a206:	0052      	lsls	r2, r2, #1
 800a208:	e7d8      	b.n	800a1bc <_dtoa_r+0x25c>
 800a20a:	bf00      	nop
 800a20c:	f3af 8000 	nop.w
 800a210:	636f4361 	.word	0x636f4361
 800a214:	3fd287a7 	.word	0x3fd287a7
 800a218:	8b60c8b3 	.word	0x8b60c8b3
 800a21c:	3fc68a28 	.word	0x3fc68a28
 800a220:	509f79fb 	.word	0x509f79fb
 800a224:	3fd34413 	.word	0x3fd34413
 800a228:	0800d5cb 	.word	0x0800d5cb
 800a22c:	0800d5e2 	.word	0x0800d5e2
 800a230:	7ff00000 	.word	0x7ff00000
 800a234:	0800d596 	.word	0x0800d596
 800a238:	3ff80000 	.word	0x3ff80000
 800a23c:	0800d6d8 	.word	0x0800d6d8
 800a240:	0800d63a 	.word	0x0800d63a
 800a244:	0800d5c7 	.word	0x0800d5c7
 800a248:	0800d595 	.word	0x0800d595
 800a24c:	f8db 301c 	ldr.w	r3, [fp, #28]
 800a250:	6018      	str	r0, [r3, #0]
 800a252:	9b07      	ldr	r3, [sp, #28]
 800a254:	2b0e      	cmp	r3, #14
 800a256:	f200 80a4 	bhi.w	800a3a2 <_dtoa_r+0x442>
 800a25a:	2c00      	cmp	r4, #0
 800a25c:	f000 80a1 	beq.w	800a3a2 <_dtoa_r+0x442>
 800a260:	2f00      	cmp	r7, #0
 800a262:	dd33      	ble.n	800a2cc <_dtoa_r+0x36c>
 800a264:	4bad      	ldr	r3, [pc, #692]	@ (800a51c <_dtoa_r+0x5bc>)
 800a266:	f007 020f 	and.w	r2, r7, #15
 800a26a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a26e:	ed93 7b00 	vldr	d7, [r3]
 800a272:	05f8      	lsls	r0, r7, #23
 800a274:	ed8d 7b04 	vstr	d7, [sp, #16]
 800a278:	ea4f 1427 	mov.w	r4, r7, asr #4
 800a27c:	d516      	bpl.n	800a2ac <_dtoa_r+0x34c>
 800a27e:	4ba8      	ldr	r3, [pc, #672]	@ (800a520 <_dtoa_r+0x5c0>)
 800a280:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a284:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a288:	f7f6 fae8 	bl	800085c <__aeabi_ddiv>
 800a28c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a290:	f004 040f 	and.w	r4, r4, #15
 800a294:	2603      	movs	r6, #3
 800a296:	4da2      	ldr	r5, [pc, #648]	@ (800a520 <_dtoa_r+0x5c0>)
 800a298:	b954      	cbnz	r4, 800a2b0 <_dtoa_r+0x350>
 800a29a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a29e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a2a2:	f7f6 fadb 	bl	800085c <__aeabi_ddiv>
 800a2a6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a2aa:	e028      	b.n	800a2fe <_dtoa_r+0x39e>
 800a2ac:	2602      	movs	r6, #2
 800a2ae:	e7f2      	b.n	800a296 <_dtoa_r+0x336>
 800a2b0:	07e1      	lsls	r1, r4, #31
 800a2b2:	d508      	bpl.n	800a2c6 <_dtoa_r+0x366>
 800a2b4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a2b8:	e9d5 2300 	ldrd	r2, r3, [r5]
 800a2bc:	f7f6 f9a4 	bl	8000608 <__aeabi_dmul>
 800a2c0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a2c4:	3601      	adds	r6, #1
 800a2c6:	1064      	asrs	r4, r4, #1
 800a2c8:	3508      	adds	r5, #8
 800a2ca:	e7e5      	b.n	800a298 <_dtoa_r+0x338>
 800a2cc:	f000 80d2 	beq.w	800a474 <_dtoa_r+0x514>
 800a2d0:	427c      	negs	r4, r7
 800a2d2:	4b92      	ldr	r3, [pc, #584]	@ (800a51c <_dtoa_r+0x5bc>)
 800a2d4:	4d92      	ldr	r5, [pc, #584]	@ (800a520 <_dtoa_r+0x5c0>)
 800a2d6:	f004 020f 	and.w	r2, r4, #15
 800a2da:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a2de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2e2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a2e6:	f7f6 f98f 	bl	8000608 <__aeabi_dmul>
 800a2ea:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a2ee:	1124      	asrs	r4, r4, #4
 800a2f0:	2300      	movs	r3, #0
 800a2f2:	2602      	movs	r6, #2
 800a2f4:	2c00      	cmp	r4, #0
 800a2f6:	f040 80b2 	bne.w	800a45e <_dtoa_r+0x4fe>
 800a2fa:	2b00      	cmp	r3, #0
 800a2fc:	d1d3      	bne.n	800a2a6 <_dtoa_r+0x346>
 800a2fe:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800a300:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800a304:	2b00      	cmp	r3, #0
 800a306:	f000 80b7 	beq.w	800a478 <_dtoa_r+0x518>
 800a30a:	4b86      	ldr	r3, [pc, #536]	@ (800a524 <_dtoa_r+0x5c4>)
 800a30c:	2200      	movs	r2, #0
 800a30e:	4620      	mov	r0, r4
 800a310:	4629      	mov	r1, r5
 800a312:	f7f6 fbeb 	bl	8000aec <__aeabi_dcmplt>
 800a316:	2800      	cmp	r0, #0
 800a318:	f000 80ae 	beq.w	800a478 <_dtoa_r+0x518>
 800a31c:	9b07      	ldr	r3, [sp, #28]
 800a31e:	2b00      	cmp	r3, #0
 800a320:	f000 80aa 	beq.w	800a478 <_dtoa_r+0x518>
 800a324:	9b00      	ldr	r3, [sp, #0]
 800a326:	2b00      	cmp	r3, #0
 800a328:	dd37      	ble.n	800a39a <_dtoa_r+0x43a>
 800a32a:	1e7b      	subs	r3, r7, #1
 800a32c:	9304      	str	r3, [sp, #16]
 800a32e:	4620      	mov	r0, r4
 800a330:	4b7d      	ldr	r3, [pc, #500]	@ (800a528 <_dtoa_r+0x5c8>)
 800a332:	2200      	movs	r2, #0
 800a334:	4629      	mov	r1, r5
 800a336:	f7f6 f967 	bl	8000608 <__aeabi_dmul>
 800a33a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a33e:	9c00      	ldr	r4, [sp, #0]
 800a340:	3601      	adds	r6, #1
 800a342:	4630      	mov	r0, r6
 800a344:	f7f6 f8f6 	bl	8000534 <__aeabi_i2d>
 800a348:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a34c:	f7f6 f95c 	bl	8000608 <__aeabi_dmul>
 800a350:	4b76      	ldr	r3, [pc, #472]	@ (800a52c <_dtoa_r+0x5cc>)
 800a352:	2200      	movs	r2, #0
 800a354:	f7f5 ffa2 	bl	800029c <__adddf3>
 800a358:	4605      	mov	r5, r0
 800a35a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800a35e:	2c00      	cmp	r4, #0
 800a360:	f040 808d 	bne.w	800a47e <_dtoa_r+0x51e>
 800a364:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a368:	4b71      	ldr	r3, [pc, #452]	@ (800a530 <_dtoa_r+0x5d0>)
 800a36a:	2200      	movs	r2, #0
 800a36c:	f7f5 ff94 	bl	8000298 <__aeabi_dsub>
 800a370:	4602      	mov	r2, r0
 800a372:	460b      	mov	r3, r1
 800a374:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800a378:	462a      	mov	r2, r5
 800a37a:	4633      	mov	r3, r6
 800a37c:	f7f6 fbd4 	bl	8000b28 <__aeabi_dcmpgt>
 800a380:	2800      	cmp	r0, #0
 800a382:	f040 828b 	bne.w	800a89c <_dtoa_r+0x93c>
 800a386:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a38a:	462a      	mov	r2, r5
 800a38c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800a390:	f7f6 fbac 	bl	8000aec <__aeabi_dcmplt>
 800a394:	2800      	cmp	r0, #0
 800a396:	f040 8128 	bne.w	800a5ea <_dtoa_r+0x68a>
 800a39a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800a39e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800a3a2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800a3a4:	2b00      	cmp	r3, #0
 800a3a6:	f2c0 815a 	blt.w	800a65e <_dtoa_r+0x6fe>
 800a3aa:	2f0e      	cmp	r7, #14
 800a3ac:	f300 8157 	bgt.w	800a65e <_dtoa_r+0x6fe>
 800a3b0:	4b5a      	ldr	r3, [pc, #360]	@ (800a51c <_dtoa_r+0x5bc>)
 800a3b2:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800a3b6:	ed93 7b00 	vldr	d7, [r3]
 800a3ba:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a3bc:	2b00      	cmp	r3, #0
 800a3be:	ed8d 7b00 	vstr	d7, [sp]
 800a3c2:	da03      	bge.n	800a3cc <_dtoa_r+0x46c>
 800a3c4:	9b07      	ldr	r3, [sp, #28]
 800a3c6:	2b00      	cmp	r3, #0
 800a3c8:	f340 8101 	ble.w	800a5ce <_dtoa_r+0x66e>
 800a3cc:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800a3d0:	4656      	mov	r6, sl
 800a3d2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a3d6:	4620      	mov	r0, r4
 800a3d8:	4629      	mov	r1, r5
 800a3da:	f7f6 fa3f 	bl	800085c <__aeabi_ddiv>
 800a3de:	f7f6 fbc3 	bl	8000b68 <__aeabi_d2iz>
 800a3e2:	4680      	mov	r8, r0
 800a3e4:	f7f6 f8a6 	bl	8000534 <__aeabi_i2d>
 800a3e8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a3ec:	f7f6 f90c 	bl	8000608 <__aeabi_dmul>
 800a3f0:	4602      	mov	r2, r0
 800a3f2:	460b      	mov	r3, r1
 800a3f4:	4620      	mov	r0, r4
 800a3f6:	4629      	mov	r1, r5
 800a3f8:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800a3fc:	f7f5 ff4c 	bl	8000298 <__aeabi_dsub>
 800a400:	f806 4b01 	strb.w	r4, [r6], #1
 800a404:	9d07      	ldr	r5, [sp, #28]
 800a406:	eba6 040a 	sub.w	r4, r6, sl
 800a40a:	42a5      	cmp	r5, r4
 800a40c:	4602      	mov	r2, r0
 800a40e:	460b      	mov	r3, r1
 800a410:	f040 8117 	bne.w	800a642 <_dtoa_r+0x6e2>
 800a414:	f7f5 ff42 	bl	800029c <__adddf3>
 800a418:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a41c:	4604      	mov	r4, r0
 800a41e:	460d      	mov	r5, r1
 800a420:	f7f6 fb82 	bl	8000b28 <__aeabi_dcmpgt>
 800a424:	2800      	cmp	r0, #0
 800a426:	f040 80f9 	bne.w	800a61c <_dtoa_r+0x6bc>
 800a42a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a42e:	4620      	mov	r0, r4
 800a430:	4629      	mov	r1, r5
 800a432:	f7f6 fb51 	bl	8000ad8 <__aeabi_dcmpeq>
 800a436:	b118      	cbz	r0, 800a440 <_dtoa_r+0x4e0>
 800a438:	f018 0f01 	tst.w	r8, #1
 800a43c:	f040 80ee 	bne.w	800a61c <_dtoa_r+0x6bc>
 800a440:	4649      	mov	r1, r9
 800a442:	4658      	mov	r0, fp
 800a444:	f000 fbda 	bl	800abfc <_Bfree>
 800a448:	2300      	movs	r3, #0
 800a44a:	7033      	strb	r3, [r6, #0]
 800a44c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800a44e:	3701      	adds	r7, #1
 800a450:	601f      	str	r7, [r3, #0]
 800a452:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800a454:	2b00      	cmp	r3, #0
 800a456:	f000 831d 	beq.w	800aa94 <_dtoa_r+0xb34>
 800a45a:	601e      	str	r6, [r3, #0]
 800a45c:	e31a      	b.n	800aa94 <_dtoa_r+0xb34>
 800a45e:	07e2      	lsls	r2, r4, #31
 800a460:	d505      	bpl.n	800a46e <_dtoa_r+0x50e>
 800a462:	e9d5 2300 	ldrd	r2, r3, [r5]
 800a466:	f7f6 f8cf 	bl	8000608 <__aeabi_dmul>
 800a46a:	3601      	adds	r6, #1
 800a46c:	2301      	movs	r3, #1
 800a46e:	1064      	asrs	r4, r4, #1
 800a470:	3508      	adds	r5, #8
 800a472:	e73f      	b.n	800a2f4 <_dtoa_r+0x394>
 800a474:	2602      	movs	r6, #2
 800a476:	e742      	b.n	800a2fe <_dtoa_r+0x39e>
 800a478:	9c07      	ldr	r4, [sp, #28]
 800a47a:	9704      	str	r7, [sp, #16]
 800a47c:	e761      	b.n	800a342 <_dtoa_r+0x3e2>
 800a47e:	4b27      	ldr	r3, [pc, #156]	@ (800a51c <_dtoa_r+0x5bc>)
 800a480:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a482:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800a486:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800a48a:	4454      	add	r4, sl
 800a48c:	2900      	cmp	r1, #0
 800a48e:	d053      	beq.n	800a538 <_dtoa_r+0x5d8>
 800a490:	4928      	ldr	r1, [pc, #160]	@ (800a534 <_dtoa_r+0x5d4>)
 800a492:	2000      	movs	r0, #0
 800a494:	f7f6 f9e2 	bl	800085c <__aeabi_ddiv>
 800a498:	4633      	mov	r3, r6
 800a49a:	462a      	mov	r2, r5
 800a49c:	f7f5 fefc 	bl	8000298 <__aeabi_dsub>
 800a4a0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800a4a4:	4656      	mov	r6, sl
 800a4a6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a4aa:	f7f6 fb5d 	bl	8000b68 <__aeabi_d2iz>
 800a4ae:	4605      	mov	r5, r0
 800a4b0:	f7f6 f840 	bl	8000534 <__aeabi_i2d>
 800a4b4:	4602      	mov	r2, r0
 800a4b6:	460b      	mov	r3, r1
 800a4b8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a4bc:	f7f5 feec 	bl	8000298 <__aeabi_dsub>
 800a4c0:	3530      	adds	r5, #48	@ 0x30
 800a4c2:	4602      	mov	r2, r0
 800a4c4:	460b      	mov	r3, r1
 800a4c6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800a4ca:	f806 5b01 	strb.w	r5, [r6], #1
 800a4ce:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800a4d2:	f7f6 fb0b 	bl	8000aec <__aeabi_dcmplt>
 800a4d6:	2800      	cmp	r0, #0
 800a4d8:	d171      	bne.n	800a5be <_dtoa_r+0x65e>
 800a4da:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a4de:	4911      	ldr	r1, [pc, #68]	@ (800a524 <_dtoa_r+0x5c4>)
 800a4e0:	2000      	movs	r0, #0
 800a4e2:	f7f5 fed9 	bl	8000298 <__aeabi_dsub>
 800a4e6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800a4ea:	f7f6 faff 	bl	8000aec <__aeabi_dcmplt>
 800a4ee:	2800      	cmp	r0, #0
 800a4f0:	f040 8095 	bne.w	800a61e <_dtoa_r+0x6be>
 800a4f4:	42a6      	cmp	r6, r4
 800a4f6:	f43f af50 	beq.w	800a39a <_dtoa_r+0x43a>
 800a4fa:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800a4fe:	4b0a      	ldr	r3, [pc, #40]	@ (800a528 <_dtoa_r+0x5c8>)
 800a500:	2200      	movs	r2, #0
 800a502:	f7f6 f881 	bl	8000608 <__aeabi_dmul>
 800a506:	4b08      	ldr	r3, [pc, #32]	@ (800a528 <_dtoa_r+0x5c8>)
 800a508:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800a50c:	2200      	movs	r2, #0
 800a50e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a512:	f7f6 f879 	bl	8000608 <__aeabi_dmul>
 800a516:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a51a:	e7c4      	b.n	800a4a6 <_dtoa_r+0x546>
 800a51c:	0800d6d8 	.word	0x0800d6d8
 800a520:	0800d6b0 	.word	0x0800d6b0
 800a524:	3ff00000 	.word	0x3ff00000
 800a528:	40240000 	.word	0x40240000
 800a52c:	401c0000 	.word	0x401c0000
 800a530:	40140000 	.word	0x40140000
 800a534:	3fe00000 	.word	0x3fe00000
 800a538:	4631      	mov	r1, r6
 800a53a:	4628      	mov	r0, r5
 800a53c:	f7f6 f864 	bl	8000608 <__aeabi_dmul>
 800a540:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800a544:	9415      	str	r4, [sp, #84]	@ 0x54
 800a546:	4656      	mov	r6, sl
 800a548:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a54c:	f7f6 fb0c 	bl	8000b68 <__aeabi_d2iz>
 800a550:	4605      	mov	r5, r0
 800a552:	f7f5 ffef 	bl	8000534 <__aeabi_i2d>
 800a556:	4602      	mov	r2, r0
 800a558:	460b      	mov	r3, r1
 800a55a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a55e:	f7f5 fe9b 	bl	8000298 <__aeabi_dsub>
 800a562:	3530      	adds	r5, #48	@ 0x30
 800a564:	f806 5b01 	strb.w	r5, [r6], #1
 800a568:	4602      	mov	r2, r0
 800a56a:	460b      	mov	r3, r1
 800a56c:	42a6      	cmp	r6, r4
 800a56e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800a572:	f04f 0200 	mov.w	r2, #0
 800a576:	d124      	bne.n	800a5c2 <_dtoa_r+0x662>
 800a578:	4bac      	ldr	r3, [pc, #688]	@ (800a82c <_dtoa_r+0x8cc>)
 800a57a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800a57e:	f7f5 fe8d 	bl	800029c <__adddf3>
 800a582:	4602      	mov	r2, r0
 800a584:	460b      	mov	r3, r1
 800a586:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a58a:	f7f6 facd 	bl	8000b28 <__aeabi_dcmpgt>
 800a58e:	2800      	cmp	r0, #0
 800a590:	d145      	bne.n	800a61e <_dtoa_r+0x6be>
 800a592:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800a596:	49a5      	ldr	r1, [pc, #660]	@ (800a82c <_dtoa_r+0x8cc>)
 800a598:	2000      	movs	r0, #0
 800a59a:	f7f5 fe7d 	bl	8000298 <__aeabi_dsub>
 800a59e:	4602      	mov	r2, r0
 800a5a0:	460b      	mov	r3, r1
 800a5a2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a5a6:	f7f6 faa1 	bl	8000aec <__aeabi_dcmplt>
 800a5aa:	2800      	cmp	r0, #0
 800a5ac:	f43f aef5 	beq.w	800a39a <_dtoa_r+0x43a>
 800a5b0:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800a5b2:	1e73      	subs	r3, r6, #1
 800a5b4:	9315      	str	r3, [sp, #84]	@ 0x54
 800a5b6:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800a5ba:	2b30      	cmp	r3, #48	@ 0x30
 800a5bc:	d0f8      	beq.n	800a5b0 <_dtoa_r+0x650>
 800a5be:	9f04      	ldr	r7, [sp, #16]
 800a5c0:	e73e      	b.n	800a440 <_dtoa_r+0x4e0>
 800a5c2:	4b9b      	ldr	r3, [pc, #620]	@ (800a830 <_dtoa_r+0x8d0>)
 800a5c4:	f7f6 f820 	bl	8000608 <__aeabi_dmul>
 800a5c8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a5cc:	e7bc      	b.n	800a548 <_dtoa_r+0x5e8>
 800a5ce:	d10c      	bne.n	800a5ea <_dtoa_r+0x68a>
 800a5d0:	4b98      	ldr	r3, [pc, #608]	@ (800a834 <_dtoa_r+0x8d4>)
 800a5d2:	2200      	movs	r2, #0
 800a5d4:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a5d8:	f7f6 f816 	bl	8000608 <__aeabi_dmul>
 800a5dc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a5e0:	f7f6 fa98 	bl	8000b14 <__aeabi_dcmpge>
 800a5e4:	2800      	cmp	r0, #0
 800a5e6:	f000 8157 	beq.w	800a898 <_dtoa_r+0x938>
 800a5ea:	2400      	movs	r4, #0
 800a5ec:	4625      	mov	r5, r4
 800a5ee:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a5f0:	43db      	mvns	r3, r3
 800a5f2:	9304      	str	r3, [sp, #16]
 800a5f4:	4656      	mov	r6, sl
 800a5f6:	2700      	movs	r7, #0
 800a5f8:	4621      	mov	r1, r4
 800a5fa:	4658      	mov	r0, fp
 800a5fc:	f000 fafe 	bl	800abfc <_Bfree>
 800a600:	2d00      	cmp	r5, #0
 800a602:	d0dc      	beq.n	800a5be <_dtoa_r+0x65e>
 800a604:	b12f      	cbz	r7, 800a612 <_dtoa_r+0x6b2>
 800a606:	42af      	cmp	r7, r5
 800a608:	d003      	beq.n	800a612 <_dtoa_r+0x6b2>
 800a60a:	4639      	mov	r1, r7
 800a60c:	4658      	mov	r0, fp
 800a60e:	f000 faf5 	bl	800abfc <_Bfree>
 800a612:	4629      	mov	r1, r5
 800a614:	4658      	mov	r0, fp
 800a616:	f000 faf1 	bl	800abfc <_Bfree>
 800a61a:	e7d0      	b.n	800a5be <_dtoa_r+0x65e>
 800a61c:	9704      	str	r7, [sp, #16]
 800a61e:	4633      	mov	r3, r6
 800a620:	461e      	mov	r6, r3
 800a622:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a626:	2a39      	cmp	r2, #57	@ 0x39
 800a628:	d107      	bne.n	800a63a <_dtoa_r+0x6da>
 800a62a:	459a      	cmp	sl, r3
 800a62c:	d1f8      	bne.n	800a620 <_dtoa_r+0x6c0>
 800a62e:	9a04      	ldr	r2, [sp, #16]
 800a630:	3201      	adds	r2, #1
 800a632:	9204      	str	r2, [sp, #16]
 800a634:	2230      	movs	r2, #48	@ 0x30
 800a636:	f88a 2000 	strb.w	r2, [sl]
 800a63a:	781a      	ldrb	r2, [r3, #0]
 800a63c:	3201      	adds	r2, #1
 800a63e:	701a      	strb	r2, [r3, #0]
 800a640:	e7bd      	b.n	800a5be <_dtoa_r+0x65e>
 800a642:	4b7b      	ldr	r3, [pc, #492]	@ (800a830 <_dtoa_r+0x8d0>)
 800a644:	2200      	movs	r2, #0
 800a646:	f7f5 ffdf 	bl	8000608 <__aeabi_dmul>
 800a64a:	2200      	movs	r2, #0
 800a64c:	2300      	movs	r3, #0
 800a64e:	4604      	mov	r4, r0
 800a650:	460d      	mov	r5, r1
 800a652:	f7f6 fa41 	bl	8000ad8 <__aeabi_dcmpeq>
 800a656:	2800      	cmp	r0, #0
 800a658:	f43f aebb 	beq.w	800a3d2 <_dtoa_r+0x472>
 800a65c:	e6f0      	b.n	800a440 <_dtoa_r+0x4e0>
 800a65e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800a660:	2a00      	cmp	r2, #0
 800a662:	f000 80db 	beq.w	800a81c <_dtoa_r+0x8bc>
 800a666:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a668:	2a01      	cmp	r2, #1
 800a66a:	f300 80bf 	bgt.w	800a7ec <_dtoa_r+0x88c>
 800a66e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800a670:	2a00      	cmp	r2, #0
 800a672:	f000 80b7 	beq.w	800a7e4 <_dtoa_r+0x884>
 800a676:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800a67a:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800a67c:	4646      	mov	r6, r8
 800a67e:	9a08      	ldr	r2, [sp, #32]
 800a680:	2101      	movs	r1, #1
 800a682:	441a      	add	r2, r3
 800a684:	4658      	mov	r0, fp
 800a686:	4498      	add	r8, r3
 800a688:	9208      	str	r2, [sp, #32]
 800a68a:	f000 fbb5 	bl	800adf8 <__i2b>
 800a68e:	4605      	mov	r5, r0
 800a690:	b15e      	cbz	r6, 800a6aa <_dtoa_r+0x74a>
 800a692:	9b08      	ldr	r3, [sp, #32]
 800a694:	2b00      	cmp	r3, #0
 800a696:	dd08      	ble.n	800a6aa <_dtoa_r+0x74a>
 800a698:	42b3      	cmp	r3, r6
 800a69a:	9a08      	ldr	r2, [sp, #32]
 800a69c:	bfa8      	it	ge
 800a69e:	4633      	movge	r3, r6
 800a6a0:	eba8 0803 	sub.w	r8, r8, r3
 800a6a4:	1af6      	subs	r6, r6, r3
 800a6a6:	1ad3      	subs	r3, r2, r3
 800a6a8:	9308      	str	r3, [sp, #32]
 800a6aa:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a6ac:	b1f3      	cbz	r3, 800a6ec <_dtoa_r+0x78c>
 800a6ae:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a6b0:	2b00      	cmp	r3, #0
 800a6b2:	f000 80b7 	beq.w	800a824 <_dtoa_r+0x8c4>
 800a6b6:	b18c      	cbz	r4, 800a6dc <_dtoa_r+0x77c>
 800a6b8:	4629      	mov	r1, r5
 800a6ba:	4622      	mov	r2, r4
 800a6bc:	4658      	mov	r0, fp
 800a6be:	f000 fc5b 	bl	800af78 <__pow5mult>
 800a6c2:	464a      	mov	r2, r9
 800a6c4:	4601      	mov	r1, r0
 800a6c6:	4605      	mov	r5, r0
 800a6c8:	4658      	mov	r0, fp
 800a6ca:	f000 fbab 	bl	800ae24 <__multiply>
 800a6ce:	4649      	mov	r1, r9
 800a6d0:	9004      	str	r0, [sp, #16]
 800a6d2:	4658      	mov	r0, fp
 800a6d4:	f000 fa92 	bl	800abfc <_Bfree>
 800a6d8:	9b04      	ldr	r3, [sp, #16]
 800a6da:	4699      	mov	r9, r3
 800a6dc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a6de:	1b1a      	subs	r2, r3, r4
 800a6e0:	d004      	beq.n	800a6ec <_dtoa_r+0x78c>
 800a6e2:	4649      	mov	r1, r9
 800a6e4:	4658      	mov	r0, fp
 800a6e6:	f000 fc47 	bl	800af78 <__pow5mult>
 800a6ea:	4681      	mov	r9, r0
 800a6ec:	2101      	movs	r1, #1
 800a6ee:	4658      	mov	r0, fp
 800a6f0:	f000 fb82 	bl	800adf8 <__i2b>
 800a6f4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a6f6:	4604      	mov	r4, r0
 800a6f8:	2b00      	cmp	r3, #0
 800a6fa:	f000 81cf 	beq.w	800aa9c <_dtoa_r+0xb3c>
 800a6fe:	461a      	mov	r2, r3
 800a700:	4601      	mov	r1, r0
 800a702:	4658      	mov	r0, fp
 800a704:	f000 fc38 	bl	800af78 <__pow5mult>
 800a708:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a70a:	2b01      	cmp	r3, #1
 800a70c:	4604      	mov	r4, r0
 800a70e:	f300 8095 	bgt.w	800a83c <_dtoa_r+0x8dc>
 800a712:	9b02      	ldr	r3, [sp, #8]
 800a714:	2b00      	cmp	r3, #0
 800a716:	f040 8087 	bne.w	800a828 <_dtoa_r+0x8c8>
 800a71a:	9b03      	ldr	r3, [sp, #12]
 800a71c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a720:	2b00      	cmp	r3, #0
 800a722:	f040 8089 	bne.w	800a838 <_dtoa_r+0x8d8>
 800a726:	9b03      	ldr	r3, [sp, #12]
 800a728:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a72c:	0d1b      	lsrs	r3, r3, #20
 800a72e:	051b      	lsls	r3, r3, #20
 800a730:	b12b      	cbz	r3, 800a73e <_dtoa_r+0x7de>
 800a732:	9b08      	ldr	r3, [sp, #32]
 800a734:	3301      	adds	r3, #1
 800a736:	9308      	str	r3, [sp, #32]
 800a738:	f108 0801 	add.w	r8, r8, #1
 800a73c:	2301      	movs	r3, #1
 800a73e:	930a      	str	r3, [sp, #40]	@ 0x28
 800a740:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a742:	2b00      	cmp	r3, #0
 800a744:	f000 81b0 	beq.w	800aaa8 <_dtoa_r+0xb48>
 800a748:	6923      	ldr	r3, [r4, #16]
 800a74a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800a74e:	6918      	ldr	r0, [r3, #16]
 800a750:	f000 fb06 	bl	800ad60 <__hi0bits>
 800a754:	f1c0 0020 	rsb	r0, r0, #32
 800a758:	9b08      	ldr	r3, [sp, #32]
 800a75a:	4418      	add	r0, r3
 800a75c:	f010 001f 	ands.w	r0, r0, #31
 800a760:	d077      	beq.n	800a852 <_dtoa_r+0x8f2>
 800a762:	f1c0 0320 	rsb	r3, r0, #32
 800a766:	2b04      	cmp	r3, #4
 800a768:	dd6b      	ble.n	800a842 <_dtoa_r+0x8e2>
 800a76a:	9b08      	ldr	r3, [sp, #32]
 800a76c:	f1c0 001c 	rsb	r0, r0, #28
 800a770:	4403      	add	r3, r0
 800a772:	4480      	add	r8, r0
 800a774:	4406      	add	r6, r0
 800a776:	9308      	str	r3, [sp, #32]
 800a778:	f1b8 0f00 	cmp.w	r8, #0
 800a77c:	dd05      	ble.n	800a78a <_dtoa_r+0x82a>
 800a77e:	4649      	mov	r1, r9
 800a780:	4642      	mov	r2, r8
 800a782:	4658      	mov	r0, fp
 800a784:	f000 fc52 	bl	800b02c <__lshift>
 800a788:	4681      	mov	r9, r0
 800a78a:	9b08      	ldr	r3, [sp, #32]
 800a78c:	2b00      	cmp	r3, #0
 800a78e:	dd05      	ble.n	800a79c <_dtoa_r+0x83c>
 800a790:	4621      	mov	r1, r4
 800a792:	461a      	mov	r2, r3
 800a794:	4658      	mov	r0, fp
 800a796:	f000 fc49 	bl	800b02c <__lshift>
 800a79a:	4604      	mov	r4, r0
 800a79c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800a79e:	2b00      	cmp	r3, #0
 800a7a0:	d059      	beq.n	800a856 <_dtoa_r+0x8f6>
 800a7a2:	4621      	mov	r1, r4
 800a7a4:	4648      	mov	r0, r9
 800a7a6:	f000 fcad 	bl	800b104 <__mcmp>
 800a7aa:	2800      	cmp	r0, #0
 800a7ac:	da53      	bge.n	800a856 <_dtoa_r+0x8f6>
 800a7ae:	1e7b      	subs	r3, r7, #1
 800a7b0:	9304      	str	r3, [sp, #16]
 800a7b2:	4649      	mov	r1, r9
 800a7b4:	2300      	movs	r3, #0
 800a7b6:	220a      	movs	r2, #10
 800a7b8:	4658      	mov	r0, fp
 800a7ba:	f000 fa41 	bl	800ac40 <__multadd>
 800a7be:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a7c0:	4681      	mov	r9, r0
 800a7c2:	2b00      	cmp	r3, #0
 800a7c4:	f000 8172 	beq.w	800aaac <_dtoa_r+0xb4c>
 800a7c8:	2300      	movs	r3, #0
 800a7ca:	4629      	mov	r1, r5
 800a7cc:	220a      	movs	r2, #10
 800a7ce:	4658      	mov	r0, fp
 800a7d0:	f000 fa36 	bl	800ac40 <__multadd>
 800a7d4:	9b00      	ldr	r3, [sp, #0]
 800a7d6:	2b00      	cmp	r3, #0
 800a7d8:	4605      	mov	r5, r0
 800a7da:	dc67      	bgt.n	800a8ac <_dtoa_r+0x94c>
 800a7dc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a7de:	2b02      	cmp	r3, #2
 800a7e0:	dc41      	bgt.n	800a866 <_dtoa_r+0x906>
 800a7e2:	e063      	b.n	800a8ac <_dtoa_r+0x94c>
 800a7e4:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800a7e6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800a7ea:	e746      	b.n	800a67a <_dtoa_r+0x71a>
 800a7ec:	9b07      	ldr	r3, [sp, #28]
 800a7ee:	1e5c      	subs	r4, r3, #1
 800a7f0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a7f2:	42a3      	cmp	r3, r4
 800a7f4:	bfbf      	itttt	lt
 800a7f6:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800a7f8:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800a7fa:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800a7fc:	1ae3      	sublt	r3, r4, r3
 800a7fe:	bfb4      	ite	lt
 800a800:	18d2      	addlt	r2, r2, r3
 800a802:	1b1c      	subge	r4, r3, r4
 800a804:	9b07      	ldr	r3, [sp, #28]
 800a806:	bfbc      	itt	lt
 800a808:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800a80a:	2400      	movlt	r4, #0
 800a80c:	2b00      	cmp	r3, #0
 800a80e:	bfb5      	itete	lt
 800a810:	eba8 0603 	sublt.w	r6, r8, r3
 800a814:	9b07      	ldrge	r3, [sp, #28]
 800a816:	2300      	movlt	r3, #0
 800a818:	4646      	movge	r6, r8
 800a81a:	e730      	b.n	800a67e <_dtoa_r+0x71e>
 800a81c:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800a81e:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800a820:	4646      	mov	r6, r8
 800a822:	e735      	b.n	800a690 <_dtoa_r+0x730>
 800a824:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a826:	e75c      	b.n	800a6e2 <_dtoa_r+0x782>
 800a828:	2300      	movs	r3, #0
 800a82a:	e788      	b.n	800a73e <_dtoa_r+0x7de>
 800a82c:	3fe00000 	.word	0x3fe00000
 800a830:	40240000 	.word	0x40240000
 800a834:	40140000 	.word	0x40140000
 800a838:	9b02      	ldr	r3, [sp, #8]
 800a83a:	e780      	b.n	800a73e <_dtoa_r+0x7de>
 800a83c:	2300      	movs	r3, #0
 800a83e:	930a      	str	r3, [sp, #40]	@ 0x28
 800a840:	e782      	b.n	800a748 <_dtoa_r+0x7e8>
 800a842:	d099      	beq.n	800a778 <_dtoa_r+0x818>
 800a844:	9a08      	ldr	r2, [sp, #32]
 800a846:	331c      	adds	r3, #28
 800a848:	441a      	add	r2, r3
 800a84a:	4498      	add	r8, r3
 800a84c:	441e      	add	r6, r3
 800a84e:	9208      	str	r2, [sp, #32]
 800a850:	e792      	b.n	800a778 <_dtoa_r+0x818>
 800a852:	4603      	mov	r3, r0
 800a854:	e7f6      	b.n	800a844 <_dtoa_r+0x8e4>
 800a856:	9b07      	ldr	r3, [sp, #28]
 800a858:	9704      	str	r7, [sp, #16]
 800a85a:	2b00      	cmp	r3, #0
 800a85c:	dc20      	bgt.n	800a8a0 <_dtoa_r+0x940>
 800a85e:	9300      	str	r3, [sp, #0]
 800a860:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a862:	2b02      	cmp	r3, #2
 800a864:	dd1e      	ble.n	800a8a4 <_dtoa_r+0x944>
 800a866:	9b00      	ldr	r3, [sp, #0]
 800a868:	2b00      	cmp	r3, #0
 800a86a:	f47f aec0 	bne.w	800a5ee <_dtoa_r+0x68e>
 800a86e:	4621      	mov	r1, r4
 800a870:	2205      	movs	r2, #5
 800a872:	4658      	mov	r0, fp
 800a874:	f000 f9e4 	bl	800ac40 <__multadd>
 800a878:	4601      	mov	r1, r0
 800a87a:	4604      	mov	r4, r0
 800a87c:	4648      	mov	r0, r9
 800a87e:	f000 fc41 	bl	800b104 <__mcmp>
 800a882:	2800      	cmp	r0, #0
 800a884:	f77f aeb3 	ble.w	800a5ee <_dtoa_r+0x68e>
 800a888:	4656      	mov	r6, sl
 800a88a:	2331      	movs	r3, #49	@ 0x31
 800a88c:	f806 3b01 	strb.w	r3, [r6], #1
 800a890:	9b04      	ldr	r3, [sp, #16]
 800a892:	3301      	adds	r3, #1
 800a894:	9304      	str	r3, [sp, #16]
 800a896:	e6ae      	b.n	800a5f6 <_dtoa_r+0x696>
 800a898:	9c07      	ldr	r4, [sp, #28]
 800a89a:	9704      	str	r7, [sp, #16]
 800a89c:	4625      	mov	r5, r4
 800a89e:	e7f3      	b.n	800a888 <_dtoa_r+0x928>
 800a8a0:	9b07      	ldr	r3, [sp, #28]
 800a8a2:	9300      	str	r3, [sp, #0]
 800a8a4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a8a6:	2b00      	cmp	r3, #0
 800a8a8:	f000 8104 	beq.w	800aab4 <_dtoa_r+0xb54>
 800a8ac:	2e00      	cmp	r6, #0
 800a8ae:	dd05      	ble.n	800a8bc <_dtoa_r+0x95c>
 800a8b0:	4629      	mov	r1, r5
 800a8b2:	4632      	mov	r2, r6
 800a8b4:	4658      	mov	r0, fp
 800a8b6:	f000 fbb9 	bl	800b02c <__lshift>
 800a8ba:	4605      	mov	r5, r0
 800a8bc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a8be:	2b00      	cmp	r3, #0
 800a8c0:	d05a      	beq.n	800a978 <_dtoa_r+0xa18>
 800a8c2:	6869      	ldr	r1, [r5, #4]
 800a8c4:	4658      	mov	r0, fp
 800a8c6:	f000 f959 	bl	800ab7c <_Balloc>
 800a8ca:	4606      	mov	r6, r0
 800a8cc:	b928      	cbnz	r0, 800a8da <_dtoa_r+0x97a>
 800a8ce:	4b84      	ldr	r3, [pc, #528]	@ (800aae0 <_dtoa_r+0xb80>)
 800a8d0:	4602      	mov	r2, r0
 800a8d2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800a8d6:	f7ff bb5a 	b.w	8009f8e <_dtoa_r+0x2e>
 800a8da:	692a      	ldr	r2, [r5, #16]
 800a8dc:	3202      	adds	r2, #2
 800a8de:	0092      	lsls	r2, r2, #2
 800a8e0:	f105 010c 	add.w	r1, r5, #12
 800a8e4:	300c      	adds	r0, #12
 800a8e6:	f7ff fa9e 	bl	8009e26 <memcpy>
 800a8ea:	2201      	movs	r2, #1
 800a8ec:	4631      	mov	r1, r6
 800a8ee:	4658      	mov	r0, fp
 800a8f0:	f000 fb9c 	bl	800b02c <__lshift>
 800a8f4:	f10a 0301 	add.w	r3, sl, #1
 800a8f8:	9307      	str	r3, [sp, #28]
 800a8fa:	9b00      	ldr	r3, [sp, #0]
 800a8fc:	4453      	add	r3, sl
 800a8fe:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a900:	9b02      	ldr	r3, [sp, #8]
 800a902:	f003 0301 	and.w	r3, r3, #1
 800a906:	462f      	mov	r7, r5
 800a908:	930a      	str	r3, [sp, #40]	@ 0x28
 800a90a:	4605      	mov	r5, r0
 800a90c:	9b07      	ldr	r3, [sp, #28]
 800a90e:	4621      	mov	r1, r4
 800a910:	3b01      	subs	r3, #1
 800a912:	4648      	mov	r0, r9
 800a914:	9300      	str	r3, [sp, #0]
 800a916:	f7ff fa9b 	bl	8009e50 <quorem>
 800a91a:	4639      	mov	r1, r7
 800a91c:	9002      	str	r0, [sp, #8]
 800a91e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800a922:	4648      	mov	r0, r9
 800a924:	f000 fbee 	bl	800b104 <__mcmp>
 800a928:	462a      	mov	r2, r5
 800a92a:	9008      	str	r0, [sp, #32]
 800a92c:	4621      	mov	r1, r4
 800a92e:	4658      	mov	r0, fp
 800a930:	f000 fc04 	bl	800b13c <__mdiff>
 800a934:	68c2      	ldr	r2, [r0, #12]
 800a936:	4606      	mov	r6, r0
 800a938:	bb02      	cbnz	r2, 800a97c <_dtoa_r+0xa1c>
 800a93a:	4601      	mov	r1, r0
 800a93c:	4648      	mov	r0, r9
 800a93e:	f000 fbe1 	bl	800b104 <__mcmp>
 800a942:	4602      	mov	r2, r0
 800a944:	4631      	mov	r1, r6
 800a946:	4658      	mov	r0, fp
 800a948:	920e      	str	r2, [sp, #56]	@ 0x38
 800a94a:	f000 f957 	bl	800abfc <_Bfree>
 800a94e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a950:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a952:	9e07      	ldr	r6, [sp, #28]
 800a954:	ea43 0102 	orr.w	r1, r3, r2
 800a958:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a95a:	4319      	orrs	r1, r3
 800a95c:	d110      	bne.n	800a980 <_dtoa_r+0xa20>
 800a95e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800a962:	d029      	beq.n	800a9b8 <_dtoa_r+0xa58>
 800a964:	9b08      	ldr	r3, [sp, #32]
 800a966:	2b00      	cmp	r3, #0
 800a968:	dd02      	ble.n	800a970 <_dtoa_r+0xa10>
 800a96a:	9b02      	ldr	r3, [sp, #8]
 800a96c:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800a970:	9b00      	ldr	r3, [sp, #0]
 800a972:	f883 8000 	strb.w	r8, [r3]
 800a976:	e63f      	b.n	800a5f8 <_dtoa_r+0x698>
 800a978:	4628      	mov	r0, r5
 800a97a:	e7bb      	b.n	800a8f4 <_dtoa_r+0x994>
 800a97c:	2201      	movs	r2, #1
 800a97e:	e7e1      	b.n	800a944 <_dtoa_r+0x9e4>
 800a980:	9b08      	ldr	r3, [sp, #32]
 800a982:	2b00      	cmp	r3, #0
 800a984:	db04      	blt.n	800a990 <_dtoa_r+0xa30>
 800a986:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a988:	430b      	orrs	r3, r1
 800a98a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a98c:	430b      	orrs	r3, r1
 800a98e:	d120      	bne.n	800a9d2 <_dtoa_r+0xa72>
 800a990:	2a00      	cmp	r2, #0
 800a992:	dded      	ble.n	800a970 <_dtoa_r+0xa10>
 800a994:	4649      	mov	r1, r9
 800a996:	2201      	movs	r2, #1
 800a998:	4658      	mov	r0, fp
 800a99a:	f000 fb47 	bl	800b02c <__lshift>
 800a99e:	4621      	mov	r1, r4
 800a9a0:	4681      	mov	r9, r0
 800a9a2:	f000 fbaf 	bl	800b104 <__mcmp>
 800a9a6:	2800      	cmp	r0, #0
 800a9a8:	dc03      	bgt.n	800a9b2 <_dtoa_r+0xa52>
 800a9aa:	d1e1      	bne.n	800a970 <_dtoa_r+0xa10>
 800a9ac:	f018 0f01 	tst.w	r8, #1
 800a9b0:	d0de      	beq.n	800a970 <_dtoa_r+0xa10>
 800a9b2:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800a9b6:	d1d8      	bne.n	800a96a <_dtoa_r+0xa0a>
 800a9b8:	9a00      	ldr	r2, [sp, #0]
 800a9ba:	2339      	movs	r3, #57	@ 0x39
 800a9bc:	7013      	strb	r3, [r2, #0]
 800a9be:	4633      	mov	r3, r6
 800a9c0:	461e      	mov	r6, r3
 800a9c2:	3b01      	subs	r3, #1
 800a9c4:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800a9c8:	2a39      	cmp	r2, #57	@ 0x39
 800a9ca:	d052      	beq.n	800aa72 <_dtoa_r+0xb12>
 800a9cc:	3201      	adds	r2, #1
 800a9ce:	701a      	strb	r2, [r3, #0]
 800a9d0:	e612      	b.n	800a5f8 <_dtoa_r+0x698>
 800a9d2:	2a00      	cmp	r2, #0
 800a9d4:	dd07      	ble.n	800a9e6 <_dtoa_r+0xa86>
 800a9d6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800a9da:	d0ed      	beq.n	800a9b8 <_dtoa_r+0xa58>
 800a9dc:	9a00      	ldr	r2, [sp, #0]
 800a9de:	f108 0301 	add.w	r3, r8, #1
 800a9e2:	7013      	strb	r3, [r2, #0]
 800a9e4:	e608      	b.n	800a5f8 <_dtoa_r+0x698>
 800a9e6:	9b07      	ldr	r3, [sp, #28]
 800a9e8:	9a07      	ldr	r2, [sp, #28]
 800a9ea:	f803 8c01 	strb.w	r8, [r3, #-1]
 800a9ee:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a9f0:	4293      	cmp	r3, r2
 800a9f2:	d028      	beq.n	800aa46 <_dtoa_r+0xae6>
 800a9f4:	4649      	mov	r1, r9
 800a9f6:	2300      	movs	r3, #0
 800a9f8:	220a      	movs	r2, #10
 800a9fa:	4658      	mov	r0, fp
 800a9fc:	f000 f920 	bl	800ac40 <__multadd>
 800aa00:	42af      	cmp	r7, r5
 800aa02:	4681      	mov	r9, r0
 800aa04:	f04f 0300 	mov.w	r3, #0
 800aa08:	f04f 020a 	mov.w	r2, #10
 800aa0c:	4639      	mov	r1, r7
 800aa0e:	4658      	mov	r0, fp
 800aa10:	d107      	bne.n	800aa22 <_dtoa_r+0xac2>
 800aa12:	f000 f915 	bl	800ac40 <__multadd>
 800aa16:	4607      	mov	r7, r0
 800aa18:	4605      	mov	r5, r0
 800aa1a:	9b07      	ldr	r3, [sp, #28]
 800aa1c:	3301      	adds	r3, #1
 800aa1e:	9307      	str	r3, [sp, #28]
 800aa20:	e774      	b.n	800a90c <_dtoa_r+0x9ac>
 800aa22:	f000 f90d 	bl	800ac40 <__multadd>
 800aa26:	4629      	mov	r1, r5
 800aa28:	4607      	mov	r7, r0
 800aa2a:	2300      	movs	r3, #0
 800aa2c:	220a      	movs	r2, #10
 800aa2e:	4658      	mov	r0, fp
 800aa30:	f000 f906 	bl	800ac40 <__multadd>
 800aa34:	4605      	mov	r5, r0
 800aa36:	e7f0      	b.n	800aa1a <_dtoa_r+0xaba>
 800aa38:	9b00      	ldr	r3, [sp, #0]
 800aa3a:	2b00      	cmp	r3, #0
 800aa3c:	bfcc      	ite	gt
 800aa3e:	461e      	movgt	r6, r3
 800aa40:	2601      	movle	r6, #1
 800aa42:	4456      	add	r6, sl
 800aa44:	2700      	movs	r7, #0
 800aa46:	4649      	mov	r1, r9
 800aa48:	2201      	movs	r2, #1
 800aa4a:	4658      	mov	r0, fp
 800aa4c:	f000 faee 	bl	800b02c <__lshift>
 800aa50:	4621      	mov	r1, r4
 800aa52:	4681      	mov	r9, r0
 800aa54:	f000 fb56 	bl	800b104 <__mcmp>
 800aa58:	2800      	cmp	r0, #0
 800aa5a:	dcb0      	bgt.n	800a9be <_dtoa_r+0xa5e>
 800aa5c:	d102      	bne.n	800aa64 <_dtoa_r+0xb04>
 800aa5e:	f018 0f01 	tst.w	r8, #1
 800aa62:	d1ac      	bne.n	800a9be <_dtoa_r+0xa5e>
 800aa64:	4633      	mov	r3, r6
 800aa66:	461e      	mov	r6, r3
 800aa68:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800aa6c:	2a30      	cmp	r2, #48	@ 0x30
 800aa6e:	d0fa      	beq.n	800aa66 <_dtoa_r+0xb06>
 800aa70:	e5c2      	b.n	800a5f8 <_dtoa_r+0x698>
 800aa72:	459a      	cmp	sl, r3
 800aa74:	d1a4      	bne.n	800a9c0 <_dtoa_r+0xa60>
 800aa76:	9b04      	ldr	r3, [sp, #16]
 800aa78:	3301      	adds	r3, #1
 800aa7a:	9304      	str	r3, [sp, #16]
 800aa7c:	2331      	movs	r3, #49	@ 0x31
 800aa7e:	f88a 3000 	strb.w	r3, [sl]
 800aa82:	e5b9      	b.n	800a5f8 <_dtoa_r+0x698>
 800aa84:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800aa86:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800aae4 <_dtoa_r+0xb84>
 800aa8a:	b11b      	cbz	r3, 800aa94 <_dtoa_r+0xb34>
 800aa8c:	f10a 0308 	add.w	r3, sl, #8
 800aa90:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800aa92:	6013      	str	r3, [r2, #0]
 800aa94:	4650      	mov	r0, sl
 800aa96:	b019      	add	sp, #100	@ 0x64
 800aa98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aa9c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aa9e:	2b01      	cmp	r3, #1
 800aaa0:	f77f ae37 	ble.w	800a712 <_dtoa_r+0x7b2>
 800aaa4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800aaa6:	930a      	str	r3, [sp, #40]	@ 0x28
 800aaa8:	2001      	movs	r0, #1
 800aaaa:	e655      	b.n	800a758 <_dtoa_r+0x7f8>
 800aaac:	9b00      	ldr	r3, [sp, #0]
 800aaae:	2b00      	cmp	r3, #0
 800aab0:	f77f aed6 	ble.w	800a860 <_dtoa_r+0x900>
 800aab4:	4656      	mov	r6, sl
 800aab6:	4621      	mov	r1, r4
 800aab8:	4648      	mov	r0, r9
 800aaba:	f7ff f9c9 	bl	8009e50 <quorem>
 800aabe:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800aac2:	f806 8b01 	strb.w	r8, [r6], #1
 800aac6:	9b00      	ldr	r3, [sp, #0]
 800aac8:	eba6 020a 	sub.w	r2, r6, sl
 800aacc:	4293      	cmp	r3, r2
 800aace:	ddb3      	ble.n	800aa38 <_dtoa_r+0xad8>
 800aad0:	4649      	mov	r1, r9
 800aad2:	2300      	movs	r3, #0
 800aad4:	220a      	movs	r2, #10
 800aad6:	4658      	mov	r0, fp
 800aad8:	f000 f8b2 	bl	800ac40 <__multadd>
 800aadc:	4681      	mov	r9, r0
 800aade:	e7ea      	b.n	800aab6 <_dtoa_r+0xb56>
 800aae0:	0800d63a 	.word	0x0800d63a
 800aae4:	0800d5be 	.word	0x0800d5be

0800aae8 <_free_r>:
 800aae8:	b538      	push	{r3, r4, r5, lr}
 800aaea:	4605      	mov	r5, r0
 800aaec:	2900      	cmp	r1, #0
 800aaee:	d041      	beq.n	800ab74 <_free_r+0x8c>
 800aaf0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800aaf4:	1f0c      	subs	r4, r1, #4
 800aaf6:	2b00      	cmp	r3, #0
 800aaf8:	bfb8      	it	lt
 800aafa:	18e4      	addlt	r4, r4, r3
 800aafc:	f7fd ffb2 	bl	8008a64 <__malloc_lock>
 800ab00:	4a1d      	ldr	r2, [pc, #116]	@ (800ab78 <_free_r+0x90>)
 800ab02:	6813      	ldr	r3, [r2, #0]
 800ab04:	b933      	cbnz	r3, 800ab14 <_free_r+0x2c>
 800ab06:	6063      	str	r3, [r4, #4]
 800ab08:	6014      	str	r4, [r2, #0]
 800ab0a:	4628      	mov	r0, r5
 800ab0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ab10:	f7fd bfae 	b.w	8008a70 <__malloc_unlock>
 800ab14:	42a3      	cmp	r3, r4
 800ab16:	d908      	bls.n	800ab2a <_free_r+0x42>
 800ab18:	6820      	ldr	r0, [r4, #0]
 800ab1a:	1821      	adds	r1, r4, r0
 800ab1c:	428b      	cmp	r3, r1
 800ab1e:	bf01      	itttt	eq
 800ab20:	6819      	ldreq	r1, [r3, #0]
 800ab22:	685b      	ldreq	r3, [r3, #4]
 800ab24:	1809      	addeq	r1, r1, r0
 800ab26:	6021      	streq	r1, [r4, #0]
 800ab28:	e7ed      	b.n	800ab06 <_free_r+0x1e>
 800ab2a:	461a      	mov	r2, r3
 800ab2c:	685b      	ldr	r3, [r3, #4]
 800ab2e:	b10b      	cbz	r3, 800ab34 <_free_r+0x4c>
 800ab30:	42a3      	cmp	r3, r4
 800ab32:	d9fa      	bls.n	800ab2a <_free_r+0x42>
 800ab34:	6811      	ldr	r1, [r2, #0]
 800ab36:	1850      	adds	r0, r2, r1
 800ab38:	42a0      	cmp	r0, r4
 800ab3a:	d10b      	bne.n	800ab54 <_free_r+0x6c>
 800ab3c:	6820      	ldr	r0, [r4, #0]
 800ab3e:	4401      	add	r1, r0
 800ab40:	1850      	adds	r0, r2, r1
 800ab42:	4283      	cmp	r3, r0
 800ab44:	6011      	str	r1, [r2, #0]
 800ab46:	d1e0      	bne.n	800ab0a <_free_r+0x22>
 800ab48:	6818      	ldr	r0, [r3, #0]
 800ab4a:	685b      	ldr	r3, [r3, #4]
 800ab4c:	6053      	str	r3, [r2, #4]
 800ab4e:	4408      	add	r0, r1
 800ab50:	6010      	str	r0, [r2, #0]
 800ab52:	e7da      	b.n	800ab0a <_free_r+0x22>
 800ab54:	d902      	bls.n	800ab5c <_free_r+0x74>
 800ab56:	230c      	movs	r3, #12
 800ab58:	602b      	str	r3, [r5, #0]
 800ab5a:	e7d6      	b.n	800ab0a <_free_r+0x22>
 800ab5c:	6820      	ldr	r0, [r4, #0]
 800ab5e:	1821      	adds	r1, r4, r0
 800ab60:	428b      	cmp	r3, r1
 800ab62:	bf04      	itt	eq
 800ab64:	6819      	ldreq	r1, [r3, #0]
 800ab66:	685b      	ldreq	r3, [r3, #4]
 800ab68:	6063      	str	r3, [r4, #4]
 800ab6a:	bf04      	itt	eq
 800ab6c:	1809      	addeq	r1, r1, r0
 800ab6e:	6021      	streq	r1, [r4, #0]
 800ab70:	6054      	str	r4, [r2, #4]
 800ab72:	e7ca      	b.n	800ab0a <_free_r+0x22>
 800ab74:	bd38      	pop	{r3, r4, r5, pc}
 800ab76:	bf00      	nop
 800ab78:	20000754 	.word	0x20000754

0800ab7c <_Balloc>:
 800ab7c:	b570      	push	{r4, r5, r6, lr}
 800ab7e:	69c6      	ldr	r6, [r0, #28]
 800ab80:	4604      	mov	r4, r0
 800ab82:	460d      	mov	r5, r1
 800ab84:	b976      	cbnz	r6, 800aba4 <_Balloc+0x28>
 800ab86:	2010      	movs	r0, #16
 800ab88:	f7fd feba 	bl	8008900 <malloc>
 800ab8c:	4602      	mov	r2, r0
 800ab8e:	61e0      	str	r0, [r4, #28]
 800ab90:	b920      	cbnz	r0, 800ab9c <_Balloc+0x20>
 800ab92:	4b18      	ldr	r3, [pc, #96]	@ (800abf4 <_Balloc+0x78>)
 800ab94:	4818      	ldr	r0, [pc, #96]	@ (800abf8 <_Balloc+0x7c>)
 800ab96:	216b      	movs	r1, #107	@ 0x6b
 800ab98:	f001 feaa 	bl	800c8f0 <__assert_func>
 800ab9c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800aba0:	6006      	str	r6, [r0, #0]
 800aba2:	60c6      	str	r6, [r0, #12]
 800aba4:	69e6      	ldr	r6, [r4, #28]
 800aba6:	68f3      	ldr	r3, [r6, #12]
 800aba8:	b183      	cbz	r3, 800abcc <_Balloc+0x50>
 800abaa:	69e3      	ldr	r3, [r4, #28]
 800abac:	68db      	ldr	r3, [r3, #12]
 800abae:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800abb2:	b9b8      	cbnz	r0, 800abe4 <_Balloc+0x68>
 800abb4:	2101      	movs	r1, #1
 800abb6:	fa01 f605 	lsl.w	r6, r1, r5
 800abba:	1d72      	adds	r2, r6, #5
 800abbc:	0092      	lsls	r2, r2, #2
 800abbe:	4620      	mov	r0, r4
 800abc0:	f7fd fe8a 	bl	80088d8 <_calloc_r>
 800abc4:	b160      	cbz	r0, 800abe0 <_Balloc+0x64>
 800abc6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800abca:	e00e      	b.n	800abea <_Balloc+0x6e>
 800abcc:	2221      	movs	r2, #33	@ 0x21
 800abce:	2104      	movs	r1, #4
 800abd0:	4620      	mov	r0, r4
 800abd2:	f7fd fe81 	bl	80088d8 <_calloc_r>
 800abd6:	69e3      	ldr	r3, [r4, #28]
 800abd8:	60f0      	str	r0, [r6, #12]
 800abda:	68db      	ldr	r3, [r3, #12]
 800abdc:	2b00      	cmp	r3, #0
 800abde:	d1e4      	bne.n	800abaa <_Balloc+0x2e>
 800abe0:	2000      	movs	r0, #0
 800abe2:	bd70      	pop	{r4, r5, r6, pc}
 800abe4:	6802      	ldr	r2, [r0, #0]
 800abe6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800abea:	2300      	movs	r3, #0
 800abec:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800abf0:	e7f7      	b.n	800abe2 <_Balloc+0x66>
 800abf2:	bf00      	nop
 800abf4:	0800d5cb 	.word	0x0800d5cb
 800abf8:	0800d64b 	.word	0x0800d64b

0800abfc <_Bfree>:
 800abfc:	b570      	push	{r4, r5, r6, lr}
 800abfe:	69c6      	ldr	r6, [r0, #28]
 800ac00:	4605      	mov	r5, r0
 800ac02:	460c      	mov	r4, r1
 800ac04:	b976      	cbnz	r6, 800ac24 <_Bfree+0x28>
 800ac06:	2010      	movs	r0, #16
 800ac08:	f7fd fe7a 	bl	8008900 <malloc>
 800ac0c:	4602      	mov	r2, r0
 800ac0e:	61e8      	str	r0, [r5, #28]
 800ac10:	b920      	cbnz	r0, 800ac1c <_Bfree+0x20>
 800ac12:	4b09      	ldr	r3, [pc, #36]	@ (800ac38 <_Bfree+0x3c>)
 800ac14:	4809      	ldr	r0, [pc, #36]	@ (800ac3c <_Bfree+0x40>)
 800ac16:	218f      	movs	r1, #143	@ 0x8f
 800ac18:	f001 fe6a 	bl	800c8f0 <__assert_func>
 800ac1c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ac20:	6006      	str	r6, [r0, #0]
 800ac22:	60c6      	str	r6, [r0, #12]
 800ac24:	b13c      	cbz	r4, 800ac36 <_Bfree+0x3a>
 800ac26:	69eb      	ldr	r3, [r5, #28]
 800ac28:	6862      	ldr	r2, [r4, #4]
 800ac2a:	68db      	ldr	r3, [r3, #12]
 800ac2c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800ac30:	6021      	str	r1, [r4, #0]
 800ac32:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800ac36:	bd70      	pop	{r4, r5, r6, pc}
 800ac38:	0800d5cb 	.word	0x0800d5cb
 800ac3c:	0800d64b 	.word	0x0800d64b

0800ac40 <__multadd>:
 800ac40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ac44:	690d      	ldr	r5, [r1, #16]
 800ac46:	4607      	mov	r7, r0
 800ac48:	460c      	mov	r4, r1
 800ac4a:	461e      	mov	r6, r3
 800ac4c:	f101 0c14 	add.w	ip, r1, #20
 800ac50:	2000      	movs	r0, #0
 800ac52:	f8dc 3000 	ldr.w	r3, [ip]
 800ac56:	b299      	uxth	r1, r3
 800ac58:	fb02 6101 	mla	r1, r2, r1, r6
 800ac5c:	0c1e      	lsrs	r6, r3, #16
 800ac5e:	0c0b      	lsrs	r3, r1, #16
 800ac60:	fb02 3306 	mla	r3, r2, r6, r3
 800ac64:	b289      	uxth	r1, r1
 800ac66:	3001      	adds	r0, #1
 800ac68:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800ac6c:	4285      	cmp	r5, r0
 800ac6e:	f84c 1b04 	str.w	r1, [ip], #4
 800ac72:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800ac76:	dcec      	bgt.n	800ac52 <__multadd+0x12>
 800ac78:	b30e      	cbz	r6, 800acbe <__multadd+0x7e>
 800ac7a:	68a3      	ldr	r3, [r4, #8]
 800ac7c:	42ab      	cmp	r3, r5
 800ac7e:	dc19      	bgt.n	800acb4 <__multadd+0x74>
 800ac80:	6861      	ldr	r1, [r4, #4]
 800ac82:	4638      	mov	r0, r7
 800ac84:	3101      	adds	r1, #1
 800ac86:	f7ff ff79 	bl	800ab7c <_Balloc>
 800ac8a:	4680      	mov	r8, r0
 800ac8c:	b928      	cbnz	r0, 800ac9a <__multadd+0x5a>
 800ac8e:	4602      	mov	r2, r0
 800ac90:	4b0c      	ldr	r3, [pc, #48]	@ (800acc4 <__multadd+0x84>)
 800ac92:	480d      	ldr	r0, [pc, #52]	@ (800acc8 <__multadd+0x88>)
 800ac94:	21ba      	movs	r1, #186	@ 0xba
 800ac96:	f001 fe2b 	bl	800c8f0 <__assert_func>
 800ac9a:	6922      	ldr	r2, [r4, #16]
 800ac9c:	3202      	adds	r2, #2
 800ac9e:	f104 010c 	add.w	r1, r4, #12
 800aca2:	0092      	lsls	r2, r2, #2
 800aca4:	300c      	adds	r0, #12
 800aca6:	f7ff f8be 	bl	8009e26 <memcpy>
 800acaa:	4621      	mov	r1, r4
 800acac:	4638      	mov	r0, r7
 800acae:	f7ff ffa5 	bl	800abfc <_Bfree>
 800acb2:	4644      	mov	r4, r8
 800acb4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800acb8:	3501      	adds	r5, #1
 800acba:	615e      	str	r6, [r3, #20]
 800acbc:	6125      	str	r5, [r4, #16]
 800acbe:	4620      	mov	r0, r4
 800acc0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800acc4:	0800d63a 	.word	0x0800d63a
 800acc8:	0800d64b 	.word	0x0800d64b

0800accc <__s2b>:
 800accc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800acd0:	460c      	mov	r4, r1
 800acd2:	4615      	mov	r5, r2
 800acd4:	461f      	mov	r7, r3
 800acd6:	2209      	movs	r2, #9
 800acd8:	3308      	adds	r3, #8
 800acda:	4606      	mov	r6, r0
 800acdc:	fb93 f3f2 	sdiv	r3, r3, r2
 800ace0:	2100      	movs	r1, #0
 800ace2:	2201      	movs	r2, #1
 800ace4:	429a      	cmp	r2, r3
 800ace6:	db09      	blt.n	800acfc <__s2b+0x30>
 800ace8:	4630      	mov	r0, r6
 800acea:	f7ff ff47 	bl	800ab7c <_Balloc>
 800acee:	b940      	cbnz	r0, 800ad02 <__s2b+0x36>
 800acf0:	4602      	mov	r2, r0
 800acf2:	4b19      	ldr	r3, [pc, #100]	@ (800ad58 <__s2b+0x8c>)
 800acf4:	4819      	ldr	r0, [pc, #100]	@ (800ad5c <__s2b+0x90>)
 800acf6:	21d3      	movs	r1, #211	@ 0xd3
 800acf8:	f001 fdfa 	bl	800c8f0 <__assert_func>
 800acfc:	0052      	lsls	r2, r2, #1
 800acfe:	3101      	adds	r1, #1
 800ad00:	e7f0      	b.n	800ace4 <__s2b+0x18>
 800ad02:	9b08      	ldr	r3, [sp, #32]
 800ad04:	6143      	str	r3, [r0, #20]
 800ad06:	2d09      	cmp	r5, #9
 800ad08:	f04f 0301 	mov.w	r3, #1
 800ad0c:	6103      	str	r3, [r0, #16]
 800ad0e:	dd16      	ble.n	800ad3e <__s2b+0x72>
 800ad10:	f104 0909 	add.w	r9, r4, #9
 800ad14:	46c8      	mov	r8, r9
 800ad16:	442c      	add	r4, r5
 800ad18:	f818 3b01 	ldrb.w	r3, [r8], #1
 800ad1c:	4601      	mov	r1, r0
 800ad1e:	3b30      	subs	r3, #48	@ 0x30
 800ad20:	220a      	movs	r2, #10
 800ad22:	4630      	mov	r0, r6
 800ad24:	f7ff ff8c 	bl	800ac40 <__multadd>
 800ad28:	45a0      	cmp	r8, r4
 800ad2a:	d1f5      	bne.n	800ad18 <__s2b+0x4c>
 800ad2c:	f1a5 0408 	sub.w	r4, r5, #8
 800ad30:	444c      	add	r4, r9
 800ad32:	1b2d      	subs	r5, r5, r4
 800ad34:	1963      	adds	r3, r4, r5
 800ad36:	42bb      	cmp	r3, r7
 800ad38:	db04      	blt.n	800ad44 <__s2b+0x78>
 800ad3a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ad3e:	340a      	adds	r4, #10
 800ad40:	2509      	movs	r5, #9
 800ad42:	e7f6      	b.n	800ad32 <__s2b+0x66>
 800ad44:	f814 3b01 	ldrb.w	r3, [r4], #1
 800ad48:	4601      	mov	r1, r0
 800ad4a:	3b30      	subs	r3, #48	@ 0x30
 800ad4c:	220a      	movs	r2, #10
 800ad4e:	4630      	mov	r0, r6
 800ad50:	f7ff ff76 	bl	800ac40 <__multadd>
 800ad54:	e7ee      	b.n	800ad34 <__s2b+0x68>
 800ad56:	bf00      	nop
 800ad58:	0800d63a 	.word	0x0800d63a
 800ad5c:	0800d64b 	.word	0x0800d64b

0800ad60 <__hi0bits>:
 800ad60:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800ad64:	4603      	mov	r3, r0
 800ad66:	bf36      	itet	cc
 800ad68:	0403      	lslcc	r3, r0, #16
 800ad6a:	2000      	movcs	r0, #0
 800ad6c:	2010      	movcc	r0, #16
 800ad6e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800ad72:	bf3c      	itt	cc
 800ad74:	021b      	lslcc	r3, r3, #8
 800ad76:	3008      	addcc	r0, #8
 800ad78:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ad7c:	bf3c      	itt	cc
 800ad7e:	011b      	lslcc	r3, r3, #4
 800ad80:	3004      	addcc	r0, #4
 800ad82:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ad86:	bf3c      	itt	cc
 800ad88:	009b      	lslcc	r3, r3, #2
 800ad8a:	3002      	addcc	r0, #2
 800ad8c:	2b00      	cmp	r3, #0
 800ad8e:	db05      	blt.n	800ad9c <__hi0bits+0x3c>
 800ad90:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800ad94:	f100 0001 	add.w	r0, r0, #1
 800ad98:	bf08      	it	eq
 800ad9a:	2020      	moveq	r0, #32
 800ad9c:	4770      	bx	lr

0800ad9e <__lo0bits>:
 800ad9e:	6803      	ldr	r3, [r0, #0]
 800ada0:	4602      	mov	r2, r0
 800ada2:	f013 0007 	ands.w	r0, r3, #7
 800ada6:	d00b      	beq.n	800adc0 <__lo0bits+0x22>
 800ada8:	07d9      	lsls	r1, r3, #31
 800adaa:	d421      	bmi.n	800adf0 <__lo0bits+0x52>
 800adac:	0798      	lsls	r0, r3, #30
 800adae:	bf49      	itett	mi
 800adb0:	085b      	lsrmi	r3, r3, #1
 800adb2:	089b      	lsrpl	r3, r3, #2
 800adb4:	2001      	movmi	r0, #1
 800adb6:	6013      	strmi	r3, [r2, #0]
 800adb8:	bf5c      	itt	pl
 800adba:	6013      	strpl	r3, [r2, #0]
 800adbc:	2002      	movpl	r0, #2
 800adbe:	4770      	bx	lr
 800adc0:	b299      	uxth	r1, r3
 800adc2:	b909      	cbnz	r1, 800adc8 <__lo0bits+0x2a>
 800adc4:	0c1b      	lsrs	r3, r3, #16
 800adc6:	2010      	movs	r0, #16
 800adc8:	b2d9      	uxtb	r1, r3
 800adca:	b909      	cbnz	r1, 800add0 <__lo0bits+0x32>
 800adcc:	3008      	adds	r0, #8
 800adce:	0a1b      	lsrs	r3, r3, #8
 800add0:	0719      	lsls	r1, r3, #28
 800add2:	bf04      	itt	eq
 800add4:	091b      	lsreq	r3, r3, #4
 800add6:	3004      	addeq	r0, #4
 800add8:	0799      	lsls	r1, r3, #30
 800adda:	bf04      	itt	eq
 800addc:	089b      	lsreq	r3, r3, #2
 800adde:	3002      	addeq	r0, #2
 800ade0:	07d9      	lsls	r1, r3, #31
 800ade2:	d403      	bmi.n	800adec <__lo0bits+0x4e>
 800ade4:	085b      	lsrs	r3, r3, #1
 800ade6:	f100 0001 	add.w	r0, r0, #1
 800adea:	d003      	beq.n	800adf4 <__lo0bits+0x56>
 800adec:	6013      	str	r3, [r2, #0]
 800adee:	4770      	bx	lr
 800adf0:	2000      	movs	r0, #0
 800adf2:	4770      	bx	lr
 800adf4:	2020      	movs	r0, #32
 800adf6:	4770      	bx	lr

0800adf8 <__i2b>:
 800adf8:	b510      	push	{r4, lr}
 800adfa:	460c      	mov	r4, r1
 800adfc:	2101      	movs	r1, #1
 800adfe:	f7ff febd 	bl	800ab7c <_Balloc>
 800ae02:	4602      	mov	r2, r0
 800ae04:	b928      	cbnz	r0, 800ae12 <__i2b+0x1a>
 800ae06:	4b05      	ldr	r3, [pc, #20]	@ (800ae1c <__i2b+0x24>)
 800ae08:	4805      	ldr	r0, [pc, #20]	@ (800ae20 <__i2b+0x28>)
 800ae0a:	f240 1145 	movw	r1, #325	@ 0x145
 800ae0e:	f001 fd6f 	bl	800c8f0 <__assert_func>
 800ae12:	2301      	movs	r3, #1
 800ae14:	6144      	str	r4, [r0, #20]
 800ae16:	6103      	str	r3, [r0, #16]
 800ae18:	bd10      	pop	{r4, pc}
 800ae1a:	bf00      	nop
 800ae1c:	0800d63a 	.word	0x0800d63a
 800ae20:	0800d64b 	.word	0x0800d64b

0800ae24 <__multiply>:
 800ae24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ae28:	4614      	mov	r4, r2
 800ae2a:	690a      	ldr	r2, [r1, #16]
 800ae2c:	6923      	ldr	r3, [r4, #16]
 800ae2e:	429a      	cmp	r2, r3
 800ae30:	bfa8      	it	ge
 800ae32:	4623      	movge	r3, r4
 800ae34:	460f      	mov	r7, r1
 800ae36:	bfa4      	itt	ge
 800ae38:	460c      	movge	r4, r1
 800ae3a:	461f      	movge	r7, r3
 800ae3c:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800ae40:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800ae44:	68a3      	ldr	r3, [r4, #8]
 800ae46:	6861      	ldr	r1, [r4, #4]
 800ae48:	eb0a 0609 	add.w	r6, sl, r9
 800ae4c:	42b3      	cmp	r3, r6
 800ae4e:	b085      	sub	sp, #20
 800ae50:	bfb8      	it	lt
 800ae52:	3101      	addlt	r1, #1
 800ae54:	f7ff fe92 	bl	800ab7c <_Balloc>
 800ae58:	b930      	cbnz	r0, 800ae68 <__multiply+0x44>
 800ae5a:	4602      	mov	r2, r0
 800ae5c:	4b44      	ldr	r3, [pc, #272]	@ (800af70 <__multiply+0x14c>)
 800ae5e:	4845      	ldr	r0, [pc, #276]	@ (800af74 <__multiply+0x150>)
 800ae60:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800ae64:	f001 fd44 	bl	800c8f0 <__assert_func>
 800ae68:	f100 0514 	add.w	r5, r0, #20
 800ae6c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800ae70:	462b      	mov	r3, r5
 800ae72:	2200      	movs	r2, #0
 800ae74:	4543      	cmp	r3, r8
 800ae76:	d321      	bcc.n	800aebc <__multiply+0x98>
 800ae78:	f107 0114 	add.w	r1, r7, #20
 800ae7c:	f104 0214 	add.w	r2, r4, #20
 800ae80:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800ae84:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800ae88:	9302      	str	r3, [sp, #8]
 800ae8a:	1b13      	subs	r3, r2, r4
 800ae8c:	3b15      	subs	r3, #21
 800ae8e:	f023 0303 	bic.w	r3, r3, #3
 800ae92:	3304      	adds	r3, #4
 800ae94:	f104 0715 	add.w	r7, r4, #21
 800ae98:	42ba      	cmp	r2, r7
 800ae9a:	bf38      	it	cc
 800ae9c:	2304      	movcc	r3, #4
 800ae9e:	9301      	str	r3, [sp, #4]
 800aea0:	9b02      	ldr	r3, [sp, #8]
 800aea2:	9103      	str	r1, [sp, #12]
 800aea4:	428b      	cmp	r3, r1
 800aea6:	d80c      	bhi.n	800aec2 <__multiply+0x9e>
 800aea8:	2e00      	cmp	r6, #0
 800aeaa:	dd03      	ble.n	800aeb4 <__multiply+0x90>
 800aeac:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800aeb0:	2b00      	cmp	r3, #0
 800aeb2:	d05b      	beq.n	800af6c <__multiply+0x148>
 800aeb4:	6106      	str	r6, [r0, #16]
 800aeb6:	b005      	add	sp, #20
 800aeb8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aebc:	f843 2b04 	str.w	r2, [r3], #4
 800aec0:	e7d8      	b.n	800ae74 <__multiply+0x50>
 800aec2:	f8b1 a000 	ldrh.w	sl, [r1]
 800aec6:	f1ba 0f00 	cmp.w	sl, #0
 800aeca:	d024      	beq.n	800af16 <__multiply+0xf2>
 800aecc:	f104 0e14 	add.w	lr, r4, #20
 800aed0:	46a9      	mov	r9, r5
 800aed2:	f04f 0c00 	mov.w	ip, #0
 800aed6:	f85e 7b04 	ldr.w	r7, [lr], #4
 800aeda:	f8d9 3000 	ldr.w	r3, [r9]
 800aede:	fa1f fb87 	uxth.w	fp, r7
 800aee2:	b29b      	uxth	r3, r3
 800aee4:	fb0a 330b 	mla	r3, sl, fp, r3
 800aee8:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800aeec:	f8d9 7000 	ldr.w	r7, [r9]
 800aef0:	4463      	add	r3, ip
 800aef2:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800aef6:	fb0a c70b 	mla	r7, sl, fp, ip
 800aefa:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800aefe:	b29b      	uxth	r3, r3
 800af00:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800af04:	4572      	cmp	r2, lr
 800af06:	f849 3b04 	str.w	r3, [r9], #4
 800af0a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800af0e:	d8e2      	bhi.n	800aed6 <__multiply+0xb2>
 800af10:	9b01      	ldr	r3, [sp, #4]
 800af12:	f845 c003 	str.w	ip, [r5, r3]
 800af16:	9b03      	ldr	r3, [sp, #12]
 800af18:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800af1c:	3104      	adds	r1, #4
 800af1e:	f1b9 0f00 	cmp.w	r9, #0
 800af22:	d021      	beq.n	800af68 <__multiply+0x144>
 800af24:	682b      	ldr	r3, [r5, #0]
 800af26:	f104 0c14 	add.w	ip, r4, #20
 800af2a:	46ae      	mov	lr, r5
 800af2c:	f04f 0a00 	mov.w	sl, #0
 800af30:	f8bc b000 	ldrh.w	fp, [ip]
 800af34:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800af38:	fb09 770b 	mla	r7, r9, fp, r7
 800af3c:	4457      	add	r7, sl
 800af3e:	b29b      	uxth	r3, r3
 800af40:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800af44:	f84e 3b04 	str.w	r3, [lr], #4
 800af48:	f85c 3b04 	ldr.w	r3, [ip], #4
 800af4c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800af50:	f8be 3000 	ldrh.w	r3, [lr]
 800af54:	fb09 330a 	mla	r3, r9, sl, r3
 800af58:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800af5c:	4562      	cmp	r2, ip
 800af5e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800af62:	d8e5      	bhi.n	800af30 <__multiply+0x10c>
 800af64:	9f01      	ldr	r7, [sp, #4]
 800af66:	51eb      	str	r3, [r5, r7]
 800af68:	3504      	adds	r5, #4
 800af6a:	e799      	b.n	800aea0 <__multiply+0x7c>
 800af6c:	3e01      	subs	r6, #1
 800af6e:	e79b      	b.n	800aea8 <__multiply+0x84>
 800af70:	0800d63a 	.word	0x0800d63a
 800af74:	0800d64b 	.word	0x0800d64b

0800af78 <__pow5mult>:
 800af78:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800af7c:	4615      	mov	r5, r2
 800af7e:	f012 0203 	ands.w	r2, r2, #3
 800af82:	4607      	mov	r7, r0
 800af84:	460e      	mov	r6, r1
 800af86:	d007      	beq.n	800af98 <__pow5mult+0x20>
 800af88:	4c25      	ldr	r4, [pc, #148]	@ (800b020 <__pow5mult+0xa8>)
 800af8a:	3a01      	subs	r2, #1
 800af8c:	2300      	movs	r3, #0
 800af8e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800af92:	f7ff fe55 	bl	800ac40 <__multadd>
 800af96:	4606      	mov	r6, r0
 800af98:	10ad      	asrs	r5, r5, #2
 800af9a:	d03d      	beq.n	800b018 <__pow5mult+0xa0>
 800af9c:	69fc      	ldr	r4, [r7, #28]
 800af9e:	b97c      	cbnz	r4, 800afc0 <__pow5mult+0x48>
 800afa0:	2010      	movs	r0, #16
 800afa2:	f7fd fcad 	bl	8008900 <malloc>
 800afa6:	4602      	mov	r2, r0
 800afa8:	61f8      	str	r0, [r7, #28]
 800afaa:	b928      	cbnz	r0, 800afb8 <__pow5mult+0x40>
 800afac:	4b1d      	ldr	r3, [pc, #116]	@ (800b024 <__pow5mult+0xac>)
 800afae:	481e      	ldr	r0, [pc, #120]	@ (800b028 <__pow5mult+0xb0>)
 800afb0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800afb4:	f001 fc9c 	bl	800c8f0 <__assert_func>
 800afb8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800afbc:	6004      	str	r4, [r0, #0]
 800afbe:	60c4      	str	r4, [r0, #12]
 800afc0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800afc4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800afc8:	b94c      	cbnz	r4, 800afde <__pow5mult+0x66>
 800afca:	f240 2171 	movw	r1, #625	@ 0x271
 800afce:	4638      	mov	r0, r7
 800afd0:	f7ff ff12 	bl	800adf8 <__i2b>
 800afd4:	2300      	movs	r3, #0
 800afd6:	f8c8 0008 	str.w	r0, [r8, #8]
 800afda:	4604      	mov	r4, r0
 800afdc:	6003      	str	r3, [r0, #0]
 800afde:	f04f 0900 	mov.w	r9, #0
 800afe2:	07eb      	lsls	r3, r5, #31
 800afe4:	d50a      	bpl.n	800affc <__pow5mult+0x84>
 800afe6:	4631      	mov	r1, r6
 800afe8:	4622      	mov	r2, r4
 800afea:	4638      	mov	r0, r7
 800afec:	f7ff ff1a 	bl	800ae24 <__multiply>
 800aff0:	4631      	mov	r1, r6
 800aff2:	4680      	mov	r8, r0
 800aff4:	4638      	mov	r0, r7
 800aff6:	f7ff fe01 	bl	800abfc <_Bfree>
 800affa:	4646      	mov	r6, r8
 800affc:	106d      	asrs	r5, r5, #1
 800affe:	d00b      	beq.n	800b018 <__pow5mult+0xa0>
 800b000:	6820      	ldr	r0, [r4, #0]
 800b002:	b938      	cbnz	r0, 800b014 <__pow5mult+0x9c>
 800b004:	4622      	mov	r2, r4
 800b006:	4621      	mov	r1, r4
 800b008:	4638      	mov	r0, r7
 800b00a:	f7ff ff0b 	bl	800ae24 <__multiply>
 800b00e:	6020      	str	r0, [r4, #0]
 800b010:	f8c0 9000 	str.w	r9, [r0]
 800b014:	4604      	mov	r4, r0
 800b016:	e7e4      	b.n	800afe2 <__pow5mult+0x6a>
 800b018:	4630      	mov	r0, r6
 800b01a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b01e:	bf00      	nop
 800b020:	0800d6a4 	.word	0x0800d6a4
 800b024:	0800d5cb 	.word	0x0800d5cb
 800b028:	0800d64b 	.word	0x0800d64b

0800b02c <__lshift>:
 800b02c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b030:	460c      	mov	r4, r1
 800b032:	6849      	ldr	r1, [r1, #4]
 800b034:	6923      	ldr	r3, [r4, #16]
 800b036:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b03a:	68a3      	ldr	r3, [r4, #8]
 800b03c:	4607      	mov	r7, r0
 800b03e:	4691      	mov	r9, r2
 800b040:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b044:	f108 0601 	add.w	r6, r8, #1
 800b048:	42b3      	cmp	r3, r6
 800b04a:	db0b      	blt.n	800b064 <__lshift+0x38>
 800b04c:	4638      	mov	r0, r7
 800b04e:	f7ff fd95 	bl	800ab7c <_Balloc>
 800b052:	4605      	mov	r5, r0
 800b054:	b948      	cbnz	r0, 800b06a <__lshift+0x3e>
 800b056:	4602      	mov	r2, r0
 800b058:	4b28      	ldr	r3, [pc, #160]	@ (800b0fc <__lshift+0xd0>)
 800b05a:	4829      	ldr	r0, [pc, #164]	@ (800b100 <__lshift+0xd4>)
 800b05c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800b060:	f001 fc46 	bl	800c8f0 <__assert_func>
 800b064:	3101      	adds	r1, #1
 800b066:	005b      	lsls	r3, r3, #1
 800b068:	e7ee      	b.n	800b048 <__lshift+0x1c>
 800b06a:	2300      	movs	r3, #0
 800b06c:	f100 0114 	add.w	r1, r0, #20
 800b070:	f100 0210 	add.w	r2, r0, #16
 800b074:	4618      	mov	r0, r3
 800b076:	4553      	cmp	r3, sl
 800b078:	db33      	blt.n	800b0e2 <__lshift+0xb6>
 800b07a:	6920      	ldr	r0, [r4, #16]
 800b07c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b080:	f104 0314 	add.w	r3, r4, #20
 800b084:	f019 091f 	ands.w	r9, r9, #31
 800b088:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b08c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800b090:	d02b      	beq.n	800b0ea <__lshift+0xbe>
 800b092:	f1c9 0e20 	rsb	lr, r9, #32
 800b096:	468a      	mov	sl, r1
 800b098:	2200      	movs	r2, #0
 800b09a:	6818      	ldr	r0, [r3, #0]
 800b09c:	fa00 f009 	lsl.w	r0, r0, r9
 800b0a0:	4310      	orrs	r0, r2
 800b0a2:	f84a 0b04 	str.w	r0, [sl], #4
 800b0a6:	f853 2b04 	ldr.w	r2, [r3], #4
 800b0aa:	459c      	cmp	ip, r3
 800b0ac:	fa22 f20e 	lsr.w	r2, r2, lr
 800b0b0:	d8f3      	bhi.n	800b09a <__lshift+0x6e>
 800b0b2:	ebac 0304 	sub.w	r3, ip, r4
 800b0b6:	3b15      	subs	r3, #21
 800b0b8:	f023 0303 	bic.w	r3, r3, #3
 800b0bc:	3304      	adds	r3, #4
 800b0be:	f104 0015 	add.w	r0, r4, #21
 800b0c2:	4584      	cmp	ip, r0
 800b0c4:	bf38      	it	cc
 800b0c6:	2304      	movcc	r3, #4
 800b0c8:	50ca      	str	r2, [r1, r3]
 800b0ca:	b10a      	cbz	r2, 800b0d0 <__lshift+0xa4>
 800b0cc:	f108 0602 	add.w	r6, r8, #2
 800b0d0:	3e01      	subs	r6, #1
 800b0d2:	4638      	mov	r0, r7
 800b0d4:	612e      	str	r6, [r5, #16]
 800b0d6:	4621      	mov	r1, r4
 800b0d8:	f7ff fd90 	bl	800abfc <_Bfree>
 800b0dc:	4628      	mov	r0, r5
 800b0de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b0e2:	f842 0f04 	str.w	r0, [r2, #4]!
 800b0e6:	3301      	adds	r3, #1
 800b0e8:	e7c5      	b.n	800b076 <__lshift+0x4a>
 800b0ea:	3904      	subs	r1, #4
 800b0ec:	f853 2b04 	ldr.w	r2, [r3], #4
 800b0f0:	f841 2f04 	str.w	r2, [r1, #4]!
 800b0f4:	459c      	cmp	ip, r3
 800b0f6:	d8f9      	bhi.n	800b0ec <__lshift+0xc0>
 800b0f8:	e7ea      	b.n	800b0d0 <__lshift+0xa4>
 800b0fa:	bf00      	nop
 800b0fc:	0800d63a 	.word	0x0800d63a
 800b100:	0800d64b 	.word	0x0800d64b

0800b104 <__mcmp>:
 800b104:	690a      	ldr	r2, [r1, #16]
 800b106:	4603      	mov	r3, r0
 800b108:	6900      	ldr	r0, [r0, #16]
 800b10a:	1a80      	subs	r0, r0, r2
 800b10c:	b530      	push	{r4, r5, lr}
 800b10e:	d10e      	bne.n	800b12e <__mcmp+0x2a>
 800b110:	3314      	adds	r3, #20
 800b112:	3114      	adds	r1, #20
 800b114:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800b118:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800b11c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800b120:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800b124:	4295      	cmp	r5, r2
 800b126:	d003      	beq.n	800b130 <__mcmp+0x2c>
 800b128:	d205      	bcs.n	800b136 <__mcmp+0x32>
 800b12a:	f04f 30ff 	mov.w	r0, #4294967295
 800b12e:	bd30      	pop	{r4, r5, pc}
 800b130:	42a3      	cmp	r3, r4
 800b132:	d3f3      	bcc.n	800b11c <__mcmp+0x18>
 800b134:	e7fb      	b.n	800b12e <__mcmp+0x2a>
 800b136:	2001      	movs	r0, #1
 800b138:	e7f9      	b.n	800b12e <__mcmp+0x2a>
	...

0800b13c <__mdiff>:
 800b13c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b140:	4689      	mov	r9, r1
 800b142:	4606      	mov	r6, r0
 800b144:	4611      	mov	r1, r2
 800b146:	4648      	mov	r0, r9
 800b148:	4614      	mov	r4, r2
 800b14a:	f7ff ffdb 	bl	800b104 <__mcmp>
 800b14e:	1e05      	subs	r5, r0, #0
 800b150:	d112      	bne.n	800b178 <__mdiff+0x3c>
 800b152:	4629      	mov	r1, r5
 800b154:	4630      	mov	r0, r6
 800b156:	f7ff fd11 	bl	800ab7c <_Balloc>
 800b15a:	4602      	mov	r2, r0
 800b15c:	b928      	cbnz	r0, 800b16a <__mdiff+0x2e>
 800b15e:	4b3f      	ldr	r3, [pc, #252]	@ (800b25c <__mdiff+0x120>)
 800b160:	f240 2137 	movw	r1, #567	@ 0x237
 800b164:	483e      	ldr	r0, [pc, #248]	@ (800b260 <__mdiff+0x124>)
 800b166:	f001 fbc3 	bl	800c8f0 <__assert_func>
 800b16a:	2301      	movs	r3, #1
 800b16c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800b170:	4610      	mov	r0, r2
 800b172:	b003      	add	sp, #12
 800b174:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b178:	bfbc      	itt	lt
 800b17a:	464b      	movlt	r3, r9
 800b17c:	46a1      	movlt	r9, r4
 800b17e:	4630      	mov	r0, r6
 800b180:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800b184:	bfba      	itte	lt
 800b186:	461c      	movlt	r4, r3
 800b188:	2501      	movlt	r5, #1
 800b18a:	2500      	movge	r5, #0
 800b18c:	f7ff fcf6 	bl	800ab7c <_Balloc>
 800b190:	4602      	mov	r2, r0
 800b192:	b918      	cbnz	r0, 800b19c <__mdiff+0x60>
 800b194:	4b31      	ldr	r3, [pc, #196]	@ (800b25c <__mdiff+0x120>)
 800b196:	f240 2145 	movw	r1, #581	@ 0x245
 800b19a:	e7e3      	b.n	800b164 <__mdiff+0x28>
 800b19c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800b1a0:	6926      	ldr	r6, [r4, #16]
 800b1a2:	60c5      	str	r5, [r0, #12]
 800b1a4:	f109 0310 	add.w	r3, r9, #16
 800b1a8:	f109 0514 	add.w	r5, r9, #20
 800b1ac:	f104 0e14 	add.w	lr, r4, #20
 800b1b0:	f100 0b14 	add.w	fp, r0, #20
 800b1b4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800b1b8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800b1bc:	9301      	str	r3, [sp, #4]
 800b1be:	46d9      	mov	r9, fp
 800b1c0:	f04f 0c00 	mov.w	ip, #0
 800b1c4:	9b01      	ldr	r3, [sp, #4]
 800b1c6:	f85e 0b04 	ldr.w	r0, [lr], #4
 800b1ca:	f853 af04 	ldr.w	sl, [r3, #4]!
 800b1ce:	9301      	str	r3, [sp, #4]
 800b1d0:	fa1f f38a 	uxth.w	r3, sl
 800b1d4:	4619      	mov	r1, r3
 800b1d6:	b283      	uxth	r3, r0
 800b1d8:	1acb      	subs	r3, r1, r3
 800b1da:	0c00      	lsrs	r0, r0, #16
 800b1dc:	4463      	add	r3, ip
 800b1de:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800b1e2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800b1e6:	b29b      	uxth	r3, r3
 800b1e8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800b1ec:	4576      	cmp	r6, lr
 800b1ee:	f849 3b04 	str.w	r3, [r9], #4
 800b1f2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800b1f6:	d8e5      	bhi.n	800b1c4 <__mdiff+0x88>
 800b1f8:	1b33      	subs	r3, r6, r4
 800b1fa:	3b15      	subs	r3, #21
 800b1fc:	f023 0303 	bic.w	r3, r3, #3
 800b200:	3415      	adds	r4, #21
 800b202:	3304      	adds	r3, #4
 800b204:	42a6      	cmp	r6, r4
 800b206:	bf38      	it	cc
 800b208:	2304      	movcc	r3, #4
 800b20a:	441d      	add	r5, r3
 800b20c:	445b      	add	r3, fp
 800b20e:	461e      	mov	r6, r3
 800b210:	462c      	mov	r4, r5
 800b212:	4544      	cmp	r4, r8
 800b214:	d30e      	bcc.n	800b234 <__mdiff+0xf8>
 800b216:	f108 0103 	add.w	r1, r8, #3
 800b21a:	1b49      	subs	r1, r1, r5
 800b21c:	f021 0103 	bic.w	r1, r1, #3
 800b220:	3d03      	subs	r5, #3
 800b222:	45a8      	cmp	r8, r5
 800b224:	bf38      	it	cc
 800b226:	2100      	movcc	r1, #0
 800b228:	440b      	add	r3, r1
 800b22a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800b22e:	b191      	cbz	r1, 800b256 <__mdiff+0x11a>
 800b230:	6117      	str	r7, [r2, #16]
 800b232:	e79d      	b.n	800b170 <__mdiff+0x34>
 800b234:	f854 1b04 	ldr.w	r1, [r4], #4
 800b238:	46e6      	mov	lr, ip
 800b23a:	0c08      	lsrs	r0, r1, #16
 800b23c:	fa1c fc81 	uxtah	ip, ip, r1
 800b240:	4471      	add	r1, lr
 800b242:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800b246:	b289      	uxth	r1, r1
 800b248:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800b24c:	f846 1b04 	str.w	r1, [r6], #4
 800b250:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800b254:	e7dd      	b.n	800b212 <__mdiff+0xd6>
 800b256:	3f01      	subs	r7, #1
 800b258:	e7e7      	b.n	800b22a <__mdiff+0xee>
 800b25a:	bf00      	nop
 800b25c:	0800d63a 	.word	0x0800d63a
 800b260:	0800d64b 	.word	0x0800d64b

0800b264 <__ulp>:
 800b264:	b082      	sub	sp, #8
 800b266:	ed8d 0b00 	vstr	d0, [sp]
 800b26a:	9a01      	ldr	r2, [sp, #4]
 800b26c:	4b0f      	ldr	r3, [pc, #60]	@ (800b2ac <__ulp+0x48>)
 800b26e:	4013      	ands	r3, r2
 800b270:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800b274:	2b00      	cmp	r3, #0
 800b276:	dc08      	bgt.n	800b28a <__ulp+0x26>
 800b278:	425b      	negs	r3, r3
 800b27a:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800b27e:	ea4f 5223 	mov.w	r2, r3, asr #20
 800b282:	da04      	bge.n	800b28e <__ulp+0x2a>
 800b284:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800b288:	4113      	asrs	r3, r2
 800b28a:	2200      	movs	r2, #0
 800b28c:	e008      	b.n	800b2a0 <__ulp+0x3c>
 800b28e:	f1a2 0314 	sub.w	r3, r2, #20
 800b292:	2b1e      	cmp	r3, #30
 800b294:	bfda      	itte	le
 800b296:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800b29a:	40da      	lsrle	r2, r3
 800b29c:	2201      	movgt	r2, #1
 800b29e:	2300      	movs	r3, #0
 800b2a0:	4619      	mov	r1, r3
 800b2a2:	4610      	mov	r0, r2
 800b2a4:	ec41 0b10 	vmov	d0, r0, r1
 800b2a8:	b002      	add	sp, #8
 800b2aa:	4770      	bx	lr
 800b2ac:	7ff00000 	.word	0x7ff00000

0800b2b0 <__b2d>:
 800b2b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b2b4:	6906      	ldr	r6, [r0, #16]
 800b2b6:	f100 0814 	add.w	r8, r0, #20
 800b2ba:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800b2be:	1f37      	subs	r7, r6, #4
 800b2c0:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800b2c4:	4610      	mov	r0, r2
 800b2c6:	f7ff fd4b 	bl	800ad60 <__hi0bits>
 800b2ca:	f1c0 0320 	rsb	r3, r0, #32
 800b2ce:	280a      	cmp	r0, #10
 800b2d0:	600b      	str	r3, [r1, #0]
 800b2d2:	491b      	ldr	r1, [pc, #108]	@ (800b340 <__b2d+0x90>)
 800b2d4:	dc15      	bgt.n	800b302 <__b2d+0x52>
 800b2d6:	f1c0 0c0b 	rsb	ip, r0, #11
 800b2da:	fa22 f30c 	lsr.w	r3, r2, ip
 800b2de:	45b8      	cmp	r8, r7
 800b2e0:	ea43 0501 	orr.w	r5, r3, r1
 800b2e4:	bf34      	ite	cc
 800b2e6:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800b2ea:	2300      	movcs	r3, #0
 800b2ec:	3015      	adds	r0, #21
 800b2ee:	fa02 f000 	lsl.w	r0, r2, r0
 800b2f2:	fa23 f30c 	lsr.w	r3, r3, ip
 800b2f6:	4303      	orrs	r3, r0
 800b2f8:	461c      	mov	r4, r3
 800b2fa:	ec45 4b10 	vmov	d0, r4, r5
 800b2fe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b302:	45b8      	cmp	r8, r7
 800b304:	bf3a      	itte	cc
 800b306:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800b30a:	f1a6 0708 	subcc.w	r7, r6, #8
 800b30e:	2300      	movcs	r3, #0
 800b310:	380b      	subs	r0, #11
 800b312:	d012      	beq.n	800b33a <__b2d+0x8a>
 800b314:	f1c0 0120 	rsb	r1, r0, #32
 800b318:	fa23 f401 	lsr.w	r4, r3, r1
 800b31c:	4082      	lsls	r2, r0
 800b31e:	4322      	orrs	r2, r4
 800b320:	4547      	cmp	r7, r8
 800b322:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800b326:	bf8c      	ite	hi
 800b328:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800b32c:	2200      	movls	r2, #0
 800b32e:	4083      	lsls	r3, r0
 800b330:	40ca      	lsrs	r2, r1
 800b332:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800b336:	4313      	orrs	r3, r2
 800b338:	e7de      	b.n	800b2f8 <__b2d+0x48>
 800b33a:	ea42 0501 	orr.w	r5, r2, r1
 800b33e:	e7db      	b.n	800b2f8 <__b2d+0x48>
 800b340:	3ff00000 	.word	0x3ff00000

0800b344 <__d2b>:
 800b344:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b348:	460f      	mov	r7, r1
 800b34a:	2101      	movs	r1, #1
 800b34c:	ec59 8b10 	vmov	r8, r9, d0
 800b350:	4616      	mov	r6, r2
 800b352:	f7ff fc13 	bl	800ab7c <_Balloc>
 800b356:	4604      	mov	r4, r0
 800b358:	b930      	cbnz	r0, 800b368 <__d2b+0x24>
 800b35a:	4602      	mov	r2, r0
 800b35c:	4b23      	ldr	r3, [pc, #140]	@ (800b3ec <__d2b+0xa8>)
 800b35e:	4824      	ldr	r0, [pc, #144]	@ (800b3f0 <__d2b+0xac>)
 800b360:	f240 310f 	movw	r1, #783	@ 0x30f
 800b364:	f001 fac4 	bl	800c8f0 <__assert_func>
 800b368:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800b36c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b370:	b10d      	cbz	r5, 800b376 <__d2b+0x32>
 800b372:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b376:	9301      	str	r3, [sp, #4]
 800b378:	f1b8 0300 	subs.w	r3, r8, #0
 800b37c:	d023      	beq.n	800b3c6 <__d2b+0x82>
 800b37e:	4668      	mov	r0, sp
 800b380:	9300      	str	r3, [sp, #0]
 800b382:	f7ff fd0c 	bl	800ad9e <__lo0bits>
 800b386:	e9dd 1200 	ldrd	r1, r2, [sp]
 800b38a:	b1d0      	cbz	r0, 800b3c2 <__d2b+0x7e>
 800b38c:	f1c0 0320 	rsb	r3, r0, #32
 800b390:	fa02 f303 	lsl.w	r3, r2, r3
 800b394:	430b      	orrs	r3, r1
 800b396:	40c2      	lsrs	r2, r0
 800b398:	6163      	str	r3, [r4, #20]
 800b39a:	9201      	str	r2, [sp, #4]
 800b39c:	9b01      	ldr	r3, [sp, #4]
 800b39e:	61a3      	str	r3, [r4, #24]
 800b3a0:	2b00      	cmp	r3, #0
 800b3a2:	bf0c      	ite	eq
 800b3a4:	2201      	moveq	r2, #1
 800b3a6:	2202      	movne	r2, #2
 800b3a8:	6122      	str	r2, [r4, #16]
 800b3aa:	b1a5      	cbz	r5, 800b3d6 <__d2b+0x92>
 800b3ac:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800b3b0:	4405      	add	r5, r0
 800b3b2:	603d      	str	r5, [r7, #0]
 800b3b4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800b3b8:	6030      	str	r0, [r6, #0]
 800b3ba:	4620      	mov	r0, r4
 800b3bc:	b003      	add	sp, #12
 800b3be:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b3c2:	6161      	str	r1, [r4, #20]
 800b3c4:	e7ea      	b.n	800b39c <__d2b+0x58>
 800b3c6:	a801      	add	r0, sp, #4
 800b3c8:	f7ff fce9 	bl	800ad9e <__lo0bits>
 800b3cc:	9b01      	ldr	r3, [sp, #4]
 800b3ce:	6163      	str	r3, [r4, #20]
 800b3d0:	3020      	adds	r0, #32
 800b3d2:	2201      	movs	r2, #1
 800b3d4:	e7e8      	b.n	800b3a8 <__d2b+0x64>
 800b3d6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800b3da:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800b3de:	6038      	str	r0, [r7, #0]
 800b3e0:	6918      	ldr	r0, [r3, #16]
 800b3e2:	f7ff fcbd 	bl	800ad60 <__hi0bits>
 800b3e6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800b3ea:	e7e5      	b.n	800b3b8 <__d2b+0x74>
 800b3ec:	0800d63a 	.word	0x0800d63a
 800b3f0:	0800d64b 	.word	0x0800d64b

0800b3f4 <__ratio>:
 800b3f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b3f8:	b085      	sub	sp, #20
 800b3fa:	e9cd 1000 	strd	r1, r0, [sp]
 800b3fe:	a902      	add	r1, sp, #8
 800b400:	f7ff ff56 	bl	800b2b0 <__b2d>
 800b404:	9800      	ldr	r0, [sp, #0]
 800b406:	a903      	add	r1, sp, #12
 800b408:	ec55 4b10 	vmov	r4, r5, d0
 800b40c:	f7ff ff50 	bl	800b2b0 <__b2d>
 800b410:	9b01      	ldr	r3, [sp, #4]
 800b412:	6919      	ldr	r1, [r3, #16]
 800b414:	9b00      	ldr	r3, [sp, #0]
 800b416:	691b      	ldr	r3, [r3, #16]
 800b418:	1ac9      	subs	r1, r1, r3
 800b41a:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800b41e:	1a9b      	subs	r3, r3, r2
 800b420:	ec5b ab10 	vmov	sl, fp, d0
 800b424:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800b428:	2b00      	cmp	r3, #0
 800b42a:	bfce      	itee	gt
 800b42c:	462a      	movgt	r2, r5
 800b42e:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800b432:	465a      	movle	r2, fp
 800b434:	462f      	mov	r7, r5
 800b436:	46d9      	mov	r9, fp
 800b438:	bfcc      	ite	gt
 800b43a:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800b43e:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800b442:	464b      	mov	r3, r9
 800b444:	4652      	mov	r2, sl
 800b446:	4620      	mov	r0, r4
 800b448:	4639      	mov	r1, r7
 800b44a:	f7f5 fa07 	bl	800085c <__aeabi_ddiv>
 800b44e:	ec41 0b10 	vmov	d0, r0, r1
 800b452:	b005      	add	sp, #20
 800b454:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800b458 <__copybits>:
 800b458:	3901      	subs	r1, #1
 800b45a:	b570      	push	{r4, r5, r6, lr}
 800b45c:	1149      	asrs	r1, r1, #5
 800b45e:	6914      	ldr	r4, [r2, #16]
 800b460:	3101      	adds	r1, #1
 800b462:	f102 0314 	add.w	r3, r2, #20
 800b466:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800b46a:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800b46e:	1f05      	subs	r5, r0, #4
 800b470:	42a3      	cmp	r3, r4
 800b472:	d30c      	bcc.n	800b48e <__copybits+0x36>
 800b474:	1aa3      	subs	r3, r4, r2
 800b476:	3b11      	subs	r3, #17
 800b478:	f023 0303 	bic.w	r3, r3, #3
 800b47c:	3211      	adds	r2, #17
 800b47e:	42a2      	cmp	r2, r4
 800b480:	bf88      	it	hi
 800b482:	2300      	movhi	r3, #0
 800b484:	4418      	add	r0, r3
 800b486:	2300      	movs	r3, #0
 800b488:	4288      	cmp	r0, r1
 800b48a:	d305      	bcc.n	800b498 <__copybits+0x40>
 800b48c:	bd70      	pop	{r4, r5, r6, pc}
 800b48e:	f853 6b04 	ldr.w	r6, [r3], #4
 800b492:	f845 6f04 	str.w	r6, [r5, #4]!
 800b496:	e7eb      	b.n	800b470 <__copybits+0x18>
 800b498:	f840 3b04 	str.w	r3, [r0], #4
 800b49c:	e7f4      	b.n	800b488 <__copybits+0x30>

0800b49e <__any_on>:
 800b49e:	f100 0214 	add.w	r2, r0, #20
 800b4a2:	6900      	ldr	r0, [r0, #16]
 800b4a4:	114b      	asrs	r3, r1, #5
 800b4a6:	4298      	cmp	r0, r3
 800b4a8:	b510      	push	{r4, lr}
 800b4aa:	db11      	blt.n	800b4d0 <__any_on+0x32>
 800b4ac:	dd0a      	ble.n	800b4c4 <__any_on+0x26>
 800b4ae:	f011 011f 	ands.w	r1, r1, #31
 800b4b2:	d007      	beq.n	800b4c4 <__any_on+0x26>
 800b4b4:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800b4b8:	fa24 f001 	lsr.w	r0, r4, r1
 800b4bc:	fa00 f101 	lsl.w	r1, r0, r1
 800b4c0:	428c      	cmp	r4, r1
 800b4c2:	d10b      	bne.n	800b4dc <__any_on+0x3e>
 800b4c4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800b4c8:	4293      	cmp	r3, r2
 800b4ca:	d803      	bhi.n	800b4d4 <__any_on+0x36>
 800b4cc:	2000      	movs	r0, #0
 800b4ce:	bd10      	pop	{r4, pc}
 800b4d0:	4603      	mov	r3, r0
 800b4d2:	e7f7      	b.n	800b4c4 <__any_on+0x26>
 800b4d4:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800b4d8:	2900      	cmp	r1, #0
 800b4da:	d0f5      	beq.n	800b4c8 <__any_on+0x2a>
 800b4dc:	2001      	movs	r0, #1
 800b4de:	e7f6      	b.n	800b4ce <__any_on+0x30>

0800b4e0 <sulp>:
 800b4e0:	b570      	push	{r4, r5, r6, lr}
 800b4e2:	4604      	mov	r4, r0
 800b4e4:	460d      	mov	r5, r1
 800b4e6:	ec45 4b10 	vmov	d0, r4, r5
 800b4ea:	4616      	mov	r6, r2
 800b4ec:	f7ff feba 	bl	800b264 <__ulp>
 800b4f0:	ec51 0b10 	vmov	r0, r1, d0
 800b4f4:	b17e      	cbz	r6, 800b516 <sulp+0x36>
 800b4f6:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800b4fa:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800b4fe:	2b00      	cmp	r3, #0
 800b500:	dd09      	ble.n	800b516 <sulp+0x36>
 800b502:	051b      	lsls	r3, r3, #20
 800b504:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800b508:	2400      	movs	r4, #0
 800b50a:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800b50e:	4622      	mov	r2, r4
 800b510:	462b      	mov	r3, r5
 800b512:	f7f5 f879 	bl	8000608 <__aeabi_dmul>
 800b516:	ec41 0b10 	vmov	d0, r0, r1
 800b51a:	bd70      	pop	{r4, r5, r6, pc}
 800b51c:	0000      	movs	r0, r0
	...

0800b520 <_strtod_l>:
 800b520:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b524:	b09f      	sub	sp, #124	@ 0x7c
 800b526:	460c      	mov	r4, r1
 800b528:	9217      	str	r2, [sp, #92]	@ 0x5c
 800b52a:	2200      	movs	r2, #0
 800b52c:	921a      	str	r2, [sp, #104]	@ 0x68
 800b52e:	9005      	str	r0, [sp, #20]
 800b530:	f04f 0a00 	mov.w	sl, #0
 800b534:	f04f 0b00 	mov.w	fp, #0
 800b538:	460a      	mov	r2, r1
 800b53a:	9219      	str	r2, [sp, #100]	@ 0x64
 800b53c:	7811      	ldrb	r1, [r2, #0]
 800b53e:	292b      	cmp	r1, #43	@ 0x2b
 800b540:	d04a      	beq.n	800b5d8 <_strtod_l+0xb8>
 800b542:	d838      	bhi.n	800b5b6 <_strtod_l+0x96>
 800b544:	290d      	cmp	r1, #13
 800b546:	d832      	bhi.n	800b5ae <_strtod_l+0x8e>
 800b548:	2908      	cmp	r1, #8
 800b54a:	d832      	bhi.n	800b5b2 <_strtod_l+0x92>
 800b54c:	2900      	cmp	r1, #0
 800b54e:	d03b      	beq.n	800b5c8 <_strtod_l+0xa8>
 800b550:	2200      	movs	r2, #0
 800b552:	920b      	str	r2, [sp, #44]	@ 0x2c
 800b554:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800b556:	782a      	ldrb	r2, [r5, #0]
 800b558:	2a30      	cmp	r2, #48	@ 0x30
 800b55a:	f040 80b3 	bne.w	800b6c4 <_strtod_l+0x1a4>
 800b55e:	786a      	ldrb	r2, [r5, #1]
 800b560:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800b564:	2a58      	cmp	r2, #88	@ 0x58
 800b566:	d16e      	bne.n	800b646 <_strtod_l+0x126>
 800b568:	9302      	str	r3, [sp, #8]
 800b56a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b56c:	9301      	str	r3, [sp, #4]
 800b56e:	ab1a      	add	r3, sp, #104	@ 0x68
 800b570:	9300      	str	r3, [sp, #0]
 800b572:	4a8e      	ldr	r2, [pc, #568]	@ (800b7ac <_strtod_l+0x28c>)
 800b574:	9805      	ldr	r0, [sp, #20]
 800b576:	ab1b      	add	r3, sp, #108	@ 0x6c
 800b578:	a919      	add	r1, sp, #100	@ 0x64
 800b57a:	f001 fa3f 	bl	800c9fc <__gethex>
 800b57e:	f010 060f 	ands.w	r6, r0, #15
 800b582:	4604      	mov	r4, r0
 800b584:	d005      	beq.n	800b592 <_strtod_l+0x72>
 800b586:	2e06      	cmp	r6, #6
 800b588:	d128      	bne.n	800b5dc <_strtod_l+0xbc>
 800b58a:	3501      	adds	r5, #1
 800b58c:	2300      	movs	r3, #0
 800b58e:	9519      	str	r5, [sp, #100]	@ 0x64
 800b590:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b592:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800b594:	2b00      	cmp	r3, #0
 800b596:	f040 858e 	bne.w	800c0b6 <_strtod_l+0xb96>
 800b59a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b59c:	b1cb      	cbz	r3, 800b5d2 <_strtod_l+0xb2>
 800b59e:	4652      	mov	r2, sl
 800b5a0:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800b5a4:	ec43 2b10 	vmov	d0, r2, r3
 800b5a8:	b01f      	add	sp, #124	@ 0x7c
 800b5aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b5ae:	2920      	cmp	r1, #32
 800b5b0:	d1ce      	bne.n	800b550 <_strtod_l+0x30>
 800b5b2:	3201      	adds	r2, #1
 800b5b4:	e7c1      	b.n	800b53a <_strtod_l+0x1a>
 800b5b6:	292d      	cmp	r1, #45	@ 0x2d
 800b5b8:	d1ca      	bne.n	800b550 <_strtod_l+0x30>
 800b5ba:	2101      	movs	r1, #1
 800b5bc:	910b      	str	r1, [sp, #44]	@ 0x2c
 800b5be:	1c51      	adds	r1, r2, #1
 800b5c0:	9119      	str	r1, [sp, #100]	@ 0x64
 800b5c2:	7852      	ldrb	r2, [r2, #1]
 800b5c4:	2a00      	cmp	r2, #0
 800b5c6:	d1c5      	bne.n	800b554 <_strtod_l+0x34>
 800b5c8:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800b5ca:	9419      	str	r4, [sp, #100]	@ 0x64
 800b5cc:	2b00      	cmp	r3, #0
 800b5ce:	f040 8570 	bne.w	800c0b2 <_strtod_l+0xb92>
 800b5d2:	4652      	mov	r2, sl
 800b5d4:	465b      	mov	r3, fp
 800b5d6:	e7e5      	b.n	800b5a4 <_strtod_l+0x84>
 800b5d8:	2100      	movs	r1, #0
 800b5da:	e7ef      	b.n	800b5bc <_strtod_l+0x9c>
 800b5dc:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800b5de:	b13a      	cbz	r2, 800b5f0 <_strtod_l+0xd0>
 800b5e0:	2135      	movs	r1, #53	@ 0x35
 800b5e2:	a81c      	add	r0, sp, #112	@ 0x70
 800b5e4:	f7ff ff38 	bl	800b458 <__copybits>
 800b5e8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b5ea:	9805      	ldr	r0, [sp, #20]
 800b5ec:	f7ff fb06 	bl	800abfc <_Bfree>
 800b5f0:	3e01      	subs	r6, #1
 800b5f2:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800b5f4:	2e04      	cmp	r6, #4
 800b5f6:	d806      	bhi.n	800b606 <_strtod_l+0xe6>
 800b5f8:	e8df f006 	tbb	[pc, r6]
 800b5fc:	201d0314 	.word	0x201d0314
 800b600:	14          	.byte	0x14
 800b601:	00          	.byte	0x00
 800b602:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800b606:	05e1      	lsls	r1, r4, #23
 800b608:	bf48      	it	mi
 800b60a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800b60e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800b612:	0d1b      	lsrs	r3, r3, #20
 800b614:	051b      	lsls	r3, r3, #20
 800b616:	2b00      	cmp	r3, #0
 800b618:	d1bb      	bne.n	800b592 <_strtod_l+0x72>
 800b61a:	f7fe fbd7 	bl	8009dcc <__errno>
 800b61e:	2322      	movs	r3, #34	@ 0x22
 800b620:	6003      	str	r3, [r0, #0]
 800b622:	e7b6      	b.n	800b592 <_strtod_l+0x72>
 800b624:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800b628:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800b62c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800b630:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800b634:	e7e7      	b.n	800b606 <_strtod_l+0xe6>
 800b636:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 800b7b4 <_strtod_l+0x294>
 800b63a:	e7e4      	b.n	800b606 <_strtod_l+0xe6>
 800b63c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800b640:	f04f 3aff 	mov.w	sl, #4294967295
 800b644:	e7df      	b.n	800b606 <_strtod_l+0xe6>
 800b646:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b648:	1c5a      	adds	r2, r3, #1
 800b64a:	9219      	str	r2, [sp, #100]	@ 0x64
 800b64c:	785b      	ldrb	r3, [r3, #1]
 800b64e:	2b30      	cmp	r3, #48	@ 0x30
 800b650:	d0f9      	beq.n	800b646 <_strtod_l+0x126>
 800b652:	2b00      	cmp	r3, #0
 800b654:	d09d      	beq.n	800b592 <_strtod_l+0x72>
 800b656:	2301      	movs	r3, #1
 800b658:	9309      	str	r3, [sp, #36]	@ 0x24
 800b65a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b65c:	930c      	str	r3, [sp, #48]	@ 0x30
 800b65e:	2300      	movs	r3, #0
 800b660:	9308      	str	r3, [sp, #32]
 800b662:	930a      	str	r3, [sp, #40]	@ 0x28
 800b664:	461f      	mov	r7, r3
 800b666:	220a      	movs	r2, #10
 800b668:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800b66a:	7805      	ldrb	r5, [r0, #0]
 800b66c:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800b670:	b2d9      	uxtb	r1, r3
 800b672:	2909      	cmp	r1, #9
 800b674:	d928      	bls.n	800b6c8 <_strtod_l+0x1a8>
 800b676:	494e      	ldr	r1, [pc, #312]	@ (800b7b0 <_strtod_l+0x290>)
 800b678:	2201      	movs	r2, #1
 800b67a:	f001 f8fd 	bl	800c878 <strncmp>
 800b67e:	2800      	cmp	r0, #0
 800b680:	d032      	beq.n	800b6e8 <_strtod_l+0x1c8>
 800b682:	2000      	movs	r0, #0
 800b684:	462a      	mov	r2, r5
 800b686:	4681      	mov	r9, r0
 800b688:	463d      	mov	r5, r7
 800b68a:	4603      	mov	r3, r0
 800b68c:	2a65      	cmp	r2, #101	@ 0x65
 800b68e:	d001      	beq.n	800b694 <_strtod_l+0x174>
 800b690:	2a45      	cmp	r2, #69	@ 0x45
 800b692:	d114      	bne.n	800b6be <_strtod_l+0x19e>
 800b694:	b91d      	cbnz	r5, 800b69e <_strtod_l+0x17e>
 800b696:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b698:	4302      	orrs	r2, r0
 800b69a:	d095      	beq.n	800b5c8 <_strtod_l+0xa8>
 800b69c:	2500      	movs	r5, #0
 800b69e:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800b6a0:	1c62      	adds	r2, r4, #1
 800b6a2:	9219      	str	r2, [sp, #100]	@ 0x64
 800b6a4:	7862      	ldrb	r2, [r4, #1]
 800b6a6:	2a2b      	cmp	r2, #43	@ 0x2b
 800b6a8:	d077      	beq.n	800b79a <_strtod_l+0x27a>
 800b6aa:	2a2d      	cmp	r2, #45	@ 0x2d
 800b6ac:	d07b      	beq.n	800b7a6 <_strtod_l+0x286>
 800b6ae:	f04f 0c00 	mov.w	ip, #0
 800b6b2:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800b6b6:	2909      	cmp	r1, #9
 800b6b8:	f240 8082 	bls.w	800b7c0 <_strtod_l+0x2a0>
 800b6bc:	9419      	str	r4, [sp, #100]	@ 0x64
 800b6be:	f04f 0800 	mov.w	r8, #0
 800b6c2:	e0a2      	b.n	800b80a <_strtod_l+0x2ea>
 800b6c4:	2300      	movs	r3, #0
 800b6c6:	e7c7      	b.n	800b658 <_strtod_l+0x138>
 800b6c8:	2f08      	cmp	r7, #8
 800b6ca:	bfd5      	itete	le
 800b6cc:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 800b6ce:	9908      	ldrgt	r1, [sp, #32]
 800b6d0:	fb02 3301 	mlale	r3, r2, r1, r3
 800b6d4:	fb02 3301 	mlagt	r3, r2, r1, r3
 800b6d8:	f100 0001 	add.w	r0, r0, #1
 800b6dc:	bfd4      	ite	le
 800b6de:	930a      	strle	r3, [sp, #40]	@ 0x28
 800b6e0:	9308      	strgt	r3, [sp, #32]
 800b6e2:	3701      	adds	r7, #1
 800b6e4:	9019      	str	r0, [sp, #100]	@ 0x64
 800b6e6:	e7bf      	b.n	800b668 <_strtod_l+0x148>
 800b6e8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b6ea:	1c5a      	adds	r2, r3, #1
 800b6ec:	9219      	str	r2, [sp, #100]	@ 0x64
 800b6ee:	785a      	ldrb	r2, [r3, #1]
 800b6f0:	b37f      	cbz	r7, 800b752 <_strtod_l+0x232>
 800b6f2:	4681      	mov	r9, r0
 800b6f4:	463d      	mov	r5, r7
 800b6f6:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800b6fa:	2b09      	cmp	r3, #9
 800b6fc:	d912      	bls.n	800b724 <_strtod_l+0x204>
 800b6fe:	2301      	movs	r3, #1
 800b700:	e7c4      	b.n	800b68c <_strtod_l+0x16c>
 800b702:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b704:	1c5a      	adds	r2, r3, #1
 800b706:	9219      	str	r2, [sp, #100]	@ 0x64
 800b708:	785a      	ldrb	r2, [r3, #1]
 800b70a:	3001      	adds	r0, #1
 800b70c:	2a30      	cmp	r2, #48	@ 0x30
 800b70e:	d0f8      	beq.n	800b702 <_strtod_l+0x1e2>
 800b710:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800b714:	2b08      	cmp	r3, #8
 800b716:	f200 84d3 	bhi.w	800c0c0 <_strtod_l+0xba0>
 800b71a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b71c:	930c      	str	r3, [sp, #48]	@ 0x30
 800b71e:	4681      	mov	r9, r0
 800b720:	2000      	movs	r0, #0
 800b722:	4605      	mov	r5, r0
 800b724:	3a30      	subs	r2, #48	@ 0x30
 800b726:	f100 0301 	add.w	r3, r0, #1
 800b72a:	d02a      	beq.n	800b782 <_strtod_l+0x262>
 800b72c:	4499      	add	r9, r3
 800b72e:	eb00 0c05 	add.w	ip, r0, r5
 800b732:	462b      	mov	r3, r5
 800b734:	210a      	movs	r1, #10
 800b736:	4563      	cmp	r3, ip
 800b738:	d10d      	bne.n	800b756 <_strtod_l+0x236>
 800b73a:	1c69      	adds	r1, r5, #1
 800b73c:	4401      	add	r1, r0
 800b73e:	4428      	add	r0, r5
 800b740:	2808      	cmp	r0, #8
 800b742:	dc16      	bgt.n	800b772 <_strtod_l+0x252>
 800b744:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800b746:	230a      	movs	r3, #10
 800b748:	fb03 2300 	mla	r3, r3, r0, r2
 800b74c:	930a      	str	r3, [sp, #40]	@ 0x28
 800b74e:	2300      	movs	r3, #0
 800b750:	e018      	b.n	800b784 <_strtod_l+0x264>
 800b752:	4638      	mov	r0, r7
 800b754:	e7da      	b.n	800b70c <_strtod_l+0x1ec>
 800b756:	2b08      	cmp	r3, #8
 800b758:	f103 0301 	add.w	r3, r3, #1
 800b75c:	dc03      	bgt.n	800b766 <_strtod_l+0x246>
 800b75e:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800b760:	434e      	muls	r6, r1
 800b762:	960a      	str	r6, [sp, #40]	@ 0x28
 800b764:	e7e7      	b.n	800b736 <_strtod_l+0x216>
 800b766:	2b10      	cmp	r3, #16
 800b768:	bfde      	ittt	le
 800b76a:	9e08      	ldrle	r6, [sp, #32]
 800b76c:	434e      	mulle	r6, r1
 800b76e:	9608      	strle	r6, [sp, #32]
 800b770:	e7e1      	b.n	800b736 <_strtod_l+0x216>
 800b772:	280f      	cmp	r0, #15
 800b774:	dceb      	bgt.n	800b74e <_strtod_l+0x22e>
 800b776:	9808      	ldr	r0, [sp, #32]
 800b778:	230a      	movs	r3, #10
 800b77a:	fb03 2300 	mla	r3, r3, r0, r2
 800b77e:	9308      	str	r3, [sp, #32]
 800b780:	e7e5      	b.n	800b74e <_strtod_l+0x22e>
 800b782:	4629      	mov	r1, r5
 800b784:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800b786:	1c50      	adds	r0, r2, #1
 800b788:	9019      	str	r0, [sp, #100]	@ 0x64
 800b78a:	7852      	ldrb	r2, [r2, #1]
 800b78c:	4618      	mov	r0, r3
 800b78e:	460d      	mov	r5, r1
 800b790:	e7b1      	b.n	800b6f6 <_strtod_l+0x1d6>
 800b792:	f04f 0900 	mov.w	r9, #0
 800b796:	2301      	movs	r3, #1
 800b798:	e77d      	b.n	800b696 <_strtod_l+0x176>
 800b79a:	f04f 0c00 	mov.w	ip, #0
 800b79e:	1ca2      	adds	r2, r4, #2
 800b7a0:	9219      	str	r2, [sp, #100]	@ 0x64
 800b7a2:	78a2      	ldrb	r2, [r4, #2]
 800b7a4:	e785      	b.n	800b6b2 <_strtod_l+0x192>
 800b7a6:	f04f 0c01 	mov.w	ip, #1
 800b7aa:	e7f8      	b.n	800b79e <_strtod_l+0x27e>
 800b7ac:	0800d7b8 	.word	0x0800d7b8
 800b7b0:	0800d7a0 	.word	0x0800d7a0
 800b7b4:	7ff00000 	.word	0x7ff00000
 800b7b8:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800b7ba:	1c51      	adds	r1, r2, #1
 800b7bc:	9119      	str	r1, [sp, #100]	@ 0x64
 800b7be:	7852      	ldrb	r2, [r2, #1]
 800b7c0:	2a30      	cmp	r2, #48	@ 0x30
 800b7c2:	d0f9      	beq.n	800b7b8 <_strtod_l+0x298>
 800b7c4:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800b7c8:	2908      	cmp	r1, #8
 800b7ca:	f63f af78 	bhi.w	800b6be <_strtod_l+0x19e>
 800b7ce:	3a30      	subs	r2, #48	@ 0x30
 800b7d0:	920e      	str	r2, [sp, #56]	@ 0x38
 800b7d2:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800b7d4:	920f      	str	r2, [sp, #60]	@ 0x3c
 800b7d6:	f04f 080a 	mov.w	r8, #10
 800b7da:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800b7dc:	1c56      	adds	r6, r2, #1
 800b7de:	9619      	str	r6, [sp, #100]	@ 0x64
 800b7e0:	7852      	ldrb	r2, [r2, #1]
 800b7e2:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800b7e6:	f1be 0f09 	cmp.w	lr, #9
 800b7ea:	d939      	bls.n	800b860 <_strtod_l+0x340>
 800b7ec:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800b7ee:	1a76      	subs	r6, r6, r1
 800b7f0:	2e08      	cmp	r6, #8
 800b7f2:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800b7f6:	dc03      	bgt.n	800b800 <_strtod_l+0x2e0>
 800b7f8:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800b7fa:	4588      	cmp	r8, r1
 800b7fc:	bfa8      	it	ge
 800b7fe:	4688      	movge	r8, r1
 800b800:	f1bc 0f00 	cmp.w	ip, #0
 800b804:	d001      	beq.n	800b80a <_strtod_l+0x2ea>
 800b806:	f1c8 0800 	rsb	r8, r8, #0
 800b80a:	2d00      	cmp	r5, #0
 800b80c:	d14e      	bne.n	800b8ac <_strtod_l+0x38c>
 800b80e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b810:	4308      	orrs	r0, r1
 800b812:	f47f aebe 	bne.w	800b592 <_strtod_l+0x72>
 800b816:	2b00      	cmp	r3, #0
 800b818:	f47f aed6 	bne.w	800b5c8 <_strtod_l+0xa8>
 800b81c:	2a69      	cmp	r2, #105	@ 0x69
 800b81e:	d028      	beq.n	800b872 <_strtod_l+0x352>
 800b820:	dc25      	bgt.n	800b86e <_strtod_l+0x34e>
 800b822:	2a49      	cmp	r2, #73	@ 0x49
 800b824:	d025      	beq.n	800b872 <_strtod_l+0x352>
 800b826:	2a4e      	cmp	r2, #78	@ 0x4e
 800b828:	f47f aece 	bne.w	800b5c8 <_strtod_l+0xa8>
 800b82c:	499b      	ldr	r1, [pc, #620]	@ (800ba9c <_strtod_l+0x57c>)
 800b82e:	a819      	add	r0, sp, #100	@ 0x64
 800b830:	f001 fb06 	bl	800ce40 <__match>
 800b834:	2800      	cmp	r0, #0
 800b836:	f43f aec7 	beq.w	800b5c8 <_strtod_l+0xa8>
 800b83a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b83c:	781b      	ldrb	r3, [r3, #0]
 800b83e:	2b28      	cmp	r3, #40	@ 0x28
 800b840:	d12e      	bne.n	800b8a0 <_strtod_l+0x380>
 800b842:	4997      	ldr	r1, [pc, #604]	@ (800baa0 <_strtod_l+0x580>)
 800b844:	aa1c      	add	r2, sp, #112	@ 0x70
 800b846:	a819      	add	r0, sp, #100	@ 0x64
 800b848:	f001 fb0e 	bl	800ce68 <__hexnan>
 800b84c:	2805      	cmp	r0, #5
 800b84e:	d127      	bne.n	800b8a0 <_strtod_l+0x380>
 800b850:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800b852:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800b856:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800b85a:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800b85e:	e698      	b.n	800b592 <_strtod_l+0x72>
 800b860:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800b862:	fb08 2101 	mla	r1, r8, r1, r2
 800b866:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800b86a:	920e      	str	r2, [sp, #56]	@ 0x38
 800b86c:	e7b5      	b.n	800b7da <_strtod_l+0x2ba>
 800b86e:	2a6e      	cmp	r2, #110	@ 0x6e
 800b870:	e7da      	b.n	800b828 <_strtod_l+0x308>
 800b872:	498c      	ldr	r1, [pc, #560]	@ (800baa4 <_strtod_l+0x584>)
 800b874:	a819      	add	r0, sp, #100	@ 0x64
 800b876:	f001 fae3 	bl	800ce40 <__match>
 800b87a:	2800      	cmp	r0, #0
 800b87c:	f43f aea4 	beq.w	800b5c8 <_strtod_l+0xa8>
 800b880:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b882:	4989      	ldr	r1, [pc, #548]	@ (800baa8 <_strtod_l+0x588>)
 800b884:	3b01      	subs	r3, #1
 800b886:	a819      	add	r0, sp, #100	@ 0x64
 800b888:	9319      	str	r3, [sp, #100]	@ 0x64
 800b88a:	f001 fad9 	bl	800ce40 <__match>
 800b88e:	b910      	cbnz	r0, 800b896 <_strtod_l+0x376>
 800b890:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b892:	3301      	adds	r3, #1
 800b894:	9319      	str	r3, [sp, #100]	@ 0x64
 800b896:	f8df b220 	ldr.w	fp, [pc, #544]	@ 800bab8 <_strtod_l+0x598>
 800b89a:	f04f 0a00 	mov.w	sl, #0
 800b89e:	e678      	b.n	800b592 <_strtod_l+0x72>
 800b8a0:	4882      	ldr	r0, [pc, #520]	@ (800baac <_strtod_l+0x58c>)
 800b8a2:	f001 f81d 	bl	800c8e0 <nan>
 800b8a6:	ec5b ab10 	vmov	sl, fp, d0
 800b8aa:	e672      	b.n	800b592 <_strtod_l+0x72>
 800b8ac:	eba8 0309 	sub.w	r3, r8, r9
 800b8b0:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800b8b2:	9309      	str	r3, [sp, #36]	@ 0x24
 800b8b4:	2f00      	cmp	r7, #0
 800b8b6:	bf08      	it	eq
 800b8b8:	462f      	moveq	r7, r5
 800b8ba:	2d10      	cmp	r5, #16
 800b8bc:	462c      	mov	r4, r5
 800b8be:	bfa8      	it	ge
 800b8c0:	2410      	movge	r4, #16
 800b8c2:	f7f4 fe27 	bl	8000514 <__aeabi_ui2d>
 800b8c6:	2d09      	cmp	r5, #9
 800b8c8:	4682      	mov	sl, r0
 800b8ca:	468b      	mov	fp, r1
 800b8cc:	dc13      	bgt.n	800b8f6 <_strtod_l+0x3d6>
 800b8ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b8d0:	2b00      	cmp	r3, #0
 800b8d2:	f43f ae5e 	beq.w	800b592 <_strtod_l+0x72>
 800b8d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b8d8:	dd78      	ble.n	800b9cc <_strtod_l+0x4ac>
 800b8da:	2b16      	cmp	r3, #22
 800b8dc:	dc5f      	bgt.n	800b99e <_strtod_l+0x47e>
 800b8de:	4974      	ldr	r1, [pc, #464]	@ (800bab0 <_strtod_l+0x590>)
 800b8e0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800b8e4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b8e8:	4652      	mov	r2, sl
 800b8ea:	465b      	mov	r3, fp
 800b8ec:	f7f4 fe8c 	bl	8000608 <__aeabi_dmul>
 800b8f0:	4682      	mov	sl, r0
 800b8f2:	468b      	mov	fp, r1
 800b8f4:	e64d      	b.n	800b592 <_strtod_l+0x72>
 800b8f6:	4b6e      	ldr	r3, [pc, #440]	@ (800bab0 <_strtod_l+0x590>)
 800b8f8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800b8fc:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800b900:	f7f4 fe82 	bl	8000608 <__aeabi_dmul>
 800b904:	4682      	mov	sl, r0
 800b906:	9808      	ldr	r0, [sp, #32]
 800b908:	468b      	mov	fp, r1
 800b90a:	f7f4 fe03 	bl	8000514 <__aeabi_ui2d>
 800b90e:	4602      	mov	r2, r0
 800b910:	460b      	mov	r3, r1
 800b912:	4650      	mov	r0, sl
 800b914:	4659      	mov	r1, fp
 800b916:	f7f4 fcc1 	bl	800029c <__adddf3>
 800b91a:	2d0f      	cmp	r5, #15
 800b91c:	4682      	mov	sl, r0
 800b91e:	468b      	mov	fp, r1
 800b920:	ddd5      	ble.n	800b8ce <_strtod_l+0x3ae>
 800b922:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b924:	1b2c      	subs	r4, r5, r4
 800b926:	441c      	add	r4, r3
 800b928:	2c00      	cmp	r4, #0
 800b92a:	f340 8096 	ble.w	800ba5a <_strtod_l+0x53a>
 800b92e:	f014 030f 	ands.w	r3, r4, #15
 800b932:	d00a      	beq.n	800b94a <_strtod_l+0x42a>
 800b934:	495e      	ldr	r1, [pc, #376]	@ (800bab0 <_strtod_l+0x590>)
 800b936:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800b93a:	4652      	mov	r2, sl
 800b93c:	465b      	mov	r3, fp
 800b93e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b942:	f7f4 fe61 	bl	8000608 <__aeabi_dmul>
 800b946:	4682      	mov	sl, r0
 800b948:	468b      	mov	fp, r1
 800b94a:	f034 040f 	bics.w	r4, r4, #15
 800b94e:	d073      	beq.n	800ba38 <_strtod_l+0x518>
 800b950:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800b954:	dd48      	ble.n	800b9e8 <_strtod_l+0x4c8>
 800b956:	2400      	movs	r4, #0
 800b958:	46a0      	mov	r8, r4
 800b95a:	940a      	str	r4, [sp, #40]	@ 0x28
 800b95c:	46a1      	mov	r9, r4
 800b95e:	9a05      	ldr	r2, [sp, #20]
 800b960:	f8df b154 	ldr.w	fp, [pc, #340]	@ 800bab8 <_strtod_l+0x598>
 800b964:	2322      	movs	r3, #34	@ 0x22
 800b966:	6013      	str	r3, [r2, #0]
 800b968:	f04f 0a00 	mov.w	sl, #0
 800b96c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b96e:	2b00      	cmp	r3, #0
 800b970:	f43f ae0f 	beq.w	800b592 <_strtod_l+0x72>
 800b974:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b976:	9805      	ldr	r0, [sp, #20]
 800b978:	f7ff f940 	bl	800abfc <_Bfree>
 800b97c:	9805      	ldr	r0, [sp, #20]
 800b97e:	4649      	mov	r1, r9
 800b980:	f7ff f93c 	bl	800abfc <_Bfree>
 800b984:	9805      	ldr	r0, [sp, #20]
 800b986:	4641      	mov	r1, r8
 800b988:	f7ff f938 	bl	800abfc <_Bfree>
 800b98c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b98e:	9805      	ldr	r0, [sp, #20]
 800b990:	f7ff f934 	bl	800abfc <_Bfree>
 800b994:	9805      	ldr	r0, [sp, #20]
 800b996:	4621      	mov	r1, r4
 800b998:	f7ff f930 	bl	800abfc <_Bfree>
 800b99c:	e5f9      	b.n	800b592 <_strtod_l+0x72>
 800b99e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b9a0:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800b9a4:	4293      	cmp	r3, r2
 800b9a6:	dbbc      	blt.n	800b922 <_strtod_l+0x402>
 800b9a8:	4c41      	ldr	r4, [pc, #260]	@ (800bab0 <_strtod_l+0x590>)
 800b9aa:	f1c5 050f 	rsb	r5, r5, #15
 800b9ae:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800b9b2:	4652      	mov	r2, sl
 800b9b4:	465b      	mov	r3, fp
 800b9b6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b9ba:	f7f4 fe25 	bl	8000608 <__aeabi_dmul>
 800b9be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b9c0:	1b5d      	subs	r5, r3, r5
 800b9c2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800b9c6:	e9d4 2300 	ldrd	r2, r3, [r4]
 800b9ca:	e78f      	b.n	800b8ec <_strtod_l+0x3cc>
 800b9cc:	3316      	adds	r3, #22
 800b9ce:	dba8      	blt.n	800b922 <_strtod_l+0x402>
 800b9d0:	4b37      	ldr	r3, [pc, #220]	@ (800bab0 <_strtod_l+0x590>)
 800b9d2:	eba9 0808 	sub.w	r8, r9, r8
 800b9d6:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800b9da:	e9d8 2300 	ldrd	r2, r3, [r8]
 800b9de:	4650      	mov	r0, sl
 800b9e0:	4659      	mov	r1, fp
 800b9e2:	f7f4 ff3b 	bl	800085c <__aeabi_ddiv>
 800b9e6:	e783      	b.n	800b8f0 <_strtod_l+0x3d0>
 800b9e8:	4b32      	ldr	r3, [pc, #200]	@ (800bab4 <_strtod_l+0x594>)
 800b9ea:	9308      	str	r3, [sp, #32]
 800b9ec:	2300      	movs	r3, #0
 800b9ee:	1124      	asrs	r4, r4, #4
 800b9f0:	4650      	mov	r0, sl
 800b9f2:	4659      	mov	r1, fp
 800b9f4:	461e      	mov	r6, r3
 800b9f6:	2c01      	cmp	r4, #1
 800b9f8:	dc21      	bgt.n	800ba3e <_strtod_l+0x51e>
 800b9fa:	b10b      	cbz	r3, 800ba00 <_strtod_l+0x4e0>
 800b9fc:	4682      	mov	sl, r0
 800b9fe:	468b      	mov	fp, r1
 800ba00:	492c      	ldr	r1, [pc, #176]	@ (800bab4 <_strtod_l+0x594>)
 800ba02:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800ba06:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800ba0a:	4652      	mov	r2, sl
 800ba0c:	465b      	mov	r3, fp
 800ba0e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ba12:	f7f4 fdf9 	bl	8000608 <__aeabi_dmul>
 800ba16:	4b28      	ldr	r3, [pc, #160]	@ (800bab8 <_strtod_l+0x598>)
 800ba18:	460a      	mov	r2, r1
 800ba1a:	400b      	ands	r3, r1
 800ba1c:	4927      	ldr	r1, [pc, #156]	@ (800babc <_strtod_l+0x59c>)
 800ba1e:	428b      	cmp	r3, r1
 800ba20:	4682      	mov	sl, r0
 800ba22:	d898      	bhi.n	800b956 <_strtod_l+0x436>
 800ba24:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800ba28:	428b      	cmp	r3, r1
 800ba2a:	bf86      	itte	hi
 800ba2c:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 800bac0 <_strtod_l+0x5a0>
 800ba30:	f04f 3aff 	movhi.w	sl, #4294967295
 800ba34:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800ba38:	2300      	movs	r3, #0
 800ba3a:	9308      	str	r3, [sp, #32]
 800ba3c:	e07a      	b.n	800bb34 <_strtod_l+0x614>
 800ba3e:	07e2      	lsls	r2, r4, #31
 800ba40:	d505      	bpl.n	800ba4e <_strtod_l+0x52e>
 800ba42:	9b08      	ldr	r3, [sp, #32]
 800ba44:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba48:	f7f4 fdde 	bl	8000608 <__aeabi_dmul>
 800ba4c:	2301      	movs	r3, #1
 800ba4e:	9a08      	ldr	r2, [sp, #32]
 800ba50:	3208      	adds	r2, #8
 800ba52:	3601      	adds	r6, #1
 800ba54:	1064      	asrs	r4, r4, #1
 800ba56:	9208      	str	r2, [sp, #32]
 800ba58:	e7cd      	b.n	800b9f6 <_strtod_l+0x4d6>
 800ba5a:	d0ed      	beq.n	800ba38 <_strtod_l+0x518>
 800ba5c:	4264      	negs	r4, r4
 800ba5e:	f014 020f 	ands.w	r2, r4, #15
 800ba62:	d00a      	beq.n	800ba7a <_strtod_l+0x55a>
 800ba64:	4b12      	ldr	r3, [pc, #72]	@ (800bab0 <_strtod_l+0x590>)
 800ba66:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ba6a:	4650      	mov	r0, sl
 800ba6c:	4659      	mov	r1, fp
 800ba6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba72:	f7f4 fef3 	bl	800085c <__aeabi_ddiv>
 800ba76:	4682      	mov	sl, r0
 800ba78:	468b      	mov	fp, r1
 800ba7a:	1124      	asrs	r4, r4, #4
 800ba7c:	d0dc      	beq.n	800ba38 <_strtod_l+0x518>
 800ba7e:	2c1f      	cmp	r4, #31
 800ba80:	dd20      	ble.n	800bac4 <_strtod_l+0x5a4>
 800ba82:	2400      	movs	r4, #0
 800ba84:	46a0      	mov	r8, r4
 800ba86:	940a      	str	r4, [sp, #40]	@ 0x28
 800ba88:	46a1      	mov	r9, r4
 800ba8a:	9a05      	ldr	r2, [sp, #20]
 800ba8c:	2322      	movs	r3, #34	@ 0x22
 800ba8e:	f04f 0a00 	mov.w	sl, #0
 800ba92:	f04f 0b00 	mov.w	fp, #0
 800ba96:	6013      	str	r3, [r2, #0]
 800ba98:	e768      	b.n	800b96c <_strtod_l+0x44c>
 800ba9a:	bf00      	nop
 800ba9c:	0800d592 	.word	0x0800d592
 800baa0:	0800d7a4 	.word	0x0800d7a4
 800baa4:	0800d58a 	.word	0x0800d58a
 800baa8:	0800d5c1 	.word	0x0800d5c1
 800baac:	0800d84c 	.word	0x0800d84c
 800bab0:	0800d6d8 	.word	0x0800d6d8
 800bab4:	0800d6b0 	.word	0x0800d6b0
 800bab8:	7ff00000 	.word	0x7ff00000
 800babc:	7ca00000 	.word	0x7ca00000
 800bac0:	7fefffff 	.word	0x7fefffff
 800bac4:	f014 0310 	ands.w	r3, r4, #16
 800bac8:	bf18      	it	ne
 800baca:	236a      	movne	r3, #106	@ 0x6a
 800bacc:	4ea9      	ldr	r6, [pc, #676]	@ (800bd74 <_strtod_l+0x854>)
 800bace:	9308      	str	r3, [sp, #32]
 800bad0:	4650      	mov	r0, sl
 800bad2:	4659      	mov	r1, fp
 800bad4:	2300      	movs	r3, #0
 800bad6:	07e2      	lsls	r2, r4, #31
 800bad8:	d504      	bpl.n	800bae4 <_strtod_l+0x5c4>
 800bada:	e9d6 2300 	ldrd	r2, r3, [r6]
 800bade:	f7f4 fd93 	bl	8000608 <__aeabi_dmul>
 800bae2:	2301      	movs	r3, #1
 800bae4:	1064      	asrs	r4, r4, #1
 800bae6:	f106 0608 	add.w	r6, r6, #8
 800baea:	d1f4      	bne.n	800bad6 <_strtod_l+0x5b6>
 800baec:	b10b      	cbz	r3, 800baf2 <_strtod_l+0x5d2>
 800baee:	4682      	mov	sl, r0
 800baf0:	468b      	mov	fp, r1
 800baf2:	9b08      	ldr	r3, [sp, #32]
 800baf4:	b1b3      	cbz	r3, 800bb24 <_strtod_l+0x604>
 800baf6:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800bafa:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800bafe:	2b00      	cmp	r3, #0
 800bb00:	4659      	mov	r1, fp
 800bb02:	dd0f      	ble.n	800bb24 <_strtod_l+0x604>
 800bb04:	2b1f      	cmp	r3, #31
 800bb06:	dd55      	ble.n	800bbb4 <_strtod_l+0x694>
 800bb08:	2b34      	cmp	r3, #52	@ 0x34
 800bb0a:	bfde      	ittt	le
 800bb0c:	f04f 33ff 	movle.w	r3, #4294967295
 800bb10:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800bb14:	4093      	lslle	r3, r2
 800bb16:	f04f 0a00 	mov.w	sl, #0
 800bb1a:	bfcc      	ite	gt
 800bb1c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800bb20:	ea03 0b01 	andle.w	fp, r3, r1
 800bb24:	2200      	movs	r2, #0
 800bb26:	2300      	movs	r3, #0
 800bb28:	4650      	mov	r0, sl
 800bb2a:	4659      	mov	r1, fp
 800bb2c:	f7f4 ffd4 	bl	8000ad8 <__aeabi_dcmpeq>
 800bb30:	2800      	cmp	r0, #0
 800bb32:	d1a6      	bne.n	800ba82 <_strtod_l+0x562>
 800bb34:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bb36:	9300      	str	r3, [sp, #0]
 800bb38:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800bb3a:	9805      	ldr	r0, [sp, #20]
 800bb3c:	462b      	mov	r3, r5
 800bb3e:	463a      	mov	r2, r7
 800bb40:	f7ff f8c4 	bl	800accc <__s2b>
 800bb44:	900a      	str	r0, [sp, #40]	@ 0x28
 800bb46:	2800      	cmp	r0, #0
 800bb48:	f43f af05 	beq.w	800b956 <_strtod_l+0x436>
 800bb4c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bb4e:	2a00      	cmp	r2, #0
 800bb50:	eba9 0308 	sub.w	r3, r9, r8
 800bb54:	bfa8      	it	ge
 800bb56:	2300      	movge	r3, #0
 800bb58:	9312      	str	r3, [sp, #72]	@ 0x48
 800bb5a:	2400      	movs	r4, #0
 800bb5c:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800bb60:	9316      	str	r3, [sp, #88]	@ 0x58
 800bb62:	46a0      	mov	r8, r4
 800bb64:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bb66:	9805      	ldr	r0, [sp, #20]
 800bb68:	6859      	ldr	r1, [r3, #4]
 800bb6a:	f7ff f807 	bl	800ab7c <_Balloc>
 800bb6e:	4681      	mov	r9, r0
 800bb70:	2800      	cmp	r0, #0
 800bb72:	f43f aef4 	beq.w	800b95e <_strtod_l+0x43e>
 800bb76:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bb78:	691a      	ldr	r2, [r3, #16]
 800bb7a:	3202      	adds	r2, #2
 800bb7c:	f103 010c 	add.w	r1, r3, #12
 800bb80:	0092      	lsls	r2, r2, #2
 800bb82:	300c      	adds	r0, #12
 800bb84:	f7fe f94f 	bl	8009e26 <memcpy>
 800bb88:	ec4b ab10 	vmov	d0, sl, fp
 800bb8c:	9805      	ldr	r0, [sp, #20]
 800bb8e:	aa1c      	add	r2, sp, #112	@ 0x70
 800bb90:	a91b      	add	r1, sp, #108	@ 0x6c
 800bb92:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800bb96:	f7ff fbd5 	bl	800b344 <__d2b>
 800bb9a:	901a      	str	r0, [sp, #104]	@ 0x68
 800bb9c:	2800      	cmp	r0, #0
 800bb9e:	f43f aede 	beq.w	800b95e <_strtod_l+0x43e>
 800bba2:	9805      	ldr	r0, [sp, #20]
 800bba4:	2101      	movs	r1, #1
 800bba6:	f7ff f927 	bl	800adf8 <__i2b>
 800bbaa:	4680      	mov	r8, r0
 800bbac:	b948      	cbnz	r0, 800bbc2 <_strtod_l+0x6a2>
 800bbae:	f04f 0800 	mov.w	r8, #0
 800bbb2:	e6d4      	b.n	800b95e <_strtod_l+0x43e>
 800bbb4:	f04f 32ff 	mov.w	r2, #4294967295
 800bbb8:	fa02 f303 	lsl.w	r3, r2, r3
 800bbbc:	ea03 0a0a 	and.w	sl, r3, sl
 800bbc0:	e7b0      	b.n	800bb24 <_strtod_l+0x604>
 800bbc2:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800bbc4:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800bbc6:	2d00      	cmp	r5, #0
 800bbc8:	bfab      	itete	ge
 800bbca:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800bbcc:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800bbce:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800bbd0:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800bbd2:	bfac      	ite	ge
 800bbd4:	18ef      	addge	r7, r5, r3
 800bbd6:	1b5e      	sublt	r6, r3, r5
 800bbd8:	9b08      	ldr	r3, [sp, #32]
 800bbda:	1aed      	subs	r5, r5, r3
 800bbdc:	4415      	add	r5, r2
 800bbde:	4b66      	ldr	r3, [pc, #408]	@ (800bd78 <_strtod_l+0x858>)
 800bbe0:	3d01      	subs	r5, #1
 800bbe2:	429d      	cmp	r5, r3
 800bbe4:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800bbe8:	da50      	bge.n	800bc8c <_strtod_l+0x76c>
 800bbea:	1b5b      	subs	r3, r3, r5
 800bbec:	2b1f      	cmp	r3, #31
 800bbee:	eba2 0203 	sub.w	r2, r2, r3
 800bbf2:	f04f 0101 	mov.w	r1, #1
 800bbf6:	dc3d      	bgt.n	800bc74 <_strtod_l+0x754>
 800bbf8:	fa01 f303 	lsl.w	r3, r1, r3
 800bbfc:	9313      	str	r3, [sp, #76]	@ 0x4c
 800bbfe:	2300      	movs	r3, #0
 800bc00:	9310      	str	r3, [sp, #64]	@ 0x40
 800bc02:	18bd      	adds	r5, r7, r2
 800bc04:	9b08      	ldr	r3, [sp, #32]
 800bc06:	42af      	cmp	r7, r5
 800bc08:	4416      	add	r6, r2
 800bc0a:	441e      	add	r6, r3
 800bc0c:	463b      	mov	r3, r7
 800bc0e:	bfa8      	it	ge
 800bc10:	462b      	movge	r3, r5
 800bc12:	42b3      	cmp	r3, r6
 800bc14:	bfa8      	it	ge
 800bc16:	4633      	movge	r3, r6
 800bc18:	2b00      	cmp	r3, #0
 800bc1a:	bfc2      	ittt	gt
 800bc1c:	1aed      	subgt	r5, r5, r3
 800bc1e:	1af6      	subgt	r6, r6, r3
 800bc20:	1aff      	subgt	r7, r7, r3
 800bc22:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800bc24:	2b00      	cmp	r3, #0
 800bc26:	dd16      	ble.n	800bc56 <_strtod_l+0x736>
 800bc28:	4641      	mov	r1, r8
 800bc2a:	9805      	ldr	r0, [sp, #20]
 800bc2c:	461a      	mov	r2, r3
 800bc2e:	f7ff f9a3 	bl	800af78 <__pow5mult>
 800bc32:	4680      	mov	r8, r0
 800bc34:	2800      	cmp	r0, #0
 800bc36:	d0ba      	beq.n	800bbae <_strtod_l+0x68e>
 800bc38:	4601      	mov	r1, r0
 800bc3a:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800bc3c:	9805      	ldr	r0, [sp, #20]
 800bc3e:	f7ff f8f1 	bl	800ae24 <__multiply>
 800bc42:	900e      	str	r0, [sp, #56]	@ 0x38
 800bc44:	2800      	cmp	r0, #0
 800bc46:	f43f ae8a 	beq.w	800b95e <_strtod_l+0x43e>
 800bc4a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800bc4c:	9805      	ldr	r0, [sp, #20]
 800bc4e:	f7fe ffd5 	bl	800abfc <_Bfree>
 800bc52:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800bc54:	931a      	str	r3, [sp, #104]	@ 0x68
 800bc56:	2d00      	cmp	r5, #0
 800bc58:	dc1d      	bgt.n	800bc96 <_strtod_l+0x776>
 800bc5a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bc5c:	2b00      	cmp	r3, #0
 800bc5e:	dd23      	ble.n	800bca8 <_strtod_l+0x788>
 800bc60:	4649      	mov	r1, r9
 800bc62:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800bc64:	9805      	ldr	r0, [sp, #20]
 800bc66:	f7ff f987 	bl	800af78 <__pow5mult>
 800bc6a:	4681      	mov	r9, r0
 800bc6c:	b9e0      	cbnz	r0, 800bca8 <_strtod_l+0x788>
 800bc6e:	f04f 0900 	mov.w	r9, #0
 800bc72:	e674      	b.n	800b95e <_strtod_l+0x43e>
 800bc74:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800bc78:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800bc7c:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800bc80:	35e2      	adds	r5, #226	@ 0xe2
 800bc82:	fa01 f305 	lsl.w	r3, r1, r5
 800bc86:	9310      	str	r3, [sp, #64]	@ 0x40
 800bc88:	9113      	str	r1, [sp, #76]	@ 0x4c
 800bc8a:	e7ba      	b.n	800bc02 <_strtod_l+0x6e2>
 800bc8c:	2300      	movs	r3, #0
 800bc8e:	9310      	str	r3, [sp, #64]	@ 0x40
 800bc90:	2301      	movs	r3, #1
 800bc92:	9313      	str	r3, [sp, #76]	@ 0x4c
 800bc94:	e7b5      	b.n	800bc02 <_strtod_l+0x6e2>
 800bc96:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800bc98:	9805      	ldr	r0, [sp, #20]
 800bc9a:	462a      	mov	r2, r5
 800bc9c:	f7ff f9c6 	bl	800b02c <__lshift>
 800bca0:	901a      	str	r0, [sp, #104]	@ 0x68
 800bca2:	2800      	cmp	r0, #0
 800bca4:	d1d9      	bne.n	800bc5a <_strtod_l+0x73a>
 800bca6:	e65a      	b.n	800b95e <_strtod_l+0x43e>
 800bca8:	2e00      	cmp	r6, #0
 800bcaa:	dd07      	ble.n	800bcbc <_strtod_l+0x79c>
 800bcac:	4649      	mov	r1, r9
 800bcae:	9805      	ldr	r0, [sp, #20]
 800bcb0:	4632      	mov	r2, r6
 800bcb2:	f7ff f9bb 	bl	800b02c <__lshift>
 800bcb6:	4681      	mov	r9, r0
 800bcb8:	2800      	cmp	r0, #0
 800bcba:	d0d8      	beq.n	800bc6e <_strtod_l+0x74e>
 800bcbc:	2f00      	cmp	r7, #0
 800bcbe:	dd08      	ble.n	800bcd2 <_strtod_l+0x7b2>
 800bcc0:	4641      	mov	r1, r8
 800bcc2:	9805      	ldr	r0, [sp, #20]
 800bcc4:	463a      	mov	r2, r7
 800bcc6:	f7ff f9b1 	bl	800b02c <__lshift>
 800bcca:	4680      	mov	r8, r0
 800bccc:	2800      	cmp	r0, #0
 800bcce:	f43f ae46 	beq.w	800b95e <_strtod_l+0x43e>
 800bcd2:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800bcd4:	9805      	ldr	r0, [sp, #20]
 800bcd6:	464a      	mov	r2, r9
 800bcd8:	f7ff fa30 	bl	800b13c <__mdiff>
 800bcdc:	4604      	mov	r4, r0
 800bcde:	2800      	cmp	r0, #0
 800bce0:	f43f ae3d 	beq.w	800b95e <_strtod_l+0x43e>
 800bce4:	68c3      	ldr	r3, [r0, #12]
 800bce6:	930f      	str	r3, [sp, #60]	@ 0x3c
 800bce8:	2300      	movs	r3, #0
 800bcea:	60c3      	str	r3, [r0, #12]
 800bcec:	4641      	mov	r1, r8
 800bcee:	f7ff fa09 	bl	800b104 <__mcmp>
 800bcf2:	2800      	cmp	r0, #0
 800bcf4:	da46      	bge.n	800bd84 <_strtod_l+0x864>
 800bcf6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bcf8:	ea53 030a 	orrs.w	r3, r3, sl
 800bcfc:	d16c      	bne.n	800bdd8 <_strtod_l+0x8b8>
 800bcfe:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800bd02:	2b00      	cmp	r3, #0
 800bd04:	d168      	bne.n	800bdd8 <_strtod_l+0x8b8>
 800bd06:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800bd0a:	0d1b      	lsrs	r3, r3, #20
 800bd0c:	051b      	lsls	r3, r3, #20
 800bd0e:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800bd12:	d961      	bls.n	800bdd8 <_strtod_l+0x8b8>
 800bd14:	6963      	ldr	r3, [r4, #20]
 800bd16:	b913      	cbnz	r3, 800bd1e <_strtod_l+0x7fe>
 800bd18:	6923      	ldr	r3, [r4, #16]
 800bd1a:	2b01      	cmp	r3, #1
 800bd1c:	dd5c      	ble.n	800bdd8 <_strtod_l+0x8b8>
 800bd1e:	4621      	mov	r1, r4
 800bd20:	2201      	movs	r2, #1
 800bd22:	9805      	ldr	r0, [sp, #20]
 800bd24:	f7ff f982 	bl	800b02c <__lshift>
 800bd28:	4641      	mov	r1, r8
 800bd2a:	4604      	mov	r4, r0
 800bd2c:	f7ff f9ea 	bl	800b104 <__mcmp>
 800bd30:	2800      	cmp	r0, #0
 800bd32:	dd51      	ble.n	800bdd8 <_strtod_l+0x8b8>
 800bd34:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800bd38:	9a08      	ldr	r2, [sp, #32]
 800bd3a:	0d1b      	lsrs	r3, r3, #20
 800bd3c:	051b      	lsls	r3, r3, #20
 800bd3e:	2a00      	cmp	r2, #0
 800bd40:	d06b      	beq.n	800be1a <_strtod_l+0x8fa>
 800bd42:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800bd46:	d868      	bhi.n	800be1a <_strtod_l+0x8fa>
 800bd48:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800bd4c:	f67f ae9d 	bls.w	800ba8a <_strtod_l+0x56a>
 800bd50:	4b0a      	ldr	r3, [pc, #40]	@ (800bd7c <_strtod_l+0x85c>)
 800bd52:	4650      	mov	r0, sl
 800bd54:	4659      	mov	r1, fp
 800bd56:	2200      	movs	r2, #0
 800bd58:	f7f4 fc56 	bl	8000608 <__aeabi_dmul>
 800bd5c:	4b08      	ldr	r3, [pc, #32]	@ (800bd80 <_strtod_l+0x860>)
 800bd5e:	400b      	ands	r3, r1
 800bd60:	4682      	mov	sl, r0
 800bd62:	468b      	mov	fp, r1
 800bd64:	2b00      	cmp	r3, #0
 800bd66:	f47f ae05 	bne.w	800b974 <_strtod_l+0x454>
 800bd6a:	9a05      	ldr	r2, [sp, #20]
 800bd6c:	2322      	movs	r3, #34	@ 0x22
 800bd6e:	6013      	str	r3, [r2, #0]
 800bd70:	e600      	b.n	800b974 <_strtod_l+0x454>
 800bd72:	bf00      	nop
 800bd74:	0800d7d0 	.word	0x0800d7d0
 800bd78:	fffffc02 	.word	0xfffffc02
 800bd7c:	39500000 	.word	0x39500000
 800bd80:	7ff00000 	.word	0x7ff00000
 800bd84:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800bd88:	d165      	bne.n	800be56 <_strtod_l+0x936>
 800bd8a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800bd8c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800bd90:	b35a      	cbz	r2, 800bdea <_strtod_l+0x8ca>
 800bd92:	4a9f      	ldr	r2, [pc, #636]	@ (800c010 <_strtod_l+0xaf0>)
 800bd94:	4293      	cmp	r3, r2
 800bd96:	d12b      	bne.n	800bdf0 <_strtod_l+0x8d0>
 800bd98:	9b08      	ldr	r3, [sp, #32]
 800bd9a:	4651      	mov	r1, sl
 800bd9c:	b303      	cbz	r3, 800bde0 <_strtod_l+0x8c0>
 800bd9e:	4b9d      	ldr	r3, [pc, #628]	@ (800c014 <_strtod_l+0xaf4>)
 800bda0:	465a      	mov	r2, fp
 800bda2:	4013      	ands	r3, r2
 800bda4:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800bda8:	f04f 32ff 	mov.w	r2, #4294967295
 800bdac:	d81b      	bhi.n	800bde6 <_strtod_l+0x8c6>
 800bdae:	0d1b      	lsrs	r3, r3, #20
 800bdb0:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800bdb4:	fa02 f303 	lsl.w	r3, r2, r3
 800bdb8:	4299      	cmp	r1, r3
 800bdba:	d119      	bne.n	800bdf0 <_strtod_l+0x8d0>
 800bdbc:	4b96      	ldr	r3, [pc, #600]	@ (800c018 <_strtod_l+0xaf8>)
 800bdbe:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800bdc0:	429a      	cmp	r2, r3
 800bdc2:	d102      	bne.n	800bdca <_strtod_l+0x8aa>
 800bdc4:	3101      	adds	r1, #1
 800bdc6:	f43f adca 	beq.w	800b95e <_strtod_l+0x43e>
 800bdca:	4b92      	ldr	r3, [pc, #584]	@ (800c014 <_strtod_l+0xaf4>)
 800bdcc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800bdce:	401a      	ands	r2, r3
 800bdd0:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800bdd4:	f04f 0a00 	mov.w	sl, #0
 800bdd8:	9b08      	ldr	r3, [sp, #32]
 800bdda:	2b00      	cmp	r3, #0
 800bddc:	d1b8      	bne.n	800bd50 <_strtod_l+0x830>
 800bdde:	e5c9      	b.n	800b974 <_strtod_l+0x454>
 800bde0:	f04f 33ff 	mov.w	r3, #4294967295
 800bde4:	e7e8      	b.n	800bdb8 <_strtod_l+0x898>
 800bde6:	4613      	mov	r3, r2
 800bde8:	e7e6      	b.n	800bdb8 <_strtod_l+0x898>
 800bdea:	ea53 030a 	orrs.w	r3, r3, sl
 800bdee:	d0a1      	beq.n	800bd34 <_strtod_l+0x814>
 800bdf0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800bdf2:	b1db      	cbz	r3, 800be2c <_strtod_l+0x90c>
 800bdf4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800bdf6:	4213      	tst	r3, r2
 800bdf8:	d0ee      	beq.n	800bdd8 <_strtod_l+0x8b8>
 800bdfa:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bdfc:	9a08      	ldr	r2, [sp, #32]
 800bdfe:	4650      	mov	r0, sl
 800be00:	4659      	mov	r1, fp
 800be02:	b1bb      	cbz	r3, 800be34 <_strtod_l+0x914>
 800be04:	f7ff fb6c 	bl	800b4e0 <sulp>
 800be08:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800be0c:	ec53 2b10 	vmov	r2, r3, d0
 800be10:	f7f4 fa44 	bl	800029c <__adddf3>
 800be14:	4682      	mov	sl, r0
 800be16:	468b      	mov	fp, r1
 800be18:	e7de      	b.n	800bdd8 <_strtod_l+0x8b8>
 800be1a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800be1e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800be22:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800be26:	f04f 3aff 	mov.w	sl, #4294967295
 800be2a:	e7d5      	b.n	800bdd8 <_strtod_l+0x8b8>
 800be2c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800be2e:	ea13 0f0a 	tst.w	r3, sl
 800be32:	e7e1      	b.n	800bdf8 <_strtod_l+0x8d8>
 800be34:	f7ff fb54 	bl	800b4e0 <sulp>
 800be38:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800be3c:	ec53 2b10 	vmov	r2, r3, d0
 800be40:	f7f4 fa2a 	bl	8000298 <__aeabi_dsub>
 800be44:	2200      	movs	r2, #0
 800be46:	2300      	movs	r3, #0
 800be48:	4682      	mov	sl, r0
 800be4a:	468b      	mov	fp, r1
 800be4c:	f7f4 fe44 	bl	8000ad8 <__aeabi_dcmpeq>
 800be50:	2800      	cmp	r0, #0
 800be52:	d0c1      	beq.n	800bdd8 <_strtod_l+0x8b8>
 800be54:	e619      	b.n	800ba8a <_strtod_l+0x56a>
 800be56:	4641      	mov	r1, r8
 800be58:	4620      	mov	r0, r4
 800be5a:	f7ff facb 	bl	800b3f4 <__ratio>
 800be5e:	ec57 6b10 	vmov	r6, r7, d0
 800be62:	2200      	movs	r2, #0
 800be64:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800be68:	4630      	mov	r0, r6
 800be6a:	4639      	mov	r1, r7
 800be6c:	f7f4 fe48 	bl	8000b00 <__aeabi_dcmple>
 800be70:	2800      	cmp	r0, #0
 800be72:	d06f      	beq.n	800bf54 <_strtod_l+0xa34>
 800be74:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800be76:	2b00      	cmp	r3, #0
 800be78:	d17a      	bne.n	800bf70 <_strtod_l+0xa50>
 800be7a:	f1ba 0f00 	cmp.w	sl, #0
 800be7e:	d158      	bne.n	800bf32 <_strtod_l+0xa12>
 800be80:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800be82:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800be86:	2b00      	cmp	r3, #0
 800be88:	d15a      	bne.n	800bf40 <_strtod_l+0xa20>
 800be8a:	4b64      	ldr	r3, [pc, #400]	@ (800c01c <_strtod_l+0xafc>)
 800be8c:	2200      	movs	r2, #0
 800be8e:	4630      	mov	r0, r6
 800be90:	4639      	mov	r1, r7
 800be92:	f7f4 fe2b 	bl	8000aec <__aeabi_dcmplt>
 800be96:	2800      	cmp	r0, #0
 800be98:	d159      	bne.n	800bf4e <_strtod_l+0xa2e>
 800be9a:	4630      	mov	r0, r6
 800be9c:	4639      	mov	r1, r7
 800be9e:	4b60      	ldr	r3, [pc, #384]	@ (800c020 <_strtod_l+0xb00>)
 800bea0:	2200      	movs	r2, #0
 800bea2:	f7f4 fbb1 	bl	8000608 <__aeabi_dmul>
 800bea6:	4606      	mov	r6, r0
 800bea8:	460f      	mov	r7, r1
 800beaa:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800beae:	9606      	str	r6, [sp, #24]
 800beb0:	9307      	str	r3, [sp, #28]
 800beb2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800beb6:	4d57      	ldr	r5, [pc, #348]	@ (800c014 <_strtod_l+0xaf4>)
 800beb8:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800bebc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800bebe:	401d      	ands	r5, r3
 800bec0:	4b58      	ldr	r3, [pc, #352]	@ (800c024 <_strtod_l+0xb04>)
 800bec2:	429d      	cmp	r5, r3
 800bec4:	f040 80b2 	bne.w	800c02c <_strtod_l+0xb0c>
 800bec8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800beca:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800bece:	ec4b ab10 	vmov	d0, sl, fp
 800bed2:	f7ff f9c7 	bl	800b264 <__ulp>
 800bed6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800beda:	ec51 0b10 	vmov	r0, r1, d0
 800bede:	f7f4 fb93 	bl	8000608 <__aeabi_dmul>
 800bee2:	4652      	mov	r2, sl
 800bee4:	465b      	mov	r3, fp
 800bee6:	f7f4 f9d9 	bl	800029c <__adddf3>
 800beea:	460b      	mov	r3, r1
 800beec:	4949      	ldr	r1, [pc, #292]	@ (800c014 <_strtod_l+0xaf4>)
 800beee:	4a4e      	ldr	r2, [pc, #312]	@ (800c028 <_strtod_l+0xb08>)
 800bef0:	4019      	ands	r1, r3
 800bef2:	4291      	cmp	r1, r2
 800bef4:	4682      	mov	sl, r0
 800bef6:	d942      	bls.n	800bf7e <_strtod_l+0xa5e>
 800bef8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800befa:	4b47      	ldr	r3, [pc, #284]	@ (800c018 <_strtod_l+0xaf8>)
 800befc:	429a      	cmp	r2, r3
 800befe:	d103      	bne.n	800bf08 <_strtod_l+0x9e8>
 800bf00:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800bf02:	3301      	adds	r3, #1
 800bf04:	f43f ad2b 	beq.w	800b95e <_strtod_l+0x43e>
 800bf08:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800c018 <_strtod_l+0xaf8>
 800bf0c:	f04f 3aff 	mov.w	sl, #4294967295
 800bf10:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800bf12:	9805      	ldr	r0, [sp, #20]
 800bf14:	f7fe fe72 	bl	800abfc <_Bfree>
 800bf18:	9805      	ldr	r0, [sp, #20]
 800bf1a:	4649      	mov	r1, r9
 800bf1c:	f7fe fe6e 	bl	800abfc <_Bfree>
 800bf20:	9805      	ldr	r0, [sp, #20]
 800bf22:	4641      	mov	r1, r8
 800bf24:	f7fe fe6a 	bl	800abfc <_Bfree>
 800bf28:	9805      	ldr	r0, [sp, #20]
 800bf2a:	4621      	mov	r1, r4
 800bf2c:	f7fe fe66 	bl	800abfc <_Bfree>
 800bf30:	e618      	b.n	800bb64 <_strtod_l+0x644>
 800bf32:	f1ba 0f01 	cmp.w	sl, #1
 800bf36:	d103      	bne.n	800bf40 <_strtod_l+0xa20>
 800bf38:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800bf3a:	2b00      	cmp	r3, #0
 800bf3c:	f43f ada5 	beq.w	800ba8a <_strtod_l+0x56a>
 800bf40:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800bff0 <_strtod_l+0xad0>
 800bf44:	4f35      	ldr	r7, [pc, #212]	@ (800c01c <_strtod_l+0xafc>)
 800bf46:	ed8d 7b06 	vstr	d7, [sp, #24]
 800bf4a:	2600      	movs	r6, #0
 800bf4c:	e7b1      	b.n	800beb2 <_strtod_l+0x992>
 800bf4e:	4f34      	ldr	r7, [pc, #208]	@ (800c020 <_strtod_l+0xb00>)
 800bf50:	2600      	movs	r6, #0
 800bf52:	e7aa      	b.n	800beaa <_strtod_l+0x98a>
 800bf54:	4b32      	ldr	r3, [pc, #200]	@ (800c020 <_strtod_l+0xb00>)
 800bf56:	4630      	mov	r0, r6
 800bf58:	4639      	mov	r1, r7
 800bf5a:	2200      	movs	r2, #0
 800bf5c:	f7f4 fb54 	bl	8000608 <__aeabi_dmul>
 800bf60:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bf62:	4606      	mov	r6, r0
 800bf64:	460f      	mov	r7, r1
 800bf66:	2b00      	cmp	r3, #0
 800bf68:	d09f      	beq.n	800beaa <_strtod_l+0x98a>
 800bf6a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800bf6e:	e7a0      	b.n	800beb2 <_strtod_l+0x992>
 800bf70:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800bff8 <_strtod_l+0xad8>
 800bf74:	ed8d 7b06 	vstr	d7, [sp, #24]
 800bf78:	ec57 6b17 	vmov	r6, r7, d7
 800bf7c:	e799      	b.n	800beb2 <_strtod_l+0x992>
 800bf7e:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800bf82:	9b08      	ldr	r3, [sp, #32]
 800bf84:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800bf88:	2b00      	cmp	r3, #0
 800bf8a:	d1c1      	bne.n	800bf10 <_strtod_l+0x9f0>
 800bf8c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800bf90:	0d1b      	lsrs	r3, r3, #20
 800bf92:	051b      	lsls	r3, r3, #20
 800bf94:	429d      	cmp	r5, r3
 800bf96:	d1bb      	bne.n	800bf10 <_strtod_l+0x9f0>
 800bf98:	4630      	mov	r0, r6
 800bf9a:	4639      	mov	r1, r7
 800bf9c:	f7f4 fe94 	bl	8000cc8 <__aeabi_d2lz>
 800bfa0:	f7f4 fb04 	bl	80005ac <__aeabi_l2d>
 800bfa4:	4602      	mov	r2, r0
 800bfa6:	460b      	mov	r3, r1
 800bfa8:	4630      	mov	r0, r6
 800bfaa:	4639      	mov	r1, r7
 800bfac:	f7f4 f974 	bl	8000298 <__aeabi_dsub>
 800bfb0:	460b      	mov	r3, r1
 800bfb2:	4602      	mov	r2, r0
 800bfb4:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800bfb8:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800bfbc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bfbe:	ea46 060a 	orr.w	r6, r6, sl
 800bfc2:	431e      	orrs	r6, r3
 800bfc4:	d06f      	beq.n	800c0a6 <_strtod_l+0xb86>
 800bfc6:	a30e      	add	r3, pc, #56	@ (adr r3, 800c000 <_strtod_l+0xae0>)
 800bfc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bfcc:	f7f4 fd8e 	bl	8000aec <__aeabi_dcmplt>
 800bfd0:	2800      	cmp	r0, #0
 800bfd2:	f47f accf 	bne.w	800b974 <_strtod_l+0x454>
 800bfd6:	a30c      	add	r3, pc, #48	@ (adr r3, 800c008 <_strtod_l+0xae8>)
 800bfd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bfdc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800bfe0:	f7f4 fda2 	bl	8000b28 <__aeabi_dcmpgt>
 800bfe4:	2800      	cmp	r0, #0
 800bfe6:	d093      	beq.n	800bf10 <_strtod_l+0x9f0>
 800bfe8:	e4c4      	b.n	800b974 <_strtod_l+0x454>
 800bfea:	bf00      	nop
 800bfec:	f3af 8000 	nop.w
 800bff0:	00000000 	.word	0x00000000
 800bff4:	bff00000 	.word	0xbff00000
 800bff8:	00000000 	.word	0x00000000
 800bffc:	3ff00000 	.word	0x3ff00000
 800c000:	94a03595 	.word	0x94a03595
 800c004:	3fdfffff 	.word	0x3fdfffff
 800c008:	35afe535 	.word	0x35afe535
 800c00c:	3fe00000 	.word	0x3fe00000
 800c010:	000fffff 	.word	0x000fffff
 800c014:	7ff00000 	.word	0x7ff00000
 800c018:	7fefffff 	.word	0x7fefffff
 800c01c:	3ff00000 	.word	0x3ff00000
 800c020:	3fe00000 	.word	0x3fe00000
 800c024:	7fe00000 	.word	0x7fe00000
 800c028:	7c9fffff 	.word	0x7c9fffff
 800c02c:	9b08      	ldr	r3, [sp, #32]
 800c02e:	b323      	cbz	r3, 800c07a <_strtod_l+0xb5a>
 800c030:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800c034:	d821      	bhi.n	800c07a <_strtod_l+0xb5a>
 800c036:	a328      	add	r3, pc, #160	@ (adr r3, 800c0d8 <_strtod_l+0xbb8>)
 800c038:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c03c:	4630      	mov	r0, r6
 800c03e:	4639      	mov	r1, r7
 800c040:	f7f4 fd5e 	bl	8000b00 <__aeabi_dcmple>
 800c044:	b1a0      	cbz	r0, 800c070 <_strtod_l+0xb50>
 800c046:	4639      	mov	r1, r7
 800c048:	4630      	mov	r0, r6
 800c04a:	f7f4 fdb5 	bl	8000bb8 <__aeabi_d2uiz>
 800c04e:	2801      	cmp	r0, #1
 800c050:	bf38      	it	cc
 800c052:	2001      	movcc	r0, #1
 800c054:	f7f4 fa5e 	bl	8000514 <__aeabi_ui2d>
 800c058:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c05a:	4606      	mov	r6, r0
 800c05c:	460f      	mov	r7, r1
 800c05e:	b9fb      	cbnz	r3, 800c0a0 <_strtod_l+0xb80>
 800c060:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800c064:	9014      	str	r0, [sp, #80]	@ 0x50
 800c066:	9315      	str	r3, [sp, #84]	@ 0x54
 800c068:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800c06c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800c070:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800c072:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800c076:	1b5b      	subs	r3, r3, r5
 800c078:	9311      	str	r3, [sp, #68]	@ 0x44
 800c07a:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800c07e:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800c082:	f7ff f8ef 	bl	800b264 <__ulp>
 800c086:	4650      	mov	r0, sl
 800c088:	ec53 2b10 	vmov	r2, r3, d0
 800c08c:	4659      	mov	r1, fp
 800c08e:	f7f4 fabb 	bl	8000608 <__aeabi_dmul>
 800c092:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800c096:	f7f4 f901 	bl	800029c <__adddf3>
 800c09a:	4682      	mov	sl, r0
 800c09c:	468b      	mov	fp, r1
 800c09e:	e770      	b.n	800bf82 <_strtod_l+0xa62>
 800c0a0:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800c0a4:	e7e0      	b.n	800c068 <_strtod_l+0xb48>
 800c0a6:	a30e      	add	r3, pc, #56	@ (adr r3, 800c0e0 <_strtod_l+0xbc0>)
 800c0a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0ac:	f7f4 fd1e 	bl	8000aec <__aeabi_dcmplt>
 800c0b0:	e798      	b.n	800bfe4 <_strtod_l+0xac4>
 800c0b2:	2300      	movs	r3, #0
 800c0b4:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c0b6:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800c0b8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c0ba:	6013      	str	r3, [r2, #0]
 800c0bc:	f7ff ba6d 	b.w	800b59a <_strtod_l+0x7a>
 800c0c0:	2a65      	cmp	r2, #101	@ 0x65
 800c0c2:	f43f ab66 	beq.w	800b792 <_strtod_l+0x272>
 800c0c6:	2a45      	cmp	r2, #69	@ 0x45
 800c0c8:	f43f ab63 	beq.w	800b792 <_strtod_l+0x272>
 800c0cc:	2301      	movs	r3, #1
 800c0ce:	f7ff bb9e 	b.w	800b80e <_strtod_l+0x2ee>
 800c0d2:	bf00      	nop
 800c0d4:	f3af 8000 	nop.w
 800c0d8:	ffc00000 	.word	0xffc00000
 800c0dc:	41dfffff 	.word	0x41dfffff
 800c0e0:	94a03595 	.word	0x94a03595
 800c0e4:	3fcfffff 	.word	0x3fcfffff

0800c0e8 <_strtod_r>:
 800c0e8:	4b01      	ldr	r3, [pc, #4]	@ (800c0f0 <_strtod_r+0x8>)
 800c0ea:	f7ff ba19 	b.w	800b520 <_strtod_l>
 800c0ee:	bf00      	nop
 800c0f0:	200000f0 	.word	0x200000f0

0800c0f4 <__ssputs_r>:
 800c0f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c0f8:	688e      	ldr	r6, [r1, #8]
 800c0fa:	461f      	mov	r7, r3
 800c0fc:	42be      	cmp	r6, r7
 800c0fe:	680b      	ldr	r3, [r1, #0]
 800c100:	4682      	mov	sl, r0
 800c102:	460c      	mov	r4, r1
 800c104:	4690      	mov	r8, r2
 800c106:	d82d      	bhi.n	800c164 <__ssputs_r+0x70>
 800c108:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c10c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800c110:	d026      	beq.n	800c160 <__ssputs_r+0x6c>
 800c112:	6965      	ldr	r5, [r4, #20]
 800c114:	6909      	ldr	r1, [r1, #16]
 800c116:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c11a:	eba3 0901 	sub.w	r9, r3, r1
 800c11e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c122:	1c7b      	adds	r3, r7, #1
 800c124:	444b      	add	r3, r9
 800c126:	106d      	asrs	r5, r5, #1
 800c128:	429d      	cmp	r5, r3
 800c12a:	bf38      	it	cc
 800c12c:	461d      	movcc	r5, r3
 800c12e:	0553      	lsls	r3, r2, #21
 800c130:	d527      	bpl.n	800c182 <__ssputs_r+0x8e>
 800c132:	4629      	mov	r1, r5
 800c134:	f7fc fc16 	bl	8008964 <_malloc_r>
 800c138:	4606      	mov	r6, r0
 800c13a:	b360      	cbz	r0, 800c196 <__ssputs_r+0xa2>
 800c13c:	6921      	ldr	r1, [r4, #16]
 800c13e:	464a      	mov	r2, r9
 800c140:	f7fd fe71 	bl	8009e26 <memcpy>
 800c144:	89a3      	ldrh	r3, [r4, #12]
 800c146:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800c14a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c14e:	81a3      	strh	r3, [r4, #12]
 800c150:	6126      	str	r6, [r4, #16]
 800c152:	6165      	str	r5, [r4, #20]
 800c154:	444e      	add	r6, r9
 800c156:	eba5 0509 	sub.w	r5, r5, r9
 800c15a:	6026      	str	r6, [r4, #0]
 800c15c:	60a5      	str	r5, [r4, #8]
 800c15e:	463e      	mov	r6, r7
 800c160:	42be      	cmp	r6, r7
 800c162:	d900      	bls.n	800c166 <__ssputs_r+0x72>
 800c164:	463e      	mov	r6, r7
 800c166:	6820      	ldr	r0, [r4, #0]
 800c168:	4632      	mov	r2, r6
 800c16a:	4641      	mov	r1, r8
 800c16c:	f000 fb6a 	bl	800c844 <memmove>
 800c170:	68a3      	ldr	r3, [r4, #8]
 800c172:	1b9b      	subs	r3, r3, r6
 800c174:	60a3      	str	r3, [r4, #8]
 800c176:	6823      	ldr	r3, [r4, #0]
 800c178:	4433      	add	r3, r6
 800c17a:	6023      	str	r3, [r4, #0]
 800c17c:	2000      	movs	r0, #0
 800c17e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c182:	462a      	mov	r2, r5
 800c184:	f000 ff1d 	bl	800cfc2 <_realloc_r>
 800c188:	4606      	mov	r6, r0
 800c18a:	2800      	cmp	r0, #0
 800c18c:	d1e0      	bne.n	800c150 <__ssputs_r+0x5c>
 800c18e:	6921      	ldr	r1, [r4, #16]
 800c190:	4650      	mov	r0, sl
 800c192:	f7fe fca9 	bl	800aae8 <_free_r>
 800c196:	230c      	movs	r3, #12
 800c198:	f8ca 3000 	str.w	r3, [sl]
 800c19c:	89a3      	ldrh	r3, [r4, #12]
 800c19e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c1a2:	81a3      	strh	r3, [r4, #12]
 800c1a4:	f04f 30ff 	mov.w	r0, #4294967295
 800c1a8:	e7e9      	b.n	800c17e <__ssputs_r+0x8a>
	...

0800c1ac <_svfiprintf_r>:
 800c1ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c1b0:	4698      	mov	r8, r3
 800c1b2:	898b      	ldrh	r3, [r1, #12]
 800c1b4:	061b      	lsls	r3, r3, #24
 800c1b6:	b09d      	sub	sp, #116	@ 0x74
 800c1b8:	4607      	mov	r7, r0
 800c1ba:	460d      	mov	r5, r1
 800c1bc:	4614      	mov	r4, r2
 800c1be:	d510      	bpl.n	800c1e2 <_svfiprintf_r+0x36>
 800c1c0:	690b      	ldr	r3, [r1, #16]
 800c1c2:	b973      	cbnz	r3, 800c1e2 <_svfiprintf_r+0x36>
 800c1c4:	2140      	movs	r1, #64	@ 0x40
 800c1c6:	f7fc fbcd 	bl	8008964 <_malloc_r>
 800c1ca:	6028      	str	r0, [r5, #0]
 800c1cc:	6128      	str	r0, [r5, #16]
 800c1ce:	b930      	cbnz	r0, 800c1de <_svfiprintf_r+0x32>
 800c1d0:	230c      	movs	r3, #12
 800c1d2:	603b      	str	r3, [r7, #0]
 800c1d4:	f04f 30ff 	mov.w	r0, #4294967295
 800c1d8:	b01d      	add	sp, #116	@ 0x74
 800c1da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c1de:	2340      	movs	r3, #64	@ 0x40
 800c1e0:	616b      	str	r3, [r5, #20]
 800c1e2:	2300      	movs	r3, #0
 800c1e4:	9309      	str	r3, [sp, #36]	@ 0x24
 800c1e6:	2320      	movs	r3, #32
 800c1e8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c1ec:	f8cd 800c 	str.w	r8, [sp, #12]
 800c1f0:	2330      	movs	r3, #48	@ 0x30
 800c1f2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800c390 <_svfiprintf_r+0x1e4>
 800c1f6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c1fa:	f04f 0901 	mov.w	r9, #1
 800c1fe:	4623      	mov	r3, r4
 800c200:	469a      	mov	sl, r3
 800c202:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c206:	b10a      	cbz	r2, 800c20c <_svfiprintf_r+0x60>
 800c208:	2a25      	cmp	r2, #37	@ 0x25
 800c20a:	d1f9      	bne.n	800c200 <_svfiprintf_r+0x54>
 800c20c:	ebba 0b04 	subs.w	fp, sl, r4
 800c210:	d00b      	beq.n	800c22a <_svfiprintf_r+0x7e>
 800c212:	465b      	mov	r3, fp
 800c214:	4622      	mov	r2, r4
 800c216:	4629      	mov	r1, r5
 800c218:	4638      	mov	r0, r7
 800c21a:	f7ff ff6b 	bl	800c0f4 <__ssputs_r>
 800c21e:	3001      	adds	r0, #1
 800c220:	f000 80a7 	beq.w	800c372 <_svfiprintf_r+0x1c6>
 800c224:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c226:	445a      	add	r2, fp
 800c228:	9209      	str	r2, [sp, #36]	@ 0x24
 800c22a:	f89a 3000 	ldrb.w	r3, [sl]
 800c22e:	2b00      	cmp	r3, #0
 800c230:	f000 809f 	beq.w	800c372 <_svfiprintf_r+0x1c6>
 800c234:	2300      	movs	r3, #0
 800c236:	f04f 32ff 	mov.w	r2, #4294967295
 800c23a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c23e:	f10a 0a01 	add.w	sl, sl, #1
 800c242:	9304      	str	r3, [sp, #16]
 800c244:	9307      	str	r3, [sp, #28]
 800c246:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c24a:	931a      	str	r3, [sp, #104]	@ 0x68
 800c24c:	4654      	mov	r4, sl
 800c24e:	2205      	movs	r2, #5
 800c250:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c254:	484e      	ldr	r0, [pc, #312]	@ (800c390 <_svfiprintf_r+0x1e4>)
 800c256:	f7f3 ffc3 	bl	80001e0 <memchr>
 800c25a:	9a04      	ldr	r2, [sp, #16]
 800c25c:	b9d8      	cbnz	r0, 800c296 <_svfiprintf_r+0xea>
 800c25e:	06d0      	lsls	r0, r2, #27
 800c260:	bf44      	itt	mi
 800c262:	2320      	movmi	r3, #32
 800c264:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c268:	0711      	lsls	r1, r2, #28
 800c26a:	bf44      	itt	mi
 800c26c:	232b      	movmi	r3, #43	@ 0x2b
 800c26e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c272:	f89a 3000 	ldrb.w	r3, [sl]
 800c276:	2b2a      	cmp	r3, #42	@ 0x2a
 800c278:	d015      	beq.n	800c2a6 <_svfiprintf_r+0xfa>
 800c27a:	9a07      	ldr	r2, [sp, #28]
 800c27c:	4654      	mov	r4, sl
 800c27e:	2000      	movs	r0, #0
 800c280:	f04f 0c0a 	mov.w	ip, #10
 800c284:	4621      	mov	r1, r4
 800c286:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c28a:	3b30      	subs	r3, #48	@ 0x30
 800c28c:	2b09      	cmp	r3, #9
 800c28e:	d94b      	bls.n	800c328 <_svfiprintf_r+0x17c>
 800c290:	b1b0      	cbz	r0, 800c2c0 <_svfiprintf_r+0x114>
 800c292:	9207      	str	r2, [sp, #28]
 800c294:	e014      	b.n	800c2c0 <_svfiprintf_r+0x114>
 800c296:	eba0 0308 	sub.w	r3, r0, r8
 800c29a:	fa09 f303 	lsl.w	r3, r9, r3
 800c29e:	4313      	orrs	r3, r2
 800c2a0:	9304      	str	r3, [sp, #16]
 800c2a2:	46a2      	mov	sl, r4
 800c2a4:	e7d2      	b.n	800c24c <_svfiprintf_r+0xa0>
 800c2a6:	9b03      	ldr	r3, [sp, #12]
 800c2a8:	1d19      	adds	r1, r3, #4
 800c2aa:	681b      	ldr	r3, [r3, #0]
 800c2ac:	9103      	str	r1, [sp, #12]
 800c2ae:	2b00      	cmp	r3, #0
 800c2b0:	bfbb      	ittet	lt
 800c2b2:	425b      	neglt	r3, r3
 800c2b4:	f042 0202 	orrlt.w	r2, r2, #2
 800c2b8:	9307      	strge	r3, [sp, #28]
 800c2ba:	9307      	strlt	r3, [sp, #28]
 800c2bc:	bfb8      	it	lt
 800c2be:	9204      	strlt	r2, [sp, #16]
 800c2c0:	7823      	ldrb	r3, [r4, #0]
 800c2c2:	2b2e      	cmp	r3, #46	@ 0x2e
 800c2c4:	d10a      	bne.n	800c2dc <_svfiprintf_r+0x130>
 800c2c6:	7863      	ldrb	r3, [r4, #1]
 800c2c8:	2b2a      	cmp	r3, #42	@ 0x2a
 800c2ca:	d132      	bne.n	800c332 <_svfiprintf_r+0x186>
 800c2cc:	9b03      	ldr	r3, [sp, #12]
 800c2ce:	1d1a      	adds	r2, r3, #4
 800c2d0:	681b      	ldr	r3, [r3, #0]
 800c2d2:	9203      	str	r2, [sp, #12]
 800c2d4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c2d8:	3402      	adds	r4, #2
 800c2da:	9305      	str	r3, [sp, #20]
 800c2dc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800c3a0 <_svfiprintf_r+0x1f4>
 800c2e0:	7821      	ldrb	r1, [r4, #0]
 800c2e2:	2203      	movs	r2, #3
 800c2e4:	4650      	mov	r0, sl
 800c2e6:	f7f3 ff7b 	bl	80001e0 <memchr>
 800c2ea:	b138      	cbz	r0, 800c2fc <_svfiprintf_r+0x150>
 800c2ec:	9b04      	ldr	r3, [sp, #16]
 800c2ee:	eba0 000a 	sub.w	r0, r0, sl
 800c2f2:	2240      	movs	r2, #64	@ 0x40
 800c2f4:	4082      	lsls	r2, r0
 800c2f6:	4313      	orrs	r3, r2
 800c2f8:	3401      	adds	r4, #1
 800c2fa:	9304      	str	r3, [sp, #16]
 800c2fc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c300:	4824      	ldr	r0, [pc, #144]	@ (800c394 <_svfiprintf_r+0x1e8>)
 800c302:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c306:	2206      	movs	r2, #6
 800c308:	f7f3 ff6a 	bl	80001e0 <memchr>
 800c30c:	2800      	cmp	r0, #0
 800c30e:	d036      	beq.n	800c37e <_svfiprintf_r+0x1d2>
 800c310:	4b21      	ldr	r3, [pc, #132]	@ (800c398 <_svfiprintf_r+0x1ec>)
 800c312:	bb1b      	cbnz	r3, 800c35c <_svfiprintf_r+0x1b0>
 800c314:	9b03      	ldr	r3, [sp, #12]
 800c316:	3307      	adds	r3, #7
 800c318:	f023 0307 	bic.w	r3, r3, #7
 800c31c:	3308      	adds	r3, #8
 800c31e:	9303      	str	r3, [sp, #12]
 800c320:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c322:	4433      	add	r3, r6
 800c324:	9309      	str	r3, [sp, #36]	@ 0x24
 800c326:	e76a      	b.n	800c1fe <_svfiprintf_r+0x52>
 800c328:	fb0c 3202 	mla	r2, ip, r2, r3
 800c32c:	460c      	mov	r4, r1
 800c32e:	2001      	movs	r0, #1
 800c330:	e7a8      	b.n	800c284 <_svfiprintf_r+0xd8>
 800c332:	2300      	movs	r3, #0
 800c334:	3401      	adds	r4, #1
 800c336:	9305      	str	r3, [sp, #20]
 800c338:	4619      	mov	r1, r3
 800c33a:	f04f 0c0a 	mov.w	ip, #10
 800c33e:	4620      	mov	r0, r4
 800c340:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c344:	3a30      	subs	r2, #48	@ 0x30
 800c346:	2a09      	cmp	r2, #9
 800c348:	d903      	bls.n	800c352 <_svfiprintf_r+0x1a6>
 800c34a:	2b00      	cmp	r3, #0
 800c34c:	d0c6      	beq.n	800c2dc <_svfiprintf_r+0x130>
 800c34e:	9105      	str	r1, [sp, #20]
 800c350:	e7c4      	b.n	800c2dc <_svfiprintf_r+0x130>
 800c352:	fb0c 2101 	mla	r1, ip, r1, r2
 800c356:	4604      	mov	r4, r0
 800c358:	2301      	movs	r3, #1
 800c35a:	e7f0      	b.n	800c33e <_svfiprintf_r+0x192>
 800c35c:	ab03      	add	r3, sp, #12
 800c35e:	9300      	str	r3, [sp, #0]
 800c360:	462a      	mov	r2, r5
 800c362:	4b0e      	ldr	r3, [pc, #56]	@ (800c39c <_svfiprintf_r+0x1f0>)
 800c364:	a904      	add	r1, sp, #16
 800c366:	4638      	mov	r0, r7
 800c368:	f7fc fca4 	bl	8008cb4 <_printf_float>
 800c36c:	1c42      	adds	r2, r0, #1
 800c36e:	4606      	mov	r6, r0
 800c370:	d1d6      	bne.n	800c320 <_svfiprintf_r+0x174>
 800c372:	89ab      	ldrh	r3, [r5, #12]
 800c374:	065b      	lsls	r3, r3, #25
 800c376:	f53f af2d 	bmi.w	800c1d4 <_svfiprintf_r+0x28>
 800c37a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c37c:	e72c      	b.n	800c1d8 <_svfiprintf_r+0x2c>
 800c37e:	ab03      	add	r3, sp, #12
 800c380:	9300      	str	r3, [sp, #0]
 800c382:	462a      	mov	r2, r5
 800c384:	4b05      	ldr	r3, [pc, #20]	@ (800c39c <_svfiprintf_r+0x1f0>)
 800c386:	a904      	add	r1, sp, #16
 800c388:	4638      	mov	r0, r7
 800c38a:	f7fc ff2b 	bl	80091e4 <_printf_i>
 800c38e:	e7ed      	b.n	800c36c <_svfiprintf_r+0x1c0>
 800c390:	0800d7f8 	.word	0x0800d7f8
 800c394:	0800d802 	.word	0x0800d802
 800c398:	08008cb5 	.word	0x08008cb5
 800c39c:	0800c0f5 	.word	0x0800c0f5
 800c3a0:	0800d7fe 	.word	0x0800d7fe

0800c3a4 <__sfputc_r>:
 800c3a4:	6893      	ldr	r3, [r2, #8]
 800c3a6:	3b01      	subs	r3, #1
 800c3a8:	2b00      	cmp	r3, #0
 800c3aa:	b410      	push	{r4}
 800c3ac:	6093      	str	r3, [r2, #8]
 800c3ae:	da08      	bge.n	800c3c2 <__sfputc_r+0x1e>
 800c3b0:	6994      	ldr	r4, [r2, #24]
 800c3b2:	42a3      	cmp	r3, r4
 800c3b4:	db01      	blt.n	800c3ba <__sfputc_r+0x16>
 800c3b6:	290a      	cmp	r1, #10
 800c3b8:	d103      	bne.n	800c3c2 <__sfputc_r+0x1e>
 800c3ba:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c3be:	f7fd bc0e 	b.w	8009bde <__swbuf_r>
 800c3c2:	6813      	ldr	r3, [r2, #0]
 800c3c4:	1c58      	adds	r0, r3, #1
 800c3c6:	6010      	str	r0, [r2, #0]
 800c3c8:	7019      	strb	r1, [r3, #0]
 800c3ca:	4608      	mov	r0, r1
 800c3cc:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c3d0:	4770      	bx	lr

0800c3d2 <__sfputs_r>:
 800c3d2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c3d4:	4606      	mov	r6, r0
 800c3d6:	460f      	mov	r7, r1
 800c3d8:	4614      	mov	r4, r2
 800c3da:	18d5      	adds	r5, r2, r3
 800c3dc:	42ac      	cmp	r4, r5
 800c3de:	d101      	bne.n	800c3e4 <__sfputs_r+0x12>
 800c3e0:	2000      	movs	r0, #0
 800c3e2:	e007      	b.n	800c3f4 <__sfputs_r+0x22>
 800c3e4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c3e8:	463a      	mov	r2, r7
 800c3ea:	4630      	mov	r0, r6
 800c3ec:	f7ff ffda 	bl	800c3a4 <__sfputc_r>
 800c3f0:	1c43      	adds	r3, r0, #1
 800c3f2:	d1f3      	bne.n	800c3dc <__sfputs_r+0xa>
 800c3f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800c3f8 <_vfiprintf_r>:
 800c3f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c3fc:	460d      	mov	r5, r1
 800c3fe:	b09d      	sub	sp, #116	@ 0x74
 800c400:	4614      	mov	r4, r2
 800c402:	4698      	mov	r8, r3
 800c404:	4606      	mov	r6, r0
 800c406:	b118      	cbz	r0, 800c410 <_vfiprintf_r+0x18>
 800c408:	6a03      	ldr	r3, [r0, #32]
 800c40a:	b90b      	cbnz	r3, 800c410 <_vfiprintf_r+0x18>
 800c40c:	f7fd faaa 	bl	8009964 <__sinit>
 800c410:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c412:	07d9      	lsls	r1, r3, #31
 800c414:	d405      	bmi.n	800c422 <_vfiprintf_r+0x2a>
 800c416:	89ab      	ldrh	r3, [r5, #12]
 800c418:	059a      	lsls	r2, r3, #22
 800c41a:	d402      	bmi.n	800c422 <_vfiprintf_r+0x2a>
 800c41c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c41e:	f7fd fd00 	bl	8009e22 <__retarget_lock_acquire_recursive>
 800c422:	89ab      	ldrh	r3, [r5, #12]
 800c424:	071b      	lsls	r3, r3, #28
 800c426:	d501      	bpl.n	800c42c <_vfiprintf_r+0x34>
 800c428:	692b      	ldr	r3, [r5, #16]
 800c42a:	b99b      	cbnz	r3, 800c454 <_vfiprintf_r+0x5c>
 800c42c:	4629      	mov	r1, r5
 800c42e:	4630      	mov	r0, r6
 800c430:	f7fd fc14 	bl	8009c5c <__swsetup_r>
 800c434:	b170      	cbz	r0, 800c454 <_vfiprintf_r+0x5c>
 800c436:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c438:	07dc      	lsls	r4, r3, #31
 800c43a:	d504      	bpl.n	800c446 <_vfiprintf_r+0x4e>
 800c43c:	f04f 30ff 	mov.w	r0, #4294967295
 800c440:	b01d      	add	sp, #116	@ 0x74
 800c442:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c446:	89ab      	ldrh	r3, [r5, #12]
 800c448:	0598      	lsls	r0, r3, #22
 800c44a:	d4f7      	bmi.n	800c43c <_vfiprintf_r+0x44>
 800c44c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c44e:	f7fd fce9 	bl	8009e24 <__retarget_lock_release_recursive>
 800c452:	e7f3      	b.n	800c43c <_vfiprintf_r+0x44>
 800c454:	2300      	movs	r3, #0
 800c456:	9309      	str	r3, [sp, #36]	@ 0x24
 800c458:	2320      	movs	r3, #32
 800c45a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c45e:	f8cd 800c 	str.w	r8, [sp, #12]
 800c462:	2330      	movs	r3, #48	@ 0x30
 800c464:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800c614 <_vfiprintf_r+0x21c>
 800c468:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c46c:	f04f 0901 	mov.w	r9, #1
 800c470:	4623      	mov	r3, r4
 800c472:	469a      	mov	sl, r3
 800c474:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c478:	b10a      	cbz	r2, 800c47e <_vfiprintf_r+0x86>
 800c47a:	2a25      	cmp	r2, #37	@ 0x25
 800c47c:	d1f9      	bne.n	800c472 <_vfiprintf_r+0x7a>
 800c47e:	ebba 0b04 	subs.w	fp, sl, r4
 800c482:	d00b      	beq.n	800c49c <_vfiprintf_r+0xa4>
 800c484:	465b      	mov	r3, fp
 800c486:	4622      	mov	r2, r4
 800c488:	4629      	mov	r1, r5
 800c48a:	4630      	mov	r0, r6
 800c48c:	f7ff ffa1 	bl	800c3d2 <__sfputs_r>
 800c490:	3001      	adds	r0, #1
 800c492:	f000 80a7 	beq.w	800c5e4 <_vfiprintf_r+0x1ec>
 800c496:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c498:	445a      	add	r2, fp
 800c49a:	9209      	str	r2, [sp, #36]	@ 0x24
 800c49c:	f89a 3000 	ldrb.w	r3, [sl]
 800c4a0:	2b00      	cmp	r3, #0
 800c4a2:	f000 809f 	beq.w	800c5e4 <_vfiprintf_r+0x1ec>
 800c4a6:	2300      	movs	r3, #0
 800c4a8:	f04f 32ff 	mov.w	r2, #4294967295
 800c4ac:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c4b0:	f10a 0a01 	add.w	sl, sl, #1
 800c4b4:	9304      	str	r3, [sp, #16]
 800c4b6:	9307      	str	r3, [sp, #28]
 800c4b8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c4bc:	931a      	str	r3, [sp, #104]	@ 0x68
 800c4be:	4654      	mov	r4, sl
 800c4c0:	2205      	movs	r2, #5
 800c4c2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c4c6:	4853      	ldr	r0, [pc, #332]	@ (800c614 <_vfiprintf_r+0x21c>)
 800c4c8:	f7f3 fe8a 	bl	80001e0 <memchr>
 800c4cc:	9a04      	ldr	r2, [sp, #16]
 800c4ce:	b9d8      	cbnz	r0, 800c508 <_vfiprintf_r+0x110>
 800c4d0:	06d1      	lsls	r1, r2, #27
 800c4d2:	bf44      	itt	mi
 800c4d4:	2320      	movmi	r3, #32
 800c4d6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c4da:	0713      	lsls	r3, r2, #28
 800c4dc:	bf44      	itt	mi
 800c4de:	232b      	movmi	r3, #43	@ 0x2b
 800c4e0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c4e4:	f89a 3000 	ldrb.w	r3, [sl]
 800c4e8:	2b2a      	cmp	r3, #42	@ 0x2a
 800c4ea:	d015      	beq.n	800c518 <_vfiprintf_r+0x120>
 800c4ec:	9a07      	ldr	r2, [sp, #28]
 800c4ee:	4654      	mov	r4, sl
 800c4f0:	2000      	movs	r0, #0
 800c4f2:	f04f 0c0a 	mov.w	ip, #10
 800c4f6:	4621      	mov	r1, r4
 800c4f8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c4fc:	3b30      	subs	r3, #48	@ 0x30
 800c4fe:	2b09      	cmp	r3, #9
 800c500:	d94b      	bls.n	800c59a <_vfiprintf_r+0x1a2>
 800c502:	b1b0      	cbz	r0, 800c532 <_vfiprintf_r+0x13a>
 800c504:	9207      	str	r2, [sp, #28]
 800c506:	e014      	b.n	800c532 <_vfiprintf_r+0x13a>
 800c508:	eba0 0308 	sub.w	r3, r0, r8
 800c50c:	fa09 f303 	lsl.w	r3, r9, r3
 800c510:	4313      	orrs	r3, r2
 800c512:	9304      	str	r3, [sp, #16]
 800c514:	46a2      	mov	sl, r4
 800c516:	e7d2      	b.n	800c4be <_vfiprintf_r+0xc6>
 800c518:	9b03      	ldr	r3, [sp, #12]
 800c51a:	1d19      	adds	r1, r3, #4
 800c51c:	681b      	ldr	r3, [r3, #0]
 800c51e:	9103      	str	r1, [sp, #12]
 800c520:	2b00      	cmp	r3, #0
 800c522:	bfbb      	ittet	lt
 800c524:	425b      	neglt	r3, r3
 800c526:	f042 0202 	orrlt.w	r2, r2, #2
 800c52a:	9307      	strge	r3, [sp, #28]
 800c52c:	9307      	strlt	r3, [sp, #28]
 800c52e:	bfb8      	it	lt
 800c530:	9204      	strlt	r2, [sp, #16]
 800c532:	7823      	ldrb	r3, [r4, #0]
 800c534:	2b2e      	cmp	r3, #46	@ 0x2e
 800c536:	d10a      	bne.n	800c54e <_vfiprintf_r+0x156>
 800c538:	7863      	ldrb	r3, [r4, #1]
 800c53a:	2b2a      	cmp	r3, #42	@ 0x2a
 800c53c:	d132      	bne.n	800c5a4 <_vfiprintf_r+0x1ac>
 800c53e:	9b03      	ldr	r3, [sp, #12]
 800c540:	1d1a      	adds	r2, r3, #4
 800c542:	681b      	ldr	r3, [r3, #0]
 800c544:	9203      	str	r2, [sp, #12]
 800c546:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c54a:	3402      	adds	r4, #2
 800c54c:	9305      	str	r3, [sp, #20]
 800c54e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800c624 <_vfiprintf_r+0x22c>
 800c552:	7821      	ldrb	r1, [r4, #0]
 800c554:	2203      	movs	r2, #3
 800c556:	4650      	mov	r0, sl
 800c558:	f7f3 fe42 	bl	80001e0 <memchr>
 800c55c:	b138      	cbz	r0, 800c56e <_vfiprintf_r+0x176>
 800c55e:	9b04      	ldr	r3, [sp, #16]
 800c560:	eba0 000a 	sub.w	r0, r0, sl
 800c564:	2240      	movs	r2, #64	@ 0x40
 800c566:	4082      	lsls	r2, r0
 800c568:	4313      	orrs	r3, r2
 800c56a:	3401      	adds	r4, #1
 800c56c:	9304      	str	r3, [sp, #16]
 800c56e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c572:	4829      	ldr	r0, [pc, #164]	@ (800c618 <_vfiprintf_r+0x220>)
 800c574:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c578:	2206      	movs	r2, #6
 800c57a:	f7f3 fe31 	bl	80001e0 <memchr>
 800c57e:	2800      	cmp	r0, #0
 800c580:	d03f      	beq.n	800c602 <_vfiprintf_r+0x20a>
 800c582:	4b26      	ldr	r3, [pc, #152]	@ (800c61c <_vfiprintf_r+0x224>)
 800c584:	bb1b      	cbnz	r3, 800c5ce <_vfiprintf_r+0x1d6>
 800c586:	9b03      	ldr	r3, [sp, #12]
 800c588:	3307      	adds	r3, #7
 800c58a:	f023 0307 	bic.w	r3, r3, #7
 800c58e:	3308      	adds	r3, #8
 800c590:	9303      	str	r3, [sp, #12]
 800c592:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c594:	443b      	add	r3, r7
 800c596:	9309      	str	r3, [sp, #36]	@ 0x24
 800c598:	e76a      	b.n	800c470 <_vfiprintf_r+0x78>
 800c59a:	fb0c 3202 	mla	r2, ip, r2, r3
 800c59e:	460c      	mov	r4, r1
 800c5a0:	2001      	movs	r0, #1
 800c5a2:	e7a8      	b.n	800c4f6 <_vfiprintf_r+0xfe>
 800c5a4:	2300      	movs	r3, #0
 800c5a6:	3401      	adds	r4, #1
 800c5a8:	9305      	str	r3, [sp, #20]
 800c5aa:	4619      	mov	r1, r3
 800c5ac:	f04f 0c0a 	mov.w	ip, #10
 800c5b0:	4620      	mov	r0, r4
 800c5b2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c5b6:	3a30      	subs	r2, #48	@ 0x30
 800c5b8:	2a09      	cmp	r2, #9
 800c5ba:	d903      	bls.n	800c5c4 <_vfiprintf_r+0x1cc>
 800c5bc:	2b00      	cmp	r3, #0
 800c5be:	d0c6      	beq.n	800c54e <_vfiprintf_r+0x156>
 800c5c0:	9105      	str	r1, [sp, #20]
 800c5c2:	e7c4      	b.n	800c54e <_vfiprintf_r+0x156>
 800c5c4:	fb0c 2101 	mla	r1, ip, r1, r2
 800c5c8:	4604      	mov	r4, r0
 800c5ca:	2301      	movs	r3, #1
 800c5cc:	e7f0      	b.n	800c5b0 <_vfiprintf_r+0x1b8>
 800c5ce:	ab03      	add	r3, sp, #12
 800c5d0:	9300      	str	r3, [sp, #0]
 800c5d2:	462a      	mov	r2, r5
 800c5d4:	4b12      	ldr	r3, [pc, #72]	@ (800c620 <_vfiprintf_r+0x228>)
 800c5d6:	a904      	add	r1, sp, #16
 800c5d8:	4630      	mov	r0, r6
 800c5da:	f7fc fb6b 	bl	8008cb4 <_printf_float>
 800c5de:	4607      	mov	r7, r0
 800c5e0:	1c78      	adds	r0, r7, #1
 800c5e2:	d1d6      	bne.n	800c592 <_vfiprintf_r+0x19a>
 800c5e4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c5e6:	07d9      	lsls	r1, r3, #31
 800c5e8:	d405      	bmi.n	800c5f6 <_vfiprintf_r+0x1fe>
 800c5ea:	89ab      	ldrh	r3, [r5, #12]
 800c5ec:	059a      	lsls	r2, r3, #22
 800c5ee:	d402      	bmi.n	800c5f6 <_vfiprintf_r+0x1fe>
 800c5f0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c5f2:	f7fd fc17 	bl	8009e24 <__retarget_lock_release_recursive>
 800c5f6:	89ab      	ldrh	r3, [r5, #12]
 800c5f8:	065b      	lsls	r3, r3, #25
 800c5fa:	f53f af1f 	bmi.w	800c43c <_vfiprintf_r+0x44>
 800c5fe:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c600:	e71e      	b.n	800c440 <_vfiprintf_r+0x48>
 800c602:	ab03      	add	r3, sp, #12
 800c604:	9300      	str	r3, [sp, #0]
 800c606:	462a      	mov	r2, r5
 800c608:	4b05      	ldr	r3, [pc, #20]	@ (800c620 <_vfiprintf_r+0x228>)
 800c60a:	a904      	add	r1, sp, #16
 800c60c:	4630      	mov	r0, r6
 800c60e:	f7fc fde9 	bl	80091e4 <_printf_i>
 800c612:	e7e4      	b.n	800c5de <_vfiprintf_r+0x1e6>
 800c614:	0800d7f8 	.word	0x0800d7f8
 800c618:	0800d802 	.word	0x0800d802
 800c61c:	08008cb5 	.word	0x08008cb5
 800c620:	0800c3d3 	.word	0x0800c3d3
 800c624:	0800d7fe 	.word	0x0800d7fe

0800c628 <__sflush_r>:
 800c628:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c62c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c630:	0716      	lsls	r6, r2, #28
 800c632:	4605      	mov	r5, r0
 800c634:	460c      	mov	r4, r1
 800c636:	d454      	bmi.n	800c6e2 <__sflush_r+0xba>
 800c638:	684b      	ldr	r3, [r1, #4]
 800c63a:	2b00      	cmp	r3, #0
 800c63c:	dc02      	bgt.n	800c644 <__sflush_r+0x1c>
 800c63e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800c640:	2b00      	cmp	r3, #0
 800c642:	dd48      	ble.n	800c6d6 <__sflush_r+0xae>
 800c644:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c646:	2e00      	cmp	r6, #0
 800c648:	d045      	beq.n	800c6d6 <__sflush_r+0xae>
 800c64a:	2300      	movs	r3, #0
 800c64c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800c650:	682f      	ldr	r7, [r5, #0]
 800c652:	6a21      	ldr	r1, [r4, #32]
 800c654:	602b      	str	r3, [r5, #0]
 800c656:	d030      	beq.n	800c6ba <__sflush_r+0x92>
 800c658:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800c65a:	89a3      	ldrh	r3, [r4, #12]
 800c65c:	0759      	lsls	r1, r3, #29
 800c65e:	d505      	bpl.n	800c66c <__sflush_r+0x44>
 800c660:	6863      	ldr	r3, [r4, #4]
 800c662:	1ad2      	subs	r2, r2, r3
 800c664:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800c666:	b10b      	cbz	r3, 800c66c <__sflush_r+0x44>
 800c668:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800c66a:	1ad2      	subs	r2, r2, r3
 800c66c:	2300      	movs	r3, #0
 800c66e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c670:	6a21      	ldr	r1, [r4, #32]
 800c672:	4628      	mov	r0, r5
 800c674:	47b0      	blx	r6
 800c676:	1c43      	adds	r3, r0, #1
 800c678:	89a3      	ldrh	r3, [r4, #12]
 800c67a:	d106      	bne.n	800c68a <__sflush_r+0x62>
 800c67c:	6829      	ldr	r1, [r5, #0]
 800c67e:	291d      	cmp	r1, #29
 800c680:	d82b      	bhi.n	800c6da <__sflush_r+0xb2>
 800c682:	4a2a      	ldr	r2, [pc, #168]	@ (800c72c <__sflush_r+0x104>)
 800c684:	410a      	asrs	r2, r1
 800c686:	07d6      	lsls	r6, r2, #31
 800c688:	d427      	bmi.n	800c6da <__sflush_r+0xb2>
 800c68a:	2200      	movs	r2, #0
 800c68c:	6062      	str	r2, [r4, #4]
 800c68e:	04d9      	lsls	r1, r3, #19
 800c690:	6922      	ldr	r2, [r4, #16]
 800c692:	6022      	str	r2, [r4, #0]
 800c694:	d504      	bpl.n	800c6a0 <__sflush_r+0x78>
 800c696:	1c42      	adds	r2, r0, #1
 800c698:	d101      	bne.n	800c69e <__sflush_r+0x76>
 800c69a:	682b      	ldr	r3, [r5, #0]
 800c69c:	b903      	cbnz	r3, 800c6a0 <__sflush_r+0x78>
 800c69e:	6560      	str	r0, [r4, #84]	@ 0x54
 800c6a0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c6a2:	602f      	str	r7, [r5, #0]
 800c6a4:	b1b9      	cbz	r1, 800c6d6 <__sflush_r+0xae>
 800c6a6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c6aa:	4299      	cmp	r1, r3
 800c6ac:	d002      	beq.n	800c6b4 <__sflush_r+0x8c>
 800c6ae:	4628      	mov	r0, r5
 800c6b0:	f7fe fa1a 	bl	800aae8 <_free_r>
 800c6b4:	2300      	movs	r3, #0
 800c6b6:	6363      	str	r3, [r4, #52]	@ 0x34
 800c6b8:	e00d      	b.n	800c6d6 <__sflush_r+0xae>
 800c6ba:	2301      	movs	r3, #1
 800c6bc:	4628      	mov	r0, r5
 800c6be:	47b0      	blx	r6
 800c6c0:	4602      	mov	r2, r0
 800c6c2:	1c50      	adds	r0, r2, #1
 800c6c4:	d1c9      	bne.n	800c65a <__sflush_r+0x32>
 800c6c6:	682b      	ldr	r3, [r5, #0]
 800c6c8:	2b00      	cmp	r3, #0
 800c6ca:	d0c6      	beq.n	800c65a <__sflush_r+0x32>
 800c6cc:	2b1d      	cmp	r3, #29
 800c6ce:	d001      	beq.n	800c6d4 <__sflush_r+0xac>
 800c6d0:	2b16      	cmp	r3, #22
 800c6d2:	d11e      	bne.n	800c712 <__sflush_r+0xea>
 800c6d4:	602f      	str	r7, [r5, #0]
 800c6d6:	2000      	movs	r0, #0
 800c6d8:	e022      	b.n	800c720 <__sflush_r+0xf8>
 800c6da:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c6de:	b21b      	sxth	r3, r3
 800c6e0:	e01b      	b.n	800c71a <__sflush_r+0xf2>
 800c6e2:	690f      	ldr	r7, [r1, #16]
 800c6e4:	2f00      	cmp	r7, #0
 800c6e6:	d0f6      	beq.n	800c6d6 <__sflush_r+0xae>
 800c6e8:	0793      	lsls	r3, r2, #30
 800c6ea:	680e      	ldr	r6, [r1, #0]
 800c6ec:	bf08      	it	eq
 800c6ee:	694b      	ldreq	r3, [r1, #20]
 800c6f0:	600f      	str	r7, [r1, #0]
 800c6f2:	bf18      	it	ne
 800c6f4:	2300      	movne	r3, #0
 800c6f6:	eba6 0807 	sub.w	r8, r6, r7
 800c6fa:	608b      	str	r3, [r1, #8]
 800c6fc:	f1b8 0f00 	cmp.w	r8, #0
 800c700:	dde9      	ble.n	800c6d6 <__sflush_r+0xae>
 800c702:	6a21      	ldr	r1, [r4, #32]
 800c704:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800c706:	4643      	mov	r3, r8
 800c708:	463a      	mov	r2, r7
 800c70a:	4628      	mov	r0, r5
 800c70c:	47b0      	blx	r6
 800c70e:	2800      	cmp	r0, #0
 800c710:	dc08      	bgt.n	800c724 <__sflush_r+0xfc>
 800c712:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c716:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c71a:	81a3      	strh	r3, [r4, #12]
 800c71c:	f04f 30ff 	mov.w	r0, #4294967295
 800c720:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c724:	4407      	add	r7, r0
 800c726:	eba8 0800 	sub.w	r8, r8, r0
 800c72a:	e7e7      	b.n	800c6fc <__sflush_r+0xd4>
 800c72c:	dfbffffe 	.word	0xdfbffffe

0800c730 <_fflush_r>:
 800c730:	b538      	push	{r3, r4, r5, lr}
 800c732:	690b      	ldr	r3, [r1, #16]
 800c734:	4605      	mov	r5, r0
 800c736:	460c      	mov	r4, r1
 800c738:	b913      	cbnz	r3, 800c740 <_fflush_r+0x10>
 800c73a:	2500      	movs	r5, #0
 800c73c:	4628      	mov	r0, r5
 800c73e:	bd38      	pop	{r3, r4, r5, pc}
 800c740:	b118      	cbz	r0, 800c74a <_fflush_r+0x1a>
 800c742:	6a03      	ldr	r3, [r0, #32]
 800c744:	b90b      	cbnz	r3, 800c74a <_fflush_r+0x1a>
 800c746:	f7fd f90d 	bl	8009964 <__sinit>
 800c74a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c74e:	2b00      	cmp	r3, #0
 800c750:	d0f3      	beq.n	800c73a <_fflush_r+0xa>
 800c752:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800c754:	07d0      	lsls	r0, r2, #31
 800c756:	d404      	bmi.n	800c762 <_fflush_r+0x32>
 800c758:	0599      	lsls	r1, r3, #22
 800c75a:	d402      	bmi.n	800c762 <_fflush_r+0x32>
 800c75c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c75e:	f7fd fb60 	bl	8009e22 <__retarget_lock_acquire_recursive>
 800c762:	4628      	mov	r0, r5
 800c764:	4621      	mov	r1, r4
 800c766:	f7ff ff5f 	bl	800c628 <__sflush_r>
 800c76a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c76c:	07da      	lsls	r2, r3, #31
 800c76e:	4605      	mov	r5, r0
 800c770:	d4e4      	bmi.n	800c73c <_fflush_r+0xc>
 800c772:	89a3      	ldrh	r3, [r4, #12]
 800c774:	059b      	lsls	r3, r3, #22
 800c776:	d4e1      	bmi.n	800c73c <_fflush_r+0xc>
 800c778:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c77a:	f7fd fb53 	bl	8009e24 <__retarget_lock_release_recursive>
 800c77e:	e7dd      	b.n	800c73c <_fflush_r+0xc>

0800c780 <__swhatbuf_r>:
 800c780:	b570      	push	{r4, r5, r6, lr}
 800c782:	460c      	mov	r4, r1
 800c784:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c788:	2900      	cmp	r1, #0
 800c78a:	b096      	sub	sp, #88	@ 0x58
 800c78c:	4615      	mov	r5, r2
 800c78e:	461e      	mov	r6, r3
 800c790:	da0d      	bge.n	800c7ae <__swhatbuf_r+0x2e>
 800c792:	89a3      	ldrh	r3, [r4, #12]
 800c794:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800c798:	f04f 0100 	mov.w	r1, #0
 800c79c:	bf14      	ite	ne
 800c79e:	2340      	movne	r3, #64	@ 0x40
 800c7a0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800c7a4:	2000      	movs	r0, #0
 800c7a6:	6031      	str	r1, [r6, #0]
 800c7a8:	602b      	str	r3, [r5, #0]
 800c7aa:	b016      	add	sp, #88	@ 0x58
 800c7ac:	bd70      	pop	{r4, r5, r6, pc}
 800c7ae:	466a      	mov	r2, sp
 800c7b0:	f000 f874 	bl	800c89c <_fstat_r>
 800c7b4:	2800      	cmp	r0, #0
 800c7b6:	dbec      	blt.n	800c792 <__swhatbuf_r+0x12>
 800c7b8:	9901      	ldr	r1, [sp, #4]
 800c7ba:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800c7be:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800c7c2:	4259      	negs	r1, r3
 800c7c4:	4159      	adcs	r1, r3
 800c7c6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c7ca:	e7eb      	b.n	800c7a4 <__swhatbuf_r+0x24>

0800c7cc <__smakebuf_r>:
 800c7cc:	898b      	ldrh	r3, [r1, #12]
 800c7ce:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c7d0:	079d      	lsls	r5, r3, #30
 800c7d2:	4606      	mov	r6, r0
 800c7d4:	460c      	mov	r4, r1
 800c7d6:	d507      	bpl.n	800c7e8 <__smakebuf_r+0x1c>
 800c7d8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800c7dc:	6023      	str	r3, [r4, #0]
 800c7de:	6123      	str	r3, [r4, #16]
 800c7e0:	2301      	movs	r3, #1
 800c7e2:	6163      	str	r3, [r4, #20]
 800c7e4:	b003      	add	sp, #12
 800c7e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c7e8:	ab01      	add	r3, sp, #4
 800c7ea:	466a      	mov	r2, sp
 800c7ec:	f7ff ffc8 	bl	800c780 <__swhatbuf_r>
 800c7f0:	9f00      	ldr	r7, [sp, #0]
 800c7f2:	4605      	mov	r5, r0
 800c7f4:	4639      	mov	r1, r7
 800c7f6:	4630      	mov	r0, r6
 800c7f8:	f7fc f8b4 	bl	8008964 <_malloc_r>
 800c7fc:	b948      	cbnz	r0, 800c812 <__smakebuf_r+0x46>
 800c7fe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c802:	059a      	lsls	r2, r3, #22
 800c804:	d4ee      	bmi.n	800c7e4 <__smakebuf_r+0x18>
 800c806:	f023 0303 	bic.w	r3, r3, #3
 800c80a:	f043 0302 	orr.w	r3, r3, #2
 800c80e:	81a3      	strh	r3, [r4, #12]
 800c810:	e7e2      	b.n	800c7d8 <__smakebuf_r+0xc>
 800c812:	89a3      	ldrh	r3, [r4, #12]
 800c814:	6020      	str	r0, [r4, #0]
 800c816:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c81a:	81a3      	strh	r3, [r4, #12]
 800c81c:	9b01      	ldr	r3, [sp, #4]
 800c81e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800c822:	b15b      	cbz	r3, 800c83c <__smakebuf_r+0x70>
 800c824:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c828:	4630      	mov	r0, r6
 800c82a:	f000 f849 	bl	800c8c0 <_isatty_r>
 800c82e:	b128      	cbz	r0, 800c83c <__smakebuf_r+0x70>
 800c830:	89a3      	ldrh	r3, [r4, #12]
 800c832:	f023 0303 	bic.w	r3, r3, #3
 800c836:	f043 0301 	orr.w	r3, r3, #1
 800c83a:	81a3      	strh	r3, [r4, #12]
 800c83c:	89a3      	ldrh	r3, [r4, #12]
 800c83e:	431d      	orrs	r5, r3
 800c840:	81a5      	strh	r5, [r4, #12]
 800c842:	e7cf      	b.n	800c7e4 <__smakebuf_r+0x18>

0800c844 <memmove>:
 800c844:	4288      	cmp	r0, r1
 800c846:	b510      	push	{r4, lr}
 800c848:	eb01 0402 	add.w	r4, r1, r2
 800c84c:	d902      	bls.n	800c854 <memmove+0x10>
 800c84e:	4284      	cmp	r4, r0
 800c850:	4623      	mov	r3, r4
 800c852:	d807      	bhi.n	800c864 <memmove+0x20>
 800c854:	1e43      	subs	r3, r0, #1
 800c856:	42a1      	cmp	r1, r4
 800c858:	d008      	beq.n	800c86c <memmove+0x28>
 800c85a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c85e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c862:	e7f8      	b.n	800c856 <memmove+0x12>
 800c864:	4402      	add	r2, r0
 800c866:	4601      	mov	r1, r0
 800c868:	428a      	cmp	r2, r1
 800c86a:	d100      	bne.n	800c86e <memmove+0x2a>
 800c86c:	bd10      	pop	{r4, pc}
 800c86e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c872:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c876:	e7f7      	b.n	800c868 <memmove+0x24>

0800c878 <strncmp>:
 800c878:	b510      	push	{r4, lr}
 800c87a:	b16a      	cbz	r2, 800c898 <strncmp+0x20>
 800c87c:	3901      	subs	r1, #1
 800c87e:	1884      	adds	r4, r0, r2
 800c880:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c884:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800c888:	429a      	cmp	r2, r3
 800c88a:	d103      	bne.n	800c894 <strncmp+0x1c>
 800c88c:	42a0      	cmp	r0, r4
 800c88e:	d001      	beq.n	800c894 <strncmp+0x1c>
 800c890:	2a00      	cmp	r2, #0
 800c892:	d1f5      	bne.n	800c880 <strncmp+0x8>
 800c894:	1ad0      	subs	r0, r2, r3
 800c896:	bd10      	pop	{r4, pc}
 800c898:	4610      	mov	r0, r2
 800c89a:	e7fc      	b.n	800c896 <strncmp+0x1e>

0800c89c <_fstat_r>:
 800c89c:	b538      	push	{r3, r4, r5, lr}
 800c89e:	4d07      	ldr	r5, [pc, #28]	@ (800c8bc <_fstat_r+0x20>)
 800c8a0:	2300      	movs	r3, #0
 800c8a2:	4604      	mov	r4, r0
 800c8a4:	4608      	mov	r0, r1
 800c8a6:	4611      	mov	r1, r2
 800c8a8:	602b      	str	r3, [r5, #0]
 800c8aa:	f7f9 f8ab 	bl	8005a04 <_fstat>
 800c8ae:	1c43      	adds	r3, r0, #1
 800c8b0:	d102      	bne.n	800c8b8 <_fstat_r+0x1c>
 800c8b2:	682b      	ldr	r3, [r5, #0]
 800c8b4:	b103      	cbz	r3, 800c8b8 <_fstat_r+0x1c>
 800c8b6:	6023      	str	r3, [r4, #0]
 800c8b8:	bd38      	pop	{r3, r4, r5, pc}
 800c8ba:	bf00      	nop
 800c8bc:	20000894 	.word	0x20000894

0800c8c0 <_isatty_r>:
 800c8c0:	b538      	push	{r3, r4, r5, lr}
 800c8c2:	4d06      	ldr	r5, [pc, #24]	@ (800c8dc <_isatty_r+0x1c>)
 800c8c4:	2300      	movs	r3, #0
 800c8c6:	4604      	mov	r4, r0
 800c8c8:	4608      	mov	r0, r1
 800c8ca:	602b      	str	r3, [r5, #0]
 800c8cc:	f7f9 f8aa 	bl	8005a24 <_isatty>
 800c8d0:	1c43      	adds	r3, r0, #1
 800c8d2:	d102      	bne.n	800c8da <_isatty_r+0x1a>
 800c8d4:	682b      	ldr	r3, [r5, #0]
 800c8d6:	b103      	cbz	r3, 800c8da <_isatty_r+0x1a>
 800c8d8:	6023      	str	r3, [r4, #0]
 800c8da:	bd38      	pop	{r3, r4, r5, pc}
 800c8dc:	20000894 	.word	0x20000894

0800c8e0 <nan>:
 800c8e0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800c8e8 <nan+0x8>
 800c8e4:	4770      	bx	lr
 800c8e6:	bf00      	nop
 800c8e8:	00000000 	.word	0x00000000
 800c8ec:	7ff80000 	.word	0x7ff80000

0800c8f0 <__assert_func>:
 800c8f0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c8f2:	4614      	mov	r4, r2
 800c8f4:	461a      	mov	r2, r3
 800c8f6:	4b09      	ldr	r3, [pc, #36]	@ (800c91c <__assert_func+0x2c>)
 800c8f8:	681b      	ldr	r3, [r3, #0]
 800c8fa:	4605      	mov	r5, r0
 800c8fc:	68d8      	ldr	r0, [r3, #12]
 800c8fe:	b954      	cbnz	r4, 800c916 <__assert_func+0x26>
 800c900:	4b07      	ldr	r3, [pc, #28]	@ (800c920 <__assert_func+0x30>)
 800c902:	461c      	mov	r4, r3
 800c904:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800c908:	9100      	str	r1, [sp, #0]
 800c90a:	462b      	mov	r3, r5
 800c90c:	4905      	ldr	r1, [pc, #20]	@ (800c924 <__assert_func+0x34>)
 800c90e:	f000 fb93 	bl	800d038 <fiprintf>
 800c912:	f000 fba3 	bl	800d05c <abort>
 800c916:	4b04      	ldr	r3, [pc, #16]	@ (800c928 <__assert_func+0x38>)
 800c918:	e7f4      	b.n	800c904 <__assert_func+0x14>
 800c91a:	bf00      	nop
 800c91c:	200000a0 	.word	0x200000a0
 800c920:	0800d84c 	.word	0x0800d84c
 800c924:	0800d81e 	.word	0x0800d81e
 800c928:	0800d811 	.word	0x0800d811

0800c92c <rshift>:
 800c92c:	6903      	ldr	r3, [r0, #16]
 800c92e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800c932:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c936:	ea4f 1261 	mov.w	r2, r1, asr #5
 800c93a:	f100 0414 	add.w	r4, r0, #20
 800c93e:	dd45      	ble.n	800c9cc <rshift+0xa0>
 800c940:	f011 011f 	ands.w	r1, r1, #31
 800c944:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800c948:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800c94c:	d10c      	bne.n	800c968 <rshift+0x3c>
 800c94e:	f100 0710 	add.w	r7, r0, #16
 800c952:	4629      	mov	r1, r5
 800c954:	42b1      	cmp	r1, r6
 800c956:	d334      	bcc.n	800c9c2 <rshift+0x96>
 800c958:	1a9b      	subs	r3, r3, r2
 800c95a:	009b      	lsls	r3, r3, #2
 800c95c:	1eea      	subs	r2, r5, #3
 800c95e:	4296      	cmp	r6, r2
 800c960:	bf38      	it	cc
 800c962:	2300      	movcc	r3, #0
 800c964:	4423      	add	r3, r4
 800c966:	e015      	b.n	800c994 <rshift+0x68>
 800c968:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800c96c:	f1c1 0820 	rsb	r8, r1, #32
 800c970:	40cf      	lsrs	r7, r1
 800c972:	f105 0e04 	add.w	lr, r5, #4
 800c976:	46a1      	mov	r9, r4
 800c978:	4576      	cmp	r6, lr
 800c97a:	46f4      	mov	ip, lr
 800c97c:	d815      	bhi.n	800c9aa <rshift+0x7e>
 800c97e:	1a9a      	subs	r2, r3, r2
 800c980:	0092      	lsls	r2, r2, #2
 800c982:	3a04      	subs	r2, #4
 800c984:	3501      	adds	r5, #1
 800c986:	42ae      	cmp	r6, r5
 800c988:	bf38      	it	cc
 800c98a:	2200      	movcc	r2, #0
 800c98c:	18a3      	adds	r3, r4, r2
 800c98e:	50a7      	str	r7, [r4, r2]
 800c990:	b107      	cbz	r7, 800c994 <rshift+0x68>
 800c992:	3304      	adds	r3, #4
 800c994:	1b1a      	subs	r2, r3, r4
 800c996:	42a3      	cmp	r3, r4
 800c998:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800c99c:	bf08      	it	eq
 800c99e:	2300      	moveq	r3, #0
 800c9a0:	6102      	str	r2, [r0, #16]
 800c9a2:	bf08      	it	eq
 800c9a4:	6143      	streq	r3, [r0, #20]
 800c9a6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c9aa:	f8dc c000 	ldr.w	ip, [ip]
 800c9ae:	fa0c fc08 	lsl.w	ip, ip, r8
 800c9b2:	ea4c 0707 	orr.w	r7, ip, r7
 800c9b6:	f849 7b04 	str.w	r7, [r9], #4
 800c9ba:	f85e 7b04 	ldr.w	r7, [lr], #4
 800c9be:	40cf      	lsrs	r7, r1
 800c9c0:	e7da      	b.n	800c978 <rshift+0x4c>
 800c9c2:	f851 cb04 	ldr.w	ip, [r1], #4
 800c9c6:	f847 cf04 	str.w	ip, [r7, #4]!
 800c9ca:	e7c3      	b.n	800c954 <rshift+0x28>
 800c9cc:	4623      	mov	r3, r4
 800c9ce:	e7e1      	b.n	800c994 <rshift+0x68>

0800c9d0 <__hexdig_fun>:
 800c9d0:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800c9d4:	2b09      	cmp	r3, #9
 800c9d6:	d802      	bhi.n	800c9de <__hexdig_fun+0xe>
 800c9d8:	3820      	subs	r0, #32
 800c9da:	b2c0      	uxtb	r0, r0
 800c9dc:	4770      	bx	lr
 800c9de:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800c9e2:	2b05      	cmp	r3, #5
 800c9e4:	d801      	bhi.n	800c9ea <__hexdig_fun+0x1a>
 800c9e6:	3847      	subs	r0, #71	@ 0x47
 800c9e8:	e7f7      	b.n	800c9da <__hexdig_fun+0xa>
 800c9ea:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800c9ee:	2b05      	cmp	r3, #5
 800c9f0:	d801      	bhi.n	800c9f6 <__hexdig_fun+0x26>
 800c9f2:	3827      	subs	r0, #39	@ 0x27
 800c9f4:	e7f1      	b.n	800c9da <__hexdig_fun+0xa>
 800c9f6:	2000      	movs	r0, #0
 800c9f8:	4770      	bx	lr
	...

0800c9fc <__gethex>:
 800c9fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ca00:	b085      	sub	sp, #20
 800ca02:	468a      	mov	sl, r1
 800ca04:	9302      	str	r3, [sp, #8]
 800ca06:	680b      	ldr	r3, [r1, #0]
 800ca08:	9001      	str	r0, [sp, #4]
 800ca0a:	4690      	mov	r8, r2
 800ca0c:	1c9c      	adds	r4, r3, #2
 800ca0e:	46a1      	mov	r9, r4
 800ca10:	f814 0b01 	ldrb.w	r0, [r4], #1
 800ca14:	2830      	cmp	r0, #48	@ 0x30
 800ca16:	d0fa      	beq.n	800ca0e <__gethex+0x12>
 800ca18:	eba9 0303 	sub.w	r3, r9, r3
 800ca1c:	f1a3 0b02 	sub.w	fp, r3, #2
 800ca20:	f7ff ffd6 	bl	800c9d0 <__hexdig_fun>
 800ca24:	4605      	mov	r5, r0
 800ca26:	2800      	cmp	r0, #0
 800ca28:	d168      	bne.n	800cafc <__gethex+0x100>
 800ca2a:	49a0      	ldr	r1, [pc, #640]	@ (800ccac <__gethex+0x2b0>)
 800ca2c:	2201      	movs	r2, #1
 800ca2e:	4648      	mov	r0, r9
 800ca30:	f7ff ff22 	bl	800c878 <strncmp>
 800ca34:	4607      	mov	r7, r0
 800ca36:	2800      	cmp	r0, #0
 800ca38:	d167      	bne.n	800cb0a <__gethex+0x10e>
 800ca3a:	f899 0001 	ldrb.w	r0, [r9, #1]
 800ca3e:	4626      	mov	r6, r4
 800ca40:	f7ff ffc6 	bl	800c9d0 <__hexdig_fun>
 800ca44:	2800      	cmp	r0, #0
 800ca46:	d062      	beq.n	800cb0e <__gethex+0x112>
 800ca48:	4623      	mov	r3, r4
 800ca4a:	7818      	ldrb	r0, [r3, #0]
 800ca4c:	2830      	cmp	r0, #48	@ 0x30
 800ca4e:	4699      	mov	r9, r3
 800ca50:	f103 0301 	add.w	r3, r3, #1
 800ca54:	d0f9      	beq.n	800ca4a <__gethex+0x4e>
 800ca56:	f7ff ffbb 	bl	800c9d0 <__hexdig_fun>
 800ca5a:	fab0 f580 	clz	r5, r0
 800ca5e:	096d      	lsrs	r5, r5, #5
 800ca60:	f04f 0b01 	mov.w	fp, #1
 800ca64:	464a      	mov	r2, r9
 800ca66:	4616      	mov	r6, r2
 800ca68:	3201      	adds	r2, #1
 800ca6a:	7830      	ldrb	r0, [r6, #0]
 800ca6c:	f7ff ffb0 	bl	800c9d0 <__hexdig_fun>
 800ca70:	2800      	cmp	r0, #0
 800ca72:	d1f8      	bne.n	800ca66 <__gethex+0x6a>
 800ca74:	498d      	ldr	r1, [pc, #564]	@ (800ccac <__gethex+0x2b0>)
 800ca76:	2201      	movs	r2, #1
 800ca78:	4630      	mov	r0, r6
 800ca7a:	f7ff fefd 	bl	800c878 <strncmp>
 800ca7e:	2800      	cmp	r0, #0
 800ca80:	d13f      	bne.n	800cb02 <__gethex+0x106>
 800ca82:	b944      	cbnz	r4, 800ca96 <__gethex+0x9a>
 800ca84:	1c74      	adds	r4, r6, #1
 800ca86:	4622      	mov	r2, r4
 800ca88:	4616      	mov	r6, r2
 800ca8a:	3201      	adds	r2, #1
 800ca8c:	7830      	ldrb	r0, [r6, #0]
 800ca8e:	f7ff ff9f 	bl	800c9d0 <__hexdig_fun>
 800ca92:	2800      	cmp	r0, #0
 800ca94:	d1f8      	bne.n	800ca88 <__gethex+0x8c>
 800ca96:	1ba4      	subs	r4, r4, r6
 800ca98:	00a7      	lsls	r7, r4, #2
 800ca9a:	7833      	ldrb	r3, [r6, #0]
 800ca9c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800caa0:	2b50      	cmp	r3, #80	@ 0x50
 800caa2:	d13e      	bne.n	800cb22 <__gethex+0x126>
 800caa4:	7873      	ldrb	r3, [r6, #1]
 800caa6:	2b2b      	cmp	r3, #43	@ 0x2b
 800caa8:	d033      	beq.n	800cb12 <__gethex+0x116>
 800caaa:	2b2d      	cmp	r3, #45	@ 0x2d
 800caac:	d034      	beq.n	800cb18 <__gethex+0x11c>
 800caae:	1c71      	adds	r1, r6, #1
 800cab0:	2400      	movs	r4, #0
 800cab2:	7808      	ldrb	r0, [r1, #0]
 800cab4:	f7ff ff8c 	bl	800c9d0 <__hexdig_fun>
 800cab8:	1e43      	subs	r3, r0, #1
 800caba:	b2db      	uxtb	r3, r3
 800cabc:	2b18      	cmp	r3, #24
 800cabe:	d830      	bhi.n	800cb22 <__gethex+0x126>
 800cac0:	f1a0 0210 	sub.w	r2, r0, #16
 800cac4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800cac8:	f7ff ff82 	bl	800c9d0 <__hexdig_fun>
 800cacc:	f100 3cff 	add.w	ip, r0, #4294967295
 800cad0:	fa5f fc8c 	uxtb.w	ip, ip
 800cad4:	f1bc 0f18 	cmp.w	ip, #24
 800cad8:	f04f 030a 	mov.w	r3, #10
 800cadc:	d91e      	bls.n	800cb1c <__gethex+0x120>
 800cade:	b104      	cbz	r4, 800cae2 <__gethex+0xe6>
 800cae0:	4252      	negs	r2, r2
 800cae2:	4417      	add	r7, r2
 800cae4:	f8ca 1000 	str.w	r1, [sl]
 800cae8:	b1ed      	cbz	r5, 800cb26 <__gethex+0x12a>
 800caea:	f1bb 0f00 	cmp.w	fp, #0
 800caee:	bf0c      	ite	eq
 800caf0:	2506      	moveq	r5, #6
 800caf2:	2500      	movne	r5, #0
 800caf4:	4628      	mov	r0, r5
 800caf6:	b005      	add	sp, #20
 800caf8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cafc:	2500      	movs	r5, #0
 800cafe:	462c      	mov	r4, r5
 800cb00:	e7b0      	b.n	800ca64 <__gethex+0x68>
 800cb02:	2c00      	cmp	r4, #0
 800cb04:	d1c7      	bne.n	800ca96 <__gethex+0x9a>
 800cb06:	4627      	mov	r7, r4
 800cb08:	e7c7      	b.n	800ca9a <__gethex+0x9e>
 800cb0a:	464e      	mov	r6, r9
 800cb0c:	462f      	mov	r7, r5
 800cb0e:	2501      	movs	r5, #1
 800cb10:	e7c3      	b.n	800ca9a <__gethex+0x9e>
 800cb12:	2400      	movs	r4, #0
 800cb14:	1cb1      	adds	r1, r6, #2
 800cb16:	e7cc      	b.n	800cab2 <__gethex+0xb6>
 800cb18:	2401      	movs	r4, #1
 800cb1a:	e7fb      	b.n	800cb14 <__gethex+0x118>
 800cb1c:	fb03 0002 	mla	r0, r3, r2, r0
 800cb20:	e7ce      	b.n	800cac0 <__gethex+0xc4>
 800cb22:	4631      	mov	r1, r6
 800cb24:	e7de      	b.n	800cae4 <__gethex+0xe8>
 800cb26:	eba6 0309 	sub.w	r3, r6, r9
 800cb2a:	3b01      	subs	r3, #1
 800cb2c:	4629      	mov	r1, r5
 800cb2e:	2b07      	cmp	r3, #7
 800cb30:	dc0a      	bgt.n	800cb48 <__gethex+0x14c>
 800cb32:	9801      	ldr	r0, [sp, #4]
 800cb34:	f7fe f822 	bl	800ab7c <_Balloc>
 800cb38:	4604      	mov	r4, r0
 800cb3a:	b940      	cbnz	r0, 800cb4e <__gethex+0x152>
 800cb3c:	4b5c      	ldr	r3, [pc, #368]	@ (800ccb0 <__gethex+0x2b4>)
 800cb3e:	4602      	mov	r2, r0
 800cb40:	21e4      	movs	r1, #228	@ 0xe4
 800cb42:	485c      	ldr	r0, [pc, #368]	@ (800ccb4 <__gethex+0x2b8>)
 800cb44:	f7ff fed4 	bl	800c8f0 <__assert_func>
 800cb48:	3101      	adds	r1, #1
 800cb4a:	105b      	asrs	r3, r3, #1
 800cb4c:	e7ef      	b.n	800cb2e <__gethex+0x132>
 800cb4e:	f100 0a14 	add.w	sl, r0, #20
 800cb52:	2300      	movs	r3, #0
 800cb54:	4655      	mov	r5, sl
 800cb56:	469b      	mov	fp, r3
 800cb58:	45b1      	cmp	r9, r6
 800cb5a:	d337      	bcc.n	800cbcc <__gethex+0x1d0>
 800cb5c:	f845 bb04 	str.w	fp, [r5], #4
 800cb60:	eba5 050a 	sub.w	r5, r5, sl
 800cb64:	10ad      	asrs	r5, r5, #2
 800cb66:	6125      	str	r5, [r4, #16]
 800cb68:	4658      	mov	r0, fp
 800cb6a:	f7fe f8f9 	bl	800ad60 <__hi0bits>
 800cb6e:	016d      	lsls	r5, r5, #5
 800cb70:	f8d8 6000 	ldr.w	r6, [r8]
 800cb74:	1a2d      	subs	r5, r5, r0
 800cb76:	42b5      	cmp	r5, r6
 800cb78:	dd54      	ble.n	800cc24 <__gethex+0x228>
 800cb7a:	1bad      	subs	r5, r5, r6
 800cb7c:	4629      	mov	r1, r5
 800cb7e:	4620      	mov	r0, r4
 800cb80:	f7fe fc8d 	bl	800b49e <__any_on>
 800cb84:	4681      	mov	r9, r0
 800cb86:	b178      	cbz	r0, 800cba8 <__gethex+0x1ac>
 800cb88:	1e6b      	subs	r3, r5, #1
 800cb8a:	1159      	asrs	r1, r3, #5
 800cb8c:	f003 021f 	and.w	r2, r3, #31
 800cb90:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800cb94:	f04f 0901 	mov.w	r9, #1
 800cb98:	fa09 f202 	lsl.w	r2, r9, r2
 800cb9c:	420a      	tst	r2, r1
 800cb9e:	d003      	beq.n	800cba8 <__gethex+0x1ac>
 800cba0:	454b      	cmp	r3, r9
 800cba2:	dc36      	bgt.n	800cc12 <__gethex+0x216>
 800cba4:	f04f 0902 	mov.w	r9, #2
 800cba8:	4629      	mov	r1, r5
 800cbaa:	4620      	mov	r0, r4
 800cbac:	f7ff febe 	bl	800c92c <rshift>
 800cbb0:	442f      	add	r7, r5
 800cbb2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800cbb6:	42bb      	cmp	r3, r7
 800cbb8:	da42      	bge.n	800cc40 <__gethex+0x244>
 800cbba:	9801      	ldr	r0, [sp, #4]
 800cbbc:	4621      	mov	r1, r4
 800cbbe:	f7fe f81d 	bl	800abfc <_Bfree>
 800cbc2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800cbc4:	2300      	movs	r3, #0
 800cbc6:	6013      	str	r3, [r2, #0]
 800cbc8:	25a3      	movs	r5, #163	@ 0xa3
 800cbca:	e793      	b.n	800caf4 <__gethex+0xf8>
 800cbcc:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800cbd0:	2a2e      	cmp	r2, #46	@ 0x2e
 800cbd2:	d012      	beq.n	800cbfa <__gethex+0x1fe>
 800cbd4:	2b20      	cmp	r3, #32
 800cbd6:	d104      	bne.n	800cbe2 <__gethex+0x1e6>
 800cbd8:	f845 bb04 	str.w	fp, [r5], #4
 800cbdc:	f04f 0b00 	mov.w	fp, #0
 800cbe0:	465b      	mov	r3, fp
 800cbe2:	7830      	ldrb	r0, [r6, #0]
 800cbe4:	9303      	str	r3, [sp, #12]
 800cbe6:	f7ff fef3 	bl	800c9d0 <__hexdig_fun>
 800cbea:	9b03      	ldr	r3, [sp, #12]
 800cbec:	f000 000f 	and.w	r0, r0, #15
 800cbf0:	4098      	lsls	r0, r3
 800cbf2:	ea4b 0b00 	orr.w	fp, fp, r0
 800cbf6:	3304      	adds	r3, #4
 800cbf8:	e7ae      	b.n	800cb58 <__gethex+0x15c>
 800cbfa:	45b1      	cmp	r9, r6
 800cbfc:	d8ea      	bhi.n	800cbd4 <__gethex+0x1d8>
 800cbfe:	492b      	ldr	r1, [pc, #172]	@ (800ccac <__gethex+0x2b0>)
 800cc00:	9303      	str	r3, [sp, #12]
 800cc02:	2201      	movs	r2, #1
 800cc04:	4630      	mov	r0, r6
 800cc06:	f7ff fe37 	bl	800c878 <strncmp>
 800cc0a:	9b03      	ldr	r3, [sp, #12]
 800cc0c:	2800      	cmp	r0, #0
 800cc0e:	d1e1      	bne.n	800cbd4 <__gethex+0x1d8>
 800cc10:	e7a2      	b.n	800cb58 <__gethex+0x15c>
 800cc12:	1ea9      	subs	r1, r5, #2
 800cc14:	4620      	mov	r0, r4
 800cc16:	f7fe fc42 	bl	800b49e <__any_on>
 800cc1a:	2800      	cmp	r0, #0
 800cc1c:	d0c2      	beq.n	800cba4 <__gethex+0x1a8>
 800cc1e:	f04f 0903 	mov.w	r9, #3
 800cc22:	e7c1      	b.n	800cba8 <__gethex+0x1ac>
 800cc24:	da09      	bge.n	800cc3a <__gethex+0x23e>
 800cc26:	1b75      	subs	r5, r6, r5
 800cc28:	4621      	mov	r1, r4
 800cc2a:	9801      	ldr	r0, [sp, #4]
 800cc2c:	462a      	mov	r2, r5
 800cc2e:	f7fe f9fd 	bl	800b02c <__lshift>
 800cc32:	1b7f      	subs	r7, r7, r5
 800cc34:	4604      	mov	r4, r0
 800cc36:	f100 0a14 	add.w	sl, r0, #20
 800cc3a:	f04f 0900 	mov.w	r9, #0
 800cc3e:	e7b8      	b.n	800cbb2 <__gethex+0x1b6>
 800cc40:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800cc44:	42bd      	cmp	r5, r7
 800cc46:	dd6f      	ble.n	800cd28 <__gethex+0x32c>
 800cc48:	1bed      	subs	r5, r5, r7
 800cc4a:	42ae      	cmp	r6, r5
 800cc4c:	dc34      	bgt.n	800ccb8 <__gethex+0x2bc>
 800cc4e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800cc52:	2b02      	cmp	r3, #2
 800cc54:	d022      	beq.n	800cc9c <__gethex+0x2a0>
 800cc56:	2b03      	cmp	r3, #3
 800cc58:	d024      	beq.n	800cca4 <__gethex+0x2a8>
 800cc5a:	2b01      	cmp	r3, #1
 800cc5c:	d115      	bne.n	800cc8a <__gethex+0x28e>
 800cc5e:	42ae      	cmp	r6, r5
 800cc60:	d113      	bne.n	800cc8a <__gethex+0x28e>
 800cc62:	2e01      	cmp	r6, #1
 800cc64:	d10b      	bne.n	800cc7e <__gethex+0x282>
 800cc66:	9a02      	ldr	r2, [sp, #8]
 800cc68:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800cc6c:	6013      	str	r3, [r2, #0]
 800cc6e:	2301      	movs	r3, #1
 800cc70:	6123      	str	r3, [r4, #16]
 800cc72:	f8ca 3000 	str.w	r3, [sl]
 800cc76:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cc78:	2562      	movs	r5, #98	@ 0x62
 800cc7a:	601c      	str	r4, [r3, #0]
 800cc7c:	e73a      	b.n	800caf4 <__gethex+0xf8>
 800cc7e:	1e71      	subs	r1, r6, #1
 800cc80:	4620      	mov	r0, r4
 800cc82:	f7fe fc0c 	bl	800b49e <__any_on>
 800cc86:	2800      	cmp	r0, #0
 800cc88:	d1ed      	bne.n	800cc66 <__gethex+0x26a>
 800cc8a:	9801      	ldr	r0, [sp, #4]
 800cc8c:	4621      	mov	r1, r4
 800cc8e:	f7fd ffb5 	bl	800abfc <_Bfree>
 800cc92:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800cc94:	2300      	movs	r3, #0
 800cc96:	6013      	str	r3, [r2, #0]
 800cc98:	2550      	movs	r5, #80	@ 0x50
 800cc9a:	e72b      	b.n	800caf4 <__gethex+0xf8>
 800cc9c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cc9e:	2b00      	cmp	r3, #0
 800cca0:	d1f3      	bne.n	800cc8a <__gethex+0x28e>
 800cca2:	e7e0      	b.n	800cc66 <__gethex+0x26a>
 800cca4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cca6:	2b00      	cmp	r3, #0
 800cca8:	d1dd      	bne.n	800cc66 <__gethex+0x26a>
 800ccaa:	e7ee      	b.n	800cc8a <__gethex+0x28e>
 800ccac:	0800d7a0 	.word	0x0800d7a0
 800ccb0:	0800d63a 	.word	0x0800d63a
 800ccb4:	0800d84d 	.word	0x0800d84d
 800ccb8:	1e6f      	subs	r7, r5, #1
 800ccba:	f1b9 0f00 	cmp.w	r9, #0
 800ccbe:	d130      	bne.n	800cd22 <__gethex+0x326>
 800ccc0:	b127      	cbz	r7, 800cccc <__gethex+0x2d0>
 800ccc2:	4639      	mov	r1, r7
 800ccc4:	4620      	mov	r0, r4
 800ccc6:	f7fe fbea 	bl	800b49e <__any_on>
 800ccca:	4681      	mov	r9, r0
 800cccc:	117a      	asrs	r2, r7, #5
 800ccce:	2301      	movs	r3, #1
 800ccd0:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800ccd4:	f007 071f 	and.w	r7, r7, #31
 800ccd8:	40bb      	lsls	r3, r7
 800ccda:	4213      	tst	r3, r2
 800ccdc:	4629      	mov	r1, r5
 800ccde:	4620      	mov	r0, r4
 800cce0:	bf18      	it	ne
 800cce2:	f049 0902 	orrne.w	r9, r9, #2
 800cce6:	f7ff fe21 	bl	800c92c <rshift>
 800ccea:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800ccee:	1b76      	subs	r6, r6, r5
 800ccf0:	2502      	movs	r5, #2
 800ccf2:	f1b9 0f00 	cmp.w	r9, #0
 800ccf6:	d047      	beq.n	800cd88 <__gethex+0x38c>
 800ccf8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800ccfc:	2b02      	cmp	r3, #2
 800ccfe:	d015      	beq.n	800cd2c <__gethex+0x330>
 800cd00:	2b03      	cmp	r3, #3
 800cd02:	d017      	beq.n	800cd34 <__gethex+0x338>
 800cd04:	2b01      	cmp	r3, #1
 800cd06:	d109      	bne.n	800cd1c <__gethex+0x320>
 800cd08:	f019 0f02 	tst.w	r9, #2
 800cd0c:	d006      	beq.n	800cd1c <__gethex+0x320>
 800cd0e:	f8da 3000 	ldr.w	r3, [sl]
 800cd12:	ea49 0903 	orr.w	r9, r9, r3
 800cd16:	f019 0f01 	tst.w	r9, #1
 800cd1a:	d10e      	bne.n	800cd3a <__gethex+0x33e>
 800cd1c:	f045 0510 	orr.w	r5, r5, #16
 800cd20:	e032      	b.n	800cd88 <__gethex+0x38c>
 800cd22:	f04f 0901 	mov.w	r9, #1
 800cd26:	e7d1      	b.n	800cccc <__gethex+0x2d0>
 800cd28:	2501      	movs	r5, #1
 800cd2a:	e7e2      	b.n	800ccf2 <__gethex+0x2f6>
 800cd2c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cd2e:	f1c3 0301 	rsb	r3, r3, #1
 800cd32:	930f      	str	r3, [sp, #60]	@ 0x3c
 800cd34:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cd36:	2b00      	cmp	r3, #0
 800cd38:	d0f0      	beq.n	800cd1c <__gethex+0x320>
 800cd3a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800cd3e:	f104 0314 	add.w	r3, r4, #20
 800cd42:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800cd46:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800cd4a:	f04f 0c00 	mov.w	ip, #0
 800cd4e:	4618      	mov	r0, r3
 800cd50:	f853 2b04 	ldr.w	r2, [r3], #4
 800cd54:	f1b2 3fff 	cmp.w	r2, #4294967295
 800cd58:	d01b      	beq.n	800cd92 <__gethex+0x396>
 800cd5a:	3201      	adds	r2, #1
 800cd5c:	6002      	str	r2, [r0, #0]
 800cd5e:	2d02      	cmp	r5, #2
 800cd60:	f104 0314 	add.w	r3, r4, #20
 800cd64:	d13c      	bne.n	800cde0 <__gethex+0x3e4>
 800cd66:	f8d8 2000 	ldr.w	r2, [r8]
 800cd6a:	3a01      	subs	r2, #1
 800cd6c:	42b2      	cmp	r2, r6
 800cd6e:	d109      	bne.n	800cd84 <__gethex+0x388>
 800cd70:	1171      	asrs	r1, r6, #5
 800cd72:	2201      	movs	r2, #1
 800cd74:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800cd78:	f006 061f 	and.w	r6, r6, #31
 800cd7c:	fa02 f606 	lsl.w	r6, r2, r6
 800cd80:	421e      	tst	r6, r3
 800cd82:	d13a      	bne.n	800cdfa <__gethex+0x3fe>
 800cd84:	f045 0520 	orr.w	r5, r5, #32
 800cd88:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cd8a:	601c      	str	r4, [r3, #0]
 800cd8c:	9b02      	ldr	r3, [sp, #8]
 800cd8e:	601f      	str	r7, [r3, #0]
 800cd90:	e6b0      	b.n	800caf4 <__gethex+0xf8>
 800cd92:	4299      	cmp	r1, r3
 800cd94:	f843 cc04 	str.w	ip, [r3, #-4]
 800cd98:	d8d9      	bhi.n	800cd4e <__gethex+0x352>
 800cd9a:	68a3      	ldr	r3, [r4, #8]
 800cd9c:	459b      	cmp	fp, r3
 800cd9e:	db17      	blt.n	800cdd0 <__gethex+0x3d4>
 800cda0:	6861      	ldr	r1, [r4, #4]
 800cda2:	9801      	ldr	r0, [sp, #4]
 800cda4:	3101      	adds	r1, #1
 800cda6:	f7fd fee9 	bl	800ab7c <_Balloc>
 800cdaa:	4681      	mov	r9, r0
 800cdac:	b918      	cbnz	r0, 800cdb6 <__gethex+0x3ba>
 800cdae:	4b1a      	ldr	r3, [pc, #104]	@ (800ce18 <__gethex+0x41c>)
 800cdb0:	4602      	mov	r2, r0
 800cdb2:	2184      	movs	r1, #132	@ 0x84
 800cdb4:	e6c5      	b.n	800cb42 <__gethex+0x146>
 800cdb6:	6922      	ldr	r2, [r4, #16]
 800cdb8:	3202      	adds	r2, #2
 800cdba:	f104 010c 	add.w	r1, r4, #12
 800cdbe:	0092      	lsls	r2, r2, #2
 800cdc0:	300c      	adds	r0, #12
 800cdc2:	f7fd f830 	bl	8009e26 <memcpy>
 800cdc6:	4621      	mov	r1, r4
 800cdc8:	9801      	ldr	r0, [sp, #4]
 800cdca:	f7fd ff17 	bl	800abfc <_Bfree>
 800cdce:	464c      	mov	r4, r9
 800cdd0:	6923      	ldr	r3, [r4, #16]
 800cdd2:	1c5a      	adds	r2, r3, #1
 800cdd4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800cdd8:	6122      	str	r2, [r4, #16]
 800cdda:	2201      	movs	r2, #1
 800cddc:	615a      	str	r2, [r3, #20]
 800cdde:	e7be      	b.n	800cd5e <__gethex+0x362>
 800cde0:	6922      	ldr	r2, [r4, #16]
 800cde2:	455a      	cmp	r2, fp
 800cde4:	dd0b      	ble.n	800cdfe <__gethex+0x402>
 800cde6:	2101      	movs	r1, #1
 800cde8:	4620      	mov	r0, r4
 800cdea:	f7ff fd9f 	bl	800c92c <rshift>
 800cdee:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800cdf2:	3701      	adds	r7, #1
 800cdf4:	42bb      	cmp	r3, r7
 800cdf6:	f6ff aee0 	blt.w	800cbba <__gethex+0x1be>
 800cdfa:	2501      	movs	r5, #1
 800cdfc:	e7c2      	b.n	800cd84 <__gethex+0x388>
 800cdfe:	f016 061f 	ands.w	r6, r6, #31
 800ce02:	d0fa      	beq.n	800cdfa <__gethex+0x3fe>
 800ce04:	4453      	add	r3, sl
 800ce06:	f1c6 0620 	rsb	r6, r6, #32
 800ce0a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800ce0e:	f7fd ffa7 	bl	800ad60 <__hi0bits>
 800ce12:	42b0      	cmp	r0, r6
 800ce14:	dbe7      	blt.n	800cde6 <__gethex+0x3ea>
 800ce16:	e7f0      	b.n	800cdfa <__gethex+0x3fe>
 800ce18:	0800d63a 	.word	0x0800d63a

0800ce1c <L_shift>:
 800ce1c:	f1c2 0208 	rsb	r2, r2, #8
 800ce20:	0092      	lsls	r2, r2, #2
 800ce22:	b570      	push	{r4, r5, r6, lr}
 800ce24:	f1c2 0620 	rsb	r6, r2, #32
 800ce28:	6843      	ldr	r3, [r0, #4]
 800ce2a:	6804      	ldr	r4, [r0, #0]
 800ce2c:	fa03 f506 	lsl.w	r5, r3, r6
 800ce30:	432c      	orrs	r4, r5
 800ce32:	40d3      	lsrs	r3, r2
 800ce34:	6004      	str	r4, [r0, #0]
 800ce36:	f840 3f04 	str.w	r3, [r0, #4]!
 800ce3a:	4288      	cmp	r0, r1
 800ce3c:	d3f4      	bcc.n	800ce28 <L_shift+0xc>
 800ce3e:	bd70      	pop	{r4, r5, r6, pc}

0800ce40 <__match>:
 800ce40:	b530      	push	{r4, r5, lr}
 800ce42:	6803      	ldr	r3, [r0, #0]
 800ce44:	3301      	adds	r3, #1
 800ce46:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ce4a:	b914      	cbnz	r4, 800ce52 <__match+0x12>
 800ce4c:	6003      	str	r3, [r0, #0]
 800ce4e:	2001      	movs	r0, #1
 800ce50:	bd30      	pop	{r4, r5, pc}
 800ce52:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ce56:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800ce5a:	2d19      	cmp	r5, #25
 800ce5c:	bf98      	it	ls
 800ce5e:	3220      	addls	r2, #32
 800ce60:	42a2      	cmp	r2, r4
 800ce62:	d0f0      	beq.n	800ce46 <__match+0x6>
 800ce64:	2000      	movs	r0, #0
 800ce66:	e7f3      	b.n	800ce50 <__match+0x10>

0800ce68 <__hexnan>:
 800ce68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ce6c:	680b      	ldr	r3, [r1, #0]
 800ce6e:	6801      	ldr	r1, [r0, #0]
 800ce70:	115e      	asrs	r6, r3, #5
 800ce72:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800ce76:	f013 031f 	ands.w	r3, r3, #31
 800ce7a:	b087      	sub	sp, #28
 800ce7c:	bf18      	it	ne
 800ce7e:	3604      	addne	r6, #4
 800ce80:	2500      	movs	r5, #0
 800ce82:	1f37      	subs	r7, r6, #4
 800ce84:	4682      	mov	sl, r0
 800ce86:	4690      	mov	r8, r2
 800ce88:	9301      	str	r3, [sp, #4]
 800ce8a:	f846 5c04 	str.w	r5, [r6, #-4]
 800ce8e:	46b9      	mov	r9, r7
 800ce90:	463c      	mov	r4, r7
 800ce92:	9502      	str	r5, [sp, #8]
 800ce94:	46ab      	mov	fp, r5
 800ce96:	784a      	ldrb	r2, [r1, #1]
 800ce98:	1c4b      	adds	r3, r1, #1
 800ce9a:	9303      	str	r3, [sp, #12]
 800ce9c:	b342      	cbz	r2, 800cef0 <__hexnan+0x88>
 800ce9e:	4610      	mov	r0, r2
 800cea0:	9105      	str	r1, [sp, #20]
 800cea2:	9204      	str	r2, [sp, #16]
 800cea4:	f7ff fd94 	bl	800c9d0 <__hexdig_fun>
 800cea8:	2800      	cmp	r0, #0
 800ceaa:	d151      	bne.n	800cf50 <__hexnan+0xe8>
 800ceac:	9a04      	ldr	r2, [sp, #16]
 800ceae:	9905      	ldr	r1, [sp, #20]
 800ceb0:	2a20      	cmp	r2, #32
 800ceb2:	d818      	bhi.n	800cee6 <__hexnan+0x7e>
 800ceb4:	9b02      	ldr	r3, [sp, #8]
 800ceb6:	459b      	cmp	fp, r3
 800ceb8:	dd13      	ble.n	800cee2 <__hexnan+0x7a>
 800ceba:	454c      	cmp	r4, r9
 800cebc:	d206      	bcs.n	800cecc <__hexnan+0x64>
 800cebe:	2d07      	cmp	r5, #7
 800cec0:	dc04      	bgt.n	800cecc <__hexnan+0x64>
 800cec2:	462a      	mov	r2, r5
 800cec4:	4649      	mov	r1, r9
 800cec6:	4620      	mov	r0, r4
 800cec8:	f7ff ffa8 	bl	800ce1c <L_shift>
 800cecc:	4544      	cmp	r4, r8
 800cece:	d952      	bls.n	800cf76 <__hexnan+0x10e>
 800ced0:	2300      	movs	r3, #0
 800ced2:	f1a4 0904 	sub.w	r9, r4, #4
 800ced6:	f844 3c04 	str.w	r3, [r4, #-4]
 800ceda:	f8cd b008 	str.w	fp, [sp, #8]
 800cede:	464c      	mov	r4, r9
 800cee0:	461d      	mov	r5, r3
 800cee2:	9903      	ldr	r1, [sp, #12]
 800cee4:	e7d7      	b.n	800ce96 <__hexnan+0x2e>
 800cee6:	2a29      	cmp	r2, #41	@ 0x29
 800cee8:	d157      	bne.n	800cf9a <__hexnan+0x132>
 800ceea:	3102      	adds	r1, #2
 800ceec:	f8ca 1000 	str.w	r1, [sl]
 800cef0:	f1bb 0f00 	cmp.w	fp, #0
 800cef4:	d051      	beq.n	800cf9a <__hexnan+0x132>
 800cef6:	454c      	cmp	r4, r9
 800cef8:	d206      	bcs.n	800cf08 <__hexnan+0xa0>
 800cefa:	2d07      	cmp	r5, #7
 800cefc:	dc04      	bgt.n	800cf08 <__hexnan+0xa0>
 800cefe:	462a      	mov	r2, r5
 800cf00:	4649      	mov	r1, r9
 800cf02:	4620      	mov	r0, r4
 800cf04:	f7ff ff8a 	bl	800ce1c <L_shift>
 800cf08:	4544      	cmp	r4, r8
 800cf0a:	d936      	bls.n	800cf7a <__hexnan+0x112>
 800cf0c:	f1a8 0204 	sub.w	r2, r8, #4
 800cf10:	4623      	mov	r3, r4
 800cf12:	f853 1b04 	ldr.w	r1, [r3], #4
 800cf16:	f842 1f04 	str.w	r1, [r2, #4]!
 800cf1a:	429f      	cmp	r7, r3
 800cf1c:	d2f9      	bcs.n	800cf12 <__hexnan+0xaa>
 800cf1e:	1b3b      	subs	r3, r7, r4
 800cf20:	f023 0303 	bic.w	r3, r3, #3
 800cf24:	3304      	adds	r3, #4
 800cf26:	3401      	adds	r4, #1
 800cf28:	3e03      	subs	r6, #3
 800cf2a:	42b4      	cmp	r4, r6
 800cf2c:	bf88      	it	hi
 800cf2e:	2304      	movhi	r3, #4
 800cf30:	4443      	add	r3, r8
 800cf32:	2200      	movs	r2, #0
 800cf34:	f843 2b04 	str.w	r2, [r3], #4
 800cf38:	429f      	cmp	r7, r3
 800cf3a:	d2fb      	bcs.n	800cf34 <__hexnan+0xcc>
 800cf3c:	683b      	ldr	r3, [r7, #0]
 800cf3e:	b91b      	cbnz	r3, 800cf48 <__hexnan+0xe0>
 800cf40:	4547      	cmp	r7, r8
 800cf42:	d128      	bne.n	800cf96 <__hexnan+0x12e>
 800cf44:	2301      	movs	r3, #1
 800cf46:	603b      	str	r3, [r7, #0]
 800cf48:	2005      	movs	r0, #5
 800cf4a:	b007      	add	sp, #28
 800cf4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cf50:	3501      	adds	r5, #1
 800cf52:	2d08      	cmp	r5, #8
 800cf54:	f10b 0b01 	add.w	fp, fp, #1
 800cf58:	dd06      	ble.n	800cf68 <__hexnan+0x100>
 800cf5a:	4544      	cmp	r4, r8
 800cf5c:	d9c1      	bls.n	800cee2 <__hexnan+0x7a>
 800cf5e:	2300      	movs	r3, #0
 800cf60:	f844 3c04 	str.w	r3, [r4, #-4]
 800cf64:	2501      	movs	r5, #1
 800cf66:	3c04      	subs	r4, #4
 800cf68:	6822      	ldr	r2, [r4, #0]
 800cf6a:	f000 000f 	and.w	r0, r0, #15
 800cf6e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800cf72:	6020      	str	r0, [r4, #0]
 800cf74:	e7b5      	b.n	800cee2 <__hexnan+0x7a>
 800cf76:	2508      	movs	r5, #8
 800cf78:	e7b3      	b.n	800cee2 <__hexnan+0x7a>
 800cf7a:	9b01      	ldr	r3, [sp, #4]
 800cf7c:	2b00      	cmp	r3, #0
 800cf7e:	d0dd      	beq.n	800cf3c <__hexnan+0xd4>
 800cf80:	f1c3 0320 	rsb	r3, r3, #32
 800cf84:	f04f 32ff 	mov.w	r2, #4294967295
 800cf88:	40da      	lsrs	r2, r3
 800cf8a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800cf8e:	4013      	ands	r3, r2
 800cf90:	f846 3c04 	str.w	r3, [r6, #-4]
 800cf94:	e7d2      	b.n	800cf3c <__hexnan+0xd4>
 800cf96:	3f04      	subs	r7, #4
 800cf98:	e7d0      	b.n	800cf3c <__hexnan+0xd4>
 800cf9a:	2004      	movs	r0, #4
 800cf9c:	e7d5      	b.n	800cf4a <__hexnan+0xe2>

0800cf9e <__ascii_mbtowc>:
 800cf9e:	b082      	sub	sp, #8
 800cfa0:	b901      	cbnz	r1, 800cfa4 <__ascii_mbtowc+0x6>
 800cfa2:	a901      	add	r1, sp, #4
 800cfa4:	b142      	cbz	r2, 800cfb8 <__ascii_mbtowc+0x1a>
 800cfa6:	b14b      	cbz	r3, 800cfbc <__ascii_mbtowc+0x1e>
 800cfa8:	7813      	ldrb	r3, [r2, #0]
 800cfaa:	600b      	str	r3, [r1, #0]
 800cfac:	7812      	ldrb	r2, [r2, #0]
 800cfae:	1e10      	subs	r0, r2, #0
 800cfb0:	bf18      	it	ne
 800cfb2:	2001      	movne	r0, #1
 800cfb4:	b002      	add	sp, #8
 800cfb6:	4770      	bx	lr
 800cfb8:	4610      	mov	r0, r2
 800cfba:	e7fb      	b.n	800cfb4 <__ascii_mbtowc+0x16>
 800cfbc:	f06f 0001 	mvn.w	r0, #1
 800cfc0:	e7f8      	b.n	800cfb4 <__ascii_mbtowc+0x16>

0800cfc2 <_realloc_r>:
 800cfc2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cfc6:	4680      	mov	r8, r0
 800cfc8:	4615      	mov	r5, r2
 800cfca:	460c      	mov	r4, r1
 800cfcc:	b921      	cbnz	r1, 800cfd8 <_realloc_r+0x16>
 800cfce:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800cfd2:	4611      	mov	r1, r2
 800cfd4:	f7fb bcc6 	b.w	8008964 <_malloc_r>
 800cfd8:	b92a      	cbnz	r2, 800cfe6 <_realloc_r+0x24>
 800cfda:	f7fd fd85 	bl	800aae8 <_free_r>
 800cfde:	2400      	movs	r4, #0
 800cfe0:	4620      	mov	r0, r4
 800cfe2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cfe6:	f000 f840 	bl	800d06a <_malloc_usable_size_r>
 800cfea:	4285      	cmp	r5, r0
 800cfec:	4606      	mov	r6, r0
 800cfee:	d802      	bhi.n	800cff6 <_realloc_r+0x34>
 800cff0:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800cff4:	d8f4      	bhi.n	800cfe0 <_realloc_r+0x1e>
 800cff6:	4629      	mov	r1, r5
 800cff8:	4640      	mov	r0, r8
 800cffa:	f7fb fcb3 	bl	8008964 <_malloc_r>
 800cffe:	4607      	mov	r7, r0
 800d000:	2800      	cmp	r0, #0
 800d002:	d0ec      	beq.n	800cfde <_realloc_r+0x1c>
 800d004:	42b5      	cmp	r5, r6
 800d006:	462a      	mov	r2, r5
 800d008:	4621      	mov	r1, r4
 800d00a:	bf28      	it	cs
 800d00c:	4632      	movcs	r2, r6
 800d00e:	f7fc ff0a 	bl	8009e26 <memcpy>
 800d012:	4621      	mov	r1, r4
 800d014:	4640      	mov	r0, r8
 800d016:	f7fd fd67 	bl	800aae8 <_free_r>
 800d01a:	463c      	mov	r4, r7
 800d01c:	e7e0      	b.n	800cfe0 <_realloc_r+0x1e>

0800d01e <__ascii_wctomb>:
 800d01e:	4603      	mov	r3, r0
 800d020:	4608      	mov	r0, r1
 800d022:	b141      	cbz	r1, 800d036 <__ascii_wctomb+0x18>
 800d024:	2aff      	cmp	r2, #255	@ 0xff
 800d026:	d904      	bls.n	800d032 <__ascii_wctomb+0x14>
 800d028:	228a      	movs	r2, #138	@ 0x8a
 800d02a:	601a      	str	r2, [r3, #0]
 800d02c:	f04f 30ff 	mov.w	r0, #4294967295
 800d030:	4770      	bx	lr
 800d032:	700a      	strb	r2, [r1, #0]
 800d034:	2001      	movs	r0, #1
 800d036:	4770      	bx	lr

0800d038 <fiprintf>:
 800d038:	b40e      	push	{r1, r2, r3}
 800d03a:	b503      	push	{r0, r1, lr}
 800d03c:	4601      	mov	r1, r0
 800d03e:	ab03      	add	r3, sp, #12
 800d040:	4805      	ldr	r0, [pc, #20]	@ (800d058 <fiprintf+0x20>)
 800d042:	f853 2b04 	ldr.w	r2, [r3], #4
 800d046:	6800      	ldr	r0, [r0, #0]
 800d048:	9301      	str	r3, [sp, #4]
 800d04a:	f7ff f9d5 	bl	800c3f8 <_vfiprintf_r>
 800d04e:	b002      	add	sp, #8
 800d050:	f85d eb04 	ldr.w	lr, [sp], #4
 800d054:	b003      	add	sp, #12
 800d056:	4770      	bx	lr
 800d058:	200000a0 	.word	0x200000a0

0800d05c <abort>:
 800d05c:	b508      	push	{r3, lr}
 800d05e:	2006      	movs	r0, #6
 800d060:	f000 f834 	bl	800d0cc <raise>
 800d064:	2001      	movs	r0, #1
 800d066:	f7f8 fc7d 	bl	8005964 <_exit>

0800d06a <_malloc_usable_size_r>:
 800d06a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d06e:	1f18      	subs	r0, r3, #4
 800d070:	2b00      	cmp	r3, #0
 800d072:	bfbc      	itt	lt
 800d074:	580b      	ldrlt	r3, [r1, r0]
 800d076:	18c0      	addlt	r0, r0, r3
 800d078:	4770      	bx	lr

0800d07a <_raise_r>:
 800d07a:	291f      	cmp	r1, #31
 800d07c:	b538      	push	{r3, r4, r5, lr}
 800d07e:	4605      	mov	r5, r0
 800d080:	460c      	mov	r4, r1
 800d082:	d904      	bls.n	800d08e <_raise_r+0x14>
 800d084:	2316      	movs	r3, #22
 800d086:	6003      	str	r3, [r0, #0]
 800d088:	f04f 30ff 	mov.w	r0, #4294967295
 800d08c:	bd38      	pop	{r3, r4, r5, pc}
 800d08e:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800d090:	b112      	cbz	r2, 800d098 <_raise_r+0x1e>
 800d092:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d096:	b94b      	cbnz	r3, 800d0ac <_raise_r+0x32>
 800d098:	4628      	mov	r0, r5
 800d09a:	f000 f831 	bl	800d100 <_getpid_r>
 800d09e:	4622      	mov	r2, r4
 800d0a0:	4601      	mov	r1, r0
 800d0a2:	4628      	mov	r0, r5
 800d0a4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d0a8:	f000 b818 	b.w	800d0dc <_kill_r>
 800d0ac:	2b01      	cmp	r3, #1
 800d0ae:	d00a      	beq.n	800d0c6 <_raise_r+0x4c>
 800d0b0:	1c59      	adds	r1, r3, #1
 800d0b2:	d103      	bne.n	800d0bc <_raise_r+0x42>
 800d0b4:	2316      	movs	r3, #22
 800d0b6:	6003      	str	r3, [r0, #0]
 800d0b8:	2001      	movs	r0, #1
 800d0ba:	e7e7      	b.n	800d08c <_raise_r+0x12>
 800d0bc:	2100      	movs	r1, #0
 800d0be:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800d0c2:	4620      	mov	r0, r4
 800d0c4:	4798      	blx	r3
 800d0c6:	2000      	movs	r0, #0
 800d0c8:	e7e0      	b.n	800d08c <_raise_r+0x12>
	...

0800d0cc <raise>:
 800d0cc:	4b02      	ldr	r3, [pc, #8]	@ (800d0d8 <raise+0xc>)
 800d0ce:	4601      	mov	r1, r0
 800d0d0:	6818      	ldr	r0, [r3, #0]
 800d0d2:	f7ff bfd2 	b.w	800d07a <_raise_r>
 800d0d6:	bf00      	nop
 800d0d8:	200000a0 	.word	0x200000a0

0800d0dc <_kill_r>:
 800d0dc:	b538      	push	{r3, r4, r5, lr}
 800d0de:	4d07      	ldr	r5, [pc, #28]	@ (800d0fc <_kill_r+0x20>)
 800d0e0:	2300      	movs	r3, #0
 800d0e2:	4604      	mov	r4, r0
 800d0e4:	4608      	mov	r0, r1
 800d0e6:	4611      	mov	r1, r2
 800d0e8:	602b      	str	r3, [r5, #0]
 800d0ea:	f7f8 fc2b 	bl	8005944 <_kill>
 800d0ee:	1c43      	adds	r3, r0, #1
 800d0f0:	d102      	bne.n	800d0f8 <_kill_r+0x1c>
 800d0f2:	682b      	ldr	r3, [r5, #0]
 800d0f4:	b103      	cbz	r3, 800d0f8 <_kill_r+0x1c>
 800d0f6:	6023      	str	r3, [r4, #0]
 800d0f8:	bd38      	pop	{r3, r4, r5, pc}
 800d0fa:	bf00      	nop
 800d0fc:	20000894 	.word	0x20000894

0800d100 <_getpid_r>:
 800d100:	f7f8 bc18 	b.w	8005934 <_getpid>

0800d104 <_init>:
 800d104:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d106:	bf00      	nop
 800d108:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d10a:	bc08      	pop	{r3}
 800d10c:	469e      	mov	lr, r3
 800d10e:	4770      	bx	lr

0800d110 <_fini>:
 800d110:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d112:	bf00      	nop
 800d114:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d116:	bc08      	pop	{r3}
 800d118:	469e      	mov	lr, r3
 800d11a:	4770      	bx	lr
