|04:09:46|I|[1m[35m@@@ Initializing the Hardware @@@[0m
|04:09:46|I|[1m[33mParseHW [FileParser] 0xbfd100	cmsinnertracker.crate0.slot0[0m
|04:09:46|I|[1m[33mTrying to connect to the Power Supply Server...[0m
|04:09:46|I|[1m[33mCannot connect to the Power Supply Server, power supplies will need to be controlled manually[0m
|04:09:46|I|[1m[35m@@@ Configuring HW parsed from xml file @@@[0m
|04:09:46|I|[1m[34m	--> Found an Inner Tracker Readout-board[0m
|04:09:46|I|[32mConfiguring Board: [1m[33m0[0m
|04:09:46|I|[1m[34m	--> FW version : [1m[33m4.2[1m[34m -- Date (yy/mm/dd) : [1m[33m21/8/28[1m[34m -- Time (hour:minute:sec) : [1m[33m2:35:40[0m
|04:09:46|I|[1m[34m	--> Link type : [1m[33melectrical[1m[34m -- Optical speed : [1m[33m10 Gbit/s[1m[34m -- Frontend type : [1m[33mRD53A[0m
|04:09:46|I|[1m[34m	--> L12 FMC type : [1m[33m1[1m[34m -- L08 FMC type : [1m[33m1[1m[34m (1=KSU, 2=CERN, 3=DIO5, 4=OPTO, 5=FERMI, 7=NONE, 0=Unspecified)[0m
|04:09:46|I|[32mInitializing DIO5:[0m
|04:09:46|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.HitOr_enable_l12: 0x[1m[33m0 (0)[0m
|04:09:46|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.trigger_source: 0x[1m[33m2 (2)[0m
|04:09:46|I|[1m[34m	--> user.ctrl_regs.reset_reg.ext_clk_en: 0x[1m[33m0 (0)[0m
|04:09:46|I|[1m[34m	--> Done[0m
|04:09:46|I|[32mReading clock generator (CDCE62005) configuration[0m
|04:09:46|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020320[0m
|04:09:46|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020321[0m
|04:09:46|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840302[0m
|04:09:46|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840303[0m
|04:09:46|I|[1m[34m	--> SPI register content: 0x[1m[33mEB140334[0m
|04:09:46|I|[1m[34m	--> SPI register content: 0x[1m[33m10000E75[0m
|04:09:46|I|[1m[34m	--> SPI register content: 0x[1m[33m030E02E6[0m
|04:09:46|I|[1m[34m	--> SPI register content: 0x[1m[33mBD800DF7[0m
|04:09:46|I|[1m[34m	--> SPI register content: 0x[1m[33m20009D58[0m
|04:09:46|W|[32mOptical link tx slow control status: [1m[31mnot ready[0m
|04:09:46|W|[32mOptical link rx slow control status: [1m[31mnot ready[0m
|04:09:46|I|[32mInput clock frequency (could be either internal or external, should be ~40 MHz): [1m[33m40.079 MHz[0m
|04:09:46|I|[32mGTX receiver clock frequency (~160 MHz (~320 MHz) for electrical (optical) readout): [1m[33m160.315 MHz[0m
|04:09:46|I|[32mExternal CMD clock frequency: [1m[33m0.000 MHz[0m
|04:09:46|I|[32mExternal Serializer clock frequency: [1m[33m0.000 MHz[0m
|04:09:46|I|[36m=== Configuring FSM fast command block ===[0m
|04:09:46|I|[32mInternal trigger frequency (if enabled): [1m[33m30372 Hz[0m
|04:09:46|I|[32mChecking firmware status:[0m
|04:09:46|I|[1m[34m	--> Clock generator is [1m[33mlocked[0m
|04:09:46|I|[1m[34m	--> I2C [1m[33minitialized[0m
|04:09:46|I|[32mFast command block trigger source: [1m[33m2[0m[32m (1=IPBus, 2=Test-FSM, 3=TTC, 4=TLU, 5=External, 6=Hit-Or, 7=User-defined frequency)[0m
|04:09:46|I|[32mFast command block trigger state: [1m[33m0[0m[32m (0=Idle, 2=Running)[0m
|04:09:46|I|[32mFast command block check if configuraiton registers have been set: [1m[33mconfigured[0m
|04:09:46|I|[32mFast command block error code (0=No error): [1m[33m0[0m
|04:09:46|I|[32mTrigger counter: [1m[33m0[0m
|04:09:46|I|[32mHybrid type: [1m[33m1[0m[32m (1=Single chip, 2=Double chip, 4=Quad chip)[0m
|04:09:46|I|[32mNumber of hybrids which can be potentially readout: [1m[33m8[0m
|04:09:46|I|[36m================== Done ==================[0m
|04:09:46|I|[32mInitializing board's registers:[0m
|04:09:46|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch1_thr: 0x[1m[33m80 (128)[0m
|04:09:46|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch2_thr: 0x[1m[33m28 (40)[0m
|04:09:46|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch3_thr: 0x[1m[33m80 (128)[0m
|04:09:46|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch4_thr: 0x[1m[33m80 (128)[0m
|04:09:46|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch5_thr: 0x[1m[33m80 (128)[0m
|04:09:46|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.tlu_delay: 0x[1m[33m0 (0)[0m
|04:09:46|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.HitOr_enable_l12: 0x[1m[33m0 (0)[0m
|04:09:46|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_3.triggers_to_accept: 0x[1m[33mA (10)[0m
|04:09:46|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_7.autozero_freq: 0x[1m[33m3E8 (1000)[0m
|04:09:46|I|[1m[34m	--> Done[0m
|04:09:46|I|[32mChecking status of the optical links:[0m
|04:09:46|I|[1m[34m	--> Optical link n. active LpGBT chip tx:  [1m[33m0[1m[34m i.e.: [1m[33m00000000000000000000[0m
|04:09:46|I|[1m[34m	--> Optical link n. active LpGBT chip rx:  [1m[33m0[1m[34m i.e.: [1m[33m00000000000000000000[0m
|04:09:46|I|[1m[34m	--> Optical link n. active LpGBT chip mgt: [1m[33m0[1m[34m i.e.: [1m[33m00000000000000000000[0m
|04:09:46|I|[36m=== Configuring frontend chip communication ===[0m
|04:09:46|I|[32mDown-link phase initialization...[0m
|04:09:46|I|[1m[34m	--> Done[0m
|04:09:46|I|[32mInitializing chip communication of hybrid: [0m[1m[33m0[0m
|04:09:46|I|[32mInitializing communicationng to/from RD53: [0m[1m[33m0[0m
|04:09:47|I|[32mConfiguring up-link lanes and monitoring...[0m
|04:09:47|I|[1m[34m	--> Done[0m
|04:09:47|I|[32mUp-link speed: [1m[33m1.28 Gbit/s[0m
|04:09:47|I|[36m==================== Done =====================[0m
|04:09:47|I|[32mChecking status communication RD53 --> FW[0m
|04:09:47|I|[1m[34m	--> Aurora speed: [1m[33m1.28 Gbit/s[0m
|04:09:47|I|[1m[34m	--> Total number of required data lanes: [1m[33m1[1m[34m i.e. [1m[33m00000000000000000001[0m
|04:09:47|I|[1m[34m	--> Total number of active data lanes:   [1m[33m1[1m[34m i.e. [1m[33m00000000000000000001[0m
|04:09:47|I|[1m[34m	--> All enabled data lanes are active[0m
|04:09:47|I|[36m===== Configuring frontend chip registers =====[0m
|04:09:47|I|[32mConfiguring chip of hybrid: [0m[1m[33m0[0m
|04:09:47|I|[32mConfiguring RD53: [0m[1m[33m0[0m
|04:09:47|E|[1m[31mError when reading back what was written into RD53 reg. [1m[33mHITOR_2_CNT[0m
|04:09:47|E|[1m[31mError when reading back what was written into RD53 reg. [1m[33mCMDERR_CNT[0m
|04:09:47|E|[1m[31mError when reading back what was written into RD53 reg. [1m[33mHITOR_0_CNT[0m
|04:09:47|I|[32mNumber of masked pixels: [0m[1m[33m2537[0m
|04:09:47|I|[36m==================== Done =====================[0m
|04:09:47|I|[32mLVDS frequency: [1m[33m9.520 MHz[0m
|04:09:47|I|[32mUsing [1m[33m2[0m[32m threads for data decoding during running time[0m
|04:09:47|I|[32mStarting monitoring thread[0m
|04:09:47|I|[1m[35m@@@ Hardware initialization done @@@[0m
|04:09:47|I|[1m[35m@@@ Performing Voltage Tuning @@@[0m
|04:09:47|I|[32m[VoltageTuning::localConfigure] Starting run: [1m[33m16[0m
|04:09:47|I|[32mVoltageTuning attempting to create directory: [1m[33mResults[0m
|04:09:47|I|[32mVDDD tuning for [board/opticalGroup/hybrid/chip = [1m[33m0/0/0/0[0m[32m] starts with target value = [1m[33m1.300[0m[32m and tolerance = [1m[33m0.020[0m
|04:09:47|I|[1m[34m	--> VOUT_dig_ShuLDO: [1m[33m0.579 +/- 0.023[1m[34m V[0m
|04:09:47|I|[1m[34m	--> VOUT_dig_ShuLDO: [1m[33m0.579 +/- 0.023[1m[34m V[0m
|04:09:47|I|[1m[34m	--> VOUT_dig_ShuLDO: [1m[33m0.584 +/- 0.023[1m[34m V[0m
|04:09:47|I|[1m[34m	--> VOUT_dig_ShuLDO: [1m[33m0.591 +/- 0.024[1m[34m V[0m
|04:09:47|I|[1m[34m	--> VOUT_dig_ShuLDO: [1m[33m0.596 +/- 0.024[1m[34m V[0m
|04:09:47|I|[1m[34m	--> VOUT_dig_ShuLDO: [1m[33m0.606 +/- 0.024[1m[34m V[0m
|04:09:47|I|[1m[34m	--> VOUT_dig_ShuLDO: [1m[33m0.611 +/- 0.024[1m[34m V[0m
|04:09:47|I|[1m[34m	--> VOUT_dig_ShuLDO: [1m[33m0.620 +/- 0.025[1m[34m V[0m
|04:09:47|I|[1m[34m	--> VOUT_dig_ShuLDO: [1m[33m0.625 +/- 0.025[1m[34m V[0m
|04:09:48|I|[1m[34m	--> VOUT_dig_ShuLDO: [1m[33m0.641 +/- 0.026[1m[34m V[0m
|04:09:48|I|[1m[34m	--> VOUT_dig_ShuLDO: [1m[33m0.647 +/- 0.026[1m[34m V[0m
|04:09:48|I|[1m[34m	--> VOUT_dig_ShuLDO: [1m[33m0.657 +/- 0.026[1m[34m V[0m
|04:09:48|I|[1m[34m	--> VOUT_dig_ShuLDO: [1m[33m0.664 +/- 0.027[1m[34m V[0m
|04:09:48|I|[32mVDDD best setting: [1m[33m25[0m[32m, difference with respect to target = [1m[33m0.007[0m[32m V[0m
|04:09:48|I|[32mVDDA tuning for [board/opticalGroup/hybrid/chip = [1m[33m0/0/0/0[0m[32m] starts with target value = [1m[33m1.200[0m[32m and tolerance = [1m[33m0.020[0m[32m and with VDDD = [1m[33m25[0m
|04:09:48|I|[1m[34m	--> VOUT_ana_ShuLDO: [1m[33m0.635 +/- 0.025[1m[34m V[0m
|04:09:48|I|[1m[34m	--> VOUT_ana_ShuLDO: [1m[33m0.636 +/- 0.025[1m[34m V[0m
|04:09:48|I|[1m[34m	--> VOUT_ana_ShuLDO: [1m[33m0.623 +/- 0.025[1m[34m V[0m
|04:09:48|I|[1m[34m	--> VOUT_ana_ShuLDO: [1m[33m0.618 +/- 0.025[1m[34m V[0m
|04:09:48|I|[1m[34m	--> VOUT_ana_ShuLDO: [1m[33m0.612 +/- 0.024[1m[34m V[0m
|04:09:48|I|[1m[34m	--> VOUT_ana_ShuLDO: [1m[33m0.609 +/- 0.024[1m[34m V[0m
|04:09:48|I|[1m[34m	--> VOUT_ana_ShuLDO: [1m[33m0.601 +/- 0.024[1m[34m V[0m
|04:09:48|I|[1m[34m	--> VOUT_ana_ShuLDO: [1m[33m0.598 +/- 0.024[1m[34m V[0m
|04:09:48|I|[1m[34m	--> VOUT_ana_ShuLDO: [1m[33m0.592 +/- 0.024[1m[34m V[0m
|04:09:48|I|[1m[34m	--> VOUT_ana_ShuLDO: [1m[33m0.589 +/- 0.024[1m[34m V[0m
|04:09:48|I|[32mVDDA best setting: [1m[33m11[0m[32m, difference with respect to target = [1m[33m0.002[0m[32m V[0m
|04:09:48|I|[1m[34m	--> VOUT_dig_ShuLDO: [1m[33m0.650 +/- 0.026[1m[34m V[0m
|04:09:48|I|[1m[34m	--> VOUT_ana_ShuLDO: [1m[33m0.601 +/- 0.024[1m[34m V[0m
|04:09:48|I|[36mFinal voltage readings after tuning[0m
|04:09:48|I|[1m[34m	--> Final VDDD reading = [1m[33m1.300[1m[33m V[0m
|04:09:48|I|[1m[34m	--> Final VDDA reading = [1m[33m1.202[1m[33m V[0m
|04:09:48|I|[32mVDDD and VDDA for [board/opticalGroup/hybrid/chip = [1m[33m0/0/0/0[0m[32m] are: VDDD = [1m[33m25[0m[32m, VDDA = [1m[33m11[0m
|04:09:48|I|[1m[34m	--> VoltageTuning saving histograms...[0m
|04:09:48|I|[32mClosing result file[0m
|04:09:48|I|[1m[31m>>> Destroying interfaces <<<[0m
|04:09:48|I|[1m[31m	--> Destroying monitoring[0m
|04:09:48|I|[1m[31m>>> Interfaces  destroyed <<<[0m
|04:09:48|I|[1m[35m@@@ End of CMSIT miniDAQ @@@[0m
