<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml fil_test_fil.twx fil_test_fil.ncd -o fil_test_fil.twr
fil_test_fil.pcf

</twCmdLine><twDesign>fil_test_fil.ncd</twDesign><twDesignPath>fil_test_fil.ncd</twDesignPath><twPCF>fil_test_fil.pcf</twPCF><twPcfPath>fil_test_fil.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="csg324"><twDevName>xc6slx45</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twWarn anchorID="2">WARNING:Timing:3223 - Timing constraint PATH &quot;TS_TXCLK_RXCLK_path&quot; TIG; ignored during timing analysis.</twWarn><twInfo anchorID="3">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="4">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="5">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="6">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="7" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_ETH_RXCLK = PERIOD TIMEGRP &quot;ETH_RXCLK&quot; 8 ns HIGH 50%;</twConstName><twItemCnt>229616</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2433</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.661</twMinPer></twConstHead><twPathRptBanner iPaths="496" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/pingaddr_8 (SLICE_X32Y101.D3), 496 paths
</twPathRptBanner><twPathRpt anchorID="8"><twConstPath anchorID="9" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.339</twSlack><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/iplen2reg_1</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/pingaddr_8</twDest><twTotPathDel>7.613</twTotPathDel><twClkSkew dest = "0.290" src = "0.303">0.013</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/iplen2reg_1</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/pingaddr_8</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X33Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ETH_RXCLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X33Y104.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/iplen2reg&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/iplen2reg_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y106.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.388</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/iplen2reg&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y106.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.695</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_106_OUT&lt;15:0&gt;_cy&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_106_OUT&lt;15:0&gt;_lut&lt;1&gt;</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_106_OUT&lt;15:0&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y105.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.418</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_sub_106_OUT&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y105.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_107_o&lt;15&gt;1</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_107_o&lt;15&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y105.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_107_o&lt;15&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y105.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_107_o&lt;15&gt;1</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_107_o&lt;15&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y105.C2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.558</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_107_o</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y105.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_107_o&lt;15&gt;1</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux_pingaddr[8]_current_state[6]_mux_303_OUT11_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y101.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.582</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/N70</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y101.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/pingwraddr&lt;6&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux_pingaddr[8]_current_state[6]_mux_303_OUT11</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y101.D3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.564</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux_pingaddr[8]_current_state[6]_mux_303_OUT11</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y101.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/pingwraddr&lt;8&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux_pingaddr[8]_current_state[6]_mux_303_OUT12</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/pingaddr_8</twBEL></twPathDel><twLogDel>2.505</twLogDel><twRouteDel>5.108</twRouteDel><twTotDel>7.613</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">ETH_RXCLK_BUFGP</twDestClk><twPctLog>32.9</twPctLog><twPctRoute>67.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="10"><twConstPath anchorID="11" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.530</twSlack><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/iplen2reg_1</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/pingaddr_8</twDest><twTotPathDel>7.422</twTotPathDel><twClkSkew dest = "0.290" src = "0.303">0.013</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/iplen2reg_1</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/pingaddr_8</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X33Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ETH_RXCLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X33Y104.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/iplen2reg&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/iplen2reg_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y106.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.388</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/iplen2reg&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y106.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_106_OUT&lt;15:0&gt;_cy&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_106_OUT&lt;15:0&gt;_lut&lt;1&gt;</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_106_OUT&lt;15:0&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y107.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_106_OUT&lt;15:0&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y107.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.220</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/iplen1reg&lt;0&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_106_OUT&lt;15:0&gt;_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y105.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.216</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_sub_106_OUT&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y105.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_107_o&lt;15&gt;1</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_107_o&lt;15&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y105.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_107_o&lt;15&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y105.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_107_o&lt;15&gt;1</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_107_o&lt;15&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y105.C2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.558</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_107_o</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y105.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_107_o&lt;15&gt;1</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux_pingaddr[8]_current_state[6]_mux_303_OUT11_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y101.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.582</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/N70</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y101.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/pingwraddr&lt;6&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux_pingaddr[8]_current_state[6]_mux_303_OUT11</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y101.D3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.564</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux_pingaddr[8]_current_state[6]_mux_303_OUT11</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y101.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/pingwraddr&lt;8&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux_pingaddr[8]_current_state[6]_mux_303_OUT12</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/pingaddr_8</twBEL></twPathDel><twLogDel>2.513</twLogDel><twRouteDel>4.909</twRouteDel><twTotDel>7.422</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">ETH_RXCLK_BUFGP</twDestClk><twPctLog>33.9</twPctLog><twPctRoute>66.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.536</twSlack><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/iplen2reg_1</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/pingaddr_8</twDest><twTotPathDel>7.416</twTotPathDel><twClkSkew dest = "0.290" src = "0.303">0.013</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/iplen2reg_1</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/pingaddr_8</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X33Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ETH_RXCLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X33Y104.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/iplen2reg&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/iplen2reg_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y106.BX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.483</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/iplen2reg&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y106.DMUX</twSite><twDelType>Tbxd</twDelType><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_106_OUT&lt;15:0&gt;_cy&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_106_OUT&lt;15:0&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y105.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.418</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_sub_106_OUT&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y105.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_107_o&lt;15&gt;1</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_107_o&lt;15&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y105.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_107_o&lt;15&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y105.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_107_o&lt;15&gt;1</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_107_o&lt;15&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y105.C2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.558</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_107_o</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y105.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_107_o&lt;15&gt;1</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux_pingaddr[8]_current_state[6]_mux_303_OUT11_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y101.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.582</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/N70</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y101.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/pingwraddr&lt;6&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux_pingaddr[8]_current_state[6]_mux_303_OUT11</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y101.D3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.564</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux_pingaddr[8]_current_state[6]_mux_303_OUT11</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y101.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/pingwraddr&lt;8&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux_pingaddr[8]_current_state[6]_mux_303_OUT12</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/pingaddr_8</twBEL></twPathDel><twLogDel>2.213</twLogDel><twRouteDel>5.203</twRouteDel><twTotDel>7.416</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">ETH_RXCLK_BUFGP</twDestClk><twPctLog>29.8</twPctLog><twPctRoute>70.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="18889" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_13 (SLICE_X31Y104.D3), 18889 paths
</twPathRptBanner><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.340</twSlack><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg_5</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_13</twDest><twTotPathDel>7.608</twTotPathDel><twClkSkew dest = "0.286" src = "0.303">0.017</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg_5</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_13</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X32Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ETH_RXCLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X32Y104.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg&lt;4&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y104.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.008</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y104.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg&lt;4&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT&lt;15:0&gt;_lut&lt;5&gt;</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT&lt;15:0&gt;_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y105.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT&lt;15:0&gt;_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y105.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT&lt;15:0&gt;_cy&lt;11&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT&lt;15:0&gt;_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y104.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.738</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_sub_131_OUT&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y104.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/iplen2reg&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y104.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.348</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y104.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/iplen2reg&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o&lt;15&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y104.A5</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y104.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/iplen2reg&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_AS_inv5</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y102.A6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_AS_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y102.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/rxaddrvalid</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_lut&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y102.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.562</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y102.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_cy&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_lut&lt;0&gt;_rt</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y103.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y103.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_cy&lt;7&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y104.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y104.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_cy&lt;11&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y105.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y105.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/_n2169&lt;15&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y104.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.599</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/_n2169&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y104.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount&lt;13&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state__n2170&lt;13&gt;1</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_13</twBEL></twPathDel><twLogDel>3.568</twLogDel><twRouteDel>4.040</twRouteDel><twTotDel>7.608</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">ETH_RXCLK_BUFGP</twDestClk><twPctLog>46.9</twPctLog><twPctRoute>53.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.362</twSlack><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg_5</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_13</twDest><twTotPathDel>7.586</twTotPathDel><twClkSkew dest = "0.286" src = "0.303">0.017</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg_5</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_13</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X32Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ETH_RXCLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X32Y104.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg&lt;4&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y104.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.008</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y104.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg&lt;4&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT&lt;15:0&gt;_lut&lt;5&gt;</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT&lt;15:0&gt;_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y105.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT&lt;15:0&gt;_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y105.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT&lt;15:0&gt;_cy&lt;11&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT&lt;15:0&gt;_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y104.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.728</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_sub_131_OUT&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y104.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/iplen2reg&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y104.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.348</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y104.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/iplen2reg&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o&lt;15&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y104.A5</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y104.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/iplen2reg&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_AS_inv5</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y102.A6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_AS_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y102.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/rxaddrvalid</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_lut&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y102.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.562</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y102.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_cy&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_lut&lt;0&gt;_rt</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y103.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y103.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_cy&lt;7&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y104.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y104.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_cy&lt;11&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y105.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y105.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/_n2169&lt;15&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y104.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.599</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/_n2169&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y104.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount&lt;13&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state__n2170&lt;13&gt;1</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_13</twBEL></twPathDel><twLogDel>3.556</twLogDel><twRouteDel>4.030</twRouteDel><twTotDel>7.586</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">ETH_RXCLK_BUFGP</twDestClk><twPctLog>46.9</twPctLog><twPctRoute>53.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.374</twSlack><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd71</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_13</twDest><twTotPathDel>7.574</twTotPathDel><twClkSkew dest = "0.286" src = "0.303">0.017</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd71</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_13</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X41Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ETH_RXCLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X41Y104.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd71</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd71</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y103.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.123</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd71</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y103.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd64</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state__n2832_inv111141</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y103.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state__n2832_inv11114</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y103.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd64</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_current_state&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y103.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.223</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_current_state&lt;0&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y103.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state__n2510</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_current_state&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y102.A4</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.955</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y102.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/rxaddrvalid</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_lut&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y102.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.562</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y102.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_cy&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_lut&lt;0&gt;_rt</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y103.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y103.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_cy&lt;7&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y104.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y104.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_cy&lt;11&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y105.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y105.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/_n2169&lt;15&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y104.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.599</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/_n2169&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y104.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount&lt;13&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state__n2170&lt;13&gt;1</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_13</twBEL></twPathDel><twLogDel>2.785</twLogDel><twRouteDel>4.789</twRouteDel><twTotDel>7.574</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">ETH_RXCLK_BUFGP</twDestClk><twPctLog>36.8</twPctLog><twPctRoute>63.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="9460" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_6 (SLICE_X33Y103.D4), 9460 paths
</twPathRptBanner><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.349</twSlack><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg_5</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_6</twDest><twTotPathDel>7.599</twTotPathDel><twClkSkew dest = "0.286" src = "0.303">0.017</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg_5</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_6</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X32Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ETH_RXCLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X32Y104.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg&lt;4&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y104.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.008</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y104.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg&lt;4&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT&lt;15:0&gt;_lut&lt;5&gt;</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT&lt;15:0&gt;_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y105.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT&lt;15:0&gt;_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y105.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT&lt;15:0&gt;_cy&lt;11&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT&lt;15:0&gt;_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y104.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.738</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_sub_131_OUT&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y104.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/iplen2reg&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y104.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.348</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y104.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/iplen2reg&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o&lt;15&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y104.A5</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y104.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/iplen2reg&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_AS_inv5</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y102.A6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_AS_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y102.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/rxaddrvalid</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_lut&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y102.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.562</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y102.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_cy&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_lut&lt;0&gt;_rt</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y103.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y103.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_cy&lt;7&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y103.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/_n2169&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y103.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount&lt;5&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state__n2170&lt;6&gt;1</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_6</twBEL></twPathDel><twLogDel>3.242</twLogDel><twRouteDel>4.357</twRouteDel><twTotDel>7.599</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">ETH_RXCLK_BUFGP</twDestClk><twPctLog>42.7</twPctLog><twPctRoute>57.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.371</twSlack><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg_5</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_6</twDest><twTotPathDel>7.577</twTotPathDel><twClkSkew dest = "0.286" src = "0.303">0.017</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg_5</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_6</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X32Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ETH_RXCLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X32Y104.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg&lt;4&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y104.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.008</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y104.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg&lt;4&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT&lt;15:0&gt;_lut&lt;5&gt;</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT&lt;15:0&gt;_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y105.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT&lt;15:0&gt;_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y105.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT&lt;15:0&gt;_cy&lt;11&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT&lt;15:0&gt;_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y104.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.728</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_sub_131_OUT&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y104.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/iplen2reg&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y104.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.348</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y104.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/iplen2reg&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o&lt;15&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y104.A5</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y104.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/iplen2reg&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_AS_inv5</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y102.A6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_AS_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y102.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/rxaddrvalid</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_lut&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y102.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.562</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y102.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_cy&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_lut&lt;0&gt;_rt</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y103.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y103.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_cy&lt;7&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y103.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/_n2169&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y103.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount&lt;5&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state__n2170&lt;6&gt;1</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_6</twBEL></twPathDel><twLogDel>3.230</twLogDel><twRouteDel>4.347</twRouteDel><twTotDel>7.577</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">ETH_RXCLK_BUFGP</twDestClk><twPctLog>42.6</twPctLog><twPctRoute>57.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.383</twSlack><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd71</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_6</twDest><twTotPathDel>7.565</twTotPathDel><twClkSkew dest = "0.286" src = "0.303">0.017</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd71</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_6</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X41Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ETH_RXCLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X41Y104.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd71</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd71</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y103.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.123</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd71</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y103.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd64</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state__n2832_inv111141</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y103.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state__n2832_inv11114</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y103.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd64</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_current_state&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y103.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.223</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_current_state&lt;0&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y103.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state__n2510</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_current_state&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y102.A4</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.955</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y102.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/rxaddrvalid</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_lut&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y102.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.562</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y102.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_cy&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_lut&lt;0&gt;_rt</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y103.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y103.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_cy&lt;7&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y103.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/_n2169&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y103.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount&lt;5&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state__n2170&lt;6&gt;1</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_6</twBEL></twPathDel><twLogDel>2.459</twLogDel><twRouteDel>5.106</twRouteDel><twTotDel>7.565</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">ETH_RXCLK_BUFGP</twDestClk><twPctLog>32.5</twPctLog><twPctRoute>67.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_ETH_RXCLK = PERIOD TIMEGRP &quot;ETH_RXCLK&quot; 8 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/u_MWDPRAM/Mram_memory (RAMB16_X1Y40.ADDRB11), 1 path
</twPathRptBanner><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.267</twSlack><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/rdAddr_8</twSrc><twDest BELType="RAM">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/u_MWDPRAM/Mram_memory</twDest><twTotPathDel>0.272</twTotPathDel><twClkSkew dest = "0.077" src = "0.072">-0.005</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/rdAddr_8</twSrc><twDest BELType='RAM'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/u_MWDPRAM/Mram_memory</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X16Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">ETH_RXCLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X16Y82.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/rdAddr&lt;10&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/rdAddr_8</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y40.ADDRB11</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.138</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/rdAddr&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X1Y40.CLKB</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/u_MWDPRAM/Mram_memory</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/u_MWDPRAM/Mram_memory</twBEL></twPathDel><twLogDel>0.134</twLogDel><twRouteDel>0.138</twRouteDel><twTotDel>0.272</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">ETH_RXCLK_BUFGP</twDestClk><twPctLog>49.3</twPctLog><twPctRoute>50.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/u_MWDPRAM/Mram_memory (RAMB16_X1Y40.ADDRB12), 1 path
</twPathRptBanner><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.268</twSlack><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/rdAddr_9</twSrc><twDest BELType="RAM">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/u_MWDPRAM/Mram_memory</twDest><twTotPathDel>0.273</twTotPathDel><twClkSkew dest = "0.077" src = "0.072">-0.005</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/rdAddr_9</twSrc><twDest BELType='RAM'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/u_MWDPRAM/Mram_memory</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X16Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">ETH_RXCLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X16Y82.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/rdAddr&lt;10&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/rdAddr_9</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y40.ADDRB12</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.139</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/rdAddr&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X1Y40.CLKB</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/u_MWDPRAM/Mram_memory</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/u_MWDPRAM/Mram_memory</twBEL></twPathDel><twLogDel>0.134</twLogDel><twRouteDel>0.139</twRouteDel><twTotDel>0.273</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">ETH_RXCLK_BUFGP</twDestClk><twPctLog>49.1</twPctLog><twPctRoute>50.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/u_MWDPRAM/Mram_memory (RAMB16_X1Y40.ADDRB8), 1 path
</twPathRptBanner><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.295</twSlack><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/rdAddr_5</twSrc><twDest BELType="RAM">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/u_MWDPRAM/Mram_memory</twDest><twTotPathDel>0.299</twTotPathDel><twClkSkew dest = "0.077" src = "0.073">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/rdAddr_5</twSrc><twDest BELType='RAM'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/u_MWDPRAM/Mram_memory</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X16Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">ETH_RXCLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X16Y81.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/rdAddr&lt;7&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/rdAddr_5</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y40.ADDRB8</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.165</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/rdAddr&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X1Y40.CLKB</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/u_MWDPRAM/Mram_memory</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/u_MWDPRAM/Mram_memory</twBEL></twPathDel><twLogDel>0.134</twLogDel><twRouteDel>0.165</twRouteDel><twTotDel>0.299</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">ETH_RXCLK_BUFGP</twDestClk><twPctLog>44.8</twPctLog><twPctRoute>55.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="32"><twPinLimitBanner>Component Switching Limit Checks: TS_ETH_RXCLK = PERIOD TIMEGRP &quot;ETH_RXCLK&quot; 8 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="33" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="4.430" period="8.000" constraintValue="8.000" deviceLimit="3.570" freqLimit="280.112" physResource="u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/u_MWDPRAM/Mram_memory/CLKA" logResource="u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/u_MWDPRAM/Mram_memory/CLKA" locationPin="RAMB16_X1Y40.CLKA" clockNet="ETH_RXCLK_BUFGP"/><twPinLimit anchorID="34" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="4.430" period="8.000" constraintValue="8.000" deviceLimit="3.570" freqLimit="280.112" physResource="u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/u_MWDPRAM/Mram_memory/CLKB" logResource="u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/u_MWDPRAM/Mram_memory/CLKB" locationPin="RAMB16_X1Y40.CLKB" clockNet="ETH_RXCLK_BUFGP"/><twPinLimit anchorID="35" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="4.430" period="8.000" constraintValue="8.000" deviceLimit="3.570" freqLimit="280.112" physResource="u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/dpram/Mram_memory1/CLKA" logResource="u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/dpram/Mram_memory1/CLKA" locationPin="RAMB16_X1Y30.CLKA" clockNet="ETH_RXCLK_BUFGP"/></twPinLimitRpt></twConst><twConst anchorID="36" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">TS_sysclk = PERIOD TIMEGRP &quot;sysclk&quot; 10 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.340</twMinPer></twConstHead><twPinLimitRpt anchorID="37"><twPinLimitBanner>Component Switching Limit Checks: TS_sysclk = PERIOD TIMEGRP &quot;sysclk&quot; 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="38" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="4.660" period="10.000" constraintValue="5.000" deviceLimit="2.670" physResource="u_ClockManager/u_dcm/CLKIN" logResource="u_ClockManager/u_dcm/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="u_ClockManager/u_dcm_ML_NEW_DIVCLK"/><twPinLimit anchorID="39" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_100_150" slack="4.660" period="10.000" constraintValue="5.000" deviceLimit="2.670" physResource="u_ClockManager/u_dcm/CLKIN" logResource="u_ClockManager/u_dcm/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="u_ClockManager/u_dcm_ML_NEW_DIVCLK"/><twPinLimit anchorID="40" type="MINPERIOD" name="Tdcmper_CLKFX" slack="5.000" period="8.000" constraintValue="8.000" deviceLimit="3.000" freqLimit="333.333" physResource="u_ClockManager/u_dcm/CLKFX" logResource="u_ClockManager/u_dcm/CLKFX" locationPin="DCM_X0Y1.CLKFX" clockNet="u_ClockManager/dcmclk125"/></twPinLimitRpt></twConst><twConst anchorID="41" twConstType="PATHBLOCK" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_RXCLK_DUTCLK_path&quot; TIG;</twConstName><twItemCnt>15</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>15</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dutrst_s (SLICE_X29Y67.D2), 1 path
</twPathRptBanner><twPathRpt anchorID="42"><twUnconstPath anchorID="43" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.990</twTotDel><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dut_rst_reg_15</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dutrst_s</twDest><twDel>1.476</twDel><twSUTime>0.264</twSUTime><twTotPathDel>1.740</twTotPathDel><twClkSkew dest = "1.067" src = "3.982">2.915</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.335</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dut_rst_reg_15</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dutrst_s</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising">ETH_RXCLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X28Y66.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.535</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dut_rst_reg&lt;14&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dut_rst_reg_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y67.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.941</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dut_rst_reg&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y67.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/reset_fpga_rst_reg[15]_OR_57_o</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/reset_fpga_rst_reg[15]_OR_56_o&lt;15&gt;1</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dutrst_s</twBEL></twPathDel><twLogDel>0.799</twLogDel><twRouteDel>0.941</twRouteDel><twTotDel>1.740</twTotDel><twDestClk twEdge ="twRising">dutClk</twDestClk><twPctLog>45.9</twPctLog><twPctRoute>54.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1_12 (SLICE_X4Y59.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="44"><twUnconstPath anchorID="45" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.587</twTotDel><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_12</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1_12</twDest><twDel>1.222</twDel><twSUTime>0.114</twSUTime><twTotPathDel>1.336</twTotPathDel><twClkSkew dest = "1.064" src = "3.980">2.916</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.335</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_12</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1_12</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X6Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising">ETH_RXCLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X6Y61.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray&lt;12&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y59.DX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.697</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y59.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1&lt;12&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1_12</twBEL></twPathDel><twLogDel>0.639</twLogDel><twRouteDel>0.697</twRouteDel><twTotDel>1.336</twTotDel><twDestClk twEdge ="twRising">dutClk</twDestClk><twPctLog>47.8</twPctLog><twPctRoute>52.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1_7 (SLICE_X5Y59.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="46"><twUnconstPath anchorID="47" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.558</twTotDel><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_7</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1_7</twDest><twDel>1.197</twDel><twSUTime>0.114</twSUTime><twTotPathDel>1.311</twTotPathDel><twClkSkew dest = "1.064" src = "3.976">2.912</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.335</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_7</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1_7</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X7Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising">ETH_RXCLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X7Y59.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray&lt;7&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y59.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.767</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y59.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1&lt;7&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1_7</twBEL></twPathDel><twLogDel>0.544</twLogDel><twRouteDel>0.767</twRouteDel><twTotDel>1.311</twTotDel><twDestClk twEdge ="twRising">dutClk</twDestClk><twPctLog>41.5</twPctLog><twPctRoute>58.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_RXCLK_DUTCLK_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1_0 (SLICE_X7Y56.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="48"><twUnconstPath anchorID="49" twDataPathType="twDataPathMinDelay" ><twTotDel>0.757</twTotDel><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_0</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1_0</twDest><twDel>0.389</twDel><twSUTime>-0.059</twSUTime><twTotPathDel>0.448</twTotPathDel><twClkSkew dest = "0.683" src = "1.327">0.644</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.335</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_0</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X7Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising">ETH_RXCLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X7Y57.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y56.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X7Y56.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1_0</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.191</twRouteDel><twTotDel>0.448</twTotDel><twDestClk twEdge ="twRising">dutClk</twDestClk><twPctLog>57.4</twPctLog><twPctRoute>42.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1_1 (SLICE_X7Y56.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="50"><twUnconstPath anchorID="51" twDataPathType="twDataPathMinDelay" ><twTotDel>0.758</twTotDel><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_1</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1_1</twDest><twDel>0.390</twDel><twSUTime>-0.059</twSUTime><twTotPathDel>0.449</twTotPathDel><twClkSkew dest = "0.683" src = "1.327">0.644</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.335</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_1</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X7Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising">ETH_RXCLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X7Y57.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y56.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.192</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X7Y56.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1_1</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.192</twRouteDel><twTotDel>0.449</twTotDel><twDestClk twEdge ="twRising">dutClk</twDestClk><twPctLog>57.2</twPctLog><twPctRoute>42.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1_3 (SLICE_X7Y56.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="52"><twUnconstPath anchorID="53" twDataPathType="twDataPathMinDelay" ><twTotDel>0.758</twTotDel><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_3</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1_3</twDest><twDel>0.390</twDel><twSUTime>-0.059</twSUTime><twTotPathDel>0.449</twTotPathDel><twClkSkew dest = "0.683" src = "1.327">0.644</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.335</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_3</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X7Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising">ETH_RXCLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X7Y57.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y56.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.192</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X7Y56.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1_3</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.192</twRouteDel><twTotDel>0.449</twTotDel><twDestClk twEdge ="twRising">dutClk</twDestClk><twPctLog>57.2</twPctLog><twPctRoute>42.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="54" twConstType="PATHBLOCK" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_DUTCLK_RXCLK_path&quot; TIG;</twConstName><twItemCnt>14</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>14</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/Mshreg_rst_clkin_sync2 (SLICE_X14Y59.AI), 1 path
</twPathRptBanner><twPathRpt anchorID="55"><twUnconstPath anchorID="56" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.017</twTotDel><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dutrst</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/Mshreg_rst_clkin_sync2</twDest><twDel>1.279</twDel><twSUTime>0.041</twSUTime><twTotPathDel>1.320</twTotPathDel><twClkSkew dest = "1.332" src = "0.694">-0.638</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.335</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dutrst</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/Mshreg_rst_clkin_sync2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X28Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising">dutClk</twSrcClk><twPathDel><twSite>SLICE_X28Y67.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.212</twDelInfo><twComp>u_FILCore/dut_rst</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dutrst</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y59.AI</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">1.067</twDelInfo><twComp>u_FILCore/dut_rst</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y59.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.041</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rst_clkin_sync2</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/Mshreg_rst_clkin_sync2</twBEL></twPathDel><twLogDel>0.253</twLogDel><twRouteDel>1.067</twRouteDel><twTotDel>1.320</twTotDel><twDestClk twEdge ="twRising">ETH_RXCLK_BUFGP</twDestClk><twPctLog>19.2</twPctLog><twPctRoute>80.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_5 (SLICE_X2Y60.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="57"><twUnconstPath anchorID="58" twDataPathType="twDataPathMaxDelay" ><twTotDel>0.635</twTotDel><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_5</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_5</twDest><twDel>0.889</twDel><twSUTime>0.058</twSUTime><twTotPathDel>0.947</twTotPathDel><twClkSkew dest = "1.335" src = "0.688">-0.647</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.335</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_5</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_5</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X7Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising">dutClk</twSrcClk><twPathDel><twSite>SLICE_X7Y58.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray&lt;7&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y60.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.679</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y60.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.058</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1&lt;7&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_5</twBEL></twPathDel><twLogDel>0.268</twLogDel><twRouteDel>0.679</twRouteDel><twTotDel>0.947</twTotDel><twDestClk twEdge ="twRising">ETH_RXCLK_BUFGP</twDestClk><twPctLog>28.3</twPctLog><twPctRoute>71.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_7 (SLICE_X2Y60.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="59"><twUnconstPath anchorID="60" twDataPathType="twDataPathMaxDelay" ><twTotDel>0.632</twTotDel><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_7</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_7</twDest><twDel>0.886</twDel><twSUTime>0.058</twSUTime><twTotPathDel>0.944</twTotPathDel><twClkSkew dest = "1.335" src = "0.688">-0.647</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.335</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_7</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_7</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X7Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising">dutClk</twSrcClk><twPathDel><twSite>SLICE_X7Y58.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray&lt;7&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y60.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y60.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.058</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1&lt;7&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_7</twBEL></twPathDel><twLogDel>0.268</twLogDel><twRouteDel>0.676</twRouteDel><twTotDel>0.944</twTotDel><twDestClk twEdge ="twRising">ETH_RXCLK_BUFGP</twDestClk><twPctLog>28.4</twPctLog><twPctRoute>71.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_DUTCLK_RXCLK_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_0 (SLICE_X5Y57.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="61"><twUnconstPath anchorID="62" twDataPathType="twDataPathMinDelay" ><twTotDel>-2.375</twTotDel><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_0</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_0</twDest><twDel>0.829</twDel><twSUTime>-0.046</twSUTime><twTotPathDel>0.875</twTotPathDel><twClkSkew dest = "3.971" src = "1.056">-2.915</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.335</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_0</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X5Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising">dutClk</twSrcClk><twPathDel><twSite>SLICE_X5Y56.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y57.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.424</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X5Y57.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.046</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_0</twBEL></twPathDel><twLogDel>0.451</twLogDel><twRouteDel>0.424</twRouteDel><twTotDel>0.875</twTotDel><twDestClk twEdge ="twRising">ETH_RXCLK_BUFGP</twDestClk><twPctLog>51.5</twPctLog><twPctRoute>48.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_3 (SLICE_X5Y57.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="63"><twUnconstPath anchorID="64" twDataPathType="twDataPathMinDelay" ><twTotDel>-2.375</twTotDel><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_3</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_3</twDest><twDel>0.829</twDel><twSUTime>-0.046</twSUTime><twTotPathDel>0.875</twTotPathDel><twClkSkew dest = "3.971" src = "1.056">-2.915</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.335</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_3</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X5Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising">dutClk</twSrcClk><twPathDel><twSite>SLICE_X5Y56.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y57.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.424</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X5Y57.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.046</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_3</twBEL></twPathDel><twLogDel>0.451</twLogDel><twRouteDel>0.424</twRouteDel><twTotDel>0.875</twTotDel><twDestClk twEdge ="twRising">ETH_RXCLK_BUFGP</twDestClk><twPctLog>51.5</twPctLog><twPctRoute>48.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_1 (SLICE_X5Y57.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="65"><twUnconstPath anchorID="66" twDataPathType="twDataPathMinDelay" ><twTotDel>-2.374</twTotDel><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_1</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_1</twDest><twDel>0.830</twDel><twSUTime>-0.046</twSUTime><twTotPathDel>0.876</twTotPathDel><twClkSkew dest = "3.971" src = "1.056">-2.915</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.335</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_1</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X5Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising">dutClk</twSrcClk><twPathDel><twSite>SLICE_X5Y56.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y57.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.425</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X5Y57.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.046</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_1</twBEL></twPathDel><twLogDel>0.451</twLogDel><twRouteDel>0.425</twRouteDel><twTotDel>0.876</twTotDel><twDestClk twEdge ="twRising">ETH_RXCLK_BUFGP</twDestClk><twPctLog>51.5</twPctLog><twPctRoute>48.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="67" twConstType="PATHBLOCK" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_DUTCLK_TXCLK_path&quot; TIG;</twConstName><twItemCnt>13</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>13</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/Mshreg_rst_clkout_sync2 (SLICE_X38Y71.AI), 1 path
</twPathRptBanner><twPathRpt anchorID="68"><twUnconstPath anchorID="69" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.555</twTotDel><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dutrst</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/Mshreg_rst_clkout_sync2</twDest><twDel>1.525</twDel><twSUTime>0.062</twSUTime><twTotPathDel>1.587</twTotPathDel><twClkSkew dest = "2.650" src = "3.183">0.533</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.360" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.435</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dutrst</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/Mshreg_rst_clkout_sync2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X28Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dutClk</twSrcClk><twPathDel><twSite>SLICE_X28Y67.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u_FILCore/dut_rst</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dutrst</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y71.AI</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">1.049</twDelInfo><twComp>u_FILCore/dut_rst</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y71.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.062</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rst_clkout_sync2</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/Mshreg_rst_clkout_sync2</twBEL></twPathDel><twLogDel>0.538</twLogDel><twRouteDel>1.049</twRouteDel><twTotDel>1.587</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">txclk</twDestClk><twPctLog>33.9</twPctLog><twPctRoute>66.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_1 (SLICE_X40Y68.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="70"><twUnconstPath anchorID="71" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.395</twTotDel><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_1</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_1</twDest><twDel>1.343</twDel><twSUTime>0.114</twSUTime><twTotPathDel>1.457</twTotPathDel><twClkSkew dest = "2.657" src = "3.160">0.503</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.360" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.435</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_1</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X41Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dutClk</twSrcClk><twPathDel><twSite>SLICE_X41Y68.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray&lt;2&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y68.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.913</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y68.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1&lt;0&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_1</twBEL></twPathDel><twLogDel>0.544</twLogDel><twRouteDel>0.913</twRouteDel><twTotDel>1.457</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">txclk</twDestClk><twPctLog>37.3</twPctLog><twPctRoute>62.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_9 (SLICE_X40Y70.B2), 1 path
</twPathRptBanner><twPathRpt anchorID="72"><twUnconstPath anchorID="73" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.373</twTotDel><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_9</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_9</twDest><twDel>1.212</twDel><twSUTime>0.221</twSUTime><twTotPathDel>1.433</twTotPathDel><twClkSkew dest = "2.652" src = "3.157">0.505</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.360" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.435</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_9</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_9</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X39Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dutClk</twSrcClk><twPathDel><twSite>SLICE_X39Y69.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray&lt;11&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y70.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.782</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y70.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.221</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync2&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray&lt;9&gt;_rt</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_9</twBEL></twPathDel><twLogDel>0.651</twLogDel><twRouteDel>0.782</twRouteDel><twTotDel>1.433</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">txclk</twDestClk><twPctLog>45.4</twPctLog><twPctRoute>54.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_DUTCLK_TXCLK_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_11 (SLICE_X40Y70.D5), 1 path
</twPathRptBanner><twPathRpt anchorID="74"><twUnconstPath anchorID="75" twDataPathType="twDataPathMinDelay" ><twTotDel>-0.043</twTotDel><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_11</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_11</twDest><twDel>0.883</twDel><twSUTime>-0.008</twSUTime><twTotPathDel>0.891</twTotPathDel><twClkSkew dest = "3.154" src = "2.655">-0.499</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.360" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.435</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_11</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_11</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X39Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dutClk</twSrcClk><twPathDel><twSite>SLICE_X39Y69.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray&lt;11&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y70.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray&lt;11&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X40Y70.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.008</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync2&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray&lt;11&gt;_rt</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_11</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.478</twRouteDel><twTotDel>0.891</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">txclk</twDestClk><twPctLog>46.4</twPctLog><twPctRoute>53.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_10 (SLICE_X40Y70.C4), 1 path
</twPathRptBanner><twPathRpt anchorID="76"><twUnconstPath anchorID="77" twDataPathType="twDataPathMinDelay" ><twTotDel>0.056</twTotDel><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_10</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_10</twDest><twDel>0.982</twDel><twSUTime>-0.008</twSUTime><twTotPathDel>0.990</twTotPathDel><twClkSkew dest = "3.154" src = "2.655">-0.499</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.360" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.435</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_10</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_10</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X39Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dutClk</twSrcClk><twPathDel><twSite>SLICE_X39Y69.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray&lt;11&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y70.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.577</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray&lt;10&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X40Y70.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.008</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync2&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray&lt;10&gt;_rt</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_10</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.577</twRouteDel><twTotDel>0.990</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">txclk</twDestClk><twPctLog>41.7</twPctLog><twPctRoute>58.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_0 (SLICE_X40Y68.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="78"><twUnconstPath anchorID="79" twDataPathType="twDataPathMinDelay" ><twTotDel>-0.023</twTotDel><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_0</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_0</twDest><twDel>1.006</twDel><twSUTime>0.093</twSUTime><twTotPathDel>0.913</twTotPathDel><twClkSkew dest = "3.159" src = "2.658">-0.501</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.360" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.435</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_0</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X41Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dutClk</twSrcClk><twPathDel><twSite>SLICE_X41Y68.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray&lt;2&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y68.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X40Y68.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.093</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1&lt;0&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_0</twBEL></twPathDel><twLogDel>0.312</twLogDel><twRouteDel>0.601</twRouteDel><twTotDel>0.913</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">txclk</twDestClk><twPctLog>34.2</twPctLog><twPctRoute>65.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="80" twConstType="PATHBLOCK" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_TXCLK_DUTCLK_path&quot; TIG;</twConstName><twItemCnt>12</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>12</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_8 (SLICE_X40Y72.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="81"><twUnconstPath anchorID="82" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.746</twTotDel><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_8</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_8</twDest><twDel>1.694</twDel><twSUTime>0.114</twSUTime><twTotPathDel>1.808</twTotPathDel><twClkSkew dest = "2.650" src = "3.153">0.503</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.360" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.435</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_8</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_8</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X43Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="32.000">txclk</twSrcClk><twPathDel><twSite>SLICE_X43Y73.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray&lt;8&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y72.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.264</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y72.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1&lt;8&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_8</twBEL></twPathDel><twLogDel>0.544</twLogDel><twRouteDel>1.264</twRouteDel><twTotDel>1.808</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">dutClk</twDestClk><twPctLog>30.1</twPctLog><twPctRoute>69.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_0 (SLICE_X42Y69.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="83"><twUnconstPath anchorID="84" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.741</twTotDel><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_0</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_0</twDest><twDel>1.692</twDel><twSUTime>0.114</twSUTime><twTotPathDel>1.806</twTotPathDel><twClkSkew dest = "2.653" src = "3.153">0.500</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.360" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.435</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_0</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X43Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="32.000">txclk</twSrcClk><twPathDel><twSite>SLICE_X43Y70.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray&lt;11&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y69.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.262</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y69.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_0</twBEL></twPathDel><twLogDel>0.544</twLogDel><twRouteDel>1.262</twRouteDel><twTotDel>1.806</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">dutClk</twDestClk><twPctLog>30.1</twPctLog><twPctRoute>69.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_1 (SLICE_X42Y69.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="85"><twUnconstPath anchorID="86" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.655</twTotDel><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_1</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_1</twDest><twDel>1.606</twDel><twSUTime>0.114</twSUTime><twTotPathDel>1.720</twTotPathDel><twClkSkew dest = "2.653" src = "3.153">0.500</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.360" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.435</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_1</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X42Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="32.000">txclk</twSrcClk><twPathDel><twSite>SLICE_X42Y70.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray&lt;1&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y69.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.130</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y69.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_1</twBEL></twPathDel><twLogDel>0.590</twLogDel><twRouteDel>1.130</twRouteDel><twTotDel>1.720</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">dutClk</twDestClk><twPctLog>34.3</twPctLog><twPctRoute>65.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_TXCLK_DUTCLK_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_10 (SLICE_X40Y72.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="87"><twUnconstPath anchorID="88" twDataPathType="twDataPathMinDelay" ><twTotDel>-0.014</twTotDel><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_10</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_10</twDest><twDel>1.013</twDel><twSUTime>0.093</twSUTime><twTotPathDel>0.920</twTotPathDel><twClkSkew dest = "3.152" src = "2.653">-0.499</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.360" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.435</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_10</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_10</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X41Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">txclk</twSrcClk><twPathDel><twSite>SLICE_X41Y73.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray&lt;9&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y72.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray&lt;10&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X40Y72.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.093</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1&lt;8&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_10</twBEL></twPathDel><twLogDel>0.312</twLogDel><twRouteDel>0.608</twRouteDel><twTotDel>0.920</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">dutClk</twDestClk><twPctLog>33.9</twPctLog><twPctRoute>66.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_3 (SLICE_X42Y69.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="89"><twUnconstPath anchorID="90" twDataPathType="twDataPathMinDelay" ><twTotDel>0.021</twTotDel><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_3</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_3</twDest><twDel>0.478</twDel><twSUTime>-0.048</twSUTime><twTotPathDel>0.526</twTotPathDel><twClkSkew dest = "1.214" src = "1.144">-0.070</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.360" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.435</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_3</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X43Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">txclk</twSrcClk><twPathDel><twSite>SLICE_X43Y71.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray&lt;7&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y69.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X42Y69.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.048</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_3</twBEL></twPathDel><twLogDel>0.246</twLogDel><twRouteDel>0.280</twRouteDel><twTotDel>0.526</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">dutClk</twDestClk><twPctLog>46.8</twPctLog><twPctRoute>53.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_9 (SLICE_X40Y72.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="91"><twUnconstPath anchorID="92" twDataPathType="twDataPathMinDelay" ><twTotDel>-0.013</twTotDel><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_9</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_9</twDest><twDel>1.014</twDel><twSUTime>0.093</twSUTime><twTotPathDel>0.921</twTotPathDel><twClkSkew dest = "3.152" src = "2.653">-0.499</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.360" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.435</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_9</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_9</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X41Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">txclk</twSrcClk><twPathDel><twSite>SLICE_X41Y73.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray&lt;9&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y72.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.609</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X40Y72.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.093</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1&lt;8&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_9</twBEL></twPathDel><twLogDel>0.312</twLogDel><twRouteDel>0.609</twRouteDel><twTotDel>0.921</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">dutClk</twDestClk><twPctLog>33.9</twPctLog><twPctRoute>66.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="93" twConstType="PATHBLOCK" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_TXCLK_RXCLK_path&quot; TIG;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="94" twConstType="PATHBLOCK" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_RXCLK_TXCLK_path&quot; TIG;</twConstName><twItemCnt>1015</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>262</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="92" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_16 (SLICE_X36Y92.CIN), 92 paths
</twPathRptBanner><twPathRpt anchorID="95"><twUnconstPath anchorID="96" twDataPathType="twDataPathMaxDelay" ><twTotDel>9.287</twTotDel><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr3reg_4</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_16</twDest><twDel>5.766</twDel><twSUTime>0.240</twSUTime><twTotPathDel>6.006</twTotPathDel><twClkSkew dest = "1.020" src = "3.936">2.916</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.360" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.365</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr3reg_4</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_16</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X40Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising">ETH_RXCLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X40Y100.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/hostipaddr3&lt;7&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr3reg_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y94.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.745</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/hostipaddr3&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y94.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_rs_B&lt;9&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_B41</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y91.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.294</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_rs_B&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y91.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum&lt;15&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs12</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y91.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.518</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs12</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y91.COUT</twSite><twDelType>Tbxcy</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum&lt;15&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy&lt;0&gt;_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y92.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy&lt;0&gt;15</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y92.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.240</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum&lt;16&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_xor&lt;0&gt;_15</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_16</twBEL></twPathDel><twLogDel>1.446</twLogDel><twRouteDel>4.560</twRouteDel><twTotDel>6.006</twTotDel><twDestClk twEdge ="twRising">txclk</twDestClk><twPctLog>24.1</twPctLog><twPctRoute>75.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="97"><twUnconstPath anchorID="98" twDataPathType="twDataPathMaxDelay" ><twTotDel>9.215</twTotDel><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr3reg_6</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_16</twDest><twDel>5.694</twDel><twSUTime>0.240</twSUTime><twTotPathDel>5.934</twTotPathDel><twClkSkew dest = "1.020" src = "3.936">2.916</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.360" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.365</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr3reg_6</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_16</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X40Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising">ETH_RXCLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X40Y100.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/hostipaddr3&lt;7&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr3reg_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y93.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.837</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/hostipaddr3&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y93.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_rs_B&lt;13&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_B61</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y91.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.246</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_rs_B&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y91.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum&lt;15&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs14</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y91.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.454</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs14</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y91.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum&lt;15&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy&lt;0&gt;_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y92.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy&lt;0&gt;15</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y92.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.240</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum&lt;16&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_xor&lt;0&gt;_15</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_16</twBEL></twPathDel><twLogDel>1.394</twLogDel><twRouteDel>4.540</twRouteDel><twTotDel>5.934</twTotDel><twDestClk twEdge ="twRising">txclk</twDestClk><twPctLog>23.5</twPctLog><twPctRoute>76.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="99"><twUnconstPath anchorID="100" twDataPathType="twDataPathMaxDelay" ><twTotDel>9.024</twTotDel><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr3reg_0</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_16</twDest><twDel>5.507</twDel><twSUTime>0.240</twSUTime><twTotPathDel>5.747</twTotPathDel><twClkSkew dest = "1.020" src = "3.932">2.912</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.360" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.365</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr3reg_0</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_16</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X39Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising">ETH_RXCLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X39Y101.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/hostipaddr3&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr3reg_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y94.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.613</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/hostipaddr3&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y94.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_rs_B&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_B151</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y90.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.346</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_rs_B&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y90.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum&lt;11&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs8</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y90.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.267</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs8</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y90.COUT</twSite><twDelType>Tbxcy</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum&lt;11&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy&lt;0&gt;_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y91.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy&lt;0&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y91.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum&lt;15&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy&lt;0&gt;_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y92.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy&lt;0&gt;15</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y92.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.240</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum&lt;16&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_xor&lt;0&gt;_15</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_16</twBEL></twPathDel><twLogDel>1.515</twLogDel><twRouteDel>4.232</twRouteDel><twTotDel>5.747</twTotDel><twDestClk twEdge ="twRising">txclk</twDestClk><twPctLog>26.4</twPctLog><twPctRoute>73.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_15 (SLICE_X36Y91.BX), 2 paths
</twPathRptBanner><twPathRpt anchorID="101"><twUnconstPath anchorID="102" twDataPathType="twDataPathMaxDelay" ><twTotDel>9.247</twTotDel><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr3reg_4</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_15</twDest><twDel>5.566</twDel><twSUTime>0.398</twSUTime><twTotPathDel>5.964</twTotPathDel><twClkSkew dest = "1.018" src = "3.936">2.918</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.360" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.365</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr3reg_4</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_15</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X40Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising">ETH_RXCLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X40Y100.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/hostipaddr3&lt;7&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr3reg_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y94.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.745</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/hostipaddr3&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y94.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_rs_B&lt;9&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_B41</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y91.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.294</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_rs_B&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y91.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum&lt;15&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs12</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y91.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.518</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs12</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y91.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.398</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum&lt;15&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy&lt;0&gt;_14</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_15</twBEL></twPathDel><twLogDel>1.407</twLogDel><twRouteDel>4.557</twRouteDel><twTotDel>5.964</twTotDel><twDestClk twEdge ="twRising">txclk</twDestClk><twPctLog>23.6</twPctLog><twPctRoute>76.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="103"><twUnconstPath anchorID="104" twDataPathType="twDataPathMaxDelay" ><twTotDel>8.331</twTotDel><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr1reg_4</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_15</twDest><twDel>4.651</twDel><twSUTime>0.398</twSUTime><twTotPathDel>5.049</twTotPathDel><twClkSkew dest = "1.018" src = "3.935">2.917</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.360" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.365</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr1reg_4</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_15</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X46Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising">ETH_RXCLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X46Y98.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.535</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/hostipaddr1&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr1reg_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y94.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.771</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/hostipaddr1&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y94.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_rs_B&lt;9&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_B41</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y91.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.294</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_rs_B&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y91.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum&lt;15&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs12</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y91.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.518</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs12</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y91.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.398</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum&lt;15&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy&lt;0&gt;_14</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_15</twBEL></twPathDel><twLogDel>1.466</twLogDel><twRouteDel>3.583</twRouteDel><twTotDel>5.049</twTotDel><twDestClk twEdge ="twRising">txclk</twDestClk><twPctLog>29.0</twPctLog><twPctRoute>71.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_14 (SLICE_X36Y91.BX), 2 paths
</twPathRptBanner><twPathRpt anchorID="105"><twUnconstPath anchorID="106" twDataPathType="twDataPathMaxDelay" ><twTotDel>9.219</twTotDel><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr3reg_4</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_14</twDest><twDel>5.566</twDel><twSUTime>0.370</twSUTime><twTotPathDel>5.936</twTotPathDel><twClkSkew dest = "1.018" src = "3.936">2.918</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.360" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.365</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr3reg_4</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_14</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X40Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising">ETH_RXCLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X40Y100.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/hostipaddr3&lt;7&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr3reg_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y94.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.745</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/hostipaddr3&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y94.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_rs_B&lt;9&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_B41</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y91.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.294</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_rs_B&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y91.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum&lt;15&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs12</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y91.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.518</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs12</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y91.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.370</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum&lt;15&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy&lt;0&gt;_14</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_14</twBEL></twPathDel><twLogDel>1.379</twLogDel><twRouteDel>4.557</twRouteDel><twTotDel>5.936</twTotDel><twDestClk twEdge ="twRising">txclk</twDestClk><twPctLog>23.2</twPctLog><twPctRoute>76.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="107"><twUnconstPath anchorID="108" twDataPathType="twDataPathMaxDelay" ><twTotDel>8.303</twTotDel><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr1reg_4</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_14</twDest><twDel>4.651</twDel><twSUTime>0.370</twSUTime><twTotPathDel>5.021</twTotPathDel><twClkSkew dest = "1.018" src = "3.935">2.917</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.360" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.365</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr1reg_4</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_14</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X46Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising">ETH_RXCLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X46Y98.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.535</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/hostipaddr1&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr1reg_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y94.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.771</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/hostipaddr1&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y94.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_rs_B&lt;9&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_B41</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y91.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.294</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_rs_B&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y91.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum&lt;15&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs12</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y91.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.518</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs12</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y91.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.370</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum&lt;15&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy&lt;0&gt;_14</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_14</twBEL></twPathDel><twLogDel>1.438</twLogDel><twRouteDel>3.583</twRouteDel><twTotDel>5.021</twTotDel><twDestClk twEdge ="twRising">txclk</twDestClk><twPctLog>28.6</twPctLog><twPctRoute>71.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_RXCLK_TXCLK_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader_6 (SLICE_X45Y95.D4), 1 path
</twPathRptBanner><twPathRpt anchorID="109"><twUnconstPath anchorID="110" twDataPathType="twDataPathMinDelay" ><twTotDel>0.962</twTotDel><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr4reg_6</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader_6</twDest><twDel>0.472</twDel><twSUTime>-0.215</twSUTime><twTotPathDel>0.687</twTotPathDel><twClkSkew dest = "0.650" src = "1.290">0.640</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.360" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.365</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr4reg_6</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X43Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising">ETH_RXCLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X43Y95.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/hostipaddr4&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr4reg_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y95.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.228</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/hostipaddr4&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X45Y95.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader&lt;6&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader[399]_current_state[5]_mux_175_OUT&lt;6&gt;1</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader_6</twBEL></twPathDel><twLogDel>0.459</twLogDel><twRouteDel>0.228</twRouteDel><twTotDel>0.687</twTotDel><twDestClk twEdge ="twRising">txclk</twDestClk><twPctLog>66.8</twPctLog><twPctRoute>33.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader_90 (SLICE_X50Y94.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="111"><twUnconstPath anchorID="112" twDataPathType="twDataPathMinDelay" ><twTotDel>0.955</twTotDel><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr1reg_2</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader_90</twDest><twDel>0.488</twDel><twSUTime>-0.190</twSUTime><twTotPathDel>0.678</twTotPathDel><twClkSkew dest = "0.649" src = "1.291">0.642</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.360" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.365</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr1reg_2</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader_90</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X46Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising">ETH_RXCLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X46Y98.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/hostipaddr1&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr1reg_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y94.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/hostipaddr1&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X50Y94.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader&lt;90&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader[399]_current_state[5]_mux_175_OUT&lt;90&gt;</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader_90</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.288</twRouteDel><twTotDel>0.678</twTotDel><twDestClk twEdge ="twRising">txclk</twDestClk><twPctLog>57.5</twPctLog><twPctRoute>42.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader_19 (SLICE_X48Y100.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="113"><twUnconstPath anchorID="114" twDataPathType="twDataPathMinDelay" ><twTotDel>0.968</twTotDel><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr2reg_3</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader_19</twDest><twDel>0.493</twDel><twSUTime>-0.197</twSUTime><twTotPathDel>0.690</twTotPathDel><twClkSkew dest = "0.646" src = "1.289">0.643</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.360" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.365</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr2reg_3</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader_19</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X43Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising">ETH_RXCLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X43Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/hostipaddr2&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr2reg_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y100.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/hostipaddr2&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X48Y100.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader&lt;22&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader[399]_current_state[5]_mux_175_OUT&lt;19&gt;</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader_19</twBEL></twPathDel><twLogDel>0.395</twLogDel><twRouteDel>0.295</twRouteDel><twTotDel>0.690</twTotDel><twDestClk twEdge ="twRising">txclk</twDestClk><twPctLog>57.2</twPctLog><twPctRoute>42.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="115" twConstType="PERIOD" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">TS_u_ClockManager_dcmclk125 = PERIOD TIMEGRP &quot;u_ClockManager_dcmclk125&quot;         TS_sysclk / 1.25 HIGH 50%;</twConstName><twItemCnt>125406</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>4840</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.653</twMinPer></twConstHead><twPathRptBanner iPaths="20" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_21 (SLICE_X30Y87.C2), 20 paths
</twPathRptBanner><twPathRpt anchorID="116"><twConstPath anchorID="117" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.347</twSlack><twSrc BELType="RAM">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwpingram/dpram_1/Mram_memory</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_21</twDest><twTotPathDel>7.420</twTotPathDel><twClkSkew dest = "0.286" src = "0.304">0.018</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.360" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwpingram/dpram_1/Mram_memory</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_21</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB8_X2Y44.CLKBRDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">txclk</twSrcClk><twPathDel><twSite>RAMB8_X2Y44.DOBDO1</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwpingram/dpram_1/Mram_memory</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwpingram/dpram_1/Mram_memory</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y92.A5</twSite><twDelType>net</twDelType><twFanCnt>42</twFanCnt><twDelInfo twEdge="twRising">1.088</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/pingrddata&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y92.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/pingrddata[7]_GND_18_o_add_75_OUT&lt;6&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Madd_pingrddata[7]_GND_18_o_add_75_OUT_xor&lt;2&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y92.B6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Madd_pingrddata[7]_GND_18_o_add_75_OUT_xor&lt;2&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y92.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/pingrddata[7]_GND_18_o_add_75_OUT&lt;6&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Madd_pingrddata[7]_GND_18_o_add_75_OUT_xor&lt;5&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y88.D6</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.941</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/pingrddata[7]_GND_18_o_add_75_OUT&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y88.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT846</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT847</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y87.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.019</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT846</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y87.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs&lt;21&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT8414</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_21</twBEL></twPathDel><twLogDel>3.206</twLogDel><twRouteDel>4.214</twRouteDel><twTotDel>7.420</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">txclk</twDestClk><twPctLog>43.2</twPctLog><twPctRoute>56.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="118"><twConstPath anchorID="119" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.362</twSlack><twSrc BELType="RAM">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwpingram/dpram_1/Mram_memory</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_21</twDest><twTotPathDel>7.405</twTotPathDel><twClkSkew dest = "0.286" src = "0.304">0.018</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.360" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwpingram/dpram_1/Mram_memory</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_21</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB8_X2Y44.CLKBRDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">txclk</twSrcClk><twPathDel><twSite>RAMB8_X2Y44.DOBDO0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwpingram/dpram_1/Mram_memory</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwpingram/dpram_1/Mram_memory</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y92.A6</twSite><twDelType>net</twDelType><twFanCnt>47</twFanCnt><twDelInfo twEdge="twRising">1.073</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/pingrddata&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y92.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/pingrddata[7]_GND_18_o_add_75_OUT&lt;6&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Madd_pingrddata[7]_GND_18_o_add_75_OUT_xor&lt;2&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y92.B6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Madd_pingrddata[7]_GND_18_o_add_75_OUT_xor&lt;2&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y92.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/pingrddata[7]_GND_18_o_add_75_OUT&lt;6&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Madd_pingrddata[7]_GND_18_o_add_75_OUT_xor&lt;5&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y88.D6</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.941</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/pingrddata[7]_GND_18_o_add_75_OUT&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y88.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT846</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT847</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y87.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.019</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT846</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y87.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs&lt;21&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT8414</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_21</twBEL></twPathDel><twLogDel>3.206</twLogDel><twRouteDel>4.199</twRouteDel><twTotDel>7.405</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">txclk</twDestClk><twPctLog>43.3</twPctLog><twPctRoute>56.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="120"><twConstPath anchorID="121" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.391</twSlack><twSrc BELType="RAM">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwpingram/dpram_1/Mram_memory</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_21</twDest><twTotPathDel>7.376</twTotPathDel><twClkSkew dest = "0.286" src = "0.304">0.018</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.360" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwpingram/dpram_1/Mram_memory</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_21</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB8_X2Y44.CLKBRDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">txclk</twSrcClk><twPathDel><twSite>RAMB8_X2Y44.DOBDO5</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwpingram/dpram_1/Mram_memory</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwpingram/dpram_1/Mram_memory</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y92.B4</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.464</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/pingrddata&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y92.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/pingrddata[7]_GND_18_o_add_75_OUT&lt;6&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Madd_pingrddata[7]_GND_18_o_add_75_OUT_xor&lt;5&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y88.D6</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.941</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/pingrddata[7]_GND_18_o_add_75_OUT&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y88.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT846</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT847</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y87.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.019</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT846</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y87.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs&lt;21&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT8414</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_21</twBEL></twPathDel><twLogDel>2.952</twLogDel><twRouteDel>4.424</twRouteDel><twTotDel>7.376</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">txclk</twDestClk><twPctLog>40.0</twPctLog><twPctRoute>60.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="112" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_18 (SLICE_X37Y85.B5), 112 paths
</twPathRptBanner><twPathRpt anchorID="122"><twConstPath anchorID="123" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.366</twSlack><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/current_state_FSM_FFd5</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_18</twDest><twTotPathDel>7.407</twTotPathDel><twClkSkew dest = "0.291" src = "0.303">0.012</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.360" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/current_state_FSM_FFd5</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_18</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X45Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">txclk</twSrcClk><twPathDel><twSite>SLICE_X45Y86.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/current_state_FSM_FFd5</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/current_state_FSM_FFd5</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y89.B3</twSite><twDelType>net</twDelType><twFanCnt>198</twFanCnt><twDelInfo twEdge="twRising">2.352</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/current_state_FSM_FFd5</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y89.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT661</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT54741</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y82.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.784</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT5474</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y82.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10231</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10231</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y82.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10231</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y82.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10231</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10234_F</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10234</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y85.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.901</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT1023</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y85.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs&lt;19&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT601</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_18</twBEL></twPathDel><twLogDel>1.772</twLogDel><twRouteDel>5.635</twRouteDel><twTotDel>7.407</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">txclk</twDestClk><twPctLog>23.9</twPctLog><twPctRoute>76.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="124"><twConstPath anchorID="125" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.559</twSlack><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/current_state_FSM_FFd5</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_18</twDest><twTotPathDel>7.214</twTotPathDel><twClkSkew dest = "0.291" src = "0.303">0.012</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.360" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/current_state_FSM_FFd5</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_18</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X45Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">txclk</twSrcClk><twPathDel><twSite>SLICE_X45Y86.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/current_state_FSM_FFd5</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/current_state_FSM_FFd5</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y89.B3</twSite><twDelType>net</twDelType><twFanCnt>198</twFanCnt><twDelInfo twEdge="twRising">2.352</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/current_state_FSM_FFd5</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y89.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT661</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT54751</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y82.B2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.513</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT5475</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y82.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10231</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10231</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y82.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10231</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y82.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10231</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10234_F</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10234</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y85.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.901</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT1023</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y85.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs&lt;19&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT601</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_18</twBEL></twPathDel><twLogDel>1.850</twLogDel><twRouteDel>5.364</twRouteDel><twTotDel>7.214</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">txclk</twDestClk><twPctLog>25.6</twPctLog><twPctRoute>74.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="126"><twConstPath anchorID="127" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.714</twSlack><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/current_state_FSM_FFd5</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_18</twDest><twTotPathDel>7.059</twTotPathDel><twClkSkew dest = "0.291" src = "0.303">0.012</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.360" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/current_state_FSM_FFd5</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_18</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X45Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">txclk</twSrcClk><twPathDel><twSite>SLICE_X45Y86.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/current_state_FSM_FFd5</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/current_state_FSM_FFd5</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y89.B3</twSite><twDelType>net</twDelType><twFanCnt>198</twFanCnt><twDelInfo twEdge="twRising">2.352</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/current_state_FSM_FFd5</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y89.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT661</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT54741</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y82.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.784</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT5474</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y82.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10231</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10231</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y82.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.276</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10231</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y82.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10231</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10234_G</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10234</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y85.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.901</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT1023</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y85.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs&lt;19&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT601</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_18</twBEL></twPathDel><twLogDel>1.746</twLogDel><twRouteDel>5.313</twRouteDel><twTotDel>7.059</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">txclk</twDestClk><twPctLog>24.7</twPctLog><twPctRoute>75.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="103" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_31 (SLICE_X35Y87.C6), 103 paths
</twPathRptBanner><twPathRpt anchorID="128"><twConstPath anchorID="129" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.379</twSlack><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/current_state_FSM_FFd3</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_31</twDest><twTotPathDel>7.391</twTotPathDel><twClkSkew dest = "0.286" src = "0.301">0.015</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.360" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/current_state_FSM_FFd3</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_31</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X45Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">txclk</twSrcClk><twPathDel><twSite>SLICE_X45Y88.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/current_state_FSM_FFd3</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/current_state_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y82.B4</twSite><twDelType>net</twDelType><twFanCnt>148</twFanCnt><twDelInfo twEdge="twRising">1.399</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/current_state_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y82.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT482</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT108221</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y89.C5</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">2.329</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10822</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y89.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT1216</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT1503</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y89.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.823</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT1502</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y89.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT1216</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT1504</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y87.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.820</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT1503</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y87.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs&lt;31&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT1506</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y87.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT1505</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y87.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs&lt;31&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT15014</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_31</twBEL></twPathDel><twLogDel>1.877</twLogDel><twRouteDel>5.514</twRouteDel><twTotDel>7.391</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">txclk</twDestClk><twPctLog>25.4</twPctLog><twPctRoute>74.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="130"><twConstPath anchorID="131" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.683</twSlack><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/current_state_FSM_FFd2</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_31</twDest><twTotPathDel>7.087</twTotPathDel><twClkSkew dest = "0.286" src = "0.301">0.015</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.360" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/current_state_FSM_FFd2</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_31</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X43Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">txclk</twSrcClk><twPathDel><twSite>SLICE_X43Y87.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/current_state_FSM_FFd2</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/current_state_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y82.B1</twSite><twDelType>net</twDelType><twFanCnt>113</twFanCnt><twDelInfo twEdge="twRising">1.095</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/current_state_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y82.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT482</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT108221</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y89.C5</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">2.329</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10822</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y89.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT1216</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT1503</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y89.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.823</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT1502</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y89.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT1216</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT1504</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y87.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.820</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT1503</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y87.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs&lt;31&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT1506</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y87.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT1505</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y87.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs&lt;31&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT15014</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_31</twBEL></twPathDel><twLogDel>1.877</twLogDel><twRouteDel>5.210</twRouteDel><twTotDel>7.087</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">txclk</twDestClk><twPctLog>26.5</twPctLog><twPctRoute>73.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="132"><twConstPath anchorID="133" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.716</twSlack><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/current_state_FSM_FFd6</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_31</twDest><twTotPathDel>7.054</twTotPathDel><twClkSkew dest = "0.286" src = "0.301">0.015</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.360" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/current_state_FSM_FFd6</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_31</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X43Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">txclk</twSrcClk><twPathDel><twSite>SLICE_X43Y88.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/current_state_FSM_FFd6</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/current_state_FSM_FFd6</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y82.B5</twSite><twDelType>net</twDelType><twFanCnt>146</twFanCnt><twDelInfo twEdge="twRising">1.062</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/current_state_FSM_FFd6</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y82.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT482</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT108221</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y89.C5</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">2.329</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10822</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y89.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT1216</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT1503</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y89.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.823</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT1502</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y89.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT1216</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT1504</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y87.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.820</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT1503</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y87.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs&lt;31&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT1506</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y87.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT1505</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y87.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs&lt;31&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT15014</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_31</twBEL></twPathDel><twLogDel>1.877</twLogDel><twRouteDel>5.177</twRouteDel><twTotDel>7.054</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">txclk</twDestClk><twPctLog>26.6</twPctLog><twPctRoute>73.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_u_ClockManager_dcmclk125 = PERIOD TIMEGRP &quot;u_ClockManager_dcmclk125&quot;
        TS_sysclk / 1.25 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_STATUS_BUF/u_PKTINFO/Mram_memory1_RAMA (SLICE_X44Y75.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="134"><twConstPath anchorID="135" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.304</twSlack><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_STATUS_BUF/pktInfo_wrAddr_0</twSrc><twDest BELType="RAM">u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_STATUS_BUF/u_PKTINFO/Mram_memory1_RAMA</twDest><twTotPathDel>0.308</twTotPathDel><twClkSkew dest = "0.073" src = "0.069">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_STATUS_BUF/pktInfo_wrAddr_0</twSrc><twDest BELType='RAM'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_STATUS_BUF/u_PKTINFO/Mram_memory1_RAMA</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X47Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">txclk</twSrcClk><twPathDel><twSite>SLICE_X47Y75.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_STATUS_BUF/pktInfo_wrAddr&lt;1&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_STATUS_BUF/pktInfo_wrAddr_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y75.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.403</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_STATUS_BUF/pktInfo_wrAddr&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X44Y75.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.293</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/statusPKTLen&lt;4&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_STATUS_BUF/u_PKTINFO/Mram_memory1_RAMA</twBEL></twPathDel><twLogDel>-0.095</twLogDel><twRouteDel>0.403</twRouteDel><twTotDel>0.308</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">txclk</twDestClk><twPctLog>-30.8</twPctLog><twPctRoute>130.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_STATUS_BUF/u_PKTINFO/Mram_memory1_RAMA_D1 (SLICE_X44Y75.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="136"><twConstPath anchorID="137" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.304</twSlack><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_STATUS_BUF/pktInfo_wrAddr_0</twSrc><twDest BELType="RAM">u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_STATUS_BUF/u_PKTINFO/Mram_memory1_RAMA_D1</twDest><twTotPathDel>0.308</twTotPathDel><twClkSkew dest = "0.073" src = "0.069">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_STATUS_BUF/pktInfo_wrAddr_0</twSrc><twDest BELType='RAM'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_STATUS_BUF/u_PKTINFO/Mram_memory1_RAMA_D1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X47Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">txclk</twSrcClk><twPathDel><twSite>SLICE_X47Y75.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_STATUS_BUF/pktInfo_wrAddr&lt;1&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_STATUS_BUF/pktInfo_wrAddr_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y75.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.403</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_STATUS_BUF/pktInfo_wrAddr&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X44Y75.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.293</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/statusPKTLen&lt;4&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_STATUS_BUF/u_PKTINFO/Mram_memory1_RAMA_D1</twBEL></twPathDel><twLogDel>-0.095</twLogDel><twRouteDel>0.403</twRouteDel><twTotDel>0.308</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">txclk</twDestClk><twPctLog>-30.8</twPctLog><twPctRoute>130.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_STATUS_BUF/u_PKTINFO/Mram_memory1_RAMB (SLICE_X44Y75.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="138"><twConstPath anchorID="139" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.304</twSlack><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_STATUS_BUF/pktInfo_wrAddr_0</twSrc><twDest BELType="RAM">u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_STATUS_BUF/u_PKTINFO/Mram_memory1_RAMB</twDest><twTotPathDel>0.308</twTotPathDel><twClkSkew dest = "0.073" src = "0.069">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_STATUS_BUF/pktInfo_wrAddr_0</twSrc><twDest BELType='RAM'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_STATUS_BUF/u_PKTINFO/Mram_memory1_RAMB</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X47Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">txclk</twSrcClk><twPathDel><twSite>SLICE_X47Y75.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_STATUS_BUF/pktInfo_wrAddr&lt;1&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_STATUS_BUF/pktInfo_wrAddr_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y75.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.403</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_STATUS_BUF/pktInfo_wrAddr&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X44Y75.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.293</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/statusPKTLen&lt;4&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_STATUS_BUF/u_PKTINFO/Mram_memory1_RAMB</twBEL></twPathDel><twLogDel>-0.095</twLogDel><twRouteDel>0.403</twRouteDel><twTotDel>0.308</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">txclk</twDestClk><twPctLog>-30.8</twPctLog><twPctRoute>130.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="140"><twPinLimitBanner>Component Switching Limit Checks: TS_u_ClockManager_dcmclk125 = PERIOD TIMEGRP &quot;u_ClockManager_dcmclk125&quot;
        TS_sysclk / 1.25 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="141" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="4.430" period="8.000" constraintValue="8.000" deviceLimit="3.570" freqLimit="280.112" physResource="u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/dpram/Mram_memory/CLKB" logResource="u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/dpram/Mram_memory/CLKB" locationPin="RAMB16_X3Y34.CLKB" clockNet="txclk"/><twPinLimit anchorID="142" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="4.430" period="8.000" constraintValue="8.000" deviceLimit="3.570" freqLimit="280.112" physResource="u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/u_MWDPRAM/Mram_memory/CLKA" logResource="u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/u_MWDPRAM/Mram_memory/CLKA" locationPin="RAMB16_X3Y36.CLKA" clockNet="txclk"/><twPinLimit anchorID="143" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="4.430" period="8.000" constraintValue="8.000" deviceLimit="3.570" freqLimit="280.112" physResource="u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/u_MWDPRAM/Mram_memory/CLKB" logResource="u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/u_MWDPRAM/Mram_memory/CLKB" locationPin="RAMB16_X3Y36.CLKB" clockNet="txclk"/></twPinLimitRpt></twConst><twConst anchorID="144" twConstType="PERIOD" ><twConstHead uID="10"><twConstName UCFConstName="" ScopeName="">TS_u_ClockManager_dcmclk125_180 = PERIOD TIMEGRP         &quot;u_ClockManager_dcmclk125_180&quot; TS_sysclk / 1.25 PHASE 4 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.666</twMinPer></twConstHead><twPinLimitRpt anchorID="145"><twPinLimitBanner>Component Switching Limit Checks: TS_u_ClockManager_dcmclk125_180 = PERIOD TIMEGRP
        &quot;u_ClockManager_dcmclk125_180&quot; TS_sysclk / 1.25 PHASE 4 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="146" type="MINPERIOD" name="Tbcper_I" slack="5.334" period="8.000" constraintValue="8.000" deviceLimit="2.666" freqLimit="375.094" physResource="u_ClockManager/u_BUFG_inst2/I0" logResource="u_ClockManager/u_BUFG_inst2/I0" locationPin="BUFGMUX_X2Y4.I0" clockNet="u_ClockManager/dcmclk125_180"/><twPinLimit anchorID="147" type="MINPERIOD" name="Tockper" slack="5.960" period="8.000" constraintValue="8.000" deviceLimit="2.040" freqLimit="490.196" physResource="ETH_GTXCLK_OBUF/CLK1" logResource="u_ClockManager/u_ODDR2/CK1" locationPin="OLOGIC_X27Y63.CLK1" clockNet="u_ClockManager/clk125_180"/></twPinLimitRpt></twConst><twConst anchorID="148" twConstType="PERIOD" ><twConstHead uID="11"><twConstName UCFConstName="" ScopeName="">TS_u_ClockManager_CLKDV = PERIOD TIMEGRP &quot;u_ClockManager_CLKDV&quot; TS_sysclk * 4         HIGH 50%;</twConstName><twItemCnt>12849</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1610</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.378</twMinPer></twConstHead><twPathRptBanner iPaths="166" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1_RAMA (SLICE_X14Y50.CE), 166 paths
</twPathRptBanner><twPathRpt anchorID="149"><twConstPath anchorID="150" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>31.622</twSlack><twSrc BELType="FF">u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_0</twSrc><twDest BELType="RAM">u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1_RAMA</twDest><twTotPathDel>8.186</twTotPathDel><twClkSkew dest = "0.638" src = "0.645">0.007</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_0</twSrc><twDest BELType='RAM'>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1_RAMA</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X16Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dutClk</twSrcClk><twPathDel><twSite>SLICE_X16Y47.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem&lt;3&gt;</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y46.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.213</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y46.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT&lt;15:0&gt;_cy&lt;3&gt;</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem&lt;0&gt;_rt</twBEL><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT&lt;15:0&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y47.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT&lt;15:0&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y47.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT&lt;15:0&gt;_cy&lt;7&gt;</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT&lt;15:0&gt;_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT&lt;15:0&gt;_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y48.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT&lt;15:0&gt;_cy&lt;11&gt;</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT&lt;15:0&gt;_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y48.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.137</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/GND_48_o_GND_48_o_sub_3_OUT&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[15]_zeros16[15]_equal_5_o&lt;15&gt;3</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[15]_zeros16[15]_equal_5_o&lt;15&gt;4</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y49.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[15]_zeros16[15]_equal_5_o&lt;15&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem&lt;15&gt;</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[15]_zeros16[15]_equal_5_o&lt;15&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y49.B4</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.441</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[15]_zeros16[15]_equal_5_o</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y49.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem&lt;15&gt;</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/b2d_fifo_rdreq_int1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y48.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.158</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/b2d_fifo_rdreq</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/b2d_fifo_full</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_en1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y50.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y50.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/rd_dout&lt;5&gt;</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1_RAMA</twBEL></twPathDel><twLogDel>2.710</twLogDel><twRouteDel>5.476</twRouteDel><twTotDel>8.186</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">dutClk</twDestClk><twPctLog>33.1</twPctLog><twPctRoute>66.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="151"><twConstPath anchorID="152" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>31.750</twSlack><twSrc BELType="FF">u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_4</twSrc><twDest BELType="RAM">u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1_RAMA</twDest><twTotPathDel>8.047</twTotPathDel><twClkSkew dest = "0.296" src = "0.314">0.018</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_4</twSrc><twDest BELType='RAM'>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1_RAMA</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X16Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dutClk</twSrcClk><twPathDel><twSite>SLICE_X16Y48.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem&lt;7&gt;</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y47.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.170</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y47.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT&lt;15:0&gt;_cy&lt;7&gt;</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT&lt;15:0&gt;_lut&lt;4&gt;_INV_0</twBEL><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT&lt;15:0&gt;_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT&lt;15:0&gt;_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y48.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT&lt;15:0&gt;_cy&lt;11&gt;</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT&lt;15:0&gt;_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y48.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.137</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/GND_48_o_GND_48_o_sub_3_OUT&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[15]_zeros16[15]_equal_5_o&lt;15&gt;3</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[15]_zeros16[15]_equal_5_o&lt;15&gt;4</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y49.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[15]_zeros16[15]_equal_5_o&lt;15&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem&lt;15&gt;</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[15]_zeros16[15]_equal_5_o&lt;15&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y49.B4</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.441</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[15]_zeros16[15]_equal_5_o</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y49.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem&lt;15&gt;</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/b2d_fifo_rdreq_int1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y48.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.158</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/b2d_fifo_rdreq</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/b2d_fifo_full</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_en1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y50.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y50.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/rd_dout&lt;5&gt;</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1_RAMA</twBEL></twPathDel><twLogDel>2.617</twLogDel><twRouteDel>5.430</twRouteDel><twTotDel>8.047</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">dutClk</twDestClk><twPctLog>32.5</twPctLog><twPctRoute>67.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="153"><twConstPath anchorID="154" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>31.835</twSlack><twSrc BELType="FF">u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_0</twSrc><twDest BELType="RAM">u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1_RAMA</twDest><twTotPathDel>7.973</twTotPathDel><twClkSkew dest = "0.638" src = "0.645">0.007</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_0</twSrc><twDest BELType='RAM'>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1_RAMA</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X16Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dutClk</twSrcClk><twPathDel><twSite>SLICE_X16Y47.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem&lt;3&gt;</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y46.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.213</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y46.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT&lt;15:0&gt;_cy&lt;3&gt;</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem&lt;0&gt;_rt</twBEL><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT&lt;15:0&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y47.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT&lt;15:0&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y47.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT&lt;15:0&gt;_cy&lt;7&gt;</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT&lt;15:0&gt;_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT&lt;15:0&gt;_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y48.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT&lt;15:0&gt;_cy&lt;11&gt;</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT&lt;15:0&gt;_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y48.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.955</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/GND_48_o_GND_48_o_sub_3_OUT&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[15]_zeros16[15]_equal_5_o&lt;15&gt;3</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[15]_zeros16[15]_equal_5_o&lt;15&gt;4</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y49.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[15]_zeros16[15]_equal_5_o&lt;15&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem&lt;15&gt;</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[15]_zeros16[15]_equal_5_o&lt;15&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y49.B4</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.441</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[15]_zeros16[15]_equal_5_o</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y49.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem&lt;15&gt;</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/b2d_fifo_rdreq_int1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y48.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.158</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/b2d_fifo_rdreq</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/b2d_fifo_full</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_en1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y50.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y50.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/rd_dout&lt;5&gt;</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1_RAMA</twBEL></twPathDel><twLogDel>2.679</twLogDel><twRouteDel>5.294</twRouteDel><twTotDel>7.973</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">dutClk</twDestClk><twPctLog>33.6</twPctLog><twPctRoute>66.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="166" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1_RAMA_D1 (SLICE_X14Y50.CE), 166 paths
</twPathRptBanner><twPathRpt anchorID="155"><twConstPath anchorID="156" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>31.622</twSlack><twSrc BELType="FF">u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_0</twSrc><twDest BELType="RAM">u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1_RAMA_D1</twDest><twTotPathDel>8.186</twTotPathDel><twClkSkew dest = "0.638" src = "0.645">0.007</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_0</twSrc><twDest BELType='RAM'>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1_RAMA_D1</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X16Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dutClk</twSrcClk><twPathDel><twSite>SLICE_X16Y47.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem&lt;3&gt;</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y46.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.213</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y46.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT&lt;15:0&gt;_cy&lt;3&gt;</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem&lt;0&gt;_rt</twBEL><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT&lt;15:0&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y47.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT&lt;15:0&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y47.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT&lt;15:0&gt;_cy&lt;7&gt;</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT&lt;15:0&gt;_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT&lt;15:0&gt;_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y48.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT&lt;15:0&gt;_cy&lt;11&gt;</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT&lt;15:0&gt;_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y48.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.137</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/GND_48_o_GND_48_o_sub_3_OUT&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[15]_zeros16[15]_equal_5_o&lt;15&gt;3</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[15]_zeros16[15]_equal_5_o&lt;15&gt;4</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y49.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[15]_zeros16[15]_equal_5_o&lt;15&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem&lt;15&gt;</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[15]_zeros16[15]_equal_5_o&lt;15&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y49.B4</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.441</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[15]_zeros16[15]_equal_5_o</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y49.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem&lt;15&gt;</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/b2d_fifo_rdreq_int1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y48.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.158</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/b2d_fifo_rdreq</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/b2d_fifo_full</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_en1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y50.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y50.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/rd_dout&lt;5&gt;</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1_RAMA_D1</twBEL></twPathDel><twLogDel>2.710</twLogDel><twRouteDel>5.476</twRouteDel><twTotDel>8.186</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">dutClk</twDestClk><twPctLog>33.1</twPctLog><twPctRoute>66.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="157"><twConstPath anchorID="158" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>31.750</twSlack><twSrc BELType="FF">u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_4</twSrc><twDest BELType="RAM">u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1_RAMA_D1</twDest><twTotPathDel>8.047</twTotPathDel><twClkSkew dest = "0.296" src = "0.314">0.018</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_4</twSrc><twDest BELType='RAM'>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1_RAMA_D1</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X16Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dutClk</twSrcClk><twPathDel><twSite>SLICE_X16Y48.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem&lt;7&gt;</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y47.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.170</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y47.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT&lt;15:0&gt;_cy&lt;7&gt;</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT&lt;15:0&gt;_lut&lt;4&gt;_INV_0</twBEL><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT&lt;15:0&gt;_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT&lt;15:0&gt;_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y48.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT&lt;15:0&gt;_cy&lt;11&gt;</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT&lt;15:0&gt;_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y48.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.137</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/GND_48_o_GND_48_o_sub_3_OUT&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[15]_zeros16[15]_equal_5_o&lt;15&gt;3</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[15]_zeros16[15]_equal_5_o&lt;15&gt;4</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y49.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[15]_zeros16[15]_equal_5_o&lt;15&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem&lt;15&gt;</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[15]_zeros16[15]_equal_5_o&lt;15&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y49.B4</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.441</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[15]_zeros16[15]_equal_5_o</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y49.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem&lt;15&gt;</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/b2d_fifo_rdreq_int1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y48.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.158</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/b2d_fifo_rdreq</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/b2d_fifo_full</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_en1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y50.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y50.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/rd_dout&lt;5&gt;</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1_RAMA_D1</twBEL></twPathDel><twLogDel>2.617</twLogDel><twRouteDel>5.430</twRouteDel><twTotDel>8.047</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">dutClk</twDestClk><twPctLog>32.5</twPctLog><twPctRoute>67.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="159"><twConstPath anchorID="160" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>31.835</twSlack><twSrc BELType="FF">u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_0</twSrc><twDest BELType="RAM">u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1_RAMA_D1</twDest><twTotPathDel>7.973</twTotPathDel><twClkSkew dest = "0.638" src = "0.645">0.007</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_0</twSrc><twDest BELType='RAM'>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1_RAMA_D1</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X16Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dutClk</twSrcClk><twPathDel><twSite>SLICE_X16Y47.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem&lt;3&gt;</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y46.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.213</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y46.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT&lt;15:0&gt;_cy&lt;3&gt;</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem&lt;0&gt;_rt</twBEL><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT&lt;15:0&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y47.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT&lt;15:0&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y47.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT&lt;15:0&gt;_cy&lt;7&gt;</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT&lt;15:0&gt;_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT&lt;15:0&gt;_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y48.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT&lt;15:0&gt;_cy&lt;11&gt;</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT&lt;15:0&gt;_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y48.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.955</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/GND_48_o_GND_48_o_sub_3_OUT&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[15]_zeros16[15]_equal_5_o&lt;15&gt;3</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[15]_zeros16[15]_equal_5_o&lt;15&gt;4</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y49.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[15]_zeros16[15]_equal_5_o&lt;15&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem&lt;15&gt;</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[15]_zeros16[15]_equal_5_o&lt;15&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y49.B4</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.441</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[15]_zeros16[15]_equal_5_o</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y49.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem&lt;15&gt;</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/b2d_fifo_rdreq_int1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y48.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.158</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/b2d_fifo_rdreq</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/b2d_fifo_full</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_en1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y50.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y50.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/rd_dout&lt;5&gt;</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1_RAMA_D1</twBEL></twPathDel><twLogDel>2.679</twLogDel><twRouteDel>5.294</twRouteDel><twTotDel>7.973</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">dutClk</twDestClk><twPctLog>33.6</twPctLog><twPctRoute>66.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="166" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1_RAMB (SLICE_X14Y50.CE), 166 paths
</twPathRptBanner><twPathRpt anchorID="161"><twConstPath anchorID="162" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>31.622</twSlack><twSrc BELType="FF">u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_0</twSrc><twDest BELType="RAM">u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1_RAMB</twDest><twTotPathDel>8.186</twTotPathDel><twClkSkew dest = "0.638" src = "0.645">0.007</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_0</twSrc><twDest BELType='RAM'>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1_RAMB</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X16Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dutClk</twSrcClk><twPathDel><twSite>SLICE_X16Y47.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem&lt;3&gt;</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y46.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.213</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y46.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT&lt;15:0&gt;_cy&lt;3&gt;</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem&lt;0&gt;_rt</twBEL><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT&lt;15:0&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y47.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT&lt;15:0&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y47.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT&lt;15:0&gt;_cy&lt;7&gt;</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT&lt;15:0&gt;_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT&lt;15:0&gt;_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y48.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT&lt;15:0&gt;_cy&lt;11&gt;</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT&lt;15:0&gt;_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y48.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.137</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/GND_48_o_GND_48_o_sub_3_OUT&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[15]_zeros16[15]_equal_5_o&lt;15&gt;3</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[15]_zeros16[15]_equal_5_o&lt;15&gt;4</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y49.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[15]_zeros16[15]_equal_5_o&lt;15&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem&lt;15&gt;</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[15]_zeros16[15]_equal_5_o&lt;15&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y49.B4</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.441</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[15]_zeros16[15]_equal_5_o</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y49.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem&lt;15&gt;</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/b2d_fifo_rdreq_int1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y48.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.158</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/b2d_fifo_rdreq</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/b2d_fifo_full</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_en1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y50.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y50.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/rd_dout&lt;5&gt;</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1_RAMB</twBEL></twPathDel><twLogDel>2.710</twLogDel><twRouteDel>5.476</twRouteDel><twTotDel>8.186</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">dutClk</twDestClk><twPctLog>33.1</twPctLog><twPctRoute>66.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="163"><twConstPath anchorID="164" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>31.750</twSlack><twSrc BELType="FF">u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_4</twSrc><twDest BELType="RAM">u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1_RAMB</twDest><twTotPathDel>8.047</twTotPathDel><twClkSkew dest = "0.296" src = "0.314">0.018</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_4</twSrc><twDest BELType='RAM'>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1_RAMB</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X16Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dutClk</twSrcClk><twPathDel><twSite>SLICE_X16Y48.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem&lt;7&gt;</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y47.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.170</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y47.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT&lt;15:0&gt;_cy&lt;7&gt;</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT&lt;15:0&gt;_lut&lt;4&gt;_INV_0</twBEL><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT&lt;15:0&gt;_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT&lt;15:0&gt;_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y48.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT&lt;15:0&gt;_cy&lt;11&gt;</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT&lt;15:0&gt;_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y48.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.137</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/GND_48_o_GND_48_o_sub_3_OUT&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[15]_zeros16[15]_equal_5_o&lt;15&gt;3</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[15]_zeros16[15]_equal_5_o&lt;15&gt;4</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y49.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[15]_zeros16[15]_equal_5_o&lt;15&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem&lt;15&gt;</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[15]_zeros16[15]_equal_5_o&lt;15&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y49.B4</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.441</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[15]_zeros16[15]_equal_5_o</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y49.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem&lt;15&gt;</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/b2d_fifo_rdreq_int1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y48.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.158</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/b2d_fifo_rdreq</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/b2d_fifo_full</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_en1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y50.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y50.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/rd_dout&lt;5&gt;</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1_RAMB</twBEL></twPathDel><twLogDel>2.617</twLogDel><twRouteDel>5.430</twRouteDel><twTotDel>8.047</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">dutClk</twDestClk><twPctLog>32.5</twPctLog><twPctRoute>67.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="165"><twConstPath anchorID="166" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>31.835</twSlack><twSrc BELType="FF">u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_0</twSrc><twDest BELType="RAM">u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1_RAMB</twDest><twTotPathDel>7.973</twTotPathDel><twClkSkew dest = "0.638" src = "0.645">0.007</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_0</twSrc><twDest BELType='RAM'>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1_RAMB</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X16Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dutClk</twSrcClk><twPathDel><twSite>SLICE_X16Y47.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem&lt;3&gt;</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y46.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.213</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y46.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT&lt;15:0&gt;_cy&lt;3&gt;</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem&lt;0&gt;_rt</twBEL><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT&lt;15:0&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y47.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT&lt;15:0&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y47.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT&lt;15:0&gt;_cy&lt;7&gt;</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT&lt;15:0&gt;_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT&lt;15:0&gt;_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y48.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT&lt;15:0&gt;_cy&lt;11&gt;</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT&lt;15:0&gt;_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y48.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.955</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/GND_48_o_GND_48_o_sub_3_OUT&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[15]_zeros16[15]_equal_5_o&lt;15&gt;3</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[15]_zeros16[15]_equal_5_o&lt;15&gt;4</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y49.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[15]_zeros16[15]_equal_5_o&lt;15&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem&lt;15&gt;</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[15]_zeros16[15]_equal_5_o&lt;15&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y49.B4</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.441</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[15]_zeros16[15]_equal_5_o</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y49.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem&lt;15&gt;</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/b2d_fifo_rdreq_int1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y48.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.158</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/b2d_fifo_rdreq</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/b2d_fifo_full</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_en1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y50.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y50.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/rd_dout&lt;5&gt;</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1_RAMB</twBEL></twPathDel><twLogDel>2.679</twLogDel><twRouteDel>5.294</twRouteDel><twTotDel>7.973</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">dutClk</twDestClk><twPctLog>33.6</twPctLog><twPctRoute>66.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_u_ClockManager_CLKDV = PERIOD TIMEGRP &quot;u_ClockManager_CLKDV&quot; TS_sysclk * 4
        HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1_RAMA_D1 (SLICE_X14Y50.AI), 1 path
</twPathRptBanner><twPathRpt anchorID="167"><twConstPath anchorID="168" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.210</twSlack><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/dut_din_1</twSrc><twDest BELType="RAM">u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1_RAMA_D1</twDest><twTotPathDel>0.212</twTotPathDel><twClkSkew dest = "0.043" src = "0.041">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/dut_din_1</twSrc><twDest BELType='RAM'>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1_RAMA_D1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X15Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">dutClk</twSrcClk><twPathDel><twSite>SLICE_X15Y50.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>u_FILCore/dut_din&lt;7&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/dut_din_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y50.AI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.018</twDelInfo><twComp>u_FILCore/dut_din&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X14Y50.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.004</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/rd_dout&lt;5&gt;</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1_RAMA_D1</twBEL></twPathDel><twLogDel>0.194</twLogDel><twRouteDel>0.018</twRouteDel><twTotDel>0.212</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">dutClk</twDestClk><twPctLog>91.5</twPctLog><twPctRoute>8.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem22/DP (SLICE_X14Y49.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="169"><twConstPath anchorID="170" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.293</twSlack><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/dut_din_7</twSrc><twDest BELType="RAM">u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem22/DP</twDest><twTotPathDel>0.296</twTotPathDel><twClkSkew dest = "0.044" src = "0.041">-0.003</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/dut_din_7</twSrc><twDest BELType='RAM'>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem22/DP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X15Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">dutClk</twSrcClk><twPathDel><twSite>SLICE_X15Y50.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>u_FILCore/dut_din&lt;7&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/dut_din_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y49.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.218</twDelInfo><twComp>u_FILCore/dut_din&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X14Y49.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.120</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/rd_dout&lt;6&gt;</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem22/DP</twBEL></twPathDel><twLogDel>0.078</twLogDel><twRouteDel>0.218</twRouteDel><twTotDel>0.296</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">dutClk</twDestClk><twPctLog>26.4</twPctLog><twPctRoute>73.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1_RAMA (SLICE_X14Y50.D4), 1 path
</twPathRptBanner><twPathRpt anchorID="171"><twConstPath anchorID="172" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.302</twSlack><twSrc BELType="FF">u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_addr_3</twSrc><twDest BELType="RAM">u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1_RAMA</twDest><twTotPathDel>0.306</twTotPathDel><twClkSkew dest = "0.077" src = "0.073">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_addr_3</twSrc><twDest BELType='RAM'>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1_RAMA</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X13Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">dutClk</twSrcClk><twPathDel><twSite>SLICE_X13Y50.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_addr&lt;3&gt;</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_addr_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y50.D4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.236</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_addr&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X14Y50.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.128</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/rd_dout&lt;5&gt;</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1_RAMA</twBEL></twPathDel><twLogDel>0.070</twLogDel><twRouteDel>0.236</twRouteDel><twTotDel>0.306</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">dutClk</twDestClk><twPctLog>22.9</twPctLog><twPctRoute>77.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="173"><twPinLimitBanner>Component Switching Limit Checks: TS_u_ClockManager_CLKDV = PERIOD TIMEGRP &quot;u_ClockManager_CLKDV&quot; TS_sysclk * 4
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="174" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="36.430" period="40.000" constraintValue="40.000" deviceLimit="3.570" freqLimit="280.112" physResource="u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/dpram/Mram_memory1/CLKB" logResource="u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/dpram/Mram_memory1/CLKB" locationPin="RAMB16_X1Y30.CLKB" clockNet="dutClk"/><twPinLimit anchorID="175" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="36.430" period="40.000" constraintValue="40.000" deviceLimit="3.570" freqLimit="280.112" physResource="u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/dpram/Mram_memory2/CLKB" logResource="u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/dpram/Mram_memory2/CLKB" locationPin="RAMB16_X1Y28.CLKB" clockNet="dutClk"/><twPinLimit anchorID="176" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="36.430" period="40.000" constraintValue="40.000" deviceLimit="3.570" freqLimit="280.112" physResource="u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/dpram/Mram_memory3/CLKBRDCLK" logResource="u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/dpram/Mram_memory3/CLKBRDCLK" locationPin="RAMB8_X0Y28.CLKBRDCLK" clockNet="dutClk"/></twPinLimitRpt></twConst><twConstRollupTable uID="2" anchorID="177"><twConstRollup name="TS_sysclk" fullName="TS_sysclk = PERIOD TIMEGRP &quot;sysclk&quot; 10 ns HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="5.340" actualRollup="9.566" errors="0" errorRollup="0" items="0" itemsRollup="138255"/><twConstRollup name="TS_u_ClockManager_dcmclk125" fullName="TS_u_ClockManager_dcmclk125 = PERIOD TIMEGRP &quot;u_ClockManager_dcmclk125&quot;         TS_sysclk / 1.25 HIGH 50%;" type="child" depth="1" requirement="8.000" prefType="period" actual="7.653" actualRollup="N/A" errors="0" errorRollup="0" items="125406" itemsRollup="0"/><twConstRollup name="TS_u_ClockManager_dcmclk125_180" fullName="TS_u_ClockManager_dcmclk125_180 = PERIOD TIMEGRP         &quot;u_ClockManager_dcmclk125_180&quot; TS_sysclk / 1.25 PHASE 4 ns HIGH 50%;" type="child" depth="1" requirement="8.000" prefType="period" actual="2.666" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_u_ClockManager_CLKDV" fullName="TS_u_ClockManager_CLKDV = PERIOD TIMEGRP &quot;u_ClockManager_CLKDV&quot; TS_sysclk * 4         HIGH 50%;" type="child" depth="1" requirement="40.000" prefType="period" actual="8.378" actualRollup="N/A" errors="0" errorRollup="0" items="12849" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="178">0</twUnmetConstCnt><twDataSheet anchorID="179" twNameLen="15"><twClk2SUList anchorID="180" twDestWidth="9"><twDest>ETH_RXCLK</twDest><twClk2SU><twSrc>ETH_RXCLK</twSrc><twRiseRise>7.661</twRiseRise></twClk2SU><twClk2SU><twSrc>sysclk</twSrc><twRiseRise>1.017</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="181" twDestWidth="9"><twDest>sysclk</twDest><twClk2SU><twSrc>ETH_RXCLK</twSrc><twRiseRise>9.287</twRiseRise></twClk2SU><twClk2SU><twSrc>sysclk</twSrc><twRiseRise>8.378</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="182"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>368940</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>13894</twConnCnt></twConstCov><twStats anchorID="183"><twMinPer>8.378</twMinPer><twFootnote number="1" /><twMaxFreq>119.360</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Fri Dec 29 15:19:15 2017 </twTimestamp></twFoot><twClientInfo anchorID="184"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 309 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
