Analysis & Synthesis report for top
Thu Jun 08 15:52:12 2023
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |top|uart:u_uart1|rx:u_rx|c_state
  9. State Machine - |top|uart:u_uart1|tx:u_tx|c_state
 10. State Machine - |top|uart_str:u_uart_str|c_state
 11. State Machine - |top|spi_master:u_spi_master|c_state
 12. State Machine - |top|debounce:u_debounce|state
 13. User-Specified and Inferred Latches
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Parameter Settings for User Entity Instance: debounce:u_debounce
 20. Parameter Settings for User Entity Instance: uart:u_uart1|rx:u_rx
 21. Port Connectivity Checks: "uart:u_uart1"
 22. Port Connectivity Checks: "edge_detection:u_edge_detection2"
 23. Port Connectivity Checks: "edge_detection:u_edge_detection1"
 24. Elapsed Time Per Partition
 25. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Jun 08 15:52:11 2023      ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; top                                        ;
; Top-level Entity Name              ; top                                        ;
; Family                             ; Cyclone III                                ;
; Total logic elements               ; 200                                        ;
;     Total combinational functions  ; 188                                        ;
;     Dedicated logic registers      ; 87                                         ;
; Total registers                    ; 87                                         ;
; Total pins                         ; 22                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 0                                          ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C16F484C6       ;                    ;
; Top-level entity name                                                      ; top                ; top                ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                       ;
+----------------------------------+-----------------+------------------------+------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                         ; Library ;
+----------------------------------+-----------------+------------------------+------------------------------------------------------+---------+
; ../src/uart/uart_str.v           ; yes             ; User Verilog HDL File  ; C:/altera/13.1/project/src/uart/uart_str.v           ;         ;
; ../src/light_sencor/spi_master.v ; yes             ; User Verilog HDL File  ; C:/altera/13.1/project/src/light_sencor/spi_master.v ;         ;
; ../src/uart/uart.v               ; yes             ; User Verilog HDL File  ; C:/altera/13.1/project/src/uart/uart.v               ;         ;
; ../src/uart/tx.v                 ; yes             ; User Verilog HDL File  ; C:/altera/13.1/project/src/uart/tx.v                 ;         ;
; ../src/uart/rx.v                 ; yes             ; User Verilog HDL File  ; C:/altera/13.1/project/src/uart/rx.v                 ;         ;
; ../src/uart/gen_en.v             ; yes             ; User Verilog HDL File  ; C:/altera/13.1/project/src/uart/gen_en.v             ;         ;
; ../src/fnd_out.v                 ; yes             ; User Verilog HDL File  ; C:/altera/13.1/project/src/fnd_out.v                 ;         ;
; ../src/edge_detection.v          ; yes             ; User Verilog HDL File  ; C:/altera/13.1/project/src/edge_detection.v          ;         ;
; ../src/debounce.v                ; yes             ; User Verilog HDL File  ; C:/altera/13.1/project/src/debounce.v                ;         ;
; ../src/ascii.v                   ; yes             ; User Verilog HDL File  ; C:/altera/13.1/project/src/ascii.v                   ;         ;
; top.v                            ; yes             ; User Verilog HDL File  ; C:/altera/13.1/project/quartus/top.v                 ;         ;
+----------------------------------+-----------------+------------------------+------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 200         ;
;                                             ;             ;
; Total combinational functions               ; 188         ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 87          ;
;     -- 3 input functions                    ; 37          ;
;     -- <=2 input functions                  ; 64          ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 145         ;
;     -- arithmetic mode                      ; 43          ;
;                                             ;             ;
; Total registers                             ; 87          ;
;     -- Dedicated logic registers            ; 87          ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 22          ;
; Embedded Multiplier 9-bit elements          ; 0           ;
; Maximum fan-out node                        ; n_rst~input ;
; Maximum fan-out                             ; 93          ;
; Total fan-out                               ; 931         ;
; Average fan-out                             ; 2.92        ;
+---------------------------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                      ;
+---------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------+--------------+
; Compilation Hierarchy Node            ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                   ; Library Name ;
+---------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------+--------------+
; |top                                  ; 188 (1)           ; 87 (0)       ; 0           ; 0            ; 0       ; 0         ; 22   ; 0            ; |top                                  ; work         ;
;    |ascii:u_ascii1|                   ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ascii:u_ascii1                   ; work         ;
;    |debounce:u_debounce|              ; 52 (52)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|debounce:u_debounce              ; work         ;
;    |edge_detection:u_edge_detection1| ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|edge_detection:u_edge_detection1 ; work         ;
;    |edge_detection:u_edge_detection2| ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|edge_detection:u_edge_detection2 ; work         ;
;    |fnd_out:fnd_out_1|                ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fnd_out:fnd_out_1                ; work         ;
;    |fnd_out:fnd_out_2|                ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fnd_out:fnd_out_2                ; work         ;
;    |spi_master:u_spi_master|          ; 34 (34)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|spi_master:u_spi_master          ; work         ;
;    |uart:u_uart1|                     ; 64 (0)            ; 33 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|uart:u_uart1                     ; work         ;
;       |gen_en:u_gen_en|               ; 26 (26)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|uart:u_uart1|gen_en:u_gen_en     ; work         ;
;       |tx:u_tx|                       ; 38 (38)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|uart:u_uart1|tx:u_tx             ; work         ;
;    |uart_str:u_uart_str|              ; 16 (16)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|uart_str:u_uart_str              ; work         ;
+---------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+---------------------------------------------------------------------+
; State Machine - |top|uart:u_uart1|rx:u_rx|c_state                   ;
+-------------+-------------+-------------+-------------+-------------+
; Name        ; c_state.SR3 ; c_state.SR2 ; c_state.SR1 ; c_state.SR0 ;
+-------------+-------------+-------------+-------------+-------------+
; c_state.SR0 ; 0           ; 0           ; 0           ; 0           ;
; c_state.SR1 ; 0           ; 0           ; 1           ; 1           ;
; c_state.SR2 ; 0           ; 1           ; 0           ; 1           ;
; c_state.SR3 ; 1           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------+
; State Machine - |top|uart:u_uart1|tx:u_tx|c_state                                 ;
+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; c_state.ST3 ; c_state.ST2 ; c_state.ST1 ; c_state.ST0 ; c_state.ST4 ;
+-------------+-------------+-------------+-------------+-------------+-------------+
; c_state.ST0 ; 0           ; 0           ; 0           ; 0           ; 0           ;
; c_state.ST1 ; 0           ; 0           ; 1           ; 1           ; 0           ;
; c_state.ST2 ; 0           ; 1           ; 0           ; 1           ; 0           ;
; c_state.ST3 ; 1           ; 0           ; 0           ; 1           ; 0           ;
; c_state.ST4 ; 0           ; 0           ; 0           ; 1           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------+
; State Machine - |top|uart_str:u_uart_str|c_state               ;
+------------+------------+------------+------------+------------+
; Name       ; c_state.S3 ; c_state.S2 ; c_state.S1 ; c_state.S0 ;
+------------+------------+------------+------------+------------+
; c_state.S0 ; 0          ; 0          ; 0          ; 0          ;
; c_state.S1 ; 0          ; 0          ; 1          ; 1          ;
; c_state.S2 ; 0          ; 1          ; 0          ; 1          ;
; c_state.S3 ; 1          ; 0          ; 0          ; 1          ;
+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------+
; State Machine - |top|spi_master:u_spi_master|c_state           ;
+------------+------------+------------+------------+------------+
; Name       ; c_state.S3 ; c_state.S2 ; c_state.S1 ; c_state.S0 ;
+------------+------------+------------+------------+------------+
; c_state.S0 ; 0          ; 0          ; 0          ; 0          ;
; c_state.S1 ; 0          ; 0          ; 1          ; 1          ;
; c_state.S2 ; 0          ; 1          ; 0          ; 1          ;
; c_state.S3 ; 1          ; 0          ; 0          ; 1          ;
+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------+
; State Machine - |top|debounce:u_debounce|state                             ;
+---------------+---------------+-------------+---------------+--------------+
; Name          ; state.S_WAIT1 ; state.S_ONE ; state.S_WAIT0 ; state.S_ZERO ;
+---------------+---------------+-------------+---------------+--------------+
; state.S_ZERO  ; 0             ; 0           ; 0             ; 0            ;
; state.S_WAIT0 ; 0             ; 0           ; 1             ; 1            ;
; state.S_ONE   ; 0             ; 1           ; 0             ; 1            ;
; state.S_WAIT1 ; 1             ; 0           ; 0             ; 1            ;
+---------------+---------------+-------------+---------------+--------------+


+--------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                    ;
+----------------------------------------------------+--------------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal      ; Free of Timing Hazards ;
+----------------------------------------------------+--------------------------+------------------------+
; uart_str:u_uart_str|data[4]                        ; GND                      ; yes                    ;
; uart_str:u_uart_str|data[0]                        ; uart_str:u_uart_str|load ; yes                    ;
; uart_str:u_uart_str|data[3]                        ; uart_str:u_uart_str|load ; yes                    ;
; uart_str:u_uart_str|data[2]                        ; uart_str:u_uart_str|load ; yes                    ;
; uart_str:u_uart_str|data[1]                        ; uart_str:u_uart_str|load ; yes                    ;
; Number of user-specified and inferred latches = 5  ;                          ;                        ;
+----------------------------------------------------+--------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; uart:u_uart1|tx:u_tx|tx_data_in[7]     ; Stuck at GND due to stuck port data_in ;
; uart:u_uart1|rx:u_rx|c_state~4         ; Lost fanout                            ;
; uart:u_uart1|rx:u_rx|c_state~5         ; Lost fanout                            ;
; uart:u_uart1|tx:u_tx|c_state~4         ; Lost fanout                            ;
; uart:u_uart1|tx:u_tx|c_state~5         ; Lost fanout                            ;
; uart_str:u_uart_str|c_state~4          ; Lost fanout                            ;
; uart_str:u_uart_str|c_state~5          ; Lost fanout                            ;
; spi_master:u_spi_master|c_state~4      ; Lost fanout                            ;
; spi_master:u_spi_master|c_state~5      ; Lost fanout                            ;
; debounce:u_debounce|state~4            ; Lost fanout                            ;
; debounce:u_debounce|state~5            ; Lost fanout                            ;
; uart:u_uart1|rx:u_rx|c_cnt2[0]         ; Lost fanout                            ;
; uart:u_uart1|rx:u_rx|rxen              ; Lost fanout                            ;
; uart:u_uart1|rx:u_rx|c_cnt2[1..3]      ; Lost fanout                            ;
; uart:u_uart1|rx:u_rx|c_cnt1[0..15]     ; Lost fanout                            ;
; uart:u_uart1|rx:u_rx|c_state.SR0       ; Lost fanout                            ;
; uart:u_uart1|rx:u_rx|c_state.SR1       ; Lost fanout                            ;
; uart:u_uart1|rx:u_rx|c_state.SR2       ; Lost fanout                            ;
; uart:u_uart1|rx:u_rx|c_state.SR3       ; Lost fanout                            ;
; Total Number of Removed Registers = 36 ;                                        ;
+----------------------------------------+----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                               ;
+--------------------------------+--------------------+---------------------------------------------------------------------+
; Register name                  ; Reason for Removal ; Registers Removed due to This Register                              ;
+--------------------------------+--------------------+---------------------------------------------------------------------+
; uart:u_uart1|rx:u_rx|c_cnt2[0] ; Lost Fanouts       ; uart:u_uart1|rx:u_rx|rxen, uart:u_uart1|rx:u_rx|c_cnt1[15],         ;
;                                ;                    ; uart:u_uart1|rx:u_rx|c_cnt1[14], uart:u_uart1|rx:u_rx|c_cnt1[13],   ;
;                                ;                    ; uart:u_uart1|rx:u_rx|c_cnt1[12], uart:u_uart1|rx:u_rx|c_cnt1[11],   ;
;                                ;                    ; uart:u_uart1|rx:u_rx|c_cnt1[10], uart:u_uart1|rx:u_rx|c_cnt1[9],    ;
;                                ;                    ; uart:u_uart1|rx:u_rx|c_cnt1[8], uart:u_uart1|rx:u_rx|c_cnt1[7],     ;
;                                ;                    ; uart:u_uart1|rx:u_rx|c_cnt1[6], uart:u_uart1|rx:u_rx|c_cnt1[5],     ;
;                                ;                    ; uart:u_uart1|rx:u_rx|c_cnt1[4], uart:u_uart1|rx:u_rx|c_cnt1[3],     ;
;                                ;                    ; uart:u_uart1|rx:u_rx|c_cnt1[2], uart:u_uart1|rx:u_rx|c_cnt1[1],     ;
;                                ;                    ; uart:u_uart1|rx:u_rx|c_cnt1[0]                                      ;
; uart:u_uart1|rx:u_rx|c_state~4 ; Lost Fanouts       ; uart:u_uart1|rx:u_rx|c_cnt2[1], uart:u_uart1|rx:u_rx|c_cnt2[3],     ;
;                                ;                    ; uart:u_uart1|rx:u_rx|c_state.SR0, uart:u_uart1|rx:u_rx|c_state.SR1, ;
;                                ;                    ; uart:u_uart1|rx:u_rx|c_state.SR2, uart:u_uart1|rx:u_rx|c_state.SR3  ;
; uart:u_uart1|rx:u_rx|c_state~5 ; Lost Fanouts       ; uart:u_uart1|rx:u_rx|c_cnt2[2]                                      ;
+--------------------------------+--------------------+---------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 87    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 16    ;
; Number of registers using Asynchronous Clear ; 87    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 19    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; uart:u_uart1|gen_en:u_gen_en|c_cnt[0]  ; 1       ;
; spi_master:u_spi_master|sclk           ; 6       ;
; uart:u_uart1|tx:u_tx|txd               ; 2       ;
; spi_master:u_spi_master|sclk_d         ; 4       ;
; spi_master:u_spi_master|c_cnt2[0]      ; 4       ;
; spi_master:u_spi_master|c_cnt1[0]      ; 7       ;
; debounce:u_debounce|cnt[0]             ; 1       ;
; uart:u_uart1|tx:u_tx|c_cnt[0]          ; 7       ;
; Total number of inverted registers = 8 ;         ;
+----------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|spi_master:u_spi_master|c_cnt1[3]  ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |top|uart:u_uart1|rx:u_rx|c_cnt1[3]     ;
; 6:1                ; 6 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |top|uart:u_uart1|tx:u_tx|tx_data_in[0] ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top|uart:u_uart1|tx:u_tx|n_cnt         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top|uart:u_uart1|rx:u_rx|n_cnt2[0]     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top|spi_master:u_spi_master|n_cnt2[0]  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------+


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debounce:u_debounce ;
+----------------+----------------------------+--------------------+
; Parameter Name ; Value                      ; Type               ;
+----------------+----------------------------+--------------------+
; T_ONE_SEC      ; 10111110101111000010000000 ; Unsigned Binary    ;
; T_20MS         ; 11110100001001000000       ; Unsigned Binary    ;
; N              ; 20                         ; Signed Integer     ;
+----------------+----------------------------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart:u_uart1|rx:u_rx ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; MAX            ; 5208  ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------+
; Port Connectivity Checks: "uart:u_uart1"             ;
+---------+--------+----------+------------------------+
; Port    ; Type   ; Severity ; Details                ;
+---------+--------+----------+------------------------+
; rxd     ; Input  ; Info     ; Explicitly unconnected ;
; rx_data ; Output ; Info     ; Explicitly unconnected ;
+---------+--------+----------+------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "edge_detection:u_edge_detection2" ;
+-------------+--------+----------+----------------------------+
; Port        ; Type   ; Severity ; Details                    ;
+-------------+--------+----------+----------------------------+
; tick        ; Output ; Info     ; Explicitly unconnected     ;
; tick_rising ; Output ; Info     ; Explicitly unconnected     ;
+-------------+--------+----------+----------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "edge_detection:u_edge_detection1" ;
+--------------+--------+----------+---------------------------+
; Port         ; Type   ; Severity ; Details                   ;
+--------------+--------+----------+---------------------------+
; tick         ; Output ; Info     ; Explicitly unconnected    ;
; tick_falling ; Output ; Info     ; Explicitly unconnected    ;
+--------------+--------+----------+---------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Thu Jun 08 15:52:08 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file /altera/13.1/project/src/uart/uart_str.v
    Info (12023): Found entity 1: uart_str
Info (12021): Found 1 design units, including 1 entities, in source file /altera/13.1/project/src/light_sencor/spi_master.v
    Info (12023): Found entity 1: spi_master
Info (12021): Found 1 design units, including 1 entities, in source file /altera/13.1/project/src/uart/uart.v
    Info (12023): Found entity 1: uart
Info (12021): Found 1 design units, including 1 entities, in source file /altera/13.1/project/src/uart/tx.v
    Info (12023): Found entity 1: tx
Info (12021): Found 1 design units, including 1 entities, in source file /altera/13.1/project/src/uart/rx.v
    Info (12023): Found entity 1: rx
Info (12021): Found 1 design units, including 1 entities, in source file /altera/13.1/project/src/uart/gen_en.v
    Info (12023): Found entity 1: gen_en
Info (12021): Found 1 design units, including 1 entities, in source file /altera/13.1/project/src/fnd_out.v
    Info (12023): Found entity 1: fnd_out
Info (12021): Found 1 design units, including 1 entities, in source file /altera/13.1/project/src/edge_detection.v
    Info (12023): Found entity 1: edge_detection
Info (12021): Found 1 design units, including 1 entities, in source file /altera/13.1/project/src/debounce.v
    Info (12023): Found entity 1: debounce
Info (12021): Found 1 design units, including 1 entities, in source file /altera/13.1/project/src/ascii.v
    Info (12023): Found entity 1: ascii
Info (12021): Found 1 design units, including 1 entities, in source file top.v
    Info (12023): Found entity 1: top
Info (12127): Elaborating entity "top" for the top level hierarchy
Info (12128): Elaborating entity "debounce" for hierarchy "debounce:u_debounce"
Info (12128): Elaborating entity "edge_detection" for hierarchy "edge_detection:u_edge_detection1"
Info (12128): Elaborating entity "spi_master" for hierarchy "spi_master:u_spi_master"
Info (12128): Elaborating entity "uart_str" for hierarchy "uart_str:u_uart_str"
Info (10041): Inferred latch for "data[0]" at uart_str.v(57)
Info (10041): Inferred latch for "data[1]" at uart_str.v(57)
Info (10041): Inferred latch for "data[2]" at uart_str.v(57)
Info (10041): Inferred latch for "data[3]" at uart_str.v(57)
Info (10041): Inferred latch for "data[4]" at uart_str.v(57)
Info (12128): Elaborating entity "ascii" for hierarchy "ascii:u_ascii1"
Warning (10230): Verilog HDL assignment warning at ascii.v(10): truncated value with size 9 to match size of target (8)
Info (12128): Elaborating entity "uart" for hierarchy "uart:u_uart1"
Info (12128): Elaborating entity "gen_en" for hierarchy "uart:u_uart1|gen_en:u_gen_en"
Info (12128): Elaborating entity "tx" for hierarchy "uart:u_uart1|tx:u_tx"
Info (10264): Verilog HDL Case Statement information at tx.v(55): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "rx" for hierarchy "uart:u_uart1|rx:u_rx"
Info (12128): Elaborating entity "fnd_out" for hierarchy "fnd_out:fnd_out_1"
Warning (13012): Latch uart_str:u_uart_str|data[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal uart_str:u_uart_str|c_state.S1
Warning (13012): Latch uart_str:u_uart_str|data[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal uart_str:u_uart_str|c_state.S1
Warning (13012): Latch uart_str:u_uart_str|data[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal uart_str:u_uart_str|c_state.S1
Warning (13012): Latch uart_str:u_uart_str|data[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal uart_str:u_uart_str|c_state.S1
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (17049): 35 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 222 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 17 output pins
    Info (21061): Implemented 200 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 4642 megabytes
    Info: Processing ended: Thu Jun 08 15:52:12 2023
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:01


