#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x1600069e0 .scope module, "tb_ALU" "tb_ALU" 2 5;
 .timescale -9 -12;
P_0x600003425c80 .param/l "CLKT" 1 2 8, +C4<00000000000000000000000000001010>;
P_0x600003425cc0 .param/l "period" 1 2 9, +C4<00000000000000000000000000101000>;
v0x60000282a400_0 .var "A", 7 0;
v0x60000282a490_0 .var "B", 7 0;
v0x60000282a520_0 .var "FN", 3 0;
v0x60000282a5b0_0 .var "clk", 0 0;
v0x60000282a640_0 .net "overflow", 0 0, L_0x600002b28aa0;  1 drivers
v0x60000282a6d0_0 .net "result", 7 0, L_0x600002b28280;  1 drivers
v0x60000282a760_0 .net "sign", 0 0, L_0x6000031244d0;  1 drivers
S_0x160007090 .scope module, "I_ALU" "ALU" 2 33, 3 1 0, S_0x1600069e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 4 "FN";
    .port_info 3 /OUTPUT 8 "result";
    .port_info 4 /OUTPUT 1 "overflow";
    .port_info 5 /OUTPUT 1 "sign";
L_0x6000031244d0 .functor BUFZ 1, v0x60000282a1c0_0, C4<0>, C4<0>, C4<0>;
v0x600002829b90_0 .net "A", 7 0, v0x60000282a400_0;  1 drivers
v0x600002829c20_0 .var "ALU_Result", 8 0;
v0x600002829cb0_0 .net "A_mod3", 7 0, L_0x600003124460;  1 drivers
v0x600002829d40_0 .var "A_sign", 8 0;
v0x600002829dd0_0 .net "B", 7 0, v0x60000282a490_0;  1 drivers
v0x600002829e60_0 .net "FN", 3 0, v0x60000282a520_0;  1 drivers
v0x600002829ef0_0 .net *"_ivl_10", 8 0, L_0x600002b28000;  1 drivers
L_0x148040010 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002829f80_0 .net/2u *"_ivl_4", 0 0, L_0x148040010;  1 drivers
v0x60000282a010_0 .net *"_ivl_6", 8 0, L_0x600002b28320;  1 drivers
L_0x148040058 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000282a0a0_0 .net/2u *"_ivl_8", 0 0, L_0x148040058;  1 drivers
v0x60000282a130_0 .net "overflow", 0 0, L_0x600002b28aa0;  alias, 1 drivers
v0x60000282a1c0_0 .var "pn", 0 0;
v0x60000282a250_0 .net "result", 7 0, L_0x600002b28280;  alias, 1 drivers
v0x60000282a2e0_0 .net "sign", 0 0, L_0x6000031244d0;  alias, 1 drivers
v0x60000282a370_0 .net "tmp", 8 0, L_0x600002b280a0;  1 drivers
E_0x600000f31a40/0 .event anyedge, v0x600002829e60_0, v0x6000028299e0_0, v0x600002829dd0_0, v0x600002829a70_0;
E_0x600000f31a40/1 .event anyedge, v0x600002829d40_0, v0x600002829c20_0;
E_0x600000f31a40 .event/or E_0x600000f31a40/0, E_0x600000f31a40/1;
L_0x600002b281e0 .part v0x60000282a520_0, 3, 1;
L_0x600002b28280 .part v0x600002829c20_0, 0, 8;
L_0x600002b28320 .concat [ 8 1 0 0], v0x60000282a400_0, L_0x148040010;
L_0x600002b28000 .concat [ 8 1 0 0], v0x60000282a490_0, L_0x148040058;
L_0x600002b280a0 .arith/sum 9, L_0x600002b28320, L_0x600002b28000;
L_0x600002b28aa0 .part v0x600002829c20_0, 8, 1;
S_0x160005b10 .scope module, "my_mod3" "mod3_alg" 3 19, 3 91 0, S_0x160007090;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "mod_in";
    .port_info 1 /INPUT 1 "sign_in";
    .port_info 2 /OUTPUT 8 "mod_out";
L_0x600003124460 .functor BUFZ 8, v0x600002829950_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x600002829950_0 .var "mod3", 7 0;
v0x6000028299e0_0 .net "mod_in", 7 0, v0x60000282a400_0;  alias, 1 drivers
v0x600002829a70_0 .net "mod_out", 7 0, L_0x600003124460;  alias, 1 drivers
v0x600002829b00_0 .net "sign_in", 0 0, L_0x600002b281e0;  1 drivers
S_0x1600064a0 .scope module, "tb_ALU_ctrl" "tb_ALU_ctrl" 4 4;
 .timescale -9 -12;
P_0x600003425d00 .param/l "CLKT" 1 4 7, +C4<00000000000000000000000000001010>;
P_0x600003425d40 .param/l "period" 1 4 8, +C4<00000000000000000000000000101000>;
v0x60000282af40_0 .var "clk", 0 0;
v0x60000282afd0_0 .var "enter", 0 0;
v0x60000282b060_0 .net "func", 3 0, L_0x600003124150;  1 drivers
v0x60000282b0f0_0 .net "reg_ctrl", 1 0, L_0x6000031241c0;  1 drivers
v0x60000282b180_0 .var "rst_n", 0 0;
v0x60000282b210_0 .var "sign", 0 0;
S_0x160005c80 .scope module, "I_ALU_CTRL" "ALU_ctrl" 4 32, 5 1 0, S_0x1600064a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enter";
    .port_info 3 /INPUT 1 "sign";
    .port_info 4 /OUTPUT 4 "func";
    .port_info 5 /OUTPUT 2 "reg_ctrl";
L_0x600003124150 .functor BUFZ 4, v0x60000282aeb0_0, C4<0000>, C4<0000>, C4<0000>;
L_0x6000031241c0 .functor BUFZ 2, v0x60000282aa30_0, C4<00>, C4<00>, C4<00>;
v0x60000282a880_0 .net "clk", 0 0, v0x60000282af40_0;  1 drivers
v0x60000282a910_0 .net "enter", 0 0, v0x60000282afd0_0;  1 drivers
v0x60000282a9a0_0 .net "func", 3 0, L_0x600003124150;  alias, 1 drivers
v0x60000282aa30_0 .var "i_reg", 1 0;
v0x60000282aac0_0 .var "last_enter", 0 0;
v0x60000282ab50_0 .var "last_sign", 0 0;
v0x60000282abe0_0 .var "next_i_reg", 1 0;
v0x60000282ac70_0 .var "next_state", 3 0;
v0x60000282ad00_0 .net "reg_ctrl", 1 0, L_0x6000031241c0;  alias, 1 drivers
v0x60000282ad90_0 .net "rst_n", 0 0, v0x60000282b180_0;  1 drivers
v0x60000282ae20_0 .net "sign", 0 0, v0x60000282b210_0;  1 drivers
v0x60000282aeb0_0 .var "state", 3 0;
E_0x600000f31b00 .event anyedge, v0x60000282ae20_0, v0x60000282a910_0;
E_0x600000f31b40/0 .event negedge, v0x60000282ad90_0;
E_0x600000f31b40/1 .event posedge, v0x60000282a880_0;
E_0x600000f31b40 .event/or E_0x600000f31b40/0, E_0x600000f31b40/1;
S_0x1600047f0 .scope module, "tb_ALU_top" "tb_ALU_top" 6 4;
 .timescale -9 -12;
P_0x600003425d80 .param/l "CLKT" 1 6 6, +C4<00000000000000000000000000001010>;
P_0x600003425dc0 .param/l "period" 1 6 8, +C4<00000000000000000000000000101000>;
v0x600002826e20_0 .net "anode", 7 0, L_0x600003125260;  1 drivers
v0x600002826eb0_0 .var "b_enter", 0 0;
v0x600002826f40_0 .var "b_sign", 0 0;
v0x600002826fd0_0 .var "clk", 0 0;
v0x600002827060_0 .var "rst_n", 0 0;
v0x6000028270f0_0 .net "sev_seg", 7 0, L_0x6000031251f0;  1 drivers
v0x600002827180_0 .var "sw_in", 7 0;
S_0x160005df0 .scope module, "I_ALU_TOP" "ALU_top" 6 32, 7 1 0, S_0x1600047f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "b_enter";
    .port_info 3 /INPUT 1 "b_sign";
    .port_info 4 /INPUT 8 "sw_in";
    .port_info 5 /OUTPUT 8 "sev_seg";
    .port_info 6 /OUTPUT 8 "anode";
    .port_info 7 /OUTPUT 8 "led_scancode_debug";
v0x600002826370_0 .net "A", 7 0, v0x600002824a20_0;  1 drivers
v0x600002826400_0 .net "B", 7 0, v0x600002824ab0_0;  1 drivers
L_0x148040130 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600002826490_0 .net *"_ivl_3", 3 0, L_0x148040130;  1 drivers
v0x600002826520_0 .net "anode", 7 0, L_0x600003125260;  alias, 1 drivers
v0x6000028265b0_0 .net "b_enter", 0 0, v0x600002826eb0_0;  1 drivers
v0x600002826640_0 .net "b_sign", 0 0, v0x600002826f40_0;  1 drivers
v0x6000028266d0_0 .net "clk", 0 0, v0x600002826fd0_0;  1 drivers
v0x600002826760_0 .net "d_enter", 0 0, L_0x600003124c40;  1 drivers
v0x6000028267f0_0 .net "d_sign", 0 0, L_0x600003124e70;  1 drivers
v0x600002826880_0 .net "led_scancode_debug", 7 0, L_0x600002b29360;  1 drivers
v0x600002826910_0 .net "rst_n", 0 0, v0x600002827060_0;  1 drivers
v0x6000028269a0_0 .net "sev_seg", 7 0, L_0x6000031251f0;  alias, 1 drivers
v0x600002826a30_0 .net "sw_in", 7 0, v0x600002827180_0;  1 drivers
v0x600002826ac0_0 .net "w_bcd_digit", 9 0, L_0x600002b292c0;  1 drivers
v0x600002826b50_0 .net "w_func", 3 0, v0x600002824510_0;  1 drivers
v0x600002826be0_0 .net "w_overflow", 0 0, L_0x600002b29220;  1 drivers
v0x600002826c70_0 .net "w_reg_ctrl", 1 0, L_0x600003124f50;  1 drivers
v0x600002826d00_0 .net "w_result", 7 0, L_0x600002b28fa0;  1 drivers
v0x600002826d90_0 .net "w_sign", 0 0, L_0x600003125110;  1 drivers
L_0x600002b29360 .concat [ 4 4 0 0], v0x600002824510_0, L_0x148040130;
S_0x160005f60 .scope module, "I_ALU" "ALU" 7 66, 3 1 0, S_0x160005df0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 4 "FN";
    .port_info 3 /OUTPUT 8 "result";
    .port_info 4 /OUTPUT 1 "overflow";
    .port_info 5 /OUTPUT 1 "sign";
L_0x600003125110 .functor BUFZ 1, v0x60000282bba0_0, C4<0>, C4<0>, C4<0>;
v0x60000282b570_0 .net "A", 7 0, v0x600002824a20_0;  alias, 1 drivers
v0x60000282b600_0 .var "ALU_Result", 8 0;
v0x60000282b690_0 .net "A_mod3", 7 0, L_0x6000031250a0;  1 drivers
v0x60000282b720_0 .var "A_sign", 8 0;
v0x60000282b7b0_0 .net "B", 7 0, v0x600002824ab0_0;  alias, 1 drivers
v0x60000282b840_0 .net "FN", 3 0, v0x600002824510_0;  alias, 1 drivers
v0x60000282b8d0_0 .net *"_ivl_10", 8 0, L_0x600002b290e0;  1 drivers
L_0x1480400a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000282b960_0 .net/2u *"_ivl_4", 0 0, L_0x1480400a0;  1 drivers
v0x60000282b9f0_0 .net *"_ivl_6", 8 0, L_0x600002b29040;  1 drivers
L_0x1480400e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000282ba80_0 .net/2u *"_ivl_8", 0 0, L_0x1480400e8;  1 drivers
v0x60000282bb10_0 .net "overflow", 0 0, L_0x600002b29220;  alias, 1 drivers
v0x60000282bba0_0 .var "pn", 0 0;
v0x60000282bc30_0 .net "result", 7 0, L_0x600002b28fa0;  alias, 1 drivers
v0x60000282bcc0_0 .net "sign", 0 0, L_0x600003125110;  alias, 1 drivers
v0x60000282bd50_0 .net "tmp", 8 0, L_0x600002b29180;  1 drivers
E_0x600000f31c00/0 .event anyedge, v0x60000282b840_0, v0x60000282b3c0_0, v0x60000282b7b0_0, v0x60000282b450_0;
E_0x600000f31c00/1 .event anyedge, v0x60000282b720_0, v0x60000282b600_0;
E_0x600000f31c00 .event/or E_0x600000f31c00/0, E_0x600000f31c00/1;
L_0x600002b28f00 .part v0x600002824510_0, 3, 1;
L_0x600002b28fa0 .part v0x60000282b600_0, 0, 8;
L_0x600002b29040 .concat [ 8 1 0 0], v0x600002824a20_0, L_0x1480400a0;
L_0x600002b290e0 .concat [ 8 1 0 0], v0x600002824ab0_0, L_0x1480400e8;
L_0x600002b29180 .arith/sum 9, L_0x600002b29040, L_0x600002b290e0;
L_0x600002b29220 .part v0x60000282b600_0, 8, 1;
S_0x1600060d0 .scope module, "my_mod3" "mod3_alg" 3 19, 3 91 0, S_0x160005f60;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "mod_in";
    .port_info 1 /INPUT 1 "sign_in";
    .port_info 2 /OUTPUT 8 "mod_out";
L_0x6000031250a0 .functor BUFZ 8, v0x60000282b330_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x60000282b330_0 .var "mod3", 7 0;
v0x60000282b3c0_0 .net "mod_in", 7 0, v0x600002824a20_0;  alias, 1 drivers
v0x60000282b450_0 .net "mod_out", 7 0, L_0x6000031250a0;  alias, 1 drivers
v0x60000282b4e0_0 .net "sign_in", 0 0, L_0x600002b28f00;  1 drivers
S_0x160004e50 .scope module, "I_ALU_CTRL" "ALU_ctrl" 7 44, 5 1 0, S_0x160005df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enter";
    .port_info 3 /INPUT 1 "sign";
    .port_info 4 /OUTPUT 4 "func";
    .port_info 5 /OUTPUT 2 "reg_ctrl";
L_0x600003124f50 .functor BUFZ 2, v0x600002824090_0, C4<00>, C4<00>, C4<00>;
v0x60000282be70_0 .net "clk", 0 0, v0x600002826fd0_0;  alias, 1 drivers
v0x60000282bf00_0 .net "enter", 0 0, L_0x600003124c40;  alias, 1 drivers
v0x600002824000_0 .net "func", 3 0, v0x600002824510_0;  alias, 1 drivers
v0x600002824090_0 .var "i_reg", 1 0;
v0x600002824120_0 .var "last_enter", 0 0;
v0x6000028241b0_0 .var "last_sign", 0 0;
v0x600002824240_0 .var "next_i_reg", 1 0;
v0x6000028242d0_0 .var "next_state", 3 0;
v0x600002824360_0 .net "reg_ctrl", 1 0, L_0x600003124f50;  alias, 1 drivers
v0x6000028243f0_0 .net "rst_n", 0 0, v0x600002827060_0;  alias, 1 drivers
v0x600002824480_0 .net "sign", 0 0, L_0x600003124e70;  alias, 1 drivers
v0x600002824510_0 .var "state", 3 0;
E_0x600000f31c40 .event anyedge, v0x600002824480_0, v0x60000282bf00_0;
E_0x600000f31c80/0 .event negedge, v0x6000028243f0_0;
E_0x600000f31c80/1 .event posedge, v0x60000282be70_0;
E_0x600000f31c80 .event/or E_0x600000f31c80/0, E_0x600000f31c80/1;
S_0x160004fc0 .scope module, "I_BINARY_TO_BCD" "binary_to_bcd" 7 78, 8 1 0, S_0x160005df0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "binary_in";
    .port_info 1 /OUTPUT 10 "bcd_out";
v0x6000028245a0_0 .net "bcd_out", 9 0, L_0x600002b292c0;  alias, 1 drivers
v0x600002824630_0 .net "binary_in", 7 0, L_0x600002b28fa0;  alias, 1 drivers
v0x6000028246c0_0 .var "i", 3 0;
v0x600002824750_0 .var "reg_bcd_out", 11 0;
E_0x600000f31cc0 .event anyedge, v0x60000282bc30_0;
L_0x600002b292c0 .part v0x600002824750_0, 0, 10;
S_0x160005130 .scope module, "I_REG_UPDATER" "reg_updater" 7 55, 9 1 0, S_0x160005df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 2 "reg_ctrl";
    .port_info 3 /INPUT 8 "sw_input";
    .port_info 4 /OUTPUT 8 "A";
    .port_info 5 /OUTPUT 8 "B";
v0x600002824870_0 .net "A", 7 0, v0x600002824a20_0;  alias, 1 drivers
v0x600002824900_0 .net "B", 7 0, v0x600002824ab0_0;  alias, 1 drivers
v0x600002824990_0 .net "clk", 0 0, v0x600002826fd0_0;  alias, 1 drivers
v0x600002824a20_0 .var "r_A", 7 0;
v0x600002824ab0_0 .var "r_B", 7 0;
v0x600002824b40_0 .net "reg_ctrl", 1 0, L_0x600003124f50;  alias, 1 drivers
v0x600002824bd0_0 .net "rst_n", 0 0, v0x600002827060_0;  alias, 1 drivers
v0x600002824c60_0 .net "sw_input", 7 0, v0x600002827180_0;  alias, 1 drivers
E_0x600000f31d00 .event anyedge, v0x600002824c60_0, v0x6000028243f0_0, v0x600002824360_0;
S_0x1600052a0 .scope module, "I_SEVEN_SEGMENT_DRIVER" "seven_segment_driver" 7 86, 10 2 0, S_0x160005df0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 10 "BCD_digit";
    .port_info 3 /INPUT 1 "sign";
    .port_info 4 /INPUT 1 "overflow";
    .port_info 5 /OUTPUT 8 "digit_anode";
    .port_info 6 /OUTPUT 8 "segment";
L_0x6000031251f0 .functor BUFZ 8, v0x600002824d80_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600003125260 .functor NOT 8, v0x6000028253b0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x600002824ea0_0 .net "BCD_digit", 9 0, L_0x600002b292c0;  alias, 1 drivers
v0x600002824f30_0 .net "clk", 0 0, v0x600002826fd0_0;  alias, 1 drivers
v0x600002824fc0_0 .net "digit_anode", 7 0, L_0x600003125260;  alias, 1 drivers
v0x600002825050_0 .net "led_out", 7 0, v0x600002824d80_0;  1 drivers
v0x6000028250e0_0 .net "overflow", 0 0, L_0x600002b29220;  alias, 1 drivers
v0x600002825170_0 .var "routed_vals", 3 0;
v0x600002825200_0 .net "rst_n", 0 0, v0x600002827060_0;  alias, 1 drivers
v0x600002825290_0 .net "segment", 7 0, L_0x6000031251f0;  alias, 1 drivers
v0x600002825320_0 .var "segment_counter", 31 0;
v0x6000028253b0_0 .var "segment_state", 7 0;
v0x600002825440_0 .net "sign", 0 0, L_0x600003125110;  alias, 1 drivers
E_0x600000f31e40 .event anyedge, v0x6000028253b0_0, v0x6000028245a0_0, v0x60000282bcc0_0, v0x60000282bb10_0;
S_0x160005410 .scope module, "my_converter" "sc_to_seven_seg" 10 17, 10 62 0, S_0x1600052a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "BCD_digit";
    .port_info 1 /OUTPUT 8 "led_out";
v0x600002824cf0_0 .net "BCD_digit", 3 0, v0x600002825170_0;  1 drivers
v0x600002824d80_0 .var "int_seven_segment_number", 7 0;
v0x600002824e10_0 .net "led_out", 7 0, v0x600002824d80_0;  alias, 1 drivers
E_0x600000f31e80 .event anyedge, v0x600002824cf0_0;
S_0x160007660 .scope module, "enter_debouncer" "debouncer" 7 26, 11 1 0, S_0x160005df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "button_in";
    .port_info 2 /INPUT 1 "rst_n";
    .port_info 3 /OUTPUT 1 "button_out";
L_0x600003124930 .functor XNOR 1, v0x600002825680_0, v0x6000028257a0_0, C4<0>, C4<0>;
L_0x600003124af0 .functor NOT 1, L_0x600003124930, C4<0>, C4<0>, C4<0>;
L_0x600003124b60 .functor AND 1, L_0x600003124af0, L_0x600002b28b40, C4<1>, C4<1>;
L_0x600003124bd0 .functor NOT 1, v0x600002825680_0, C4<0>, C4<0>, C4<0>;
L_0x600003124c40 .functor AND 1, L_0x600003124b60, L_0x600003124bd0, C4<1>, C4<1>;
v0x6000028254d0_0 .var "PB_cnt", 15 0;
v0x600002825560_0 .net "PB_cnt_max", 0 0, L_0x600002b28b40;  1 drivers
v0x6000028255f0_0 .net "PB_idle", 0 0, L_0x600003124930;  1 drivers
v0x600002825680_0 .var "PB_state", 0 0;
v0x600002825710_0 .var "PB_sync_0", 0 0;
v0x6000028257a0_0 .var "PB_sync_1", 0 0;
v0x600002825830_0 .net *"_ivl_4", 0 0, L_0x600003124af0;  1 drivers
v0x6000028258c0_0 .net *"_ivl_6", 0 0, L_0x600003124b60;  1 drivers
v0x600002825950_0 .net *"_ivl_8", 0 0, L_0x600003124bd0;  1 drivers
v0x6000028259e0_0 .net "button_in", 0 0, v0x600002826eb0_0;  alias, 1 drivers
v0x600002825a70_0 .net "button_out", 0 0, L_0x600003124c40;  alias, 1 drivers
v0x600002825b00_0 .net "clk", 0 0, v0x600002826fd0_0;  alias, 1 drivers
v0x600002825b90_0 .net "rst_n", 0 0, v0x600002827060_0;  alias, 1 drivers
E_0x600000f31e00 .event posedge, v0x60000282be70_0;
L_0x600002b28b40 .reduce/and v0x6000028254d0_0;
S_0x1600077d0 .scope module, "sign_debouncer" "debouncer" 7 35, 11 1 0, S_0x160005df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "button_in";
    .port_info 2 /INPUT 1 "rst_n";
    .port_info 3 /OUTPUT 1 "button_out";
L_0x600003124cb0 .functor XNOR 1, v0x600002825dd0_0, v0x600002825ef0_0, C4<0>, C4<0>;
L_0x600003124d20 .functor NOT 1, L_0x600003124cb0, C4<0>, C4<0>, C4<0>;
L_0x600003124d90 .functor AND 1, L_0x600003124d20, L_0x600002b28e60, C4<1>, C4<1>;
L_0x600003124e00 .functor NOT 1, v0x600002825dd0_0, C4<0>, C4<0>, C4<0>;
L_0x600003124e70 .functor AND 1, L_0x600003124d90, L_0x600003124e00, C4<1>, C4<1>;
v0x600002825c20_0 .var "PB_cnt", 15 0;
v0x600002825cb0_0 .net "PB_cnt_max", 0 0, L_0x600002b28e60;  1 drivers
v0x600002825d40_0 .net "PB_idle", 0 0, L_0x600003124cb0;  1 drivers
v0x600002825dd0_0 .var "PB_state", 0 0;
v0x600002825e60_0 .var "PB_sync_0", 0 0;
v0x600002825ef0_0 .var "PB_sync_1", 0 0;
v0x600002825f80_0 .net *"_ivl_4", 0 0, L_0x600003124d20;  1 drivers
v0x600002826010_0 .net *"_ivl_6", 0 0, L_0x600003124d90;  1 drivers
v0x6000028260a0_0 .net *"_ivl_8", 0 0, L_0x600003124e00;  1 drivers
v0x600002826130_0 .net "button_in", 0 0, v0x600002826f40_0;  alias, 1 drivers
v0x6000028261c0_0 .net "button_out", 0 0, L_0x600003124e70;  alias, 1 drivers
v0x600002826250_0 .net "clk", 0 0, v0x600002826fd0_0;  alias, 1 drivers
v0x6000028262e0_0 .net "rst_n", 0 0, v0x600002827060_0;  alias, 1 drivers
L_0x600002b28e60 .reduce/and v0x600002825c20_0;
S_0x160004960 .scope module, "tb_binary_to_bcd" "tb_binary_to_bcd" 12 6;
 .timescale -9 -12;
P_0x600003425e00 .param/l "CLKT" 1 12 8, +C4<00000000000000000000000000001010>;
P_0x600003425e40 .param/l "period" 1 12 9, +C4<00000000000000000000000000101000>;
v0x600002827450_0 .var "Clk", 0 0;
v0x6000028274e0_0 .var "Rst_n", 0 0;
v0x600002827570_0 .net "bcd_out", 9 0, L_0x600002b29400;  1 drivers
v0x600002827600_0 .var "binary_in", 7 0;
S_0x160007940 .scope module, "I_BINARY_TO_BCD" "binary_to_bcd" 12 38, 8 1 0, S_0x160004960;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "binary_in";
    .port_info 1 /OUTPUT 10 "bcd_out";
v0x600002827210_0 .net "bcd_out", 9 0, L_0x600002b29400;  alias, 1 drivers
v0x6000028272a0_0 .net "binary_in", 7 0, v0x600002827600_0;  1 drivers
v0x600002827330_0 .var "i", 3 0;
v0x6000028273c0_0 .var "reg_bcd_out", 11 0;
E_0x600000f322c0 .event anyedge, v0x6000028272a0_0;
L_0x600002b29400 .part v0x6000028273c0_0, 0, 10;
S_0x160006f20 .scope module, "tb_reg_updater" "tb_reg_updater" 13 4;
 .timescale -9 -12;
P_0x600003426000 .param/l "CLKT" 1 13 6, +C4<00000000000000000000000000001010>;
P_0x600003426040 .param/l "period" 1 13 7, +C4<00000000000000000000000000101000>;
v0x600002827ba0_0 .net "A", 7 0, L_0x6000031252d0;  1 drivers
v0x600002827c30_0 .net "B", 7 0, L_0x600003125340;  1 drivers
v0x600002827cc0_0 .var "clk", 0 0;
v0x600002827d50_0 .var "reg_ctrl", 1 0;
v0x600002827de0_0 .var "rst_n", 0 0;
v0x600002827e70_0 .var "sw_input", 7 0;
S_0x160007ab0 .scope module, "I_REG_UPDATER" "reg_updater" 13 30, 9 1 0, S_0x160006f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 2 "reg_ctrl";
    .port_info 3 /INPUT 8 "sw_input";
    .port_info 4 /OUTPUT 8 "A";
    .port_info 5 /OUTPUT 8 "B";
L_0x6000031252d0 .functor BUFZ 8, v0x6000028278d0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600003125340 .functor BUFZ 8, v0x600002827960_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x600002827720_0 .net "A", 7 0, L_0x6000031252d0;  alias, 1 drivers
v0x6000028277b0_0 .net "B", 7 0, L_0x600003125340;  alias, 1 drivers
v0x600002827840_0 .net "clk", 0 0, v0x600002827cc0_0;  1 drivers
v0x6000028278d0_0 .var "r_A", 7 0;
v0x600002827960_0 .var "r_B", 7 0;
v0x6000028279f0_0 .net "reg_ctrl", 1 0, v0x600002827d50_0;  1 drivers
v0x600002827a80_0 .net "rst_n", 0 0, v0x600002827de0_0;  1 drivers
v0x600002827b10_0 .net "sw_input", 7 0, v0x600002827e70_0;  1 drivers
E_0x600000f32300 .event anyedge, v0x600002827b10_0, v0x600002827a80_0, v0x6000028279f0_0;
    .scope S_0x160007090;
T_0 ;
    %wait E_0x600000f31a40;
    %load/vec4 v0x600002829e60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %load/vec4 v0x600002829b90_0;
    %pad/u 9;
    %load/vec4 v0x600002829dd0_0;
    %pad/u 9;
    %add;
    %store/vec4 v0x600002829c20_0, 0, 9;
    %jmp T_0.9;
T_0.0 ;
    %load/vec4 v0x600002829b90_0;
    %pad/u 9;
    %store/vec4 v0x600002829c20_0, 0, 9;
    %jmp T_0.9;
T_0.1 ;
    %load/vec4 v0x600002829dd0_0;
    %pad/u 9;
    %store/vec4 v0x600002829c20_0, 0, 9;
    %jmp T_0.9;
T_0.2 ;
    %load/vec4 v0x600002829b90_0;
    %pad/u 9;
    %load/vec4 v0x600002829dd0_0;
    %pad/u 9;
    %add;
    %store/vec4 v0x600002829c20_0, 0, 9;
    %jmp T_0.9;
T_0.3 ;
    %load/vec4 v0x600002829b90_0;
    %pad/u 9;
    %load/vec4 v0x600002829dd0_0;
    %pad/u 9;
    %sub;
    %store/vec4 v0x600002829c20_0, 0, 9;
    %jmp T_0.9;
T_0.4 ;
    %load/vec4 v0x600002829cb0_0;
    %pad/u 9;
    %store/vec4 v0x600002829c20_0, 0, 9;
    %jmp T_0.9;
T_0.5 ;
    %load/vec4 v0x600002829b90_0;
    %pad/u 9;
    %load/vec4 v0x600002829dd0_0;
    %pad/u 9;
    %add;
    %store/vec4 v0x600002829d40_0, 0, 9;
    %load/vec4 v0x600002829d40_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.10, 4;
    %load/vec4 v0x600002829b90_0;
    %pad/u 9;
    %load/vec4 v0x600002829dd0_0;
    %pad/u 9;
    %add;
    %inv;
    %addi 1, 0, 9;
    %store/vec4 v0x600002829c20_0, 0, 9;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000282a1c0_0, 0;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v0x600002829b90_0;
    %pad/u 9;
    %load/vec4 v0x600002829dd0_0;
    %pad/u 9;
    %add;
    %store/vec4 v0x600002829c20_0, 0, 9;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000282a1c0_0, 0;
T_0.11 ;
    %jmp T_0.9;
T_0.6 ;
    %load/vec4 v0x600002829b90_0;
    %pad/u 9;
    %load/vec4 v0x600002829dd0_0;
    %pad/u 9;
    %sub;
    %store/vec4 v0x600002829d40_0, 0, 9;
    %load/vec4 v0x600002829d40_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.12, 4;
    %load/vec4 v0x600002829b90_0;
    %pad/u 9;
    %load/vec4 v0x600002829dd0_0;
    %pad/u 9;
    %sub;
    %inv;
    %addi 1, 0, 9;
    %store/vec4 v0x600002829c20_0, 0, 9;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000282a1c0_0, 0;
    %jmp T_0.13;
T_0.12 ;
    %load/vec4 v0x600002829b90_0;
    %pad/u 9;
    %load/vec4 v0x600002829dd0_0;
    %pad/u 9;
    %sub;
    %store/vec4 v0x600002829c20_0, 0, 9;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000282a1c0_0, 0;
T_0.13 ;
    %jmp T_0.9;
T_0.7 ;
    %load/vec4 v0x600002829cb0_0;
    %pad/u 9;
    %store/vec4 v0x600002829c20_0, 0, 9;
    %jmp T_0.9;
T_0.9 ;
    %pop/vec4 1;
    %load/vec4 v0x600002829e60_0;
    %cmpi/e 10, 0, 4;
    %jmp/1 T_0.17, 4;
    %flag_mov 9, 4;
    %load/vec4 v0x600002829e60_0;
    %cmpi/e 11, 0, 4;
    %flag_or 4, 9;
T_0.17;
    %flag_get/vec4 4;
    %jmp/1 T_0.16, 4;
    %load/vec4 v0x600002829e60_0;
    %pushi/vec4 12, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_0.16;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.14, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000282a1c0_0, 0;
    %jmp T_0.15;
T_0.14 ;
    %load/vec4 v0x600002829e60_0;
    %cmpi/e 10, 0, 4;
    %jmp/0xz  T_0.18, 4;
    %load/vec4 v0x600002829b90_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.24, 4;
    %load/vec4 v0x600002829dd0_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.24;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.23, 9;
    %load/vec4 v0x600002829c20_0;
    %parti/s 1, 8, 5;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.23;
    %flag_set/vec4 8;
    %jmp/1 T_0.22, 8;
    %load/vec4 v0x600002829b90_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.26, 4;
    %load/vec4 v0x600002829dd0_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.26;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.25, 10;
    %load/vec4 v0x600002829c20_0;
    %parti/s 1, 8, 5;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.25;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.22;
    %jmp/0xz  T_0.20, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002829c20_0, 4, 1;
    %jmp T_0.21;
T_0.20 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002829c20_0, 4, 1;
T_0.21 ;
    %jmp T_0.19;
T_0.18 ;
    %load/vec4 v0x600002829e60_0;
    %cmpi/e 11, 0, 4;
    %jmp/0xz  T_0.27, 4;
    %load/vec4 v0x600002829b90_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.33, 4;
    %load/vec4 v0x600002829dd0_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.33;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.32, 9;
    %load/vec4 v0x600002829c20_0;
    %parti/s 1, 8, 5;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.32;
    %flag_set/vec4 8;
    %jmp/1 T_0.31, 8;
    %load/vec4 v0x600002829b90_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.35, 4;
    %load/vec4 v0x600002829dd0_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.35;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.34, 10;
    %load/vec4 v0x600002829c20_0;
    %parti/s 1, 8, 5;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.34;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.31;
    %jmp/0xz  T_0.29, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002829c20_0, 4, 1;
    %jmp T_0.30;
T_0.29 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002829c20_0, 4, 1;
T_0.30 ;
T_0.27 ;
T_0.19 ;
T_0.15 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x1600069e0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000282a5b0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x60000282a400_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x60000282a490_0, 0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x60000282a520_0, 0, 4;
    %end;
    .thread T_1;
    .scope S_0x1600069e0;
T_2 ;
    %delay 5000, 0;
    %load/vec4 v0x60000282a5b0_0;
    %inv;
    %store/vec4 v0x60000282a5b0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1600069e0;
T_3 ;
    %vpi_call 2 46 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 47 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x1600069e0 {0 0 0};
    %pushi/vec4 5, 0, 8;
    %assign/vec4 v0x60000282a400_0, 0;
    %pushi/vec4 3, 0, 8;
    %assign/vec4 v0x60000282a490_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60000282a520_0, 0;
    %delay 40000, 0;
    %pushi/vec4 9, 0, 8;
    %assign/vec4 v0x60000282a400_0, 0;
    %pushi/vec4 3, 0, 8;
    %assign/vec4 v0x60000282a490_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000282a520_0, 0;
    %delay 40000, 0;
    %pushi/vec4 17, 0, 8;
    %assign/vec4 v0x60000282a400_0, 0;
    %pushi/vec4 145, 0, 8;
    %assign/vec4 v0x60000282a490_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x60000282a520_0, 0;
    %delay 40000, 0;
    %pushi/vec4 145, 0, 8;
    %assign/vec4 v0x60000282a400_0, 0;
    %pushi/vec4 124, 0, 8;
    %assign/vec4 v0x60000282a490_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x60000282a520_0, 0;
    %delay 40000, 0;
    %pushi/vec4 148, 0, 8;
    %assign/vec4 v0x60000282a400_0, 0;
    %pushi/vec4 249, 0, 8;
    %assign/vec4 v0x60000282a490_0, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x60000282a520_0, 0;
    %delay 40000, 0;
    %pushi/vec4 254, 0, 8;
    %assign/vec4 v0x60000282a400_0, 0;
    %pushi/vec4 7, 0, 8;
    %assign/vec4 v0x60000282a490_0, 0;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x60000282a520_0, 0;
    %delay 40000, 0;
    %pushi/vec4 35, 0, 8;
    %assign/vec4 v0x60000282a400_0, 0;
    %pushi/vec4 99, 0, 8;
    %assign/vec4 v0x60000282a490_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x60000282a520_0, 0;
    %delay 40000, 0;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x60000282a400_0, 0;
    %pushi/vec4 104, 0, 8;
    %assign/vec4 v0x60000282a490_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x60000282a520_0, 0;
    %delay 40000, 0;
    %pushi/vec4 3, 0, 8;
    %assign/vec4 v0x60000282a400_0, 0;
    %pushi/vec4 45, 0, 8;
    %assign/vec4 v0x60000282a490_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x60000282a520_0, 0;
    %delay 40000, 0;
    %pushi/vec4 85, 0, 8;
    %assign/vec4 v0x60000282a400_0, 0;
    %pushi/vec4 36, 0, 8;
    %assign/vec4 v0x60000282a490_0, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x60000282a520_0, 0;
    %delay 40000, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000282a400_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000282a490_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x60000282a520_0, 0;
    %delay 40000, 0;
    %vpi_call 2 117 "$display", "@%0d: ALU TEST PASSED", $time {0 0 0};
    %vpi_call 2 118 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x160005c80;
T_4 ;
    %wait E_0x600000f31b40;
    %load/vec4 v0x60000282ad90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60000282aeb0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60000282aa30_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x60000282ac70_0;
    %assign/vec4 v0x60000282aeb0_0, 0;
    %load/vec4 v0x60000282abe0_0;
    %assign/vec4 v0x60000282aa30_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x160005c80;
T_5 ;
    %wait E_0x600000f31b00;
    %load/vec4 v0x60000282aeb0_0;
    %store/vec4 v0x60000282ac70_0, 0, 4;
    %load/vec4 v0x60000282aa30_0;
    %store/vec4 v0x60000282abe0_0, 0, 2;
    %load/vec4 v0x60000282a910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x60000282aeb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x60000282ac70_0, 0, 4;
    %jmp T_5.11;
T_5.2 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x60000282ac70_0, 0, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x60000282abe0_0, 0, 2;
    %jmp T_5.11;
T_5.3 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x60000282ac70_0, 0, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x60000282abe0_0, 0, 2;
    %jmp T_5.11;
T_5.4 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x60000282ac70_0, 0, 4;
    %jmp T_5.11;
T_5.5 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x60000282ac70_0, 0, 4;
    %jmp T_5.11;
T_5.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x60000282ac70_0, 0, 4;
    %jmp T_5.11;
T_5.7 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x60000282ac70_0, 0, 4;
    %jmp T_5.11;
T_5.8 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x60000282ac70_0, 0, 4;
    %jmp T_5.11;
T_5.9 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x60000282ac70_0, 0, 4;
    %jmp T_5.11;
T_5.11 ;
    %pop/vec4 1;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x60000282ae20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %load/vec4 v0x60000282aeb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.14, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.16, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_5.17, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_5.18, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_5.19, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_5.20, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_5.21, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x60000282ac70_0, 0, 4;
    %jmp T_5.23;
T_5.14 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x60000282ac70_0, 0, 4;
    %jmp T_5.23;
T_5.15 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x60000282ac70_0, 0, 4;
    %jmp T_5.23;
T_5.16 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x60000282ac70_0, 0, 4;
    %jmp T_5.23;
T_5.17 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x60000282ac70_0, 0, 4;
    %jmp T_5.23;
T_5.18 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x60000282ac70_0, 0, 4;
    %jmp T_5.23;
T_5.19 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x60000282ac70_0, 0, 4;
    %jmp T_5.23;
T_5.20 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x60000282ac70_0, 0, 4;
    %jmp T_5.23;
T_5.21 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x60000282ac70_0, 0, 4;
    %jmp T_5.23;
T_5.23 ;
    %pop/vec4 1;
    %jmp T_5.13;
T_5.12 ;
    %load/vec4 v0x60000282aeb0_0;
    %store/vec4 v0x60000282ac70_0, 0, 4;
    %load/vec4 v0x60000282aa30_0;
    %store/vec4 v0x60000282abe0_0, 0, 2;
T_5.13 ;
T_5.1 ;
    %load/vec4 v0x60000282a910_0;
    %store/vec4 v0x60000282aac0_0, 0, 1;
    %load/vec4 v0x60000282ae20_0;
    %store/vec4 v0x60000282ab50_0, 0, 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x1600064a0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000282af40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000282b180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000282afd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000282b210_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x1600064a0;
T_7 ;
    %delay 5000, 0;
    %load/vec4 v0x60000282af40_0;
    %inv;
    %store/vec4 v0x60000282af40_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0x1600064a0;
T_8 ;
    %vpi_call 4 45 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 4 46 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x1600064a0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000282b180_0, 0;
    %delay 40000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000282b180_0, 0;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000282afd0_0, 0;
    %delay 40000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000282afd0_0, 0;
    %delay 40000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000282afd0_0, 0;
    %delay 40000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000282afd0_0, 0;
    %delay 40000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000282afd0_0, 0;
    %delay 40000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000282afd0_0, 0;
    %delay 40000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000282b210_0, 0;
    %delay 40000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000282b210_0, 0;
    %delay 40000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000282afd0_0, 0;
    %delay 40000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000282afd0_0, 0;
    %delay 40000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000282afd0_0, 0;
    %delay 40000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000282afd0_0, 0;
    %delay 40000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000282afd0_0, 0;
    %delay 40000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000282afd0_0, 0;
    %delay 40000, 0;
    %vpi_call 4 88 "$display", "@%0d: TEST PASSED", $time {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x160007660;
T_9 ;
    %wait E_0x600000f31e00;
    %load/vec4 v0x6000028259e0_0;
    %assign/vec4 v0x600002825710_0, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_0x160007660;
T_10 ;
    %wait E_0x600000f31e00;
    %load/vec4 v0x600002825710_0;
    %assign/vec4 v0x6000028257a0_0, 0;
    %jmp T_10;
    .thread T_10;
    .scope S_0x160007660;
T_11 ;
    %wait E_0x600000f31e00;
    %load/vec4 v0x6000028255f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000028254d0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x6000028254d0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x6000028254d0_0, 0;
    %load/vec4 v0x600002825560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x600002825680_0;
    %inv;
    %assign/vec4 v0x600002825680_0, 0;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x1600077d0;
T_12 ;
    %wait E_0x600000f31e00;
    %load/vec4 v0x600002826130_0;
    %assign/vec4 v0x600002825e60_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0x1600077d0;
T_13 ;
    %wait E_0x600000f31e00;
    %load/vec4 v0x600002825e60_0;
    %assign/vec4 v0x600002825ef0_0, 0;
    %jmp T_13;
    .thread T_13;
    .scope S_0x1600077d0;
T_14 ;
    %wait E_0x600000f31e00;
    %load/vec4 v0x600002825d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600002825c20_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x600002825c20_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x600002825c20_0, 0;
    %load/vec4 v0x600002825cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x600002825dd0_0;
    %inv;
    %assign/vec4 v0x600002825dd0_0, 0;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x160004e50;
T_15 ;
    %wait E_0x600000f31c80;
    %load/vec4 v0x6000028243f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600002824510_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002824090_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x6000028242d0_0;
    %assign/vec4 v0x600002824510_0, 0;
    %load/vec4 v0x600002824240_0;
    %assign/vec4 v0x600002824090_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x160004e50;
T_16 ;
    %wait E_0x600000f31c40;
    %load/vec4 v0x600002824510_0;
    %store/vec4 v0x6000028242d0_0, 0, 4;
    %load/vec4 v0x600002824090_0;
    %store/vec4 v0x600002824240_0, 0, 2;
    %load/vec4 v0x60000282bf00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x600002824510_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_16.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_16.6, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_16.7, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_16.8, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_16.9, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6000028242d0_0, 0, 4;
    %jmp T_16.11;
T_16.2 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x6000028242d0_0, 0, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x600002824240_0, 0, 2;
    %jmp T_16.11;
T_16.3 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x6000028242d0_0, 0, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x600002824240_0, 0, 2;
    %jmp T_16.11;
T_16.4 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x6000028242d0_0, 0, 4;
    %jmp T_16.11;
T_16.5 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x6000028242d0_0, 0, 4;
    %jmp T_16.11;
T_16.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x6000028242d0_0, 0, 4;
    %jmp T_16.11;
T_16.7 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x6000028242d0_0, 0, 4;
    %jmp T_16.11;
T_16.8 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x6000028242d0_0, 0, 4;
    %jmp T_16.11;
T_16.9 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x6000028242d0_0, 0, 4;
    %jmp T_16.11;
T_16.11 ;
    %pop/vec4 1;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x600002824480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.12, 8;
    %load/vec4 v0x600002824510_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_16.14, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_16.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_16.16, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_16.17, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_16.18, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_16.19, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_16.20, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_16.21, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6000028242d0_0, 0, 4;
    %jmp T_16.23;
T_16.14 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6000028242d0_0, 0, 4;
    %jmp T_16.23;
T_16.15 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x6000028242d0_0, 0, 4;
    %jmp T_16.23;
T_16.16 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x6000028242d0_0, 0, 4;
    %jmp T_16.23;
T_16.17 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x6000028242d0_0, 0, 4;
    %jmp T_16.23;
T_16.18 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x6000028242d0_0, 0, 4;
    %jmp T_16.23;
T_16.19 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x6000028242d0_0, 0, 4;
    %jmp T_16.23;
T_16.20 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x6000028242d0_0, 0, 4;
    %jmp T_16.23;
T_16.21 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x6000028242d0_0, 0, 4;
    %jmp T_16.23;
T_16.23 ;
    %pop/vec4 1;
    %jmp T_16.13;
T_16.12 ;
    %load/vec4 v0x600002824510_0;
    %store/vec4 v0x6000028242d0_0, 0, 4;
    %load/vec4 v0x600002824090_0;
    %store/vec4 v0x600002824240_0, 0, 2;
T_16.13 ;
T_16.1 ;
    %load/vec4 v0x60000282bf00_0;
    %store/vec4 v0x600002824120_0, 0, 1;
    %load/vec4 v0x600002824480_0;
    %store/vec4 v0x6000028241b0_0, 0, 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x160005130;
T_17 ;
    %wait E_0x600000f31d00;
    %load/vec4 v0x600002824bd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002824a20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002824ab0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x600002824b40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %load/vec4 v0x600002824a20_0;
    %assign/vec4 v0x600002824a20_0, 0;
    %load/vec4 v0x600002824ab0_0;
    %assign/vec4 v0x600002824ab0_0, 0;
    %jmp T_17.5;
T_17.2 ;
    %load/vec4 v0x600002824c60_0;
    %assign/vec4 v0x600002824a20_0, 0;
    %jmp T_17.5;
T_17.3 ;
    %load/vec4 v0x600002824c60_0;
    %assign/vec4 v0x600002824ab0_0, 0;
    %jmp T_17.5;
T_17.5 ;
    %pop/vec4 1;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x160005f60;
T_18 ;
    %wait E_0x600000f31c00;
    %load/vec4 v0x60000282b840_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_18.4, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_18.5, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_18.6, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_18.7, 6;
    %load/vec4 v0x60000282b570_0;
    %pad/u 9;
    %load/vec4 v0x60000282b7b0_0;
    %pad/u 9;
    %add;
    %store/vec4 v0x60000282b600_0, 0, 9;
    %jmp T_18.9;
T_18.0 ;
    %load/vec4 v0x60000282b570_0;
    %pad/u 9;
    %store/vec4 v0x60000282b600_0, 0, 9;
    %jmp T_18.9;
T_18.1 ;
    %load/vec4 v0x60000282b7b0_0;
    %pad/u 9;
    %store/vec4 v0x60000282b600_0, 0, 9;
    %jmp T_18.9;
T_18.2 ;
    %load/vec4 v0x60000282b570_0;
    %pad/u 9;
    %load/vec4 v0x60000282b7b0_0;
    %pad/u 9;
    %add;
    %store/vec4 v0x60000282b600_0, 0, 9;
    %jmp T_18.9;
T_18.3 ;
    %load/vec4 v0x60000282b570_0;
    %pad/u 9;
    %load/vec4 v0x60000282b7b0_0;
    %pad/u 9;
    %sub;
    %store/vec4 v0x60000282b600_0, 0, 9;
    %jmp T_18.9;
T_18.4 ;
    %load/vec4 v0x60000282b690_0;
    %pad/u 9;
    %store/vec4 v0x60000282b600_0, 0, 9;
    %jmp T_18.9;
T_18.5 ;
    %load/vec4 v0x60000282b570_0;
    %pad/u 9;
    %load/vec4 v0x60000282b7b0_0;
    %pad/u 9;
    %add;
    %store/vec4 v0x60000282b720_0, 0, 9;
    %load/vec4 v0x60000282b720_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_18.10, 4;
    %load/vec4 v0x60000282b570_0;
    %pad/u 9;
    %load/vec4 v0x60000282b7b0_0;
    %pad/u 9;
    %add;
    %inv;
    %addi 1, 0, 9;
    %store/vec4 v0x60000282b600_0, 0, 9;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000282bba0_0, 0;
    %jmp T_18.11;
T_18.10 ;
    %load/vec4 v0x60000282b570_0;
    %pad/u 9;
    %load/vec4 v0x60000282b7b0_0;
    %pad/u 9;
    %add;
    %store/vec4 v0x60000282b600_0, 0, 9;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000282bba0_0, 0;
T_18.11 ;
    %jmp T_18.9;
T_18.6 ;
    %load/vec4 v0x60000282b570_0;
    %pad/u 9;
    %load/vec4 v0x60000282b7b0_0;
    %pad/u 9;
    %sub;
    %store/vec4 v0x60000282b720_0, 0, 9;
    %load/vec4 v0x60000282b720_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_18.12, 4;
    %load/vec4 v0x60000282b570_0;
    %pad/u 9;
    %load/vec4 v0x60000282b7b0_0;
    %pad/u 9;
    %sub;
    %inv;
    %addi 1, 0, 9;
    %store/vec4 v0x60000282b600_0, 0, 9;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000282bba0_0, 0;
    %jmp T_18.13;
T_18.12 ;
    %load/vec4 v0x60000282b570_0;
    %pad/u 9;
    %load/vec4 v0x60000282b7b0_0;
    %pad/u 9;
    %sub;
    %store/vec4 v0x60000282b600_0, 0, 9;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000282bba0_0, 0;
T_18.13 ;
    %jmp T_18.9;
T_18.7 ;
    %load/vec4 v0x60000282b690_0;
    %pad/u 9;
    %store/vec4 v0x60000282b600_0, 0, 9;
    %jmp T_18.9;
T_18.9 ;
    %pop/vec4 1;
    %load/vec4 v0x60000282b840_0;
    %cmpi/e 10, 0, 4;
    %jmp/1 T_18.17, 4;
    %flag_mov 9, 4;
    %load/vec4 v0x60000282b840_0;
    %cmpi/e 11, 0, 4;
    %flag_or 4, 9;
T_18.17;
    %flag_get/vec4 4;
    %jmp/1 T_18.16, 4;
    %load/vec4 v0x60000282b840_0;
    %pushi/vec4 12, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_18.16;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.14, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000282bba0_0, 0;
    %jmp T_18.15;
T_18.14 ;
    %load/vec4 v0x60000282b840_0;
    %cmpi/e 10, 0, 4;
    %jmp/0xz  T_18.18, 4;
    %load/vec4 v0x60000282b570_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_18.24, 4;
    %load/vec4 v0x60000282b7b0_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.24;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_18.23, 9;
    %load/vec4 v0x60000282b600_0;
    %parti/s 1, 8, 5;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.23;
    %flag_set/vec4 8;
    %jmp/1 T_18.22, 8;
    %load/vec4 v0x60000282b570_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_18.26, 4;
    %load/vec4 v0x60000282b7b0_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.26;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_18.25, 10;
    %load/vec4 v0x60000282b600_0;
    %parti/s 1, 8, 5;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.25;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_18.22;
    %jmp/0xz  T_18.20, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000282b600_0, 4, 1;
    %jmp T_18.21;
T_18.20 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000282b600_0, 4, 1;
T_18.21 ;
    %jmp T_18.19;
T_18.18 ;
    %load/vec4 v0x60000282b840_0;
    %cmpi/e 11, 0, 4;
    %jmp/0xz  T_18.27, 4;
    %load/vec4 v0x60000282b570_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_18.33, 4;
    %load/vec4 v0x60000282b7b0_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.33;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_18.32, 9;
    %load/vec4 v0x60000282b600_0;
    %parti/s 1, 8, 5;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.32;
    %flag_set/vec4 8;
    %jmp/1 T_18.31, 8;
    %load/vec4 v0x60000282b570_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_18.35, 4;
    %load/vec4 v0x60000282b7b0_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.35;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_18.34, 10;
    %load/vec4 v0x60000282b600_0;
    %parti/s 1, 8, 5;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.34;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_18.31;
    %jmp/0xz  T_18.29, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000282b600_0, 4, 1;
    %jmp T_18.30;
T_18.29 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000282b600_0, 4, 1;
T_18.30 ;
T_18.27 ;
T_18.19 ;
T_18.15 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x160004fc0;
T_19 ;
    %wait E_0x600000f31cc0;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x600002824750_0, 0, 12;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6000028246c0_0, 0, 4;
T_19.0 ;
    %load/vec4 v0x6000028246c0_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz T_19.1, 5;
    %load/vec4 v0x600002824750_0;
    %parti/s 11, 0, 2;
    %load/vec4 v0x600002824630_0;
    %pushi/vec4 7, 0, 32;
    %load/vec4 v0x6000028246c0_0;
    %pad/u 32;
    %sub;
    %part/u 1;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x600002824750_0, 0, 12;
    %load/vec4 v0x6000028246c0_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_19.4, 5;
    %pushi/vec4 4, 0, 32;
    %load/vec4 v0x600002824750_0;
    %parti/s 4, 0, 2;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_19.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x600002824750_0;
    %parti/s 4, 0, 2;
    %addi 3, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002824750_0, 4, 4;
T_19.2 ;
    %load/vec4 v0x6000028246c0_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_19.7, 5;
    %pushi/vec4 4, 0, 32;
    %load/vec4 v0x600002824750_0;
    %parti/s 4, 4, 4;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_19.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.5, 8;
    %load/vec4 v0x600002824750_0;
    %parti/s 4, 4, 4;
    %addi 3, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002824750_0, 4, 4;
T_19.5 ;
    %load/vec4 v0x6000028246c0_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_19.10, 5;
    %pushi/vec4 4, 0, 32;
    %load/vec4 v0x600002824750_0;
    %parti/s 4, 8, 5;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_19.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.8, 8;
    %load/vec4 v0x600002824750_0;
    %parti/s 4, 8, 5;
    %addi 3, 0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002824750_0, 4, 4;
T_19.8 ;
    %load/vec4 v0x6000028246c0_0;
    %addi 1, 0, 4;
    %store/vec4 v0x6000028246c0_0, 0, 4;
    %jmp T_19.0;
T_19.1 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x160005410;
T_20 ;
    %wait E_0x600000f31e80;
    %load/vec4 v0x600002824cf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_20.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_20.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_20.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_20.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_20.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_20.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_20.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_20.9, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_20.10, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_20.11, 6;
    %pushi/vec4 142, 0, 8;
    %store/vec4 v0x600002824d80_0, 0, 8;
    %jmp T_20.13;
T_20.0 ;
    %pushi/vec4 192, 0, 8;
    %store/vec4 v0x600002824d80_0, 0, 8;
    %jmp T_20.13;
T_20.1 ;
    %pushi/vec4 249, 0, 8;
    %store/vec4 v0x600002824d80_0, 0, 8;
    %jmp T_20.13;
T_20.2 ;
    %pushi/vec4 164, 0, 8;
    %store/vec4 v0x600002824d80_0, 0, 8;
    %jmp T_20.13;
T_20.3 ;
    %pushi/vec4 176, 0, 8;
    %store/vec4 v0x600002824d80_0, 0, 8;
    %jmp T_20.13;
T_20.4 ;
    %pushi/vec4 153, 0, 8;
    %store/vec4 v0x600002824d80_0, 0, 8;
    %jmp T_20.13;
T_20.5 ;
    %pushi/vec4 146, 0, 8;
    %store/vec4 v0x600002824d80_0, 0, 8;
    %jmp T_20.13;
T_20.6 ;
    %pushi/vec4 130, 0, 8;
    %store/vec4 v0x600002824d80_0, 0, 8;
    %jmp T_20.13;
T_20.7 ;
    %pushi/vec4 248, 0, 8;
    %store/vec4 v0x600002824d80_0, 0, 8;
    %jmp T_20.13;
T_20.8 ;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x600002824d80_0, 0, 8;
    %jmp T_20.13;
T_20.9 ;
    %pushi/vec4 144, 0, 8;
    %store/vec4 v0x600002824d80_0, 0, 8;
    %jmp T_20.13;
T_20.10 ;
    %pushi/vec4 191, 0, 8;
    %store/vec4 v0x600002824d80_0, 0, 8;
    %jmp T_20.13;
T_20.11 ;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x600002824d80_0, 0, 8;
    %jmp T_20.13;
T_20.13 ;
    %pop/vec4 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x1600052a0;
T_21 ;
    %wait E_0x600000f31e40;
    %load/vec4 v0x6000028253b0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_21.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_21.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_21.4, 6;
    %load/vec4 v0x600002824ea0_0;
    %parti/s 8, 0, 2;
    %pad/u 4;
    %store/vec4 v0x600002825170_0, 0, 4;
    %jmp T_21.6;
T_21.0 ;
    %load/vec4 v0x600002824ea0_0;
    %parti/s 4, 0, 2;
    %store/vec4 v0x600002825170_0, 0, 4;
    %jmp T_21.6;
T_21.1 ;
    %load/vec4 v0x600002824ea0_0;
    %parti/s 4, 4, 4;
    %store/vec4 v0x600002825170_0, 0, 4;
    %jmp T_21.6;
T_21.2 ;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x600002824ea0_0;
    %parti/s 2, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x600002825170_0, 0, 4;
    %jmp T_21.6;
T_21.3 ;
    %load/vec4 v0x600002825440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.7, 8;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x600002825170_0, 0, 4;
    %jmp T_21.8;
T_21.7 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x600002825170_0, 0, 4;
T_21.8 ;
    %jmp T_21.6;
T_21.4 ;
    %load/vec4 v0x6000028250e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.9, 8;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x600002825170_0, 0, 4;
    %jmp T_21.10;
T_21.9 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x600002825170_0, 0, 4;
T_21.10 ;
    %jmp T_21.6;
T_21.6 ;
    %pop/vec4 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x1600052a0;
T_22 ;
    %wait E_0x600000f31c80;
    %load/vec4 v0x600002825200_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x6000028253b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002825320_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x600002825320_0;
    %cmpi/e 100000, 0, 32;
    %jmp/0xz  T_22.2, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002825320_0, 0;
    %load/vec4 v0x6000028253b0_0;
    %parti/s 3, 5, 4;
    %load/vec4 v0x6000028253b0_0;
    %parti/s 4, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000028253b0_0;
    %parti/s 1, 4, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x6000028253b0_0, 0;
    %jmp T_22.3;
T_22.2 ;
    %load/vec4 v0x600002825320_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x600002825320_0, 0;
T_22.3 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x1600047f0;
T_23 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002826fd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002827060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002826eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002826f40_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002827180_0, 0, 8;
    %end;
    .thread T_23;
    .scope S_0x1600047f0;
T_24 ;
    %delay 5000, 0;
    %load/vec4 v0x600002826fd0_0;
    %inv;
    %store/vec4 v0x600002826fd0_0, 0, 1;
    %jmp T_24;
    .thread T_24;
    .scope S_0x1600047f0;
T_25 ;
    %vpi_call 6 45 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 6 46 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x1600047f0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002827060_0, 0;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002827060_0, 0;
    %delay 40000, 0;
    %pushi/vec4 3, 0, 8;
    %assign/vec4 v0x600002827180_0, 0;
    %delay 40000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002826eb0_0, 0;
    %delay 40000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002826eb0_0, 0;
    %delay 40000, 0;
    %pushi/vec4 4, 0, 8;
    %assign/vec4 v0x600002827180_0, 0;
    %delay 40000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002826eb0_0, 0;
    %delay 40000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002826eb0_0, 0;
    %delay 40000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002826eb0_0, 0;
    %delay 40000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002826eb0_0, 0;
    %delay 40000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002826eb0_0, 0;
    %delay 40000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002826eb0_0, 0;
    %delay 40000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002826eb0_0, 0;
    %delay 40000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002826eb0_0, 0;
    %delay 40000, 0;
    %vpi_call 6 79 "$display", "@%0d: TOP TEST PASSED", $time {0 0 0};
    %vpi_call 6 80 "$finish" {0 0 0};
    %end;
    .thread T_25;
    .scope S_0x160007940;
T_26 ;
    %wait E_0x600000f322c0;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x6000028273c0_0, 0, 12;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x600002827330_0, 0, 4;
T_26.0 ;
    %load/vec4 v0x600002827330_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz T_26.1, 5;
    %load/vec4 v0x6000028273c0_0;
    %parti/s 11, 0, 2;
    %load/vec4 v0x6000028272a0_0;
    %pushi/vec4 7, 0, 32;
    %load/vec4 v0x600002827330_0;
    %pad/u 32;
    %sub;
    %part/u 1;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x6000028273c0_0, 0, 12;
    %load/vec4 v0x600002827330_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_26.4, 5;
    %pushi/vec4 4, 0, 32;
    %load/vec4 v0x6000028273c0_0;
    %parti/s 4, 0, 2;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_26.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0x6000028273c0_0;
    %parti/s 4, 0, 2;
    %addi 3, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000028273c0_0, 4, 4;
T_26.2 ;
    %load/vec4 v0x600002827330_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_26.7, 5;
    %pushi/vec4 4, 0, 32;
    %load/vec4 v0x6000028273c0_0;
    %parti/s 4, 4, 4;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_26.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.5, 8;
    %load/vec4 v0x6000028273c0_0;
    %parti/s 4, 4, 4;
    %addi 3, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000028273c0_0, 4, 4;
T_26.5 ;
    %load/vec4 v0x600002827330_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_26.10, 5;
    %pushi/vec4 4, 0, 32;
    %load/vec4 v0x6000028273c0_0;
    %parti/s 4, 8, 5;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_26.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.8, 8;
    %load/vec4 v0x6000028273c0_0;
    %parti/s 4, 8, 5;
    %addi 3, 0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000028273c0_0, 4, 4;
T_26.8 ;
    %load/vec4 v0x600002827330_0;
    %addi 1, 0, 4;
    %store/vec4 v0x600002827330_0, 0, 4;
    %jmp T_26.0;
T_26.1 ;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x160004960;
T_27 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002827450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000028274e0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002827600_0, 0, 8;
    %end;
    .thread T_27;
    .scope S_0x160004960;
T_28 ;
    %delay 5000, 0;
    %load/vec4 v0x600002827450_0;
    %inv;
    %store/vec4 v0x600002827450_0, 0, 1;
    %jmp T_28;
    .thread T_28;
    .scope S_0x160004960;
T_29 ;
    %vpi_call 12 54 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 12 55 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x160004960 {0 0 0};
    %delay 40000, 0;
    %pushi/vec4 249, 0, 8;
    %assign/vec4 v0x600002827600_0, 0;
    %delay 40000, 0;
    %vpi_call 12 65 "$display", "@%0d: BCD TEST PASSED", $time {0 0 0};
    %end;
    .thread T_29;
    .scope S_0x160007ab0;
T_30 ;
    %wait E_0x600000f32300;
    %load/vec4 v0x600002827a80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000028278d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002827960_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x6000028279f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_30.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_30.3, 6;
    %load/vec4 v0x6000028278d0_0;
    %assign/vec4 v0x6000028278d0_0, 0;
    %load/vec4 v0x600002827960_0;
    %assign/vec4 v0x600002827960_0, 0;
    %jmp T_30.5;
T_30.2 ;
    %load/vec4 v0x600002827b10_0;
    %assign/vec4 v0x6000028278d0_0, 0;
    %jmp T_30.5;
T_30.3 ;
    %load/vec4 v0x600002827b10_0;
    %assign/vec4 v0x600002827960_0, 0;
    %jmp T_30.5;
T_30.5 ;
    %pop/vec4 1;
T_30.1 ;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x160006f20;
T_31 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002827cc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002827de0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600002827d50_0, 0, 2;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002827e70_0, 0, 8;
    %end;
    .thread T_31;
    .scope S_0x160006f20;
T_32 ;
    %delay 5000, 0;
    %load/vec4 v0x600002827cc0_0;
    %inv;
    %store/vec4 v0x600002827cc0_0, 0, 1;
    %jmp T_32;
    .thread T_32;
    .scope S_0x160006f20;
T_33 ;
    %vpi_call 13 42 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 13 43 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x160006f20 {0 0 0};
    %pushi/vec4 3, 0, 8;
    %assign/vec4 v0x600002827e70_0, 0;
    %delay 40000, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002827d50_0, 0;
    %delay 40000, 0;
    %delay 40000, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x600002827d50_0, 0;
    %delay 40000, 0;
    %pushi/vec4 12, 0, 8;
    %assign/vec4 v0x600002827e70_0, 0;
    %delay 40000, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x600002827d50_0, 0;
    %delay 40000, 0;
    %pushi/vec4 30, 0, 8;
    %assign/vec4 v0x600002827e70_0, 0;
    %delay 40000, 0;
    %pushi/vec4 94, 0, 8;
    %assign/vec4 v0x600002827e70_0, 0;
    %delay 40000, 0;
    %vpi_call 13 76 "$display", "@%0d: reg_updater TEST PASSED", $time {0 0 0};
    %end;
    .thread T_33;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "testbench_ALU.v";
    "ALU.v";
    "testbench_ALU_ctrl.v";
    "ALU_ctrl.v";
    "testbench_top.v";
    "ALU_top.v";
    "binary_to_bcd.v";
    "reg_updater.v";
    "seven_segment_driver.v";
    "debouncer.v";
    "testbench_bcd.v";
    "testbench_reg.v";
