# Session 78: Phase 3 Day 2 - RV64I Word Operations Implementation

**Date**: 2025-11-03
**Focus**: Implement RV64I word operations and clean up RV32/RV64 configuration system
**Status**: ‚úÖ Major progress - Word operations implemented, configuration cleaned up

---

## üéØ Goals

1. Implement RV64I-specific word operations (ADDIW, ADDW, SUBW, etc.)
2. Clean up RV32/RV64 configuration system for consistency
3. Update test infrastructure to support both RV32 and RV64
4. Verify basic RV64I operation

---

## ‚úÖ Achievements

### 1. RV64I Word Operations Implementation

**What are word operations?**
- RV64I instructions that operate on 32-bit values and sign-extend results to 64 bits
- Examples: ADDIW, ADDW, SUBW, SLLIW, SRLIW, SRAIW, SLLW, SRLW, SRAW

**Implementation** (`rtl/core/rv32i_core_pipelined.v:1415-1450`):

```verilog
// Detect word operations (OP_IMM_32 = 0x1B, OP_OP_32 = 0x3B)
wire is_word_alu_op = (XLEN == 64) &&
                      ((idex_opcode == 7'b0011011) ||  // OP_IMM_32
                       (idex_opcode == 7'b0111011));   // OP_OP_32

// Zero-extend lower 32 bits before ALU (critical for shifts!)
wire [XLEN-1:0] ex_alu_operand_a_final = is_word_alu_op ?
                                          {{32{1'b0}}, ex_alu_operand_a_forwarded[31:0]} :
                                          ex_alu_operand_a_forwarded;

wire [XLEN-1:0] ex_alu_operand_b_final = is_word_alu_op ?
                                          {{32{1'b0}}, ex_alu_operand_b[31:0]} :
                                          ex_alu_operand_b;

// Sign-extend result after ALU (bit 31 ‚Üí bits 63:32)
wire [XLEN-1:0] ex_alu_result_sext = is_word_alu_op ?
                                     {{32{ex_alu_result[31]}}, ex_alu_result[31:0]} :
                                     ex_alu_result;
```

**Key Design Decisions**:
1. **Zero-extend operands** before operation (not sign-extend)
   - Reason: Shifts must work on 32-bit values without upper bits interfering
   - Example: `SRLIW` on 0xFFFFFFFF should give 0x7FFFFFFF, not 0x7FFFFFFFFFFFFFFF
2. **Sign-extend results** after operation
   - Extends bit 31 to bits 63:32 for proper 64-bit representation
3. **Reuse existing ALU** - no changes needed to ALU itself
4. **Forward sign-extended results** through pipeline

### 2. Clean RV32/RV64 Configuration System

**Problem**: Configuration was messy with multiple conflicting approaches
- `CONFIG_RV64I` macro used `undef` to override command-line defines
- Test scripts inconsistent in passing XLEN
- Different scripts used different configuration methods

**Solution**: Single source of truth - `XLEN` environment variable

**Changes**:

#### `rtl/config/rv_config.vh` (lines 263-308):
```verilog
// DEPRECATED: CONFIG_RV64I and CONFIG_RV64GC
// Use explicit defines: -DXLEN=64 -DENABLE_M_EXT=1 ...

`ifdef CONFIG_RV64I
  `ifndef XLEN  // ‚úÖ Changed from `undef XLEN`
    `define XLEN 64
  `endif
  // Now respects command-line defines!
`endif
```

#### `tools/asm_to_hex.sh` (lines 13-23):
```bash
# Detect XLEN from environment (default to 32)
XLEN=${XLEN:-32}

# Auto-configure architecture and ABI
if [ "$XLEN" = "64" ]; then
    MARCH="rv64imafdc"
    MABI="lp64d"
    # Use elf64lriscv for linking
else
    MARCH="rv32imafc"
    MABI="ilp32f"
    # Use elf32lriscv for linking
fi
```

#### `tools/test_pipelined.sh` (lines 41-56):
```bash
if [ "$XLEN" = "64" ]; then
    CONFIG_FLAG="-DXLEN=64 -DENABLE_M_EXT=1 -DENABLE_A_EXT=1 -DENABLE_C_EXT=1"
    TESTBENCH="tb/integration/tb_core_pipelined_rv64.v"
    ARCH_NAME="RV64I"
else
    CONFIG_FLAG="-DENABLE_M_EXT=1 -DENABLE_A_EXT=1 -DENABLE_C_EXT=1"
    TESTBENCH="tb/integration/tb_core_pipelined.v"
    ARCH_NAME="RV32I"
fi
```

**Benefits**:
- ‚úÖ Consistent configuration across all tools
- ‚úÖ No more undef conflicts
- ‚úÖ Easy to switch: `env XLEN=64 make test`
- ‚úÖ Backwards compatible with old CONFIG macros

### 3. Test Infrastructure Updates

**Fixed**:
- `tb/integration/tb_core_pipelined_rv64.v`: Reset vector 0x0 ‚Üí 0x80000000
- `tools/asm_to_hex.sh`: Auto-detects XLEN, sets architecture/ABI/linker
- `tools/test_pipelined.sh`: Passes XLEN to assembler when auto-rebuilding hex

**Created Tests**:
- `tests/asm/test_rv64i_addiw_simple.s` - Minimal ADDIW test ‚úÖ **PASSES**
- `tests/asm/test_rv64i_word_ops.s` - Comprehensive word operations test (partial success)

**Usage**:
```bash
# RV32 (default)
./tools/test_pipelined.sh test_name

# RV64
env XLEN=64 ./tools/test_pipelined.sh test_name

# Assemble for RV64
env XLEN=64 ./tools/asm_to_hex.sh tests/asm/test.s
```

---

## üß™ Test Results

### Simple ADDIW Test
```bash
env XLEN=64 ./tools/test_pipelined.sh test_rv64i_addiw_simple
```

**Result**: ‚úÖ **PASS**
- Cycles: 16
- Return value: 0x1 (success)
- Registers:
  - x1 = 5 ‚úì
  - x2 = 15 ‚úì (5 + 10 via ADDIW)
  - x3 = 15 ‚úì
  - a0 = 1 ‚úì

**Conclusion**: Basic RV64I word operations working correctly!

### RV32 Regression
```bash
make test-quick  # Runs RV32 tests
```

**Result**: Need to verify (not run in this session, but configuration changes are RV32-compatible)

---

## üêõ Issues Discovered

### Session 77 Audit Finding
During Session 77 audit, found that ~70% of RV64 work was already done:
- ‚úÖ Register file, ALU, pipeline all parameterized with XLEN
- ‚úÖ FPU uses NaN-boxing correctly
- ‚ùå Missing: Word operation sign-extension logic

### Word Operation Implementation Issue
**Finding**: Initially implemented sign-extension of operands BEFORE ALU
- ‚ùå Problem: Shifts on sign-extended values give wrong results
- Example: `SRLIW` on -1 gave -1 instead of 0x7FFFFFFF
- ‚úÖ Fix: Zero-extend operands, sign-extend result

### Test Suite Issues
**Finding**: Test used `li` pseudo-instruction incorrectly
- `li x4, 0x80000000` in RV64 zero-extends to 0x0000000080000000
- Should use `li x4, -2147483648` for sign-extension to 0xFFFFFFFF80000000
- Fixed several tests with this issue

---

## üìä Statistics

**Lines Changed**: ~150 lines
- `rtl/core/rv32i_core_pipelined.v`: +35 lines (word op logic)
- `rtl/config/rv_config.vh`: +45 lines (deprecate undef blocks)
- `tools/asm_to_hex.sh`: +20 lines (XLEN detection)
- `tools/test_pipelined.sh`: +5 lines (comment update)
- `tb/integration/tb_core_pipelined_rv64.v`: +1 line (reset vector fix)
- `tests/asm/*.s`: +50 lines (new tests)

**Build Time**: ~5 seconds (RV64 configuration)

**Test Execution**:
- Simple ADDIW test: 16 cycles
- Full word ops test: 40-44 cycles

---

## üî¨ Technical Deep Dive

### Why Zero-Extend Operands?

**RISC-V Spec Requirements** (RV64I):
- Word operations treat operands as **32-bit signed values**
- Operations produce **32-bit results**
- Results are **sign-extended to 64 bits**

**Example: SRLIW**
```
Input:  x1 = 0xFFFFFFFFFFFFFFFF (-1 in 64-bit)
Instruction: SRLIW x2, x1, 1

Step 1: Extract lower 32 bits
  ‚Üí 0xFFFFFFFF

Step 2: Logical right shift by 1 (on 32-bit value)
  ‚Üí 0x7FFFFFFF

Step 3: Sign-extend to 64 bits (bit 31 = 0)
  ‚Üí 0x000000007FFFFFFF
```

**Why Not Sign-Extend Before?**
If we sign-extended before the shift:
```
Step 1: Sign-extend lower 32 bits to 64
  ‚Üí 0xFFFFFFFFFFFFFFFF (bit 31 = 1)

Step 2: Shift 64-bit value
  ‚Üí 0x7FFFFFFFFFFFFFFF

Step 3: Sign-extend lower 32 bits (bit 31 = 1!)
  ‚Üí 0xFFFFFFFFFFFFFFFF ‚ùå WRONG!
```

**Correct Approach**:
1. Zero-extend lower 32 bits ‚Üí prevents upper bits from interfering
2. ALU operates on full XLEN bits (but only lower 32 matter)
3. Sign-extend lower 32 bits of result ‚Üí proper 64-bit value

### Forwarding Path Changes

**Before**:
```verilog
assign ex_forward_data = idex_is_atomic ? ex_atomic_result : ex_alu_result;
```

**After**:
```verilog
assign ex_forward_data = idex_is_atomic ? ex_atomic_result : ex_alu_result_sext;
```

**Why**: Forwarding must use sign-extended results to ensure correct values propagate through pipeline.

---

## üìù Next Steps

### Immediate (Session 79)
1. ‚¨ú Debug remaining word operation test failures
2. ‚¨ú Run RV64 official compliance tests
3. ‚¨ú Verify RV32 regression still passes

### Phase 3 Remaining Work
1. ‚¨ú RV64I full compliance (87 tests)
2. ‚¨ú Sv39 MMU implementation (3-level page tables)
3. ‚¨ú Memory expansion (1MB IMEM, 4MB DMEM)
4. ‚¨ú FreeRTOS RV64 port validation

---

## üéì Lessons Learned

1. **Configuration systems need careful design**
   - `undef` in header files can override command-line defines
   - Single source of truth (XLEN env var) prevents conflicts
   - Backwards compatibility helps migration

2. **RISC-V word operations are subtle**
   - Zero-extend inputs, sign-extend outputs
   - Cannot reuse 64-bit operations directly
   - Shifts especially tricky

3. **Test-driven development works**
   - Simple test (`test_rv64i_addiw_simple`) caught issues early
   - Comprehensive test revealed edge cases
   - Iterative refinement led to correct solution

4. **Infrastructure matters**
   - Clean configuration saves debugging time
   - Consistent tooling reduces errors
   - Auto-rebuild features improve workflow

---

## üîó Related Sessions

- **Session 77**: Phase 3 Day 1 - RV64 Configuration & Audit
- **Session 76**: FreeRTOS Fully Operational (RV32)
- **Session 62**: MRET/Exception Priority Bug Fixed

---

## üìå Key Files Modified

**RTL Changes**:
- `rtl/core/rv32i_core_pipelined.v` - Word operation logic
- `rtl/config/rv_config.vh` - Clean configuration system

**Tool Changes**:
- `tools/asm_to_hex.sh` - XLEN auto-detection
- `tools/test_pipelined.sh` - XLEN propagation

**Testbench Changes**:
- `tb/integration/tb_core_pipelined_rv64.v` - Reset vector fix

**New Tests**:
- `tests/asm/test_rv64i_addiw_simple.s`
- `tests/asm/test_rv64i_word_ops.s`

---

**End of Session 78**
