#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Nov 30 21:59:04 2020
# Process ID: 15440
# Current directory: D:/MyWorkSpace/ZYNQ/FPGA/median_filter/median_filter.runs/i_stream2filter_c_shift_ram_0_5_synth_1
# Command line: vivado.exe -log i_stream2filter_c_shift_ram_0_5.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source i_stream2filter_c_shift_ram_0_5.tcl
# Log file: D:/MyWorkSpace/ZYNQ/FPGA/median_filter/median_filter.runs/i_stream2filter_c_shift_ram_0_5_synth_1/i_stream2filter_c_shift_ram_0_5.vds
# Journal file: D:/MyWorkSpace/ZYNQ/FPGA/median_filter/median_filter.runs/i_stream2filter_c_shift_ram_0_5_synth_1\vivado.jou
#-----------------------------------------------------------
source i_stream2filter_c_shift_ram_0_5.tcl -notrace
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP i_stream2filter_c_shift_ram_0_5, cache-ID = 5fc140e87c5cde23.
INFO: [Common 17-206] Exiting Vivado at Mon Nov 30 21:59:12 2020...
