from migen.build.generic_platform import *
from migen.build.xilinx import XilinxPlatform

_io = [
    ("leds", 0, Pins("P57 P58 P59"), IOStandard("LVCMOS33"), Drive(2), Misc("SLEW=QUIETIO")),

    ("btn", 0, Pins("P67"), IOStandard("LVCMOS33")),

    ("clk50", 0, Pins("P94"), IOStandard("LVCMOS33")),
    ("clk12", 0, Pins("P50"), IOStandard("LVCMOS33")),

    ("ulpi", 0,
        Subsignal("d", Pins("P120 P119 P118 P117 P116 P115 P114 P112")),
        Subsignal("rst", Pins("P127")),
        Subsignal("stp", Pins("P126")),
        Subsignal("dir", Pins("P124")),
        Subsignal("clk", Pins("P123"), Misc("PULLDOWN")),
        Subsignal("nxt", Pins("P121")),
        IOStandard("LVCMOS33"), Drive(2), Misc("SLEW=QUIETIO")
    ),

    ("target", 0,
        Subsignal("dp", Pins("P105")),
        Subsignal("dm", Pins("P104")),
        IOStandard("LVCMOS33")
    ),

    ("ftdi", 0,
        Subsignal("clk", Pins("P51")),
        Subsignal("d", Pins("P65 P62 P61 P46 P45 P44 P43 P48")),
        Subsignal("rxf_n", Pins("P55")),
        Subsignal("txe_n", Pins("P70")),
        Subsignal("rd_n", Pins("P41")),
        Subsignal("wr_n", Pins("P40")),
        Subsignal("siwua_n", Pins("P66")),
        Subsignal("oe_n", Pins("P38")),
        IOStandard("LVCMOS33"), Drive(4), Misc("SLEW=FAST")
    ),

    ("spare", 0, Pins("P102"), IOStandard("LVCMOS33")),
    ("spare", 1, Pins("P101"), IOStandard("LVCMOS33")),
    ("spare", 2, Pins("P100"), IOStandard("LVCMOS33")),
    ("spare", 3, Pins("P99"), IOStandard("LVCMOS33")),
    ("spare", 4, Pins("P98"), IOStandard("LVCMOS33")),
    ("spare", 5, Pins("P97"), IOStandard("LVCMOS33")),
    ("spare", 6, Pins("P95"), IOStandard("LVCMOS33")),
    ("spare", 7, Pins("P94"), IOStandard("LVCMOS33")),
    ("spare", 8, Pins("P93"), IOStandard("LVCMOS33")),
    ("spare", 9, Pins("P92"), IOStandard("LVCMOS33")),
    ("spare", 10, Pins("P88"), IOStandard("LVCMOS33")),
    ("spare", 11, Pins("P87"), IOStandard("LVCMOS33")),
    ("spare", 12, Pins("P85"), IOStandard("LVCMOS33")),
    ("spare", 13, Pins("P84"), IOStandard("LVCMOS33")),
    ("spare", 14, Pins("P83"), IOStandard("LVCMOS33")),
    ("spare", 15, Pins("P82"), IOStandard("LVCMOS33")),
    ("spare", 16, Pins("P81"), IOStandard("LVCMOS33")),
    ("spare", 17, Pins("P80"), IOStandard("LVCMOS33")),
    ("spare", 18, Pins("P79"), IOStandard("LVCMOS33")),
    ("spare", 19, Pins("P78"), IOStandard("LVCMOS33")),

    ("trigger", 0,
        Subsignal("in", Pins("P75")),
        Subsignal("out", Pins("P74")),
        IOStandard("LVCMOS33")
    ),

    ("sdram", 0,
        Subsignal("clk", Pins("P24")),
        Subsignal("a", Pins("P7 P8 P9 P10 P35 P34 P33 P32 P30 P29 P6 P27 P26")),
        Subsignal("ba", Pins("P2 P5")),
        Subsignal("cs_n", Pins("P1")),
        Subsignal("cke", Pins("P56")),
        Subsignal("ras_n", Pins("P144")),
        Subsignal("cas_n", Pins("P143")),
        Subsignal("we_n", Pins("P142")),
        Subsignal("dq", Pins("P131 P132 P133 P134 P137 P138 P139 P140 "
                             "P22 P21 P17 P16 P15 P14 P12 P11")),
        Subsignal("dqm", Pins("P141 P23")),
        IOStandard("LVCMOS33"), Drive(8), Misc("SLEW=FAST")
    ),

    # Just disable the pull-down
    ("init_b", 0, Pins("P39"), IOStandard("LVCMOS33")),
]

class Platform(XilinxPlatform):
    def __init__(self):
        XilinxPlatform.__init__(self, "xc6slx9-tqg144-3", _io)

        # Prefer block RAM for inferred memories
        self.toolchain.xst_opt += "\n-ram_style block"
        self.toolchain.bitgen_opt += " -g INIT_9K:Yes"

    def do_finalize(self, fragment):
        self.add_platform_command("""CONFIG VCCAUX = "3.3";""")

        clocks = {
            "clk12": 12.0,
            ("ulpi", "clk"): 60.0,
            ("ftdi", "clk"): 60.0
        }

        for name, mhz in clocks.items():
            period = 1000.0 / mhz
            try:
                if isinstance(name, tuple):
                    clk = getattr(self.lookup_request(name[0]), name[1])
                else:
                    clk = self.lookup_request(name)
                self.add_platform_command("""
NET "{clk}" TNM_NET = "GRP{clk}";
TIMESPEC "TS{clk}" = PERIOD "GRP{clk}" %f ns HIGH 50%%;
""" % period, clk=clk)
            except ConstraintError:
                pass

        # I/O constraints are necessary for the timing analyzer to report the
        # pad-relative I/O slack (without constraints I/O paths are unchecked).
        # PCB signal propagation is currently not included in I/O constraints.
        # Build enforces minimum slack on all constrained nets to ensure that
        # there is sufficient margin.

        # USB334x Table 4-4: ULPI interface timing 60 MHz ULPI Output Clock
        # Setup time (STP, data in)                  min 5 ns
        # Hold time (STP, data in)                   min 0 ns
        # Output delay (control out, 8-bit data out) min 1.5 ns max 6 ns
        #
        # ULPI period is 16.667 ns, therefore:
        #   OUT clock-to-pad budget is:
        #       period - 5 = 16.667 - 5 = 11.667 ns
        #    IN data becomes valid PHY tco(max) = 6 ns after the edge and stays
        #       valid until PHY tco(min) = 1.5 ns after following edge
        #       OFFSET IN = period - 6 ns = 10.667 ns
        #       VALID = (period - 6 ns) + 1.5 ns = 12.167
        try:
            ulpi = self.lookup_request("ulpi")
            self.add_platform_command(
"""
NET "{stp}" OFFSET = OUT 11.667 AFTER "{clk}";
NET "ulpi_d(*)" OFFSET = OUT 11.667 AFTER "{clk}";
NET "{dir}" OFFSET = IN 10.667 VALID 12.167 BEFORE "{clk}";
NET "{nxt}" OFFSET = IN 10.667 VALID 12.167 BEFORE "{clk}";
NET "ulpi_d(*)" OFFSET = IN 10.667 VALID 12.167 BEFORE "{clk}";
""", stp=ulpi.stp, dir=ulpi.dir, nxt=ulpi.nxt, clk=ulpi.clk)
        except ConstraintError:
            # Do not fail if bitstream never requests ulpi
            pass

        # FT2232H 4.4 FT245 Synchronous FIFO Interface Mode Description
        # All signals are synchronous on 60 MHz CLKOUT (ftdi.clk) rising edge.
        #
        # FTDI inputs (OE#, RD#, WR#, data) require Setup min 8 ns, Hold 0 ns
        # OUT clock-to-pad budget is: period - 8 ns = 16.67 ns - 8 ns = 8.67 ns
        #
        # FTDI outputs (RXF#, TXE#, data) become valid 7.15 ns after the edge
        # but not sooner than 1 ns after the edge.
        # OFFSET IN = period - 7.15 ns = 9.52 ns
        # VALID = (period - 7.15 ns) + 1 ns = 10.52 ns
        try:
            ftdi = self.lookup_request("ftdi")
            self.add_platform_command(
"""
NET "{rxf_n}" OFFSET = IN 9.52 VALID 10.52 BEFORE "{clk}";
NET "{txe_n}" OFFSET = IN 9.52 VALID 10.52 BEFORE "{clk}";
NET "ftdi_d(*)" OFFSET = IN 9.52 VALID 10.52 BEFORE "{clk}";
NET "{rd_n}" OFFSET = OUT 8.67 AFTER "{clk}";
NET "{wr_n}" OFFSET = OUT 8.67 AFTER "{clk}";
NET "{oe_n}" OFFSET = OUT 8.67 AFTER "{clk}";
NET "ftdi_d(*)" OFFSET = OUT 8.67 AFTER "{clk}";
""", rxf_n=ftdi.rxf_n, txe_n=ftdi.txe_n, rd_n=ftdi.rd_n,
     wr_n=ftdi.wr_n, oe_n=ftdi.oe_n, clk=ftdi.clk)
        except ConstraintError:
            # Do not fail if bitstream never requests ftdi
            pass
