/** \brief AUTOSAR MCU Driver
 **
 ** This file contains API definitions of the configuration of the AUTOSAR module MCU that is
 ** target independent.
 **
 ** Do not edit this file manually.
 ** Any change might compromise the safety integrity level of
 ** the software partition it is contained in.
 **
 ** Product: SW-MCAL42-DRV
 **
 ** (c) 2017-2022, Cypress Semiconductor Corporation (an Infineon company) or
 ** an affiliate of Cypress Semiconductor Corporation.  All rights reserved.
 ** This software, including source code, documentation and related materials
 ** ("Software") is owned by Cypress Semiconductor Corporation or one of
 ** its affiliates ("Cypress") and is protected by and subject to worldwide
 ** patent protection (United States and foreign), United States copyright laws
 ** and international treaty provisions.  Therefore, you may use this Software
 ** only as provided in the license agreement accompanying the software package
 ** from which you obtained this Software ("EULA").
 ** If no EULA applies, Cypress hereby grants you a personal, non-exclusive,
 ** non-transferable license to copy, modify,
 ** and compile the Software source code solely for use in connection
 ** with Cypress's integrated circuit products.
 ** Any reproduction, modification, translation, compilation,
 ** or representation of this Software except as specified above is prohibited
 ** without the express written permission of Cypress.
 ** Disclaimer: THIS SOFTWARE IS PROVIDED AS-IS, WITH NO WARRANTY OF ANY KIND,
 ** EXPRESS OR IMPLIED, INCLUDING, BUT NOT LIMITED TO, NONINFRINGEMENT,
 ** IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.
 ** Cypress reserves the right to make changes to the Software without notice.
 ** Cypress does not assume any liability arising out of the application or
 ** use of the Software or any product or circuit described in the Software.
 ** Cypress does not authorize its products for use in any products
 ** where a malfunction or failure of the Cypress product may reasonably be
 ** expected to result in significant property damage,
 ** injury or death ("High Risk Product"). By including Cypress's product
 ** in a High Risk Product, the manufacturer of such system or application
 ** assumes all risk of such use and in doing so agrees to indemnify Cypress
 ** against all liability.
 */

/*==================[inclusions]=============================================*/
#include <Mcu.h>           
#include <Mcu_PBcfg.h>     /* Generated MCU driver PB config */

/*==================[macros]=================================================*/
/*==================[type definitions]=======================================*/
/*==================[external function declarations]=========================*/
/*==================[internal function declarations]=========================*/
/*==================[external constants]=====================================*/
/*==================[internal constants]=====================================*/

#define MCU_START_SEC_CONST_ASIL_B_UNSPECIFIED
#include <Mcu_MemMap.h> 

/*==================[internal data]==========================================*/

static CONST( Mcu_ClockOutputConfigDataType, MCU_CONST ) 
Mcu_ClockOutputConfig0_0[MCU_NUMBER_OF_CONFIG0_CLOCKOUTPUT_CONFIG0] = 
  MCU_CONFIG0_CLOCKOUTPUT_CONFIG0;

static CONST( Mcu_ClockPathConfigDataType, MCU_CONST ) 
Mcu_ClockPathConfig0_0[MCU_NUMBER_OF_CONFIG0_CLOCKPATH_CONFIG0] = 
  MCU_CONFIG0_CLOCKPATH_CONFIG0;

static CONST( Mcu_ClockRootConfigDataType, MCU_CONST ) 
Mcu_ClockRootConfig0_0[MCU_NUMBER_OF_CONFIG0_CLOCKROOT_CONFIG0] = 
  MCU_CONFIG0_CLOCKROOT_CONFIG0;

static CONST( Mcu_CsvConfigDataType, MCU_CONST ) 
Mcu_RefCsvConfig0_0[MCU_NUMBER_OF_CONFIG0_REFCSV_CONFIG0] = 
  MCU_CONFIG0_REFCSV_CONFIG0;

static CONST( Mcu_EcoConfigDataType, MCU_CONST ) 
Mcu_EcoConfig0_0[MCU_NUMBER_OF_CONFIG0_ECO_CONFIG0] = 
  MCU_CONFIG0_ECO_CONFIG0;

static CONST( Mcu_PllConfigDataType, MCU_CONST ) 
Mcu_PllConfig0_0[MCU_NUMBER_OF_CONFIG0_PLL_CONFIG0] =
  MCU_CONFIG0_PLL_CONFIG0;

static CONST( Mcu_BackupConfigDataType, MCU_CONST ) 
Mcu_BackupConfig0_0[MCU_NUMBER_OF_CONFIG0_BACKUP_CONFIG0] =
  MCU_CONFIG0_BACKUP_CONFIG0;

static CONST( Mcu_PclkDividerConfigDataType, MCU_CONST ) 
Mcu_PclkDividerConfig0_0_0[MCU_NUMBER_OF_CONFIG0_PCLKDIVIDER_CONFIG0_PCLKGROUP0] =
  MCU_CONFIG0_PCLKDIVIDER_CONFIG0_PCLKGROUP0;

static CONST( Mcu_Pclk80DividerConfigDataType, MCU_CONST ) 
Mcu_Pclk80DividerConfig0_0_0[MCU_NUMBER_OF_CONFIG0_PCLK80DIVIDER_CONFIG0_PCLKGROUP0] =
  MCU_CONFIG0_PCLK80DIVIDER_CONFIG0_PCLKGROUP0;

static CONST( Mcu_Pclk160DividerConfigDataType, MCU_CONST ) 
Mcu_Pclk160DividerConfig0_0_0[MCU_NUMBER_OF_CONFIG0_PCLK160DIVIDER_CONFIG0_PCLKGROUP0] =
  MCU_CONFIG0_PCLK160DIVIDER_CONFIG0_PCLKGROUP0;

static CONST( Mcu_Pclk245DividerConfigDataType, MCU_CONST ) 
Mcu_Pclk245DividerConfig0_0_0[MCU_NUMBER_OF_CONFIG0_PCLK245DIVIDER_CONFIG0_PCLKGROUP0] =
  MCU_CONFIG0_PCLK245DIVIDER_CONFIG0_PCLKGROUP0;

static CONST( Mcu_PclkConfigDataType, MCU_CONST ) 
Mcu_PclkConfig0_0_0[MCU_NUMBER_OF_CONFIG0_PCLK_CONFIG0_PCLKGROUP0] =
  MCU_CONFIG0_PCLK_CONFIG0_PCLKGROUP0;

static CONST( Mcu_PclkGroupConfigDataType, MCU_CONST ) 
Mcu_PclkGroupConfig0_0[MCU_NUMBER_OF_CONFIG0_PCLKGROUP_CONFIG0] =
{
  {
    &Mcu_PclkDividerConfig0_0_0[0],  /* PclkDividerConfigPtr */
    &Mcu_PclkConfig0_0_0[0],  /* PclkConfigPtr */
    &Mcu_Pclk80DividerConfig0_0_0[0],  /* Pclk80DividerConfigPtr */
    &Mcu_Pclk160DividerConfig0_0_0[0],  /* Pclk160DividerConfigPtr */
    NULL_PTR,  /* Pclk165DividerConfigPtr */
    &Mcu_Pclk245DividerConfig0_0_0[0],  /* Pclk245DividerConfigPtr */
    21u,  /* PclkConfigNum */
    11u,  /* PclkDividerConfigNum */
    8u,  /* Pclk80DividerConfigNum */
    1u,  /* Pclk160DividerConfigNum */
    0u,  /* Pclk165DividerConfigNum */
    2u,  /* Pclk245DividerConfigNum */
    0u   /* PclkGroupRegIdx */
  }
};

static CONST( Mcu_PeriGroupConfigDataType, MCU_CONST ) 
Mcu_PeriGroupConfig0_0[MCU_NUMBER_OF_CONFIG0_PERIGROUP_CONFIG0] =
  MCU_CONFIG0_PERIGROUP_CONFIG0;

static CONST( Mcu_ClockOutputConfigDataType, MCU_CONST ) 
Mcu_ClockOutputConfig0_1[MCU_NUMBER_OF_CONFIG0_CLOCKOUTPUT_CONFIG1] = 
  MCU_CONFIG0_CLOCKOUTPUT_CONFIG1;

static CONST( Mcu_ClockPathConfigDataType, MCU_CONST ) 
Mcu_ClockPathConfig0_1[MCU_NUMBER_OF_CONFIG0_CLOCKPATH_CONFIG1] = 
  MCU_CONFIG0_CLOCKPATH_CONFIG1;

static CONST( Mcu_ClockRootConfigDataType, MCU_CONST ) 
Mcu_ClockRootConfig0_1[MCU_NUMBER_OF_CONFIG0_CLOCKROOT_CONFIG1] = 
  MCU_CONFIG0_CLOCKROOT_CONFIG1;

static CONST( Mcu_CsvConfigDataType, MCU_CONST ) 
Mcu_RefCsvConfig0_1[MCU_NUMBER_OF_CONFIG0_REFCSV_CONFIG1] = 
  MCU_CONFIG0_REFCSV_CONFIG1;

static CONST( Mcu_EcoConfigDataType, MCU_CONST ) 
Mcu_EcoConfig0_1[MCU_NUMBER_OF_CONFIG0_ECO_CONFIG1] = 
  MCU_CONFIG0_ECO_CONFIG1;

static CONST( Mcu_PllConfigDataType, MCU_CONST ) 
Mcu_PllConfig0_1[MCU_NUMBER_OF_CONFIG0_PLL_CONFIG1] =
  MCU_CONFIG0_PLL_CONFIG1;

static CONST( Mcu_BackupConfigDataType, MCU_CONST ) 
Mcu_BackupConfig0_1[MCU_NUMBER_OF_CONFIG0_BACKUP_CONFIG1] =
  MCU_CONFIG0_BACKUP_CONFIG1;

static CONST( Mcu_PclkDividerConfigDataType, MCU_CONST ) 
Mcu_PclkDividerConfig0_1_0[MCU_NUMBER_OF_CONFIG0_PCLKDIVIDER_CONFIG1_PCLKGROUP0] =
  MCU_CONFIG0_PCLKDIVIDER_CONFIG1_PCLKGROUP0;

static CONST( Mcu_Pclk80DividerConfigDataType, MCU_CONST ) 
Mcu_Pclk80DividerConfig0_1_0[MCU_NUMBER_OF_CONFIG0_PCLK80DIVIDER_CONFIG1_PCLKGROUP0] =
  MCU_CONFIG0_PCLK80DIVIDER_CONFIG1_PCLKGROUP0;

static CONST( Mcu_Pclk160DividerConfigDataType, MCU_CONST ) 
Mcu_Pclk160DividerConfig0_1_0[MCU_NUMBER_OF_CONFIG0_PCLK160DIVIDER_CONFIG1_PCLKGROUP0] =
  MCU_CONFIG0_PCLK160DIVIDER_CONFIG1_PCLKGROUP0;

static CONST( Mcu_Pclk245DividerConfigDataType, MCU_CONST ) 
Mcu_Pclk245DividerConfig0_1_0[MCU_NUMBER_OF_CONFIG0_PCLK245DIVIDER_CONFIG1_PCLKGROUP0] =
  MCU_CONFIG0_PCLK245DIVIDER_CONFIG1_PCLKGROUP0;

static CONST( Mcu_PclkGroupConfigDataType, MCU_CONST ) 
Mcu_PclkGroupConfig0_1[MCU_NUMBER_OF_CONFIG0_PCLKGROUP_CONFIG1] =
{
  {
    &Mcu_PclkDividerConfig0_1_0[0],  /* PclkDividerConfigPtr */
    NULL_PTR,  /* PclkConfigPtr */
    &Mcu_Pclk80DividerConfig0_1_0[0],  /* Pclk80DividerConfigPtr */
    &Mcu_Pclk160DividerConfig0_1_0[0],  /* Pclk160DividerConfigPtr */
    NULL_PTR,  /* Pclk165DividerConfigPtr */
    &Mcu_Pclk245DividerConfig0_1_0[0],  /* Pclk245DividerConfigPtr */
    0u,  /* PclkConfigNum */
    11u,  /* PclkDividerConfigNum */
    8u,  /* Pclk80DividerConfigNum */
    1u,  /* Pclk160DividerConfigNum */
    0u,  /* Pclk165DividerConfigNum */
    2u,  /* Pclk245DividerConfigNum */
    0u   /* PclkGroupRegIdx */
  }
};

static CONST( Mcu_PeriGroupConfigDataType, MCU_CONST ) 
Mcu_PeriGroupConfig0_1[MCU_NUMBER_OF_CONFIG0_PERIGROUP_CONFIG1] =
  MCU_CONFIG0_PERIGROUP_CONFIG1;

static CONST( Mcu_ClockConfigType, MCU_CONST ) 
Mcu_ClockConfig0[MCU_NUMBER_OF_CONFIG0_CLOCK_CONFIG] =
{
  {
    &Mcu_ClockOutputConfig0_0[0],  /* ClockOutputConfigPtr */
    NULL_PTR,  /* DsiConfigPtr */
    &Mcu_ClockPathConfig0_0[0],  /* ClockPathConfigPtr */
    &Mcu_ClockRootConfig0_0[0],  /* ClockRootConfigPtr */
    NULL_PTR,  /* HfCsvConfigPtr */
    &Mcu_RefCsvConfig0_0[0],  /* RefCsvConfigPtr */
    NULL_PTR,  /* LfCsvConfigPtr */
    NULL_PTR,  /* IloCsvConfigPtr */
    NULL_PTR,  /* BakCsvConfigPtr */
    NULL_PTR,  /* TimerClockConfigPtr */
    &Mcu_EcoConfig0_0[0],  /* EcoConfigPtr */
    NULL_PTR,  /* LpEcoConfigPtr */
    NULL_PTR,  /* FllConfigPtr */
    &Mcu_PllConfig0_0[0],  /* PllConfigPtr */
    NULL_PTR,  /* SscgConfigPtr */
    &Mcu_BackupConfig0_0[0],  /* BackupConfigPtr */
    &Mcu_PclkGroupConfig0_0[0],  /* PclkGroupConfigPtr */
    &Mcu_PeriGroupConfig0_0[0],  /* PeriGroupConfigPtr */
    0x00000000u,  /* ClkSelectRegVal */
    0x80000000u,  /* ClkIloConfigRegVal */
    0x80000000u,  /* ClkIlo1ConfigRegVal */
    0x80000000u,  /* ClkImoConfigRegVal */
    0x00000000u,  /* CsvRefSelRegVal */
    {
      0x00000000u,  /* FastClockCtlRegVal[0] */
      0x00000000u   /* FastClockCtlRegVal[1] */
    },
    0x00000000u,  /* SlowClockCtlRegVal */
    0x01000000u,  /* PeriClockCtlRegVal */
    0x00000000u,  /* MemClockCtlRegVal */
    0x00000000u,  /* TrcDbgClockCtlRegVal */
    0x00000001u,  /* RomCtlRegVal */
    0x00000303u,  /* Ram0CtlRegMask */
    0x00000001u,  /* Ram0CtlRegVal */
    0x00000303u,  /* Ram1CtlRegMask */
    0x00000001u,  /* Ram1CtlRegVal */
    0x00000000u,  /* Ram2CtlRegMask */
    0x00000000u,  /* Ram2CtlRegVal */
    0x0000000fu,  /* FlashCtlRegMask */
    0x00000001u,  /* FlashCtlRegVal */
    0x0000fffeu,  /* PeriGroupBusToCnt */
    MCU_NUMBER_OF_CONFIG0_CLOCKPATH_CONFIG0,  /* ClockPathConfigNum */
    MCU_NUMBER_OF_CONFIG0_DSI_CONFIG0,  /* DsiConfigNum */
    MCU_NUMBER_OF_CONFIG0_PLL_CONFIG0,  /* PllConfigNum */
    MCU_NUMBER_OF_CONFIG0_SSCG_CONFIG0,  /* SscgConfigNum */
    MCU_NUMBER_OF_CONFIG0_CLOCKROOT_CONFIG0,  /* ClockRootConfigNum */
    MCU_NUMBER_OF_CONFIG0_PCLKGROUP_CONFIG0,  /* PclkGroupConfigNum */
    MCU_NUMBER_OF_CONFIG0_PERIGROUP_CONFIG0,  /* PeriGroupConfigNum */
    MCU_NUMBER_OF_CONFIG0_HFCSV_CONFIG0,  /* HfCsvConfigNum */
    1u,  /* Ilo1ConfigNum */
    1u,  /* FastClockCtlNum */
    STD_OFF,  /* MemClockExist */
    STD_OFF,  /* PumpClockEn */
    STD_OFF,  /* TimerClockEn */
    STD_ON,  /* UnlockWdtEnable */
    STD_OFF,  /* PumpClockStopEnable */
    STD_OFF,  /* TimerClockStopEnable */
    3u,  /* ClockPathLastIdx */
  },
  {
    &Mcu_ClockOutputConfig0_1[0],  /* ClockOutputConfigPtr */
    NULL_PTR,  /* DsiConfigPtr */
    &Mcu_ClockPathConfig0_1[0],  /* ClockPathConfigPtr */
    &Mcu_ClockRootConfig0_1[0],  /* ClockRootConfigPtr */
    NULL_PTR,  /* HfCsvConfigPtr */
    &Mcu_RefCsvConfig0_1[0],  /* RefCsvConfigPtr */
    NULL_PTR,  /* LfCsvConfigPtr */
    NULL_PTR,  /* IloCsvConfigPtr */
    NULL_PTR,  /* BakCsvConfigPtr */
    NULL_PTR,  /* TimerClockConfigPtr */
    &Mcu_EcoConfig0_1[0],  /* EcoConfigPtr */
    NULL_PTR,  /* LpEcoConfigPtr */
    NULL_PTR,  /* FllConfigPtr */
    &Mcu_PllConfig0_1[0],  /* PllConfigPtr */
    NULL_PTR,  /* SscgConfigPtr */
    &Mcu_BackupConfig0_1[0],  /* BackupConfigPtr */
    &Mcu_PclkGroupConfig0_1[0],  /* PclkGroupConfigPtr */
    &Mcu_PeriGroupConfig0_1[0],  /* PeriGroupConfigPtr */
    0x00000000u,  /* ClkSelectRegVal */
    0x80000000u,  /* ClkIloConfigRegVal */
    0x80000000u,  /* ClkIlo1ConfigRegVal */
    0x80000000u,  /* ClkImoConfigRegVal */
    0x00000000u,  /* CsvRefSelRegVal */
    {
      0x00000000u,  /* FastClockCtlRegVal[0] */
      0x00000000u   /* FastClockCtlRegVal[1] */
    },
    0x00000000u,  /* SlowClockCtlRegVal */
    0x01000000u,  /* PeriClockCtlRegVal */
    0x00000000u,  /* MemClockCtlRegVal */
    0x00000000u,  /* TrcDbgClockCtlRegVal */
    0x00000001u,  /* RomCtlRegVal */
    0x00000303u,  /* Ram0CtlRegMask */
    0x00000001u,  /* Ram0CtlRegVal */
    0x00000303u,  /* Ram1CtlRegMask */
    0x00000001u,  /* Ram1CtlRegVal */
    0x00000000u,  /* Ram2CtlRegMask */
    0x00000000u,  /* Ram2CtlRegVal */
    0x0000000fu,  /* FlashCtlRegMask */
    0x00000001u,  /* FlashCtlRegVal */
    0x0000fffeu,  /* PeriGroupBusToCnt */
    MCU_NUMBER_OF_CONFIG0_CLOCKPATH_CONFIG1,  /* ClockPathConfigNum */
    MCU_NUMBER_OF_CONFIG0_DSI_CONFIG1,  /* DsiConfigNum */
    MCU_NUMBER_OF_CONFIG0_PLL_CONFIG1,  /* PllConfigNum */
    MCU_NUMBER_OF_CONFIG0_SSCG_CONFIG1,  /* SscgConfigNum */
    MCU_NUMBER_OF_CONFIG0_CLOCKROOT_CONFIG1,  /* ClockRootConfigNum */
    MCU_NUMBER_OF_CONFIG0_PCLKGROUP_CONFIG1,  /* PclkGroupConfigNum */
    MCU_NUMBER_OF_CONFIG0_PERIGROUP_CONFIG1,  /* PeriGroupConfigNum */
    MCU_NUMBER_OF_CONFIG0_HFCSV_CONFIG1,  /* HfCsvConfigNum */
    1u,  /* Ilo1ConfigNum */
    1u,  /* FastClockCtlNum */
    STD_OFF,  /* MemClockExist */
    STD_OFF,  /* PumpClockEn */
    STD_OFF,  /* TimerClockEn */
    STD_ON,  /* UnlockWdtEnable */
    STD_OFF,  /* PumpClockStopEnable */
    STD_OFF,  /* TimerClockStopEnable */
    3u,  /* ClockPathLastIdx */
  }
};

static CONST( Mcu_Ram0PwrMacroConfigType, MCU_CONST ) 
Mcu_Ram0PwrConfig0_0[MCU_NUMBER_OF_CONFIG0_RAM0PWR_CONFIG0] = 
  MCU_CONFIG0_RAM0PWR_CONFIG0;

static CONST( Mcu_Ram0PwrMacroConfigType, MCU_CONST ) 
Mcu_Ram0PwrConfig0_1[MCU_NUMBER_OF_CONFIG0_RAM0PWR_CONFIG1] = 
  MCU_CONFIG0_RAM0PWR_CONFIG1;

static CONST( Mcu_SysResConfigDataType, MCU_CONST ) 
Mcu_SysResConfig0_0[MCU_NUMBER_OF_CONFIG0_SYSRES_CONFIG0] = 
{
  {
    NULL_PTR,  /* ClockConfigPtr */
    NULL_PTR,  /* HvLvdConfigPtr */
    0x00000000u,  /* PwrCtlRegVal */
    0x91100011u,  /* PwrCtlRegMask */
    0x00000000u,  /* PwrSsvCtlRegVal*/
    0u,  /* VrefBufRdyToCnt */
    0u,  /* LinRegEnToCnt */
    0u,  /* RefIEnToCnt */
    0u,  /* PwrSsvCtlNum */
    MCU_NUMBER_OF_CONFIG0_HVLVD_CONFIG0  /* HvLvdConfigNum */
  }
};

static CONST( Mcu_SysResConfigDataType, MCU_CONST ) 
Mcu_SysResConfig0_1[MCU_NUMBER_OF_CONFIG0_SYSRES_CONFIG1] = 
{
  {
    NULL_PTR,  /* ClockConfigPtr */
    NULL_PTR,  /* HvLvdConfigPtr */
    0x10000000u,  /* PwrCtlRegVal */
    0x91100011u,  /* PwrCtlRegMask */
    0x00000000u,  /* PwrSsvCtlRegVal*/
    0u,  /* VrefBufRdyToCnt */
    0u,  /* LinRegEnToCnt */
    0u,  /* RefIEnToCnt */
    0u,  /* PwrSsvCtlNum */
    MCU_NUMBER_OF_CONFIG0_HVLVD_CONFIG1  /* HvLvdConfigNum */
  }
};

static CONST( Mcu_ModeConfigType, MCU_CONST ) 
Mcu_ModeConfig0[MCU_NUMBER_OF_CONFIG0_MODE_CONFIG] = 
{
  {
    &Mcu_SysResConfig0_0[0],  /* SysResConfigPtr */
    NULL_PTR,  /* HibConfigPtr */
    &Mcu_Ram0PwrConfig0_0[0],  /* Ram0PwrMacroConfigPtr */
    0x00000010u,  /* ScrRegVal */
    0u,  /* LpmRdyToCnt */
    0u,  /* RamWbToCnt */
    {
      0x0000012cu,  /* MainCorePwrUpDelayCtlRegVal[0] */
      0x00000000u   /* MainCorePwrUpDelayCtlRegVal[1] */
    },
    0x05fa0003u,  /* Ram1PwrCtlRegVal */
    0x00000000u,  /* Ram2PwrCtlRegVal */
    0x00000096u,  /* RamPwrDelayCtl */
    {
      0x00u,  /* DmaValidFlag */
      STD_OFF,  /* Dw0En */
      STD_OFF,  /* Dw1En */
      STD_OFF   /* DmaEn */
    },
    MCU_CPUPOWERMODE_ACTIVE,  /* CpuPwrMode */
    STD_ON,  /* LowPwrTransEn */
    MCU_TARGETCPU_CM4,  /* TargetCpu */
    {
      MCU_MAINCOREPOWERMODE_SKIP,  /* MainCorePwrMode[0] */
      MCU_MAINCOREPOWERMODE_SKIP   /* MainCorePwrMode[1] */
    },
    1u,  /* MainCorePwrModeNum */
    STD_OFF,  /* FreezeRelEnable */
    STD_OFF,  /* ModeCacheFlushEn */
    MCU_NUMBER_OF_CONFIG0_RAM0PWR_CONFIG0  /* Ram0PwrMacroConfigNum */
  },
  {
    &Mcu_SysResConfig0_1[0],  /* SysResConfigPtr */
    NULL_PTR,  /* HibConfigPtr */
    &Mcu_Ram0PwrConfig0_1[0],  /* Ram0PwrMacroConfigPtr */
    0x00000014u,  /* ScrRegVal */
    0u,  /* LpmRdyToCnt */
    0u,  /* RamWbToCnt */
    {
      0x0000012cu,  /* MainCorePwrUpDelayCtlRegVal[0] */
      0x00000000u   /* MainCorePwrUpDelayCtlRegVal[1] */
    },
    0x05fa0003u,  /* Ram1PwrCtlRegVal */
    0x00000000u,  /* Ram2PwrCtlRegVal */
    0x00000096u,  /* RamPwrDelayCtl */
    {
      0x00u,  /* DmaValidFlag */
      STD_OFF,  /* Dw0En */
      STD_OFF,  /* Dw1En */
      STD_OFF   /* DmaEn */
    },
    MCU_CPUPOWERMODE_DEEPSLEEP,  /* CpuPwrMode */
    STD_ON,  /* LowPwrTransEn */
    MCU_TARGETCPU_CM4,  /* TargetCpu */
    {
      MCU_MAINCOREPOWERMODE_SKIP,  /* MainCorePwrMode[0] */
      MCU_MAINCOREPOWERMODE_SKIP   /* MainCorePwrMode[1] */
    },
    1u,  /* MainCorePwrModeNum */
    STD_OFF,  /* FreezeRelEnable */
    STD_OFF,  /* ModeCacheFlushEn */
    MCU_NUMBER_OF_CONFIG0_RAM0PWR_CONFIG1  /* Ram0PwrMacroConfigNum */
  }
};

static CONST( Mcu_ResetConfigType, MCU_CONST ) 
Mcu_ResetConfig0 = 
{
    0u,    /* RamWbToCntReset */
    0x00000000u,   /* Ram0Retained */
    0x00000000u,   /* Ram1Retained */
    0x00000000u,   /* Ram2Retained */
    STD_OFF,    /* ForcedResetFlag */
    STD_OFF    /* ResetCacheFlushEn */
};

/*==================[external data]==========================================*/

/* This data store Post-Build's Mcu Configuration Information. */
/* Deviation from MISRA-C:2004 rule 8.7, MISRA-C:2012 Rule-8.9.
   Justification: This data is used as an argument of Mcu_Init. */
/* PRQA S 1514 1 */
CONST(Mcu_ConfigType,MCU_APPL_CONST) Mcu_Config[MCU_NUMBER_OF_CONFIG] =
{
  {
    &Mcu_ClockConfig0[0],  /* McuClockConfigPtr */
    &Mcu_ModeConfig0[0],  /* McuModeConfigPtr */
    NULL_PTR,  /* McuRamConfigPtr */
    &Mcu_ResetConfig0,  /* McuResetConfigPtr */
    MCU_NUMBER_OF_CONFIG0_RAM_CONFIG,  /* McuRamConfigNum */
    McuConf_McuClockSettingConfig_McuClockSettingConfig_0_Active,  /* McuDefaultClockSettingId */
    MCU_NUMBER_OF_CONFIG0_CLOCK_CONFIG,  /* McuClockConfigNum */
    MCU_NUMBER_OF_CONFIG0_MODE_CONFIG,  /* McuModeConfigNum */
    0x0U | MCU_FLAGS_INIT_CLOCK | MCU_FLAGS_CLEAR_RESET_REASON,  /* ConfigFlags   */
    STD_OFF,  /* ClockFailure   */
    STD_OFF,  /* ResetFailure   */
  }
};

#define MCU_STOP_SEC_CONST_ASIL_B_UNSPECIFIED
/* Deviation from MISRA-C:2004 rule 19.1, MISRA-C:2012 Rule-20.1.
   Justification: This implementation is specified by AUTOSAR specification. */
/* PRQA S 5087 1 */
#include <Mcu_MemMap.h>

/*==================[external function definitions]==========================*/
#define MCU_START_SEC_CODE_ASIL_B
/* Deviation from MISRA-C:2004 rule 19.1, MISRA-C:2012 Rule-20.1.
   Justification: This implementation is specified by AUTOSAR specification. */
/* PRQA S 5087 1 */
#include <Mcu_MemMap.h> 

/** \brief Mcu_CheckConfigPtr
 **
 ** This function validates the pointer of the MCU driver configuration.
 **
 ** \param[in]  ConfigPtr  The pointer of the MCU driver configuration.
 **
 ** \pre  McuConfigPtr shall not be a NULL pointer.
 **
 ** The result of the MCU driver configuration pointer validation check.
 ** \retval  TRUE   Valid.
 ** \retval  FALSE  Invalid.
 */
FUNC( boolean, MCU_CODE ) 
Mcu_CheckConfigPtr (
  P2CONST( Mcu_ConfigType, AUTOMATIC, MCU_APPL_CONST ) ConfigPtr
)
{
  VAR( boolean, AUTOMATIC ) retVal = FALSE;
  VAR( uint8, AUTOMATIC ) loop_num;
  /* Deviation from MISRA-C:2004 rule 21.1, MISRA-C:2012 Dir-4.1.
     Justification: The number of loops will vary depending on the configuration. */
  /* PRQA S 2877 1 */
  for(loop_num = 0U; loop_num< MCU_NUMBER_OF_CONFIG; loop_num++ )
  {
    if(ConfigPtr == &Mcu_Config[loop_num])
    {
      retVal = TRUE;
      break;
    }
  }

  return retVal;
}


#define MCU_STOP_SEC_CODE_ASIL_B
/* Deviation from MISRA-C:2004 rule 19.1, MISRA-C:2012 Rule-20.1.
   Justification: This implementation is specified by AUTOSAR specification. */
/* PRQA S 5087 1 */
#include <Mcu_MemMap.h> 

/*==================[internal function definitions]==========================*/

/*==================[end of file]============================================*/
