
kommunikationsmodulen.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00001008  00800100  00000880  00000914  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000880  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000063f  00801108  00801108  0000191c  2**0
                  ALLOC
  3 .stab         000006cc  00000000  00000000  0000191c  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000097  00000000  00000000  00001fe8  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .comment      0000002f  00000000  00000000  0000207f  2**0
                  CONTENTS, READONLY
  6 .debug_aranges 00000148  00000000  00000000  000020ae  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   000012cc  00000000  00000000  000021f6  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000477  00000000  00000000  000034c2  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00000f39  00000000  00000000  00003939  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  0000044c  00000000  00000000  00004874  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    000003e1  00000000  00000000  00004cc0  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00000f0d  00000000  00000000  000050a1  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000140  00000000  00000000  00005fae  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	45 c0       	rjmp	.+138    	; 0x8c <__ctors_end>
   2:	00 00       	nop
   4:	60 c0       	rjmp	.+192    	; 0xc6 <__bad_interrupt>
   6:	00 00       	nop
   8:	5e c0       	rjmp	.+188    	; 0xc6 <__bad_interrupt>
   a:	00 00       	nop
   c:	5c c0       	rjmp	.+184    	; 0xc6 <__bad_interrupt>
   e:	00 00       	nop
  10:	5a c0       	rjmp	.+180    	; 0xc6 <__bad_interrupt>
  12:	00 00       	nop
  14:	58 c0       	rjmp	.+176    	; 0xc6 <__bad_interrupt>
  16:	00 00       	nop
  18:	56 c0       	rjmp	.+172    	; 0xc6 <__bad_interrupt>
  1a:	00 00       	nop
  1c:	54 c0       	rjmp	.+168    	; 0xc6 <__bad_interrupt>
  1e:	00 00       	nop
  20:	52 c0       	rjmp	.+164    	; 0xc6 <__bad_interrupt>
  22:	00 00       	nop
  24:	50 c0       	rjmp	.+160    	; 0xc6 <__bad_interrupt>
  26:	00 00       	nop
  28:	4e c0       	rjmp	.+156    	; 0xc6 <__bad_interrupt>
  2a:	00 00       	nop
  2c:	4c c0       	rjmp	.+152    	; 0xc6 <__bad_interrupt>
  2e:	00 00       	nop
  30:	4a c0       	rjmp	.+148    	; 0xc6 <__bad_interrupt>
  32:	00 00       	nop
  34:	48 c0       	rjmp	.+144    	; 0xc6 <__bad_interrupt>
  36:	00 00       	nop
  38:	46 c0       	rjmp	.+140    	; 0xc6 <__bad_interrupt>
  3a:	00 00       	nop
  3c:	44 c0       	rjmp	.+136    	; 0xc6 <__bad_interrupt>
  3e:	00 00       	nop
  40:	42 c0       	rjmp	.+132    	; 0xc6 <__bad_interrupt>
  42:	00 00       	nop
  44:	40 c0       	rjmp	.+128    	; 0xc6 <__bad_interrupt>
  46:	00 00       	nop
  48:	3e c0       	rjmp	.+124    	; 0xc6 <__bad_interrupt>
  4a:	00 00       	nop
  4c:	3c c0       	rjmp	.+120    	; 0xc6 <__bad_interrupt>
  4e:	00 00       	nop
  50:	4c c1       	rjmp	.+664    	; 0x2ea <__vector_20>
  52:	00 00       	nop
  54:	38 c0       	rjmp	.+112    	; 0xc6 <__bad_interrupt>
  56:	00 00       	nop
  58:	36 c0       	rjmp	.+108    	; 0xc6 <__bad_interrupt>
  5a:	00 00       	nop
  5c:	34 c0       	rjmp	.+104    	; 0xc6 <__bad_interrupt>
  5e:	00 00       	nop
  60:	32 c0       	rjmp	.+100    	; 0xc6 <__bad_interrupt>
  62:	00 00       	nop
  64:	30 c0       	rjmp	.+96     	; 0xc6 <__bad_interrupt>
  66:	00 00       	nop
  68:	d8 c1       	rjmp	.+944    	; 0x41a <__vector_26>
  6a:	00 00       	nop
  6c:	2c c0       	rjmp	.+88     	; 0xc6 <__bad_interrupt>
  6e:	00 00       	nop
  70:	2a c0       	rjmp	.+84     	; 0xc6 <__bad_interrupt>
  72:	00 00       	nop
  74:	28 c0       	rjmp	.+80     	; 0xc6 <__bad_interrupt>
  76:	00 00       	nop
  78:	26 c0       	rjmp	.+76     	; 0xc6 <__bad_interrupt>
  7a:	00 00       	nop
  7c:	24 c0       	rjmp	.+72     	; 0xc6 <__bad_interrupt>
  7e:	00 00       	nop
  80:	22 c0       	rjmp	.+68     	; 0xc6 <__bad_interrupt>
  82:	00 00       	nop
  84:	20 c0       	rjmp	.+64     	; 0xc6 <__bad_interrupt>
  86:	00 00       	nop
  88:	1e c0       	rjmp	.+60     	; 0xc6 <__bad_interrupt>
	...

0000008c <__ctors_end>:
  8c:	11 24       	eor	r1, r1
  8e:	1f be       	out	0x3f, r1	; 63
  90:	cf ef       	ldi	r28, 0xFF	; 255
  92:	d0 e4       	ldi	r29, 0x40	; 64
  94:	de bf       	out	0x3e, r29	; 62
  96:	cd bf       	out	0x3d, r28	; 61

00000098 <__do_copy_data>:
  98:	11 e1       	ldi	r17, 0x11	; 17
  9a:	a0 e0       	ldi	r26, 0x00	; 0
  9c:	b1 e0       	ldi	r27, 0x01	; 1
  9e:	e0 e8       	ldi	r30, 0x80	; 128
  a0:	f8 e0       	ldi	r31, 0x08	; 8
  a2:	00 e0       	ldi	r16, 0x00	; 0
  a4:	0b bf       	out	0x3b, r16	; 59
  a6:	02 c0       	rjmp	.+4      	; 0xac <__do_copy_data+0x14>
  a8:	07 90       	elpm	r0, Z+
  aa:	0d 92       	st	X+, r0
  ac:	a8 30       	cpi	r26, 0x08	; 8
  ae:	b1 07       	cpc	r27, r17
  b0:	d9 f7       	brne	.-10     	; 0xa8 <__do_copy_data+0x10>

000000b2 <__do_clear_bss>:
  b2:	27 e1       	ldi	r18, 0x17	; 23
  b4:	a8 e0       	ldi	r26, 0x08	; 8
  b6:	b1 e1       	ldi	r27, 0x11	; 17
  b8:	01 c0       	rjmp	.+2      	; 0xbc <.do_clear_bss_start>

000000ba <.do_clear_bss_loop>:
  ba:	1d 92       	st	X+, r1

000000bc <.do_clear_bss_start>:
  bc:	a7 34       	cpi	r26, 0x47	; 71
  be:	b2 07       	cpc	r27, r18
  c0:	e1 f7       	brne	.-8      	; 0xba <.do_clear_bss_loop>
  c2:	04 d1       	rcall	.+520    	; 0x2cc <main>
  c4:	db c3       	rjmp	.+1974   	; 0x87c <_exit>

000000c6 <__bad_interrupt>:
  c6:	9c cf       	rjmp	.-200    	; 0x0 <__vectors>

000000c8 <FifoDataLength>:
	}
	WriteByte(0x00);
	WriteByte(0x00);
	WriteByte(0x7e);
	
}
  c8:	fc 01       	movw	r30, r24
  ca:	90 81       	ld	r25, Z
  cc:	91 50       	subi	r25, 0x01	; 1
  ce:	84 81       	ldd	r24, Z+4	; 0x04
  d0:	22 81       	ldd	r18, Z+2	; 0x02
  d2:	82 1b       	sub	r24, r18
  d4:	89 23       	and	r24, r25
  d6:	08 95       	ret

000000d8 <FifoWrite>:
  d8:	1f 93       	push	r17
  da:	cf 93       	push	r28
  dc:	df 93       	push	r29
  de:	ec 01       	movw	r28, r24
  e0:	16 2f       	mov	r17, r22
  e2:	f2 df       	rcall	.-28     	; 0xc8 <FifoDataLength>
  e4:	28 81       	ld	r18, Y
  e6:	39 81       	ldd	r19, Y+1	; 0x01
  e8:	21 50       	subi	r18, 0x01	; 1
  ea:	31 09       	sbc	r19, r1
  ec:	90 e0       	ldi	r25, 0x00	; 0
  ee:	82 17       	cp	r24, r18
  f0:	93 07       	cpc	r25, r19
  f2:	69 f0       	breq	.+26     	; 0x10e <FifoWrite+0x36>
  f4:	8c 81       	ldd	r24, Y+4	; 0x04
  f6:	9d 81       	ldd	r25, Y+5	; 0x05
  f8:	fe 01       	movw	r30, r28
  fa:	e8 0f       	add	r30, r24
  fc:	f9 1f       	adc	r31, r25
  fe:	16 83       	std	Z+6, r17	; 0x06
 100:	01 96       	adiw	r24, 0x01	; 1
 102:	28 23       	and	r18, r24
 104:	39 23       	and	r19, r25
 106:	3d 83       	std	Y+5, r19	; 0x05
 108:	2c 83       	std	Y+4, r18	; 0x04
 10a:	80 e0       	ldi	r24, 0x00	; 0
 10c:	01 c0       	rjmp	.+2      	; 0x110 <FifoWrite+0x38>
 10e:	81 e0       	ldi	r24, 0x01	; 1
 110:	df 91       	pop	r29
 112:	cf 91       	pop	r28
 114:	1f 91       	pop	r17
 116:	08 95       	ret

00000118 <init>:
 118:	81 b1       	in	r24, 0x01	; 1
 11a:	83 60       	ori	r24, 0x03	; 3
 11c:	81 b9       	out	0x01, r24	; 1
 11e:	10 92 36 17 	sts	0x1736, r1
 122:	10 92 35 17 	sts	0x1735, r1
 126:	08 95       	ret

00000128 <initSerial>:
 128:	10 92 c5 00 	sts	0x00C5, r1
 12c:	89 e0       	ldi	r24, 0x09	; 9
 12e:	80 93 c4 00 	sts	0x00C4, r24
 132:	88 e9       	ldi	r24, 0x98	; 152
 134:	80 93 c1 00 	sts	0x00C1, r24
 138:	86 e0       	ldi	r24, 0x06	; 6
 13a:	80 93 c2 00 	sts	0x00C2, r24
 13e:	08 95       	ret

00000140 <CheckTxReady>:
 140:	80 91 c0 00 	lds	r24, 0x00C0
 144:	80 72       	andi	r24, 0x20	; 32
 146:	08 95       	ret

00000148 <WriteByte>:
 148:	cf 93       	push	r28
 14a:	c8 2f       	mov	r28, r24
 14c:	f9 df       	rcall	.-14     	; 0x140 <CheckTxReady>
 14e:	88 23       	and	r24, r24
 150:	e9 f3       	breq	.-6      	; 0x14c <WriteByte+0x4>
 152:	c0 93 c6 00 	sts	0x00C6, r28
 156:	cf 91       	pop	r28
 158:	08 95       	ret

0000015a <crc16>:
 15a:	cf 92       	push	r12
 15c:	df 92       	push	r13
 15e:	ef 92       	push	r14
 160:	ff 92       	push	r15
 162:	0f 93       	push	r16
 164:	1f 93       	push	r17
 166:	cf 93       	push	r28
 168:	df 93       	push	r29
 16a:	66 23       	and	r22, r22
 16c:	09 f4       	brne	.+2      	; 0x170 <crc16+0x16>
 16e:	3e c0       	rjmp	.+124    	; 0x1ec <crc16+0x92>
 170:	06 2f       	mov	r16, r22
 172:	10 e0       	ldi	r17, 0x00	; 0
 174:	4f ef       	ldi	r20, 0xFF	; 255
 176:	5f ef       	ldi	r21, 0xFF	; 255
 178:	ee ef       	ldi	r30, 0xFE	; 254
 17a:	ff ef       	ldi	r31, 0xFF	; 255
 17c:	c6 2e       	mov	r12, r22
 17e:	d1 2c       	mov	r13, r1
 180:	e8 2e       	mov	r14, r24
 182:	f1 2c       	mov	r15, r1
 184:	c8 e0       	ldi	r28, 0x08	; 8
 186:	d0 e0       	ldi	r29, 0x00	; 0
 188:	ee 3f       	cpi	r30, 0xFE	; 254
 18a:	6f ef       	ldi	r22, 0xFF	; 255
 18c:	f6 07       	cpc	r31, r22
 18e:	19 f4       	brne	.+6      	; 0x196 <crc16+0x3c>
 190:	8e 2d       	mov	r24, r14
 192:	9f 2d       	mov	r25, r15
 194:	30 c0       	rjmp	.+96     	; 0x1f6 <crc16+0x9c>
 196:	ef 3f       	cpi	r30, 0xFF	; 255
 198:	8f ef       	ldi	r24, 0xFF	; 255
 19a:	f8 07       	cpc	r31, r24
 19c:	19 f4       	brne	.+6      	; 0x1a4 <crc16+0x4a>
 19e:	8c 2d       	mov	r24, r12
 1a0:	9d 2d       	mov	r25, r13
 1a2:	29 c0       	rjmp	.+82     	; 0x1f6 <crc16+0x9c>
 1a4:	df 01       	movw	r26, r30
 1a6:	a1 5d       	subi	r26, 0xD1	; 209
 1a8:	bb 4e       	sbci	r27, 0xEB	; 235
 1aa:	8c 91       	ld	r24, X
 1ac:	90 e0       	ldi	r25, 0x00	; 0
 1ae:	23 c0       	rjmp	.+70     	; 0x1f6 <crc16+0x9c>
 1b0:	ba 01       	movw	r22, r20
 1b2:	68 27       	eor	r22, r24
 1b4:	79 27       	eor	r23, r25
 1b6:	60 ff       	sbrs	r22, 0
 1b8:	07 c0       	rjmp	.+14     	; 0x1c8 <crc16+0x6e>
 1ba:	56 95       	lsr	r21
 1bc:	47 95       	ror	r20
 1be:	68 e0       	ldi	r22, 0x08	; 8
 1c0:	46 27       	eor	r20, r22
 1c2:	64 e8       	ldi	r22, 0x84	; 132
 1c4:	56 27       	eor	r21, r22
 1c6:	02 c0       	rjmp	.+4      	; 0x1cc <crc16+0x72>
 1c8:	56 95       	lsr	r21
 1ca:	47 95       	ror	r20
 1cc:	96 95       	lsr	r25
 1ce:	87 95       	ror	r24
 1d0:	21 50       	subi	r18, 0x01	; 1
 1d2:	31 09       	sbc	r19, r1
 1d4:	69 f7       	brne	.-38     	; 0x1b0 <crc16+0x56>
 1d6:	31 96       	adiw	r30, 0x01	; 1
 1d8:	e0 17       	cp	r30, r16
 1da:	f1 07       	cpc	r31, r17
 1dc:	a9 f6       	brne	.-86     	; 0x188 <crc16+0x2e>
 1de:	9a 01       	movw	r18, r20
 1e0:	20 95       	com	r18
 1e2:	30 95       	com	r19
 1e4:	32 27       	eor	r19, r18
 1e6:	23 27       	eor	r18, r19
 1e8:	32 27       	eor	r19, r18
 1ea:	02 c0       	rjmp	.+4      	; 0x1f0 <crc16+0x96>
 1ec:	20 e0       	ldi	r18, 0x00	; 0
 1ee:	30 e0       	ldi	r19, 0x00	; 0
 1f0:	82 2f       	mov	r24, r18
 1f2:	93 2f       	mov	r25, r19
 1f4:	02 c0       	rjmp	.+4      	; 0x1fa <crc16+0xa0>
 1f6:	9e 01       	movw	r18, r28
 1f8:	db cf       	rjmp	.-74     	; 0x1b0 <crc16+0x56>
 1fa:	df 91       	pop	r29
 1fc:	cf 91       	pop	r28
 1fe:	1f 91       	pop	r17
 200:	0f 91       	pop	r16
 202:	ff 90       	pop	r15
 204:	ef 90       	pop	r14
 206:	df 90       	pop	r13
 208:	cf 90       	pop	r12
 20a:	08 95       	ret

0000020c <sendPacket>:
 20c:	0f 93       	push	r16
 20e:	1f 93       	push	r17
 210:	cf 93       	push	r28
 212:	df 93       	push	r29
 214:	9e e7       	ldi	r25, 0x7E	; 126
 216:	90 93 2e 15 	sts	0x152E, r25
 21a:	80 93 2f 15 	sts	0x152F, r24
 21e:	60 93 30 15 	sts	0x1530, r22
 222:	26 2f       	mov	r18, r22
 224:	30 e0       	ldi	r19, 0x00	; 0
 226:	12 16       	cp	r1, r18
 228:	13 06       	cpc	r1, r19
 22a:	4c f5       	brge	.+82     	; 0x27e <sendPacket+0x72>
 22c:	ef e2       	ldi	r30, 0x2F	; 47
 22e:	f4 e1       	ldi	r31, 0x14	; 20
 230:	03 e0       	ldi	r16, 0x03	; 3
 232:	10 e0       	ldi	r17, 0x00	; 0
 234:	c0 e0       	ldi	r28, 0x00	; 0
 236:	d0 e0       	ldi	r29, 0x00	; 0
 238:	7d e7       	ldi	r23, 0x7D	; 125
 23a:	50 e2       	ldi	r21, 0x20	; 32
 23c:	90 81       	ld	r25, Z
 23e:	49 2f       	mov	r20, r25
 240:	4d 57       	subi	r20, 0x7D	; 125
 242:	42 30       	cpi	r20, 0x02	; 2
 244:	80 f4       	brcc	.+32     	; 0x266 <sendPacket+0x5a>
 246:	d8 01       	movw	r26, r16
 248:	a2 5d       	subi	r26, 0xD2	; 210
 24a:	ba 4e       	sbci	r27, 0xEA	; 234
 24c:	ac 0f       	add	r26, r28
 24e:	bd 1f       	adc	r27, r29
 250:	7c 93       	st	X, r23
 252:	0f 5f       	subi	r16, 0xFF	; 255
 254:	1f 4f       	sbci	r17, 0xFF	; 255
 256:	d8 01       	movw	r26, r16
 258:	a2 5d       	subi	r26, 0xD2	; 210
 25a:	ba 4e       	sbci	r27, 0xEA	; 234
 25c:	ac 0f       	add	r26, r28
 25e:	bd 1f       	adc	r27, r29
 260:	95 27       	eor	r25, r21
 262:	9c 93       	st	X, r25
 264:	06 c0       	rjmp	.+12     	; 0x272 <sendPacket+0x66>
 266:	d8 01       	movw	r26, r16
 268:	a2 5d       	subi	r26, 0xD2	; 210
 26a:	ba 4e       	sbci	r27, 0xEA	; 234
 26c:	ac 0f       	add	r26, r28
 26e:	bd 1f       	adc	r27, r29
 270:	9c 93       	st	X, r25
 272:	21 96       	adiw	r28, 0x01	; 1
 274:	31 96       	adiw	r30, 0x01	; 1
 276:	c2 17       	cp	r28, r18
 278:	d3 07       	cpc	r29, r19
 27a:	01 f7       	brne	.-64     	; 0x23c <sendPacket+0x30>
 27c:	04 c0       	rjmp	.+8      	; 0x286 <sendPacket+0x7a>
 27e:	03 e0       	ldi	r16, 0x03	; 3
 280:	10 e0       	ldi	r17, 0x00	; 0
 282:	c0 e0       	ldi	r28, 0x00	; 0
 284:	d0 e0       	ldi	r29, 0x00	; 0
 286:	69 df       	rcall	.-302    	; 0x15a <crc16>
 288:	f8 01       	movw	r30, r16
 28a:	e2 5d       	subi	r30, 0xD2	; 210
 28c:	fa 4e       	sbci	r31, 0xEA	; 234
 28e:	ec 0f       	add	r30, r28
 290:	fd 1f       	adc	r31, r29
 292:	90 83       	st	Z, r25
 294:	81 83       	std	Z+1, r24	; 0x01
 296:	22 96       	adiw	r28, 0x02	; 2
 298:	0c 0f       	add	r16, r28
 29a:	1d 1f       	adc	r17, r29
 29c:	f8 01       	movw	r30, r16
 29e:	e2 5d       	subi	r30, 0xD2	; 210
 2a0:	fa 4e       	sbci	r31, 0xEA	; 234
 2a2:	8e e7       	ldi	r24, 0x7E	; 126
 2a4:	80 83       	st	Z, r24
 2a6:	c8 01       	movw	r24, r16
 2a8:	01 96       	adiw	r24, 0x01	; 1
 2aa:	18 16       	cp	r1, r24
 2ac:	19 06       	cpc	r1, r25
 2ae:	4c f4       	brge	.+18     	; 0x2c2 <sendPacket+0xb6>
 2b0:	ce e2       	ldi	r28, 0x2E	; 46
 2b2:	d5 e1       	ldi	r29, 0x15	; 21
 2b4:	01 5d       	subi	r16, 0xD1	; 209
 2b6:	1a 4e       	sbci	r17, 0xEA	; 234
 2b8:	89 91       	ld	r24, Y+
 2ba:	46 df       	rcall	.-372    	; 0x148 <WriteByte>
 2bc:	c0 17       	cp	r28, r16
 2be:	d1 07       	cpc	r29, r17
 2c0:	d9 f7       	brne	.-10     	; 0x2b8 <sendPacket+0xac>
 2c2:	df 91       	pop	r29
 2c4:	cf 91       	pop	r28
 2c6:	1f 91       	pop	r17
 2c8:	0f 91       	pop	r16
 2ca:	08 95       	ret

000002cc <main>:



int main(void)
{
	init();
 2cc:	25 df       	rcall	.-438    	; 0x118 <init>
	initSerial();
 2ce:	2c df       	rcall	.-424    	; 0x128 <initSerial>
	
	// init TWI
	my_adress = C_ADRESS;
 2d0:	80 e8       	ldi	r24, 0x80	; 128
 2d2:	90 e0       	ldi	r25, 0x00	; 0
 2d4:	90 93 2e 14 	sts	0x142E, r25
 2d8:	80 93 2d 14 	sts	0x142D, r24
	init_TWI(my_adress);
 2dc:	33 d2       	rcall	.+1126   	; 0x744 <init_TWI>
	
	sei();
 2de:	78 94       	sei

	
    while(1)
    {
		PORTA ^= (1<<PORTA0);
 2e0:	91 e0       	ldi	r25, 0x01	; 1
 2e2:	82 b1       	in	r24, 0x02	; 2
 2e4:	89 27       	eor	r24, r25
 2e6:	82 b9       	out	0x02, r24	; 2
 2e8:	fc cf       	rjmp	.-8      	; 0x2e2 <main+0x16>

000002ea <__vector_20>:


// -- Interrupts -- 

ISR (USART0_RX_vect)
{
 2ea:	1f 92       	push	r1
 2ec:	0f 92       	push	r0
 2ee:	0f b6       	in	r0, 0x3f	; 63
 2f0:	0f 92       	push	r0
 2f2:	11 24       	eor	r1, r1
 2f4:	0b b6       	in	r0, 0x3b	; 59
 2f6:	0f 92       	push	r0
 2f8:	ef 92       	push	r14
 2fa:	ff 92       	push	r15
 2fc:	0f 93       	push	r16
 2fe:	1f 93       	push	r17
 300:	2f 93       	push	r18
 302:	3f 93       	push	r19
 304:	4f 93       	push	r20
 306:	5f 93       	push	r21
 308:	6f 93       	push	r22
 30a:	7f 93       	push	r23
 30c:	8f 93       	push	r24
 30e:	9f 93       	push	r25
 310:	af 93       	push	r26
 312:	bf 93       	push	r27
 314:	cf 93       	push	r28
 316:	df 93       	push	r29
 318:	ef 93       	push	r30
 31a:	ff 93       	push	r31
	uint8_t data;
	data = UDR0; // read data from buffer TODO: add check for overflow
 31c:	20 91 c6 00 	lds	r18, 0x00C6
	
	
	
	if(data == 0x7e)
 320:	2e 37       	cpi	r18, 0x7E	; 126
 322:	09 f0       	breq	.+2      	; 0x326 <__vector_20+0x3c>
 324:	54 c0       	rjmp	.+168    	; 0x3ce <__vector_20+0xe4>
	{
		if(gRxBufferIndex >= 4 || gRxBufferIndex == gRxBuffer[1] + 4) //TODO: add crc check
 326:	80 91 35 17 	lds	r24, 0x1735
 32a:	90 91 36 17 	lds	r25, 0x1736
 32e:	84 30       	cpi	r24, 0x04	; 4
 330:	91 05       	cpc	r25, r1
 332:	48 f4       	brcc	.+18     	; 0x346 <__vector_20+0x5c>
 334:	20 91 09 11 	lds	r18, 0x1109
 338:	30 e0       	ldi	r19, 0x00	; 0
 33a:	2c 5f       	subi	r18, 0xFC	; 252
 33c:	3f 4f       	sbci	r19, 0xFF	; 255
 33e:	82 17       	cp	r24, r18
 340:	93 07       	cpc	r25, r19
 342:	09 f0       	breq	.+2      	; 0x346 <__vector_20+0x5c>
 344:	3f c0       	rjmp	.+126    	; 0x3c4 <__vector_20+0xda>
		{
			
			//temp
			 PORTA ^= (1<<PORTA1); // turn on/off led
 346:	92 b1       	in	r25, 0x02	; 2
 348:	82 e0       	ldi	r24, 0x02	; 2
 34a:	89 27       	eor	r24, r25
 34c:	82 b9       	out	0x02, r24	; 2
			//temp		
			
			// bounce
			for(int i = 0; i < gRxBuffer[1]; i++)
 34e:	60 91 09 11 	lds	r22, 0x1109
 352:	26 2f       	mov	r18, r22
 354:	30 e0       	ldi	r19, 0x00	; 0
 356:	12 16       	cp	r1, r18
 358:	13 06       	cpc	r1, r19
 35a:	64 f4       	brge	.+24     	; 0x374 <__vector_20+0x8a>
 35c:	aa e0       	ldi	r26, 0x0A	; 10
 35e:	b1 e1       	ldi	r27, 0x11	; 17
 360:	ef e2       	ldi	r30, 0x2F	; 47
 362:	f4 e1       	ldi	r31, 0x14	; 20
 364:	80 e0       	ldi	r24, 0x00	; 0
 366:	90 e0       	ldi	r25, 0x00	; 0
			{
				gTxPayload[i] = gRxBuffer[i+2];
 368:	4d 91       	ld	r20, X+
 36a:	41 93       	st	Z+, r20
			//temp
			 PORTA ^= (1<<PORTA1); // turn on/off led
			//temp		
			
			// bounce
			for(int i = 0; i < gRxBuffer[1]; i++)
 36c:	01 96       	adiw	r24, 0x01	; 1
 36e:	82 17       	cp	r24, r18
 370:	93 07       	cpc	r25, r19
 372:	d4 f3       	brlt	.-12     	; 0x368 <__vector_20+0x7e>
			{
				gTxPayload[i] = gRxBuffer[i+2];
			} 
			sendPacket(gRxBuffer[0], gRxBuffer[1]);
 374:	80 91 08 11 	lds	r24, 0x1108
 378:	49 df       	rcall	.-366    	; 0x20c <sendPacket>
 37a:	08 e0       	ldi	r16, 0x08	; 8
 37c:	11 e1       	ldi	r17, 0x11	; 17
			
			// Add packet (-crc) to fifo-buffer to cue it for decoding
			for(int i = 0; i < gRxBuffer[1] + 2; ++i)
 37e:	c0 e0       	ldi	r28, 0x00	; 0
 380:	d0 e0       	ldi	r29, 0x00	; 0
 382:	0f 2e       	mov	r0, r31
 384:	f9 e0       	ldi	r31, 0x09	; 9
 386:	ef 2e       	mov	r14, r31
 388:	f1 e1       	ldi	r31, 0x11	; 17
 38a:	ff 2e       	mov	r15, r31
 38c:	f0 2d       	mov	r31, r0
			{
				FifoWrite(gRxFIFO, gRxBuffer[i]);
 38e:	f8 01       	movw	r30, r16
 390:	61 91       	ld	r22, Z+
 392:	8f 01       	movw	r16, r30
 394:	80 91 00 01 	lds	r24, 0x0100
 398:	90 91 01 01 	lds	r25, 0x0101
 39c:	9d de       	rcall	.-710    	; 0xd8 <FifoWrite>
				gTxPayload[i] = gRxBuffer[i+2];
			} 
			sendPacket(gRxBuffer[0], gRxBuffer[1]);
			
			// Add packet (-crc) to fifo-buffer to cue it for decoding
			for(int i = 0; i < gRxBuffer[1] + 2; ++i)
 39e:	21 96       	adiw	r28, 0x01	; 1
 3a0:	f7 01       	movw	r30, r14
 3a2:	40 81       	ld	r20, Z
 3a4:	50 e0       	ldi	r21, 0x00	; 0
 3a6:	ca 01       	movw	r24, r20
 3a8:	02 96       	adiw	r24, 0x02	; 2
 3aa:	c8 17       	cp	r28, r24
 3ac:	d9 07       	cpc	r29, r25
 3ae:	7c f3       	brlt	.-34     	; 0x38e <__vector_20+0xa4>
				FifoWrite(gRxFIFO, gRxBuffer[i]);
			}
				
					
			// send message to sensor module
			send_string_fixed_length(S_ADRESS, gTxPayload, gRxBuffer[1]);
 3b0:	6f e2       	ldi	r22, 0x2F	; 47
 3b2:	74 e1       	ldi	r23, 0x14	; 20
 3b4:	80 e4       	ldi	r24, 0x40	; 64
 3b6:	90 e0       	ldi	r25, 0x00	; 0
 3b8:	15 d2       	rcall	.+1066   	; 0x7e4 <send_string_fixed_length>
			
			
			gRxBufferIndex = 0;
 3ba:	10 92 36 17 	sts	0x1736, r1
 3be:	10 92 35 17 	sts	0x1735, r1
 3c2:	12 c0       	rjmp	.+36     	; 0x3e8 <__vector_20+0xfe>
		}else
		{
			gRxBufferIndex = 0; // can be optimized away...
 3c4:	10 92 36 17 	sts	0x1736, r1
 3c8:	10 92 35 17 	sts	0x1735, r1
 3cc:	0d c0       	rjmp	.+26     	; 0x3e8 <__vector_20+0xfe>
		}
		
	}else
	{
		gRxBuffer[gRxBufferIndex] = data;
 3ce:	80 91 35 17 	lds	r24, 0x1735
 3d2:	90 91 36 17 	lds	r25, 0x1736
 3d6:	fc 01       	movw	r30, r24
 3d8:	e8 5f       	subi	r30, 0xF8	; 248
 3da:	fe 4e       	sbci	r31, 0xEE	; 238
 3dc:	20 83       	st	Z, r18
		++gRxBufferIndex;
 3de:	01 96       	adiw	r24, 0x01	; 1
 3e0:	90 93 36 17 	sts	0x1736, r25
 3e4:	80 93 35 17 	sts	0x1735, r24
	}
		
	
}
 3e8:	ff 91       	pop	r31
 3ea:	ef 91       	pop	r30
 3ec:	df 91       	pop	r29
 3ee:	cf 91       	pop	r28
 3f0:	bf 91       	pop	r27
 3f2:	af 91       	pop	r26
 3f4:	9f 91       	pop	r25
 3f6:	8f 91       	pop	r24
 3f8:	7f 91       	pop	r23
 3fa:	6f 91       	pop	r22
 3fc:	5f 91       	pop	r21
 3fe:	4f 91       	pop	r20
 400:	3f 91       	pop	r19
 402:	2f 91       	pop	r18
 404:	1f 91       	pop	r17
 406:	0f 91       	pop	r16
 408:	ff 90       	pop	r15
 40a:	ef 90       	pop	r14
 40c:	0f 90       	pop	r0
 40e:	0b be       	out	0x3b, r0	; 59
 410:	0f 90       	pop	r0
 412:	0f be       	out	0x3f, r0	; 63
 414:	0f 90       	pop	r0
 416:	1f 90       	pop	r1
 418:	18 95       	reti

0000041a <__vector_26>:

// -- interrupt vector from TWI --

//TWI Interrupt vector to exist in every module
ISR(TWI_vect)
{
 41a:	1f 92       	push	r1
 41c:	0f 92       	push	r0
 41e:	0f b6       	in	r0, 0x3f	; 63
 420:	0f 92       	push	r0
 422:	11 24       	eor	r1, r1
 424:	0b b6       	in	r0, 0x3b	; 59
 426:	0f 92       	push	r0
 428:	2f 93       	push	r18
 42a:	3f 93       	push	r19
 42c:	4f 93       	push	r20
 42e:	5f 93       	push	r21
 430:	6f 93       	push	r22
 432:	7f 93       	push	r23
 434:	8f 93       	push	r24
 436:	9f 93       	push	r25
 438:	af 93       	push	r26
 43a:	bf 93       	push	r27
 43c:	cf 93       	push	r28
 43e:	df 93       	push	r29
 440:	ef 93       	push	r30
 442:	ff 93       	push	r31
	switch(my_adress)
 444:	80 91 2d 14 	lds	r24, 0x142D
 448:	90 91 2e 14 	lds	r25, 0x142E
 44c:	80 34       	cpi	r24, 0x40	; 64
 44e:	91 05       	cpc	r25, r1
 450:	09 f4       	brne	.+2      	; 0x454 <__vector_26+0x3a>
 452:	89 c0       	rjmp	.+274    	; 0x566 <__vector_26+0x14c>
 454:	80 38       	cpi	r24, 0x80	; 128
 456:	91 05       	cpc	r25, r1
 458:	21 f0       	breq	.+8      	; 0x462 <__vector_26+0x48>
 45a:	80 97       	sbiw	r24, 0x20	; 32
 45c:	09 f0       	breq	.+2      	; 0x460 <__vector_26+0x46>
 45e:	58 c1       	rjmp	.+688    	; 0x710 <__vector_26+0x2f6>
 460:	c5 c0       	rjmp	.+394    	; 0x5ec <__vector_26+0x1d2>
	{
		// ----------------------------------------------------------------------------- Communications
		case(C_ADRESS):
		{
			if(CONTROL == SLAW || CONTROL == ARBIT_SLAW)
 462:	80 91 b9 00 	lds	r24, 0x00B9
 466:	88 7f       	andi	r24, 0xF8	; 248
 468:	80 36       	cpi	r24, 0x60	; 96
 46a:	29 f0       	breq	.+10     	; 0x476 <__vector_26+0x5c>
 46c:	80 91 b9 00 	lds	r24, 0x00B9
 470:	88 7f       	andi	r24, 0xF8	; 248
 472:	88 36       	cpi	r24, 0x68	; 104
 474:	21 f4       	brne	.+8      	; 0x47e <__vector_26+0x64>
			{
				instruction = true;
 476:	81 e0       	ldi	r24, 0x01	; 1
 478:	80 93 16 14 	sts	0x1416, r24
 47c:	49 c1       	rjmp	.+658    	; 0x710 <__vector_26+0x2f6>
			}
			else if(CONTROL == DATA_SLAW)
 47e:	80 91 b9 00 	lds	r24, 0x00B9
 482:	88 7f       	andi	r24, 0xF8	; 248
 484:	80 38       	cpi	r24, 0x80	; 128
 486:	81 f5       	brne	.+96     	; 0x4e8 <__vector_26+0xce>
			{
				if(instruction)
 488:	80 91 16 14 	lds	r24, 0x1416
 48c:	88 23       	and	r24, r24
 48e:	41 f0       	breq	.+16     	; 0x4a0 <__vector_26+0x86>
				{
					current_instruction = get_data();
 490:	9b d1       	rcall	.+822    	; 0x7c8 <get_data>
 492:	90 93 10 13 	sts	0x1310, r25
 496:	80 93 0f 13 	sts	0x130F, r24
					instruction = false;
 49a:	10 92 16 14 	sts	0x1416, r1
 49e:	38 c1       	rjmp	.+624    	; 0x710 <__vector_26+0x2f6>
				}
				else
				{
					switch(current_instruction)
 4a0:	80 91 0f 13 	lds	r24, 0x130F
 4a4:	90 91 10 13 	lds	r25, 0x1310
 4a8:	81 30       	cpi	r24, 0x01	; 1
 4aa:	91 05       	cpc	r25, r1
 4ac:	21 f0       	breq	.+8      	; 0x4b6 <__vector_26+0x9c>
 4ae:	49 97       	sbiw	r24, 0x19	; 25
 4b0:	09 f0       	breq	.+2      	; 0x4b4 <__vector_26+0x9a>
 4b2:	2e c1       	rjmp	.+604    	; 0x710 <__vector_26+0x2f6>
 4b4:	07 c0       	rjmp	.+14     	; 0x4c4 <__vector_26+0xaa>
					{
						case(I_SETTINGS):
						{
							PORTA |= (1<<PORTA1);
 4b6:	11 9a       	sbi	0x02, 1	; 2
							settings = get_data();
 4b8:	87 d1       	rcall	.+782    	; 0x7c8 <get_data>
 4ba:	90 93 0e 13 	sts	0x130E, r25
 4be:	80 93 0d 13 	sts	0x130D, r24
							break;
 4c2:	26 c1       	rjmp	.+588    	; 0x710 <__vector_26+0x2f6>
						}
						case(I_STRING):
						{
							message[message_counter] = get_data();
 4c4:	c0 91 29 14 	lds	r28, 0x1429
 4c8:	d0 91 2a 14 	lds	r29, 0x142A
 4cc:	7d d1       	rcall	.+762    	; 0x7c8 <get_data>
 4ce:	c9 5e       	subi	r28, 0xE9	; 233
 4d0:	dc 4e       	sbci	r29, 0xEC	; 236
 4d2:	88 83       	st	Y, r24
							message_counter += 1;
 4d4:	80 91 29 14 	lds	r24, 0x1429
 4d8:	90 91 2a 14 	lds	r25, 0x142A
 4dc:	01 96       	adiw	r24, 0x01	; 1
 4de:	90 93 2a 14 	sts	0x142A, r25
 4e2:	80 93 29 14 	sts	0x1429, r24
							break;
 4e6:	14 c1       	rjmp	.+552    	; 0x710 <__vector_26+0x2f6>
						}
					}
				}
			}
			else if (CONTROL == DATA_GENERAL)
 4e8:	80 91 b9 00 	lds	r24, 0x00B9
 4ec:	88 7f       	andi	r24, 0xF8	; 248
 4ee:	80 39       	cpi	r24, 0x90	; 144
 4f0:	59 f5       	brne	.+86     	; 0x548 <__vector_26+0x12e>
			{
				if(sensor == 8)
 4f2:	c0 91 33 17 	lds	r28, 0x1733
 4f6:	d0 91 34 17 	lds	r29, 0x1734
 4fa:	c8 30       	cpi	r28, 0x08	; 8
 4fc:	d1 05       	cpc	r29, r1
 4fe:	99 f4       	brne	.+38     	; 0x526 <__vector_26+0x10c>
 500:	e9 e1       	ldi	r30, 0x19	; 25
 502:	f4 e1       	ldi	r31, 0x14	; 20
 504:	a7 e3       	ldi	r26, 0x37	; 55
 506:	b7 e1       	ldi	r27, 0x17	; 23


// -- interrupt vector from TWI --

//TWI Interrupt vector to exist in every module
ISR(TWI_vect)
 508:	29 e2       	ldi	r18, 0x29	; 41
 50a:	34 e1       	ldi	r19, 0x14	; 20
			{
				if(sensor == 8)
				{
					for(int i = 0; i < sizeof(sensors)/sizeof(int);++i)
					{
						sensors[i] = buffer[i];
 50c:	81 91       	ld	r24, Z+
 50e:	91 91       	ld	r25, Z+
 510:	8d 93       	st	X+, r24
 512:	9d 93       	st	X+, r25
			}
			else if (CONTROL == DATA_GENERAL)
			{
				if(sensor == 8)
				{
					for(int i = 0; i < sizeof(sensors)/sizeof(int);++i)
 514:	e2 17       	cp	r30, r18
 516:	f3 07       	cpc	r31, r19
 518:	c9 f7       	brne	.-14     	; 0x50c <__vector_26+0xf2>
					{
						sensors[i] = buffer[i];
					}
					servo = get_data();
 51a:	56 d1       	rcall	.+684    	; 0x7c8 <get_data>
 51c:	90 93 2c 14 	sts	0x142C, r25
 520:	80 93 2b 14 	sts	0x142B, r24
 524:	f5 c0       	rjmp	.+490    	; 0x710 <__vector_26+0x2f6>
				}
				else
				{
					buffer[sensor] = get_data();
 526:	50 d1       	rcall	.+672    	; 0x7c8 <get_data>
 528:	cc 0f       	add	r28, r28
 52a:	dd 1f       	adc	r29, r29
 52c:	c7 5e       	subi	r28, 0xE7	; 231
 52e:	db 4e       	sbci	r29, 0xEB	; 235
 530:	99 83       	std	Y+1, r25	; 0x01
 532:	88 83       	st	Y, r24
					sensor += 1;
 534:	80 91 33 17 	lds	r24, 0x1733
 538:	90 91 34 17 	lds	r25, 0x1734
 53c:	01 96       	adiw	r24, 0x01	; 1
 53e:	90 93 34 17 	sts	0x1734, r25
 542:	80 93 33 17 	sts	0x1733, r24
 546:	e4 c0       	rjmp	.+456    	; 0x710 <__vector_26+0x2f6>
				}
			}
			else if (CONTROL == STOP)
 548:	80 91 b9 00 	lds	r24, 0x00B9
 54c:	88 7f       	andi	r24, 0xF8	; 248
 54e:	80 3a       	cpi	r24, 0xA0	; 160
 550:	09 f0       	breq	.+2      	; 0x554 <__vector_26+0x13a>
 552:	de c0       	rjmp	.+444    	; 0x710 <__vector_26+0x2f6>
			{
				sensor = 0;
 554:	10 92 34 17 	sts	0x1734, r1
 558:	10 92 33 17 	sts	0x1733, r1
				//Do something smart with the message.
				
				
				
				message_counter = 0;
 55c:	10 92 2a 14 	sts	0x142A, r1
 560:	10 92 29 14 	sts	0x1429, r1
 564:	d5 c0       	rjmp	.+426    	; 0x710 <__vector_26+0x2f6>
			break;
		}
		// ----------------------------------------------------------------------------- Sensors
		case(S_ADRESS):
		{
			if(CONTROL == SLAW || CONTROL == ARBIT_SLAW)
 566:	80 91 b9 00 	lds	r24, 0x00B9
 56a:	88 7f       	andi	r24, 0xF8	; 248
 56c:	80 36       	cpi	r24, 0x60	; 96
 56e:	29 f0       	breq	.+10     	; 0x57a <__vector_26+0x160>
 570:	80 91 b9 00 	lds	r24, 0x00B9
 574:	88 7f       	andi	r24, 0xF8	; 248
 576:	88 36       	cpi	r24, 0x68	; 104
 578:	21 f4       	brne	.+8      	; 0x582 <__vector_26+0x168>
			{
				instruction = true;
 57a:	81 e0       	ldi	r24, 0x01	; 1
 57c:	80 93 16 14 	sts	0x1416, r24
 580:	c7 c0       	rjmp	.+398    	; 0x710 <__vector_26+0x2f6>
			}
			else if(CONTROL == DATA_SLAW)
 582:	80 91 b9 00 	lds	r24, 0x00B9
 586:	88 7f       	andi	r24, 0xF8	; 248
 588:	80 38       	cpi	r24, 0x80	; 128
 58a:	29 f5       	brne	.+74     	; 0x5d6 <__vector_26+0x1bc>
			{
				if(instruction)
 58c:	80 91 16 14 	lds	r24, 0x1416
 590:	88 23       	and	r24, r24
 592:	41 f0       	breq	.+16     	; 0x5a4 <__vector_26+0x18a>
				{
					current_instruction = get_data();
 594:	19 d1       	rcall	.+562    	; 0x7c8 <get_data>
 596:	90 93 10 13 	sts	0x1310, r25
 59a:	80 93 0f 13 	sts	0x130F, r24
					instruction = false;
 59e:	10 92 16 14 	sts	0x1416, r1
 5a2:	b6 c0       	rjmp	.+364    	; 0x710 <__vector_26+0x2f6>
				}
				else
				{
					switch(current_instruction)
 5a4:	80 91 0f 13 	lds	r24, 0x130F
 5a8:	90 91 10 13 	lds	r25, 0x1310
 5ac:	49 97       	sbiw	r24, 0x19	; 25
 5ae:	09 f0       	breq	.+2      	; 0x5b2 <__vector_26+0x198>
 5b0:	af c0       	rjmp	.+350    	; 0x710 <__vector_26+0x2f6>
							//sweep = get_data(); ? :O
							break;
						}
						case(I_STRING):
						{
							message[message_counter] = get_data();
 5b2:	c0 91 29 14 	lds	r28, 0x1429
 5b6:	d0 91 2a 14 	lds	r29, 0x142A
 5ba:	06 d1       	rcall	.+524    	; 0x7c8 <get_data>
 5bc:	c9 5e       	subi	r28, 0xE9	; 233
 5be:	dc 4e       	sbci	r29, 0xEC	; 236
 5c0:	88 83       	st	Y, r24
							message_counter += 1;
 5c2:	80 91 29 14 	lds	r24, 0x1429
 5c6:	90 91 2a 14 	lds	r25, 0x142A
 5ca:	01 96       	adiw	r24, 0x01	; 1
 5cc:	90 93 2a 14 	sts	0x142A, r25
 5d0:	80 93 29 14 	sts	0x1429, r24
							break;
 5d4:	9d c0       	rjmp	.+314    	; 0x710 <__vector_26+0x2f6>
						}
					}
				}
			}
			else if (CONTROL == STOP)
 5d6:	80 91 b9 00 	lds	r24, 0x00B9
 5da:	88 7f       	andi	r24, 0xF8	; 248
 5dc:	80 3a       	cpi	r24, 0xA0	; 160
 5de:	09 f0       	breq	.+2      	; 0x5e2 <__vector_26+0x1c8>
 5e0:	97 c0       	rjmp	.+302    	; 0x710 <__vector_26+0x2f6>
			{
				//Gör något smart med message
				message_counter = 0;
 5e2:	10 92 2a 14 	sts	0x142A, r1
 5e6:	10 92 29 14 	sts	0x1429, r1
 5ea:	92 c0       	rjmp	.+292    	; 0x710 <__vector_26+0x2f6>
			break;
		}
		// ----------------------------------------------------------------------------- Steer
		case(ST_ADRESS):
		{
			if(CONTROL == SLAW || CONTROL == ARBIT_SLAW)
 5ec:	80 91 b9 00 	lds	r24, 0x00B9
 5f0:	88 7f       	andi	r24, 0xF8	; 248
 5f2:	80 36       	cpi	r24, 0x60	; 96
 5f4:	29 f0       	breq	.+10     	; 0x600 <__vector_26+0x1e6>
 5f6:	80 91 b9 00 	lds	r24, 0x00B9
 5fa:	88 7f       	andi	r24, 0xF8	; 248
 5fc:	88 36       	cpi	r24, 0x68	; 104
 5fe:	21 f4       	brne	.+8      	; 0x608 <__vector_26+0x1ee>
			{
				instruction = true;
 600:	81 e0       	ldi	r24, 0x01	; 1
 602:	80 93 16 14 	sts	0x1416, r24
 606:	84 c0       	rjmp	.+264    	; 0x710 <__vector_26+0x2f6>
			}
			else if(CONTROL == DATA_SLAW)
 608:	80 91 b9 00 	lds	r24, 0x00B9
 60c:	88 7f       	andi	r24, 0xF8	; 248
 60e:	80 38       	cpi	r24, 0x80	; 128
 610:	09 f0       	breq	.+2      	; 0x614 <__vector_26+0x1fa>
 612:	3d c0       	rjmp	.+122    	; 0x68e <__vector_26+0x274>
			{
				if(instruction)
 614:	80 91 16 14 	lds	r24, 0x1416
 618:	88 23       	and	r24, r24
 61a:	41 f0       	breq	.+16     	; 0x62c <__vector_26+0x212>
				{
					current_instruction = get_data();
 61c:	d5 d0       	rcall	.+426    	; 0x7c8 <get_data>
 61e:	90 93 10 13 	sts	0x1310, r25
 622:	80 93 0f 13 	sts	0x130F, r24
					instruction = false;
 626:	10 92 16 14 	sts	0x1416, r1
 62a:	72 c0       	rjmp	.+228    	; 0x710 <__vector_26+0x2f6>
				}
				else
				{
					switch(current_instruction)
 62c:	80 91 0f 13 	lds	r24, 0x130F
 630:	90 91 10 13 	lds	r25, 0x1310
 634:	00 97       	sbiw	r24, 0x00	; 0
 636:	21 f0       	breq	.+8      	; 0x640 <__vector_26+0x226>
 638:	49 97       	sbiw	r24, 0x19	; 25
 63a:	09 f0       	breq	.+2      	; 0x63e <__vector_26+0x224>
 63c:	69 c0       	rjmp	.+210    	; 0x710 <__vector_26+0x2f6>
 63e:	15 c0       	rjmp	.+42     	; 0x66a <__vector_26+0x250>
					{
						case(I_COMMAND):
						{
							command[current_command] = get_data();
 640:	c0 91 17 14 	lds	r28, 0x1417
 644:	d0 91 18 14 	lds	r29, 0x1418
 648:	bf d0       	rcall	.+382    	; 0x7c8 <get_data>
 64a:	cc 0f       	add	r28, r28
 64c:	dd 1f       	adc	r29, r29
 64e:	cf 5e       	subi	r28, 0xEF	; 239
 650:	dc 4e       	sbci	r29, 0xEC	; 236
 652:	99 83       	std	Y+1, r25	; 0x01
 654:	88 83       	st	Y, r24
							current_command += 1;
 656:	80 91 17 14 	lds	r24, 0x1417
 65a:	90 91 18 14 	lds	r25, 0x1418
 65e:	01 96       	adiw	r24, 0x01	; 1
 660:	90 93 18 14 	sts	0x1418, r25
 664:	80 93 17 14 	sts	0x1417, r24
							break;
 668:	53 c0       	rjmp	.+166    	; 0x710 <__vector_26+0x2f6>
						}
						case(I_STRING):
						{
							message[message_counter] = get_data();
 66a:	c0 91 29 14 	lds	r28, 0x1429
 66e:	d0 91 2a 14 	lds	r29, 0x142A
 672:	aa d0       	rcall	.+340    	; 0x7c8 <get_data>
 674:	c9 5e       	subi	r28, 0xE9	; 233
 676:	dc 4e       	sbci	r29, 0xEC	; 236
 678:	88 83       	st	Y, r24
							message_counter += 1;
 67a:	80 91 29 14 	lds	r24, 0x1429
 67e:	90 91 2a 14 	lds	r25, 0x142A
 682:	01 96       	adiw	r24, 0x01	; 1
 684:	90 93 2a 14 	sts	0x142A, r25
 688:	80 93 29 14 	sts	0x1429, r24
							break;
 68c:	41 c0       	rjmp	.+130    	; 0x710 <__vector_26+0x2f6>
						}
					}
				}
			}
			else if (CONTROL == DATA_GENERAL)
 68e:	80 91 b9 00 	lds	r24, 0x00B9
 692:	88 7f       	andi	r24, 0xF8	; 248
 694:	80 39       	cpi	r24, 0x90	; 144
 696:	59 f5       	brne	.+86     	; 0x6ee <__vector_26+0x2d4>
			{
				if(sensor == 8)
 698:	c0 91 33 17 	lds	r28, 0x1733
 69c:	d0 91 34 17 	lds	r29, 0x1734
 6a0:	c8 30       	cpi	r28, 0x08	; 8
 6a2:	d1 05       	cpc	r29, r1
 6a4:	99 f4       	brne	.+38     	; 0x6cc <__vector_26+0x2b2>
 6a6:	e9 e1       	ldi	r30, 0x19	; 25
 6a8:	f4 e1       	ldi	r31, 0x14	; 20
 6aa:	a7 e3       	ldi	r26, 0x37	; 55
 6ac:	b7 e1       	ldi	r27, 0x17	; 23


// -- interrupt vector from TWI --

//TWI Interrupt vector to exist in every module
ISR(TWI_vect)
 6ae:	29 e2       	ldi	r18, 0x29	; 41
 6b0:	34 e1       	ldi	r19, 0x14	; 20
			{
				if(sensor == 8)
				{
					for(int i = 0; i < sizeof(sensors)/sizeof(int);++i)
					{
						sensors[i] = buffer[i];
 6b2:	81 91       	ld	r24, Z+
 6b4:	91 91       	ld	r25, Z+
 6b6:	8d 93       	st	X+, r24
 6b8:	9d 93       	st	X+, r25
			}
			else if (CONTROL == DATA_GENERAL)
			{
				if(sensor == 8)
				{
					for(int i = 0; i < sizeof(sensors)/sizeof(int);++i)
 6ba:	e2 17       	cp	r30, r18
 6bc:	f3 07       	cpc	r31, r19
 6be:	c9 f7       	brne	.-14     	; 0x6b2 <__vector_26+0x298>
					{
						sensors[i] = buffer[i];
					}
					servo = get_data();
 6c0:	83 d0       	rcall	.+262    	; 0x7c8 <get_data>
 6c2:	90 93 2c 14 	sts	0x142C, r25
 6c6:	80 93 2b 14 	sts	0x142B, r24
 6ca:	22 c0       	rjmp	.+68     	; 0x710 <__vector_26+0x2f6>
				}
				else
				{
					buffer[sensor] = get_data();
 6cc:	7d d0       	rcall	.+250    	; 0x7c8 <get_data>
 6ce:	cc 0f       	add	r28, r28
 6d0:	dd 1f       	adc	r29, r29
 6d2:	c7 5e       	subi	r28, 0xE7	; 231
 6d4:	db 4e       	sbci	r29, 0xEB	; 235
 6d6:	99 83       	std	Y+1, r25	; 0x01
 6d8:	88 83       	st	Y, r24
					sensor += 1;
 6da:	80 91 33 17 	lds	r24, 0x1733
 6de:	90 91 34 17 	lds	r25, 0x1734
 6e2:	01 96       	adiw	r24, 0x01	; 1
 6e4:	90 93 34 17 	sts	0x1734, r25
 6e8:	80 93 33 17 	sts	0x1733, r24
 6ec:	11 c0       	rjmp	.+34     	; 0x710 <__vector_26+0x2f6>
				}
			}
			else if (CONTROL == STOP)
 6ee:	80 91 b9 00 	lds	r24, 0x00B9
 6f2:	88 7f       	andi	r24, 0xF8	; 248
 6f4:	80 3a       	cpi	r24, 0xA0	; 160
 6f6:	61 f4       	brne	.+24     	; 0x710 <__vector_26+0x2f6>
			{
				sensor = 0;
 6f8:	10 92 34 17 	sts	0x1734, r1
 6fc:	10 92 33 17 	sts	0x1733, r1
				current_command = 0;
 700:	10 92 18 14 	sts	0x1418, r1
 704:	10 92 17 14 	sts	0x1417, r1
				//Do something with the commands.
				//Nothing to do with a string here really...
				message_counter = 0;
 708:	10 92 2a 14 	sts	0x142A, r1
 70c:	10 92 29 14 	sts	0x1429, r1
			}
		}
		break;
	}
	reset_TWI();
 710:	af d0       	rcall	.+350    	; 0x870 <reset_TWI>
 712:	ff 91       	pop	r31
 714:	ef 91       	pop	r30
 716:	df 91       	pop	r29
 718:	cf 91       	pop	r28
 71a:	bf 91       	pop	r27
 71c:	af 91       	pop	r26
 71e:	9f 91       	pop	r25
 720:	8f 91       	pop	r24
 722:	7f 91       	pop	r23
 724:	6f 91       	pop	r22
 726:	5f 91       	pop	r21
 728:	4f 91       	pop	r20
 72a:	3f 91       	pop	r19
 72c:	2f 91       	pop	r18
 72e:	0f 90       	pop	r0
 730:	0b be       	out	0x3b, r0	; 59
 732:	0f 90       	pop	r0
 734:	0f be       	out	0x3f, r0	; 63
 736:	0f 90       	pop	r0
 738:	1f 90       	pop	r1
 73a:	18 95       	reti

0000073c <set_twi_reciever_enable>:
		Error();
		return false;
	}
	stop_bus();
	return true;
}
 73c:	85 e4       	ldi	r24, 0x45	; 69
 73e:	80 93 bc 00 	sts	0x00BC, r24
 742:	08 95       	ret

00000744 <init_TWI>:
 744:	80 34       	cpi	r24, 0x40	; 64
 746:	91 05       	cpc	r25, r1
 748:	81 f0       	breq	.+32     	; 0x76a <init_TWI+0x26>
 74a:	80 38       	cpi	r24, 0x80	; 128
 74c:	91 05       	cpc	r25, r1
 74e:	19 f0       	breq	.+6      	; 0x756 <init_TWI+0x12>
 750:	80 97       	sbiw	r24, 0x20	; 32
 752:	d1 f4       	brne	.+52     	; 0x788 <init_TWI+0x44>
 754:	12 c0       	rjmp	.+36     	; 0x77a <init_TWI+0x36>
 756:	83 e0       	ldi	r24, 0x03	; 3
 758:	88 b9       	out	0x08, r24	; 8
 75a:	f0 df       	rcall	.-32     	; 0x73c <set_twi_reciever_enable>
 75c:	8b e1       	ldi	r24, 0x1B	; 27
 75e:	80 93 b8 00 	sts	0x00B8, r24
 762:	81 e8       	ldi	r24, 0x81	; 129
 764:	80 93 ba 00 	sts	0x00BA, r24
 768:	08 95       	ret
 76a:	87 e1       	ldi	r24, 0x17	; 23
 76c:	80 93 b8 00 	sts	0x00B8, r24
 770:	e5 df       	rcall	.-54     	; 0x73c <set_twi_reciever_enable>
 772:	80 e4       	ldi	r24, 0x40	; 64
 774:	80 93 ba 00 	sts	0x00BA, r24
 778:	08 95       	ret
 77a:	87 e1       	ldi	r24, 0x17	; 23
 77c:	80 93 b8 00 	sts	0x00B8, r24
 780:	dd df       	rcall	.-70     	; 0x73c <set_twi_reciever_enable>
 782:	81 e2       	ldi	r24, 0x21	; 33
 784:	80 93 ba 00 	sts	0x00BA, r24
 788:	08 95       	ret

0000078a <clear_int>:
 78a:	81 ec       	ldi	r24, 0xC1	; 193
 78c:	80 93 bc 00 	sts	0x00BC, r24
 790:	08 95       	ret

00000792 <start_bus>:
 792:	2f ef       	ldi	r18, 0xFF	; 255
 794:	8f e9       	ldi	r24, 0x9F	; 159
 796:	95 e0       	ldi	r25, 0x05	; 5
 798:	21 50       	subi	r18, 0x01	; 1
 79a:	80 40       	sbci	r24, 0x00	; 0
 79c:	90 40       	sbci	r25, 0x00	; 0
 79e:	e1 f7       	brne	.-8      	; 0x798 <start_bus+0x6>
 7a0:	00 c0       	rjmp	.+0      	; 0x7a2 <start_bus+0x10>
 7a2:	00 00       	nop
 7a4:	84 ea       	ldi	r24, 0xA4	; 164
 7a6:	80 93 bc 00 	sts	0x00BC, r24
 7aa:	08 95       	ret

000007ac <stop_bus>:
 7ac:	85 ed       	ldi	r24, 0xD5	; 213
 7ae:	80 93 bc 00 	sts	0x00BC, r24
 7b2:	08 95       	ret

000007b4 <Error>:
 7b4:	80 91 b9 00 	lds	r24, 0x00B9
 7b8:	88 7f       	andi	r24, 0xF8	; 248
 7ba:	88 33       	cpi	r24, 0x38	; 56
 7bc:	09 f0       	breq	.+2      	; 0x7c0 <Error+0xc>
 7be:	f6 cf       	rjmp	.-20     	; 0x7ac <stop_bus>
 7c0:	e4 cf       	rjmp	.-56     	; 0x78a <clear_int>

000007c2 <set_data>:
 7c2:	80 93 bb 00 	sts	0x00BB, r24
 7c6:	08 95       	ret

000007c8 <get_data>:
 7c8:	80 91 bb 00 	lds	r24, 0x00BB
 7cc:	90 e0       	ldi	r25, 0x00	; 0
 7ce:	08 95       	ret

000007d0 <send_bus>:
 7d0:	84 e8       	ldi	r24, 0x84	; 132
 7d2:	80 93 bc 00 	sts	0x00BC, r24
 7d6:	08 95       	ret

000007d8 <wait_for_bus>:
 7d8:	ec eb       	ldi	r30, 0xBC	; 188
 7da:	f0 e0       	ldi	r31, 0x00	; 0
 7dc:	80 81       	ld	r24, Z
 7de:	88 23       	and	r24, r24
 7e0:	ec f7       	brge	.-6      	; 0x7dc <wait_for_bus+0x4>
 7e2:	08 95       	ret

000007e4 <send_string_fixed_length>:
 7e4:	ef 92       	push	r14
 7e6:	ff 92       	push	r15
 7e8:	0f 93       	push	r16
 7ea:	1f 93       	push	r17
 7ec:	cf 93       	push	r28
 7ee:	df 93       	push	r29
 7f0:	ec 01       	movw	r28, r24
 7f2:	e6 2e       	mov	r14, r22
 7f4:	f7 2e       	mov	r15, r23
 7f6:	8a 01       	movw	r16, r20
 7f8:	cc df       	rcall	.-104    	; 0x792 <start_bus>
 7fa:	ee df       	rcall	.-36     	; 0x7d8 <wait_for_bus>
 7fc:	80 91 b9 00 	lds	r24, 0x00B9
 800:	88 7f       	andi	r24, 0xF8	; 248
 802:	88 30       	cpi	r24, 0x08	; 8
 804:	19 f0       	breq	.+6      	; 0x80c <send_string_fixed_length+0x28>
 806:	d6 df       	rcall	.-84     	; 0x7b4 <Error>
 808:	80 e0       	ldi	r24, 0x00	; 0
 80a:	2b c0       	rjmp	.+86     	; 0x862 <send_string_fixed_length+0x7e>
 80c:	ce 01       	movw	r24, r28
 80e:	d9 df       	rcall	.-78     	; 0x7c2 <set_data>
 810:	df df       	rcall	.-66     	; 0x7d0 <send_bus>
 812:	e2 df       	rcall	.-60     	; 0x7d8 <wait_for_bus>
 814:	80 91 b9 00 	lds	r24, 0x00B9
 818:	88 7f       	andi	r24, 0xF8	; 248
 81a:	88 31       	cpi	r24, 0x18	; 24
 81c:	19 f0       	breq	.+6      	; 0x824 <send_string_fixed_length+0x40>
 81e:	ca df       	rcall	.-108    	; 0x7b4 <Error>
 820:	80 e0       	ldi	r24, 0x00	; 0
 822:	1f c0       	rjmp	.+62     	; 0x862 <send_string_fixed_length+0x7e>
 824:	89 e1       	ldi	r24, 0x19	; 25
 826:	90 e0       	ldi	r25, 0x00	; 0
 828:	cc df       	rcall	.-104    	; 0x7c2 <set_data>
 82a:	d2 df       	rcall	.-92     	; 0x7d0 <send_bus>
 82c:	d5 df       	rcall	.-86     	; 0x7d8 <wait_for_bus>
 82e:	80 91 b9 00 	lds	r24, 0x00B9
 832:	88 7f       	andi	r24, 0xF8	; 248
 834:	88 32       	cpi	r24, 0x28	; 40
 836:	21 f4       	brne	.+8      	; 0x840 <send_string_fixed_length+0x5c>
 838:	10 16       	cp	r1, r16
 83a:	11 06       	cpc	r1, r17
 83c:	24 f0       	brlt	.+8      	; 0x846 <send_string_fixed_length+0x62>
 83e:	0f c0       	rjmp	.+30     	; 0x85e <send_string_fixed_length+0x7a>
 840:	b9 df       	rcall	.-142    	; 0x7b4 <Error>
 842:	80 e0       	ldi	r24, 0x00	; 0
 844:	0e c0       	rjmp	.+28     	; 0x862 <send_string_fixed_length+0x7e>
 846:	ce 2d       	mov	r28, r14
 848:	df 2d       	mov	r29, r15
 84a:	0c 0f       	add	r16, r28
 84c:	1d 1f       	adc	r17, r29
 84e:	89 91       	ld	r24, Y+
 850:	90 e0       	ldi	r25, 0x00	; 0
 852:	b7 df       	rcall	.-146    	; 0x7c2 <set_data>
 854:	bd df       	rcall	.-134    	; 0x7d0 <send_bus>
 856:	c0 df       	rcall	.-128    	; 0x7d8 <wait_for_bus>
 858:	c0 17       	cp	r28, r16
 85a:	d1 07       	cpc	r29, r17
 85c:	c1 f7       	brne	.-16     	; 0x84e <send_string_fixed_length+0x6a>
 85e:	a6 df       	rcall	.-180    	; 0x7ac <stop_bus>
 860:	81 e0       	ldi	r24, 0x01	; 1
 862:	df 91       	pop	r29
 864:	cf 91       	pop	r28
 866:	1f 91       	pop	r17
 868:	0f 91       	pop	r16
 86a:	ff 90       	pop	r15
 86c:	ef 90       	pop	r14
 86e:	08 95       	ret

00000870 <reset_TWI>:

void reset_TWI()
{
	TWCR |= (1<<TWINT) | (1<<TWEA);
 870:	ec eb       	ldi	r30, 0xBC	; 188
 872:	f0 e0       	ldi	r31, 0x00	; 0
 874:	80 81       	ld	r24, Z
 876:	80 6c       	ori	r24, 0xC0	; 192
 878:	80 83       	st	Z, r24
 87a:	08 95       	ret

0000087c <_exit>:
 87c:	f8 94       	cli

0000087e <__stop_program>:
 87e:	ff cf       	rjmp	.-2      	; 0x87e <__stop_program>
