# spi_uvm

SPI UVM Verification Environment

This is a Verification Environment done for a SPI Module.

This project was developed at Tecnológico de Costa Rica.

Programmers: Dr. Roberto Molina Robles, PhD. Tecnológico de Costa Rica and Eng. Ricardo Molina Robles

The picture shows the architecture of the environment.

![image](https://github.com/user-attachments/assets/d81fc1e8-2a7c-4329-8186-b65d5e604c01)

![UVM_Diagram](images/UVM_env.png)

DUT: 

![image](https://github.com/user-attachments/assets/f85165b8-b0f3-4c0b-ab51-8811e6219e98)

Methodology:

![image](https://github.com/user-attachments/assets/60251d1e-5f48-4277-86ec-0d0cd28873ac)


