

================================================================
== Vivado HLS Report for 'dense_latency_ap_fixed_ap_fixed_18_6_5_3_0_config2_0_0_0_0_0_0_0_0_0'
================================================================
* Date:           Thu Jan 11 15:19:11 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx485tffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.740|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|     15|       0|     362|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      72|
|Register         |        -|      -|     421|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|     15|     421|     434|
+-----------------+---------+-------+--------+--------+
|Available        |     2060|   2800|  607200|  303600|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |r_V_10_0_1_fu_98_p2              |     *    |      1|  0|   6|          13|          18|
    |r_V_10_0_2_fu_101_p2             |     *    |      1|  0|   6|          11|          18|
    |r_V_10_0_3_fu_95_p2              |     *    |      1|  0|   6|          12|          18|
    |r_V_10_0_5_fu_97_p2              |     *    |      1|  0|   6|          13|          18|
    |r_V_10_0_6_fu_99_p2              |     *    |      1|  0|   6|          13|          18|
    |r_V_10_0_7_fu_96_p2              |     *    |      1|  0|   6|          13|          18|
    |r_V_10_1_1_fu_93_p2              |     *    |      1|  0|   6|          13|          18|
    |r_V_10_1_2_fu_103_p2             |     *    |      1|  0|   6|          13|          18|
    |r_V_10_1_3_fu_100_p2             |     *    |      1|  0|   6|          12|          18|
    |r_V_10_1_4_fu_92_p2              |     *    |      1|  0|   6|          12|          18|
    |r_V_10_1_5_fu_107_p2             |     *    |      1|  0|   6|          10|          18|
    |r_V_10_1_6_fu_105_p2             |     *    |      1|  0|   6|          12|          18|
    |r_V_10_1_7_fu_106_p2             |     *    |      1|  0|   6|          12|          18|
    |r_V_10_1_fu_102_p2               |     *    |      1|  0|   6|          11|          18|
    |r_V_s_fu_104_p2                  |     *    |      1|  0|   6|          12|          18|
    |acc_1_V_fu_1425_p2               |     +    |      0|  0|  18|          18|          18|
    |acc_2_V_fu_1430_p2               |     +    |      0|  0|  25|          18|          18|
    |acc_3_V_fu_1435_p2               |     +    |      0|  0|  25|          18|          18|
    |acc_4_V_fu_1439_p2               |     +    |      0|  0|  25|          18|          18|
    |acc_5_V_fu_1444_p2               |     +    |      0|  0|  25|          18|          18|
    |acc_6_V_fu_1454_p2               |     +    |      0|  0|  18|          18|          18|
    |acc_7_V_fu_1464_p2               |     +    |      0|  0|  18|          18|          18|
    |res_0_V_write_assign_fu_1415_p2  |     +    |      0|  0|  18|          18|          18|
    |tmp1_fu_1410_p2                  |     +    |      0|  0|  18|           8|          18|
    |tmp2_fu_1420_p2                  |     +    |      0|  0|  18|          13|          18|
    |tmp3_fu_1449_p2                  |     +    |      0|  0|  18|          13|          18|
    |tmp4_fu_1459_p2                  |     +    |      0|  0|  18|          13|          18|
    |r_V_10_0_4_fu_1249_p2            |     -    |      0|  0|  28|          21|          21|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |     15|  0| 362|         394|         507|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_return_0  |   9|          2|   18|         36|
    |ap_return_1  |   9|          2|   18|         36|
    |ap_return_2  |   9|          2|   18|         36|
    |ap_return_3  |   9|          2|   18|         36|
    |ap_return_4  |   9|          2|   18|         36|
    |ap_return_5  |   9|          2|   18|         36|
    |ap_return_6  |   9|          2|   18|         36|
    |ap_return_7  |   9|          2|   18|         36|
    +-------------+----+-----------+-----+-----------+
    |Total        |  72|         16|  144|        288|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |ap_ce_reg            |   1|   0|    1|          0|
    |ap_return_0_int_reg  |  18|   0|   18|          0|
    |ap_return_1_int_reg  |  18|   0|   18|          0|
    |ap_return_2_int_reg  |  18|   0|   18|          0|
    |ap_return_3_int_reg  |  18|   0|   18|          0|
    |ap_return_4_int_reg  |  18|   0|   18|          0|
    |ap_return_5_int_reg  |  18|   0|   18|          0|
    |ap_return_6_int_reg  |  18|   0|   18|          0|
    |ap_return_7_int_reg  |  18|   0|   18|          0|
    |tmp_18_reg_1537      |   9|   0|    9|          0|
    |tmp_20_reg_1582      |  16|   0|   16|          0|
    |tmp_33_0_1_reg_1522  |  18|   0|   18|          0|
    |tmp_33_0_3_reg_1532  |  18|   0|   18|          0|
    |tmp_33_0_5_reg_1542  |  18|   0|   18|          0|
    |tmp_33_0_6_reg_1547  |  18|   0|   18|          0|
    |tmp_33_0_7_reg_1552  |  18|   0|   18|          0|
    |tmp_33_1_1_reg_1562  |  18|   0|   18|          0|
    |tmp_33_1_2_reg_1567  |  18|   0|   18|          0|
    |tmp_33_1_3_reg_1572  |  18|   0|   18|          0|
    |tmp_33_1_4_reg_1577  |  18|   0|   18|          0|
    |tmp_33_1_6_reg_1587  |  18|   0|   18|          0|
    |tmp_33_1_7_reg_1592  |  18|   0|   18|          0|
    |tmp_33_1_reg_1557    |  18|   0|   18|          0|
    |tmp_3_reg_1517       |  18|   0|   18|          0|
    |tmp_s_reg_1527       |  17|   0|   17|          0|
    +---------------------+----+----+-----+-----------+
    |Total                | 421|   0|  421|          0|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |                              Source Object                             |    C Type    |
+-------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed<18,6,5,3,0>,config2>.0.0.0.0.0.0.0.0.0 | return value |
|ap_rst       |  in |    1| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed<18,6,5,3,0>,config2>.0.0.0.0.0.0.0.0.0 | return value |
|ap_return_0  | out |   18| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed<18,6,5,3,0>,config2>.0.0.0.0.0.0.0.0.0 | return value |
|ap_return_1  | out |   18| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed<18,6,5,3,0>,config2>.0.0.0.0.0.0.0.0.0 | return value |
|ap_return_2  | out |   18| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed<18,6,5,3,0>,config2>.0.0.0.0.0.0.0.0.0 | return value |
|ap_return_3  | out |   18| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed<18,6,5,3,0>,config2>.0.0.0.0.0.0.0.0.0 | return value |
|ap_return_4  | out |   18| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed<18,6,5,3,0>,config2>.0.0.0.0.0.0.0.0.0 | return value |
|ap_return_5  | out |   18| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed<18,6,5,3,0>,config2>.0.0.0.0.0.0.0.0.0 | return value |
|ap_return_6  | out |   18| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed<18,6,5,3,0>,config2>.0.0.0.0.0.0.0.0.0 | return value |
|ap_return_7  | out |   18| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed<18,6,5,3,0>,config2>.0.0.0.0.0.0.0.0.0 | return value |
|ap_ce        |  in |    1| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed<18,6,5,3,0>,config2>.0.0.0.0.0.0.0.0.0 | return value |
|data_V_read  |  in |   36|   ap_none  |                               data_V_read                              |    scalar    |
+-------------+-----+-----+------------+------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 1
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.74>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%data_V_read_2 = call i36 @_ssdm_op_Read.ap_auto.i36(i36 %data_V_read)" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 3 'read' 'data_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%tmp = trunc i36 %data_V_read_2 to i18" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 4 'trunc' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%r_V_cast7 = sext i18 %tmp to i21" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5 'sext' 'r_V_cast7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%r_V_cast6 = sext i18 %tmp to i29" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6 'sext' 'r_V_cast6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%r_V_cast = sext i18 %tmp to i30" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7 'sext' 'r_V_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (3.74ns)   --->   "%r_V_s = mul i30 -1961, %r_V_cast" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 8 'mul' 'r_V_s' <Predicate = true> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_3 = call i18 @_ssdm_op_PartSelect.i18.i30.i32.i32(i30 %r_V_s, i32 12, i32 29)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 9 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (3.74ns)   --->   "%r_V_10_0_1 = mul i30 4863, %r_V_cast" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 10 'mul' 'r_V_10_0_1' <Predicate = true> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_33_0_1 = call i18 @_ssdm_op_PartSelect.i18.i30.i32.i32(i30 %r_V_10_0_1, i32 12, i32 29)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 11 'partselect' 'tmp_33_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (3.74ns)   --->   "%r_V_10_0_2 = mul i29 -810, %r_V_cast6" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 12 'mul' 'r_V_10_0_2' <Predicate = true> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_s = call i17 @_ssdm_op_PartSelect.i17.i29.i32.i32(i29 %r_V_10_0_2, i32 12, i32 28)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 13 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (3.74ns)   --->   "%r_V_10_0_3 = mul i30 -1434, %r_V_cast" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 14 'mul' 'r_V_10_0_3' <Predicate = true> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_33_0_3 = call i18 @_ssdm_op_PartSelect.i18.i30.i32.i32(i30 %r_V_10_0_3, i32 12, i32 29)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 15 'partselect' 'tmp_33_0_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_22 = call i20 @_ssdm_op_BitConcatenate.i20.i18.i2(i18 %tmp, i2 0)" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 16 'bitconcatenate' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_shl = sext i20 %tmp_22 to i21" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 17 'sext' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.36ns)   --->   "%r_V_10_0_4 = sub i21 %r_V_cast7, %p_shl" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 18 'sub' 'r_V_10_0_4' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_18 = call i9 @_ssdm_op_PartSelect.i9.i21.i32.i32(i21 %r_V_10_0_4, i32 12, i32 20)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 19 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (3.74ns)   --->   "%r_V_10_0_5 = mul i30 -2206, %r_V_cast" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 20 'mul' 'r_V_10_0_5' <Predicate = true> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_33_0_5 = call i18 @_ssdm_op_PartSelect.i18.i30.i32.i32(i30 %r_V_10_0_5, i32 12, i32 29)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 21 'partselect' 'tmp_33_0_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (3.74ns)   --->   "%r_V_10_0_6 = mul i30 4215, %r_V_cast" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 22 'mul' 'r_V_10_0_6' <Predicate = true> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_33_0_6 = call i18 @_ssdm_op_PartSelect.i18.i30.i32.i32(i30 %r_V_10_0_6, i32 12, i32 29)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 23 'partselect' 'tmp_33_0_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (3.74ns)   --->   "%r_V_10_0_7 = mul i30 4896, %r_V_cast" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 24 'mul' 'r_V_10_0_7' <Predicate = true> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_33_0_7 = call i18 @_ssdm_op_PartSelect.i18.i30.i32.i32(i30 %r_V_10_0_7, i32 12, i32 29)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 25 'partselect' 'tmp_33_0_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_2 = call i18 @_ssdm_op_PartSelect.i18.i36.i32.i32(i36 %data_V_read_2, i32 18, i32 35)" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 26 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%r_V_1_cast5 = sext i18 %tmp_2 to i28" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 27 'sext' 'r_V_1_cast5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%r_V_1_cast = sext i18 %tmp_2 to i30" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 28 'sext' 'r_V_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (3.74ns)   --->   "%r_V_10_1 = mul i30 1258, %r_V_1_cast" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 29 'mul' 'r_V_10_1' <Predicate = true> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_33_1 = call i18 @_ssdm_op_PartSelect.i18.i30.i32.i32(i30 %r_V_10_1, i32 12, i32 29)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 30 'partselect' 'tmp_33_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (3.74ns)   --->   "%r_V_10_1_1 = mul i30 4406, %r_V_1_cast" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 31 'mul' 'r_V_10_1_1' <Predicate = true> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_33_1_1 = call i18 @_ssdm_op_PartSelect.i18.i30.i32.i32(i30 %r_V_10_1_1, i32 12, i32 29)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 32 'partselect' 'tmp_33_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (3.74ns)   --->   "%r_V_10_1_2 = mul i30 -2950, %r_V_1_cast" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 33 'mul' 'r_V_10_1_2' <Predicate = true> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_33_1_2 = call i18 @_ssdm_op_PartSelect.i18.i30.i32.i32(i30 %r_V_10_1_2, i32 12, i32 29)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 34 'partselect' 'tmp_33_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (3.74ns)   --->   "%r_V_10_1_3 = mul i30 -1535, %r_V_1_cast" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 35 'mul' 'r_V_10_1_3' <Predicate = true> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_33_1_3 = call i18 @_ssdm_op_PartSelect.i18.i30.i32.i32(i30 %r_V_10_1_3, i32 12, i32 29)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 36 'partselect' 'tmp_33_1_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (3.74ns)   --->   "%r_V_10_1_4 = mul i30 -1264, %r_V_1_cast" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 37 'mul' 'r_V_10_1_4' <Predicate = true> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_33_1_4 = call i18 @_ssdm_op_PartSelect.i18.i30.i32.i32(i30 %r_V_10_1_4, i32 12, i32 29)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 38 'partselect' 'tmp_33_1_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (3.74ns)   --->   "%r_V_10_1_5 = mul i28 -261, %r_V_1_cast5" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 39 'mul' 'r_V_10_1_5' <Predicate = true> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_20 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %r_V_10_1_5, i32 12, i32 27)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 40 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (3.74ns)   --->   "%r_V_10_1_6 = mul i30 3074, %r_V_1_cast" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 41 'mul' 'r_V_10_1_6' <Predicate = true> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_33_1_6 = call i18 @_ssdm_op_PartSelect.i18.i30.i32.i32(i30 %r_V_10_1_6, i32 12, i32 29)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 42 'partselect' 'tmp_33_1_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (3.74ns)   --->   "%r_V_10_1_7 = mul i30 2107, %r_V_1_cast" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 43 'mul' 'r_V_10_1_7' <Predicate = true> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_33_1_7 = call i18 @_ssdm_op_PartSelect.i18.i30.i32.i32(i30 %r_V_10_1_7, i32 12, i32 29)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 44 'partselect' 'tmp_33_1_7' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.06>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str7) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:26]   --->   Operation 45 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 16, [4 x i8]* @p_str9, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 46 'specresourcelimit' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_17 = sext i17 %tmp_s to i18" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 47 'sext' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_19 = sext i9 %tmp_18 to i18" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 48 'sext' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_21 = sext i16 %tmp_20 to i18" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 49 'sext' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp1 = add i18 -102, %tmp_33_1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 50 'add' 'tmp1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.03> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 51 [1/1] (2.06ns) (root node of TernaryAdder)   --->   "%res_0_V_write_assign = add i18 %tmp_3, %tmp1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 51 'add' 'res_0_V_write_assign' <Predicate = true> <Delay = 2.06> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.03> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp2 = add i18 -2915, %tmp_33_1_1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 52 'add' 'tmp2' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.03> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 53 [1/1] (2.06ns) (root node of TernaryAdder)   --->   "%acc_1_V = add i18 %tmp_33_0_1, %tmp2" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 53 'add' 'acc_1_V' <Predicate = true> <Delay = 2.06> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.03> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 54 [1/1] (1.33ns)   --->   "%acc_2_V = add i18 %tmp_17, %tmp_33_1_2" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 54 'add' 'acc_2_V' <Predicate = true> <Delay = 1.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (1.33ns)   --->   "%acc_3_V = add i18 %tmp_33_0_3, %tmp_33_1_3" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 55 'add' 'acc_3_V' <Predicate = true> <Delay = 1.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (1.33ns)   --->   "%acc_4_V = add i18 %tmp_19, %tmp_33_1_4" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 56 'add' 'acc_4_V' <Predicate = true> <Delay = 1.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (1.33ns)   --->   "%acc_5_V = add i18 %tmp_33_0_5, %tmp_21" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 57 'add' 'acc_5_V' <Predicate = true> <Delay = 1.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp3 = add i18 -3146, %tmp_33_1_6" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 58 'add' 'tmp3' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.03> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 59 [1/1] (2.06ns) (root node of TernaryAdder)   --->   "%acc_6_V = add i18 %tmp_33_0_6, %tmp3" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 59 'add' 'acc_6_V' <Predicate = true> <Delay = 2.06> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.03> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp4 = add i18 -2854, %tmp_33_1_7" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 60 'add' 'tmp4' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.03> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 61 [1/1] (2.06ns) (root node of TernaryAdder)   --->   "%acc_7_V = add i18 %tmp_33_0_7, %tmp4" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 61 'add' 'acc_7_V' <Predicate = true> <Delay = 2.06> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.03> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i18, i18, i18, i18, i18, i18, i18, i18 } undef, i18 %res_0_V_write_assign, 0" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 62 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i18, i18, i18, i18, i18, i18, i18, i18 } %mrv, i18 %acc_1_V, 1" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 63 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i18, i18, i18, i18, i18, i18, i18, i18 } %mrv_1, i18 %acc_2_V, 2" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 64 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { i18, i18, i18, i18, i18, i18, i18, i18 } %mrv_2, i18 %acc_3_V, 3" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 65 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue { i18, i18, i18, i18, i18, i18, i18, i18 } %mrv_3, i18 %acc_4_V, 4" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 66 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue { i18, i18, i18, i18, i18, i18, i18, i18 } %mrv_4, i18 %acc_5_V, 5" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 67 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue { i18, i18, i18, i18, i18, i18, i18, i18 } %mrv_5, i18 %acc_6_V, 6" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 68 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue { i18, i18, i18, i18, i18, i18, i18, i18 } %mrv_6, i18 %acc_7_V, 7" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 69 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "ret { i18, i18, i18, i18, i18, i18, i18, i18 } %mrv_7" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 70 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 1
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
data_V_read_2        (read             ) [ 000]
tmp                  (trunc            ) [ 000]
r_V_cast7            (sext             ) [ 000]
r_V_cast6            (sext             ) [ 000]
r_V_cast             (sext             ) [ 000]
r_V_s                (mul              ) [ 000]
tmp_3                (partselect       ) [ 011]
r_V_10_0_1           (mul              ) [ 000]
tmp_33_0_1           (partselect       ) [ 011]
r_V_10_0_2           (mul              ) [ 000]
tmp_s                (partselect       ) [ 011]
r_V_10_0_3           (mul              ) [ 000]
tmp_33_0_3           (partselect       ) [ 011]
tmp_22               (bitconcatenate   ) [ 000]
p_shl                (sext             ) [ 000]
r_V_10_0_4           (sub              ) [ 000]
tmp_18               (partselect       ) [ 011]
r_V_10_0_5           (mul              ) [ 000]
tmp_33_0_5           (partselect       ) [ 011]
r_V_10_0_6           (mul              ) [ 000]
tmp_33_0_6           (partselect       ) [ 011]
r_V_10_0_7           (mul              ) [ 000]
tmp_33_0_7           (partselect       ) [ 011]
tmp_2                (partselect       ) [ 000]
r_V_1_cast5          (sext             ) [ 000]
r_V_1_cast           (sext             ) [ 000]
r_V_10_1             (mul              ) [ 000]
tmp_33_1             (partselect       ) [ 011]
r_V_10_1_1           (mul              ) [ 000]
tmp_33_1_1           (partselect       ) [ 011]
r_V_10_1_2           (mul              ) [ 000]
tmp_33_1_2           (partselect       ) [ 011]
r_V_10_1_3           (mul              ) [ 000]
tmp_33_1_3           (partselect       ) [ 011]
r_V_10_1_4           (mul              ) [ 000]
tmp_33_1_4           (partselect       ) [ 011]
r_V_10_1_5           (mul              ) [ 000]
tmp_20               (partselect       ) [ 011]
r_V_10_1_6           (mul              ) [ 000]
tmp_33_1_6           (partselect       ) [ 011]
r_V_10_1_7           (mul              ) [ 000]
tmp_33_1_7           (partselect       ) [ 011]
StgValue_45          (specpipeline     ) [ 000]
StgValue_46          (specresourcelimit) [ 000]
tmp_17               (sext             ) [ 000]
tmp_19               (sext             ) [ 000]
tmp_21               (sext             ) [ 000]
tmp1                 (add              ) [ 000]
res_0_V_write_assign (add              ) [ 000]
tmp2                 (add              ) [ 000]
acc_1_V              (add              ) [ 000]
acc_2_V              (add              ) [ 000]
acc_3_V              (add              ) [ 000]
acc_4_V              (add              ) [ 000]
acc_5_V              (add              ) [ 000]
tmp3                 (add              ) [ 000]
acc_6_V              (add              ) [ 000]
tmp4                 (add              ) [ 000]
acc_7_V              (add              ) [ 000]
mrv                  (insertvalue      ) [ 000]
mrv_1                (insertvalue      ) [ 000]
mrv_2                (insertvalue      ) [ 000]
mrv_3                (insertvalue      ) [ 000]
mrv_4                (insertvalue      ) [ 000]
mrv_5                (insertvalue      ) [ 000]
mrv_6                (insertvalue      ) [ 000]
mrv_7                (insertvalue      ) [ 000]
StgValue_70          (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i36"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i18.i30.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i17.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i18.i2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i21.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i18.i36.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i28.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecResourceLimit"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="data_V_read_2_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="36" slack="0"/>
<pin id="88" dir="0" index="1" bw="36" slack="0"/>
<pin id="89" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_V_read_2/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="r_V_10_1_4_fu_92">
<pin_list>
<pin id="1112" dir="0" index="0" bw="12" slack="0"/>
<pin id="1113" dir="0" index="1" bw="18" slack="0"/>
<pin id="1114" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_10_1_4/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="r_V_10_1_1_fu_93">
<pin_list>
<pin id="1100" dir="0" index="0" bw="14" slack="0"/>
<pin id="1101" dir="0" index="1" bw="18" slack="0"/>
<pin id="1102" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_10_1_1/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="r_V_10_0_3_fu_95">
<pin_list>
<pin id="1080" dir="0" index="0" bw="12" slack="0"/>
<pin id="1081" dir="0" index="1" bw="18" slack="0"/>
<pin id="1082" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_10_0_3/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="r_V_10_0_7_fu_96">
<pin_list>
<pin id="1092" dir="0" index="0" bw="14" slack="0"/>
<pin id="1093" dir="0" index="1" bw="18" slack="0"/>
<pin id="1094" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_10_0_7/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="r_V_10_0_5_fu_97">
<pin_list>
<pin id="1084" dir="0" index="0" bw="13" slack="0"/>
<pin id="1085" dir="0" index="1" bw="18" slack="0"/>
<pin id="1086" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_10_0_5/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="r_V_10_0_1_fu_98">
<pin_list>
<pin id="1072" dir="0" index="0" bw="14" slack="0"/>
<pin id="1073" dir="0" index="1" bw="18" slack="0"/>
<pin id="1074" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_10_0_1/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="r_V_10_0_6_fu_99">
<pin_list>
<pin id="1088" dir="0" index="0" bw="14" slack="0"/>
<pin id="1089" dir="0" index="1" bw="18" slack="0"/>
<pin id="1090" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_10_0_6/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="r_V_10_1_3_fu_100">
<pin_list>
<pin id="1108" dir="0" index="0" bw="12" slack="0"/>
<pin id="1109" dir="0" index="1" bw="18" slack="0"/>
<pin id="1110" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_10_1_3/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="r_V_10_0_2_fu_101">
<pin_list>
<pin id="1076" dir="0" index="0" bw="11" slack="0"/>
<pin id="1077" dir="0" index="1" bw="18" slack="0"/>
<pin id="1078" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_10_0_2/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="r_V_10_1_fu_102">
<pin_list>
<pin id="1096" dir="0" index="0" bw="12" slack="0"/>
<pin id="1097" dir="0" index="1" bw="18" slack="0"/>
<pin id="1098" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_10_1/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="r_V_10_1_2_fu_103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="13" slack="0"/>
<pin id="1105" dir="0" index="1" bw="18" slack="0"/>
<pin id="1106" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_10_1_2/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="r_V_s_fu_104">
<pin_list>
<pin id="1068" dir="0" index="0" bw="12" slack="0"/>
<pin id="1069" dir="0" index="1" bw="18" slack="0"/>
<pin id="1070" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_s/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="r_V_10_1_6_fu_105">
<pin_list>
<pin id="1120" dir="0" index="0" bw="13" slack="0"/>
<pin id="1121" dir="0" index="1" bw="18" slack="0"/>
<pin id="1122" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_10_1_6/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="r_V_10_1_7_fu_106">
<pin_list>
<pin id="1124" dir="0" index="0" bw="13" slack="0"/>
<pin id="1125" dir="0" index="1" bw="18" slack="0"/>
<pin id="1126" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_10_1_7/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="r_V_10_1_5_fu_107">
<pin_list>
<pin id="1116" dir="0" index="0" bw="10" slack="0"/>
<pin id="1117" dir="0" index="1" bw="18" slack="0"/>
<pin id="1118" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_10_1_5/1 "/>
</bind>
</comp>

<comp id="1174" class="1004" name="tmp_fu_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="36" slack="0"/>
<pin id="1176" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="1178" class="1004" name="r_V_cast7_fu_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="18" slack="0"/>
<pin id="1180" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_cast7/1 "/>
</bind>
</comp>

<comp id="1182" class="1004" name="r_V_cast6_fu_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="18" slack="0"/>
<pin id="1184" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_cast6/1 "/>
</bind>
</comp>

<comp id="1187" class="1004" name="r_V_cast_fu_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="18" slack="0"/>
<pin id="1189" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_cast/1 "/>
</bind>
</comp>

<comp id="1197" class="1004" name="tmp_3_fu_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="18" slack="0"/>
<pin id="1199" dir="0" index="1" bw="30" slack="0"/>
<pin id="1200" dir="0" index="2" bw="5" slack="0"/>
<pin id="1201" dir="0" index="3" bw="6" slack="0"/>
<pin id="1202" dir="1" index="4" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="1207" class="1004" name="tmp_33_0_1_fu_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="18" slack="0"/>
<pin id="1209" dir="0" index="1" bw="30" slack="0"/>
<pin id="1210" dir="0" index="2" bw="5" slack="0"/>
<pin id="1211" dir="0" index="3" bw="6" slack="0"/>
<pin id="1212" dir="1" index="4" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_33_0_1/1 "/>
</bind>
</comp>

<comp id="1217" class="1004" name="tmp_s_fu_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="17" slack="0"/>
<pin id="1219" dir="0" index="1" bw="29" slack="0"/>
<pin id="1220" dir="0" index="2" bw="5" slack="0"/>
<pin id="1221" dir="0" index="3" bw="6" slack="0"/>
<pin id="1222" dir="1" index="4" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="1227" class="1004" name="tmp_33_0_3_fu_1227">
<pin_list>
<pin id="1228" dir="0" index="0" bw="18" slack="0"/>
<pin id="1229" dir="0" index="1" bw="30" slack="0"/>
<pin id="1230" dir="0" index="2" bw="5" slack="0"/>
<pin id="1231" dir="0" index="3" bw="6" slack="0"/>
<pin id="1232" dir="1" index="4" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_33_0_3/1 "/>
</bind>
</comp>

<comp id="1237" class="1004" name="tmp_22_fu_1237">
<pin_list>
<pin id="1238" dir="0" index="0" bw="20" slack="0"/>
<pin id="1239" dir="0" index="1" bw="18" slack="0"/>
<pin id="1240" dir="0" index="2" bw="1" slack="0"/>
<pin id="1241" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_22/1 "/>
</bind>
</comp>

<comp id="1245" class="1004" name="p_shl_fu_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="20" slack="0"/>
<pin id="1247" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl/1 "/>
</bind>
</comp>

<comp id="1249" class="1004" name="r_V_10_0_4_fu_1249">
<pin_list>
<pin id="1250" dir="0" index="0" bw="18" slack="0"/>
<pin id="1251" dir="0" index="1" bw="20" slack="0"/>
<pin id="1252" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_10_0_4/1 "/>
</bind>
</comp>

<comp id="1255" class="1004" name="tmp_18_fu_1255">
<pin_list>
<pin id="1256" dir="0" index="0" bw="9" slack="0"/>
<pin id="1257" dir="0" index="1" bw="21" slack="0"/>
<pin id="1258" dir="0" index="2" bw="5" slack="0"/>
<pin id="1259" dir="0" index="3" bw="6" slack="0"/>
<pin id="1260" dir="1" index="4" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_18/1 "/>
</bind>
</comp>

<comp id="1265" class="1004" name="tmp_33_0_5_fu_1265">
<pin_list>
<pin id="1266" dir="0" index="0" bw="18" slack="0"/>
<pin id="1267" dir="0" index="1" bw="30" slack="0"/>
<pin id="1268" dir="0" index="2" bw="5" slack="0"/>
<pin id="1269" dir="0" index="3" bw="6" slack="0"/>
<pin id="1270" dir="1" index="4" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_33_0_5/1 "/>
</bind>
</comp>

<comp id="1275" class="1004" name="tmp_33_0_6_fu_1275">
<pin_list>
<pin id="1276" dir="0" index="0" bw="18" slack="0"/>
<pin id="1277" dir="0" index="1" bw="30" slack="0"/>
<pin id="1278" dir="0" index="2" bw="5" slack="0"/>
<pin id="1279" dir="0" index="3" bw="6" slack="0"/>
<pin id="1280" dir="1" index="4" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_33_0_6/1 "/>
</bind>
</comp>

<comp id="1285" class="1004" name="tmp_33_0_7_fu_1285">
<pin_list>
<pin id="1286" dir="0" index="0" bw="18" slack="0"/>
<pin id="1287" dir="0" index="1" bw="30" slack="0"/>
<pin id="1288" dir="0" index="2" bw="5" slack="0"/>
<pin id="1289" dir="0" index="3" bw="6" slack="0"/>
<pin id="1290" dir="1" index="4" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_33_0_7/1 "/>
</bind>
</comp>

<comp id="1295" class="1004" name="tmp_2_fu_1295">
<pin_list>
<pin id="1296" dir="0" index="0" bw="18" slack="0"/>
<pin id="1297" dir="0" index="1" bw="36" slack="0"/>
<pin id="1298" dir="0" index="2" bw="6" slack="0"/>
<pin id="1299" dir="0" index="3" bw="7" slack="0"/>
<pin id="1300" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="1305" class="1004" name="r_V_1_cast5_fu_1305">
<pin_list>
<pin id="1306" dir="0" index="0" bw="18" slack="0"/>
<pin id="1307" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_1_cast5/1 "/>
</bind>
</comp>

<comp id="1310" class="1004" name="r_V_1_cast_fu_1310">
<pin_list>
<pin id="1311" dir="0" index="0" bw="18" slack="0"/>
<pin id="1312" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_1_cast/1 "/>
</bind>
</comp>

<comp id="1321" class="1004" name="tmp_33_1_fu_1321">
<pin_list>
<pin id="1322" dir="0" index="0" bw="18" slack="0"/>
<pin id="1323" dir="0" index="1" bw="30" slack="0"/>
<pin id="1324" dir="0" index="2" bw="5" slack="0"/>
<pin id="1325" dir="0" index="3" bw="6" slack="0"/>
<pin id="1326" dir="1" index="4" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_33_1/1 "/>
</bind>
</comp>

<comp id="1331" class="1004" name="tmp_33_1_1_fu_1331">
<pin_list>
<pin id="1332" dir="0" index="0" bw="18" slack="0"/>
<pin id="1333" dir="0" index="1" bw="30" slack="0"/>
<pin id="1334" dir="0" index="2" bw="5" slack="0"/>
<pin id="1335" dir="0" index="3" bw="6" slack="0"/>
<pin id="1336" dir="1" index="4" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_33_1_1/1 "/>
</bind>
</comp>

<comp id="1341" class="1004" name="tmp_33_1_2_fu_1341">
<pin_list>
<pin id="1342" dir="0" index="0" bw="18" slack="0"/>
<pin id="1343" dir="0" index="1" bw="30" slack="0"/>
<pin id="1344" dir="0" index="2" bw="5" slack="0"/>
<pin id="1345" dir="0" index="3" bw="6" slack="0"/>
<pin id="1346" dir="1" index="4" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_33_1_2/1 "/>
</bind>
</comp>

<comp id="1351" class="1004" name="tmp_33_1_3_fu_1351">
<pin_list>
<pin id="1352" dir="0" index="0" bw="18" slack="0"/>
<pin id="1353" dir="0" index="1" bw="30" slack="0"/>
<pin id="1354" dir="0" index="2" bw="5" slack="0"/>
<pin id="1355" dir="0" index="3" bw="6" slack="0"/>
<pin id="1356" dir="1" index="4" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_33_1_3/1 "/>
</bind>
</comp>

<comp id="1361" class="1004" name="tmp_33_1_4_fu_1361">
<pin_list>
<pin id="1362" dir="0" index="0" bw="18" slack="0"/>
<pin id="1363" dir="0" index="1" bw="30" slack="0"/>
<pin id="1364" dir="0" index="2" bw="5" slack="0"/>
<pin id="1365" dir="0" index="3" bw="6" slack="0"/>
<pin id="1366" dir="1" index="4" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_33_1_4/1 "/>
</bind>
</comp>

<comp id="1371" class="1004" name="tmp_20_fu_1371">
<pin_list>
<pin id="1372" dir="0" index="0" bw="16" slack="0"/>
<pin id="1373" dir="0" index="1" bw="28" slack="0"/>
<pin id="1374" dir="0" index="2" bw="5" slack="0"/>
<pin id="1375" dir="0" index="3" bw="6" slack="0"/>
<pin id="1376" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_20/1 "/>
</bind>
</comp>

<comp id="1381" class="1004" name="tmp_33_1_6_fu_1381">
<pin_list>
<pin id="1382" dir="0" index="0" bw="18" slack="0"/>
<pin id="1383" dir="0" index="1" bw="30" slack="0"/>
<pin id="1384" dir="0" index="2" bw="5" slack="0"/>
<pin id="1385" dir="0" index="3" bw="6" slack="0"/>
<pin id="1386" dir="1" index="4" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_33_1_6/1 "/>
</bind>
</comp>

<comp id="1391" class="1004" name="tmp_33_1_7_fu_1391">
<pin_list>
<pin id="1392" dir="0" index="0" bw="18" slack="0"/>
<pin id="1393" dir="0" index="1" bw="30" slack="0"/>
<pin id="1394" dir="0" index="2" bw="5" slack="0"/>
<pin id="1395" dir="0" index="3" bw="6" slack="0"/>
<pin id="1396" dir="1" index="4" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_33_1_7/1 "/>
</bind>
</comp>

<comp id="1401" class="1004" name="tmp_17_fu_1401">
<pin_list>
<pin id="1402" dir="0" index="0" bw="17" slack="1"/>
<pin id="1403" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_17/2 "/>
</bind>
</comp>

<comp id="1404" class="1004" name="tmp_19_fu_1404">
<pin_list>
<pin id="1405" dir="0" index="0" bw="9" slack="1"/>
<pin id="1406" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_19/2 "/>
</bind>
</comp>

<comp id="1407" class="1004" name="tmp_21_fu_1407">
<pin_list>
<pin id="1408" dir="0" index="0" bw="16" slack="1"/>
<pin id="1409" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_21/2 "/>
</bind>
</comp>

<comp id="1410" class="1004" name="tmp1_fu_1410">
<pin_list>
<pin id="1411" dir="0" index="0" bw="8" slack="0"/>
<pin id="1412" dir="0" index="1" bw="18" slack="1"/>
<pin id="1413" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/2 "/>
</bind>
</comp>

<comp id="1415" class="1004" name="res_0_V_write_assign_fu_1415">
<pin_list>
<pin id="1416" dir="0" index="0" bw="18" slack="1"/>
<pin id="1417" dir="0" index="1" bw="18" slack="0"/>
<pin id="1418" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="res_0_V_write_assign/2 "/>
</bind>
</comp>

<comp id="1420" class="1004" name="tmp2_fu_1420">
<pin_list>
<pin id="1421" dir="0" index="0" bw="13" slack="0"/>
<pin id="1422" dir="0" index="1" bw="18" slack="1"/>
<pin id="1423" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/2 "/>
</bind>
</comp>

<comp id="1425" class="1004" name="acc_1_V_fu_1425">
<pin_list>
<pin id="1426" dir="0" index="0" bw="18" slack="1"/>
<pin id="1427" dir="0" index="1" bw="18" slack="0"/>
<pin id="1428" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_1_V/2 "/>
</bind>
</comp>

<comp id="1430" class="1004" name="acc_2_V_fu_1430">
<pin_list>
<pin id="1431" dir="0" index="0" bw="17" slack="0"/>
<pin id="1432" dir="0" index="1" bw="18" slack="1"/>
<pin id="1433" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_2_V/2 "/>
</bind>
</comp>

<comp id="1435" class="1004" name="acc_3_V_fu_1435">
<pin_list>
<pin id="1436" dir="0" index="0" bw="18" slack="1"/>
<pin id="1437" dir="0" index="1" bw="18" slack="1"/>
<pin id="1438" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_3_V/2 "/>
</bind>
</comp>

<comp id="1439" class="1004" name="acc_4_V_fu_1439">
<pin_list>
<pin id="1440" dir="0" index="0" bw="9" slack="0"/>
<pin id="1441" dir="0" index="1" bw="18" slack="1"/>
<pin id="1442" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_4_V/2 "/>
</bind>
</comp>

<comp id="1444" class="1004" name="acc_5_V_fu_1444">
<pin_list>
<pin id="1445" dir="0" index="0" bw="18" slack="1"/>
<pin id="1446" dir="0" index="1" bw="16" slack="0"/>
<pin id="1447" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_5_V/2 "/>
</bind>
</comp>

<comp id="1449" class="1004" name="tmp3_fu_1449">
<pin_list>
<pin id="1450" dir="0" index="0" bw="13" slack="0"/>
<pin id="1451" dir="0" index="1" bw="18" slack="1"/>
<pin id="1452" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/2 "/>
</bind>
</comp>

<comp id="1454" class="1004" name="acc_6_V_fu_1454">
<pin_list>
<pin id="1455" dir="0" index="0" bw="18" slack="1"/>
<pin id="1456" dir="0" index="1" bw="18" slack="0"/>
<pin id="1457" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_6_V/2 "/>
</bind>
</comp>

<comp id="1459" class="1004" name="tmp4_fu_1459">
<pin_list>
<pin id="1460" dir="0" index="0" bw="13" slack="0"/>
<pin id="1461" dir="0" index="1" bw="18" slack="1"/>
<pin id="1462" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/2 "/>
</bind>
</comp>

<comp id="1464" class="1004" name="acc_7_V_fu_1464">
<pin_list>
<pin id="1465" dir="0" index="0" bw="18" slack="1"/>
<pin id="1466" dir="0" index="1" bw="18" slack="0"/>
<pin id="1467" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_7_V/2 "/>
</bind>
</comp>

<comp id="1469" class="1004" name="mrv_fu_1469">
<pin_list>
<pin id="1470" dir="0" index="0" bw="144" slack="0"/>
<pin id="1471" dir="0" index="1" bw="18" slack="0"/>
<pin id="1472" dir="1" index="2" bw="144" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/2 "/>
</bind>
</comp>

<comp id="1475" class="1004" name="mrv_1_fu_1475">
<pin_list>
<pin id="1476" dir="0" index="0" bw="144" slack="0"/>
<pin id="1477" dir="0" index="1" bw="18" slack="0"/>
<pin id="1478" dir="1" index="2" bw="144" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/2 "/>
</bind>
</comp>

<comp id="1481" class="1004" name="mrv_2_fu_1481">
<pin_list>
<pin id="1482" dir="0" index="0" bw="144" slack="0"/>
<pin id="1483" dir="0" index="1" bw="18" slack="0"/>
<pin id="1484" dir="1" index="2" bw="144" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/2 "/>
</bind>
</comp>

<comp id="1487" class="1004" name="mrv_3_fu_1487">
<pin_list>
<pin id="1488" dir="0" index="0" bw="144" slack="0"/>
<pin id="1489" dir="0" index="1" bw="18" slack="0"/>
<pin id="1490" dir="1" index="2" bw="144" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/2 "/>
</bind>
</comp>

<comp id="1493" class="1004" name="mrv_4_fu_1493">
<pin_list>
<pin id="1494" dir="0" index="0" bw="144" slack="0"/>
<pin id="1495" dir="0" index="1" bw="18" slack="0"/>
<pin id="1496" dir="1" index="2" bw="144" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/2 "/>
</bind>
</comp>

<comp id="1499" class="1004" name="mrv_5_fu_1499">
<pin_list>
<pin id="1500" dir="0" index="0" bw="144" slack="0"/>
<pin id="1501" dir="0" index="1" bw="18" slack="0"/>
<pin id="1502" dir="1" index="2" bw="144" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_5/2 "/>
</bind>
</comp>

<comp id="1505" class="1004" name="mrv_6_fu_1505">
<pin_list>
<pin id="1506" dir="0" index="0" bw="144" slack="0"/>
<pin id="1507" dir="0" index="1" bw="18" slack="0"/>
<pin id="1508" dir="1" index="2" bw="144" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_6/2 "/>
</bind>
</comp>

<comp id="1511" class="1004" name="mrv_7_fu_1511">
<pin_list>
<pin id="1512" dir="0" index="0" bw="144" slack="0"/>
<pin id="1513" dir="0" index="1" bw="18" slack="0"/>
<pin id="1514" dir="1" index="2" bw="144" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_7/2 "/>
</bind>
</comp>

<comp id="1517" class="1005" name="tmp_3_reg_1517">
<pin_list>
<pin id="1518" dir="0" index="0" bw="18" slack="1"/>
<pin id="1519" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="1522" class="1005" name="tmp_33_0_1_reg_1522">
<pin_list>
<pin id="1523" dir="0" index="0" bw="18" slack="1"/>
<pin id="1524" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="tmp_33_0_1 "/>
</bind>
</comp>

<comp id="1527" class="1005" name="tmp_s_reg_1527">
<pin_list>
<pin id="1528" dir="0" index="0" bw="17" slack="1"/>
<pin id="1529" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="1532" class="1005" name="tmp_33_0_3_reg_1532">
<pin_list>
<pin id="1533" dir="0" index="0" bw="18" slack="1"/>
<pin id="1534" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="tmp_33_0_3 "/>
</bind>
</comp>

<comp id="1537" class="1005" name="tmp_18_reg_1537">
<pin_list>
<pin id="1538" dir="0" index="0" bw="9" slack="1"/>
<pin id="1539" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

<comp id="1542" class="1005" name="tmp_33_0_5_reg_1542">
<pin_list>
<pin id="1543" dir="0" index="0" bw="18" slack="1"/>
<pin id="1544" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="tmp_33_0_5 "/>
</bind>
</comp>

<comp id="1547" class="1005" name="tmp_33_0_6_reg_1547">
<pin_list>
<pin id="1548" dir="0" index="0" bw="18" slack="1"/>
<pin id="1549" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="tmp_33_0_6 "/>
</bind>
</comp>

<comp id="1552" class="1005" name="tmp_33_0_7_reg_1552">
<pin_list>
<pin id="1553" dir="0" index="0" bw="18" slack="1"/>
<pin id="1554" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="tmp_33_0_7 "/>
</bind>
</comp>

<comp id="1557" class="1005" name="tmp_33_1_reg_1557">
<pin_list>
<pin id="1558" dir="0" index="0" bw="18" slack="1"/>
<pin id="1559" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="tmp_33_1 "/>
</bind>
</comp>

<comp id="1562" class="1005" name="tmp_33_1_1_reg_1562">
<pin_list>
<pin id="1563" dir="0" index="0" bw="18" slack="1"/>
<pin id="1564" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="tmp_33_1_1 "/>
</bind>
</comp>

<comp id="1567" class="1005" name="tmp_33_1_2_reg_1567">
<pin_list>
<pin id="1568" dir="0" index="0" bw="18" slack="1"/>
<pin id="1569" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="tmp_33_1_2 "/>
</bind>
</comp>

<comp id="1572" class="1005" name="tmp_33_1_3_reg_1572">
<pin_list>
<pin id="1573" dir="0" index="0" bw="18" slack="1"/>
<pin id="1574" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="tmp_33_1_3 "/>
</bind>
</comp>

<comp id="1577" class="1005" name="tmp_33_1_4_reg_1577">
<pin_list>
<pin id="1578" dir="0" index="0" bw="18" slack="1"/>
<pin id="1579" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="tmp_33_1_4 "/>
</bind>
</comp>

<comp id="1582" class="1005" name="tmp_20_reg_1582">
<pin_list>
<pin id="1583" dir="0" index="0" bw="16" slack="1"/>
<pin id="1584" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_20 "/>
</bind>
</comp>

<comp id="1587" class="1005" name="tmp_33_1_6_reg_1587">
<pin_list>
<pin id="1588" dir="0" index="0" bw="18" slack="1"/>
<pin id="1589" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="tmp_33_1_6 "/>
</bind>
</comp>

<comp id="1592" class="1005" name="tmp_33_1_7_reg_1592">
<pin_list>
<pin id="1593" dir="0" index="0" bw="18" slack="1"/>
<pin id="1594" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="tmp_33_1_7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="90"><net_src comp="2" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="0" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="1071"><net_src comp="4" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="1075"><net_src comp="12" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="1079"><net_src comp="14" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="1083"><net_src comp="20" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="1087"><net_src comp="30" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="1091"><net_src comp="32" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="1095"><net_src comp="34" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="1099"><net_src comp="42" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="1103"><net_src comp="44" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="1107"><net_src comp="46" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="1111"><net_src comp="48" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="1115"><net_src comp="50" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="1119"><net_src comp="52" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="1123"><net_src comp="58" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="1127"><net_src comp="60" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="1177"><net_src comp="86" pin="2"/><net_sink comp="1174" pin=0"/></net>

<net id="1181"><net_src comp="1174" pin="1"/><net_sink comp="1178" pin=0"/></net>

<net id="1185"><net_src comp="1174" pin="1"/><net_sink comp="1182" pin=0"/></net>

<net id="1186"><net_src comp="1182" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="1190"><net_src comp="1174" pin="1"/><net_sink comp="1187" pin=0"/></net>

<net id="1191"><net_src comp="1187" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="1192"><net_src comp="1187" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="1193"><net_src comp="1187" pin="1"/><net_sink comp="95" pin=1"/></net>

<net id="1194"><net_src comp="1187" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="1195"><net_src comp="1187" pin="1"/><net_sink comp="99" pin=1"/></net>

<net id="1196"><net_src comp="1187" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="1203"><net_src comp="6" pin="0"/><net_sink comp="1197" pin=0"/></net>

<net id="1204"><net_src comp="104" pin="2"/><net_sink comp="1197" pin=1"/></net>

<net id="1205"><net_src comp="8" pin="0"/><net_sink comp="1197" pin=2"/></net>

<net id="1206"><net_src comp="10" pin="0"/><net_sink comp="1197" pin=3"/></net>

<net id="1213"><net_src comp="6" pin="0"/><net_sink comp="1207" pin=0"/></net>

<net id="1214"><net_src comp="98" pin="2"/><net_sink comp="1207" pin=1"/></net>

<net id="1215"><net_src comp="8" pin="0"/><net_sink comp="1207" pin=2"/></net>

<net id="1216"><net_src comp="10" pin="0"/><net_sink comp="1207" pin=3"/></net>

<net id="1223"><net_src comp="16" pin="0"/><net_sink comp="1217" pin=0"/></net>

<net id="1224"><net_src comp="101" pin="2"/><net_sink comp="1217" pin=1"/></net>

<net id="1225"><net_src comp="8" pin="0"/><net_sink comp="1217" pin=2"/></net>

<net id="1226"><net_src comp="18" pin="0"/><net_sink comp="1217" pin=3"/></net>

<net id="1233"><net_src comp="6" pin="0"/><net_sink comp="1227" pin=0"/></net>

<net id="1234"><net_src comp="95" pin="2"/><net_sink comp="1227" pin=1"/></net>

<net id="1235"><net_src comp="8" pin="0"/><net_sink comp="1227" pin=2"/></net>

<net id="1236"><net_src comp="10" pin="0"/><net_sink comp="1227" pin=3"/></net>

<net id="1242"><net_src comp="22" pin="0"/><net_sink comp="1237" pin=0"/></net>

<net id="1243"><net_src comp="1174" pin="1"/><net_sink comp="1237" pin=1"/></net>

<net id="1244"><net_src comp="24" pin="0"/><net_sink comp="1237" pin=2"/></net>

<net id="1248"><net_src comp="1237" pin="3"/><net_sink comp="1245" pin=0"/></net>

<net id="1253"><net_src comp="1178" pin="1"/><net_sink comp="1249" pin=0"/></net>

<net id="1254"><net_src comp="1245" pin="1"/><net_sink comp="1249" pin=1"/></net>

<net id="1261"><net_src comp="26" pin="0"/><net_sink comp="1255" pin=0"/></net>

<net id="1262"><net_src comp="1249" pin="2"/><net_sink comp="1255" pin=1"/></net>

<net id="1263"><net_src comp="8" pin="0"/><net_sink comp="1255" pin=2"/></net>

<net id="1264"><net_src comp="28" pin="0"/><net_sink comp="1255" pin=3"/></net>

<net id="1271"><net_src comp="6" pin="0"/><net_sink comp="1265" pin=0"/></net>

<net id="1272"><net_src comp="97" pin="2"/><net_sink comp="1265" pin=1"/></net>

<net id="1273"><net_src comp="8" pin="0"/><net_sink comp="1265" pin=2"/></net>

<net id="1274"><net_src comp="10" pin="0"/><net_sink comp="1265" pin=3"/></net>

<net id="1281"><net_src comp="6" pin="0"/><net_sink comp="1275" pin=0"/></net>

<net id="1282"><net_src comp="99" pin="2"/><net_sink comp="1275" pin=1"/></net>

<net id="1283"><net_src comp="8" pin="0"/><net_sink comp="1275" pin=2"/></net>

<net id="1284"><net_src comp="10" pin="0"/><net_sink comp="1275" pin=3"/></net>

<net id="1291"><net_src comp="6" pin="0"/><net_sink comp="1285" pin=0"/></net>

<net id="1292"><net_src comp="96" pin="2"/><net_sink comp="1285" pin=1"/></net>

<net id="1293"><net_src comp="8" pin="0"/><net_sink comp="1285" pin=2"/></net>

<net id="1294"><net_src comp="10" pin="0"/><net_sink comp="1285" pin=3"/></net>

<net id="1301"><net_src comp="36" pin="0"/><net_sink comp="1295" pin=0"/></net>

<net id="1302"><net_src comp="86" pin="2"/><net_sink comp="1295" pin=1"/></net>

<net id="1303"><net_src comp="38" pin="0"/><net_sink comp="1295" pin=2"/></net>

<net id="1304"><net_src comp="40" pin="0"/><net_sink comp="1295" pin=3"/></net>

<net id="1308"><net_src comp="1295" pin="4"/><net_sink comp="1305" pin=0"/></net>

<net id="1309"><net_src comp="1305" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="1313"><net_src comp="1295" pin="4"/><net_sink comp="1310" pin=0"/></net>

<net id="1314"><net_src comp="1310" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="1315"><net_src comp="1310" pin="1"/><net_sink comp="93" pin=1"/></net>

<net id="1316"><net_src comp="1310" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="1317"><net_src comp="1310" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="1318"><net_src comp="1310" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="1319"><net_src comp="1310" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="1320"><net_src comp="1310" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="1327"><net_src comp="6" pin="0"/><net_sink comp="1321" pin=0"/></net>

<net id="1328"><net_src comp="102" pin="2"/><net_sink comp="1321" pin=1"/></net>

<net id="1329"><net_src comp="8" pin="0"/><net_sink comp="1321" pin=2"/></net>

<net id="1330"><net_src comp="10" pin="0"/><net_sink comp="1321" pin=3"/></net>

<net id="1337"><net_src comp="6" pin="0"/><net_sink comp="1331" pin=0"/></net>

<net id="1338"><net_src comp="93" pin="2"/><net_sink comp="1331" pin=1"/></net>

<net id="1339"><net_src comp="8" pin="0"/><net_sink comp="1331" pin=2"/></net>

<net id="1340"><net_src comp="10" pin="0"/><net_sink comp="1331" pin=3"/></net>

<net id="1347"><net_src comp="6" pin="0"/><net_sink comp="1341" pin=0"/></net>

<net id="1348"><net_src comp="103" pin="2"/><net_sink comp="1341" pin=1"/></net>

<net id="1349"><net_src comp="8" pin="0"/><net_sink comp="1341" pin=2"/></net>

<net id="1350"><net_src comp="10" pin="0"/><net_sink comp="1341" pin=3"/></net>

<net id="1357"><net_src comp="6" pin="0"/><net_sink comp="1351" pin=0"/></net>

<net id="1358"><net_src comp="100" pin="2"/><net_sink comp="1351" pin=1"/></net>

<net id="1359"><net_src comp="8" pin="0"/><net_sink comp="1351" pin=2"/></net>

<net id="1360"><net_src comp="10" pin="0"/><net_sink comp="1351" pin=3"/></net>

<net id="1367"><net_src comp="6" pin="0"/><net_sink comp="1361" pin=0"/></net>

<net id="1368"><net_src comp="92" pin="2"/><net_sink comp="1361" pin=1"/></net>

<net id="1369"><net_src comp="8" pin="0"/><net_sink comp="1361" pin=2"/></net>

<net id="1370"><net_src comp="10" pin="0"/><net_sink comp="1361" pin=3"/></net>

<net id="1377"><net_src comp="54" pin="0"/><net_sink comp="1371" pin=0"/></net>

<net id="1378"><net_src comp="107" pin="2"/><net_sink comp="1371" pin=1"/></net>

<net id="1379"><net_src comp="8" pin="0"/><net_sink comp="1371" pin=2"/></net>

<net id="1380"><net_src comp="56" pin="0"/><net_sink comp="1371" pin=3"/></net>

<net id="1387"><net_src comp="6" pin="0"/><net_sink comp="1381" pin=0"/></net>

<net id="1388"><net_src comp="105" pin="2"/><net_sink comp="1381" pin=1"/></net>

<net id="1389"><net_src comp="8" pin="0"/><net_sink comp="1381" pin=2"/></net>

<net id="1390"><net_src comp="10" pin="0"/><net_sink comp="1381" pin=3"/></net>

<net id="1397"><net_src comp="6" pin="0"/><net_sink comp="1391" pin=0"/></net>

<net id="1398"><net_src comp="106" pin="2"/><net_sink comp="1391" pin=1"/></net>

<net id="1399"><net_src comp="8" pin="0"/><net_sink comp="1391" pin=2"/></net>

<net id="1400"><net_src comp="10" pin="0"/><net_sink comp="1391" pin=3"/></net>

<net id="1414"><net_src comp="76" pin="0"/><net_sink comp="1410" pin=0"/></net>

<net id="1419"><net_src comp="1410" pin="2"/><net_sink comp="1415" pin=1"/></net>

<net id="1424"><net_src comp="78" pin="0"/><net_sink comp="1420" pin=0"/></net>

<net id="1429"><net_src comp="1420" pin="2"/><net_sink comp="1425" pin=1"/></net>

<net id="1434"><net_src comp="1401" pin="1"/><net_sink comp="1430" pin=0"/></net>

<net id="1443"><net_src comp="1404" pin="1"/><net_sink comp="1439" pin=0"/></net>

<net id="1448"><net_src comp="1407" pin="1"/><net_sink comp="1444" pin=1"/></net>

<net id="1453"><net_src comp="80" pin="0"/><net_sink comp="1449" pin=0"/></net>

<net id="1458"><net_src comp="1449" pin="2"/><net_sink comp="1454" pin=1"/></net>

<net id="1463"><net_src comp="82" pin="0"/><net_sink comp="1459" pin=0"/></net>

<net id="1468"><net_src comp="1459" pin="2"/><net_sink comp="1464" pin=1"/></net>

<net id="1473"><net_src comp="84" pin="0"/><net_sink comp="1469" pin=0"/></net>

<net id="1474"><net_src comp="1415" pin="2"/><net_sink comp="1469" pin=1"/></net>

<net id="1479"><net_src comp="1469" pin="2"/><net_sink comp="1475" pin=0"/></net>

<net id="1480"><net_src comp="1425" pin="2"/><net_sink comp="1475" pin=1"/></net>

<net id="1485"><net_src comp="1475" pin="2"/><net_sink comp="1481" pin=0"/></net>

<net id="1486"><net_src comp="1430" pin="2"/><net_sink comp="1481" pin=1"/></net>

<net id="1491"><net_src comp="1481" pin="2"/><net_sink comp="1487" pin=0"/></net>

<net id="1492"><net_src comp="1435" pin="2"/><net_sink comp="1487" pin=1"/></net>

<net id="1497"><net_src comp="1487" pin="2"/><net_sink comp="1493" pin=0"/></net>

<net id="1498"><net_src comp="1439" pin="2"/><net_sink comp="1493" pin=1"/></net>

<net id="1503"><net_src comp="1493" pin="2"/><net_sink comp="1499" pin=0"/></net>

<net id="1504"><net_src comp="1444" pin="2"/><net_sink comp="1499" pin=1"/></net>

<net id="1509"><net_src comp="1499" pin="2"/><net_sink comp="1505" pin=0"/></net>

<net id="1510"><net_src comp="1454" pin="2"/><net_sink comp="1505" pin=1"/></net>

<net id="1515"><net_src comp="1505" pin="2"/><net_sink comp="1511" pin=0"/></net>

<net id="1516"><net_src comp="1464" pin="2"/><net_sink comp="1511" pin=1"/></net>

<net id="1520"><net_src comp="1197" pin="4"/><net_sink comp="1517" pin=0"/></net>

<net id="1521"><net_src comp="1517" pin="1"/><net_sink comp="1415" pin=0"/></net>

<net id="1525"><net_src comp="1207" pin="4"/><net_sink comp="1522" pin=0"/></net>

<net id="1526"><net_src comp="1522" pin="1"/><net_sink comp="1425" pin=0"/></net>

<net id="1530"><net_src comp="1217" pin="4"/><net_sink comp="1527" pin=0"/></net>

<net id="1531"><net_src comp="1527" pin="1"/><net_sink comp="1401" pin=0"/></net>

<net id="1535"><net_src comp="1227" pin="4"/><net_sink comp="1532" pin=0"/></net>

<net id="1536"><net_src comp="1532" pin="1"/><net_sink comp="1435" pin=0"/></net>

<net id="1540"><net_src comp="1255" pin="4"/><net_sink comp="1537" pin=0"/></net>

<net id="1541"><net_src comp="1537" pin="1"/><net_sink comp="1404" pin=0"/></net>

<net id="1545"><net_src comp="1265" pin="4"/><net_sink comp="1542" pin=0"/></net>

<net id="1546"><net_src comp="1542" pin="1"/><net_sink comp="1444" pin=0"/></net>

<net id="1550"><net_src comp="1275" pin="4"/><net_sink comp="1547" pin=0"/></net>

<net id="1551"><net_src comp="1547" pin="1"/><net_sink comp="1454" pin=0"/></net>

<net id="1555"><net_src comp="1285" pin="4"/><net_sink comp="1552" pin=0"/></net>

<net id="1556"><net_src comp="1552" pin="1"/><net_sink comp="1464" pin=0"/></net>

<net id="1560"><net_src comp="1321" pin="4"/><net_sink comp="1557" pin=0"/></net>

<net id="1561"><net_src comp="1557" pin="1"/><net_sink comp="1410" pin=1"/></net>

<net id="1565"><net_src comp="1331" pin="4"/><net_sink comp="1562" pin=0"/></net>

<net id="1566"><net_src comp="1562" pin="1"/><net_sink comp="1420" pin=1"/></net>

<net id="1570"><net_src comp="1341" pin="4"/><net_sink comp="1567" pin=0"/></net>

<net id="1571"><net_src comp="1567" pin="1"/><net_sink comp="1430" pin=1"/></net>

<net id="1575"><net_src comp="1351" pin="4"/><net_sink comp="1572" pin=0"/></net>

<net id="1576"><net_src comp="1572" pin="1"/><net_sink comp="1435" pin=1"/></net>

<net id="1580"><net_src comp="1361" pin="4"/><net_sink comp="1577" pin=0"/></net>

<net id="1581"><net_src comp="1577" pin="1"/><net_sink comp="1439" pin=1"/></net>

<net id="1585"><net_src comp="1371" pin="4"/><net_sink comp="1582" pin=0"/></net>

<net id="1586"><net_src comp="1582" pin="1"/><net_sink comp="1407" pin=0"/></net>

<net id="1590"><net_src comp="1381" pin="4"/><net_sink comp="1587" pin=0"/></net>

<net id="1591"><net_src comp="1587" pin="1"/><net_sink comp="1449" pin=1"/></net>

<net id="1595"><net_src comp="1391" pin="4"/><net_sink comp="1592" pin=0"/></net>

<net id="1596"><net_src comp="1592" pin="1"/><net_sink comp="1459" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_V_read | {}
 - Input state : 
	Port: dense_latency<ap_fixed,ap_fixed<18,6,5,3,0>,config2>.0.0.0.0.0.0.0.0.0 : data_V_read | {1 }
  - Chain level:
	State 1
		r_V_cast7 : 1
		r_V_cast6 : 1
		r_V_cast : 1
		r_V_s : 2
		tmp_3 : 3
		r_V_10_0_1 : 2
		tmp_33_0_1 : 3
		r_V_10_0_2 : 2
		tmp_s : 3
		r_V_10_0_3 : 2
		tmp_33_0_3 : 3
		tmp_22 : 1
		p_shl : 2
		r_V_10_0_4 : 3
		tmp_18 : 4
		r_V_10_0_5 : 2
		tmp_33_0_5 : 3
		r_V_10_0_6 : 2
		tmp_33_0_6 : 3
		r_V_10_0_7 : 2
		tmp_33_0_7 : 3
		r_V_1_cast5 : 1
		r_V_1_cast : 1
		r_V_10_1 : 2
		tmp_33_1 : 3
		r_V_10_1_1 : 2
		tmp_33_1_1 : 3
		r_V_10_1_2 : 2
		tmp_33_1_2 : 3
		r_V_10_1_3 : 2
		tmp_33_1_3 : 3
		r_V_10_1_4 : 2
		tmp_33_1_4 : 3
		r_V_10_1_5 : 2
		tmp_20 : 3
		r_V_10_1_6 : 2
		tmp_33_1_6 : 3
		r_V_10_1_7 : 2
		tmp_33_1_7 : 3
	State 2
		res_0_V_write_assign : 1
		acc_1_V : 1
		acc_2_V : 1
		acc_4_V : 1
		acc_5_V : 1
		acc_6_V : 1
		acc_7_V : 1
		mrv : 2
		mrv_1 : 3
		mrv_2 : 4
		mrv_3 : 5
		mrv_4 : 6
		mrv_5 : 7
		mrv_6 : 8
		mrv_7 : 9
		StgValue_70 : 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |         tmp1_fu_1410         |    0    |    0    |    18   |
|          | res_0_V_write_assign_fu_1415 |    0    |    0    |    18   |
|          |         tmp2_fu_1420         |    0    |    0    |    18   |
|          |        acc_1_V_fu_1425       |    0    |    0    |    18   |
|          |        acc_2_V_fu_1430       |    0    |    0    |    25   |
|    add   |        acc_3_V_fu_1435       |    0    |    0    |    25   |
|          |        acc_4_V_fu_1439       |    0    |    0    |    25   |
|          |        acc_5_V_fu_1444       |    0    |    0    |    25   |
|          |         tmp3_fu_1449         |    0    |    0    |    18   |
|          |        acc_6_V_fu_1454       |    0    |    0    |    18   |
|          |         tmp4_fu_1459         |    0    |    0    |    18   |
|          |        acc_7_V_fu_1464       |    0    |    0    |    18   |
|----------|------------------------------|---------|---------|---------|
|          |       r_V_10_1_4_fu_92       |    1    |    0    |    6    |
|          |       r_V_10_1_1_fu_93       |    1    |    0    |    6    |
|          |       r_V_10_0_3_fu_95       |    1    |    0    |    6    |
|          |       r_V_10_0_7_fu_96       |    1    |    0    |    6    |
|          |       r_V_10_0_5_fu_97       |    1    |    0    |    6    |
|          |       r_V_10_0_1_fu_98       |    1    |    0    |    6    |
|          |       r_V_10_0_6_fu_99       |    1    |    0    |    6    |
|    mul   |       r_V_10_1_3_fu_100      |    1    |    0    |    6    |
|          |       r_V_10_0_2_fu_101      |    1    |    0    |    6    |
|          |        r_V_10_1_fu_102       |    1    |    0    |    6    |
|          |       r_V_10_1_2_fu_103      |    1    |    0    |    6    |
|          |         r_V_s_fu_104         |    1    |    0    |    6    |
|          |       r_V_10_1_6_fu_105      |    1    |    0    |    6    |
|          |       r_V_10_1_7_fu_106      |    1    |    0    |    6    |
|          |       r_V_10_1_5_fu_107      |    1    |    0    |    6    |
|----------|------------------------------|---------|---------|---------|
|    sub   |      r_V_10_0_4_fu_1249      |    0    |    0    |    27   |
|----------|------------------------------|---------|---------|---------|
|   read   |   data_V_read_2_read_fu_86   |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   trunc  |          tmp_fu_1174         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       r_V_cast7_fu_1178      |    0    |    0    |    0    |
|          |       r_V_cast6_fu_1182      |    0    |    0    |    0    |
|          |       r_V_cast_fu_1187       |    0    |    0    |    0    |
|          |         p_shl_fu_1245        |    0    |    0    |    0    |
|   sext   |      r_V_1_cast5_fu_1305     |    0    |    0    |    0    |
|          |      r_V_1_cast_fu_1310      |    0    |    0    |    0    |
|          |        tmp_17_fu_1401        |    0    |    0    |    0    |
|          |        tmp_19_fu_1404        |    0    |    0    |    0    |
|          |        tmp_21_fu_1407        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_3_fu_1197        |    0    |    0    |    0    |
|          |      tmp_33_0_1_fu_1207      |    0    |    0    |    0    |
|          |         tmp_s_fu_1217        |    0    |    0    |    0    |
|          |      tmp_33_0_3_fu_1227      |    0    |    0    |    0    |
|          |        tmp_18_fu_1255        |    0    |    0    |    0    |
|          |      tmp_33_0_5_fu_1265      |    0    |    0    |    0    |
|          |      tmp_33_0_6_fu_1275      |    0    |    0    |    0    |
|          |      tmp_33_0_7_fu_1285      |    0    |    0    |    0    |
|partselect|         tmp_2_fu_1295        |    0    |    0    |    0    |
|          |       tmp_33_1_fu_1321       |    0    |    0    |    0    |
|          |      tmp_33_1_1_fu_1331      |    0    |    0    |    0    |
|          |      tmp_33_1_2_fu_1341      |    0    |    0    |    0    |
|          |      tmp_33_1_3_fu_1351      |    0    |    0    |    0    |
|          |      tmp_33_1_4_fu_1361      |    0    |    0    |    0    |
|          |        tmp_20_fu_1371        |    0    |    0    |    0    |
|          |      tmp_33_1_6_fu_1381      |    0    |    0    |    0    |
|          |      tmp_33_1_7_fu_1391      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|bitconcatenate|        tmp_22_fu_1237        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |          mrv_fu_1469         |    0    |    0    |    0    |
|          |         mrv_1_fu_1475        |    0    |    0    |    0    |
|          |         mrv_2_fu_1481        |    0    |    0    |    0    |
|insertvalue|         mrv_3_fu_1487        |    0    |    0    |    0    |
|          |         mrv_4_fu_1493        |    0    |    0    |    0    |
|          |         mrv_5_fu_1499        |    0    |    0    |    0    |
|          |         mrv_6_fu_1505        |    0    |    0    |    0    |
|          |         mrv_7_fu_1511        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    15   |    0    |   361   |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|  tmp_18_reg_1537  |    9   |
|  tmp_20_reg_1582  |   16   |
|tmp_33_0_1_reg_1522|   18   |
|tmp_33_0_3_reg_1532|   18   |
|tmp_33_0_5_reg_1542|   18   |
|tmp_33_0_6_reg_1547|   18   |
|tmp_33_0_7_reg_1552|   18   |
|tmp_33_1_1_reg_1562|   18   |
|tmp_33_1_2_reg_1567|   18   |
|tmp_33_1_3_reg_1572|   18   |
|tmp_33_1_4_reg_1577|   18   |
|tmp_33_1_6_reg_1587|   18   |
|tmp_33_1_7_reg_1592|   18   |
| tmp_33_1_reg_1557 |   18   |
|   tmp_3_reg_1517  |   18   |
|   tmp_s_reg_1527  |   17   |
+-------------------+--------+
|       Total       |   276  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           | DSP48E |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   15   |    0   |   361  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   276  |    -   |
+-----------+--------+--------+--------+
|   Total   |   15   |   276  |   361  |
+-----------+--------+--------+--------+
