// Seed: 1245436579
`timescale 1 ps / 1ps
module module_0 (
    output id_0
);
  logic id_1, id_2;
  logic id_3;
  logic id_4 = id_2;
  type_10(
      (id_3) * 1 - 1, 1
  );
  assign id_0 = 1'd0;
  type_11(
      1, (1), (1)
  );
  logic id_5, id_6;
  assign id_6 = id_5;
  logic id_7;
  assign id_1 = 1'b0;
endmodule
