Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.1 (lin64) Build 1215546 Mon Apr 27 19:07:21 MDT 2015
| Date         : Wed Jun 10 00:23:04 2015
| Host         : XPS running 64-bit Ubuntu 14.04.2 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file TAIGA_wrapper_timing_summary_routed.rpt -rpx TAIGA_wrapper_timing_summary_routed.rpx
| Design       : TAIGA_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.205        0.000                      0                25712        0.027        0.000                      0                25712        2.211        0.000                       0                  9338  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                     ------------         ----------      --------------
TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}       33.333          30.000          
TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}       33.333          30.000          
clk_fpga_0                                {0.000 3.461}        6.923           144.446         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK         13.156        0.000                      0                  334        0.089        0.000                      0                  334       15.686        0.000                       0                   387  
TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE        9.459        0.000                      0                   60        0.280        0.000                      0                   60       16.166        0.000                       0                    53  
clk_fpga_0                                      0.205        0.000                      0                24680        0.027        0.000                      0                24680        2.211        0.000                       0                  8898  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                From Clock                                To Clock                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                ----------                                --------                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                         TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE       30.723        0.000                      0                    1        0.672        0.000                      0                    1  
**async_default**                         clk_fpga_0                                clk_fpga_0                                      1.691        0.000                      0                  637        0.218        0.000                      0                  637  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  To Clock:  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       13.156ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.156ns  (required time - arrival time)
  Source:                 TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.334ns  (logic 0.707ns (21.203%)  route 2.627ns (78.797%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.222ns = ( 36.555 - 33.333 ) 
    Source Clock Delay      (SCD):    3.681ns = ( 20.347 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.918    18.584    TAIGA_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.685 f  TAIGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=386, routed)         1.662    20.347    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[2]
    SLICE_X17Y30         FDRE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y30         FDRE (Prop_fdre_C_Q)         0.459    20.806 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=1, routed)           0.275    21.081    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X16Y30         LUT6 (Prop_lut6_I2_O)        0.124    21.205 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=20, routed)          2.352    23.558    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X7Y61          LUT4 (Prop_lut4_I0_O)        0.124    23.682 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000    23.682    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[2]
    SLICE_X7Y61          FDCE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.639    34.972    TAIGA_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.063 r  TAIGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=386, routed)         1.493    36.555    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X7Y61          FDCE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[2]/C
                         clock pessimism              0.289    36.844    
                         clock uncertainty           -0.035    36.809    
    SLICE_X7Y61          FDCE (Setup_fdce_C_D)        0.029    36.838    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         36.838    
                         arrival time                         -23.682    
  -------------------------------------------------------------------
                         slack                                 13.156    

Slack (MET) :             13.156ns  (required time - arrival time)
  Source:                 TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.336ns  (logic 0.707ns (21.190%)  route 2.629ns (78.810%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.222ns = ( 36.555 - 33.333 ) 
    Source Clock Delay      (SCD):    3.681ns = ( 20.347 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.918    18.584    TAIGA_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.685 f  TAIGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=386, routed)         1.662    20.347    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[2]
    SLICE_X17Y30         FDRE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y30         FDRE (Prop_fdre_C_Q)         0.459    20.806 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=1, routed)           0.275    21.081    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X16Y30         LUT6 (Prop_lut6_I2_O)        0.124    21.205 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=20, routed)          2.354    23.560    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X7Y61          LUT6 (Prop_lut6_I0_O)        0.124    23.684 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000    23.684    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[5]
    SLICE_X7Y61          FDCE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.639    34.972    TAIGA_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.063 r  TAIGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=386, routed)         1.493    36.555    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X7Y61          FDCE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[5]/C
                         clock pessimism              0.289    36.844    
                         clock uncertainty           -0.035    36.809    
    SLICE_X7Y61          FDCE (Setup_fdce_C_D)        0.031    36.840    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         36.840    
                         arrival time                         -23.684    
  -------------------------------------------------------------------
                         slack                                 13.156    

Slack (MET) :             13.174ns  (required time - arrival time)
  Source:                 TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.362ns  (logic 0.735ns (21.859%)  route 2.627ns (78.141%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.222ns = ( 36.555 - 33.333 ) 
    Source Clock Delay      (SCD):    3.681ns = ( 20.347 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.918    18.584    TAIGA_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.685 f  TAIGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=386, routed)         1.662    20.347    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[2]
    SLICE_X17Y30         FDRE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y30         FDRE (Prop_fdre_C_Q)         0.459    20.806 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=1, routed)           0.275    21.081    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X16Y30         LUT6 (Prop_lut6_I2_O)        0.124    21.205 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=20, routed)          2.352    23.558    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X7Y61          LUT5 (Prop_lut5_I0_O)        0.152    23.710 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[3]_i_1/O
                         net (fo=1, routed)           0.000    23.710    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[3]
    SLICE_X7Y61          FDCE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.639    34.972    TAIGA_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.063 r  TAIGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=386, routed)         1.493    36.555    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X7Y61          FDCE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[3]/C
                         clock pessimism              0.289    36.844    
                         clock uncertainty           -0.035    36.809    
    SLICE_X7Y61          FDCE (Setup_fdce_C_D)        0.075    36.884    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         36.884    
                         arrival time                         -23.710    
  -------------------------------------------------------------------
                         slack                                 13.174    

Slack (MET) :             13.306ns  (required time - arrival time)
  Source:                 TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.185ns  (logic 0.707ns (22.195%)  route 2.478ns (77.805%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.223ns = ( 36.556 - 33.333 ) 
    Source Clock Delay      (SCD):    3.681ns = ( 20.347 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.918    18.584    TAIGA_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.685 f  TAIGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=386, routed)         1.662    20.347    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[2]
    SLICE_X17Y30         FDRE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y30         FDRE (Prop_fdre_C_Q)         0.459    20.806 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=1, routed)           0.275    21.081    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X16Y30         LUT6 (Prop_lut6_I2_O)        0.124    21.205 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=20, routed)          2.203    23.408    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X7Y60          LUT6 (Prop_lut6_I0_O)        0.124    23.532 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    23.532    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[4]
    SLICE_X7Y60          FDCE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.639    34.972    TAIGA_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.063 r  TAIGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=386, routed)         1.494    36.556    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X7Y60          FDCE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[4]/C
                         clock pessimism              0.289    36.845    
                         clock uncertainty           -0.035    36.810    
    SLICE_X7Y60          FDCE (Setup_fdce_C_D)        0.029    36.839    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         36.839    
                         arrival time                         -23.532    
  -------------------------------------------------------------------
                         slack                                 13.306    

Slack (MET) :             13.353ns  (required time - arrival time)
  Source:                 TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.141ns  (logic 0.707ns (22.510%)  route 2.434ns (77.490%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.223ns = ( 36.556 - 33.333 ) 
    Source Clock Delay      (SCD):    3.681ns = ( 20.347 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.918    18.584    TAIGA_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.685 f  TAIGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=386, routed)         1.662    20.347    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[2]
    SLICE_X17Y30         FDRE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y30         FDRE (Prop_fdre_C_Q)         0.459    20.806 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=1, routed)           0.275    21.081    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X16Y30         LUT6 (Prop_lut6_I2_O)        0.124    21.205 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=20, routed)          2.159    23.364    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X7Y60          LUT3 (Prop_lut3_I0_O)        0.124    23.488 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    23.488    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[6]
    SLICE_X7Y60          FDCE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.639    34.972    TAIGA_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.063 r  TAIGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=386, routed)         1.494    36.556    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X7Y60          FDCE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[6]/C
                         clock pessimism              0.289    36.845    
                         clock uncertainty           -0.035    36.810    
    SLICE_X7Y60          FDCE (Setup_fdce_C_D)        0.031    36.841    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         36.841    
                         arrival time                         -23.488    
  -------------------------------------------------------------------
                         slack                                 13.353    

Slack (MET) :             13.371ns  (required time - arrival time)
  Source:                 TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.167ns  (logic 0.733ns (23.146%)  route 2.434ns (76.854%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.223ns = ( 36.556 - 33.333 ) 
    Source Clock Delay      (SCD):    3.681ns = ( 20.347 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.918    18.584    TAIGA_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.685 f  TAIGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=386, routed)         1.662    20.347    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[2]
    SLICE_X17Y30         FDRE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y30         FDRE (Prop_fdre_C_Q)         0.459    20.806 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=1, routed)           0.275    21.081    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X16Y30         LUT6 (Prop_lut6_I2_O)        0.124    21.205 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=20, routed)          2.159    23.364    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X7Y60          LUT4 (Prop_lut4_I0_O)        0.150    23.514 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000    23.514    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[7]
    SLICE_X7Y60          FDCE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.639    34.972    TAIGA_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.063 r  TAIGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=386, routed)         1.494    36.556    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X7Y60          FDCE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[7]/C
                         clock pessimism              0.289    36.845    
                         clock uncertainty           -0.035    36.810    
    SLICE_X7Y60          FDCE (Setup_fdce_C_D)        0.075    36.885    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         36.885    
                         arrival time                         -23.514    
  -------------------------------------------------------------------
                         slack                                 13.371    

Slack (MET) :             13.585ns  (required time - arrival time)
  Source:                 TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/CE
                            (falling edge-triggered cell FDRE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns - TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        2.780ns  (logic 0.704ns (25.319%)  route 2.076ns (74.681%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.219ns = ( 19.886 - 16.667 ) 
    Source Clock Delay      (SCD):    3.687ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.918     1.918    TAIGA_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.019 r  TAIGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=386, routed)         1.668     3.687    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[2]
    SLICE_X15Y33         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y33         FDCE (Prop_fdce_C_Q)         0.456     4.143 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/Q
                         net (fo=3, routed)           1.298     5.441    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[2]
    SLICE_X15Y32         LUT6 (Prop_lut6_I4_O)        0.124     5.565 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE_i_2/O
                         net (fo=1, routed)           0.154     5.718    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE_i_2_n_2063
    SLICE_X15Y32         LUT5 (Prop_lut5_I2_O)        0.124     5.842 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE_i_1/O
                         net (fo=1, routed)           0.625     6.467    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CE
    SLICE_X17Y30         FDRE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/CE
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.639    18.305    TAIGA_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.396 f  TAIGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=386, routed)         1.489    19.886    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[2]
    SLICE_X17Y30         FDRE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
                         clock pessimism              0.404    20.289    
                         clock uncertainty           -0.035    20.254    
    SLICE_X17Y30         FDRE (Setup_fdre_C_CE)      -0.202    20.052    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE
  -------------------------------------------------------------------
                         required time                         20.052    
                         arrival time                          -6.467    
  -------------------------------------------------------------------
                         slack                                 13.585    

Slack (MET) :             13.686ns  (required time - arrival time)
  Source:                 TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.926ns  (logic 1.083ns (37.008%)  route 1.843ns (62.992%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.227ns = ( 36.560 - 33.333 ) 
    Source Clock Delay      (SCD):    3.681ns = ( 20.347 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.918    18.584    TAIGA_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.685 f  TAIGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=386, routed)         1.662    20.347    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[2]
    SLICE_X17Y30         FDRE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y30         FDRE (Prop_fdre_C_Q)         0.459    20.806 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=1, routed)           0.275    21.081    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X16Y30         LUT6 (Prop_lut6_I2_O)        0.124    21.205 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=20, routed)          1.280    22.485    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/count_reg[1]_0
    SLICE_X10Y31         LUT4 (Prop_lut4_I2_O)        0.152    22.637 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_overrun_i_3/O
                         net (fo=1, routed)           0.288    22.926    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_overrun_i_3_n_2063
    SLICE_X13Y31         LUT6 (Prop_lut6_I1_O)        0.348    23.274 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000    23.274    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_overrun_i_1_n_2063
    SLICE_X13Y31         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.639    34.972    TAIGA_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.063 r  TAIGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=386, routed)         1.497    36.560    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[2]
    SLICE_X13Y31         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_overrun_reg/C
                         clock pessimism              0.404    36.964    
                         clock uncertainty           -0.035    36.928    
    SLICE_X13Y31         FDCE (Setup_fdce_C_D)        0.031    36.959    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_overrun_reg
  -------------------------------------------------------------------
                         required time                         36.959    
                         arrival time                         -23.274    
  -------------------------------------------------------------------
                         slack                                 13.686    

Slack (MET) :             13.938ns  (required time - arrival time)
  Source:                 TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_error_reg/D
                            (rising edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.672ns  (logic 0.831ns (31.098%)  route 1.841ns (68.902%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.227ns = ( 36.560 - 33.333 ) 
    Source Clock Delay      (SCD):    3.681ns = ( 20.347 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.918    18.584    TAIGA_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.685 f  TAIGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=386, routed)         1.662    20.347    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[2]
    SLICE_X17Y30         FDRE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y30         FDRE (Prop_fdre_C_Q)         0.459    20.806 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=1, routed)           0.275    21.081    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X16Y30         LUT6 (Prop_lut6_I2_O)        0.124    21.205 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=20, routed)          1.280    22.485    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/count_reg[1]_0
    SLICE_X10Y31         LUT4 (Prop_lut4_I2_O)        0.124    22.609 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_error_i_2/O
                         net (fo=1, routed)           0.286    22.895    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_error_i_2_n_2063
    SLICE_X13Y31         LUT6 (Prop_lut6_I1_O)        0.124    23.019 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000    23.019    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_error_i_1_n_2063
    SLICE_X13Y31         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.639    34.972    TAIGA_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.063 r  TAIGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=386, routed)         1.497    36.560    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[2]
    SLICE_X13Y31         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_error_reg/C
                         clock pessimism              0.404    36.964    
                         clock uncertainty           -0.035    36.928    
    SLICE_X13Y31         FDCE (Setup_fdce_C_D)        0.029    36.957    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_error_reg
  -------------------------------------------------------------------
                         required time                         36.957    
                         arrival time                         -23.019    
  -------------------------------------------------------------------
                         slack                                 13.938    

Slack (MET) :             14.010ns  (required time - arrival time)
  Source:                 TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.482ns  (logic 0.707ns (28.489%)  route 1.775ns (71.511%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.223ns = ( 36.556 - 33.333 ) 
    Source Clock Delay      (SCD):    3.681ns = ( 20.347 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.918    18.584    TAIGA_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.685 f  TAIGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=386, routed)         1.662    20.347    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[2]
    SLICE_X17Y30         FDRE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y30         FDRE (Prop_fdre_C_Q)         0.459    20.806 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=1, routed)           0.275    21.081    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X16Y30         LUT6 (Prop_lut6_I2_O)        0.124    21.205 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=20, routed)          1.500    22.705    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X7Y59          LUT2 (Prop_lut2_I0_O)        0.124    22.829 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    22.829    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[0]
    SLICE_X7Y59          FDCE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.639    34.972    TAIGA_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.063 r  TAIGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=386, routed)         1.494    36.556    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X7Y59          FDCE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[0]/C
                         clock pessimism              0.289    36.845    
                         clock uncertainty           -0.035    36.810    
    SLICE_X7Y59          FDCE (Setup_fdce_C_D)        0.029    36.839    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         36.839    
                         arrival time                         -22.829    
  -------------------------------------------------------------------
                         slack                                 14.010    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (34.005%)  route 0.274ns (65.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.727ns
    Source Clock Delay      (SCD):    1.339ns
    Clock Pessimism Removal (CPR):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.762     0.762    TAIGA_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.788 r  TAIGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=386, routed)         0.552     1.339    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X17Y79         FDCE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y79         FDCE (Prop_fdce_C_Q)         0.141     1.480 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[3]/Q
                         net (fo=2, routed)           0.274     1.754    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg_n_2063_[3]
    SLICE_X23Y79         FDCE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.882     0.882    TAIGA_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.911 r  TAIGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=386, routed)         0.816     1.727    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X23Y79         FDCE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[2]/C
                         clock pessimism             -0.128     1.599    
    SLICE_X23Y79         FDCE (Hold_fdce_C_D)         0.066     1.665    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.154%)  route 0.298ns (67.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.729ns
    Source Clock Delay      (SCD):    1.333ns
    Clock Pessimism Removal (CPR):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.762     0.762    TAIGA_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.788 r  TAIGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=386, routed)         0.546     1.333    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X25Y76         FDCE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y76         FDCE (Prop_fdce_C_Q)         0.141     1.474 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[25]/Q
                         net (fo=3, routed)           0.298     1.772    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg_n_2063_[25]
    SLICE_X17Y78         FDCE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.882     0.882    TAIGA_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.911 r  TAIGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=386, routed)         0.818     1.729    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X17Y78         FDCE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[24]/C
                         clock pessimism             -0.128     1.601    
    SLICE_X17Y78         FDCE (Hold_fdce_C_D)         0.070     1.671    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 TAIGA_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.735ns
    Source Clock Delay      (SCD):    1.345ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.762     0.762    TAIGA_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.788 r  TAIGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=386, routed)         0.558     1.345    TAIGA_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]_0
    SLICE_X13Y30         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y30         FDCE (Prop_fdce_C_Q)         0.141     1.486 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[3]/Q
                         net (fo=1, routed)           0.056     1.542    TAIGA_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg_n_2063_[3]
    SLICE_X13Y30         FDPE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.882     0.882    TAIGA_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.911 r  TAIGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=386, routed)         0.824     1.735    TAIGA_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]_0
    SLICE_X13Y30         FDPE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[2]/C
                         clock pessimism             -0.389     1.345    
    SLICE_X13Y30         FDPE (Hold_fdpe_C_D)         0.075     1.420    TAIGA_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.420    
                         arrival time                           1.542    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.141ns (31.486%)  route 0.307ns (68.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.723ns
    Source Clock Delay      (SCD):    1.339ns
    Clock Pessimism Removal (CPR):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.762     0.762    TAIGA_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.788 r  TAIGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=386, routed)         0.552     1.339    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X18Y70         FDCE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y70         FDCE (Prop_fdce_C_Q)         0.141     1.480 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[31]/Q
                         net (fo=3, routed)           0.307     1.787    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg_n_2063_[31]
    SLICE_X22Y76         FDCE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.882     0.882    TAIGA_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.911 r  TAIGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=386, routed)         0.812     1.723    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X22Y76         FDCE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[30]/C
                         clock pessimism             -0.128     1.595    
    SLICE_X22Y76         FDCE (Hold_fdce_C_D)         0.066     1.661    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.141ns (30.752%)  route 0.318ns (69.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.727ns
    Source Clock Delay      (SCD):    1.339ns
    Clock Pessimism Removal (CPR):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.762     0.762    TAIGA_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.788 r  TAIGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=386, routed)         0.552     1.339    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X17Y79         FDCE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y79         FDCE (Prop_fdce_C_Q)         0.141     1.480 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[3]/Q
                         net (fo=2, routed)           0.318     1.798    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg_n_2063_[3]
    SLICE_X24Y79         FDCE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.882     0.882    TAIGA_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.911 r  TAIGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=386, routed)         0.816     1.727    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X24Y79         FDCE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[2]/C
                         clock pessimism             -0.128     1.599    
    SLICE_X24Y79         FDCE (Hold_fdce_C_D)         0.059     1.658    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.141ns (69.074%)  route 0.063ns (30.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.771ns
    Source Clock Delay      (SCD):    1.378ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.762     0.762    TAIGA_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.788 r  TAIGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=386, routed)         0.591     1.378    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X40Y7          FDCE                                         r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y7          FDCE (Prop_fdce_C_Q)         0.141     1.519 r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[18]/Q
                         net (fo=2, routed)           0.063     1.582    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg_n_2063_[18]
    SLICE_X41Y7          FDCE                                         r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.882     0.882    TAIGA_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.911 r  TAIGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=386, routed)         0.860     1.771    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X41Y7          FDCE                                         r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[17]/C
                         clock pessimism             -0.379     1.391    
    SLICE_X41Y7          FDCE (Hold_fdce_C_D)         0.047     1.438    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.438    
                         arrival time                           1.582    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 TAIGA_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg_c_6/C
                            (rising edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg_c_7/D
                            (rising edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.140%)  route 0.115ns (44.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.731ns
    Source Clock Delay      (SCD):    1.342ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.762     0.762    TAIGA_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.788 r  TAIGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=386, routed)         0.555     1.342    TAIGA_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]_0
    SLICE_X14Y30         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg_c_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y30         FDCE (Prop_fdce_C_Q)         0.141     1.483 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg_c_6/Q
                         net (fo=1, routed)           0.115     1.598    TAIGA_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg_c_6_n_2063
    SLICE_X17Y29         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg_c_7/D
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.882     0.882    TAIGA_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.911 r  TAIGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=386, routed)         0.820     1.731    TAIGA_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]_0
    SLICE_X17Y29         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg_c_7/C
                         clock pessimism             -0.356     1.374    
    SLICE_X17Y29         FDCE (Hold_fdce_C_D)         0.072     1.446    TAIGA_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg_c_7
  -------------------------------------------------------------------
                         required time                         -1.446    
                         arrival time                           1.598    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.141ns (28.959%)  route 0.346ns (71.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.730ns
    Source Clock Delay      (SCD):    1.336ns
    Clock Pessimism Removal (CPR):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.762     0.762    TAIGA_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.788 r  TAIGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=386, routed)         0.549     1.336    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X23Y79         FDCE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y79         FDCE (Prop_fdce_C_Q)         0.141     1.477 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[8]/Q
                         net (fo=2, routed)           0.346     1.823    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg_n_2063_[8]
    SLICE_X16Y79         FDCE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.882     0.882    TAIGA_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.911 r  TAIGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=386, routed)         0.819     1.730    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X16Y79         FDCE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[7]/C
                         clock pessimism             -0.128     1.602    
    SLICE_X16Y79         FDCE (Hold_fdce_C_D)         0.063     1.665    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.141ns (28.693%)  route 0.350ns (71.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.730ns
    Source Clock Delay      (SCD):    1.336ns
    Clock Pessimism Removal (CPR):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.762     0.762    TAIGA_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.788 r  TAIGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=386, routed)         0.549     1.336    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X23Y79         FDCE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y79         FDCE (Prop_fdce_C_Q)         0.141     1.477 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[8]/Q
                         net (fo=2, routed)           0.350     1.828    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg_n_2063_[8]
    SLICE_X15Y79         FDCE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.882     0.882    TAIGA_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.911 r  TAIGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=386, routed)         0.819     1.730    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X15Y79         FDCE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[7]/C
                         clock pessimism             -0.128     1.602    
    SLICE_X15Y79         FDCE (Hold_fdce_C_D)         0.066     1.668    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.837%)  route 0.121ns (46.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.771ns
    Source Clock Delay      (SCD):    1.378ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.762     0.762    TAIGA_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.788 r  TAIGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=386, routed)         0.591     1.378    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X41Y8          FDCE                                         r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y8          FDCE (Prop_fdce_C_Q)         0.141     1.519 r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[20]/Q
                         net (fo=2, routed)           0.121     1.640    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg_n_2063_[20]
    SLICE_X41Y7          FDCE                                         r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.882     0.882    TAIGA_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.911 r  TAIGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=386, routed)         0.860     1.771    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X41Y7          FDCE                                         r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[19]/C
                         clock pessimism             -0.376     1.394    
    SLICE_X41Y7          FDCE (Hold_fdce_C_D)         0.075     1.469    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.469    
                         arrival time                           1.640    
  -------------------------------------------------------------------
                         slack                                  0.171    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         33.333      31.178     BUFGCTRL_X0Y1  TAIGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/I
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X11Y62   TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Instr_Insert_Reg_En_1_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X15Y78   TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr2_TCK_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X13Y60   TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X25Y75   TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X33Y61   TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[10]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X32Y72   TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[11]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X35Y66   TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[12]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X21Y63   TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[13]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X22Y76   TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[14]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X8Y61    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X8Y61    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X20Y70   TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X20Y70   TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X24Y69   TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X24Y71   TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X24Y71   TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X24Y72   TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X24Y72   TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X24Y73   TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X8Y59    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X8Y59    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X8Y59    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X8Y59    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X8Y61    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X8Y61    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X8Y59    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16E_7/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X8Y59    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16E_7/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X8Y59    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16E_8/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X8Y59    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16E_8/Use_unisim.MB_SRL16E_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  To Clock:  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack        9.459ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.459ns  (required time - arrival time)
  Source:                 TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
                            (falling edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        6.790ns  (logic 0.896ns (13.196%)  route 5.894ns (86.804%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.219ns = ( 36.552 - 33.333 ) 
    Source Clock Delay      (SCD):    3.687ns = ( 20.354 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.924    18.591    TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    18.692 f  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          1.662    20.354    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X16Y30         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y30         FDCE (Prop_fdce_C_Q)         0.524    20.878 f  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q
                         net (fo=34, routed)          1.866    22.744    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_noblock
    SLICE_X13Y32         LUT4 (Prop_lut4_I2_O)        0.124    22.868 f  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_1[2]_INST_0/O
                         net (fo=3, routed)           0.541    23.409    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X12Y32         LUT5 (Prop_lut5_I1_O)        0.124    23.533 f  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_4/O
                         net (fo=6, routed)           1.557    25.090    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Instr_Insert_Reg_En_1_reg_0
    SLICE_X11Y61         LUT4 (Prop_lut4_I1_O)        0.124    25.214 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.929    27.144    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X9Y78          FDCE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.643    34.976    TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.067 r  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          1.485    36.552    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X9Y78          FDCE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk_reg/C
                         clock pessimism              0.291    36.843    
                         clock uncertainty           -0.035    36.808    
    SLICE_X9Y78          FDCE (Setup_fdce_C_CE)      -0.205    36.603    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.603    
                         arrival time                         -27.144    
  -------------------------------------------------------------------
                         slack                                  9.459    

Slack (MET) :             9.644ns  (required time - arrival time)
  Source:                 TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
                            (falling edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        6.639ns  (logic 0.896ns (13.496%)  route 5.743ns (86.504%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.217ns = ( 36.550 - 33.333 ) 
    Source Clock Delay      (SCD):    3.687ns = ( 20.354 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.924    18.591    TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    18.692 f  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          1.662    20.354    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X16Y30         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y30         FDCE (Prop_fdce_C_Q)         0.524    20.878 f  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q
                         net (fo=34, routed)          1.866    22.744    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_noblock
    SLICE_X13Y32         LUT4 (Prop_lut4_I2_O)        0.124    22.868 f  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_1[2]_INST_0/O
                         net (fo=3, routed)           0.541    23.409    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X12Y32         LUT5 (Prop_lut5_I1_O)        0.124    23.533 f  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_4/O
                         net (fo=6, routed)           1.557    25.090    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Instr_Insert_Reg_En_1_reg_0
    SLICE_X11Y61         LUT4 (Prop_lut4_I1_O)        0.124    25.214 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.779    26.993    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X12Y77         FDCE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.643    34.976    TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.067 r  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          1.483    36.550    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X12Y77         FDCE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[5]/C
                         clock pessimism              0.291    36.841    
                         clock uncertainty           -0.035    36.806    
    SLICE_X12Y77         FDCE (Setup_fdce_C_CE)      -0.169    36.637    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         36.637    
                         arrival time                         -26.993    
  -------------------------------------------------------------------
                         slack                                  9.644    

Slack (MET) :             9.785ns  (required time - arrival time)
  Source:                 TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
                            (falling edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        6.500ns  (logic 0.896ns (13.785%)  route 5.604ns (86.215%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.219ns = ( 36.552 - 33.333 ) 
    Source Clock Delay      (SCD):    3.687ns = ( 20.354 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.924    18.591    TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    18.692 f  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          1.662    20.354    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X16Y30         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y30         FDCE (Prop_fdce_C_Q)         0.524    20.878 f  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q
                         net (fo=34, routed)          1.866    22.744    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_noblock
    SLICE_X13Y32         LUT4 (Prop_lut4_I2_O)        0.124    22.868 f  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_1[2]_INST_0/O
                         net (fo=3, routed)           0.541    23.409    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X12Y32         LUT5 (Prop_lut5_I1_O)        0.124    23.533 f  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_4/O
                         net (fo=6, routed)           1.557    25.090    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Instr_Insert_Reg_En_1_reg_0
    SLICE_X11Y61         LUT4 (Prop_lut4_I1_O)        0.124    25.214 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.639    26.854    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X10Y78         FDCE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.643    34.976    TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.067 r  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          1.485    36.552    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X10Y78         FDCE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_TClk_reg/C
                         clock pessimism              0.291    36.843    
                         clock uncertainty           -0.035    36.808    
    SLICE_X10Y78         FDCE (Setup_fdce_C_CE)      -0.169    36.639    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.639    
                         arrival time                         -26.854    
  -------------------------------------------------------------------
                         slack                                  9.785    

Slack (MET) :             9.874ns  (required time - arrival time)
  Source:                 TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
                            (falling edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        6.376ns  (logic 0.896ns (14.052%)  route 5.480ns (85.948%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.220ns = ( 36.553 - 33.333 ) 
    Source Clock Delay      (SCD):    3.687ns = ( 20.354 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.924    18.591    TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    18.692 f  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          1.662    20.354    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X16Y30         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y30         FDCE (Prop_fdce_C_Q)         0.524    20.878 f  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q
                         net (fo=34, routed)          1.866    22.744    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_noblock
    SLICE_X13Y32         LUT4 (Prop_lut4_I2_O)        0.124    22.868 f  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_1[2]_INST_0/O
                         net (fo=3, routed)           0.541    23.409    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X12Y32         LUT5 (Prop_lut5_I1_O)        0.124    23.533 f  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_4/O
                         net (fo=6, routed)           2.226    25.759    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Instr_Insert_Reg_En_1_reg_0
    SLICE_X8Y61          LUT4 (Prop_lut4_I0_O)        0.124    25.883 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg[0]_i_1/O
                         net (fo=2, routed)           0.847    26.730    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X11Y70         FDCE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.643    34.976    TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.067 r  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          1.486    36.553    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X11Y70         FDCE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[0]/C
                         clock pessimism              0.291    36.844    
                         clock uncertainty           -0.035    36.809    
    SLICE_X11Y70         FDCE (Setup_fdce_C_CE)      -0.205    36.604    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.604    
                         arrival time                         -26.730    
  -------------------------------------------------------------------
                         slack                                  9.874    

Slack (MET) :             9.874ns  (required time - arrival time)
  Source:                 TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
                            (falling edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        6.376ns  (logic 0.896ns (14.052%)  route 5.480ns (85.948%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.220ns = ( 36.553 - 33.333 ) 
    Source Clock Delay      (SCD):    3.687ns = ( 20.354 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.924    18.591    TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    18.692 f  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          1.662    20.354    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X16Y30         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y30         FDCE (Prop_fdce_C_Q)         0.524    20.878 f  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q
                         net (fo=34, routed)          1.866    22.744    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_noblock
    SLICE_X13Y32         LUT4 (Prop_lut4_I2_O)        0.124    22.868 f  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_1[2]_INST_0/O
                         net (fo=3, routed)           0.541    23.409    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X12Y32         LUT5 (Prop_lut5_I1_O)        0.124    23.533 f  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_4/O
                         net (fo=6, routed)           2.226    25.759    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Instr_Insert_Reg_En_1_reg_0
    SLICE_X8Y61          LUT4 (Prop_lut4_I0_O)        0.124    25.883 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg[0]_i_1/O
                         net (fo=2, routed)           0.847    26.730    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X11Y70         FDCE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.643    34.976    TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.067 r  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          1.486    36.553    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X11Y70         FDCE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[1]/C
                         clock pessimism              0.291    36.844    
                         clock uncertainty           -0.035    36.809    
    SLICE_X11Y70         FDCE (Setup_fdce_C_CE)      -0.205    36.604    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         36.604    
                         arrival time                         -26.730    
  -------------------------------------------------------------------
                         slack                                  9.874    

Slack (MET) :             10.063ns  (required time - arrival time)
  Source:                 TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
                            (falling edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        6.183ns  (logic 0.896ns (14.492%)  route 5.287ns (85.508%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.216ns = ( 36.549 - 33.333 ) 
    Source Clock Delay      (SCD):    3.687ns = ( 20.354 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.924    18.591    TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    18.692 f  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          1.662    20.354    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X16Y30         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y30         FDCE (Prop_fdce_C_Q)         0.524    20.878 f  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q
                         net (fo=34, routed)          1.866    22.744    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_noblock
    SLICE_X13Y32         LUT4 (Prop_lut4_I2_O)        0.124    22.868 f  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_1[2]_INST_0/O
                         net (fo=3, routed)           0.541    23.409    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X12Y32         LUT5 (Prop_lut5_I1_O)        0.124    23.533 f  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_4/O
                         net (fo=6, routed)           1.557    25.090    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Instr_Insert_Reg_En_1_reg_0
    SLICE_X11Y61         LUT4 (Prop_lut4_I1_O)        0.124    25.214 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.322    26.537    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X9Y73          FDCE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.643    34.976    TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.067 r  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          1.482    36.549    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X9Y73          FDCE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_TClk_reg/C
                         clock pessimism              0.291    36.840    
                         clock uncertainty           -0.035    36.805    
    SLICE_X9Y73          FDCE (Setup_fdce_C_CE)      -0.205    36.600    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.600    
                         arrival time                         -26.537    
  -------------------------------------------------------------------
                         slack                                 10.063    

Slack (MET) :             10.141ns  (required time - arrival time)
  Source:                 TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        6.219ns  (logic 0.831ns (13.361%)  route 5.388ns (86.639%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.227ns = ( 36.560 - 33.333 ) 
    Source Clock Delay      (SCD):    3.698ns = ( 20.365 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.924    18.591    TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    18.692 f  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          1.673    20.365    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X13Y33         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y33         FDCE (Prop_fdce_C_Q)         0.459    20.824 f  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/Q
                         net (fo=9, routed)           1.700    22.524    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[1]
    SLICE_X16Y29         LUT4 (Prop_lut4_I1_O)        0.124    22.648 f  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=3, routed)           0.833    23.481    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X17Y28         LUT5 (Prop_lut5_I2_O)        0.124    23.605 f  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_4/O
                         net (fo=6, routed)           1.439    25.044    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Instr_Insert_Reg_En_1_reg_0
    SLICE_X17Y20         LUT4 (Prop_lut4_I1_O)        0.124    25.168 r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.416    26.584    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X11Y23         FDCE                                         r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.643    34.976    TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.067 r  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          1.492    36.560    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X11Y23         FDCE                                         r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_reg/C
                         clock pessimism              0.406    36.965    
                         clock uncertainty           -0.035    36.930    
    SLICE_X11Y23         FDCE (Setup_fdce_C_CE)      -0.205    36.725    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.725    
                         arrival time                         -26.584    
  -------------------------------------------------------------------
                         slack                                 10.141    

Slack (MET) :             10.152ns  (required time - arrival time)
  Source:                 TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        6.211ns  (logic 0.831ns (13.379%)  route 5.380ns (86.621%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.230ns = ( 36.563 - 33.333 ) 
    Source Clock Delay      (SCD):    3.698ns = ( 20.365 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.924    18.591    TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    18.692 f  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          1.673    20.365    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X13Y33         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y33         FDCE (Prop_fdce_C_Q)         0.459    20.824 f  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/Q
                         net (fo=9, routed)           1.700    22.524    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[1]
    SLICE_X16Y29         LUT4 (Prop_lut4_I1_O)        0.124    22.648 f  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=3, routed)           0.833    23.481    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X17Y28         LUT5 (Prop_lut5_I2_O)        0.124    23.605 f  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_4/O
                         net (fo=6, routed)           1.439    25.044    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Instr_Insert_Reg_En_1_reg_0
    SLICE_X17Y20         LUT4 (Prop_lut4_I1_O)        0.124    25.168 r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.408    26.576    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X18Y14         FDCE                                         r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.643    34.976    TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.067 r  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          1.495    36.563    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X18Y14         FDCE                                         r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[0]/C
                         clock pessimism              0.406    36.968    
                         clock uncertainty           -0.035    36.933    
    SLICE_X18Y14         FDCE (Setup_fdce_C_CE)      -0.205    36.728    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.728    
                         arrival time                         -26.576    
  -------------------------------------------------------------------
                         slack                                 10.152    

Slack (MET) :             10.152ns  (required time - arrival time)
  Source:                 TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        6.211ns  (logic 0.831ns (13.379%)  route 5.380ns (86.621%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.230ns = ( 36.563 - 33.333 ) 
    Source Clock Delay      (SCD):    3.698ns = ( 20.365 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.924    18.591    TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    18.692 f  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          1.673    20.365    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X13Y33         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y33         FDCE (Prop_fdce_C_Q)         0.459    20.824 f  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/Q
                         net (fo=9, routed)           1.700    22.524    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[1]
    SLICE_X16Y29         LUT4 (Prop_lut4_I1_O)        0.124    22.648 f  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=3, routed)           0.833    23.481    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X17Y28         LUT5 (Prop_lut5_I2_O)        0.124    23.605 f  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_4/O
                         net (fo=6, routed)           1.439    25.044    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Instr_Insert_Reg_En_1_reg_0
    SLICE_X17Y20         LUT4 (Prop_lut4_I1_O)        0.124    25.168 r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.408    26.576    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X18Y14         FDCE                                         r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.643    34.976    TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.067 r  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          1.495    36.563    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X18Y14         FDCE                                         r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[3]/C
                         clock pessimism              0.406    36.968    
                         clock uncertainty           -0.035    36.933    
    SLICE_X18Y14         FDCE (Setup_fdce_C_CE)      -0.205    36.728    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         36.728    
                         arrival time                         -26.576    
  -------------------------------------------------------------------
                         slack                                 10.152    

Slack (MET) :             10.152ns  (required time - arrival time)
  Source:                 TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        6.211ns  (logic 0.831ns (13.379%)  route 5.380ns (86.621%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.230ns = ( 36.563 - 33.333 ) 
    Source Clock Delay      (SCD):    3.698ns = ( 20.365 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.924    18.591    TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    18.692 f  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          1.673    20.365    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X13Y33         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y33         FDCE (Prop_fdce_C_Q)         0.459    20.824 f  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/Q
                         net (fo=9, routed)           1.700    22.524    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[1]
    SLICE_X16Y29         LUT4 (Prop_lut4_I1_O)        0.124    22.648 f  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=3, routed)           0.833    23.481    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X17Y28         LUT5 (Prop_lut5_I2_O)        0.124    23.605 f  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_4/O
                         net (fo=6, routed)           1.439    25.044    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Instr_Insert_Reg_En_1_reg_0
    SLICE_X17Y20         LUT4 (Prop_lut4_I1_O)        0.124    25.168 r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.408    26.576    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X18Y14         FDCE                                         r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.643    34.976    TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.067 r  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          1.495    36.563    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X18Y14         FDCE                                         r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[8]/C
                         clock pessimism              0.406    36.968    
                         clock uncertainty           -0.035    36.933    
    SLICE_X18Y14         FDCE (Setup_fdce_C_CE)      -0.205    36.728    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         36.728    
                         arrival time                         -26.576    
  -------------------------------------------------------------------
                         slack                                 10.152    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.728ns
    Source Clock Delay      (SCD):    1.339ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.757     0.757    TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.783 r  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          0.556     1.339    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X14Y31         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y31         FDCE (Prop_fdce_C_Q)         0.141     1.480 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=3, routed)           0.185     1.665    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst
    SLICE_X14Y31         LUT3 (Prop_lut3_I2_O)        0.045     1.710 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.710    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_i_1_n_2063
    SLICE_X14Y31         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.877     0.877    TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.906 r  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          0.822     1.728    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X14Y31         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism             -0.389     1.339    
    SLICE_X14Y31         FDCE (Hold_fdce_C_D)         0.091     1.430    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.430    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.400ns  (logic 0.191ns (47.742%)  route 0.209ns (52.258%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.729ns = ( 18.396 - 16.667 ) 
    Source Clock Delay      (SCD):    1.340ns = ( 18.006 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.757    17.424    TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.450 f  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          0.557    18.006    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X14Y32         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y32         FDCE (Prop_fdce_C_Q)         0.146    18.152 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg[0]/Q
                         net (fo=10, routed)          0.209    18.361    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg_n_2063_[0]
    SLICE_X14Y32         LUT3 (Prop_lut3_I2_O)        0.045    18.406 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg[0]_i_1/O
                         net (fo=1, routed)           0.000    18.406    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg[0]_i_1_n_2063
    SLICE_X14Y32         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.877    17.544    TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.573 f  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          0.823    18.396    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X14Y32         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.389    18.006    
    SLICE_X14Y32         FDCE (Hold_fdce_C_D)         0.098    18.104    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg[0]
  -------------------------------------------------------------------
                         required time                        -18.104    
                         arrival time                          18.406    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.186ns (43.997%)  route 0.237ns (56.003%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.728ns
    Source Clock Delay      (SCD):    1.339ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.757     0.757    TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.783 r  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          0.556     1.339    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X14Y31         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y31         FDCE (Prop_fdce_C_Q)         0.141     1.480 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.237     1.717    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst
    SLICE_X14Y31         LUT3 (Prop_lut3_I2_O)        0.045     1.762 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.762    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_i_1_n_2063
    SLICE_X14Y31         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.877     0.877    TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.906 r  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          0.822     1.728    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X14Y31         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.389     1.339    
    SLICE_X14Y31         FDCE (Hold_fdce_C_D)         0.092     1.431    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.431    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.226ns (43.099%)  route 0.298ns (56.901%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.728ns
    Source Clock Delay      (SCD):    1.339ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.757     0.757    TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.783 r  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          0.556     1.339    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X14Y31         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y31         FDCE (Prop_fdce_C_Q)         0.128     1.467 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.298     1.765    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl
    SLICE_X14Y31         LUT3 (Prop_lut3_I2_O)        0.098     1.863 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.863    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl[0]_i_1_n_2063
    SLICE_X14Y31         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.877     0.877    TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.906 r  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          0.822     1.728    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X14Y31         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.389     1.339    
    SLICE_X14Y31         FDCE (Hold_fdce_C_D)         0.107     1.446    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.446    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.561ns  (logic 0.231ns (41.175%)  route 0.330ns (58.826%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.729ns = ( 18.396 - 16.667 ) 
    Source Clock Delay      (SCD):    1.340ns = ( 18.006 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.757    17.424    TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.450 f  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          0.557    18.006    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X14Y32         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y32         FDCE (Prop_fdce_C_Q)         0.133    18.139 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg[1]/Q
                         net (fo=10, routed)          0.330    18.469    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg_n_2063_[1]
    SLICE_X14Y32         LUT3 (Prop_lut3_I2_O)        0.098    18.567 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg[1]_i_1/O
                         net (fo=1, routed)           0.000    18.567    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg[1]_i_1_n_2063
    SLICE_X14Y32         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.877    17.544    TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.573 f  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          0.823    18.396    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X14Y32         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.389    18.006    
    SLICE_X14Y32         FDCE (Hold_fdce_C_D)         0.114    18.120    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg[1]
  -------------------------------------------------------------------
                         required time                        -18.120    
                         arrival time                          18.567    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.559ns  (arrival time - required time)
  Source:                 TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
                            (falling edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/D
                            (falling edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.622ns  (logic 0.212ns (34.072%)  route 0.410ns (65.928%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.727ns = ( 18.394 - 16.667 ) 
    Source Clock Delay      (SCD):    1.338ns = ( 18.004 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.757    17.424    TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.450 f  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          0.555    18.004    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X16Y30         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y30         FDCE (Prop_fdce_C_Q)         0.167    18.171 f  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q
                         net (fo=34, routed)          0.289    18.461    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_noblock
    SLICE_X16Y30         LUT1 (Prop_lut1_I0_O)        0.045    18.506 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I_i_1/O
                         net (fo=2, routed)           0.121    18.627    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/D
    SLICE_X16Y30         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/D
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.877    17.544    TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.573 f  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          0.821    18.394    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X16Y30         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
                         clock pessimism             -0.389    18.004    
    SLICE_X16Y30         FDCE (Hold_fdce_C_D)         0.063    18.067    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I
  -------------------------------------------------------------------
                         required time                        -18.067    
                         arrival time                          18.627    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.629ns  (arrival time - required time)
  Source:                 TAIGA_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.630ns  (logic 0.191ns (30.322%)  route 0.439ns (69.678%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.728ns = ( 18.395 - 16.667 ) 
    Source Clock Delay      (SCD):    1.339ns = ( 18.005 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.757    17.424    TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.450 f  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          0.556    18.005    TAIGA_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X17Y31         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y31         FDCE (Prop_fdce_C_Q)         0.146    18.151 f  TAIGA_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[1]/Q
                         net (fo=7, routed)           0.245    18.396    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X14Y32         LUT5 (Prop_lut5_I4_O)        0.045    18.441 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=9, routed)           0.194    18.635    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_2063
    SLICE_X15Y31         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.877    17.544    TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.573 f  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          0.822    18.395    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X15Y31         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.356    18.038    
    SLICE_X15Y31         FDCE (Hold_fdce_C_CE)       -0.032    18.006    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]
  -------------------------------------------------------------------
                         required time                        -18.006    
                         arrival time                          18.635    
  -------------------------------------------------------------------
                         slack                                  0.629    

Slack (MET) :             0.629ns  (arrival time - required time)
  Source:                 TAIGA_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.630ns  (logic 0.191ns (30.322%)  route 0.439ns (69.678%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.728ns = ( 18.395 - 16.667 ) 
    Source Clock Delay      (SCD):    1.339ns = ( 18.005 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.757    17.424    TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.450 f  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          0.556    18.005    TAIGA_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X17Y31         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y31         FDCE (Prop_fdce_C_Q)         0.146    18.151 f  TAIGA_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[1]/Q
                         net (fo=7, routed)           0.245    18.396    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X14Y32         LUT5 (Prop_lut5_I4_O)        0.045    18.441 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=9, routed)           0.194    18.635    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_2063
    SLICE_X15Y31         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.877    17.544    TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.573 f  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          0.822    18.395    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X15Y31         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.356    18.038    
    SLICE_X15Y31         FDCE (Hold_fdce_C_CE)       -0.032    18.006    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]
  -------------------------------------------------------------------
                         required time                        -18.006    
                         arrival time                          18.635    
  -------------------------------------------------------------------
                         slack                                  0.629    

Slack (MET) :             0.629ns  (arrival time - required time)
  Source:                 TAIGA_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/CE
                            (falling edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.630ns  (logic 0.191ns (30.322%)  route 0.439ns (69.678%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.728ns = ( 18.395 - 16.667 ) 
    Source Clock Delay      (SCD):    1.339ns = ( 18.005 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.757    17.424    TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.450 f  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          0.556    18.005    TAIGA_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X17Y31         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y31         FDCE (Prop_fdce_C_Q)         0.146    18.151 f  TAIGA_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[1]/Q
                         net (fo=7, routed)           0.245    18.396    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X14Y32         LUT5 (Prop_lut5_I4_O)        0.045    18.441 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=9, routed)           0.194    18.635    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_2063
    SLICE_X15Y31         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.877    17.544    TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.573 f  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          0.822    18.395    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X15Y31         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.356    18.038    
    SLICE_X15Y31         FDCE (Hold_fdce_C_CE)       -0.032    18.006    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]
  -------------------------------------------------------------------
                         required time                        -18.006    
                         arrival time                          18.635    
  -------------------------------------------------------------------
                         slack                                  0.629    

Slack (MET) :             0.629ns  (arrival time - required time)
  Source:                 TAIGA_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]/CE
                            (falling edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.630ns  (logic 0.191ns (30.322%)  route 0.439ns (69.678%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.728ns = ( 18.395 - 16.667 ) 
    Source Clock Delay      (SCD):    1.339ns = ( 18.005 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.757    17.424    TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.450 f  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          0.556    18.005    TAIGA_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X17Y31         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y31         FDCE (Prop_fdce_C_Q)         0.146    18.151 f  TAIGA_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[1]/Q
                         net (fo=7, routed)           0.245    18.396    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X14Y32         LUT5 (Prop_lut5_I4_O)        0.045    18.441 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=9, routed)           0.194    18.635    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_2063
    SLICE_X15Y31         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.877    17.544    TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.573 f  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          0.822    18.395    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X15Y31         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.356    18.038    
    SLICE_X15Y31         FDCE (Hold_fdce_C_CE)       -0.032    18.006    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]
  -------------------------------------------------------------------
                         required time                        -18.006    
                         arrival time                          18.635    
  -------------------------------------------------------------------
                         slack                                  0.629    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         33.333      31.178     BUFGCTRL_X0Y2  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X11Y70   TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X11Y70   TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X9Y78    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X19Y72   TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X17Y63   TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X16Y77   TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X12Y77   TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X17Y68   TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[8]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X9Y73    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_TClk_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X17Y63   TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X11Y70   TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X11Y70   TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X9Y78    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X12Y77   TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X17Y68   TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[8]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X17Y68   TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[8]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X9Y73    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_TClk_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X10Y73   TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X10Y78   TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_TClk_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X16Y30   TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X16Y30   TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X14Y32   TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X14Y32   TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X14Y32   TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X14Y32   TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X13Y33   TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X13Y33   TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X13Y33   TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X13Y33   TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.205ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.211ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.205ns  (required time - arrival time)
  Source:                 TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.461ns period=6.923ns})
  Destination:            TAIGA_i/IO_intermediary_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@3.461ns period=6.923ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.923ns  (clk_fpga_0 rise@6.923ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.931ns  (logic 2.201ns (37.113%)  route 3.730ns (62.887%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 9.658 - 6.923 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.208ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8900, routed)        1.655     2.963    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X20Y65         FDRE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y65         FDRE (Prop_fdre_C_Q)         0.478     3.441 f  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[30]/Q
                         net (fo=1, routed)           0.721     4.162    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[30]
    SLICE_X21Y65         LUT2 (Prop_lut2_I0_O)        0.301     4.463 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Using_FPGA.Native_i_1__4/O
                         net (fo=1, routed)           0.000     4.463    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_2
    SLICE_X21Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.013 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.013    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/ex_op1_cmp_eq_n_reg
    SLICE_X21Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.127 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.127    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/CI
    SLICE_X21Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.241 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.241    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/ex_jump_q_reg
    SLICE_X21Y68         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.512 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=47, routed)          1.106     6.618    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/EX_Jump
    SLICE_X24Y72         LUT3 (Prop_lut3_I1_O)        0.373     6.991 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/Instr_Addr[18]_INST_0/O
                         net (fo=33, routed)          1.903     8.894    TAIGA_i/IO_intermediary_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/addrb[11]
    RAMB36_X2Y9          RAMB36E1                                     r  TAIGA_i/IO_intermediary_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.923     6.923 r  
    PS7_X0Y0             PS7                          0.000     6.923 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     8.024    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.115 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8900, routed)        1.543     9.658    TAIGA_i/IO_intermediary_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y9          RAMB36E1                                     r  TAIGA_i/IO_intermediary_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.116     9.774    
                         clock uncertainty           -0.110     9.664    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566     9.098    TAIGA_i/IO_intermediary_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          9.098    
                         arrival time                          -8.894    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.223ns  (required time - arrival time)
  Source:                 TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.461ns period=6.923ns})
  Destination:            TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@3.461ns period=6.923ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.923ns  (clk_fpga_0 rise@6.923ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.790ns  (logic 2.498ns (43.140%)  route 3.292ns (56.860%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 9.622 - 6.923 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.208ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8900, routed)        1.674     2.982    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X17Y4          FDRE                                         r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y4          FDRE (Prop_fdre_C_Q)         0.419     3.401 f  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[19]/Q
                         net (fo=1, routed)           0.828     4.229    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[19]
    SLICE_X15Y5          LUT6 (Prop_lut6_I5_O)        0.299     4.528 r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Using_FPGA.Native_i_1__0__0/O
                         net (fo=1, routed)           0.000     4.528    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_5
    SLICE_X15Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.929 r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.929    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/ex_op1_cmp_eq_n_reg
    SLICE_X15Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.043 r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.043    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/CI
    SLICE_X15Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.200 f  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=1, routed)           0.732     5.932    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/EX_Jump_Wanted
    SLICE_X18Y5          LUT4 (Prop_lut4_I0_O)        0.329     6.261 r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Using_FPGA.Native_i_1__177/O
                         net (fo=1, routed)           0.000     6.261    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_14
    SLICE_X18Y5          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     6.718 r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/CARRY4/CO[1]
                         net (fo=415, routed)         1.048     7.766    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/E[0]
    SLICE_X10Y5          LUT3 (Prop_lut3_I0_O)        0.322     8.088 r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/mem_R[8]_i_1/O
                         net (fo=1, routed)           0.684     8.772    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/ex_start_fpu_i_reg_2
    SLICE_X8Y6           FDSE                                         r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.923     6.923 r  
    PS7_X0Y0             PS7                          0.000     6.923 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     8.024    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.115 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8900, routed)        1.507     9.622    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/Clk
    SLICE_X8Y6           FDSE                                         r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R_reg[8]/C
                         clock pessimism              0.231     9.853    
                         clock uncertainty           -0.110     9.743    
    SLICE_X8Y6           FDSE (Setup_fdse_C_S)       -0.748     8.995    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R_reg[8]
  -------------------------------------------------------------------
                         required time                          8.995    
                         arrival time                          -8.772    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.234ns  (required time - arrival time)
  Source:                 TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.461ns period=6.923ns})
  Destination:            TAIGA_i/IO_intermediary_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@3.461ns period=6.923ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.923ns  (clk_fpga_0 rise@6.923ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.907ns  (logic 2.201ns (37.263%)  route 3.706ns (62.737%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 9.664 - 6.923 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.208ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8900, routed)        1.655     2.963    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X20Y65         FDRE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y65         FDRE (Prop_fdre_C_Q)         0.478     3.441 f  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[30]/Q
                         net (fo=1, routed)           0.721     4.162    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[30]
    SLICE_X21Y65         LUT2 (Prop_lut2_I0_O)        0.301     4.463 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Using_FPGA.Native_i_1__4/O
                         net (fo=1, routed)           0.000     4.463    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_2
    SLICE_X21Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.013 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.013    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/ex_op1_cmp_eq_n_reg
    SLICE_X21Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.127 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.127    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/CI
    SLICE_X21Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.241 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.241    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/ex_jump_q_reg
    SLICE_X21Y68         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.512 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=47, routed)          0.997     6.510    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/EX_Jump
    SLICE_X26Y69         LUT3 (Prop_lut3_I1_O)        0.373     6.883 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/Instr_Addr[20]_INST_0/O
                         net (fo=33, routed)          1.987     8.870    TAIGA_i/IO_intermediary_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X0Y9          RAMB36E1                                     r  TAIGA_i/IO_intermediary_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.923     6.923 r  
    PS7_X0Y0             PS7                          0.000     6.923 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     8.024    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.115 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8900, routed)        1.549     9.664    TAIGA_i/IO_intermediary_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y9          RAMB36E1                                     r  TAIGA_i/IO_intermediary_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.116     9.780    
                         clock uncertainty           -0.110     9.670    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566     9.104    TAIGA_i/IO_intermediary_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          9.104    
                         arrival time                          -8.870    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.247ns  (required time - arrival time)
  Source:                 TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.461ns period=6.923ns})
  Destination:            TAIGA_i/IO_intermediary_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@3.461ns period=6.923ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.923ns  (clk_fpga_0 rise@6.923ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.935ns  (logic 2.513ns (42.343%)  route 3.422ns (57.657%))
  Logic Levels:           10  (CARRY4=8 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 9.653 - 6.923 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.208ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8900, routed)        1.652     2.960    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X28Y68         FDRE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDRE (Prop_fdre_C_Q)         0.518     3.478 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[1]/Q
                         net (fo=64, routed)          1.041     4.519    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I3
    SLICE_X27Y64         LUT6 (Prop_lut6_I3_O)        0.124     4.643 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     4.643    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/lopt_19
    SLICE_X27Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.193 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.193    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/lopt_23
    SLICE_X27Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.307 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.307    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/lopt_40
    SLICE_X27Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.421 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/CARRY4_1/CO[3]
                         net (fo=1, routed)           0.000     5.421    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/lopt_57
    SLICE_X27Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.535 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/CARRY4_2/CO[3]
                         net (fo=1, routed)           0.000     5.535    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/lopt_74
    SLICE_X27Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.649 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/CARRY4_3/CO[3]
                         net (fo=1, routed)           0.000     5.649    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/lopt_91
    SLICE_X27Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.763 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/CARRY4_4/CO[3]
                         net (fo=1, routed)           0.000     5.763    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/lopt_108
    SLICE_X27Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.877 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/CARRY4_5/CO[3]
                         net (fo=1, routed)           0.000     5.877    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/lopt_125
    SLICE_X27Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.211 f  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/CARRY4_6/O[1]
                         net (fo=8, routed)           0.568     6.779    TAIGA_i/IO_intermediary_local_memory/dlmb_bram_if_cntlr/U0/LMB_ABus[0]
    SLICE_X26Y71         LUT3 (Prop_lut3_I1_O)        0.303     7.082 r  TAIGA_i/IO_intermediary_local_memory/dlmb_bram_if_cntlr/U0/BRAM_WEN_A[0]_INST_0/O
                         net (fo=8, routed)           1.813     8.895    TAIGA_i/IO_intermediary_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y18         RAMB36E1                                     r  TAIGA_i/IO_intermediary_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.923     6.923 r  
    PS7_X0Y0             PS7                          0.000     6.923 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     8.024    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.115 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8900, routed)        1.538     9.653    TAIGA_i/IO_intermediary_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  TAIGA_i/IO_intermediary_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.130     9.783    
                         clock uncertainty           -0.110     9.673    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532     9.141    TAIGA_i/IO_intermediary_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          9.141    
                         arrival time                          -8.895    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.250ns  (required time - arrival time)
  Source:                 TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.461ns period=6.923ns})
  Destination:            TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/of_Take_Interrupt_hold_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.461ns period=6.923ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.923ns  (clk_fpga_0 rise@6.923ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.251ns  (logic 3.004ns (48.053%)  route 3.247ns (51.947%))
  Logic Levels:           9  (CARRY4=6 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 9.617 - 6.923 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.208ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8900, routed)        1.674     2.982    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X17Y4          FDRE                                         r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y4          FDRE (Prop_fdre_C_Q)         0.419     3.401 f  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[19]/Q
                         net (fo=1, routed)           0.828     4.229    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[19]
    SLICE_X15Y5          LUT6 (Prop_lut6_I5_O)        0.299     4.528 r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Using_FPGA.Native_i_1__0__0/O
                         net (fo=1, routed)           0.000     4.528    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_5
    SLICE_X15Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.929 r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.929    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/ex_op1_cmp_eq_n_reg
    SLICE_X15Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.043 r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.043    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/CI
    SLICE_X15Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.200 f  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=1, routed)           0.732     5.932    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/EX_Jump_Wanted
    SLICE_X18Y5          LUT4 (Prop_lut4_I0_O)        0.329     6.261 r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Using_FPGA.Native_i_1__177/O
                         net (fo=1, routed)           0.000     6.261    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_14
    SLICE_X18Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.793 r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.793    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_20
    SLICE_X18Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.907 r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/CARRY4_1/CO[3]
                         net (fo=1, routed)           0.000     6.907    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0
    SLICE_X18Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.178 f  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/CARRY4_2/CO[0]
                         net (fo=350, routed)         1.213     8.391    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[9].Gen_Instr_DFF/Using_FPGA.Native_7
    SLICE_X13Y14         LUT4 (Prop_lut4_I2_O)        0.368     8.759 r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[9].Gen_Instr_DFF/of_Take_Interrupt_hold_i_1/O
                         net (fo=1, routed)           0.475     9.233    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1_n_2212
    SLICE_X13Y14         FDRE                                         r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/of_Take_Interrupt_hold_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.923     6.923 r  
    PS7_X0Y0             PS7                          0.000     6.923 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     8.024    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.115 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8900, routed)        1.502     9.617    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X13Y14         FDRE                                         r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/of_Take_Interrupt_hold_reg/C
                         clock pessimism              0.231     9.848    
                         clock uncertainty           -0.110     9.738    
    SLICE_X13Y14         FDRE (Setup_fdre_C_D)       -0.255     9.483    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/of_Take_Interrupt_hold_reg
  -------------------------------------------------------------------
                         required time                          9.483    
                         arrival time                          -9.233    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.263ns  (required time - arrival time)
  Source:                 TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.461ns period=6.923ns})
  Destination:            TAIGA_i/IO_intermediary_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@3.461ns period=6.923ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.923ns  (clk_fpga_0 rise@6.923ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.916ns  (logic 2.513ns (42.475%)  route 3.403ns (57.525%))
  Logic Levels:           10  (CARRY4=8 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 9.665 - 6.923 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.208ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8900, routed)        1.652     2.960    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X28Y68         FDRE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDRE (Prop_fdre_C_Q)         0.518     3.478 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[1]/Q
                         net (fo=64, routed)          1.041     4.519    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I3
    SLICE_X27Y64         LUT6 (Prop_lut6_I3_O)        0.124     4.643 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     4.643    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/lopt_19
    SLICE_X27Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.193 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.193    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/lopt_23
    SLICE_X27Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.307 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.307    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/lopt_40
    SLICE_X27Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.421 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/CARRY4_1/CO[3]
                         net (fo=1, routed)           0.000     5.421    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/lopt_57
    SLICE_X27Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.535 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/CARRY4_2/CO[3]
                         net (fo=1, routed)           0.000     5.535    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/lopt_74
    SLICE_X27Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.649 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/CARRY4_3/CO[3]
                         net (fo=1, routed)           0.000     5.649    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/lopt_91
    SLICE_X27Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.763 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/CARRY4_4/CO[3]
                         net (fo=1, routed)           0.000     5.763    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/lopt_108
    SLICE_X27Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.877 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/CARRY4_5/CO[3]
                         net (fo=1, routed)           0.000     5.877    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/lopt_125
    SLICE_X27Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.211 f  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/CARRY4_6/O[1]
                         net (fo=8, routed)           0.478     6.689    TAIGA_i/IO_intermediary_local_memory/dlmb_bram_if_cntlr/U0/LMB_ABus[0]
    SLICE_X27Y72         LUT3 (Prop_lut3_I0_O)        0.303     6.992 r  TAIGA_i/IO_intermediary_local_memory/dlmb_bram_if_cntlr/U0/BRAM_WEN_A[1]_INST_0/O
                         net (fo=8, routed)           1.885     8.876    TAIGA_i/IO_intermediary_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y9          RAMB36E1                                     r  TAIGA_i/IO_intermediary_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.923     6.923 r  
    PS7_X0Y0             PS7                          0.000     6.923 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     8.024    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.115 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8900, routed)        1.550     9.665    TAIGA_i/IO_intermediary_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  TAIGA_i/IO_intermediary_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.116     9.781    
                         clock uncertainty           -0.110     9.671    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532     9.139    TAIGA_i/IO_intermediary_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          9.139    
                         arrival time                          -8.876    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (required time - arrival time)
  Source:                 TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.461ns period=6.923ns})
  Destination:            TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_add_op_2_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.461ns period=6.923ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.923ns  (clk_fpga_0 rise@6.923ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.059ns  (logic 2.498ns (41.225%)  route 3.561ns (58.775%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 9.614 - 6.923 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.208ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8900, routed)        1.674     2.982    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X17Y4          FDRE                                         r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y4          FDRE (Prop_fdre_C_Q)         0.419     3.401 f  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[19]/Q
                         net (fo=1, routed)           0.828     4.229    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[19]
    SLICE_X15Y5          LUT6 (Prop_lut6_I5_O)        0.299     4.528 r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Using_FPGA.Native_i_1__0__0/O
                         net (fo=1, routed)           0.000     4.528    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_5
    SLICE_X15Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.929 r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.929    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/ex_op1_cmp_eq_n_reg
    SLICE_X15Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.043 r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.043    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/CI
    SLICE_X15Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.200 f  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=1, routed)           0.732     5.932    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/EX_Jump_Wanted
    SLICE_X18Y5          LUT4 (Prop_lut4_I0_O)        0.329     6.261 r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Using_FPGA.Native_i_1__177/O
                         net (fo=1, routed)           0.000     6.261    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_14
    SLICE_X18Y5          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     6.718 r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/CARRY4/CO[1]
                         net (fo=415, routed)         1.350     8.067    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/E[0]
    SLICE_X12Y17         LUT3 (Prop_lut3_I2_O)        0.322     8.389 r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Use_FPU.mem_cmp_cond_2[25]_i_1/O
                         net (fo=12, routed)          0.652     9.041    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/p_86_in
    SLICE_X9Y17          FDRE                                         r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_add_op_2_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.923     6.923 r  
    PS7_X0Y0             PS7                          0.000     6.923 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     8.024    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.115 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8900, routed)        1.499     9.614    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Clk
    SLICE_X9Y17          FDRE                                         r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_add_op_2_reg/C
                         clock pessimism              0.231     9.845    
                         clock uncertainty           -0.110     9.735    
    SLICE_X9Y17          FDRE (Setup_fdre_C_CE)      -0.429     9.306    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_add_op_2_reg
  -------------------------------------------------------------------
                         required time                          9.306    
                         arrival time                          -9.041    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (required time - arrival time)
  Source:                 TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.461ns period=6.923ns})
  Destination:            TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_addsub_sel_2_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.461ns period=6.923ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.923ns  (clk_fpga_0 rise@6.923ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.059ns  (logic 2.498ns (41.225%)  route 3.561ns (58.775%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 9.614 - 6.923 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.208ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8900, routed)        1.674     2.982    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X17Y4          FDRE                                         r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y4          FDRE (Prop_fdre_C_Q)         0.419     3.401 f  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[19]/Q
                         net (fo=1, routed)           0.828     4.229    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[19]
    SLICE_X15Y5          LUT6 (Prop_lut6_I5_O)        0.299     4.528 r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Using_FPGA.Native_i_1__0__0/O
                         net (fo=1, routed)           0.000     4.528    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_5
    SLICE_X15Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.929 r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.929    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/ex_op1_cmp_eq_n_reg
    SLICE_X15Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.043 r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.043    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/CI
    SLICE_X15Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.200 f  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=1, routed)           0.732     5.932    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/EX_Jump_Wanted
    SLICE_X18Y5          LUT4 (Prop_lut4_I0_O)        0.329     6.261 r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Using_FPGA.Native_i_1__177/O
                         net (fo=1, routed)           0.000     6.261    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_14
    SLICE_X18Y5          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     6.718 r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/CARRY4/CO[1]
                         net (fo=415, routed)         1.350     8.067    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/E[0]
    SLICE_X12Y17         LUT3 (Prop_lut3_I2_O)        0.322     8.389 r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Use_FPU.mem_cmp_cond_2[25]_i_1/O
                         net (fo=12, routed)          0.652     9.041    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/p_86_in
    SLICE_X9Y17          FDRE                                         r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_addsub_sel_2_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.923     6.923 r  
    PS7_X0Y0             PS7                          0.000     6.923 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     8.024    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.115 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8900, routed)        1.499     9.614    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Clk
    SLICE_X9Y17          FDRE                                         r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_addsub_sel_2_reg/C
                         clock pessimism              0.231     9.845    
                         clock uncertainty           -0.110     9.735    
    SLICE_X9Y17          FDRE (Setup_fdre_C_CE)      -0.429     9.306    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_addsub_sel_2_reg
  -------------------------------------------------------------------
                         required time                          9.306    
                         arrival time                          -9.041    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (required time - arrival time)
  Source:                 TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.461ns period=6.923ns})
  Destination:            TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_div_op_2_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.461ns period=6.923ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.923ns  (clk_fpga_0 rise@6.923ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.059ns  (logic 2.498ns (41.225%)  route 3.561ns (58.775%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 9.614 - 6.923 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.208ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8900, routed)        1.674     2.982    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X17Y4          FDRE                                         r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y4          FDRE (Prop_fdre_C_Q)         0.419     3.401 f  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[19]/Q
                         net (fo=1, routed)           0.828     4.229    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[19]
    SLICE_X15Y5          LUT6 (Prop_lut6_I5_O)        0.299     4.528 r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Using_FPGA.Native_i_1__0__0/O
                         net (fo=1, routed)           0.000     4.528    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_5
    SLICE_X15Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.929 r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.929    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/ex_op1_cmp_eq_n_reg
    SLICE_X15Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.043 r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.043    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/CI
    SLICE_X15Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.200 f  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=1, routed)           0.732     5.932    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/EX_Jump_Wanted
    SLICE_X18Y5          LUT4 (Prop_lut4_I0_O)        0.329     6.261 r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Using_FPGA.Native_i_1__177/O
                         net (fo=1, routed)           0.000     6.261    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_14
    SLICE_X18Y5          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     6.718 r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/CARRY4/CO[1]
                         net (fo=415, routed)         1.350     8.067    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/E[0]
    SLICE_X12Y17         LUT3 (Prop_lut3_I2_O)        0.322     8.389 r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Use_FPU.mem_cmp_cond_2[25]_i_1/O
                         net (fo=12, routed)          0.652     9.041    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/p_86_in
    SLICE_X9Y17          FDRE                                         r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_div_op_2_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.923     6.923 r  
    PS7_X0Y0             PS7                          0.000     6.923 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     8.024    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.115 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8900, routed)        1.499     9.614    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Clk
    SLICE_X9Y17          FDRE                                         r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_div_op_2_reg/C
                         clock pessimism              0.231     9.845    
                         clock uncertainty           -0.110     9.735    
    SLICE_X9Y17          FDRE (Setup_fdre_C_CE)      -0.429     9.306    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_div_op_2_reg
  -------------------------------------------------------------------
                         required time                          9.306    
                         arrival time                          -9.041    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (required time - arrival time)
  Source:                 TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.461ns period=6.923ns})
  Destination:            TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_flt_op_2_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.461ns period=6.923ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.923ns  (clk_fpga_0 rise@6.923ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.059ns  (logic 2.498ns (41.225%)  route 3.561ns (58.775%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 9.614 - 6.923 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.208ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8900, routed)        1.674     2.982    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X17Y4          FDRE                                         r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y4          FDRE (Prop_fdre_C_Q)         0.419     3.401 f  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[19]/Q
                         net (fo=1, routed)           0.828     4.229    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[19]
    SLICE_X15Y5          LUT6 (Prop_lut6_I5_O)        0.299     4.528 r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Using_FPGA.Native_i_1__0__0/O
                         net (fo=1, routed)           0.000     4.528    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_5
    SLICE_X15Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.929 r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.929    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/ex_op1_cmp_eq_n_reg
    SLICE_X15Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.043 r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.043    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/CI
    SLICE_X15Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.200 f  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=1, routed)           0.732     5.932    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/EX_Jump_Wanted
    SLICE_X18Y5          LUT4 (Prop_lut4_I0_O)        0.329     6.261 r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Using_FPGA.Native_i_1__177/O
                         net (fo=1, routed)           0.000     6.261    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_14
    SLICE_X18Y5          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     6.718 r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/CARRY4/CO[1]
                         net (fo=415, routed)         1.350     8.067    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/E[0]
    SLICE_X12Y17         LUT3 (Prop_lut3_I2_O)        0.322     8.389 r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Use_FPU.mem_cmp_cond_2[25]_i_1/O
                         net (fo=12, routed)          0.652     9.041    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/p_86_in
    SLICE_X9Y17          FDRE                                         r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_flt_op_2_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.923     6.923 r  
    PS7_X0Y0             PS7                          0.000     6.923 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     8.024    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.115 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8900, routed)        1.499     9.614    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Clk
    SLICE_X9Y17          FDRE                                         r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_flt_op_2_reg/C
                         clock pessimism              0.231     9.845    
                         clock uncertainty           -0.110     9.735    
    SLICE_X9Y17          FDRE (Setup_fdre_C_CE)      -0.429     9.306    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_flt_op_2_reg
  -------------------------------------------------------------------
                         required time                          9.306    
                         arrival time                          -9.041    
  -------------------------------------------------------------------
                         slack                                  0.265    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Sign_4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.461ns period=6.923ns})
  Destination:            TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Sign_5_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.461ns period=6.923ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.148ns (47.977%)  route 0.160ns (52.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8900, routed)        0.558     0.899    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Clk
    SLICE_X20Y55         FDRE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Sign_4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y55         FDRE (Prop_fdre_C_Q)         0.148     1.047 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Sign_4_reg/Q
                         net (fo=1, routed)           0.160     1.207    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/mem_Res_Sign_4
    SLICE_X23Y56         FDRE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Sign_5_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8900, routed)        0.827     1.197    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Clk
    SLICE_X23Y56         FDRE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Sign_5_reg/C
                         clock pessimism             -0.034     1.163    
    SLICE_X23Y56         FDRE (Hold_fdre_C_D)         0.017     1.180    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Sign_5_reg
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.207    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.461ns period=6.923ns})
  Destination:            TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.461ns period=6.923ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.867%)  route 0.178ns (58.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8900, routed)        0.549     0.890    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X23Y70         FDRE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y70         FDRE (Prop_fdre_C_Q)         0.128     1.018 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[7]/Q
                         net (fo=1, routed)           0.178     1.195    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/EX_PC[7]
    SLICE_X20Y69         FDRE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8900, routed)        0.819     1.189    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X20Y69         FDRE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[7]/C
                         clock pessimism             -0.034     1.155    
    SLICE_X20Y69         FDRE (Hold_fdre_C_D)         0.010     1.165    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.165    
                         arrival time                           1.195    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.461ns period=6.923ns})
  Destination:            TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.461ns period=6.923ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.207%)  route 0.210ns (59.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8900, routed)        0.548     0.889    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X22Y71         FDRE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y71         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[4]/Q
                         net (fo=1, routed)           0.210     1.239    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/EX_PC[4]
    SLICE_X20Y69         FDRE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8900, routed)        0.819     1.189    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X20Y69         FDRE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[4]/C
                         clock pessimism             -0.034     1.155    
    SLICE_X20Y69         FDRE (Hold_fdre_C_D)         0.053     1.208    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 TAIGA_i/fifo_IOI_to_backup/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.461ns period=6.923ns})
  Destination:            TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[16]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@3.461ns period=6.923ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.072%)  route 0.106ns (42.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8900, routed)        0.553     0.893    TAIGA_i/fifo_IOI_to_backup/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X35Y21         FDRE                                         r  TAIGA_i/fifo_IOI_to_backup/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y21         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  TAIGA_i/fifo_IOI_to_backup/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[27]/Q
                         net (fo=1, routed)           0.106     1.141    TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/axi_str_rxd_tdata[22]
    RAMB36_X2Y4          RAMB36E1                                     r  TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8900, routed)        0.862     1.232    TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axi_aclk
    RAMB36_X2Y4          RAMB36E1                                     r  TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.283     0.950    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[16])
                                                      0.155     1.105    TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.141    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.wb_fsr_i_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.461ns period=6.923ns})
  Destination:            TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.WB_FSR_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.461ns period=6.923ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.881%)  route 0.210ns (56.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8900, routed)        0.556     0.897    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Clk
    SLICE_X20Y60         FDRE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.wb_fsr_i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y60         FDRE (Prop_fdre_C_Q)         0.164     1.061 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.wb_fsr_i_reg[30]/Q
                         net (fo=2, routed)           0.210     1.270    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/wb_fsr_i[30]
    SLICE_X25Y59         FDRE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.WB_FSR_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8900, routed)        0.826     1.196    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Clk
    SLICE_X25Y59         FDRE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.WB_FSR_reg[30]/C
                         clock pessimism             -0.034     1.162    
    SLICE_X25Y59         FDRE (Hold_fdre_C_D)         0.070     1.232    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.WB_FSR_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.461ns period=6.923ns})
  Destination:            TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@3.461ns period=6.923ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.669%)  route 0.108ns (43.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.237ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8900, routed)        0.562     0.902    TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/s_axi_aclk
    SLICE_X7Y34          FDRE                                         r  TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDRE (Prop_fdre_C_Q)         0.141     1.043 r  TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[0]/Q
                         net (fo=1, routed)           0.108     1.151    TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gfifo_gen.gmm2s.wr_data_int_reg[31][0]
    RAMB36_X0Y6          RAMB36E1                                     r  TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8900, routed)        0.867     1.237    TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axi_aclk
    RAMB36_X0Y6          RAMB36E1                                     r  TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.281     0.956    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[11])
                                                      0.155     1.111    TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.111    
                         arrival time                           1.151    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 TAIGA_i/axi_periph_production_controller/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.461ns period=6.923ns})
  Destination:            TAIGA_i/axi_periph_production_controller/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.461ns period=6.923ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.211ns (47.788%)  route 0.231ns (52.212%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8900, routed)        0.584     0.924    TAIGA_i/axi_periph_production_controller/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X0Y49          FDRE                                         r  TAIGA_i/axi_periph_production_controller/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.164     1.089 r  TAIGA_i/axi_periph_production_controller/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[28]/Q
                         net (fo=1, routed)           0.231     1.319    TAIGA_i/axi_periph_production_controller/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg_n_2063_[28]
    SLICE_X0Y50          LUT3 (Prop_lut3_I2_O)        0.047     1.366 r  TAIGA_i/axi_periph_production_controller/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i[28]_i_1/O
                         net (fo=1, routed)           0.000     1.366    TAIGA_i/axi_periph_production_controller/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer[28]
    SLICE_X0Y50          FDRE                                         r  TAIGA_i/axi_periph_production_controller/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8900, routed)        0.851     1.221    TAIGA_i/axi_periph_production_controller/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X0Y50          FDRE                                         r  TAIGA_i/axi_periph_production_controller/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[28]/C
                         clock pessimism             -0.029     1.192    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.131     1.323    TAIGA_i/axi_periph_production_controller/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.323    
                         arrival time                           1.366    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/exponent_res_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.461ns period=6.923ns})
  Destination:            TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/MEM_Sqrt_Exp_4_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.461ns period=6.923ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.164ns (42.677%)  route 0.220ns (57.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8900, routed)        0.557     0.898    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/Clk
    SLICE_X20Y57         FDRE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/exponent_res_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y57         FDRE (Prop_fdre_C_Q)         0.164     1.062 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/exponent_res_reg[4]/Q
                         net (fo=1, routed)           0.220     1.282    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/exponent_res[4]
    SLICE_X22Y55         FDRE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/MEM_Sqrt_Exp_4_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8900, routed)        0.827     1.197    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/Clk
    SLICE_X22Y55         FDRE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/MEM_Sqrt_Exp_4_reg[5]/C
                         clock pessimism             -0.034     1.163    
    SLICE_X22Y55         FDRE (Hold_fdre_C_D)         0.075     1.238    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/MEM_Sqrt_Exp_4_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.238    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 TAIGA_i/axi_intc_IO_intermediary/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.461ns period=6.923ns})
  Destination:            TAIGA_i/axi_intc_IO_intermediary/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_31_31/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@3.461ns period=6.923ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.059%)  route 0.229ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8900, routed)        0.586     0.927    TAIGA_i/axi_intc_IO_intermediary/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X39Y61         FDRE                                         r  TAIGA_i/axi_intc_IO_intermediary/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDRE (Prop_fdre_C_Q)         0.141     1.068 r  TAIGA_i/axi_intc_IO_intermediary/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/Q
                         net (fo=166, routed)         0.229     1.297    TAIGA_i/axi_intc_IO_intermediary/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_31_31/A0
    SLICE_X38Y61         RAMD32                                       r  TAIGA_i/axi_intc_IO_intermediary/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_31_31/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8900, routed)        0.856     1.226    TAIGA_i/axi_intc_IO_intermediary/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_31_31/WCLK
    SLICE_X38Y61         RAMD32                                       r  TAIGA_i/axi_intc_IO_intermediary/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_31_31/DP/CLK
                         clock pessimism             -0.286     0.940    
    SLICE_X38Y61         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.250    TAIGA_i/axi_intc_IO_intermediary/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_31_31/DP
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 TAIGA_i/axi_intc_IO_intermediary/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.461ns period=6.923ns})
  Destination:            TAIGA_i/axi_intc_IO_intermediary/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_31_31/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@3.461ns period=6.923ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.059%)  route 0.229ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8900, routed)        0.586     0.927    TAIGA_i/axi_intc_IO_intermediary/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X39Y61         FDRE                                         r  TAIGA_i/axi_intc_IO_intermediary/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDRE (Prop_fdre_C_Q)         0.141     1.068 r  TAIGA_i/axi_intc_IO_intermediary/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/Q
                         net (fo=166, routed)         0.229     1.297    TAIGA_i/axi_intc_IO_intermediary/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_31_31/A0
    SLICE_X38Y61         RAMD32                                       r  TAIGA_i/axi_intc_IO_intermediary/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_31_31/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8900, routed)        0.856     1.226    TAIGA_i/axi_intc_IO_intermediary/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_31_31/WCLK
    SLICE_X38Y61         RAMD32                                       r  TAIGA_i/axi_intc_IO_intermediary/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_31_31/SP/CLK
                         clock pessimism             -0.286     0.940    
    SLICE_X38Y61         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.250    TAIGA_i/axi_intc_IO_intermediary/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_31_31/SP
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.047    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 3.461 }
Period(ns):         6.923
Sources:            { TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.923       3.979      RAMB36_X0Y5   TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         6.923       3.979      RAMB36_X0Y5   TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.923       3.979      RAMB36_X2Y7   TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         6.923       3.979      RAMB36_X2Y7   TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.923       3.979      RAMB36_X2Y4   TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         6.923       3.979      RAMB36_X2Y4   TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.923       3.979      RAMB36_X1Y2   TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         6.923       3.979      RAMB36_X1Y2   TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.923       3.979      RAMB36_X1Y6   TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         6.923       3.979      RAMB36_X1Y6   TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         3.461       2.211      SLICE_X30Y36  TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_12_14/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         3.461       2.211      SLICE_X30Y36  TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_12_14/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         3.461       2.211      SLICE_X30Y36  TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_12_14/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         3.461       2.211      SLICE_X30Y36  TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_12_14/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         3.461       2.211      SLICE_X28Y37  TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_15_17/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         3.461       2.211      SLICE_X28Y37  TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_15_17/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         3.461       2.211      SLICE_X28Y37  TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_15_17/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         3.461       2.211      SLICE_X28Y37  TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_15_17/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         3.461       2.211      SLICE_X28Y36  TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_12_14/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         3.461       2.211      SLICE_X28Y36  TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_12_14/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.461       2.211      SLICE_X30Y70  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.461       2.211      SLICE_X30Y70  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.461       2.211      SLICE_X30Y70  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.461       2.211      SLICE_X30Y70  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.461       2.211      SLICE_X30Y70  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.461       2.211      SLICE_X30Y70  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         3.461       2.211      SLICE_X30Y70  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         3.461       2.211      SLICE_X30Y70  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.461       2.211      SLICE_X24Y65  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.461       2.211      SLICE_X24Y65  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  To Clock:  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       30.723ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.672ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.723ns  (required time - arrival time)
  Source:                 TAIGA_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CLR
                            (recovery check against rising-edge clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@50.000ns - TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.235ns  (logic 0.583ns (26.081%)  route 1.652ns (73.919%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.224ns = ( 53.223 - 50.000 ) 
    Source Clock Delay      (SCD):    3.688ns = ( 20.355 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.440ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.924    18.591    TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    18.692 f  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          1.663    20.355    TAIGA_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X17Y31         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y31         FDCE (Prop_fdce_C_Q)         0.459    20.814 f  TAIGA_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.844    21.658    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[3]
    SLICE_X16Y30         LUT5 (Prop_lut5_I1_O)        0.124    21.782 f  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[0].LUT_Delay_i_1/O
                         net (fo=1, routed)           0.808    22.590    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[0].LUT_Delay_i_1_n_2063
    SLICE_X16Y30         FDCE                                         f  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     50.000    50.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000    50.000 f  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.643    51.643    TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    51.734 f  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          1.489    53.223    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X16Y30         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
                         clock pessimism              0.440    53.663    
                         clock uncertainty           -0.035    53.627    
    SLICE_X16Y30         FDCE (Recov_fdce_C_CLR)     -0.314    53.313    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I
  -------------------------------------------------------------------
                         required time                         53.313    
                         arrival time                         -22.590    
  -------------------------------------------------------------------
                         slack                                 30.723    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.672ns  (arrival time - required time)
  Source:                 TAIGA_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CLR
                            (removal check against rising-edge clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.622ns  (logic 0.191ns (30.699%)  route 0.431ns (69.301%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.727ns = ( 18.394 - 16.667 ) 
    Source Clock Delay      (SCD):    1.339ns = ( 18.005 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.757    17.424    TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.450 f  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          0.556    18.005    TAIGA_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X17Y31         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y31         FDCE (Prop_fdce_C_Q)         0.146    18.151 f  TAIGA_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.129    18.280    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X16Y30         LUT5 (Prop_lut5_I3_O)        0.045    18.325 f  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[0].LUT_Delay_i_1/O
                         net (fo=1, routed)           0.302    18.628    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[0].LUT_Delay_i_1_n_2063
    SLICE_X16Y30         FDCE                                         f  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.877    17.544    TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.573 f  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          0.821    18.394    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X16Y30         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
                         clock pessimism             -0.375    18.018    
    SLICE_X16Y30         FDCE (Remov_fdce_C_CLR)     -0.063    17.955    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I
  -------------------------------------------------------------------
                         required time                        -17.955    
                         arrival time                          18.628    
  -------------------------------------------------------------------
                         slack                                  0.672    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.691ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.218ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.691ns  (required time - arrival time)
  Source:                 TAIGA_i/rst_production_controller_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.461ns period=6.923ns})
  Destination:            TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.461ns period=6.923ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.923ns  (clk_fpga_0 rise@6.923ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.654ns  (logic 0.580ns (12.463%)  route 4.074ns (87.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 9.604 - 6.923 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.208ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8900, routed)        1.667     2.975    TAIGA_i/rst_production_controller_200M/U0/slowest_sync_clk
    SLICE_X18Y34         FDRE                                         r  TAIGA_i/rst_production_controller_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y34         FDRE (Prop_fdre_C_Q)         0.456     3.431 r  TAIGA_i/rst_production_controller_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=124, routed)         2.615     6.046    TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_axi_aresetn
    SLICE_X33Y20         LUT3 (Prop_lut3_I1_O)        0.124     6.170 f  TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gfifo_gen.gmm2s.vacancy_i[9]_i_1/O
                         net (fo=71, routed)          1.459     7.629    TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/AR[0]
    SLICE_X19Y19         FDCE                                         f  TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.923     6.923 r  
    PS7_X0Y0             PS7                          0.000     6.923 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     8.024    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.115 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8900, routed)        1.489     9.604    TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/s_axi_aclk
    SLICE_X19Y19         FDCE                                         r  TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[0]/C
                         clock pessimism              0.231     9.835    
                         clock uncertainty           -0.110     9.725    
    SLICE_X19Y19         FDCE (Recov_fdce_C_CLR)     -0.405     9.320    TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          9.320    
                         arrival time                          -7.629    
  -------------------------------------------------------------------
                         slack                                  1.691    

Slack (MET) :             1.691ns  (required time - arrival time)
  Source:                 TAIGA_i/rst_production_controller_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.461ns period=6.923ns})
  Destination:            TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.461ns period=6.923ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.923ns  (clk_fpga_0 rise@6.923ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.654ns  (logic 0.580ns (12.463%)  route 4.074ns (87.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 9.604 - 6.923 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.208ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8900, routed)        1.667     2.975    TAIGA_i/rst_production_controller_200M/U0/slowest_sync_clk
    SLICE_X18Y34         FDRE                                         r  TAIGA_i/rst_production_controller_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y34         FDRE (Prop_fdre_C_Q)         0.456     3.431 r  TAIGA_i/rst_production_controller_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=124, routed)         2.615     6.046    TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_axi_aresetn
    SLICE_X33Y20         LUT3 (Prop_lut3_I1_O)        0.124     6.170 f  TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gfifo_gen.gmm2s.vacancy_i[9]_i_1/O
                         net (fo=71, routed)          1.459     7.629    TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/AR[0]
    SLICE_X19Y19         FDCE                                         f  TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.923     6.923 r  
    PS7_X0Y0             PS7                          0.000     6.923 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     8.024    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.115 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8900, routed)        1.489     9.604    TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/s_axi_aclk
    SLICE_X19Y19         FDCE                                         r  TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[1]/C
                         clock pessimism              0.231     9.835    
                         clock uncertainty           -0.110     9.725    
    SLICE_X19Y19         FDCE (Recov_fdce_C_CLR)     -0.405     9.320    TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          9.320    
                         arrival time                          -7.629    
  -------------------------------------------------------------------
                         slack                                  1.691    

Slack (MET) :             1.691ns  (required time - arrival time)
  Source:                 TAIGA_i/rst_production_controller_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.461ns period=6.923ns})
  Destination:            TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.461ns period=6.923ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.923ns  (clk_fpga_0 rise@6.923ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.654ns  (logic 0.580ns (12.463%)  route 4.074ns (87.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 9.604 - 6.923 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.208ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8900, routed)        1.667     2.975    TAIGA_i/rst_production_controller_200M/U0/slowest_sync_clk
    SLICE_X18Y34         FDRE                                         r  TAIGA_i/rst_production_controller_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y34         FDRE (Prop_fdre_C_Q)         0.456     3.431 r  TAIGA_i/rst_production_controller_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=124, routed)         2.615     6.046    TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_axi_aresetn
    SLICE_X33Y20         LUT3 (Prop_lut3_I1_O)        0.124     6.170 f  TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gfifo_gen.gmm2s.vacancy_i[9]_i_1/O
                         net (fo=71, routed)          1.459     7.629    TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/AR[0]
    SLICE_X19Y19         FDCE                                         f  TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.923     6.923 r  
    PS7_X0Y0             PS7                          0.000     6.923 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     8.024    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.115 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8900, routed)        1.489     9.604    TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/s_axi_aclk
    SLICE_X19Y19         FDCE                                         r  TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[2]/C
                         clock pessimism              0.231     9.835    
                         clock uncertainty           -0.110     9.725    
    SLICE_X19Y19         FDCE (Recov_fdce_C_CLR)     -0.405     9.320    TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          9.320    
                         arrival time                          -7.629    
  -------------------------------------------------------------------
                         slack                                  1.691    

Slack (MET) :             1.691ns  (required time - arrival time)
  Source:                 TAIGA_i/rst_production_controller_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.461ns period=6.923ns})
  Destination:            TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.461ns period=6.923ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.923ns  (clk_fpga_0 rise@6.923ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.654ns  (logic 0.580ns (12.463%)  route 4.074ns (87.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 9.604 - 6.923 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.208ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8900, routed)        1.667     2.975    TAIGA_i/rst_production_controller_200M/U0/slowest_sync_clk
    SLICE_X18Y34         FDRE                                         r  TAIGA_i/rst_production_controller_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y34         FDRE (Prop_fdre_C_Q)         0.456     3.431 r  TAIGA_i/rst_production_controller_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=124, routed)         2.615     6.046    TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_axi_aresetn
    SLICE_X33Y20         LUT3 (Prop_lut3_I1_O)        0.124     6.170 f  TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gfifo_gen.gmm2s.vacancy_i[9]_i_1/O
                         net (fo=71, routed)          1.459     7.629    TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/AR[0]
    SLICE_X19Y19         FDCE                                         f  TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.923     6.923 r  
    PS7_X0Y0             PS7                          0.000     6.923 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     8.024    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.115 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8900, routed)        1.489     9.604    TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/s_axi_aclk
    SLICE_X19Y19         FDCE                                         r  TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[3]/C
                         clock pessimism              0.231     9.835    
                         clock uncertainty           -0.110     9.725    
    SLICE_X19Y19         FDCE (Recov_fdce_C_CLR)     -0.405     9.320    TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          9.320    
                         arrival time                          -7.629    
  -------------------------------------------------------------------
                         slack                                  1.691    

Slack (MET) :             1.735ns  (required time - arrival time)
  Source:                 TAIGA_i/rst_production_controller_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.461ns period=6.923ns})
  Destination:            TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.461ns period=6.923ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.923ns  (clk_fpga_0 rise@6.923ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.585ns  (logic 0.580ns (12.649%)  route 4.005ns (87.351%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 9.680 - 6.923 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.208ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8900, routed)        1.667     2.975    TAIGA_i/rst_production_controller_200M/U0/slowest_sync_clk
    SLICE_X18Y34         FDRE                                         r  TAIGA_i/rst_production_controller_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y34         FDRE (Prop_fdre_C_Q)         0.456     3.431 r  TAIGA_i/rst_production_controller_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=124, routed)         2.878     6.309    TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_axi_aresetn
    SLICE_X42Y34         LUT3 (Prop_lut3_I1_O)        0.124     6.433 f  TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gfifo_gen.gmm2s.vacancy_i[9]_i_1/O
                         net (fo=71, routed)          1.128     7.560    TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/AR[0]
    SLICE_X37Y31         FDCE                                         f  TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.923     6.923 r  
    PS7_X0Y0             PS7                          0.000     6.923 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     8.024    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.115 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8900, routed)        1.565     9.680    TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/s_axi_aclk
    SLICE_X37Y31         FDCE                                         r  TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[0]/C
                         clock pessimism              0.130     9.810    
                         clock uncertainty           -0.110     9.701    
    SLICE_X37Y31         FDCE (Recov_fdce_C_CLR)     -0.405     9.296    TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[0]
  -------------------------------------------------------------------
                         required time                          9.296    
                         arrival time                          -7.560    
  -------------------------------------------------------------------
                         slack                                  1.735    

Slack (MET) :             1.735ns  (required time - arrival time)
  Source:                 TAIGA_i/rst_production_controller_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.461ns period=6.923ns})
  Destination:            TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.461ns period=6.923ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.923ns  (clk_fpga_0 rise@6.923ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.585ns  (logic 0.580ns (12.649%)  route 4.005ns (87.351%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 9.680 - 6.923 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.208ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8900, routed)        1.667     2.975    TAIGA_i/rst_production_controller_200M/U0/slowest_sync_clk
    SLICE_X18Y34         FDRE                                         r  TAIGA_i/rst_production_controller_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y34         FDRE (Prop_fdre_C_Q)         0.456     3.431 r  TAIGA_i/rst_production_controller_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=124, routed)         2.878     6.309    TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_axi_aresetn
    SLICE_X42Y34         LUT3 (Prop_lut3_I1_O)        0.124     6.433 f  TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gfifo_gen.gmm2s.vacancy_i[9]_i_1/O
                         net (fo=71, routed)          1.128     7.560    TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/AR[0]
    SLICE_X37Y31         FDCE                                         f  TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.923     6.923 r  
    PS7_X0Y0             PS7                          0.000     6.923 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     8.024    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.115 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8900, routed)        1.565     9.680    TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/s_axi_aclk
    SLICE_X37Y31         FDCE                                         r  TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[1]/C
                         clock pessimism              0.130     9.810    
                         clock uncertainty           -0.110     9.701    
    SLICE_X37Y31         FDCE (Recov_fdce_C_CLR)     -0.405     9.296    TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[1]
  -------------------------------------------------------------------
                         required time                          9.296    
                         arrival time                          -7.560    
  -------------------------------------------------------------------
                         slack                                  1.735    

Slack (MET) :             1.735ns  (required time - arrival time)
  Source:                 TAIGA_i/rst_production_controller_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.461ns period=6.923ns})
  Destination:            TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.461ns period=6.923ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.923ns  (clk_fpga_0 rise@6.923ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.585ns  (logic 0.580ns (12.649%)  route 4.005ns (87.351%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 9.680 - 6.923 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.208ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8900, routed)        1.667     2.975    TAIGA_i/rst_production_controller_200M/U0/slowest_sync_clk
    SLICE_X18Y34         FDRE                                         r  TAIGA_i/rst_production_controller_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y34         FDRE (Prop_fdre_C_Q)         0.456     3.431 r  TAIGA_i/rst_production_controller_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=124, routed)         2.878     6.309    TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_axi_aresetn
    SLICE_X42Y34         LUT3 (Prop_lut3_I1_O)        0.124     6.433 f  TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gfifo_gen.gmm2s.vacancy_i[9]_i_1/O
                         net (fo=71, routed)          1.128     7.560    TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/AR[0]
    SLICE_X37Y31         FDCE                                         f  TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.923     6.923 r  
    PS7_X0Y0             PS7                          0.000     6.923 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     8.024    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.115 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8900, routed)        1.565     9.680    TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/s_axi_aclk
    SLICE_X37Y31         FDCE                                         r  TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[2]/C
                         clock pessimism              0.130     9.810    
                         clock uncertainty           -0.110     9.701    
    SLICE_X37Y31         FDCE (Recov_fdce_C_CLR)     -0.405     9.296    TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[2]
  -------------------------------------------------------------------
                         required time                          9.296    
                         arrival time                          -7.560    
  -------------------------------------------------------------------
                         slack                                  1.735    

Slack (MET) :             1.735ns  (required time - arrival time)
  Source:                 TAIGA_i/rst_production_controller_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.461ns period=6.923ns})
  Destination:            TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.461ns period=6.923ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.923ns  (clk_fpga_0 rise@6.923ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.585ns  (logic 0.580ns (12.649%)  route 4.005ns (87.351%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 9.680 - 6.923 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.208ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8900, routed)        1.667     2.975    TAIGA_i/rst_production_controller_200M/U0/slowest_sync_clk
    SLICE_X18Y34         FDRE                                         r  TAIGA_i/rst_production_controller_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y34         FDRE (Prop_fdre_C_Q)         0.456     3.431 r  TAIGA_i/rst_production_controller_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=124, routed)         2.878     6.309    TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_axi_aresetn
    SLICE_X42Y34         LUT3 (Prop_lut3_I1_O)        0.124     6.433 f  TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gfifo_gen.gmm2s.vacancy_i[9]_i_1/O
                         net (fo=71, routed)          1.128     7.560    TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/AR[0]
    SLICE_X37Y31         FDCE                                         f  TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.923     6.923 r  
    PS7_X0Y0             PS7                          0.000     6.923 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     8.024    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.115 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8900, routed)        1.565     9.680    TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/s_axi_aclk
    SLICE_X37Y31         FDCE                                         r  TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[3]/C
                         clock pessimism              0.130     9.810    
                         clock uncertainty           -0.110     9.701    
    SLICE_X37Y31         FDCE (Recov_fdce_C_CLR)     -0.405     9.296    TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[3]
  -------------------------------------------------------------------
                         required time                          9.296    
                         arrival time                          -7.560    
  -------------------------------------------------------------------
                         slack                                  1.735    

Slack (MET) :             1.753ns  (required time - arrival time)
  Source:                 TAIGA_i/rst_production_controller_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.461ns period=6.923ns})
  Destination:            TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.461ns period=6.923ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.923ns  (clk_fpga_0 rise@6.923ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.630ns  (logic 0.580ns (12.526%)  route 4.050ns (87.474%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 9.598 - 6.923 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.208ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8900, routed)        1.667     2.975    TAIGA_i/rst_production_controller_200M/U0/slowest_sync_clk
    SLICE_X18Y34         FDRE                                         r  TAIGA_i/rst_production_controller_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y34         FDRE (Prop_fdre_C_Q)         0.456     3.431 r  TAIGA_i/rst_production_controller_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=124, routed)         2.615     6.046    TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_axi_aresetn
    SLICE_X33Y20         LUT3 (Prop_lut3_I1_O)        0.124     6.170 f  TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gfifo_gen.gmm2s.vacancy_i[9]_i_1/O
                         net (fo=71, routed)          1.436     7.605    TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0
    SLICE_X16Y24         FDPE                                         f  TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.923     6.923 r  
    PS7_X0Y0             PS7                          0.000     6.923 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     8.024    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.115 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8900, routed)        1.483     9.598    TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_axi_aclk
    SLICE_X16Y24         FDPE                                         r  TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.231     9.829    
                         clock uncertainty           -0.110     9.719    
    SLICE_X16Y24         FDPE (Recov_fdpe_C_PRE)     -0.361     9.358    TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                          9.358    
                         arrival time                          -7.605    
  -------------------------------------------------------------------
                         slack                                  1.753    

Slack (MET) :             1.753ns  (required time - arrival time)
  Source:                 TAIGA_i/rst_production_controller_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.461ns period=6.923ns})
  Destination:            TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.461ns period=6.923ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.923ns  (clk_fpga_0 rise@6.923ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.630ns  (logic 0.580ns (12.526%)  route 4.050ns (87.474%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 9.598 - 6.923 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.208ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8900, routed)        1.667     2.975    TAIGA_i/rst_production_controller_200M/U0/slowest_sync_clk
    SLICE_X18Y34         FDRE                                         r  TAIGA_i/rst_production_controller_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y34         FDRE (Prop_fdre_C_Q)         0.456     3.431 r  TAIGA_i/rst_production_controller_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=124, routed)         2.615     6.046    TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_axi_aresetn
    SLICE_X33Y20         LUT3 (Prop_lut3_I1_O)        0.124     6.170 f  TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gfifo_gen.gmm2s.vacancy_i[9]_i_1/O
                         net (fo=71, routed)          1.436     7.605    TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0
    SLICE_X16Y24         FDPE                                         f  TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.923     6.923 r  
    PS7_X0Y0             PS7                          0.000     6.923 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     8.024    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.115 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8900, routed)        1.483     9.598    TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_axi_aclk
    SLICE_X16Y24         FDPE                                         r  TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.231     9.829    
                         clock uncertainty           -0.110     9.719    
    SLICE_X16Y24         FDPE (Recov_fdpe_C_PRE)     -0.361     9.358    TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                          9.358    
                         arrival time                          -7.605    
  -------------------------------------------------------------------
                         slack                                  1.753    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.461ns period=6.923ns})
  Destination:            TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/greg.ram_rd_en_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.461ns period=6.923ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.164ns (42.177%)  route 0.225ns (57.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8900, routed)        0.550     0.890    TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_axi_aclk
    SLICE_X20Y21         FDPE                                         r  TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y21         FDPE (Prop_fdpe_C_Q)         0.164     1.054 f  TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=38, routed)          0.225     1.279    TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/AR[0]
    SLICE_X23Y20         FDCE                                         f  TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/greg.ram_rd_en_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8900, routed)        0.817     1.187    TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/s_axi_aclk
    SLICE_X23Y20         FDCE                                         r  TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/greg.ram_rd_en_i_reg/C
                         clock pessimism             -0.034     1.153    
    SLICE_X23Y20         FDCE (Remov_fdce_C_CLR)     -0.092     1.061    TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/greg.ram_rd_en_i_reg
  -------------------------------------------------------------------
                         required time                         -1.061    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.461ns period=6.923ns})
  Destination:            TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/greg.ram_wr_en_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.461ns period=6.923ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.164ns (42.177%)  route 0.225ns (57.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8900, routed)        0.550     0.890    TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_axi_aclk
    SLICE_X20Y21         FDPE                                         r  TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y21         FDPE (Prop_fdpe_C_Q)         0.164     1.054 f  TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=38, routed)          0.225     1.279    TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/AR[0]
    SLICE_X23Y20         FDCE                                         f  TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/greg.ram_wr_en_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8900, routed)        0.817     1.187    TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/s_axi_aclk
    SLICE_X23Y20         FDCE                                         r  TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/greg.ram_wr_en_i_reg/C
                         clock pessimism             -0.034     1.153    
    SLICE_X23Y20         FDCE (Remov_fdce_C_CLR)     -0.092     1.061    TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/greg.ram_wr_en_i_reg
  -------------------------------------------------------------------
                         required time                         -1.061    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.461ns period=6.923ns})
  Destination:            TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.461ns period=6.923ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.913%)  route 0.287ns (67.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8900, routed)        0.556     0.896    TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_axi_aclk
    SLICE_X21Y36         FDPE                                         r  TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y36         FDPE (Prop_fdpe_C_Q)         0.141     1.038 f  TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=46, routed)          0.287     1.325    TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X22Y33         FDCE                                         f  TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8900, routed)        0.821     1.191    TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_axi_aclk
    SLICE_X22Y33         FDCE                                         r  TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
                         clock pessimism             -0.034     1.157    
    SLICE_X22Y33         FDCE (Remov_fdce_C_CLR)     -0.092     1.065    TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.065    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.461ns period=6.923ns})
  Destination:            TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.461ns period=6.923ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.913%)  route 0.287ns (67.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8900, routed)        0.556     0.896    TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_axi_aclk
    SLICE_X21Y36         FDPE                                         r  TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y36         FDPE (Prop_fdpe_C_Q)         0.141     1.038 f  TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=46, routed)          0.287     1.325    TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X22Y33         FDCE                                         f  TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8900, routed)        0.821     1.191    TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_axi_aclk
    SLICE_X22Y33         FDCE                                         r  TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/C
                         clock pessimism             -0.034     1.157    
    SLICE_X22Y33         FDCE (Remov_fdce_C_CLR)     -0.092     1.065    TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.065    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.461ns period=6.923ns})
  Destination:            TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.461ns period=6.923ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.141ns (31.306%)  route 0.309ns (68.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8900, routed)        0.553     0.893    TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_axi_aclk
    SLICE_X18Y21         FDPE                                         r  TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y21         FDPE (Prop_fdpe_C_Q)         0.141     1.035 f  TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=35, routed)          0.309     1.344    TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/Q[0]
    SLICE_X22Y16         FDPE                                         f  TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8900, routed)        0.821     1.191    TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/s_axi_aclk
    SLICE_X22Y16         FDPE                                         r  TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.034     1.157    
    SLICE_X22Y16         FDPE (Remov_fdpe_C_PRE)     -0.095     1.062    TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.062    
                         arrival time                           1.344    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.461ns period=6.923ns})
  Destination:            TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.461ns period=6.923ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.164ns (56.469%)  route 0.126ns (43.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8900, routed)        0.558     0.898    TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_axi_aclk
    SLICE_X8Y30          FDPE                                         r  TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y30          FDPE (Prop_fdpe_C_Q)         0.164     1.062 f  TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=35, routed)          0.126     1.189    TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[1]
    SLICE_X8Y29          FDCE                                         f  TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8900, routed)        0.823     1.193    TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/s_axi_aclk
    SLICE_X8Y29          FDCE                                         r  TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.281     0.912    
    SLICE_X8Y29          FDCE (Remov_fdce_C_CLR)     -0.067     0.845    TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.845    
                         arrival time                           1.189    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.461ns period=6.923ns})
  Destination:            TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.461ns period=6.923ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.186ns (36.342%)  route 0.326ns (63.658%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8900, routed)        0.559     0.900    TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_axi_aclk
    SLICE_X22Y40         FDPE                                         r  TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y40         FDPE (Prop_fdpe_C_Q)         0.141     1.041 f  TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.185     1.225    TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X22Y40         LUT2 (Prop_lut2_I0_O)        0.045     1.270 f  TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0/O
                         net (fo=2, routed)           0.141     1.411    TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0_n_2063
    SLICE_X21Y36         FDPE                                         f  TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8900, routed)        0.825     1.195    TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_axi_aclk
    SLICE_X21Y36         FDPE                                         r  TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.034     1.161    
    SLICE_X21Y36         FDPE (Remov_fdpe_C_PRE)     -0.095     1.066    TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.066    
                         arrival time                           1.411    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.461ns period=6.923ns})
  Destination:            TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.461ns period=6.923ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.186ns (36.342%)  route 0.326ns (63.658%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8900, routed)        0.559     0.900    TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_axi_aclk
    SLICE_X22Y40         FDPE                                         r  TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y40         FDPE (Prop_fdpe_C_Q)         0.141     1.041 f  TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.185     1.225    TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X22Y40         LUT2 (Prop_lut2_I0_O)        0.045     1.270 f  TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0/O
                         net (fo=2, routed)           0.141     1.411    TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0_n_2063
    SLICE_X21Y36         FDPE                                         f  TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8900, routed)        0.825     1.195    TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_axi_aclk
    SLICE_X21Y36         FDPE                                         r  TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.034     1.161    
    SLICE_X21Y36         FDPE (Remov_fdpe_C_PRE)     -0.095     1.066    TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.066    
                         arrival time                           1.411    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.461ns period=6.923ns})
  Destination:            TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_reg[8]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.461ns period=6.923ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.164ns (55.039%)  route 0.134ns (44.961%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8900, routed)        0.553     0.893    TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_axi_aclk
    SLICE_X30Y27         FDPE                                         r  TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDPE (Prop_fdpe_C_Q)         0.164     1.058 f  TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=46, routed)          0.134     1.191    TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X28Y27         FDCE                                         f  TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8900, routed)        0.818     1.188    TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/s_axi_aclk
    SLICE_X28Y27         FDCE                                         r  TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_reg[8]/C
                         clock pessimism             -0.281     0.907    
    SLICE_X28Y27         FDCE (Remov_fdce_C_CLR)     -0.067     0.840    TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.840    
                         arrival time                           1.191    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.461ns period=6.923ns})
  Destination:            TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_reg[9]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.461ns period=6.923ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.164ns (55.039%)  route 0.134ns (44.961%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8900, routed)        0.553     0.893    TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_axi_aclk
    SLICE_X30Y27         FDPE                                         r  TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDPE (Prop_fdpe_C_Q)         0.164     1.058 f  TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=46, routed)          0.134     1.191    TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X28Y27         FDCE                                         f  TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8900, routed)        0.818     1.188    TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/s_axi_aclk
    SLICE_X28Y27         FDCE                                         r  TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_reg[9]/C
                         clock pessimism             -0.281     0.907    
    SLICE_X28Y27         FDCE (Remov_fdce_C_CLR)     -0.067     0.840    TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.840    
                         arrival time                           1.191    
  -------------------------------------------------------------------
                         slack                                  0.352    





