INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Jul  1 16:26:38 2025
| Host         : LAPTOP-H3FE1OBG running 64-bit major release  (build 9200)
| Command      : report_timing
| Design       : digital_filter
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack:                    inf
  Source:                 coeff[0][1]
                            (input port)
  Destination:            acc_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.591ns  (logic 2.289ns (34.732%)  route 4.301ns (65.268%))
  Logic Levels:           10  (CARRY4=8 IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 r  coeff[0][1] (IN)
                         net (fo=0)                   0.000     0.000    coeff[0][1]
    T7                   IBUF (Prop_ibuf_I_O)         0.874     0.874 r  acc_reg[3]_i_4/O
                         net (fo=2, routed)           4.301     5.176    acc_reg[3]_i_4_n_0
    SLICE_X0Y113         LUT2 (Prop_lut2_I0_O)        0.105     5.281 r  acc[3]_i_8/O
                         net (fo=1, routed)           0.000     5.281    acc[3]_i_8_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.738 r  acc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.738    acc_reg[3]_i_1_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.836 r  acc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.836    acc_reg[7]_i_1_n_0
    SLICE_X0Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.934 r  acc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.934    acc_reg[11]_i_1_n_0
    SLICE_X0Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.032 r  acc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.032    acc_reg[15]_i_1_n_0
    SLICE_X0Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.130 r  acc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.130    acc_reg[19]_i_1_n_0
    SLICE_X0Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.228 r  acc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.228    acc_reg[23]_i_1_n_0
    SLICE_X0Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.326 r  acc_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.326    acc_reg[27]_i_1_n_0
    SLICE_X0Y120         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.591 r  acc_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.591    acc_reg[31]_i_1_n_6
    SLICE_X0Y120         FDRE                                         r  acc_reg[29]/D
  -------------------------------------------------------------------    -------------------




