{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1479962210481 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1479962210489 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 23 22:36:50 2016 " "Processing started: Wed Nov 23 22:36:50 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1479962210489 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479962210489 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MSP430x2xx -c MSP430x2xx " "Command: quartus_map --read_settings_files=on --write_settings_files=off MSP430x2xx -c MSP430x2xx" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479962210489 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1479962211215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu16bit_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file alu16bit_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU16bit_tb " "Found entity 1: ALU16bit_tb" {  } { { "ALU16bit_tb.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479962233779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479962233779 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU16bit.v(62) " "Verilog HDL warning at ALU16bit.v(62): extended using \"x\" or \"z\"" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 62 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1479962233781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file alu16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU16bit " "Found entity 1: ALU16bit" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479962233781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479962233781 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control_unit.v(181) " "Verilog HDL warning at control_unit.v(181): extended using \"x\" or \"z\"" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 181 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1479962233783 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control_unit.v(184) " "Verilog HDL warning at control_unit.v(184): extended using \"x\" or \"z\"" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 184 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1479962233783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479962233785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479962233785 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "bank_register.v(32) " "Verilog HDL information at bank_register.v(32): always construct contains both blocking and non-blocking assignments" {  } { { "bank_register.v" "" { Text "C:/Computer_Architecture/Ramses/bank_register.v" 32 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1479962233788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bank_register.v 1 1 " "Found 1 design units, including 1 entities, in source file bank_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 bank_register " "Found entity 1: bank_register" {  } { { "bank_register.v" "" { Text "C:/Computer_Architecture/Ramses/bank_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479962233789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479962233789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_1_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_1_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_1_bit " "Found entity 1: mux_1_bit" {  } { { "mux_1_bit.v" "" { Text "C:/Computer_Architecture/Ramses/mux_1_bit.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479962233791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479962233791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msp430x2xx.v 1 1 " "Found 1 design units, including 1 entities, in source file msp430x2xx.v" { { "Info" "ISGN_ENTITY_NAME" "1 MSP430x2xx " "Found entity 1: MSP430x2xx" {  } { { "MSP430x2xx.v" "" { Text "C:/Computer_Architecture/Ramses/MSP430x2xx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479962233793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479962233793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msp430x2xx_block_diagram.bdf 1 1 " "Found 1 design units, including 1 entities, in source file msp430x2xx_block_diagram.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MSP430x2xx_block_diagram " "Found entity 1: MSP430x2xx_block_diagram" {  } { { "MSP430x2xx_block_diagram.bdf" "" { Schematic "C:/Computer_Architecture/Ramses/MSP430x2xx_block_diagram.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479962233795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479962233795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_mem " "Found entity 1: instruction_mem" {  } { { "instruction_mem.v" "" { Text "C:/Computer_Architecture/Ramses/instruction_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479962233797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479962233797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder16bits.v 1 1 " "Found 1 design units, including 1 entities, in source file adder16bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder16bits " "Found entity 1: adder16bits" {  } { { "adder16bits.v" "" { Text "C:/Computer_Architecture/Ramses/adder16bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479962233798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479962233798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adderpc.v 1 1 " "Found 1 design units, including 1 entities, in source file adderpc.v" { { "Info" "ISGN_ENTITY_NAME" "1 adderpc " "Found entity 1: adderpc" {  } { { "adderpc.v" "" { Text "C:/Computer_Architecture/Ramses/adderpc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479962233800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479962233800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux16bit " "Found entity 1: mux16bit" {  } { { "mux16bit.v" "" { Text "C:/Computer_Architecture/Ramses/mux16bit.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479962233805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479962233805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adderpc_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file adderpc_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 adderpc_tb " "Found entity 1: adderpc_tb" {  } { { "adderpc_tb.v" "" { Text "C:/Computer_Architecture/Ramses/adderpc_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479962233807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479962233807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit_tb " "Found entity 1: control_unit_tb" {  } { { "control_unit_tb.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479962233809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479962233809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_mem_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_mem_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_mem_tb " "Found entity 1: instruction_mem_tb" {  } { { "instruction_mem_tb.v" "" { Text "C:/Computer_Architecture/Ramses/instruction_mem_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479962233811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479962233811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult_by_2.v 1 1 " "Found 1 design units, including 1 entities, in source file mult_by_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_by_2 " "Found entity 1: mult_by_2" {  } { { "mult_by_2.v" "" { Text "C:/Computer_Architecture/Ramses/mult_by_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479962233813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479962233813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult_by_2_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file mult_by_2_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_by_2_tb " "Found entity 1: mult_by_2_tb" {  } { { "mult_by_2_tb.v" "" { Text "C:/Computer_Architecture/Ramses/mult_by_2_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479962233815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479962233815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "double_op_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file double_op_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 double_op_tb " "Found entity 1: double_op_tb" {  } { { "double_op_tb.v" "" { Text "C:/Computer_Architecture/Ramses/double_op_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479962233817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479962233817 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MSP430x2xx " "Elaborating entity \"MSP430x2xx\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1479962233876 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Fsm MSP430x2xx.v(10) " "Output port \"Fsm\" at MSP430x2xx.v(10) has no driver" {  } { { "MSP430x2xx.v" "" { Text "C:/Computer_Architecture/Ramses/MSP430x2xx.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1479962233877 "|MSP430x2xx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSP430x2xx_block_diagram MSP430x2xx_block_diagram:MSP430x2xx " "Elaborating entity \"MSP430x2xx_block_diagram\" for hierarchy \"MSP430x2xx_block_diagram:MSP430x2xx\"" {  } { { "MSP430x2xx.v" "MSP430x2xx" { Text "C:/Computer_Architecture/Ramses/MSP430x2xx.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479962233878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU16bit MSP430x2xx_block_diagram:MSP430x2xx\|ALU16bit:inst " "Elaborating entity \"ALU16bit\" for hierarchy \"MSP430x2xx_block_diagram:MSP430x2xx\|ALU16bit:inst\"" {  } { { "MSP430x2xx_block_diagram.bdf" "inst" { Schematic "C:/Computer_Architecture/Ramses/MSP430x2xx_block_diagram.bdf" { { 96 1568 1744 208 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479962233880 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C ALU16bit.v(31) " "Verilog HDL Always Construct warning at ALU16bit.v(31): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1479962233882 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C ALU16bit.v(33) " "Verilog HDL Always Construct warning at ALU16bit.v(33): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1479962233882 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "result ALU16bit.v(44) " "Verilog HDL Always Construct warning at ALU16bit.v(44): variable \"result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1479962233882 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "result ALU16bit.v(47) " "Verilog HDL Always Construct warning at ALU16bit.v(47): variable \"result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1479962233882 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "result ALU16bit.v(50) " "Verilog HDL Always Construct warning at ALU16bit.v(50): variable \"result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 50 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1479962233882 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "result ALU16bit.v(53) " "Verilog HDL Always Construct warning at ALU16bit.v(53): variable \"result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 53 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1479962233882 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "result ALU16bit.v(54) " "Verilog HDL Always Construct warning at ALU16bit.v(54): variable \"result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 54 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1479962233882 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result ALU16bit.v(22) " "Verilog HDL Always Construct warning at ALU16bit.v(22): inferring latch(es) for variable \"result\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1479962233882 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "N ALU16bit.v(22) " "Verilog HDL Always Construct warning at ALU16bit.v(22): inferring latch(es) for variable \"N\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1479962233883 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Z ALU16bit.v(22) " "Verilog HDL Always Construct warning at ALU16bit.v(22): inferring latch(es) for variable \"Z\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1479962233883 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "C ALU16bit.v(22) " "Verilog HDL Always Construct warning at ALU16bit.v(22): inferring latch(es) for variable \"C\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1479962233883 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C ALU16bit.v(22) " "Inferred latch for \"C\" at ALU16bit.v(22)" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479962233883 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z ALU16bit.v(22) " "Inferred latch for \"Z\" at ALU16bit.v(22)" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479962233883 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N ALU16bit.v(22) " "Inferred latch for \"N\" at ALU16bit.v(22)" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479962233883 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] ALU16bit.v(22) " "Inferred latch for \"result\[0\]\" at ALU16bit.v(22)" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479962233883 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] ALU16bit.v(22) " "Inferred latch for \"result\[1\]\" at ALU16bit.v(22)" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479962233883 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] ALU16bit.v(22) " "Inferred latch for \"result\[2\]\" at ALU16bit.v(22)" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479962233883 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] ALU16bit.v(22) " "Inferred latch for \"result\[3\]\" at ALU16bit.v(22)" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479962233883 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] ALU16bit.v(22) " "Inferred latch for \"result\[4\]\" at ALU16bit.v(22)" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479962233883 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] ALU16bit.v(22) " "Inferred latch for \"result\[5\]\" at ALU16bit.v(22)" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479962233883 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] ALU16bit.v(22) " "Inferred latch for \"result\[6\]\" at ALU16bit.v(22)" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479962233883 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] ALU16bit.v(22) " "Inferred latch for \"result\[7\]\" at ALU16bit.v(22)" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479962233883 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[8\] ALU16bit.v(22) " "Inferred latch for \"result\[8\]\" at ALU16bit.v(22)" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479962233883 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[9\] ALU16bit.v(22) " "Inferred latch for \"result\[9\]\" at ALU16bit.v(22)" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479962233883 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[10\] ALU16bit.v(22) " "Inferred latch for \"result\[10\]\" at ALU16bit.v(22)" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479962233883 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[11\] ALU16bit.v(22) " "Inferred latch for \"result\[11\]\" at ALU16bit.v(22)" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479962233883 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[12\] ALU16bit.v(22) " "Inferred latch for \"result\[12\]\" at ALU16bit.v(22)" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479962233883 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[13\] ALU16bit.v(22) " "Inferred latch for \"result\[13\]\" at ALU16bit.v(22)" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479962233883 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[14\] ALU16bit.v(22) " "Inferred latch for \"result\[14\]\" at ALU16bit.v(22)" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479962233883 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[15\] ALU16bit.v(22) " "Inferred latch for \"result\[15\]\" at ALU16bit.v(22)" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479962233883 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bank_register MSP430x2xx_block_diagram:MSP430x2xx\|bank_register:inst2 " "Elaborating entity \"bank_register\" for hierarchy \"MSP430x2xx_block_diagram:MSP430x2xx\|bank_register:inst2\"" {  } { { "MSP430x2xx_block_diagram.bdf" "inst2" { Schematic "C:/Computer_Architecture/Ramses/MSP430x2xx_block_diagram.bdf" { { 96 1248 1488 304 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479962233887 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bank_register.v(39) " "Verilog HDL assignment warning at bank_register.v(39): truncated value with size 32 to match size of target (4)" {  } { { "bank_register.v" "" { Text "C:/Computer_Architecture/Ramses/bank_register.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1479962233892 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|bank_register:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3 " "Elaborating entity \"control_unit\" for hierarchy \"MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\"" {  } { { "MSP430x2xx_block_diagram.bdf" "inst3" { Schematic "C:/Computer_Architecture/Ramses/MSP430x2xx_block_diagram.bdf" { { 248 168 392 456 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479962233893 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_inst_doub_flags control_unit.v(33) " "Verilog HDL or VHDL warning at control_unit.v(33): object \"_inst_doub_flags\" assigned a value but never read" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1479962233894 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction control_unit.v(121) " "Verilog HDL Always Construct warning at control_unit.v(121): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 121 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1479962233894 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "en_pc_2 control_unit.v(102) " "Verilog HDL Always Construct warning at control_unit.v(102): inferring latch(es) for variable \"en_pc_2\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 102 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1479962233895 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wr_en control_unit.v(102) " "Verilog HDL Always Construct warning at control_unit.v(102): inferring latch(es) for variable \"wr_en\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 102 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1479962233895 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "branch_en control_unit.v(102) " "Verilog HDL Always Construct warning at control_unit.v(102): inferring latch(es) for variable \"branch_en\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 102 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1479962233895 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pc_inc control_unit.v(102) " "Verilog HDL Always Construct warning at control_unit.v(102): inferring latch(es) for variable \"pc_inc\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 102 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1479962233895 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pc_offset control_unit.v(102) " "Verilog HDL Always Construct warning at control_unit.v(102): inferring latch(es) for variable \"pc_offset\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 102 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1479962233895 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "_instruction_reg control_unit.v(102) " "Verilog HDL Always Construct warning at control_unit.v(102): inferring latch(es) for variable \"_instruction_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 102 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1479962233895 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control_unit.v(179) " "Verilog HDL Case Statement warning at control_unit.v(179): incomplete case statement has no default case item" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 179 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1479962233895 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "op_code control_unit.v(176) " "Verilog HDL Always Construct warning at control_unit.v(176): inferring latch(es) for variable \"op_code\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 176 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1479962233895 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wr_reg control_unit.v(176) " "Verilog HDL Always Construct warning at control_unit.v(176): inferring latch(es) for variable \"wr_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 176 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1479962233895 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "src_reg control_unit.v(176) " "Verilog HDL Always Construct warning at control_unit.v(176): inferring latch(es) for variable \"src_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 176 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1479962233895 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dst_reg control_unit.v(176) " "Verilog HDL Always Construct warning at control_unit.v(176): inferring latch(es) for variable \"dst_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 176 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1479962233895 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_reg\[0\] control_unit.v(176) " "Inferred latch for \"dst_reg\[0\]\" at control_unit.v(176)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 176 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479962233895 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_reg\[1\] control_unit.v(176) " "Inferred latch for \"dst_reg\[1\]\" at control_unit.v(176)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 176 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479962233895 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_reg\[2\] control_unit.v(176) " "Inferred latch for \"dst_reg\[2\]\" at control_unit.v(176)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 176 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479962233895 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_reg\[3\] control_unit.v(176) " "Inferred latch for \"dst_reg\[3\]\" at control_unit.v(176)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 176 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479962233896 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_reg\[0\] control_unit.v(176) " "Inferred latch for \"src_reg\[0\]\" at control_unit.v(176)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 176 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479962233896 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_reg\[1\] control_unit.v(176) " "Inferred latch for \"src_reg\[1\]\" at control_unit.v(176)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 176 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479962233896 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_reg\[2\] control_unit.v(176) " "Inferred latch for \"src_reg\[2\]\" at control_unit.v(176)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 176 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479962233896 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_reg\[3\] control_unit.v(176) " "Inferred latch for \"src_reg\[3\]\" at control_unit.v(176)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 176 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479962233896 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_reg\[0\] control_unit.v(176) " "Inferred latch for \"wr_reg\[0\]\" at control_unit.v(176)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 176 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479962233896 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_reg\[1\] control_unit.v(176) " "Inferred latch for \"wr_reg\[1\]\" at control_unit.v(176)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 176 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479962233896 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_reg\[2\] control_unit.v(176) " "Inferred latch for \"wr_reg\[2\]\" at control_unit.v(176)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 176 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479962233896 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_reg\[3\] control_unit.v(176) " "Inferred latch for \"wr_reg\[3\]\" at control_unit.v(176)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 176 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479962233896 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_code\[0\] control_unit.v(176) " "Inferred latch for \"op_code\[0\]\" at control_unit.v(176)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 176 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479962233896 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_code\[1\] control_unit.v(176) " "Inferred latch for \"op_code\[1\]\" at control_unit.v(176)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 176 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479962233896 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_code\[2\] control_unit.v(176) " "Inferred latch for \"op_code\[2\]\" at control_unit.v(176)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 176 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479962233896 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_code\[3\] control_unit.v(176) " "Inferred latch for \"op_code\[3\]\" at control_unit.v(176)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 176 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479962233896 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_code\[4\] control_unit.v(176) " "Inferred latch for \"op_code\[4\]\" at control_unit.v(176)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 176 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479962233896 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_instruction_reg\[0\] control_unit.v(102) " "Inferred latch for \"_instruction_reg\[0\]\" at control_unit.v(102)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479962233896 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_instruction_reg\[1\] control_unit.v(102) " "Inferred latch for \"_instruction_reg\[1\]\" at control_unit.v(102)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479962233896 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_instruction_reg\[2\] control_unit.v(102) " "Inferred latch for \"_instruction_reg\[2\]\" at control_unit.v(102)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479962233896 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_instruction_reg\[3\] control_unit.v(102) " "Inferred latch for \"_instruction_reg\[3\]\" at control_unit.v(102)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479962233896 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_instruction_reg\[8\] control_unit.v(102) " "Inferred latch for \"_instruction_reg\[8\]\" at control_unit.v(102)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479962233896 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_instruction_reg\[9\] control_unit.v(102) " "Inferred latch for \"_instruction_reg\[9\]\" at control_unit.v(102)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479962233896 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_instruction_reg\[10\] control_unit.v(102) " "Inferred latch for \"_instruction_reg\[10\]\" at control_unit.v(102)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479962233897 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_instruction_reg\[11\] control_unit.v(102) " "Inferred latch for \"_instruction_reg\[11\]\" at control_unit.v(102)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479962233897 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_instruction_reg\[12\] control_unit.v(102) " "Inferred latch for \"_instruction_reg\[12\]\" at control_unit.v(102)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479962233897 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_instruction_reg\[13\] control_unit.v(102) " "Inferred latch for \"_instruction_reg\[13\]\" at control_unit.v(102)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479962233897 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_instruction_reg\[14\] control_unit.v(102) " "Inferred latch for \"_instruction_reg\[14\]\" at control_unit.v(102)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479962233897 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_instruction_reg\[15\] control_unit.v(102) " "Inferred latch for \"_instruction_reg\[15\]\" at control_unit.v(102)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479962233897 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_offset\[0\] control_unit.v(102) " "Inferred latch for \"pc_offset\[0\]\" at control_unit.v(102)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479962233897 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_offset\[1\] control_unit.v(102) " "Inferred latch for \"pc_offset\[1\]\" at control_unit.v(102)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479962233897 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_offset\[2\] control_unit.v(102) " "Inferred latch for \"pc_offset\[2\]\" at control_unit.v(102)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479962233897 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_offset\[3\] control_unit.v(102) " "Inferred latch for \"pc_offset\[3\]\" at control_unit.v(102)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479962233897 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_offset\[4\] control_unit.v(102) " "Inferred latch for \"pc_offset\[4\]\" at control_unit.v(102)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479962233897 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_offset\[5\] control_unit.v(102) " "Inferred latch for \"pc_offset\[5\]\" at control_unit.v(102)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479962233897 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_offset\[6\] control_unit.v(102) " "Inferred latch for \"pc_offset\[6\]\" at control_unit.v(102)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479962233897 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_offset\[7\] control_unit.v(102) " "Inferred latch for \"pc_offset\[7\]\" at control_unit.v(102)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479962233897 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_offset\[8\] control_unit.v(102) " "Inferred latch for \"pc_offset\[8\]\" at control_unit.v(102)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479962233897 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_offset\[9\] control_unit.v(102) " "Inferred latch for \"pc_offset\[9\]\" at control_unit.v(102)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479962233897 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_inc control_unit.v(102) " "Inferred latch for \"pc_inc\" at control_unit.v(102)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479962233897 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "branch_en control_unit.v(102) " "Inferred latch for \"branch_en\" at control_unit.v(102)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479962233897 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_en control_unit.v(102) " "Inferred latch for \"wr_en\" at control_unit.v(102)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479962233897 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en_pc_2 control_unit.v(102) " "Inferred latch for \"en_pc_2\" at control_unit.v(102)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479962233897 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_mem MSP430x2xx_block_diagram:MSP430x2xx\|instruction_mem:inst1 " "Elaborating entity \"instruction_mem\" for hierarchy \"MSP430x2xx_block_diagram:MSP430x2xx\|instruction_mem:inst1\"" {  } { { "MSP430x2xx_block_diagram.bdf" "inst1" { Schematic "C:/Computer_Architecture/Ramses/MSP430x2xx_block_diagram.bdf" { { 256 -120 56 336 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479962233898 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "_ Imem.data(2) " "Verilog HDL syntax error at Imem.data(2) near text: _. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "Imem.data" "" { Text "C:/Computer_Architecture/Ramses/Imem.data" 2 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1479962233900 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "MSP430x2xx_block_diagram:MSP430x2xx\|instruction_mem:inst1 " "Can't elaborate user hierarchy \"MSP430x2xx_block_diagram:MSP430x2xx\|instruction_mem:inst1\"" {  } { { "MSP430x2xx_block_diagram.bdf" "inst1" { Schematic "C:/Computer_Architecture/Ramses/MSP430x2xx_block_diagram.bdf" { { 256 -120 56 336 "inst1" "" } } } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479962233904 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Computer_Architecture/Ramses/output_files/MSP430x2xx.map.smsg " "Generated suppressed messages file C:/Computer_Architecture/Ramses/output_files/MSP430x2xx.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479962233963 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 27 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 27 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "866 " "Peak virtual memory: 866 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1479962234072 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov 23 22:37:14 2016 " "Processing ended: Wed Nov 23 22:37:14 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1479962234072 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1479962234072 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1479962234072 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1479962234072 ""}
