
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={17,4,rT,rD,0}                         Premise(F2)
	S3= ICache[addr]={17,4,rT,rD,0}                             Premise(F3)
	S4= GPR[rT]=a                                               Premise(F4)

IF	S5= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S6= PC.Out=addr                                             PC-Out(S1)
	S7= CP0.ASID=>IMMU.PID                                      Premise(F5)
	S8= IMMU.PID=pid                                            Path(S5,S7)
	S9= PC.Out=>IMMU.IEA                                        Premise(F6)
	S10= IMMU.IEA=addr                                          Path(S6,S9)
	S11= IMMU.Addr={pid,addr}                                   IMMU-Search(S8,S10)
	S12= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S8,S10)
	S13= IMMU.Addr=>IAddrReg.In                                 Premise(F7)
	S14= IAddrReg.In={pid,addr}                                 Path(S11,S13)
	S15= IMMU.Hit=>CU.IMMUHit                                   Premise(F8)
	S16= CU.IMMUHit=IMMUHit(pid,addr)                           Path(S12,S15)
	S17= PC.Out=>ICache.IEA                                     Premise(F9)
	S18= ICache.IEA=addr                                        Path(S6,S17)
	S19= ICache.Hit=ICacheHit(addr)                             ICache-Search(S18)
	S20= ICache.Out={17,4,rT,rD,0}                              ICache-Search(S18,S3)
	S21= ICache.Out=>IR.In                                      Premise(F10)
	S22= IR.In={17,4,rT,rD,0}                                   Path(S20,S21)
	S23= ICache.Out=>ICacheReg.In                               Premise(F11)
	S24= ICacheReg.In={17,4,rT,rD,0}                            Path(S20,S23)
	S25= ICache.Hit=>CU.ICacheHit                               Premise(F12)
	S26= CU.ICacheHit=ICacheHit(addr)                           Path(S19,S25)
	S27= CtrlASIDIn=0                                           Premise(F13)
	S28= CtrlCP0=0                                              Premise(F14)
	S29= CP0[ASID]=pid                                          CP0-Hold(S0,S28)
	S30= CtrlEPCIn=0                                            Premise(F15)
	S31= CtrlExCodeIn=0                                         Premise(F16)
	S32= CtrlIMMU=0                                             Premise(F17)
	S33= CtrlPC=0                                               Premise(F18)
	S34= CtrlPCInc=1                                            Premise(F19)
	S35= PC[Out]=addr+4                                         PC-Inc(S1,S33,S34)
	S36= PC[CIA]=addr                                           PC-Inc(S1,S33,S34)
	S37= CtrlIAddrReg=0                                         Premise(F20)
	S38= CtrlICache=0                                           Premise(F21)
	S39= ICache[addr]={17,4,rT,rD,0}                            ICache-Hold(S3,S38)
	S40= CtrlIR=1                                               Premise(F22)
	S41= [IR]={17,4,rT,rD,0}                                    IR-Write(S22,S40)
	S42= CtrlICacheReg=0                                        Premise(F23)
	S43= CtrlIMem=0                                             Premise(F24)
	S44= IMem[{pid,addr}]={17,4,rT,rD,0}                        IMem-Hold(S2,S43)
	S45= CtrlIRMux=0                                            Premise(F25)
	S46= CtrlGPR=0                                              Premise(F26)
	S47= GPR[rT]=a                                              GPR-Hold(S4,S46)
	S48= CtrlA=0                                                Premise(F27)
	S49= CtrlCP1=0                                              Premise(F28)

ID	S50= CP0.ASID=pid                                           CP0-Read-ASID(S29)
	S51= PC.Out=addr+4                                          PC-Out(S35)
	S52= PC.CIA=addr                                            PC-Out(S36)
	S53= PC.CIA31_28=addr[31:28]                                PC-Out(S36)
	S54= IR.Out={17,4,rT,rD,0}                                  IR-Out(S41)
	S55= IR.Out31_26=17                                         IR-Out(S41)
	S56= IR.Out25_21=4                                          IR-Out(S41)
	S57= IR.Out20_16=rT                                         IR-Out(S41)
	S58= IR.Out15_11=rD                                         IR-Out(S41)
	S59= IR.Out10_0=0                                           IR-Out(S41)
	S60= IR.Out31_26=>CU.Op                                     Premise(F45)
	S61= CU.Op=17                                               Path(S55,S60)
	S62= IR.Out25_21=>CU.IRFunc2                                Premise(F46)
	S63= CU.IRFunc2=4                                           Path(S56,S62)
	S64= IR.Out20_16=>GPR.RReg1                                 Premise(F47)
	S65= GPR.RReg1=rT                                           Path(S57,S64)
	S66= GPR.Rdata1=a                                           GPR-Read(S65,S47)
	S67= GPR.Rdata1=>A.In                                       Premise(F48)
	S68= A.In=a                                                 Path(S66,S67)
	S69= CtrlASIDIn=0                                           Premise(F49)
	S70= CtrlCP0=0                                              Premise(F50)
	S71= CP0[ASID]=pid                                          CP0-Hold(S29,S70)
	S72= CtrlEPCIn=0                                            Premise(F51)
	S73= CtrlExCodeIn=0                                         Premise(F52)
	S74= CtrlIMMU=0                                             Premise(F53)
	S75= CtrlPC=0                                               Premise(F54)
	S76= CtrlPCInc=0                                            Premise(F55)
	S77= PC[CIA]=addr                                           PC-Hold(S36,S76)
	S78= PC[Out]=addr+4                                         PC-Hold(S35,S75,S76)
	S79= CtrlIAddrReg=0                                         Premise(F56)
	S80= CtrlICache=0                                           Premise(F57)
	S81= ICache[addr]={17,4,rT,rD,0}                            ICache-Hold(S39,S80)
	S82= CtrlIR=0                                               Premise(F58)
	S83= [IR]={17,4,rT,rD,0}                                    IR-Hold(S41,S82)
	S84= CtrlICacheReg=0                                        Premise(F59)
	S85= CtrlIMem=0                                             Premise(F60)
	S86= IMem[{pid,addr}]={17,4,rT,rD,0}                        IMem-Hold(S44,S85)
	S87= CtrlIRMux=0                                            Premise(F61)
	S88= CtrlGPR=0                                              Premise(F62)
	S89= GPR[rT]=a                                              GPR-Hold(S47,S88)
	S90= CtrlA=1                                                Premise(F63)
	S91= [A]=a                                                  A-Write(S68,S90)
	S92= CtrlCP1=0                                              Premise(F64)

EX	S93= CP0.ASID=pid                                           CP0-Read-ASID(S71)
	S94= PC.CIA=addr                                            PC-Out(S77)
	S95= PC.CIA31_28=addr[31:28]                                PC-Out(S77)
	S96= PC.Out=addr+4                                          PC-Out(S78)
	S97= IR.Out={17,4,rT,rD,0}                                  IR-Out(S83)
	S98= IR.Out31_26=17                                         IR-Out(S83)
	S99= IR.Out25_21=4                                          IR-Out(S83)
	S100= IR.Out20_16=rT                                        IR-Out(S83)
	S101= IR.Out15_11=rD                                        IR-Out(S83)
	S102= IR.Out10_0=0                                          IR-Out(S83)
	S103= A.Out=a                                               A-Out(S91)
	S104= A.Out1_0={a}[1:0]                                     A-Out(S91)
	S105= A.Out4_0={a}[4:0]                                     A-Out(S91)
	S106= IR.Out15_11=>CP1.WReg                                 Premise(F65)
	S107= CP1.WReg=rD                                           Path(S101,S106)
	S108= A.Out=>CP1.Wdata                                      Premise(F66)
	S109= CP1.Wdata=a                                           Path(S103,S108)
	S110= CtrlASIDIn=0                                          Premise(F67)
	S111= CtrlCP0=0                                             Premise(F68)
	S112= CP0[ASID]=pid                                         CP0-Hold(S71,S111)
	S113= CtrlEPCIn=0                                           Premise(F69)
	S114= CtrlExCodeIn=0                                        Premise(F70)
	S115= CtrlIMMU=0                                            Premise(F71)
	S116= CtrlPC=0                                              Premise(F72)
	S117= CtrlPCInc=0                                           Premise(F73)
	S118= PC[CIA]=addr                                          PC-Hold(S77,S117)
	S119= PC[Out]=addr+4                                        PC-Hold(S78,S116,S117)
	S120= CtrlIAddrReg=0                                        Premise(F74)
	S121= CtrlICache=0                                          Premise(F75)
	S122= ICache[addr]={17,4,rT,rD,0}                           ICache-Hold(S81,S121)
	S123= CtrlIR=0                                              Premise(F76)
	S124= [IR]={17,4,rT,rD,0}                                   IR-Hold(S83,S123)
	S125= CtrlICacheReg=0                                       Premise(F77)
	S126= CtrlIMem=0                                            Premise(F78)
	S127= IMem[{pid,addr}]={17,4,rT,rD,0}                       IMem-Hold(S86,S126)
	S128= CtrlIRMux=0                                           Premise(F79)
	S129= CtrlGPR=0                                             Premise(F80)
	S130= GPR[rT]=a                                             GPR-Hold(S89,S129)
	S131= CtrlA=0                                               Premise(F81)
	S132= [A]=a                                                 A-Hold(S91,S131)
	S133= CtrlCP1=1                                             Premise(F82)
	S134= CP1[rD]=a                                             CP1-Write(S107,S109,S133)

MEM	S135= CP0.ASID=pid                                          CP0-Read-ASID(S112)
	S136= PC.CIA=addr                                           PC-Out(S118)
	S137= PC.CIA31_28=addr[31:28]                               PC-Out(S118)
	S138= PC.Out=addr+4                                         PC-Out(S119)
	S139= IR.Out={17,4,rT,rD,0}                                 IR-Out(S124)
	S140= IR.Out31_26=17                                        IR-Out(S124)
	S141= IR.Out25_21=4                                         IR-Out(S124)
	S142= IR.Out20_16=rT                                        IR-Out(S124)
	S143= IR.Out15_11=rD                                        IR-Out(S124)
	S144= IR.Out10_0=0                                          IR-Out(S124)
	S145= A.Out=a                                               A-Out(S132)
	S146= A.Out1_0={a}[1:0]                                     A-Out(S132)
	S147= A.Out4_0={a}[4:0]                                     A-Out(S132)
	S148= CtrlASIDIn=0                                          Premise(F83)
	S149= CtrlCP0=0                                             Premise(F84)
	S150= CP0[ASID]=pid                                         CP0-Hold(S112,S149)
	S151= CtrlEPCIn=0                                           Premise(F85)
	S152= CtrlExCodeIn=0                                        Premise(F86)
	S153= CtrlIMMU=0                                            Premise(F87)
	S154= CtrlPC=0                                              Premise(F88)
	S155= CtrlPCInc=0                                           Premise(F89)
	S156= PC[CIA]=addr                                          PC-Hold(S118,S155)
	S157= PC[Out]=addr+4                                        PC-Hold(S119,S154,S155)
	S158= CtrlIAddrReg=0                                        Premise(F90)
	S159= CtrlICache=0                                          Premise(F91)
	S160= ICache[addr]={17,4,rT,rD,0}                           ICache-Hold(S122,S159)
	S161= CtrlIR=0                                              Premise(F92)
	S162= [IR]={17,4,rT,rD,0}                                   IR-Hold(S124,S161)
	S163= CtrlICacheReg=0                                       Premise(F93)
	S164= CtrlIMem=0                                            Premise(F94)
	S165= IMem[{pid,addr}]={17,4,rT,rD,0}                       IMem-Hold(S127,S164)
	S166= CtrlIRMux=0                                           Premise(F95)
	S167= CtrlGPR=0                                             Premise(F96)
	S168= GPR[rT]=a                                             GPR-Hold(S130,S167)
	S169= CtrlA=0                                               Premise(F97)
	S170= [A]=a                                                 A-Hold(S132,S169)
	S171= CtrlCP1=0                                             Premise(F98)
	S172= CP1[rD]=a                                             CP1-Hold(S134,S171)

MEM(DMMU1)	S173= CP0.ASID=pid                                          CP0-Read-ASID(S150)
	S174= PC.CIA=addr                                           PC-Out(S156)
	S175= PC.CIA31_28=addr[31:28]                               PC-Out(S156)
	S176= PC.Out=addr+4                                         PC-Out(S157)
	S177= IR.Out={17,4,rT,rD,0}                                 IR-Out(S162)
	S178= IR.Out31_26=17                                        IR-Out(S162)
	S179= IR.Out25_21=4                                         IR-Out(S162)
	S180= IR.Out20_16=rT                                        IR-Out(S162)
	S181= IR.Out15_11=rD                                        IR-Out(S162)
	S182= IR.Out10_0=0                                          IR-Out(S162)
	S183= A.Out=a                                               A-Out(S170)
	S184= A.Out1_0={a}[1:0]                                     A-Out(S170)
	S185= A.Out4_0={a}[4:0]                                     A-Out(S170)
	S186= CtrlASIDIn=0                                          Premise(F99)
	S187= CtrlCP0=0                                             Premise(F100)
	S188= CP0[ASID]=pid                                         CP0-Hold(S150,S187)
	S189= CtrlEPCIn=0                                           Premise(F101)
	S190= CtrlExCodeIn=0                                        Premise(F102)
	S191= CtrlIMMU=0                                            Premise(F103)
	S192= CtrlPC=0                                              Premise(F104)
	S193= CtrlPCInc=0                                           Premise(F105)
	S194= PC[CIA]=addr                                          PC-Hold(S156,S193)
	S195= PC[Out]=addr+4                                        PC-Hold(S157,S192,S193)
	S196= CtrlIAddrReg=0                                        Premise(F106)
	S197= CtrlICache=0                                          Premise(F107)
	S198= ICache[addr]={17,4,rT,rD,0}                           ICache-Hold(S160,S197)
	S199= CtrlIR=0                                              Premise(F108)
	S200= [IR]={17,4,rT,rD,0}                                   IR-Hold(S162,S199)
	S201= CtrlICacheReg=0                                       Premise(F109)
	S202= CtrlIMem=0                                            Premise(F110)
	S203= IMem[{pid,addr}]={17,4,rT,rD,0}                       IMem-Hold(S165,S202)
	S204= CtrlIRMux=0                                           Premise(F111)
	S205= CtrlGPR=0                                             Premise(F112)
	S206= GPR[rT]=a                                             GPR-Hold(S168,S205)
	S207= CtrlA=0                                               Premise(F113)
	S208= [A]=a                                                 A-Hold(S170,S207)
	S209= CtrlCP1=0                                             Premise(F114)
	S210= CP1[rD]=a                                             CP1-Hold(S172,S209)

MEM(DMMU2)	S211= CP0.ASID=pid                                          CP0-Read-ASID(S188)
	S212= PC.CIA=addr                                           PC-Out(S194)
	S213= PC.CIA31_28=addr[31:28]                               PC-Out(S194)
	S214= PC.Out=addr+4                                         PC-Out(S195)
	S215= IR.Out={17,4,rT,rD,0}                                 IR-Out(S200)
	S216= IR.Out31_26=17                                        IR-Out(S200)
	S217= IR.Out25_21=4                                         IR-Out(S200)
	S218= IR.Out20_16=rT                                        IR-Out(S200)
	S219= IR.Out15_11=rD                                        IR-Out(S200)
	S220= IR.Out10_0=0                                          IR-Out(S200)
	S221= A.Out=a                                               A-Out(S208)
	S222= A.Out1_0={a}[1:0]                                     A-Out(S208)
	S223= A.Out4_0={a}[4:0]                                     A-Out(S208)
	S224= CtrlASIDIn=0                                          Premise(F115)
	S225= CtrlCP0=0                                             Premise(F116)
	S226= CP0[ASID]=pid                                         CP0-Hold(S188,S225)
	S227= CtrlEPCIn=0                                           Premise(F117)
	S228= CtrlExCodeIn=0                                        Premise(F118)
	S229= CtrlIMMU=0                                            Premise(F119)
	S230= CtrlPC=0                                              Premise(F120)
	S231= CtrlPCInc=0                                           Premise(F121)
	S232= PC[CIA]=addr                                          PC-Hold(S194,S231)
	S233= PC[Out]=addr+4                                        PC-Hold(S195,S230,S231)
	S234= CtrlIAddrReg=0                                        Premise(F122)
	S235= CtrlICache=0                                          Premise(F123)
	S236= ICache[addr]={17,4,rT,rD,0}                           ICache-Hold(S198,S235)
	S237= CtrlIR=0                                              Premise(F124)
	S238= [IR]={17,4,rT,rD,0}                                   IR-Hold(S200,S237)
	S239= CtrlICacheReg=0                                       Premise(F125)
	S240= CtrlIMem=0                                            Premise(F126)
	S241= IMem[{pid,addr}]={17,4,rT,rD,0}                       IMem-Hold(S203,S240)
	S242= CtrlIRMux=0                                           Premise(F127)
	S243= CtrlGPR=0                                             Premise(F128)
	S244= GPR[rT]=a                                             GPR-Hold(S206,S243)
	S245= CtrlA=0                                               Premise(F129)
	S246= [A]=a                                                 A-Hold(S208,S245)
	S247= CtrlCP1=0                                             Premise(F130)
	S248= CP1[rD]=a                                             CP1-Hold(S210,S247)

WB	S249= CP0.ASID=pid                                          CP0-Read-ASID(S226)
	S250= PC.CIA=addr                                           PC-Out(S232)
	S251= PC.CIA31_28=addr[31:28]                               PC-Out(S232)
	S252= PC.Out=addr+4                                         PC-Out(S233)
	S253= IR.Out={17,4,rT,rD,0}                                 IR-Out(S238)
	S254= IR.Out31_26=17                                        IR-Out(S238)
	S255= IR.Out25_21=4                                         IR-Out(S238)
	S256= IR.Out20_16=rT                                        IR-Out(S238)
	S257= IR.Out15_11=rD                                        IR-Out(S238)
	S258= IR.Out10_0=0                                          IR-Out(S238)
	S259= A.Out=a                                               A-Out(S246)
	S260= A.Out1_0={a}[1:0]                                     A-Out(S246)
	S261= A.Out4_0={a}[4:0]                                     A-Out(S246)
	S262= CtrlASIDIn=0                                          Premise(F131)
	S263= CtrlCP0=0                                             Premise(F132)
	S264= CP0[ASID]=pid                                         CP0-Hold(S226,S263)
	S265= CtrlEPCIn=0                                           Premise(F133)
	S266= CtrlExCodeIn=0                                        Premise(F134)
	S267= CtrlIMMU=0                                            Premise(F135)
	S268= CtrlPC=0                                              Premise(F136)
	S269= CtrlPCInc=0                                           Premise(F137)
	S270= PC[CIA]=addr                                          PC-Hold(S232,S269)
	S271= PC[Out]=addr+4                                        PC-Hold(S233,S268,S269)
	S272= CtrlIAddrReg=0                                        Premise(F138)
	S273= CtrlICache=0                                          Premise(F139)
	S274= ICache[addr]={17,4,rT,rD,0}                           ICache-Hold(S236,S273)
	S275= CtrlIR=0                                              Premise(F140)
	S276= [IR]={17,4,rT,rD,0}                                   IR-Hold(S238,S275)
	S277= CtrlICacheReg=0                                       Premise(F141)
	S278= CtrlIMem=0                                            Premise(F142)
	S279= IMem[{pid,addr}]={17,4,rT,rD,0}                       IMem-Hold(S241,S278)
	S280= CtrlIRMux=0                                           Premise(F143)
	S281= CtrlGPR=0                                             Premise(F144)
	S282= GPR[rT]=a                                             GPR-Hold(S244,S281)
	S283= CtrlA=0                                               Premise(F145)
	S284= [A]=a                                                 A-Hold(S246,S283)
	S285= CtrlCP1=0                                             Premise(F146)
	S286= CP1[rD]=a                                             CP1-Hold(S248,S285)

POST	S264= CP0[ASID]=pid                                         CP0-Hold(S226,S263)
	S270= PC[CIA]=addr                                          PC-Hold(S232,S269)
	S271= PC[Out]=addr+4                                        PC-Hold(S233,S268,S269)
	S274= ICache[addr]={17,4,rT,rD,0}                           ICache-Hold(S236,S273)
	S276= [IR]={17,4,rT,rD,0}                                   IR-Hold(S238,S275)
	S279= IMem[{pid,addr}]={17,4,rT,rD,0}                       IMem-Hold(S241,S278)
	S282= GPR[rT]=a                                             GPR-Hold(S244,S281)
	S284= [A]=a                                                 A-Hold(S246,S283)
	S286= CP1[rD]=a                                             CP1-Hold(S248,S285)

