vcs -R -full64 -verilog testfixture.v CONV.v +access+r +vcs+fsdbon +define+SDF -v /home/cell_library/CBDK_IC_Contest_v2.5/Verilog/tsmc13_neg.v +maxdelays  