<profile>

<section name = "Vitis HLS Report for 'relu_combined'" level="0">
<item name = "Date">Sun Jun  5 23:14:20 2022
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">relu_combined</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">2, ?, 20.000 ns, ?, 3, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_23_1">2, ?, 3, 1, 1, 1 ~ ?, yes</column>
<column name="- VITIS_LOOP_26_2">2, ?, 3, 1, 1, 1 ~ ?, yes</column>
<column name="- VITIS_LOOP_33_3">2, ?, 3, 1, 1, 1 ~ ?, yes</column>
<column name="- VITIS_LOOP_42_4">2, ?, 3, 1, 1, 1 ~ ?, yes</column>
<column name="- VITIS_LOOP_48_5">2, ?, 3, 1, 1, 1 ~ ?, yes</column>
<column name="- VITIS_LOOP_56_6">2, ?, 3, 1, 1, 1 ~ ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 438, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">2, -, 770, 1039, -</column>
<column name="Memory">4, -, 0, 0, -</column>
<column name="Multiplexer">-, -, -, 462, -</column>
<column name="Register">-, -, 670, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">2, 0, 1, 3, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="control_s_axi_U">control_s_axi, 0, 0, 233, 362, 0</column>
<column name="gmem_m_axi_U">gmem_m_axi, 2, 0, 537, 677, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="xbuf_V_U">xbuf_V, 1, 0, 0, 0, 512, 16, 1, 8192</column>
<column name="dxbuf_V_U">xbuf_V, 1, 0, 0, 0, 512, 16, 1, 8192</column>
<column name="dybuf_V_U">xbuf_V, 1, 0, 0, 0, 512, 16, 1, 8192</column>
<column name="ybuf_V_U">ybuf_V, 1, 0, 0, 0, 512, 15, 1, 7680</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln23_fu_400_p2">+, 0, 0, 38, 31, 1</column>
<column name="add_ln26_fu_439_p2">+, 0, 0, 38, 31, 1</column>
<column name="add_ln33_fu_533_p2">+, 0, 0, 38, 31, 1</column>
<column name="add_ln42_fu_585_p2">+, 0, 0, 38, 31, 1</column>
<column name="add_ln48_fu_464_p2">+, 0, 0, 38, 31, 1</column>
<column name="add_ln56_fu_513_p2">+, 0, 0, 38, 31, 1</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp1_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp3_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp5_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state10_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state20_pp1_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state29_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state41_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op176_writeresp_state34">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op178_writeresp_state34">and, 0, 0, 2, 1, 1</column>
<column name="grp_fu_365_p2">icmp, 0, 0, 13, 16, 1</column>
<column name="icmp_ln23_1_fu_406_p2">icmp, 0, 0, 17, 31, 31</column>
<column name="icmp_ln23_fu_371_p2">icmp, 0, 0, 18, 32, 1</column>
<column name="icmp_ln26_fu_445_p2">icmp, 0, 0, 17, 31, 31</column>
<column name="icmp_ln33_fu_539_p2">icmp, 0, 0, 17, 31, 31</column>
<column name="icmp_ln42_fu_591_p2">icmp, 0, 0, 17, 31, 31</column>
<column name="icmp_ln48_fu_470_p2">icmp, 0, 0, 17, 31, 31</column>
<column name="icmp_ln56_fu_519_p2">icmp, 0, 0, 17, 31, 31</column>
<column name="ap_block_state34">or, 0, 0, 2, 1, 1</column>
<column name="select_ln1494_fu_485_p3">select, 0, 0, 16, 1, 16</column>
<column name="select_ln34_fu_557_p3">select, 0, 0, 15, 1, 15</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp1">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp2">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp3">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp4">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp5">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp1_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp2_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp3_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp4_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp5_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">151, 34, 1, 34</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp1_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp1_iter2">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp2_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp2_iter2">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp3_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp3_iter2">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp4_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp4_iter2">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp5_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp5_iter2">9, 2, 1, 2</column>
<column name="dxbuf_V_address0">14, 3, 9, 27</column>
<column name="dybuf_V_address0">14, 3, 9, 27</column>
<column name="gmem_ARADDR">14, 3, 32, 96</column>
<column name="gmem_AWADDR">14, 3, 32, 96</column>
<column name="gmem_WDATA">14, 3, 16, 48</column>
<column name="gmem_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem_blk_n_AW">9, 2, 1, 2</column>
<column name="gmem_blk_n_B">9, 2, 1, 2</column>
<column name="gmem_blk_n_R">9, 2, 1, 2</column>
<column name="gmem_blk_n_W">9, 2, 1, 2</column>
<column name="i_1_reg_310">9, 2, 31, 62</column>
<column name="i_2_reg_343">9, 2, 31, 62</column>
<column name="i_3_reg_321">9, 2, 31, 62</column>
<column name="i_4_reg_354">9, 2, 31, 62</column>
<column name="i_5_reg_332">9, 2, 31, 62</column>
<column name="i_reg_299">9, 2, 31, 62</column>
<column name="xbuf_V_address0">20, 4, 9, 36</column>
<column name="ybuf_V_address0">14, 3, 9, 27</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">33, 0, 33, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp3_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp3_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp3_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp4_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp4_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp4_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp5_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp5_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp5_iter2">1, 0, 1, 0</column>
<column name="dim_read_reg_613">32, 0, 32, 0</column>
<column name="dx_read_reg_634">32, 0, 32, 0</column>
<column name="dxbuf_V_load_reg_760">16, 0, 16, 0</column>
<column name="dy_read_reg_624">32, 0, 32, 0</column>
<column name="fwprop_read_reg_609">1, 0, 1, 0</column>
<column name="gmem_addr_1_read_reg_694">16, 0, 16, 0</column>
<column name="gmem_addr_read_reg_669">16, 0, 16, 0</column>
<column name="gmem_addr_reg_643">32, 0, 32, 0</column>
<column name="i_1_reg_310">31, 0, 31, 0</column>
<column name="i_2_reg_343">31, 0, 31, 0</column>
<column name="i_3_reg_321">31, 0, 31, 0</column>
<column name="i_4_reg_354">31, 0, 31, 0</column>
<column name="i_5_reg_332">31, 0, 31, 0</column>
<column name="i_reg_299">31, 0, 31, 0</column>
<column name="icmp_ln23_1_reg_660">1, 0, 1, 0</column>
<column name="icmp_ln23_1_reg_660_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="icmp_ln23_reg_639">1, 0, 1, 0</column>
<column name="icmp_ln26_reg_685">1, 0, 1, 0</column>
<column name="icmp_ln26_reg_685_pp1_iter1_reg">1, 0, 1, 0</column>
<column name="icmp_ln33_reg_770">1, 0, 1, 0</column>
<column name="icmp_ln33_reg_770_pp4_iter1_reg">1, 0, 1, 0</column>
<column name="icmp_ln42_reg_800">1, 0, 1, 0</column>
<column name="icmp_ln42_reg_800_pp5_iter1_reg">1, 0, 1, 0</column>
<column name="icmp_ln48_reg_716">1, 0, 1, 0</column>
<column name="icmp_ln48_reg_716_pp2_iter1_reg">1, 0, 1, 0</column>
<column name="icmp_ln56_reg_751">1, 0, 1, 0</column>
<column name="icmp_ln56_reg_751_pp3_iter1_reg">1, 0, 1, 0</column>
<column name="select_ln1494_reg_735">16, 0, 16, 0</column>
<column name="select_ln34_reg_784">15, 0, 15, 0</column>
<column name="trunc_ln23_reg_649">31, 0, 31, 0</column>
<column name="trunc_ln24_reg_664">9, 0, 9, 0</column>
<column name="trunc_ln24_reg_664_pp0_iter1_reg">9, 0, 9, 0</column>
<column name="trunc_ln27_reg_689">9, 0, 9, 0</column>
<column name="trunc_ln27_reg_689_pp1_iter1_reg">9, 0, 9, 0</column>
<column name="trunc_ln33_reg_705">31, 0, 31, 0</column>
<column name="trunc_ln48_reg_699">31, 0, 31, 0</column>
<column name="y_read_reg_629">32, 0, 32, 0</column>
<column name="ybuf_V_load_reg_809">15, 0, 15, 0</column>
<column name="zext_ln1494_1_reg_720">9, 0, 32, 23</column>
<column name="zext_ln1494_1_reg_720_pp2_iter1_reg">9, 0, 32, 23</column>
<column name="zext_ln1494_reg_774">9, 0, 32, 23</column>
<column name="zext_ln1494_reg_774_pp4_iter1_reg">9, 0, 32, 23</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, relu_combined, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, relu_combined, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, relu_combined, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
</table>
</item>
</section>
</profile>
