/opt/intelFPGA/18.0/modelsim_ase/bin/vlib /home/feilong/Storages/fpga/000_vivado_sim_linux32/lte_fft_v2_0_16
/opt/intelFPGA/18.0/modelsim_ase/bin/vmap lte_fft_v2_0_16 /home/feilong/Storages/fpga/000_vivado_sim_linux32/lte_fft_v2_0_16
/opt/intelFPGA/18.0/modelsim_ase/bin/vcom  -32 -93 -work lte_fft_v2_0_16 -f /home/feilong/Storages/fpga/000_vivado_sim_linux32/lte_fft_v2_0_16/.cxl.vhdl.lte_fft_v2_0_16.lte_fft_v2_0_16.lin64.cmf
