<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Signal Analyzer: D:/CUBoulder/MESA/ECEN5803-Project-2-SpectrumAnalyzer/Module_4/Keil/spectrum_analyzer_m4/mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/stm32f4xx_ll_rcc.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Signal Analyzer
   </div>
   <div id="projectbrief">STM32 based Singal Analyzer</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_b2662bcbaea5cc917d33d3e564bb749a.html">spectrum_analyzer_m4</a></li><li class="navelem"><a class="el" href="dir_997470131ef3eb9fb3842a3927449d16.html">mbed</a></li><li class="navelem"><a class="el" href="dir_a7e1c050fcd4cb6ff71ea899316514cc.html">TARGET_NUCLEO_F401RE</a></li><li class="navelem"><a class="el" href="dir_c45c137258b8d5e5cf57648b3bab2ecb.html">TOOLCHAIN_ARM_STD</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle"><div class="title">stm32f4xx_ll_rcc.h File Reference</div></div>
</div><!--header-->
<div class="contents">

<p>Header file of RCC LL module.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="stm32f4xx_8h_source.html">stm32f4xx.h</a>&quot;</code><br />
</div>
<p><a href="stm32f4xx__ll__rcc_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga3dcc5fb0db6d9cb7a7014ee1c72ab589"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___c_l_e_a_r___f_l_a_g.html#ga3dcc5fb0db6d9cb7a7014ee1c72ab589">LL_RCC_CIR_LSIRDYC</a>&#160;&#160;&#160;RCC_CIR_LSIRDYC</td></tr>
<tr class="separator:ga3dcc5fb0db6d9cb7a7014ee1c72ab589"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53bee490bc6d882a5b50fa8074a9101a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___c_l_e_a_r___f_l_a_g.html#ga53bee490bc6d882a5b50fa8074a9101a">LL_RCC_CIR_LSERDYC</a>&#160;&#160;&#160;RCC_CIR_LSERDYC</td></tr>
<tr class="separator:ga53bee490bc6d882a5b50fa8074a9101a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26ffa8b667e087b036d0f97939170f5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___c_l_e_a_r___f_l_a_g.html#ga26ffa8b667e087b036d0f97939170f5b">LL_RCC_CIR_HSIRDYC</a>&#160;&#160;&#160;RCC_CIR_HSIRDYC</td></tr>
<tr class="separator:ga26ffa8b667e087b036d0f97939170f5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab713f668b36d5c492041e4db82c2ee2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___c_l_e_a_r___f_l_a_g.html#gab713f668b36d5c492041e4db82c2ee2c">LL_RCC_CIR_HSERDYC</a>&#160;&#160;&#160;RCC_CIR_HSERDYC</td></tr>
<tr class="separator:gab713f668b36d5c492041e4db82c2ee2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1710889b6e7ed0bdb330d0d8bed0982b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___c_l_e_a_r___f_l_a_g.html#ga1710889b6e7ed0bdb330d0d8bed0982b">LL_RCC_CIR_PLLRDYC</a>&#160;&#160;&#160;RCC_CIR_PLLRDYC</td></tr>
<tr class="separator:ga1710889b6e7ed0bdb330d0d8bed0982b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga110b713738d95494804cc1584dc1524f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___c_l_e_a_r___f_l_a_g.html#ga110b713738d95494804cc1584dc1524f">LL_RCC_CIR_PLLI2SRDYC</a>&#160;&#160;&#160;RCC_CIR_PLLI2SRDYC</td></tr>
<tr class="separator:ga110b713738d95494804cc1584dc1524f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb1103114a938cea6ecc1cfed69601a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___c_l_e_a_r___f_l_a_g.html#gabb1103114a938cea6ecc1cfed69601a6">LL_RCC_CIR_CSSC</a>&#160;&#160;&#160;RCC_CIR_CSSC</td></tr>
<tr class="separator:gabb1103114a938cea6ecc1cfed69601a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6922df9fb70afa46041d03d845498fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___g_e_t___f_l_a_g.html#gaa6922df9fb70afa46041d03d845498fb">LL_RCC_CIR_LSIRDYF</a>&#160;&#160;&#160;RCC_CIR_LSIRDYF</td></tr>
<tr class="separator:gaa6922df9fb70afa46041d03d845498fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0aac28bba1d7d7e352edce12e28d4da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___g_e_t___f_l_a_g.html#gae0aac28bba1d7d7e352edce12e28d4da">LL_RCC_CIR_LSERDYF</a>&#160;&#160;&#160;RCC_CIR_LSERDYF</td></tr>
<tr class="separator:gae0aac28bba1d7d7e352edce12e28d4da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4936dac2cc17cc1306b4ea7fad17a31d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___g_e_t___f_l_a_g.html#ga4936dac2cc17cc1306b4ea7fad17a31d">LL_RCC_CIR_HSIRDYF</a>&#160;&#160;&#160;RCC_CIR_HSIRDYF</td></tr>
<tr class="separator:ga4936dac2cc17cc1306b4ea7fad17a31d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacbaf63ead97bb460f13d64da5ba1dd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___g_e_t___f_l_a_g.html#gaacbaf63ead97bb460f13d64da5ba1dd7">LL_RCC_CIR_HSERDYF</a>&#160;&#160;&#160;RCC_CIR_HSERDYF</td></tr>
<tr class="separator:gaacbaf63ead97bb460f13d64da5ba1dd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2407e722d9a673ed9ca5d06cf772ccd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___g_e_t___f_l_a_g.html#ga2407e722d9a673ed9ca5d06cf772ccd4">LL_RCC_CIR_PLLRDYF</a>&#160;&#160;&#160;RCC_CIR_PLLRDYF</td></tr>
<tr class="separator:ga2407e722d9a673ed9ca5d06cf772ccd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0605a715817d0c8819463b4bfb7b964b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___g_e_t___f_l_a_g.html#ga0605a715817d0c8819463b4bfb7b964b">LL_RCC_CIR_PLLI2SRDYF</a>&#160;&#160;&#160;RCC_CIR_PLLI2SRDYF</td></tr>
<tr class="separator:ga0605a715817d0c8819463b4bfb7b964b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3c981acb8284f0ca599d9825f5463bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___g_e_t___f_l_a_g.html#gaa3c981acb8284f0ca599d9825f5463bd">LL_RCC_CIR_CSSF</a>&#160;&#160;&#160;RCC_CIR_CSSF</td></tr>
<tr class="separator:gaa3c981acb8284f0ca599d9825f5463bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15b98b8d5c857b7cb86d4a125a3a477b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___g_e_t___f_l_a_g.html#ga15b98b8d5c857b7cb86d4a125a3a477b">LL_RCC_CSR_LPWRRSTF</a>&#160;&#160;&#160;RCC_CSR_LPWRRSTF</td></tr>
<tr class="separator:ga15b98b8d5c857b7cb86d4a125a3a477b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad01b9f469d3985f6b7d3d90efbff524c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___g_e_t___f_l_a_g.html#gad01b9f469d3985f6b7d3d90efbff524c">LL_RCC_CSR_PINRSTF</a>&#160;&#160;&#160;RCC_CSR_PINRSTF</td></tr>
<tr class="separator:gad01b9f469d3985f6b7d3d90efbff524c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4c34964c64a0ea13654c4e9623f979e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___g_e_t___f_l_a_g.html#gab4c34964c64a0ea13654c4e9623f979e">LL_RCC_CSR_PORRSTF</a>&#160;&#160;&#160;RCC_CSR_PORRSTF</td></tr>
<tr class="separator:gab4c34964c64a0ea13654c4e9623f979e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76f16aff84b6188c0178344abd21c51e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___g_e_t___f_l_a_g.html#ga76f16aff84b6188c0178344abd21c51e">LL_RCC_CSR_SFTRSTF</a>&#160;&#160;&#160;RCC_CSR_SFTRSTF</td></tr>
<tr class="separator:ga76f16aff84b6188c0178344abd21c51e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga442850372b77921e8d5988a99f100c90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___g_e_t___f_l_a_g.html#ga442850372b77921e8d5988a99f100c90">LL_RCC_CSR_IWDGRSTF</a>&#160;&#160;&#160;RCC_CSR_IWDGRSTF</td></tr>
<tr class="separator:ga442850372b77921e8d5988a99f100c90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c46eaa5dd3d707822fa4217be4e5da9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___g_e_t___f_l_a_g.html#ga7c46eaa5dd3d707822fa4217be4e5da9">LL_RCC_CSR_WWDGRSTF</a>&#160;&#160;&#160;RCC_CSR_WWDGRSTF</td></tr>
<tr class="separator:ga7c46eaa5dd3d707822fa4217be4e5da9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6261a207b97f22b4a8beafc37d5f2a4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___g_e_t___f_l_a_g.html#ga6261a207b97f22b4a8beafc37d5f2a4a">LL_RCC_CSR_BORRSTF</a>&#160;&#160;&#160;RCC_CSR_BORRSTF</td></tr>
<tr class="separator:ga6261a207b97f22b4a8beafc37d5f2a4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7f04b7da82de821b33b19b27f23a9e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___i_t.html#gab7f04b7da82de821b33b19b27f23a9e1">LL_RCC_CIR_LSIRDYIE</a>&#160;&#160;&#160;RCC_CIR_LSIRDYIE</td></tr>
<tr class="separator:gab7f04b7da82de821b33b19b27f23a9e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99917e409e431004e48fc76edb61630a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___i_t.html#ga99917e409e431004e48fc76edb61630a">LL_RCC_CIR_LSERDYIE</a>&#160;&#160;&#160;RCC_CIR_LSERDYIE</td></tr>
<tr class="separator:ga99917e409e431004e48fc76edb61630a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae89dea5bd46ebb8d66e78aa17309c137"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___i_t.html#gae89dea5bd46ebb8d66e78aa17309c137">LL_RCC_CIR_HSIRDYIE</a>&#160;&#160;&#160;RCC_CIR_HSIRDYIE</td></tr>
<tr class="separator:gae89dea5bd46ebb8d66e78aa17309c137"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga307d75f17ac40fc430126d3369aa96f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___i_t.html#ga307d75f17ac40fc430126d3369aa96f3">LL_RCC_CIR_HSERDYIE</a>&#160;&#160;&#160;RCC_CIR_HSERDYIE</td></tr>
<tr class="separator:ga307d75f17ac40fc430126d3369aa96f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46feb3c953b433ccb21fb8501365f5a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___i_t.html#ga46feb3c953b433ccb21fb8501365f5a8">LL_RCC_CIR_PLLRDYIE</a>&#160;&#160;&#160;RCC_CIR_PLLRDYIE</td></tr>
<tr class="separator:ga46feb3c953b433ccb21fb8501365f5a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a2a945fcf0df83917f3ee0cb06971b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___i_t.html#ga9a2a945fcf0df83917f3ee0cb06971b3">LL_RCC_CIR_PLLI2SRDYIE</a>&#160;&#160;&#160;RCC_CIR_PLLI2SRDYIE</td></tr>
<tr class="separator:ga9a2a945fcf0df83917f3ee0cb06971b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4340558f32a9cd1b5ad4953eef90bf65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___s_y_s___c_l_k_s_o_u_r_c_e.html#ga4340558f32a9cd1b5ad4953eef90bf65">LL_RCC_SYS_CLKSOURCE_HSI</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacbac8bae4f0808b3c3a5185aa10081fb">RCC_CFGR_SW_HSI</a></td></tr>
<tr class="separator:ga4340558f32a9cd1b5ad4953eef90bf65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga311d41bc162d539bd38d745deb878a05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___s_y_s___c_l_k_s_o_u_r_c_e.html#ga311d41bc162d539bd38d745deb878a05">LL_RCC_SYS_CLKSOURCE_HSE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafb563f217242d969f4355d0818fde705">RCC_CFGR_SW_HSE</a></td></tr>
<tr class="separator:ga311d41bc162d539bd38d745deb878a05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9afc95ef42b49164b87663a89312e7ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___s_y_s___c_l_k_s_o_u_r_c_e.html#ga9afc95ef42b49164b87663a89312e7ac">LL_RCC_SYS_CLKSOURCE_PLL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga87389cacb2eaf53730da13a2a33cd487">RCC_CFGR_SW_PLL</a></td></tr>
<tr class="separator:ga9afc95ef42b49164b87663a89312e7ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24710bf1b28cd90bb382687e108f8ed3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___s_y_s___c_l_k_s_o_u_r_c_e___s_t_a_t_u_s.html#ga24710bf1b28cd90bb382687e108f8ed3">LL_RCC_SYS_CLKSOURCE_STATUS_HSI</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6764639cf221e1ebc0b5448dcaed590a">RCC_CFGR_SWS_HSI</a></td></tr>
<tr class="separator:ga24710bf1b28cd90bb382687e108f8ed3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad11a38a680049fd44e212124ca69ead7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___s_y_s___c_l_k_s_o_u_r_c_e___s_t_a_t_u_s.html#gad11a38a680049fd44e212124ca69ead7">LL_RCC_SYS_CLKSOURCE_STATUS_HSE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae09a0202f441c1a43e69c62331d50a08">RCC_CFGR_SWS_HSE</a></td></tr>
<tr class="separator:gad11a38a680049fd44e212124ca69ead7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ce61c433f9dd47b049cde5c48affde8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___s_y_s___c_l_k_s_o_u_r_c_e___s_t_a_t_u_s.html#ga0ce61c433f9dd47b049cde5c48affde8">LL_RCC_SYS_CLKSOURCE_STATUS_PLL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2c67e2279804a83ef24438267d9d4a6c">RCC_CFGR_SWS_PLL</a></td></tr>
<tr class="separator:ga0ce61c433f9dd47b049cde5c48affde8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2822f1b5e4e5823a07b727df599d6209"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___s_y_s_c_l_k___d_i_v.html#ga2822f1b5e4e5823a07b727df599d6209">LL_RCC_SYSCLK_DIV_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2b7d7f29b09a49c31404fc0d44645c84">RCC_CFGR_HPRE_DIV1</a></td></tr>
<tr class="separator:ga2822f1b5e4e5823a07b727df599d6209"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4881c3e70771c5f1d7ab767c2387269"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___s_y_s_c_l_k___d_i_v.html#gac4881c3e70771c5f1d7ab767c2387269">LL_RCC_SYSCLK_DIV_2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa9eeb5e38e53e79b08a4ac438497ebea">RCC_CFGR_HPRE_DIV2</a></td></tr>
<tr class="separator:gac4881c3e70771c5f1d7ab767c2387269"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55bf4a1e422f90d58563fdf6ca9d9080"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___s_y_s_c_l_k___d_i_v.html#ga55bf4a1e422f90d58563fdf6ca9d9080">LL_RCC_SYSCLK_DIV_4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaffe860867ae4b1b6d28473ded1546d91">RCC_CFGR_HPRE_DIV4</a></td></tr>
<tr class="separator:ga55bf4a1e422f90d58563fdf6ca9d9080"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3c29ccf5abd8504a88b1ce9134295ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___s_y_s_c_l_k___d_i_v.html#gae3c29ccf5abd8504a88b1ce9134295ca">LL_RCC_SYSCLK_DIV_8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaca71d6b42bdb83b5ff5320578869a058">RCC_CFGR_HPRE_DIV8</a></td></tr>
<tr class="separator:gae3c29ccf5abd8504a88b1ce9134295ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa1397c2d0f4e72529f16e10d11c8a75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___s_y_s_c_l_k___d_i_v.html#gaaa1397c2d0f4e72529f16e10d11c8a75">LL_RCC_SYSCLK_DIV_16</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3806da4f1afc9e5be0fca001c8c57815">RCC_CFGR_HPRE_DIV16</a></td></tr>
<tr class="separator:gaaa1397c2d0f4e72529f16e10d11c8a75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga585ffbb05508b5740364d60e78e3b224"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___s_y_s_c_l_k___d_i_v.html#ga585ffbb05508b5740364d60e78e3b224">LL_RCC_SYSCLK_DIV_64</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1caeba8dc2b4c0bb11be600e983e3370">RCC_CFGR_HPRE_DIV64</a></td></tr>
<tr class="separator:ga585ffbb05508b5740364d60e78e3b224"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70d7c2bf339a001963e93d062c949bac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___s_y_s_c_l_k___d_i_v.html#ga70d7c2bf339a001963e93d062c949bac">LL_RCC_SYSCLK_DIV_128</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga280da821f0da1bec1f4c0e132ddf8eab">RCC_CFGR_HPRE_DIV128</a></td></tr>
<tr class="separator:ga70d7c2bf339a001963e93d062c949bac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c7c7959a1f7847c7827c65bfcad188f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___s_y_s_c_l_k___d_i_v.html#ga1c7c7959a1f7847c7827c65bfcad188f">LL_RCC_SYSCLK_DIV_256</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga089930cedd5b2cb201e717438f29d25b">RCC_CFGR_HPRE_DIV256</a></td></tr>
<tr class="separator:ga1c7c7959a1f7847c7827c65bfcad188f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f84bdbc7b8f511e6aaff490ac07e713"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___s_y_s_c_l_k___d_i_v.html#ga9f84bdbc7b8f511e6aaff490ac07e713">LL_RCC_SYSCLK_DIV_512</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae5088dcbaefc55d4b6693e9b1e595ed0">RCC_CFGR_HPRE_DIV512</a></td></tr>
<tr class="separator:ga9f84bdbc7b8f511e6aaff490ac07e713"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b5b7c3a43aeda8f90ceb733343cd450"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___a_p_b1___d_i_v.html#ga6b5b7c3a43aeda8f90ceb733343cd450">LL_RCC_APB1_DIV_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac8f6562bb2ecf65055a2f42cbb48ef11">RCC_CFGR_PPRE1_DIV1</a></td></tr>
<tr class="separator:ga6b5b7c3a43aeda8f90ceb733343cd450"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8a57a2f6f86b6c7397d9ac166c16126"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___a_p_b1___d_i_v.html#gad8a57a2f6f86b6c7397d9ac166c16126">LL_RCC_APB1_DIV_2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf832ad6844c907d9bb37c1536defcb0d">RCC_CFGR_PPRE1_DIV2</a></td></tr>
<tr class="separator:gad8a57a2f6f86b6c7397d9ac166c16126"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1169e7d89bd094be53bf94b977f37e16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___a_p_b1___d_i_v.html#ga1169e7d89bd094be53bf94b977f37e16">LL_RCC_APB1_DIV_4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0e340725f46e9462d9b02a079b9fa8ae">RCC_CFGR_PPRE1_DIV4</a></td></tr>
<tr class="separator:ga1169e7d89bd094be53bf94b977f37e16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga299a18aba20c83e0033b8799a2dec357"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___a_p_b1___d_i_v.html#ga299a18aba20c83e0033b8799a2dec357">LL_RCC_APB1_DIV_8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9ddd6d657837e1971bb86e3bf1c15e72">RCC_CFGR_PPRE1_DIV8</a></td></tr>
<tr class="separator:ga299a18aba20c83e0033b8799a2dec357"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03796dedb27006a296938b3023b58b72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___a_p_b1___d_i_v.html#ga03796dedb27006a296938b3023b58b72">LL_RCC_APB1_DIV_16</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5c38ba326bde7c7a18c4f7f2aacf823f">RCC_CFGR_PPRE1_DIV16</a></td></tr>
<tr class="separator:ga03796dedb27006a296938b3023b58b72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7943edb9406cc5267c782e1d8e87dfbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___a_p_b2___d_i_v.html#ga7943edb9406cc5267c782e1d8e87dfbb">LL_RCC_APB2_DIV_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga247aebf1999a38ea07785558d277bb1a">RCC_CFGR_PPRE2_DIV1</a></td></tr>
<tr class="separator:ga7943edb9406cc5267c782e1d8e87dfbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3270a1aab160f79c6e0657583a89c7cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___a_p_b2___d_i_v.html#ga3270a1aab160f79c6e0657583a89c7cf">LL_RCC_APB2_DIV_2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga99d9c91eaad122460d324a71cc939d1b">RCC_CFGR_PPRE2_DIV2</a></td></tr>
<tr class="separator:ga3270a1aab160f79c6e0657583a89c7cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0deb2648c11fde50a6eec21a30a9da2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___a_p_b2___d_i_v.html#gae0deb2648c11fde50a6eec21a30a9da2">LL_RCC_APB2_DIV_4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4340fc3fc52eca36eb302959fbecb715">RCC_CFGR_PPRE2_DIV4</a></td></tr>
<tr class="separator:gae0deb2648c11fde50a6eec21a30a9da2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f03b4b4266803f12f764f7c7ee0e3e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___a_p_b2___d_i_v.html#ga1f03b4b4266803f12f764f7c7ee0e3e4">LL_RCC_APB2_DIV_8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga412b382a1134e0ee5614e0f4bcf97552">RCC_CFGR_PPRE2_DIV8</a></td></tr>
<tr class="separator:ga1f03b4b4266803f12f764f7c7ee0e3e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga499303a545fd5e63d349ab83a126b2ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___a_p_b2___d_i_v.html#ga499303a545fd5e63d349ab83a126b2ba">LL_RCC_APB2_DIV_16</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaece3ee58d4138f7452733bfa1ad37eb9">RCC_CFGR_PPRE2_DIV16</a></td></tr>
<tr class="separator:ga499303a545fd5e63d349ab83a126b2ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8550bb95b1ec23ba2d9f0812dafb4a81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___m_c_ox_s_o_u_r_c_e.html#ga8550bb95b1ec23ba2d9f0812dafb4a81">LL_RCC_MCO1SOURCE_HSI</a>&#160;&#160;&#160;(uint32_t)(RCC_CFGR_MCO1|0x00000000U)</td></tr>
<tr class="separator:ga8550bb95b1ec23ba2d9f0812dafb4a81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga766a5226b5f104807979e97bac7cf562"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___m_c_ox_s_o_u_r_c_e.html#ga766a5226b5f104807979e97bac7cf562">LL_RCC_MCO1SOURCE_LSE</a>&#160;&#160;&#160;(uint32_t)(RCC_CFGR_MCO1|(<a class="el" href="group___peripheral___registers___bits___definition.html#gafe73b3ad484eeecfa1556021677ecf4a">RCC_CFGR_MCO1_0</a> &gt;&gt; 16U))</td></tr>
<tr class="separator:ga766a5226b5f104807979e97bac7cf562"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1817b6d43b59f4748197a282155ab748"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___m_c_ox_s_o_u_r_c_e.html#ga1817b6d43b59f4748197a282155ab748">LL_RCC_MCO1SOURCE_HSE</a>&#160;&#160;&#160;(uint32_t)(RCC_CFGR_MCO1|(<a class="el" href="group___peripheral___registers___bits___definition.html#ga1c7e8d1da534f052ce835f06227a9b7a">RCC_CFGR_MCO1_1</a> &gt;&gt; 16U))</td></tr>
<tr class="separator:ga1817b6d43b59f4748197a282155ab748"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab309a28b7b2e43e73d42be0252e14f21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___m_c_ox_s_o_u_r_c_e.html#gab309a28b7b2e43e73d42be0252e14f21">LL_RCC_MCO1SOURCE_PLLCLK</a>&#160;&#160;&#160;(uint32_t)(RCC_CFGR_MCO1|((<a class="el" href="group___peripheral___registers___bits___definition.html#ga1c7e8d1da534f052ce835f06227a9b7a">RCC_CFGR_MCO1_1</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gafe73b3ad484eeecfa1556021677ecf4a">RCC_CFGR_MCO1_0</a>) &gt;&gt; 16U))</td></tr>
<tr class="separator:gab309a28b7b2e43e73d42be0252e14f21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80f8cd43b099eec5d574930b09a1e760"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___m_c_ox_s_o_u_r_c_e.html#ga80f8cd43b099eec5d574930b09a1e760">LL_RCC_MCO2SOURCE_SYSCLK</a>&#160;&#160;&#160;(uint32_t)(RCC_CFGR_MCO2|0x00000000U)</td></tr>
<tr class="separator:ga80f8cd43b099eec5d574930b09a1e760"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga989439f22c1b1da11c906f7a105b9d92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___m_c_ox_s_o_u_r_c_e.html#ga989439f22c1b1da11c906f7a105b9d92">LL_RCC_MCO2SOURCE_PLLI2S</a>&#160;&#160;&#160;(uint32_t)(RCC_CFGR_MCO2|(<a class="el" href="group___peripheral___registers___bits___definition.html#ga203156a3f57e2c4498999c7901e0defd">RCC_CFGR_MCO2_0</a> &gt;&gt; 16U))</td></tr>
<tr class="separator:ga989439f22c1b1da11c906f7a105b9d92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad41ed8637a456c44bbe43027aa691546"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___m_c_ox_s_o_u_r_c_e.html#gad41ed8637a456c44bbe43027aa691546">LL_RCC_MCO2SOURCE_HSE</a>&#160;&#160;&#160;(uint32_t)(RCC_CFGR_MCO2|(<a class="el" href="group___peripheral___registers___bits___definition.html#ga2fdba9682ff474255248f84e6851932a">RCC_CFGR_MCO2_1</a> &gt;&gt; 16U))</td></tr>
<tr class="separator:gad41ed8637a456c44bbe43027aa691546"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfe166118696bb5d9616a9afa9ec150a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___m_c_ox_s_o_u_r_c_e.html#gacfe166118696bb5d9616a9afa9ec150a">LL_RCC_MCO2SOURCE_PLLCLK</a>&#160;&#160;&#160;(uint32_t)(RCC_CFGR_MCO2|((<a class="el" href="group___peripheral___registers___bits___definition.html#ga2fdba9682ff474255248f84e6851932a">RCC_CFGR_MCO2_1</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga203156a3f57e2c4498999c7901e0defd">RCC_CFGR_MCO2_0</a>) &gt;&gt; 16U))</td></tr>
<tr class="separator:gacfe166118696bb5d9616a9afa9ec150a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86260616d43262526712774c1296e4fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___m_c_ox___d_i_v.html#ga86260616d43262526712774c1296e4fc">LL_RCC_MCO1_DIV_1</a>&#160;&#160;&#160;(uint32_t)(RCC_CFGR_MCO1PRE|0x00000000U)</td></tr>
<tr class="separator:ga86260616d43262526712774c1296e4fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa622c2788270f0797d7909fb67417e6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___m_c_ox___d_i_v.html#gaa622c2788270f0797d7909fb67417e6f">LL_RCC_MCO1_DIV_2</a>&#160;&#160;&#160;(uint32_t)(RCC_CFGR_MCO1PRE|(<a class="el" href="group___peripheral___registers___bits___definition.html#ga11e1d10d1b55e0d88d24212ea2c8ba6e">RCC_CFGR_MCO1PRE_2</a> &gt;&gt; 16U))</td></tr>
<tr class="separator:gaa622c2788270f0797d7909fb67417e6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab037b1885afef727802c0cac8b20bc05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___m_c_ox___d_i_v.html#gab037b1885afef727802c0cac8b20bc05">LL_RCC_MCO1_DIV_3</a>&#160;&#160;&#160;(uint32_t)(RCC_CFGR_MCO1PRE|((<a class="el" href="group___peripheral___registers___bits___definition.html#ga11e1d10d1b55e0d88d24212ea2c8ba6e">RCC_CFGR_MCO1PRE_2</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gac8007a9d6ee3fd88912aaf290746ae0e">RCC_CFGR_MCO1PRE_0</a>) &gt;&gt; 16U))</td></tr>
<tr class="separator:gab037b1885afef727802c0cac8b20bc05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4955433175aa1a1c3dd2560fcfa04e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___m_c_ox___d_i_v.html#gad4955433175aa1a1c3dd2560fcfa04e9">LL_RCC_MCO1_DIV_4</a>&#160;&#160;&#160;(uint32_t)(RCC_CFGR_MCO1PRE|((<a class="el" href="group___peripheral___registers___bits___definition.html#ga11e1d10d1b55e0d88d24212ea2c8ba6e">RCC_CFGR_MCO1PRE_2</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gaaf7c1280f61d56b4897f9c876987e092">RCC_CFGR_MCO1PRE_1</a>) &gt;&gt; 16U))</td></tr>
<tr class="separator:gad4955433175aa1a1c3dd2560fcfa04e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99d3501f5f7ad5d2f096fed7f5e886cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___m_c_ox___d_i_v.html#ga99d3501f5f7ad5d2f096fed7f5e886cc">LL_RCC_MCO1_DIV_5</a>&#160;&#160;&#160;(uint32_t)(RCC_CFGR_MCO1PRE|(RCC_CFGR_MCO1PRE &gt;&gt; 16U))</td></tr>
<tr class="separator:ga99d3501f5f7ad5d2f096fed7f5e886cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7df44dc64c25801c790e3dbffaef40f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___m_c_ox___d_i_v.html#ga7df44dc64c25801c790e3dbffaef40f0">LL_RCC_MCO2_DIV_1</a>&#160;&#160;&#160;(uint32_t)(RCC_CFGR_MCO2PRE|0x00000000U)</td></tr>
<tr class="separator:ga7df44dc64c25801c790e3dbffaef40f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16a5a13ce7e96d9ff5d4062a85582e65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___m_c_ox___d_i_v.html#ga16a5a13ce7e96d9ff5d4062a85582e65">LL_RCC_MCO2_DIV_2</a>&#160;&#160;&#160;(uint32_t)(RCC_CFGR_MCO2PRE|(<a class="el" href="group___peripheral___registers___bits___definition.html#gac8773dfae91e6576d490fbee4aa2a639">RCC_CFGR_MCO2PRE_2</a> &gt;&gt; 16U))</td></tr>
<tr class="separator:ga16a5a13ce7e96d9ff5d4062a85582e65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b8eaa27cccaffb04b8df3f1786f99ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___m_c_ox___d_i_v.html#ga5b8eaa27cccaffb04b8df3f1786f99ff">LL_RCC_MCO2_DIV_3</a>&#160;&#160;&#160;(uint32_t)(RCC_CFGR_MCO2PRE|((<a class="el" href="group___peripheral___registers___bits___definition.html#gac8773dfae91e6576d490fbee4aa2a639">RCC_CFGR_MCO2PRE_2</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga83dfcd5a1ce89869c82723f7eb9223ed">RCC_CFGR_MCO2PRE_0</a>) &gt;&gt; 16U))</td></tr>
<tr class="separator:ga5b8eaa27cccaffb04b8df3f1786f99ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f7e3c4a64251dcc7ba11d8523a3ed17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___m_c_ox___d_i_v.html#ga2f7e3c4a64251dcc7ba11d8523a3ed17">LL_RCC_MCO2_DIV_4</a>&#160;&#160;&#160;(uint32_t)(RCC_CFGR_MCO2PRE|((<a class="el" href="group___peripheral___registers___bits___definition.html#gac8773dfae91e6576d490fbee4aa2a639">RCC_CFGR_MCO2PRE_2</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga0e8d7cb746efc7511fa97ddfef2df793">RCC_CFGR_MCO2PRE_1</a>) &gt;&gt; 16U))</td></tr>
<tr class="separator:ga2f7e3c4a64251dcc7ba11d8523a3ed17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0f7dbb8c30a062298fe060319fac4d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___m_c_ox___d_i_v.html#gab0f7dbb8c30a062298fe060319fac4d6">LL_RCC_MCO2_DIV_5</a>&#160;&#160;&#160;(uint32_t)(RCC_CFGR_MCO2PRE|(RCC_CFGR_MCO2PRE &gt;&gt; 16U))</td></tr>
<tr class="separator:gab0f7dbb8c30a062298fe060319fac4d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccf28d1a372b02ee7a01b4f97b295809"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___r_t_c___h_s_e_d_i_v.html#gaccf28d1a372b02ee7a01b4f97b295809">LL_RCC_RTC_NOCLOCK</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:gaccf28d1a372b02ee7a01b4f97b295809"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga191066ba964bf09690a2f1426df26a53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___r_t_c___h_s_e_d_i_v.html#ga191066ba964bf09690a2f1426df26a53">LL_RCC_RTC_HSE_DIV_2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1191ba4a2e089f9921d77be57394dec4">RCC_CFGR_RTCPRE_1</a></td></tr>
<tr class="separator:ga191066ba964bf09690a2f1426df26a53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5f08796f617860ef904e3864f8ccaae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___r_t_c___h_s_e_d_i_v.html#gae5f08796f617860ef904e3864f8ccaae">LL_RCC_RTC_HSE_DIV_3</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga1191ba4a2e089f9921d77be57394dec4">RCC_CFGR_RTCPRE_1</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga702f887571365eeb42d74b9b9cc6fe0d">RCC_CFGR_RTCPRE_0</a>)</td></tr>
<tr class="separator:gae5f08796f617860ef904e3864f8ccaae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a3261ce5644485afba9cd342fec6b11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___r_t_c___h_s_e_d_i_v.html#ga9a3261ce5644485afba9cd342fec6b11">LL_RCC_RTC_HSE_DIV_4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae62885f29418cc83a57964fe631282cb">RCC_CFGR_RTCPRE_2</a></td></tr>
<tr class="separator:ga9a3261ce5644485afba9cd342fec6b11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39412148c88d6a05a29989dff136382d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___r_t_c___h_s_e_d_i_v.html#ga39412148c88d6a05a29989dff136382d">LL_RCC_RTC_HSE_DIV_5</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gae62885f29418cc83a57964fe631282cb">RCC_CFGR_RTCPRE_2</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga702f887571365eeb42d74b9b9cc6fe0d">RCC_CFGR_RTCPRE_0</a>)</td></tr>
<tr class="separator:ga39412148c88d6a05a29989dff136382d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga652d7090ab26dbc574664c9d6fa60e1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___r_t_c___h_s_e_d_i_v.html#ga652d7090ab26dbc574664c9d6fa60e1a">LL_RCC_RTC_HSE_DIV_6</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gae62885f29418cc83a57964fe631282cb">RCC_CFGR_RTCPRE_2</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga1191ba4a2e089f9921d77be57394dec4">RCC_CFGR_RTCPRE_1</a>)</td></tr>
<tr class="separator:ga652d7090ab26dbc574664c9d6fa60e1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68a13e3f005f4c237085883f0fb0c8d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___r_t_c___h_s_e_d_i_v.html#ga68a13e3f005f4c237085883f0fb0c8d1">LL_RCC_RTC_HSE_DIV_7</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gae62885f29418cc83a57964fe631282cb">RCC_CFGR_RTCPRE_2</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga1191ba4a2e089f9921d77be57394dec4">RCC_CFGR_RTCPRE_1</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga702f887571365eeb42d74b9b9cc6fe0d">RCC_CFGR_RTCPRE_0</a>)</td></tr>
<tr class="separator:ga68a13e3f005f4c237085883f0fb0c8d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24ee91ba8a60a5d9958b5bb1856dcaec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___r_t_c___h_s_e_d_i_v.html#ga24ee91ba8a60a5d9958b5bb1856dcaec">LL_RCC_RTC_HSE_DIV_8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9c703b8d9827f58e7ea783c6a9b74e41">RCC_CFGR_RTCPRE_3</a></td></tr>
<tr class="separator:ga24ee91ba8a60a5d9958b5bb1856dcaec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a64a90af43f6af59ce88e599cc5d8c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___r_t_c___h_s_e_d_i_v.html#ga2a64a90af43f6af59ce88e599cc5d8c6">LL_RCC_RTC_HSE_DIV_9</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga9c703b8d9827f58e7ea783c6a9b74e41">RCC_CFGR_RTCPRE_3</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga702f887571365eeb42d74b9b9cc6fe0d">RCC_CFGR_RTCPRE_0</a>)</td></tr>
<tr class="separator:ga2a64a90af43f6af59ce88e599cc5d8c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b8fe9beb0937ee0e78ab2588ac0e89d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___r_t_c___h_s_e_d_i_v.html#ga4b8fe9beb0937ee0e78ab2588ac0e89d">LL_RCC_RTC_HSE_DIV_10</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga9c703b8d9827f58e7ea783c6a9b74e41">RCC_CFGR_RTCPRE_3</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga1191ba4a2e089f9921d77be57394dec4">RCC_CFGR_RTCPRE_1</a>)</td></tr>
<tr class="separator:ga4b8fe9beb0937ee0e78ab2588ac0e89d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d48e530ccf9ecdc52492b634d88bf55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___r_t_c___h_s_e_d_i_v.html#ga1d48e530ccf9ecdc52492b634d88bf55">LL_RCC_RTC_HSE_DIV_11</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga9c703b8d9827f58e7ea783c6a9b74e41">RCC_CFGR_RTCPRE_3</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga1191ba4a2e089f9921d77be57394dec4">RCC_CFGR_RTCPRE_1</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga702f887571365eeb42d74b9b9cc6fe0d">RCC_CFGR_RTCPRE_0</a>)</td></tr>
<tr class="separator:ga1d48e530ccf9ecdc52492b634d88bf55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b6bb2b2d57b2f71a4524683ab5aa7fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___r_t_c___h_s_e_d_i_v.html#ga4b6bb2b2d57b2f71a4524683ab5aa7fd">LL_RCC_RTC_HSE_DIV_12</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga9c703b8d9827f58e7ea783c6a9b74e41">RCC_CFGR_RTCPRE_3</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gae62885f29418cc83a57964fe631282cb">RCC_CFGR_RTCPRE_2</a>)</td></tr>
<tr class="separator:ga4b6bb2b2d57b2f71a4524683ab5aa7fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d2be0e64ca2ccec27fdf76d44df89d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___r_t_c___h_s_e_d_i_v.html#ga2d2be0e64ca2ccec27fdf76d44df89d2">LL_RCC_RTC_HSE_DIV_13</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga9c703b8d9827f58e7ea783c6a9b74e41">RCC_CFGR_RTCPRE_3</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gae62885f29418cc83a57964fe631282cb">RCC_CFGR_RTCPRE_2</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga702f887571365eeb42d74b9b9cc6fe0d">RCC_CFGR_RTCPRE_0</a>)</td></tr>
<tr class="separator:ga2d2be0e64ca2ccec27fdf76d44df89d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b9726f43b941197c7e040df9a7fc6d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___r_t_c___h_s_e_d_i_v.html#ga2b9726f43b941197c7e040df9a7fc6d9">LL_RCC_RTC_HSE_DIV_14</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga9c703b8d9827f58e7ea783c6a9b74e41">RCC_CFGR_RTCPRE_3</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gae62885f29418cc83a57964fe631282cb">RCC_CFGR_RTCPRE_2</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga1191ba4a2e089f9921d77be57394dec4">RCC_CFGR_RTCPRE_1</a>)</td></tr>
<tr class="separator:ga2b9726f43b941197c7e040df9a7fc6d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb36e73e43906d0f84588fad2e361761"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___r_t_c___h_s_e_d_i_v.html#gadb36e73e43906d0f84588fad2e361761">LL_RCC_RTC_HSE_DIV_15</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga9c703b8d9827f58e7ea783c6a9b74e41">RCC_CFGR_RTCPRE_3</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gae62885f29418cc83a57964fe631282cb">RCC_CFGR_RTCPRE_2</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga1191ba4a2e089f9921d77be57394dec4">RCC_CFGR_RTCPRE_1</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga702f887571365eeb42d74b9b9cc6fe0d">RCC_CFGR_RTCPRE_0</a>)</td></tr>
<tr class="separator:gadb36e73e43906d0f84588fad2e361761"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaece6033b7e54e53f60f939735a65558b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___r_t_c___h_s_e_d_i_v.html#gaece6033b7e54e53f60f939735a65558b">LL_RCC_RTC_HSE_DIV_16</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga02b93e5154259a1a201bbb9c9b903c0a">RCC_CFGR_RTCPRE_4</a></td></tr>
<tr class="separator:gaece6033b7e54e53f60f939735a65558b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b14079b3cf195a694dfff9614d11541"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___r_t_c___h_s_e_d_i_v.html#ga3b14079b3cf195a694dfff9614d11541">LL_RCC_RTC_HSE_DIV_17</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga02b93e5154259a1a201bbb9c9b903c0a">RCC_CFGR_RTCPRE_4</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga702f887571365eeb42d74b9b9cc6fe0d">RCC_CFGR_RTCPRE_0</a>)</td></tr>
<tr class="separator:ga3b14079b3cf195a694dfff9614d11541"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c122c34ff0e631aab8af1d4bcd94078"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___r_t_c___h_s_e_d_i_v.html#ga3c122c34ff0e631aab8af1d4bcd94078">LL_RCC_RTC_HSE_DIV_18</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga02b93e5154259a1a201bbb9c9b903c0a">RCC_CFGR_RTCPRE_4</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga1191ba4a2e089f9921d77be57394dec4">RCC_CFGR_RTCPRE_1</a>)</td></tr>
<tr class="separator:ga3c122c34ff0e631aab8af1d4bcd94078"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ab55dc23e7d355d62433d197883cd70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___r_t_c___h_s_e_d_i_v.html#ga1ab55dc23e7d355d62433d197883cd70">LL_RCC_RTC_HSE_DIV_19</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga02b93e5154259a1a201bbb9c9b903c0a">RCC_CFGR_RTCPRE_4</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga1191ba4a2e089f9921d77be57394dec4">RCC_CFGR_RTCPRE_1</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga702f887571365eeb42d74b9b9cc6fe0d">RCC_CFGR_RTCPRE_0</a>)</td></tr>
<tr class="separator:ga1ab55dc23e7d355d62433d197883cd70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c24ce23ac9a2907854c75df5c4e590f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___r_t_c___h_s_e_d_i_v.html#ga8c24ce23ac9a2907854c75df5c4e590f">LL_RCC_RTC_HSE_DIV_20</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga02b93e5154259a1a201bbb9c9b903c0a">RCC_CFGR_RTCPRE_4</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gae62885f29418cc83a57964fe631282cb">RCC_CFGR_RTCPRE_2</a>)</td></tr>
<tr class="separator:ga8c24ce23ac9a2907854c75df5c4e590f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72c59371cd4af8e05416b39a144a817b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___r_t_c___h_s_e_d_i_v.html#ga72c59371cd4af8e05416b39a144a817b">LL_RCC_RTC_HSE_DIV_21</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga02b93e5154259a1a201bbb9c9b903c0a">RCC_CFGR_RTCPRE_4</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gae62885f29418cc83a57964fe631282cb">RCC_CFGR_RTCPRE_2</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga702f887571365eeb42d74b9b9cc6fe0d">RCC_CFGR_RTCPRE_0</a>)</td></tr>
<tr class="separator:ga72c59371cd4af8e05416b39a144a817b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fe5f6d9ee5e65a56766202262b38e5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___r_t_c___h_s_e_d_i_v.html#ga8fe5f6d9ee5e65a56766202262b38e5f">LL_RCC_RTC_HSE_DIV_22</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga02b93e5154259a1a201bbb9c9b903c0a">RCC_CFGR_RTCPRE_4</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gae62885f29418cc83a57964fe631282cb">RCC_CFGR_RTCPRE_2</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga1191ba4a2e089f9921d77be57394dec4">RCC_CFGR_RTCPRE_1</a>)</td></tr>
<tr class="separator:ga8fe5f6d9ee5e65a56766202262b38e5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5122f0915a4e9dcecc97cde40c832b65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___r_t_c___h_s_e_d_i_v.html#ga5122f0915a4e9dcecc97cde40c832b65">LL_RCC_RTC_HSE_DIV_23</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga02b93e5154259a1a201bbb9c9b903c0a">RCC_CFGR_RTCPRE_4</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gae62885f29418cc83a57964fe631282cb">RCC_CFGR_RTCPRE_2</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga1191ba4a2e089f9921d77be57394dec4">RCC_CFGR_RTCPRE_1</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga702f887571365eeb42d74b9b9cc6fe0d">RCC_CFGR_RTCPRE_0</a>)</td></tr>
<tr class="separator:ga5122f0915a4e9dcecc97cde40c832b65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0c09260ad1409f0c8996ff1818b0170"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___r_t_c___h_s_e_d_i_v.html#gaf0c09260ad1409f0c8996ff1818b0170">LL_RCC_RTC_HSE_DIV_24</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga02b93e5154259a1a201bbb9c9b903c0a">RCC_CFGR_RTCPRE_4</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga9c703b8d9827f58e7ea783c6a9b74e41">RCC_CFGR_RTCPRE_3</a>)</td></tr>
<tr class="separator:gaf0c09260ad1409f0c8996ff1818b0170"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72c7f530a344e6d12b9a59b76a2cf0ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___r_t_c___h_s_e_d_i_v.html#ga72c7f530a344e6d12b9a59b76a2cf0ef">LL_RCC_RTC_HSE_DIV_25</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga02b93e5154259a1a201bbb9c9b903c0a">RCC_CFGR_RTCPRE_4</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga9c703b8d9827f58e7ea783c6a9b74e41">RCC_CFGR_RTCPRE_3</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga702f887571365eeb42d74b9b9cc6fe0d">RCC_CFGR_RTCPRE_0</a>)</td></tr>
<tr class="separator:ga72c7f530a344e6d12b9a59b76a2cf0ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacaa745a234b71ec05cb556fb7e6d9a04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___r_t_c___h_s_e_d_i_v.html#gacaa745a234b71ec05cb556fb7e6d9a04">LL_RCC_RTC_HSE_DIV_26</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga02b93e5154259a1a201bbb9c9b903c0a">RCC_CFGR_RTCPRE_4</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga9c703b8d9827f58e7ea783c6a9b74e41">RCC_CFGR_RTCPRE_3</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga1191ba4a2e089f9921d77be57394dec4">RCC_CFGR_RTCPRE_1</a>)</td></tr>
<tr class="separator:gacaa745a234b71ec05cb556fb7e6d9a04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4189431c5ed01c514a1632131357170d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___r_t_c___h_s_e_d_i_v.html#ga4189431c5ed01c514a1632131357170d">LL_RCC_RTC_HSE_DIV_27</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga02b93e5154259a1a201bbb9c9b903c0a">RCC_CFGR_RTCPRE_4</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga9c703b8d9827f58e7ea783c6a9b74e41">RCC_CFGR_RTCPRE_3</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga1191ba4a2e089f9921d77be57394dec4">RCC_CFGR_RTCPRE_1</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga702f887571365eeb42d74b9b9cc6fe0d">RCC_CFGR_RTCPRE_0</a>)</td></tr>
<tr class="separator:ga4189431c5ed01c514a1632131357170d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab69e6ef817ade14318660cf1fe454896"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___r_t_c___h_s_e_d_i_v.html#gab69e6ef817ade14318660cf1fe454896">LL_RCC_RTC_HSE_DIV_28</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga02b93e5154259a1a201bbb9c9b903c0a">RCC_CFGR_RTCPRE_4</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga9c703b8d9827f58e7ea783c6a9b74e41">RCC_CFGR_RTCPRE_3</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gae62885f29418cc83a57964fe631282cb">RCC_CFGR_RTCPRE_2</a>)</td></tr>
<tr class="separator:gab69e6ef817ade14318660cf1fe454896"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga943debce1a88f2c82d4734dab530491e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___r_t_c___h_s_e_d_i_v.html#ga943debce1a88f2c82d4734dab530491e">LL_RCC_RTC_HSE_DIV_29</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga02b93e5154259a1a201bbb9c9b903c0a">RCC_CFGR_RTCPRE_4</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga9c703b8d9827f58e7ea783c6a9b74e41">RCC_CFGR_RTCPRE_3</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gae62885f29418cc83a57964fe631282cb">RCC_CFGR_RTCPRE_2</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga702f887571365eeb42d74b9b9cc6fe0d">RCC_CFGR_RTCPRE_0</a>)</td></tr>
<tr class="separator:ga943debce1a88f2c82d4734dab530491e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad24b2846961a3c3a18800bef65db732d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___r_t_c___h_s_e_d_i_v.html#gad24b2846961a3c3a18800bef65db732d">LL_RCC_RTC_HSE_DIV_30</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga02b93e5154259a1a201bbb9c9b903c0a">RCC_CFGR_RTCPRE_4</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga9c703b8d9827f58e7ea783c6a9b74e41">RCC_CFGR_RTCPRE_3</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gae62885f29418cc83a57964fe631282cb">RCC_CFGR_RTCPRE_2</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga1191ba4a2e089f9921d77be57394dec4">RCC_CFGR_RTCPRE_1</a>)</td></tr>
<tr class="separator:gad24b2846961a3c3a18800bef65db732d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f66b6e15e4ab3aa3d2289fe1e6df113"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___r_t_c___h_s_e_d_i_v.html#ga6f66b6e15e4ab3aa3d2289fe1e6df113">LL_RCC_RTC_HSE_DIV_31</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga02b93e5154259a1a201bbb9c9b903c0a">RCC_CFGR_RTCPRE_4</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga9c703b8d9827f58e7ea783c6a9b74e41">RCC_CFGR_RTCPRE_3</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gae62885f29418cc83a57964fe631282cb">RCC_CFGR_RTCPRE_2</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga1191ba4a2e089f9921d77be57394dec4">RCC_CFGR_RTCPRE_1</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga702f887571365eeb42d74b9b9cc6fe0d">RCC_CFGR_RTCPRE_0</a>)</td></tr>
<tr class="separator:ga6f66b6e15e4ab3aa3d2289fe1e6df113"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebbd9894910ca9762034c57b3af81f55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___i2_s1___c_l_k_s_o_u_r_c_e.html#gaebbd9894910ca9762034c57b3af81f55">LL_RCC_I2S1_CLKSOURCE_PLLI2S</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:gaebbd9894910ca9762034c57b3af81f55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e80c0ba6bea9e566300592807a66995"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___i2_s1___c_l_k_s_o_u_r_c_e.html#ga9e80c0ba6bea9e566300592807a66995">LL_RCC_I2S1_CLKSOURCE_PIN</a>&#160;&#160;&#160;RCC_CFGR_I2SSRC</td></tr>
<tr class="separator:ga9e80c0ba6bea9e566300592807a66995"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9822dbd14dd0902146f906da6174a925"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___s_d_i_ox.html#ga9822dbd14dd0902146f906da6174a925">LL_RCC_SDIO_CLKSOURCE</a>&#160;&#160;&#160;RCC_PLLCFGR_PLLQ</td></tr>
<tr class="separator:ga9822dbd14dd0902146f906da6174a925"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25d005ab85fc2bacd3809c2b7088666d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___u_s_b.html#ga25d005ab85fc2bacd3809c2b7088666d">LL_RCC_USB_CLKSOURCE</a>&#160;&#160;&#160;RCC_PLLCFGR_PLLQ</td></tr>
<tr class="separator:ga25d005ab85fc2bacd3809c2b7088666d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9b2e6ccf8aed4429457ee93dd01a6ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___i2_s1.html#gae9b2e6ccf8aed4429457ee93dd01a6ed">LL_RCC_I2S1_CLKSOURCE</a>&#160;&#160;&#160;RCC_CFGR_I2SSRC</td></tr>
<tr class="separator:gae9b2e6ccf8aed4429457ee93dd01a6ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5231fb190792c1c832cb7ad07ab8a7da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___r_t_c___c_l_k_s_o_u_r_c_e.html#ga5231fb190792c1c832cb7ad07ab8a7da">LL_RCC_RTC_CLKSOURCE_NONE</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga5231fb190792c1c832cb7ad07ab8a7da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e641ca38144e8364554ce6a6aa5b4cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___r_t_c___c_l_k_s_o_u_r_c_e.html#ga4e641ca38144e8364554ce6a6aa5b4cf">LL_RCC_RTC_CLKSOURCE_LSE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6701d58e40e4c16e9be49436fcbe23d0">RCC_BDCR_RTCSEL_0</a></td></tr>
<tr class="separator:ga4e641ca38144e8364554ce6a6aa5b4cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8f4b2bff521954b051e908a6cf7d0d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___r_t_c___c_l_k_s_o_u_r_c_e.html#gad8f4b2bff521954b051e908a6cf7d0d6">LL_RCC_RTC_CLKSOURCE_LSI</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaac4e378027f3293ec520ed6d18c633f4">RCC_BDCR_RTCSEL_1</a></td></tr>
<tr class="separator:gad8f4b2bff521954b051e908a6cf7d0d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d540a2b42eccef97a7ec9555b856b6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___r_t_c___c_l_k_s_o_u_r_c_e.html#ga6d540a2b42eccef97a7ec9555b856b6b">LL_RCC_RTC_CLKSOURCE_HSE</a>&#160;&#160;&#160;RCC_BDCR_RTCSEL</td></tr>
<tr class="separator:ga6d540a2b42eccef97a7ec9555b856b6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b5d7db3eb7e47ea1d9f27418e2d2523"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___t_i_m___c_l_k_p_r_e_s_c_a_l_e_r.html#ga4b5d7db3eb7e47ea1d9f27418e2d2523">LL_RCC_TIM_PRESCALER_TWICE</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga4b5d7db3eb7e47ea1d9f27418e2d2523"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae296396a97a8bd1d79ea3a8ae9e2d78a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___t_i_m___c_l_k_p_r_e_s_c_a_l_e_r.html#gae296396a97a8bd1d79ea3a8ae9e2d78a">LL_RCC_TIM_PRESCALER_FOUR_TIMES</a>&#160;&#160;&#160;RCC_DCKCFGR_TIMPRE</td></tr>
<tr class="separator:gae296396a97a8bd1d79ea3a8ae9e2d78a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga709a71b78d39545b3eb3fcbf0cb72ff8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_s_o_u_r_c_e.html#ga709a71b78d39545b3eb3fcbf0cb72ff8">LL_RCC_PLLSOURCE_HSI</a>&#160;&#160;&#160;RCC_PLLCFGR_PLLSRC_HSI</td></tr>
<tr class="separator:ga709a71b78d39545b3eb3fcbf0cb72ff8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1016d09eeee6f436b77fc117a9c67ffb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_s_o_u_r_c_e.html#ga1016d09eeee6f436b77fc117a9c67ffb">LL_RCC_PLLSOURCE_HSE</a>&#160;&#160;&#160;RCC_PLLCFGR_PLLSRC_HSE</td></tr>
<tr class="separator:ga1016d09eeee6f436b77fc117a9c67ffb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac24f9fd7bd4b98cfd66e6439d8ea6468"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gac24f9fd7bd4b98cfd66e6439d8ea6468">LL_RCC_PLLM_DIV_2</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga84ae6e7405926717249a9852acda1f10">RCC_PLLCFGR_PLLM_1</a>)</td></tr>
<tr class="separator:gac24f9fd7bd4b98cfd66e6439d8ea6468"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84c779907aef2a45b744187bfaa5a7ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga84c779907aef2a45b744187bfaa5a7ac">LL_RCC_PLLM_DIV_3</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga84ae6e7405926717249a9852acda1f10">RCC_PLLCFGR_PLLM_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga813e3d6b41b4338ae5aea47a2bdbab01">RCC_PLLCFGR_PLLM_0</a>)</td></tr>
<tr class="separator:ga84c779907aef2a45b744187bfaa5a7ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c370c08ce98f8025cc122d3453ba72e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga0c370c08ce98f8025cc122d3453ba72e">LL_RCC_PLLM_DIV_4</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga989f5ea1ac0275a2c15bf09408c8a4c6">RCC_PLLCFGR_PLLM_2</a>)</td></tr>
<tr class="separator:ga0c370c08ce98f8025cc122d3453ba72e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2bc0d39cf3bf69c75be87bf94c68fb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gad2bc0d39cf3bf69c75be87bf94c68fb9">LL_RCC_PLLM_DIV_5</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga989f5ea1ac0275a2c15bf09408c8a4c6">RCC_PLLCFGR_PLLM_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga813e3d6b41b4338ae5aea47a2bdbab01">RCC_PLLCFGR_PLLM_0</a>)</td></tr>
<tr class="separator:gad2bc0d39cf3bf69c75be87bf94c68fb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29223ad8f6ab1fbcda8cc303b4d22f37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga29223ad8f6ab1fbcda8cc303b4d22f37">LL_RCC_PLLM_DIV_6</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga989f5ea1ac0275a2c15bf09408c8a4c6">RCC_PLLCFGR_PLLM_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga84ae6e7405926717249a9852acda1f10">RCC_PLLCFGR_PLLM_1</a>)</td></tr>
<tr class="separator:ga29223ad8f6ab1fbcda8cc303b4d22f37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7d3200118b71984e365f868a9ecf4fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gaf7d3200118b71984e365f868a9ecf4fe">LL_RCC_PLLM_DIV_7</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga989f5ea1ac0275a2c15bf09408c8a4c6">RCC_PLLCFGR_PLLM_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga84ae6e7405926717249a9852acda1f10">RCC_PLLCFGR_PLLM_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga813e3d6b41b4338ae5aea47a2bdbab01">RCC_PLLCFGR_PLLM_0</a>)</td></tr>
<tr class="separator:gaf7d3200118b71984e365f868a9ecf4fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc20d37373e295e42048a50f71f5d337"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gacc20d37373e295e42048a50f71f5d337">LL_RCC_PLLM_DIV_8</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga9cdeab6a08889692656228ab1186e28c">RCC_PLLCFGR_PLLM_3</a>)</td></tr>
<tr class="separator:gacc20d37373e295e42048a50f71f5d337"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa13233eefc6d1f17cc8e7c9093362026"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gaa13233eefc6d1f17cc8e7c9093362026">LL_RCC_PLLM_DIV_9</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga9cdeab6a08889692656228ab1186e28c">RCC_PLLCFGR_PLLM_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga813e3d6b41b4338ae5aea47a2bdbab01">RCC_PLLCFGR_PLLM_0</a>)</td></tr>
<tr class="separator:gaa13233eefc6d1f17cc8e7c9093362026"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94c363b53c77ffec11cab0dfe3b4d163"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga94c363b53c77ffec11cab0dfe3b4d163">LL_RCC_PLLM_DIV_10</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga9cdeab6a08889692656228ab1186e28c">RCC_PLLCFGR_PLLM_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga84ae6e7405926717249a9852acda1f10">RCC_PLLCFGR_PLLM_1</a>)</td></tr>
<tr class="separator:ga94c363b53c77ffec11cab0dfe3b4d163"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1499bff2e796ed9791f2a1882d6edde7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga1499bff2e796ed9791f2a1882d6edde7">LL_RCC_PLLM_DIV_11</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga9cdeab6a08889692656228ab1186e28c">RCC_PLLCFGR_PLLM_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga84ae6e7405926717249a9852acda1f10">RCC_PLLCFGR_PLLM_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga813e3d6b41b4338ae5aea47a2bdbab01">RCC_PLLCFGR_PLLM_0</a>)</td></tr>
<tr class="separator:ga1499bff2e796ed9791f2a1882d6edde7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf714b0704e3a58639f7a22adcca0255d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gaf714b0704e3a58639f7a22adcca0255d">LL_RCC_PLLM_DIV_12</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga9cdeab6a08889692656228ab1186e28c">RCC_PLLCFGR_PLLM_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga989f5ea1ac0275a2c15bf09408c8a4c6">RCC_PLLCFGR_PLLM_2</a>)</td></tr>
<tr class="separator:gaf714b0704e3a58639f7a22adcca0255d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8acbd833732976d12555631478208ec4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga8acbd833732976d12555631478208ec4">LL_RCC_PLLM_DIV_13</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga9cdeab6a08889692656228ab1186e28c">RCC_PLLCFGR_PLLM_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga989f5ea1ac0275a2c15bf09408c8a4c6">RCC_PLLCFGR_PLLM_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga813e3d6b41b4338ae5aea47a2bdbab01">RCC_PLLCFGR_PLLM_0</a>)</td></tr>
<tr class="separator:ga8acbd833732976d12555631478208ec4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeec81f5619ee987139148bed80eee61a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gaeec81f5619ee987139148bed80eee61a">LL_RCC_PLLM_DIV_14</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga9cdeab6a08889692656228ab1186e28c">RCC_PLLCFGR_PLLM_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga989f5ea1ac0275a2c15bf09408c8a4c6">RCC_PLLCFGR_PLLM_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga84ae6e7405926717249a9852acda1f10">RCC_PLLCFGR_PLLM_1</a>)</td></tr>
<tr class="separator:gaeec81f5619ee987139148bed80eee61a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab48bc188d9a40159a287bc14d05c5dc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gab48bc188d9a40159a287bc14d05c5dc9">LL_RCC_PLLM_DIV_15</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga9cdeab6a08889692656228ab1186e28c">RCC_PLLCFGR_PLLM_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga989f5ea1ac0275a2c15bf09408c8a4c6">RCC_PLLCFGR_PLLM_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga84ae6e7405926717249a9852acda1f10">RCC_PLLCFGR_PLLM_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga813e3d6b41b4338ae5aea47a2bdbab01">RCC_PLLCFGR_PLLM_0</a>)</td></tr>
<tr class="separator:gab48bc188d9a40159a287bc14d05c5dc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d0c0f311ad441943661a8cf2f354a24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga0d0c0f311ad441943661a8cf2f354a24">LL_RCC_PLLM_DIV_16</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga20af5f07ceef21b957db9391fd8bd898">RCC_PLLCFGR_PLLM_4</a>)</td></tr>
<tr class="separator:ga0d0c0f311ad441943661a8cf2f354a24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98affec67af4e64cc1c2ce50b669e074"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga98affec67af4e64cc1c2ce50b669e074">LL_RCC_PLLM_DIV_17</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga20af5f07ceef21b957db9391fd8bd898">RCC_PLLCFGR_PLLM_4</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga813e3d6b41b4338ae5aea47a2bdbab01">RCC_PLLCFGR_PLLM_0</a>)</td></tr>
<tr class="separator:ga98affec67af4e64cc1c2ce50b669e074"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fb473ba4f4d9e221cd9b7accceeccf7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga6fb473ba4f4d9e221cd9b7accceeccf7">LL_RCC_PLLM_DIV_18</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga20af5f07ceef21b957db9391fd8bd898">RCC_PLLCFGR_PLLM_4</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga84ae6e7405926717249a9852acda1f10">RCC_PLLCFGR_PLLM_1</a>)</td></tr>
<tr class="separator:ga6fb473ba4f4d9e221cd9b7accceeccf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32d4074e78f69454101bdc6b5d7de607"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga32d4074e78f69454101bdc6b5d7de607">LL_RCC_PLLM_DIV_19</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga20af5f07ceef21b957db9391fd8bd898">RCC_PLLCFGR_PLLM_4</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga84ae6e7405926717249a9852acda1f10">RCC_PLLCFGR_PLLM_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga813e3d6b41b4338ae5aea47a2bdbab01">RCC_PLLCFGR_PLLM_0</a>)</td></tr>
<tr class="separator:ga32d4074e78f69454101bdc6b5d7de607"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1181606d17f74cdb1a2f8e512b959614"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga1181606d17f74cdb1a2f8e512b959614">LL_RCC_PLLM_DIV_20</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga20af5f07ceef21b957db9391fd8bd898">RCC_PLLCFGR_PLLM_4</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga989f5ea1ac0275a2c15bf09408c8a4c6">RCC_PLLCFGR_PLLM_2</a>)</td></tr>
<tr class="separator:ga1181606d17f74cdb1a2f8e512b959614"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa62fae8e8d4809047a4c6583cba4081b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gaa62fae8e8d4809047a4c6583cba4081b">LL_RCC_PLLM_DIV_21</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga20af5f07ceef21b957db9391fd8bd898">RCC_PLLCFGR_PLLM_4</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga989f5ea1ac0275a2c15bf09408c8a4c6">RCC_PLLCFGR_PLLM_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga813e3d6b41b4338ae5aea47a2bdbab01">RCC_PLLCFGR_PLLM_0</a>)</td></tr>
<tr class="separator:gaa62fae8e8d4809047a4c6583cba4081b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadaab59874086dd817e2830da43a1b7fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gadaab59874086dd817e2830da43a1b7fc">LL_RCC_PLLM_DIV_22</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga20af5f07ceef21b957db9391fd8bd898">RCC_PLLCFGR_PLLM_4</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga989f5ea1ac0275a2c15bf09408c8a4c6">RCC_PLLCFGR_PLLM_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga84ae6e7405926717249a9852acda1f10">RCC_PLLCFGR_PLLM_1</a>)</td></tr>
<tr class="separator:gadaab59874086dd817e2830da43a1b7fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5746d5d6826fade1993ff184f4d41f60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga5746d5d6826fade1993ff184f4d41f60">LL_RCC_PLLM_DIV_23</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga20af5f07ceef21b957db9391fd8bd898">RCC_PLLCFGR_PLLM_4</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga989f5ea1ac0275a2c15bf09408c8a4c6">RCC_PLLCFGR_PLLM_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga84ae6e7405926717249a9852acda1f10">RCC_PLLCFGR_PLLM_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga813e3d6b41b4338ae5aea47a2bdbab01">RCC_PLLCFGR_PLLM_0</a>)</td></tr>
<tr class="separator:ga5746d5d6826fade1993ff184f4d41f60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03fcf5ab03da850b5d86e109b0133976"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga03fcf5ab03da850b5d86e109b0133976">LL_RCC_PLLM_DIV_24</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga20af5f07ceef21b957db9391fd8bd898">RCC_PLLCFGR_PLLM_4</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga9cdeab6a08889692656228ab1186e28c">RCC_PLLCFGR_PLLM_3</a>)</td></tr>
<tr class="separator:ga03fcf5ab03da850b5d86e109b0133976"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace4ebde7cc9dd7013c1f9effa586a4b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gace4ebde7cc9dd7013c1f9effa586a4b6">LL_RCC_PLLM_DIV_25</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga20af5f07ceef21b957db9391fd8bd898">RCC_PLLCFGR_PLLM_4</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga9cdeab6a08889692656228ab1186e28c">RCC_PLLCFGR_PLLM_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga813e3d6b41b4338ae5aea47a2bdbab01">RCC_PLLCFGR_PLLM_0</a>)</td></tr>
<tr class="separator:gace4ebde7cc9dd7013c1f9effa586a4b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2a0013a6b47a7bace091db0df6d2a04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gaf2a0013a6b47a7bace091db0df6d2a04">LL_RCC_PLLM_DIV_26</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga20af5f07ceef21b957db9391fd8bd898">RCC_PLLCFGR_PLLM_4</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga9cdeab6a08889692656228ab1186e28c">RCC_PLLCFGR_PLLM_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga84ae6e7405926717249a9852acda1f10">RCC_PLLCFGR_PLLM_1</a>)</td></tr>
<tr class="separator:gaf2a0013a6b47a7bace091db0df6d2a04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfdeb066924503d20b84df8af75b4a4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gacfdeb066924503d20b84df8af75b4a4f">LL_RCC_PLLM_DIV_27</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga20af5f07ceef21b957db9391fd8bd898">RCC_PLLCFGR_PLLM_4</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga9cdeab6a08889692656228ab1186e28c">RCC_PLLCFGR_PLLM_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga84ae6e7405926717249a9852acda1f10">RCC_PLLCFGR_PLLM_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga813e3d6b41b4338ae5aea47a2bdbab01">RCC_PLLCFGR_PLLM_0</a>)</td></tr>
<tr class="separator:gacfdeb066924503d20b84df8af75b4a4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c4c1b1b08c77719548146790b6f5920"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga5c4c1b1b08c77719548146790b6f5920">LL_RCC_PLLM_DIV_28</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga20af5f07ceef21b957db9391fd8bd898">RCC_PLLCFGR_PLLM_4</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga9cdeab6a08889692656228ab1186e28c">RCC_PLLCFGR_PLLM_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga989f5ea1ac0275a2c15bf09408c8a4c6">RCC_PLLCFGR_PLLM_2</a>)</td></tr>
<tr class="separator:ga5c4c1b1b08c77719548146790b6f5920"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga906835f3d6ed280716b1a50ac68538ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga906835f3d6ed280716b1a50ac68538ac">LL_RCC_PLLM_DIV_29</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga20af5f07ceef21b957db9391fd8bd898">RCC_PLLCFGR_PLLM_4</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga9cdeab6a08889692656228ab1186e28c">RCC_PLLCFGR_PLLM_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga989f5ea1ac0275a2c15bf09408c8a4c6">RCC_PLLCFGR_PLLM_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga813e3d6b41b4338ae5aea47a2bdbab01">RCC_PLLCFGR_PLLM_0</a>)</td></tr>
<tr class="separator:ga906835f3d6ed280716b1a50ac68538ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46a34d3c3da0c392ac312086fa8df0fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga46a34d3c3da0c392ac312086fa8df0fb">LL_RCC_PLLM_DIV_30</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga20af5f07ceef21b957db9391fd8bd898">RCC_PLLCFGR_PLLM_4</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga9cdeab6a08889692656228ab1186e28c">RCC_PLLCFGR_PLLM_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga989f5ea1ac0275a2c15bf09408c8a4c6">RCC_PLLCFGR_PLLM_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga84ae6e7405926717249a9852acda1f10">RCC_PLLCFGR_PLLM_1</a>)</td></tr>
<tr class="separator:ga46a34d3c3da0c392ac312086fa8df0fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga271a0446898b32f78ae95f79f6fbdeba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga271a0446898b32f78ae95f79f6fbdeba">LL_RCC_PLLM_DIV_31</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga20af5f07ceef21b957db9391fd8bd898">RCC_PLLCFGR_PLLM_4</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga9cdeab6a08889692656228ab1186e28c">RCC_PLLCFGR_PLLM_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga989f5ea1ac0275a2c15bf09408c8a4c6">RCC_PLLCFGR_PLLM_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga84ae6e7405926717249a9852acda1f10">RCC_PLLCFGR_PLLM_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga813e3d6b41b4338ae5aea47a2bdbab01">RCC_PLLCFGR_PLLM_0</a>)</td></tr>
<tr class="separator:ga271a0446898b32f78ae95f79f6fbdeba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeabefd688c970659c9e28097ff385194"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gaeabefd688c970659c9e28097ff385194">LL_RCC_PLLM_DIV_32</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga195dfe1b9b158aa00996867bebd9c225">RCC_PLLCFGR_PLLM_5</a>)</td></tr>
<tr class="separator:gaeabefd688c970659c9e28097ff385194"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae95f07f9485aceabd5925c74c5f6ae89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gae95f07f9485aceabd5925c74c5f6ae89">LL_RCC_PLLM_DIV_33</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga195dfe1b9b158aa00996867bebd9c225">RCC_PLLCFGR_PLLM_5</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga813e3d6b41b4338ae5aea47a2bdbab01">RCC_PLLCFGR_PLLM_0</a>)</td></tr>
<tr class="separator:gae95f07f9485aceabd5925c74c5f6ae89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8627db6d34b9ac87cd5c47a7db5023d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gaa8627db6d34b9ac87cd5c47a7db5023d">LL_RCC_PLLM_DIV_34</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga195dfe1b9b158aa00996867bebd9c225">RCC_PLLCFGR_PLLM_5</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga84ae6e7405926717249a9852acda1f10">RCC_PLLCFGR_PLLM_1</a>)</td></tr>
<tr class="separator:gaa8627db6d34b9ac87cd5c47a7db5023d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fb721452f870fa7ec94a9b0d2a6c358"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga1fb721452f870fa7ec94a9b0d2a6c358">LL_RCC_PLLM_DIV_35</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga195dfe1b9b158aa00996867bebd9c225">RCC_PLLCFGR_PLLM_5</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga84ae6e7405926717249a9852acda1f10">RCC_PLLCFGR_PLLM_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga813e3d6b41b4338ae5aea47a2bdbab01">RCC_PLLCFGR_PLLM_0</a>)</td></tr>
<tr class="separator:ga1fb721452f870fa7ec94a9b0d2a6c358"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8008650d3a1e9f18f82428a68664ce87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga8008650d3a1e9f18f82428a68664ce87">LL_RCC_PLLM_DIV_36</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga195dfe1b9b158aa00996867bebd9c225">RCC_PLLCFGR_PLLM_5</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga989f5ea1ac0275a2c15bf09408c8a4c6">RCC_PLLCFGR_PLLM_2</a>)</td></tr>
<tr class="separator:ga8008650d3a1e9f18f82428a68664ce87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36ccd0b41afcd61db56bd4aed44fc358"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga36ccd0b41afcd61db56bd4aed44fc358">LL_RCC_PLLM_DIV_37</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga195dfe1b9b158aa00996867bebd9c225">RCC_PLLCFGR_PLLM_5</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga989f5ea1ac0275a2c15bf09408c8a4c6">RCC_PLLCFGR_PLLM_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga813e3d6b41b4338ae5aea47a2bdbab01">RCC_PLLCFGR_PLLM_0</a>)</td></tr>
<tr class="separator:ga36ccd0b41afcd61db56bd4aed44fc358"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafb7676684d10036bea47116e09a372f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gaafb7676684d10036bea47116e09a372f">LL_RCC_PLLM_DIV_38</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga195dfe1b9b158aa00996867bebd9c225">RCC_PLLCFGR_PLLM_5</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga989f5ea1ac0275a2c15bf09408c8a4c6">RCC_PLLCFGR_PLLM_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga84ae6e7405926717249a9852acda1f10">RCC_PLLCFGR_PLLM_1</a>)</td></tr>
<tr class="separator:gaafb7676684d10036bea47116e09a372f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7eee547f653ca23e8da30e133d474458"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga7eee547f653ca23e8da30e133d474458">LL_RCC_PLLM_DIV_39</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga195dfe1b9b158aa00996867bebd9c225">RCC_PLLCFGR_PLLM_5</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga989f5ea1ac0275a2c15bf09408c8a4c6">RCC_PLLCFGR_PLLM_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga84ae6e7405926717249a9852acda1f10">RCC_PLLCFGR_PLLM_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga813e3d6b41b4338ae5aea47a2bdbab01">RCC_PLLCFGR_PLLM_0</a>)</td></tr>
<tr class="separator:ga7eee547f653ca23e8da30e133d474458"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae42e07056376130d44558d345c45a835"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gae42e07056376130d44558d345c45a835">LL_RCC_PLLM_DIV_40</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga195dfe1b9b158aa00996867bebd9c225">RCC_PLLCFGR_PLLM_5</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga9cdeab6a08889692656228ab1186e28c">RCC_PLLCFGR_PLLM_3</a>)</td></tr>
<tr class="separator:gae42e07056376130d44558d345c45a835"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8127533a4d3255009fb28d1f9a2ef59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gaf8127533a4d3255009fb28d1f9a2ef59">LL_RCC_PLLM_DIV_41</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga195dfe1b9b158aa00996867bebd9c225">RCC_PLLCFGR_PLLM_5</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga9cdeab6a08889692656228ab1186e28c">RCC_PLLCFGR_PLLM_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga813e3d6b41b4338ae5aea47a2bdbab01">RCC_PLLCFGR_PLLM_0</a>)</td></tr>
<tr class="separator:gaf8127533a4d3255009fb28d1f9a2ef59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad5660a0c7e5bc5afbfee20b1e75d55c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gaad5660a0c7e5bc5afbfee20b1e75d55c">LL_RCC_PLLM_DIV_42</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga195dfe1b9b158aa00996867bebd9c225">RCC_PLLCFGR_PLLM_5</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga9cdeab6a08889692656228ab1186e28c">RCC_PLLCFGR_PLLM_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga84ae6e7405926717249a9852acda1f10">RCC_PLLCFGR_PLLM_1</a>)</td></tr>
<tr class="separator:gaad5660a0c7e5bc5afbfee20b1e75d55c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea5e84dc05e2463141022522166f43a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gaea5e84dc05e2463141022522166f43a4">LL_RCC_PLLM_DIV_43</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga195dfe1b9b158aa00996867bebd9c225">RCC_PLLCFGR_PLLM_5</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga9cdeab6a08889692656228ab1186e28c">RCC_PLLCFGR_PLLM_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga84ae6e7405926717249a9852acda1f10">RCC_PLLCFGR_PLLM_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga813e3d6b41b4338ae5aea47a2bdbab01">RCC_PLLCFGR_PLLM_0</a>)</td></tr>
<tr class="separator:gaea5e84dc05e2463141022522166f43a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7cb0273e69f721593db2928cea1ba59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gaa7cb0273e69f721593db2928cea1ba59">LL_RCC_PLLM_DIV_44</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga195dfe1b9b158aa00996867bebd9c225">RCC_PLLCFGR_PLLM_5</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga9cdeab6a08889692656228ab1186e28c">RCC_PLLCFGR_PLLM_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga989f5ea1ac0275a2c15bf09408c8a4c6">RCC_PLLCFGR_PLLM_2</a>)</td></tr>
<tr class="separator:gaa7cb0273e69f721593db2928cea1ba59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7bc7bee430d6a1b3184a00b08a27e9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gaa7bc7bee430d6a1b3184a00b08a27e9b">LL_RCC_PLLM_DIV_45</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga195dfe1b9b158aa00996867bebd9c225">RCC_PLLCFGR_PLLM_5</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga9cdeab6a08889692656228ab1186e28c">RCC_PLLCFGR_PLLM_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga989f5ea1ac0275a2c15bf09408c8a4c6">RCC_PLLCFGR_PLLM_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga813e3d6b41b4338ae5aea47a2bdbab01">RCC_PLLCFGR_PLLM_0</a>)</td></tr>
<tr class="separator:gaa7bc7bee430d6a1b3184a00b08a27e9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2ffc117f816c7528365e280201776d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gad2ffc117f816c7528365e280201776d3">LL_RCC_PLLM_DIV_46</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga195dfe1b9b158aa00996867bebd9c225">RCC_PLLCFGR_PLLM_5</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga9cdeab6a08889692656228ab1186e28c">RCC_PLLCFGR_PLLM_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga989f5ea1ac0275a2c15bf09408c8a4c6">RCC_PLLCFGR_PLLM_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga84ae6e7405926717249a9852acda1f10">RCC_PLLCFGR_PLLM_1</a>)</td></tr>
<tr class="separator:gad2ffc117f816c7528365e280201776d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b9ff6ff366d543b1fa8b8f9b751e329"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga4b9ff6ff366d543b1fa8b8f9b751e329">LL_RCC_PLLM_DIV_47</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga195dfe1b9b158aa00996867bebd9c225">RCC_PLLCFGR_PLLM_5</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga9cdeab6a08889692656228ab1186e28c">RCC_PLLCFGR_PLLM_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga989f5ea1ac0275a2c15bf09408c8a4c6">RCC_PLLCFGR_PLLM_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga84ae6e7405926717249a9852acda1f10">RCC_PLLCFGR_PLLM_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga813e3d6b41b4338ae5aea47a2bdbab01">RCC_PLLCFGR_PLLM_0</a>)</td></tr>
<tr class="separator:ga4b9ff6ff366d543b1fa8b8f9b751e329"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf96b5fdcb7db13163a4c9f1afaddd128"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gaf96b5fdcb7db13163a4c9f1afaddd128">LL_RCC_PLLM_DIV_48</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga195dfe1b9b158aa00996867bebd9c225">RCC_PLLCFGR_PLLM_5</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga20af5f07ceef21b957db9391fd8bd898">RCC_PLLCFGR_PLLM_4</a>)</td></tr>
<tr class="separator:gaf96b5fdcb7db13163a4c9f1afaddd128"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga601e72d77f20acc12bb84a8a240fd947"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga601e72d77f20acc12bb84a8a240fd947">LL_RCC_PLLM_DIV_49</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga195dfe1b9b158aa00996867bebd9c225">RCC_PLLCFGR_PLLM_5</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga20af5f07ceef21b957db9391fd8bd898">RCC_PLLCFGR_PLLM_4</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga813e3d6b41b4338ae5aea47a2bdbab01">RCC_PLLCFGR_PLLM_0</a>)</td></tr>
<tr class="separator:ga601e72d77f20acc12bb84a8a240fd947"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafea2427c34b1593287d0df3aa9862215"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gafea2427c34b1593287d0df3aa9862215">LL_RCC_PLLM_DIV_50</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga195dfe1b9b158aa00996867bebd9c225">RCC_PLLCFGR_PLLM_5</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga20af5f07ceef21b957db9391fd8bd898">RCC_PLLCFGR_PLLM_4</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga84ae6e7405926717249a9852acda1f10">RCC_PLLCFGR_PLLM_1</a>)</td></tr>
<tr class="separator:gafea2427c34b1593287d0df3aa9862215"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ef897658a18a34466e6d5a3b7facd41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga7ef897658a18a34466e6d5a3b7facd41">LL_RCC_PLLM_DIV_51</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga195dfe1b9b158aa00996867bebd9c225">RCC_PLLCFGR_PLLM_5</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga20af5f07ceef21b957db9391fd8bd898">RCC_PLLCFGR_PLLM_4</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga84ae6e7405926717249a9852acda1f10">RCC_PLLCFGR_PLLM_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga813e3d6b41b4338ae5aea47a2bdbab01">RCC_PLLCFGR_PLLM_0</a>)</td></tr>
<tr class="separator:ga7ef897658a18a34466e6d5a3b7facd41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d1b4610f541b0eff180fdd84d4c4753"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga3d1b4610f541b0eff180fdd84d4c4753">LL_RCC_PLLM_DIV_52</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga195dfe1b9b158aa00996867bebd9c225">RCC_PLLCFGR_PLLM_5</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga20af5f07ceef21b957db9391fd8bd898">RCC_PLLCFGR_PLLM_4</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga989f5ea1ac0275a2c15bf09408c8a4c6">RCC_PLLCFGR_PLLM_2</a>)</td></tr>
<tr class="separator:ga3d1b4610f541b0eff180fdd84d4c4753"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga207c883325c68cfe80f7e9698f389fdc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga207c883325c68cfe80f7e9698f389fdc">LL_RCC_PLLM_DIV_53</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga195dfe1b9b158aa00996867bebd9c225">RCC_PLLCFGR_PLLM_5</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga20af5f07ceef21b957db9391fd8bd898">RCC_PLLCFGR_PLLM_4</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga989f5ea1ac0275a2c15bf09408c8a4c6">RCC_PLLCFGR_PLLM_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga813e3d6b41b4338ae5aea47a2bdbab01">RCC_PLLCFGR_PLLM_0</a>)</td></tr>
<tr class="separator:ga207c883325c68cfe80f7e9698f389fdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ecd5eb1afdc3c5c9d4ef05ab98fe39b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga7ecd5eb1afdc3c5c9d4ef05ab98fe39b">LL_RCC_PLLM_DIV_54</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga195dfe1b9b158aa00996867bebd9c225">RCC_PLLCFGR_PLLM_5</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga20af5f07ceef21b957db9391fd8bd898">RCC_PLLCFGR_PLLM_4</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga989f5ea1ac0275a2c15bf09408c8a4c6">RCC_PLLCFGR_PLLM_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga84ae6e7405926717249a9852acda1f10">RCC_PLLCFGR_PLLM_1</a>)</td></tr>
<tr class="separator:ga7ecd5eb1afdc3c5c9d4ef05ab98fe39b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4c04392512a2d4f9b3398096e307b97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gac4c04392512a2d4f9b3398096e307b97">LL_RCC_PLLM_DIV_55</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga195dfe1b9b158aa00996867bebd9c225">RCC_PLLCFGR_PLLM_5</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga20af5f07ceef21b957db9391fd8bd898">RCC_PLLCFGR_PLLM_4</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga989f5ea1ac0275a2c15bf09408c8a4c6">RCC_PLLCFGR_PLLM_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga84ae6e7405926717249a9852acda1f10">RCC_PLLCFGR_PLLM_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga813e3d6b41b4338ae5aea47a2bdbab01">RCC_PLLCFGR_PLLM_0</a>)</td></tr>
<tr class="separator:gac4c04392512a2d4f9b3398096e307b97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacebb959af9bfcca4a33fa5abdf75ad2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gacebb959af9bfcca4a33fa5abdf75ad2a">LL_RCC_PLLM_DIV_56</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga195dfe1b9b158aa00996867bebd9c225">RCC_PLLCFGR_PLLM_5</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga20af5f07ceef21b957db9391fd8bd898">RCC_PLLCFGR_PLLM_4</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga9cdeab6a08889692656228ab1186e28c">RCC_PLLCFGR_PLLM_3</a>)</td></tr>
<tr class="separator:gacebb959af9bfcca4a33fa5abdf75ad2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3994bdc54df2d14775e665aeac63bb3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga3994bdc54df2d14775e665aeac63bb3f">LL_RCC_PLLM_DIV_57</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga195dfe1b9b158aa00996867bebd9c225">RCC_PLLCFGR_PLLM_5</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga20af5f07ceef21b957db9391fd8bd898">RCC_PLLCFGR_PLLM_4</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga9cdeab6a08889692656228ab1186e28c">RCC_PLLCFGR_PLLM_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga813e3d6b41b4338ae5aea47a2bdbab01">RCC_PLLCFGR_PLLM_0</a>)</td></tr>
<tr class="separator:ga3994bdc54df2d14775e665aeac63bb3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee3f18e8bcb73215b089b90b90655e54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gaee3f18e8bcb73215b089b90b90655e54">LL_RCC_PLLM_DIV_58</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga195dfe1b9b158aa00996867bebd9c225">RCC_PLLCFGR_PLLM_5</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga20af5f07ceef21b957db9391fd8bd898">RCC_PLLCFGR_PLLM_4</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga9cdeab6a08889692656228ab1186e28c">RCC_PLLCFGR_PLLM_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga84ae6e7405926717249a9852acda1f10">RCC_PLLCFGR_PLLM_1</a>)</td></tr>
<tr class="separator:gaee3f18e8bcb73215b089b90b90655e54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga273d909b9553baaa3a4e17945d6151f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga273d909b9553baaa3a4e17945d6151f7">LL_RCC_PLLM_DIV_59</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga195dfe1b9b158aa00996867bebd9c225">RCC_PLLCFGR_PLLM_5</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga20af5f07ceef21b957db9391fd8bd898">RCC_PLLCFGR_PLLM_4</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga9cdeab6a08889692656228ab1186e28c">RCC_PLLCFGR_PLLM_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga84ae6e7405926717249a9852acda1f10">RCC_PLLCFGR_PLLM_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga813e3d6b41b4338ae5aea47a2bdbab01">RCC_PLLCFGR_PLLM_0</a>)</td></tr>
<tr class="separator:ga273d909b9553baaa3a4e17945d6151f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb9c6c4044cfc69c24ba47e22c5ef0e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gadb9c6c4044cfc69c24ba47e22c5ef0e0">LL_RCC_PLLM_DIV_60</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga195dfe1b9b158aa00996867bebd9c225">RCC_PLLCFGR_PLLM_5</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga20af5f07ceef21b957db9391fd8bd898">RCC_PLLCFGR_PLLM_4</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga9cdeab6a08889692656228ab1186e28c">RCC_PLLCFGR_PLLM_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga989f5ea1ac0275a2c15bf09408c8a4c6">RCC_PLLCFGR_PLLM_2</a>)</td></tr>
<tr class="separator:gadb9c6c4044cfc69c24ba47e22c5ef0e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5393a212731fc7250d2ba7f8529ac19a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga5393a212731fc7250d2ba7f8529ac19a">LL_RCC_PLLM_DIV_61</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga195dfe1b9b158aa00996867bebd9c225">RCC_PLLCFGR_PLLM_5</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga20af5f07ceef21b957db9391fd8bd898">RCC_PLLCFGR_PLLM_4</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga9cdeab6a08889692656228ab1186e28c">RCC_PLLCFGR_PLLM_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga989f5ea1ac0275a2c15bf09408c8a4c6">RCC_PLLCFGR_PLLM_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga813e3d6b41b4338ae5aea47a2bdbab01">RCC_PLLCFGR_PLLM_0</a>)</td></tr>
<tr class="separator:ga5393a212731fc7250d2ba7f8529ac19a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga292c0125d78229e55e035a440e489bc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga292c0125d78229e55e035a440e489bc1">LL_RCC_PLLM_DIV_62</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga195dfe1b9b158aa00996867bebd9c225">RCC_PLLCFGR_PLLM_5</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga20af5f07ceef21b957db9391fd8bd898">RCC_PLLCFGR_PLLM_4</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga9cdeab6a08889692656228ab1186e28c">RCC_PLLCFGR_PLLM_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga989f5ea1ac0275a2c15bf09408c8a4c6">RCC_PLLCFGR_PLLM_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga84ae6e7405926717249a9852acda1f10">RCC_PLLCFGR_PLLM_1</a>)</td></tr>
<tr class="separator:ga292c0125d78229e55e035a440e489bc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga100be046b8b073b23deba64257a7a6b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga100be046b8b073b23deba64257a7a6b6">LL_RCC_PLLM_DIV_63</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga195dfe1b9b158aa00996867bebd9c225">RCC_PLLCFGR_PLLM_5</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga20af5f07ceef21b957db9391fd8bd898">RCC_PLLCFGR_PLLM_4</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga9cdeab6a08889692656228ab1186e28c">RCC_PLLCFGR_PLLM_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga989f5ea1ac0275a2c15bf09408c8a4c6">RCC_PLLCFGR_PLLM_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga84ae6e7405926717249a9852acda1f10">RCC_PLLCFGR_PLLM_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga813e3d6b41b4338ae5aea47a2bdbab01">RCC_PLLCFGR_PLLM_0</a>)</td></tr>
<tr class="separator:ga100be046b8b073b23deba64257a7a6b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3edf8c5068934ce4c6e0dba896ba08d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#ga3edf8c5068934ce4c6e0dba896ba08d3">LL_RCC_PLLP_DIV_2</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga3edf8c5068934ce4c6e0dba896ba08d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56b3badb5b903f446602242beec4719e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#ga56b3badb5b903f446602242beec4719e">LL_RCC_PLLP_DIV_4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga46e5cb0fc1122e12425c26b5ed91bcfd">RCC_PLLCFGR_PLLP_0</a></td></tr>
<tr class="separator:ga56b3badb5b903f446602242beec4719e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46c4368f091fad0c985a572a090f2248"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#ga46c4368f091fad0c985a572a090f2248">LL_RCC_PLLP_DIV_6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaba4ddc9eb3b629852127551eeae77f73">RCC_PLLCFGR_PLLP_1</a></td></tr>
<tr class="separator:ga46c4368f091fad0c985a572a090f2248"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga334f469572145faafd7f209bdcb95127"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#ga334f469572145faafd7f209bdcb95127">LL_RCC_PLLP_DIV_8</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gaba4ddc9eb3b629852127551eeae77f73">RCC_PLLCFGR_PLLP_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga46e5cb0fc1122e12425c26b5ed91bcfd">RCC_PLLCFGR_PLLP_0</a>)</td></tr>
<tr class="separator:ga334f469572145faafd7f209bdcb95127"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf38bd2100e9509177cd2547beaae71a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_q___d_i_v.html#gaf38bd2100e9509177cd2547beaae71a8">LL_RCC_PLLQ_DIV_2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7703def670b8ef3ec634f8f09a56ce00">RCC_PLLCFGR_PLLQ_1</a></td></tr>
<tr class="separator:gaf38bd2100e9509177cd2547beaae71a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad71d70b09eb57fa7a81c742cf03e91a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_q___d_i_v.html#gad71d70b09eb57fa7a81c742cf03e91a2">LL_RCC_PLLQ_DIV_3</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga7703def670b8ef3ec634f8f09a56ce00">RCC_PLLCFGR_PLLQ_1</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga56fe140a22f66d2dd7250bb1f39ab451">RCC_PLLCFGR_PLLQ_0</a>)</td></tr>
<tr class="separator:gad71d70b09eb57fa7a81c742cf03e91a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02e6914db7c67fc460a128c564248b37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_q___d_i_v.html#ga02e6914db7c67fc460a128c564248b37">LL_RCC_PLLQ_DIV_4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga45ab5c1d1a26d34915a53de7013f6cf6">RCC_PLLCFGR_PLLQ_2</a></td></tr>
<tr class="separator:ga02e6914db7c67fc460a128c564248b37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57944b1b37251ed5f323b9dce413f0d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_q___d_i_v.html#ga57944b1b37251ed5f323b9dce413f0d1">LL_RCC_PLLQ_DIV_5</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga45ab5c1d1a26d34915a53de7013f6cf6">RCC_PLLCFGR_PLLQ_2</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga56fe140a22f66d2dd7250bb1f39ab451">RCC_PLLCFGR_PLLQ_0</a>)</td></tr>
<tr class="separator:ga57944b1b37251ed5f323b9dce413f0d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16712e41719abb2e1dd05b5e1c61351d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_q___d_i_v.html#ga16712e41719abb2e1dd05b5e1c61351d">LL_RCC_PLLQ_DIV_6</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga45ab5c1d1a26d34915a53de7013f6cf6">RCC_PLLCFGR_PLLQ_2</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga7703def670b8ef3ec634f8f09a56ce00">RCC_PLLCFGR_PLLQ_1</a>)</td></tr>
<tr class="separator:ga16712e41719abb2e1dd05b5e1c61351d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf928421b64a78af4197900feffc2e21f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_q___d_i_v.html#gaf928421b64a78af4197900feffc2e21f">LL_RCC_PLLQ_DIV_7</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga45ab5c1d1a26d34915a53de7013f6cf6">RCC_PLLCFGR_PLLQ_2</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga7703def670b8ef3ec634f8f09a56ce00">RCC_PLLCFGR_PLLQ_1</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga56fe140a22f66d2dd7250bb1f39ab451">RCC_PLLCFGR_PLLQ_0</a>)</td></tr>
<tr class="separator:gaf928421b64a78af4197900feffc2e21f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab501e88c2532da4b353cbcacb6e3f35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_q___d_i_v.html#gaab501e88c2532da4b353cbcacb6e3f35">LL_RCC_PLLQ_DIV_8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga182a9e6e5d5e1c63a1d20daf9b1874b5">RCC_PLLCFGR_PLLQ_3</a></td></tr>
<tr class="separator:gaab501e88c2532da4b353cbcacb6e3f35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f3db8ef7515b3a7834f24b3a4f6f490"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_q___d_i_v.html#ga0f3db8ef7515b3a7834f24b3a4f6f490">LL_RCC_PLLQ_DIV_9</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga182a9e6e5d5e1c63a1d20daf9b1874b5">RCC_PLLCFGR_PLLQ_3</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga56fe140a22f66d2dd7250bb1f39ab451">RCC_PLLCFGR_PLLQ_0</a>)</td></tr>
<tr class="separator:ga0f3db8ef7515b3a7834f24b3a4f6f490"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe88af8a75740a20ce0b7b7414eae63a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_q___d_i_v.html#gabe88af8a75740a20ce0b7b7414eae63a">LL_RCC_PLLQ_DIV_10</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga182a9e6e5d5e1c63a1d20daf9b1874b5">RCC_PLLCFGR_PLLQ_3</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga7703def670b8ef3ec634f8f09a56ce00">RCC_PLLCFGR_PLLQ_1</a>)</td></tr>
<tr class="separator:gabe88af8a75740a20ce0b7b7414eae63a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5fd16a168234a122a24806e05688886"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_q___d_i_v.html#gab5fd16a168234a122a24806e05688886">LL_RCC_PLLQ_DIV_11</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga182a9e6e5d5e1c63a1d20daf9b1874b5">RCC_PLLCFGR_PLLQ_3</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga7703def670b8ef3ec634f8f09a56ce00">RCC_PLLCFGR_PLLQ_1</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga56fe140a22f66d2dd7250bb1f39ab451">RCC_PLLCFGR_PLLQ_0</a>)</td></tr>
<tr class="separator:gab5fd16a168234a122a24806e05688886"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c74e5f0a6a5022e62ef2ad64f8ba98c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_q___d_i_v.html#ga4c74e5f0a6a5022e62ef2ad64f8ba98c">LL_RCC_PLLQ_DIV_12</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga182a9e6e5d5e1c63a1d20daf9b1874b5">RCC_PLLCFGR_PLLQ_3</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga45ab5c1d1a26d34915a53de7013f6cf6">RCC_PLLCFGR_PLLQ_2</a>)</td></tr>
<tr class="separator:ga4c74e5f0a6a5022e62ef2ad64f8ba98c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22921e3af0555f62109dbf0f7bc55002"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_q___d_i_v.html#ga22921e3af0555f62109dbf0f7bc55002">LL_RCC_PLLQ_DIV_13</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga182a9e6e5d5e1c63a1d20daf9b1874b5">RCC_PLLCFGR_PLLQ_3</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga45ab5c1d1a26d34915a53de7013f6cf6">RCC_PLLCFGR_PLLQ_2</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga56fe140a22f66d2dd7250bb1f39ab451">RCC_PLLCFGR_PLLQ_0</a>)</td></tr>
<tr class="separator:ga22921e3af0555f62109dbf0f7bc55002"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccce49fe1e694b78e4ef359e59da7e23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_q___d_i_v.html#gaccce49fe1e694b78e4ef359e59da7e23">LL_RCC_PLLQ_DIV_14</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga182a9e6e5d5e1c63a1d20daf9b1874b5">RCC_PLLCFGR_PLLQ_3</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga45ab5c1d1a26d34915a53de7013f6cf6">RCC_PLLCFGR_PLLQ_2</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga7703def670b8ef3ec634f8f09a56ce00">RCC_PLLCFGR_PLLQ_1</a>)</td></tr>
<tr class="separator:gaccce49fe1e694b78e4ef359e59da7e23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga589c8924d8eae695895a69188e7bd1dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_q___d_i_v.html#ga589c8924d8eae695895a69188e7bd1dc">LL_RCC_PLLQ_DIV_15</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga182a9e6e5d5e1c63a1d20daf9b1874b5">RCC_PLLCFGR_PLLQ_3</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga45ab5c1d1a26d34915a53de7013f6cf6">RCC_PLLCFGR_PLLQ_2</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga7703def670b8ef3ec634f8f09a56ce00">RCC_PLLCFGR_PLLQ_1</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga56fe140a22f66d2dd7250bb1f39ab451">RCC_PLLCFGR_PLLQ_0</a>)</td></tr>
<tr class="separator:ga589c8924d8eae695895a69188e7bd1dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7ddac5a703fb5199a3c5bd72892514f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l___s_p_r_e___s_e_l.html#gad7ddac5a703fb5199a3c5bd72892514f">LL_RCC_SPREAD_SELECT_CENTER</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:gad7ddac5a703fb5199a3c5bd72892514f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad42a6e34913743e524138c3c42972467"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l___s_p_r_e___s_e_l.html#gad42a6e34913743e524138c3c42972467">LL_RCC_SPREAD_SELECT_DOWN</a>&#160;&#160;&#160;RCC_SSCGR_SPREADSEL</td></tr>
<tr class="separator:gad42a6e34913743e524138c3c42972467"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5befa1e94806ad04a4d857b27df657e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_i2_s_m.html#ga5befa1e94806ad04a4d857b27df657e9">LL_RCC_PLLI2SM_DIV_2</a>&#160;&#160;&#160;<a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gac24f9fd7bd4b98cfd66e6439d8ea6468">LL_RCC_PLLM_DIV_2</a></td></tr>
<tr class="separator:ga5befa1e94806ad04a4d857b27df657e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2fbe11e42c232ff762b66adf1046ff4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_i2_s_m.html#gab2fbe11e42c232ff762b66adf1046ff4">LL_RCC_PLLI2SM_DIV_3</a>&#160;&#160;&#160;<a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga84c779907aef2a45b744187bfaa5a7ac">LL_RCC_PLLM_DIV_3</a></td></tr>
<tr class="separator:gab2fbe11e42c232ff762b66adf1046ff4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4136ee8a2e2a0bfab50435473b5922e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_i2_s_m.html#ga4136ee8a2e2a0bfab50435473b5922e3">LL_RCC_PLLI2SM_DIV_4</a>&#160;&#160;&#160;<a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga0c370c08ce98f8025cc122d3453ba72e">LL_RCC_PLLM_DIV_4</a></td></tr>
<tr class="separator:ga4136ee8a2e2a0bfab50435473b5922e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34190b17ae7161ea766b396b9fd31042"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_i2_s_m.html#ga34190b17ae7161ea766b396b9fd31042">LL_RCC_PLLI2SM_DIV_5</a>&#160;&#160;&#160;<a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gad2bc0d39cf3bf69c75be87bf94c68fb9">LL_RCC_PLLM_DIV_5</a></td></tr>
<tr class="separator:ga34190b17ae7161ea766b396b9fd31042"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98d4750def9f3f44a401920cb0415578"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_i2_s_m.html#ga98d4750def9f3f44a401920cb0415578">LL_RCC_PLLI2SM_DIV_6</a>&#160;&#160;&#160;<a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga29223ad8f6ab1fbcda8cc303b4d22f37">LL_RCC_PLLM_DIV_6</a></td></tr>
<tr class="separator:ga98d4750def9f3f44a401920cb0415578"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade5a4321ea6751cba3c5044e8de1aa2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_i2_s_m.html#gade5a4321ea6751cba3c5044e8de1aa2c">LL_RCC_PLLI2SM_DIV_7</a>&#160;&#160;&#160;<a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gaf7d3200118b71984e365f868a9ecf4fe">LL_RCC_PLLM_DIV_7</a></td></tr>
<tr class="separator:gade5a4321ea6751cba3c5044e8de1aa2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c8cf324a008a8ddb04814c5db85ad60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_i2_s_m.html#ga2c8cf324a008a8ddb04814c5db85ad60">LL_RCC_PLLI2SM_DIV_8</a>&#160;&#160;&#160;<a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gacc20d37373e295e42048a50f71f5d337">LL_RCC_PLLM_DIV_8</a></td></tr>
<tr class="separator:ga2c8cf324a008a8ddb04814c5db85ad60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaec0587a8d595d97a916fa4e3b3bdac6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_i2_s_m.html#gaaec0587a8d595d97a916fa4e3b3bdac6">LL_RCC_PLLI2SM_DIV_9</a>&#160;&#160;&#160;<a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gaa13233eefc6d1f17cc8e7c9093362026">LL_RCC_PLLM_DIV_9</a></td></tr>
<tr class="separator:gaaec0587a8d595d97a916fa4e3b3bdac6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga628531625834e71299a51ef1a0d9ee58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_i2_s_m.html#ga628531625834e71299a51ef1a0d9ee58">LL_RCC_PLLI2SM_DIV_10</a>&#160;&#160;&#160;<a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga94c363b53c77ffec11cab0dfe3b4d163">LL_RCC_PLLM_DIV_10</a></td></tr>
<tr class="separator:ga628531625834e71299a51ef1a0d9ee58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4443aa34e7d06159b4fb59d8decd20bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_i2_s_m.html#ga4443aa34e7d06159b4fb59d8decd20bf">LL_RCC_PLLI2SM_DIV_11</a>&#160;&#160;&#160;<a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga1499bff2e796ed9791f2a1882d6edde7">LL_RCC_PLLM_DIV_11</a></td></tr>
<tr class="separator:ga4443aa34e7d06159b4fb59d8decd20bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4e21d95cb2db64977b3bfb14d701b66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_i2_s_m.html#gae4e21d95cb2db64977b3bfb14d701b66">LL_RCC_PLLI2SM_DIV_12</a>&#160;&#160;&#160;<a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gaf714b0704e3a58639f7a22adcca0255d">LL_RCC_PLLM_DIV_12</a></td></tr>
<tr class="separator:gae4e21d95cb2db64977b3bfb14d701b66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94a74996282b534652f61b2ea9ddd980"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_i2_s_m.html#ga94a74996282b534652f61b2ea9ddd980">LL_RCC_PLLI2SM_DIV_13</a>&#160;&#160;&#160;<a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga8acbd833732976d12555631478208ec4">LL_RCC_PLLM_DIV_13</a></td></tr>
<tr class="separator:ga94a74996282b534652f61b2ea9ddd980"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18456925f7881ca312330c49e5bb945c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_i2_s_m.html#ga18456925f7881ca312330c49e5bb945c">LL_RCC_PLLI2SM_DIV_14</a>&#160;&#160;&#160;<a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gaeec81f5619ee987139148bed80eee61a">LL_RCC_PLLM_DIV_14</a></td></tr>
<tr class="separator:ga18456925f7881ca312330c49e5bb945c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3343b8867d0f25a4a41a42693f87e7eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_i2_s_m.html#ga3343b8867d0f25a4a41a42693f87e7eb">LL_RCC_PLLI2SM_DIV_15</a>&#160;&#160;&#160;<a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gab48bc188d9a40159a287bc14d05c5dc9">LL_RCC_PLLM_DIV_15</a></td></tr>
<tr class="separator:ga3343b8867d0f25a4a41a42693f87e7eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac532d8500045cbee51c02a28a40e2a7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_i2_s_m.html#gac532d8500045cbee51c02a28a40e2a7c">LL_RCC_PLLI2SM_DIV_16</a>&#160;&#160;&#160;<a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga0d0c0f311ad441943661a8cf2f354a24">LL_RCC_PLLM_DIV_16</a></td></tr>
<tr class="separator:gac532d8500045cbee51c02a28a40e2a7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f778071a1851d862fe4dba9d970a884"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_i2_s_m.html#ga3f778071a1851d862fe4dba9d970a884">LL_RCC_PLLI2SM_DIV_17</a>&#160;&#160;&#160;<a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga98affec67af4e64cc1c2ce50b669e074">LL_RCC_PLLM_DIV_17</a></td></tr>
<tr class="separator:ga3f778071a1851d862fe4dba9d970a884"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa090bf1269508a3a2c7563e4f7352d70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_i2_s_m.html#gaa090bf1269508a3a2c7563e4f7352d70">LL_RCC_PLLI2SM_DIV_18</a>&#160;&#160;&#160;<a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga6fb473ba4f4d9e221cd9b7accceeccf7">LL_RCC_PLLM_DIV_18</a></td></tr>
<tr class="separator:gaa090bf1269508a3a2c7563e4f7352d70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32c10a1d95a1721d63e2eeb1246c048e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_i2_s_m.html#ga32c10a1d95a1721d63e2eeb1246c048e">LL_RCC_PLLI2SM_DIV_19</a>&#160;&#160;&#160;<a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga32d4074e78f69454101bdc6b5d7de607">LL_RCC_PLLM_DIV_19</a></td></tr>
<tr class="separator:ga32c10a1d95a1721d63e2eeb1246c048e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac957378795b19041f4fa3625dcc16f01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_i2_s_m.html#gac957378795b19041f4fa3625dcc16f01">LL_RCC_PLLI2SM_DIV_20</a>&#160;&#160;&#160;<a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga1181606d17f74cdb1a2f8e512b959614">LL_RCC_PLLM_DIV_20</a></td></tr>
<tr class="separator:gac957378795b19041f4fa3625dcc16f01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94be0793fac11a19115e086e3bcddd04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_i2_s_m.html#ga94be0793fac11a19115e086e3bcddd04">LL_RCC_PLLI2SM_DIV_21</a>&#160;&#160;&#160;<a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gaa62fae8e8d4809047a4c6583cba4081b">LL_RCC_PLLM_DIV_21</a></td></tr>
<tr class="separator:ga94be0793fac11a19115e086e3bcddd04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd67ff4b707e48492c07093fdca6d47d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_i2_s_m.html#gabd67ff4b707e48492c07093fdca6d47d">LL_RCC_PLLI2SM_DIV_22</a>&#160;&#160;&#160;<a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gadaab59874086dd817e2830da43a1b7fc">LL_RCC_PLLM_DIV_22</a></td></tr>
<tr class="separator:gabd67ff4b707e48492c07093fdca6d47d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga396a385697552b2d526de5dd14db0de2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_i2_s_m.html#ga396a385697552b2d526de5dd14db0de2">LL_RCC_PLLI2SM_DIV_23</a>&#160;&#160;&#160;<a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga5746d5d6826fade1993ff184f4d41f60">LL_RCC_PLLM_DIV_23</a></td></tr>
<tr class="separator:ga396a385697552b2d526de5dd14db0de2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga360f3602a82c4e59e3c58466bb594c8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_i2_s_m.html#ga360f3602a82c4e59e3c58466bb594c8c">LL_RCC_PLLI2SM_DIV_24</a>&#160;&#160;&#160;<a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga03fcf5ab03da850b5d86e109b0133976">LL_RCC_PLLM_DIV_24</a></td></tr>
<tr class="separator:ga360f3602a82c4e59e3c58466bb594c8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga897f9a2ea71fa505f590b33f0274cbd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_i2_s_m.html#ga897f9a2ea71fa505f590b33f0274cbd9">LL_RCC_PLLI2SM_DIV_25</a>&#160;&#160;&#160;<a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gace4ebde7cc9dd7013c1f9effa586a4b6">LL_RCC_PLLM_DIV_25</a></td></tr>
<tr class="separator:ga897f9a2ea71fa505f590b33f0274cbd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8754833a30ea0dbf743fdcba287f5a48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_i2_s_m.html#ga8754833a30ea0dbf743fdcba287f5a48">LL_RCC_PLLI2SM_DIV_26</a>&#160;&#160;&#160;<a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gaf2a0013a6b47a7bace091db0df6d2a04">LL_RCC_PLLM_DIV_26</a></td></tr>
<tr class="separator:ga8754833a30ea0dbf743fdcba287f5a48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8c36c154031581167c1dda41b6d2527"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_i2_s_m.html#gaa8c36c154031581167c1dda41b6d2527">LL_RCC_PLLI2SM_DIV_27</a>&#160;&#160;&#160;<a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gacfdeb066924503d20b84df8af75b4a4f">LL_RCC_PLLM_DIV_27</a></td></tr>
<tr class="separator:gaa8c36c154031581167c1dda41b6d2527"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b6e59cb9be648750cdc3c50a5cbc0e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_i2_s_m.html#ga0b6e59cb9be648750cdc3c50a5cbc0e1">LL_RCC_PLLI2SM_DIV_28</a>&#160;&#160;&#160;<a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga5c4c1b1b08c77719548146790b6f5920">LL_RCC_PLLM_DIV_28</a></td></tr>
<tr class="separator:ga0b6e59cb9be648750cdc3c50a5cbc0e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4250aaf9e218860fca1bdc9fbc60f880"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_i2_s_m.html#ga4250aaf9e218860fca1bdc9fbc60f880">LL_RCC_PLLI2SM_DIV_29</a>&#160;&#160;&#160;<a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga906835f3d6ed280716b1a50ac68538ac">LL_RCC_PLLM_DIV_29</a></td></tr>
<tr class="separator:ga4250aaf9e218860fca1bdc9fbc60f880"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7db48a30a4971046cde62555260b3918"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_i2_s_m.html#ga7db48a30a4971046cde62555260b3918">LL_RCC_PLLI2SM_DIV_30</a>&#160;&#160;&#160;<a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga46a34d3c3da0c392ac312086fa8df0fb">LL_RCC_PLLM_DIV_30</a></td></tr>
<tr class="separator:ga7db48a30a4971046cde62555260b3918"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga264d9920fb60d330819ca995009d75f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_i2_s_m.html#ga264d9920fb60d330819ca995009d75f2">LL_RCC_PLLI2SM_DIV_31</a>&#160;&#160;&#160;<a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga271a0446898b32f78ae95f79f6fbdeba">LL_RCC_PLLM_DIV_31</a></td></tr>
<tr class="separator:ga264d9920fb60d330819ca995009d75f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae984658ded537cbeb8c2e17f7b36502c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_i2_s_m.html#gae984658ded537cbeb8c2e17f7b36502c">LL_RCC_PLLI2SM_DIV_32</a>&#160;&#160;&#160;<a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gaeabefd688c970659c9e28097ff385194">LL_RCC_PLLM_DIV_32</a></td></tr>
<tr class="separator:gae984658ded537cbeb8c2e17f7b36502c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6feed4eafe0b4fc08a7fc72fb73b8e15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_i2_s_m.html#ga6feed4eafe0b4fc08a7fc72fb73b8e15">LL_RCC_PLLI2SM_DIV_33</a>&#160;&#160;&#160;<a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gae95f07f9485aceabd5925c74c5f6ae89">LL_RCC_PLLM_DIV_33</a></td></tr>
<tr class="separator:ga6feed4eafe0b4fc08a7fc72fb73b8e15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadac2e80bb0798f9dcf0d69ef5a99062e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_i2_s_m.html#gadac2e80bb0798f9dcf0d69ef5a99062e">LL_RCC_PLLI2SM_DIV_34</a>&#160;&#160;&#160;<a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gaa8627db6d34b9ac87cd5c47a7db5023d">LL_RCC_PLLM_DIV_34</a></td></tr>
<tr class="separator:gadac2e80bb0798f9dcf0d69ef5a99062e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae60df2fbd3d2261477954147d8c082f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_i2_s_m.html#gae60df2fbd3d2261477954147d8c082f8">LL_RCC_PLLI2SM_DIV_35</a>&#160;&#160;&#160;<a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga1fb721452f870fa7ec94a9b0d2a6c358">LL_RCC_PLLM_DIV_35</a></td></tr>
<tr class="separator:gae60df2fbd3d2261477954147d8c082f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82b03db8e4d3cf41223d6069b210a97c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_i2_s_m.html#ga82b03db8e4d3cf41223d6069b210a97c">LL_RCC_PLLI2SM_DIV_36</a>&#160;&#160;&#160;<a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga8008650d3a1e9f18f82428a68664ce87">LL_RCC_PLLM_DIV_36</a></td></tr>
<tr class="separator:ga82b03db8e4d3cf41223d6069b210a97c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga444f2dce1c0ca8003d4c9120cdd31138"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_i2_s_m.html#ga444f2dce1c0ca8003d4c9120cdd31138">LL_RCC_PLLI2SM_DIV_37</a>&#160;&#160;&#160;<a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga36ccd0b41afcd61db56bd4aed44fc358">LL_RCC_PLLM_DIV_37</a></td></tr>
<tr class="separator:ga444f2dce1c0ca8003d4c9120cdd31138"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e1f89240d918012d218de223b12bb25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_i2_s_m.html#ga5e1f89240d918012d218de223b12bb25">LL_RCC_PLLI2SM_DIV_38</a>&#160;&#160;&#160;<a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gaafb7676684d10036bea47116e09a372f">LL_RCC_PLLM_DIV_38</a></td></tr>
<tr class="separator:ga5e1f89240d918012d218de223b12bb25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f24a2cb6e353679f1514e3ee70ebf9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_i2_s_m.html#ga5f24a2cb6e353679f1514e3ee70ebf9f">LL_RCC_PLLI2SM_DIV_39</a>&#160;&#160;&#160;<a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga7eee547f653ca23e8da30e133d474458">LL_RCC_PLLM_DIV_39</a></td></tr>
<tr class="separator:ga5f24a2cb6e353679f1514e3ee70ebf9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d188da624cc901989831439dbcd0048"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_i2_s_m.html#ga9d188da624cc901989831439dbcd0048">LL_RCC_PLLI2SM_DIV_40</a>&#160;&#160;&#160;<a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gae42e07056376130d44558d345c45a835">LL_RCC_PLLM_DIV_40</a></td></tr>
<tr class="separator:ga9d188da624cc901989831439dbcd0048"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cf1883a58ad75b2938ca7f7b40d1e2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_i2_s_m.html#ga6cf1883a58ad75b2938ca7f7b40d1e2a">LL_RCC_PLLI2SM_DIV_41</a>&#160;&#160;&#160;<a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gaf8127533a4d3255009fb28d1f9a2ef59">LL_RCC_PLLM_DIV_41</a></td></tr>
<tr class="separator:ga6cf1883a58ad75b2938ca7f7b40d1e2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d267d93dbc52bae355c25b770c202d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_i2_s_m.html#ga4d267d93dbc52bae355c25b770c202d8">LL_RCC_PLLI2SM_DIV_42</a>&#160;&#160;&#160;<a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gaad5660a0c7e5bc5afbfee20b1e75d55c">LL_RCC_PLLM_DIV_42</a></td></tr>
<tr class="separator:ga4d267d93dbc52bae355c25b770c202d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcb631f422906767e719583f088abb9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_i2_s_m.html#gabcb631f422906767e719583f088abb9d">LL_RCC_PLLI2SM_DIV_43</a>&#160;&#160;&#160;<a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gaea5e84dc05e2463141022522166f43a4">LL_RCC_PLLM_DIV_43</a></td></tr>
<tr class="separator:gabcb631f422906767e719583f088abb9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d7c9c4383ea8dc2f8d3873b2b369816"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_i2_s_m.html#ga6d7c9c4383ea8dc2f8d3873b2b369816">LL_RCC_PLLI2SM_DIV_44</a>&#160;&#160;&#160;<a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gaa7cb0273e69f721593db2928cea1ba59">LL_RCC_PLLM_DIV_44</a></td></tr>
<tr class="separator:ga6d7c9c4383ea8dc2f8d3873b2b369816"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed16b771c22da19bfd6afdf995b4648d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_i2_s_m.html#gaed16b771c22da19bfd6afdf995b4648d">LL_RCC_PLLI2SM_DIV_45</a>&#160;&#160;&#160;<a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gaa7bc7bee430d6a1b3184a00b08a27e9b">LL_RCC_PLLM_DIV_45</a></td></tr>
<tr class="separator:gaed16b771c22da19bfd6afdf995b4648d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72fff825b8e6bc6b3cb928baf0fe7713"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_i2_s_m.html#ga72fff825b8e6bc6b3cb928baf0fe7713">LL_RCC_PLLI2SM_DIV_46</a>&#160;&#160;&#160;<a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gad2ffc117f816c7528365e280201776d3">LL_RCC_PLLM_DIV_46</a></td></tr>
<tr class="separator:ga72fff825b8e6bc6b3cb928baf0fe7713"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga336d34c739c60c28bf84719c88ba9d7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_i2_s_m.html#ga336d34c739c60c28bf84719c88ba9d7b">LL_RCC_PLLI2SM_DIV_47</a>&#160;&#160;&#160;<a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga4b9ff6ff366d543b1fa8b8f9b751e329">LL_RCC_PLLM_DIV_47</a></td></tr>
<tr class="separator:ga336d34c739c60c28bf84719c88ba9d7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabeddec147f54b4ae25260d00453f68bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_i2_s_m.html#gabeddec147f54b4ae25260d00453f68bd">LL_RCC_PLLI2SM_DIV_48</a>&#160;&#160;&#160;<a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gaf96b5fdcb7db13163a4c9f1afaddd128">LL_RCC_PLLM_DIV_48</a></td></tr>
<tr class="separator:gabeddec147f54b4ae25260d00453f68bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga558eb4020bd5b54f5ea7777f7c23f624"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_i2_s_m.html#ga558eb4020bd5b54f5ea7777f7c23f624">LL_RCC_PLLI2SM_DIV_49</a>&#160;&#160;&#160;<a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga601e72d77f20acc12bb84a8a240fd947">LL_RCC_PLLM_DIV_49</a></td></tr>
<tr class="separator:ga558eb4020bd5b54f5ea7777f7c23f624"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f8f33df2bd7cec603c9ae77aa15e008"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_i2_s_m.html#ga6f8f33df2bd7cec603c9ae77aa15e008">LL_RCC_PLLI2SM_DIV_50</a>&#160;&#160;&#160;<a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gafea2427c34b1593287d0df3aa9862215">LL_RCC_PLLM_DIV_50</a></td></tr>
<tr class="separator:ga6f8f33df2bd7cec603c9ae77aa15e008"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c070a4026dd4ffe97169b32e251b21b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_i2_s_m.html#ga6c070a4026dd4ffe97169b32e251b21b">LL_RCC_PLLI2SM_DIV_51</a>&#160;&#160;&#160;<a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga7ef897658a18a34466e6d5a3b7facd41">LL_RCC_PLLM_DIV_51</a></td></tr>
<tr class="separator:ga6c070a4026dd4ffe97169b32e251b21b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d69daf18f3f51d09a1d4bf50fa99567"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_i2_s_m.html#ga4d69daf18f3f51d09a1d4bf50fa99567">LL_RCC_PLLI2SM_DIV_52</a>&#160;&#160;&#160;<a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga3d1b4610f541b0eff180fdd84d4c4753">LL_RCC_PLLM_DIV_52</a></td></tr>
<tr class="separator:ga4d69daf18f3f51d09a1d4bf50fa99567"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga245c246c456261b80e143416e917636a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_i2_s_m.html#ga245c246c456261b80e143416e917636a">LL_RCC_PLLI2SM_DIV_53</a>&#160;&#160;&#160;<a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga207c883325c68cfe80f7e9698f389fdc">LL_RCC_PLLM_DIV_53</a></td></tr>
<tr class="separator:ga245c246c456261b80e143416e917636a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace9fda8ebc44a08ce17cba7d7b3cd2f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_i2_s_m.html#gace9fda8ebc44a08ce17cba7d7b3cd2f0">LL_RCC_PLLI2SM_DIV_54</a>&#160;&#160;&#160;<a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga7ecd5eb1afdc3c5c9d4ef05ab98fe39b">LL_RCC_PLLM_DIV_54</a></td></tr>
<tr class="separator:gace9fda8ebc44a08ce17cba7d7b3cd2f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bfc157f8be100f2915adac94c14a7f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_i2_s_m.html#ga0bfc157f8be100f2915adac94c14a7f6">LL_RCC_PLLI2SM_DIV_55</a>&#160;&#160;&#160;<a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gac4c04392512a2d4f9b3398096e307b97">LL_RCC_PLLM_DIV_55</a></td></tr>
<tr class="separator:ga0bfc157f8be100f2915adac94c14a7f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f41afe5dcf7d84fddd6916ca478c16c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_i2_s_m.html#ga8f41afe5dcf7d84fddd6916ca478c16c">LL_RCC_PLLI2SM_DIV_56</a>&#160;&#160;&#160;<a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gacebb959af9bfcca4a33fa5abdf75ad2a">LL_RCC_PLLM_DIV_56</a></td></tr>
<tr class="separator:ga8f41afe5dcf7d84fddd6916ca478c16c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3cc55df4c2d295937f0e3a421660f8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_i2_s_m.html#gaf3cc55df4c2d295937f0e3a421660f8c">LL_RCC_PLLI2SM_DIV_57</a>&#160;&#160;&#160;<a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga3994bdc54df2d14775e665aeac63bb3f">LL_RCC_PLLM_DIV_57</a></td></tr>
<tr class="separator:gaf3cc55df4c2d295937f0e3a421660f8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39b0cabaf390141cd3ae98074111d8d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_i2_s_m.html#ga39b0cabaf390141cd3ae98074111d8d9">LL_RCC_PLLI2SM_DIV_58</a>&#160;&#160;&#160;<a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gaee3f18e8bcb73215b089b90b90655e54">LL_RCC_PLLM_DIV_58</a></td></tr>
<tr class="separator:ga39b0cabaf390141cd3ae98074111d8d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb5f50ec54be1010536a49b2c566a5fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_i2_s_m.html#gabb5f50ec54be1010536a49b2c566a5fd">LL_RCC_PLLI2SM_DIV_59</a>&#160;&#160;&#160;<a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga273d909b9553baaa3a4e17945d6151f7">LL_RCC_PLLM_DIV_59</a></td></tr>
<tr class="separator:gabb5f50ec54be1010536a49b2c566a5fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17492fd06d6e2220d3a2ecd7cbc231c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_i2_s_m.html#ga17492fd06d6e2220d3a2ecd7cbc231c5">LL_RCC_PLLI2SM_DIV_60</a>&#160;&#160;&#160;<a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gadb9c6c4044cfc69c24ba47e22c5ef0e0">LL_RCC_PLLM_DIV_60</a></td></tr>
<tr class="separator:ga17492fd06d6e2220d3a2ecd7cbc231c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78d0645fff707e1028a2ea2bcb365ca3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_i2_s_m.html#ga78d0645fff707e1028a2ea2bcb365ca3">LL_RCC_PLLI2SM_DIV_61</a>&#160;&#160;&#160;<a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga5393a212731fc7250d2ba7f8529ac19a">LL_RCC_PLLM_DIV_61</a></td></tr>
<tr class="separator:ga78d0645fff707e1028a2ea2bcb365ca3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f9125fa11d394ad9b9cad44b6d84a36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_i2_s_m.html#ga1f9125fa11d394ad9b9cad44b6d84a36">LL_RCC_PLLI2SM_DIV_62</a>&#160;&#160;&#160;<a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga292c0125d78229e55e035a440e489bc1">LL_RCC_PLLM_DIV_62</a></td></tr>
<tr class="separator:ga1f9125fa11d394ad9b9cad44b6d84a36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a08f71921c0a2133ef19aaf50654e92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_i2_s_m.html#ga7a08f71921c0a2133ef19aaf50654e92">LL_RCC_PLLI2SM_DIV_63</a>&#160;&#160;&#160;<a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga100be046b8b073b23deba64257a7a6b6">LL_RCC_PLLM_DIV_63</a></td></tr>
<tr class="separator:ga7a08f71921c0a2133ef19aaf50654e92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa347f5a12d737c7100c932757bd29f51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_i2_s_r.html#gaa347f5a12d737c7100c932757bd29f51">LL_RCC_PLLI2SR_DIV_2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabb49236fe3c41edb56f8ffb8ab505d86">RCC_PLLI2SCFGR_PLLI2SR_1</a></td></tr>
<tr class="separator:gaa347f5a12d737c7100c932757bd29f51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ce420a2a6a88560dfcb8b40a4410b35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_i2_s_r.html#ga0ce420a2a6a88560dfcb8b40a4410b35">LL_RCC_PLLI2SR_DIV_3</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gabb49236fe3c41edb56f8ffb8ab505d86">RCC_PLLI2SCFGR_PLLI2SR_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gab2b9c8dc6b0e853ace99e16818d55d12">RCC_PLLI2SCFGR_PLLI2SR_0</a>)</td></tr>
<tr class="separator:ga0ce420a2a6a88560dfcb8b40a4410b35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga726e0c012e20407f700bb2b9d48c84ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_i2_s_r.html#ga726e0c012e20407f700bb2b9d48c84ab">LL_RCC_PLLI2SR_DIV_4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga03e58dd5ac710e271fc6ca9113b7e846">RCC_PLLI2SCFGR_PLLI2SR_2</a></td></tr>
<tr class="separator:ga726e0c012e20407f700bb2b9d48c84ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d646e43087c2c54b910bd60d8b38510"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_i2_s_r.html#ga3d646e43087c2c54b910bd60d8b38510">LL_RCC_PLLI2SR_DIV_5</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga03e58dd5ac710e271fc6ca9113b7e846">RCC_PLLI2SCFGR_PLLI2SR_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gab2b9c8dc6b0e853ace99e16818d55d12">RCC_PLLI2SCFGR_PLLI2SR_0</a>)</td></tr>
<tr class="separator:ga3d646e43087c2c54b910bd60d8b38510"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7f0d6deb13e00ea77a85a4163c46ea6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_i2_s_r.html#gad7f0d6deb13e00ea77a85a4163c46ea6">LL_RCC_PLLI2SR_DIV_6</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga03e58dd5ac710e271fc6ca9113b7e846">RCC_PLLI2SCFGR_PLLI2SR_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gabb49236fe3c41edb56f8ffb8ab505d86">RCC_PLLI2SCFGR_PLLI2SR_1</a>)</td></tr>
<tr class="separator:gad7f0d6deb13e00ea77a85a4163c46ea6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga262eb7948f11a37da643568aed600382"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_i2_s_r.html#ga262eb7948f11a37da643568aed600382">LL_RCC_PLLI2SR_DIV_7</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga03e58dd5ac710e271fc6ca9113b7e846">RCC_PLLI2SCFGR_PLLI2SR_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gabb49236fe3c41edb56f8ffb8ab505d86">RCC_PLLI2SCFGR_PLLI2SR_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gab2b9c8dc6b0e853ace99e16818d55d12">RCC_PLLI2SCFGR_PLLI2SR_0</a>)</td></tr>
<tr class="separator:ga262eb7948f11a37da643568aed600382"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa75e228b3f74b4da38f930d3a9fb23d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_m___w_r_i_t_e___r_e_a_d.html#gaa75e228b3f74b4da38f930d3a9fb23d8">LL_RCC_WriteReg</a>(__REG__,  __VALUE__)&#160;&#160;&#160;WRITE_REG(RCC-&gt;__REG__, (__VALUE__))</td></tr>
<tr class="memdesc:gaa75e228b3f74b4da38f930d3a9fb23d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write a value in RCC register.  <a href="group___r_c_c___l_l___e_m___w_r_i_t_e___r_e_a_d.html#gaa75e228b3f74b4da38f930d3a9fb23d8">More...</a><br /></td></tr>
<tr class="separator:gaa75e228b3f74b4da38f930d3a9fb23d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6ed2d949e3add7bf8dd292f2194d80e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_m___w_r_i_t_e___r_e_a_d.html#gad6ed2d949e3add7bf8dd292f2194d80e">LL_RCC_ReadReg</a>(__REG__)&#160;&#160;&#160;READ_REG(RCC-&gt;__REG__)</td></tr>
<tr class="memdesc:gad6ed2d949e3add7bf8dd292f2194d80e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read a value in RCC register.  <a href="group___r_c_c___l_l___e_m___w_r_i_t_e___r_e_a_d.html#gad6ed2d949e3add7bf8dd292f2194d80e">More...</a><br /></td></tr>
<tr class="separator:gad6ed2d949e3add7bf8dd292f2194d80e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54e34210baeac02f03bfa90a0c4d0121"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_m___c_a_l_c___f_r_e_q.html#ga54e34210baeac02f03bfa90a0c4d0121">__LL_RCC_CALC_PLLCLK_FREQ</a>(__INPUTFREQ__,  __PLLM__,  __PLLN__,  __PLLP__)</td></tr>
<tr class="memdesc:ga54e34210baeac02f03bfa90a0c4d0121"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper macro to calculate the PLLCLK frequency on system domain.  <a href="group___r_c_c___l_l___e_m___c_a_l_c___f_r_e_q.html#ga54e34210baeac02f03bfa90a0c4d0121">More...</a><br /></td></tr>
<tr class="separator:ga54e34210baeac02f03bfa90a0c4d0121"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdeec592d0ce229c48871deedf5b5a95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_m___c_a_l_c___f_r_e_q.html#gacdeec592d0ce229c48871deedf5b5a95">__LL_RCC_CALC_PLLCLK_48M_FREQ</a>(__INPUTFREQ__,  __PLLM__,  __PLLN__,  __PLLQ__)</td></tr>
<tr class="memdesc:gacdeec592d0ce229c48871deedf5b5a95"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper macro to calculate the PLLCLK frequency used on 48M domain.  <a href="group___r_c_c___l_l___e_m___c_a_l_c___f_r_e_q.html#gacdeec592d0ce229c48871deedf5b5a95">More...</a><br /></td></tr>
<tr class="separator:gacdeec592d0ce229c48871deedf5b5a95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d17e35147b3f528d98a103ec50b837a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_m___c_a_l_c___f_r_e_q.html#ga9d17e35147b3f528d98a103ec50b837a">__LL_RCC_CALC_PLLI2S_I2S_FREQ</a>(__INPUTFREQ__,  __PLLM__,  __PLLI2SN__,  __PLLI2SR__)</td></tr>
<tr class="memdesc:ga9d17e35147b3f528d98a103ec50b837a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper macro to calculate the PLLI2S frequency used for I2S domain.  <a href="group___r_c_c___l_l___e_m___c_a_l_c___f_r_e_q.html#ga9d17e35147b3f528d98a103ec50b837a">More...</a><br /></td></tr>
<tr class="separator:ga9d17e35147b3f528d98a103ec50b837a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49278d42cf8bff0cb67906156cddd42c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_m___c_a_l_c___f_r_e_q.html#ga49278d42cf8bff0cb67906156cddd42c">__LL_RCC_CALC_HCLK_FREQ</a>(__SYSCLKFREQ__,  __AHBPRESCALER__)&#160;&#160;&#160;((__SYSCLKFREQ__) &gt;&gt; <a class="el" href="group___s_t_m32_f4xx___system___exported__types.html#ga6e1d9cd666f0eacbfde31e9932a93466">AHBPrescTable</a>[((__AHBPRESCALER__) &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#gafe10e66938644ee8054a2426ff23efea">RCC_CFGR_HPRE</a>) &gt;&gt;  RCC_CFGR_HPRE_Pos])</td></tr>
<tr class="memdesc:ga49278d42cf8bff0cb67906156cddd42c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper macro to calculate the HCLK frequency.  <a href="group___r_c_c___l_l___e_m___c_a_l_c___f_r_e_q.html#ga49278d42cf8bff0cb67906156cddd42c">More...</a><br /></td></tr>
<tr class="separator:ga49278d42cf8bff0cb67906156cddd42c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2ec8161a253e802118432ec9ca5422c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_m___c_a_l_c___f_r_e_q.html#gae2ec8161a253e802118432ec9ca5422c">__LL_RCC_CALC_PCLK1_FREQ</a>(__HCLKFREQ__,  __APB1PRESCALER__)&#160;&#160;&#160;((__HCLKFREQ__) &gt;&gt; <a class="el" href="group___s_t_m32_f4xx___system___exported__types.html#ga5b4f8b768465842cf854a8f993b375e9">APBPrescTable</a>[(__APB1PRESCALER__) &gt;&gt;  RCC_CFGR_PPRE1_Pos])</td></tr>
<tr class="memdesc:gae2ec8161a253e802118432ec9ca5422c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper macro to calculate the PCLK1 frequency (ABP1)  <a href="group___r_c_c___l_l___e_m___c_a_l_c___f_r_e_q.html#gae2ec8161a253e802118432ec9ca5422c">More...</a><br /></td></tr>
<tr class="separator:gae2ec8161a253e802118432ec9ca5422c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67c9b1b48e2b3391c1c9d3d88c9f96f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_m___c_a_l_c___f_r_e_q.html#ga67c9b1b48e2b3391c1c9d3d88c9f96f5">__LL_RCC_CALC_PCLK2_FREQ</a>(__HCLKFREQ__,  __APB2PRESCALER__)&#160;&#160;&#160;((__HCLKFREQ__) &gt;&gt; <a class="el" href="group___s_t_m32_f4xx___system___exported__types.html#ga5b4f8b768465842cf854a8f993b375e9">APBPrescTable</a>[(__APB2PRESCALER__) &gt;&gt;  RCC_CFGR_PPRE2_Pos])</td></tr>
<tr class="memdesc:ga67c9b1b48e2b3391c1c9d3d88c9f96f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper macro to calculate the PCLK2 frequency (ABP2)  <a href="group___r_c_c___l_l___e_m___c_a_l_c___f_r_e_q.html#ga67c9b1b48e2b3391c1c9d3d88c9f96f5">More...</a><br /></td></tr>
<tr class="separator:ga67c9b1b48e2b3391c1c9d3d88c9f96f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gac9185c0d34b7774d5c5b96c2799ae776"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___h_s_e.html#gac9185c0d34b7774d5c5b96c2799ae776">LL_RCC_HSE_EnableCSS</a> (void)</td></tr>
<tr class="memdesc:gac9185c0d34b7774d5c5b96c2799ae776"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the Clock Security System. @rmtoll CR CSSON LL_RCC_HSE_EnableCSS.  <a href="group___r_c_c___l_l___e_f___h_s_e.html#gac9185c0d34b7774d5c5b96c2799ae776">More...</a><br /></td></tr>
<tr class="separator:gac9185c0d34b7774d5c5b96c2799ae776"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe89f332b1d8d6be385e0ac742102faf"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___h_s_e.html#gabe89f332b1d8d6be385e0ac742102faf">LL_RCC_HSE_EnableBypass</a> (void)</td></tr>
<tr class="memdesc:gabe89f332b1d8d6be385e0ac742102faf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable HSE external oscillator (HSE Bypass) @rmtoll CR HSEBYP LL_RCC_HSE_EnableBypass.  <a href="group___r_c_c___l_l___e_f___h_s_e.html#gabe89f332b1d8d6be385e0ac742102faf">More...</a><br /></td></tr>
<tr class="separator:gabe89f332b1d8d6be385e0ac742102faf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ff0a43387450b9e82bdc850c3d85c77"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___h_s_e.html#ga3ff0a43387450b9e82bdc850c3d85c77">LL_RCC_HSE_DisableBypass</a> (void)</td></tr>
<tr class="memdesc:ga3ff0a43387450b9e82bdc850c3d85c77"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable HSE external oscillator (HSE Bypass) @rmtoll CR HSEBYP LL_RCC_HSE_DisableBypass.  <a href="group___r_c_c___l_l___e_f___h_s_e.html#ga3ff0a43387450b9e82bdc850c3d85c77">More...</a><br /></td></tr>
<tr class="separator:ga3ff0a43387450b9e82bdc850c3d85c77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03f1df72bbbe1079a10d290e01797afc"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___h_s_e.html#ga03f1df72bbbe1079a10d290e01797afc">LL_RCC_HSE_Enable</a> (void)</td></tr>
<tr class="memdesc:ga03f1df72bbbe1079a10d290e01797afc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable HSE crystal oscillator (HSE ON) @rmtoll CR HSEON LL_RCC_HSE_Enable.  <a href="group___r_c_c___l_l___e_f___h_s_e.html#ga03f1df72bbbe1079a10d290e01797afc">More...</a><br /></td></tr>
<tr class="separator:ga03f1df72bbbe1079a10d290e01797afc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb26387b241a14f93d1d8310aff74078"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___h_s_e.html#gacb26387b241a14f93d1d8310aff74078">LL_RCC_HSE_Disable</a> (void)</td></tr>
<tr class="memdesc:gacb26387b241a14f93d1d8310aff74078"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable HSE crystal oscillator (HSE ON) @rmtoll CR HSEON LL_RCC_HSE_Disable.  <a href="group___r_c_c___l_l___e_f___h_s_e.html#gacb26387b241a14f93d1d8310aff74078">More...</a><br /></td></tr>
<tr class="separator:gacb26387b241a14f93d1d8310aff74078"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e974a4c506e1983f3cc34031473037e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___h_s_e.html#ga6e974a4c506e1983f3cc34031473037e">LL_RCC_HSE_IsReady</a> (void)</td></tr>
<tr class="memdesc:ga6e974a4c506e1983f3cc34031473037e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if HSE oscillator Ready @rmtoll CR HSERDY LL_RCC_HSE_IsReady.  <a href="group___r_c_c___l_l___e_f___h_s_e.html#ga6e974a4c506e1983f3cc34031473037e">More...</a><br /></td></tr>
<tr class="separator:ga6e974a4c506e1983f3cc34031473037e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7df3a3681aaf5d6fffc190698e66fbc6"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___h_s_i.html#ga7df3a3681aaf5d6fffc190698e66fbc6">LL_RCC_HSI_Enable</a> (void)</td></tr>
<tr class="memdesc:ga7df3a3681aaf5d6fffc190698e66fbc6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable HSI oscillator @rmtoll CR HSION LL_RCC_HSI_Enable.  <a href="group___r_c_c___l_l___e_f___h_s_i.html#ga7df3a3681aaf5d6fffc190698e66fbc6">More...</a><br /></td></tr>
<tr class="separator:ga7df3a3681aaf5d6fffc190698e66fbc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7378e93867ba13383054e284b8ec4b46"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___h_s_i.html#ga7378e93867ba13383054e284b8ec4b46">LL_RCC_HSI_Disable</a> (void)</td></tr>
<tr class="memdesc:ga7378e93867ba13383054e284b8ec4b46"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable HSI oscillator @rmtoll CR HSION LL_RCC_HSI_Disable.  <a href="group___r_c_c___l_l___e_f___h_s_i.html#ga7378e93867ba13383054e284b8ec4b46">More...</a><br /></td></tr>
<tr class="separator:ga7378e93867ba13383054e284b8ec4b46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80b799f34d7a32793c6298c66034e65f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___h_s_i.html#ga80b799f34d7a32793c6298c66034e65f">LL_RCC_HSI_IsReady</a> (void)</td></tr>
<tr class="memdesc:ga80b799f34d7a32793c6298c66034e65f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if HSI clock is ready @rmtoll CR HSIRDY LL_RCC_HSI_IsReady.  <a href="group___r_c_c___l_l___e_f___h_s_i.html#ga80b799f34d7a32793c6298c66034e65f">More...</a><br /></td></tr>
<tr class="separator:ga80b799f34d7a32793c6298c66034e65f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga944e422d8e8429f77f68216f00017cd1"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___h_s_i.html#ga944e422d8e8429f77f68216f00017cd1">LL_RCC_HSI_GetCalibration</a> (void)</td></tr>
<tr class="memdesc:ga944e422d8e8429f77f68216f00017cd1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get HSI Calibration value.  <a href="group___r_c_c___l_l___e_f___h_s_i.html#ga944e422d8e8429f77f68216f00017cd1">More...</a><br /></td></tr>
<tr class="separator:ga944e422d8e8429f77f68216f00017cd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8cfa820b4109a38cad940831419719d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___h_s_i.html#gae8cfa820b4109a38cad940831419719d">LL_RCC_HSI_SetCalibTrimming</a> (uint32_t Value)</td></tr>
<tr class="memdesc:gae8cfa820b4109a38cad940831419719d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set HSI Calibration trimming.  <a href="group___r_c_c___l_l___e_f___h_s_i.html#gae8cfa820b4109a38cad940831419719d">More...</a><br /></td></tr>
<tr class="separator:gae8cfa820b4109a38cad940831419719d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5a3798ae9bf99631ec710e5e5978d4e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___h_s_i.html#gaf5a3798ae9bf99631ec710e5e5978d4e">LL_RCC_HSI_GetCalibTrimming</a> (void)</td></tr>
<tr class="memdesc:gaf5a3798ae9bf99631ec710e5e5978d4e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get HSI Calibration trimming @rmtoll CR HSITRIM LL_RCC_HSI_GetCalibTrimming.  <a href="group___r_c_c___l_l___e_f___h_s_i.html#gaf5a3798ae9bf99631ec710e5e5978d4e">More...</a><br /></td></tr>
<tr class="separator:gaf5a3798ae9bf99631ec710e5e5978d4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga936246430a6af1b5655b1b7c9173c36a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___l_s_e.html#ga936246430a6af1b5655b1b7c9173c36a">LL_RCC_LSE_Enable</a> (void)</td></tr>
<tr class="memdesc:ga936246430a6af1b5655b1b7c9173c36a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Low Speed External (LSE) crystal. @rmtoll BDCR LSEON LL_RCC_LSE_Enable.  <a href="group___r_c_c___l_l___e_f___l_s_e.html#ga936246430a6af1b5655b1b7c9173c36a">More...</a><br /></td></tr>
<tr class="separator:ga936246430a6af1b5655b1b7c9173c36a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d7d65f46d5f2a53e20aee053a20e432"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___l_s_e.html#ga2d7d65f46d5f2a53e20aee053a20e432">LL_RCC_LSE_Disable</a> (void)</td></tr>
<tr class="memdesc:ga2d7d65f46d5f2a53e20aee053a20e432"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Low Speed External (LSE) crystal. @rmtoll BDCR LSEON LL_RCC_LSE_Disable.  <a href="group___r_c_c___l_l___e_f___l_s_e.html#ga2d7d65f46d5f2a53e20aee053a20e432">More...</a><br /></td></tr>
<tr class="separator:ga2d7d65f46d5f2a53e20aee053a20e432"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6549e6703b0b96fc154f7b014961f890"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___l_s_e.html#ga6549e6703b0b96fc154f7b014961f890">LL_RCC_LSE_EnableBypass</a> (void)</td></tr>
<tr class="memdesc:ga6549e6703b0b96fc154f7b014961f890"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable external clock source (LSE bypass). @rmtoll BDCR LSEBYP LL_RCC_LSE_EnableBypass.  <a href="group___r_c_c___l_l___e_f___l_s_e.html#ga6549e6703b0b96fc154f7b014961f890">More...</a><br /></td></tr>
<tr class="separator:ga6549e6703b0b96fc154f7b014961f890"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6dd89879b0a57f02d7fea00ed894844"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___l_s_e.html#gae6dd89879b0a57f02d7fea00ed894844">LL_RCC_LSE_DisableBypass</a> (void)</td></tr>
<tr class="memdesc:gae6dd89879b0a57f02d7fea00ed894844"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable external clock source (LSE bypass). @rmtoll BDCR LSEBYP LL_RCC_LSE_DisableBypass.  <a href="group___r_c_c___l_l___e_f___l_s_e.html#gae6dd89879b0a57f02d7fea00ed894844">More...</a><br /></td></tr>
<tr class="separator:gae6dd89879b0a57f02d7fea00ed894844"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7753068082fb56a76c8dd718d8ab7c1"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___l_s_e.html#gae7753068082fb56a76c8dd718d8ab7c1">LL_RCC_LSE_IsReady</a> (void)</td></tr>
<tr class="memdesc:gae7753068082fb56a76c8dd718d8ab7c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if LSE oscillator Ready @rmtoll BDCR LSERDY LL_RCC_LSE_IsReady.  <a href="group___r_c_c___l_l___e_f___l_s_e.html#gae7753068082fb56a76c8dd718d8ab7c1">More...</a><br /></td></tr>
<tr class="separator:gae7753068082fb56a76c8dd718d8ab7c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4165b73b9d05a0b0ebf283acc6db2f35"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___l_s_i.html#ga4165b73b9d05a0b0ebf283acc6db2f35">LL_RCC_LSI_Enable</a> (void)</td></tr>
<tr class="memdesc:ga4165b73b9d05a0b0ebf283acc6db2f35"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable LSI Oscillator @rmtoll CSR LSION LL_RCC_LSI_Enable.  <a href="group___r_c_c___l_l___e_f___l_s_i.html#ga4165b73b9d05a0b0ebf283acc6db2f35">More...</a><br /></td></tr>
<tr class="separator:ga4165b73b9d05a0b0ebf283acc6db2f35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5e7ebb7d4d7c88df0dbd9293e6a685b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___l_s_i.html#gaf5e7ebb7d4d7c88df0dbd9293e6a685b">LL_RCC_LSI_Disable</a> (void)</td></tr>
<tr class="memdesc:gaf5e7ebb7d4d7c88df0dbd9293e6a685b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable LSI Oscillator @rmtoll CSR LSION LL_RCC_LSI_Disable.  <a href="group___r_c_c___l_l___e_f___l_s_i.html#gaf5e7ebb7d4d7c88df0dbd9293e6a685b">More...</a><br /></td></tr>
<tr class="separator:gaf5e7ebb7d4d7c88df0dbd9293e6a685b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7661c6b0a8edd9d0f4466b22b11aae2"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___l_s_i.html#gaa7661c6b0a8edd9d0f4466b22b11aae2">LL_RCC_LSI_IsReady</a> (void)</td></tr>
<tr class="memdesc:gaa7661c6b0a8edd9d0f4466b22b11aae2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if LSI is Ready @rmtoll CSR LSIRDY LL_RCC_LSI_IsReady.  <a href="group___r_c_c___l_l___e_f___l_s_i.html#gaa7661c6b0a8edd9d0f4466b22b11aae2">More...</a><br /></td></tr>
<tr class="separator:gaa7661c6b0a8edd9d0f4466b22b11aae2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade07cf0061a8196c45276d7d87caa74e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___system.html#gade07cf0061a8196c45276d7d87caa74e">LL_RCC_SetSysClkSource</a> (uint32_t Source)</td></tr>
<tr class="memdesc:gade07cf0061a8196c45276d7d87caa74e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure the system clock source @rmtoll CFGR SW LL_RCC_SetSysClkSource.  <a href="group___r_c_c___l_l___e_f___system.html#gade07cf0061a8196c45276d7d87caa74e">More...</a><br /></td></tr>
<tr class="separator:gade07cf0061a8196c45276d7d87caa74e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46141696cad09a131c4a0d6d799269aa"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___system.html#ga46141696cad09a131c4a0d6d799269aa">LL_RCC_GetSysClkSource</a> (void)</td></tr>
<tr class="memdesc:ga46141696cad09a131c4a0d6d799269aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the system clock source @rmtoll CFGR SWS LL_RCC_GetSysClkSource.  <a href="group___r_c_c___l_l___e_f___system.html#ga46141696cad09a131c4a0d6d799269aa">More...</a><br /></td></tr>
<tr class="separator:ga46141696cad09a131c4a0d6d799269aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e26a68b86dfe285aabaa5d6707086e4"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___system.html#ga2e26a68b86dfe285aabaa5d6707086e4">LL_RCC_SetAHBPrescaler</a> (uint32_t Prescaler)</td></tr>
<tr class="memdesc:ga2e26a68b86dfe285aabaa5d6707086e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set AHB prescaler @rmtoll CFGR HPRE LL_RCC_SetAHBPrescaler.  <a href="group___r_c_c___l_l___e_f___system.html#ga2e26a68b86dfe285aabaa5d6707086e4">More...</a><br /></td></tr>
<tr class="separator:ga2e26a68b86dfe285aabaa5d6707086e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a644ead8a37cf74b0544d45db576285"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___system.html#ga7a644ead8a37cf74b0544d45db576285">LL_RCC_SetAPB1Prescaler</a> (uint32_t Prescaler)</td></tr>
<tr class="memdesc:ga7a644ead8a37cf74b0544d45db576285"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set APB1 prescaler @rmtoll CFGR PPRE1 LL_RCC_SetAPB1Prescaler.  <a href="group___r_c_c___l_l___e_f___system.html#ga7a644ead8a37cf74b0544d45db576285">More...</a><br /></td></tr>
<tr class="separator:ga7a644ead8a37cf74b0544d45db576285"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1ff004532ea545d151b41b6820b7cf4"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___system.html#gaa1ff004532ea545d151b41b6820b7cf4">LL_RCC_SetAPB2Prescaler</a> (uint32_t Prescaler)</td></tr>
<tr class="memdesc:gaa1ff004532ea545d151b41b6820b7cf4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set APB2 prescaler @rmtoll CFGR PPRE2 LL_RCC_SetAPB2Prescaler.  <a href="group___r_c_c___l_l___e_f___system.html#gaa1ff004532ea545d151b41b6820b7cf4">More...</a><br /></td></tr>
<tr class="separator:gaa1ff004532ea545d151b41b6820b7cf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19c9cd16c74bf79bc08e75e1a182d98b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___system.html#ga19c9cd16c74bf79bc08e75e1a182d98b">LL_RCC_GetAHBPrescaler</a> (void)</td></tr>
<tr class="memdesc:ga19c9cd16c74bf79bc08e75e1a182d98b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get AHB prescaler @rmtoll CFGR HPRE LL_RCC_GetAHBPrescaler.  <a href="group___r_c_c___l_l___e_f___system.html#ga19c9cd16c74bf79bc08e75e1a182d98b">More...</a><br /></td></tr>
<tr class="separator:ga19c9cd16c74bf79bc08e75e1a182d98b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c3940f271ef48caf597abe88668ecf1"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___system.html#ga0c3940f271ef48caf597abe88668ecf1">LL_RCC_GetAPB1Prescaler</a> (void)</td></tr>
<tr class="memdesc:ga0c3940f271ef48caf597abe88668ecf1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get APB1 prescaler @rmtoll CFGR PPRE1 LL_RCC_GetAPB1Prescaler.  <a href="group___r_c_c___l_l___e_f___system.html#ga0c3940f271ef48caf597abe88668ecf1">More...</a><br /></td></tr>
<tr class="separator:ga0c3940f271ef48caf597abe88668ecf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae36073790d83b6245c874b3f61cca3f3"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___system.html#gae36073790d83b6245c874b3f61cca3f3">LL_RCC_GetAPB2Prescaler</a> (void)</td></tr>
<tr class="memdesc:gae36073790d83b6245c874b3f61cca3f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get APB2 prescaler @rmtoll CFGR PPRE2 LL_RCC_GetAPB2Prescaler.  <a href="group___r_c_c___l_l___e_f___system.html#gae36073790d83b6245c874b3f61cca3f3">More...</a><br /></td></tr>
<tr class="separator:gae36073790d83b6245c874b3f61cca3f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga531fbb087ed71e95a1c47c848fad6638"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___m_c_o.html#ga531fbb087ed71e95a1c47c848fad6638">LL_RCC_ConfigMCO</a> (uint32_t MCOxSource, uint32_t MCOxPrescaler)</td></tr>
<tr class="memdesc:ga531fbb087ed71e95a1c47c848fad6638"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure MCOx @rmtoll CFGR MCO1 LL_RCC_ConfigMCO<br  />
 CFGR MCO1PRE LL_RCC_ConfigMCO<br  />
 CFGR MCO2 LL_RCC_ConfigMCO<br  />
 CFGR MCO2PRE LL_RCC_ConfigMCO.  <a href="group___r_c_c___l_l___e_f___m_c_o.html#ga531fbb087ed71e95a1c47c848fad6638">More...</a><br /></td></tr>
<tr class="separator:ga531fbb087ed71e95a1c47c848fad6638"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6011d0b40ff6be229ece16f3bc077bc"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#gab6011d0b40ff6be229ece16f3bc077bc">LL_RCC_SetI2SClockSource</a> (uint32_t Source)</td></tr>
<tr class="memdesc:gab6011d0b40ff6be229ece16f3bc077bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure I2S clock source @rmtoll CFGR I2SSRC LL_RCC_SetI2SClockSource<br  />
 DCKCFGR I2SSRC LL_RCC_SetI2SClockSource<br  />
 DCKCFGR I2S1SRC LL_RCC_SetI2SClockSource<br  />
 DCKCFGR I2S2SRC LL_RCC_SetI2SClockSource.  <a href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#gab6011d0b40ff6be229ece16f3bc077bc">More...</a><br /></td></tr>
<tr class="separator:gab6011d0b40ff6be229ece16f3bc077bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21a95ac87202467d9210b0cbdb3b1e96"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#ga21a95ac87202467d9210b0cbdb3b1e96">LL_RCC_GetI2SClockSource</a> (uint32_t I2Sx)</td></tr>
<tr class="memdesc:ga21a95ac87202467d9210b0cbdb3b1e96"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get I2S Clock Source @rmtoll CFGR I2SSRC LL_RCC_GetI2SClockSource<br  />
 DCKCFGR I2SSRC LL_RCC_GetI2SClockSource<br  />
 DCKCFGR I2S1SRC LL_RCC_GetI2SClockSource<br  />
 DCKCFGR I2S2SRC LL_RCC_GetI2SClockSource.  <a href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#ga21a95ac87202467d9210b0cbdb3b1e96">More...</a><br /></td></tr>
<tr class="separator:ga21a95ac87202467d9210b0cbdb3b1e96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5916910fa30029f1741fa6835d23db6b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___r_t_c.html#ga5916910fa30029f1741fa6835d23db6b">LL_RCC_SetRTCClockSource</a> (uint32_t Source)</td></tr>
<tr class="memdesc:ga5916910fa30029f1741fa6835d23db6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set RTC Clock Source.  <a href="group___r_c_c___l_l___e_f___r_t_c.html#ga5916910fa30029f1741fa6835d23db6b">More...</a><br /></td></tr>
<tr class="separator:ga5916910fa30029f1741fa6835d23db6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a628a30073b69f94c6141ecd58295d6"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___r_t_c.html#ga2a628a30073b69f94c6141ecd58295d6">LL_RCC_GetRTCClockSource</a> (void)</td></tr>
<tr class="memdesc:ga2a628a30073b69f94c6141ecd58295d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get RTC Clock Source @rmtoll BDCR RTCSEL LL_RCC_GetRTCClockSource.  <a href="group___r_c_c___l_l___e_f___r_t_c.html#ga2a628a30073b69f94c6141ecd58295d6">More...</a><br /></td></tr>
<tr class="separator:ga2a628a30073b69f94c6141ecd58295d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd55bc3513e4b60cf5341efb57d49789"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___r_t_c.html#gafd55bc3513e4b60cf5341efb57d49789">LL_RCC_EnableRTC</a> (void)</td></tr>
<tr class="memdesc:gafd55bc3513e4b60cf5341efb57d49789"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable RTC @rmtoll BDCR RTCEN LL_RCC_EnableRTC.  <a href="group___r_c_c___l_l___e_f___r_t_c.html#gafd55bc3513e4b60cf5341efb57d49789">More...</a><br /></td></tr>
<tr class="separator:gafd55bc3513e4b60cf5341efb57d49789"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb6141a9d0d986192babfb1b5b0849b5"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___r_t_c.html#gacb6141a9d0d986192babfb1b5b0849b5">LL_RCC_DisableRTC</a> (void)</td></tr>
<tr class="memdesc:gacb6141a9d0d986192babfb1b5b0849b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable RTC @rmtoll BDCR RTCEN LL_RCC_DisableRTC.  <a href="group___r_c_c___l_l___e_f___r_t_c.html#gacb6141a9d0d986192babfb1b5b0849b5">More...</a><br /></td></tr>
<tr class="separator:gacb6141a9d0d986192babfb1b5b0849b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47fad22a32a0f7132868e28289b16f88"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___r_t_c.html#ga47fad22a32a0f7132868e28289b16f88">LL_RCC_IsEnabledRTC</a> (void)</td></tr>
<tr class="memdesc:ga47fad22a32a0f7132868e28289b16f88"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if RTC has been enabled or not @rmtoll BDCR RTCEN LL_RCC_IsEnabledRTC.  <a href="group___r_c_c___l_l___e_f___r_t_c.html#ga47fad22a32a0f7132868e28289b16f88">More...</a><br /></td></tr>
<tr class="separator:ga47fad22a32a0f7132868e28289b16f88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga227a3b3aa0575d595313790175e76435"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___r_t_c.html#ga227a3b3aa0575d595313790175e76435">LL_RCC_ForceBackupDomainReset</a> (void)</td></tr>
<tr class="memdesc:ga227a3b3aa0575d595313790175e76435"><td class="mdescLeft">&#160;</td><td class="mdescRight">Force the Backup domain reset @rmtoll BDCR BDRST LL_RCC_ForceBackupDomainReset.  <a href="group___r_c_c___l_l___e_f___r_t_c.html#ga227a3b3aa0575d595313790175e76435">More...</a><br /></td></tr>
<tr class="separator:ga227a3b3aa0575d595313790175e76435"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac52a1db0154301559c493145c3e5a37d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___r_t_c.html#gac52a1db0154301559c493145c3e5a37d">LL_RCC_ReleaseBackupDomainReset</a> (void)</td></tr>
<tr class="memdesc:gac52a1db0154301559c493145c3e5a37d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Release the Backup domain reset @rmtoll BDCR BDRST LL_RCC_ReleaseBackupDomainReset.  <a href="group___r_c_c___l_l___e_f___r_t_c.html#gac52a1db0154301559c493145c3e5a37d">More...</a><br /></td></tr>
<tr class="separator:gac52a1db0154301559c493145c3e5a37d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7853cc23bdfef92911674d17ba6f90a5"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___r_t_c.html#ga7853cc23bdfef92911674d17ba6f90a5">LL_RCC_SetRTC_HSEPrescaler</a> (uint32_t Prescaler)</td></tr>
<tr class="memdesc:ga7853cc23bdfef92911674d17ba6f90a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set HSE Prescalers for RTC Clock @rmtoll CFGR RTCPRE LL_RCC_SetRTC_HSEPrescaler.  <a href="group___r_c_c___l_l___e_f___r_t_c.html#ga7853cc23bdfef92911674d17ba6f90a5">More...</a><br /></td></tr>
<tr class="separator:ga7853cc23bdfef92911674d17ba6f90a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf18f9d91109af38992b999f234556ce6"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___r_t_c.html#gaf18f9d91109af38992b999f234556ce6">LL_RCC_GetRTC_HSEPrescaler</a> (void)</td></tr>
<tr class="memdesc:gaf18f9d91109af38992b999f234556ce6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get HSE Prescalers for RTC Clock @rmtoll CFGR RTCPRE LL_RCC_GetRTC_HSEPrescaler.  <a href="group___r_c_c___l_l___e_f___r_t_c.html#gaf18f9d91109af38992b999f234556ce6">More...</a><br /></td></tr>
<tr class="separator:gaf18f9d91109af38992b999f234556ce6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga924475b1dffb9d1da3ea0b71b40aa30a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___t_i_m___c_l_o_c_k___p_r_e_s_c_a_l_e_r.html#ga924475b1dffb9d1da3ea0b71b40aa30a">LL_RCC_SetTIMPrescaler</a> (uint32_t Prescaler)</td></tr>
<tr class="memdesc:ga924475b1dffb9d1da3ea0b71b40aa30a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Timers Clock Prescalers @rmtoll DCKCFGR TIMPRE LL_RCC_SetTIMPrescaler.  <a href="group___r_c_c___l_l___e_f___t_i_m___c_l_o_c_k___p_r_e_s_c_a_l_e_r.html#ga924475b1dffb9d1da3ea0b71b40aa30a">More...</a><br /></td></tr>
<tr class="separator:ga924475b1dffb9d1da3ea0b71b40aa30a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69da2e06366dea7e1bd97c074a4a223d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___t_i_m___c_l_o_c_k___p_r_e_s_c_a_l_e_r.html#ga69da2e06366dea7e1bd97c074a4a223d">LL_RCC_GetTIMPrescaler</a> (void)</td></tr>
<tr class="memdesc:ga69da2e06366dea7e1bd97c074a4a223d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Timers Clock Prescalers @rmtoll DCKCFGR TIMPRE LL_RCC_GetTIMPrescaler.  <a href="group___r_c_c___l_l___e_f___t_i_m___c_l_o_c_k___p_r_e_s_c_a_l_e_r.html#ga69da2e06366dea7e1bd97c074a4a223d">More...</a><br /></td></tr>
<tr class="separator:ga69da2e06366dea7e1bd97c074a4a223d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86d714579aac9b2f9b3216b6825c369b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___p_l_l.html#ga86d714579aac9b2f9b3216b6825c369b">LL_RCC_PLL_Enable</a> (void)</td></tr>
<tr class="memdesc:ga86d714579aac9b2f9b3216b6825c369b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable PLL @rmtoll CR PLLON LL_RCC_PLL_Enable.  <a href="group___r_c_c___l_l___e_f___p_l_l.html#ga86d714579aac9b2f9b3216b6825c369b">More...</a><br /></td></tr>
<tr class="separator:ga86d714579aac9b2f9b3216b6825c369b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e3b0e21f16147d992e0df9b87c410bd"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___p_l_l.html#ga9e3b0e21f16147d992e0df9b87c410bd">LL_RCC_PLL_Disable</a> (void)</td></tr>
<tr class="memdesc:ga9e3b0e21f16147d992e0df9b87c410bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable PLL.  <a href="group___r_c_c___l_l___e_f___p_l_l.html#ga9e3b0e21f16147d992e0df9b87c410bd">More...</a><br /></td></tr>
<tr class="separator:ga9e3b0e21f16147d992e0df9b87c410bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86334eeeb7d86032a1087bf1b0fb1860"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___p_l_l.html#ga86334eeeb7d86032a1087bf1b0fb1860">LL_RCC_PLL_IsReady</a> (void)</td></tr>
<tr class="memdesc:ga86334eeeb7d86032a1087bf1b0fb1860"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if PLL Ready @rmtoll CR PLLRDY LL_RCC_PLL_IsReady.  <a href="group___r_c_c___l_l___e_f___p_l_l.html#ga86334eeeb7d86032a1087bf1b0fb1860">More...</a><br /></td></tr>
<tr class="separator:ga86334eeeb7d86032a1087bf1b0fb1860"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae44175d4b464a7abbe3f960510724edb"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___p_l_l.html#gae44175d4b464a7abbe3f960510724edb">LL_RCC_PLL_ConfigDomain_SYS</a> (uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP_R)</td></tr>
<tr class="memdesc:gae44175d4b464a7abbe3f960510724edb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure PLL used for SYSCLK Domain.  <a href="group___r_c_c___l_l___e_f___p_l_l.html#gae44175d4b464a7abbe3f960510724edb">More...</a><br /></td></tr>
<tr class="separator:gae44175d4b464a7abbe3f960510724edb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5073ee320f5b0711bba681f9364f46ec"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___p_l_l.html#ga5073ee320f5b0711bba681f9364f46ec">LL_RCC_PLL_ConfigDomain_48M</a> (uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLQ)</td></tr>
<tr class="memdesc:ga5073ee320f5b0711bba681f9364f46ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure PLL used for 48Mhz domain clock.  <a href="group___r_c_c___l_l___e_f___p_l_l.html#ga5073ee320f5b0711bba681f9364f46ec">More...</a><br /></td></tr>
<tr class="separator:ga5073ee320f5b0711bba681f9364f46ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab03a55b3dfe05c5901bbd9b6c6fee0a0"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___p_l_l.html#gab03a55b3dfe05c5901bbd9b6c6fee0a0">LL_RCC_PLL_SetMainSource</a> (uint32_t PLLSource)</td></tr>
<tr class="memdesc:gab03a55b3dfe05c5901bbd9b6c6fee0a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure PLL clock source @rmtoll PLLCFGR PLLSRC LL_RCC_PLL_SetMainSource.  <a href="group___r_c_c___l_l___e_f___p_l_l.html#gab03a55b3dfe05c5901bbd9b6c6fee0a0">More...</a><br /></td></tr>
<tr class="separator:gab03a55b3dfe05c5901bbd9b6c6fee0a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d9b3802b37694ec9290e80438637a85"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___p_l_l.html#ga9d9b3802b37694ec9290e80438637a85">LL_RCC_PLL_GetMainSource</a> (void)</td></tr>
<tr class="memdesc:ga9d9b3802b37694ec9290e80438637a85"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the oscillator used as PLL clock source. @rmtoll PLLCFGR PLLSRC LL_RCC_PLL_GetMainSource.  <a href="group___r_c_c___l_l___e_f___p_l_l.html#ga9d9b3802b37694ec9290e80438637a85">More...</a><br /></td></tr>
<tr class="separator:ga9d9b3802b37694ec9290e80438637a85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6a634beb13d8d21b62ba996eeab53c4"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___p_l_l.html#gad6a634beb13d8d21b62ba996eeab53c4">LL_RCC_PLL_GetN</a> (void)</td></tr>
<tr class="memdesc:gad6a634beb13d8d21b62ba996eeab53c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Main PLL multiplication factor for VCO @rmtoll PLLCFGR PLLN LL_RCC_PLL_GetN.  <a href="group___r_c_c___l_l___e_f___p_l_l.html#gad6a634beb13d8d21b62ba996eeab53c4">More...</a><br /></td></tr>
<tr class="separator:gad6a634beb13d8d21b62ba996eeab53c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99fe1b554c8f04d8fed520689c3ec3b8"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___p_l_l.html#ga99fe1b554c8f04d8fed520689c3ec3b8">LL_RCC_PLL_GetP</a> (void)</td></tr>
<tr class="memdesc:ga99fe1b554c8f04d8fed520689c3ec3b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Main PLL division factor for PLLP @rmtoll PLLCFGR PLLP LL_RCC_PLL_GetP.  <a href="group___r_c_c___l_l___e_f___p_l_l.html#ga99fe1b554c8f04d8fed520689c3ec3b8">More...</a><br /></td></tr>
<tr class="separator:ga99fe1b554c8f04d8fed520689c3ec3b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fa76fbe2c7f4db07eee43dc259c53fd"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___p_l_l.html#ga2fa76fbe2c7f4db07eee43dc259c53fd">LL_RCC_PLL_GetQ</a> (void)</td></tr>
<tr class="memdesc:ga2fa76fbe2c7f4db07eee43dc259c53fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Main PLL division factor for PLLQ.  <a href="group___r_c_c___l_l___e_f___p_l_l.html#ga2fa76fbe2c7f4db07eee43dc259c53fd">More...</a><br /></td></tr>
<tr class="separator:ga2fa76fbe2c7f4db07eee43dc259c53fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d5975a2bb7111ff9dc46cfbffd3d832"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___p_l_l.html#ga0d5975a2bb7111ff9dc46cfbffd3d832">LL_RCC_PLL_GetDivider</a> (void)</td></tr>
<tr class="memdesc:ga0d5975a2bb7111ff9dc46cfbffd3d832"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Division factor for the main PLL and other PLL @rmtoll PLLCFGR PLLM LL_RCC_PLL_GetDivider.  <a href="group___r_c_c___l_l___e_f___p_l_l.html#ga0d5975a2bb7111ff9dc46cfbffd3d832">More...</a><br /></td></tr>
<tr class="separator:ga0d5975a2bb7111ff9dc46cfbffd3d832"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b51d68f01a43ecea2bee6ea8978624e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___p_l_l.html#ga0b51d68f01a43ecea2bee6ea8978624e">LL_RCC_PLL_ConfigSpreadSpectrum</a> (uint32_t Mod, uint32_t Inc, uint32_t Sel)</td></tr>
<tr class="memdesc:ga0b51d68f01a43ecea2bee6ea8978624e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure Spread Spectrum used for PLL.  <a href="group___r_c_c___l_l___e_f___p_l_l.html#ga0b51d68f01a43ecea2bee6ea8978624e">More...</a><br /></td></tr>
<tr class="separator:ga0b51d68f01a43ecea2bee6ea8978624e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28e0f2c312d37c19ad2b8c7e16f283d9"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___p_l_l.html#ga28e0f2c312d37c19ad2b8c7e16f283d9">LL_RCC_PLL_GetPeriodModulation</a> (void)</td></tr>
<tr class="memdesc:ga28e0f2c312d37c19ad2b8c7e16f283d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Spread Spectrum Modulation Period for PLL @rmtoll SSCGR MODPER LL_RCC_PLL_GetPeriodModulation.  <a href="group___r_c_c___l_l___e_f___p_l_l.html#ga28e0f2c312d37c19ad2b8c7e16f283d9">More...</a><br /></td></tr>
<tr class="separator:ga28e0f2c312d37c19ad2b8c7e16f283d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb62ce647f2ad68b697a6e3dd13e4a7c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___p_l_l.html#gacb62ce647f2ad68b697a6e3dd13e4a7c">LL_RCC_PLL_GetStepIncrementation</a> (void)</td></tr>
<tr class="memdesc:gacb62ce647f2ad68b697a6e3dd13e4a7c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Spread Spectrum Incrementation Step for PLL.  <a href="group___r_c_c___l_l___e_f___p_l_l.html#gacb62ce647f2ad68b697a6e3dd13e4a7c">More...</a><br /></td></tr>
<tr class="separator:gacb62ce647f2ad68b697a6e3dd13e4a7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab15a0d54c79c43ddb8bc7c76cde28e11"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___p_l_l.html#gab15a0d54c79c43ddb8bc7c76cde28e11">LL_RCC_PLL_GetSpreadSelection</a> (void)</td></tr>
<tr class="memdesc:gab15a0d54c79c43ddb8bc7c76cde28e11"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Spread Spectrum Selection for PLL.  <a href="group___r_c_c___l_l___e_f___p_l_l.html#gab15a0d54c79c43ddb8bc7c76cde28e11">More...</a><br /></td></tr>
<tr class="separator:gab15a0d54c79c43ddb8bc7c76cde28e11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c2aed1252978b55d5d06838140f044c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___p_l_l.html#ga1c2aed1252978b55d5d06838140f044c">LL_RCC_PLL_SpreadSpectrum_Enable</a> (void)</td></tr>
<tr class="memdesc:ga1c2aed1252978b55d5d06838140f044c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Spread Spectrum for PLL. @rmtoll SSCGR SSCGEN LL_RCC_PLL_SpreadSpectrum_Enable.  <a href="group___r_c_c___l_l___e_f___p_l_l.html#ga1c2aed1252978b55d5d06838140f044c">More...</a><br /></td></tr>
<tr class="separator:ga1c2aed1252978b55d5d06838140f044c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga409fda1bc41ac93fba4ae3a7b94f9170"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___p_l_l.html#ga409fda1bc41ac93fba4ae3a7b94f9170">LL_RCC_PLL_SpreadSpectrum_Disable</a> (void)</td></tr>
<tr class="memdesc:ga409fda1bc41ac93fba4ae3a7b94f9170"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Spread Spectrum for PLL. @rmtoll SSCGR SSCGEN LL_RCC_PLL_SpreadSpectrum_Disable.  <a href="group___r_c_c___l_l___e_f___p_l_l.html#ga409fda1bc41ac93fba4ae3a7b94f9170">More...</a><br /></td></tr>
<tr class="separator:ga409fda1bc41ac93fba4ae3a7b94f9170"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6638841ef4f19d87c1ad17b235a34f63"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___p_l_l_i2_s.html#ga6638841ef4f19d87c1ad17b235a34f63">LL_RCC_PLLI2S_Enable</a> (void)</td></tr>
<tr class="memdesc:ga6638841ef4f19d87c1ad17b235a34f63"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable PLLI2S @rmtoll CR PLLI2SON LL_RCC_PLLI2S_Enable.  <a href="group___r_c_c___l_l___e_f___p_l_l_i2_s.html#ga6638841ef4f19d87c1ad17b235a34f63">More...</a><br /></td></tr>
<tr class="separator:ga6638841ef4f19d87c1ad17b235a34f63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf968beb4a33f098582b54fe64d5bff71"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___p_l_l_i2_s.html#gaf968beb4a33f098582b54fe64d5bff71">LL_RCC_PLLI2S_Disable</a> (void)</td></tr>
<tr class="memdesc:gaf968beb4a33f098582b54fe64d5bff71"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable PLLI2S @rmtoll CR PLLI2SON LL_RCC_PLLI2S_Disable.  <a href="group___r_c_c___l_l___e_f___p_l_l_i2_s.html#gaf968beb4a33f098582b54fe64d5bff71">More...</a><br /></td></tr>
<tr class="separator:gaf968beb4a33f098582b54fe64d5bff71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08ca40d0e745e3845cd1ff378aebf299"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___p_l_l_i2_s.html#ga08ca40d0e745e3845cd1ff378aebf299">LL_RCC_PLLI2S_IsReady</a> (void)</td></tr>
<tr class="memdesc:ga08ca40d0e745e3845cd1ff378aebf299"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if PLLI2S Ready @rmtoll CR PLLI2SRDY LL_RCC_PLLI2S_IsReady.  <a href="group___r_c_c___l_l___e_f___p_l_l_i2_s.html#ga08ca40d0e745e3845cd1ff378aebf299">More...</a><br /></td></tr>
<tr class="separator:ga08ca40d0e745e3845cd1ff378aebf299"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dd787747862b966b7327dad630175d3"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___p_l_l_i2_s.html#ga5dd787747862b966b7327dad630175d3">LL_RCC_PLLI2S_ConfigDomain_I2S</a> (uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLR)</td></tr>
<tr class="memdesc:ga5dd787747862b966b7327dad630175d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure PLLI2S used for I2S1 domain clock.  <a href="group___r_c_c___l_l___e_f___p_l_l_i2_s.html#ga5dd787747862b966b7327dad630175d3">More...</a><br /></td></tr>
<tr class="separator:ga5dd787747862b966b7327dad630175d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab79ea9ecf27834329ac12e8f5e1ce02f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___p_l_l_i2_s.html#gab79ea9ecf27834329ac12e8f5e1ce02f">LL_RCC_PLLI2S_GetN</a> (void)</td></tr>
<tr class="memdesc:gab79ea9ecf27834329ac12e8f5e1ce02f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get I2SPLL multiplication factor for VCO @rmtoll PLLI2SCFGR PLLI2SN LL_RCC_PLLI2S_GetN.  <a href="group___r_c_c___l_l___e_f___p_l_l_i2_s.html#gab79ea9ecf27834329ac12e8f5e1ce02f">More...</a><br /></td></tr>
<tr class="separator:gab79ea9ecf27834329ac12e8f5e1ce02f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad70950d83326d3292e8b10cc2170286b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___p_l_l_i2_s.html#gad70950d83326d3292e8b10cc2170286b">LL_RCC_PLLI2S_GetR</a> (void)</td></tr>
<tr class="memdesc:gad70950d83326d3292e8b10cc2170286b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get I2SPLL division factor for PLLI2SR.  <a href="group___r_c_c___l_l___e_f___p_l_l_i2_s.html#gad70950d83326d3292e8b10cc2170286b">More...</a><br /></td></tr>
<tr class="separator:gad70950d83326d3292e8b10cc2170286b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53f1031b7991d167064f55c3a1aad3e9"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___p_l_l_i2_s.html#ga53f1031b7991d167064f55c3a1aad3e9">LL_RCC_PLLI2S_GetDivider</a> (void)</td></tr>
<tr class="memdesc:ga53f1031b7991d167064f55c3a1aad3e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get division factor for PLLI2S input clock @rmtoll PLLCFGR PLLM LL_RCC_PLLI2S_GetDivider<br  />
 PLLI2SCFGR PLLI2SM LL_RCC_PLLI2S_GetDivider.  <a href="group___r_c_c___l_l___e_f___p_l_l_i2_s.html#ga53f1031b7991d167064f55c3a1aad3e9">More...</a><br /></td></tr>
<tr class="separator:ga53f1031b7991d167064f55c3a1aad3e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20d05ec250488f62c4fd817172bfe090"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___p_l_l_i2_s.html#ga20d05ec250488f62c4fd817172bfe090">LL_RCC_PLLI2S_GetMainSource</a> (void)</td></tr>
<tr class="memdesc:ga20d05ec250488f62c4fd817172bfe090"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the oscillator used as PLL clock source. @rmtoll PLLCFGR PLLSRC LL_RCC_PLLI2S_GetMainSource<br  />
 PLLI2SCFGR PLLI2SSRC LL_RCC_PLLI2S_GetMainSource.  <a href="group___r_c_c___l_l___e_f___p_l_l_i2_s.html#ga20d05ec250488f62c4fd817172bfe090">More...</a><br /></td></tr>
<tr class="separator:ga20d05ec250488f62c4fd817172bfe090"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59419749c6b98cd0e35346cb0dd521ce"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga59419749c6b98cd0e35346cb0dd521ce">LL_RCC_ClearFlag_LSIRDY</a> (void)</td></tr>
<tr class="memdesc:ga59419749c6b98cd0e35346cb0dd521ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear LSI ready interrupt flag @rmtoll CIR LSIRDYC LL_RCC_ClearFlag_LSIRDY.  <a href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga59419749c6b98cd0e35346cb0dd521ce">More...</a><br /></td></tr>
<tr class="separator:ga59419749c6b98cd0e35346cb0dd521ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga199e2bf0b316d313385cd7daab65150b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga199e2bf0b316d313385cd7daab65150b">LL_RCC_ClearFlag_LSERDY</a> (void)</td></tr>
<tr class="memdesc:ga199e2bf0b316d313385cd7daab65150b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear LSE ready interrupt flag @rmtoll CIR LSERDYC LL_RCC_ClearFlag_LSERDY.  <a href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga199e2bf0b316d313385cd7daab65150b">More...</a><br /></td></tr>
<tr class="separator:ga199e2bf0b316d313385cd7daab65150b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga864ca67fd541996b3698a26fce641fb6"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga864ca67fd541996b3698a26fce641fb6">LL_RCC_ClearFlag_HSIRDY</a> (void)</td></tr>
<tr class="memdesc:ga864ca67fd541996b3698a26fce641fb6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear HSI ready interrupt flag @rmtoll CIR HSIRDYC LL_RCC_ClearFlag_HSIRDY.  <a href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga864ca67fd541996b3698a26fce641fb6">More...</a><br /></td></tr>
<tr class="separator:ga864ca67fd541996b3698a26fce641fb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae05d5688ca8491724652ab6243685c65"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#gae05d5688ca8491724652ab6243685c65">LL_RCC_ClearFlag_HSERDY</a> (void)</td></tr>
<tr class="memdesc:gae05d5688ca8491724652ab6243685c65"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear HSE ready interrupt flag @rmtoll CIR HSERDYC LL_RCC_ClearFlag_HSERDY.  <a href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#gae05d5688ca8491724652ab6243685c65">More...</a><br /></td></tr>
<tr class="separator:gae05d5688ca8491724652ab6243685c65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1b4e9e482781bd59f8ea7f573694fbc"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#gac1b4e9e482781bd59f8ea7f573694fbc">LL_RCC_ClearFlag_PLLRDY</a> (void)</td></tr>
<tr class="memdesc:gac1b4e9e482781bd59f8ea7f573694fbc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear PLL ready interrupt flag @rmtoll CIR PLLRDYC LL_RCC_ClearFlag_PLLRDY.  <a href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#gac1b4e9e482781bd59f8ea7f573694fbc">More...</a><br /></td></tr>
<tr class="separator:gac1b4e9e482781bd59f8ea7f573694fbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03cbf090d5c092c945c140115a7767e0"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga03cbf090d5c092c945c140115a7767e0">LL_RCC_ClearFlag_PLLI2SRDY</a> (void)</td></tr>
<tr class="memdesc:ga03cbf090d5c092c945c140115a7767e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear PLLI2S ready interrupt flag @rmtoll CIR PLLI2SRDYC LL_RCC_ClearFlag_PLLI2SRDY.  <a href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga03cbf090d5c092c945c140115a7767e0">More...</a><br /></td></tr>
<tr class="separator:ga03cbf090d5c092c945c140115a7767e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabc9f1f6f55e23c9a7c3d8f7dabca4df"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#gaabc9f1f6f55e23c9a7c3d8f7dabca4df">LL_RCC_ClearFlag_HSECSS</a> (void)</td></tr>
<tr class="memdesc:gaabc9f1f6f55e23c9a7c3d8f7dabca4df"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Clock security system interrupt flag @rmtoll CIR CSSC LL_RCC_ClearFlag_HSECSS.  <a href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#gaabc9f1f6f55e23c9a7c3d8f7dabca4df">More...</a><br /></td></tr>
<tr class="separator:gaabc9f1f6f55e23c9a7c3d8f7dabca4df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40cc11ad218ea6afe9a357d2ba842db0"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga40cc11ad218ea6afe9a357d2ba842db0">LL_RCC_IsActiveFlag_LSIRDY</a> (void)</td></tr>
<tr class="memdesc:ga40cc11ad218ea6afe9a357d2ba842db0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if LSI ready interrupt occurred or not @rmtoll CIR LSIRDYF LL_RCC_IsActiveFlag_LSIRDY.  <a href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga40cc11ad218ea6afe9a357d2ba842db0">More...</a><br /></td></tr>
<tr class="separator:ga40cc11ad218ea6afe9a357d2ba842db0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c57d5122b8aeac3a3743cec6abf00c0"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga2c57d5122b8aeac3a3743cec6abf00c0">LL_RCC_IsActiveFlag_LSERDY</a> (void)</td></tr>
<tr class="memdesc:ga2c57d5122b8aeac3a3743cec6abf00c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if LSE ready interrupt occurred or not @rmtoll CIR LSERDYF LL_RCC_IsActiveFlag_LSERDY.  <a href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga2c57d5122b8aeac3a3743cec6abf00c0">More...</a><br /></td></tr>
<tr class="separator:ga2c57d5122b8aeac3a3743cec6abf00c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8adac88d2ed06a18eaecb7aeeb35fea5"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga8adac88d2ed06a18eaecb7aeeb35fea5">LL_RCC_IsActiveFlag_HSIRDY</a> (void)</td></tr>
<tr class="memdesc:ga8adac88d2ed06a18eaecb7aeeb35fea5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if HSI ready interrupt occurred or not @rmtoll CIR HSIRDYF LL_RCC_IsActiveFlag_HSIRDY.  <a href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga8adac88d2ed06a18eaecb7aeeb35fea5">More...</a><br /></td></tr>
<tr class="separator:ga8adac88d2ed06a18eaecb7aeeb35fea5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga776f8f14237167c515e37ae8d4a4dc1c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga776f8f14237167c515e37ae8d4a4dc1c">LL_RCC_IsActiveFlag_HSERDY</a> (void)</td></tr>
<tr class="memdesc:ga776f8f14237167c515e37ae8d4a4dc1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if HSE ready interrupt occurred or not @rmtoll CIR HSERDYF LL_RCC_IsActiveFlag_HSERDY.  <a href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga776f8f14237167c515e37ae8d4a4dc1c">More...</a><br /></td></tr>
<tr class="separator:ga776f8f14237167c515e37ae8d4a4dc1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeffbf3feb91809ca66880737cb0043f0"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#gaeffbf3feb91809ca66880737cb0043f0">LL_RCC_IsActiveFlag_PLLRDY</a> (void)</td></tr>
<tr class="memdesc:gaeffbf3feb91809ca66880737cb0043f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if PLL ready interrupt occurred or not @rmtoll CIR PLLRDYF LL_RCC_IsActiveFlag_PLLRDY.  <a href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#gaeffbf3feb91809ca66880737cb0043f0">More...</a><br /></td></tr>
<tr class="separator:gaeffbf3feb91809ca66880737cb0043f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga746a8858268cc04e7debbc26cb5f8a31"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga746a8858268cc04e7debbc26cb5f8a31">LL_RCC_IsActiveFlag_PLLI2SRDY</a> (void)</td></tr>
<tr class="memdesc:ga746a8858268cc04e7debbc26cb5f8a31"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if PLLI2S ready interrupt occurred or not @rmtoll CIR PLLI2SRDYF LL_RCC_IsActiveFlag_PLLI2SRDY.  <a href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga746a8858268cc04e7debbc26cb5f8a31">More...</a><br /></td></tr>
<tr class="separator:ga746a8858268cc04e7debbc26cb5f8a31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28c7daaeb707dcf1a6e1487f37314e74"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga28c7daaeb707dcf1a6e1487f37314e74">LL_RCC_IsActiveFlag_HSECSS</a> (void)</td></tr>
<tr class="memdesc:ga28c7daaeb707dcf1a6e1487f37314e74"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if Clock security system interrupt occurred or not @rmtoll CIR CSSF LL_RCC_IsActiveFlag_HSECSS.  <a href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga28c7daaeb707dcf1a6e1487f37314e74">More...</a><br /></td></tr>
<tr class="separator:ga28c7daaeb707dcf1a6e1487f37314e74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f59d03837414fda32efaf766a756a57"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga1f59d03837414fda32efaf766a756a57">LL_RCC_IsActiveFlag_IWDGRST</a> (void)</td></tr>
<tr class="memdesc:ga1f59d03837414fda32efaf766a756a57"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if RCC flag Independent Watchdog reset is set or not. @rmtoll CSR IWDGRSTF LL_RCC_IsActiveFlag_IWDGRST.  <a href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga1f59d03837414fda32efaf766a756a57">More...</a><br /></td></tr>
<tr class="separator:ga1f59d03837414fda32efaf766a756a57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b21463ff921d3c6df3260161d097f03"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga7b21463ff921d3c6df3260161d097f03">LL_RCC_IsActiveFlag_LPWRRST</a> (void)</td></tr>
<tr class="memdesc:ga7b21463ff921d3c6df3260161d097f03"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if RCC flag Low Power reset is set or not. @rmtoll CSR LPWRRSTF LL_RCC_IsActiveFlag_LPWRRST.  <a href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga7b21463ff921d3c6df3260161d097f03">More...</a><br /></td></tr>
<tr class="separator:ga7b21463ff921d3c6df3260161d097f03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2efd60d7f7935b86a4d3d380ac3b6298"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga2efd60d7f7935b86a4d3d380ac3b6298">LL_RCC_IsActiveFlag_PINRST</a> (void)</td></tr>
<tr class="memdesc:ga2efd60d7f7935b86a4d3d380ac3b6298"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if RCC flag Pin reset is set or not. @rmtoll CSR PINRSTF LL_RCC_IsActiveFlag_PINRST.  <a href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga2efd60d7f7935b86a4d3d380ac3b6298">More...</a><br /></td></tr>
<tr class="separator:ga2efd60d7f7935b86a4d3d380ac3b6298"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga656056c9eb77cce0f5b2cc76948c1bf5"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga656056c9eb77cce0f5b2cc76948c1bf5">LL_RCC_IsActiveFlag_PORRST</a> (void)</td></tr>
<tr class="memdesc:ga656056c9eb77cce0f5b2cc76948c1bf5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if RCC flag POR/PDR reset is set or not. @rmtoll CSR PORRSTF LL_RCC_IsActiveFlag_PORRST.  <a href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga656056c9eb77cce0f5b2cc76948c1bf5">More...</a><br /></td></tr>
<tr class="separator:ga656056c9eb77cce0f5b2cc76948c1bf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cc90ee97c37c0ab453b70fc429a840c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga3cc90ee97c37c0ab453b70fc429a840c">LL_RCC_IsActiveFlag_SFTRST</a> (void)</td></tr>
<tr class="memdesc:ga3cc90ee97c37c0ab453b70fc429a840c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if RCC flag Software reset is set or not. @rmtoll CSR SFTRSTF LL_RCC_IsActiveFlag_SFTRST.  <a href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga3cc90ee97c37c0ab453b70fc429a840c">More...</a><br /></td></tr>
<tr class="separator:ga3cc90ee97c37c0ab453b70fc429a840c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77b73340c1ea5ce32f4e06b7af655ab1"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga77b73340c1ea5ce32f4e06b7af655ab1">LL_RCC_IsActiveFlag_WWDGRST</a> (void)</td></tr>
<tr class="memdesc:ga77b73340c1ea5ce32f4e06b7af655ab1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if RCC flag Window Watchdog reset is set or not. @rmtoll CSR WWDGRSTF LL_RCC_IsActiveFlag_WWDGRST.  <a href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga77b73340c1ea5ce32f4e06b7af655ab1">More...</a><br /></td></tr>
<tr class="separator:ga77b73340c1ea5ce32f4e06b7af655ab1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b1da3c3690c268b28f120bfd7c3857f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga0b1da3c3690c268b28f120bfd7c3857f">LL_RCC_IsActiveFlag_BORRST</a> (void)</td></tr>
<tr class="memdesc:ga0b1da3c3690c268b28f120bfd7c3857f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if RCC flag BOR reset is set or not. @rmtoll CSR BORRSTF LL_RCC_IsActiveFlag_BORRST.  <a href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga0b1da3c3690c268b28f120bfd7c3857f">More...</a><br /></td></tr>
<tr class="separator:ga0b1da3c3690c268b28f120bfd7c3857f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a420ff865f5aac33a3ab6956add866a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga5a420ff865f5aac33a3ab6956add866a">LL_RCC_ClearResetFlags</a> (void)</td></tr>
<tr class="memdesc:ga5a420ff865f5aac33a3ab6956add866a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set RMVF bit to clear the reset flags. @rmtoll CSR RMVF LL_RCC_ClearResetFlags.  <a href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga5a420ff865f5aac33a3ab6956add866a">More...</a><br /></td></tr>
<tr class="separator:ga5a420ff865f5aac33a3ab6956add866a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafe55dd64d4da300ce613afca3f7ba66"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___i_t___management.html#gaafe55dd64d4da300ce613afca3f7ba66">LL_RCC_EnableIT_LSIRDY</a> (void)</td></tr>
<tr class="memdesc:gaafe55dd64d4da300ce613afca3f7ba66"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable LSI ready interrupt @rmtoll CIR LSIRDYIE LL_RCC_EnableIT_LSIRDY.  <a href="group___r_c_c___l_l___e_f___i_t___management.html#gaafe55dd64d4da300ce613afca3f7ba66">More...</a><br /></td></tr>
<tr class="separator:gaafe55dd64d4da300ce613afca3f7ba66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5623fca17b94ba2c0cb92257acff82be"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___i_t___management.html#ga5623fca17b94ba2c0cb92257acff82be">LL_RCC_EnableIT_LSERDY</a> (void)</td></tr>
<tr class="memdesc:ga5623fca17b94ba2c0cb92257acff82be"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable LSE ready interrupt @rmtoll CIR LSERDYIE LL_RCC_EnableIT_LSERDY.  <a href="group___r_c_c___l_l___e_f___i_t___management.html#ga5623fca17b94ba2c0cb92257acff82be">More...</a><br /></td></tr>
<tr class="separator:ga5623fca17b94ba2c0cb92257acff82be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37bf674135c2aba7f1a4dc9e6eebbbe1"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___i_t___management.html#ga37bf674135c2aba7f1a4dc9e6eebbbe1">LL_RCC_EnableIT_HSIRDY</a> (void)</td></tr>
<tr class="memdesc:ga37bf674135c2aba7f1a4dc9e6eebbbe1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable HSI ready interrupt @rmtoll CIR HSIRDYIE LL_RCC_EnableIT_HSIRDY.  <a href="group___r_c_c___l_l___e_f___i_t___management.html#ga37bf674135c2aba7f1a4dc9e6eebbbe1">More...</a><br /></td></tr>
<tr class="separator:ga37bf674135c2aba7f1a4dc9e6eebbbe1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga237dba6e7cfc2ce2db8293948b5955e0"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___i_t___management.html#ga237dba6e7cfc2ce2db8293948b5955e0">LL_RCC_EnableIT_HSERDY</a> (void)</td></tr>
<tr class="memdesc:ga237dba6e7cfc2ce2db8293948b5955e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable HSE ready interrupt @rmtoll CIR HSERDYIE LL_RCC_EnableIT_HSERDY.  <a href="group___r_c_c___l_l___e_f___i_t___management.html#ga237dba6e7cfc2ce2db8293948b5955e0">More...</a><br /></td></tr>
<tr class="separator:ga237dba6e7cfc2ce2db8293948b5955e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4a5f02eec2dc17771b5a832c8f7cc20"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___i_t___management.html#gab4a5f02eec2dc17771b5a832c8f7cc20">LL_RCC_EnableIT_PLLRDY</a> (void)</td></tr>
<tr class="memdesc:gab4a5f02eec2dc17771b5a832c8f7cc20"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable PLL ready interrupt @rmtoll CIR PLLRDYIE LL_RCC_EnableIT_PLLRDY.  <a href="group___r_c_c___l_l___e_f___i_t___management.html#gab4a5f02eec2dc17771b5a832c8f7cc20">More...</a><br /></td></tr>
<tr class="separator:gab4a5f02eec2dc17771b5a832c8f7cc20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d21d0c6b547895d0fff57fd9f22ec50"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___i_t___management.html#ga8d21d0c6b547895d0fff57fd9f22ec50">LL_RCC_EnableIT_PLLI2SRDY</a> (void)</td></tr>
<tr class="memdesc:ga8d21d0c6b547895d0fff57fd9f22ec50"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable PLLI2S ready interrupt @rmtoll CIR PLLI2SRDYIE LL_RCC_EnableIT_PLLI2SRDY.  <a href="group___r_c_c___l_l___e_f___i_t___management.html#ga8d21d0c6b547895d0fff57fd9f22ec50">More...</a><br /></td></tr>
<tr class="separator:ga8d21d0c6b547895d0fff57fd9f22ec50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7ee6c86ab3c267e951d668d384c985f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___i_t___management.html#gad7ee6c86ab3c267e951d668d384c985f">LL_RCC_DisableIT_LSIRDY</a> (void)</td></tr>
<tr class="memdesc:gad7ee6c86ab3c267e951d668d384c985f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable LSI ready interrupt @rmtoll CIR LSIRDYIE LL_RCC_DisableIT_LSIRDY.  <a href="group___r_c_c___l_l___e_f___i_t___management.html#gad7ee6c86ab3c267e951d668d384c985f">More...</a><br /></td></tr>
<tr class="separator:gad7ee6c86ab3c267e951d668d384c985f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad493f92dcecd124f9faaa76fd7710e9a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___i_t___management.html#gad493f92dcecd124f9faaa76fd7710e9a">LL_RCC_DisableIT_LSERDY</a> (void)</td></tr>
<tr class="memdesc:gad493f92dcecd124f9faaa76fd7710e9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable LSE ready interrupt @rmtoll CIR LSERDYIE LL_RCC_DisableIT_LSERDY.  <a href="group___r_c_c___l_l___e_f___i_t___management.html#gad493f92dcecd124f9faaa76fd7710e9a">More...</a><br /></td></tr>
<tr class="separator:gad493f92dcecd124f9faaa76fd7710e9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81e030cb31b2e1cc5138b19bda80571e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___i_t___management.html#ga81e030cb31b2e1cc5138b19bda80571e">LL_RCC_DisableIT_HSIRDY</a> (void)</td></tr>
<tr class="memdesc:ga81e030cb31b2e1cc5138b19bda80571e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable HSI ready interrupt @rmtoll CIR HSIRDYIE LL_RCC_DisableIT_HSIRDY.  <a href="group___r_c_c___l_l___e_f___i_t___management.html#ga81e030cb31b2e1cc5138b19bda80571e">More...</a><br /></td></tr>
<tr class="separator:ga81e030cb31b2e1cc5138b19bda80571e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65d995145544b397d216df77846883c8"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___i_t___management.html#ga65d995145544b397d216df77846883c8">LL_RCC_DisableIT_HSERDY</a> (void)</td></tr>
<tr class="memdesc:ga65d995145544b397d216df77846883c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable HSE ready interrupt @rmtoll CIR HSERDYIE LL_RCC_DisableIT_HSERDY.  <a href="group___r_c_c___l_l___e_f___i_t___management.html#ga65d995145544b397d216df77846883c8">More...</a><br /></td></tr>
<tr class="separator:ga65d995145544b397d216df77846883c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf678409ed4633ae53cf2edf3e16995d6"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___i_t___management.html#gaf678409ed4633ae53cf2edf3e16995d6">LL_RCC_DisableIT_PLLRDY</a> (void)</td></tr>
<tr class="memdesc:gaf678409ed4633ae53cf2edf3e16995d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable PLL ready interrupt @rmtoll CIR PLLRDYIE LL_RCC_DisableIT_PLLRDY.  <a href="group___r_c_c___l_l___e_f___i_t___management.html#gaf678409ed4633ae53cf2edf3e16995d6">More...</a><br /></td></tr>
<tr class="separator:gaf678409ed4633ae53cf2edf3e16995d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4c49baabc7efc623baa04cf6486da8a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___i_t___management.html#gab4c49baabc7efc623baa04cf6486da8a">LL_RCC_DisableIT_PLLI2SRDY</a> (void)</td></tr>
<tr class="memdesc:gab4c49baabc7efc623baa04cf6486da8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable PLLI2S ready interrupt @rmtoll CIR PLLI2SRDYIE LL_RCC_DisableIT_PLLI2SRDY.  <a href="group___r_c_c___l_l___e_f___i_t___management.html#gab4c49baabc7efc623baa04cf6486da8a">More...</a><br /></td></tr>
<tr class="separator:gab4c49baabc7efc623baa04cf6486da8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4f804969488a06489ea8550088c541f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___i_t___management.html#gaf4f804969488a06489ea8550088c541f">LL_RCC_IsEnabledIT_LSIRDY</a> (void)</td></tr>
<tr class="memdesc:gaf4f804969488a06489ea8550088c541f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if LSI ready interrupt source is enabled or disabled. @rmtoll CIR LSIRDYIE LL_RCC_IsEnabledIT_LSIRDY.  <a href="group___r_c_c___l_l___e_f___i_t___management.html#gaf4f804969488a06489ea8550088c541f">More...</a><br /></td></tr>
<tr class="separator:gaf4f804969488a06489ea8550088c541f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0042575ccc553581464d7a3c9770c415"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___i_t___management.html#ga0042575ccc553581464d7a3c9770c415">LL_RCC_IsEnabledIT_LSERDY</a> (void)</td></tr>
<tr class="memdesc:ga0042575ccc553581464d7a3c9770c415"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if LSE ready interrupt source is enabled or disabled. @rmtoll CIR LSERDYIE LL_RCC_IsEnabledIT_LSERDY.  <a href="group___r_c_c___l_l___e_f___i_t___management.html#ga0042575ccc553581464d7a3c9770c415">More...</a><br /></td></tr>
<tr class="separator:ga0042575ccc553581464d7a3c9770c415"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0436c0ec61c028646dcf4b04c3b634c9"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___i_t___management.html#ga0436c0ec61c028646dcf4b04c3b634c9">LL_RCC_IsEnabledIT_HSIRDY</a> (void)</td></tr>
<tr class="memdesc:ga0436c0ec61c028646dcf4b04c3b634c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if HSI ready interrupt source is enabled or disabled. @rmtoll CIR HSIRDYIE LL_RCC_IsEnabledIT_HSIRDY.  <a href="group___r_c_c___l_l___e_f___i_t___management.html#ga0436c0ec61c028646dcf4b04c3b634c9">More...</a><br /></td></tr>
<tr class="separator:ga0436c0ec61c028646dcf4b04c3b634c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c8bf947fe00b2914a52a62664062420"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___i_t___management.html#ga6c8bf947fe00b2914a52a62664062420">LL_RCC_IsEnabledIT_HSERDY</a> (void)</td></tr>
<tr class="memdesc:ga6c8bf947fe00b2914a52a62664062420"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if HSE ready interrupt source is enabled or disabled. @rmtoll CIR HSERDYIE LL_RCC_IsEnabledIT_HSERDY.  <a href="group___r_c_c___l_l___e_f___i_t___management.html#ga6c8bf947fe00b2914a52a62664062420">More...</a><br /></td></tr>
<tr class="separator:ga6c8bf947fe00b2914a52a62664062420"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b83ce2e0a1d86e22c36df9e05599f20"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___i_t___management.html#ga4b83ce2e0a1d86e22c36df9e05599f20">LL_RCC_IsEnabledIT_PLLRDY</a> (void)</td></tr>
<tr class="memdesc:ga4b83ce2e0a1d86e22c36df9e05599f20"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if PLL ready interrupt source is enabled or disabled. @rmtoll CIR PLLRDYIE LL_RCC_IsEnabledIT_PLLRDY.  <a href="group___r_c_c___l_l___e_f___i_t___management.html#ga4b83ce2e0a1d86e22c36df9e05599f20">More...</a><br /></td></tr>
<tr class="separator:ga4b83ce2e0a1d86e22c36df9e05599f20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c07008a31873ed7672adf0a21edfb43"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___i_t___management.html#ga9c07008a31873ed7672adf0a21edfb43">LL_RCC_IsEnabledIT_PLLI2SRDY</a> (void)</td></tr>
<tr class="memdesc:ga9c07008a31873ed7672adf0a21edfb43"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if PLLI2S ready interrupt source is enabled or disabled. @rmtoll CIR PLLI2SRDYIE LL_RCC_IsEnabledIT_PLLI2SRDY.  <a href="group___r_c_c___l_l___e_f___i_t___management.html#ga9c07008a31873ed7672adf0a21edfb43">More...</a><br /></td></tr>
<tr class="separator:ga9c07008a31873ed7672adf0a21edfb43"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p >Header file of RCC LL module. </p>
<dl class="section author"><dt>Author</dt><dd>MCD Application Team</dd></dl>
<dl class="section attention"><dt>Attention</dt><dd></dd></dl>
<h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
<p >Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:</p><ol type="1">
<li>Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.</li>
<li>Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.</li>
<li>Neither the name of STMicroelectronics nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.</li>
</ol>
<p >THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. </p>
</div></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.2
</small></address>
</body>
</html>
