<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2023.12.06.16:58:26"
 outputDirectory="/home/kiks/phoenix_fpga/hdl/controller/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Cyclone 10 LP"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="10CL025YU256C8G"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="8"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="clk" kind="clock" start="0">
   <property name="clockRate" value="50000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="led0" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="led0_pio" direction="output" role="pio" width="1" />
  </interface>
  <interface name="led1" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="led1_pio" direction="output" role="pio" width="1" />
  </interface>
  <interface name="led2" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="led2_pio" direction="output" role="pio" width="1" />
  </interface>
  <interface name="led3" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="led3_pio" direction="output" role="pio" width="1" />
  </interface>
  <interface name="led4" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="led4_pio" direction="output" role="pio" width="1" />
  </interface>
  <interface name="reset" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port name="reset_reset_n" direction="input" role="reset_n" width="1" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="controller:1.0:AUTO_CLK_CLOCK_DOMAIN=-1,AUTO_CLK_CLOCK_RATE=-1,AUTO_CLK_RESET_DOMAIN=-1,AUTO_DEVICE=10CL025YU256C8G,AUTO_DEVICE_FAMILY=Cyclone 10 LP,AUTO_DEVICE_SPEEDGRADE=8,AUTO_GENERATION_ID=1701849506,AUTO_UNIQUE_ID=(clock_source:22.1:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(pio_source:1.0:)(pio_source:1.0:)(pio_source:1.0:)(pio_source:1.0:)(pio_source:1.0:)(pwm_driver:1.0:COUNTER_BITS=32)(pwm_driver:1.0:COUNTER_BITS=32)(pwm_driver:1.0:COUNTER_BITS=32)(pwm_driver:1.0:COUNTER_BITS=32)(pwm_driver:1.0:COUNTER_BITS=32)(phoenix_led_controller:1.0:CLOCK_FREQUENCY=25000000,PWM_COUNTER_BITS=32)(phoenix_led_controller:1.0:CLOCK_FREQUENCY=25000000,PWM_COUNTER_BITS=32)(phoenix_led_controller:1.0:CLOCK_FREQUENCY=25000000,PWM_COUNTER_BITS=32)(phoenix_led_controller:1.0:CLOCK_FREQUENCY=25000000,PWM_COUNTER_BITS=32)(phoenix_led_controller:1.0:CLOCK_FREQUENCY=25000000,PWM_COUNTER_BITS=32)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(conduit:22.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:22.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:22.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:22.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:22.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:22.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:22.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:22.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:22.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:22.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)"
   instancePathKey="controller"
   kind="controller"
   version="1.0"
   name="controller">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="1701849506" />
  <parameter name="AUTO_DEVICE" value="10CL025YU256C8G" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone 10 LP" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="8" />
  <generatedFiles>
   <file
       path="/home/kiks/phoenix_fpga/hdl/controller/synthesis/controller.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/kiks/phoenix_fpga/hdl/controller/synthesis/submodules/pio_source.sv"
       type="SYSTEM_VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="/home/kiks/phoenix_fpga/hdl/controller/synthesis/submodules/pwm_driver.sv"
       type="SYSTEM_VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="/home/kiks/phoenix_fpga/hdl/controller/synthesis/submodules/phoenix_led_controller.sv"
       type="SYSTEM_VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="/home/kiks/phoenix_fpga/hdl/controller/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/kiks/phoenix_fpga/hdl/controller/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/kiks/phoenix_fpga/hdl/controller/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file path="/home/kiks/phoenix_fpga/controller.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file path="/home/kiks/phoenix_fpga/pwm_source_hw.tcl" />
   <file path="/home/kiks/phoenix_fpga/pwm_driver_hw.tcl" />
   <file path="/home/kiks/phoenix_fpga/phoenix_pwm_controller_hw.tcl" />
   <file
       path="/home/kiks/intelFPGA_lite/22.1std/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="controller">queue size: 0 starting:controller "controller"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>16</b> modules, <b>30</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>17</b> modules, <b>32</b> connections]]></message>
   <message level="Debug" culprit="controller"><![CDATA["<b>controller</b>" reuses <b>pio_source</b> "<b>submodules/pio_source</b>"]]></message>
   <message level="Debug" culprit="controller"><![CDATA["<b>controller</b>" reuses <b>pio_source</b> "<b>submodules/pio_source</b>"]]></message>
   <message level="Debug" culprit="controller"><![CDATA["<b>controller</b>" reuses <b>pio_source</b> "<b>submodules/pio_source</b>"]]></message>
   <message level="Debug" culprit="controller"><![CDATA["<b>controller</b>" reuses <b>pio_source</b> "<b>submodules/pio_source</b>"]]></message>
   <message level="Debug" culprit="controller"><![CDATA["<b>controller</b>" reuses <b>pio_source</b> "<b>submodules/pio_source</b>"]]></message>
   <message level="Debug" culprit="controller"><![CDATA["<b>controller</b>" reuses <b>pwm_driver</b> "<b>submodules/PwmDriver</b>"]]></message>
   <message level="Debug" culprit="controller"><![CDATA["<b>controller</b>" reuses <b>pwm_driver</b> "<b>submodules/PwmDriver</b>"]]></message>
   <message level="Debug" culprit="controller"><![CDATA["<b>controller</b>" reuses <b>pwm_driver</b> "<b>submodules/PwmDriver</b>"]]></message>
   <message level="Debug" culprit="controller"><![CDATA["<b>controller</b>" reuses <b>pwm_driver</b> "<b>submodules/PwmDriver</b>"]]></message>
   <message level="Debug" culprit="controller"><![CDATA["<b>controller</b>" reuses <b>pwm_driver</b> "<b>submodules/PwmDriver</b>"]]></message>
   <message level="Debug" culprit="controller"><![CDATA["<b>controller</b>" reuses <b>phoenix_led_controller</b> "<b>submodules/PhoenixLedController</b>"]]></message>
   <message level="Debug" culprit="controller"><![CDATA["<b>controller</b>" reuses <b>phoenix_led_controller</b> "<b>submodules/PhoenixLedController</b>"]]></message>
   <message level="Debug" culprit="controller"><![CDATA["<b>controller</b>" reuses <b>phoenix_led_controller</b> "<b>submodules/PhoenixLedController</b>"]]></message>
   <message level="Debug" culprit="controller"><![CDATA["<b>controller</b>" reuses <b>phoenix_led_controller</b> "<b>submodules/PhoenixLedController</b>"]]></message>
   <message level="Debug" culprit="controller"><![CDATA["<b>controller</b>" reuses <b>phoenix_led_controller</b> "<b>submodules/PhoenixLedController</b>"]]></message>
   <message level="Debug" culprit="controller"><![CDATA["<b>controller</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 15 starting:pio_source "submodules/pio_source"</message>
   <message level="Info" culprit="led0"><![CDATA["<b>controller</b>" instantiated <b>pio_source</b> "<b>led0</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 10 starting:pwm_driver "submodules/PwmDriver"</message>
   <message level="Info" culprit="led_driver_0"><![CDATA["<b>controller</b>" instantiated <b>pwm_driver</b> "<b>led_driver_0</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 5 starting:phoenix_led_controller "submodules/PhoenixLedController"</message>
   <message level="Info" culprit="phoenix_led_controller_0"><![CDATA["<b>controller</b>" instantiated <b>phoenix_led_controller</b> "<b>phoenix_led_controller_0</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 0 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>controller</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="pio_source:1.0:"
   instancePathKey="controller:.:led0"
   kind="pio_source"
   version="1.0"
   name="pio_source">
  <generatedFiles>
   <file
       path="/home/kiks/phoenix_fpga/hdl/controller/synthesis/submodules/pio_source.sv"
       type="SYSTEM_VERILOG"
       attributes="TOP_LEVEL_FILE" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file path="/home/kiks/phoenix_fpga/pwm_source_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="controller" as="led0,led1,led2,led3,led4" />
  <messages>
   <message level="Debug" culprit="controller">queue size: 15 starting:pio_source "submodules/pio_source"</message>
   <message level="Info" culprit="led0"><![CDATA["<b>controller</b>" instantiated <b>pio_source</b> "<b>led0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="pwm_driver:1.0:COUNTER_BITS=32"
   instancePathKey="controller:.:led_driver_0"
   kind="pwm_driver"
   version="1.0"
   name="PwmDriver">
  <parameter name="COUNTER_BITS" value="32" />
  <generatedFiles>
   <file
       path="/home/kiks/phoenix_fpga/hdl/controller/synthesis/submodules/pwm_driver.sv"
       type="SYSTEM_VERILOG"
       attributes="TOP_LEVEL_FILE" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file path="/home/kiks/phoenix_fpga/pwm_driver_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="controller"
     as="led_driver_0,led_driver_1,led_driver_2,led_driver_3,led_driver_4" />
  <messages>
   <message level="Debug" culprit="controller">queue size: 10 starting:pwm_driver "submodules/PwmDriver"</message>
   <message level="Info" culprit="led_driver_0"><![CDATA["<b>controller</b>" instantiated <b>pwm_driver</b> "<b>led_driver_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="phoenix_led_controller:1.0:CLOCK_FREQUENCY=25000000,PWM_COUNTER_BITS=32"
   instancePathKey="controller:.:phoenix_led_controller_0"
   kind="phoenix_led_controller"
   version="1.0"
   name="PhoenixLedController">
  <parameter name="PWM_COUNTER_BITS" value="32" />
  <parameter name="CLOCK_FREQUENCY" value="25000000" />
  <generatedFiles>
   <file
       path="/home/kiks/phoenix_fpga/hdl/controller/synthesis/submodules/phoenix_led_controller.sv"
       type="SYSTEM_VERILOG"
       attributes="TOP_LEVEL_FILE" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file path="/home/kiks/phoenix_fpga/phoenix_pwm_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="controller"
     as="phoenix_led_controller_0,phoenix_led_controller_1,phoenix_led_controller_2,phoenix_led_controller_3,phoenix_led_controller_4" />
  <messages>
   <message level="Debug" culprit="controller">queue size: 5 starting:phoenix_led_controller "submodules/PhoenixLedController"</message>
   <message level="Info" culprit="phoenix_led_controller_0"><![CDATA["<b>controller</b>" instantiated <b>phoenix_led_controller</b> "<b>phoenix_led_controller_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_reset_controller:22.1:ADAPT_RESET_REQUEST=0,MIN_RST_ASSERTION_TIME=3,NUM_RESET_INPUTS=1,OUTPUT_RESET_SYNC_EDGES=deassert,RESET_REQUEST_PRESENT=0,RESET_REQ_EARLY_DSRT_TIME=1,RESET_REQ_WAIT_TIME=1,SYNC_DEPTH=2,USE_RESET_REQUEST_IN0=0,USE_RESET_REQUEST_IN1=0,USE_RESET_REQUEST_IN10=0,USE_RESET_REQUEST_IN11=0,USE_RESET_REQUEST_IN12=0,USE_RESET_REQUEST_IN13=0,USE_RESET_REQUEST_IN14=0,USE_RESET_REQUEST_IN15=0,USE_RESET_REQUEST_IN2=0,USE_RESET_REQUEST_IN3=0,USE_RESET_REQUEST_IN4=0,USE_RESET_REQUEST_IN5=0,USE_RESET_REQUEST_IN6=0,USE_RESET_REQUEST_IN7=0,USE_RESET_REQUEST_IN8=0,USE_RESET_REQUEST_IN9=0,USE_RESET_REQUEST_INPUT=0"
   instancePathKey="controller:.:rst_controller"
   kind="altera_reset_controller"
   version="22.1"
   name="altera_reset_controller">
  <generatedFiles>
   <file
       path="/home/kiks/phoenix_fpga/hdl/controller/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/kiks/phoenix_fpga/hdl/controller/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/kiks/phoenix_fpga/hdl/controller/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/kiks/intelFPGA_lite/22.1std/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="controller" as="rst_controller" />
  <messages>
   <message level="Debug" culprit="controller">queue size: 0 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>controller</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
</deploy>
