design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GLB_RT_ADJUSTMENT,STD_CELL_LIBRARY,CELL_PAD,DIODE_INSERTION_STRATEGY
/work/src,tholin_avalonsemi_5401,wokwi,flow completed,0h20m9s0ms,0h19m16s0ms,-2.2222222222222223,0.0108,-1,41.2,603.21,-1,0,0,0,0,0,0,0,0,0,-1,-1,29862,4198,0.0,0.0,0.0,0.0,-1,0.0,0.0,0.0,0.0,-1,2225274.0,0.0,60.15,72.6,53.97,56.25,-1,1168,1306,949,1087,0,0,0,321,15,1,9,10,45,16,0,31,70,85,12,80,105,0,185,8616.115200000002,6.69e-07,2.51e-07,3.02e-06,8.28e-07,3.22e-07,3.57e-09,9.5e-07,3.8e-07,6.1e-09,5002.31,10001.0,0.0999900009999,10000,AREA 0,5,45,1,19.740000000000002,27.28,0.55,0.3,sky130_fd_sc_hd,4,3
