
Open Source ColorAlti FINAL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006084  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000060  08006198  08006198  00016198  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080061f8  080061f8  00020088  2**0
                  CONTENTS
  4 .ARM          00000000  080061f8  080061f8  00020088  2**0
                  CONTENTS
  5 .preinit_array 00000000  080061f8  080061f8  00020088  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080061f8  080061f8  000161f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080061fc  080061fc  000161fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000088  20000000  08006200  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000420  20000088  08006288  00020088  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200004a8  08006288  000204a8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020088  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d85d  00000000  00000000  000200b1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000022e9  00000000  00000000  0002d90e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000dc8  00000000  00000000  0002fbf8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000cc8  00000000  00000000  000309c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018199  00000000  00000000  00031688  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010cf4  00000000  00000000  00049821  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008a724  00000000  00000000  0005a515  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000e4c39  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003da4  00000000  00000000  000e4c8c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000088 	.word	0x20000088
 800012c:	00000000 	.word	0x00000000
 8000130:	0800617c 	.word	0x0800617c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000008c 	.word	0x2000008c
 800014c:	0800617c 	.word	0x0800617c

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	; 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	3c01      	subs	r4, #1
 800028c:	bf28      	it	cs
 800028e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000292:	d2e9      	bcs.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800043a:	bf08      	it	eq
 800043c:	4770      	bxeq	lr
 800043e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000442:	bf04      	itt	eq
 8000444:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000448:	4770      	bxeq	lr
 800044a:	b530      	push	{r4, r5, lr}
 800044c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000454:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000458:	e71c      	b.n	8000294 <__adddf3+0x138>
 800045a:	bf00      	nop

0800045c <__aeabi_ul2d>:
 800045c:	ea50 0201 	orrs.w	r2, r0, r1
 8000460:	bf08      	it	eq
 8000462:	4770      	bxeq	lr
 8000464:	b530      	push	{r4, r5, lr}
 8000466:	f04f 0500 	mov.w	r5, #0
 800046a:	e00a      	b.n	8000482 <__aeabi_l2d+0x16>

0800046c <__aeabi_l2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800047a:	d502      	bpl.n	8000482 <__aeabi_l2d+0x16>
 800047c:	4240      	negs	r0, r0
 800047e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000482:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000486:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800048a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048e:	f43f aed8 	beq.w	8000242 <__adddf3+0xe6>
 8000492:	f04f 0203 	mov.w	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004aa:	f1c2 0320 	rsb	r3, r2, #32
 80004ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80004b2:	fa20 f002 	lsr.w	r0, r0, r2
 80004b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ba:	ea40 000e 	orr.w	r0, r0, lr
 80004be:	fa21 f102 	lsr.w	r1, r1, r2
 80004c2:	4414      	add	r4, r2
 80004c4:	e6bd      	b.n	8000242 <__adddf3+0xe6>
 80004c6:	bf00      	nop

080004c8 <__aeabi_dmul>:
 80004c8:	b570      	push	{r4, r5, r6, lr}
 80004ca:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004ce:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004d6:	bf1d      	ittte	ne
 80004d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004dc:	ea94 0f0c 	teqne	r4, ip
 80004e0:	ea95 0f0c 	teqne	r5, ip
 80004e4:	f000 f8de 	bleq	80006a4 <__aeabi_dmul+0x1dc>
 80004e8:	442c      	add	r4, r5
 80004ea:	ea81 0603 	eor.w	r6, r1, r3
 80004ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004fa:	bf18      	it	ne
 80004fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000500:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000504:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000508:	d038      	beq.n	800057c <__aeabi_dmul+0xb4>
 800050a:	fba0 ce02 	umull	ip, lr, r0, r2
 800050e:	f04f 0500 	mov.w	r5, #0
 8000512:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000516:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800051a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800051e:	f04f 0600 	mov.w	r6, #0
 8000522:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000526:	f09c 0f00 	teq	ip, #0
 800052a:	bf18      	it	ne
 800052c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000530:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000534:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000538:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800053c:	d204      	bcs.n	8000548 <__aeabi_dmul+0x80>
 800053e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000542:	416d      	adcs	r5, r5
 8000544:	eb46 0606 	adc.w	r6, r6, r6
 8000548:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800054c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000550:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000554:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000558:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800055c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000560:	bf88      	it	hi
 8000562:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000566:	d81e      	bhi.n	80005a6 <__aeabi_dmul+0xde>
 8000568:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800056c:	bf08      	it	eq
 800056e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000572:	f150 0000 	adcs.w	r0, r0, #0
 8000576:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800057a:	bd70      	pop	{r4, r5, r6, pc}
 800057c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000580:	ea46 0101 	orr.w	r1, r6, r1
 8000584:	ea40 0002 	orr.w	r0, r0, r2
 8000588:	ea81 0103 	eor.w	r1, r1, r3
 800058c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000590:	bfc2      	ittt	gt
 8000592:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000596:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800059a:	bd70      	popgt	{r4, r5, r6, pc}
 800059c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005a0:	f04f 0e00 	mov.w	lr, #0
 80005a4:	3c01      	subs	r4, #1
 80005a6:	f300 80ab 	bgt.w	8000700 <__aeabi_dmul+0x238>
 80005aa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005ae:	bfde      	ittt	le
 80005b0:	2000      	movle	r0, #0
 80005b2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005b6:	bd70      	pople	{r4, r5, r6, pc}
 80005b8:	f1c4 0400 	rsb	r4, r4, #0
 80005bc:	3c20      	subs	r4, #32
 80005be:	da35      	bge.n	800062c <__aeabi_dmul+0x164>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc1b      	bgt.n	80005fc <__aeabi_dmul+0x134>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0520 	rsb	r5, r4, #32
 80005cc:	fa00 f305 	lsl.w	r3, r0, r5
 80005d0:	fa20 f004 	lsr.w	r0, r0, r4
 80005d4:	fa01 f205 	lsl.w	r2, r1, r5
 80005d8:	ea40 0002 	orr.w	r0, r0, r2
 80005dc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005e0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e8:	fa21 f604 	lsr.w	r6, r1, r4
 80005ec:	eb42 0106 	adc.w	r1, r2, r6
 80005f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005f4:	bf08      	it	eq
 80005f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f1c4 040c 	rsb	r4, r4, #12
 8000600:	f1c4 0520 	rsb	r5, r4, #32
 8000604:	fa00 f304 	lsl.w	r3, r0, r4
 8000608:	fa20 f005 	lsr.w	r0, r0, r5
 800060c:	fa01 f204 	lsl.w	r2, r1, r4
 8000610:	ea40 0002 	orr.w	r0, r0, r2
 8000614:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000618:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800061c:	f141 0100 	adc.w	r1, r1, #0
 8000620:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000624:	bf08      	it	eq
 8000626:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f1c4 0520 	rsb	r5, r4, #32
 8000630:	fa00 f205 	lsl.w	r2, r0, r5
 8000634:	ea4e 0e02 	orr.w	lr, lr, r2
 8000638:	fa20 f304 	lsr.w	r3, r0, r4
 800063c:	fa01 f205 	lsl.w	r2, r1, r5
 8000640:	ea43 0302 	orr.w	r3, r3, r2
 8000644:	fa21 f004 	lsr.w	r0, r1, r4
 8000648:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800064c:	fa21 f204 	lsr.w	r2, r1, r4
 8000650:	ea20 0002 	bic.w	r0, r0, r2
 8000654:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000658:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800065c:	bf08      	it	eq
 800065e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f094 0f00 	teq	r4, #0
 8000668:	d10f      	bne.n	800068a <__aeabi_dmul+0x1c2>
 800066a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800066e:	0040      	lsls	r0, r0, #1
 8000670:	eb41 0101 	adc.w	r1, r1, r1
 8000674:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000678:	bf08      	it	eq
 800067a:	3c01      	subeq	r4, #1
 800067c:	d0f7      	beq.n	800066e <__aeabi_dmul+0x1a6>
 800067e:	ea41 0106 	orr.w	r1, r1, r6
 8000682:	f095 0f00 	teq	r5, #0
 8000686:	bf18      	it	ne
 8000688:	4770      	bxne	lr
 800068a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800068e:	0052      	lsls	r2, r2, #1
 8000690:	eb43 0303 	adc.w	r3, r3, r3
 8000694:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000698:	bf08      	it	eq
 800069a:	3d01      	subeq	r5, #1
 800069c:	d0f7      	beq.n	800068e <__aeabi_dmul+0x1c6>
 800069e:	ea43 0306 	orr.w	r3, r3, r6
 80006a2:	4770      	bx	lr
 80006a4:	ea94 0f0c 	teq	r4, ip
 80006a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ac:	bf18      	it	ne
 80006ae:	ea95 0f0c 	teqne	r5, ip
 80006b2:	d00c      	beq.n	80006ce <__aeabi_dmul+0x206>
 80006b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b8:	bf18      	it	ne
 80006ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006be:	d1d1      	bne.n	8000664 <__aeabi_dmul+0x19c>
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c8:	f04f 0000 	mov.w	r0, #0
 80006cc:	bd70      	pop	{r4, r5, r6, pc}
 80006ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d2:	bf06      	itte	eq
 80006d4:	4610      	moveq	r0, r2
 80006d6:	4619      	moveq	r1, r3
 80006d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006dc:	d019      	beq.n	8000712 <__aeabi_dmul+0x24a>
 80006de:	ea94 0f0c 	teq	r4, ip
 80006e2:	d102      	bne.n	80006ea <__aeabi_dmul+0x222>
 80006e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e8:	d113      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006ea:	ea95 0f0c 	teq	r5, ip
 80006ee:	d105      	bne.n	80006fc <__aeabi_dmul+0x234>
 80006f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006f4:	bf1c      	itt	ne
 80006f6:	4610      	movne	r0, r2
 80006f8:	4619      	movne	r1, r3
 80006fa:	d10a      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006fc:	ea81 0103 	eor.w	r1, r1, r3
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000704:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000708:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800070c:	f04f 0000 	mov.w	r0, #0
 8000710:	bd70      	pop	{r4, r5, r6, pc}
 8000712:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000716:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800071a:	bd70      	pop	{r4, r5, r6, pc}

0800071c <__aeabi_ddiv>:
 800071c:	b570      	push	{r4, r5, r6, lr}
 800071e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000722:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000726:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800072a:	bf1d      	ittte	ne
 800072c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000730:	ea94 0f0c 	teqne	r4, ip
 8000734:	ea95 0f0c 	teqne	r5, ip
 8000738:	f000 f8a7 	bleq	800088a <__aeabi_ddiv+0x16e>
 800073c:	eba4 0405 	sub.w	r4, r4, r5
 8000740:	ea81 0e03 	eor.w	lr, r1, r3
 8000744:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000748:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800074c:	f000 8088 	beq.w	8000860 <__aeabi_ddiv+0x144>
 8000750:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000754:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000758:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800075c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000760:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000764:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000768:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800076c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000770:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000774:	429d      	cmp	r5, r3
 8000776:	bf08      	it	eq
 8000778:	4296      	cmpeq	r6, r2
 800077a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800077e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000782:	d202      	bcs.n	800078a <__aeabi_ddiv+0x6e>
 8000784:	085b      	lsrs	r3, r3, #1
 8000786:	ea4f 0232 	mov.w	r2, r2, rrx
 800078a:	1ab6      	subs	r6, r6, r2
 800078c:	eb65 0503 	sbc.w	r5, r5, r3
 8000790:	085b      	lsrs	r3, r3, #1
 8000792:	ea4f 0232 	mov.w	r2, r2, rrx
 8000796:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800079a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800079e:	ebb6 0e02 	subs.w	lr, r6, r2
 80007a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007a6:	bf22      	ittt	cs
 80007a8:	1ab6      	subcs	r6, r6, r2
 80007aa:	4675      	movcs	r5, lr
 80007ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b0:	085b      	lsrs	r3, r3, #1
 80007b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007be:	bf22      	ittt	cs
 80007c0:	1ab6      	subcs	r6, r6, r2
 80007c2:	4675      	movcs	r5, lr
 80007c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c8:	085b      	lsrs	r3, r3, #1
 80007ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d6:	bf22      	ittt	cs
 80007d8:	1ab6      	subcs	r6, r6, r2
 80007da:	4675      	movcs	r5, lr
 80007dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e0:	085b      	lsrs	r3, r3, #1
 80007e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ee:	bf22      	ittt	cs
 80007f0:	1ab6      	subcs	r6, r6, r2
 80007f2:	4675      	movcs	r5, lr
 80007f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80007fc:	d018      	beq.n	8000830 <__aeabi_ddiv+0x114>
 80007fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000802:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000806:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800080a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800080e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000812:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000816:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800081a:	d1c0      	bne.n	800079e <__aeabi_ddiv+0x82>
 800081c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000820:	d10b      	bne.n	800083a <__aeabi_ddiv+0x11e>
 8000822:	ea41 0100 	orr.w	r1, r1, r0
 8000826:	f04f 0000 	mov.w	r0, #0
 800082a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800082e:	e7b6      	b.n	800079e <__aeabi_ddiv+0x82>
 8000830:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000834:	bf04      	itt	eq
 8000836:	4301      	orreq	r1, r0
 8000838:	2000      	moveq	r0, #0
 800083a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800083e:	bf88      	it	hi
 8000840:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000844:	f63f aeaf 	bhi.w	80005a6 <__aeabi_dmul+0xde>
 8000848:	ebb5 0c03 	subs.w	ip, r5, r3
 800084c:	bf04      	itt	eq
 800084e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000852:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000856:	f150 0000 	adcs.w	r0, r0, #0
 800085a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800085e:	bd70      	pop	{r4, r5, r6, pc}
 8000860:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000864:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000868:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800086c:	bfc2      	ittt	gt
 800086e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000872:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000876:	bd70      	popgt	{r4, r5, r6, pc}
 8000878:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800087c:	f04f 0e00 	mov.w	lr, #0
 8000880:	3c01      	subs	r4, #1
 8000882:	e690      	b.n	80005a6 <__aeabi_dmul+0xde>
 8000884:	ea45 0e06 	orr.w	lr, r5, r6
 8000888:	e68d      	b.n	80005a6 <__aeabi_dmul+0xde>
 800088a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088e:	ea94 0f0c 	teq	r4, ip
 8000892:	bf08      	it	eq
 8000894:	ea95 0f0c 	teqeq	r5, ip
 8000898:	f43f af3b 	beq.w	8000712 <__aeabi_dmul+0x24a>
 800089c:	ea94 0f0c 	teq	r4, ip
 80008a0:	d10a      	bne.n	80008b8 <__aeabi_ddiv+0x19c>
 80008a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008a6:	f47f af34 	bne.w	8000712 <__aeabi_dmul+0x24a>
 80008aa:	ea95 0f0c 	teq	r5, ip
 80008ae:	f47f af25 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008b2:	4610      	mov	r0, r2
 80008b4:	4619      	mov	r1, r3
 80008b6:	e72c      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008b8:	ea95 0f0c 	teq	r5, ip
 80008bc:	d106      	bne.n	80008cc <__aeabi_ddiv+0x1b0>
 80008be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c2:	f43f aefd 	beq.w	80006c0 <__aeabi_dmul+0x1f8>
 80008c6:	4610      	mov	r0, r2
 80008c8:	4619      	mov	r1, r3
 80008ca:	e722      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d0:	bf18      	it	ne
 80008d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008d6:	f47f aec5 	bne.w	8000664 <__aeabi_dmul+0x19c>
 80008da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008de:	f47f af0d 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008e6:	f47f aeeb 	bne.w	80006c0 <__aeabi_dmul+0x1f8>
 80008ea:	e712      	b.n	8000712 <__aeabi_dmul+0x24a>

080008ec <__gedf2>:
 80008ec:	f04f 3cff 	mov.w	ip, #4294967295
 80008f0:	e006      	b.n	8000900 <__cmpdf2+0x4>
 80008f2:	bf00      	nop

080008f4 <__ledf2>:
 80008f4:	f04f 0c01 	mov.w	ip, #1
 80008f8:	e002      	b.n	8000900 <__cmpdf2+0x4>
 80008fa:	bf00      	nop

080008fc <__cmpdf2>:
 80008fc:	f04f 0c01 	mov.w	ip, #1
 8000900:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000904:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000908:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800090c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000910:	bf18      	it	ne
 8000912:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000916:	d01b      	beq.n	8000950 <__cmpdf2+0x54>
 8000918:	b001      	add	sp, #4
 800091a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800091e:	bf0c      	ite	eq
 8000920:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000924:	ea91 0f03 	teqne	r1, r3
 8000928:	bf02      	ittt	eq
 800092a:	ea90 0f02 	teqeq	r0, r2
 800092e:	2000      	moveq	r0, #0
 8000930:	4770      	bxeq	lr
 8000932:	f110 0f00 	cmn.w	r0, #0
 8000936:	ea91 0f03 	teq	r1, r3
 800093a:	bf58      	it	pl
 800093c:	4299      	cmppl	r1, r3
 800093e:	bf08      	it	eq
 8000940:	4290      	cmpeq	r0, r2
 8000942:	bf2c      	ite	cs
 8000944:	17d8      	asrcs	r0, r3, #31
 8000946:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800094a:	f040 0001 	orr.w	r0, r0, #1
 800094e:	4770      	bx	lr
 8000950:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000954:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000958:	d102      	bne.n	8000960 <__cmpdf2+0x64>
 800095a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800095e:	d107      	bne.n	8000970 <__cmpdf2+0x74>
 8000960:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d1d6      	bne.n	8000918 <__cmpdf2+0x1c>
 800096a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800096e:	d0d3      	beq.n	8000918 <__cmpdf2+0x1c>
 8000970:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000974:	4770      	bx	lr
 8000976:	bf00      	nop

08000978 <__aeabi_cdrcmple>:
 8000978:	4684      	mov	ip, r0
 800097a:	4610      	mov	r0, r2
 800097c:	4662      	mov	r2, ip
 800097e:	468c      	mov	ip, r1
 8000980:	4619      	mov	r1, r3
 8000982:	4663      	mov	r3, ip
 8000984:	e000      	b.n	8000988 <__aeabi_cdcmpeq>
 8000986:	bf00      	nop

08000988 <__aeabi_cdcmpeq>:
 8000988:	b501      	push	{r0, lr}
 800098a:	f7ff ffb7 	bl	80008fc <__cmpdf2>
 800098e:	2800      	cmp	r0, #0
 8000990:	bf48      	it	mi
 8000992:	f110 0f00 	cmnmi.w	r0, #0
 8000996:	bd01      	pop	{r0, pc}

08000998 <__aeabi_dcmpeq>:
 8000998:	f84d ed08 	str.w	lr, [sp, #-8]!
 800099c:	f7ff fff4 	bl	8000988 <__aeabi_cdcmpeq>
 80009a0:	bf0c      	ite	eq
 80009a2:	2001      	moveq	r0, #1
 80009a4:	2000      	movne	r0, #0
 80009a6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009aa:	bf00      	nop

080009ac <__aeabi_dcmplt>:
 80009ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009b0:	f7ff ffea 	bl	8000988 <__aeabi_cdcmpeq>
 80009b4:	bf34      	ite	cc
 80009b6:	2001      	movcc	r0, #1
 80009b8:	2000      	movcs	r0, #0
 80009ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80009be:	bf00      	nop

080009c0 <__aeabi_dcmple>:
 80009c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c4:	f7ff ffe0 	bl	8000988 <__aeabi_cdcmpeq>
 80009c8:	bf94      	ite	ls
 80009ca:	2001      	movls	r0, #1
 80009cc:	2000      	movhi	r0, #0
 80009ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80009d2:	bf00      	nop

080009d4 <__aeabi_dcmpge>:
 80009d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d8:	f7ff ffce 	bl	8000978 <__aeabi_cdrcmple>
 80009dc:	bf94      	ite	ls
 80009de:	2001      	movls	r0, #1
 80009e0:	2000      	movhi	r0, #0
 80009e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e6:	bf00      	nop

080009e8 <__aeabi_dcmpgt>:
 80009e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ec:	f7ff ffc4 	bl	8000978 <__aeabi_cdrcmple>
 80009f0:	bf34      	ite	cc
 80009f2:	2001      	movcc	r0, #1
 80009f4:	2000      	movcs	r0, #0
 80009f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009fa:	bf00      	nop

080009fc <__aeabi_dcmpun>:
 80009fc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a00:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a04:	d102      	bne.n	8000a0c <__aeabi_dcmpun+0x10>
 8000a06:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a0a:	d10a      	bne.n	8000a22 <__aeabi_dcmpun+0x26>
 8000a0c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x20>
 8000a16:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a1a:	d102      	bne.n	8000a22 <__aeabi_dcmpun+0x26>
 8000a1c:	f04f 0000 	mov.w	r0, #0
 8000a20:	4770      	bx	lr
 8000a22:	f04f 0001 	mov.w	r0, #1
 8000a26:	4770      	bx	lr

08000a28 <__aeabi_d2uiz>:
 8000a28:	004a      	lsls	r2, r1, #1
 8000a2a:	d211      	bcs.n	8000a50 <__aeabi_d2uiz+0x28>
 8000a2c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a30:	d211      	bcs.n	8000a56 <__aeabi_d2uiz+0x2e>
 8000a32:	d50d      	bpl.n	8000a50 <__aeabi_d2uiz+0x28>
 8000a34:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a38:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a3c:	d40e      	bmi.n	8000a5c <__aeabi_d2uiz+0x34>
 8000a3e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a42:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a46:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a4a:	fa23 f002 	lsr.w	r0, r3, r2
 8000a4e:	4770      	bx	lr
 8000a50:	f04f 0000 	mov.w	r0, #0
 8000a54:	4770      	bx	lr
 8000a56:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a5a:	d102      	bne.n	8000a62 <__aeabi_d2uiz+0x3a>
 8000a5c:	f04f 30ff 	mov.w	r0, #4294967295
 8000a60:	4770      	bx	lr
 8000a62:	f04f 0000 	mov.w	r0, #0
 8000a66:	4770      	bx	lr

08000a68 <BMP_Init>:
	uint8_t res = BMP_Init(i2c_config, BMP_DEFAULT_ADDRESS);
	return res;
}

uint8_t BMP_Init(I2C_HandleTypeDef* i2c_config, uint16_t address)
{
 8000a68:	b580      	push	{r7, lr}
 8000a6a:	b084      	sub	sp, #16
 8000a6c:	af00      	add	r7, sp, #0
 8000a6e:	6078      	str	r0, [r7, #4]
 8000a70:	460b      	mov	r3, r1
 8000a72:	807b      	strh	r3, [r7, #2]
	HAL_Delay(1000);
 8000a74:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000a78:	f001 f936 	bl	8001ce8 <HAL_Delay>
	HAL_StatusTypeDef i2c_status = HAL_I2C_IsDeviceReady(bmpConfig.i2c_config, (uint16_t)(bmpConfig.address<<1), 3, 5);
 8000a7c:	4b13      	ldr	r3, [pc, #76]	; (8000acc <BMP_Init+0x64>)
 8000a7e:	6818      	ldr	r0, [r3, #0]
 8000a80:	4b12      	ldr	r3, [pc, #72]	; (8000acc <BMP_Init+0x64>)
 8000a82:	889b      	ldrh	r3, [r3, #4]
 8000a84:	005b      	lsls	r3, r3, #1
 8000a86:	b299      	uxth	r1, r3
 8000a88:	2305      	movs	r3, #5
 8000a8a:	2203      	movs	r2, #3
 8000a8c:	f002 fb06 	bl	800309c <HAL_I2C_IsDeviceReady>
 8000a90:	4603      	mov	r3, r0
 8000a92:	73fb      	strb	r3, [r7, #15]

	if(i2c_status == HAL_BUSY) {
 8000a94:	7bfb      	ldrb	r3, [r7, #15]
 8000a96:	2b02      	cmp	r3, #2
 8000a98:	d101      	bne.n	8000a9e <BMP_Init+0x36>
		return 0;
 8000a9a:	2300      	movs	r3, #0
 8000a9c:	e011      	b.n	8000ac2 <BMP_Init+0x5a>
	}

	bmpConfig.i2c_config = i2c_config;
 8000a9e:	4a0b      	ldr	r2, [pc, #44]	; (8000acc <BMP_Init+0x64>)
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	6013      	str	r3, [r2, #0]
	bmpConfig.address = address;
 8000aa4:	4a09      	ldr	r2, [pc, #36]	; (8000acc <BMP_Init+0x64>)
 8000aa6:	887b      	ldrh	r3, [r7, #2]
 8000aa8:	8093      	strh	r3, [r2, #4]
	bmpCurrentMode = NONE;
 8000aaa:	4b09      	ldr	r3, [pc, #36]	; (8000ad0 <BMP_Init+0x68>)
 8000aac:	2200      	movs	r2, #0
 8000aae:	701a      	strb	r2, [r3, #0]

	//Enter sleep mode
	BMP_Switch_Power_Mode(SLEEP);
 8000ab0:	2001      	movs	r0, #1
 8000ab2:	f000 f83b 	bl	8000b2c <BMP_Switch_Power_Mode>

	//Enter continous mode
	BMP_Switch_Power_Mode(CONTINOUS);
 8000ab6:	2003      	movs	r0, #3
 8000ab8:	f000 f838 	bl	8000b2c <BMP_Switch_Power_Mode>

	//Configure FIFO
	BMP_Configure_FIFO();
 8000abc:	f000 f80a 	bl	8000ad4 <BMP_Configure_FIFO>
	return 1;
 8000ac0:	2301      	movs	r3, #1
}
 8000ac2:	4618      	mov	r0, r3
 8000ac4:	3710      	adds	r7, #16
 8000ac6:	46bd      	mov	sp, r7
 8000ac8:	bd80      	pop	{r7, pc}
 8000aca:	bf00      	nop
 8000acc:	200000a4 	.word	0x200000a4
 8000ad0:	200000ac 	.word	0x200000ac

08000ad4 <BMP_Configure_FIFO>:

void BMP_Configure_FIFO()
{
 8000ad4:	b580      	push	{r7, lr}
 8000ad6:	b086      	sub	sp, #24
 8000ad8:	af04      	add	r7, sp, #16
	//Configure FIFO
	uint8_t fifo_config [1];
	BMP_Reg_Read(BMP_FIFO_SEL, 1, fifo_config);
 8000ada:	1d3b      	adds	r3, r7, #4
 8000adc:	461a      	mov	r2, r3
 8000ade:	2101      	movs	r1, #1
 8000ae0:	2018      	movs	r0, #24
 8000ae2:	f000 f88d 	bl	8000c00 <BMP_Reg_Read>
	fifo_config[0] &= 0xFC; //Clear first 2 bits
 8000ae6:	793b      	ldrb	r3, [r7, #4]
 8000ae8:	f023 0303 	bic.w	r3, r3, #3
 8000aec:	b2db      	uxtb	r3, r3
 8000aee:	713b      	strb	r3, [r7, #4]
	fifo_config[0] |= 0x3;  //Set first 2 bits to 0x3 (pt mode)
 8000af0:	793b      	ldrb	r3, [r7, #4]
 8000af2:	f043 0303 	orr.w	r3, r3, #3
 8000af6:	b2db      	uxtb	r3, r3
 8000af8:	713b      	strb	r3, [r7, #4]
	HAL_I2C_Mem_Write(bmpConfig.i2c_config, (uint16_t)(bmpConfig.address<<1), BMP_FIFO_SEL, 1, fifo_config, 1, 5);
 8000afa:	4b0b      	ldr	r3, [pc, #44]	; (8000b28 <BMP_Configure_FIFO+0x54>)
 8000afc:	6818      	ldr	r0, [r3, #0]
 8000afe:	4b0a      	ldr	r3, [pc, #40]	; (8000b28 <BMP_Configure_FIFO+0x54>)
 8000b00:	889b      	ldrh	r3, [r3, #4]
 8000b02:	005b      	lsls	r3, r3, #1
 8000b04:	b299      	uxth	r1, r3
 8000b06:	2305      	movs	r3, #5
 8000b08:	9302      	str	r3, [sp, #8]
 8000b0a:	2301      	movs	r3, #1
 8000b0c:	9301      	str	r3, [sp, #4]
 8000b0e:	1d3b      	adds	r3, r7, #4
 8000b10:	9300      	str	r3, [sp, #0]
 8000b12:	2301      	movs	r3, #1
 8000b14:	2218      	movs	r2, #24
 8000b16:	f001 ff5f 	bl	80029d8 <HAL_I2C_Mem_Write>
	HAL_Delay(10);
 8000b1a:	200a      	movs	r0, #10
 8000b1c:	f001 f8e4 	bl	8001ce8 <HAL_Delay>
}
 8000b20:	bf00      	nop
 8000b22:	3708      	adds	r7, #8
 8000b24:	46bd      	mov	sp, r7
 8000b26:	bd80      	pop	{r7, pc}
 8000b28:	200000a4 	.word	0x200000a4

08000b2c <BMP_Switch_Power_Mode>:

void BMP_Switch_Power_Mode(enum BMP_Power_Mode new_mode)
{
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	b08a      	sub	sp, #40	; 0x28
 8000b30:	af04      	add	r7, sp, #16
 8000b32:	4603      	mov	r3, r0
 8000b34:	71fb      	strb	r3, [r7, #7]
	uint8_t odr_config[1];
	BMP_Reg_Read(BMP_ODR_CONFIG, 1, odr_config);
 8000b36:	f107 0314 	add.w	r3, r7, #20
 8000b3a:	461a      	mov	r2, r3
 8000b3c:	2101      	movs	r1, #1
 8000b3e:	2037      	movs	r0, #55	; 0x37
 8000b40:	f000 f85e 	bl	8000c00 <BMP_Reg_Read>
	odr_config[0] &= 0xFC; // Clear the lower 2 bits
 8000b44:	7d3b      	ldrb	r3, [r7, #20]
 8000b46:	f023 0303 	bic.w	r3, r3, #3
 8000b4a:	b2db      	uxtb	r3, r3
 8000b4c:	753b      	strb	r3, [r7, #20]
	odr_config[0] &= 0x7F; // Clear first bit
 8000b4e:	7d3b      	ldrb	r3, [r7, #20]
 8000b50:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000b54:	b2db      	uxtb	r3, r3
 8000b56:	753b      	strb	r3, [r7, #20]

	uint8_t mode_code; //Stores the 2 bit mode code

	if(new_mode == SLEEP)
 8000b58:	79fb      	ldrb	r3, [r7, #7]
 8000b5a:	2b01      	cmp	r3, #1
 8000b5c:	d101      	bne.n	8000b62 <BMP_Switch_Power_Mode+0x36>
	{
		mode_code = 0x00;
 8000b5e:	2300      	movs	r3, #0
 8000b60:	75fb      	strb	r3, [r7, #23]
	}
	if(new_mode == NORMAL)
 8000b62:	79fb      	ldrb	r3, [r7, #7]
 8000b64:	2b02      	cmp	r3, #2
 8000b66:	d101      	bne.n	8000b6c <BMP_Switch_Power_Mode+0x40>
	{
		mode_code = 0x1;
 8000b68:	2301      	movs	r3, #1
 8000b6a:	75fb      	strb	r3, [r7, #23]
	}
	if(new_mode == CONTINOUS)
 8000b6c:	79fb      	ldrb	r3, [r7, #7]
 8000b6e:	2b03      	cmp	r3, #3
 8000b70:	d101      	bne.n	8000b76 <BMP_Switch_Power_Mode+0x4a>
	{
		mode_code = 0x3;
 8000b72:	2303      	movs	r3, #3
 8000b74:	75fb      	strb	r3, [r7, #23]
	}

	odr_config[0] |= mode_code; // Set the lower 2 bits to the desired value
 8000b76:	7d3a      	ldrb	r2, [r7, #20]
 8000b78:	7dfb      	ldrb	r3, [r7, #23]
 8000b7a:	4313      	orrs	r3, r2
 8000b7c:	b2db      	uxtb	r3, r3
 8000b7e:	753b      	strb	r3, [r7, #20]

	//Write new power mode configuration
	HAL_I2C_Mem_Write(bmpConfig.i2c_config, (uint16_t)(bmpConfig.address<<1), BMP_ODR_CONFIG, 1, odr_config, 1, 100);
 8000b80:	4b1e      	ldr	r3, [pc, #120]	; (8000bfc <BMP_Switch_Power_Mode+0xd0>)
 8000b82:	6818      	ldr	r0, [r3, #0]
 8000b84:	4b1d      	ldr	r3, [pc, #116]	; (8000bfc <BMP_Switch_Power_Mode+0xd0>)
 8000b86:	889b      	ldrh	r3, [r3, #4]
 8000b88:	005b      	lsls	r3, r3, #1
 8000b8a:	b299      	uxth	r1, r3
 8000b8c:	2364      	movs	r3, #100	; 0x64
 8000b8e:	9302      	str	r3, [sp, #8]
 8000b90:	2301      	movs	r3, #1
 8000b92:	9301      	str	r3, [sp, #4]
 8000b94:	f107 0314 	add.w	r3, r7, #20
 8000b98:	9300      	str	r3, [sp, #0]
 8000b9a:	2301      	movs	r3, #1
 8000b9c:	2237      	movs	r2, #55	; 0x37
 8000b9e:	f001 ff1b 	bl	80029d8 <HAL_I2C_Mem_Write>
	HAL_Delay(10);
 8000ba2:	200a      	movs	r0, #10
 8000ba4:	f001 f8a0 	bl	8001ce8 <HAL_Delay>

	uint8_t osr_config[1];
	BMP_Reg_Read(0x38, 1, osr_config);
 8000ba8:	f107 0310 	add.w	r3, r7, #16
 8000bac:	461a      	mov	r2, r3
 8000bae:	2101      	movs	r1, #1
 8000bb0:	2038      	movs	r0, #56	; 0x38
 8000bb2:	f000 f825 	bl	8000c00 <BMP_Reg_Read>

	//Wait for mode change to apply
	uint8_t current_odr_config[1];
	BMP_Reg_Read(BMP_ODR_CONFIG, 1, current_odr_config);
 8000bb6:	f107 030c 	add.w	r3, r7, #12
 8000bba:	461a      	mov	r2, r3
 8000bbc:	2101      	movs	r1, #1
 8000bbe:	2037      	movs	r0, #55	; 0x37
 8000bc0:	f000 f81e 	bl	8000c00 <BMP_Reg_Read>
	uint8_t pm_mode = current_odr_config[0] & 0x3; //Mask out all but the first 2 bits
 8000bc4:	7b3b      	ldrb	r3, [r7, #12]
 8000bc6:	f003 0303 	and.w	r3, r3, #3
 8000bca:	75bb      	strb	r3, [r7, #22]

	while(pm_mode != mode_code)
 8000bcc:	e00a      	b.n	8000be4 <BMP_Switch_Power_Mode+0xb8>
	{
		BMP_Reg_Read(BMP_ODR_CONFIG, 1, current_odr_config);
 8000bce:	f107 030c 	add.w	r3, r7, #12
 8000bd2:	461a      	mov	r2, r3
 8000bd4:	2101      	movs	r1, #1
 8000bd6:	2037      	movs	r0, #55	; 0x37
 8000bd8:	f000 f812 	bl	8000c00 <BMP_Reg_Read>
		pm_mode = current_odr_config[0] & 0x3;
 8000bdc:	7b3b      	ldrb	r3, [r7, #12]
 8000bde:	f003 0303 	and.w	r3, r3, #3
 8000be2:	75bb      	strb	r3, [r7, #22]
	while(pm_mode != mode_code)
 8000be4:	7dba      	ldrb	r2, [r7, #22]
 8000be6:	7dfb      	ldrb	r3, [r7, #23]
 8000be8:	429a      	cmp	r2, r3
 8000bea:	d1f0      	bne.n	8000bce <BMP_Switch_Power_Mode+0xa2>
	}

	HAL_Delay(10);
 8000bec:	200a      	movs	r0, #10
 8000bee:	f001 f87b 	bl	8001ce8 <HAL_Delay>
}
 8000bf2:	bf00      	nop
 8000bf4:	3718      	adds	r7, #24
 8000bf6:	46bd      	mov	sp, r7
 8000bf8:	bd80      	pop	{r7, pc}
 8000bfa:	bf00      	nop
 8000bfc:	200000a4 	.word	0x200000a4

08000c00 <BMP_Reg_Read>:

void BMP_Reg_Read(uint16_t reg_addr, uint16_t reg_size, uint8_t* data_output)
{
 8000c00:	b580      	push	{r7, lr}
 8000c02:	b086      	sub	sp, #24
 8000c04:	af04      	add	r7, sp, #16
 8000c06:	4603      	mov	r3, r0
 8000c08:	603a      	str	r2, [r7, #0]
 8000c0a:	80fb      	strh	r3, [r7, #6]
 8000c0c:	460b      	mov	r3, r1
 8000c0e:	80bb      	strh	r3, [r7, #4]
	HAL_I2C_Mem_Read(bmpConfig.i2c_config, (uint16_t)(bmpConfig.address<<1), reg_addr, 1, data_output, reg_size, 100);
 8000c10:	4b09      	ldr	r3, [pc, #36]	; (8000c38 <BMP_Reg_Read+0x38>)
 8000c12:	6818      	ldr	r0, [r3, #0]
 8000c14:	4b08      	ldr	r3, [pc, #32]	; (8000c38 <BMP_Reg_Read+0x38>)
 8000c16:	889b      	ldrh	r3, [r3, #4]
 8000c18:	005b      	lsls	r3, r3, #1
 8000c1a:	b299      	uxth	r1, r3
 8000c1c:	88fa      	ldrh	r2, [r7, #6]
 8000c1e:	2364      	movs	r3, #100	; 0x64
 8000c20:	9302      	str	r3, [sp, #8]
 8000c22:	88bb      	ldrh	r3, [r7, #4]
 8000c24:	9301      	str	r3, [sp, #4]
 8000c26:	683b      	ldr	r3, [r7, #0]
 8000c28:	9300      	str	r3, [sp, #0]
 8000c2a:	2301      	movs	r3, #1
 8000c2c:	f001 ffce 	bl	8002bcc <HAL_I2C_Mem_Read>
}
 8000c30:	bf00      	nop
 8000c32:	3708      	adds	r7, #8
 8000c34:	46bd      	mov	sp, r7
 8000c36:	bd80      	pop	{r7, pc}
 8000c38:	200000a4 	.word	0x200000a4

08000c3c <BMP_Get_Device_Status>:

uint8_t BMP_Get_Device_Status()
{
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	b082      	sub	sp, #8
 8000c40:	af00      	add	r7, sp, #0
	HAL_StatusTypeDef i2c_status = HAL_I2C_IsDeviceReady(bmpConfig.i2c_config, (uint16_t)(bmpConfig.address<<1), 3, 5);
 8000c42:	4b14      	ldr	r3, [pc, #80]	; (8000c94 <BMP_Get_Device_Status+0x58>)
 8000c44:	6818      	ldr	r0, [r3, #0]
 8000c46:	4b13      	ldr	r3, [pc, #76]	; (8000c94 <BMP_Get_Device_Status+0x58>)
 8000c48:	889b      	ldrh	r3, [r3, #4]
 8000c4a:	005b      	lsls	r3, r3, #1
 8000c4c:	b299      	uxth	r1, r3
 8000c4e:	2305      	movs	r3, #5
 8000c50:	2203      	movs	r2, #3
 8000c52:	f002 fa23 	bl	800309c <HAL_I2C_IsDeviceReady>
 8000c56:	4603      	mov	r3, r0
 8000c58:	71fb      	strb	r3, [r7, #7]

	//HAL_Delay(10);
	uint8_t chipid_rx_dat[1];
	BMP_Reg_Read(BMP_CHIP_ID_REG, 1, chipid_rx_dat);
 8000c5a:	1d3b      	adds	r3, r7, #4
 8000c5c:	461a      	mov	r2, r3
 8000c5e:	2101      	movs	r1, #1
 8000c60:	2001      	movs	r0, #1
 8000c62:	f7ff ffcd 	bl	8000c00 <BMP_Reg_Read>
	uint8_t chip_id = chipid_rx_dat[0];
 8000c66:	793b      	ldrb	r3, [r7, #4]
 8000c68:	71bb      	strb	r3, [r7, #6]

	uint8_t status_rx_dat[1];
	BMP_Reg_Read(BMP_STATUS_REG, 1, status_rx_dat);
 8000c6a:	463b      	mov	r3, r7
 8000c6c:	461a      	mov	r2, r3
 8000c6e:	2101      	movs	r1, #1
 8000c70:	2028      	movs	r0, #40	; 0x28
 8000c72:	f7ff ffc5 	bl	8000c00 <BMP_Reg_Read>
	uint8_t bmp_status = status_rx_dat[0];
 8000c76:	783b      	ldrb	r3, [r7, #0]
 8000c78:	717b      	strb	r3, [r7, #5]

	if(i2c_status == HAL_OK && bmp_status == 0x2)
 8000c7a:	79fb      	ldrb	r3, [r7, #7]
 8000c7c:	2b00      	cmp	r3, #0
 8000c7e:	d104      	bne.n	8000c8a <BMP_Get_Device_Status+0x4e>
 8000c80:	797b      	ldrb	r3, [r7, #5]
 8000c82:	2b02      	cmp	r3, #2
 8000c84:	d101      	bne.n	8000c8a <BMP_Get_Device_Status+0x4e>
	{
		return 1;
 8000c86:	2301      	movs	r3, #1
 8000c88:	e000      	b.n	8000c8c <BMP_Get_Device_Status+0x50>
	}
	else
	{
		return 0;
 8000c8a:	2300      	movs	r3, #0
	}
}
 8000c8c:	4618      	mov	r0, r3
 8000c8e:	3708      	adds	r7, #8
 8000c90:	46bd      	mov	sp, r7
 8000c92:	bd80      	pop	{r7, pc}
 8000c94:	200000a4 	.word	0x200000a4

08000c98 <BMP_Read_Data>:

void BMP_Read_Data(uint32_t* temp_c, uint32_t* pressure)
{
 8000c98:	b580      	push	{r7, lr}
 8000c9a:	b088      	sub	sp, #32
 8000c9c:	af00      	add	r7, sp, #0
 8000c9e:	6078      	str	r0, [r7, #4]
 8000ca0:	6039      	str	r1, [r7, #0]
	uint8_t data[6];
	BMP_Reg_Read(BMP_FIFO_DATA, 6, data);
 8000ca2:	f107 030c 	add.w	r3, r7, #12
 8000ca6:	461a      	mov	r2, r3
 8000ca8:	2106      	movs	r1, #6
 8000caa:	2029      	movs	r0, #41	; 0x29
 8000cac:	f7ff ffa8 	bl	8000c00 <BMP_Reg_Read>
	uint32_t temp_conc = (uint32_t)(data[2] << 16 | data[1] << 8 | data[0]);
 8000cb0:	7bbb      	ldrb	r3, [r7, #14]
 8000cb2:	041a      	lsls	r2, r3, #16
 8000cb4:	7b7b      	ldrb	r3, [r7, #13]
 8000cb6:	021b      	lsls	r3, r3, #8
 8000cb8:	4313      	orrs	r3, r2
 8000cba:	7b3a      	ldrb	r2, [r7, #12]
 8000cbc:	4313      	orrs	r3, r2
 8000cbe:	61bb      	str	r3, [r7, #24]
	uint16_t t_temp = temp_conc >> 16;
 8000cc0:	69bb      	ldr	r3, [r7, #24]
 8000cc2:	0c1b      	lsrs	r3, r3, #16
 8000cc4:	83fb      	strh	r3, [r7, #30]

	while(t_temp == 0x7F)
 8000cc6:	e014      	b.n	8000cf2 <BMP_Read_Data+0x5a>
	{
		HAL_Delay(20);
 8000cc8:	2014      	movs	r0, #20
 8000cca:	f001 f80d 	bl	8001ce8 <HAL_Delay>
		BMP_Reg_Read(BMP_FIFO_DATA, 6, data);
 8000cce:	f107 030c 	add.w	r3, r7, #12
 8000cd2:	461a      	mov	r2, r3
 8000cd4:	2106      	movs	r1, #6
 8000cd6:	2029      	movs	r0, #41	; 0x29
 8000cd8:	f7ff ff92 	bl	8000c00 <BMP_Reg_Read>
		temp_conc = (uint32_t)(data[2] << 16 | data[1] << 8 | data[0]);
 8000cdc:	7bbb      	ldrb	r3, [r7, #14]
 8000cde:	041a      	lsls	r2, r3, #16
 8000ce0:	7b7b      	ldrb	r3, [r7, #13]
 8000ce2:	021b      	lsls	r3, r3, #8
 8000ce4:	4313      	orrs	r3, r2
 8000ce6:	7b3a      	ldrb	r2, [r7, #12]
 8000ce8:	4313      	orrs	r3, r2
 8000cea:	61bb      	str	r3, [r7, #24]
		t_temp = temp_conc >> 16;
 8000cec:	69bb      	ldr	r3, [r7, #24]
 8000cee:	0c1b      	lsrs	r3, r3, #16
 8000cf0:	83fb      	strh	r3, [r7, #30]
	while(t_temp == 0x7F)
 8000cf2:	8bfb      	ldrh	r3, [r7, #30]
 8000cf4:	2b7f      	cmp	r3, #127	; 0x7f
 8000cf6:	d0e7      	beq.n	8000cc8 <BMP_Read_Data+0x30>
	}

	*temp_c = t_temp;
 8000cf8:	8bfa      	ldrh	r2, [r7, #30]
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	601a      	str	r2, [r3, #0]

	uint32_t pressure_conc = (uint32_t)(data[5] << 16 | data[4] << 8 | data[3]);
 8000cfe:	7c7b      	ldrb	r3, [r7, #17]
 8000d00:	041a      	lsls	r2, r3, #16
 8000d02:	7c3b      	ldrb	r3, [r7, #16]
 8000d04:	021b      	lsls	r3, r3, #8
 8000d06:	4313      	orrs	r3, r2
 8000d08:	7bfa      	ldrb	r2, [r7, #15]
 8000d0a:	4313      	orrs	r3, r2
 8000d0c:	617b      	str	r3, [r7, #20]
	*pressure = pressure_conc >> 6;
 8000d0e:	697b      	ldr	r3, [r7, #20]
 8000d10:	099a      	lsrs	r2, r3, #6
 8000d12:	683b      	ldr	r3, [r7, #0]
 8000d14:	601a      	str	r2, [r3, #0]
}
 8000d16:	bf00      	nop
 8000d18:	3720      	adds	r7, #32
 8000d1a:	46bd      	mov	sp, r7
 8000d1c:	bd80      	pop	{r7, pc}

08000d1e <BMP_Get_Mode>:
	uint32_t temp_conc = (uint32_t)(temp_arr[2] << 16 | temp_arr[1] << 8 | temp_arr[0]);
	return temp_conc >> 16;
}

enum BMP_Power_Mode BMP_Get_Mode()
{
 8000d1e:	b580      	push	{r7, lr}
 8000d20:	b082      	sub	sp, #8
 8000d22:	af00      	add	r7, sp, #0
	uint8_t odr_config[1];
	BMP_Reg_Read(BMP_ODR_CONFIG, 1, odr_config);
 8000d24:	1d3b      	adds	r3, r7, #4
 8000d26:	461a      	mov	r2, r3
 8000d28:	2101      	movs	r1, #1
 8000d2a:	2037      	movs	r0, #55	; 0x37
 8000d2c:	f7ff ff68 	bl	8000c00 <BMP_Reg_Read>
	uint8_t pm_bin = odr_config[0];
 8000d30:	793b      	ldrb	r3, [r7, #4]
 8000d32:	71fb      	strb	r3, [r7, #7]
	pm_bin &= 0x3; //Mask out all bits except for the first 2 (binary 11 or 0x3)
 8000d34:	79fb      	ldrb	r3, [r7, #7]
 8000d36:	f003 0303 	and.w	r3, r3, #3
 8000d3a:	71fb      	strb	r3, [r7, #7]

	if(pm_bin == 0x0)
 8000d3c:	79fb      	ldrb	r3, [r7, #7]
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	d101      	bne.n	8000d46 <BMP_Get_Mode+0x28>
	{
		return STANDBY;
 8000d42:	2300      	movs	r3, #0
 8000d44:	e00e      	b.n	8000d64 <BMP_Get_Mode+0x46>
	}

	if(pm_bin == 0x1)
 8000d46:	79fb      	ldrb	r3, [r7, #7]
 8000d48:	2b01      	cmp	r3, #1
 8000d4a:	d101      	bne.n	8000d50 <BMP_Get_Mode+0x32>
	{
		return NORMAL;
 8000d4c:	2302      	movs	r3, #2
 8000d4e:	e009      	b.n	8000d64 <BMP_Get_Mode+0x46>
	}

	if(pm_bin == 0x3)
 8000d50:	79fb      	ldrb	r3, [r7, #7]
 8000d52:	2b03      	cmp	r3, #3
 8000d54:	d101      	bne.n	8000d5a <BMP_Get_Mode+0x3c>
	{
		return CONTINOUS;
 8000d56:	2303      	movs	r3, #3
 8000d58:	e004      	b.n	8000d64 <BMP_Get_Mode+0x46>
	}

	if(pm_bin == 0x70)
 8000d5a:	79fb      	ldrb	r3, [r7, #7]
 8000d5c:	2b70      	cmp	r3, #112	; 0x70
 8000d5e:	d101      	bne.n	8000d64 <BMP_Get_Mode+0x46>
	{
		return SLEEP;
 8000d60:	2301      	movs	r3, #1
 8000d62:	e7ff      	b.n	8000d64 <BMP_Get_Mode+0x46>
	}
}
 8000d64:	4618      	mov	r0, r3
 8000d66:	3708      	adds	r7, #8
 8000d68:	46bd      	mov	sp, r7
 8000d6a:	bd80      	pop	{r7, pc}
 8000d6c:	0000      	movs	r0, r0
	...

08000d70 <BMP_Get_RelAlt_Ft>:

//Reference pressure is pressure in Pa at surface
double BMP_Get_RelAlt_Ft(uint32_t reference_pressure)
{
 8000d70:	b5b0      	push	{r4, r5, r7, lr}
 8000d72:	b08c      	sub	sp, #48	; 0x30
 8000d74:	af00      	add	r7, sp, #0
 8000d76:	6078      	str	r0, [r7, #4]
	uint32_t p = 0;
 8000d78:	2300      	movs	r3, #0
 8000d7a:	60fb      	str	r3, [r7, #12]
	uint32_t t = 0;
 8000d7c:	2300      	movs	r3, #0
 8000d7e:	60bb      	str	r3, [r7, #8]
	BMP_Read_Data(&t, &p);
 8000d80:	f107 020c 	add.w	r2, r7, #12
 8000d84:	f107 0308 	add.w	r3, r7, #8
 8000d88:	4611      	mov	r1, r2
 8000d8a:	4618      	mov	r0, r3
 8000d8c:	f7ff ff84 	bl	8000c98 <BMP_Read_Data>

	//Hypsometric formula: https://keisan.casio.com/exec/system/1224585971
	double frac_p = (double)reference_pressure / p;
 8000d90:	6878      	ldr	r0, [r7, #4]
 8000d92:	f7ff fb1f 	bl	80003d4 <__aeabi_ui2d>
 8000d96:	4604      	mov	r4, r0
 8000d98:	460d      	mov	r5, r1
 8000d9a:	68fb      	ldr	r3, [r7, #12]
 8000d9c:	4618      	mov	r0, r3
 8000d9e:	f7ff fb19 	bl	80003d4 <__aeabi_ui2d>
 8000da2:	4602      	mov	r2, r0
 8000da4:	460b      	mov	r3, r1
 8000da6:	4620      	mov	r0, r4
 8000da8:	4629      	mov	r1, r5
 8000daa:	f7ff fcb7 	bl	800071c <__aeabi_ddiv>
 8000dae:	4602      	mov	r2, r0
 8000db0:	460b      	mov	r3, r1
 8000db2:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
	double exponential = pow(frac_p, (double)1.0/5.257);
 8000db6:	a320      	add	r3, pc, #128	; (adr r3, 8000e38 <BMP_Get_RelAlt_Ft+0xc8>)
 8000db8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000dbc:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8000dc0:	f004 fafa 	bl	80053b8 <pow>
 8000dc4:	e9c7 0108 	strd	r0, r1, [r7, #32]
	double fraction_top = (exponential - 1) * (t + 273.15);
 8000dc8:	f04f 0200 	mov.w	r2, #0
 8000dcc:	4b22      	ldr	r3, [pc, #136]	; (8000e58 <BMP_Get_RelAlt_Ft+0xe8>)
 8000dce:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8000dd2:	f7ff f9c1 	bl	8000158 <__aeabi_dsub>
 8000dd6:	4602      	mov	r2, r0
 8000dd8:	460b      	mov	r3, r1
 8000dda:	4614      	mov	r4, r2
 8000ddc:	461d      	mov	r5, r3
 8000dde:	68bb      	ldr	r3, [r7, #8]
 8000de0:	4618      	mov	r0, r3
 8000de2:	f7ff faf7 	bl	80003d4 <__aeabi_ui2d>
 8000de6:	a316      	add	r3, pc, #88	; (adr r3, 8000e40 <BMP_Get_RelAlt_Ft+0xd0>)
 8000de8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000dec:	f7ff f9b6 	bl	800015c <__adddf3>
 8000df0:	4602      	mov	r2, r0
 8000df2:	460b      	mov	r3, r1
 8000df4:	4620      	mov	r0, r4
 8000df6:	4629      	mov	r1, r5
 8000df8:	f7ff fb66 	bl	80004c8 <__aeabi_dmul>
 8000dfc:	4602      	mov	r2, r0
 8000dfe:	460b      	mov	r3, r1
 8000e00:	e9c7 2306 	strd	r2, r3, [r7, #24]
	double alt_m = fraction_top / 0.0065;
 8000e04:	a310      	add	r3, pc, #64	; (adr r3, 8000e48 <BMP_Get_RelAlt_Ft+0xd8>)
 8000e06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e0a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8000e0e:	f7ff fc85 	bl	800071c <__aeabi_ddiv>
 8000e12:	4602      	mov	r2, r0
 8000e14:	460b      	mov	r3, r1
 8000e16:	e9c7 2304 	strd	r2, r3, [r7, #16]
	return alt_m * 3.281; //Convert to ft and return
 8000e1a:	a30d      	add	r3, pc, #52	; (adr r3, 8000e50 <BMP_Get_RelAlt_Ft+0xe0>)
 8000e1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e20:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8000e24:	f7ff fb50 	bl	80004c8 <__aeabi_dmul>
 8000e28:	4602      	mov	r2, r0
 8000e2a:	460b      	mov	r3, r1
}
 8000e2c:	4610      	mov	r0, r2
 8000e2e:	4619      	mov	r1, r3
 8000e30:	3730      	adds	r7, #48	; 0x30
 8000e32:	46bd      	mov	sp, r7
 8000e34:	bdb0      	pop	{r4, r5, r7, pc}
 8000e36:	bf00      	nop
 8000e38:	7dee2d4a 	.word	0x7dee2d4a
 8000e3c:	3fc85936 	.word	0x3fc85936
 8000e40:	66666666 	.word	0x66666666
 8000e44:	40711266 	.word	0x40711266
 8000e48:	76c8b439 	.word	0x76c8b439
 8000e4c:	3f7a9fbe 	.word	0x3f7a9fbe
 8000e50:	ed916873 	.word	0xed916873
 8000e54:	400a3f7c 	.word	0x400a3f7c
 8000e58:	3ff00000 	.word	0x3ff00000

08000e5c <ColorAlti_displayLeds>:
uint32_t standbyLastFlash = 0;
uint32_t standbyFlashOnLength = 1000;
uint32_t standbyFlashOffLength = 20000-1000;

void ColorAlti_displayLeds(enum ColorAltiState state, uint16_t alt)
{
 8000e5c:	b590      	push	{r4, r7, lr}
 8000e5e:	b085      	sub	sp, #20
 8000e60:	af00      	add	r7, sp, #0
 8000e62:	4603      	mov	r3, r0
 8000e64:	460a      	mov	r2, r1
 8000e66:	71fb      	strb	r3, [r7, #7]
 8000e68:	4613      	mov	r3, r2
 8000e6a:	80bb      	strh	r3, [r7, #4]
	if(state == COLORALTI_STANDBY)
 8000e6c:	79fb      	ldrb	r3, [r7, #7]
 8000e6e:	2b00      	cmp	r3, #0
 8000e70:	d125      	bne.n	8000ebe <ColorAlti_displayLeds+0x62>
	{
		uint32_t standbyFlashLength = standbyFlashOnLength + standbyFlashOffLength;
 8000e72:	4b16      	ldr	r3, [pc, #88]	; (8000ecc <ColorAlti_displayLeds+0x70>)
 8000e74:	681a      	ldr	r2, [r3, #0]
 8000e76:	4b16      	ldr	r3, [pc, #88]	; (8000ed0 <ColorAlti_displayLeds+0x74>)
 8000e78:	681b      	ldr	r3, [r3, #0]
 8000e7a:	4413      	add	r3, r2
 8000e7c:	60fb      	str	r3, [r7, #12]
		if(HAL_GetTick() > standbyLastFlash + standbyFlashLength) {
 8000e7e:	f000 ff29 	bl	8001cd4 <HAL_GetTick>
 8000e82:	4601      	mov	r1, r0
 8000e84:	4b13      	ldr	r3, [pc, #76]	; (8000ed4 <ColorAlti_displayLeds+0x78>)
 8000e86:	681a      	ldr	r2, [r3, #0]
 8000e88:	68fb      	ldr	r3, [r7, #12]
 8000e8a:	4413      	add	r3, r2
 8000e8c:	4299      	cmp	r1, r3
 8000e8e:	d905      	bls.n	8000e9c <ColorAlti_displayLeds+0x40>
			standbyLastFlash = HAL_GetTick();
 8000e90:	f000 ff20 	bl	8001cd4 <HAL_GetTick>
 8000e94:	4603      	mov	r3, r0
 8000e96:	4a0f      	ldr	r2, [pc, #60]	; (8000ed4 <ColorAlti_displayLeds+0x78>)
 8000e98:	6013      	str	r3, [r2, #0]
 8000e9a:	e010      	b.n	8000ebe <ColorAlti_displayLeds+0x62>
		}
		else
		{
			if(standbyLastFlash + standbyFlashOnLength < HAL_GetTick())
 8000e9c:	4b0d      	ldr	r3, [pc, #52]	; (8000ed4 <ColorAlti_displayLeds+0x78>)
 8000e9e:	681a      	ldr	r2, [r3, #0]
 8000ea0:	4b0a      	ldr	r3, [pc, #40]	; (8000ecc <ColorAlti_displayLeds+0x70>)
 8000ea2:	681b      	ldr	r3, [r3, #0]
 8000ea4:	18d4      	adds	r4, r2, r3
 8000ea6:	f000 ff15 	bl	8001cd4 <HAL_GetTick>
 8000eaa:	4603      	mov	r3, r0
 8000eac:	429c      	cmp	r4, r3
 8000eae:	d204      	bcs.n	8000eba <ColorAlti_displayLeds+0x5e>
			{
				Strip_Progress_Bar_Single_Color(1, GREEN);
 8000eb0:	2100      	movs	r1, #0
 8000eb2:	2001      	movs	r0, #1
 8000eb4:	f000 f9d9 	bl	800126a <Strip_Progress_Bar_Single_Color>
 8000eb8:	e001      	b.n	8000ebe <ColorAlti_displayLeds+0x62>
			}
			else
			{
				Strip_Clear();
 8000eba:	f000 f9fa 	bl	80012b2 <Strip_Clear>
	if(state == COLORALTI_CANOPY)
	{

	}

	Strip_Send();
 8000ebe:	f000 f9fe 	bl	80012be <Strip_Send>
}
 8000ec2:	bf00      	nop
 8000ec4:	3714      	adds	r7, #20
 8000ec6:	46bd      	mov	sp, r7
 8000ec8:	bd90      	pop	{r4, r7, pc}
 8000eca:	bf00      	nop
 8000ecc:	20000000 	.word	0x20000000
 8000ed0:	20000004 	.word	0x20000004
 8000ed4:	200000b0 	.word	0x200000b0

08000ed8 <StateController_updateState>:
uint32_t deployTestStart = 0; //ms, the timestamp for starting to validate deployment
uint32_t deployTestThresholdTime = 2000; //ms, threshold time that vertical speed has to be under 50mph
uint16_t deployTestStartAlt = 0; //ft, altitude at beginning of current deployment test

void StateController_updateState(uint16_t alt)
{
 8000ed8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000eda:	b085      	sub	sp, #20
 8000edc:	af00      	add	r7, sp, #0
 8000ede:	4603      	mov	r3, r0
 8000ee0:	80fb      	strh	r3, [r7, #6]
	uint16_t exit = 12500;
 8000ee2:	f243 03d4 	movw	r3, #12500	; 0x30d4
 8000ee6:	81fb      	strh	r3, [r7, #14]
	uint16_t breakoff = 5500;
 8000ee8:	f241 537c 	movw	r3, #5500	; 0x157c
 8000eec:	81bb      	strh	r3, [r7, #12]
	uint16_t deploy = 4500;
 8000eee:	f241 1394 	movw	r3, #4500	; 0x1194
 8000ef2:	817b      	strh	r3, [r7, #10]

	if(StateController_currentState == COLORALTI_STANDBY)
 8000ef4:	4b9f      	ldr	r3, [pc, #636]	; (8001174 <StateController_updateState+0x29c>)
 8000ef6:	781b      	ldrb	r3, [r3, #0]
 8000ef8:	2b00      	cmp	r3, #0
 8000efa:	d12d      	bne.n	8000f58 <StateController_updateState+0x80>
	{
		//If the altitude is above the ascent threshold altitude
		if(alt > ascentThreshold)
 8000efc:	4b9e      	ldr	r3, [pc, #632]	; (8001178 <StateController_updateState+0x2a0>)
 8000efe:	881b      	ldrh	r3, [r3, #0]
 8000f00:	88fa      	ldrh	r2, [r7, #6]
 8000f02:	429a      	cmp	r2, r3
 8000f04:	d91c      	bls.n	8000f40 <StateController_updateState+0x68>
		{
			//If this is the first tick where above ascent threshold altitude
			if(testingAscent == 0)
 8000f06:	4b9d      	ldr	r3, [pc, #628]	; (800117c <StateController_updateState+0x2a4>)
 8000f08:	781b      	ldrb	r3, [r3, #0]
 8000f0a:	2b00      	cmp	r3, #0
 8000f0c:	d107      	bne.n	8000f1e <StateController_updateState+0x46>
			{
				testingAscent = 1;
 8000f0e:	4b9b      	ldr	r3, [pc, #620]	; (800117c <StateController_updateState+0x2a4>)
 8000f10:	2201      	movs	r2, #1
 8000f12:	701a      	strb	r2, [r3, #0]
				ascentTestStart = HAL_GetTick();
 8000f14:	f000 fede 	bl	8001cd4 <HAL_GetTick>
 8000f18:	4603      	mov	r3, r0
 8000f1a:	4a99      	ldr	r2, [pc, #612]	; (8001180 <StateController_updateState+0x2a8>)
 8000f1c:	6013      	str	r3, [r2, #0]
			}

			//If it was already above the ascent threshold altitude
			if(testingAscent == 1)
 8000f1e:	4b97      	ldr	r3, [pc, #604]	; (800117c <StateController_updateState+0x2a4>)
 8000f20:	781b      	ldrb	r3, [r3, #0]
 8000f22:	2b01      	cmp	r3, #1
 8000f24:	d10c      	bne.n	8000f40 <StateController_updateState+0x68>
			{
				//If ascentThresholdTime has elapsed, transition to ASCENT state
				if(HAL_GetTick() - ascentTestStart >= ascentThresholdTime)
 8000f26:	f000 fed5 	bl	8001cd4 <HAL_GetTick>
 8000f2a:	4602      	mov	r2, r0
 8000f2c:	4b94      	ldr	r3, [pc, #592]	; (8001180 <StateController_updateState+0x2a8>)
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	1ad3      	subs	r3, r2, r3
 8000f32:	4a94      	ldr	r2, [pc, #592]	; (8001184 <StateController_updateState+0x2ac>)
 8000f34:	8812      	ldrh	r2, [r2, #0]
 8000f36:	4293      	cmp	r3, r2
 8000f38:	d302      	bcc.n	8000f40 <StateController_updateState+0x68>
				{
					StateController_currentState = COLORALTI_ASCENT;
 8000f3a:	4b8e      	ldr	r3, [pc, #568]	; (8001174 <StateController_updateState+0x29c>)
 8000f3c:	2201      	movs	r2, #1
 8000f3e:	701a      	strb	r2, [r3, #0]
				}
			}
		}

		//If the altitude is below the ascent threshold altitude
		if(alt < ascentThreshold)
 8000f40:	4b8d      	ldr	r3, [pc, #564]	; (8001178 <StateController_updateState+0x2a0>)
 8000f42:	881b      	ldrh	r3, [r3, #0]
 8000f44:	88fa      	ldrh	r2, [r7, #6]
 8000f46:	429a      	cmp	r2, r3
 8000f48:	d206      	bcs.n	8000f58 <StateController_updateState+0x80>
		{
			//Set testingAscent to false if it was true
			if(testingAscent == 1)
 8000f4a:	4b8c      	ldr	r3, [pc, #560]	; (800117c <StateController_updateState+0x2a4>)
 8000f4c:	781b      	ldrb	r3, [r3, #0]
 8000f4e:	2b01      	cmp	r3, #1
 8000f50:	d102      	bne.n	8000f58 <StateController_updateState+0x80>
			{
				testingAscent = 0;
 8000f52:	4b8a      	ldr	r3, [pc, #552]	; (800117c <StateController_updateState+0x2a4>)
 8000f54:	2200      	movs	r2, #0
 8000f56:	701a      	strb	r2, [r3, #0]
			}
		}
	}

	if(StateController_currentState == COLORALTI_ASCENT)
 8000f58:	4b86      	ldr	r3, [pc, #536]	; (8001174 <StateController_updateState+0x29c>)
 8000f5a:	781b      	ldrb	r3, [r3, #0]
 8000f5c:	2b01      	cmp	r3, #1
 8000f5e:	d107      	bne.n	8000f70 <StateController_updateState+0x98>
	{
		//If the altitude is above 10k ft, change to gear check state
		if(alt > 10000)
 8000f60:	88fb      	ldrh	r3, [r7, #6]
 8000f62:	f242 7210 	movw	r2, #10000	; 0x2710
 8000f66:	4293      	cmp	r3, r2
 8000f68:	d902      	bls.n	8000f70 <StateController_updateState+0x98>
		{
			StateController_currentState = COLORALTI_GEARCHECK;
 8000f6a:	4b82      	ldr	r3, [pc, #520]	; (8001174 <StateController_updateState+0x29c>)
 8000f6c:	2202      	movs	r2, #2
 8000f6e:	701a      	strb	r2, [r3, #0]
		}
	}

	if(StateController_currentState == COLORALTI_GEARCHECK)
 8000f70:	4b80      	ldr	r3, [pc, #512]	; (8001174 <StateController_updateState+0x29c>)
 8000f72:	781b      	ldrb	r3, [r3, #0]
 8000f74:	2b02      	cmp	r3, #2
 8000f76:	d126      	bne.n	8000fc6 <StateController_updateState+0xee>
	{
		//Gear check notificiation is shown while in GEARCHECK state
		if(displayedGearCheck == 0)
 8000f78:	4b83      	ldr	r3, [pc, #524]	; (8001188 <StateController_updateState+0x2b0>)
 8000f7a:	781b      	ldrb	r3, [r3, #0]
 8000f7c:	2b00      	cmp	r3, #0
 8000f7e:	d107      	bne.n	8000f90 <StateController_updateState+0xb8>
		{
			gearCheckNotificationStart = HAL_GetTick();
 8000f80:	f000 fea8 	bl	8001cd4 <HAL_GetTick>
 8000f84:	4603      	mov	r3, r0
 8000f86:	4a81      	ldr	r2, [pc, #516]	; (800118c <StateController_updateState+0x2b4>)
 8000f88:	6013      	str	r3, [r2, #0]
			displayedGearCheck = 1;
 8000f8a:	4b7f      	ldr	r3, [pc, #508]	; (8001188 <StateController_updateState+0x2b0>)
 8000f8c:	2201      	movs	r2, #1
 8000f8e:	701a      	strb	r2, [r3, #0]
		}

		//If gearCheckNotificaitonLength has elapsed, transition out of GEARCHECK state
		if(displayedGearCheck == 1 & HAL_GetTick() > gearCheckNotificationStart + gearCheckNotificationLength)
 8000f90:	4b7d      	ldr	r3, [pc, #500]	; (8001188 <StateController_updateState+0x2b0>)
 8000f92:	781b      	ldrb	r3, [r3, #0]
 8000f94:	2b01      	cmp	r3, #1
 8000f96:	bf0c      	ite	eq
 8000f98:	2301      	moveq	r3, #1
 8000f9a:	2300      	movne	r3, #0
 8000f9c:	b2dc      	uxtb	r4, r3
 8000f9e:	f000 fe99 	bl	8001cd4 <HAL_GetTick>
 8000fa2:	4601      	mov	r1, r0
 8000fa4:	4b79      	ldr	r3, [pc, #484]	; (800118c <StateController_updateState+0x2b4>)
 8000fa6:	681a      	ldr	r2, [r3, #0]
 8000fa8:	4b79      	ldr	r3, [pc, #484]	; (8001190 <StateController_updateState+0x2b8>)
 8000faa:	681b      	ldr	r3, [r3, #0]
 8000fac:	4413      	add	r3, r2
 8000fae:	4299      	cmp	r1, r3
 8000fb0:	bf8c      	ite	hi
 8000fb2:	2301      	movhi	r3, #1
 8000fb4:	2300      	movls	r3, #0
 8000fb6:	b2db      	uxtb	r3, r3
 8000fb8:	4023      	ands	r3, r4
 8000fba:	b2db      	uxtb	r3, r3
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d002      	beq.n	8000fc6 <StateController_updateState+0xee>
		{
			StateController_currentState = COLORALTI_DETECT_FREEFALL_START;
 8000fc0:	4b6c      	ldr	r3, [pc, #432]	; (8001174 <StateController_updateState+0x29c>)
 8000fc2:	2203      	movs	r2, #3
 8000fc4:	701a      	strb	r2, [r3, #0]
		}
	}

	if(StateController_currentState == COLORALTI_DETECT_FREEFALL_START)
 8000fc6:	4b6b      	ldr	r3, [pc, #428]	; (8001174 <StateController_updateState+0x29c>)
 8000fc8:	781b      	ldrb	r3, [r3, #0]
 8000fca:	2b03      	cmp	r3, #3
 8000fcc:	d158      	bne.n	8001080 <StateController_updateState+0x1a8>
		 */

		//NOTE TO FUTURE SELF: If there are any issues with it not detecting freefall, it is probably due to sensor noise. Use a filter / moving average on the sensor data to smooth

		//If currently lower than the previously calculated altitude
		if(prevAlt > alt)
 8000fce:	4b71      	ldr	r3, [pc, #452]	; (8001194 <StateController_updateState+0x2bc>)
 8000fd0:	881b      	ldrh	r3, [r3, #0]
 8000fd2:	88fa      	ldrh	r2, [r7, #6]
 8000fd4:	429a      	cmp	r2, r3
 8000fd6:	d244      	bcs.n	8001062 <StateController_updateState+0x18a>
		{
			//If not currently testing for freefall, start testing for freefall
			if(freefallTest == 0)
 8000fd8:	4b6f      	ldr	r3, [pc, #444]	; (8001198 <StateController_updateState+0x2c0>)
 8000fda:	781b      	ldrb	r3, [r3, #0]
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d10a      	bne.n	8000ff6 <StateController_updateState+0x11e>
			{
				freefallTest = 1;
 8000fe0:	4b6d      	ldr	r3, [pc, #436]	; (8001198 <StateController_updateState+0x2c0>)
 8000fe2:	2201      	movs	r2, #1
 8000fe4:	701a      	strb	r2, [r3, #0]
				freefallTestStart = HAL_GetTick();
 8000fe6:	f000 fe75 	bl	8001cd4 <HAL_GetTick>
 8000fea:	4603      	mov	r3, r0
 8000fec:	4a6b      	ldr	r2, [pc, #428]	; (800119c <StateController_updateState+0x2c4>)
 8000fee:	6013      	str	r3, [r2, #0]
				freefallStartAlt = alt;
 8000ff0:	4a6b      	ldr	r2, [pc, #428]	; (80011a0 <StateController_updateState+0x2c8>)
 8000ff2:	88fb      	ldrh	r3, [r7, #6]
 8000ff4:	8013      	strh	r3, [r2, #0]
			}

			//If we have been successfully testing for freefall for longer than the threshold time
			if(freefallTest == 1 && HAL_GetTick() > freefallTestStart + freefallThresholdTime)
 8000ff6:	4b68      	ldr	r3, [pc, #416]	; (8001198 <StateController_updateState+0x2c0>)
 8000ff8:	781b      	ldrb	r3, [r3, #0]
 8000ffa:	2b01      	cmp	r3, #1
 8000ffc:	d131      	bne.n	8001062 <StateController_updateState+0x18a>
 8000ffe:	f000 fe69 	bl	8001cd4 <HAL_GetTick>
 8001002:	4601      	mov	r1, r0
 8001004:	4b65      	ldr	r3, [pc, #404]	; (800119c <StateController_updateState+0x2c4>)
 8001006:	681a      	ldr	r2, [r3, #0]
 8001008:	4b66      	ldr	r3, [pc, #408]	; (80011a4 <StateController_updateState+0x2cc>)
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	4413      	add	r3, r2
 800100e:	4299      	cmp	r1, r3
 8001010:	d927      	bls.n	8001062 <StateController_updateState+0x18a>
			{
				//If average speed is above 80mph
				if(((double)(freefallStartAlt - alt) / (double)(freefallTestStart - HAL_GetTick())) >= 117.0) //80mph to fps
 8001012:	4b63      	ldr	r3, [pc, #396]	; (80011a0 <StateController_updateState+0x2c8>)
 8001014:	881b      	ldrh	r3, [r3, #0]
 8001016:	461a      	mov	r2, r3
 8001018:	88fb      	ldrh	r3, [r7, #6]
 800101a:	1ad3      	subs	r3, r2, r3
 800101c:	4618      	mov	r0, r3
 800101e:	f7ff f9e9 	bl	80003f4 <__aeabi_i2d>
 8001022:	4604      	mov	r4, r0
 8001024:	460d      	mov	r5, r1
 8001026:	4b5d      	ldr	r3, [pc, #372]	; (800119c <StateController_updateState+0x2c4>)
 8001028:	681e      	ldr	r6, [r3, #0]
 800102a:	f000 fe53 	bl	8001cd4 <HAL_GetTick>
 800102e:	4603      	mov	r3, r0
 8001030:	1af3      	subs	r3, r6, r3
 8001032:	4618      	mov	r0, r3
 8001034:	f7ff f9ce 	bl	80003d4 <__aeabi_ui2d>
 8001038:	4602      	mov	r2, r0
 800103a:	460b      	mov	r3, r1
 800103c:	4620      	mov	r0, r4
 800103e:	4629      	mov	r1, r5
 8001040:	f7ff fb6c 	bl	800071c <__aeabi_ddiv>
 8001044:	4602      	mov	r2, r0
 8001046:	460b      	mov	r3, r1
 8001048:	4610      	mov	r0, r2
 800104a:	4619      	mov	r1, r3
 800104c:	f04f 0200 	mov.w	r2, #0
 8001050:	4b55      	ldr	r3, [pc, #340]	; (80011a8 <StateController_updateState+0x2d0>)
 8001052:	f7ff fcbf 	bl	80009d4 <__aeabi_dcmpge>
 8001056:	4603      	mov	r3, r0
 8001058:	2b00      	cmp	r3, #0
 800105a:	d002      	beq.n	8001062 <StateController_updateState+0x18a>
				{
					StateController_currentState = COLORALTI_FREEFALL;
 800105c:	4b45      	ldr	r3, [pc, #276]	; (8001174 <StateController_updateState+0x29c>)
 800105e:	2204      	movs	r2, #4
 8001060:	701a      	strb	r2, [r3, #0]
				}
			}
		}

		//If currently higher than previously calculated altitude
		if(prevAlt < alt)
 8001062:	4b4c      	ldr	r3, [pc, #304]	; (8001194 <StateController_updateState+0x2bc>)
 8001064:	881b      	ldrh	r3, [r3, #0]
 8001066:	88fa      	ldrh	r2, [r7, #6]
 8001068:	429a      	cmp	r2, r3
 800106a:	d906      	bls.n	800107a <StateController_updateState+0x1a2>
		{
			//Stop testing for freefall
			if(freefallTest == 1)
 800106c:	4b4a      	ldr	r3, [pc, #296]	; (8001198 <StateController_updateState+0x2c0>)
 800106e:	781b      	ldrb	r3, [r3, #0]
 8001070:	2b01      	cmp	r3, #1
 8001072:	d102      	bne.n	800107a <StateController_updateState+0x1a2>
			{
				freefallTest = 0;
 8001074:	4b48      	ldr	r3, [pc, #288]	; (8001198 <StateController_updateState+0x2c0>)
 8001076:	2200      	movs	r2, #0
 8001078:	701a      	strb	r2, [r3, #0]
			}
		}

		prevAlt = alt;
 800107a:	4a46      	ldr	r2, [pc, #280]	; (8001194 <StateController_updateState+0x2bc>)
 800107c:	88fb      	ldrh	r3, [r7, #6]
 800107e:	8013      	strh	r3, [r2, #0]
	}

	if(StateController_currentState == COLORALTI_FREEFALL)
 8001080:	4b3c      	ldr	r3, [pc, #240]	; (8001174 <StateController_updateState+0x29c>)
 8001082:	781b      	ldrb	r3, [r3, #0]
 8001084:	2b04      	cmp	r3, #4
 8001086:	d108      	bne.n	800109a <StateController_updateState+0x1c2>
	{
		if(alt < breakoff + 1500)
 8001088:	89bb      	ldrh	r3, [r7, #12]
 800108a:	f203 52db 	addw	r2, r3, #1499	; 0x5db
 800108e:	88fb      	ldrh	r3, [r7, #6]
 8001090:	429a      	cmp	r2, r3
 8001092:	db02      	blt.n	800109a <StateController_updateState+0x1c2>
		{
			StateController_currentState = COLORALTI_APPROACHING_BREAKOFF;
 8001094:	4b37      	ldr	r3, [pc, #220]	; (8001174 <StateController_updateState+0x29c>)
 8001096:	2205      	movs	r2, #5
 8001098:	701a      	strb	r2, [r3, #0]
		}
	}

	if(StateController_currentState == COLORALTI_APPROACHING_BREAKOFF)
 800109a:	4b36      	ldr	r3, [pc, #216]	; (8001174 <StateController_updateState+0x29c>)
 800109c:	781b      	ldrb	r3, [r3, #0]
 800109e:	2b05      	cmp	r3, #5
 80010a0:	d106      	bne.n	80010b0 <StateController_updateState+0x1d8>
	{
		if(alt < breakoff)
 80010a2:	88fa      	ldrh	r2, [r7, #6]
 80010a4:	89bb      	ldrh	r3, [r7, #12]
 80010a6:	429a      	cmp	r2, r3
 80010a8:	d202      	bcs.n	80010b0 <StateController_updateState+0x1d8>
		{
			StateController_currentState = COLORALTI_BREAKOFF;
 80010aa:	4b32      	ldr	r3, [pc, #200]	; (8001174 <StateController_updateState+0x29c>)
 80010ac:	2206      	movs	r2, #6
 80010ae:	701a      	strb	r2, [r3, #0]
		}
	}

	if(StateController_currentState == COLORALTI_BREAKOFF)
 80010b0:	4b30      	ldr	r3, [pc, #192]	; (8001174 <StateController_updateState+0x29c>)
 80010b2:	781b      	ldrb	r3, [r3, #0]
 80010b4:	2b06      	cmp	r3, #6
 80010b6:	d108      	bne.n	80010ca <StateController_updateState+0x1f2>
	{
		if(alt < breakoff - 500)
 80010b8:	88fa      	ldrh	r2, [r7, #6]
 80010ba:	89bb      	ldrh	r3, [r7, #12]
 80010bc:	f5a3 73fa 	sub.w	r3, r3, #500	; 0x1f4
 80010c0:	429a      	cmp	r2, r3
 80010c2:	da02      	bge.n	80010ca <StateController_updateState+0x1f2>
		{
			StateController_currentState = COLORALTI_TRACK;
 80010c4:	4b2b      	ldr	r3, [pc, #172]	; (8001174 <StateController_updateState+0x29c>)
 80010c6:	2207      	movs	r2, #7
 80010c8:	701a      	strb	r2, [r3, #0]
		}
	}

	if(StateController_currentState == COLORALTI_TRACK)
 80010ca:	4b2a      	ldr	r3, [pc, #168]	; (8001174 <StateController_updateState+0x29c>)
 80010cc:	781b      	ldrb	r3, [r3, #0]
 80010ce:	2b07      	cmp	r3, #7
 80010d0:	d106      	bne.n	80010e0 <StateController_updateState+0x208>
	{
		if(alt < deploy)
 80010d2:	88fa      	ldrh	r2, [r7, #6]
 80010d4:	897b      	ldrh	r3, [r7, #10]
 80010d6:	429a      	cmp	r2, r3
 80010d8:	d202      	bcs.n	80010e0 <StateController_updateState+0x208>
		{
			StateController_currentState = COLORALTI_DEPLOY;
 80010da:	4b26      	ldr	r3, [pc, #152]	; (8001174 <StateController_updateState+0x29c>)
 80010dc:	2208      	movs	r2, #8
 80010de:	701a      	strb	r2, [r3, #0]
		}
	}

	if(StateController_currentState == COLORALTI_DEPLOY)
 80010e0:	4b24      	ldr	r3, [pc, #144]	; (8001174 <StateController_updateState+0x29c>)
 80010e2:	781b      	ldrb	r3, [r3, #0]
 80010e4:	2b08      	cmp	r3, #8
 80010e6:	f040 809b 	bne.w	8001220 <StateController_updateState+0x348>
	{

		if(deployTest == 0)
 80010ea:	4b30      	ldr	r3, [pc, #192]	; (80011ac <StateController_updateState+0x2d4>)
 80010ec:	781b      	ldrb	r3, [r3, #0]
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d12f      	bne.n	8001152 <StateController_updateState+0x27a>
		{
			//If average vertical speed over last two measurements is less than than 50mph
			if(((double)(deployTestPrevAlt - alt) / (double)(HAL_GetTick() - deployTestPrevTime)) <= 73.0) //50mph to fps
 80010f2:	4b2f      	ldr	r3, [pc, #188]	; (80011b0 <StateController_updateState+0x2d8>)
 80010f4:	881b      	ldrh	r3, [r3, #0]
 80010f6:	461a      	mov	r2, r3
 80010f8:	88fb      	ldrh	r3, [r7, #6]
 80010fa:	1ad3      	subs	r3, r2, r3
 80010fc:	4618      	mov	r0, r3
 80010fe:	f7ff f979 	bl	80003f4 <__aeabi_i2d>
 8001102:	4604      	mov	r4, r0
 8001104:	460d      	mov	r5, r1
 8001106:	f000 fde5 	bl	8001cd4 <HAL_GetTick>
 800110a:	4602      	mov	r2, r0
 800110c:	4b29      	ldr	r3, [pc, #164]	; (80011b4 <StateController_updateState+0x2dc>)
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	1ad3      	subs	r3, r2, r3
 8001112:	4618      	mov	r0, r3
 8001114:	f7ff f95e 	bl	80003d4 <__aeabi_ui2d>
 8001118:	4602      	mov	r2, r0
 800111a:	460b      	mov	r3, r1
 800111c:	4620      	mov	r0, r4
 800111e:	4629      	mov	r1, r5
 8001120:	f7ff fafc 	bl	800071c <__aeabi_ddiv>
 8001124:	4602      	mov	r2, r0
 8001126:	460b      	mov	r3, r1
 8001128:	4610      	mov	r0, r2
 800112a:	4619      	mov	r1, r3
 800112c:	f04f 0200 	mov.w	r2, #0
 8001130:	4b21      	ldr	r3, [pc, #132]	; (80011b8 <StateController_updateState+0x2e0>)
 8001132:	f7ff fc45 	bl	80009c0 <__aeabi_dcmple>
 8001136:	4603      	mov	r3, r0
 8001138:	2b00      	cmp	r3, #0
 800113a:	d00a      	beq.n	8001152 <StateController_updateState+0x27a>
			{
				deployTest = 1;
 800113c:	4b1b      	ldr	r3, [pc, #108]	; (80011ac <StateController_updateState+0x2d4>)
 800113e:	2201      	movs	r2, #1
 8001140:	701a      	strb	r2, [r3, #0]
				deployTestStart = HAL_GetTick();
 8001142:	f000 fdc7 	bl	8001cd4 <HAL_GetTick>
 8001146:	4603      	mov	r3, r0
 8001148:	4a1c      	ldr	r2, [pc, #112]	; (80011bc <StateController_updateState+0x2e4>)
 800114a:	6013      	str	r3, [r2, #0]
				deployTestStartAlt = alt;
 800114c:	4a1c      	ldr	r2, [pc, #112]	; (80011c0 <StateController_updateState+0x2e8>)
 800114e:	88fb      	ldrh	r3, [r7, #6]
 8001150:	8013      	strh	r3, [r2, #0]
			}
		}
		if(deployTest == 1)
 8001152:	4b16      	ldr	r3, [pc, #88]	; (80011ac <StateController_updateState+0x2d4>)
 8001154:	781b      	ldrb	r3, [r3, #0]
 8001156:	2b01      	cmp	r3, #1
 8001158:	d15a      	bne.n	8001210 <StateController_updateState+0x338>
		{
			//If average vertical speed has been < 50mph for deployThresholdTime
			if(((double)(deployTestStartAlt - alt) / (double)(HAL_GetTick() - deployTestStart)) <= 73.0)
 800115a:	4b19      	ldr	r3, [pc, #100]	; (80011c0 <StateController_updateState+0x2e8>)
 800115c:	881b      	ldrh	r3, [r3, #0]
 800115e:	461a      	mov	r2, r3
 8001160:	88fb      	ldrh	r3, [r7, #6]
 8001162:	1ad3      	subs	r3, r2, r3
 8001164:	4618      	mov	r0, r3
 8001166:	f7ff f945 	bl	80003f4 <__aeabi_i2d>
 800116a:	4604      	mov	r4, r0
 800116c:	460d      	mov	r5, r1
 800116e:	f000 fdb1 	bl	8001cd4 <HAL_GetTick>
 8001172:	e027      	b.n	80011c4 <StateController_updateState+0x2ec>
 8001174:	200000b4 	.word	0x200000b4
 8001178:	20000008 	.word	0x20000008
 800117c:	200000b5 	.word	0x200000b5
 8001180:	200000b8 	.word	0x200000b8
 8001184:	2000000a 	.word	0x2000000a
 8001188:	200000c0 	.word	0x200000c0
 800118c:	200000bc 	.word	0x200000bc
 8001190:	2000000c 	.word	0x2000000c
 8001194:	200000c2 	.word	0x200000c2
 8001198:	200000c4 	.word	0x200000c4
 800119c:	200000c8 	.word	0x200000c8
 80011a0:	200000cc 	.word	0x200000cc
 80011a4:	20000010 	.word	0x20000010
 80011a8:	405d4000 	.word	0x405d4000
 80011ac:	200000d4 	.word	0x200000d4
 80011b0:	200000ce 	.word	0x200000ce
 80011b4:	200000d0 	.word	0x200000d0
 80011b8:	40524000 	.word	0x40524000
 80011bc:	200000d8 	.word	0x200000d8
 80011c0:	200000dc 	.word	0x200000dc
 80011c4:	4602      	mov	r2, r0
 80011c6:	4b1d      	ldr	r3, [pc, #116]	; (800123c <StateController_updateState+0x364>)
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	1ad3      	subs	r3, r2, r3
 80011cc:	4618      	mov	r0, r3
 80011ce:	f7ff f901 	bl	80003d4 <__aeabi_ui2d>
 80011d2:	4602      	mov	r2, r0
 80011d4:	460b      	mov	r3, r1
 80011d6:	4620      	mov	r0, r4
 80011d8:	4629      	mov	r1, r5
 80011da:	f7ff fa9f 	bl	800071c <__aeabi_ddiv>
 80011de:	4602      	mov	r2, r0
 80011e0:	460b      	mov	r3, r1
 80011e2:	4610      	mov	r0, r2
 80011e4:	4619      	mov	r1, r3
 80011e6:	f04f 0200 	mov.w	r2, #0
 80011ea:	4b15      	ldr	r3, [pc, #84]	; (8001240 <StateController_updateState+0x368>)
 80011ec:	f7ff fbe8 	bl	80009c0 <__aeabi_dcmple>
 80011f0:	4603      	mov	r3, r0
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d00c      	beq.n	8001210 <StateController_updateState+0x338>
			{
				if(HAL_GetTick() > deployTestStart + deployTestThresholdTime)
 80011f6:	f000 fd6d 	bl	8001cd4 <HAL_GetTick>
 80011fa:	4601      	mov	r1, r0
 80011fc:	4b0f      	ldr	r3, [pc, #60]	; (800123c <StateController_updateState+0x364>)
 80011fe:	681a      	ldr	r2, [r3, #0]
 8001200:	4b10      	ldr	r3, [pc, #64]	; (8001244 <StateController_updateState+0x36c>)
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	4413      	add	r3, r2
 8001206:	4299      	cmp	r1, r3
 8001208:	d902      	bls.n	8001210 <StateController_updateState+0x338>
				{
					StateController_currentState = COLORALTI_CANOPY;
 800120a:	4b0f      	ldr	r3, [pc, #60]	; (8001248 <StateController_updateState+0x370>)
 800120c:	2209      	movs	r2, #9
 800120e:	701a      	strb	r2, [r3, #0]
				}
			}
		}

		deployTestPrevTime = HAL_GetTick();
 8001210:	f000 fd60 	bl	8001cd4 <HAL_GetTick>
 8001214:	4603      	mov	r3, r0
 8001216:	4a0d      	ldr	r2, [pc, #52]	; (800124c <StateController_updateState+0x374>)
 8001218:	6013      	str	r3, [r2, #0]
		deployTestPrevAlt = alt;
 800121a:	4a0d      	ldr	r2, [pc, #52]	; (8001250 <StateController_updateState+0x378>)
 800121c:	88fb      	ldrh	r3, [r7, #6]
 800121e:	8013      	strh	r3, [r2, #0]
	}

	if(StateController_currentState == COLORALTI_CANOPY)
 8001220:	4b09      	ldr	r3, [pc, #36]	; (8001248 <StateController_updateState+0x370>)
 8001222:	781b      	ldrb	r3, [r3, #0]
 8001224:	2b09      	cmp	r3, #9
 8001226:	d105      	bne.n	8001234 <StateController_updateState+0x35c>
	{
		//Go back into standby mode once under 100ft
		if(alt <= 100)
 8001228:	88fb      	ldrh	r3, [r7, #6]
 800122a:	2b64      	cmp	r3, #100	; 0x64
 800122c:	d802      	bhi.n	8001234 <StateController_updateState+0x35c>
		{
			StateController_currentState = COLORALTI_STANDBY;
 800122e:	4b06      	ldr	r3, [pc, #24]	; (8001248 <StateController_updateState+0x370>)
 8001230:	2200      	movs	r2, #0
 8001232:	701a      	strb	r2, [r3, #0]
		}
	}
}
 8001234:	bf00      	nop
 8001236:	3714      	adds	r7, #20
 8001238:	46bd      	mov	sp, r7
 800123a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800123c:	200000d8 	.word	0x200000d8
 8001240:	40524000 	.word	0x40524000
 8001244:	20000014 	.word	0x20000014
 8001248:	200000b4 	.word	0x200000b4
 800124c:	200000d0 	.word	0x200000d0
 8001250:	200000ce 	.word	0x200000ce

08001254 <Strip_Set_Timer>:
 */

#include "led_strip.h"

void Strip_Set_Timer(TIM_HandleTypeDef* timer)
{
 8001254:	b580      	push	{r7, lr}
 8001256:	b082      	sub	sp, #8
 8001258:	af00      	add	r7, sp, #0
 800125a:	6078      	str	r0, [r7, #4]
	Set_LED_Timer(timer);
 800125c:	6878      	ldr	r0, [r7, #4]
 800125e:	f000 f835 	bl	80012cc <Set_LED_Timer>
}
 8001262:	bf00      	nop
 8001264:	3708      	adds	r7, #8
 8001266:	46bd      	mov	sp, r7
 8001268:	bd80      	pop	{r7, pc}

0800126a <Strip_Progress_Bar_Single_Color>:

void Strip_Progress_Bar_Single_Color(uint8_t num_filled, enum COLOR color)
{
 800126a:	b580      	push	{r7, lr}
 800126c:	b084      	sub	sp, #16
 800126e:	af00      	add	r7, sp, #0
 8001270:	4603      	mov	r3, r0
 8001272:	460a      	mov	r2, r1
 8001274:	71fb      	strb	r3, [r7, #7]
 8001276:	4613      	mov	r3, r2
 8001278:	71bb      	strb	r3, [r7, #6]
	Clear_All_LED();
 800127a:	f000 f96b 	bl	8001554 <Clear_All_LED>
	if(num_filled > MAX_LED) num_filled = MAX_LED;
 800127e:	79fb      	ldrb	r3, [r7, #7]
 8001280:	2b0a      	cmp	r3, #10
 8001282:	d901      	bls.n	8001288 <Strip_Progress_Bar_Single_Color+0x1e>
 8001284:	230a      	movs	r3, #10
 8001286:	71fb      	strb	r3, [r7, #7]
	for(uint8_t i = 0; i < num_filled; i++) {
 8001288:	2300      	movs	r3, #0
 800128a:	73fb      	strb	r3, [r7, #15]
 800128c:	e008      	b.n	80012a0 <Strip_Progress_Bar_Single_Color+0x36>
		Set_LED_From_Color_Name(i, color);
 800128e:	7bfb      	ldrb	r3, [r7, #15]
 8001290:	79ba      	ldrb	r2, [r7, #6]
 8001292:	4611      	mov	r1, r2
 8001294:	4618      	mov	r0, r3
 8001296:	f000 f932 	bl	80014fe <Set_LED_From_Color_Name>
	for(uint8_t i = 0; i < num_filled; i++) {
 800129a:	7bfb      	ldrb	r3, [r7, #15]
 800129c:	3301      	adds	r3, #1
 800129e:	73fb      	strb	r3, [r7, #15]
 80012a0:	7bfa      	ldrb	r2, [r7, #15]
 80012a2:	79fb      	ldrb	r3, [r7, #7]
 80012a4:	429a      	cmp	r2, r3
 80012a6:	d3f2      	bcc.n	800128e <Strip_Progress_Bar_Single_Color+0x24>
	}
}
 80012a8:	bf00      	nop
 80012aa:	bf00      	nop
 80012ac:	3710      	adds	r7, #16
 80012ae:	46bd      	mov	sp, r7
 80012b0:	bd80      	pop	{r7, pc}

080012b2 <Strip_Clear>:

void Strip_Clear()
{
 80012b2:	b580      	push	{r7, lr}
 80012b4:	af00      	add	r7, sp, #0
	Clear_All_LED();
 80012b6:	f000 f94d 	bl	8001554 <Clear_All_LED>
}
 80012ba:	bf00      	nop
 80012bc:	bd80      	pop	{r7, pc}

080012be <Strip_Send>:

void Strip_Send()
{
 80012be:	b580      	push	{r7, lr}
 80012c0:	af00      	add	r7, sp, #0
	WS2813_Send();
 80012c2:	f000 f83f 	bl	8001344 <WS2813_Send>
}
 80012c6:	bf00      	nop
 80012c8:	bd80      	pop	{r7, pc}
	...

080012cc <Set_LED_Timer>:
*/

struct WS2813B_Config ws_config;

void Set_LED_Timer(TIM_HandleTypeDef* timer)
{
 80012cc:	b480      	push	{r7}
 80012ce:	b083      	sub	sp, #12
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	6078      	str	r0, [r7, #4]
	ws_config.timer = timer;
 80012d4:	4a03      	ldr	r2, [pc, #12]	; (80012e4 <Set_LED_Timer+0x18>)
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	6013      	str	r3, [r2, #0]
}
 80012da:	bf00      	nop
 80012dc:	370c      	adds	r7, #12
 80012de:	46bd      	mov	sp, r7
 80012e0:	bc80      	pop	{r7}
 80012e2:	4770      	bx	lr
 80012e4:	200000e0 	.word	0x200000e0

080012e8 <Set_LED>:

void Set_LED (int LEDnum, int Red, int Green, int Blue)
{
 80012e8:	b480      	push	{r7}
 80012ea:	b085      	sub	sp, #20
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	60f8      	str	r0, [r7, #12]
 80012f0:	60b9      	str	r1, [r7, #8]
 80012f2:	607a      	str	r2, [r7, #4]
 80012f4:	603b      	str	r3, [r7, #0]
	ws_config.LED_Data[LEDnum][0] = LEDnum;
 80012f6:	68fb      	ldr	r3, [r7, #12]
 80012f8:	b2d9      	uxtb	r1, r3
 80012fa:	4a11      	ldr	r2, [pc, #68]	; (8001340 <Set_LED+0x58>)
 80012fc:	68fb      	ldr	r3, [r7, #12]
 80012fe:	009b      	lsls	r3, r3, #2
 8001300:	4413      	add	r3, r2
 8001302:	460a      	mov	r2, r1
 8001304:	711a      	strb	r2, [r3, #4]
	ws_config.LED_Data[LEDnum][1] = Green;
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	b2d9      	uxtb	r1, r3
 800130a:	4a0d      	ldr	r2, [pc, #52]	; (8001340 <Set_LED+0x58>)
 800130c:	68fb      	ldr	r3, [r7, #12]
 800130e:	009b      	lsls	r3, r3, #2
 8001310:	4413      	add	r3, r2
 8001312:	460a      	mov	r2, r1
 8001314:	715a      	strb	r2, [r3, #5]
	ws_config.LED_Data[LEDnum][2] = Red;
 8001316:	68bb      	ldr	r3, [r7, #8]
 8001318:	b2d9      	uxtb	r1, r3
 800131a:	4a09      	ldr	r2, [pc, #36]	; (8001340 <Set_LED+0x58>)
 800131c:	68fb      	ldr	r3, [r7, #12]
 800131e:	009b      	lsls	r3, r3, #2
 8001320:	4413      	add	r3, r2
 8001322:	460a      	mov	r2, r1
 8001324:	719a      	strb	r2, [r3, #6]
	ws_config.LED_Data[LEDnum][3] = Blue;
 8001326:	683b      	ldr	r3, [r7, #0]
 8001328:	b2d9      	uxtb	r1, r3
 800132a:	4a05      	ldr	r2, [pc, #20]	; (8001340 <Set_LED+0x58>)
 800132c:	68fb      	ldr	r3, [r7, #12]
 800132e:	009b      	lsls	r3, r3, #2
 8001330:	4413      	add	r3, r2
 8001332:	460a      	mov	r2, r1
 8001334:	71da      	strb	r2, [r3, #7]
}
 8001336:	bf00      	nop
 8001338:	3714      	adds	r7, #20
 800133a:	46bd      	mov	sp, r7
 800133c:	bc80      	pop	{r7}
 800133e:	4770      	bx	lr
 8001340:	200000e0 	.word	0x200000e0

08001344 <WS2813_Send>:
#endif

}

void WS2813_Send ()
{
 8001344:	b580      	push	{r7, lr}
 8001346:	b086      	sub	sp, #24
 8001348:	af00      	add	r7, sp, #0
	uint32_t indx=0;
 800134a:	2300      	movs	r3, #0
 800134c:	617b      	str	r3, [r7, #20]
	uint32_t color;


	for (int i= 0; i<MAX_LED; i++)
 800134e:	2300      	movs	r3, #0
 8001350:	613b      	str	r3, [r7, #16]
 8001352:	e03d      	b.n	80013d0 <WS2813_Send+0x8c>
	{
#if USE_BRIGHTNESS
		color = ((ws_config.LED_Mod[i][1]<<16) | (ws_config.LED_Mod[i][2]<<8) | (ws_config.LED_Mod[i][3]));
 8001354:	4a34      	ldr	r2, [pc, #208]	; (8001428 <WS2813_Send+0xe4>)
 8001356:	693b      	ldr	r3, [r7, #16]
 8001358:	009b      	lsls	r3, r3, #2
 800135a:	4413      	add	r3, r2
 800135c:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8001360:	041a      	lsls	r2, r3, #16
 8001362:	4931      	ldr	r1, [pc, #196]	; (8001428 <WS2813_Send+0xe4>)
 8001364:	693b      	ldr	r3, [r7, #16]
 8001366:	009b      	lsls	r3, r3, #2
 8001368:	440b      	add	r3, r1
 800136a:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
 800136e:	021b      	lsls	r3, r3, #8
 8001370:	431a      	orrs	r2, r3
 8001372:	492d      	ldr	r1, [pc, #180]	; (8001428 <WS2813_Send+0xe4>)
 8001374:	693b      	ldr	r3, [r7, #16]
 8001376:	009b      	lsls	r3, r3, #2
 8001378:	440b      	add	r3, r1
 800137a:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800137e:	4313      	orrs	r3, r2
 8001380:	607b      	str	r3, [r7, #4]
#else
		color = ((ws_config.LED_Data[i][1]<<16) | (ws_config.LED_Data[i][2]<<8) | (ws_config.LED_Data[i][3]));
#endif

		for (int i=23; i>=0; i--)
 8001382:	2317      	movs	r3, #23
 8001384:	60fb      	str	r3, [r7, #12]
 8001386:	e01d      	b.n	80013c4 <WS2813_Send+0x80>
		{
			if (color&(1<<i))
 8001388:	2201      	movs	r2, #1
 800138a:	68fb      	ldr	r3, [r7, #12]
 800138c:	fa02 f303 	lsl.w	r3, r2, r3
 8001390:	461a      	mov	r2, r3
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	4013      	ands	r3, r2
 8001396:	2b00      	cmp	r3, #0
 8001398:	d007      	beq.n	80013aa <WS2813_Send+0x66>
			{
				ws_config.pwmData[indx] = 48;  // 75% of 64
 800139a:	4a23      	ldr	r2, [pc, #140]	; (8001428 <WS2813_Send+0xe4>)
 800139c:	697b      	ldr	r3, [r7, #20]
 800139e:	3328      	adds	r3, #40	; 0x28
 80013a0:	005b      	lsls	r3, r3, #1
 80013a2:	4413      	add	r3, r2
 80013a4:	2230      	movs	r2, #48	; 0x30
 80013a6:	809a      	strh	r2, [r3, #4]
 80013a8:	e006      	b.n	80013b8 <WS2813_Send+0x74>
			}

			else ws_config.pwmData[indx] = 20;  // ~30% of 64
 80013aa:	4a1f      	ldr	r2, [pc, #124]	; (8001428 <WS2813_Send+0xe4>)
 80013ac:	697b      	ldr	r3, [r7, #20]
 80013ae:	3328      	adds	r3, #40	; 0x28
 80013b0:	005b      	lsls	r3, r3, #1
 80013b2:	4413      	add	r3, r2
 80013b4:	2214      	movs	r2, #20
 80013b6:	809a      	strh	r2, [r3, #4]

			indx++;
 80013b8:	697b      	ldr	r3, [r7, #20]
 80013ba:	3301      	adds	r3, #1
 80013bc:	617b      	str	r3, [r7, #20]
		for (int i=23; i>=0; i--)
 80013be:	68fb      	ldr	r3, [r7, #12]
 80013c0:	3b01      	subs	r3, #1
 80013c2:	60fb      	str	r3, [r7, #12]
 80013c4:	68fb      	ldr	r3, [r7, #12]
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	dade      	bge.n	8001388 <WS2813_Send+0x44>
	for (int i= 0; i<MAX_LED; i++)
 80013ca:	693b      	ldr	r3, [r7, #16]
 80013cc:	3301      	adds	r3, #1
 80013ce:	613b      	str	r3, [r7, #16]
 80013d0:	693b      	ldr	r3, [r7, #16]
 80013d2:	2b09      	cmp	r3, #9
 80013d4:	ddbe      	ble.n	8001354 <WS2813_Send+0x10>
		}

	}

	//May need to be changed
	for (int i=0; i<50; i++)
 80013d6:	2300      	movs	r3, #0
 80013d8:	60bb      	str	r3, [r7, #8]
 80013da:	e00c      	b.n	80013f6 <WS2813_Send+0xb2>
	{
		ws_config.pwmData[indx] = 0;
 80013dc:	4a12      	ldr	r2, [pc, #72]	; (8001428 <WS2813_Send+0xe4>)
 80013de:	697b      	ldr	r3, [r7, #20]
 80013e0:	3328      	adds	r3, #40	; 0x28
 80013e2:	005b      	lsls	r3, r3, #1
 80013e4:	4413      	add	r3, r2
 80013e6:	2200      	movs	r2, #0
 80013e8:	809a      	strh	r2, [r3, #4]
		indx++;
 80013ea:	697b      	ldr	r3, [r7, #20]
 80013ec:	3301      	adds	r3, #1
 80013ee:	617b      	str	r3, [r7, #20]
	for (int i=0; i<50; i++)
 80013f0:	68bb      	ldr	r3, [r7, #8]
 80013f2:	3301      	adds	r3, #1
 80013f4:	60bb      	str	r3, [r7, #8]
 80013f6:	68bb      	ldr	r3, [r7, #8]
 80013f8:	2b31      	cmp	r3, #49	; 0x31
 80013fa:	ddef      	ble.n	80013dc <WS2813_Send+0x98>
	}

	HAL_TIM_PWM_Start_DMA(ws_config.timer, TIM_CHANNEL_2, (uint32_t *)ws_config.pwmData, indx);
 80013fc:	4b0a      	ldr	r3, [pc, #40]	; (8001428 <WS2813_Send+0xe4>)
 80013fe:	6818      	ldr	r0, [r3, #0]
 8001400:	697b      	ldr	r3, [r7, #20]
 8001402:	b29b      	uxth	r3, r3
 8001404:	4a09      	ldr	r2, [pc, #36]	; (800142c <WS2813_Send+0xe8>)
 8001406:	2104      	movs	r1, #4
 8001408:	f002 ffce 	bl	80043a8 <HAL_TIM_PWM_Start_DMA>
	while (!ws_config.datasentflag){};
 800140c:	bf00      	nop
 800140e:	4b06      	ldr	r3, [pc, #24]	; (8001428 <WS2813_Send+0xe4>)
 8001410:	f893 3298 	ldrb.w	r3, [r3, #664]	; 0x298
 8001414:	2b00      	cmp	r3, #0
 8001416:	d0fa      	beq.n	800140e <WS2813_Send+0xca>
	ws_config.datasentflag = 0;
 8001418:	4b03      	ldr	r3, [pc, #12]	; (8001428 <WS2813_Send+0xe4>)
 800141a:	2200      	movs	r2, #0
 800141c:	f883 2298 	strb.w	r2, [r3, #664]	; 0x298
}
 8001420:	bf00      	nop
 8001422:	3718      	adds	r7, #24
 8001424:	46bd      	mov	sp, r7
 8001426:	bd80      	pop	{r7, pc}
 8001428:	200000e0 	.word	0x200000e0
 800142c:	20000134 	.word	0x20000134

08001430 <Color_To_RGB>:

void Color_To_RGB(struct RGB* rgb, enum COLOR color)
{
 8001430:	b480      	push	{r7}
 8001432:	b083      	sub	sp, #12
 8001434:	af00      	add	r7, sp, #0
 8001436:	6078      	str	r0, [r7, #4]
 8001438:	460b      	mov	r3, r1
 800143a:	70fb      	strb	r3, [r7, #3]
	if(color == GREEN) {
 800143c:	78fb      	ldrb	r3, [r7, #3]
 800143e:	2b00      	cmp	r3, #0
 8001440:	d108      	bne.n	8001454 <Color_To_RGB+0x24>
		rgb->r = 0;
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	2200      	movs	r2, #0
 8001446:	701a      	strb	r2, [r3, #0]
		rgb->g = 255;
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	22ff      	movs	r2, #255	; 0xff
 800144c:	705a      	strb	r2, [r3, #1]
		rgb->b = 20;
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	2214      	movs	r2, #20
 8001452:	709a      	strb	r2, [r3, #2]
	}

	if(color == YELLOW) {
 8001454:	78fb      	ldrb	r3, [r7, #3]
 8001456:	2b01      	cmp	r3, #1
 8001458:	d108      	bne.n	800146c <Color_To_RGB+0x3c>
		rgb->r = 255;
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	22ff      	movs	r2, #255	; 0xff
 800145e:	701a      	strb	r2, [r3, #0]
		rgb->g = 255;
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	22ff      	movs	r2, #255	; 0xff
 8001464:	705a      	strb	r2, [r3, #1]
		rgb->b = 0;
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	2200      	movs	r2, #0
 800146a:	709a      	strb	r2, [r3, #2]
	}

	if(color == RED) {
 800146c:	78fb      	ldrb	r3, [r7, #3]
 800146e:	2b02      	cmp	r3, #2
 8001470:	d108      	bne.n	8001484 <Color_To_RGB+0x54>
		rgb->r = 255;
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	22ff      	movs	r2, #255	; 0xff
 8001476:	701a      	strb	r2, [r3, #0]
		rgb->g = 0;
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	2200      	movs	r2, #0
 800147c:	705a      	strb	r2, [r3, #1]
		rgb->b = 0;
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	2200      	movs	r2, #0
 8001482:	709a      	strb	r2, [r3, #2]
	}

	if(color == PURPLE) {
 8001484:	78fb      	ldrb	r3, [r7, #3]
 8001486:	2b03      	cmp	r3, #3
 8001488:	d108      	bne.n	800149c <Color_To_RGB+0x6c>
		rgb->r = 255;
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	22ff      	movs	r2, #255	; 0xff
 800148e:	701a      	strb	r2, [r3, #0]
		rgb->g = 0;
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	2200      	movs	r2, #0
 8001494:	705a      	strb	r2, [r3, #1]
		rgb->b = 255;
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	22ff      	movs	r2, #255	; 0xff
 800149a:	709a      	strb	r2, [r3, #2]
	}

	if(color == SKYBLUE) {
 800149c:	78fb      	ldrb	r3, [r7, #3]
 800149e:	2b04      	cmp	r3, #4
 80014a0:	d108      	bne.n	80014b4 <Color_To_RGB+0x84>
		rgb->r = 0;
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	2200      	movs	r2, #0
 80014a6:	701a      	strb	r2, [r3, #0]
		rgb->g = 255;
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	22ff      	movs	r2, #255	; 0xff
 80014ac:	705a      	strb	r2, [r3, #1]
		rgb->b = 200;
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	22c8      	movs	r2, #200	; 0xc8
 80014b2:	709a      	strb	r2, [r3, #2]
	}

	if(color == CLEAR) {
 80014b4:	78fb      	ldrb	r3, [r7, #3]
 80014b6:	2b05      	cmp	r3, #5
 80014b8:	d108      	bne.n	80014cc <Color_To_RGB+0x9c>
		rgb->r = 0;
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	2200      	movs	r2, #0
 80014be:	701a      	strb	r2, [r3, #0]
		rgb->g = 0;
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	2200      	movs	r2, #0
 80014c4:	705a      	strb	r2, [r3, #1]
		rgb->b = 0;
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	2200      	movs	r2, #0
 80014ca:	709a      	strb	r2, [r3, #2]
	}
}
 80014cc:	bf00      	nop
 80014ce:	370c      	adds	r7, #12
 80014d0:	46bd      	mov	sp, r7
 80014d2:	bc80      	pop	{r7}
 80014d4:	4770      	bx	lr

080014d6 <Set_LED_From_RGB>:

void Set_LED_From_RGB(int LEDnum, struct RGB* rgb)
{
 80014d6:	b580      	push	{r7, lr}
 80014d8:	b082      	sub	sp, #8
 80014da:	af00      	add	r7, sp, #0
 80014dc:	6078      	str	r0, [r7, #4]
 80014de:	6039      	str	r1, [r7, #0]
	Set_LED(LEDnum, rgb->r, rgb->g, rgb->b);
 80014e0:	683b      	ldr	r3, [r7, #0]
 80014e2:	781b      	ldrb	r3, [r3, #0]
 80014e4:	4619      	mov	r1, r3
 80014e6:	683b      	ldr	r3, [r7, #0]
 80014e8:	785b      	ldrb	r3, [r3, #1]
 80014ea:	461a      	mov	r2, r3
 80014ec:	683b      	ldr	r3, [r7, #0]
 80014ee:	789b      	ldrb	r3, [r3, #2]
 80014f0:	6878      	ldr	r0, [r7, #4]
 80014f2:	f7ff fef9 	bl	80012e8 <Set_LED>
}
 80014f6:	bf00      	nop
 80014f8:	3708      	adds	r7, #8
 80014fa:	46bd      	mov	sp, r7
 80014fc:	bd80      	pop	{r7, pc}

080014fe <Set_LED_From_Color_Name>:

void Set_LED_From_Color_Name(int LEDnum, enum COLOR color)
{
 80014fe:	b580      	push	{r7, lr}
 8001500:	b084      	sub	sp, #16
 8001502:	af00      	add	r7, sp, #0
 8001504:	6078      	str	r0, [r7, #4]
 8001506:	460b      	mov	r3, r1
 8001508:	70fb      	strb	r3, [r7, #3]
	struct RGB rgb;
	Color_To_RGB(&rgb, color);
 800150a:	78fa      	ldrb	r2, [r7, #3]
 800150c:	f107 030c 	add.w	r3, r7, #12
 8001510:	4611      	mov	r1, r2
 8001512:	4618      	mov	r0, r3
 8001514:	f7ff ff8c 	bl	8001430 <Color_To_RGB>
	Set_LED_From_RGB(LEDnum, &rgb);
 8001518:	f107 030c 	add.w	r3, r7, #12
 800151c:	4619      	mov	r1, r3
 800151e:	6878      	ldr	r0, [r7, #4]
 8001520:	f7ff ffd9 	bl	80014d6 <Set_LED_From_RGB>
}
 8001524:	bf00      	nop
 8001526:	3710      	adds	r7, #16
 8001528:	46bd      	mov	sp, r7
 800152a:	bd80      	pop	{r7, pc}

0800152c <HAL_TIM_PWM_PulseFinishedCallback>:

void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800152c:	b580      	push	{r7, lr}
 800152e:	b082      	sub	sp, #8
 8001530:	af00      	add	r7, sp, #0
 8001532:	6078      	str	r0, [r7, #4]
	HAL_TIM_PWM_Stop_DMA(ws_config.timer, TIM_CHANNEL_2);
 8001534:	4b06      	ldr	r3, [pc, #24]	; (8001550 <HAL_TIM_PWM_PulseFinishedCallback+0x24>)
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	2104      	movs	r1, #4
 800153a:	4618      	mov	r0, r3
 800153c:	f003 f8d6 	bl	80046ec <HAL_TIM_PWM_Stop_DMA>
	ws_config.datasentflag=1;
 8001540:	4b03      	ldr	r3, [pc, #12]	; (8001550 <HAL_TIM_PWM_PulseFinishedCallback+0x24>)
 8001542:	2201      	movs	r2, #1
 8001544:	f883 2298 	strb.w	r2, [r3, #664]	; 0x298
}
 8001548:	bf00      	nop
 800154a:	3708      	adds	r7, #8
 800154c:	46bd      	mov	sp, r7
 800154e:	bd80      	pop	{r7, pc}
 8001550:	200000e0 	.word	0x200000e0

08001554 <Clear_All_LED>:

void Clear_All_LED()
{
 8001554:	b580      	push	{r7, lr}
 8001556:	b082      	sub	sp, #8
 8001558:	af00      	add	r7, sp, #0
	for(uint8_t i = 0; i < MAX_LED; i++)
 800155a:	2300      	movs	r3, #0
 800155c:	71fb      	strb	r3, [r7, #7]
 800155e:	e007      	b.n	8001570 <Clear_All_LED+0x1c>
	{
		Set_LED_From_Color_Name(i, CLEAR);
 8001560:	79fb      	ldrb	r3, [r7, #7]
 8001562:	2105      	movs	r1, #5
 8001564:	4618      	mov	r0, r3
 8001566:	f7ff ffca 	bl	80014fe <Set_LED_From_Color_Name>
	for(uint8_t i = 0; i < MAX_LED; i++)
 800156a:	79fb      	ldrb	r3, [r7, #7]
 800156c:	3301      	adds	r3, #1
 800156e:	71fb      	strb	r3, [r7, #7]
 8001570:	79fb      	ldrb	r3, [r7, #7]
 8001572:	2b09      	cmp	r3, #9
 8001574:	d9f4      	bls.n	8001560 <Clear_All_LED+0xc>
	}
}
 8001576:	bf00      	nop
 8001578:	bf00      	nop
 800157a:	3708      	adds	r7, #8
 800157c:	46bd      	mov	sp, r7
 800157e:	bd80      	pop	{r7, pc}

08001580 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001580:	b590      	push	{r4, r7, lr}
 8001582:	b087      	sub	sp, #28
 8001584:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001586:	f000 fb4d 	bl	8001c24 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800158a:	f000 f857 	bl	800163c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800158e:	f000 f9b3 	bl	80018f8 <MX_GPIO_Init>
  MX_DMA_Init();
 8001592:	f000 f993 	bl	80018bc <MX_DMA_Init>
  MX_I2C1_Init();
 8001596:	f000 f893 	bl	80016c0 <MX_I2C1_Init>
  MX_TIM2_Init();
 800159a:	f000 f90f 	bl	80017bc <MX_TIM2_Init>
  MX_TIM1_Init();
 800159e:	f000 f8bd 	bl	800171c <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */

	Strip_Set_Timer(&htim2);
 80015a2:	4823      	ldr	r0, [pc, #140]	; (8001630 <main+0xb0>)
 80015a4:	f7ff fe56 	bl	8001254 <Strip_Set_Timer>
	Strip_Clear();
 80015a8:	f7ff fe83 	bl	80012b2 <Strip_Clear>

	HAL_Delay(1000);
 80015ac:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80015b0:	f000 fb9a 	bl	8001ce8 <HAL_Delay>
	uint8_t bmp_startup_result = BMP_Init(&hi2c1, 0x47);
 80015b4:	2147      	movs	r1, #71	; 0x47
 80015b6:	481f      	ldr	r0, [pc, #124]	; (8001634 <main+0xb4>)
 80015b8:	f7ff fa56 	bl	8000a68 <BMP_Init>
 80015bc:	4603      	mov	r3, r0
 80015be:	75fb      	strb	r3, [r7, #23]
	uint8_t bmp_status = BMP_Get_Device_Status();
 80015c0:	f7ff fb3c 	bl	8000c3c <BMP_Get_Device_Status>
 80015c4:	4603      	mov	r3, r0
 80015c6:	75bb      	strb	r3, [r7, #22]
	enum BMP_Power_Mode bmp_mode = BMP_Get_Mode();
 80015c8:	f7ff fba9 	bl	8000d1e <BMP_Get_Mode>
 80015cc:	4603      	mov	r3, r0
 80015ce:	757b      	strb	r3, [r7, #21]
	uint32_t temp_c = 0;
 80015d0:	2300      	movs	r3, #0
 80015d2:	607b      	str	r3, [r7, #4]
	uint32_t ref_pressure = 0;
 80015d4:	2300      	movs	r3, #0
 80015d6:	603b      	str	r3, [r7, #0]
	BMP_Read_Data(&temp_c, &ref_pressure);
 80015d8:	463a      	mov	r2, r7
 80015da:	1d3b      	adds	r3, r7, #4
 80015dc:	4611      	mov	r1, r2
 80015de:	4618      	mov	r0, r3
 80015e0:	f7ff fb5a 	bl	8000c98 <BMP_Read_Data>
	double alt = 0.0;
 80015e4:	f04f 0200 	mov.w	r2, #0
 80015e8:	f04f 0300 	mov.w	r3, #0
 80015ec:	e9c7 2302 	strd	r2, r3, [r7, #8]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	alt = BMP_Get_RelAlt_Ft(ref_pressure);
 80015f0:	683b      	ldr	r3, [r7, #0]
 80015f2:	4618      	mov	r0, r3
 80015f4:	f7ff fbbc 	bl	8000d70 <BMP_Get_RelAlt_Ft>
 80015f8:	e9c7 0102 	strd	r0, r1, [r7, #8]
	StateController_updateState(alt);
 80015fc:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001600:	f7ff fa12 	bl	8000a28 <__aeabi_d2uiz>
 8001604:	4603      	mov	r3, r0
 8001606:	b29b      	uxth	r3, r3
 8001608:	4618      	mov	r0, r3
 800160a:	f7ff fc65 	bl	8000ed8 <StateController_updateState>
	ColorAlti_displayLeds(StateController_currentState, alt);
 800160e:	4b0a      	ldr	r3, [pc, #40]	; (8001638 <main+0xb8>)
 8001610:	781c      	ldrb	r4, [r3, #0]
 8001612:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001616:	f7ff fa07 	bl	8000a28 <__aeabi_d2uiz>
 800161a:	4603      	mov	r3, r0
 800161c:	b29b      	uxth	r3, r3
 800161e:	4619      	mov	r1, r3
 8001620:	4620      	mov	r0, r4
 8001622:	f7ff fc1b 	bl	8000e5c <ColorAlti_displayLeds>
	HAL_Delay(100); //10hz
 8001626:	2064      	movs	r0, #100	; 0x64
 8001628:	f000 fb5e 	bl	8001ce8 <HAL_Delay>
	alt = BMP_Get_RelAlt_Ft(ref_pressure);
 800162c:	e7e0      	b.n	80015f0 <main+0x70>
 800162e:	bf00      	nop
 8001630:	20000418 	.word	0x20000418
 8001634:	2000037c 	.word	0x2000037c
 8001638:	200000b4 	.word	0x200000b4

0800163c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800163c:	b580      	push	{r7, lr}
 800163e:	b090      	sub	sp, #64	; 0x40
 8001640:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001642:	f107 0318 	add.w	r3, r7, #24
 8001646:	2228      	movs	r2, #40	; 0x28
 8001648:	2100      	movs	r1, #0
 800164a:	4618      	mov	r0, r3
 800164c:	f003 feac 	bl	80053a8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001650:	1d3b      	adds	r3, r7, #4
 8001652:	2200      	movs	r2, #0
 8001654:	601a      	str	r2, [r3, #0]
 8001656:	605a      	str	r2, [r3, #4]
 8001658:	609a      	str	r2, [r3, #8]
 800165a:	60da      	str	r2, [r3, #12]
 800165c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800165e:	2302      	movs	r3, #2
 8001660:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001662:	2301      	movs	r3, #1
 8001664:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001666:	2310      	movs	r3, #16
 8001668:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800166a:	2302      	movs	r3, #2
 800166c:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 800166e:	2300      	movs	r3, #0
 8001670:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8001672:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 8001676:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001678:	f107 0318 	add.w	r3, r7, #24
 800167c:	4618      	mov	r0, r3
 800167e:	f002 f9ef 	bl	8003a60 <HAL_RCC_OscConfig>
 8001682:	4603      	mov	r3, r0
 8001684:	2b00      	cmp	r3, #0
 8001686:	d001      	beq.n	800168c <SystemClock_Config+0x50>
  {
    Error_Handler();
 8001688:	f000 f976 	bl	8001978 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800168c:	230f      	movs	r3, #15
 800168e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001690:	2302      	movs	r3, #2
 8001692:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001694:	2300      	movs	r3, #0
 8001696:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001698:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800169c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800169e:	2300      	movs	r3, #0
 80016a0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80016a2:	1d3b      	adds	r3, r7, #4
 80016a4:	2102      	movs	r1, #2
 80016a6:	4618      	mov	r0, r3
 80016a8:	f002 fc5c 	bl	8003f64 <HAL_RCC_ClockConfig>
 80016ac:	4603      	mov	r3, r0
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d001      	beq.n	80016b6 <SystemClock_Config+0x7a>
  {
    Error_Handler();
 80016b2:	f000 f961 	bl	8001978 <Error_Handler>
  }
}
 80016b6:	bf00      	nop
 80016b8:	3740      	adds	r7, #64	; 0x40
 80016ba:	46bd      	mov	sp, r7
 80016bc:	bd80      	pop	{r7, pc}
	...

080016c0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80016c4:	4b12      	ldr	r3, [pc, #72]	; (8001710 <MX_I2C1_Init+0x50>)
 80016c6:	4a13      	ldr	r2, [pc, #76]	; (8001714 <MX_I2C1_Init+0x54>)
 80016c8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80016ca:	4b11      	ldr	r3, [pc, #68]	; (8001710 <MX_I2C1_Init+0x50>)
 80016cc:	4a12      	ldr	r2, [pc, #72]	; (8001718 <MX_I2C1_Init+0x58>)
 80016ce:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80016d0:	4b0f      	ldr	r3, [pc, #60]	; (8001710 <MX_I2C1_Init+0x50>)
 80016d2:	2200      	movs	r2, #0
 80016d4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80016d6:	4b0e      	ldr	r3, [pc, #56]	; (8001710 <MX_I2C1_Init+0x50>)
 80016d8:	2200      	movs	r2, #0
 80016da:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80016dc:	4b0c      	ldr	r3, [pc, #48]	; (8001710 <MX_I2C1_Init+0x50>)
 80016de:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80016e2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80016e4:	4b0a      	ldr	r3, [pc, #40]	; (8001710 <MX_I2C1_Init+0x50>)
 80016e6:	2200      	movs	r2, #0
 80016e8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80016ea:	4b09      	ldr	r3, [pc, #36]	; (8001710 <MX_I2C1_Init+0x50>)
 80016ec:	2200      	movs	r2, #0
 80016ee:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80016f0:	4b07      	ldr	r3, [pc, #28]	; (8001710 <MX_I2C1_Init+0x50>)
 80016f2:	2200      	movs	r2, #0
 80016f4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80016f6:	4b06      	ldr	r3, [pc, #24]	; (8001710 <MX_I2C1_Init+0x50>)
 80016f8:	2200      	movs	r2, #0
 80016fa:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80016fc:	4804      	ldr	r0, [pc, #16]	; (8001710 <MX_I2C1_Init+0x50>)
 80016fe:	f001 f827 	bl	8002750 <HAL_I2C_Init>
 8001702:	4603      	mov	r3, r0
 8001704:	2b00      	cmp	r3, #0
 8001706:	d001      	beq.n	800170c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001708:	f000 f936 	bl	8001978 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800170c:	bf00      	nop
 800170e:	bd80      	pop	{r7, pc}
 8001710:	2000037c 	.word	0x2000037c
 8001714:	40005400 	.word	0x40005400
 8001718:	000186a0 	.word	0x000186a0

0800171c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800171c:	b580      	push	{r7, lr}
 800171e:	b086      	sub	sp, #24
 8001720:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001722:	f107 0308 	add.w	r3, r7, #8
 8001726:	2200      	movs	r2, #0
 8001728:	601a      	str	r2, [r3, #0]
 800172a:	605a      	str	r2, [r3, #4]
 800172c:	609a      	str	r2, [r3, #8]
 800172e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001730:	463b      	mov	r3, r7
 8001732:	2200      	movs	r2, #0
 8001734:	601a      	str	r2, [r3, #0]
 8001736:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001738:	4b1e      	ldr	r3, [pc, #120]	; (80017b4 <MX_TIM1_Init+0x98>)
 800173a:	4a1f      	ldr	r2, [pc, #124]	; (80017b8 <MX_TIM1_Init+0x9c>)
 800173c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 4-1;
 800173e:	4b1d      	ldr	r3, [pc, #116]	; (80017b4 <MX_TIM1_Init+0x98>)
 8001740:	2203      	movs	r2, #3
 8001742:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001744:	4b1b      	ldr	r3, [pc, #108]	; (80017b4 <MX_TIM1_Init+0x98>)
 8001746:	2200      	movs	r2, #0
 8001748:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 800174a:	4b1a      	ldr	r3, [pc, #104]	; (80017b4 <MX_TIM1_Init+0x98>)
 800174c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001750:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001752:	4b18      	ldr	r3, [pc, #96]	; (80017b4 <MX_TIM1_Init+0x98>)
 8001754:	2200      	movs	r2, #0
 8001756:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001758:	4b16      	ldr	r3, [pc, #88]	; (80017b4 <MX_TIM1_Init+0x98>)
 800175a:	2200      	movs	r2, #0
 800175c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800175e:	4b15      	ldr	r3, [pc, #84]	; (80017b4 <MX_TIM1_Init+0x98>)
 8001760:	2200      	movs	r2, #0
 8001762:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001764:	4813      	ldr	r0, [pc, #76]	; (80017b4 <MX_TIM1_Init+0x98>)
 8001766:	f002 fd77 	bl	8004258 <HAL_TIM_Base_Init>
 800176a:	4603      	mov	r3, r0
 800176c:	2b00      	cmp	r3, #0
 800176e:	d001      	beq.n	8001774 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8001770:	f000 f902 	bl	8001978 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001774:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001778:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800177a:	f107 0308 	add.w	r3, r7, #8
 800177e:	4619      	mov	r1, r3
 8001780:	480c      	ldr	r0, [pc, #48]	; (80017b4 <MX_TIM1_Init+0x98>)
 8001782:	f003 f93b 	bl	80049fc <HAL_TIM_ConfigClockSource>
 8001786:	4603      	mov	r3, r0
 8001788:	2b00      	cmp	r3, #0
 800178a:	d001      	beq.n	8001790 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 800178c:	f000 f8f4 	bl	8001978 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001790:	2300      	movs	r3, #0
 8001792:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001794:	2300      	movs	r3, #0
 8001796:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001798:	463b      	mov	r3, r7
 800179a:	4619      	mov	r1, r3
 800179c:	4805      	ldr	r0, [pc, #20]	; (80017b4 <MX_TIM1_Init+0x98>)
 800179e:	f003 fd7b 	bl	8005298 <HAL_TIMEx_MasterConfigSynchronization>
 80017a2:	4603      	mov	r3, r0
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d001      	beq.n	80017ac <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 80017a8:	f000 f8e6 	bl	8001978 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80017ac:	bf00      	nop
 80017ae:	3718      	adds	r7, #24
 80017b0:	46bd      	mov	sp, r7
 80017b2:	bd80      	pop	{r7, pc}
 80017b4:	200003d0 	.word	0x200003d0
 80017b8:	40012c00 	.word	0x40012c00

080017bc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80017bc:	b580      	push	{r7, lr}
 80017be:	b08e      	sub	sp, #56	; 0x38
 80017c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80017c2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80017c6:	2200      	movs	r2, #0
 80017c8:	601a      	str	r2, [r3, #0]
 80017ca:	605a      	str	r2, [r3, #4]
 80017cc:	609a      	str	r2, [r3, #8]
 80017ce:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80017d0:	f107 0320 	add.w	r3, r7, #32
 80017d4:	2200      	movs	r2, #0
 80017d6:	601a      	str	r2, [r3, #0]
 80017d8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80017da:	1d3b      	adds	r3, r7, #4
 80017dc:	2200      	movs	r2, #0
 80017de:	601a      	str	r2, [r3, #0]
 80017e0:	605a      	str	r2, [r3, #4]
 80017e2:	609a      	str	r2, [r3, #8]
 80017e4:	60da      	str	r2, [r3, #12]
 80017e6:	611a      	str	r2, [r3, #16]
 80017e8:	615a      	str	r2, [r3, #20]
 80017ea:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80017ec:	4b32      	ldr	r3, [pc, #200]	; (80018b8 <MX_TIM2_Init+0xfc>)
 80017ee:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80017f2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80017f4:	4b30      	ldr	r3, [pc, #192]	; (80018b8 <MX_TIM2_Init+0xfc>)
 80017f6:	2200      	movs	r2, #0
 80017f8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017fa:	4b2f      	ldr	r3, [pc, #188]	; (80018b8 <MX_TIM2_Init+0xfc>)
 80017fc:	2200      	movs	r2, #0
 80017fe:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 64-1;
 8001800:	4b2d      	ldr	r3, [pc, #180]	; (80018b8 <MX_TIM2_Init+0xfc>)
 8001802:	223f      	movs	r2, #63	; 0x3f
 8001804:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001806:	4b2c      	ldr	r3, [pc, #176]	; (80018b8 <MX_TIM2_Init+0xfc>)
 8001808:	2200      	movs	r2, #0
 800180a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800180c:	4b2a      	ldr	r3, [pc, #168]	; (80018b8 <MX_TIM2_Init+0xfc>)
 800180e:	2200      	movs	r2, #0
 8001810:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001812:	4829      	ldr	r0, [pc, #164]	; (80018b8 <MX_TIM2_Init+0xfc>)
 8001814:	f002 fd20 	bl	8004258 <HAL_TIM_Base_Init>
 8001818:	4603      	mov	r3, r0
 800181a:	2b00      	cmp	r3, #0
 800181c:	d001      	beq.n	8001822 <MX_TIM2_Init+0x66>
  {
    Error_Handler();
 800181e:	f000 f8ab 	bl	8001978 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001822:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001826:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001828:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800182c:	4619      	mov	r1, r3
 800182e:	4822      	ldr	r0, [pc, #136]	; (80018b8 <MX_TIM2_Init+0xfc>)
 8001830:	f003 f8e4 	bl	80049fc <HAL_TIM_ConfigClockSource>
 8001834:	4603      	mov	r3, r0
 8001836:	2b00      	cmp	r3, #0
 8001838:	d001      	beq.n	800183e <MX_TIM2_Init+0x82>
  {
    Error_Handler();
 800183a:	f000 f89d 	bl	8001978 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800183e:	481e      	ldr	r0, [pc, #120]	; (80018b8 <MX_TIM2_Init+0xfc>)
 8001840:	f002 fd59 	bl	80042f6 <HAL_TIM_PWM_Init>
 8001844:	4603      	mov	r3, r0
 8001846:	2b00      	cmp	r3, #0
 8001848:	d001      	beq.n	800184e <MX_TIM2_Init+0x92>
  {
    Error_Handler();
 800184a:	f000 f895 	bl	8001978 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800184e:	2300      	movs	r3, #0
 8001850:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001852:	2300      	movs	r3, #0
 8001854:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001856:	f107 0320 	add.w	r3, r7, #32
 800185a:	4619      	mov	r1, r3
 800185c:	4816      	ldr	r0, [pc, #88]	; (80018b8 <MX_TIM2_Init+0xfc>)
 800185e:	f003 fd1b 	bl	8005298 <HAL_TIMEx_MasterConfigSynchronization>
 8001862:	4603      	mov	r3, r0
 8001864:	2b00      	cmp	r3, #0
 8001866:	d001      	beq.n	800186c <MX_TIM2_Init+0xb0>
  {
    Error_Handler();
 8001868:	f000 f886 	bl	8001978 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800186c:	2360      	movs	r3, #96	; 0x60
 800186e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001870:	2300      	movs	r3, #0
 8001872:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001874:	2300      	movs	r3, #0
 8001876:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001878:	2300      	movs	r3, #0
 800187a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800187c:	1d3b      	adds	r3, r7, #4
 800187e:	2200      	movs	r2, #0
 8001880:	4619      	mov	r1, r3
 8001882:	480d      	ldr	r0, [pc, #52]	; (80018b8 <MX_TIM2_Init+0xfc>)
 8001884:	f002 fff8 	bl	8004878 <HAL_TIM_PWM_ConfigChannel>
 8001888:	4603      	mov	r3, r0
 800188a:	2b00      	cmp	r3, #0
 800188c:	d001      	beq.n	8001892 <MX_TIM2_Init+0xd6>
  {
    Error_Handler();
 800188e:	f000 f873 	bl	8001978 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001892:	1d3b      	adds	r3, r7, #4
 8001894:	2204      	movs	r2, #4
 8001896:	4619      	mov	r1, r3
 8001898:	4807      	ldr	r0, [pc, #28]	; (80018b8 <MX_TIM2_Init+0xfc>)
 800189a:	f002 ffed 	bl	8004878 <HAL_TIM_PWM_ConfigChannel>
 800189e:	4603      	mov	r3, r0
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d001      	beq.n	80018a8 <MX_TIM2_Init+0xec>
  {
    Error_Handler();
 80018a4:	f000 f868 	bl	8001978 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80018a8:	4803      	ldr	r0, [pc, #12]	; (80018b8 <MX_TIM2_Init+0xfc>)
 80018aa:	f000 f92d 	bl	8001b08 <HAL_TIM_MspPostInit>

}
 80018ae:	bf00      	nop
 80018b0:	3738      	adds	r7, #56	; 0x38
 80018b2:	46bd      	mov	sp, r7
 80018b4:	bd80      	pop	{r7, pc}
 80018b6:	bf00      	nop
 80018b8:	20000418 	.word	0x20000418

080018bc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80018bc:	b580      	push	{r7, lr}
 80018be:	b082      	sub	sp, #8
 80018c0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80018c2:	4b0c      	ldr	r3, [pc, #48]	; (80018f4 <MX_DMA_Init+0x38>)
 80018c4:	695b      	ldr	r3, [r3, #20]
 80018c6:	4a0b      	ldr	r2, [pc, #44]	; (80018f4 <MX_DMA_Init+0x38>)
 80018c8:	f043 0301 	orr.w	r3, r3, #1
 80018cc:	6153      	str	r3, [r2, #20]
 80018ce:	4b09      	ldr	r3, [pc, #36]	; (80018f4 <MX_DMA_Init+0x38>)
 80018d0:	695b      	ldr	r3, [r3, #20]
 80018d2:	f003 0301 	and.w	r3, r3, #1
 80018d6:	607b      	str	r3, [r7, #4]
 80018d8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 0, 0);
 80018da:	2200      	movs	r2, #0
 80018dc:	2100      	movs	r1, #0
 80018de:	2011      	movs	r0, #17
 80018e0:	f000 fafd 	bl	8001ede <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 80018e4:	2011      	movs	r0, #17
 80018e6:	f000 fb16 	bl	8001f16 <HAL_NVIC_EnableIRQ>

}
 80018ea:	bf00      	nop
 80018ec:	3708      	adds	r7, #8
 80018ee:	46bd      	mov	sp, r7
 80018f0:	bd80      	pop	{r7, pc}
 80018f2:	bf00      	nop
 80018f4:	40021000 	.word	0x40021000

080018f8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	b086      	sub	sp, #24
 80018fc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018fe:	f107 0308 	add.w	r3, r7, #8
 8001902:	2200      	movs	r2, #0
 8001904:	601a      	str	r2, [r3, #0]
 8001906:	605a      	str	r2, [r3, #4]
 8001908:	609a      	str	r2, [r3, #8]
 800190a:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800190c:	4b18      	ldr	r3, [pc, #96]	; (8001970 <MX_GPIO_Init+0x78>)
 800190e:	699b      	ldr	r3, [r3, #24]
 8001910:	4a17      	ldr	r2, [pc, #92]	; (8001970 <MX_GPIO_Init+0x78>)
 8001912:	f043 0304 	orr.w	r3, r3, #4
 8001916:	6193      	str	r3, [r2, #24]
 8001918:	4b15      	ldr	r3, [pc, #84]	; (8001970 <MX_GPIO_Init+0x78>)
 800191a:	699b      	ldr	r3, [r3, #24]
 800191c:	f003 0304 	and.w	r3, r3, #4
 8001920:	607b      	str	r3, [r7, #4]
 8001922:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001924:	4b12      	ldr	r3, [pc, #72]	; (8001970 <MX_GPIO_Init+0x78>)
 8001926:	699b      	ldr	r3, [r3, #24]
 8001928:	4a11      	ldr	r2, [pc, #68]	; (8001970 <MX_GPIO_Init+0x78>)
 800192a:	f043 0308 	orr.w	r3, r3, #8
 800192e:	6193      	str	r3, [r2, #24]
 8001930:	4b0f      	ldr	r3, [pc, #60]	; (8001970 <MX_GPIO_Init+0x78>)
 8001932:	699b      	ldr	r3, [r3, #24]
 8001934:	f003 0308 	and.w	r3, r3, #8
 8001938:	603b      	str	r3, [r7, #0]
 800193a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
 800193c:	2200      	movs	r2, #0
 800193e:	f44f 4173 	mov.w	r1, #62208	; 0xf300
 8001942:	480c      	ldr	r0, [pc, #48]	; (8001974 <MX_GPIO_Init+0x7c>)
 8001944:	f000 feec 	bl	8002720 <HAL_GPIO_WritePin>
                          |GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);

  /*Configure GPIO pins : PB12 PB13 PB14 PB15
                           PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
 8001948:	f44f 4373 	mov.w	r3, #62208	; 0xf300
 800194c:	60bb      	str	r3, [r7, #8]
                          |GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800194e:	2301      	movs	r3, #1
 8001950:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001952:	2300      	movs	r3, #0
 8001954:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001956:	2302      	movs	r3, #2
 8001958:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800195a:	f107 0308 	add.w	r3, r7, #8
 800195e:	4619      	mov	r1, r3
 8001960:	4804      	ldr	r0, [pc, #16]	; (8001974 <MX_GPIO_Init+0x7c>)
 8001962:	f000 fd59 	bl	8002418 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001966:	bf00      	nop
 8001968:	3718      	adds	r7, #24
 800196a:	46bd      	mov	sp, r7
 800196c:	bd80      	pop	{r7, pc}
 800196e:	bf00      	nop
 8001970:	40021000 	.word	0x40021000
 8001974:	40010c00 	.word	0x40010c00

08001978 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001978:	b480      	push	{r7}
 800197a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800197c:	b672      	cpsid	i
}
 800197e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001980:	e7fe      	b.n	8001980 <Error_Handler+0x8>
	...

08001984 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001984:	b480      	push	{r7}
 8001986:	b083      	sub	sp, #12
 8001988:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800198a:	4b0e      	ldr	r3, [pc, #56]	; (80019c4 <HAL_MspInit+0x40>)
 800198c:	699b      	ldr	r3, [r3, #24]
 800198e:	4a0d      	ldr	r2, [pc, #52]	; (80019c4 <HAL_MspInit+0x40>)
 8001990:	f043 0301 	orr.w	r3, r3, #1
 8001994:	6193      	str	r3, [r2, #24]
 8001996:	4b0b      	ldr	r3, [pc, #44]	; (80019c4 <HAL_MspInit+0x40>)
 8001998:	699b      	ldr	r3, [r3, #24]
 800199a:	f003 0301 	and.w	r3, r3, #1
 800199e:	607b      	str	r3, [r7, #4]
 80019a0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80019a2:	4b08      	ldr	r3, [pc, #32]	; (80019c4 <HAL_MspInit+0x40>)
 80019a4:	69db      	ldr	r3, [r3, #28]
 80019a6:	4a07      	ldr	r2, [pc, #28]	; (80019c4 <HAL_MspInit+0x40>)
 80019a8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80019ac:	61d3      	str	r3, [r2, #28]
 80019ae:	4b05      	ldr	r3, [pc, #20]	; (80019c4 <HAL_MspInit+0x40>)
 80019b0:	69db      	ldr	r3, [r3, #28]
 80019b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019b6:	603b      	str	r3, [r7, #0]
 80019b8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80019ba:	bf00      	nop
 80019bc:	370c      	adds	r7, #12
 80019be:	46bd      	mov	sp, r7
 80019c0:	bc80      	pop	{r7}
 80019c2:	4770      	bx	lr
 80019c4:	40021000 	.word	0x40021000

080019c8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80019c8:	b580      	push	{r7, lr}
 80019ca:	b088      	sub	sp, #32
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019d0:	f107 0310 	add.w	r3, r7, #16
 80019d4:	2200      	movs	r2, #0
 80019d6:	601a      	str	r2, [r3, #0]
 80019d8:	605a      	str	r2, [r3, #4]
 80019da:	609a      	str	r2, [r3, #8]
 80019dc:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	4a15      	ldr	r2, [pc, #84]	; (8001a38 <HAL_I2C_MspInit+0x70>)
 80019e4:	4293      	cmp	r3, r2
 80019e6:	d123      	bne.n	8001a30 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80019e8:	4b14      	ldr	r3, [pc, #80]	; (8001a3c <HAL_I2C_MspInit+0x74>)
 80019ea:	699b      	ldr	r3, [r3, #24]
 80019ec:	4a13      	ldr	r2, [pc, #76]	; (8001a3c <HAL_I2C_MspInit+0x74>)
 80019ee:	f043 0308 	orr.w	r3, r3, #8
 80019f2:	6193      	str	r3, [r2, #24]
 80019f4:	4b11      	ldr	r3, [pc, #68]	; (8001a3c <HAL_I2C_MspInit+0x74>)
 80019f6:	699b      	ldr	r3, [r3, #24]
 80019f8:	f003 0308 	and.w	r3, r3, #8
 80019fc:	60fb      	str	r3, [r7, #12]
 80019fe:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001a00:	23c0      	movs	r3, #192	; 0xc0
 8001a02:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001a04:	2312      	movs	r3, #18
 8001a06:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001a08:	2303      	movs	r3, #3
 8001a0a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a0c:	f107 0310 	add.w	r3, r7, #16
 8001a10:	4619      	mov	r1, r3
 8001a12:	480b      	ldr	r0, [pc, #44]	; (8001a40 <HAL_I2C_MspInit+0x78>)
 8001a14:	f000 fd00 	bl	8002418 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001a18:	4b08      	ldr	r3, [pc, #32]	; (8001a3c <HAL_I2C_MspInit+0x74>)
 8001a1a:	69db      	ldr	r3, [r3, #28]
 8001a1c:	4a07      	ldr	r2, [pc, #28]	; (8001a3c <HAL_I2C_MspInit+0x74>)
 8001a1e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001a22:	61d3      	str	r3, [r2, #28]
 8001a24:	4b05      	ldr	r3, [pc, #20]	; (8001a3c <HAL_I2C_MspInit+0x74>)
 8001a26:	69db      	ldr	r3, [r3, #28]
 8001a28:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001a2c:	60bb      	str	r3, [r7, #8]
 8001a2e:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001a30:	bf00      	nop
 8001a32:	3720      	adds	r7, #32
 8001a34:	46bd      	mov	sp, r7
 8001a36:	bd80      	pop	{r7, pc}
 8001a38:	40005400 	.word	0x40005400
 8001a3c:	40021000 	.word	0x40021000
 8001a40:	40010c00 	.word	0x40010c00

08001a44 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	b084      	sub	sp, #16
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	4a29      	ldr	r2, [pc, #164]	; (8001af8 <HAL_TIM_Base_MspInit+0xb4>)
 8001a52:	4293      	cmp	r3, r2
 8001a54:	d10c      	bne.n	8001a70 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001a56:	4b29      	ldr	r3, [pc, #164]	; (8001afc <HAL_TIM_Base_MspInit+0xb8>)
 8001a58:	699b      	ldr	r3, [r3, #24]
 8001a5a:	4a28      	ldr	r2, [pc, #160]	; (8001afc <HAL_TIM_Base_MspInit+0xb8>)
 8001a5c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001a60:	6193      	str	r3, [r2, #24]
 8001a62:	4b26      	ldr	r3, [pc, #152]	; (8001afc <HAL_TIM_Base_MspInit+0xb8>)
 8001a64:	699b      	ldr	r3, [r3, #24]
 8001a66:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001a6a:	60fb      	str	r3, [r7, #12]
 8001a6c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001a6e:	e03e      	b.n	8001aee <HAL_TIM_Base_MspInit+0xaa>
  else if(htim_base->Instance==TIM2)
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001a78:	d139      	bne.n	8001aee <HAL_TIM_Base_MspInit+0xaa>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001a7a:	4b20      	ldr	r3, [pc, #128]	; (8001afc <HAL_TIM_Base_MspInit+0xb8>)
 8001a7c:	69db      	ldr	r3, [r3, #28]
 8001a7e:	4a1f      	ldr	r2, [pc, #124]	; (8001afc <HAL_TIM_Base_MspInit+0xb8>)
 8001a80:	f043 0301 	orr.w	r3, r3, #1
 8001a84:	61d3      	str	r3, [r2, #28]
 8001a86:	4b1d      	ldr	r3, [pc, #116]	; (8001afc <HAL_TIM_Base_MspInit+0xb8>)
 8001a88:	69db      	ldr	r3, [r3, #28]
 8001a8a:	f003 0301 	and.w	r3, r3, #1
 8001a8e:	60bb      	str	r3, [r7, #8]
 8001a90:	68bb      	ldr	r3, [r7, #8]
    hdma_tim2_ch2_ch4.Instance = DMA1_Channel7;
 8001a92:	4b1b      	ldr	r3, [pc, #108]	; (8001b00 <HAL_TIM_Base_MspInit+0xbc>)
 8001a94:	4a1b      	ldr	r2, [pc, #108]	; (8001b04 <HAL_TIM_Base_MspInit+0xc0>)
 8001a96:	601a      	str	r2, [r3, #0]
    hdma_tim2_ch2_ch4.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001a98:	4b19      	ldr	r3, [pc, #100]	; (8001b00 <HAL_TIM_Base_MspInit+0xbc>)
 8001a9a:	2210      	movs	r2, #16
 8001a9c:	605a      	str	r2, [r3, #4]
    hdma_tim2_ch2_ch4.Init.PeriphInc = DMA_PINC_DISABLE;
 8001a9e:	4b18      	ldr	r3, [pc, #96]	; (8001b00 <HAL_TIM_Base_MspInit+0xbc>)
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	609a      	str	r2, [r3, #8]
    hdma_tim2_ch2_ch4.Init.MemInc = DMA_MINC_ENABLE;
 8001aa4:	4b16      	ldr	r3, [pc, #88]	; (8001b00 <HAL_TIM_Base_MspInit+0xbc>)
 8001aa6:	2280      	movs	r2, #128	; 0x80
 8001aa8:	60da      	str	r2, [r3, #12]
    hdma_tim2_ch2_ch4.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001aaa:	4b15      	ldr	r3, [pc, #84]	; (8001b00 <HAL_TIM_Base_MspInit+0xbc>)
 8001aac:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001ab0:	611a      	str	r2, [r3, #16]
    hdma_tim2_ch2_ch4.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001ab2:	4b13      	ldr	r3, [pc, #76]	; (8001b00 <HAL_TIM_Base_MspInit+0xbc>)
 8001ab4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001ab8:	615a      	str	r2, [r3, #20]
    hdma_tim2_ch2_ch4.Init.Mode = DMA_NORMAL;
 8001aba:	4b11      	ldr	r3, [pc, #68]	; (8001b00 <HAL_TIM_Base_MspInit+0xbc>)
 8001abc:	2200      	movs	r2, #0
 8001abe:	619a      	str	r2, [r3, #24]
    hdma_tim2_ch2_ch4.Init.Priority = DMA_PRIORITY_LOW;
 8001ac0:	4b0f      	ldr	r3, [pc, #60]	; (8001b00 <HAL_TIM_Base_MspInit+0xbc>)
 8001ac2:	2200      	movs	r2, #0
 8001ac4:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_tim2_ch2_ch4) != HAL_OK)
 8001ac6:	480e      	ldr	r0, [pc, #56]	; (8001b00 <HAL_TIM_Base_MspInit+0xbc>)
 8001ac8:	f000 fa40 	bl	8001f4c <HAL_DMA_Init>
 8001acc:	4603      	mov	r3, r0
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d001      	beq.n	8001ad6 <HAL_TIM_Base_MspInit+0x92>
      Error_Handler();
 8001ad2:	f7ff ff51 	bl	8001978 <Error_Handler>
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC2],hdma_tim2_ch2_ch4);
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	4a09      	ldr	r2, [pc, #36]	; (8001b00 <HAL_TIM_Base_MspInit+0xbc>)
 8001ada:	629a      	str	r2, [r3, #40]	; 0x28
 8001adc:	4a08      	ldr	r2, [pc, #32]	; (8001b00 <HAL_TIM_Base_MspInit+0xbc>)
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	6253      	str	r3, [r2, #36]	; 0x24
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC4],hdma_tim2_ch2_ch4);
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	4a06      	ldr	r2, [pc, #24]	; (8001b00 <HAL_TIM_Base_MspInit+0xbc>)
 8001ae6:	631a      	str	r2, [r3, #48]	; 0x30
 8001ae8:	4a05      	ldr	r2, [pc, #20]	; (8001b00 <HAL_TIM_Base_MspInit+0xbc>)
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	6253      	str	r3, [r2, #36]	; 0x24
}
 8001aee:	bf00      	nop
 8001af0:	3710      	adds	r7, #16
 8001af2:	46bd      	mov	sp, r7
 8001af4:	bd80      	pop	{r7, pc}
 8001af6:	bf00      	nop
 8001af8:	40012c00 	.word	0x40012c00
 8001afc:	40021000 	.word	0x40021000
 8001b00:	20000460 	.word	0x20000460
 8001b04:	40020080 	.word	0x40020080

08001b08 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	b088      	sub	sp, #32
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b10:	f107 0310 	add.w	r3, r7, #16
 8001b14:	2200      	movs	r2, #0
 8001b16:	601a      	str	r2, [r3, #0]
 8001b18:	605a      	str	r2, [r3, #4]
 8001b1a:	609a      	str	r2, [r3, #8]
 8001b1c:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM2)
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001b26:	d117      	bne.n	8001b58 <HAL_TIM_MspPostInit+0x50>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b28:	4b0d      	ldr	r3, [pc, #52]	; (8001b60 <HAL_TIM_MspPostInit+0x58>)
 8001b2a:	699b      	ldr	r3, [r3, #24]
 8001b2c:	4a0c      	ldr	r2, [pc, #48]	; (8001b60 <HAL_TIM_MspPostInit+0x58>)
 8001b2e:	f043 0304 	orr.w	r3, r3, #4
 8001b32:	6193      	str	r3, [r2, #24]
 8001b34:	4b0a      	ldr	r3, [pc, #40]	; (8001b60 <HAL_TIM_MspPostInit+0x58>)
 8001b36:	699b      	ldr	r3, [r3, #24]
 8001b38:	f003 0304 	and.w	r3, r3, #4
 8001b3c:	60fb      	str	r3, [r7, #12]
 8001b3e:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001b40:	2303      	movs	r3, #3
 8001b42:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b44:	2302      	movs	r3, #2
 8001b46:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b48:	2302      	movs	r3, #2
 8001b4a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b4c:	f107 0310 	add.w	r3, r7, #16
 8001b50:	4619      	mov	r1, r3
 8001b52:	4804      	ldr	r0, [pc, #16]	; (8001b64 <HAL_TIM_MspPostInit+0x5c>)
 8001b54:	f000 fc60 	bl	8002418 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001b58:	bf00      	nop
 8001b5a:	3720      	adds	r7, #32
 8001b5c:	46bd      	mov	sp, r7
 8001b5e:	bd80      	pop	{r7, pc}
 8001b60:	40021000 	.word	0x40021000
 8001b64:	40010800 	.word	0x40010800

08001b68 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b68:	b480      	push	{r7}
 8001b6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001b6c:	e7fe      	b.n	8001b6c <NMI_Handler+0x4>

08001b6e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b6e:	b480      	push	{r7}
 8001b70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b72:	e7fe      	b.n	8001b72 <HardFault_Handler+0x4>

08001b74 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b74:	b480      	push	{r7}
 8001b76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b78:	e7fe      	b.n	8001b78 <MemManage_Handler+0x4>

08001b7a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b7a:	b480      	push	{r7}
 8001b7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b7e:	e7fe      	b.n	8001b7e <BusFault_Handler+0x4>

08001b80 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b80:	b480      	push	{r7}
 8001b82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b84:	e7fe      	b.n	8001b84 <UsageFault_Handler+0x4>

08001b86 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001b86:	b480      	push	{r7}
 8001b88:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001b8a:	bf00      	nop
 8001b8c:	46bd      	mov	sp, r7
 8001b8e:	bc80      	pop	{r7}
 8001b90:	4770      	bx	lr

08001b92 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b92:	b480      	push	{r7}
 8001b94:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b96:	bf00      	nop
 8001b98:	46bd      	mov	sp, r7
 8001b9a:	bc80      	pop	{r7}
 8001b9c:	4770      	bx	lr

08001b9e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001b9e:	b480      	push	{r7}
 8001ba0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001ba2:	bf00      	nop
 8001ba4:	46bd      	mov	sp, r7
 8001ba6:	bc80      	pop	{r7}
 8001ba8:	4770      	bx	lr

08001baa <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001baa:	b580      	push	{r7, lr}
 8001bac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001bae:	f000 f87f 	bl	8001cb0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001bb2:	bf00      	nop
 8001bb4:	bd80      	pop	{r7, pc}
	...

08001bb8 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch2_ch4);
 8001bbc:	4802      	ldr	r0, [pc, #8]	; (8001bc8 <DMA1_Channel7_IRQHandler+0x10>)
 8001bbe:	f000 faf7 	bl	80021b0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 8001bc2:	bf00      	nop
 8001bc4:	bd80      	pop	{r7, pc}
 8001bc6:	bf00      	nop
 8001bc8:	20000460 	.word	0x20000460

08001bcc <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001bcc:	b480      	push	{r7}
 8001bce:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001bd0:	bf00      	nop
 8001bd2:	46bd      	mov	sp, r7
 8001bd4:	bc80      	pop	{r7}
 8001bd6:	4770      	bx	lr

08001bd8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001bd8:	480c      	ldr	r0, [pc, #48]	; (8001c0c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001bda:	490d      	ldr	r1, [pc, #52]	; (8001c10 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001bdc:	4a0d      	ldr	r2, [pc, #52]	; (8001c14 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001bde:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001be0:	e002      	b.n	8001be8 <LoopCopyDataInit>

08001be2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001be2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001be4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001be6:	3304      	adds	r3, #4

08001be8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001be8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001bea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001bec:	d3f9      	bcc.n	8001be2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001bee:	4a0a      	ldr	r2, [pc, #40]	; (8001c18 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001bf0:	4c0a      	ldr	r4, [pc, #40]	; (8001c1c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001bf2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001bf4:	e001      	b.n	8001bfa <LoopFillZerobss>

08001bf6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001bf6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001bf8:	3204      	adds	r2, #4

08001bfa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001bfa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001bfc:	d3fb      	bcc.n	8001bf6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001bfe:	f7ff ffe5 	bl	8001bcc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001c02:	f003 fbad 	bl	8005360 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001c06:	f7ff fcbb 	bl	8001580 <main>
  bx lr
 8001c0a:	4770      	bx	lr
  ldr r0, =_sdata
 8001c0c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001c10:	20000088 	.word	0x20000088
  ldr r2, =_sidata
 8001c14:	08006200 	.word	0x08006200
  ldr r2, =_sbss
 8001c18:	20000088 	.word	0x20000088
  ldr r4, =_ebss
 8001c1c:	200004a8 	.word	0x200004a8

08001c20 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001c20:	e7fe      	b.n	8001c20 <ADC1_2_IRQHandler>
	...

08001c24 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c24:	b580      	push	{r7, lr}
 8001c26:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001c28:	4b08      	ldr	r3, [pc, #32]	; (8001c4c <HAL_Init+0x28>)
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	4a07      	ldr	r2, [pc, #28]	; (8001c4c <HAL_Init+0x28>)
 8001c2e:	f043 0310 	orr.w	r3, r3, #16
 8001c32:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c34:	2003      	movs	r0, #3
 8001c36:	f000 f947 	bl	8001ec8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001c3a:	200f      	movs	r0, #15
 8001c3c:	f000 f808 	bl	8001c50 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001c40:	f7ff fea0 	bl	8001984 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001c44:	2300      	movs	r3, #0
}
 8001c46:	4618      	mov	r0, r3
 8001c48:	bd80      	pop	{r7, pc}
 8001c4a:	bf00      	nop
 8001c4c:	40022000 	.word	0x40022000

08001c50 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	b082      	sub	sp, #8
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001c58:	4b12      	ldr	r3, [pc, #72]	; (8001ca4 <HAL_InitTick+0x54>)
 8001c5a:	681a      	ldr	r2, [r3, #0]
 8001c5c:	4b12      	ldr	r3, [pc, #72]	; (8001ca8 <HAL_InitTick+0x58>)
 8001c5e:	781b      	ldrb	r3, [r3, #0]
 8001c60:	4619      	mov	r1, r3
 8001c62:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001c66:	fbb3 f3f1 	udiv	r3, r3, r1
 8001c6a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c6e:	4618      	mov	r0, r3
 8001c70:	f000 f95f 	bl	8001f32 <HAL_SYSTICK_Config>
 8001c74:	4603      	mov	r3, r0
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d001      	beq.n	8001c7e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001c7a:	2301      	movs	r3, #1
 8001c7c:	e00e      	b.n	8001c9c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	2b0f      	cmp	r3, #15
 8001c82:	d80a      	bhi.n	8001c9a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c84:	2200      	movs	r2, #0
 8001c86:	6879      	ldr	r1, [r7, #4]
 8001c88:	f04f 30ff 	mov.w	r0, #4294967295
 8001c8c:	f000 f927 	bl	8001ede <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001c90:	4a06      	ldr	r2, [pc, #24]	; (8001cac <HAL_InitTick+0x5c>)
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001c96:	2300      	movs	r3, #0
 8001c98:	e000      	b.n	8001c9c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001c9a:	2301      	movs	r3, #1
}
 8001c9c:	4618      	mov	r0, r3
 8001c9e:	3708      	adds	r7, #8
 8001ca0:	46bd      	mov	sp, r7
 8001ca2:	bd80      	pop	{r7, pc}
 8001ca4:	20000018 	.word	0x20000018
 8001ca8:	20000020 	.word	0x20000020
 8001cac:	2000001c 	.word	0x2000001c

08001cb0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001cb0:	b480      	push	{r7}
 8001cb2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001cb4:	4b05      	ldr	r3, [pc, #20]	; (8001ccc <HAL_IncTick+0x1c>)
 8001cb6:	781b      	ldrb	r3, [r3, #0]
 8001cb8:	461a      	mov	r2, r3
 8001cba:	4b05      	ldr	r3, [pc, #20]	; (8001cd0 <HAL_IncTick+0x20>)
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	4413      	add	r3, r2
 8001cc0:	4a03      	ldr	r2, [pc, #12]	; (8001cd0 <HAL_IncTick+0x20>)
 8001cc2:	6013      	str	r3, [r2, #0]
}
 8001cc4:	bf00      	nop
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	bc80      	pop	{r7}
 8001cca:	4770      	bx	lr
 8001ccc:	20000020 	.word	0x20000020
 8001cd0:	200004a4 	.word	0x200004a4

08001cd4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001cd4:	b480      	push	{r7}
 8001cd6:	af00      	add	r7, sp, #0
  return uwTick;
 8001cd8:	4b02      	ldr	r3, [pc, #8]	; (8001ce4 <HAL_GetTick+0x10>)
 8001cda:	681b      	ldr	r3, [r3, #0]
}
 8001cdc:	4618      	mov	r0, r3
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	bc80      	pop	{r7}
 8001ce2:	4770      	bx	lr
 8001ce4:	200004a4 	.word	0x200004a4

08001ce8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	b084      	sub	sp, #16
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001cf0:	f7ff fff0 	bl	8001cd4 <HAL_GetTick>
 8001cf4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001cfa:	68fb      	ldr	r3, [r7, #12]
 8001cfc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d00:	d005      	beq.n	8001d0e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001d02:	4b0a      	ldr	r3, [pc, #40]	; (8001d2c <HAL_Delay+0x44>)
 8001d04:	781b      	ldrb	r3, [r3, #0]
 8001d06:	461a      	mov	r2, r3
 8001d08:	68fb      	ldr	r3, [r7, #12]
 8001d0a:	4413      	add	r3, r2
 8001d0c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001d0e:	bf00      	nop
 8001d10:	f7ff ffe0 	bl	8001cd4 <HAL_GetTick>
 8001d14:	4602      	mov	r2, r0
 8001d16:	68bb      	ldr	r3, [r7, #8]
 8001d18:	1ad3      	subs	r3, r2, r3
 8001d1a:	68fa      	ldr	r2, [r7, #12]
 8001d1c:	429a      	cmp	r2, r3
 8001d1e:	d8f7      	bhi.n	8001d10 <HAL_Delay+0x28>
  {
  }
}
 8001d20:	bf00      	nop
 8001d22:	bf00      	nop
 8001d24:	3710      	adds	r7, #16
 8001d26:	46bd      	mov	sp, r7
 8001d28:	bd80      	pop	{r7, pc}
 8001d2a:	bf00      	nop
 8001d2c:	20000020 	.word	0x20000020

08001d30 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d30:	b480      	push	{r7}
 8001d32:	b085      	sub	sp, #20
 8001d34:	af00      	add	r7, sp, #0
 8001d36:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	f003 0307 	and.w	r3, r3, #7
 8001d3e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001d40:	4b0c      	ldr	r3, [pc, #48]	; (8001d74 <__NVIC_SetPriorityGrouping+0x44>)
 8001d42:	68db      	ldr	r3, [r3, #12]
 8001d44:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001d46:	68ba      	ldr	r2, [r7, #8]
 8001d48:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001d4c:	4013      	ands	r3, r2
 8001d4e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001d50:	68fb      	ldr	r3, [r7, #12]
 8001d52:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001d54:	68bb      	ldr	r3, [r7, #8]
 8001d56:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001d58:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001d5c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001d60:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001d62:	4a04      	ldr	r2, [pc, #16]	; (8001d74 <__NVIC_SetPriorityGrouping+0x44>)
 8001d64:	68bb      	ldr	r3, [r7, #8]
 8001d66:	60d3      	str	r3, [r2, #12]
}
 8001d68:	bf00      	nop
 8001d6a:	3714      	adds	r7, #20
 8001d6c:	46bd      	mov	sp, r7
 8001d6e:	bc80      	pop	{r7}
 8001d70:	4770      	bx	lr
 8001d72:	bf00      	nop
 8001d74:	e000ed00 	.word	0xe000ed00

08001d78 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001d78:	b480      	push	{r7}
 8001d7a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001d7c:	4b04      	ldr	r3, [pc, #16]	; (8001d90 <__NVIC_GetPriorityGrouping+0x18>)
 8001d7e:	68db      	ldr	r3, [r3, #12]
 8001d80:	0a1b      	lsrs	r3, r3, #8
 8001d82:	f003 0307 	and.w	r3, r3, #7
}
 8001d86:	4618      	mov	r0, r3
 8001d88:	46bd      	mov	sp, r7
 8001d8a:	bc80      	pop	{r7}
 8001d8c:	4770      	bx	lr
 8001d8e:	bf00      	nop
 8001d90:	e000ed00 	.word	0xe000ed00

08001d94 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d94:	b480      	push	{r7}
 8001d96:	b083      	sub	sp, #12
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	4603      	mov	r3, r0
 8001d9c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	db0b      	blt.n	8001dbe <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001da6:	79fb      	ldrb	r3, [r7, #7]
 8001da8:	f003 021f 	and.w	r2, r3, #31
 8001dac:	4906      	ldr	r1, [pc, #24]	; (8001dc8 <__NVIC_EnableIRQ+0x34>)
 8001dae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001db2:	095b      	lsrs	r3, r3, #5
 8001db4:	2001      	movs	r0, #1
 8001db6:	fa00 f202 	lsl.w	r2, r0, r2
 8001dba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001dbe:	bf00      	nop
 8001dc0:	370c      	adds	r7, #12
 8001dc2:	46bd      	mov	sp, r7
 8001dc4:	bc80      	pop	{r7}
 8001dc6:	4770      	bx	lr
 8001dc8:	e000e100 	.word	0xe000e100

08001dcc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001dcc:	b480      	push	{r7}
 8001dce:	b083      	sub	sp, #12
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	4603      	mov	r3, r0
 8001dd4:	6039      	str	r1, [r7, #0]
 8001dd6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001dd8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	db0a      	blt.n	8001df6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001de0:	683b      	ldr	r3, [r7, #0]
 8001de2:	b2da      	uxtb	r2, r3
 8001de4:	490c      	ldr	r1, [pc, #48]	; (8001e18 <__NVIC_SetPriority+0x4c>)
 8001de6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dea:	0112      	lsls	r2, r2, #4
 8001dec:	b2d2      	uxtb	r2, r2
 8001dee:	440b      	add	r3, r1
 8001df0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001df4:	e00a      	b.n	8001e0c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001df6:	683b      	ldr	r3, [r7, #0]
 8001df8:	b2da      	uxtb	r2, r3
 8001dfa:	4908      	ldr	r1, [pc, #32]	; (8001e1c <__NVIC_SetPriority+0x50>)
 8001dfc:	79fb      	ldrb	r3, [r7, #7]
 8001dfe:	f003 030f 	and.w	r3, r3, #15
 8001e02:	3b04      	subs	r3, #4
 8001e04:	0112      	lsls	r2, r2, #4
 8001e06:	b2d2      	uxtb	r2, r2
 8001e08:	440b      	add	r3, r1
 8001e0a:	761a      	strb	r2, [r3, #24]
}
 8001e0c:	bf00      	nop
 8001e0e:	370c      	adds	r7, #12
 8001e10:	46bd      	mov	sp, r7
 8001e12:	bc80      	pop	{r7}
 8001e14:	4770      	bx	lr
 8001e16:	bf00      	nop
 8001e18:	e000e100 	.word	0xe000e100
 8001e1c:	e000ed00 	.word	0xe000ed00

08001e20 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e20:	b480      	push	{r7}
 8001e22:	b089      	sub	sp, #36	; 0x24
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	60f8      	str	r0, [r7, #12]
 8001e28:	60b9      	str	r1, [r7, #8]
 8001e2a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	f003 0307 	and.w	r3, r3, #7
 8001e32:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001e34:	69fb      	ldr	r3, [r7, #28]
 8001e36:	f1c3 0307 	rsb	r3, r3, #7
 8001e3a:	2b04      	cmp	r3, #4
 8001e3c:	bf28      	it	cs
 8001e3e:	2304      	movcs	r3, #4
 8001e40:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001e42:	69fb      	ldr	r3, [r7, #28]
 8001e44:	3304      	adds	r3, #4
 8001e46:	2b06      	cmp	r3, #6
 8001e48:	d902      	bls.n	8001e50 <NVIC_EncodePriority+0x30>
 8001e4a:	69fb      	ldr	r3, [r7, #28]
 8001e4c:	3b03      	subs	r3, #3
 8001e4e:	e000      	b.n	8001e52 <NVIC_EncodePriority+0x32>
 8001e50:	2300      	movs	r3, #0
 8001e52:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e54:	f04f 32ff 	mov.w	r2, #4294967295
 8001e58:	69bb      	ldr	r3, [r7, #24]
 8001e5a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e5e:	43da      	mvns	r2, r3
 8001e60:	68bb      	ldr	r3, [r7, #8]
 8001e62:	401a      	ands	r2, r3
 8001e64:	697b      	ldr	r3, [r7, #20]
 8001e66:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001e68:	f04f 31ff 	mov.w	r1, #4294967295
 8001e6c:	697b      	ldr	r3, [r7, #20]
 8001e6e:	fa01 f303 	lsl.w	r3, r1, r3
 8001e72:	43d9      	mvns	r1, r3
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e78:	4313      	orrs	r3, r2
         );
}
 8001e7a:	4618      	mov	r0, r3
 8001e7c:	3724      	adds	r7, #36	; 0x24
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	bc80      	pop	{r7}
 8001e82:	4770      	bx	lr

08001e84 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001e84:	b580      	push	{r7, lr}
 8001e86:	b082      	sub	sp, #8
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	3b01      	subs	r3, #1
 8001e90:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001e94:	d301      	bcc.n	8001e9a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001e96:	2301      	movs	r3, #1
 8001e98:	e00f      	b.n	8001eba <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001e9a:	4a0a      	ldr	r2, [pc, #40]	; (8001ec4 <SysTick_Config+0x40>)
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	3b01      	subs	r3, #1
 8001ea0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001ea2:	210f      	movs	r1, #15
 8001ea4:	f04f 30ff 	mov.w	r0, #4294967295
 8001ea8:	f7ff ff90 	bl	8001dcc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001eac:	4b05      	ldr	r3, [pc, #20]	; (8001ec4 <SysTick_Config+0x40>)
 8001eae:	2200      	movs	r2, #0
 8001eb0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001eb2:	4b04      	ldr	r3, [pc, #16]	; (8001ec4 <SysTick_Config+0x40>)
 8001eb4:	2207      	movs	r2, #7
 8001eb6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001eb8:	2300      	movs	r3, #0
}
 8001eba:	4618      	mov	r0, r3
 8001ebc:	3708      	adds	r7, #8
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	bd80      	pop	{r7, pc}
 8001ec2:	bf00      	nop
 8001ec4:	e000e010 	.word	0xe000e010

08001ec8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	b082      	sub	sp, #8
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001ed0:	6878      	ldr	r0, [r7, #4]
 8001ed2:	f7ff ff2d 	bl	8001d30 <__NVIC_SetPriorityGrouping>
}
 8001ed6:	bf00      	nop
 8001ed8:	3708      	adds	r7, #8
 8001eda:	46bd      	mov	sp, r7
 8001edc:	bd80      	pop	{r7, pc}

08001ede <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001ede:	b580      	push	{r7, lr}
 8001ee0:	b086      	sub	sp, #24
 8001ee2:	af00      	add	r7, sp, #0
 8001ee4:	4603      	mov	r3, r0
 8001ee6:	60b9      	str	r1, [r7, #8]
 8001ee8:	607a      	str	r2, [r7, #4]
 8001eea:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001eec:	2300      	movs	r3, #0
 8001eee:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001ef0:	f7ff ff42 	bl	8001d78 <__NVIC_GetPriorityGrouping>
 8001ef4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001ef6:	687a      	ldr	r2, [r7, #4]
 8001ef8:	68b9      	ldr	r1, [r7, #8]
 8001efa:	6978      	ldr	r0, [r7, #20]
 8001efc:	f7ff ff90 	bl	8001e20 <NVIC_EncodePriority>
 8001f00:	4602      	mov	r2, r0
 8001f02:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f06:	4611      	mov	r1, r2
 8001f08:	4618      	mov	r0, r3
 8001f0a:	f7ff ff5f 	bl	8001dcc <__NVIC_SetPriority>
}
 8001f0e:	bf00      	nop
 8001f10:	3718      	adds	r7, #24
 8001f12:	46bd      	mov	sp, r7
 8001f14:	bd80      	pop	{r7, pc}

08001f16 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f16:	b580      	push	{r7, lr}
 8001f18:	b082      	sub	sp, #8
 8001f1a:	af00      	add	r7, sp, #0
 8001f1c:	4603      	mov	r3, r0
 8001f1e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001f20:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f24:	4618      	mov	r0, r3
 8001f26:	f7ff ff35 	bl	8001d94 <__NVIC_EnableIRQ>
}
 8001f2a:	bf00      	nop
 8001f2c:	3708      	adds	r7, #8
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	bd80      	pop	{r7, pc}

08001f32 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001f32:	b580      	push	{r7, lr}
 8001f34:	b082      	sub	sp, #8
 8001f36:	af00      	add	r7, sp, #0
 8001f38:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001f3a:	6878      	ldr	r0, [r7, #4]
 8001f3c:	f7ff ffa2 	bl	8001e84 <SysTick_Config>
 8001f40:	4603      	mov	r3, r0
}
 8001f42:	4618      	mov	r0, r3
 8001f44:	3708      	adds	r7, #8
 8001f46:	46bd      	mov	sp, r7
 8001f48:	bd80      	pop	{r7, pc}
	...

08001f4c <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001f4c:	b480      	push	{r7}
 8001f4e:	b085      	sub	sp, #20
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001f54:	2300      	movs	r3, #0
 8001f56:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d101      	bne.n	8001f62 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8001f5e:	2301      	movs	r3, #1
 8001f60:	e043      	b.n	8001fea <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	461a      	mov	r2, r3
 8001f68:	4b22      	ldr	r3, [pc, #136]	; (8001ff4 <HAL_DMA_Init+0xa8>)
 8001f6a:	4413      	add	r3, r2
 8001f6c:	4a22      	ldr	r2, [pc, #136]	; (8001ff8 <HAL_DMA_Init+0xac>)
 8001f6e:	fba2 2303 	umull	r2, r3, r2, r3
 8001f72:	091b      	lsrs	r3, r3, #4
 8001f74:	009a      	lsls	r2, r3, #2
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	4a1f      	ldr	r2, [pc, #124]	; (8001ffc <HAL_DMA_Init+0xb0>)
 8001f7e:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	2202      	movs	r2, #2
 8001f84:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8001f96:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8001f9a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8001fa4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	68db      	ldr	r3, [r3, #12]
 8001faa:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001fb0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	695b      	ldr	r3, [r3, #20]
 8001fb6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001fbc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	69db      	ldr	r3, [r3, #28]
 8001fc2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001fc4:	68fa      	ldr	r2, [r7, #12]
 8001fc6:	4313      	orrs	r3, r2
 8001fc8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	68fa      	ldr	r2, [r7, #12]
 8001fd0:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	2200      	movs	r2, #0
 8001fd6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	2201      	movs	r2, #1
 8001fdc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	2200      	movs	r2, #0
 8001fe4:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8001fe8:	2300      	movs	r3, #0
}
 8001fea:	4618      	mov	r0, r3
 8001fec:	3714      	adds	r7, #20
 8001fee:	46bd      	mov	sp, r7
 8001ff0:	bc80      	pop	{r7}
 8001ff2:	4770      	bx	lr
 8001ff4:	bffdfff8 	.word	0xbffdfff8
 8001ff8:	cccccccd 	.word	0xcccccccd
 8001ffc:	40020000 	.word	0x40020000

08002000 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	b086      	sub	sp, #24
 8002004:	af00      	add	r7, sp, #0
 8002006:	60f8      	str	r0, [r7, #12]
 8002008:	60b9      	str	r1, [r7, #8]
 800200a:	607a      	str	r2, [r7, #4]
 800200c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800200e:	2300      	movs	r3, #0
 8002010:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002018:	2b01      	cmp	r3, #1
 800201a:	d101      	bne.n	8002020 <HAL_DMA_Start_IT+0x20>
 800201c:	2302      	movs	r3, #2
 800201e:	e04b      	b.n	80020b8 <HAL_DMA_Start_IT+0xb8>
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	2201      	movs	r2, #1
 8002024:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800202e:	b2db      	uxtb	r3, r3
 8002030:	2b01      	cmp	r3, #1
 8002032:	d13a      	bne.n	80020aa <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	2202      	movs	r2, #2
 8002038:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	2200      	movs	r2, #0
 8002040:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002042:	68fb      	ldr	r3, [r7, #12]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	681a      	ldr	r2, [r3, #0]
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	f022 0201 	bic.w	r2, r2, #1
 8002050:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002052:	683b      	ldr	r3, [r7, #0]
 8002054:	687a      	ldr	r2, [r7, #4]
 8002056:	68b9      	ldr	r1, [r7, #8]
 8002058:	68f8      	ldr	r0, [r7, #12]
 800205a:	f000 f9af 	bl	80023bc <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 800205e:	68fb      	ldr	r3, [r7, #12]
 8002060:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002062:	2b00      	cmp	r3, #0
 8002064:	d008      	beq.n	8002078 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	681a      	ldr	r2, [r3, #0]
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	f042 020e 	orr.w	r2, r2, #14
 8002074:	601a      	str	r2, [r3, #0]
 8002076:	e00f      	b.n	8002098 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	681a      	ldr	r2, [r3, #0]
 800207e:	68fb      	ldr	r3, [r7, #12]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	f022 0204 	bic.w	r2, r2, #4
 8002086:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	681a      	ldr	r2, [r3, #0]
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	f042 020a 	orr.w	r2, r2, #10
 8002096:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	681a      	ldr	r2, [r3, #0]
 800209e:	68fb      	ldr	r3, [r7, #12]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	f042 0201 	orr.w	r2, r2, #1
 80020a6:	601a      	str	r2, [r3, #0]
 80020a8:	e005      	b.n	80020b6 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	2200      	movs	r2, #0
 80020ae:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 80020b2:	2302      	movs	r3, #2
 80020b4:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 80020b6:	7dfb      	ldrb	r3, [r7, #23]
}
 80020b8:	4618      	mov	r0, r3
 80020ba:	3718      	adds	r7, #24
 80020bc:	46bd      	mov	sp, r7
 80020be:	bd80      	pop	{r7, pc}

080020c0 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80020c0:	b580      	push	{r7, lr}
 80020c2:	b084      	sub	sp, #16
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80020c8:	2300      	movs	r3, #0
 80020ca:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80020d2:	b2db      	uxtb	r3, r3
 80020d4:	2b02      	cmp	r3, #2
 80020d6:	d005      	beq.n	80020e4 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	2204      	movs	r2, #4
 80020dc:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80020de:	2301      	movs	r3, #1
 80020e0:	73fb      	strb	r3, [r7, #15]
 80020e2:	e051      	b.n	8002188 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	681a      	ldr	r2, [r3, #0]
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	f022 020e 	bic.w	r2, r2, #14
 80020f2:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	681a      	ldr	r2, [r3, #0]
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	f022 0201 	bic.w	r2, r2, #1
 8002102:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	4a22      	ldr	r2, [pc, #136]	; (8002194 <HAL_DMA_Abort_IT+0xd4>)
 800210a:	4293      	cmp	r3, r2
 800210c:	d029      	beq.n	8002162 <HAL_DMA_Abort_IT+0xa2>
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	4a21      	ldr	r2, [pc, #132]	; (8002198 <HAL_DMA_Abort_IT+0xd8>)
 8002114:	4293      	cmp	r3, r2
 8002116:	d022      	beq.n	800215e <HAL_DMA_Abort_IT+0x9e>
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	4a1f      	ldr	r2, [pc, #124]	; (800219c <HAL_DMA_Abort_IT+0xdc>)
 800211e:	4293      	cmp	r3, r2
 8002120:	d01a      	beq.n	8002158 <HAL_DMA_Abort_IT+0x98>
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	4a1e      	ldr	r2, [pc, #120]	; (80021a0 <HAL_DMA_Abort_IT+0xe0>)
 8002128:	4293      	cmp	r3, r2
 800212a:	d012      	beq.n	8002152 <HAL_DMA_Abort_IT+0x92>
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	4a1c      	ldr	r2, [pc, #112]	; (80021a4 <HAL_DMA_Abort_IT+0xe4>)
 8002132:	4293      	cmp	r3, r2
 8002134:	d00a      	beq.n	800214c <HAL_DMA_Abort_IT+0x8c>
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	4a1b      	ldr	r2, [pc, #108]	; (80021a8 <HAL_DMA_Abort_IT+0xe8>)
 800213c:	4293      	cmp	r3, r2
 800213e:	d102      	bne.n	8002146 <HAL_DMA_Abort_IT+0x86>
 8002140:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8002144:	e00e      	b.n	8002164 <HAL_DMA_Abort_IT+0xa4>
 8002146:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800214a:	e00b      	b.n	8002164 <HAL_DMA_Abort_IT+0xa4>
 800214c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002150:	e008      	b.n	8002164 <HAL_DMA_Abort_IT+0xa4>
 8002152:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002156:	e005      	b.n	8002164 <HAL_DMA_Abort_IT+0xa4>
 8002158:	f44f 7380 	mov.w	r3, #256	; 0x100
 800215c:	e002      	b.n	8002164 <HAL_DMA_Abort_IT+0xa4>
 800215e:	2310      	movs	r3, #16
 8002160:	e000      	b.n	8002164 <HAL_DMA_Abort_IT+0xa4>
 8002162:	2301      	movs	r3, #1
 8002164:	4a11      	ldr	r2, [pc, #68]	; (80021ac <HAL_DMA_Abort_IT+0xec>)
 8002166:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	2201      	movs	r2, #1
 800216c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	2200      	movs	r2, #0
 8002174:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800217c:	2b00      	cmp	r3, #0
 800217e:	d003      	beq.n	8002188 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002184:	6878      	ldr	r0, [r7, #4]
 8002186:	4798      	blx	r3
    } 
  }
  return status;
 8002188:	7bfb      	ldrb	r3, [r7, #15]
}
 800218a:	4618      	mov	r0, r3
 800218c:	3710      	adds	r7, #16
 800218e:	46bd      	mov	sp, r7
 8002190:	bd80      	pop	{r7, pc}
 8002192:	bf00      	nop
 8002194:	40020008 	.word	0x40020008
 8002198:	4002001c 	.word	0x4002001c
 800219c:	40020030 	.word	0x40020030
 80021a0:	40020044 	.word	0x40020044
 80021a4:	40020058 	.word	0x40020058
 80021a8:	4002006c 	.word	0x4002006c
 80021ac:	40020000 	.word	0x40020000

080021b0 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80021b0:	b580      	push	{r7, lr}
 80021b2:	b084      	sub	sp, #16
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021cc:	2204      	movs	r2, #4
 80021ce:	409a      	lsls	r2, r3
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	4013      	ands	r3, r2
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d04f      	beq.n	8002278 <HAL_DMA_IRQHandler+0xc8>
 80021d8:	68bb      	ldr	r3, [r7, #8]
 80021da:	f003 0304 	and.w	r3, r3, #4
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d04a      	beq.n	8002278 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	f003 0320 	and.w	r3, r3, #32
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d107      	bne.n	8002200 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	681a      	ldr	r2, [r3, #0]
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	f022 0204 	bic.w	r2, r2, #4
 80021fe:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	4a66      	ldr	r2, [pc, #408]	; (80023a0 <HAL_DMA_IRQHandler+0x1f0>)
 8002206:	4293      	cmp	r3, r2
 8002208:	d029      	beq.n	800225e <HAL_DMA_IRQHandler+0xae>
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	4a65      	ldr	r2, [pc, #404]	; (80023a4 <HAL_DMA_IRQHandler+0x1f4>)
 8002210:	4293      	cmp	r3, r2
 8002212:	d022      	beq.n	800225a <HAL_DMA_IRQHandler+0xaa>
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	4a63      	ldr	r2, [pc, #396]	; (80023a8 <HAL_DMA_IRQHandler+0x1f8>)
 800221a:	4293      	cmp	r3, r2
 800221c:	d01a      	beq.n	8002254 <HAL_DMA_IRQHandler+0xa4>
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	4a62      	ldr	r2, [pc, #392]	; (80023ac <HAL_DMA_IRQHandler+0x1fc>)
 8002224:	4293      	cmp	r3, r2
 8002226:	d012      	beq.n	800224e <HAL_DMA_IRQHandler+0x9e>
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	4a60      	ldr	r2, [pc, #384]	; (80023b0 <HAL_DMA_IRQHandler+0x200>)
 800222e:	4293      	cmp	r3, r2
 8002230:	d00a      	beq.n	8002248 <HAL_DMA_IRQHandler+0x98>
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	4a5f      	ldr	r2, [pc, #380]	; (80023b4 <HAL_DMA_IRQHandler+0x204>)
 8002238:	4293      	cmp	r3, r2
 800223a:	d102      	bne.n	8002242 <HAL_DMA_IRQHandler+0x92>
 800223c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002240:	e00e      	b.n	8002260 <HAL_DMA_IRQHandler+0xb0>
 8002242:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8002246:	e00b      	b.n	8002260 <HAL_DMA_IRQHandler+0xb0>
 8002248:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800224c:	e008      	b.n	8002260 <HAL_DMA_IRQHandler+0xb0>
 800224e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002252:	e005      	b.n	8002260 <HAL_DMA_IRQHandler+0xb0>
 8002254:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002258:	e002      	b.n	8002260 <HAL_DMA_IRQHandler+0xb0>
 800225a:	2340      	movs	r3, #64	; 0x40
 800225c:	e000      	b.n	8002260 <HAL_DMA_IRQHandler+0xb0>
 800225e:	2304      	movs	r3, #4
 8002260:	4a55      	ldr	r2, [pc, #340]	; (80023b8 <HAL_DMA_IRQHandler+0x208>)
 8002262:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002268:	2b00      	cmp	r3, #0
 800226a:	f000 8094 	beq.w	8002396 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002272:	6878      	ldr	r0, [r7, #4]
 8002274:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8002276:	e08e      	b.n	8002396 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800227c:	2202      	movs	r2, #2
 800227e:	409a      	lsls	r2, r3
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	4013      	ands	r3, r2
 8002284:	2b00      	cmp	r3, #0
 8002286:	d056      	beq.n	8002336 <HAL_DMA_IRQHandler+0x186>
 8002288:	68bb      	ldr	r3, [r7, #8]
 800228a:	f003 0302 	and.w	r3, r3, #2
 800228e:	2b00      	cmp	r3, #0
 8002290:	d051      	beq.n	8002336 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	f003 0320 	and.w	r3, r3, #32
 800229c:	2b00      	cmp	r3, #0
 800229e:	d10b      	bne.n	80022b8 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	681a      	ldr	r2, [r3, #0]
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	f022 020a 	bic.w	r2, r2, #10
 80022ae:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	2201      	movs	r2, #1
 80022b4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	4a38      	ldr	r2, [pc, #224]	; (80023a0 <HAL_DMA_IRQHandler+0x1f0>)
 80022be:	4293      	cmp	r3, r2
 80022c0:	d029      	beq.n	8002316 <HAL_DMA_IRQHandler+0x166>
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	4a37      	ldr	r2, [pc, #220]	; (80023a4 <HAL_DMA_IRQHandler+0x1f4>)
 80022c8:	4293      	cmp	r3, r2
 80022ca:	d022      	beq.n	8002312 <HAL_DMA_IRQHandler+0x162>
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	4a35      	ldr	r2, [pc, #212]	; (80023a8 <HAL_DMA_IRQHandler+0x1f8>)
 80022d2:	4293      	cmp	r3, r2
 80022d4:	d01a      	beq.n	800230c <HAL_DMA_IRQHandler+0x15c>
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	4a34      	ldr	r2, [pc, #208]	; (80023ac <HAL_DMA_IRQHandler+0x1fc>)
 80022dc:	4293      	cmp	r3, r2
 80022de:	d012      	beq.n	8002306 <HAL_DMA_IRQHandler+0x156>
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	4a32      	ldr	r2, [pc, #200]	; (80023b0 <HAL_DMA_IRQHandler+0x200>)
 80022e6:	4293      	cmp	r3, r2
 80022e8:	d00a      	beq.n	8002300 <HAL_DMA_IRQHandler+0x150>
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	4a31      	ldr	r2, [pc, #196]	; (80023b4 <HAL_DMA_IRQHandler+0x204>)
 80022f0:	4293      	cmp	r3, r2
 80022f2:	d102      	bne.n	80022fa <HAL_DMA_IRQHandler+0x14a>
 80022f4:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80022f8:	e00e      	b.n	8002318 <HAL_DMA_IRQHandler+0x168>
 80022fa:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80022fe:	e00b      	b.n	8002318 <HAL_DMA_IRQHandler+0x168>
 8002300:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002304:	e008      	b.n	8002318 <HAL_DMA_IRQHandler+0x168>
 8002306:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800230a:	e005      	b.n	8002318 <HAL_DMA_IRQHandler+0x168>
 800230c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002310:	e002      	b.n	8002318 <HAL_DMA_IRQHandler+0x168>
 8002312:	2320      	movs	r3, #32
 8002314:	e000      	b.n	8002318 <HAL_DMA_IRQHandler+0x168>
 8002316:	2302      	movs	r3, #2
 8002318:	4a27      	ldr	r2, [pc, #156]	; (80023b8 <HAL_DMA_IRQHandler+0x208>)
 800231a:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	2200      	movs	r2, #0
 8002320:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002328:	2b00      	cmp	r3, #0
 800232a:	d034      	beq.n	8002396 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002330:	6878      	ldr	r0, [r7, #4]
 8002332:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8002334:	e02f      	b.n	8002396 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800233a:	2208      	movs	r2, #8
 800233c:	409a      	lsls	r2, r3
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	4013      	ands	r3, r2
 8002342:	2b00      	cmp	r3, #0
 8002344:	d028      	beq.n	8002398 <HAL_DMA_IRQHandler+0x1e8>
 8002346:	68bb      	ldr	r3, [r7, #8]
 8002348:	f003 0308 	and.w	r3, r3, #8
 800234c:	2b00      	cmp	r3, #0
 800234e:	d023      	beq.n	8002398 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	681a      	ldr	r2, [r3, #0]
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	f022 020e 	bic.w	r2, r2, #14
 800235e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002368:	2101      	movs	r1, #1
 800236a:	fa01 f202 	lsl.w	r2, r1, r2
 800236e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	2201      	movs	r2, #1
 8002374:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	2201      	movs	r2, #1
 800237a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	2200      	movs	r2, #0
 8002382:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800238a:	2b00      	cmp	r3, #0
 800238c:	d004      	beq.n	8002398 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002392:	6878      	ldr	r0, [r7, #4]
 8002394:	4798      	blx	r3
    }
  }
  return;
 8002396:	bf00      	nop
 8002398:	bf00      	nop
}
 800239a:	3710      	adds	r7, #16
 800239c:	46bd      	mov	sp, r7
 800239e:	bd80      	pop	{r7, pc}
 80023a0:	40020008 	.word	0x40020008
 80023a4:	4002001c 	.word	0x4002001c
 80023a8:	40020030 	.word	0x40020030
 80023ac:	40020044 	.word	0x40020044
 80023b0:	40020058 	.word	0x40020058
 80023b4:	4002006c 	.word	0x4002006c
 80023b8:	40020000 	.word	0x40020000

080023bc <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80023bc:	b480      	push	{r7}
 80023be:	b085      	sub	sp, #20
 80023c0:	af00      	add	r7, sp, #0
 80023c2:	60f8      	str	r0, [r7, #12]
 80023c4:	60b9      	str	r1, [r7, #8]
 80023c6:	607a      	str	r2, [r7, #4]
 80023c8:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80023d2:	2101      	movs	r1, #1
 80023d4:	fa01 f202 	lsl.w	r2, r1, r2
 80023d8:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	683a      	ldr	r2, [r7, #0]
 80023e0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	685b      	ldr	r3, [r3, #4]
 80023e6:	2b10      	cmp	r3, #16
 80023e8:	d108      	bne.n	80023fc <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	687a      	ldr	r2, [r7, #4]
 80023f0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	68ba      	ldr	r2, [r7, #8]
 80023f8:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80023fa:	e007      	b.n	800240c <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	68ba      	ldr	r2, [r7, #8]
 8002402:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	687a      	ldr	r2, [r7, #4]
 800240a:	60da      	str	r2, [r3, #12]
}
 800240c:	bf00      	nop
 800240e:	3714      	adds	r7, #20
 8002410:	46bd      	mov	sp, r7
 8002412:	bc80      	pop	{r7}
 8002414:	4770      	bx	lr
	...

08002418 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002418:	b480      	push	{r7}
 800241a:	b08b      	sub	sp, #44	; 0x2c
 800241c:	af00      	add	r7, sp, #0
 800241e:	6078      	str	r0, [r7, #4]
 8002420:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002422:	2300      	movs	r3, #0
 8002424:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002426:	2300      	movs	r3, #0
 8002428:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800242a:	e169      	b.n	8002700 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800242c:	2201      	movs	r2, #1
 800242e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002430:	fa02 f303 	lsl.w	r3, r2, r3
 8002434:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002436:	683b      	ldr	r3, [r7, #0]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	69fa      	ldr	r2, [r7, #28]
 800243c:	4013      	ands	r3, r2
 800243e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002440:	69ba      	ldr	r2, [r7, #24]
 8002442:	69fb      	ldr	r3, [r7, #28]
 8002444:	429a      	cmp	r2, r3
 8002446:	f040 8158 	bne.w	80026fa <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800244a:	683b      	ldr	r3, [r7, #0]
 800244c:	685b      	ldr	r3, [r3, #4]
 800244e:	4a9a      	ldr	r2, [pc, #616]	; (80026b8 <HAL_GPIO_Init+0x2a0>)
 8002450:	4293      	cmp	r3, r2
 8002452:	d05e      	beq.n	8002512 <HAL_GPIO_Init+0xfa>
 8002454:	4a98      	ldr	r2, [pc, #608]	; (80026b8 <HAL_GPIO_Init+0x2a0>)
 8002456:	4293      	cmp	r3, r2
 8002458:	d875      	bhi.n	8002546 <HAL_GPIO_Init+0x12e>
 800245a:	4a98      	ldr	r2, [pc, #608]	; (80026bc <HAL_GPIO_Init+0x2a4>)
 800245c:	4293      	cmp	r3, r2
 800245e:	d058      	beq.n	8002512 <HAL_GPIO_Init+0xfa>
 8002460:	4a96      	ldr	r2, [pc, #600]	; (80026bc <HAL_GPIO_Init+0x2a4>)
 8002462:	4293      	cmp	r3, r2
 8002464:	d86f      	bhi.n	8002546 <HAL_GPIO_Init+0x12e>
 8002466:	4a96      	ldr	r2, [pc, #600]	; (80026c0 <HAL_GPIO_Init+0x2a8>)
 8002468:	4293      	cmp	r3, r2
 800246a:	d052      	beq.n	8002512 <HAL_GPIO_Init+0xfa>
 800246c:	4a94      	ldr	r2, [pc, #592]	; (80026c0 <HAL_GPIO_Init+0x2a8>)
 800246e:	4293      	cmp	r3, r2
 8002470:	d869      	bhi.n	8002546 <HAL_GPIO_Init+0x12e>
 8002472:	4a94      	ldr	r2, [pc, #592]	; (80026c4 <HAL_GPIO_Init+0x2ac>)
 8002474:	4293      	cmp	r3, r2
 8002476:	d04c      	beq.n	8002512 <HAL_GPIO_Init+0xfa>
 8002478:	4a92      	ldr	r2, [pc, #584]	; (80026c4 <HAL_GPIO_Init+0x2ac>)
 800247a:	4293      	cmp	r3, r2
 800247c:	d863      	bhi.n	8002546 <HAL_GPIO_Init+0x12e>
 800247e:	4a92      	ldr	r2, [pc, #584]	; (80026c8 <HAL_GPIO_Init+0x2b0>)
 8002480:	4293      	cmp	r3, r2
 8002482:	d046      	beq.n	8002512 <HAL_GPIO_Init+0xfa>
 8002484:	4a90      	ldr	r2, [pc, #576]	; (80026c8 <HAL_GPIO_Init+0x2b0>)
 8002486:	4293      	cmp	r3, r2
 8002488:	d85d      	bhi.n	8002546 <HAL_GPIO_Init+0x12e>
 800248a:	2b12      	cmp	r3, #18
 800248c:	d82a      	bhi.n	80024e4 <HAL_GPIO_Init+0xcc>
 800248e:	2b12      	cmp	r3, #18
 8002490:	d859      	bhi.n	8002546 <HAL_GPIO_Init+0x12e>
 8002492:	a201      	add	r2, pc, #4	; (adr r2, 8002498 <HAL_GPIO_Init+0x80>)
 8002494:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002498:	08002513 	.word	0x08002513
 800249c:	080024ed 	.word	0x080024ed
 80024a0:	080024ff 	.word	0x080024ff
 80024a4:	08002541 	.word	0x08002541
 80024a8:	08002547 	.word	0x08002547
 80024ac:	08002547 	.word	0x08002547
 80024b0:	08002547 	.word	0x08002547
 80024b4:	08002547 	.word	0x08002547
 80024b8:	08002547 	.word	0x08002547
 80024bc:	08002547 	.word	0x08002547
 80024c0:	08002547 	.word	0x08002547
 80024c4:	08002547 	.word	0x08002547
 80024c8:	08002547 	.word	0x08002547
 80024cc:	08002547 	.word	0x08002547
 80024d0:	08002547 	.word	0x08002547
 80024d4:	08002547 	.word	0x08002547
 80024d8:	08002547 	.word	0x08002547
 80024dc:	080024f5 	.word	0x080024f5
 80024e0:	08002509 	.word	0x08002509
 80024e4:	4a79      	ldr	r2, [pc, #484]	; (80026cc <HAL_GPIO_Init+0x2b4>)
 80024e6:	4293      	cmp	r3, r2
 80024e8:	d013      	beq.n	8002512 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80024ea:	e02c      	b.n	8002546 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80024ec:	683b      	ldr	r3, [r7, #0]
 80024ee:	68db      	ldr	r3, [r3, #12]
 80024f0:	623b      	str	r3, [r7, #32]
          break;
 80024f2:	e029      	b.n	8002548 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80024f4:	683b      	ldr	r3, [r7, #0]
 80024f6:	68db      	ldr	r3, [r3, #12]
 80024f8:	3304      	adds	r3, #4
 80024fa:	623b      	str	r3, [r7, #32]
          break;
 80024fc:	e024      	b.n	8002548 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80024fe:	683b      	ldr	r3, [r7, #0]
 8002500:	68db      	ldr	r3, [r3, #12]
 8002502:	3308      	adds	r3, #8
 8002504:	623b      	str	r3, [r7, #32]
          break;
 8002506:	e01f      	b.n	8002548 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002508:	683b      	ldr	r3, [r7, #0]
 800250a:	68db      	ldr	r3, [r3, #12]
 800250c:	330c      	adds	r3, #12
 800250e:	623b      	str	r3, [r7, #32]
          break;
 8002510:	e01a      	b.n	8002548 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002512:	683b      	ldr	r3, [r7, #0]
 8002514:	689b      	ldr	r3, [r3, #8]
 8002516:	2b00      	cmp	r3, #0
 8002518:	d102      	bne.n	8002520 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800251a:	2304      	movs	r3, #4
 800251c:	623b      	str	r3, [r7, #32]
          break;
 800251e:	e013      	b.n	8002548 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002520:	683b      	ldr	r3, [r7, #0]
 8002522:	689b      	ldr	r3, [r3, #8]
 8002524:	2b01      	cmp	r3, #1
 8002526:	d105      	bne.n	8002534 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002528:	2308      	movs	r3, #8
 800252a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	69fa      	ldr	r2, [r7, #28]
 8002530:	611a      	str	r2, [r3, #16]
          break;
 8002532:	e009      	b.n	8002548 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002534:	2308      	movs	r3, #8
 8002536:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	69fa      	ldr	r2, [r7, #28]
 800253c:	615a      	str	r2, [r3, #20]
          break;
 800253e:	e003      	b.n	8002548 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002540:	2300      	movs	r3, #0
 8002542:	623b      	str	r3, [r7, #32]
          break;
 8002544:	e000      	b.n	8002548 <HAL_GPIO_Init+0x130>
          break;
 8002546:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002548:	69bb      	ldr	r3, [r7, #24]
 800254a:	2bff      	cmp	r3, #255	; 0xff
 800254c:	d801      	bhi.n	8002552 <HAL_GPIO_Init+0x13a>
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	e001      	b.n	8002556 <HAL_GPIO_Init+0x13e>
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	3304      	adds	r3, #4
 8002556:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002558:	69bb      	ldr	r3, [r7, #24]
 800255a:	2bff      	cmp	r3, #255	; 0xff
 800255c:	d802      	bhi.n	8002564 <HAL_GPIO_Init+0x14c>
 800255e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002560:	009b      	lsls	r3, r3, #2
 8002562:	e002      	b.n	800256a <HAL_GPIO_Init+0x152>
 8002564:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002566:	3b08      	subs	r3, #8
 8002568:	009b      	lsls	r3, r3, #2
 800256a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800256c:	697b      	ldr	r3, [r7, #20]
 800256e:	681a      	ldr	r2, [r3, #0]
 8002570:	210f      	movs	r1, #15
 8002572:	693b      	ldr	r3, [r7, #16]
 8002574:	fa01 f303 	lsl.w	r3, r1, r3
 8002578:	43db      	mvns	r3, r3
 800257a:	401a      	ands	r2, r3
 800257c:	6a39      	ldr	r1, [r7, #32]
 800257e:	693b      	ldr	r3, [r7, #16]
 8002580:	fa01 f303 	lsl.w	r3, r1, r3
 8002584:	431a      	orrs	r2, r3
 8002586:	697b      	ldr	r3, [r7, #20]
 8002588:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800258a:	683b      	ldr	r3, [r7, #0]
 800258c:	685b      	ldr	r3, [r3, #4]
 800258e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002592:	2b00      	cmp	r3, #0
 8002594:	f000 80b1 	beq.w	80026fa <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002598:	4b4d      	ldr	r3, [pc, #308]	; (80026d0 <HAL_GPIO_Init+0x2b8>)
 800259a:	699b      	ldr	r3, [r3, #24]
 800259c:	4a4c      	ldr	r2, [pc, #304]	; (80026d0 <HAL_GPIO_Init+0x2b8>)
 800259e:	f043 0301 	orr.w	r3, r3, #1
 80025a2:	6193      	str	r3, [r2, #24]
 80025a4:	4b4a      	ldr	r3, [pc, #296]	; (80026d0 <HAL_GPIO_Init+0x2b8>)
 80025a6:	699b      	ldr	r3, [r3, #24]
 80025a8:	f003 0301 	and.w	r3, r3, #1
 80025ac:	60bb      	str	r3, [r7, #8]
 80025ae:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80025b0:	4a48      	ldr	r2, [pc, #288]	; (80026d4 <HAL_GPIO_Init+0x2bc>)
 80025b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025b4:	089b      	lsrs	r3, r3, #2
 80025b6:	3302      	adds	r3, #2
 80025b8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80025bc:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80025be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025c0:	f003 0303 	and.w	r3, r3, #3
 80025c4:	009b      	lsls	r3, r3, #2
 80025c6:	220f      	movs	r2, #15
 80025c8:	fa02 f303 	lsl.w	r3, r2, r3
 80025cc:	43db      	mvns	r3, r3
 80025ce:	68fa      	ldr	r2, [r7, #12]
 80025d0:	4013      	ands	r3, r2
 80025d2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	4a40      	ldr	r2, [pc, #256]	; (80026d8 <HAL_GPIO_Init+0x2c0>)
 80025d8:	4293      	cmp	r3, r2
 80025da:	d013      	beq.n	8002604 <HAL_GPIO_Init+0x1ec>
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	4a3f      	ldr	r2, [pc, #252]	; (80026dc <HAL_GPIO_Init+0x2c4>)
 80025e0:	4293      	cmp	r3, r2
 80025e2:	d00d      	beq.n	8002600 <HAL_GPIO_Init+0x1e8>
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	4a3e      	ldr	r2, [pc, #248]	; (80026e0 <HAL_GPIO_Init+0x2c8>)
 80025e8:	4293      	cmp	r3, r2
 80025ea:	d007      	beq.n	80025fc <HAL_GPIO_Init+0x1e4>
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	4a3d      	ldr	r2, [pc, #244]	; (80026e4 <HAL_GPIO_Init+0x2cc>)
 80025f0:	4293      	cmp	r3, r2
 80025f2:	d101      	bne.n	80025f8 <HAL_GPIO_Init+0x1e0>
 80025f4:	2303      	movs	r3, #3
 80025f6:	e006      	b.n	8002606 <HAL_GPIO_Init+0x1ee>
 80025f8:	2304      	movs	r3, #4
 80025fa:	e004      	b.n	8002606 <HAL_GPIO_Init+0x1ee>
 80025fc:	2302      	movs	r3, #2
 80025fe:	e002      	b.n	8002606 <HAL_GPIO_Init+0x1ee>
 8002600:	2301      	movs	r3, #1
 8002602:	e000      	b.n	8002606 <HAL_GPIO_Init+0x1ee>
 8002604:	2300      	movs	r3, #0
 8002606:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002608:	f002 0203 	and.w	r2, r2, #3
 800260c:	0092      	lsls	r2, r2, #2
 800260e:	4093      	lsls	r3, r2
 8002610:	68fa      	ldr	r2, [r7, #12]
 8002612:	4313      	orrs	r3, r2
 8002614:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002616:	492f      	ldr	r1, [pc, #188]	; (80026d4 <HAL_GPIO_Init+0x2bc>)
 8002618:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800261a:	089b      	lsrs	r3, r3, #2
 800261c:	3302      	adds	r3, #2
 800261e:	68fa      	ldr	r2, [r7, #12]
 8002620:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002624:	683b      	ldr	r3, [r7, #0]
 8002626:	685b      	ldr	r3, [r3, #4]
 8002628:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800262c:	2b00      	cmp	r3, #0
 800262e:	d006      	beq.n	800263e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002630:	4b2d      	ldr	r3, [pc, #180]	; (80026e8 <HAL_GPIO_Init+0x2d0>)
 8002632:	689a      	ldr	r2, [r3, #8]
 8002634:	492c      	ldr	r1, [pc, #176]	; (80026e8 <HAL_GPIO_Init+0x2d0>)
 8002636:	69bb      	ldr	r3, [r7, #24]
 8002638:	4313      	orrs	r3, r2
 800263a:	608b      	str	r3, [r1, #8]
 800263c:	e006      	b.n	800264c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800263e:	4b2a      	ldr	r3, [pc, #168]	; (80026e8 <HAL_GPIO_Init+0x2d0>)
 8002640:	689a      	ldr	r2, [r3, #8]
 8002642:	69bb      	ldr	r3, [r7, #24]
 8002644:	43db      	mvns	r3, r3
 8002646:	4928      	ldr	r1, [pc, #160]	; (80026e8 <HAL_GPIO_Init+0x2d0>)
 8002648:	4013      	ands	r3, r2
 800264a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800264c:	683b      	ldr	r3, [r7, #0]
 800264e:	685b      	ldr	r3, [r3, #4]
 8002650:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002654:	2b00      	cmp	r3, #0
 8002656:	d006      	beq.n	8002666 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002658:	4b23      	ldr	r3, [pc, #140]	; (80026e8 <HAL_GPIO_Init+0x2d0>)
 800265a:	68da      	ldr	r2, [r3, #12]
 800265c:	4922      	ldr	r1, [pc, #136]	; (80026e8 <HAL_GPIO_Init+0x2d0>)
 800265e:	69bb      	ldr	r3, [r7, #24]
 8002660:	4313      	orrs	r3, r2
 8002662:	60cb      	str	r3, [r1, #12]
 8002664:	e006      	b.n	8002674 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002666:	4b20      	ldr	r3, [pc, #128]	; (80026e8 <HAL_GPIO_Init+0x2d0>)
 8002668:	68da      	ldr	r2, [r3, #12]
 800266a:	69bb      	ldr	r3, [r7, #24]
 800266c:	43db      	mvns	r3, r3
 800266e:	491e      	ldr	r1, [pc, #120]	; (80026e8 <HAL_GPIO_Init+0x2d0>)
 8002670:	4013      	ands	r3, r2
 8002672:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002674:	683b      	ldr	r3, [r7, #0]
 8002676:	685b      	ldr	r3, [r3, #4]
 8002678:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800267c:	2b00      	cmp	r3, #0
 800267e:	d006      	beq.n	800268e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002680:	4b19      	ldr	r3, [pc, #100]	; (80026e8 <HAL_GPIO_Init+0x2d0>)
 8002682:	685a      	ldr	r2, [r3, #4]
 8002684:	4918      	ldr	r1, [pc, #96]	; (80026e8 <HAL_GPIO_Init+0x2d0>)
 8002686:	69bb      	ldr	r3, [r7, #24]
 8002688:	4313      	orrs	r3, r2
 800268a:	604b      	str	r3, [r1, #4]
 800268c:	e006      	b.n	800269c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800268e:	4b16      	ldr	r3, [pc, #88]	; (80026e8 <HAL_GPIO_Init+0x2d0>)
 8002690:	685a      	ldr	r2, [r3, #4]
 8002692:	69bb      	ldr	r3, [r7, #24]
 8002694:	43db      	mvns	r3, r3
 8002696:	4914      	ldr	r1, [pc, #80]	; (80026e8 <HAL_GPIO_Init+0x2d0>)
 8002698:	4013      	ands	r3, r2
 800269a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800269c:	683b      	ldr	r3, [r7, #0]
 800269e:	685b      	ldr	r3, [r3, #4]
 80026a0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d021      	beq.n	80026ec <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80026a8:	4b0f      	ldr	r3, [pc, #60]	; (80026e8 <HAL_GPIO_Init+0x2d0>)
 80026aa:	681a      	ldr	r2, [r3, #0]
 80026ac:	490e      	ldr	r1, [pc, #56]	; (80026e8 <HAL_GPIO_Init+0x2d0>)
 80026ae:	69bb      	ldr	r3, [r7, #24]
 80026b0:	4313      	orrs	r3, r2
 80026b2:	600b      	str	r3, [r1, #0]
 80026b4:	e021      	b.n	80026fa <HAL_GPIO_Init+0x2e2>
 80026b6:	bf00      	nop
 80026b8:	10320000 	.word	0x10320000
 80026bc:	10310000 	.word	0x10310000
 80026c0:	10220000 	.word	0x10220000
 80026c4:	10210000 	.word	0x10210000
 80026c8:	10120000 	.word	0x10120000
 80026cc:	10110000 	.word	0x10110000
 80026d0:	40021000 	.word	0x40021000
 80026d4:	40010000 	.word	0x40010000
 80026d8:	40010800 	.word	0x40010800
 80026dc:	40010c00 	.word	0x40010c00
 80026e0:	40011000 	.word	0x40011000
 80026e4:	40011400 	.word	0x40011400
 80026e8:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80026ec:	4b0b      	ldr	r3, [pc, #44]	; (800271c <HAL_GPIO_Init+0x304>)
 80026ee:	681a      	ldr	r2, [r3, #0]
 80026f0:	69bb      	ldr	r3, [r7, #24]
 80026f2:	43db      	mvns	r3, r3
 80026f4:	4909      	ldr	r1, [pc, #36]	; (800271c <HAL_GPIO_Init+0x304>)
 80026f6:	4013      	ands	r3, r2
 80026f8:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80026fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026fc:	3301      	adds	r3, #1
 80026fe:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002700:	683b      	ldr	r3, [r7, #0]
 8002702:	681a      	ldr	r2, [r3, #0]
 8002704:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002706:	fa22 f303 	lsr.w	r3, r2, r3
 800270a:	2b00      	cmp	r3, #0
 800270c:	f47f ae8e 	bne.w	800242c <HAL_GPIO_Init+0x14>
  }
}
 8002710:	bf00      	nop
 8002712:	bf00      	nop
 8002714:	372c      	adds	r7, #44	; 0x2c
 8002716:	46bd      	mov	sp, r7
 8002718:	bc80      	pop	{r7}
 800271a:	4770      	bx	lr
 800271c:	40010400 	.word	0x40010400

08002720 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002720:	b480      	push	{r7}
 8002722:	b083      	sub	sp, #12
 8002724:	af00      	add	r7, sp, #0
 8002726:	6078      	str	r0, [r7, #4]
 8002728:	460b      	mov	r3, r1
 800272a:	807b      	strh	r3, [r7, #2]
 800272c:	4613      	mov	r3, r2
 800272e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002730:	787b      	ldrb	r3, [r7, #1]
 8002732:	2b00      	cmp	r3, #0
 8002734:	d003      	beq.n	800273e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002736:	887a      	ldrh	r2, [r7, #2]
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800273c:	e003      	b.n	8002746 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800273e:	887b      	ldrh	r3, [r7, #2]
 8002740:	041a      	lsls	r2, r3, #16
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	611a      	str	r2, [r3, #16]
}
 8002746:	bf00      	nop
 8002748:	370c      	adds	r7, #12
 800274a:	46bd      	mov	sp, r7
 800274c:	bc80      	pop	{r7}
 800274e:	4770      	bx	lr

08002750 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002750:	b580      	push	{r7, lr}
 8002752:	b084      	sub	sp, #16
 8002754:	af00      	add	r7, sp, #0
 8002756:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	2b00      	cmp	r3, #0
 800275c:	d101      	bne.n	8002762 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800275e:	2301      	movs	r3, #1
 8002760:	e12b      	b.n	80029ba <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002768:	b2db      	uxtb	r3, r3
 800276a:	2b00      	cmp	r3, #0
 800276c:	d106      	bne.n	800277c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	2200      	movs	r2, #0
 8002772:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002776:	6878      	ldr	r0, [r7, #4]
 8002778:	f7ff f926 	bl	80019c8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	2224      	movs	r2, #36	; 0x24
 8002780:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	681a      	ldr	r2, [r3, #0]
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	f022 0201 	bic.w	r2, r2, #1
 8002792:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	681a      	ldr	r2, [r3, #0]
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80027a2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	681a      	ldr	r2, [r3, #0]
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80027b2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80027b4:	f001 fd1e 	bl	80041f4 <HAL_RCC_GetPCLK1Freq>
 80027b8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	685b      	ldr	r3, [r3, #4]
 80027be:	4a81      	ldr	r2, [pc, #516]	; (80029c4 <HAL_I2C_Init+0x274>)
 80027c0:	4293      	cmp	r3, r2
 80027c2:	d807      	bhi.n	80027d4 <HAL_I2C_Init+0x84>
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	4a80      	ldr	r2, [pc, #512]	; (80029c8 <HAL_I2C_Init+0x278>)
 80027c8:	4293      	cmp	r3, r2
 80027ca:	bf94      	ite	ls
 80027cc:	2301      	movls	r3, #1
 80027ce:	2300      	movhi	r3, #0
 80027d0:	b2db      	uxtb	r3, r3
 80027d2:	e006      	b.n	80027e2 <HAL_I2C_Init+0x92>
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	4a7d      	ldr	r2, [pc, #500]	; (80029cc <HAL_I2C_Init+0x27c>)
 80027d8:	4293      	cmp	r3, r2
 80027da:	bf94      	ite	ls
 80027dc:	2301      	movls	r3, #1
 80027de:	2300      	movhi	r3, #0
 80027e0:	b2db      	uxtb	r3, r3
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d001      	beq.n	80027ea <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80027e6:	2301      	movs	r3, #1
 80027e8:	e0e7      	b.n	80029ba <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	4a78      	ldr	r2, [pc, #480]	; (80029d0 <HAL_I2C_Init+0x280>)
 80027ee:	fba2 2303 	umull	r2, r3, r2, r3
 80027f2:	0c9b      	lsrs	r3, r3, #18
 80027f4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	685b      	ldr	r3, [r3, #4]
 80027fc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	68ba      	ldr	r2, [r7, #8]
 8002806:	430a      	orrs	r2, r1
 8002808:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	6a1b      	ldr	r3, [r3, #32]
 8002810:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	685b      	ldr	r3, [r3, #4]
 8002818:	4a6a      	ldr	r2, [pc, #424]	; (80029c4 <HAL_I2C_Init+0x274>)
 800281a:	4293      	cmp	r3, r2
 800281c:	d802      	bhi.n	8002824 <HAL_I2C_Init+0xd4>
 800281e:	68bb      	ldr	r3, [r7, #8]
 8002820:	3301      	adds	r3, #1
 8002822:	e009      	b.n	8002838 <HAL_I2C_Init+0xe8>
 8002824:	68bb      	ldr	r3, [r7, #8]
 8002826:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800282a:	fb02 f303 	mul.w	r3, r2, r3
 800282e:	4a69      	ldr	r2, [pc, #420]	; (80029d4 <HAL_I2C_Init+0x284>)
 8002830:	fba2 2303 	umull	r2, r3, r2, r3
 8002834:	099b      	lsrs	r3, r3, #6
 8002836:	3301      	adds	r3, #1
 8002838:	687a      	ldr	r2, [r7, #4]
 800283a:	6812      	ldr	r2, [r2, #0]
 800283c:	430b      	orrs	r3, r1
 800283e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	69db      	ldr	r3, [r3, #28]
 8002846:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800284a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	685b      	ldr	r3, [r3, #4]
 8002852:	495c      	ldr	r1, [pc, #368]	; (80029c4 <HAL_I2C_Init+0x274>)
 8002854:	428b      	cmp	r3, r1
 8002856:	d819      	bhi.n	800288c <HAL_I2C_Init+0x13c>
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	1e59      	subs	r1, r3, #1
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	685b      	ldr	r3, [r3, #4]
 8002860:	005b      	lsls	r3, r3, #1
 8002862:	fbb1 f3f3 	udiv	r3, r1, r3
 8002866:	1c59      	adds	r1, r3, #1
 8002868:	f640 73fc 	movw	r3, #4092	; 0xffc
 800286c:	400b      	ands	r3, r1
 800286e:	2b00      	cmp	r3, #0
 8002870:	d00a      	beq.n	8002888 <HAL_I2C_Init+0x138>
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	1e59      	subs	r1, r3, #1
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	685b      	ldr	r3, [r3, #4]
 800287a:	005b      	lsls	r3, r3, #1
 800287c:	fbb1 f3f3 	udiv	r3, r1, r3
 8002880:	3301      	adds	r3, #1
 8002882:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002886:	e051      	b.n	800292c <HAL_I2C_Init+0x1dc>
 8002888:	2304      	movs	r3, #4
 800288a:	e04f      	b.n	800292c <HAL_I2C_Init+0x1dc>
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	689b      	ldr	r3, [r3, #8]
 8002890:	2b00      	cmp	r3, #0
 8002892:	d111      	bne.n	80028b8 <HAL_I2C_Init+0x168>
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	1e58      	subs	r0, r3, #1
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	6859      	ldr	r1, [r3, #4]
 800289c:	460b      	mov	r3, r1
 800289e:	005b      	lsls	r3, r3, #1
 80028a0:	440b      	add	r3, r1
 80028a2:	fbb0 f3f3 	udiv	r3, r0, r3
 80028a6:	3301      	adds	r3, #1
 80028a8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	bf0c      	ite	eq
 80028b0:	2301      	moveq	r3, #1
 80028b2:	2300      	movne	r3, #0
 80028b4:	b2db      	uxtb	r3, r3
 80028b6:	e012      	b.n	80028de <HAL_I2C_Init+0x18e>
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	1e58      	subs	r0, r3, #1
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	6859      	ldr	r1, [r3, #4]
 80028c0:	460b      	mov	r3, r1
 80028c2:	009b      	lsls	r3, r3, #2
 80028c4:	440b      	add	r3, r1
 80028c6:	0099      	lsls	r1, r3, #2
 80028c8:	440b      	add	r3, r1
 80028ca:	fbb0 f3f3 	udiv	r3, r0, r3
 80028ce:	3301      	adds	r3, #1
 80028d0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	bf0c      	ite	eq
 80028d8:	2301      	moveq	r3, #1
 80028da:	2300      	movne	r3, #0
 80028dc:	b2db      	uxtb	r3, r3
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d001      	beq.n	80028e6 <HAL_I2C_Init+0x196>
 80028e2:	2301      	movs	r3, #1
 80028e4:	e022      	b.n	800292c <HAL_I2C_Init+0x1dc>
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	689b      	ldr	r3, [r3, #8]
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d10e      	bne.n	800290c <HAL_I2C_Init+0x1bc>
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	1e58      	subs	r0, r3, #1
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	6859      	ldr	r1, [r3, #4]
 80028f6:	460b      	mov	r3, r1
 80028f8:	005b      	lsls	r3, r3, #1
 80028fa:	440b      	add	r3, r1
 80028fc:	fbb0 f3f3 	udiv	r3, r0, r3
 8002900:	3301      	adds	r3, #1
 8002902:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002906:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800290a:	e00f      	b.n	800292c <HAL_I2C_Init+0x1dc>
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	1e58      	subs	r0, r3, #1
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	6859      	ldr	r1, [r3, #4]
 8002914:	460b      	mov	r3, r1
 8002916:	009b      	lsls	r3, r3, #2
 8002918:	440b      	add	r3, r1
 800291a:	0099      	lsls	r1, r3, #2
 800291c:	440b      	add	r3, r1
 800291e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002922:	3301      	adds	r3, #1
 8002924:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002928:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800292c:	6879      	ldr	r1, [r7, #4]
 800292e:	6809      	ldr	r1, [r1, #0]
 8002930:	4313      	orrs	r3, r2
 8002932:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	69da      	ldr	r2, [r3, #28]
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	6a1b      	ldr	r3, [r3, #32]
 8002946:	431a      	orrs	r2, r3
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	430a      	orrs	r2, r1
 800294e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	689b      	ldr	r3, [r3, #8]
 8002956:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800295a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800295e:	687a      	ldr	r2, [r7, #4]
 8002960:	6911      	ldr	r1, [r2, #16]
 8002962:	687a      	ldr	r2, [r7, #4]
 8002964:	68d2      	ldr	r2, [r2, #12]
 8002966:	4311      	orrs	r1, r2
 8002968:	687a      	ldr	r2, [r7, #4]
 800296a:	6812      	ldr	r2, [r2, #0]
 800296c:	430b      	orrs	r3, r1
 800296e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	68db      	ldr	r3, [r3, #12]
 8002976:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	695a      	ldr	r2, [r3, #20]
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	699b      	ldr	r3, [r3, #24]
 8002982:	431a      	orrs	r2, r3
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	430a      	orrs	r2, r1
 800298a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	681a      	ldr	r2, [r3, #0]
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	f042 0201 	orr.w	r2, r2, #1
 800299a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	2200      	movs	r2, #0
 80029a0:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	2220      	movs	r2, #32
 80029a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	2200      	movs	r2, #0
 80029ae:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	2200      	movs	r2, #0
 80029b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80029b8:	2300      	movs	r3, #0
}
 80029ba:	4618      	mov	r0, r3
 80029bc:	3710      	adds	r7, #16
 80029be:	46bd      	mov	sp, r7
 80029c0:	bd80      	pop	{r7, pc}
 80029c2:	bf00      	nop
 80029c4:	000186a0 	.word	0x000186a0
 80029c8:	001e847f 	.word	0x001e847f
 80029cc:	003d08ff 	.word	0x003d08ff
 80029d0:	431bde83 	.word	0x431bde83
 80029d4:	10624dd3 	.word	0x10624dd3

080029d8 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80029d8:	b580      	push	{r7, lr}
 80029da:	b088      	sub	sp, #32
 80029dc:	af02      	add	r7, sp, #8
 80029de:	60f8      	str	r0, [r7, #12]
 80029e0:	4608      	mov	r0, r1
 80029e2:	4611      	mov	r1, r2
 80029e4:	461a      	mov	r2, r3
 80029e6:	4603      	mov	r3, r0
 80029e8:	817b      	strh	r3, [r7, #10]
 80029ea:	460b      	mov	r3, r1
 80029ec:	813b      	strh	r3, [r7, #8]
 80029ee:	4613      	mov	r3, r2
 80029f0:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80029f2:	f7ff f96f 	bl	8001cd4 <HAL_GetTick>
 80029f6:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80029fe:	b2db      	uxtb	r3, r3
 8002a00:	2b20      	cmp	r3, #32
 8002a02:	f040 80d9 	bne.w	8002bb8 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002a06:	697b      	ldr	r3, [r7, #20]
 8002a08:	9300      	str	r3, [sp, #0]
 8002a0a:	2319      	movs	r3, #25
 8002a0c:	2201      	movs	r2, #1
 8002a0e:	496d      	ldr	r1, [pc, #436]	; (8002bc4 <HAL_I2C_Mem_Write+0x1ec>)
 8002a10:	68f8      	ldr	r0, [r7, #12]
 8002a12:	f000 fdef 	bl	80035f4 <I2C_WaitOnFlagUntilTimeout>
 8002a16:	4603      	mov	r3, r0
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d001      	beq.n	8002a20 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8002a1c:	2302      	movs	r3, #2
 8002a1e:	e0cc      	b.n	8002bba <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002a26:	2b01      	cmp	r3, #1
 8002a28:	d101      	bne.n	8002a2e <HAL_I2C_Mem_Write+0x56>
 8002a2a:	2302      	movs	r3, #2
 8002a2c:	e0c5      	b.n	8002bba <HAL_I2C_Mem_Write+0x1e2>
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	2201      	movs	r2, #1
 8002a32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	f003 0301 	and.w	r3, r3, #1
 8002a40:	2b01      	cmp	r3, #1
 8002a42:	d007      	beq.n	8002a54 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	681a      	ldr	r2, [r3, #0]
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	f042 0201 	orr.w	r2, r2, #1
 8002a52:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	681a      	ldr	r2, [r3, #0]
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002a62:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	2221      	movs	r2, #33	; 0x21
 8002a68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	2240      	movs	r2, #64	; 0x40
 8002a70:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	2200      	movs	r2, #0
 8002a78:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	6a3a      	ldr	r2, [r7, #32]
 8002a7e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002a84:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a8a:	b29a      	uxth	r2, r3
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	4a4d      	ldr	r2, [pc, #308]	; (8002bc8 <HAL_I2C_Mem_Write+0x1f0>)
 8002a94:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002a96:	88f8      	ldrh	r0, [r7, #6]
 8002a98:	893a      	ldrh	r2, [r7, #8]
 8002a9a:	8979      	ldrh	r1, [r7, #10]
 8002a9c:	697b      	ldr	r3, [r7, #20]
 8002a9e:	9301      	str	r3, [sp, #4]
 8002aa0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002aa2:	9300      	str	r3, [sp, #0]
 8002aa4:	4603      	mov	r3, r0
 8002aa6:	68f8      	ldr	r0, [r7, #12]
 8002aa8:	f000 fc26 	bl	80032f8 <I2C_RequestMemoryWrite>
 8002aac:	4603      	mov	r3, r0
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d052      	beq.n	8002b58 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8002ab2:	2301      	movs	r3, #1
 8002ab4:	e081      	b.n	8002bba <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002ab6:	697a      	ldr	r2, [r7, #20]
 8002ab8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002aba:	68f8      	ldr	r0, [r7, #12]
 8002abc:	f000 feb4 	bl	8003828 <I2C_WaitOnTXEFlagUntilTimeout>
 8002ac0:	4603      	mov	r3, r0
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d00d      	beq.n	8002ae2 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aca:	2b04      	cmp	r3, #4
 8002acc:	d107      	bne.n	8002ade <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	681a      	ldr	r2, [r3, #0]
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002adc:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002ade:	2301      	movs	r3, #1
 8002ae0:	e06b      	b.n	8002bba <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ae6:	781a      	ldrb	r2, [r3, #0]
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002af2:	1c5a      	adds	r2, r3, #1
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002afc:	3b01      	subs	r3, #1
 8002afe:	b29a      	uxth	r2, r3
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b08:	b29b      	uxth	r3, r3
 8002b0a:	3b01      	subs	r3, #1
 8002b0c:	b29a      	uxth	r2, r3
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	695b      	ldr	r3, [r3, #20]
 8002b18:	f003 0304 	and.w	r3, r3, #4
 8002b1c:	2b04      	cmp	r3, #4
 8002b1e:	d11b      	bne.n	8002b58 <HAL_I2C_Mem_Write+0x180>
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d017      	beq.n	8002b58 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b2c:	781a      	ldrb	r2, [r3, #0]
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b38:	1c5a      	adds	r2, r3, #1
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b42:	3b01      	subs	r3, #1
 8002b44:	b29a      	uxth	r2, r3
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b4e:	b29b      	uxth	r3, r3
 8002b50:	3b01      	subs	r3, #1
 8002b52:	b29a      	uxth	r2, r3
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d1aa      	bne.n	8002ab6 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002b60:	697a      	ldr	r2, [r7, #20]
 8002b62:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002b64:	68f8      	ldr	r0, [r7, #12]
 8002b66:	f000 fea7 	bl	80038b8 <I2C_WaitOnBTFFlagUntilTimeout>
 8002b6a:	4603      	mov	r3, r0
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d00d      	beq.n	8002b8c <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b74:	2b04      	cmp	r3, #4
 8002b76:	d107      	bne.n	8002b88 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	681a      	ldr	r2, [r3, #0]
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002b86:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002b88:	2301      	movs	r3, #1
 8002b8a:	e016      	b.n	8002bba <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	681a      	ldr	r2, [r3, #0]
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002b9a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	2220      	movs	r2, #32
 8002ba0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	2200      	movs	r2, #0
 8002ba8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	2200      	movs	r2, #0
 8002bb0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002bb4:	2300      	movs	r3, #0
 8002bb6:	e000      	b.n	8002bba <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8002bb8:	2302      	movs	r3, #2
  }
}
 8002bba:	4618      	mov	r0, r3
 8002bbc:	3718      	adds	r7, #24
 8002bbe:	46bd      	mov	sp, r7
 8002bc0:	bd80      	pop	{r7, pc}
 8002bc2:	bf00      	nop
 8002bc4:	00100002 	.word	0x00100002
 8002bc8:	ffff0000 	.word	0xffff0000

08002bcc <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002bcc:	b580      	push	{r7, lr}
 8002bce:	b08c      	sub	sp, #48	; 0x30
 8002bd0:	af02      	add	r7, sp, #8
 8002bd2:	60f8      	str	r0, [r7, #12]
 8002bd4:	4608      	mov	r0, r1
 8002bd6:	4611      	mov	r1, r2
 8002bd8:	461a      	mov	r2, r3
 8002bda:	4603      	mov	r3, r0
 8002bdc:	817b      	strh	r3, [r7, #10]
 8002bde:	460b      	mov	r3, r1
 8002be0:	813b      	strh	r3, [r7, #8]
 8002be2:	4613      	mov	r3, r2
 8002be4:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 8002be6:	2300      	movs	r3, #0
 8002be8:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002bea:	f7ff f873 	bl	8001cd4 <HAL_GetTick>
 8002bee:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002bf6:	b2db      	uxtb	r3, r3
 8002bf8:	2b20      	cmp	r3, #32
 8002bfa:	f040 8244 	bne.w	8003086 <HAL_I2C_Mem_Read+0x4ba>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002bfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c00:	9300      	str	r3, [sp, #0]
 8002c02:	2319      	movs	r3, #25
 8002c04:	2201      	movs	r2, #1
 8002c06:	4982      	ldr	r1, [pc, #520]	; (8002e10 <HAL_I2C_Mem_Read+0x244>)
 8002c08:	68f8      	ldr	r0, [r7, #12]
 8002c0a:	f000 fcf3 	bl	80035f4 <I2C_WaitOnFlagUntilTimeout>
 8002c0e:	4603      	mov	r3, r0
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d001      	beq.n	8002c18 <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 8002c14:	2302      	movs	r3, #2
 8002c16:	e237      	b.n	8003088 <HAL_I2C_Mem_Read+0x4bc>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002c1e:	2b01      	cmp	r3, #1
 8002c20:	d101      	bne.n	8002c26 <HAL_I2C_Mem_Read+0x5a>
 8002c22:	2302      	movs	r3, #2
 8002c24:	e230      	b.n	8003088 <HAL_I2C_Mem_Read+0x4bc>
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	2201      	movs	r2, #1
 8002c2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	f003 0301 	and.w	r3, r3, #1
 8002c38:	2b01      	cmp	r3, #1
 8002c3a:	d007      	beq.n	8002c4c <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	681a      	ldr	r2, [r3, #0]
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	f042 0201 	orr.w	r2, r2, #1
 8002c4a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	681a      	ldr	r2, [r3, #0]
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002c5a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	2222      	movs	r2, #34	; 0x22
 8002c60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	2240      	movs	r2, #64	; 0x40
 8002c68:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	2200      	movs	r2, #0
 8002c70:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002c76:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8002c7c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c82:	b29a      	uxth	r2, r3
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	4a62      	ldr	r2, [pc, #392]	; (8002e14 <HAL_I2C_Mem_Read+0x248>)
 8002c8c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002c8e:	88f8      	ldrh	r0, [r7, #6]
 8002c90:	893a      	ldrh	r2, [r7, #8]
 8002c92:	8979      	ldrh	r1, [r7, #10]
 8002c94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c96:	9301      	str	r3, [sp, #4]
 8002c98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002c9a:	9300      	str	r3, [sp, #0]
 8002c9c:	4603      	mov	r3, r0
 8002c9e:	68f8      	ldr	r0, [r7, #12]
 8002ca0:	f000 fbc0 	bl	8003424 <I2C_RequestMemoryRead>
 8002ca4:	4603      	mov	r3, r0
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d001      	beq.n	8002cae <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 8002caa:	2301      	movs	r3, #1
 8002cac:	e1ec      	b.n	8003088 <HAL_I2C_Mem_Read+0x4bc>
    }

    if (hi2c->XferSize == 0U)
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d113      	bne.n	8002cde <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002cb6:	2300      	movs	r3, #0
 8002cb8:	61fb      	str	r3, [r7, #28]
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	695b      	ldr	r3, [r3, #20]
 8002cc0:	61fb      	str	r3, [r7, #28]
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	699b      	ldr	r3, [r3, #24]
 8002cc8:	61fb      	str	r3, [r7, #28]
 8002cca:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	681a      	ldr	r2, [r3, #0]
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002cda:	601a      	str	r2, [r3, #0]
 8002cdc:	e1c0      	b.n	8003060 <HAL_I2C_Mem_Read+0x494>
    }
    else if (hi2c->XferSize == 1U)
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ce2:	2b01      	cmp	r3, #1
 8002ce4:	d11e      	bne.n	8002d24 <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	681a      	ldr	r2, [r3, #0]
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002cf4:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002cf6:	b672      	cpsid	i
}
 8002cf8:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002cfa:	2300      	movs	r3, #0
 8002cfc:	61bb      	str	r3, [r7, #24]
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	695b      	ldr	r3, [r3, #20]
 8002d04:	61bb      	str	r3, [r7, #24]
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	699b      	ldr	r3, [r3, #24]
 8002d0c:	61bb      	str	r3, [r7, #24]
 8002d0e:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	681a      	ldr	r2, [r3, #0]
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002d1e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002d20:	b662      	cpsie	i
}
 8002d22:	e035      	b.n	8002d90 <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d28:	2b02      	cmp	r3, #2
 8002d2a:	d11e      	bne.n	8002d6a <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	681a      	ldr	r2, [r3, #0]
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002d3a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002d3c:	b672      	cpsid	i
}
 8002d3e:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002d40:	2300      	movs	r3, #0
 8002d42:	617b      	str	r3, [r7, #20]
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	695b      	ldr	r3, [r3, #20]
 8002d4a:	617b      	str	r3, [r7, #20]
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	699b      	ldr	r3, [r3, #24]
 8002d52:	617b      	str	r3, [r7, #20]
 8002d54:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	681a      	ldr	r2, [r3, #0]
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002d64:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002d66:	b662      	cpsie	i
}
 8002d68:	e012      	b.n	8002d90 <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	681a      	ldr	r2, [r3, #0]
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002d78:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002d7a:	2300      	movs	r3, #0
 8002d7c:	613b      	str	r3, [r7, #16]
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	695b      	ldr	r3, [r3, #20]
 8002d84:	613b      	str	r3, [r7, #16]
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	699b      	ldr	r3, [r3, #24]
 8002d8c:	613b      	str	r3, [r7, #16]
 8002d8e:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8002d90:	e166      	b.n	8003060 <HAL_I2C_Mem_Read+0x494>
    {
      if (hi2c->XferSize <= 3U)
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d96:	2b03      	cmp	r3, #3
 8002d98:	f200 811f 	bhi.w	8002fda <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002da0:	2b01      	cmp	r3, #1
 8002da2:	d123      	bne.n	8002dec <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002da4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002da6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8002da8:	68f8      	ldr	r0, [r7, #12]
 8002daa:	f000 fdcd 	bl	8003948 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002dae:	4603      	mov	r3, r0
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d001      	beq.n	8002db8 <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 8002db4:	2301      	movs	r3, #1
 8002db6:	e167      	b.n	8003088 <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	691a      	ldr	r2, [r3, #16]
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dc2:	b2d2      	uxtb	r2, r2
 8002dc4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dca:	1c5a      	adds	r2, r3, #1
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002dd4:	3b01      	subs	r3, #1
 8002dd6:	b29a      	uxth	r2, r3
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002de0:	b29b      	uxth	r3, r3
 8002de2:	3b01      	subs	r3, #1
 8002de4:	b29a      	uxth	r2, r3
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002dea:	e139      	b.n	8003060 <HAL_I2C_Mem_Read+0x494>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002df0:	2b02      	cmp	r3, #2
 8002df2:	d152      	bne.n	8002e9a <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002df4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002df6:	9300      	str	r3, [sp, #0]
 8002df8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002dfa:	2200      	movs	r2, #0
 8002dfc:	4906      	ldr	r1, [pc, #24]	; (8002e18 <HAL_I2C_Mem_Read+0x24c>)
 8002dfe:	68f8      	ldr	r0, [r7, #12]
 8002e00:	f000 fbf8 	bl	80035f4 <I2C_WaitOnFlagUntilTimeout>
 8002e04:	4603      	mov	r3, r0
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d008      	beq.n	8002e1c <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 8002e0a:	2301      	movs	r3, #1
 8002e0c:	e13c      	b.n	8003088 <HAL_I2C_Mem_Read+0x4bc>
 8002e0e:	bf00      	nop
 8002e10:	00100002 	.word	0x00100002
 8002e14:	ffff0000 	.word	0xffff0000
 8002e18:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8002e1c:	b672      	cpsid	i
}
 8002e1e:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	681a      	ldr	r2, [r3, #0]
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002e2e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	691a      	ldr	r2, [r3, #16]
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e3a:	b2d2      	uxtb	r2, r2
 8002e3c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e42:	1c5a      	adds	r2, r3, #1
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e4c:	3b01      	subs	r3, #1
 8002e4e:	b29a      	uxth	r2, r3
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e58:	b29b      	uxth	r3, r3
 8002e5a:	3b01      	subs	r3, #1
 8002e5c:	b29a      	uxth	r2, r3
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8002e62:	b662      	cpsie	i
}
 8002e64:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	691a      	ldr	r2, [r3, #16]
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e70:	b2d2      	uxtb	r2, r2
 8002e72:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e78:	1c5a      	adds	r2, r3, #1
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e82:	3b01      	subs	r3, #1
 8002e84:	b29a      	uxth	r2, r3
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e8e:	b29b      	uxth	r3, r3
 8002e90:	3b01      	subs	r3, #1
 8002e92:	b29a      	uxth	r2, r3
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002e98:	e0e2      	b.n	8003060 <HAL_I2C_Mem_Read+0x494>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002e9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e9c:	9300      	str	r3, [sp, #0]
 8002e9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002ea0:	2200      	movs	r2, #0
 8002ea2:	497b      	ldr	r1, [pc, #492]	; (8003090 <HAL_I2C_Mem_Read+0x4c4>)
 8002ea4:	68f8      	ldr	r0, [r7, #12]
 8002ea6:	f000 fba5 	bl	80035f4 <I2C_WaitOnFlagUntilTimeout>
 8002eaa:	4603      	mov	r3, r0
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d001      	beq.n	8002eb4 <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 8002eb0:	2301      	movs	r3, #1
 8002eb2:	e0e9      	b.n	8003088 <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	681a      	ldr	r2, [r3, #0]
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002ec2:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002ec4:	b672      	cpsid	i
}
 8002ec6:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	691a      	ldr	r2, [r3, #16]
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ed2:	b2d2      	uxtb	r2, r2
 8002ed4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002eda:	1c5a      	adds	r2, r3, #1
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ee4:	3b01      	subs	r3, #1
 8002ee6:	b29a      	uxth	r2, r3
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ef0:	b29b      	uxth	r3, r3
 8002ef2:	3b01      	subs	r3, #1
 8002ef4:	b29a      	uxth	r2, r3
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8002efa:	4b66      	ldr	r3, [pc, #408]	; (8003094 <HAL_I2C_Mem_Read+0x4c8>)
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	08db      	lsrs	r3, r3, #3
 8002f00:	4a65      	ldr	r2, [pc, #404]	; (8003098 <HAL_I2C_Mem_Read+0x4cc>)
 8002f02:	fba2 2303 	umull	r2, r3, r2, r3
 8002f06:	0a1a      	lsrs	r2, r3, #8
 8002f08:	4613      	mov	r3, r2
 8002f0a:	009b      	lsls	r3, r3, #2
 8002f0c:	4413      	add	r3, r2
 8002f0e:	00da      	lsls	r2, r3, #3
 8002f10:	1ad3      	subs	r3, r2, r3
 8002f12:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8002f14:	6a3b      	ldr	r3, [r7, #32]
 8002f16:	3b01      	subs	r3, #1
 8002f18:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8002f1a:	6a3b      	ldr	r3, [r7, #32]
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d118      	bne.n	8002f52 <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	2200      	movs	r2, #0
 8002f24:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	2220      	movs	r2, #32
 8002f2a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	2200      	movs	r2, #0
 8002f32:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f3a:	f043 0220 	orr.w	r2, r3, #32
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8002f42:	b662      	cpsie	i
}
 8002f44:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	2200      	movs	r2, #0
 8002f4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 8002f4e:	2301      	movs	r3, #1
 8002f50:	e09a      	b.n	8003088 <HAL_I2C_Mem_Read+0x4bc>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	695b      	ldr	r3, [r3, #20]
 8002f58:	f003 0304 	and.w	r3, r3, #4
 8002f5c:	2b04      	cmp	r3, #4
 8002f5e:	d1d9      	bne.n	8002f14 <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	681a      	ldr	r2, [r3, #0]
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002f6e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	691a      	ldr	r2, [r3, #16]
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f7a:	b2d2      	uxtb	r2, r2
 8002f7c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f82:	1c5a      	adds	r2, r3, #1
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f8c:	3b01      	subs	r3, #1
 8002f8e:	b29a      	uxth	r2, r3
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f98:	b29b      	uxth	r3, r3
 8002f9a:	3b01      	subs	r3, #1
 8002f9c:	b29a      	uxth	r2, r3
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8002fa2:	b662      	cpsie	i
}
 8002fa4:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	691a      	ldr	r2, [r3, #16]
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fb0:	b2d2      	uxtb	r2, r2
 8002fb2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fb8:	1c5a      	adds	r2, r3, #1
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002fc2:	3b01      	subs	r3, #1
 8002fc4:	b29a      	uxth	r2, r3
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002fce:	b29b      	uxth	r3, r3
 8002fd0:	3b01      	subs	r3, #1
 8002fd2:	b29a      	uxth	r2, r3
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002fd8:	e042      	b.n	8003060 <HAL_I2C_Mem_Read+0x494>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002fda:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002fdc:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8002fde:	68f8      	ldr	r0, [r7, #12]
 8002fe0:	f000 fcb2 	bl	8003948 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002fe4:	4603      	mov	r3, r0
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d001      	beq.n	8002fee <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 8002fea:	2301      	movs	r3, #1
 8002fec:	e04c      	b.n	8003088 <HAL_I2C_Mem_Read+0x4bc>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	691a      	ldr	r2, [r3, #16]
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ff8:	b2d2      	uxtb	r2, r2
 8002ffa:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003000:	1c5a      	adds	r2, r3, #1
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800300a:	3b01      	subs	r3, #1
 800300c:	b29a      	uxth	r2, r3
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003016:	b29b      	uxth	r3, r3
 8003018:	3b01      	subs	r3, #1
 800301a:	b29a      	uxth	r2, r3
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	695b      	ldr	r3, [r3, #20]
 8003026:	f003 0304 	and.w	r3, r3, #4
 800302a:	2b04      	cmp	r3, #4
 800302c:	d118      	bne.n	8003060 <HAL_I2C_Mem_Read+0x494>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	691a      	ldr	r2, [r3, #16]
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003038:	b2d2      	uxtb	r2, r2
 800303a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003040:	1c5a      	adds	r2, r3, #1
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800304a:	3b01      	subs	r3, #1
 800304c:	b29a      	uxth	r2, r3
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003056:	b29b      	uxth	r3, r3
 8003058:	3b01      	subs	r3, #1
 800305a:	b29a      	uxth	r2, r3
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003064:	2b00      	cmp	r3, #0
 8003066:	f47f ae94 	bne.w	8002d92 <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	2220      	movs	r2, #32
 800306e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	2200      	movs	r2, #0
 8003076:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	2200      	movs	r2, #0
 800307e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003082:	2300      	movs	r3, #0
 8003084:	e000      	b.n	8003088 <HAL_I2C_Mem_Read+0x4bc>
  }
  else
  {
    return HAL_BUSY;
 8003086:	2302      	movs	r3, #2
  }
}
 8003088:	4618      	mov	r0, r3
 800308a:	3728      	adds	r7, #40	; 0x28
 800308c:	46bd      	mov	sp, r7
 800308e:	bd80      	pop	{r7, pc}
 8003090:	00010004 	.word	0x00010004
 8003094:	20000018 	.word	0x20000018
 8003098:	14f8b589 	.word	0x14f8b589

0800309c <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 800309c:	b580      	push	{r7, lr}
 800309e:	b08a      	sub	sp, #40	; 0x28
 80030a0:	af02      	add	r7, sp, #8
 80030a2:	60f8      	str	r0, [r7, #12]
 80030a4:	607a      	str	r2, [r7, #4]
 80030a6:	603b      	str	r3, [r7, #0]
 80030a8:	460b      	mov	r3, r1
 80030aa:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 80030ac:	f7fe fe12 	bl	8001cd4 <HAL_GetTick>
 80030b0:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 80030b2:	2300      	movs	r3, #0
 80030b4:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80030bc:	b2db      	uxtb	r3, r3
 80030be:	2b20      	cmp	r3, #32
 80030c0:	f040 8111 	bne.w	80032e6 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80030c4:	69fb      	ldr	r3, [r7, #28]
 80030c6:	9300      	str	r3, [sp, #0]
 80030c8:	2319      	movs	r3, #25
 80030ca:	2201      	movs	r2, #1
 80030cc:	4988      	ldr	r1, [pc, #544]	; (80032f0 <HAL_I2C_IsDeviceReady+0x254>)
 80030ce:	68f8      	ldr	r0, [r7, #12]
 80030d0:	f000 fa90 	bl	80035f4 <I2C_WaitOnFlagUntilTimeout>
 80030d4:	4603      	mov	r3, r0
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d001      	beq.n	80030de <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 80030da:	2302      	movs	r3, #2
 80030dc:	e104      	b.n	80032e8 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80030e4:	2b01      	cmp	r3, #1
 80030e6:	d101      	bne.n	80030ec <HAL_I2C_IsDeviceReady+0x50>
 80030e8:	2302      	movs	r3, #2
 80030ea:	e0fd      	b.n	80032e8 <HAL_I2C_IsDeviceReady+0x24c>
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	2201      	movs	r2, #1
 80030f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	f003 0301 	and.w	r3, r3, #1
 80030fe:	2b01      	cmp	r3, #1
 8003100:	d007      	beq.n	8003112 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	681a      	ldr	r2, [r3, #0]
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	f042 0201 	orr.w	r2, r2, #1
 8003110:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	681a      	ldr	r2, [r3, #0]
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003120:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	2224      	movs	r2, #36	; 0x24
 8003126:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	2200      	movs	r2, #0
 800312e:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	4a70      	ldr	r2, [pc, #448]	; (80032f4 <HAL_I2C_IsDeviceReady+0x258>)
 8003134:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	681a      	ldr	r2, [r3, #0]
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003144:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8003146:	69fb      	ldr	r3, [r7, #28]
 8003148:	9300      	str	r3, [sp, #0]
 800314a:	683b      	ldr	r3, [r7, #0]
 800314c:	2200      	movs	r2, #0
 800314e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003152:	68f8      	ldr	r0, [r7, #12]
 8003154:	f000 fa4e 	bl	80035f4 <I2C_WaitOnFlagUntilTimeout>
 8003158:	4603      	mov	r3, r0
 800315a:	2b00      	cmp	r3, #0
 800315c:	d00d      	beq.n	800317a <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003168:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800316c:	d103      	bne.n	8003176 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003174:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 8003176:	2303      	movs	r3, #3
 8003178:	e0b6      	b.n	80032e8 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800317a:	897b      	ldrh	r3, [r7, #10]
 800317c:	b2db      	uxtb	r3, r3
 800317e:	461a      	mov	r2, r3
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003188:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 800318a:	f7fe fda3 	bl	8001cd4 <HAL_GetTick>
 800318e:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	695b      	ldr	r3, [r3, #20]
 8003196:	f003 0302 	and.w	r3, r3, #2
 800319a:	2b02      	cmp	r3, #2
 800319c:	bf0c      	ite	eq
 800319e:	2301      	moveq	r3, #1
 80031a0:	2300      	movne	r3, #0
 80031a2:	b2db      	uxtb	r3, r3
 80031a4:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	695b      	ldr	r3, [r3, #20]
 80031ac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80031b0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80031b4:	bf0c      	ite	eq
 80031b6:	2301      	moveq	r3, #1
 80031b8:	2300      	movne	r3, #0
 80031ba:	b2db      	uxtb	r3, r3
 80031bc:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80031be:	e025      	b.n	800320c <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80031c0:	f7fe fd88 	bl	8001cd4 <HAL_GetTick>
 80031c4:	4602      	mov	r2, r0
 80031c6:	69fb      	ldr	r3, [r7, #28]
 80031c8:	1ad3      	subs	r3, r2, r3
 80031ca:	683a      	ldr	r2, [r7, #0]
 80031cc:	429a      	cmp	r2, r3
 80031ce:	d302      	bcc.n	80031d6 <HAL_I2C_IsDeviceReady+0x13a>
 80031d0:	683b      	ldr	r3, [r7, #0]
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d103      	bne.n	80031de <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	22a0      	movs	r2, #160	; 0xa0
 80031da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	695b      	ldr	r3, [r3, #20]
 80031e4:	f003 0302 	and.w	r3, r3, #2
 80031e8:	2b02      	cmp	r3, #2
 80031ea:	bf0c      	ite	eq
 80031ec:	2301      	moveq	r3, #1
 80031ee:	2300      	movne	r3, #0
 80031f0:	b2db      	uxtb	r3, r3
 80031f2:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	695b      	ldr	r3, [r3, #20]
 80031fa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80031fe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003202:	bf0c      	ite	eq
 8003204:	2301      	moveq	r3, #1
 8003206:	2300      	movne	r3, #0
 8003208:	b2db      	uxtb	r3, r3
 800320a:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003212:	b2db      	uxtb	r3, r3
 8003214:	2ba0      	cmp	r3, #160	; 0xa0
 8003216:	d005      	beq.n	8003224 <HAL_I2C_IsDeviceReady+0x188>
 8003218:	7dfb      	ldrb	r3, [r7, #23]
 800321a:	2b00      	cmp	r3, #0
 800321c:	d102      	bne.n	8003224 <HAL_I2C_IsDeviceReady+0x188>
 800321e:	7dbb      	ldrb	r3, [r7, #22]
 8003220:	2b00      	cmp	r3, #0
 8003222:	d0cd      	beq.n	80031c0 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	2220      	movs	r2, #32
 8003228:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	695b      	ldr	r3, [r3, #20]
 8003232:	f003 0302 	and.w	r3, r3, #2
 8003236:	2b02      	cmp	r3, #2
 8003238:	d129      	bne.n	800328e <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	681a      	ldr	r2, [r3, #0]
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003248:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800324a:	2300      	movs	r3, #0
 800324c:	613b      	str	r3, [r7, #16]
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	695b      	ldr	r3, [r3, #20]
 8003254:	613b      	str	r3, [r7, #16]
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	699b      	ldr	r3, [r3, #24]
 800325c:	613b      	str	r3, [r7, #16]
 800325e:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003260:	69fb      	ldr	r3, [r7, #28]
 8003262:	9300      	str	r3, [sp, #0]
 8003264:	2319      	movs	r3, #25
 8003266:	2201      	movs	r2, #1
 8003268:	4921      	ldr	r1, [pc, #132]	; (80032f0 <HAL_I2C_IsDeviceReady+0x254>)
 800326a:	68f8      	ldr	r0, [r7, #12]
 800326c:	f000 f9c2 	bl	80035f4 <I2C_WaitOnFlagUntilTimeout>
 8003270:	4603      	mov	r3, r0
 8003272:	2b00      	cmp	r3, #0
 8003274:	d001      	beq.n	800327a <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8003276:	2301      	movs	r3, #1
 8003278:	e036      	b.n	80032e8 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	2220      	movs	r2, #32
 800327e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	2200      	movs	r2, #0
 8003286:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 800328a:	2300      	movs	r3, #0
 800328c:	e02c      	b.n	80032e8 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	681a      	ldr	r2, [r3, #0]
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800329c:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80032a6:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80032a8:	69fb      	ldr	r3, [r7, #28]
 80032aa:	9300      	str	r3, [sp, #0]
 80032ac:	2319      	movs	r3, #25
 80032ae:	2201      	movs	r2, #1
 80032b0:	490f      	ldr	r1, [pc, #60]	; (80032f0 <HAL_I2C_IsDeviceReady+0x254>)
 80032b2:	68f8      	ldr	r0, [r7, #12]
 80032b4:	f000 f99e 	bl	80035f4 <I2C_WaitOnFlagUntilTimeout>
 80032b8:	4603      	mov	r3, r0
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d001      	beq.n	80032c2 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 80032be:	2301      	movs	r3, #1
 80032c0:	e012      	b.n	80032e8 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 80032c2:	69bb      	ldr	r3, [r7, #24]
 80032c4:	3301      	adds	r3, #1
 80032c6:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 80032c8:	69ba      	ldr	r2, [r7, #24]
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	429a      	cmp	r2, r3
 80032ce:	f4ff af32 	bcc.w	8003136 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	2220      	movs	r2, #32
 80032d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	2200      	movs	r2, #0
 80032de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80032e2:	2301      	movs	r3, #1
 80032e4:	e000      	b.n	80032e8 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 80032e6:	2302      	movs	r3, #2
  }
}
 80032e8:	4618      	mov	r0, r3
 80032ea:	3720      	adds	r7, #32
 80032ec:	46bd      	mov	sp, r7
 80032ee:	bd80      	pop	{r7, pc}
 80032f0:	00100002 	.word	0x00100002
 80032f4:	ffff0000 	.word	0xffff0000

080032f8 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80032f8:	b580      	push	{r7, lr}
 80032fa:	b088      	sub	sp, #32
 80032fc:	af02      	add	r7, sp, #8
 80032fe:	60f8      	str	r0, [r7, #12]
 8003300:	4608      	mov	r0, r1
 8003302:	4611      	mov	r1, r2
 8003304:	461a      	mov	r2, r3
 8003306:	4603      	mov	r3, r0
 8003308:	817b      	strh	r3, [r7, #10]
 800330a:	460b      	mov	r3, r1
 800330c:	813b      	strh	r3, [r7, #8]
 800330e:	4613      	mov	r3, r2
 8003310:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	681a      	ldr	r2, [r3, #0]
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003320:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003322:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003324:	9300      	str	r3, [sp, #0]
 8003326:	6a3b      	ldr	r3, [r7, #32]
 8003328:	2200      	movs	r2, #0
 800332a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800332e:	68f8      	ldr	r0, [r7, #12]
 8003330:	f000 f960 	bl	80035f4 <I2C_WaitOnFlagUntilTimeout>
 8003334:	4603      	mov	r3, r0
 8003336:	2b00      	cmp	r3, #0
 8003338:	d00d      	beq.n	8003356 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003344:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003348:	d103      	bne.n	8003352 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003350:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003352:	2303      	movs	r3, #3
 8003354:	e05f      	b.n	8003416 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003356:	897b      	ldrh	r3, [r7, #10]
 8003358:	b2db      	uxtb	r3, r3
 800335a:	461a      	mov	r2, r3
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003364:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003366:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003368:	6a3a      	ldr	r2, [r7, #32]
 800336a:	492d      	ldr	r1, [pc, #180]	; (8003420 <I2C_RequestMemoryWrite+0x128>)
 800336c:	68f8      	ldr	r0, [r7, #12]
 800336e:	f000 f9bb 	bl	80036e8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003372:	4603      	mov	r3, r0
 8003374:	2b00      	cmp	r3, #0
 8003376:	d001      	beq.n	800337c <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8003378:	2301      	movs	r3, #1
 800337a:	e04c      	b.n	8003416 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800337c:	2300      	movs	r3, #0
 800337e:	617b      	str	r3, [r7, #20]
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	695b      	ldr	r3, [r3, #20]
 8003386:	617b      	str	r3, [r7, #20]
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	699b      	ldr	r3, [r3, #24]
 800338e:	617b      	str	r3, [r7, #20]
 8003390:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003392:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003394:	6a39      	ldr	r1, [r7, #32]
 8003396:	68f8      	ldr	r0, [r7, #12]
 8003398:	f000 fa46 	bl	8003828 <I2C_WaitOnTXEFlagUntilTimeout>
 800339c:	4603      	mov	r3, r0
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d00d      	beq.n	80033be <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033a6:	2b04      	cmp	r3, #4
 80033a8:	d107      	bne.n	80033ba <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	681a      	ldr	r2, [r3, #0]
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80033b8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80033ba:	2301      	movs	r3, #1
 80033bc:	e02b      	b.n	8003416 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80033be:	88fb      	ldrh	r3, [r7, #6]
 80033c0:	2b01      	cmp	r3, #1
 80033c2:	d105      	bne.n	80033d0 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80033c4:	893b      	ldrh	r3, [r7, #8]
 80033c6:	b2da      	uxtb	r2, r3
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	611a      	str	r2, [r3, #16]
 80033ce:	e021      	b.n	8003414 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80033d0:	893b      	ldrh	r3, [r7, #8]
 80033d2:	0a1b      	lsrs	r3, r3, #8
 80033d4:	b29b      	uxth	r3, r3
 80033d6:	b2da      	uxtb	r2, r3
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80033de:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80033e0:	6a39      	ldr	r1, [r7, #32]
 80033e2:	68f8      	ldr	r0, [r7, #12]
 80033e4:	f000 fa20 	bl	8003828 <I2C_WaitOnTXEFlagUntilTimeout>
 80033e8:	4603      	mov	r3, r0
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d00d      	beq.n	800340a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033f2:	2b04      	cmp	r3, #4
 80033f4:	d107      	bne.n	8003406 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	681a      	ldr	r2, [r3, #0]
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003404:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003406:	2301      	movs	r3, #1
 8003408:	e005      	b.n	8003416 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800340a:	893b      	ldrh	r3, [r7, #8]
 800340c:	b2da      	uxtb	r2, r3
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003414:	2300      	movs	r3, #0
}
 8003416:	4618      	mov	r0, r3
 8003418:	3718      	adds	r7, #24
 800341a:	46bd      	mov	sp, r7
 800341c:	bd80      	pop	{r7, pc}
 800341e:	bf00      	nop
 8003420:	00010002 	.word	0x00010002

08003424 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003424:	b580      	push	{r7, lr}
 8003426:	b088      	sub	sp, #32
 8003428:	af02      	add	r7, sp, #8
 800342a:	60f8      	str	r0, [r7, #12]
 800342c:	4608      	mov	r0, r1
 800342e:	4611      	mov	r1, r2
 8003430:	461a      	mov	r2, r3
 8003432:	4603      	mov	r3, r0
 8003434:	817b      	strh	r3, [r7, #10]
 8003436:	460b      	mov	r3, r1
 8003438:	813b      	strh	r3, [r7, #8]
 800343a:	4613      	mov	r3, r2
 800343c:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	681a      	ldr	r2, [r3, #0]
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800344c:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	681a      	ldr	r2, [r3, #0]
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800345c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800345e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003460:	9300      	str	r3, [sp, #0]
 8003462:	6a3b      	ldr	r3, [r7, #32]
 8003464:	2200      	movs	r2, #0
 8003466:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800346a:	68f8      	ldr	r0, [r7, #12]
 800346c:	f000 f8c2 	bl	80035f4 <I2C_WaitOnFlagUntilTimeout>
 8003470:	4603      	mov	r3, r0
 8003472:	2b00      	cmp	r3, #0
 8003474:	d00d      	beq.n	8003492 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003480:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003484:	d103      	bne.n	800348e <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	f44f 7200 	mov.w	r2, #512	; 0x200
 800348c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800348e:	2303      	movs	r3, #3
 8003490:	e0aa      	b.n	80035e8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003492:	897b      	ldrh	r3, [r7, #10]
 8003494:	b2db      	uxtb	r3, r3
 8003496:	461a      	mov	r2, r3
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80034a0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80034a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034a4:	6a3a      	ldr	r2, [r7, #32]
 80034a6:	4952      	ldr	r1, [pc, #328]	; (80035f0 <I2C_RequestMemoryRead+0x1cc>)
 80034a8:	68f8      	ldr	r0, [r7, #12]
 80034aa:	f000 f91d 	bl	80036e8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80034ae:	4603      	mov	r3, r0
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d001      	beq.n	80034b8 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80034b4:	2301      	movs	r3, #1
 80034b6:	e097      	b.n	80035e8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80034b8:	2300      	movs	r3, #0
 80034ba:	617b      	str	r3, [r7, #20]
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	695b      	ldr	r3, [r3, #20]
 80034c2:	617b      	str	r3, [r7, #20]
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	699b      	ldr	r3, [r3, #24]
 80034ca:	617b      	str	r3, [r7, #20]
 80034cc:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80034ce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80034d0:	6a39      	ldr	r1, [r7, #32]
 80034d2:	68f8      	ldr	r0, [r7, #12]
 80034d4:	f000 f9a8 	bl	8003828 <I2C_WaitOnTXEFlagUntilTimeout>
 80034d8:	4603      	mov	r3, r0
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d00d      	beq.n	80034fa <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034e2:	2b04      	cmp	r3, #4
 80034e4:	d107      	bne.n	80034f6 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	681a      	ldr	r2, [r3, #0]
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80034f4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80034f6:	2301      	movs	r3, #1
 80034f8:	e076      	b.n	80035e8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80034fa:	88fb      	ldrh	r3, [r7, #6]
 80034fc:	2b01      	cmp	r3, #1
 80034fe:	d105      	bne.n	800350c <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003500:	893b      	ldrh	r3, [r7, #8]
 8003502:	b2da      	uxtb	r2, r3
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	611a      	str	r2, [r3, #16]
 800350a:	e021      	b.n	8003550 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800350c:	893b      	ldrh	r3, [r7, #8]
 800350e:	0a1b      	lsrs	r3, r3, #8
 8003510:	b29b      	uxth	r3, r3
 8003512:	b2da      	uxtb	r2, r3
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800351a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800351c:	6a39      	ldr	r1, [r7, #32]
 800351e:	68f8      	ldr	r0, [r7, #12]
 8003520:	f000 f982 	bl	8003828 <I2C_WaitOnTXEFlagUntilTimeout>
 8003524:	4603      	mov	r3, r0
 8003526:	2b00      	cmp	r3, #0
 8003528:	d00d      	beq.n	8003546 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800352e:	2b04      	cmp	r3, #4
 8003530:	d107      	bne.n	8003542 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	681a      	ldr	r2, [r3, #0]
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003540:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003542:	2301      	movs	r3, #1
 8003544:	e050      	b.n	80035e8 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003546:	893b      	ldrh	r3, [r7, #8]
 8003548:	b2da      	uxtb	r2, r3
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003550:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003552:	6a39      	ldr	r1, [r7, #32]
 8003554:	68f8      	ldr	r0, [r7, #12]
 8003556:	f000 f967 	bl	8003828 <I2C_WaitOnTXEFlagUntilTimeout>
 800355a:	4603      	mov	r3, r0
 800355c:	2b00      	cmp	r3, #0
 800355e:	d00d      	beq.n	800357c <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003564:	2b04      	cmp	r3, #4
 8003566:	d107      	bne.n	8003578 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	681a      	ldr	r2, [r3, #0]
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003576:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003578:	2301      	movs	r3, #1
 800357a:	e035      	b.n	80035e8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	681a      	ldr	r2, [r3, #0]
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800358a:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800358c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800358e:	9300      	str	r3, [sp, #0]
 8003590:	6a3b      	ldr	r3, [r7, #32]
 8003592:	2200      	movs	r2, #0
 8003594:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003598:	68f8      	ldr	r0, [r7, #12]
 800359a:	f000 f82b 	bl	80035f4 <I2C_WaitOnFlagUntilTimeout>
 800359e:	4603      	mov	r3, r0
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d00d      	beq.n	80035c0 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80035ae:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80035b2:	d103      	bne.n	80035bc <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80035ba:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80035bc:	2303      	movs	r3, #3
 80035be:	e013      	b.n	80035e8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80035c0:	897b      	ldrh	r3, [r7, #10]
 80035c2:	b2db      	uxtb	r3, r3
 80035c4:	f043 0301 	orr.w	r3, r3, #1
 80035c8:	b2da      	uxtb	r2, r3
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80035d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035d2:	6a3a      	ldr	r2, [r7, #32]
 80035d4:	4906      	ldr	r1, [pc, #24]	; (80035f0 <I2C_RequestMemoryRead+0x1cc>)
 80035d6:	68f8      	ldr	r0, [r7, #12]
 80035d8:	f000 f886 	bl	80036e8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80035dc:	4603      	mov	r3, r0
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d001      	beq.n	80035e6 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80035e2:	2301      	movs	r3, #1
 80035e4:	e000      	b.n	80035e8 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80035e6:	2300      	movs	r3, #0
}
 80035e8:	4618      	mov	r0, r3
 80035ea:	3718      	adds	r7, #24
 80035ec:	46bd      	mov	sp, r7
 80035ee:	bd80      	pop	{r7, pc}
 80035f0:	00010002 	.word	0x00010002

080035f4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80035f4:	b580      	push	{r7, lr}
 80035f6:	b084      	sub	sp, #16
 80035f8:	af00      	add	r7, sp, #0
 80035fa:	60f8      	str	r0, [r7, #12]
 80035fc:	60b9      	str	r1, [r7, #8]
 80035fe:	603b      	str	r3, [r7, #0]
 8003600:	4613      	mov	r3, r2
 8003602:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003604:	e048      	b.n	8003698 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003606:	683b      	ldr	r3, [r7, #0]
 8003608:	f1b3 3fff 	cmp.w	r3, #4294967295
 800360c:	d044      	beq.n	8003698 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800360e:	f7fe fb61 	bl	8001cd4 <HAL_GetTick>
 8003612:	4602      	mov	r2, r0
 8003614:	69bb      	ldr	r3, [r7, #24]
 8003616:	1ad3      	subs	r3, r2, r3
 8003618:	683a      	ldr	r2, [r7, #0]
 800361a:	429a      	cmp	r2, r3
 800361c:	d302      	bcc.n	8003624 <I2C_WaitOnFlagUntilTimeout+0x30>
 800361e:	683b      	ldr	r3, [r7, #0]
 8003620:	2b00      	cmp	r3, #0
 8003622:	d139      	bne.n	8003698 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003624:	68bb      	ldr	r3, [r7, #8]
 8003626:	0c1b      	lsrs	r3, r3, #16
 8003628:	b2db      	uxtb	r3, r3
 800362a:	2b01      	cmp	r3, #1
 800362c:	d10d      	bne.n	800364a <I2C_WaitOnFlagUntilTimeout+0x56>
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	695b      	ldr	r3, [r3, #20]
 8003634:	43da      	mvns	r2, r3
 8003636:	68bb      	ldr	r3, [r7, #8]
 8003638:	4013      	ands	r3, r2
 800363a:	b29b      	uxth	r3, r3
 800363c:	2b00      	cmp	r3, #0
 800363e:	bf0c      	ite	eq
 8003640:	2301      	moveq	r3, #1
 8003642:	2300      	movne	r3, #0
 8003644:	b2db      	uxtb	r3, r3
 8003646:	461a      	mov	r2, r3
 8003648:	e00c      	b.n	8003664 <I2C_WaitOnFlagUntilTimeout+0x70>
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	699b      	ldr	r3, [r3, #24]
 8003650:	43da      	mvns	r2, r3
 8003652:	68bb      	ldr	r3, [r7, #8]
 8003654:	4013      	ands	r3, r2
 8003656:	b29b      	uxth	r3, r3
 8003658:	2b00      	cmp	r3, #0
 800365a:	bf0c      	ite	eq
 800365c:	2301      	moveq	r3, #1
 800365e:	2300      	movne	r3, #0
 8003660:	b2db      	uxtb	r3, r3
 8003662:	461a      	mov	r2, r3
 8003664:	79fb      	ldrb	r3, [r7, #7]
 8003666:	429a      	cmp	r2, r3
 8003668:	d116      	bne.n	8003698 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	2200      	movs	r2, #0
 800366e:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	2220      	movs	r2, #32
 8003674:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	2200      	movs	r2, #0
 800367c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003684:	f043 0220 	orr.w	r2, r3, #32
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	2200      	movs	r2, #0
 8003690:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003694:	2301      	movs	r3, #1
 8003696:	e023      	b.n	80036e0 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003698:	68bb      	ldr	r3, [r7, #8]
 800369a:	0c1b      	lsrs	r3, r3, #16
 800369c:	b2db      	uxtb	r3, r3
 800369e:	2b01      	cmp	r3, #1
 80036a0:	d10d      	bne.n	80036be <I2C_WaitOnFlagUntilTimeout+0xca>
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	695b      	ldr	r3, [r3, #20]
 80036a8:	43da      	mvns	r2, r3
 80036aa:	68bb      	ldr	r3, [r7, #8]
 80036ac:	4013      	ands	r3, r2
 80036ae:	b29b      	uxth	r3, r3
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	bf0c      	ite	eq
 80036b4:	2301      	moveq	r3, #1
 80036b6:	2300      	movne	r3, #0
 80036b8:	b2db      	uxtb	r3, r3
 80036ba:	461a      	mov	r2, r3
 80036bc:	e00c      	b.n	80036d8 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	699b      	ldr	r3, [r3, #24]
 80036c4:	43da      	mvns	r2, r3
 80036c6:	68bb      	ldr	r3, [r7, #8]
 80036c8:	4013      	ands	r3, r2
 80036ca:	b29b      	uxth	r3, r3
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	bf0c      	ite	eq
 80036d0:	2301      	moveq	r3, #1
 80036d2:	2300      	movne	r3, #0
 80036d4:	b2db      	uxtb	r3, r3
 80036d6:	461a      	mov	r2, r3
 80036d8:	79fb      	ldrb	r3, [r7, #7]
 80036da:	429a      	cmp	r2, r3
 80036dc:	d093      	beq.n	8003606 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80036de:	2300      	movs	r3, #0
}
 80036e0:	4618      	mov	r0, r3
 80036e2:	3710      	adds	r7, #16
 80036e4:	46bd      	mov	sp, r7
 80036e6:	bd80      	pop	{r7, pc}

080036e8 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80036e8:	b580      	push	{r7, lr}
 80036ea:	b084      	sub	sp, #16
 80036ec:	af00      	add	r7, sp, #0
 80036ee:	60f8      	str	r0, [r7, #12]
 80036f0:	60b9      	str	r1, [r7, #8]
 80036f2:	607a      	str	r2, [r7, #4]
 80036f4:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80036f6:	e071      	b.n	80037dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	695b      	ldr	r3, [r3, #20]
 80036fe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003702:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003706:	d123      	bne.n	8003750 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	681a      	ldr	r2, [r3, #0]
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003716:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003720:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	2200      	movs	r2, #0
 8003726:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	2220      	movs	r2, #32
 800372c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	2200      	movs	r2, #0
 8003734:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800373c:	f043 0204 	orr.w	r2, r3, #4
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	2200      	movs	r2, #0
 8003748:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800374c:	2301      	movs	r3, #1
 800374e:	e067      	b.n	8003820 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003756:	d041      	beq.n	80037dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003758:	f7fe fabc 	bl	8001cd4 <HAL_GetTick>
 800375c:	4602      	mov	r2, r0
 800375e:	683b      	ldr	r3, [r7, #0]
 8003760:	1ad3      	subs	r3, r2, r3
 8003762:	687a      	ldr	r2, [r7, #4]
 8003764:	429a      	cmp	r2, r3
 8003766:	d302      	bcc.n	800376e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	2b00      	cmp	r3, #0
 800376c:	d136      	bne.n	80037dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800376e:	68bb      	ldr	r3, [r7, #8]
 8003770:	0c1b      	lsrs	r3, r3, #16
 8003772:	b2db      	uxtb	r3, r3
 8003774:	2b01      	cmp	r3, #1
 8003776:	d10c      	bne.n	8003792 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	695b      	ldr	r3, [r3, #20]
 800377e:	43da      	mvns	r2, r3
 8003780:	68bb      	ldr	r3, [r7, #8]
 8003782:	4013      	ands	r3, r2
 8003784:	b29b      	uxth	r3, r3
 8003786:	2b00      	cmp	r3, #0
 8003788:	bf14      	ite	ne
 800378a:	2301      	movne	r3, #1
 800378c:	2300      	moveq	r3, #0
 800378e:	b2db      	uxtb	r3, r3
 8003790:	e00b      	b.n	80037aa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	699b      	ldr	r3, [r3, #24]
 8003798:	43da      	mvns	r2, r3
 800379a:	68bb      	ldr	r3, [r7, #8]
 800379c:	4013      	ands	r3, r2
 800379e:	b29b      	uxth	r3, r3
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	bf14      	ite	ne
 80037a4:	2301      	movne	r3, #1
 80037a6:	2300      	moveq	r3, #0
 80037a8:	b2db      	uxtb	r3, r3
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d016      	beq.n	80037dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	2200      	movs	r2, #0
 80037b2:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	2220      	movs	r2, #32
 80037b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	2200      	movs	r2, #0
 80037c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037c8:	f043 0220 	orr.w	r2, r3, #32
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	2200      	movs	r2, #0
 80037d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80037d8:	2301      	movs	r3, #1
 80037da:	e021      	b.n	8003820 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80037dc:	68bb      	ldr	r3, [r7, #8]
 80037de:	0c1b      	lsrs	r3, r3, #16
 80037e0:	b2db      	uxtb	r3, r3
 80037e2:	2b01      	cmp	r3, #1
 80037e4:	d10c      	bne.n	8003800 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	695b      	ldr	r3, [r3, #20]
 80037ec:	43da      	mvns	r2, r3
 80037ee:	68bb      	ldr	r3, [r7, #8]
 80037f0:	4013      	ands	r3, r2
 80037f2:	b29b      	uxth	r3, r3
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	bf14      	ite	ne
 80037f8:	2301      	movne	r3, #1
 80037fa:	2300      	moveq	r3, #0
 80037fc:	b2db      	uxtb	r3, r3
 80037fe:	e00b      	b.n	8003818 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	699b      	ldr	r3, [r3, #24]
 8003806:	43da      	mvns	r2, r3
 8003808:	68bb      	ldr	r3, [r7, #8]
 800380a:	4013      	ands	r3, r2
 800380c:	b29b      	uxth	r3, r3
 800380e:	2b00      	cmp	r3, #0
 8003810:	bf14      	ite	ne
 8003812:	2301      	movne	r3, #1
 8003814:	2300      	moveq	r3, #0
 8003816:	b2db      	uxtb	r3, r3
 8003818:	2b00      	cmp	r3, #0
 800381a:	f47f af6d 	bne.w	80036f8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800381e:	2300      	movs	r3, #0
}
 8003820:	4618      	mov	r0, r3
 8003822:	3710      	adds	r7, #16
 8003824:	46bd      	mov	sp, r7
 8003826:	bd80      	pop	{r7, pc}

08003828 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003828:	b580      	push	{r7, lr}
 800382a:	b084      	sub	sp, #16
 800382c:	af00      	add	r7, sp, #0
 800382e:	60f8      	str	r0, [r7, #12]
 8003830:	60b9      	str	r1, [r7, #8]
 8003832:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003834:	e034      	b.n	80038a0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003836:	68f8      	ldr	r0, [r7, #12]
 8003838:	f000 f8e3 	bl	8003a02 <I2C_IsAcknowledgeFailed>
 800383c:	4603      	mov	r3, r0
 800383e:	2b00      	cmp	r3, #0
 8003840:	d001      	beq.n	8003846 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003842:	2301      	movs	r3, #1
 8003844:	e034      	b.n	80038b0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003846:	68bb      	ldr	r3, [r7, #8]
 8003848:	f1b3 3fff 	cmp.w	r3, #4294967295
 800384c:	d028      	beq.n	80038a0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800384e:	f7fe fa41 	bl	8001cd4 <HAL_GetTick>
 8003852:	4602      	mov	r2, r0
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	1ad3      	subs	r3, r2, r3
 8003858:	68ba      	ldr	r2, [r7, #8]
 800385a:	429a      	cmp	r2, r3
 800385c:	d302      	bcc.n	8003864 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800385e:	68bb      	ldr	r3, [r7, #8]
 8003860:	2b00      	cmp	r3, #0
 8003862:	d11d      	bne.n	80038a0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	695b      	ldr	r3, [r3, #20]
 800386a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800386e:	2b80      	cmp	r3, #128	; 0x80
 8003870:	d016      	beq.n	80038a0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	2200      	movs	r2, #0
 8003876:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	2220      	movs	r2, #32
 800387c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	2200      	movs	r2, #0
 8003884:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800388c:	f043 0220 	orr.w	r2, r3, #32
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	2200      	movs	r2, #0
 8003898:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 800389c:	2301      	movs	r3, #1
 800389e:	e007      	b.n	80038b0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	695b      	ldr	r3, [r3, #20]
 80038a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80038aa:	2b80      	cmp	r3, #128	; 0x80
 80038ac:	d1c3      	bne.n	8003836 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80038ae:	2300      	movs	r3, #0
}
 80038b0:	4618      	mov	r0, r3
 80038b2:	3710      	adds	r7, #16
 80038b4:	46bd      	mov	sp, r7
 80038b6:	bd80      	pop	{r7, pc}

080038b8 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80038b8:	b580      	push	{r7, lr}
 80038ba:	b084      	sub	sp, #16
 80038bc:	af00      	add	r7, sp, #0
 80038be:	60f8      	str	r0, [r7, #12]
 80038c0:	60b9      	str	r1, [r7, #8]
 80038c2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80038c4:	e034      	b.n	8003930 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80038c6:	68f8      	ldr	r0, [r7, #12]
 80038c8:	f000 f89b 	bl	8003a02 <I2C_IsAcknowledgeFailed>
 80038cc:	4603      	mov	r3, r0
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d001      	beq.n	80038d6 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80038d2:	2301      	movs	r3, #1
 80038d4:	e034      	b.n	8003940 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80038d6:	68bb      	ldr	r3, [r7, #8]
 80038d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038dc:	d028      	beq.n	8003930 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80038de:	f7fe f9f9 	bl	8001cd4 <HAL_GetTick>
 80038e2:	4602      	mov	r2, r0
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	1ad3      	subs	r3, r2, r3
 80038e8:	68ba      	ldr	r2, [r7, #8]
 80038ea:	429a      	cmp	r2, r3
 80038ec:	d302      	bcc.n	80038f4 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80038ee:	68bb      	ldr	r3, [r7, #8]
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d11d      	bne.n	8003930 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	695b      	ldr	r3, [r3, #20]
 80038fa:	f003 0304 	and.w	r3, r3, #4
 80038fe:	2b04      	cmp	r3, #4
 8003900:	d016      	beq.n	8003930 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	2200      	movs	r2, #0
 8003906:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	2220      	movs	r2, #32
 800390c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	2200      	movs	r2, #0
 8003914:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800391c:	f043 0220 	orr.w	r2, r3, #32
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	2200      	movs	r2, #0
 8003928:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 800392c:	2301      	movs	r3, #1
 800392e:	e007      	b.n	8003940 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	695b      	ldr	r3, [r3, #20]
 8003936:	f003 0304 	and.w	r3, r3, #4
 800393a:	2b04      	cmp	r3, #4
 800393c:	d1c3      	bne.n	80038c6 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800393e:	2300      	movs	r3, #0
}
 8003940:	4618      	mov	r0, r3
 8003942:	3710      	adds	r7, #16
 8003944:	46bd      	mov	sp, r7
 8003946:	bd80      	pop	{r7, pc}

08003948 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003948:	b580      	push	{r7, lr}
 800394a:	b084      	sub	sp, #16
 800394c:	af00      	add	r7, sp, #0
 800394e:	60f8      	str	r0, [r7, #12]
 8003950:	60b9      	str	r1, [r7, #8]
 8003952:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003954:	e049      	b.n	80039ea <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	695b      	ldr	r3, [r3, #20]
 800395c:	f003 0310 	and.w	r3, r3, #16
 8003960:	2b10      	cmp	r3, #16
 8003962:	d119      	bne.n	8003998 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	f06f 0210 	mvn.w	r2, #16
 800396c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	2200      	movs	r2, #0
 8003972:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	2220      	movs	r2, #32
 8003978:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	2200      	movs	r2, #0
 8003980:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	2200      	movs	r2, #0
 8003990:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003994:	2301      	movs	r3, #1
 8003996:	e030      	b.n	80039fa <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003998:	f7fe f99c 	bl	8001cd4 <HAL_GetTick>
 800399c:	4602      	mov	r2, r0
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	1ad3      	subs	r3, r2, r3
 80039a2:	68ba      	ldr	r2, [r7, #8]
 80039a4:	429a      	cmp	r2, r3
 80039a6:	d302      	bcc.n	80039ae <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80039a8:	68bb      	ldr	r3, [r7, #8]
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d11d      	bne.n	80039ea <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	695b      	ldr	r3, [r3, #20]
 80039b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80039b8:	2b40      	cmp	r3, #64	; 0x40
 80039ba:	d016      	beq.n	80039ea <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	2200      	movs	r2, #0
 80039c0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	2220      	movs	r2, #32
 80039c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	2200      	movs	r2, #0
 80039ce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039d6:	f043 0220 	orr.w	r2, r3, #32
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	2200      	movs	r2, #0
 80039e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80039e6:	2301      	movs	r3, #1
 80039e8:	e007      	b.n	80039fa <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	695b      	ldr	r3, [r3, #20]
 80039f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80039f4:	2b40      	cmp	r3, #64	; 0x40
 80039f6:	d1ae      	bne.n	8003956 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80039f8:	2300      	movs	r3, #0
}
 80039fa:	4618      	mov	r0, r3
 80039fc:	3710      	adds	r7, #16
 80039fe:	46bd      	mov	sp, r7
 8003a00:	bd80      	pop	{r7, pc}

08003a02 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003a02:	b480      	push	{r7}
 8003a04:	b083      	sub	sp, #12
 8003a06:	af00      	add	r7, sp, #0
 8003a08:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	695b      	ldr	r3, [r3, #20]
 8003a10:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003a14:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003a18:	d11b      	bne.n	8003a52 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003a22:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	2200      	movs	r2, #0
 8003a28:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	2220      	movs	r2, #32
 8003a2e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	2200      	movs	r2, #0
 8003a36:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a3e:	f043 0204 	orr.w	r2, r3, #4
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	2200      	movs	r2, #0
 8003a4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003a4e:	2301      	movs	r3, #1
 8003a50:	e000      	b.n	8003a54 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003a52:	2300      	movs	r3, #0
}
 8003a54:	4618      	mov	r0, r3
 8003a56:	370c      	adds	r7, #12
 8003a58:	46bd      	mov	sp, r7
 8003a5a:	bc80      	pop	{r7}
 8003a5c:	4770      	bx	lr
	...

08003a60 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003a60:	b580      	push	{r7, lr}
 8003a62:	b086      	sub	sp, #24
 8003a64:	af00      	add	r7, sp, #0
 8003a66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d101      	bne.n	8003a72 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003a6e:	2301      	movs	r3, #1
 8003a70:	e272      	b.n	8003f58 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	f003 0301 	and.w	r3, r3, #1
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	f000 8087 	beq.w	8003b8e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003a80:	4b92      	ldr	r3, [pc, #584]	; (8003ccc <HAL_RCC_OscConfig+0x26c>)
 8003a82:	685b      	ldr	r3, [r3, #4]
 8003a84:	f003 030c 	and.w	r3, r3, #12
 8003a88:	2b04      	cmp	r3, #4
 8003a8a:	d00c      	beq.n	8003aa6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003a8c:	4b8f      	ldr	r3, [pc, #572]	; (8003ccc <HAL_RCC_OscConfig+0x26c>)
 8003a8e:	685b      	ldr	r3, [r3, #4]
 8003a90:	f003 030c 	and.w	r3, r3, #12
 8003a94:	2b08      	cmp	r3, #8
 8003a96:	d112      	bne.n	8003abe <HAL_RCC_OscConfig+0x5e>
 8003a98:	4b8c      	ldr	r3, [pc, #560]	; (8003ccc <HAL_RCC_OscConfig+0x26c>)
 8003a9a:	685b      	ldr	r3, [r3, #4]
 8003a9c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003aa0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003aa4:	d10b      	bne.n	8003abe <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003aa6:	4b89      	ldr	r3, [pc, #548]	; (8003ccc <HAL_RCC_OscConfig+0x26c>)
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d06c      	beq.n	8003b8c <HAL_RCC_OscConfig+0x12c>
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	685b      	ldr	r3, [r3, #4]
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d168      	bne.n	8003b8c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003aba:	2301      	movs	r3, #1
 8003abc:	e24c      	b.n	8003f58 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	685b      	ldr	r3, [r3, #4]
 8003ac2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003ac6:	d106      	bne.n	8003ad6 <HAL_RCC_OscConfig+0x76>
 8003ac8:	4b80      	ldr	r3, [pc, #512]	; (8003ccc <HAL_RCC_OscConfig+0x26c>)
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	4a7f      	ldr	r2, [pc, #508]	; (8003ccc <HAL_RCC_OscConfig+0x26c>)
 8003ace:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003ad2:	6013      	str	r3, [r2, #0]
 8003ad4:	e02e      	b.n	8003b34 <HAL_RCC_OscConfig+0xd4>
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	685b      	ldr	r3, [r3, #4]
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d10c      	bne.n	8003af8 <HAL_RCC_OscConfig+0x98>
 8003ade:	4b7b      	ldr	r3, [pc, #492]	; (8003ccc <HAL_RCC_OscConfig+0x26c>)
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	4a7a      	ldr	r2, [pc, #488]	; (8003ccc <HAL_RCC_OscConfig+0x26c>)
 8003ae4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003ae8:	6013      	str	r3, [r2, #0]
 8003aea:	4b78      	ldr	r3, [pc, #480]	; (8003ccc <HAL_RCC_OscConfig+0x26c>)
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	4a77      	ldr	r2, [pc, #476]	; (8003ccc <HAL_RCC_OscConfig+0x26c>)
 8003af0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003af4:	6013      	str	r3, [r2, #0]
 8003af6:	e01d      	b.n	8003b34 <HAL_RCC_OscConfig+0xd4>
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	685b      	ldr	r3, [r3, #4]
 8003afc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003b00:	d10c      	bne.n	8003b1c <HAL_RCC_OscConfig+0xbc>
 8003b02:	4b72      	ldr	r3, [pc, #456]	; (8003ccc <HAL_RCC_OscConfig+0x26c>)
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	4a71      	ldr	r2, [pc, #452]	; (8003ccc <HAL_RCC_OscConfig+0x26c>)
 8003b08:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003b0c:	6013      	str	r3, [r2, #0]
 8003b0e:	4b6f      	ldr	r3, [pc, #444]	; (8003ccc <HAL_RCC_OscConfig+0x26c>)
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	4a6e      	ldr	r2, [pc, #440]	; (8003ccc <HAL_RCC_OscConfig+0x26c>)
 8003b14:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003b18:	6013      	str	r3, [r2, #0]
 8003b1a:	e00b      	b.n	8003b34 <HAL_RCC_OscConfig+0xd4>
 8003b1c:	4b6b      	ldr	r3, [pc, #428]	; (8003ccc <HAL_RCC_OscConfig+0x26c>)
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	4a6a      	ldr	r2, [pc, #424]	; (8003ccc <HAL_RCC_OscConfig+0x26c>)
 8003b22:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003b26:	6013      	str	r3, [r2, #0]
 8003b28:	4b68      	ldr	r3, [pc, #416]	; (8003ccc <HAL_RCC_OscConfig+0x26c>)
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	4a67      	ldr	r2, [pc, #412]	; (8003ccc <HAL_RCC_OscConfig+0x26c>)
 8003b2e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003b32:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	685b      	ldr	r3, [r3, #4]
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d013      	beq.n	8003b64 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b3c:	f7fe f8ca 	bl	8001cd4 <HAL_GetTick>
 8003b40:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003b42:	e008      	b.n	8003b56 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003b44:	f7fe f8c6 	bl	8001cd4 <HAL_GetTick>
 8003b48:	4602      	mov	r2, r0
 8003b4a:	693b      	ldr	r3, [r7, #16]
 8003b4c:	1ad3      	subs	r3, r2, r3
 8003b4e:	2b64      	cmp	r3, #100	; 0x64
 8003b50:	d901      	bls.n	8003b56 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003b52:	2303      	movs	r3, #3
 8003b54:	e200      	b.n	8003f58 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003b56:	4b5d      	ldr	r3, [pc, #372]	; (8003ccc <HAL_RCC_OscConfig+0x26c>)
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d0f0      	beq.n	8003b44 <HAL_RCC_OscConfig+0xe4>
 8003b62:	e014      	b.n	8003b8e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b64:	f7fe f8b6 	bl	8001cd4 <HAL_GetTick>
 8003b68:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003b6a:	e008      	b.n	8003b7e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003b6c:	f7fe f8b2 	bl	8001cd4 <HAL_GetTick>
 8003b70:	4602      	mov	r2, r0
 8003b72:	693b      	ldr	r3, [r7, #16]
 8003b74:	1ad3      	subs	r3, r2, r3
 8003b76:	2b64      	cmp	r3, #100	; 0x64
 8003b78:	d901      	bls.n	8003b7e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003b7a:	2303      	movs	r3, #3
 8003b7c:	e1ec      	b.n	8003f58 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003b7e:	4b53      	ldr	r3, [pc, #332]	; (8003ccc <HAL_RCC_OscConfig+0x26c>)
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d1f0      	bne.n	8003b6c <HAL_RCC_OscConfig+0x10c>
 8003b8a:	e000      	b.n	8003b8e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b8c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	f003 0302 	and.w	r3, r3, #2
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d063      	beq.n	8003c62 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003b9a:	4b4c      	ldr	r3, [pc, #304]	; (8003ccc <HAL_RCC_OscConfig+0x26c>)
 8003b9c:	685b      	ldr	r3, [r3, #4]
 8003b9e:	f003 030c 	and.w	r3, r3, #12
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d00b      	beq.n	8003bbe <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003ba6:	4b49      	ldr	r3, [pc, #292]	; (8003ccc <HAL_RCC_OscConfig+0x26c>)
 8003ba8:	685b      	ldr	r3, [r3, #4]
 8003baa:	f003 030c 	and.w	r3, r3, #12
 8003bae:	2b08      	cmp	r3, #8
 8003bb0:	d11c      	bne.n	8003bec <HAL_RCC_OscConfig+0x18c>
 8003bb2:	4b46      	ldr	r3, [pc, #280]	; (8003ccc <HAL_RCC_OscConfig+0x26c>)
 8003bb4:	685b      	ldr	r3, [r3, #4]
 8003bb6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d116      	bne.n	8003bec <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003bbe:	4b43      	ldr	r3, [pc, #268]	; (8003ccc <HAL_RCC_OscConfig+0x26c>)
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	f003 0302 	and.w	r3, r3, #2
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d005      	beq.n	8003bd6 <HAL_RCC_OscConfig+0x176>
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	691b      	ldr	r3, [r3, #16]
 8003bce:	2b01      	cmp	r3, #1
 8003bd0:	d001      	beq.n	8003bd6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003bd2:	2301      	movs	r3, #1
 8003bd4:	e1c0      	b.n	8003f58 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003bd6:	4b3d      	ldr	r3, [pc, #244]	; (8003ccc <HAL_RCC_OscConfig+0x26c>)
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	695b      	ldr	r3, [r3, #20]
 8003be2:	00db      	lsls	r3, r3, #3
 8003be4:	4939      	ldr	r1, [pc, #228]	; (8003ccc <HAL_RCC_OscConfig+0x26c>)
 8003be6:	4313      	orrs	r3, r2
 8003be8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003bea:	e03a      	b.n	8003c62 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	691b      	ldr	r3, [r3, #16]
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d020      	beq.n	8003c36 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003bf4:	4b36      	ldr	r3, [pc, #216]	; (8003cd0 <HAL_RCC_OscConfig+0x270>)
 8003bf6:	2201      	movs	r2, #1
 8003bf8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bfa:	f7fe f86b 	bl	8001cd4 <HAL_GetTick>
 8003bfe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c00:	e008      	b.n	8003c14 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003c02:	f7fe f867 	bl	8001cd4 <HAL_GetTick>
 8003c06:	4602      	mov	r2, r0
 8003c08:	693b      	ldr	r3, [r7, #16]
 8003c0a:	1ad3      	subs	r3, r2, r3
 8003c0c:	2b02      	cmp	r3, #2
 8003c0e:	d901      	bls.n	8003c14 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003c10:	2303      	movs	r3, #3
 8003c12:	e1a1      	b.n	8003f58 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c14:	4b2d      	ldr	r3, [pc, #180]	; (8003ccc <HAL_RCC_OscConfig+0x26c>)
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	f003 0302 	and.w	r3, r3, #2
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d0f0      	beq.n	8003c02 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c20:	4b2a      	ldr	r3, [pc, #168]	; (8003ccc <HAL_RCC_OscConfig+0x26c>)
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	695b      	ldr	r3, [r3, #20]
 8003c2c:	00db      	lsls	r3, r3, #3
 8003c2e:	4927      	ldr	r1, [pc, #156]	; (8003ccc <HAL_RCC_OscConfig+0x26c>)
 8003c30:	4313      	orrs	r3, r2
 8003c32:	600b      	str	r3, [r1, #0]
 8003c34:	e015      	b.n	8003c62 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003c36:	4b26      	ldr	r3, [pc, #152]	; (8003cd0 <HAL_RCC_OscConfig+0x270>)
 8003c38:	2200      	movs	r2, #0
 8003c3a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c3c:	f7fe f84a 	bl	8001cd4 <HAL_GetTick>
 8003c40:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003c42:	e008      	b.n	8003c56 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003c44:	f7fe f846 	bl	8001cd4 <HAL_GetTick>
 8003c48:	4602      	mov	r2, r0
 8003c4a:	693b      	ldr	r3, [r7, #16]
 8003c4c:	1ad3      	subs	r3, r2, r3
 8003c4e:	2b02      	cmp	r3, #2
 8003c50:	d901      	bls.n	8003c56 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003c52:	2303      	movs	r3, #3
 8003c54:	e180      	b.n	8003f58 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003c56:	4b1d      	ldr	r3, [pc, #116]	; (8003ccc <HAL_RCC_OscConfig+0x26c>)
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	f003 0302 	and.w	r3, r3, #2
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d1f0      	bne.n	8003c44 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	f003 0308 	and.w	r3, r3, #8
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d03a      	beq.n	8003ce4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	699b      	ldr	r3, [r3, #24]
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d019      	beq.n	8003caa <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003c76:	4b17      	ldr	r3, [pc, #92]	; (8003cd4 <HAL_RCC_OscConfig+0x274>)
 8003c78:	2201      	movs	r2, #1
 8003c7a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c7c:	f7fe f82a 	bl	8001cd4 <HAL_GetTick>
 8003c80:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003c82:	e008      	b.n	8003c96 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003c84:	f7fe f826 	bl	8001cd4 <HAL_GetTick>
 8003c88:	4602      	mov	r2, r0
 8003c8a:	693b      	ldr	r3, [r7, #16]
 8003c8c:	1ad3      	subs	r3, r2, r3
 8003c8e:	2b02      	cmp	r3, #2
 8003c90:	d901      	bls.n	8003c96 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003c92:	2303      	movs	r3, #3
 8003c94:	e160      	b.n	8003f58 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003c96:	4b0d      	ldr	r3, [pc, #52]	; (8003ccc <HAL_RCC_OscConfig+0x26c>)
 8003c98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c9a:	f003 0302 	and.w	r3, r3, #2
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d0f0      	beq.n	8003c84 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003ca2:	2001      	movs	r0, #1
 8003ca4:	f000 faba 	bl	800421c <RCC_Delay>
 8003ca8:	e01c      	b.n	8003ce4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003caa:	4b0a      	ldr	r3, [pc, #40]	; (8003cd4 <HAL_RCC_OscConfig+0x274>)
 8003cac:	2200      	movs	r2, #0
 8003cae:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003cb0:	f7fe f810 	bl	8001cd4 <HAL_GetTick>
 8003cb4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003cb6:	e00f      	b.n	8003cd8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003cb8:	f7fe f80c 	bl	8001cd4 <HAL_GetTick>
 8003cbc:	4602      	mov	r2, r0
 8003cbe:	693b      	ldr	r3, [r7, #16]
 8003cc0:	1ad3      	subs	r3, r2, r3
 8003cc2:	2b02      	cmp	r3, #2
 8003cc4:	d908      	bls.n	8003cd8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003cc6:	2303      	movs	r3, #3
 8003cc8:	e146      	b.n	8003f58 <HAL_RCC_OscConfig+0x4f8>
 8003cca:	bf00      	nop
 8003ccc:	40021000 	.word	0x40021000
 8003cd0:	42420000 	.word	0x42420000
 8003cd4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003cd8:	4b92      	ldr	r3, [pc, #584]	; (8003f24 <HAL_RCC_OscConfig+0x4c4>)
 8003cda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cdc:	f003 0302 	and.w	r3, r3, #2
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d1e9      	bne.n	8003cb8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	f003 0304 	and.w	r3, r3, #4
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	f000 80a6 	beq.w	8003e3e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003cf2:	2300      	movs	r3, #0
 8003cf4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003cf6:	4b8b      	ldr	r3, [pc, #556]	; (8003f24 <HAL_RCC_OscConfig+0x4c4>)
 8003cf8:	69db      	ldr	r3, [r3, #28]
 8003cfa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d10d      	bne.n	8003d1e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003d02:	4b88      	ldr	r3, [pc, #544]	; (8003f24 <HAL_RCC_OscConfig+0x4c4>)
 8003d04:	69db      	ldr	r3, [r3, #28]
 8003d06:	4a87      	ldr	r2, [pc, #540]	; (8003f24 <HAL_RCC_OscConfig+0x4c4>)
 8003d08:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003d0c:	61d3      	str	r3, [r2, #28]
 8003d0e:	4b85      	ldr	r3, [pc, #532]	; (8003f24 <HAL_RCC_OscConfig+0x4c4>)
 8003d10:	69db      	ldr	r3, [r3, #28]
 8003d12:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d16:	60bb      	str	r3, [r7, #8]
 8003d18:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003d1a:	2301      	movs	r3, #1
 8003d1c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d1e:	4b82      	ldr	r3, [pc, #520]	; (8003f28 <HAL_RCC_OscConfig+0x4c8>)
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d118      	bne.n	8003d5c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003d2a:	4b7f      	ldr	r3, [pc, #508]	; (8003f28 <HAL_RCC_OscConfig+0x4c8>)
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	4a7e      	ldr	r2, [pc, #504]	; (8003f28 <HAL_RCC_OscConfig+0x4c8>)
 8003d30:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003d34:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003d36:	f7fd ffcd 	bl	8001cd4 <HAL_GetTick>
 8003d3a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d3c:	e008      	b.n	8003d50 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003d3e:	f7fd ffc9 	bl	8001cd4 <HAL_GetTick>
 8003d42:	4602      	mov	r2, r0
 8003d44:	693b      	ldr	r3, [r7, #16]
 8003d46:	1ad3      	subs	r3, r2, r3
 8003d48:	2b64      	cmp	r3, #100	; 0x64
 8003d4a:	d901      	bls.n	8003d50 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003d4c:	2303      	movs	r3, #3
 8003d4e:	e103      	b.n	8003f58 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d50:	4b75      	ldr	r3, [pc, #468]	; (8003f28 <HAL_RCC_OscConfig+0x4c8>)
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d0f0      	beq.n	8003d3e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	68db      	ldr	r3, [r3, #12]
 8003d60:	2b01      	cmp	r3, #1
 8003d62:	d106      	bne.n	8003d72 <HAL_RCC_OscConfig+0x312>
 8003d64:	4b6f      	ldr	r3, [pc, #444]	; (8003f24 <HAL_RCC_OscConfig+0x4c4>)
 8003d66:	6a1b      	ldr	r3, [r3, #32]
 8003d68:	4a6e      	ldr	r2, [pc, #440]	; (8003f24 <HAL_RCC_OscConfig+0x4c4>)
 8003d6a:	f043 0301 	orr.w	r3, r3, #1
 8003d6e:	6213      	str	r3, [r2, #32]
 8003d70:	e02d      	b.n	8003dce <HAL_RCC_OscConfig+0x36e>
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	68db      	ldr	r3, [r3, #12]
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d10c      	bne.n	8003d94 <HAL_RCC_OscConfig+0x334>
 8003d7a:	4b6a      	ldr	r3, [pc, #424]	; (8003f24 <HAL_RCC_OscConfig+0x4c4>)
 8003d7c:	6a1b      	ldr	r3, [r3, #32]
 8003d7e:	4a69      	ldr	r2, [pc, #420]	; (8003f24 <HAL_RCC_OscConfig+0x4c4>)
 8003d80:	f023 0301 	bic.w	r3, r3, #1
 8003d84:	6213      	str	r3, [r2, #32]
 8003d86:	4b67      	ldr	r3, [pc, #412]	; (8003f24 <HAL_RCC_OscConfig+0x4c4>)
 8003d88:	6a1b      	ldr	r3, [r3, #32]
 8003d8a:	4a66      	ldr	r2, [pc, #408]	; (8003f24 <HAL_RCC_OscConfig+0x4c4>)
 8003d8c:	f023 0304 	bic.w	r3, r3, #4
 8003d90:	6213      	str	r3, [r2, #32]
 8003d92:	e01c      	b.n	8003dce <HAL_RCC_OscConfig+0x36e>
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	68db      	ldr	r3, [r3, #12]
 8003d98:	2b05      	cmp	r3, #5
 8003d9a:	d10c      	bne.n	8003db6 <HAL_RCC_OscConfig+0x356>
 8003d9c:	4b61      	ldr	r3, [pc, #388]	; (8003f24 <HAL_RCC_OscConfig+0x4c4>)
 8003d9e:	6a1b      	ldr	r3, [r3, #32]
 8003da0:	4a60      	ldr	r2, [pc, #384]	; (8003f24 <HAL_RCC_OscConfig+0x4c4>)
 8003da2:	f043 0304 	orr.w	r3, r3, #4
 8003da6:	6213      	str	r3, [r2, #32]
 8003da8:	4b5e      	ldr	r3, [pc, #376]	; (8003f24 <HAL_RCC_OscConfig+0x4c4>)
 8003daa:	6a1b      	ldr	r3, [r3, #32]
 8003dac:	4a5d      	ldr	r2, [pc, #372]	; (8003f24 <HAL_RCC_OscConfig+0x4c4>)
 8003dae:	f043 0301 	orr.w	r3, r3, #1
 8003db2:	6213      	str	r3, [r2, #32]
 8003db4:	e00b      	b.n	8003dce <HAL_RCC_OscConfig+0x36e>
 8003db6:	4b5b      	ldr	r3, [pc, #364]	; (8003f24 <HAL_RCC_OscConfig+0x4c4>)
 8003db8:	6a1b      	ldr	r3, [r3, #32]
 8003dba:	4a5a      	ldr	r2, [pc, #360]	; (8003f24 <HAL_RCC_OscConfig+0x4c4>)
 8003dbc:	f023 0301 	bic.w	r3, r3, #1
 8003dc0:	6213      	str	r3, [r2, #32]
 8003dc2:	4b58      	ldr	r3, [pc, #352]	; (8003f24 <HAL_RCC_OscConfig+0x4c4>)
 8003dc4:	6a1b      	ldr	r3, [r3, #32]
 8003dc6:	4a57      	ldr	r2, [pc, #348]	; (8003f24 <HAL_RCC_OscConfig+0x4c4>)
 8003dc8:	f023 0304 	bic.w	r3, r3, #4
 8003dcc:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	68db      	ldr	r3, [r3, #12]
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d015      	beq.n	8003e02 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003dd6:	f7fd ff7d 	bl	8001cd4 <HAL_GetTick>
 8003dda:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ddc:	e00a      	b.n	8003df4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003dde:	f7fd ff79 	bl	8001cd4 <HAL_GetTick>
 8003de2:	4602      	mov	r2, r0
 8003de4:	693b      	ldr	r3, [r7, #16]
 8003de6:	1ad3      	subs	r3, r2, r3
 8003de8:	f241 3288 	movw	r2, #5000	; 0x1388
 8003dec:	4293      	cmp	r3, r2
 8003dee:	d901      	bls.n	8003df4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003df0:	2303      	movs	r3, #3
 8003df2:	e0b1      	b.n	8003f58 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003df4:	4b4b      	ldr	r3, [pc, #300]	; (8003f24 <HAL_RCC_OscConfig+0x4c4>)
 8003df6:	6a1b      	ldr	r3, [r3, #32]
 8003df8:	f003 0302 	and.w	r3, r3, #2
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d0ee      	beq.n	8003dde <HAL_RCC_OscConfig+0x37e>
 8003e00:	e014      	b.n	8003e2c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003e02:	f7fd ff67 	bl	8001cd4 <HAL_GetTick>
 8003e06:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003e08:	e00a      	b.n	8003e20 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e0a:	f7fd ff63 	bl	8001cd4 <HAL_GetTick>
 8003e0e:	4602      	mov	r2, r0
 8003e10:	693b      	ldr	r3, [r7, #16]
 8003e12:	1ad3      	subs	r3, r2, r3
 8003e14:	f241 3288 	movw	r2, #5000	; 0x1388
 8003e18:	4293      	cmp	r3, r2
 8003e1a:	d901      	bls.n	8003e20 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003e1c:	2303      	movs	r3, #3
 8003e1e:	e09b      	b.n	8003f58 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003e20:	4b40      	ldr	r3, [pc, #256]	; (8003f24 <HAL_RCC_OscConfig+0x4c4>)
 8003e22:	6a1b      	ldr	r3, [r3, #32]
 8003e24:	f003 0302 	and.w	r3, r3, #2
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d1ee      	bne.n	8003e0a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003e2c:	7dfb      	ldrb	r3, [r7, #23]
 8003e2e:	2b01      	cmp	r3, #1
 8003e30:	d105      	bne.n	8003e3e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003e32:	4b3c      	ldr	r3, [pc, #240]	; (8003f24 <HAL_RCC_OscConfig+0x4c4>)
 8003e34:	69db      	ldr	r3, [r3, #28]
 8003e36:	4a3b      	ldr	r2, [pc, #236]	; (8003f24 <HAL_RCC_OscConfig+0x4c4>)
 8003e38:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003e3c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	69db      	ldr	r3, [r3, #28]
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	f000 8087 	beq.w	8003f56 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003e48:	4b36      	ldr	r3, [pc, #216]	; (8003f24 <HAL_RCC_OscConfig+0x4c4>)
 8003e4a:	685b      	ldr	r3, [r3, #4]
 8003e4c:	f003 030c 	and.w	r3, r3, #12
 8003e50:	2b08      	cmp	r3, #8
 8003e52:	d061      	beq.n	8003f18 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	69db      	ldr	r3, [r3, #28]
 8003e58:	2b02      	cmp	r3, #2
 8003e5a:	d146      	bne.n	8003eea <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003e5c:	4b33      	ldr	r3, [pc, #204]	; (8003f2c <HAL_RCC_OscConfig+0x4cc>)
 8003e5e:	2200      	movs	r2, #0
 8003e60:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e62:	f7fd ff37 	bl	8001cd4 <HAL_GetTick>
 8003e66:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003e68:	e008      	b.n	8003e7c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e6a:	f7fd ff33 	bl	8001cd4 <HAL_GetTick>
 8003e6e:	4602      	mov	r2, r0
 8003e70:	693b      	ldr	r3, [r7, #16]
 8003e72:	1ad3      	subs	r3, r2, r3
 8003e74:	2b02      	cmp	r3, #2
 8003e76:	d901      	bls.n	8003e7c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003e78:	2303      	movs	r3, #3
 8003e7a:	e06d      	b.n	8003f58 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003e7c:	4b29      	ldr	r3, [pc, #164]	; (8003f24 <HAL_RCC_OscConfig+0x4c4>)
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d1f0      	bne.n	8003e6a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	6a1b      	ldr	r3, [r3, #32]
 8003e8c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003e90:	d108      	bne.n	8003ea4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003e92:	4b24      	ldr	r3, [pc, #144]	; (8003f24 <HAL_RCC_OscConfig+0x4c4>)
 8003e94:	685b      	ldr	r3, [r3, #4]
 8003e96:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	689b      	ldr	r3, [r3, #8]
 8003e9e:	4921      	ldr	r1, [pc, #132]	; (8003f24 <HAL_RCC_OscConfig+0x4c4>)
 8003ea0:	4313      	orrs	r3, r2
 8003ea2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003ea4:	4b1f      	ldr	r3, [pc, #124]	; (8003f24 <HAL_RCC_OscConfig+0x4c4>)
 8003ea6:	685b      	ldr	r3, [r3, #4]
 8003ea8:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	6a19      	ldr	r1, [r3, #32]
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003eb4:	430b      	orrs	r3, r1
 8003eb6:	491b      	ldr	r1, [pc, #108]	; (8003f24 <HAL_RCC_OscConfig+0x4c4>)
 8003eb8:	4313      	orrs	r3, r2
 8003eba:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003ebc:	4b1b      	ldr	r3, [pc, #108]	; (8003f2c <HAL_RCC_OscConfig+0x4cc>)
 8003ebe:	2201      	movs	r2, #1
 8003ec0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ec2:	f7fd ff07 	bl	8001cd4 <HAL_GetTick>
 8003ec6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003ec8:	e008      	b.n	8003edc <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003eca:	f7fd ff03 	bl	8001cd4 <HAL_GetTick>
 8003ece:	4602      	mov	r2, r0
 8003ed0:	693b      	ldr	r3, [r7, #16]
 8003ed2:	1ad3      	subs	r3, r2, r3
 8003ed4:	2b02      	cmp	r3, #2
 8003ed6:	d901      	bls.n	8003edc <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003ed8:	2303      	movs	r3, #3
 8003eda:	e03d      	b.n	8003f58 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003edc:	4b11      	ldr	r3, [pc, #68]	; (8003f24 <HAL_RCC_OscConfig+0x4c4>)
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d0f0      	beq.n	8003eca <HAL_RCC_OscConfig+0x46a>
 8003ee8:	e035      	b.n	8003f56 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003eea:	4b10      	ldr	r3, [pc, #64]	; (8003f2c <HAL_RCC_OscConfig+0x4cc>)
 8003eec:	2200      	movs	r2, #0
 8003eee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ef0:	f7fd fef0 	bl	8001cd4 <HAL_GetTick>
 8003ef4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003ef6:	e008      	b.n	8003f0a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ef8:	f7fd feec 	bl	8001cd4 <HAL_GetTick>
 8003efc:	4602      	mov	r2, r0
 8003efe:	693b      	ldr	r3, [r7, #16]
 8003f00:	1ad3      	subs	r3, r2, r3
 8003f02:	2b02      	cmp	r3, #2
 8003f04:	d901      	bls.n	8003f0a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003f06:	2303      	movs	r3, #3
 8003f08:	e026      	b.n	8003f58 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003f0a:	4b06      	ldr	r3, [pc, #24]	; (8003f24 <HAL_RCC_OscConfig+0x4c4>)
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d1f0      	bne.n	8003ef8 <HAL_RCC_OscConfig+0x498>
 8003f16:	e01e      	b.n	8003f56 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	69db      	ldr	r3, [r3, #28]
 8003f1c:	2b01      	cmp	r3, #1
 8003f1e:	d107      	bne.n	8003f30 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003f20:	2301      	movs	r3, #1
 8003f22:	e019      	b.n	8003f58 <HAL_RCC_OscConfig+0x4f8>
 8003f24:	40021000 	.word	0x40021000
 8003f28:	40007000 	.word	0x40007000
 8003f2c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003f30:	4b0b      	ldr	r3, [pc, #44]	; (8003f60 <HAL_RCC_OscConfig+0x500>)
 8003f32:	685b      	ldr	r3, [r3, #4]
 8003f34:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	6a1b      	ldr	r3, [r3, #32]
 8003f40:	429a      	cmp	r2, r3
 8003f42:	d106      	bne.n	8003f52 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003f4e:	429a      	cmp	r2, r3
 8003f50:	d001      	beq.n	8003f56 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8003f52:	2301      	movs	r3, #1
 8003f54:	e000      	b.n	8003f58 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003f56:	2300      	movs	r3, #0
}
 8003f58:	4618      	mov	r0, r3
 8003f5a:	3718      	adds	r7, #24
 8003f5c:	46bd      	mov	sp, r7
 8003f5e:	bd80      	pop	{r7, pc}
 8003f60:	40021000 	.word	0x40021000

08003f64 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003f64:	b580      	push	{r7, lr}
 8003f66:	b084      	sub	sp, #16
 8003f68:	af00      	add	r7, sp, #0
 8003f6a:	6078      	str	r0, [r7, #4]
 8003f6c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d101      	bne.n	8003f78 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003f74:	2301      	movs	r3, #1
 8003f76:	e0d0      	b.n	800411a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003f78:	4b6a      	ldr	r3, [pc, #424]	; (8004124 <HAL_RCC_ClockConfig+0x1c0>)
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	f003 0307 	and.w	r3, r3, #7
 8003f80:	683a      	ldr	r2, [r7, #0]
 8003f82:	429a      	cmp	r2, r3
 8003f84:	d910      	bls.n	8003fa8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f86:	4b67      	ldr	r3, [pc, #412]	; (8004124 <HAL_RCC_ClockConfig+0x1c0>)
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	f023 0207 	bic.w	r2, r3, #7
 8003f8e:	4965      	ldr	r1, [pc, #404]	; (8004124 <HAL_RCC_ClockConfig+0x1c0>)
 8003f90:	683b      	ldr	r3, [r7, #0]
 8003f92:	4313      	orrs	r3, r2
 8003f94:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f96:	4b63      	ldr	r3, [pc, #396]	; (8004124 <HAL_RCC_ClockConfig+0x1c0>)
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	f003 0307 	and.w	r3, r3, #7
 8003f9e:	683a      	ldr	r2, [r7, #0]
 8003fa0:	429a      	cmp	r2, r3
 8003fa2:	d001      	beq.n	8003fa8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003fa4:	2301      	movs	r3, #1
 8003fa6:	e0b8      	b.n	800411a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	f003 0302 	and.w	r3, r3, #2
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d020      	beq.n	8003ff6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	f003 0304 	and.w	r3, r3, #4
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d005      	beq.n	8003fcc <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003fc0:	4b59      	ldr	r3, [pc, #356]	; (8004128 <HAL_RCC_ClockConfig+0x1c4>)
 8003fc2:	685b      	ldr	r3, [r3, #4]
 8003fc4:	4a58      	ldr	r2, [pc, #352]	; (8004128 <HAL_RCC_ClockConfig+0x1c4>)
 8003fc6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003fca:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	f003 0308 	and.w	r3, r3, #8
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d005      	beq.n	8003fe4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003fd8:	4b53      	ldr	r3, [pc, #332]	; (8004128 <HAL_RCC_ClockConfig+0x1c4>)
 8003fda:	685b      	ldr	r3, [r3, #4]
 8003fdc:	4a52      	ldr	r2, [pc, #328]	; (8004128 <HAL_RCC_ClockConfig+0x1c4>)
 8003fde:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003fe2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003fe4:	4b50      	ldr	r3, [pc, #320]	; (8004128 <HAL_RCC_ClockConfig+0x1c4>)
 8003fe6:	685b      	ldr	r3, [r3, #4]
 8003fe8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	689b      	ldr	r3, [r3, #8]
 8003ff0:	494d      	ldr	r1, [pc, #308]	; (8004128 <HAL_RCC_ClockConfig+0x1c4>)
 8003ff2:	4313      	orrs	r3, r2
 8003ff4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	f003 0301 	and.w	r3, r3, #1
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d040      	beq.n	8004084 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	685b      	ldr	r3, [r3, #4]
 8004006:	2b01      	cmp	r3, #1
 8004008:	d107      	bne.n	800401a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800400a:	4b47      	ldr	r3, [pc, #284]	; (8004128 <HAL_RCC_ClockConfig+0x1c4>)
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004012:	2b00      	cmp	r3, #0
 8004014:	d115      	bne.n	8004042 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004016:	2301      	movs	r3, #1
 8004018:	e07f      	b.n	800411a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	685b      	ldr	r3, [r3, #4]
 800401e:	2b02      	cmp	r3, #2
 8004020:	d107      	bne.n	8004032 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004022:	4b41      	ldr	r3, [pc, #260]	; (8004128 <HAL_RCC_ClockConfig+0x1c4>)
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800402a:	2b00      	cmp	r3, #0
 800402c:	d109      	bne.n	8004042 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800402e:	2301      	movs	r3, #1
 8004030:	e073      	b.n	800411a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004032:	4b3d      	ldr	r3, [pc, #244]	; (8004128 <HAL_RCC_ClockConfig+0x1c4>)
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	f003 0302 	and.w	r3, r3, #2
 800403a:	2b00      	cmp	r3, #0
 800403c:	d101      	bne.n	8004042 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800403e:	2301      	movs	r3, #1
 8004040:	e06b      	b.n	800411a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004042:	4b39      	ldr	r3, [pc, #228]	; (8004128 <HAL_RCC_ClockConfig+0x1c4>)
 8004044:	685b      	ldr	r3, [r3, #4]
 8004046:	f023 0203 	bic.w	r2, r3, #3
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	685b      	ldr	r3, [r3, #4]
 800404e:	4936      	ldr	r1, [pc, #216]	; (8004128 <HAL_RCC_ClockConfig+0x1c4>)
 8004050:	4313      	orrs	r3, r2
 8004052:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004054:	f7fd fe3e 	bl	8001cd4 <HAL_GetTick>
 8004058:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800405a:	e00a      	b.n	8004072 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800405c:	f7fd fe3a 	bl	8001cd4 <HAL_GetTick>
 8004060:	4602      	mov	r2, r0
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	1ad3      	subs	r3, r2, r3
 8004066:	f241 3288 	movw	r2, #5000	; 0x1388
 800406a:	4293      	cmp	r3, r2
 800406c:	d901      	bls.n	8004072 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800406e:	2303      	movs	r3, #3
 8004070:	e053      	b.n	800411a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004072:	4b2d      	ldr	r3, [pc, #180]	; (8004128 <HAL_RCC_ClockConfig+0x1c4>)
 8004074:	685b      	ldr	r3, [r3, #4]
 8004076:	f003 020c 	and.w	r2, r3, #12
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	685b      	ldr	r3, [r3, #4]
 800407e:	009b      	lsls	r3, r3, #2
 8004080:	429a      	cmp	r2, r3
 8004082:	d1eb      	bne.n	800405c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004084:	4b27      	ldr	r3, [pc, #156]	; (8004124 <HAL_RCC_ClockConfig+0x1c0>)
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	f003 0307 	and.w	r3, r3, #7
 800408c:	683a      	ldr	r2, [r7, #0]
 800408e:	429a      	cmp	r2, r3
 8004090:	d210      	bcs.n	80040b4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004092:	4b24      	ldr	r3, [pc, #144]	; (8004124 <HAL_RCC_ClockConfig+0x1c0>)
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	f023 0207 	bic.w	r2, r3, #7
 800409a:	4922      	ldr	r1, [pc, #136]	; (8004124 <HAL_RCC_ClockConfig+0x1c0>)
 800409c:	683b      	ldr	r3, [r7, #0]
 800409e:	4313      	orrs	r3, r2
 80040a0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80040a2:	4b20      	ldr	r3, [pc, #128]	; (8004124 <HAL_RCC_ClockConfig+0x1c0>)
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	f003 0307 	and.w	r3, r3, #7
 80040aa:	683a      	ldr	r2, [r7, #0]
 80040ac:	429a      	cmp	r2, r3
 80040ae:	d001      	beq.n	80040b4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80040b0:	2301      	movs	r3, #1
 80040b2:	e032      	b.n	800411a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	f003 0304 	and.w	r3, r3, #4
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d008      	beq.n	80040d2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80040c0:	4b19      	ldr	r3, [pc, #100]	; (8004128 <HAL_RCC_ClockConfig+0x1c4>)
 80040c2:	685b      	ldr	r3, [r3, #4]
 80040c4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	68db      	ldr	r3, [r3, #12]
 80040cc:	4916      	ldr	r1, [pc, #88]	; (8004128 <HAL_RCC_ClockConfig+0x1c4>)
 80040ce:	4313      	orrs	r3, r2
 80040d0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	f003 0308 	and.w	r3, r3, #8
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d009      	beq.n	80040f2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80040de:	4b12      	ldr	r3, [pc, #72]	; (8004128 <HAL_RCC_ClockConfig+0x1c4>)
 80040e0:	685b      	ldr	r3, [r3, #4]
 80040e2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	691b      	ldr	r3, [r3, #16]
 80040ea:	00db      	lsls	r3, r3, #3
 80040ec:	490e      	ldr	r1, [pc, #56]	; (8004128 <HAL_RCC_ClockConfig+0x1c4>)
 80040ee:	4313      	orrs	r3, r2
 80040f0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80040f2:	f000 f821 	bl	8004138 <HAL_RCC_GetSysClockFreq>
 80040f6:	4602      	mov	r2, r0
 80040f8:	4b0b      	ldr	r3, [pc, #44]	; (8004128 <HAL_RCC_ClockConfig+0x1c4>)
 80040fa:	685b      	ldr	r3, [r3, #4]
 80040fc:	091b      	lsrs	r3, r3, #4
 80040fe:	f003 030f 	and.w	r3, r3, #15
 8004102:	490a      	ldr	r1, [pc, #40]	; (800412c <HAL_RCC_ClockConfig+0x1c8>)
 8004104:	5ccb      	ldrb	r3, [r1, r3]
 8004106:	fa22 f303 	lsr.w	r3, r2, r3
 800410a:	4a09      	ldr	r2, [pc, #36]	; (8004130 <HAL_RCC_ClockConfig+0x1cc>)
 800410c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800410e:	4b09      	ldr	r3, [pc, #36]	; (8004134 <HAL_RCC_ClockConfig+0x1d0>)
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	4618      	mov	r0, r3
 8004114:	f7fd fd9c 	bl	8001c50 <HAL_InitTick>

  return HAL_OK;
 8004118:	2300      	movs	r3, #0
}
 800411a:	4618      	mov	r0, r3
 800411c:	3710      	adds	r7, #16
 800411e:	46bd      	mov	sp, r7
 8004120:	bd80      	pop	{r7, pc}
 8004122:	bf00      	nop
 8004124:	40022000 	.word	0x40022000
 8004128:	40021000 	.word	0x40021000
 800412c:	08006198 	.word	0x08006198
 8004130:	20000018 	.word	0x20000018
 8004134:	2000001c 	.word	0x2000001c

08004138 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004138:	b480      	push	{r7}
 800413a:	b087      	sub	sp, #28
 800413c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800413e:	2300      	movs	r3, #0
 8004140:	60fb      	str	r3, [r7, #12]
 8004142:	2300      	movs	r3, #0
 8004144:	60bb      	str	r3, [r7, #8]
 8004146:	2300      	movs	r3, #0
 8004148:	617b      	str	r3, [r7, #20]
 800414a:	2300      	movs	r3, #0
 800414c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800414e:	2300      	movs	r3, #0
 8004150:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004152:	4b1e      	ldr	r3, [pc, #120]	; (80041cc <HAL_RCC_GetSysClockFreq+0x94>)
 8004154:	685b      	ldr	r3, [r3, #4]
 8004156:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	f003 030c 	and.w	r3, r3, #12
 800415e:	2b04      	cmp	r3, #4
 8004160:	d002      	beq.n	8004168 <HAL_RCC_GetSysClockFreq+0x30>
 8004162:	2b08      	cmp	r3, #8
 8004164:	d003      	beq.n	800416e <HAL_RCC_GetSysClockFreq+0x36>
 8004166:	e027      	b.n	80041b8 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004168:	4b19      	ldr	r3, [pc, #100]	; (80041d0 <HAL_RCC_GetSysClockFreq+0x98>)
 800416a:	613b      	str	r3, [r7, #16]
      break;
 800416c:	e027      	b.n	80041be <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	0c9b      	lsrs	r3, r3, #18
 8004172:	f003 030f 	and.w	r3, r3, #15
 8004176:	4a17      	ldr	r2, [pc, #92]	; (80041d4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8004178:	5cd3      	ldrb	r3, [r2, r3]
 800417a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004182:	2b00      	cmp	r3, #0
 8004184:	d010      	beq.n	80041a8 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004186:	4b11      	ldr	r3, [pc, #68]	; (80041cc <HAL_RCC_GetSysClockFreq+0x94>)
 8004188:	685b      	ldr	r3, [r3, #4]
 800418a:	0c5b      	lsrs	r3, r3, #17
 800418c:	f003 0301 	and.w	r3, r3, #1
 8004190:	4a11      	ldr	r2, [pc, #68]	; (80041d8 <HAL_RCC_GetSysClockFreq+0xa0>)
 8004192:	5cd3      	ldrb	r3, [r2, r3]
 8004194:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	4a0d      	ldr	r2, [pc, #52]	; (80041d0 <HAL_RCC_GetSysClockFreq+0x98>)
 800419a:	fb03 f202 	mul.w	r2, r3, r2
 800419e:	68bb      	ldr	r3, [r7, #8]
 80041a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80041a4:	617b      	str	r3, [r7, #20]
 80041a6:	e004      	b.n	80041b2 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	4a0c      	ldr	r2, [pc, #48]	; (80041dc <HAL_RCC_GetSysClockFreq+0xa4>)
 80041ac:	fb02 f303 	mul.w	r3, r2, r3
 80041b0:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80041b2:	697b      	ldr	r3, [r7, #20]
 80041b4:	613b      	str	r3, [r7, #16]
      break;
 80041b6:	e002      	b.n	80041be <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80041b8:	4b05      	ldr	r3, [pc, #20]	; (80041d0 <HAL_RCC_GetSysClockFreq+0x98>)
 80041ba:	613b      	str	r3, [r7, #16]
      break;
 80041bc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80041be:	693b      	ldr	r3, [r7, #16]
}
 80041c0:	4618      	mov	r0, r3
 80041c2:	371c      	adds	r7, #28
 80041c4:	46bd      	mov	sp, r7
 80041c6:	bc80      	pop	{r7}
 80041c8:	4770      	bx	lr
 80041ca:	bf00      	nop
 80041cc:	40021000 	.word	0x40021000
 80041d0:	007a1200 	.word	0x007a1200
 80041d4:	080061b0 	.word	0x080061b0
 80041d8:	080061c0 	.word	0x080061c0
 80041dc:	003d0900 	.word	0x003d0900

080041e0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80041e0:	b480      	push	{r7}
 80041e2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80041e4:	4b02      	ldr	r3, [pc, #8]	; (80041f0 <HAL_RCC_GetHCLKFreq+0x10>)
 80041e6:	681b      	ldr	r3, [r3, #0]
}
 80041e8:	4618      	mov	r0, r3
 80041ea:	46bd      	mov	sp, r7
 80041ec:	bc80      	pop	{r7}
 80041ee:	4770      	bx	lr
 80041f0:	20000018 	.word	0x20000018

080041f4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80041f4:	b580      	push	{r7, lr}
 80041f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80041f8:	f7ff fff2 	bl	80041e0 <HAL_RCC_GetHCLKFreq>
 80041fc:	4602      	mov	r2, r0
 80041fe:	4b05      	ldr	r3, [pc, #20]	; (8004214 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004200:	685b      	ldr	r3, [r3, #4]
 8004202:	0a1b      	lsrs	r3, r3, #8
 8004204:	f003 0307 	and.w	r3, r3, #7
 8004208:	4903      	ldr	r1, [pc, #12]	; (8004218 <HAL_RCC_GetPCLK1Freq+0x24>)
 800420a:	5ccb      	ldrb	r3, [r1, r3]
 800420c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004210:	4618      	mov	r0, r3
 8004212:	bd80      	pop	{r7, pc}
 8004214:	40021000 	.word	0x40021000
 8004218:	080061a8 	.word	0x080061a8

0800421c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800421c:	b480      	push	{r7}
 800421e:	b085      	sub	sp, #20
 8004220:	af00      	add	r7, sp, #0
 8004222:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004224:	4b0a      	ldr	r3, [pc, #40]	; (8004250 <RCC_Delay+0x34>)
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	4a0a      	ldr	r2, [pc, #40]	; (8004254 <RCC_Delay+0x38>)
 800422a:	fba2 2303 	umull	r2, r3, r2, r3
 800422e:	0a5b      	lsrs	r3, r3, #9
 8004230:	687a      	ldr	r2, [r7, #4]
 8004232:	fb02 f303 	mul.w	r3, r2, r3
 8004236:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004238:	bf00      	nop
  }
  while (Delay --);
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	1e5a      	subs	r2, r3, #1
 800423e:	60fa      	str	r2, [r7, #12]
 8004240:	2b00      	cmp	r3, #0
 8004242:	d1f9      	bne.n	8004238 <RCC_Delay+0x1c>
}
 8004244:	bf00      	nop
 8004246:	bf00      	nop
 8004248:	3714      	adds	r7, #20
 800424a:	46bd      	mov	sp, r7
 800424c:	bc80      	pop	{r7}
 800424e:	4770      	bx	lr
 8004250:	20000018 	.word	0x20000018
 8004254:	10624dd3 	.word	0x10624dd3

08004258 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004258:	b580      	push	{r7, lr}
 800425a:	b082      	sub	sp, #8
 800425c:	af00      	add	r7, sp, #0
 800425e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	2b00      	cmp	r3, #0
 8004264:	d101      	bne.n	800426a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004266:	2301      	movs	r3, #1
 8004268:	e041      	b.n	80042ee <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004270:	b2db      	uxtb	r3, r3
 8004272:	2b00      	cmp	r3, #0
 8004274:	d106      	bne.n	8004284 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	2200      	movs	r2, #0
 800427a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800427e:	6878      	ldr	r0, [r7, #4]
 8004280:	f7fd fbe0 	bl	8001a44 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	2202      	movs	r2, #2
 8004288:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681a      	ldr	r2, [r3, #0]
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	3304      	adds	r3, #4
 8004294:	4619      	mov	r1, r3
 8004296:	4610      	mov	r0, r2
 8004298:	f000 fd5a 	bl	8004d50 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	2201      	movs	r2, #1
 80042a0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	2201      	movs	r2, #1
 80042a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	2201      	movs	r2, #1
 80042b0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	2201      	movs	r2, #1
 80042b8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	2201      	movs	r2, #1
 80042c0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	2201      	movs	r2, #1
 80042c8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	2201      	movs	r2, #1
 80042d0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	2201      	movs	r2, #1
 80042d8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	2201      	movs	r2, #1
 80042e0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	2201      	movs	r2, #1
 80042e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80042ec:	2300      	movs	r3, #0
}
 80042ee:	4618      	mov	r0, r3
 80042f0:	3708      	adds	r7, #8
 80042f2:	46bd      	mov	sp, r7
 80042f4:	bd80      	pop	{r7, pc}

080042f6 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80042f6:	b580      	push	{r7, lr}
 80042f8:	b082      	sub	sp, #8
 80042fa:	af00      	add	r7, sp, #0
 80042fc:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	2b00      	cmp	r3, #0
 8004302:	d101      	bne.n	8004308 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004304:	2301      	movs	r3, #1
 8004306:	e041      	b.n	800438c <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800430e:	b2db      	uxtb	r3, r3
 8004310:	2b00      	cmp	r3, #0
 8004312:	d106      	bne.n	8004322 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	2200      	movs	r2, #0
 8004318:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800431c:	6878      	ldr	r0, [r7, #4]
 800431e:	f000 f839 	bl	8004394 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	2202      	movs	r2, #2
 8004326:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681a      	ldr	r2, [r3, #0]
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	3304      	adds	r3, #4
 8004332:	4619      	mov	r1, r3
 8004334:	4610      	mov	r0, r2
 8004336:	f000 fd0b 	bl	8004d50 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	2201      	movs	r2, #1
 800433e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	2201      	movs	r2, #1
 8004346:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	2201      	movs	r2, #1
 800434e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	2201      	movs	r2, #1
 8004356:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	2201      	movs	r2, #1
 800435e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	2201      	movs	r2, #1
 8004366:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	2201      	movs	r2, #1
 800436e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	2201      	movs	r2, #1
 8004376:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	2201      	movs	r2, #1
 800437e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	2201      	movs	r2, #1
 8004386:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800438a:	2300      	movs	r3, #0
}
 800438c:	4618      	mov	r0, r3
 800438e:	3708      	adds	r7, #8
 8004390:	46bd      	mov	sp, r7
 8004392:	bd80      	pop	{r7, pc}

08004394 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004394:	b480      	push	{r7}
 8004396:	b083      	sub	sp, #12
 8004398:	af00      	add	r7, sp, #0
 800439a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800439c:	bf00      	nop
 800439e:	370c      	adds	r7, #12
 80043a0:	46bd      	mov	sp, r7
 80043a2:	bc80      	pop	{r7}
 80043a4:	4770      	bx	lr
	...

080043a8 <HAL_TIM_PWM_Start_DMA>:
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
                                        uint16_t Length)
{
 80043a8:	b580      	push	{r7, lr}
 80043aa:	b086      	sub	sp, #24
 80043ac:	af00      	add	r7, sp, #0
 80043ae:	60f8      	str	r0, [r7, #12]
 80043b0:	60b9      	str	r1, [r7, #8]
 80043b2:	607a      	str	r2, [r7, #4]
 80043b4:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 80043b6:	2300      	movs	r3, #0
 80043b8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 80043ba:	68bb      	ldr	r3, [r7, #8]
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d109      	bne.n	80043d4 <HAL_TIM_PWM_Start_DMA+0x2c>
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80043c6:	b2db      	uxtb	r3, r3
 80043c8:	2b02      	cmp	r3, #2
 80043ca:	bf0c      	ite	eq
 80043cc:	2301      	moveq	r3, #1
 80043ce:	2300      	movne	r3, #0
 80043d0:	b2db      	uxtb	r3, r3
 80043d2:	e022      	b.n	800441a <HAL_TIM_PWM_Start_DMA+0x72>
 80043d4:	68bb      	ldr	r3, [r7, #8]
 80043d6:	2b04      	cmp	r3, #4
 80043d8:	d109      	bne.n	80043ee <HAL_TIM_PWM_Start_DMA+0x46>
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80043e0:	b2db      	uxtb	r3, r3
 80043e2:	2b02      	cmp	r3, #2
 80043e4:	bf0c      	ite	eq
 80043e6:	2301      	moveq	r3, #1
 80043e8:	2300      	movne	r3, #0
 80043ea:	b2db      	uxtb	r3, r3
 80043ec:	e015      	b.n	800441a <HAL_TIM_PWM_Start_DMA+0x72>
 80043ee:	68bb      	ldr	r3, [r7, #8]
 80043f0:	2b08      	cmp	r3, #8
 80043f2:	d109      	bne.n	8004408 <HAL_TIM_PWM_Start_DMA+0x60>
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80043fa:	b2db      	uxtb	r3, r3
 80043fc:	2b02      	cmp	r3, #2
 80043fe:	bf0c      	ite	eq
 8004400:	2301      	moveq	r3, #1
 8004402:	2300      	movne	r3, #0
 8004404:	b2db      	uxtb	r3, r3
 8004406:	e008      	b.n	800441a <HAL_TIM_PWM_Start_DMA+0x72>
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800440e:	b2db      	uxtb	r3, r3
 8004410:	2b02      	cmp	r3, #2
 8004412:	bf0c      	ite	eq
 8004414:	2301      	moveq	r3, #1
 8004416:	2300      	movne	r3, #0
 8004418:	b2db      	uxtb	r3, r3
 800441a:	2b00      	cmp	r3, #0
 800441c:	d001      	beq.n	8004422 <HAL_TIM_PWM_Start_DMA+0x7a>
  {
    return HAL_BUSY;
 800441e:	2302      	movs	r3, #2
 8004420:	e153      	b.n	80046ca <HAL_TIM_PWM_Start_DMA+0x322>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 8004422:	68bb      	ldr	r3, [r7, #8]
 8004424:	2b00      	cmp	r3, #0
 8004426:	d109      	bne.n	800443c <HAL_TIM_PWM_Start_DMA+0x94>
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800442e:	b2db      	uxtb	r3, r3
 8004430:	2b01      	cmp	r3, #1
 8004432:	bf0c      	ite	eq
 8004434:	2301      	moveq	r3, #1
 8004436:	2300      	movne	r3, #0
 8004438:	b2db      	uxtb	r3, r3
 800443a:	e022      	b.n	8004482 <HAL_TIM_PWM_Start_DMA+0xda>
 800443c:	68bb      	ldr	r3, [r7, #8]
 800443e:	2b04      	cmp	r3, #4
 8004440:	d109      	bne.n	8004456 <HAL_TIM_PWM_Start_DMA+0xae>
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004448:	b2db      	uxtb	r3, r3
 800444a:	2b01      	cmp	r3, #1
 800444c:	bf0c      	ite	eq
 800444e:	2301      	moveq	r3, #1
 8004450:	2300      	movne	r3, #0
 8004452:	b2db      	uxtb	r3, r3
 8004454:	e015      	b.n	8004482 <HAL_TIM_PWM_Start_DMA+0xda>
 8004456:	68bb      	ldr	r3, [r7, #8]
 8004458:	2b08      	cmp	r3, #8
 800445a:	d109      	bne.n	8004470 <HAL_TIM_PWM_Start_DMA+0xc8>
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004462:	b2db      	uxtb	r3, r3
 8004464:	2b01      	cmp	r3, #1
 8004466:	bf0c      	ite	eq
 8004468:	2301      	moveq	r3, #1
 800446a:	2300      	movne	r3, #0
 800446c:	b2db      	uxtb	r3, r3
 800446e:	e008      	b.n	8004482 <HAL_TIM_PWM_Start_DMA+0xda>
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004476:	b2db      	uxtb	r3, r3
 8004478:	2b01      	cmp	r3, #1
 800447a:	bf0c      	ite	eq
 800447c:	2301      	moveq	r3, #1
 800447e:	2300      	movne	r3, #0
 8004480:	b2db      	uxtb	r3, r3
 8004482:	2b00      	cmp	r3, #0
 8004484:	d024      	beq.n	80044d0 <HAL_TIM_PWM_Start_DMA+0x128>
  {
    if ((pData == NULL) || (Length == 0U))
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	2b00      	cmp	r3, #0
 800448a:	d002      	beq.n	8004492 <HAL_TIM_PWM_Start_DMA+0xea>
 800448c:	887b      	ldrh	r3, [r7, #2]
 800448e:	2b00      	cmp	r3, #0
 8004490:	d101      	bne.n	8004496 <HAL_TIM_PWM_Start_DMA+0xee>
    {
      return HAL_ERROR;
 8004492:	2301      	movs	r3, #1
 8004494:	e119      	b.n	80046ca <HAL_TIM_PWM_Start_DMA+0x322>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004496:	68bb      	ldr	r3, [r7, #8]
 8004498:	2b00      	cmp	r3, #0
 800449a:	d104      	bne.n	80044a6 <HAL_TIM_PWM_Start_DMA+0xfe>
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	2202      	movs	r2, #2
 80044a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80044a4:	e016      	b.n	80044d4 <HAL_TIM_PWM_Start_DMA+0x12c>
 80044a6:	68bb      	ldr	r3, [r7, #8]
 80044a8:	2b04      	cmp	r3, #4
 80044aa:	d104      	bne.n	80044b6 <HAL_TIM_PWM_Start_DMA+0x10e>
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	2202      	movs	r2, #2
 80044b0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80044b4:	e00e      	b.n	80044d4 <HAL_TIM_PWM_Start_DMA+0x12c>
 80044b6:	68bb      	ldr	r3, [r7, #8]
 80044b8:	2b08      	cmp	r3, #8
 80044ba:	d104      	bne.n	80044c6 <HAL_TIM_PWM_Start_DMA+0x11e>
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	2202      	movs	r2, #2
 80044c0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80044c4:	e006      	b.n	80044d4 <HAL_TIM_PWM_Start_DMA+0x12c>
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	2202      	movs	r2, #2
 80044ca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80044ce:	e001      	b.n	80044d4 <HAL_TIM_PWM_Start_DMA+0x12c>
    }
  }
  else
  {
    return HAL_ERROR;
 80044d0:	2301      	movs	r3, #1
 80044d2:	e0fa      	b.n	80046ca <HAL_TIM_PWM_Start_DMA+0x322>
  }

  switch (Channel)
 80044d4:	68bb      	ldr	r3, [r7, #8]
 80044d6:	2b0c      	cmp	r3, #12
 80044d8:	f200 80ae 	bhi.w	8004638 <HAL_TIM_PWM_Start_DMA+0x290>
 80044dc:	a201      	add	r2, pc, #4	; (adr r2, 80044e4 <HAL_TIM_PWM_Start_DMA+0x13c>)
 80044de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80044e2:	bf00      	nop
 80044e4:	08004519 	.word	0x08004519
 80044e8:	08004639 	.word	0x08004639
 80044ec:	08004639 	.word	0x08004639
 80044f0:	08004639 	.word	0x08004639
 80044f4:	08004561 	.word	0x08004561
 80044f8:	08004639 	.word	0x08004639
 80044fc:	08004639 	.word	0x08004639
 8004500:	08004639 	.word	0x08004639
 8004504:	080045a9 	.word	0x080045a9
 8004508:	08004639 	.word	0x08004639
 800450c:	08004639 	.word	0x08004639
 8004510:	08004639 	.word	0x08004639
 8004514:	080045f1 	.word	0x080045f1
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800451c:	4a6d      	ldr	r2, [pc, #436]	; (80046d4 <HAL_TIM_PWM_Start_DMA+0x32c>)
 800451e:	629a      	str	r2, [r3, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004524:	4a6c      	ldr	r2, [pc, #432]	; (80046d8 <HAL_TIM_PWM_Start_DMA+0x330>)
 8004526:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800452c:	4a6b      	ldr	r2, [pc, #428]	; (80046dc <HAL_TIM_PWM_Start_DMA+0x334>)
 800452e:	631a      	str	r2, [r3, #48]	; 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8004534:	6879      	ldr	r1, [r7, #4]
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	3334      	adds	r3, #52	; 0x34
 800453c:	461a      	mov	r2, r3
 800453e:	887b      	ldrh	r3, [r7, #2]
 8004540:	f7fd fd5e 	bl	8002000 <HAL_DMA_Start_IT>
 8004544:	4603      	mov	r3, r0
 8004546:	2b00      	cmp	r3, #0
 8004548:	d001      	beq.n	800454e <HAL_TIM_PWM_Start_DMA+0x1a6>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800454a:	2301      	movs	r3, #1
 800454c:	e0bd      	b.n	80046ca <HAL_TIM_PWM_Start_DMA+0x322>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	68da      	ldr	r2, [r3, #12]
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800455c:	60da      	str	r2, [r3, #12]
      break;
 800455e:	e06e      	b.n	800463e <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004564:	4a5b      	ldr	r2, [pc, #364]	; (80046d4 <HAL_TIM_PWM_Start_DMA+0x32c>)
 8004566:	629a      	str	r2, [r3, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800456c:	4a5a      	ldr	r2, [pc, #360]	; (80046d8 <HAL_TIM_PWM_Start_DMA+0x330>)
 800456e:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004574:	4a59      	ldr	r2, [pc, #356]	; (80046dc <HAL_TIM_PWM_Start_DMA+0x334>)
 8004576:	631a      	str	r2, [r3, #48]	; 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	6a98      	ldr	r0, [r3, #40]	; 0x28
 800457c:	6879      	ldr	r1, [r7, #4]
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	3338      	adds	r3, #56	; 0x38
 8004584:	461a      	mov	r2, r3
 8004586:	887b      	ldrh	r3, [r7, #2]
 8004588:	f7fd fd3a 	bl	8002000 <HAL_DMA_Start_IT>
 800458c:	4603      	mov	r3, r0
 800458e:	2b00      	cmp	r3, #0
 8004590:	d001      	beq.n	8004596 <HAL_TIM_PWM_Start_DMA+0x1ee>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8004592:	2301      	movs	r3, #1
 8004594:	e099      	b.n	80046ca <HAL_TIM_PWM_Start_DMA+0x322>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	68da      	ldr	r2, [r3, #12]
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80045a4:	60da      	str	r2, [r3, #12]
      break;
 80045a6:	e04a      	b.n	800463e <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045ac:	4a49      	ldr	r2, [pc, #292]	; (80046d4 <HAL_TIM_PWM_Start_DMA+0x32c>)
 80045ae:	629a      	str	r2, [r3, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045b4:	4a48      	ldr	r2, [pc, #288]	; (80046d8 <HAL_TIM_PWM_Start_DMA+0x330>)
 80045b6:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045bc:	4a47      	ldr	r2, [pc, #284]	; (80046dc <HAL_TIM_PWM_Start_DMA+0x334>)
 80045be:	631a      	str	r2, [r3, #48]	; 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 80045c4:	6879      	ldr	r1, [r7, #4]
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	333c      	adds	r3, #60	; 0x3c
 80045cc:	461a      	mov	r2, r3
 80045ce:	887b      	ldrh	r3, [r7, #2]
 80045d0:	f7fd fd16 	bl	8002000 <HAL_DMA_Start_IT>
 80045d4:	4603      	mov	r3, r0
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d001      	beq.n	80045de <HAL_TIM_PWM_Start_DMA+0x236>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80045da:	2301      	movs	r3, #1
 80045dc:	e075      	b.n	80046ca <HAL_TIM_PWM_Start_DMA+0x322>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	68da      	ldr	r2, [r3, #12]
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80045ec:	60da      	str	r2, [r3, #12]
      break;
 80045ee:	e026      	b.n	800463e <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045f4:	4a37      	ldr	r2, [pc, #220]	; (80046d4 <HAL_TIM_PWM_Start_DMA+0x32c>)
 80045f6:	629a      	str	r2, [r3, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045fc:	4a36      	ldr	r2, [pc, #216]	; (80046d8 <HAL_TIM_PWM_Start_DMA+0x330>)
 80045fe:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004604:	4a35      	ldr	r2, [pc, #212]	; (80046dc <HAL_TIM_PWM_Start_DMA+0x334>)
 8004606:	631a      	str	r2, [r3, #48]	; 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800460c:	6879      	ldr	r1, [r7, #4]
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	3340      	adds	r3, #64	; 0x40
 8004614:	461a      	mov	r2, r3
 8004616:	887b      	ldrh	r3, [r7, #2]
 8004618:	f7fd fcf2 	bl	8002000 <HAL_DMA_Start_IT>
 800461c:	4603      	mov	r3, r0
 800461e:	2b00      	cmp	r3, #0
 8004620:	d001      	beq.n	8004626 <HAL_TIM_PWM_Start_DMA+0x27e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8004622:	2301      	movs	r3, #1
 8004624:	e051      	b.n	80046ca <HAL_TIM_PWM_Start_DMA+0x322>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	68da      	ldr	r2, [r3, #12]
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004634:	60da      	str	r2, [r3, #12]
      break;
 8004636:	e002      	b.n	800463e <HAL_TIM_PWM_Start_DMA+0x296>
    }

    default:
      status = HAL_ERROR;
 8004638:	2301      	movs	r3, #1
 800463a:	75fb      	strb	r3, [r7, #23]
      break;
 800463c:	bf00      	nop
  }

  if (status == HAL_OK)
 800463e:	7dfb      	ldrb	r3, [r7, #23]
 8004640:	2b00      	cmp	r3, #0
 8004642:	d141      	bne.n	80046c8 <HAL_TIM_PWM_Start_DMA+0x320>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	2201      	movs	r2, #1
 800464a:	68b9      	ldr	r1, [r7, #8]
 800464c:	4618      	mov	r0, r3
 800464e:	f000 fdff 	bl	8005250 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	4a22      	ldr	r2, [pc, #136]	; (80046e0 <HAL_TIM_PWM_Start_DMA+0x338>)
 8004658:	4293      	cmp	r3, r2
 800465a:	d107      	bne.n	800466c <HAL_TIM_PWM_Start_DMA+0x2c4>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800466a:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	4a1b      	ldr	r2, [pc, #108]	; (80046e0 <HAL_TIM_PWM_Start_DMA+0x338>)
 8004672:	4293      	cmp	r3, r2
 8004674:	d00e      	beq.n	8004694 <HAL_TIM_PWM_Start_DMA+0x2ec>
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800467e:	d009      	beq.n	8004694 <HAL_TIM_PWM_Start_DMA+0x2ec>
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	4a17      	ldr	r2, [pc, #92]	; (80046e4 <HAL_TIM_PWM_Start_DMA+0x33c>)
 8004686:	4293      	cmp	r3, r2
 8004688:	d004      	beq.n	8004694 <HAL_TIM_PWM_Start_DMA+0x2ec>
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	4a16      	ldr	r2, [pc, #88]	; (80046e8 <HAL_TIM_PWM_Start_DMA+0x340>)
 8004690:	4293      	cmp	r3, r2
 8004692:	d111      	bne.n	80046b8 <HAL_TIM_PWM_Start_DMA+0x310>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	689b      	ldr	r3, [r3, #8]
 800469a:	f003 0307 	and.w	r3, r3, #7
 800469e:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80046a0:	693b      	ldr	r3, [r7, #16]
 80046a2:	2b06      	cmp	r3, #6
 80046a4:	d010      	beq.n	80046c8 <HAL_TIM_PWM_Start_DMA+0x320>
      {
        __HAL_TIM_ENABLE(htim);
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	681a      	ldr	r2, [r3, #0]
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	f042 0201 	orr.w	r2, r2, #1
 80046b4:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80046b6:	e007      	b.n	80046c8 <HAL_TIM_PWM_Start_DMA+0x320>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	681a      	ldr	r2, [r3, #0]
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	f042 0201 	orr.w	r2, r2, #1
 80046c6:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 80046c8:	7dfb      	ldrb	r3, [r7, #23]
}
 80046ca:	4618      	mov	r0, r3
 80046cc:	3718      	adds	r7, #24
 80046ce:	46bd      	mov	sp, r7
 80046d0:	bd80      	pop	{r7, pc}
 80046d2:	bf00      	nop
 80046d4:	08004c41 	.word	0x08004c41
 80046d8:	08004ce9 	.word	0x08004ce9
 80046dc:	08004baf 	.word	0x08004baf
 80046e0:	40012c00 	.word	0x40012c00
 80046e4:	40000400 	.word	0x40000400
 80046e8:	40000800 	.word	0x40000800

080046ec <HAL_TIM_PWM_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80046ec:	b580      	push	{r7, lr}
 80046ee:	b084      	sub	sp, #16
 80046f0:	af00      	add	r7, sp, #0
 80046f2:	6078      	str	r0, [r7, #4]
 80046f4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80046f6:	2300      	movs	r3, #0
 80046f8:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 80046fa:	683b      	ldr	r3, [r7, #0]
 80046fc:	2b0c      	cmp	r3, #12
 80046fe:	d855      	bhi.n	80047ac <HAL_TIM_PWM_Stop_DMA+0xc0>
 8004700:	a201      	add	r2, pc, #4	; (adr r2, 8004708 <HAL_TIM_PWM_Stop_DMA+0x1c>)
 8004702:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004706:	bf00      	nop
 8004708:	0800473d 	.word	0x0800473d
 800470c:	080047ad 	.word	0x080047ad
 8004710:	080047ad 	.word	0x080047ad
 8004714:	080047ad 	.word	0x080047ad
 8004718:	08004759 	.word	0x08004759
 800471c:	080047ad 	.word	0x080047ad
 8004720:	080047ad 	.word	0x080047ad
 8004724:	080047ad 	.word	0x080047ad
 8004728:	08004775 	.word	0x08004775
 800472c:	080047ad 	.word	0x080047ad
 8004730:	080047ad 	.word	0x080047ad
 8004734:	080047ad 	.word	0x080047ad
 8004738:	08004791 	.word	0x08004791
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	68da      	ldr	r2, [r3, #12]
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800474a:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004750:	4618      	mov	r0, r3
 8004752:	f7fd fcb5 	bl	80020c0 <HAL_DMA_Abort_IT>
      break;
 8004756:	e02c      	b.n	80047b2 <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	68da      	ldr	r2, [r3, #12]
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004766:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800476c:	4618      	mov	r0, r3
 800476e:	f7fd fca7 	bl	80020c0 <HAL_DMA_Abort_IT>
      break;
 8004772:	e01e      	b.n	80047b2 <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	68da      	ldr	r2, [r3, #12]
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004782:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004788:	4618      	mov	r0, r3
 800478a:	f7fd fc99 	bl	80020c0 <HAL_DMA_Abort_IT>
      break;
 800478e:	e010      	b.n	80047b2 <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	68da      	ldr	r2, [r3, #12]
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800479e:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047a4:	4618      	mov	r0, r3
 80047a6:	f7fd fc8b 	bl	80020c0 <HAL_DMA_Abort_IT>
      break;
 80047aa:	e002      	b.n	80047b2 <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    default:
      status = HAL_ERROR;
 80047ac:	2301      	movs	r3, #1
 80047ae:	73fb      	strb	r3, [r7, #15]
      break;
 80047b0:	bf00      	nop
  }

  if (status == HAL_OK)
 80047b2:	7bfb      	ldrb	r3, [r7, #15]
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d157      	bne.n	8004868 <HAL_TIM_PWM_Stop_DMA+0x17c>
  {
    /* Disable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	2200      	movs	r2, #0
 80047be:	6839      	ldr	r1, [r7, #0]
 80047c0:	4618      	mov	r0, r3
 80047c2:	f000 fd45 	bl	8005250 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	4a2a      	ldr	r2, [pc, #168]	; (8004874 <HAL_TIM_PWM_Stop_DMA+0x188>)
 80047cc:	4293      	cmp	r3, r2
 80047ce:	d117      	bne.n	8004800 <HAL_TIM_PWM_Stop_DMA+0x114>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	6a1a      	ldr	r2, [r3, #32]
 80047d6:	f241 1311 	movw	r3, #4369	; 0x1111
 80047da:	4013      	ands	r3, r2
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d10f      	bne.n	8004800 <HAL_TIM_PWM_Stop_DMA+0x114>
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	6a1a      	ldr	r2, [r3, #32]
 80047e6:	f240 4344 	movw	r3, #1092	; 0x444
 80047ea:	4013      	ands	r3, r2
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d107      	bne.n	8004800 <HAL_TIM_PWM_Stop_DMA+0x114>
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80047fe:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	6a1a      	ldr	r2, [r3, #32]
 8004806:	f241 1311 	movw	r3, #4369	; 0x1111
 800480a:	4013      	ands	r3, r2
 800480c:	2b00      	cmp	r3, #0
 800480e:	d10f      	bne.n	8004830 <HAL_TIM_PWM_Stop_DMA+0x144>
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	6a1a      	ldr	r2, [r3, #32]
 8004816:	f240 4344 	movw	r3, #1092	; 0x444
 800481a:	4013      	ands	r3, r2
 800481c:	2b00      	cmp	r3, #0
 800481e:	d107      	bne.n	8004830 <HAL_TIM_PWM_Stop_DMA+0x144>
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	681a      	ldr	r2, [r3, #0]
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	f022 0201 	bic.w	r2, r2, #1
 800482e:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8004830:	683b      	ldr	r3, [r7, #0]
 8004832:	2b00      	cmp	r3, #0
 8004834:	d104      	bne.n	8004840 <HAL_TIM_PWM_Stop_DMA+0x154>
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	2201      	movs	r2, #1
 800483a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800483e:	e013      	b.n	8004868 <HAL_TIM_PWM_Stop_DMA+0x17c>
 8004840:	683b      	ldr	r3, [r7, #0]
 8004842:	2b04      	cmp	r3, #4
 8004844:	d104      	bne.n	8004850 <HAL_TIM_PWM_Stop_DMA+0x164>
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	2201      	movs	r2, #1
 800484a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800484e:	e00b      	b.n	8004868 <HAL_TIM_PWM_Stop_DMA+0x17c>
 8004850:	683b      	ldr	r3, [r7, #0]
 8004852:	2b08      	cmp	r3, #8
 8004854:	d104      	bne.n	8004860 <HAL_TIM_PWM_Stop_DMA+0x174>
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	2201      	movs	r2, #1
 800485a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800485e:	e003      	b.n	8004868 <HAL_TIM_PWM_Stop_DMA+0x17c>
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	2201      	movs	r2, #1
 8004864:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }

  /* Return function status */
  return status;
 8004868:	7bfb      	ldrb	r3, [r7, #15]
}
 800486a:	4618      	mov	r0, r3
 800486c:	3710      	adds	r7, #16
 800486e:	46bd      	mov	sp, r7
 8004870:	bd80      	pop	{r7, pc}
 8004872:	bf00      	nop
 8004874:	40012c00 	.word	0x40012c00

08004878 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004878:	b580      	push	{r7, lr}
 800487a:	b086      	sub	sp, #24
 800487c:	af00      	add	r7, sp, #0
 800487e:	60f8      	str	r0, [r7, #12]
 8004880:	60b9      	str	r1, [r7, #8]
 8004882:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004884:	2300      	movs	r3, #0
 8004886:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800488e:	2b01      	cmp	r3, #1
 8004890:	d101      	bne.n	8004896 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004892:	2302      	movs	r3, #2
 8004894:	e0ae      	b.n	80049f4 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	2201      	movs	r2, #1
 800489a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	2b0c      	cmp	r3, #12
 80048a2:	f200 809f 	bhi.w	80049e4 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80048a6:	a201      	add	r2, pc, #4	; (adr r2, 80048ac <HAL_TIM_PWM_ConfigChannel+0x34>)
 80048a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80048ac:	080048e1 	.word	0x080048e1
 80048b0:	080049e5 	.word	0x080049e5
 80048b4:	080049e5 	.word	0x080049e5
 80048b8:	080049e5 	.word	0x080049e5
 80048bc:	08004921 	.word	0x08004921
 80048c0:	080049e5 	.word	0x080049e5
 80048c4:	080049e5 	.word	0x080049e5
 80048c8:	080049e5 	.word	0x080049e5
 80048cc:	08004963 	.word	0x08004963
 80048d0:	080049e5 	.word	0x080049e5
 80048d4:	080049e5 	.word	0x080049e5
 80048d8:	080049e5 	.word	0x080049e5
 80048dc:	080049a3 	.word	0x080049a3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	68b9      	ldr	r1, [r7, #8]
 80048e6:	4618      	mov	r0, r3
 80048e8:	f000 fa94 	bl	8004e14 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	699a      	ldr	r2, [r3, #24]
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	f042 0208 	orr.w	r2, r2, #8
 80048fa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	699a      	ldr	r2, [r3, #24]
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	f022 0204 	bic.w	r2, r2, #4
 800490a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	6999      	ldr	r1, [r3, #24]
 8004912:	68bb      	ldr	r3, [r7, #8]
 8004914:	691a      	ldr	r2, [r3, #16]
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	430a      	orrs	r2, r1
 800491c:	619a      	str	r2, [r3, #24]
      break;
 800491e:	e064      	b.n	80049ea <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	68b9      	ldr	r1, [r7, #8]
 8004926:	4618      	mov	r0, r3
 8004928:	f000 fada 	bl	8004ee0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	699a      	ldr	r2, [r3, #24]
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800493a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	699a      	ldr	r2, [r3, #24]
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800494a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	6999      	ldr	r1, [r3, #24]
 8004952:	68bb      	ldr	r3, [r7, #8]
 8004954:	691b      	ldr	r3, [r3, #16]
 8004956:	021a      	lsls	r2, r3, #8
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	430a      	orrs	r2, r1
 800495e:	619a      	str	r2, [r3, #24]
      break;
 8004960:	e043      	b.n	80049ea <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	68b9      	ldr	r1, [r7, #8]
 8004968:	4618      	mov	r0, r3
 800496a:	f000 fb23 	bl	8004fb4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	69da      	ldr	r2, [r3, #28]
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	f042 0208 	orr.w	r2, r2, #8
 800497c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	69da      	ldr	r2, [r3, #28]
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	f022 0204 	bic.w	r2, r2, #4
 800498c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	69d9      	ldr	r1, [r3, #28]
 8004994:	68bb      	ldr	r3, [r7, #8]
 8004996:	691a      	ldr	r2, [r3, #16]
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	430a      	orrs	r2, r1
 800499e:	61da      	str	r2, [r3, #28]
      break;
 80049a0:	e023      	b.n	80049ea <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	68b9      	ldr	r1, [r7, #8]
 80049a8:	4618      	mov	r0, r3
 80049aa:	f000 fb6d 	bl	8005088 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	69da      	ldr	r2, [r3, #28]
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80049bc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	69da      	ldr	r2, [r3, #28]
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80049cc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	69d9      	ldr	r1, [r3, #28]
 80049d4:	68bb      	ldr	r3, [r7, #8]
 80049d6:	691b      	ldr	r3, [r3, #16]
 80049d8:	021a      	lsls	r2, r3, #8
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	430a      	orrs	r2, r1
 80049e0:	61da      	str	r2, [r3, #28]
      break;
 80049e2:	e002      	b.n	80049ea <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80049e4:	2301      	movs	r3, #1
 80049e6:	75fb      	strb	r3, [r7, #23]
      break;
 80049e8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	2200      	movs	r2, #0
 80049ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80049f2:	7dfb      	ldrb	r3, [r7, #23]
}
 80049f4:	4618      	mov	r0, r3
 80049f6:	3718      	adds	r7, #24
 80049f8:	46bd      	mov	sp, r7
 80049fa:	bd80      	pop	{r7, pc}

080049fc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80049fc:	b580      	push	{r7, lr}
 80049fe:	b084      	sub	sp, #16
 8004a00:	af00      	add	r7, sp, #0
 8004a02:	6078      	str	r0, [r7, #4]
 8004a04:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004a06:	2300      	movs	r3, #0
 8004a08:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004a10:	2b01      	cmp	r3, #1
 8004a12:	d101      	bne.n	8004a18 <HAL_TIM_ConfigClockSource+0x1c>
 8004a14:	2302      	movs	r3, #2
 8004a16:	e0b4      	b.n	8004b82 <HAL_TIM_ConfigClockSource+0x186>
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	2201      	movs	r2, #1
 8004a1c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	2202      	movs	r2, #2
 8004a24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	689b      	ldr	r3, [r3, #8]
 8004a2e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004a30:	68bb      	ldr	r3, [r7, #8]
 8004a32:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004a36:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004a38:	68bb      	ldr	r3, [r7, #8]
 8004a3a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004a3e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	68ba      	ldr	r2, [r7, #8]
 8004a46:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004a48:	683b      	ldr	r3, [r7, #0]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004a50:	d03e      	beq.n	8004ad0 <HAL_TIM_ConfigClockSource+0xd4>
 8004a52:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004a56:	f200 8087 	bhi.w	8004b68 <HAL_TIM_ConfigClockSource+0x16c>
 8004a5a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004a5e:	f000 8086 	beq.w	8004b6e <HAL_TIM_ConfigClockSource+0x172>
 8004a62:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004a66:	d87f      	bhi.n	8004b68 <HAL_TIM_ConfigClockSource+0x16c>
 8004a68:	2b70      	cmp	r3, #112	; 0x70
 8004a6a:	d01a      	beq.n	8004aa2 <HAL_TIM_ConfigClockSource+0xa6>
 8004a6c:	2b70      	cmp	r3, #112	; 0x70
 8004a6e:	d87b      	bhi.n	8004b68 <HAL_TIM_ConfigClockSource+0x16c>
 8004a70:	2b60      	cmp	r3, #96	; 0x60
 8004a72:	d050      	beq.n	8004b16 <HAL_TIM_ConfigClockSource+0x11a>
 8004a74:	2b60      	cmp	r3, #96	; 0x60
 8004a76:	d877      	bhi.n	8004b68 <HAL_TIM_ConfigClockSource+0x16c>
 8004a78:	2b50      	cmp	r3, #80	; 0x50
 8004a7a:	d03c      	beq.n	8004af6 <HAL_TIM_ConfigClockSource+0xfa>
 8004a7c:	2b50      	cmp	r3, #80	; 0x50
 8004a7e:	d873      	bhi.n	8004b68 <HAL_TIM_ConfigClockSource+0x16c>
 8004a80:	2b40      	cmp	r3, #64	; 0x40
 8004a82:	d058      	beq.n	8004b36 <HAL_TIM_ConfigClockSource+0x13a>
 8004a84:	2b40      	cmp	r3, #64	; 0x40
 8004a86:	d86f      	bhi.n	8004b68 <HAL_TIM_ConfigClockSource+0x16c>
 8004a88:	2b30      	cmp	r3, #48	; 0x30
 8004a8a:	d064      	beq.n	8004b56 <HAL_TIM_ConfigClockSource+0x15a>
 8004a8c:	2b30      	cmp	r3, #48	; 0x30
 8004a8e:	d86b      	bhi.n	8004b68 <HAL_TIM_ConfigClockSource+0x16c>
 8004a90:	2b20      	cmp	r3, #32
 8004a92:	d060      	beq.n	8004b56 <HAL_TIM_ConfigClockSource+0x15a>
 8004a94:	2b20      	cmp	r3, #32
 8004a96:	d867      	bhi.n	8004b68 <HAL_TIM_ConfigClockSource+0x16c>
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d05c      	beq.n	8004b56 <HAL_TIM_ConfigClockSource+0x15a>
 8004a9c:	2b10      	cmp	r3, #16
 8004a9e:	d05a      	beq.n	8004b56 <HAL_TIM_ConfigClockSource+0x15a>
 8004aa0:	e062      	b.n	8004b68 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	6818      	ldr	r0, [r3, #0]
 8004aa6:	683b      	ldr	r3, [r7, #0]
 8004aa8:	6899      	ldr	r1, [r3, #8]
 8004aaa:	683b      	ldr	r3, [r7, #0]
 8004aac:	685a      	ldr	r2, [r3, #4]
 8004aae:	683b      	ldr	r3, [r7, #0]
 8004ab0:	68db      	ldr	r3, [r3, #12]
 8004ab2:	f000 fbae 	bl	8005212 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	689b      	ldr	r3, [r3, #8]
 8004abc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004abe:	68bb      	ldr	r3, [r7, #8]
 8004ac0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004ac4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	68ba      	ldr	r2, [r7, #8]
 8004acc:	609a      	str	r2, [r3, #8]
      break;
 8004ace:	e04f      	b.n	8004b70 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	6818      	ldr	r0, [r3, #0]
 8004ad4:	683b      	ldr	r3, [r7, #0]
 8004ad6:	6899      	ldr	r1, [r3, #8]
 8004ad8:	683b      	ldr	r3, [r7, #0]
 8004ada:	685a      	ldr	r2, [r3, #4]
 8004adc:	683b      	ldr	r3, [r7, #0]
 8004ade:	68db      	ldr	r3, [r3, #12]
 8004ae0:	f000 fb97 	bl	8005212 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	689a      	ldr	r2, [r3, #8]
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004af2:	609a      	str	r2, [r3, #8]
      break;
 8004af4:	e03c      	b.n	8004b70 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	6818      	ldr	r0, [r3, #0]
 8004afa:	683b      	ldr	r3, [r7, #0]
 8004afc:	6859      	ldr	r1, [r3, #4]
 8004afe:	683b      	ldr	r3, [r7, #0]
 8004b00:	68db      	ldr	r3, [r3, #12]
 8004b02:	461a      	mov	r2, r3
 8004b04:	f000 fb0e 	bl	8005124 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	2150      	movs	r1, #80	; 0x50
 8004b0e:	4618      	mov	r0, r3
 8004b10:	f000 fb65 	bl	80051de <TIM_ITRx_SetConfig>
      break;
 8004b14:	e02c      	b.n	8004b70 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	6818      	ldr	r0, [r3, #0]
 8004b1a:	683b      	ldr	r3, [r7, #0]
 8004b1c:	6859      	ldr	r1, [r3, #4]
 8004b1e:	683b      	ldr	r3, [r7, #0]
 8004b20:	68db      	ldr	r3, [r3, #12]
 8004b22:	461a      	mov	r2, r3
 8004b24:	f000 fb2c 	bl	8005180 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	2160      	movs	r1, #96	; 0x60
 8004b2e:	4618      	mov	r0, r3
 8004b30:	f000 fb55 	bl	80051de <TIM_ITRx_SetConfig>
      break;
 8004b34:	e01c      	b.n	8004b70 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	6818      	ldr	r0, [r3, #0]
 8004b3a:	683b      	ldr	r3, [r7, #0]
 8004b3c:	6859      	ldr	r1, [r3, #4]
 8004b3e:	683b      	ldr	r3, [r7, #0]
 8004b40:	68db      	ldr	r3, [r3, #12]
 8004b42:	461a      	mov	r2, r3
 8004b44:	f000 faee 	bl	8005124 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	2140      	movs	r1, #64	; 0x40
 8004b4e:	4618      	mov	r0, r3
 8004b50:	f000 fb45 	bl	80051de <TIM_ITRx_SetConfig>
      break;
 8004b54:	e00c      	b.n	8004b70 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681a      	ldr	r2, [r3, #0]
 8004b5a:	683b      	ldr	r3, [r7, #0]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	4619      	mov	r1, r3
 8004b60:	4610      	mov	r0, r2
 8004b62:	f000 fb3c 	bl	80051de <TIM_ITRx_SetConfig>
      break;
 8004b66:	e003      	b.n	8004b70 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004b68:	2301      	movs	r3, #1
 8004b6a:	73fb      	strb	r3, [r7, #15]
      break;
 8004b6c:	e000      	b.n	8004b70 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004b6e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	2201      	movs	r2, #1
 8004b74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	2200      	movs	r2, #0
 8004b7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004b80:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b82:	4618      	mov	r0, r3
 8004b84:	3710      	adds	r7, #16
 8004b86:	46bd      	mov	sp, r7
 8004b88:	bd80      	pop	{r7, pc}

08004b8a <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8004b8a:	b480      	push	{r7}
 8004b8c:	b083      	sub	sp, #12
 8004b8e:	af00      	add	r7, sp, #0
 8004b90:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 8004b92:	bf00      	nop
 8004b94:	370c      	adds	r7, #12
 8004b96:	46bd      	mov	sp, r7
 8004b98:	bc80      	pop	{r7}
 8004b9a:	4770      	bx	lr

08004b9c <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8004b9c:	b480      	push	{r7}
 8004b9e:	b083      	sub	sp, #12
 8004ba0:	af00      	add	r7, sp, #0
 8004ba2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8004ba4:	bf00      	nop
 8004ba6:	370c      	adds	r7, #12
 8004ba8:	46bd      	mov	sp, r7
 8004baa:	bc80      	pop	{r7}
 8004bac:	4770      	bx	lr

08004bae <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 8004bae:	b580      	push	{r7, lr}
 8004bb0:	b084      	sub	sp, #16
 8004bb2:	af00      	add	r7, sp, #0
 8004bb4:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bba:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bc0:	687a      	ldr	r2, [r7, #4]
 8004bc2:	429a      	cmp	r2, r3
 8004bc4:	d107      	bne.n	8004bd6 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	2201      	movs	r2, #1
 8004bca:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	2201      	movs	r2, #1
 8004bd0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004bd4:	e02a      	b.n	8004c2c <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004bda:	687a      	ldr	r2, [r7, #4]
 8004bdc:	429a      	cmp	r2, r3
 8004bde:	d107      	bne.n	8004bf0 <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	2202      	movs	r2, #2
 8004be4:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	2201      	movs	r2, #1
 8004bea:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004bee:	e01d      	b.n	8004c2c <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bf4:	687a      	ldr	r2, [r7, #4]
 8004bf6:	429a      	cmp	r2, r3
 8004bf8:	d107      	bne.n	8004c0a <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	2204      	movs	r2, #4
 8004bfe:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	2201      	movs	r2, #1
 8004c04:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004c08:	e010      	b.n	8004c2c <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c0e:	687a      	ldr	r2, [r7, #4]
 8004c10:	429a      	cmp	r2, r3
 8004c12:	d107      	bne.n	8004c24 <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	2208      	movs	r2, #8
 8004c18:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	2201      	movs	r2, #1
 8004c1e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004c22:	e003      	b.n	8004c2c <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	2201      	movs	r2, #1
 8004c28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 8004c2c:	68f8      	ldr	r0, [r7, #12]
 8004c2e:	f7ff ffb5 	bl	8004b9c <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	2200      	movs	r2, #0
 8004c36:	771a      	strb	r2, [r3, #28]
}
 8004c38:	bf00      	nop
 8004c3a:	3710      	adds	r7, #16
 8004c3c:	46bd      	mov	sp, r7
 8004c3e:	bd80      	pop	{r7, pc}

08004c40 <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 8004c40:	b580      	push	{r7, lr}
 8004c42:	b084      	sub	sp, #16
 8004c44:	af00      	add	r7, sp, #0
 8004c46:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c4c:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c52:	687a      	ldr	r2, [r7, #4]
 8004c54:	429a      	cmp	r2, r3
 8004c56:	d10b      	bne.n	8004c70 <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	2201      	movs	r2, #1
 8004c5c:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	699b      	ldr	r3, [r3, #24]
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d136      	bne.n	8004cd4 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	2201      	movs	r2, #1
 8004c6a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004c6e:	e031      	b.n	8004cd4 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c74:	687a      	ldr	r2, [r7, #4]
 8004c76:	429a      	cmp	r2, r3
 8004c78:	d10b      	bne.n	8004c92 <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	2202      	movs	r2, #2
 8004c7e:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	699b      	ldr	r3, [r3, #24]
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d125      	bne.n	8004cd4 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	2201      	movs	r2, #1
 8004c8c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004c90:	e020      	b.n	8004cd4 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c96:	687a      	ldr	r2, [r7, #4]
 8004c98:	429a      	cmp	r2, r3
 8004c9a:	d10b      	bne.n	8004cb4 <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	2204      	movs	r2, #4
 8004ca0:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	699b      	ldr	r3, [r3, #24]
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d114      	bne.n	8004cd4 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	2201      	movs	r2, #1
 8004cae:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004cb2:	e00f      	b.n	8004cd4 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004cb8:	687a      	ldr	r2, [r7, #4]
 8004cba:	429a      	cmp	r2, r3
 8004cbc:	d10a      	bne.n	8004cd4 <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	2208      	movs	r2, #8
 8004cc2:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	699b      	ldr	r3, [r3, #24]
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d103      	bne.n	8004cd4 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	2201      	movs	r2, #1
 8004cd0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004cd4:	68f8      	ldr	r0, [r7, #12]
 8004cd6:	f7fc fc29 	bl	800152c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	2200      	movs	r2, #0
 8004cde:	771a      	strb	r2, [r3, #28]
}
 8004ce0:	bf00      	nop
 8004ce2:	3710      	adds	r7, #16
 8004ce4:	46bd      	mov	sp, r7
 8004ce6:	bd80      	pop	{r7, pc}

08004ce8 <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004ce8:	b580      	push	{r7, lr}
 8004cea:	b084      	sub	sp, #16
 8004cec:	af00      	add	r7, sp, #0
 8004cee:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cf4:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cfa:	687a      	ldr	r2, [r7, #4]
 8004cfc:	429a      	cmp	r2, r3
 8004cfe:	d103      	bne.n	8004d08 <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	2201      	movs	r2, #1
 8004d04:	771a      	strb	r2, [r3, #28]
 8004d06:	e019      	b.n	8004d3c <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d0c:	687a      	ldr	r2, [r7, #4]
 8004d0e:	429a      	cmp	r2, r3
 8004d10:	d103      	bne.n	8004d1a <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	2202      	movs	r2, #2
 8004d16:	771a      	strb	r2, [r3, #28]
 8004d18:	e010      	b.n	8004d3c <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d1e:	687a      	ldr	r2, [r7, #4]
 8004d20:	429a      	cmp	r2, r3
 8004d22:	d103      	bne.n	8004d2c <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	2204      	movs	r2, #4
 8004d28:	771a      	strb	r2, [r3, #28]
 8004d2a:	e007      	b.n	8004d3c <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d30:	687a      	ldr	r2, [r7, #4]
 8004d32:	429a      	cmp	r2, r3
 8004d34:	d102      	bne.n	8004d3c <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	2208      	movs	r2, #8
 8004d3a:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 8004d3c:	68f8      	ldr	r0, [r7, #12]
 8004d3e:	f7ff ff24 	bl	8004b8a <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	2200      	movs	r2, #0
 8004d46:	771a      	strb	r2, [r3, #28]
}
 8004d48:	bf00      	nop
 8004d4a:	3710      	adds	r7, #16
 8004d4c:	46bd      	mov	sp, r7
 8004d4e:	bd80      	pop	{r7, pc}

08004d50 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004d50:	b480      	push	{r7}
 8004d52:	b085      	sub	sp, #20
 8004d54:	af00      	add	r7, sp, #0
 8004d56:	6078      	str	r0, [r7, #4]
 8004d58:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	4a29      	ldr	r2, [pc, #164]	; (8004e08 <TIM_Base_SetConfig+0xb8>)
 8004d64:	4293      	cmp	r3, r2
 8004d66:	d00b      	beq.n	8004d80 <TIM_Base_SetConfig+0x30>
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004d6e:	d007      	beq.n	8004d80 <TIM_Base_SetConfig+0x30>
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	4a26      	ldr	r2, [pc, #152]	; (8004e0c <TIM_Base_SetConfig+0xbc>)
 8004d74:	4293      	cmp	r3, r2
 8004d76:	d003      	beq.n	8004d80 <TIM_Base_SetConfig+0x30>
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	4a25      	ldr	r2, [pc, #148]	; (8004e10 <TIM_Base_SetConfig+0xc0>)
 8004d7c:	4293      	cmp	r3, r2
 8004d7e:	d108      	bne.n	8004d92 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004d86:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004d88:	683b      	ldr	r3, [r7, #0]
 8004d8a:	685b      	ldr	r3, [r3, #4]
 8004d8c:	68fa      	ldr	r2, [r7, #12]
 8004d8e:	4313      	orrs	r3, r2
 8004d90:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	4a1c      	ldr	r2, [pc, #112]	; (8004e08 <TIM_Base_SetConfig+0xb8>)
 8004d96:	4293      	cmp	r3, r2
 8004d98:	d00b      	beq.n	8004db2 <TIM_Base_SetConfig+0x62>
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004da0:	d007      	beq.n	8004db2 <TIM_Base_SetConfig+0x62>
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	4a19      	ldr	r2, [pc, #100]	; (8004e0c <TIM_Base_SetConfig+0xbc>)
 8004da6:	4293      	cmp	r3, r2
 8004da8:	d003      	beq.n	8004db2 <TIM_Base_SetConfig+0x62>
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	4a18      	ldr	r2, [pc, #96]	; (8004e10 <TIM_Base_SetConfig+0xc0>)
 8004dae:	4293      	cmp	r3, r2
 8004db0:	d108      	bne.n	8004dc4 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004db8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004dba:	683b      	ldr	r3, [r7, #0]
 8004dbc:	68db      	ldr	r3, [r3, #12]
 8004dbe:	68fa      	ldr	r2, [r7, #12]
 8004dc0:	4313      	orrs	r3, r2
 8004dc2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004dca:	683b      	ldr	r3, [r7, #0]
 8004dcc:	695b      	ldr	r3, [r3, #20]
 8004dce:	4313      	orrs	r3, r2
 8004dd0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	68fa      	ldr	r2, [r7, #12]
 8004dd6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004dd8:	683b      	ldr	r3, [r7, #0]
 8004dda:	689a      	ldr	r2, [r3, #8]
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004de0:	683b      	ldr	r3, [r7, #0]
 8004de2:	681a      	ldr	r2, [r3, #0]
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	4a07      	ldr	r2, [pc, #28]	; (8004e08 <TIM_Base_SetConfig+0xb8>)
 8004dec:	4293      	cmp	r3, r2
 8004dee:	d103      	bne.n	8004df8 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004df0:	683b      	ldr	r3, [r7, #0]
 8004df2:	691a      	ldr	r2, [r3, #16]
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	2201      	movs	r2, #1
 8004dfc:	615a      	str	r2, [r3, #20]
}
 8004dfe:	bf00      	nop
 8004e00:	3714      	adds	r7, #20
 8004e02:	46bd      	mov	sp, r7
 8004e04:	bc80      	pop	{r7}
 8004e06:	4770      	bx	lr
 8004e08:	40012c00 	.word	0x40012c00
 8004e0c:	40000400 	.word	0x40000400
 8004e10:	40000800 	.word	0x40000800

08004e14 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004e14:	b480      	push	{r7}
 8004e16:	b087      	sub	sp, #28
 8004e18:	af00      	add	r7, sp, #0
 8004e1a:	6078      	str	r0, [r7, #4]
 8004e1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	6a1b      	ldr	r3, [r3, #32]
 8004e22:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	6a1b      	ldr	r3, [r3, #32]
 8004e28:	f023 0201 	bic.w	r2, r3, #1
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	685b      	ldr	r3, [r3, #4]
 8004e34:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	699b      	ldr	r3, [r3, #24]
 8004e3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004e42:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	f023 0303 	bic.w	r3, r3, #3
 8004e4a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004e4c:	683b      	ldr	r3, [r7, #0]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	68fa      	ldr	r2, [r7, #12]
 8004e52:	4313      	orrs	r3, r2
 8004e54:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004e56:	697b      	ldr	r3, [r7, #20]
 8004e58:	f023 0302 	bic.w	r3, r3, #2
 8004e5c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004e5e:	683b      	ldr	r3, [r7, #0]
 8004e60:	689b      	ldr	r3, [r3, #8]
 8004e62:	697a      	ldr	r2, [r7, #20]
 8004e64:	4313      	orrs	r3, r2
 8004e66:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	4a1c      	ldr	r2, [pc, #112]	; (8004edc <TIM_OC1_SetConfig+0xc8>)
 8004e6c:	4293      	cmp	r3, r2
 8004e6e:	d10c      	bne.n	8004e8a <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004e70:	697b      	ldr	r3, [r7, #20]
 8004e72:	f023 0308 	bic.w	r3, r3, #8
 8004e76:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004e78:	683b      	ldr	r3, [r7, #0]
 8004e7a:	68db      	ldr	r3, [r3, #12]
 8004e7c:	697a      	ldr	r2, [r7, #20]
 8004e7e:	4313      	orrs	r3, r2
 8004e80:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004e82:	697b      	ldr	r3, [r7, #20]
 8004e84:	f023 0304 	bic.w	r3, r3, #4
 8004e88:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	4a13      	ldr	r2, [pc, #76]	; (8004edc <TIM_OC1_SetConfig+0xc8>)
 8004e8e:	4293      	cmp	r3, r2
 8004e90:	d111      	bne.n	8004eb6 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004e92:	693b      	ldr	r3, [r7, #16]
 8004e94:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004e98:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004e9a:	693b      	ldr	r3, [r7, #16]
 8004e9c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004ea0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004ea2:	683b      	ldr	r3, [r7, #0]
 8004ea4:	695b      	ldr	r3, [r3, #20]
 8004ea6:	693a      	ldr	r2, [r7, #16]
 8004ea8:	4313      	orrs	r3, r2
 8004eaa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004eac:	683b      	ldr	r3, [r7, #0]
 8004eae:	699b      	ldr	r3, [r3, #24]
 8004eb0:	693a      	ldr	r2, [r7, #16]
 8004eb2:	4313      	orrs	r3, r2
 8004eb4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	693a      	ldr	r2, [r7, #16]
 8004eba:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	68fa      	ldr	r2, [r7, #12]
 8004ec0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004ec2:	683b      	ldr	r3, [r7, #0]
 8004ec4:	685a      	ldr	r2, [r3, #4]
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	697a      	ldr	r2, [r7, #20]
 8004ece:	621a      	str	r2, [r3, #32]
}
 8004ed0:	bf00      	nop
 8004ed2:	371c      	adds	r7, #28
 8004ed4:	46bd      	mov	sp, r7
 8004ed6:	bc80      	pop	{r7}
 8004ed8:	4770      	bx	lr
 8004eda:	bf00      	nop
 8004edc:	40012c00 	.word	0x40012c00

08004ee0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004ee0:	b480      	push	{r7}
 8004ee2:	b087      	sub	sp, #28
 8004ee4:	af00      	add	r7, sp, #0
 8004ee6:	6078      	str	r0, [r7, #4]
 8004ee8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	6a1b      	ldr	r3, [r3, #32]
 8004eee:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	6a1b      	ldr	r3, [r3, #32]
 8004ef4:	f023 0210 	bic.w	r2, r3, #16
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	685b      	ldr	r3, [r3, #4]
 8004f00:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	699b      	ldr	r3, [r3, #24]
 8004f06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004f0e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004f16:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004f18:	683b      	ldr	r3, [r7, #0]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	021b      	lsls	r3, r3, #8
 8004f1e:	68fa      	ldr	r2, [r7, #12]
 8004f20:	4313      	orrs	r3, r2
 8004f22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004f24:	697b      	ldr	r3, [r7, #20]
 8004f26:	f023 0320 	bic.w	r3, r3, #32
 8004f2a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004f2c:	683b      	ldr	r3, [r7, #0]
 8004f2e:	689b      	ldr	r3, [r3, #8]
 8004f30:	011b      	lsls	r3, r3, #4
 8004f32:	697a      	ldr	r2, [r7, #20]
 8004f34:	4313      	orrs	r3, r2
 8004f36:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	4a1d      	ldr	r2, [pc, #116]	; (8004fb0 <TIM_OC2_SetConfig+0xd0>)
 8004f3c:	4293      	cmp	r3, r2
 8004f3e:	d10d      	bne.n	8004f5c <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004f40:	697b      	ldr	r3, [r7, #20]
 8004f42:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004f46:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004f48:	683b      	ldr	r3, [r7, #0]
 8004f4a:	68db      	ldr	r3, [r3, #12]
 8004f4c:	011b      	lsls	r3, r3, #4
 8004f4e:	697a      	ldr	r2, [r7, #20]
 8004f50:	4313      	orrs	r3, r2
 8004f52:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004f54:	697b      	ldr	r3, [r7, #20]
 8004f56:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004f5a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	4a14      	ldr	r2, [pc, #80]	; (8004fb0 <TIM_OC2_SetConfig+0xd0>)
 8004f60:	4293      	cmp	r3, r2
 8004f62:	d113      	bne.n	8004f8c <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004f64:	693b      	ldr	r3, [r7, #16]
 8004f66:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004f6a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004f6c:	693b      	ldr	r3, [r7, #16]
 8004f6e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004f72:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004f74:	683b      	ldr	r3, [r7, #0]
 8004f76:	695b      	ldr	r3, [r3, #20]
 8004f78:	009b      	lsls	r3, r3, #2
 8004f7a:	693a      	ldr	r2, [r7, #16]
 8004f7c:	4313      	orrs	r3, r2
 8004f7e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004f80:	683b      	ldr	r3, [r7, #0]
 8004f82:	699b      	ldr	r3, [r3, #24]
 8004f84:	009b      	lsls	r3, r3, #2
 8004f86:	693a      	ldr	r2, [r7, #16]
 8004f88:	4313      	orrs	r3, r2
 8004f8a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	693a      	ldr	r2, [r7, #16]
 8004f90:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	68fa      	ldr	r2, [r7, #12]
 8004f96:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004f98:	683b      	ldr	r3, [r7, #0]
 8004f9a:	685a      	ldr	r2, [r3, #4]
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	697a      	ldr	r2, [r7, #20]
 8004fa4:	621a      	str	r2, [r3, #32]
}
 8004fa6:	bf00      	nop
 8004fa8:	371c      	adds	r7, #28
 8004faa:	46bd      	mov	sp, r7
 8004fac:	bc80      	pop	{r7}
 8004fae:	4770      	bx	lr
 8004fb0:	40012c00 	.word	0x40012c00

08004fb4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004fb4:	b480      	push	{r7}
 8004fb6:	b087      	sub	sp, #28
 8004fb8:	af00      	add	r7, sp, #0
 8004fba:	6078      	str	r0, [r7, #4]
 8004fbc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	6a1b      	ldr	r3, [r3, #32]
 8004fc2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	6a1b      	ldr	r3, [r3, #32]
 8004fc8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	685b      	ldr	r3, [r3, #4]
 8004fd4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	69db      	ldr	r3, [r3, #28]
 8004fda:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004fe2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	f023 0303 	bic.w	r3, r3, #3
 8004fea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004fec:	683b      	ldr	r3, [r7, #0]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	68fa      	ldr	r2, [r7, #12]
 8004ff2:	4313      	orrs	r3, r2
 8004ff4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004ff6:	697b      	ldr	r3, [r7, #20]
 8004ff8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004ffc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004ffe:	683b      	ldr	r3, [r7, #0]
 8005000:	689b      	ldr	r3, [r3, #8]
 8005002:	021b      	lsls	r3, r3, #8
 8005004:	697a      	ldr	r2, [r7, #20]
 8005006:	4313      	orrs	r3, r2
 8005008:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	4a1d      	ldr	r2, [pc, #116]	; (8005084 <TIM_OC3_SetConfig+0xd0>)
 800500e:	4293      	cmp	r3, r2
 8005010:	d10d      	bne.n	800502e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005012:	697b      	ldr	r3, [r7, #20]
 8005014:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005018:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800501a:	683b      	ldr	r3, [r7, #0]
 800501c:	68db      	ldr	r3, [r3, #12]
 800501e:	021b      	lsls	r3, r3, #8
 8005020:	697a      	ldr	r2, [r7, #20]
 8005022:	4313      	orrs	r3, r2
 8005024:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005026:	697b      	ldr	r3, [r7, #20]
 8005028:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800502c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	4a14      	ldr	r2, [pc, #80]	; (8005084 <TIM_OC3_SetConfig+0xd0>)
 8005032:	4293      	cmp	r3, r2
 8005034:	d113      	bne.n	800505e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005036:	693b      	ldr	r3, [r7, #16]
 8005038:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800503c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800503e:	693b      	ldr	r3, [r7, #16]
 8005040:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005044:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005046:	683b      	ldr	r3, [r7, #0]
 8005048:	695b      	ldr	r3, [r3, #20]
 800504a:	011b      	lsls	r3, r3, #4
 800504c:	693a      	ldr	r2, [r7, #16]
 800504e:	4313      	orrs	r3, r2
 8005050:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005052:	683b      	ldr	r3, [r7, #0]
 8005054:	699b      	ldr	r3, [r3, #24]
 8005056:	011b      	lsls	r3, r3, #4
 8005058:	693a      	ldr	r2, [r7, #16]
 800505a:	4313      	orrs	r3, r2
 800505c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	693a      	ldr	r2, [r7, #16]
 8005062:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	68fa      	ldr	r2, [r7, #12]
 8005068:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800506a:	683b      	ldr	r3, [r7, #0]
 800506c:	685a      	ldr	r2, [r3, #4]
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	697a      	ldr	r2, [r7, #20]
 8005076:	621a      	str	r2, [r3, #32]
}
 8005078:	bf00      	nop
 800507a:	371c      	adds	r7, #28
 800507c:	46bd      	mov	sp, r7
 800507e:	bc80      	pop	{r7}
 8005080:	4770      	bx	lr
 8005082:	bf00      	nop
 8005084:	40012c00 	.word	0x40012c00

08005088 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005088:	b480      	push	{r7}
 800508a:	b087      	sub	sp, #28
 800508c:	af00      	add	r7, sp, #0
 800508e:	6078      	str	r0, [r7, #4]
 8005090:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	6a1b      	ldr	r3, [r3, #32]
 8005096:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	6a1b      	ldr	r3, [r3, #32]
 800509c:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	685b      	ldr	r3, [r3, #4]
 80050a8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	69db      	ldr	r3, [r3, #28]
 80050ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80050b6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80050be:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80050c0:	683b      	ldr	r3, [r7, #0]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	021b      	lsls	r3, r3, #8
 80050c6:	68fa      	ldr	r2, [r7, #12]
 80050c8:	4313      	orrs	r3, r2
 80050ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80050cc:	693b      	ldr	r3, [r7, #16]
 80050ce:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80050d2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80050d4:	683b      	ldr	r3, [r7, #0]
 80050d6:	689b      	ldr	r3, [r3, #8]
 80050d8:	031b      	lsls	r3, r3, #12
 80050da:	693a      	ldr	r2, [r7, #16]
 80050dc:	4313      	orrs	r3, r2
 80050de:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	4a0f      	ldr	r2, [pc, #60]	; (8005120 <TIM_OC4_SetConfig+0x98>)
 80050e4:	4293      	cmp	r3, r2
 80050e6:	d109      	bne.n	80050fc <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80050e8:	697b      	ldr	r3, [r7, #20]
 80050ea:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80050ee:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80050f0:	683b      	ldr	r3, [r7, #0]
 80050f2:	695b      	ldr	r3, [r3, #20]
 80050f4:	019b      	lsls	r3, r3, #6
 80050f6:	697a      	ldr	r2, [r7, #20]
 80050f8:	4313      	orrs	r3, r2
 80050fa:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	697a      	ldr	r2, [r7, #20]
 8005100:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	68fa      	ldr	r2, [r7, #12]
 8005106:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005108:	683b      	ldr	r3, [r7, #0]
 800510a:	685a      	ldr	r2, [r3, #4]
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	693a      	ldr	r2, [r7, #16]
 8005114:	621a      	str	r2, [r3, #32]
}
 8005116:	bf00      	nop
 8005118:	371c      	adds	r7, #28
 800511a:	46bd      	mov	sp, r7
 800511c:	bc80      	pop	{r7}
 800511e:	4770      	bx	lr
 8005120:	40012c00 	.word	0x40012c00

08005124 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005124:	b480      	push	{r7}
 8005126:	b087      	sub	sp, #28
 8005128:	af00      	add	r7, sp, #0
 800512a:	60f8      	str	r0, [r7, #12]
 800512c:	60b9      	str	r1, [r7, #8]
 800512e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	6a1b      	ldr	r3, [r3, #32]
 8005134:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	6a1b      	ldr	r3, [r3, #32]
 800513a:	f023 0201 	bic.w	r2, r3, #1
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	699b      	ldr	r3, [r3, #24]
 8005146:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005148:	693b      	ldr	r3, [r7, #16]
 800514a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800514e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	011b      	lsls	r3, r3, #4
 8005154:	693a      	ldr	r2, [r7, #16]
 8005156:	4313      	orrs	r3, r2
 8005158:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800515a:	697b      	ldr	r3, [r7, #20]
 800515c:	f023 030a 	bic.w	r3, r3, #10
 8005160:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005162:	697a      	ldr	r2, [r7, #20]
 8005164:	68bb      	ldr	r3, [r7, #8]
 8005166:	4313      	orrs	r3, r2
 8005168:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	693a      	ldr	r2, [r7, #16]
 800516e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	697a      	ldr	r2, [r7, #20]
 8005174:	621a      	str	r2, [r3, #32]
}
 8005176:	bf00      	nop
 8005178:	371c      	adds	r7, #28
 800517a:	46bd      	mov	sp, r7
 800517c:	bc80      	pop	{r7}
 800517e:	4770      	bx	lr

08005180 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005180:	b480      	push	{r7}
 8005182:	b087      	sub	sp, #28
 8005184:	af00      	add	r7, sp, #0
 8005186:	60f8      	str	r0, [r7, #12]
 8005188:	60b9      	str	r1, [r7, #8]
 800518a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	6a1b      	ldr	r3, [r3, #32]
 8005190:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	6a1b      	ldr	r3, [r3, #32]
 8005196:	f023 0210 	bic.w	r2, r3, #16
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	699b      	ldr	r3, [r3, #24]
 80051a2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80051a4:	693b      	ldr	r3, [r7, #16]
 80051a6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80051aa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	031b      	lsls	r3, r3, #12
 80051b0:	693a      	ldr	r2, [r7, #16]
 80051b2:	4313      	orrs	r3, r2
 80051b4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80051b6:	697b      	ldr	r3, [r7, #20]
 80051b8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80051bc:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80051be:	68bb      	ldr	r3, [r7, #8]
 80051c0:	011b      	lsls	r3, r3, #4
 80051c2:	697a      	ldr	r2, [r7, #20]
 80051c4:	4313      	orrs	r3, r2
 80051c6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	693a      	ldr	r2, [r7, #16]
 80051cc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	697a      	ldr	r2, [r7, #20]
 80051d2:	621a      	str	r2, [r3, #32]
}
 80051d4:	bf00      	nop
 80051d6:	371c      	adds	r7, #28
 80051d8:	46bd      	mov	sp, r7
 80051da:	bc80      	pop	{r7}
 80051dc:	4770      	bx	lr

080051de <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80051de:	b480      	push	{r7}
 80051e0:	b085      	sub	sp, #20
 80051e2:	af00      	add	r7, sp, #0
 80051e4:	6078      	str	r0, [r7, #4]
 80051e6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	689b      	ldr	r3, [r3, #8]
 80051ec:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80051f4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80051f6:	683a      	ldr	r2, [r7, #0]
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	4313      	orrs	r3, r2
 80051fc:	f043 0307 	orr.w	r3, r3, #7
 8005200:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	68fa      	ldr	r2, [r7, #12]
 8005206:	609a      	str	r2, [r3, #8]
}
 8005208:	bf00      	nop
 800520a:	3714      	adds	r7, #20
 800520c:	46bd      	mov	sp, r7
 800520e:	bc80      	pop	{r7}
 8005210:	4770      	bx	lr

08005212 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005212:	b480      	push	{r7}
 8005214:	b087      	sub	sp, #28
 8005216:	af00      	add	r7, sp, #0
 8005218:	60f8      	str	r0, [r7, #12]
 800521a:	60b9      	str	r1, [r7, #8]
 800521c:	607a      	str	r2, [r7, #4]
 800521e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	689b      	ldr	r3, [r3, #8]
 8005224:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005226:	697b      	ldr	r3, [r7, #20]
 8005228:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800522c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800522e:	683b      	ldr	r3, [r7, #0]
 8005230:	021a      	lsls	r2, r3, #8
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	431a      	orrs	r2, r3
 8005236:	68bb      	ldr	r3, [r7, #8]
 8005238:	4313      	orrs	r3, r2
 800523a:	697a      	ldr	r2, [r7, #20]
 800523c:	4313      	orrs	r3, r2
 800523e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	697a      	ldr	r2, [r7, #20]
 8005244:	609a      	str	r2, [r3, #8]
}
 8005246:	bf00      	nop
 8005248:	371c      	adds	r7, #28
 800524a:	46bd      	mov	sp, r7
 800524c:	bc80      	pop	{r7}
 800524e:	4770      	bx	lr

08005250 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005250:	b480      	push	{r7}
 8005252:	b087      	sub	sp, #28
 8005254:	af00      	add	r7, sp, #0
 8005256:	60f8      	str	r0, [r7, #12]
 8005258:	60b9      	str	r1, [r7, #8]
 800525a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800525c:	68bb      	ldr	r3, [r7, #8]
 800525e:	f003 031f 	and.w	r3, r3, #31
 8005262:	2201      	movs	r2, #1
 8005264:	fa02 f303 	lsl.w	r3, r2, r3
 8005268:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	6a1a      	ldr	r2, [r3, #32]
 800526e:	697b      	ldr	r3, [r7, #20]
 8005270:	43db      	mvns	r3, r3
 8005272:	401a      	ands	r2, r3
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	6a1a      	ldr	r2, [r3, #32]
 800527c:	68bb      	ldr	r3, [r7, #8]
 800527e:	f003 031f 	and.w	r3, r3, #31
 8005282:	6879      	ldr	r1, [r7, #4]
 8005284:	fa01 f303 	lsl.w	r3, r1, r3
 8005288:	431a      	orrs	r2, r3
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	621a      	str	r2, [r3, #32]
}
 800528e:	bf00      	nop
 8005290:	371c      	adds	r7, #28
 8005292:	46bd      	mov	sp, r7
 8005294:	bc80      	pop	{r7}
 8005296:	4770      	bx	lr

08005298 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005298:	b480      	push	{r7}
 800529a:	b085      	sub	sp, #20
 800529c:	af00      	add	r7, sp, #0
 800529e:	6078      	str	r0, [r7, #4]
 80052a0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80052a8:	2b01      	cmp	r3, #1
 80052aa:	d101      	bne.n	80052b0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80052ac:	2302      	movs	r3, #2
 80052ae:	e046      	b.n	800533e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	2201      	movs	r2, #1
 80052b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	2202      	movs	r2, #2
 80052bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	685b      	ldr	r3, [r3, #4]
 80052c6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	689b      	ldr	r3, [r3, #8]
 80052ce:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80052d6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80052d8:	683b      	ldr	r3, [r7, #0]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	68fa      	ldr	r2, [r7, #12]
 80052de:	4313      	orrs	r3, r2
 80052e0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	68fa      	ldr	r2, [r7, #12]
 80052e8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	4a16      	ldr	r2, [pc, #88]	; (8005348 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80052f0:	4293      	cmp	r3, r2
 80052f2:	d00e      	beq.n	8005312 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80052fc:	d009      	beq.n	8005312 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	4a12      	ldr	r2, [pc, #72]	; (800534c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8005304:	4293      	cmp	r3, r2
 8005306:	d004      	beq.n	8005312 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	4a10      	ldr	r2, [pc, #64]	; (8005350 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800530e:	4293      	cmp	r3, r2
 8005310:	d10c      	bne.n	800532c <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005312:	68bb      	ldr	r3, [r7, #8]
 8005314:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005318:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800531a:	683b      	ldr	r3, [r7, #0]
 800531c:	685b      	ldr	r3, [r3, #4]
 800531e:	68ba      	ldr	r2, [r7, #8]
 8005320:	4313      	orrs	r3, r2
 8005322:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	68ba      	ldr	r2, [r7, #8]
 800532a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	2201      	movs	r2, #1
 8005330:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	2200      	movs	r2, #0
 8005338:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800533c:	2300      	movs	r3, #0
}
 800533e:	4618      	mov	r0, r3
 8005340:	3714      	adds	r7, #20
 8005342:	46bd      	mov	sp, r7
 8005344:	bc80      	pop	{r7}
 8005346:	4770      	bx	lr
 8005348:	40012c00 	.word	0x40012c00
 800534c:	40000400 	.word	0x40000400
 8005350:	40000800 	.word	0x40000800

08005354 <__errno>:
 8005354:	4b01      	ldr	r3, [pc, #4]	; (800535c <__errno+0x8>)
 8005356:	6818      	ldr	r0, [r3, #0]
 8005358:	4770      	bx	lr
 800535a:	bf00      	nop
 800535c:	20000024 	.word	0x20000024

08005360 <__libc_init_array>:
 8005360:	b570      	push	{r4, r5, r6, lr}
 8005362:	2600      	movs	r6, #0
 8005364:	4d0c      	ldr	r5, [pc, #48]	; (8005398 <__libc_init_array+0x38>)
 8005366:	4c0d      	ldr	r4, [pc, #52]	; (800539c <__libc_init_array+0x3c>)
 8005368:	1b64      	subs	r4, r4, r5
 800536a:	10a4      	asrs	r4, r4, #2
 800536c:	42a6      	cmp	r6, r4
 800536e:	d109      	bne.n	8005384 <__libc_init_array+0x24>
 8005370:	f000 ff04 	bl	800617c <_init>
 8005374:	2600      	movs	r6, #0
 8005376:	4d0a      	ldr	r5, [pc, #40]	; (80053a0 <__libc_init_array+0x40>)
 8005378:	4c0a      	ldr	r4, [pc, #40]	; (80053a4 <__libc_init_array+0x44>)
 800537a:	1b64      	subs	r4, r4, r5
 800537c:	10a4      	asrs	r4, r4, #2
 800537e:	42a6      	cmp	r6, r4
 8005380:	d105      	bne.n	800538e <__libc_init_array+0x2e>
 8005382:	bd70      	pop	{r4, r5, r6, pc}
 8005384:	f855 3b04 	ldr.w	r3, [r5], #4
 8005388:	4798      	blx	r3
 800538a:	3601      	adds	r6, #1
 800538c:	e7ee      	b.n	800536c <__libc_init_array+0xc>
 800538e:	f855 3b04 	ldr.w	r3, [r5], #4
 8005392:	4798      	blx	r3
 8005394:	3601      	adds	r6, #1
 8005396:	e7f2      	b.n	800537e <__libc_init_array+0x1e>
 8005398:	080061f8 	.word	0x080061f8
 800539c:	080061f8 	.word	0x080061f8
 80053a0:	080061f8 	.word	0x080061f8
 80053a4:	080061fc 	.word	0x080061fc

080053a8 <memset>:
 80053a8:	4603      	mov	r3, r0
 80053aa:	4402      	add	r2, r0
 80053ac:	4293      	cmp	r3, r2
 80053ae:	d100      	bne.n	80053b2 <memset+0xa>
 80053b0:	4770      	bx	lr
 80053b2:	f803 1b01 	strb.w	r1, [r3], #1
 80053b6:	e7f9      	b.n	80053ac <memset+0x4>

080053b8 <pow>:
 80053b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80053bc:	4614      	mov	r4, r2
 80053be:	461d      	mov	r5, r3
 80053c0:	4680      	mov	r8, r0
 80053c2:	4689      	mov	r9, r1
 80053c4:	f000 f860 	bl	8005488 <__ieee754_pow>
 80053c8:	4622      	mov	r2, r4
 80053ca:	4606      	mov	r6, r0
 80053cc:	460f      	mov	r7, r1
 80053ce:	462b      	mov	r3, r5
 80053d0:	4620      	mov	r0, r4
 80053d2:	4629      	mov	r1, r5
 80053d4:	f7fb fb12 	bl	80009fc <__aeabi_dcmpun>
 80053d8:	bbc8      	cbnz	r0, 800544e <pow+0x96>
 80053da:	2200      	movs	r2, #0
 80053dc:	2300      	movs	r3, #0
 80053de:	4640      	mov	r0, r8
 80053e0:	4649      	mov	r1, r9
 80053e2:	f7fb fad9 	bl	8000998 <__aeabi_dcmpeq>
 80053e6:	b1b8      	cbz	r0, 8005418 <pow+0x60>
 80053e8:	2200      	movs	r2, #0
 80053ea:	2300      	movs	r3, #0
 80053ec:	4620      	mov	r0, r4
 80053ee:	4629      	mov	r1, r5
 80053f0:	f7fb fad2 	bl	8000998 <__aeabi_dcmpeq>
 80053f4:	2800      	cmp	r0, #0
 80053f6:	d141      	bne.n	800547c <pow+0xc4>
 80053f8:	4620      	mov	r0, r4
 80053fa:	4629      	mov	r1, r5
 80053fc:	f000 fe39 	bl	8006072 <finite>
 8005400:	b328      	cbz	r0, 800544e <pow+0x96>
 8005402:	2200      	movs	r2, #0
 8005404:	2300      	movs	r3, #0
 8005406:	4620      	mov	r0, r4
 8005408:	4629      	mov	r1, r5
 800540a:	f7fb facf 	bl	80009ac <__aeabi_dcmplt>
 800540e:	b1f0      	cbz	r0, 800544e <pow+0x96>
 8005410:	f7ff ffa0 	bl	8005354 <__errno>
 8005414:	2322      	movs	r3, #34	; 0x22
 8005416:	e019      	b.n	800544c <pow+0x94>
 8005418:	4630      	mov	r0, r6
 800541a:	4639      	mov	r1, r7
 800541c:	f000 fe29 	bl	8006072 <finite>
 8005420:	b9c8      	cbnz	r0, 8005456 <pow+0x9e>
 8005422:	4640      	mov	r0, r8
 8005424:	4649      	mov	r1, r9
 8005426:	f000 fe24 	bl	8006072 <finite>
 800542a:	b1a0      	cbz	r0, 8005456 <pow+0x9e>
 800542c:	4620      	mov	r0, r4
 800542e:	4629      	mov	r1, r5
 8005430:	f000 fe1f 	bl	8006072 <finite>
 8005434:	b178      	cbz	r0, 8005456 <pow+0x9e>
 8005436:	4632      	mov	r2, r6
 8005438:	463b      	mov	r3, r7
 800543a:	4630      	mov	r0, r6
 800543c:	4639      	mov	r1, r7
 800543e:	f7fb fadd 	bl	80009fc <__aeabi_dcmpun>
 8005442:	2800      	cmp	r0, #0
 8005444:	d0e4      	beq.n	8005410 <pow+0x58>
 8005446:	f7ff ff85 	bl	8005354 <__errno>
 800544a:	2321      	movs	r3, #33	; 0x21
 800544c:	6003      	str	r3, [r0, #0]
 800544e:	4630      	mov	r0, r6
 8005450:	4639      	mov	r1, r7
 8005452:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005456:	2200      	movs	r2, #0
 8005458:	2300      	movs	r3, #0
 800545a:	4630      	mov	r0, r6
 800545c:	4639      	mov	r1, r7
 800545e:	f7fb fa9b 	bl	8000998 <__aeabi_dcmpeq>
 8005462:	2800      	cmp	r0, #0
 8005464:	d0f3      	beq.n	800544e <pow+0x96>
 8005466:	4640      	mov	r0, r8
 8005468:	4649      	mov	r1, r9
 800546a:	f000 fe02 	bl	8006072 <finite>
 800546e:	2800      	cmp	r0, #0
 8005470:	d0ed      	beq.n	800544e <pow+0x96>
 8005472:	4620      	mov	r0, r4
 8005474:	4629      	mov	r1, r5
 8005476:	f000 fdfc 	bl	8006072 <finite>
 800547a:	e7c8      	b.n	800540e <pow+0x56>
 800547c:	2600      	movs	r6, #0
 800547e:	4f01      	ldr	r7, [pc, #4]	; (8005484 <pow+0xcc>)
 8005480:	e7e5      	b.n	800544e <pow+0x96>
 8005482:	bf00      	nop
 8005484:	3ff00000 	.word	0x3ff00000

08005488 <__ieee754_pow>:
 8005488:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800548c:	b093      	sub	sp, #76	; 0x4c
 800548e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005492:	e9dd 2702 	ldrd	r2, r7, [sp, #8]
 8005496:	f027 4600 	bic.w	r6, r7, #2147483648	; 0x80000000
 800549a:	4689      	mov	r9, r1
 800549c:	ea56 0102 	orrs.w	r1, r6, r2
 80054a0:	4680      	mov	r8, r0
 80054a2:	d111      	bne.n	80054c8 <__ieee754_pow+0x40>
 80054a4:	1803      	adds	r3, r0, r0
 80054a6:	f489 2200 	eor.w	r2, r9, #524288	; 0x80000
 80054aa:	4152      	adcs	r2, r2
 80054ac:	4299      	cmp	r1, r3
 80054ae:	4b82      	ldr	r3, [pc, #520]	; (80056b8 <__ieee754_pow+0x230>)
 80054b0:	4193      	sbcs	r3, r2
 80054b2:	f080 84b9 	bcs.w	8005e28 <__ieee754_pow+0x9a0>
 80054b6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80054ba:	4640      	mov	r0, r8
 80054bc:	4649      	mov	r1, r9
 80054be:	f7fa fe4d 	bl	800015c <__adddf3>
 80054c2:	4683      	mov	fp, r0
 80054c4:	468c      	mov	ip, r1
 80054c6:	e06f      	b.n	80055a8 <__ieee754_pow+0x120>
 80054c8:	4b7c      	ldr	r3, [pc, #496]	; (80056bc <__ieee754_pow+0x234>)
 80054ca:	f029 4400 	bic.w	r4, r9, #2147483648	; 0x80000000
 80054ce:	429c      	cmp	r4, r3
 80054d0:	464d      	mov	r5, r9
 80054d2:	4682      	mov	sl, r0
 80054d4:	dc06      	bgt.n	80054e4 <__ieee754_pow+0x5c>
 80054d6:	d101      	bne.n	80054dc <__ieee754_pow+0x54>
 80054d8:	2800      	cmp	r0, #0
 80054da:	d1ec      	bne.n	80054b6 <__ieee754_pow+0x2e>
 80054dc:	429e      	cmp	r6, r3
 80054de:	dc01      	bgt.n	80054e4 <__ieee754_pow+0x5c>
 80054e0:	d10f      	bne.n	8005502 <__ieee754_pow+0x7a>
 80054e2:	b172      	cbz	r2, 8005502 <__ieee754_pow+0x7a>
 80054e4:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 80054e8:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 80054ec:	ea55 050a 	orrs.w	r5, r5, sl
 80054f0:	d1e1      	bne.n	80054b6 <__ieee754_pow+0x2e>
 80054f2:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 80054f6:	18db      	adds	r3, r3, r3
 80054f8:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 80054fc:	4152      	adcs	r2, r2
 80054fe:	429d      	cmp	r5, r3
 8005500:	e7d5      	b.n	80054ae <__ieee754_pow+0x26>
 8005502:	2d00      	cmp	r5, #0
 8005504:	da39      	bge.n	800557a <__ieee754_pow+0xf2>
 8005506:	4b6e      	ldr	r3, [pc, #440]	; (80056c0 <__ieee754_pow+0x238>)
 8005508:	429e      	cmp	r6, r3
 800550a:	dc52      	bgt.n	80055b2 <__ieee754_pow+0x12a>
 800550c:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 8005510:	429e      	cmp	r6, r3
 8005512:	f340 849c 	ble.w	8005e4e <__ieee754_pow+0x9c6>
 8005516:	1533      	asrs	r3, r6, #20
 8005518:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800551c:	2b14      	cmp	r3, #20
 800551e:	dd0f      	ble.n	8005540 <__ieee754_pow+0xb8>
 8005520:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8005524:	fa22 f103 	lsr.w	r1, r2, r3
 8005528:	fa01 f303 	lsl.w	r3, r1, r3
 800552c:	4293      	cmp	r3, r2
 800552e:	f040 848e 	bne.w	8005e4e <__ieee754_pow+0x9c6>
 8005532:	f001 0101 	and.w	r1, r1, #1
 8005536:	f1c1 0302 	rsb	r3, r1, #2
 800553a:	9300      	str	r3, [sp, #0]
 800553c:	b182      	cbz	r2, 8005560 <__ieee754_pow+0xd8>
 800553e:	e05d      	b.n	80055fc <__ieee754_pow+0x174>
 8005540:	2a00      	cmp	r2, #0
 8005542:	d159      	bne.n	80055f8 <__ieee754_pow+0x170>
 8005544:	f1c3 0314 	rsb	r3, r3, #20
 8005548:	fa46 f103 	asr.w	r1, r6, r3
 800554c:	fa01 f303 	lsl.w	r3, r1, r3
 8005550:	42b3      	cmp	r3, r6
 8005552:	f040 8479 	bne.w	8005e48 <__ieee754_pow+0x9c0>
 8005556:	f001 0101 	and.w	r1, r1, #1
 800555a:	f1c1 0302 	rsb	r3, r1, #2
 800555e:	9300      	str	r3, [sp, #0]
 8005560:	4b58      	ldr	r3, [pc, #352]	; (80056c4 <__ieee754_pow+0x23c>)
 8005562:	429e      	cmp	r6, r3
 8005564:	d132      	bne.n	80055cc <__ieee754_pow+0x144>
 8005566:	2f00      	cmp	r7, #0
 8005568:	f280 846a 	bge.w	8005e40 <__ieee754_pow+0x9b8>
 800556c:	4642      	mov	r2, r8
 800556e:	464b      	mov	r3, r9
 8005570:	2000      	movs	r0, #0
 8005572:	4954      	ldr	r1, [pc, #336]	; (80056c4 <__ieee754_pow+0x23c>)
 8005574:	f7fb f8d2 	bl	800071c <__aeabi_ddiv>
 8005578:	e7a3      	b.n	80054c2 <__ieee754_pow+0x3a>
 800557a:	2300      	movs	r3, #0
 800557c:	9300      	str	r3, [sp, #0]
 800557e:	2a00      	cmp	r2, #0
 8005580:	d13c      	bne.n	80055fc <__ieee754_pow+0x174>
 8005582:	4b4e      	ldr	r3, [pc, #312]	; (80056bc <__ieee754_pow+0x234>)
 8005584:	429e      	cmp	r6, r3
 8005586:	d1eb      	bne.n	8005560 <__ieee754_pow+0xd8>
 8005588:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800558c:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8005590:	ea53 030a 	orrs.w	r3, r3, sl
 8005594:	f000 8448 	beq.w	8005e28 <__ieee754_pow+0x9a0>
 8005598:	4b4b      	ldr	r3, [pc, #300]	; (80056c8 <__ieee754_pow+0x240>)
 800559a:	429c      	cmp	r4, r3
 800559c:	dd0b      	ble.n	80055b6 <__ieee754_pow+0x12e>
 800559e:	2f00      	cmp	r7, #0
 80055a0:	f2c0 8448 	blt.w	8005e34 <__ieee754_pow+0x9ac>
 80055a4:	e9dd bc02 	ldrd	fp, ip, [sp, #8]
 80055a8:	4658      	mov	r0, fp
 80055aa:	4661      	mov	r1, ip
 80055ac:	b013      	add	sp, #76	; 0x4c
 80055ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80055b2:	2302      	movs	r3, #2
 80055b4:	e7e2      	b.n	800557c <__ieee754_pow+0xf4>
 80055b6:	2f00      	cmp	r7, #0
 80055b8:	f04f 0b00 	mov.w	fp, #0
 80055bc:	f04f 0c00 	mov.w	ip, #0
 80055c0:	daf2      	bge.n	80055a8 <__ieee754_pow+0x120>
 80055c2:	e9dd b302 	ldrd	fp, r3, [sp, #8]
 80055c6:	f103 4c00 	add.w	ip, r3, #2147483648	; 0x80000000
 80055ca:	e7ed      	b.n	80055a8 <__ieee754_pow+0x120>
 80055cc:	f1b7 4f80 	cmp.w	r7, #1073741824	; 0x40000000
 80055d0:	d106      	bne.n	80055e0 <__ieee754_pow+0x158>
 80055d2:	4642      	mov	r2, r8
 80055d4:	464b      	mov	r3, r9
 80055d6:	4640      	mov	r0, r8
 80055d8:	4649      	mov	r1, r9
 80055da:	f7fa ff75 	bl	80004c8 <__aeabi_dmul>
 80055de:	e770      	b.n	80054c2 <__ieee754_pow+0x3a>
 80055e0:	4b3a      	ldr	r3, [pc, #232]	; (80056cc <__ieee754_pow+0x244>)
 80055e2:	429f      	cmp	r7, r3
 80055e4:	d10a      	bne.n	80055fc <__ieee754_pow+0x174>
 80055e6:	2d00      	cmp	r5, #0
 80055e8:	db08      	blt.n	80055fc <__ieee754_pow+0x174>
 80055ea:	4640      	mov	r0, r8
 80055ec:	4649      	mov	r1, r9
 80055ee:	b013      	add	sp, #76	; 0x4c
 80055f0:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80055f4:	f000 bc5e 	b.w	8005eb4 <__ieee754_sqrt>
 80055f8:	2300      	movs	r3, #0
 80055fa:	9300      	str	r3, [sp, #0]
 80055fc:	4640      	mov	r0, r8
 80055fe:	4649      	mov	r1, r9
 8005600:	f000 fd34 	bl	800606c <fabs>
 8005604:	4683      	mov	fp, r0
 8005606:	468c      	mov	ip, r1
 8005608:	f1ba 0f00 	cmp.w	sl, #0
 800560c:	d128      	bne.n	8005660 <__ieee754_pow+0x1d8>
 800560e:	b124      	cbz	r4, 800561a <__ieee754_pow+0x192>
 8005610:	4b2c      	ldr	r3, [pc, #176]	; (80056c4 <__ieee754_pow+0x23c>)
 8005612:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 8005616:	429a      	cmp	r2, r3
 8005618:	d122      	bne.n	8005660 <__ieee754_pow+0x1d8>
 800561a:	2f00      	cmp	r7, #0
 800561c:	da07      	bge.n	800562e <__ieee754_pow+0x1a6>
 800561e:	465a      	mov	r2, fp
 8005620:	4663      	mov	r3, ip
 8005622:	2000      	movs	r0, #0
 8005624:	4927      	ldr	r1, [pc, #156]	; (80056c4 <__ieee754_pow+0x23c>)
 8005626:	f7fb f879 	bl	800071c <__aeabi_ddiv>
 800562a:	4683      	mov	fp, r0
 800562c:	468c      	mov	ip, r1
 800562e:	2d00      	cmp	r5, #0
 8005630:	daba      	bge.n	80055a8 <__ieee754_pow+0x120>
 8005632:	9b00      	ldr	r3, [sp, #0]
 8005634:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8005638:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800563c:	4323      	orrs	r3, r4
 800563e:	d108      	bne.n	8005652 <__ieee754_pow+0x1ca>
 8005640:	465a      	mov	r2, fp
 8005642:	4663      	mov	r3, ip
 8005644:	4658      	mov	r0, fp
 8005646:	4661      	mov	r1, ip
 8005648:	f7fa fd86 	bl	8000158 <__aeabi_dsub>
 800564c:	4602      	mov	r2, r0
 800564e:	460b      	mov	r3, r1
 8005650:	e790      	b.n	8005574 <__ieee754_pow+0xec>
 8005652:	9b00      	ldr	r3, [sp, #0]
 8005654:	2b01      	cmp	r3, #1
 8005656:	d1a7      	bne.n	80055a8 <__ieee754_pow+0x120>
 8005658:	f10c 4300 	add.w	r3, ip, #2147483648	; 0x80000000
 800565c:	469c      	mov	ip, r3
 800565e:	e7a3      	b.n	80055a8 <__ieee754_pow+0x120>
 8005660:	0feb      	lsrs	r3, r5, #31
 8005662:	3b01      	subs	r3, #1
 8005664:	930c      	str	r3, [sp, #48]	; 0x30
 8005666:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005668:	9b00      	ldr	r3, [sp, #0]
 800566a:	4313      	orrs	r3, r2
 800566c:	d104      	bne.n	8005678 <__ieee754_pow+0x1f0>
 800566e:	4642      	mov	r2, r8
 8005670:	464b      	mov	r3, r9
 8005672:	4640      	mov	r0, r8
 8005674:	4649      	mov	r1, r9
 8005676:	e7e7      	b.n	8005648 <__ieee754_pow+0x1c0>
 8005678:	4b15      	ldr	r3, [pc, #84]	; (80056d0 <__ieee754_pow+0x248>)
 800567a:	429e      	cmp	r6, r3
 800567c:	f340 80f6 	ble.w	800586c <__ieee754_pow+0x3e4>
 8005680:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8005684:	429e      	cmp	r6, r3
 8005686:	4b10      	ldr	r3, [pc, #64]	; (80056c8 <__ieee754_pow+0x240>)
 8005688:	dd09      	ble.n	800569e <__ieee754_pow+0x216>
 800568a:	429c      	cmp	r4, r3
 800568c:	dc0c      	bgt.n	80056a8 <__ieee754_pow+0x220>
 800568e:	2f00      	cmp	r7, #0
 8005690:	da0c      	bge.n	80056ac <__ieee754_pow+0x224>
 8005692:	2000      	movs	r0, #0
 8005694:	b013      	add	sp, #76	; 0x4c
 8005696:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800569a:	f000 bce2 	b.w	8006062 <__math_oflow>
 800569e:	429c      	cmp	r4, r3
 80056a0:	dbf5      	blt.n	800568e <__ieee754_pow+0x206>
 80056a2:	4b08      	ldr	r3, [pc, #32]	; (80056c4 <__ieee754_pow+0x23c>)
 80056a4:	429c      	cmp	r4, r3
 80056a6:	dd15      	ble.n	80056d4 <__ieee754_pow+0x24c>
 80056a8:	2f00      	cmp	r7, #0
 80056aa:	dcf2      	bgt.n	8005692 <__ieee754_pow+0x20a>
 80056ac:	2000      	movs	r0, #0
 80056ae:	b013      	add	sp, #76	; 0x4c
 80056b0:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80056b4:	f000 bcd0 	b.w	8006058 <__math_uflow>
 80056b8:	fff00000 	.word	0xfff00000
 80056bc:	7ff00000 	.word	0x7ff00000
 80056c0:	433fffff 	.word	0x433fffff
 80056c4:	3ff00000 	.word	0x3ff00000
 80056c8:	3fefffff 	.word	0x3fefffff
 80056cc:	3fe00000 	.word	0x3fe00000
 80056d0:	41e00000 	.word	0x41e00000
 80056d4:	4661      	mov	r1, ip
 80056d6:	2200      	movs	r2, #0
 80056d8:	4658      	mov	r0, fp
 80056da:	4b5f      	ldr	r3, [pc, #380]	; (8005858 <__ieee754_pow+0x3d0>)
 80056dc:	f7fa fd3c 	bl	8000158 <__aeabi_dsub>
 80056e0:	a355      	add	r3, pc, #340	; (adr r3, 8005838 <__ieee754_pow+0x3b0>)
 80056e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056e6:	4604      	mov	r4, r0
 80056e8:	460d      	mov	r5, r1
 80056ea:	f7fa feed 	bl	80004c8 <__aeabi_dmul>
 80056ee:	a354      	add	r3, pc, #336	; (adr r3, 8005840 <__ieee754_pow+0x3b8>)
 80056f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056f4:	4606      	mov	r6, r0
 80056f6:	460f      	mov	r7, r1
 80056f8:	4620      	mov	r0, r4
 80056fa:	4629      	mov	r1, r5
 80056fc:	f7fa fee4 	bl	80004c8 <__aeabi_dmul>
 8005700:	2200      	movs	r2, #0
 8005702:	4682      	mov	sl, r0
 8005704:	468b      	mov	fp, r1
 8005706:	4620      	mov	r0, r4
 8005708:	4629      	mov	r1, r5
 800570a:	4b54      	ldr	r3, [pc, #336]	; (800585c <__ieee754_pow+0x3d4>)
 800570c:	f7fa fedc 	bl	80004c8 <__aeabi_dmul>
 8005710:	4602      	mov	r2, r0
 8005712:	460b      	mov	r3, r1
 8005714:	a14c      	add	r1, pc, #304	; (adr r1, 8005848 <__ieee754_pow+0x3c0>)
 8005716:	e9d1 0100 	ldrd	r0, r1, [r1]
 800571a:	f7fa fd1d 	bl	8000158 <__aeabi_dsub>
 800571e:	4622      	mov	r2, r4
 8005720:	462b      	mov	r3, r5
 8005722:	f7fa fed1 	bl	80004c8 <__aeabi_dmul>
 8005726:	4602      	mov	r2, r0
 8005728:	460b      	mov	r3, r1
 800572a:	2000      	movs	r0, #0
 800572c:	494c      	ldr	r1, [pc, #304]	; (8005860 <__ieee754_pow+0x3d8>)
 800572e:	f7fa fd13 	bl	8000158 <__aeabi_dsub>
 8005732:	4622      	mov	r2, r4
 8005734:	462b      	mov	r3, r5
 8005736:	4680      	mov	r8, r0
 8005738:	4689      	mov	r9, r1
 800573a:	4620      	mov	r0, r4
 800573c:	4629      	mov	r1, r5
 800573e:	f7fa fec3 	bl	80004c8 <__aeabi_dmul>
 8005742:	4602      	mov	r2, r0
 8005744:	460b      	mov	r3, r1
 8005746:	4640      	mov	r0, r8
 8005748:	4649      	mov	r1, r9
 800574a:	f7fa febd 	bl	80004c8 <__aeabi_dmul>
 800574e:	a340      	add	r3, pc, #256	; (adr r3, 8005850 <__ieee754_pow+0x3c8>)
 8005750:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005754:	f7fa feb8 	bl	80004c8 <__aeabi_dmul>
 8005758:	4602      	mov	r2, r0
 800575a:	460b      	mov	r3, r1
 800575c:	4650      	mov	r0, sl
 800575e:	4659      	mov	r1, fp
 8005760:	f7fa fcfa 	bl	8000158 <__aeabi_dsub>
 8005764:	f04f 0a00 	mov.w	sl, #0
 8005768:	4602      	mov	r2, r0
 800576a:	460b      	mov	r3, r1
 800576c:	4604      	mov	r4, r0
 800576e:	460d      	mov	r5, r1
 8005770:	4630      	mov	r0, r6
 8005772:	4639      	mov	r1, r7
 8005774:	f7fa fcf2 	bl	800015c <__adddf3>
 8005778:	4632      	mov	r2, r6
 800577a:	463b      	mov	r3, r7
 800577c:	4650      	mov	r0, sl
 800577e:	468b      	mov	fp, r1
 8005780:	f7fa fcea 	bl	8000158 <__aeabi_dsub>
 8005784:	4602      	mov	r2, r0
 8005786:	460b      	mov	r3, r1
 8005788:	4620      	mov	r0, r4
 800578a:	4629      	mov	r1, r5
 800578c:	f7fa fce4 	bl	8000158 <__aeabi_dsub>
 8005790:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8005794:	9b00      	ldr	r3, [sp, #0]
 8005796:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005798:	3b01      	subs	r3, #1
 800579a:	4313      	orrs	r3, r2
 800579c:	f04f 0600 	mov.w	r6, #0
 80057a0:	f04f 0200 	mov.w	r2, #0
 80057a4:	bf0c      	ite	eq
 80057a6:	4b2f      	ldreq	r3, [pc, #188]	; (8005864 <__ieee754_pow+0x3dc>)
 80057a8:	4b2b      	ldrne	r3, [pc, #172]	; (8005858 <__ieee754_pow+0x3d0>)
 80057aa:	4604      	mov	r4, r0
 80057ac:	460d      	mov	r5, r1
 80057ae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80057b2:	e9cd 2300 	strd	r2, r3, [sp]
 80057b6:	4632      	mov	r2, r6
 80057b8:	463b      	mov	r3, r7
 80057ba:	f7fa fccd 	bl	8000158 <__aeabi_dsub>
 80057be:	4652      	mov	r2, sl
 80057c0:	465b      	mov	r3, fp
 80057c2:	f7fa fe81 	bl	80004c8 <__aeabi_dmul>
 80057c6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80057ca:	4680      	mov	r8, r0
 80057cc:	4689      	mov	r9, r1
 80057ce:	4620      	mov	r0, r4
 80057d0:	4629      	mov	r1, r5
 80057d2:	f7fa fe79 	bl	80004c8 <__aeabi_dmul>
 80057d6:	4602      	mov	r2, r0
 80057d8:	460b      	mov	r3, r1
 80057da:	4640      	mov	r0, r8
 80057dc:	4649      	mov	r1, r9
 80057de:	f7fa fcbd 	bl	800015c <__adddf3>
 80057e2:	4632      	mov	r2, r6
 80057e4:	463b      	mov	r3, r7
 80057e6:	4680      	mov	r8, r0
 80057e8:	4689      	mov	r9, r1
 80057ea:	4650      	mov	r0, sl
 80057ec:	4659      	mov	r1, fp
 80057ee:	f7fa fe6b 	bl	80004c8 <__aeabi_dmul>
 80057f2:	4604      	mov	r4, r0
 80057f4:	460d      	mov	r5, r1
 80057f6:	460b      	mov	r3, r1
 80057f8:	4602      	mov	r2, r0
 80057fa:	4649      	mov	r1, r9
 80057fc:	4640      	mov	r0, r8
 80057fe:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8005802:	f7fa fcab 	bl	800015c <__adddf3>
 8005806:	4b18      	ldr	r3, [pc, #96]	; (8005868 <__ieee754_pow+0x3e0>)
 8005808:	4682      	mov	sl, r0
 800580a:	4299      	cmp	r1, r3
 800580c:	460f      	mov	r7, r1
 800580e:	460e      	mov	r6, r1
 8005810:	f340 82e5 	ble.w	8005dde <__ieee754_pow+0x956>
 8005814:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8005818:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800581c:	4303      	orrs	r3, r0
 800581e:	f000 81df 	beq.w	8005be0 <__ieee754_pow+0x758>
 8005822:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005826:	2200      	movs	r2, #0
 8005828:	2300      	movs	r3, #0
 800582a:	f7fb f8bf 	bl	80009ac <__aeabi_dcmplt>
 800582e:	3800      	subs	r0, #0
 8005830:	bf18      	it	ne
 8005832:	2001      	movne	r0, #1
 8005834:	e72e      	b.n	8005694 <__ieee754_pow+0x20c>
 8005836:	bf00      	nop
 8005838:	60000000 	.word	0x60000000
 800583c:	3ff71547 	.word	0x3ff71547
 8005840:	f85ddf44 	.word	0xf85ddf44
 8005844:	3e54ae0b 	.word	0x3e54ae0b
 8005848:	55555555 	.word	0x55555555
 800584c:	3fd55555 	.word	0x3fd55555
 8005850:	652b82fe 	.word	0x652b82fe
 8005854:	3ff71547 	.word	0x3ff71547
 8005858:	3ff00000 	.word	0x3ff00000
 800585c:	3fd00000 	.word	0x3fd00000
 8005860:	3fe00000 	.word	0x3fe00000
 8005864:	bff00000 	.word	0xbff00000
 8005868:	408fffff 	.word	0x408fffff
 800586c:	4bd2      	ldr	r3, [pc, #840]	; (8005bb8 <__ieee754_pow+0x730>)
 800586e:	2200      	movs	r2, #0
 8005870:	402b      	ands	r3, r5
 8005872:	b943      	cbnz	r3, 8005886 <__ieee754_pow+0x3fe>
 8005874:	4658      	mov	r0, fp
 8005876:	4661      	mov	r1, ip
 8005878:	4bd0      	ldr	r3, [pc, #832]	; (8005bbc <__ieee754_pow+0x734>)
 800587a:	f7fa fe25 	bl	80004c8 <__aeabi_dmul>
 800587e:	f06f 0234 	mvn.w	r2, #52	; 0x34
 8005882:	4683      	mov	fp, r0
 8005884:	460c      	mov	r4, r1
 8005886:	1523      	asrs	r3, r4, #20
 8005888:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800588c:	4413      	add	r3, r2
 800588e:	930b      	str	r3, [sp, #44]	; 0x2c
 8005890:	4bcb      	ldr	r3, [pc, #812]	; (8005bc0 <__ieee754_pow+0x738>)
 8005892:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8005896:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800589a:	429c      	cmp	r4, r3
 800589c:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 80058a0:	dd08      	ble.n	80058b4 <__ieee754_pow+0x42c>
 80058a2:	4bc8      	ldr	r3, [pc, #800]	; (8005bc4 <__ieee754_pow+0x73c>)
 80058a4:	429c      	cmp	r4, r3
 80058a6:	f340 8199 	ble.w	8005bdc <__ieee754_pow+0x754>
 80058aa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80058ac:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 80058b0:	3301      	adds	r3, #1
 80058b2:	930b      	str	r3, [sp, #44]	; 0x2c
 80058b4:	2600      	movs	r6, #0
 80058b6:	00f3      	lsls	r3, r6, #3
 80058b8:	930d      	str	r3, [sp, #52]	; 0x34
 80058ba:	4bc3      	ldr	r3, [pc, #780]	; (8005bc8 <__ieee754_pow+0x740>)
 80058bc:	4658      	mov	r0, fp
 80058be:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80058c2:	e9d3 3400 	ldrd	r3, r4, [r3]
 80058c6:	4629      	mov	r1, r5
 80058c8:	461a      	mov	r2, r3
 80058ca:	e9cd 3408 	strd	r3, r4, [sp, #32]
 80058ce:	4623      	mov	r3, r4
 80058d0:	f7fa fc42 	bl	8000158 <__aeabi_dsub>
 80058d4:	46da      	mov	sl, fp
 80058d6:	462b      	mov	r3, r5
 80058d8:	4652      	mov	r2, sl
 80058da:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 80058de:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80058e2:	f7fa fc3b 	bl	800015c <__adddf3>
 80058e6:	4602      	mov	r2, r0
 80058e8:	460b      	mov	r3, r1
 80058ea:	2000      	movs	r0, #0
 80058ec:	49b7      	ldr	r1, [pc, #732]	; (8005bcc <__ieee754_pow+0x744>)
 80058ee:	f7fa ff15 	bl	800071c <__aeabi_ddiv>
 80058f2:	4602      	mov	r2, r0
 80058f4:	460b      	mov	r3, r1
 80058f6:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80058fa:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80058fe:	f7fa fde3 	bl	80004c8 <__aeabi_dmul>
 8005902:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005906:	e9dd 3406 	ldrd	r3, r4, [sp, #24]
 800590a:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800590e:	2300      	movs	r3, #0
 8005910:	2200      	movs	r2, #0
 8005912:	46ab      	mov	fp, r5
 8005914:	106d      	asrs	r5, r5, #1
 8005916:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800591a:	9304      	str	r3, [sp, #16]
 800591c:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 8005920:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8005924:	eb05 4386 	add.w	r3, r5, r6, lsl #18
 8005928:	4640      	mov	r0, r8
 800592a:	4649      	mov	r1, r9
 800592c:	4614      	mov	r4, r2
 800592e:	461d      	mov	r5, r3
 8005930:	f7fa fdca 	bl	80004c8 <__aeabi_dmul>
 8005934:	4602      	mov	r2, r0
 8005936:	460b      	mov	r3, r1
 8005938:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800593c:	f7fa fc0c 	bl	8000158 <__aeabi_dsub>
 8005940:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005944:	4606      	mov	r6, r0
 8005946:	460f      	mov	r7, r1
 8005948:	4620      	mov	r0, r4
 800594a:	4629      	mov	r1, r5
 800594c:	f7fa fc04 	bl	8000158 <__aeabi_dsub>
 8005950:	4602      	mov	r2, r0
 8005952:	460b      	mov	r3, r1
 8005954:	4650      	mov	r0, sl
 8005956:	4659      	mov	r1, fp
 8005958:	f7fa fbfe 	bl	8000158 <__aeabi_dsub>
 800595c:	4642      	mov	r2, r8
 800595e:	464b      	mov	r3, r9
 8005960:	f7fa fdb2 	bl	80004c8 <__aeabi_dmul>
 8005964:	4602      	mov	r2, r0
 8005966:	460b      	mov	r3, r1
 8005968:	4630      	mov	r0, r6
 800596a:	4639      	mov	r1, r7
 800596c:	f7fa fbf4 	bl	8000158 <__aeabi_dsub>
 8005970:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8005974:	f7fa fda8 	bl	80004c8 <__aeabi_dmul>
 8005978:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800597c:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8005980:	4610      	mov	r0, r2
 8005982:	4619      	mov	r1, r3
 8005984:	f7fa fda0 	bl	80004c8 <__aeabi_dmul>
 8005988:	a379      	add	r3, pc, #484	; (adr r3, 8005b70 <__ieee754_pow+0x6e8>)
 800598a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800598e:	4604      	mov	r4, r0
 8005990:	460d      	mov	r5, r1
 8005992:	f7fa fd99 	bl	80004c8 <__aeabi_dmul>
 8005996:	a378      	add	r3, pc, #480	; (adr r3, 8005b78 <__ieee754_pow+0x6f0>)
 8005998:	e9d3 2300 	ldrd	r2, r3, [r3]
 800599c:	f7fa fbde 	bl	800015c <__adddf3>
 80059a0:	4622      	mov	r2, r4
 80059a2:	462b      	mov	r3, r5
 80059a4:	f7fa fd90 	bl	80004c8 <__aeabi_dmul>
 80059a8:	a375      	add	r3, pc, #468	; (adr r3, 8005b80 <__ieee754_pow+0x6f8>)
 80059aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059ae:	f7fa fbd5 	bl	800015c <__adddf3>
 80059b2:	4622      	mov	r2, r4
 80059b4:	462b      	mov	r3, r5
 80059b6:	f7fa fd87 	bl	80004c8 <__aeabi_dmul>
 80059ba:	a373      	add	r3, pc, #460	; (adr r3, 8005b88 <__ieee754_pow+0x700>)
 80059bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059c0:	f7fa fbcc 	bl	800015c <__adddf3>
 80059c4:	4622      	mov	r2, r4
 80059c6:	462b      	mov	r3, r5
 80059c8:	f7fa fd7e 	bl	80004c8 <__aeabi_dmul>
 80059cc:	a370      	add	r3, pc, #448	; (adr r3, 8005b90 <__ieee754_pow+0x708>)
 80059ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059d2:	f7fa fbc3 	bl	800015c <__adddf3>
 80059d6:	4622      	mov	r2, r4
 80059d8:	462b      	mov	r3, r5
 80059da:	f7fa fd75 	bl	80004c8 <__aeabi_dmul>
 80059de:	a36e      	add	r3, pc, #440	; (adr r3, 8005b98 <__ieee754_pow+0x710>)
 80059e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059e4:	f7fa fbba 	bl	800015c <__adddf3>
 80059e8:	4622      	mov	r2, r4
 80059ea:	4606      	mov	r6, r0
 80059ec:	460f      	mov	r7, r1
 80059ee:	462b      	mov	r3, r5
 80059f0:	4620      	mov	r0, r4
 80059f2:	4629      	mov	r1, r5
 80059f4:	f7fa fd68 	bl	80004c8 <__aeabi_dmul>
 80059f8:	4602      	mov	r2, r0
 80059fa:	460b      	mov	r3, r1
 80059fc:	4630      	mov	r0, r6
 80059fe:	4639      	mov	r1, r7
 8005a00:	f7fa fd62 	bl	80004c8 <__aeabi_dmul>
 8005a04:	4604      	mov	r4, r0
 8005a06:	460d      	mov	r5, r1
 8005a08:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005a0c:	4642      	mov	r2, r8
 8005a0e:	464b      	mov	r3, r9
 8005a10:	f7fa fba4 	bl	800015c <__adddf3>
 8005a14:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005a18:	f7fa fd56 	bl	80004c8 <__aeabi_dmul>
 8005a1c:	4622      	mov	r2, r4
 8005a1e:	462b      	mov	r3, r5
 8005a20:	f7fa fb9c 	bl	800015c <__adddf3>
 8005a24:	4642      	mov	r2, r8
 8005a26:	4606      	mov	r6, r0
 8005a28:	460f      	mov	r7, r1
 8005a2a:	464b      	mov	r3, r9
 8005a2c:	4640      	mov	r0, r8
 8005a2e:	4649      	mov	r1, r9
 8005a30:	f7fa fd4a 	bl	80004c8 <__aeabi_dmul>
 8005a34:	2200      	movs	r2, #0
 8005a36:	4b66      	ldr	r3, [pc, #408]	; (8005bd0 <__ieee754_pow+0x748>)
 8005a38:	4682      	mov	sl, r0
 8005a3a:	468b      	mov	fp, r1
 8005a3c:	f7fa fb8e 	bl	800015c <__adddf3>
 8005a40:	4632      	mov	r2, r6
 8005a42:	463b      	mov	r3, r7
 8005a44:	f7fa fb8a 	bl	800015c <__adddf3>
 8005a48:	2400      	movs	r4, #0
 8005a4a:	460d      	mov	r5, r1
 8005a4c:	4622      	mov	r2, r4
 8005a4e:	460b      	mov	r3, r1
 8005a50:	4640      	mov	r0, r8
 8005a52:	4649      	mov	r1, r9
 8005a54:	f7fa fd38 	bl	80004c8 <__aeabi_dmul>
 8005a58:	2200      	movs	r2, #0
 8005a5a:	4680      	mov	r8, r0
 8005a5c:	4689      	mov	r9, r1
 8005a5e:	4620      	mov	r0, r4
 8005a60:	4629      	mov	r1, r5
 8005a62:	4b5b      	ldr	r3, [pc, #364]	; (8005bd0 <__ieee754_pow+0x748>)
 8005a64:	f7fa fb78 	bl	8000158 <__aeabi_dsub>
 8005a68:	4652      	mov	r2, sl
 8005a6a:	465b      	mov	r3, fp
 8005a6c:	f7fa fb74 	bl	8000158 <__aeabi_dsub>
 8005a70:	4602      	mov	r2, r0
 8005a72:	460b      	mov	r3, r1
 8005a74:	4630      	mov	r0, r6
 8005a76:	4639      	mov	r1, r7
 8005a78:	f7fa fb6e 	bl	8000158 <__aeabi_dsub>
 8005a7c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005a80:	f7fa fd22 	bl	80004c8 <__aeabi_dmul>
 8005a84:	4622      	mov	r2, r4
 8005a86:	4606      	mov	r6, r0
 8005a88:	460f      	mov	r7, r1
 8005a8a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8005a8e:	462b      	mov	r3, r5
 8005a90:	f7fa fd1a 	bl	80004c8 <__aeabi_dmul>
 8005a94:	4602      	mov	r2, r0
 8005a96:	460b      	mov	r3, r1
 8005a98:	4630      	mov	r0, r6
 8005a9a:	4639      	mov	r1, r7
 8005a9c:	f7fa fb5e 	bl	800015c <__adddf3>
 8005aa0:	2400      	movs	r4, #0
 8005aa2:	4606      	mov	r6, r0
 8005aa4:	460f      	mov	r7, r1
 8005aa6:	4602      	mov	r2, r0
 8005aa8:	460b      	mov	r3, r1
 8005aaa:	4640      	mov	r0, r8
 8005aac:	4649      	mov	r1, r9
 8005aae:	f7fa fb55 	bl	800015c <__adddf3>
 8005ab2:	a33b      	add	r3, pc, #236	; (adr r3, 8005ba0 <__ieee754_pow+0x718>)
 8005ab4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ab8:	4620      	mov	r0, r4
 8005aba:	460d      	mov	r5, r1
 8005abc:	f7fa fd04 	bl	80004c8 <__aeabi_dmul>
 8005ac0:	4642      	mov	r2, r8
 8005ac2:	464b      	mov	r3, r9
 8005ac4:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005ac8:	4620      	mov	r0, r4
 8005aca:	4629      	mov	r1, r5
 8005acc:	f7fa fb44 	bl	8000158 <__aeabi_dsub>
 8005ad0:	4602      	mov	r2, r0
 8005ad2:	460b      	mov	r3, r1
 8005ad4:	4630      	mov	r0, r6
 8005ad6:	4639      	mov	r1, r7
 8005ad8:	f7fa fb3e 	bl	8000158 <__aeabi_dsub>
 8005adc:	a332      	add	r3, pc, #200	; (adr r3, 8005ba8 <__ieee754_pow+0x720>)
 8005ade:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ae2:	f7fa fcf1 	bl	80004c8 <__aeabi_dmul>
 8005ae6:	a332      	add	r3, pc, #200	; (adr r3, 8005bb0 <__ieee754_pow+0x728>)
 8005ae8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005aec:	4606      	mov	r6, r0
 8005aee:	460f      	mov	r7, r1
 8005af0:	4620      	mov	r0, r4
 8005af2:	4629      	mov	r1, r5
 8005af4:	f7fa fce8 	bl	80004c8 <__aeabi_dmul>
 8005af8:	4602      	mov	r2, r0
 8005afa:	460b      	mov	r3, r1
 8005afc:	4630      	mov	r0, r6
 8005afe:	4639      	mov	r1, r7
 8005b00:	f7fa fb2c 	bl	800015c <__adddf3>
 8005b04:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005b06:	4b33      	ldr	r3, [pc, #204]	; (8005bd4 <__ieee754_pow+0x74c>)
 8005b08:	f04f 0a00 	mov.w	sl, #0
 8005b0c:	4413      	add	r3, r2
 8005b0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b12:	f7fa fb23 	bl	800015c <__adddf3>
 8005b16:	4680      	mov	r8, r0
 8005b18:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8005b1a:	4689      	mov	r9, r1
 8005b1c:	f7fa fc6a 	bl	80003f4 <__aeabi_i2d>
 8005b20:	4604      	mov	r4, r0
 8005b22:	460d      	mov	r5, r1
 8005b24:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005b26:	4b2c      	ldr	r3, [pc, #176]	; (8005bd8 <__ieee754_pow+0x750>)
 8005b28:	4413      	add	r3, r2
 8005b2a:	e9d3 6700 	ldrd	r6, r7, [r3]
 8005b2e:	4642      	mov	r2, r8
 8005b30:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005b34:	464b      	mov	r3, r9
 8005b36:	f7fa fb11 	bl	800015c <__adddf3>
 8005b3a:	4632      	mov	r2, r6
 8005b3c:	463b      	mov	r3, r7
 8005b3e:	f7fa fb0d 	bl	800015c <__adddf3>
 8005b42:	4622      	mov	r2, r4
 8005b44:	462b      	mov	r3, r5
 8005b46:	f7fa fb09 	bl	800015c <__adddf3>
 8005b4a:	4622      	mov	r2, r4
 8005b4c:	462b      	mov	r3, r5
 8005b4e:	4650      	mov	r0, sl
 8005b50:	468b      	mov	fp, r1
 8005b52:	f7fa fb01 	bl	8000158 <__aeabi_dsub>
 8005b56:	4632      	mov	r2, r6
 8005b58:	463b      	mov	r3, r7
 8005b5a:	f7fa fafd 	bl	8000158 <__aeabi_dsub>
 8005b5e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005b62:	f7fa faf9 	bl	8000158 <__aeabi_dsub>
 8005b66:	4602      	mov	r2, r0
 8005b68:	460b      	mov	r3, r1
 8005b6a:	4640      	mov	r0, r8
 8005b6c:	4649      	mov	r1, r9
 8005b6e:	e60d      	b.n	800578c <__ieee754_pow+0x304>
 8005b70:	4a454eef 	.word	0x4a454eef
 8005b74:	3fca7e28 	.word	0x3fca7e28
 8005b78:	93c9db65 	.word	0x93c9db65
 8005b7c:	3fcd864a 	.word	0x3fcd864a
 8005b80:	a91d4101 	.word	0xa91d4101
 8005b84:	3fd17460 	.word	0x3fd17460
 8005b88:	518f264d 	.word	0x518f264d
 8005b8c:	3fd55555 	.word	0x3fd55555
 8005b90:	db6fabff 	.word	0xdb6fabff
 8005b94:	3fdb6db6 	.word	0x3fdb6db6
 8005b98:	33333303 	.word	0x33333303
 8005b9c:	3fe33333 	.word	0x3fe33333
 8005ba0:	e0000000 	.word	0xe0000000
 8005ba4:	3feec709 	.word	0x3feec709
 8005ba8:	dc3a03fd 	.word	0xdc3a03fd
 8005bac:	3feec709 	.word	0x3feec709
 8005bb0:	145b01f5 	.word	0x145b01f5
 8005bb4:	be3e2fe0 	.word	0xbe3e2fe0
 8005bb8:	7ff00000 	.word	0x7ff00000
 8005bbc:	43400000 	.word	0x43400000
 8005bc0:	0003988e 	.word	0x0003988e
 8005bc4:	000bb679 	.word	0x000bb679
 8005bc8:	080061c8 	.word	0x080061c8
 8005bcc:	3ff00000 	.word	0x3ff00000
 8005bd0:	40080000 	.word	0x40080000
 8005bd4:	080061e8 	.word	0x080061e8
 8005bd8:	080061d8 	.word	0x080061d8
 8005bdc:	2601      	movs	r6, #1
 8005bde:	e66a      	b.n	80058b6 <__ieee754_pow+0x42e>
 8005be0:	a39d      	add	r3, pc, #628	; (adr r3, 8005e58 <__ieee754_pow+0x9d0>)
 8005be2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005be6:	4640      	mov	r0, r8
 8005be8:	4649      	mov	r1, r9
 8005bea:	f7fa fab7 	bl	800015c <__adddf3>
 8005bee:	4622      	mov	r2, r4
 8005bf0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005bf4:	462b      	mov	r3, r5
 8005bf6:	4650      	mov	r0, sl
 8005bf8:	4639      	mov	r1, r7
 8005bfa:	f7fa faad 	bl	8000158 <__aeabi_dsub>
 8005bfe:	4602      	mov	r2, r0
 8005c00:	460b      	mov	r3, r1
 8005c02:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005c06:	f7fa feef 	bl	80009e8 <__aeabi_dcmpgt>
 8005c0a:	2800      	cmp	r0, #0
 8005c0c:	f47f ae09 	bne.w	8005822 <__ieee754_pow+0x39a>
 8005c10:	4aa3      	ldr	r2, [pc, #652]	; (8005ea0 <__ieee754_pow+0xa18>)
 8005c12:	f026 4300 	bic.w	r3, r6, #2147483648	; 0x80000000
 8005c16:	4293      	cmp	r3, r2
 8005c18:	f340 8101 	ble.w	8005e1e <__ieee754_pow+0x996>
 8005c1c:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8005c20:	2000      	movs	r0, #0
 8005c22:	151b      	asrs	r3, r3, #20
 8005c24:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8005c28:	fa4a f303 	asr.w	r3, sl, r3
 8005c2c:	4433      	add	r3, r6
 8005c2e:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8005c32:	4f9c      	ldr	r7, [pc, #624]	; (8005ea4 <__ieee754_pow+0xa1c>)
 8005c34:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8005c38:	4117      	asrs	r7, r2
 8005c3a:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 8005c3e:	ea23 0107 	bic.w	r1, r3, r7
 8005c42:	f1c2 0214 	rsb	r2, r2, #20
 8005c46:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 8005c4a:	460b      	mov	r3, r1
 8005c4c:	fa4a fa02 	asr.w	sl, sl, r2
 8005c50:	2e00      	cmp	r6, #0
 8005c52:	4602      	mov	r2, r0
 8005c54:	4629      	mov	r1, r5
 8005c56:	4620      	mov	r0, r4
 8005c58:	bfb8      	it	lt
 8005c5a:	f1ca 0a00 	rsblt	sl, sl, #0
 8005c5e:	f7fa fa7b 	bl	8000158 <__aeabi_dsub>
 8005c62:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005c66:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005c6a:	2400      	movs	r4, #0
 8005c6c:	4642      	mov	r2, r8
 8005c6e:	464b      	mov	r3, r9
 8005c70:	f7fa fa74 	bl	800015c <__adddf3>
 8005c74:	a37a      	add	r3, pc, #488	; (adr r3, 8005e60 <__ieee754_pow+0x9d8>)
 8005c76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c7a:	4620      	mov	r0, r4
 8005c7c:	460d      	mov	r5, r1
 8005c7e:	f7fa fc23 	bl	80004c8 <__aeabi_dmul>
 8005c82:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005c86:	4606      	mov	r6, r0
 8005c88:	460f      	mov	r7, r1
 8005c8a:	4620      	mov	r0, r4
 8005c8c:	4629      	mov	r1, r5
 8005c8e:	f7fa fa63 	bl	8000158 <__aeabi_dsub>
 8005c92:	4602      	mov	r2, r0
 8005c94:	460b      	mov	r3, r1
 8005c96:	4640      	mov	r0, r8
 8005c98:	4649      	mov	r1, r9
 8005c9a:	f7fa fa5d 	bl	8000158 <__aeabi_dsub>
 8005c9e:	a372      	add	r3, pc, #456	; (adr r3, 8005e68 <__ieee754_pow+0x9e0>)
 8005ca0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ca4:	f7fa fc10 	bl	80004c8 <__aeabi_dmul>
 8005ca8:	a371      	add	r3, pc, #452	; (adr r3, 8005e70 <__ieee754_pow+0x9e8>)
 8005caa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cae:	4680      	mov	r8, r0
 8005cb0:	4689      	mov	r9, r1
 8005cb2:	4620      	mov	r0, r4
 8005cb4:	4629      	mov	r1, r5
 8005cb6:	f7fa fc07 	bl	80004c8 <__aeabi_dmul>
 8005cba:	4602      	mov	r2, r0
 8005cbc:	460b      	mov	r3, r1
 8005cbe:	4640      	mov	r0, r8
 8005cc0:	4649      	mov	r1, r9
 8005cc2:	f7fa fa4b 	bl	800015c <__adddf3>
 8005cc6:	4604      	mov	r4, r0
 8005cc8:	460d      	mov	r5, r1
 8005cca:	4602      	mov	r2, r0
 8005ccc:	460b      	mov	r3, r1
 8005cce:	4630      	mov	r0, r6
 8005cd0:	4639      	mov	r1, r7
 8005cd2:	f7fa fa43 	bl	800015c <__adddf3>
 8005cd6:	4632      	mov	r2, r6
 8005cd8:	463b      	mov	r3, r7
 8005cda:	4680      	mov	r8, r0
 8005cdc:	4689      	mov	r9, r1
 8005cde:	f7fa fa3b 	bl	8000158 <__aeabi_dsub>
 8005ce2:	4602      	mov	r2, r0
 8005ce4:	460b      	mov	r3, r1
 8005ce6:	4620      	mov	r0, r4
 8005ce8:	4629      	mov	r1, r5
 8005cea:	f7fa fa35 	bl	8000158 <__aeabi_dsub>
 8005cee:	4642      	mov	r2, r8
 8005cf0:	4606      	mov	r6, r0
 8005cf2:	460f      	mov	r7, r1
 8005cf4:	464b      	mov	r3, r9
 8005cf6:	4640      	mov	r0, r8
 8005cf8:	4649      	mov	r1, r9
 8005cfa:	f7fa fbe5 	bl	80004c8 <__aeabi_dmul>
 8005cfe:	a35e      	add	r3, pc, #376	; (adr r3, 8005e78 <__ieee754_pow+0x9f0>)
 8005d00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d04:	4604      	mov	r4, r0
 8005d06:	460d      	mov	r5, r1
 8005d08:	f7fa fbde 	bl	80004c8 <__aeabi_dmul>
 8005d0c:	a35c      	add	r3, pc, #368	; (adr r3, 8005e80 <__ieee754_pow+0x9f8>)
 8005d0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d12:	f7fa fa21 	bl	8000158 <__aeabi_dsub>
 8005d16:	4622      	mov	r2, r4
 8005d18:	462b      	mov	r3, r5
 8005d1a:	f7fa fbd5 	bl	80004c8 <__aeabi_dmul>
 8005d1e:	a35a      	add	r3, pc, #360	; (adr r3, 8005e88 <__ieee754_pow+0xa00>)
 8005d20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d24:	f7fa fa1a 	bl	800015c <__adddf3>
 8005d28:	4622      	mov	r2, r4
 8005d2a:	462b      	mov	r3, r5
 8005d2c:	f7fa fbcc 	bl	80004c8 <__aeabi_dmul>
 8005d30:	a357      	add	r3, pc, #348	; (adr r3, 8005e90 <__ieee754_pow+0xa08>)
 8005d32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d36:	f7fa fa0f 	bl	8000158 <__aeabi_dsub>
 8005d3a:	4622      	mov	r2, r4
 8005d3c:	462b      	mov	r3, r5
 8005d3e:	f7fa fbc3 	bl	80004c8 <__aeabi_dmul>
 8005d42:	a355      	add	r3, pc, #340	; (adr r3, 8005e98 <__ieee754_pow+0xa10>)
 8005d44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d48:	f7fa fa08 	bl	800015c <__adddf3>
 8005d4c:	4622      	mov	r2, r4
 8005d4e:	462b      	mov	r3, r5
 8005d50:	f7fa fbba 	bl	80004c8 <__aeabi_dmul>
 8005d54:	4602      	mov	r2, r0
 8005d56:	460b      	mov	r3, r1
 8005d58:	4640      	mov	r0, r8
 8005d5a:	4649      	mov	r1, r9
 8005d5c:	f7fa f9fc 	bl	8000158 <__aeabi_dsub>
 8005d60:	4604      	mov	r4, r0
 8005d62:	460d      	mov	r5, r1
 8005d64:	4602      	mov	r2, r0
 8005d66:	460b      	mov	r3, r1
 8005d68:	4640      	mov	r0, r8
 8005d6a:	4649      	mov	r1, r9
 8005d6c:	f7fa fbac 	bl	80004c8 <__aeabi_dmul>
 8005d70:	2200      	movs	r2, #0
 8005d72:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005d76:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005d7a:	4620      	mov	r0, r4
 8005d7c:	4629      	mov	r1, r5
 8005d7e:	f7fa f9eb 	bl	8000158 <__aeabi_dsub>
 8005d82:	4602      	mov	r2, r0
 8005d84:	460b      	mov	r3, r1
 8005d86:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005d8a:	f7fa fcc7 	bl	800071c <__aeabi_ddiv>
 8005d8e:	4632      	mov	r2, r6
 8005d90:	4604      	mov	r4, r0
 8005d92:	460d      	mov	r5, r1
 8005d94:	463b      	mov	r3, r7
 8005d96:	4640      	mov	r0, r8
 8005d98:	4649      	mov	r1, r9
 8005d9a:	f7fa fb95 	bl	80004c8 <__aeabi_dmul>
 8005d9e:	4632      	mov	r2, r6
 8005da0:	463b      	mov	r3, r7
 8005da2:	f7fa f9db 	bl	800015c <__adddf3>
 8005da6:	4602      	mov	r2, r0
 8005da8:	460b      	mov	r3, r1
 8005daa:	4620      	mov	r0, r4
 8005dac:	4629      	mov	r1, r5
 8005dae:	f7fa f9d3 	bl	8000158 <__aeabi_dsub>
 8005db2:	4642      	mov	r2, r8
 8005db4:	464b      	mov	r3, r9
 8005db6:	f7fa f9cf 	bl	8000158 <__aeabi_dsub>
 8005dba:	4602      	mov	r2, r0
 8005dbc:	460b      	mov	r3, r1
 8005dbe:	2000      	movs	r0, #0
 8005dc0:	4939      	ldr	r1, [pc, #228]	; (8005ea8 <__ieee754_pow+0xa20>)
 8005dc2:	f7fa f9c9 	bl	8000158 <__aeabi_dsub>
 8005dc6:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 8005dca:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8005dce:	da29      	bge.n	8005e24 <__ieee754_pow+0x99c>
 8005dd0:	4652      	mov	r2, sl
 8005dd2:	f000 f955 	bl	8006080 <scalbn>
 8005dd6:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005dda:	f7ff bbfe 	b.w	80055da <__ieee754_pow+0x152>
 8005dde:	4b33      	ldr	r3, [pc, #204]	; (8005eac <__ieee754_pow+0xa24>)
 8005de0:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
 8005de4:	429f      	cmp	r7, r3
 8005de6:	f77f af13 	ble.w	8005c10 <__ieee754_pow+0x788>
 8005dea:	4b31      	ldr	r3, [pc, #196]	; (8005eb0 <__ieee754_pow+0xa28>)
 8005dec:	440b      	add	r3, r1
 8005dee:	4303      	orrs	r3, r0
 8005df0:	d009      	beq.n	8005e06 <__ieee754_pow+0x97e>
 8005df2:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005df6:	2200      	movs	r2, #0
 8005df8:	2300      	movs	r3, #0
 8005dfa:	f7fa fdd7 	bl	80009ac <__aeabi_dcmplt>
 8005dfe:	3800      	subs	r0, #0
 8005e00:	bf18      	it	ne
 8005e02:	2001      	movne	r0, #1
 8005e04:	e453      	b.n	80056ae <__ieee754_pow+0x226>
 8005e06:	4622      	mov	r2, r4
 8005e08:	462b      	mov	r3, r5
 8005e0a:	f7fa f9a5 	bl	8000158 <__aeabi_dsub>
 8005e0e:	4642      	mov	r2, r8
 8005e10:	464b      	mov	r3, r9
 8005e12:	f7fa fddf 	bl	80009d4 <__aeabi_dcmpge>
 8005e16:	2800      	cmp	r0, #0
 8005e18:	f43f aefa 	beq.w	8005c10 <__ieee754_pow+0x788>
 8005e1c:	e7e9      	b.n	8005df2 <__ieee754_pow+0x96a>
 8005e1e:	f04f 0a00 	mov.w	sl, #0
 8005e22:	e720      	b.n	8005c66 <__ieee754_pow+0x7de>
 8005e24:	4621      	mov	r1, r4
 8005e26:	e7d6      	b.n	8005dd6 <__ieee754_pow+0x94e>
 8005e28:	f04f 0b00 	mov.w	fp, #0
 8005e2c:	f8df c078 	ldr.w	ip, [pc, #120]	; 8005ea8 <__ieee754_pow+0xa20>
 8005e30:	f7ff bbba 	b.w	80055a8 <__ieee754_pow+0x120>
 8005e34:	f04f 0b00 	mov.w	fp, #0
 8005e38:	f04f 0c00 	mov.w	ip, #0
 8005e3c:	f7ff bbb4 	b.w	80055a8 <__ieee754_pow+0x120>
 8005e40:	4640      	mov	r0, r8
 8005e42:	4649      	mov	r1, r9
 8005e44:	f7ff bb3d 	b.w	80054c2 <__ieee754_pow+0x3a>
 8005e48:	9200      	str	r2, [sp, #0]
 8005e4a:	f7ff bb89 	b.w	8005560 <__ieee754_pow+0xd8>
 8005e4e:	2300      	movs	r3, #0
 8005e50:	f7ff bb73 	b.w	800553a <__ieee754_pow+0xb2>
 8005e54:	f3af 8000 	nop.w
 8005e58:	652b82fe 	.word	0x652b82fe
 8005e5c:	3c971547 	.word	0x3c971547
 8005e60:	00000000 	.word	0x00000000
 8005e64:	3fe62e43 	.word	0x3fe62e43
 8005e68:	fefa39ef 	.word	0xfefa39ef
 8005e6c:	3fe62e42 	.word	0x3fe62e42
 8005e70:	0ca86c39 	.word	0x0ca86c39
 8005e74:	be205c61 	.word	0xbe205c61
 8005e78:	72bea4d0 	.word	0x72bea4d0
 8005e7c:	3e663769 	.word	0x3e663769
 8005e80:	c5d26bf1 	.word	0xc5d26bf1
 8005e84:	3ebbbd41 	.word	0x3ebbbd41
 8005e88:	af25de2c 	.word	0xaf25de2c
 8005e8c:	3f11566a 	.word	0x3f11566a
 8005e90:	16bebd93 	.word	0x16bebd93
 8005e94:	3f66c16c 	.word	0x3f66c16c
 8005e98:	5555553e 	.word	0x5555553e
 8005e9c:	3fc55555 	.word	0x3fc55555
 8005ea0:	3fe00000 	.word	0x3fe00000
 8005ea4:	000fffff 	.word	0x000fffff
 8005ea8:	3ff00000 	.word	0x3ff00000
 8005eac:	4090cbff 	.word	0x4090cbff
 8005eb0:	3f6f3400 	.word	0x3f6f3400

08005eb4 <__ieee754_sqrt>:
 8005eb4:	f8df c158 	ldr.w	ip, [pc, #344]	; 8006010 <__ieee754_sqrt+0x15c>
 8005eb8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005ebc:	ea3c 0c01 	bics.w	ip, ip, r1
 8005ec0:	4606      	mov	r6, r0
 8005ec2:	460d      	mov	r5, r1
 8005ec4:	460c      	mov	r4, r1
 8005ec6:	460a      	mov	r2, r1
 8005ec8:	4607      	mov	r7, r0
 8005eca:	4603      	mov	r3, r0
 8005ecc:	d10f      	bne.n	8005eee <__ieee754_sqrt+0x3a>
 8005ece:	4602      	mov	r2, r0
 8005ed0:	460b      	mov	r3, r1
 8005ed2:	f7fa faf9 	bl	80004c8 <__aeabi_dmul>
 8005ed6:	4602      	mov	r2, r0
 8005ed8:	460b      	mov	r3, r1
 8005eda:	4630      	mov	r0, r6
 8005edc:	4629      	mov	r1, r5
 8005ede:	f7fa f93d 	bl	800015c <__adddf3>
 8005ee2:	4606      	mov	r6, r0
 8005ee4:	460d      	mov	r5, r1
 8005ee6:	4630      	mov	r0, r6
 8005ee8:	4629      	mov	r1, r5
 8005eea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005eee:	2900      	cmp	r1, #0
 8005ef0:	dc0e      	bgt.n	8005f10 <__ieee754_sqrt+0x5c>
 8005ef2:	f021 4c00 	bic.w	ip, r1, #2147483648	; 0x80000000
 8005ef6:	ea5c 0707 	orrs.w	r7, ip, r7
 8005efa:	d0f4      	beq.n	8005ee6 <__ieee754_sqrt+0x32>
 8005efc:	b141      	cbz	r1, 8005f10 <__ieee754_sqrt+0x5c>
 8005efe:	4602      	mov	r2, r0
 8005f00:	460b      	mov	r3, r1
 8005f02:	f7fa f929 	bl	8000158 <__aeabi_dsub>
 8005f06:	4602      	mov	r2, r0
 8005f08:	460b      	mov	r3, r1
 8005f0a:	f7fa fc07 	bl	800071c <__aeabi_ddiv>
 8005f0e:	e7e8      	b.n	8005ee2 <__ieee754_sqrt+0x2e>
 8005f10:	1521      	asrs	r1, r4, #20
 8005f12:	d075      	beq.n	8006000 <__ieee754_sqrt+0x14c>
 8005f14:	07cc      	lsls	r4, r1, #31
 8005f16:	f04f 0400 	mov.w	r4, #0
 8005f1a:	f3c2 0213 	ubfx	r2, r2, #0, #20
 8005f1e:	f2a1 37ff 	subw	r7, r1, #1023	; 0x3ff
 8005f22:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8005f26:	bf5e      	ittt	pl
 8005f28:	0fd9      	lsrpl	r1, r3, #31
 8005f2a:	005b      	lslpl	r3, r3, #1
 8005f2c:	eb01 0242 	addpl.w	r2, r1, r2, lsl #1
 8005f30:	0fd9      	lsrs	r1, r3, #31
 8005f32:	eb01 0242 	add.w	r2, r1, r2, lsl #1
 8005f36:	2516      	movs	r5, #22
 8005f38:	4620      	mov	r0, r4
 8005f3a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8005f3e:	107f      	asrs	r7, r7, #1
 8005f40:	005b      	lsls	r3, r3, #1
 8005f42:	1846      	adds	r6, r0, r1
 8005f44:	4296      	cmp	r6, r2
 8005f46:	bfde      	ittt	le
 8005f48:	1b92      	suble	r2, r2, r6
 8005f4a:	1870      	addle	r0, r6, r1
 8005f4c:	1864      	addle	r4, r4, r1
 8005f4e:	0052      	lsls	r2, r2, #1
 8005f50:	3d01      	subs	r5, #1
 8005f52:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 8005f56:	ea4f 0151 	mov.w	r1, r1, lsr #1
 8005f5a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8005f5e:	d1f0      	bne.n	8005f42 <__ieee754_sqrt+0x8e>
 8005f60:	4629      	mov	r1, r5
 8005f62:	f04f 0e20 	mov.w	lr, #32
 8005f66:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8005f6a:	4282      	cmp	r2, r0
 8005f6c:	eb06 0c05 	add.w	ip, r6, r5
 8005f70:	dc02      	bgt.n	8005f78 <__ieee754_sqrt+0xc4>
 8005f72:	d113      	bne.n	8005f9c <__ieee754_sqrt+0xe8>
 8005f74:	459c      	cmp	ip, r3
 8005f76:	d811      	bhi.n	8005f9c <__ieee754_sqrt+0xe8>
 8005f78:	f1bc 0f00 	cmp.w	ip, #0
 8005f7c:	eb0c 0506 	add.w	r5, ip, r6
 8005f80:	da43      	bge.n	800600a <__ieee754_sqrt+0x156>
 8005f82:	2d00      	cmp	r5, #0
 8005f84:	db41      	blt.n	800600a <__ieee754_sqrt+0x156>
 8005f86:	f100 0801 	add.w	r8, r0, #1
 8005f8a:	1a12      	subs	r2, r2, r0
 8005f8c:	4640      	mov	r0, r8
 8005f8e:	459c      	cmp	ip, r3
 8005f90:	bf88      	it	hi
 8005f92:	f102 32ff 	addhi.w	r2, r2, #4294967295
 8005f96:	eba3 030c 	sub.w	r3, r3, ip
 8005f9a:	4431      	add	r1, r6
 8005f9c:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 8005fa0:	f1be 0e01 	subs.w	lr, lr, #1
 8005fa4:	eb0c 0242 	add.w	r2, ip, r2, lsl #1
 8005fa8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8005fac:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8005fb0:	d1db      	bne.n	8005f6a <__ieee754_sqrt+0xb6>
 8005fb2:	4313      	orrs	r3, r2
 8005fb4:	d006      	beq.n	8005fc4 <__ieee754_sqrt+0x110>
 8005fb6:	1c48      	adds	r0, r1, #1
 8005fb8:	bf0b      	itete	eq
 8005fba:	4671      	moveq	r1, lr
 8005fbc:	3101      	addne	r1, #1
 8005fbe:	3401      	addeq	r4, #1
 8005fc0:	f021 0101 	bicne.w	r1, r1, #1
 8005fc4:	1063      	asrs	r3, r4, #1
 8005fc6:	0849      	lsrs	r1, r1, #1
 8005fc8:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8005fcc:	07e2      	lsls	r2, r4, #31
 8005fce:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8005fd2:	bf48      	it	mi
 8005fd4:	f041 4100 	orrmi.w	r1, r1, #2147483648	; 0x80000000
 8005fd8:	460e      	mov	r6, r1
 8005fda:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 8005fde:	e782      	b.n	8005ee6 <__ieee754_sqrt+0x32>
 8005fe0:	0ada      	lsrs	r2, r3, #11
 8005fe2:	3815      	subs	r0, #21
 8005fe4:	055b      	lsls	r3, r3, #21
 8005fe6:	2a00      	cmp	r2, #0
 8005fe8:	d0fa      	beq.n	8005fe0 <__ieee754_sqrt+0x12c>
 8005fea:	02d5      	lsls	r5, r2, #11
 8005fec:	d50a      	bpl.n	8006004 <__ieee754_sqrt+0x150>
 8005fee:	f1c1 0420 	rsb	r4, r1, #32
 8005ff2:	fa23 f404 	lsr.w	r4, r3, r4
 8005ff6:	1e4d      	subs	r5, r1, #1
 8005ff8:	408b      	lsls	r3, r1
 8005ffa:	4322      	orrs	r2, r4
 8005ffc:	1b41      	subs	r1, r0, r5
 8005ffe:	e789      	b.n	8005f14 <__ieee754_sqrt+0x60>
 8006000:	4608      	mov	r0, r1
 8006002:	e7f0      	b.n	8005fe6 <__ieee754_sqrt+0x132>
 8006004:	0052      	lsls	r2, r2, #1
 8006006:	3101      	adds	r1, #1
 8006008:	e7ef      	b.n	8005fea <__ieee754_sqrt+0x136>
 800600a:	4680      	mov	r8, r0
 800600c:	e7bd      	b.n	8005f8a <__ieee754_sqrt+0xd6>
 800600e:	bf00      	nop
 8006010:	7ff00000 	.word	0x7ff00000

08006014 <with_errno>:
 8006014:	b570      	push	{r4, r5, r6, lr}
 8006016:	4604      	mov	r4, r0
 8006018:	460d      	mov	r5, r1
 800601a:	4616      	mov	r6, r2
 800601c:	f7ff f99a 	bl	8005354 <__errno>
 8006020:	4629      	mov	r1, r5
 8006022:	6006      	str	r6, [r0, #0]
 8006024:	4620      	mov	r0, r4
 8006026:	bd70      	pop	{r4, r5, r6, pc}

08006028 <xflow>:
 8006028:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800602a:	4615      	mov	r5, r2
 800602c:	461c      	mov	r4, r3
 800602e:	b180      	cbz	r0, 8006052 <xflow+0x2a>
 8006030:	4610      	mov	r0, r2
 8006032:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8006036:	e9cd 0100 	strd	r0, r1, [sp]
 800603a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800603e:	4628      	mov	r0, r5
 8006040:	4621      	mov	r1, r4
 8006042:	f7fa fa41 	bl	80004c8 <__aeabi_dmul>
 8006046:	2222      	movs	r2, #34	; 0x22
 8006048:	b003      	add	sp, #12
 800604a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800604e:	f7ff bfe1 	b.w	8006014 <with_errno>
 8006052:	4610      	mov	r0, r2
 8006054:	4619      	mov	r1, r3
 8006056:	e7ee      	b.n	8006036 <xflow+0xe>

08006058 <__math_uflow>:
 8006058:	2200      	movs	r2, #0
 800605a:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800605e:	f7ff bfe3 	b.w	8006028 <xflow>

08006062 <__math_oflow>:
 8006062:	2200      	movs	r2, #0
 8006064:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 8006068:	f7ff bfde 	b.w	8006028 <xflow>

0800606c <fabs>:
 800606c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8006070:	4770      	bx	lr

08006072 <finite>:
 8006072:	f041 4000 	orr.w	r0, r1, #2147483648	; 0x80000000
 8006076:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800607a:	0fc0      	lsrs	r0, r0, #31
 800607c:	4770      	bx	lr
	...

08006080 <scalbn>:
 8006080:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006082:	f3c1 560a 	ubfx	r6, r1, #20, #11
 8006086:	4604      	mov	r4, r0
 8006088:	460d      	mov	r5, r1
 800608a:	4617      	mov	r7, r2
 800608c:	460b      	mov	r3, r1
 800608e:	b996      	cbnz	r6, 80060b6 <scalbn+0x36>
 8006090:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8006094:	4303      	orrs	r3, r0
 8006096:	d039      	beq.n	800610c <scalbn+0x8c>
 8006098:	4b33      	ldr	r3, [pc, #204]	; (8006168 <scalbn+0xe8>)
 800609a:	2200      	movs	r2, #0
 800609c:	f7fa fa14 	bl	80004c8 <__aeabi_dmul>
 80060a0:	4b32      	ldr	r3, [pc, #200]	; (800616c <scalbn+0xec>)
 80060a2:	4604      	mov	r4, r0
 80060a4:	429f      	cmp	r7, r3
 80060a6:	460d      	mov	r5, r1
 80060a8:	da0f      	bge.n	80060ca <scalbn+0x4a>
 80060aa:	a32b      	add	r3, pc, #172	; (adr r3, 8006158 <scalbn+0xd8>)
 80060ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060b0:	f7fa fa0a 	bl	80004c8 <__aeabi_dmul>
 80060b4:	e006      	b.n	80060c4 <scalbn+0x44>
 80060b6:	f240 72ff 	movw	r2, #2047	; 0x7ff
 80060ba:	4296      	cmp	r6, r2
 80060bc:	d10a      	bne.n	80060d4 <scalbn+0x54>
 80060be:	4602      	mov	r2, r0
 80060c0:	f7fa f84c 	bl	800015c <__adddf3>
 80060c4:	4604      	mov	r4, r0
 80060c6:	460d      	mov	r5, r1
 80060c8:	e020      	b.n	800610c <scalbn+0x8c>
 80060ca:	460b      	mov	r3, r1
 80060cc:	f3c1 510a 	ubfx	r1, r1, #20, #11
 80060d0:	f1a1 0636 	sub.w	r6, r1, #54	; 0x36
 80060d4:	f240 72fe 	movw	r2, #2046	; 0x7fe
 80060d8:	19b9      	adds	r1, r7, r6
 80060da:	4291      	cmp	r1, r2
 80060dc:	dd0e      	ble.n	80060fc <scalbn+0x7c>
 80060de:	f005 4400 	and.w	r4, r5, #2147483648	; 0x80000000
 80060e2:	f044 41fc 	orr.w	r1, r4, #2113929216	; 0x7e000000
 80060e6:	f441 115f 	orr.w	r1, r1, #3653632	; 0x37c000
 80060ea:	f441 5110 	orr.w	r1, r1, #9216	; 0x2400
 80060ee:	4820      	ldr	r0, [pc, #128]	; (8006170 <scalbn+0xf0>)
 80060f0:	f041 013c 	orr.w	r1, r1, #60	; 0x3c
 80060f4:	a31a      	add	r3, pc, #104	; (adr r3, 8006160 <scalbn+0xe0>)
 80060f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060fa:	e7d9      	b.n	80060b0 <scalbn+0x30>
 80060fc:	2900      	cmp	r1, #0
 80060fe:	dd08      	ble.n	8006112 <scalbn+0x92>
 8006100:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8006104:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8006108:	ea43 5501 	orr.w	r5, r3, r1, lsl #20
 800610c:	4620      	mov	r0, r4
 800610e:	4629      	mov	r1, r5
 8006110:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006112:	f111 0f35 	cmn.w	r1, #53	; 0x35
 8006116:	da12      	bge.n	800613e <scalbn+0xbe>
 8006118:	f24c 3350 	movw	r3, #50000	; 0xc350
 800611c:	429f      	cmp	r7, r3
 800611e:	ea4f 73d5 	mov.w	r3, r5, lsr #31
 8006122:	ea4f 74c3 	mov.w	r4, r3, lsl #31
 8006126:	dcdc      	bgt.n	80060e2 <scalbn+0x62>
 8006128:	a30b      	add	r3, pc, #44	; (adr r3, 8006158 <scalbn+0xd8>)
 800612a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800612e:	f044 71d2 	orr.w	r1, r4, #27525120	; 0x1a40000
 8006132:	f441 31b7 	orr.w	r1, r1, #93696	; 0x16e00
 8006136:	480f      	ldr	r0, [pc, #60]	; (8006174 <scalbn+0xf4>)
 8006138:	f041 011f 	orr.w	r1, r1, #31
 800613c:	e7b8      	b.n	80060b0 <scalbn+0x30>
 800613e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8006142:	3136      	adds	r1, #54	; 0x36
 8006144:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8006148:	ea43 5501 	orr.w	r5, r3, r1, lsl #20
 800614c:	4620      	mov	r0, r4
 800614e:	4629      	mov	r1, r5
 8006150:	2200      	movs	r2, #0
 8006152:	4b09      	ldr	r3, [pc, #36]	; (8006178 <scalbn+0xf8>)
 8006154:	e7ac      	b.n	80060b0 <scalbn+0x30>
 8006156:	bf00      	nop
 8006158:	c2f8f359 	.word	0xc2f8f359
 800615c:	01a56e1f 	.word	0x01a56e1f
 8006160:	8800759c 	.word	0x8800759c
 8006164:	7e37e43c 	.word	0x7e37e43c
 8006168:	43500000 	.word	0x43500000
 800616c:	ffff3cb0 	.word	0xffff3cb0
 8006170:	8800759c 	.word	0x8800759c
 8006174:	c2f8f359 	.word	0xc2f8f359
 8006178:	3c900000 	.word	0x3c900000

0800617c <_init>:
 800617c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800617e:	bf00      	nop
 8006180:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006182:	bc08      	pop	{r3}
 8006184:	469e      	mov	lr, r3
 8006186:	4770      	bx	lr

08006188 <_fini>:
 8006188:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800618a:	bf00      	nop
 800618c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800618e:	bc08      	pop	{r3}
 8006190:	469e      	mov	lr, r3
 8006192:	4770      	bx	lr
