// Seed: 1629270173
module module_0;
  assign id_1 = id_1 - 1;
  assign module_2.type_7 = 0;
  assign module_1.id_1 = 0;
  wire id_2;
  assign id_1 = 1'b0;
  wire id_3;
  wire id_4;
  wire id_5;
  wire id_6;
endmodule
module module_1 (
    output tri1 id_0,
    output wire id_1
);
  module_0 modCall_1 ();
endmodule
module module_2 (
    input  logic id_0,
    output tri0  id_1
);
  assign id_1 = 1'b0;
  reg id_3;
  always @(1'b0 or id_0) begin : LABEL_0
    id_3 <= id_0;
  end
  reg  id_4 = id_3;
  wire id_5;
  module_0 modCall_1 ();
  wire id_6;
endmodule
