Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Tue May 26 21:31:19 2020
| Host         : Regular-PC running 64-bit Ubuntu 19.10
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.312        0.000                      0                 4858        0.035        0.000                      0                 4858        3.750        0.000                       0                  1848  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
clk100  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100              1.312        0.000                      0                 4858        0.035        0.000                      0                 4858        3.750        0.000                       0                  1848  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :            0  Failing Endpoints,  Worst Slack        1.312ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.312ns  (required time - arrival time)
  Source:                 VexRiscv/memory_arbitration_isValid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        7.926ns  (logic 1.670ns (21.069%)  route 6.256ns (78.931%))
  Logic Levels:           6  (LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.059ns = ( 15.059 - 10.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1847, routed)        1.804     5.407    VexRiscv/loader_counter_value_reg[2]
    SLICE_X69Y40         FDRE                                         r  VexRiscv/memory_arbitration_isValid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y40         FDRE (Prop_fdre_C_Q)         0.456     5.863 r  VexRiscv/memory_arbitration_isValid_reg/Q
                         net (fo=101, routed)         1.049     6.911    VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[0]
    SLICE_X67Y43         LUT4 (Prop_lut4_I0_O)        0.124     7.035 r  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_mcause_exceptionCode[3]_i_3/O
                         net (fo=1, routed)           0.518     7.554    VexRiscv/IBusCachedPlugin_cache/CsrPlugin_mcause_exceptionCode[3]_i_3_n_0
    SLICE_X66Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.678 f  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_mcause_exceptionCode[3]_i_1/O
                         net (fo=14, routed)          0.759     8.437    VexRiscv/dataCache_1_/_zz_255_
    SLICE_X67Y46         LUT5 (Prop_lut5_I1_O)        0.150     8.587 f  VexRiscv/dataCache_1_/ways_0_datas_reg_i_32/O
                         net (fo=2, routed)           0.792     9.378    VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg_10
    SLICE_X68Y46         LUT5 (Prop_lut5_I2_O)        0.360     9.738 r  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg_i_16/O
                         net (fo=44, routed)          1.056    10.794    VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg_i_16_n_0
    SLICE_X56Y45         LUT6 (Prop_lut6_I5_O)        0.332    11.126 r  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg_i_17/O
                         net (fo=1, routed)           0.866    11.992    VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg_i_17_n_0
    SLICE_X69Y46         LUT5 (Prop_lut5_I2_O)        0.124    12.116 r  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg_i_3/O
                         net (fo=3, routed)           1.217    13.333    VexRiscv/IBusCachedPlugin_cache/io_cpu_prefetch_pc[8]
    RAMB18_X2Y22         RAMB18E1                                     r  VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1847, routed)        1.637    15.059    VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter_reg[7]_0
    RAMB18_X2Y22         RAMB18E1                                     r  VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKARDCLK
                         clock pessimism              0.187    15.246    
                         clock uncertainty           -0.035    15.211    
    RAMB18_X2Y22         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.645    VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg
  -------------------------------------------------------------------
                         required time                         14.645    
                         arrival time                         -13.333    
  -------------------------------------------------------------------
                         slack                                  1.312    

Slack (MET) :             1.593ns  (required time - arrival time)
  Source:                 VexRiscv/memory_arbitration_isValid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        7.645ns  (logic 1.670ns (21.844%)  route 5.975ns (78.156%))
  Logic Levels:           6  (LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.059ns = ( 15.059 - 10.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1847, routed)        1.804     5.407    VexRiscv/loader_counter_value_reg[2]
    SLICE_X69Y40         FDRE                                         r  VexRiscv/memory_arbitration_isValid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y40         FDRE (Prop_fdre_C_Q)         0.456     5.863 r  VexRiscv/memory_arbitration_isValid_reg/Q
                         net (fo=101, routed)         1.049     6.911    VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[0]
    SLICE_X67Y43         LUT4 (Prop_lut4_I0_O)        0.124     7.035 r  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_mcause_exceptionCode[3]_i_3/O
                         net (fo=1, routed)           0.518     7.554    VexRiscv/IBusCachedPlugin_cache/CsrPlugin_mcause_exceptionCode[3]_i_3_n_0
    SLICE_X66Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.678 f  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_mcause_exceptionCode[3]_i_1/O
                         net (fo=14, routed)          0.759     8.437    VexRiscv/dataCache_1_/_zz_255_
    SLICE_X67Y46         LUT5 (Prop_lut5_I1_O)        0.150     8.587 f  VexRiscv/dataCache_1_/ways_0_datas_reg_i_32/O
                         net (fo=2, routed)           0.792     9.378    VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg_10
    SLICE_X68Y46         LUT5 (Prop_lut5_I2_O)        0.360     9.738 r  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg_i_16/O
                         net (fo=44, routed)          0.934    10.673    VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg_i_16_n_0
    SLICE_X58Y46         LUT6 (Prop_lut6_I2_O)        0.332    11.005 r  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg_i_20/O
                         net (fo=1, routed)           0.836    11.840    VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg_i_20_n_0
    SLICE_X69Y46         LUT5 (Prop_lut5_I2_O)        0.124    11.964 r  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg_i_5/O
                         net (fo=3, routed)           1.088    13.052    VexRiscv/IBusCachedPlugin_cache/io_cpu_prefetch_pc[6]
    RAMB18_X2Y22         RAMB18E1                                     r  VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1847, routed)        1.637    15.059    VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter_reg[7]_0
    RAMB18_X2Y22         RAMB18E1                                     r  VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKARDCLK
                         clock pessimism              0.187    15.246    
                         clock uncertainty           -0.035    15.211    
    RAMB18_X2Y22         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    14.645    VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg
  -------------------------------------------------------------------
                         required time                         14.645    
                         arrival time                         -13.052    
  -------------------------------------------------------------------
                         slack                                  1.593    

Slack (MET) :             1.658ns  (required time - arrival time)
  Source:                 VexRiscv/memory_arbitration_isValid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        7.580ns  (logic 1.670ns (22.033%)  route 5.910ns (77.967%))
  Logic Levels:           6  (LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.059ns = ( 15.059 - 10.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1847, routed)        1.804     5.407    VexRiscv/loader_counter_value_reg[2]
    SLICE_X69Y40         FDRE                                         r  VexRiscv/memory_arbitration_isValid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y40         FDRE (Prop_fdre_C_Q)         0.456     5.863 r  VexRiscv/memory_arbitration_isValid_reg/Q
                         net (fo=101, routed)         1.049     6.911    VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[0]
    SLICE_X67Y43         LUT4 (Prop_lut4_I0_O)        0.124     7.035 r  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_mcause_exceptionCode[3]_i_3/O
                         net (fo=1, routed)           0.518     7.554    VexRiscv/IBusCachedPlugin_cache/CsrPlugin_mcause_exceptionCode[3]_i_3_n_0
    SLICE_X66Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.678 f  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_mcause_exceptionCode[3]_i_1/O
                         net (fo=14, routed)          0.759     8.437    VexRiscv/dataCache_1_/_zz_255_
    SLICE_X67Y46         LUT5 (Prop_lut5_I1_O)        0.150     8.587 f  VexRiscv/dataCache_1_/ways_0_datas_reg_i_32/O
                         net (fo=2, routed)           0.792     9.378    VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg_10
    SLICE_X68Y46         LUT5 (Prop_lut5_I2_O)        0.360     9.738 r  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg_i_16/O
                         net (fo=44, routed)          1.128    10.866    VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg_i_16_n_0
    SLICE_X59Y45         LUT6 (Prop_lut6_I2_O)        0.332    11.198 r  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg_i_15/O
                         net (fo=1, routed)           0.560    11.758    VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg_i_15_n_0
    SLICE_X69Y45         LUT5 (Prop_lut5_I2_O)        0.124    11.882 r  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg_i_2/O
                         net (fo=3, routed)           1.104    12.986    VexRiscv/IBusCachedPlugin_cache/io_cpu_prefetch_pc[9]
    RAMB18_X2Y22         RAMB18E1                                     r  VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1847, routed)        1.637    15.059    VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter_reg[7]_0
    RAMB18_X2Y22         RAMB18E1                                     r  VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKARDCLK
                         clock pessimism              0.187    15.246    
                         clock uncertainty           -0.035    15.211    
    RAMB18_X2Y22         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    14.645    VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg
  -------------------------------------------------------------------
                         required time                         14.645    
                         arrival time                         -12.986    
  -------------------------------------------------------------------
                         slack                                  1.658    

Slack (MET) :             1.672ns  (required time - arrival time)
  Source:                 VexRiscv/decode_to_execute_SRC1_CTRL_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/execute_to_memory_MUL_HL_reg/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        4.351ns  (logic 0.608ns (13.974%)  route 3.743ns (86.026%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.172ns = ( 15.172 - 10.000 ) 
    Source Clock Delay      (SCD):    5.457ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1847, routed)        1.854     5.457    VexRiscv/loader_counter_value_reg[2]
    SLICE_X75Y42         FDRE                                         r  VexRiscv/decode_to_execute_SRC1_CTRL_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y42         FDRE (Prop_fdre_C_Q)         0.456     5.913 f  VexRiscv/decode_to_execute_SRC1_CTRL_reg[1]/Q
                         net (fo=124, routed)         2.353     8.266    VexRiscv/decode_to_execute_SRC1_CTRL[1]
    SLICE_X55Y50         LUT4 (Prop_lut4_I3_O)        0.152     8.418 r  VexRiscv/memory_to_writeBack_MUL_HH_reg_i_32/O
                         net (fo=3, routed)           1.390     9.808    VexRiscv/memory_to_writeBack_MUL_HH_reg_i_32_n_0
    DSP48_X1Y12          DSP48E1                                      r  VexRiscv/execute_to_memory_MUL_HL_reg/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1847, routed)        1.750    15.172    VexRiscv/loader_counter_value_reg[2]
    DSP48_X1Y12          DSP48E1                                      r  VexRiscv/execute_to_memory_MUL_HL_reg/CLK
                         clock pessimism              0.267    15.439    
                         clock uncertainty           -0.035    15.404    
    DSP48_X1Y12          DSP48E1 (Setup_dsp48e1_CLK_A[2])
                                                     -3.924    11.480    VexRiscv/execute_to_memory_MUL_HL_reg
  -------------------------------------------------------------------
                         required time                         11.480    
                         arrival time                          -9.808    
  -------------------------------------------------------------------
                         slack                                  1.672    

Slack (MET) :             1.709ns  (required time - arrival time)
  Source:                 VexRiscv/dataCache_1_/stageB_mmuRsp_isIoAccess_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/RegFilePlugin_regFile_reg_2/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        7.441ns  (logic 1.462ns (19.647%)  route 5.979ns (80.353%))
  Logic Levels:           6  (LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.142ns = ( 15.142 - 10.000 ) 
    Source Clock Delay      (SCD):    5.456ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1847, routed)        1.853     5.456    VexRiscv/dataCache_1_/loader_counter_value_reg[2]_0
    SLICE_X73Y40         FDRE                                         r  VexRiscv/dataCache_1_/stageB_mmuRsp_isIoAccess_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y40         FDRE (Prop_fdre_C_Q)         0.456     5.912 f  VexRiscv/dataCache_1_/stageB_mmuRsp_isIoAccess_reg/Q
                         net (fo=76, routed)          1.403     7.314    VexRiscv/dataCache_1_/stageB_mmuRsp_isIoAccess
    SLICE_X71Y42         LUT3 (Prop_lut3_I0_O)        0.152     7.466 f  VexRiscv/dataCache_1_/ways_0_data_symbol0_reg_i_19/O
                         net (fo=3, routed)           0.689     8.155    VexRiscv/dataCache_1_/ways_0_data_symbol0_reg_i_19_n_0
    SLICE_X70Y41         LUT6 (Prop_lut6_I1_O)        0.332     8.487 f  VexRiscv/dataCache_1_/ways_0_data_symbol0_reg_i_2/O
                         net (fo=157, routed)         0.638     9.126    VexRiscv/dataCache_1_/stageB_flusher_valid_reg_0
    SLICE_X65Y43         LUT4 (Prop_lut4_I0_O)        0.124     9.250 f  VexRiscv/dataCache_1_/stageA_mask[3]_i_1/O
                         net (fo=297, routed)         0.824    10.073    VexRiscv/dataCache_1_/memory_DivPlugin_div_counter_willClear
    SLICE_X67Y41         LUT5 (Prop_lut5_I0_O)        0.124    10.197 f  VexRiscv/dataCache_1_/decode_to_execute_MEMORY_ENABLE_i_1/O
                         net (fo=162, routed)         0.770    10.967    VexRiscv/IBusCachedPlugin_cache/decode_to_execute_REGFILE_WRITE_VALID_reg_1
    SLICE_X71Y42         LUT6 (Prop_lut6_I5_O)        0.124    11.091 r  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg_i_12/O
                         net (fo=18, routed)          0.923    12.014    VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg_i_12_n_0
    SLICE_X67Y45         LUT3 (Prop_lut3_I1_O)        0.150    12.164 r  VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_2_i_4/O
                         net (fo=1, routed)           0.734    12.897    VexRiscv/decode_RegFilePlugin_regFileReadAddress2[1]
    RAMB18_X1Y19         RAMB18E1                                     r  VexRiscv/RegFilePlugin_regFile_reg_2/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1847, routed)        1.719    15.142    VexRiscv/loader_counter_value_reg[2]
    RAMB18_X1Y19         RAMB18E1                                     r  VexRiscv/RegFilePlugin_regFile_reg_2/CLKARDCLK
                         clock pessimism              0.267    15.409    
                         clock uncertainty           -0.035    15.374    
    RAMB18_X1Y19         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.768    14.606    VexRiscv/RegFilePlugin_regFile_reg_2
  -------------------------------------------------------------------
                         required time                         14.606    
                         arrival time                         -12.897    
  -------------------------------------------------------------------
                         slack                                  1.709    

Slack (MET) :             1.711ns  (required time - arrival time)
  Source:                 VexRiscv/memory_arbitration_isValid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        7.527ns  (logic 1.670ns (22.188%)  route 5.857ns (77.812%))
  Logic Levels:           6  (LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.059ns = ( 15.059 - 10.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1847, routed)        1.804     5.407    VexRiscv/loader_counter_value_reg[2]
    SLICE_X69Y40         FDRE                                         r  VexRiscv/memory_arbitration_isValid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y40         FDRE (Prop_fdre_C_Q)         0.456     5.863 r  VexRiscv/memory_arbitration_isValid_reg/Q
                         net (fo=101, routed)         1.049     6.911    VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[0]
    SLICE_X67Y43         LUT4 (Prop_lut4_I0_O)        0.124     7.035 r  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_mcause_exceptionCode[3]_i_3/O
                         net (fo=1, routed)           0.518     7.554    VexRiscv/IBusCachedPlugin_cache/CsrPlugin_mcause_exceptionCode[3]_i_3_n_0
    SLICE_X66Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.678 f  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_mcause_exceptionCode[3]_i_1/O
                         net (fo=14, routed)          0.759     8.437    VexRiscv/dataCache_1_/_zz_255_
    SLICE_X67Y46         LUT5 (Prop_lut5_I1_O)        0.150     8.587 f  VexRiscv/dataCache_1_/ways_0_datas_reg_i_32/O
                         net (fo=2, routed)           0.792     9.378    VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg_10
    SLICE_X68Y46         LUT5 (Prop_lut5_I2_O)        0.360     9.738 r  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg_i_16/O
                         net (fo=44, routed)          0.907    10.646    VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg_i_16_n_0
    SLICE_X57Y44         LUT6 (Prop_lut6_I5_O)        0.332    10.978 r  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg_i_22/O
                         net (fo=1, routed)           0.735    11.712    VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg_i_22_n_0
    SLICE_X71Y44         LUT5 (Prop_lut5_I2_O)        0.124    11.836 r  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg_i_7/O
                         net (fo=3, routed)           1.097    12.933    VexRiscv/IBusCachedPlugin_cache/io_cpu_prefetch_pc[4]
    RAMB18_X2Y22         RAMB18E1                                     r  VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1847, routed)        1.637    15.059    VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter_reg[7]_0
    RAMB18_X2Y22         RAMB18E1                                     r  VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKARDCLK
                         clock pessimism              0.187    15.246    
                         clock uncertainty           -0.035    15.211    
    RAMB18_X2Y22         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    14.645    VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg
  -------------------------------------------------------------------
                         required time                         14.645    
                         arrival time                         -12.933    
  -------------------------------------------------------------------
                         slack                                  1.711    

Slack (MET) :             1.747ns  (required time - arrival time)
  Source:                 VexRiscv/decode_to_execute_SRC1_CTRL_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/execute_to_memory_MUL_HL_reg/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        4.270ns  (logic 0.608ns (14.239%)  route 3.662ns (85.761%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.172ns = ( 15.172 - 10.000 ) 
    Source Clock Delay      (SCD):    5.457ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1847, routed)        1.854     5.457    VexRiscv/loader_counter_value_reg[2]
    SLICE_X75Y42         FDRE                                         r  VexRiscv/decode_to_execute_SRC1_CTRL_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y42         FDRE (Prop_fdre_C_Q)         0.456     5.913 f  VexRiscv/decode_to_execute_SRC1_CTRL_reg[1]/Q
                         net (fo=124, routed)         2.324     8.237    VexRiscv/decode_to_execute_SRC1_CTRL[1]
    SLICE_X55Y49         LUT4 (Prop_lut4_I3_O)        0.152     8.389 r  VexRiscv/memory_to_writeBack_MUL_HH_reg_i_34/O
                         net (fo=3, routed)           1.338     9.727    VexRiscv/memory_to_writeBack_MUL_HH_reg_i_34_n_0
    DSP48_X1Y12          DSP48E1                                      r  VexRiscv/execute_to_memory_MUL_HL_reg/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1847, routed)        1.750    15.172    VexRiscv/loader_counter_value_reg[2]
    DSP48_X1Y12          DSP48E1                                      r  VexRiscv/execute_to_memory_MUL_HL_reg/CLK
                         clock pessimism              0.267    15.439    
                         clock uncertainty           -0.035    15.404    
    DSP48_X1Y12          DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -3.930    11.474    VexRiscv/execute_to_memory_MUL_HL_reg
  -------------------------------------------------------------------
                         required time                         11.474    
                         arrival time                          -9.727    
  -------------------------------------------------------------------
                         slack                                  1.747    

Slack (MET) :             1.750ns  (required time - arrival time)
  Source:                 VexRiscv/dataCache_1_/stageB_mmuRsp_isIoAccess_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        7.562ns  (logic 1.436ns (18.989%)  route 6.126ns (81.011%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.059ns = ( 15.059 - 10.000 ) 
    Source Clock Delay      (SCD):    5.456ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1847, routed)        1.853     5.456    VexRiscv/dataCache_1_/loader_counter_value_reg[2]_0
    SLICE_X73Y40         FDRE                                         r  VexRiscv/dataCache_1_/stageB_mmuRsp_isIoAccess_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y40         FDRE (Prop_fdre_C_Q)         0.456     5.912 r  VexRiscv/dataCache_1_/stageB_mmuRsp_isIoAccess_reg/Q
                         net (fo=76, routed)          1.403     7.314    VexRiscv/dataCache_1_/stageB_mmuRsp_isIoAccess
    SLICE_X71Y42         LUT3 (Prop_lut3_I0_O)        0.152     7.466 r  VexRiscv/dataCache_1_/ways_0_data_symbol0_reg_i_19/O
                         net (fo=3, routed)           0.689     8.155    VexRiscv/dataCache_1_/ways_0_data_symbol0_reg_i_19_n_0
    SLICE_X70Y41         LUT6 (Prop_lut6_I1_O)        0.332     8.487 r  VexRiscv/dataCache_1_/ways_0_data_symbol0_reg_i_2/O
                         net (fo=157, routed)         0.638     9.126    VexRiscv/dataCache_1_/stageB_flusher_valid_reg_0
    SLICE_X65Y43         LUT4 (Prop_lut4_I0_O)        0.124     9.250 r  VexRiscv/dataCache_1_/stageA_mask[3]_i_1/O
                         net (fo=297, routed)         0.824    10.073    VexRiscv/dataCache_1_/memory_DivPlugin_div_counter_willClear
    SLICE_X67Y41         LUT5 (Prop_lut5_I0_O)        0.124    10.197 r  VexRiscv/dataCache_1_/decode_to_execute_MEMORY_ENABLE_i_1/O
                         net (fo=162, routed)         0.770    10.967    VexRiscv/IBusCachedPlugin_cache/decode_to_execute_REGFILE_WRITE_VALID_reg_1
    SLICE_X71Y42         LUT6 (Prop_lut6_I5_O)        0.124    11.091 f  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg_i_12/O
                         net (fo=18, routed)          0.608    11.699    VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg_i_12_n_0
    SLICE_X68Y40         LUT4 (Prop_lut4_I3_O)        0.124    11.823 r  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg_i_1/O
                         net (fo=66, routed)          1.195    13.018    VexRiscv/IBusCachedPlugin_cache/E[0]
    RAMB18_X2Y22         RAMB18E1                                     r  VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1847, routed)        1.637    15.059    VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter_reg[7]_0
    RAMB18_X2Y22         RAMB18E1                                     r  VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKARDCLK
                         clock pessimism              0.187    15.246    
                         clock uncertainty           -0.035    15.211    
    RAMB18_X2Y22         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.768    VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg
  -------------------------------------------------------------------
                         required time                         14.768    
                         arrival time                         -13.018    
  -------------------------------------------------------------------
                         slack                                  1.750    

Slack (MET) :             1.757ns  (required time - arrival time)
  Source:                 VexRiscv/decode_to_execute_SRC1_CTRL_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/execute_to_memory_MUL_HL_reg/A[28]
                            (rising edge-triggered cell DSP48E1 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        4.468ns  (logic 0.580ns (12.980%)  route 3.888ns (87.020%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.172ns = ( 15.172 - 10.000 ) 
    Source Clock Delay      (SCD):    5.457ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1847, routed)        1.854     5.457    VexRiscv/loader_counter_value_reg[2]
    SLICE_X75Y42         FDRE                                         r  VexRiscv/decode_to_execute_SRC1_CTRL_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y42         FDRE (Prop_fdre_C_Q)         0.456     5.913 f  VexRiscv/decode_to_execute_SRC1_CTRL_reg[1]/Q
                         net (fo=124, routed)         2.403     8.316    VexRiscv/decode_to_execute_SRC1_CTRL[1]
    SLICE_X57Y43         LUT6 (Prop_lut6_I3_O)        0.124     8.440 r  VexRiscv/memory_to_writeBack_MUL_HH_reg_i_18/O
                         net (fo=28, routed)          1.485     9.925    VexRiscv/execute_MulPlugin_aHigh0
    DSP48_X1Y12          DSP48E1                                      r  VexRiscv/execute_to_memory_MUL_HL_reg/A[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1847, routed)        1.750    15.172    VexRiscv/loader_counter_value_reg[2]
    DSP48_X1Y12          DSP48E1                                      r  VexRiscv/execute_to_memory_MUL_HL_reg/CLK
                         clock pessimism              0.267    15.439    
                         clock uncertainty           -0.035    15.404    
    DSP48_X1Y12          DSP48E1 (Setup_dsp48e1_CLK_A[28])
                                                     -3.722    11.682    VexRiscv/execute_to_memory_MUL_HL_reg
  -------------------------------------------------------------------
                         required time                         11.682    
                         arrival time                          -9.925    
  -------------------------------------------------------------------
                         slack                                  1.757    

Slack (MET) :             1.757ns  (required time - arrival time)
  Source:                 VexRiscv/decode_to_execute_SRC1_CTRL_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/execute_to_memory_MUL_HL_reg/A[29]
                            (rising edge-triggered cell DSP48E1 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        4.468ns  (logic 0.580ns (12.980%)  route 3.888ns (87.020%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.172ns = ( 15.172 - 10.000 ) 
    Source Clock Delay      (SCD):    5.457ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1847, routed)        1.854     5.457    VexRiscv/loader_counter_value_reg[2]
    SLICE_X75Y42         FDRE                                         r  VexRiscv/decode_to_execute_SRC1_CTRL_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y42         FDRE (Prop_fdre_C_Q)         0.456     5.913 f  VexRiscv/decode_to_execute_SRC1_CTRL_reg[1]/Q
                         net (fo=124, routed)         2.403     8.316    VexRiscv/decode_to_execute_SRC1_CTRL[1]
    SLICE_X57Y43         LUT6 (Prop_lut6_I3_O)        0.124     8.440 r  VexRiscv/memory_to_writeBack_MUL_HH_reg_i_18/O
                         net (fo=28, routed)          1.485     9.925    VexRiscv/execute_MulPlugin_aHigh0
    DSP48_X1Y12          DSP48E1                                      r  VexRiscv/execute_to_memory_MUL_HL_reg/A[29]
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1847, routed)        1.750    15.172    VexRiscv/loader_counter_value_reg[2]
    DSP48_X1Y12          DSP48E1                                      r  VexRiscv/execute_to_memory_MUL_HL_reg/CLK
                         clock pessimism              0.267    15.439    
                         clock uncertainty           -0.035    15.404    
    DSP48_X1Y12          DSP48E1 (Setup_dsp48e1_CLK_A[29])
                                                     -3.722    11.682    VexRiscv/execute_to_memory_MUL_HL_reg
  -------------------------------------------------------------------
                         required time                         11.682    
                         arrival time                          -9.925    
  -------------------------------------------------------------------
                         slack                                  1.757    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 __main___uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1847, routed)        0.561     1.480    sys_clk
    SLICE_X63Y68         FDRE                                         r  __main___uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y68         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  __main___uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     1.839    storage_reg_0_15_0_5/ADDRD0
    SLICE_X62Y68         RAMD32                                       r  storage_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1847, routed)        0.830     1.995    storage_reg_0_15_0_5/WCLK
    SLICE_X62Y68         RAMD32                                       r  storage_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.501     1.493    
    SLICE_X62Y68         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.803    storage_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 __main___uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1847, routed)        0.561     1.480    sys_clk
    SLICE_X63Y68         FDRE                                         r  __main___uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y68         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  __main___uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     1.839    storage_reg_0_15_0_5/ADDRD0
    SLICE_X62Y68         RAMD32                                       r  storage_reg_0_15_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1847, routed)        0.830     1.995    storage_reg_0_15_0_5/WCLK
    SLICE_X62Y68         RAMD32                                       r  storage_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.501     1.493    
    SLICE_X62Y68         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.803    storage_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 __main___uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1847, routed)        0.561     1.480    sys_clk
    SLICE_X63Y68         FDRE                                         r  __main___uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y68         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  __main___uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     1.839    storage_reg_0_15_0_5/ADDRD0
    SLICE_X62Y68         RAMD32                                       r  storage_reg_0_15_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1847, routed)        0.830     1.995    storage_reg_0_15_0_5/WCLK
    SLICE_X62Y68         RAMD32                                       r  storage_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.501     1.493    
    SLICE_X62Y68         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.803    storage_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 __main___uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1847, routed)        0.561     1.480    sys_clk
    SLICE_X63Y68         FDRE                                         r  __main___uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y68         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  __main___uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     1.839    storage_reg_0_15_0_5/ADDRD0
    SLICE_X62Y68         RAMD32                                       r  storage_reg_0_15_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1847, routed)        0.830     1.995    storage_reg_0_15_0_5/WCLK
    SLICE_X62Y68         RAMD32                                       r  storage_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.501     1.493    
    SLICE_X62Y68         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.803    storage_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 __main___uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1847, routed)        0.561     1.480    sys_clk
    SLICE_X63Y68         FDRE                                         r  __main___uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y68         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  __main___uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     1.839    storage_reg_0_15_0_5/ADDRD0
    SLICE_X62Y68         RAMD32                                       r  storage_reg_0_15_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1847, routed)        0.830     1.995    storage_reg_0_15_0_5/WCLK
    SLICE_X62Y68         RAMD32                                       r  storage_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.501     1.493    
    SLICE_X62Y68         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.803    storage_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 __main___uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1847, routed)        0.561     1.480    sys_clk
    SLICE_X63Y68         FDRE                                         r  __main___uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y68         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  __main___uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     1.839    storage_reg_0_15_0_5/ADDRD0
    SLICE_X62Y68         RAMD32                                       r  storage_reg_0_15_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1847, routed)        0.830     1.995    storage_reg_0_15_0_5/WCLK
    SLICE_X62Y68         RAMD32                                       r  storage_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.501     1.493    
    SLICE_X62Y68         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.803    storage_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 __main___uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1847, routed)        0.561     1.480    sys_clk
    SLICE_X63Y68         FDRE                                         r  __main___uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y68         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  __main___uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     1.839    storage_reg_0_15_0_5/ADDRD0
    SLICE_X62Y68         RAMS32                                       r  storage_reg_0_15_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1847, routed)        0.830     1.995    storage_reg_0_15_0_5/WCLK
    SLICE_X62Y68         RAMS32                                       r  storage_reg_0_15_0_5/RAMD/CLK
                         clock pessimism             -0.501     1.493    
    SLICE_X62Y68         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.803    storage_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 __main___uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1847, routed)        0.561     1.480    sys_clk
    SLICE_X63Y68         FDRE                                         r  __main___uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y68         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  __main___uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     1.839    storage_reg_0_15_0_5/ADDRD0
    SLICE_X62Y68         RAMS32                                       r  storage_reg_0_15_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1847, routed)        0.830     1.995    storage_reg_0_15_0_5/WCLK
    SLICE_X62Y68         RAMS32                                       r  storage_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism             -0.501     1.493    
    SLICE_X62Y68         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.803    storage_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 __main___uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_9/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1847, routed)        0.558     1.477    sys_clk
    SLICE_X61Y69         FDRE                                         r  __main___uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y69         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  __main___uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     1.836    storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X60Y69         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1847, routed)        0.827     1.992    storage_1_reg_0_15_6_9/WCLK
    SLICE_X60Y69         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMA/CLK
                         clock pessimism             -0.501     1.490    
    SLICE_X60Y69         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.800    storage_1_reg_0_15_6_9/RAMA
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 __main___uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_9/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1847, routed)        0.558     1.477    sys_clk
    SLICE_X61Y69         FDRE                                         r  __main___uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y69         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  __main___uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     1.836    storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X60Y69         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1847, routed)        0.827     1.992    storage_1_reg_0_15_6_9/WCLK
    SLICE_X60Y69         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMA_D1/CLK
                         clock pessimism             -0.501     1.490    
    SLICE_X60Y69         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.800    storage_1_reg_0_15_6_9/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.035    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y9   VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y22  VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y22  VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y18  VexRiscv/RegFilePlugin_regFile_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y18  VexRiscv/RegFilePlugin_regFile_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y19  VexRiscv/RegFilePlugin_regFile_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y19  VexRiscv/RegFilePlugin_regFile_reg_2/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y16  VexRiscv/dataCache_1_/ways_0_data_symbol0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y14  VexRiscv/dataCache_1_/ways_0_data_symbol1_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y15  VexRiscv/dataCache_1_/ways_0_data_symbol2_reg/CLKARDCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y68  storage_1_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y68  storage_1_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y68  storage_1_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y68  storage_1_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y68  storage_1_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y68  storage_1_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y68  storage_1_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y68  storage_1_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y69  storage_1_reg_0_15_6_9/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y69  storage_1_reg_0_15_6_9/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y68  storage_1_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y68  storage_1_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y68  storage_1_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y68  storage_1_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y68  storage_1_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y68  storage_1_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y68  storage_1_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y68  storage_1_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y69  storage_1_reg_0_15_6_9/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y69  storage_1_reg_0_15_6_9/RAMA_D1/CLK



------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+-----------+---------+-------+---------------+---------+---------------+---------+----------+
Reference | Input     | IO Reg  | Delay |     Setup(ns) | Process |      Hold(ns) | Process | Internal |
Clock     | Port      | Type    | Type  | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock    |
----------+-----------+---------+-------+---------------+---------+---------------+---------+----------+
clk100    | cpu_reset | FDRE    | -     |     1.302 (r) | FAST    |     0.108 (r) | SLOW    |          |
clk100    | serial_rx | FDRE    | -     |     1.099 (r) | FAST    |     0.582 (r) | SLOW    |          |
clk100    | user_btn0 | FDRE    | -     |     1.243 (r) | SLOW    |     1.308 (r) | SLOW    |          |
clk100    | user_btn1 | FDRE    | -     |     0.948 (r) | FAST    |     1.393 (r) | SLOW    |          |
clk100    | user_btn2 | FDRE    | -     |     1.159 (r) | FAST    |     1.275 (r) | SLOW    |          |
clk100    | user_btn3 | FDRE    | -     |     0.942 (r) | FAST    |     1.469 (r) | SLOW    |          |
clk100    | user_btn4 | FDRE    | -     |     0.772 (r) | FAST    |     1.556 (r) | SLOW    |          |
----------+-----------+---------+-------+---------------+---------+---------------+---------+----------+


Output Ports Clock-to-out

----------+-----------+--------+-------+----------------+---------+----------------+---------+----------+
Reference | Output    | IO Reg | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal |
Clock     | Port      | Type   | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock    |
----------+-----------+--------+-------+----------------+---------+----------------+---------+----------+
clk100    | cs        | FDRE   | -     |     16.983 (r) | SLOW    |      6.217 (r) | FAST    |          |
clk100    | cs1       | FDRE   | -     |     13.085 (r) | SLOW    |      4.219 (r) | FAST    |          |
clk100    | db1[0]    | FDRE   | -     |     13.762 (r) | SLOW    |      4.506 (r) | FAST    |          |
clk100    | db1[1]    | FDRE   | -     |     12.950 (r) | SLOW    |      4.163 (r) | FAST    |          |
clk100    | db1[2]    | FDRE   | -     |     13.989 (r) | SLOW    |      4.619 (r) | FAST    |          |
clk100    | db1[3]    | FDRE   | -     |     12.708 (r) | SLOW    |      4.057 (r) | FAST    |          |
clk100    | db1[4]    | FDRE   | -     |     12.743 (r) | SLOW    |      4.051 (r) | FAST    |          |
clk100    | db1[5]    | FDRE   | -     |     12.982 (r) | SLOW    |      4.185 (r) | FAST    |          |
clk100    | db1[6]    | FDRE   | -     |     12.935 (r) | SLOW    |      4.133 (r) | FAST    |          |
clk100    | db1[7]    | FDRE   | -     |     12.702 (r) | SLOW    |      4.037 (r) | FAST    |          |
clk100    | db[0]     | FDRE   | -     |     13.796 (r) | SLOW    |      4.496 (r) | FAST    |          |
clk100    | db[1]     | FDRE   | -     |     15.753 (r) | SLOW    |      5.566 (r) | FAST    |          |
clk100    | db[2]     | FDRE   | -     |     16.307 (r) | SLOW    |      5.793 (r) | FAST    |          |
clk100    | db[3]     | FDRE   | -     |     13.845 (r) | SLOW    |      4.524 (r) | FAST    |          |
clk100    | db[4]     | FDRE   | -     |     15.813 (r) | SLOW    |      5.517 (r) | FAST    |          |
clk100    | db[5]     | FDRE   | -     |     14.024 (r) | SLOW    |      4.590 (r) | FAST    |          |
clk100    | db[6]     | FDRE   | -     |     15.642 (r) | SLOW    |      5.446 (r) | FAST    |          |
clk100    | db[7]     | FDRE   | -     |     15.596 (r) | SLOW    |      5.537 (r) | FAST    |          |
clk100    | rd        | FDRE   | -     |     16.706 (r) | SLOW    |      5.983 (r) | FAST    |          |
clk100    | rd1       | FDRE   | -     |     13.243 (r) | SLOW    |      4.288 (r) | FAST    |          |
clk100    | rs        | FDRE   | -     |     16.596 (r) | SLOW    |      5.966 (r) | FAST    |          |
clk100    | rs1       | FDRE   | -     |     13.048 (r) | SLOW    |      4.193 (r) | FAST    |          |
clk100    | rst       | FDRE   | -     |     16.369 (r) | SLOW    |      5.872 (r) | FAST    |          |
clk100    | rst1      | FDRE   | -     |     13.296 (r) | SLOW    |      4.298 (r) | FAST    |          |
clk100    | serial_tx | FDSE   | -     |     13.677 (r) | SLOW    |      4.534 (r) | FAST    |          |
clk100    | wr        | FDRE   | -     |     16.135 (r) | SLOW    |      5.746 (r) | FAST    |          |
clk100    | wr1       | FDRE   | -     |     13.137 (r) | SLOW    |      4.254 (r) | FAST    |          |
----------+-----------+--------+-------+----------------+---------+----------------+---------+----------+


Setup between Clocks

-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock  | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100 | clk100      |         8.688 | SLOW    |               |         |               |         |               |         |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 2.510 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
db[0]              |   13.796 (r) | SLOW    |   4.496 (r) | FAST    |    0.000 |
db[1]              |   15.753 (r) | SLOW    |   5.566 (r) | FAST    |    1.957 |
db[2]              |   16.307 (r) | SLOW    |   5.793 (r) | FAST    |    2.510 |
db[3]              |   13.845 (r) | SLOW    |   4.524 (r) | FAST    |    0.048 |
db[4]              |   15.813 (r) | SLOW    |   5.517 (r) | FAST    |    2.017 |
db[5]              |   14.024 (r) | SLOW    |   4.590 (r) | FAST    |    0.227 |
db[6]              |   15.642 (r) | SLOW    |   5.446 (r) | FAST    |    1.845 |
db[7]              |   15.596 (r) | SLOW    |   5.537 (r) | FAST    |    1.799 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   16.307 (r) | SLOW    |   4.496 (r) | FAST    |    2.510 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 1.287 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
db1[0]             |   13.762 (r) | SLOW    |   4.506 (r) | FAST    |    1.060 |
db1[1]             |   12.950 (r) | SLOW    |   4.163 (r) | FAST    |    0.249 |
db1[2]             |   13.989 (r) | SLOW    |   4.619 (r) | FAST    |    1.287 |
db1[3]             |   12.708 (r) | SLOW    |   4.057 (r) | FAST    |    0.021 |
db1[4]             |   12.743 (r) | SLOW    |   4.051 (r) | FAST    |    0.041 |
db1[5]             |   12.982 (r) | SLOW    |   4.185 (r) | FAST    |    0.280 |
db1[6]             |   12.935 (r) | SLOW    |   4.133 (r) | FAST    |    0.233 |
db1[7]             |   12.702 (r) | SLOW    |   4.037 (r) | FAST    |    0.000 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   13.989 (r) | SLOW    |   4.037 (r) | FAST    |    1.287 |
-------------------+--------------+---------+-------------+---------+----------+




