<profile>
    <ReportVersion>
        <Version>2022.1.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg484-1</Part>
        <TopModelName>Bert_layer</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>8.352</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>426102783</Best-caseLatency>
            <Average-caseLatency>426102783</Average-caseLatency>
            <Worst-caseLatency>426102783</Worst-caseLatency>
            <Best-caseRealTimeLatency>4.261 sec</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>4.261 sec</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>4.261 sec</Worst-caseRealTimeLatency>
            <Interval-min>426102784</Interval-min>
            <Interval-max>426102784</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <l_gemm_i9_l_j9>
                <TripCount>9216</TripCount>
                <Latency>35509248</Latency>
                <AbsoluteTimeLatency>355092480</AbsoluteTimeLatency>
                <IterationLatency>3853</IterationLatency>
                <InstanceList/>
            </l_gemm_i9_l_j9>
            <l_gemm_i15_l_j14>
                <TripCount>36864</TripCount>
                <Latency>142036992</Latency>
                <AbsoluteTimeLatency>1420369920</AbsoluteTimeLatency>
                <IterationLatency>3853</IterationLatency>
                <InstanceList/>
            </l_gemm_i15_l_j14>
            <l_gemm_i18_l_j17>
                <TripCount>9216</TripCount>
                <Latency>141677568</Latency>
                <AbsoluteTimeLatency>1416775680</AbsoluteTimeLatency>
                <IterationLatency>15373</IterationLatency>
                <InstanceList/>
            </l_gemm_i18_l_j17>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>665</BRAM_18K>
            <DSP>212</DSP>
            <FF>59148</FF>
            <LUT>54254</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>Bert_layer</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>Bert_layer</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>Bert_layer</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>Bert_layer</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>Bert_layer</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>Bert_layer</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>v202_address0</name>
            <Object>v202</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v202_ce0</name>
            <Object>v202</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v202_q0</name>
            <Object>v202</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v203_address0</name>
            <Object>v203</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>20</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v203_ce0</name>
            <Object>v203</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v203_q0</name>
            <Object>v203</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v204_address0</name>
            <Object>v204</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v204_ce0</name>
            <Object>v204</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v204_q0</name>
            <Object>v204</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v205_address0</name>
            <Object>v205</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>20</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v205_ce0</name>
            <Object>v205</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v205_q0</name>
            <Object>v205</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v206_address0</name>
            <Object>v206</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v206_ce0</name>
            <Object>v206</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v206_q0</name>
            <Object>v206</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v207_address0</name>
            <Object>v207</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>20</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v207_ce0</name>
            <Object>v207</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v207_q0</name>
            <Object>v207</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v208_address0</name>
            <Object>v208</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v208_ce0</name>
            <Object>v208</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v208_q0</name>
            <Object>v208</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v209_address0</name>
            <Object>v209</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>20</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v209_ce0</name>
            <Object>v209</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v209_q0</name>
            <Object>v209</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v210_address0</name>
            <Object>v210</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v210_ce0</name>
            <Object>v210</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v210_q0</name>
            <Object>v210</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v211_address0</name>
            <Object>v211</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>22</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v211_ce0</name>
            <Object>v211</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v211_q0</name>
            <Object>v211</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v212_address0</name>
            <Object>v212</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v212_ce0</name>
            <Object>v212</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v212_q0</name>
            <Object>v212</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v213_address0</name>
            <Object>v213</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>22</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v213_ce0</name>
            <Object>v213</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v213_q0</name>
            <Object>v213</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v214_address0</name>
            <Object>v214</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v214_ce0</name>
            <Object>v214</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v214_q0</name>
            <Object>v214</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v215_address0</name>
            <Object>v215</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v215_ce0</name>
            <Object>v215</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v215_q0</name>
            <Object>v215</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v216_address0</name>
            <Object>v216</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v216_ce0</name>
            <Object>v216</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v216_q0</name>
            <Object>v216</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v217_address0</name>
            <Object>v217</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v217_ce0</name>
            <Object>v217</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v217_q0</name>
            <Object>v217</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v218_address0</name>
            <Object>v218</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v218_ce0</name>
            <Object>v218</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v218_q0</name>
            <Object>v218</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v219_address0</name>
            <Object>v219</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v219_ce0</name>
            <Object>v219</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v219_we0</name>
            <Object>v219</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v219_d0</name>
            <Object>v219</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="5">
            <ModuleName>Bert_layer</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_Linear_layer_qkv_fu_302</InstName>
                    <ModuleName>Linear_layer_qkv</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>302</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_89</InstName>
                            <ModuleName>Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>89</ID>
                            <BindInstances>add_ln22_1_fu_98_p2 add_ln22_fu_110_p2 add_ln23_fu_174_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Linear_layer_qkv_Pipeline_l_bias_i1_l_j1_fu_95</InstName>
                            <ModuleName>Linear_layer_qkv_Pipeline_l_bias_i1_l_j1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>95</ID>
                            <BindInstances>add_ln39_1_fu_124_p2 add_ln39_fu_136_p2 add_ln40_fu_164_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_fu_103</InstName>
                            <ModuleName>Linear_layer_qkv_Pipeline_l_S_k_0_k</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>103</ID>
                            <BindInstances>add_ln29_fu_154_p2 add_ln30_fu_168_p2 add_ln31_fu_179_p2 fmul_32ns_32ns_32_4_max_dsp_1_U3</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln27_1_fu_141_p2 add_ln27_fu_153_p2 sub_ln30_fu_220_p2 sub_ln31_fu_258_p2 empty_368_fu_229_p2 add_ln28_fu_181_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Bert_layer_Pipeline_VITIS_LOOP_174_1_VITIS_LOOP_175_2_fu_318</InstName>
                    <ModuleName>Bert_layer_Pipeline_VITIS_LOOP_174_1_VITIS_LOOP_175_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>318</ID>
                    <BindInstances>add_ln174_1_fu_98_p2 add_ln174_fu_110_p2 add_ln175_fu_174_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Self_attention_fu_324</InstName>
                    <ModuleName>Self_attention</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>324</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_126</InstName>
                            <ModuleName>Self_attention_Pipeline_l_mh_separate_i7_l_j7</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>126</ID>
                            <BindInstances>add_ln143_1_fu_187_p2 add_ln143_fu_199_p2 add_ln146_fu_289_p2 add_ln145_fu_231_p2 add_ln144_fu_237_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Self_attention_Pipeline_VITIS_LOOP_54_1_VITIS_LOOP_55_2_fu_140</InstName>
                            <ModuleName>Self_attention_Pipeline_VITIS_LOOP_54_1_VITIS_LOOP_55_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>140</ID>
                            <BindInstances>add_ln54_1_fu_94_p2 add_ln54_fu_106_p2 add_ln55_fu_134_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Self_attention_Pipeline_VITIS_LOOP_85_1_fu_145</InstName>
                            <ModuleName>Self_attention_Pipeline_VITIS_LOOP_85_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>145</ID>
                            <BindInstances>add_ln85_fu_62_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Self_attention_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_115_2_fu_150</InstName>
                            <ModuleName>Self_attention_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_115_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>150</ID>
                            <BindInstances>add_ln114_1_fu_96_p2 add_ln114_fu_108_p2 add_ln116_fu_167_p2 add_ln115_fu_136_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155</InstName>
                            <ModuleName>Self_attention_Pipeline_l_gemm_i2_l_j2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>155</ID>
                            <BindInstances>add_ln59_1_fu_1614_p2 add_ln59_fu_1623_p2 fmul_32ns_32ns_32_4_max_dsp_1_U57 fmul_32ns_32ns_32_4_max_dsp_1_U58 fmul_32ns_32ns_32_4_max_dsp_1_U59 fmul_32ns_32ns_32_4_max_dsp_1_U60 fmul_32ns_32ns_32_4_max_dsp_1_U57 fmul_32ns_32ns_32_4_max_dsp_1_U58 fmul_32ns_32ns_32_4_max_dsp_1_U59 fmul_32ns_32ns_32_4_max_dsp_1_U60 fmul_32ns_32ns_32_4_max_dsp_1_U57 fmul_32ns_32ns_32_4_max_dsp_1_U58 fmul_32ns_32ns_32_4_max_dsp_1_U59 fmul_32ns_32ns_32_4_max_dsp_1_U60 fadd_32ns_32ns_32_5_full_dsp_1_U41 fadd_32ns_32ns_32_5_full_dsp_1_U41 fadd_32ns_32ns_32_5_full_dsp_1_U41 fadd_32ns_32ns_32_5_full_dsp_1_U41 fadd_32ns_32ns_32_5_full_dsp_1_U42 fadd_32ns_32ns_32_5_full_dsp_1_U42 fadd_32ns_32ns_32_5_full_dsp_1_U42 fadd_32ns_32ns_32_5_full_dsp_1_U42 fadd_32ns_32ns_32_5_full_dsp_1_U43 fadd_32ns_32ns_32_5_full_dsp_1_U43 fadd_32ns_32ns_32_5_full_dsp_1_U43 fadd_32ns_32ns_32_5_full_dsp_1_U43 fmul_32ns_32ns_32_4_max_dsp_1_U57 fadd_32ns_32ns_32_5_full_dsp_1_U44 fmul_32ns_32ns_32_4_max_dsp_1_U58 fadd_32ns_32ns_32_5_full_dsp_1_U44 fmul_32ns_32ns_32_4_max_dsp_1_U59 fadd_32ns_32ns_32_5_full_dsp_1_U44 fmul_32ns_32ns_32_4_max_dsp_1_U60 fadd_32ns_32ns_32_5_full_dsp_1_U44 add_ln60_fu_3095_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Self_attention_Pipeline_l_norm_i3_l_j3_fu_162</InstName>
                            <ModuleName>Self_attention_Pipeline_l_norm_i3_l_j3</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>162</ID>
                            <BindInstances>add_ln71_1_fu_102_p2 add_ln71_fu_114_p2 add_ln72_fu_178_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Self_attention_Pipeline_l_exp_sum_i4_fu_167</InstName>
                            <ModuleName>Self_attention_Pipeline_l_exp_sum_i4</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>167</ID>
                            <BindInstances>add_ln88_fu_235_p2 sub_ln90_fu_266_p2 add_ln90_fu_313_p2 add_ln90_1_fu_323_p2 add_ln90_2_fu_333_p2 add_ln90_3_fu_343_p2 add_ln90_4_fu_353_p2 add_ln90_5_fu_363_p2 add_ln90_6_fu_373_p2 add_ln90_7_fu_383_p2 fexp_32ns_32ns_32_10_full_dsp_1_U68 fexp_32ns_32ns_32_10_full_dsp_1_U68 fexp_32ns_32ns_32_10_full_dsp_1_U68 fexp_32ns_32ns_32_10_full_dsp_1_U68 fexp_32ns_32ns_32_10_full_dsp_1_U68 fexp_32ns_32ns_32_10_full_dsp_1_U68 fexp_32ns_32ns_32_10_full_dsp_1_U68 fexp_32ns_32ns_32_10_full_dsp_1_U68 fexp_32ns_32ns_32_10_full_dsp_1_U68 fexp_32ns_32ns_32_10_full_dsp_1_U68 fexp_32ns_32ns_32_10_full_dsp_1_U68 fexp_32ns_32ns_32_10_full_dsp_1_U68</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Self_attention_Pipeline_l_update_i5_fu_173</InstName>
                            <ModuleName>Self_attention_Pipeline_l_update_i5</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>173</ID>
                            <BindInstances>add_ln99_fu_402_p2 sub_ln101_fu_433_p2 add_ln101_fu_480_p2 add_ln101_1_fu_490_p2 add_ln101_2_fu_500_p2 add_ln101_3_fu_510_p2 add_ln101_4_fu_520_p2 add_ln101_5_fu_530_p2 add_ln101_6_fu_540_p2 add_ln101_7_fu_550_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191</InstName>
                            <ModuleName>Self_attention_Pipeline_l_gemm_i6_l_j6</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>191</ID>
                            <BindInstances>add_ln119_1_fu_546_p2 add_ln119_fu_558_p2 add_ln123_fu_687_p2 add_ln123_1_fu_698_p2 add_ln123_2_fu_709_p2 add_ln123_3_fu_720_p2 add_ln123_4_fu_731_p2 add_ln123_5_fu_742_p2 empty_364_fu_760_p2 add_ln120_fu_657_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Self_attention_Pipeline_l_mh_merge_i8_l_j8_fu_209</InstName>
                            <ModuleName>Self_attention_Pipeline_l_mh_merge_i8_l_j8</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>209</ID>
                            <BindInstances>add_ln159_1_fu_125_p2 add_ln159_fu_137_p2 add_ln161_fu_220_p2 add_ln162_fu_231_p2 add_ln160_fu_165_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>inp_sumRow_U Q_h_U K_h_U V_h_U v78_U v79_0_U v79_1_U v79_2_U v79_3_U v79_4_U v79_5_U v79_6_U v79_7_U v79_8_U v79_9_U v79_10_U v79_11_U v80_U add_ln139_fu_231_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Bert_layer_Pipeline_l_bias_i10_l_j10_fu_332</InstName>
                    <ModuleName>Bert_layer_Pipeline_l_bias_i10_l_j10</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>332</ID>
                    <BindInstances>add_ln191_1_fu_124_p2 add_ln191_fu_136_p2 add_ln192_fu_164_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Bert_layer_Pipeline_VITIS_LOOP_281_1_VITIS_LOOP_282_2_fu_339</InstName>
                    <ModuleName>Bert_layer_Pipeline_VITIS_LOOP_281_1_VITIS_LOOP_282_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>339</ID>
                    <BindInstances>add_ln281_1_fu_98_p2 add_ln281_fu_110_p2 add_ln282_fu_174_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Bert_layer_Pipeline_l_S_k_0_k3_fu_344</InstName>
                    <ModuleName>Bert_layer_Pipeline_l_S_k_0_k3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>344</ID>
                    <BindInstances>add_ln181_fu_154_p2 add_ln183_fu_168_p2 add_ln182_fu_179_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Bert_layer_Pipeline_l_S_i_j_0_i11_l_j11_fu_356</InstName>
                    <ModuleName>Bert_layer_Pipeline_l_S_i_j_0_i11_l_j11</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>356</ID>
                    <BindInstances>add_ln206_2_fu_135_p2 add_ln206_fu_147_p2 add_ln207_fu_211_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Layer_norm_fu_364</InstName>
                    <ModuleName>Layer_norm</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>364</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_Layer_norm_Pipeline_VITIS_LOOP_223_1_fu_125</InstName>
                            <ModuleName>Layer_norm_Pipeline_VITIS_LOOP_223_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>125</ID>
                            <BindInstances>add_ln223_fu_62_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Layer_norm_Pipeline_VITIS_LOOP_227_2_fu_131</InstName>
                            <ModuleName>Layer_norm_Pipeline_VITIS_LOOP_227_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>131</ID>
                            <BindInstances>add_ln227_fu_62_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Layer_norm_Pipeline_l_mean_var_i13_fu_137</InstName>
                            <ModuleName>Layer_norm_Pipeline_l_mean_var_i13</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>137</ID>
                            <BindInstances>add_ln244_fu_117_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Layer_norm_Pipeline_l_j12_fu_144</InstName>
                            <ModuleName>Layer_norm_Pipeline_l_j12</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>144</ID>
                            <BindInstances>add_ln232_fu_163_p2 add_ln233_fu_173_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Layer_norm_Pipeline_l_j13_fu_156</InstName>
                            <ModuleName>Layer_norm_Pipeline_l_j13</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>156</ID>
                            <BindInstances>add_ln258_fu_154_p2 add_ln260_fu_164_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>mean_U mean2_U var_U add_ln231_fu_208_p2 sub_ln233_fu_248_p2 add_ln257_fu_264_p2 sub_ln260_fu_299_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Bert_layer_Pipeline_l_bias_i16_l_j15_fu_374</InstName>
                    <ModuleName>Bert_layer_Pipeline_l_bias_i16_l_j15</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>374</ID>
                    <BindInstances>add_ln298_1_fu_124_p2 add_ln298_fu_136_p2 add_ln299_fu_164_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Bert_layer_Pipeline_VITIS_LOOP_334_1_VITIS_LOOP_335_2_fu_381</InstName>
                    <ModuleName>Bert_layer_Pipeline_VITIS_LOOP_334_1_VITIS_LOOP_335_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>381</ID>
                    <BindInstances>add_ln334_1_fu_98_p2 add_ln334_fu_110_p2 add_ln335_fu_174_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Bert_layer_Pipeline_l_S_k_0_k4_fu_386</InstName>
                    <ModuleName>Bert_layer_Pipeline_l_S_k_0_k4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>386</ID>
                    <BindInstances>add_ln288_fu_156_p2 add_ln290_fu_170_p2 add_ln289_fu_181_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Bert_layer_Pipeline_l_S_i_j_0_i17_l_j16_fu_398</InstName>
                    <ModuleName>Bert_layer_Pipeline_l_S_i_j_0_i17_l_j16</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>398</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_pow_generic_double_s_fu_128</InstName>
                            <ModuleName>pow_generic_double_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>128</ID>
                            <BindInstances>b_exp_fu_636_p2 b_exp_1_fu_713_p2 mul_12s_80ns_90_5_1_U248 mul_54s_6ns_54_5_1_U240 mul_71ns_4ns_75_5_1_U241 mul_73ns_6ns_79_5_1_U242 mul_83ns_6ns_89_5_1_U243 mul_92ns_6ns_98_5_1_U244 mul_87ns_6ns_93_5_1_U245 mul_82ns_6ns_88_5_1_U246 mul_77ns_6ns_83_5_1_U247 add_ln813_fu_1520_p2 add_ln813_1_fu_1525_p2 add_ln813_4_fu_1490_p2 mul_40ns_40ns_80_2_1_U249 ret_V_fu_1587_p2 mul_77s_54ns_130_5_1_U250 mul_77s_55ns_130_5_1_U251 mac_muladd_16s_15ns_19s_31_4_1_U256 mac_muladd_16s_15ns_19s_31_4_1_U256 ret_V_18_fu_1746_p2 mul_13s_71s_71_5_1_U252 m_diff_V_fu_1787_p2 ret_V_33_fu_1862_p2 mul_43ns_36ns_79_3_1_U253 add_ln813_7_fu_1909_p2 exp_Z2P_m_1_V_fu_1918_p2 mul_49ns_44ns_93_5_1_U254 add_ln813_9_fu_1986_p2 exp_Z1P_m_1_l_V_fu_1995_p2 ret_V_35_fu_2033_p2 mul_50ns_50ns_100_5_1_U255 ret_V_23_fu_2076_p2 add_ln1347_1_fu_2082_p2 add_ln1347_2_fu_2088_p2 r_exp_V_fu_2102_p2 out_exp_V_fu_2201_p2 pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_U pow_reduce_anonymous_namespace_log0_lut_table_array_V_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V_U pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_U pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_U pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_generic_tanh_float_s_fu_157</InstName>
                            <ModuleName>generic_tanh_float_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>157</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_exp_generic_double_s_fu_89</InstName>
                                    <ModuleName>exp_generic_double_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>89</ID>
                                    <BindInstances>m_exp_fu_301_p2 e_frac_V_1_fu_323_p2 sub_ln1512_fu_345_p2 mac_muladd_16s_15ns_19s_31_4_1_U291 mac_muladd_16s_15ns_19s_31_4_1_U291 ret_V_fu_511_p2 mul_13s_71s_71_5_1_U287 m_diff_V_fu_559_p2 ret_V_44_fu_635_p2 mul_43ns_36ns_79_3_1_U288 add_ln813_fu_682_p2 exp_Z2P_m_1_V_fu_691_p2 mul_49ns_44ns_93_5_1_U289 add_ln813_12_fu_759_p2 exp_Z1P_m_1_l_V_fu_768_p2 ret_V_46_fu_806_p2 mul_50ns_50ns_100_5_1_U290 ret_V_41_fu_849_p2 add_ln1347_3_fu_855_p2 add_ln1347_4_fu_861_p2 r_exp_V_fu_875_p2 out_exp_V_fu_978_p2 table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_U table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_U table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_U</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>fsub_32ns_32ns_32_5_full_dsp_1_U294 fadd_32ns_32ns_32_5_full_dsp_1_x_U295 dadd_64ns_64ns_64_7_full_dsp_1_x_U303 fadd_32ns_32ns_32_5_full_dsp_1_x_U296 fdiv_32ns_32ns_32_16_no_dsp_1_x_U299 fsub_32ns_32ns_32_5_full_dsp_1_U297 fdiv_32ns_32ns_32_16_no_dsp_1_x_U299 fadd_32ns_32ns_32_5_full_dsp_1_x_U293 fmul_32ns_32ns_32_4_max_dsp_1_x_U298</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln312_1_fu_238_p2 add_ln312_fu_250_p2 dmul_64ns_64ns_64_7_max_dsp_1_U323 dmul_64ns_64ns_64_7_max_dsp_1_U324 add_ln313_fu_314_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Bert_layer_Pipeline_l_bias_i19_l_j18_fu_434</InstName>
                    <ModuleName>Bert_layer_Pipeline_l_bias_i19_l_j18</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>434</ID>
                    <BindInstances>add_ln351_1_fu_124_p2 add_ln351_fu_136_p2 add_ln352_fu_164_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Bert_layer_Pipeline_l_S_k_0_k5_fu_441</InstName>
                    <ModuleName>Bert_layer_Pipeline_l_S_k_0_k5</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>441</ID>
                    <BindInstances>add_ln341_fu_156_p2 add_ln343_fu_170_p2 add_ln342_fu_181_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Bert_layer_Pipeline_l_S_i_j_0_i11_l_j117_fu_453</InstName>
                    <ModuleName>Bert_layer_Pipeline_l_S_i_j_0_i11_l_j117</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>453</ID>
                    <BindInstances>add_ln206_fu_129_p2 add_ln206_1_fu_141_p2 add_ln207_fu_205_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Layer_norm_1_fu_460</InstName>
                    <ModuleName>Layer_norm_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>460</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_Layer_norm_1_Pipeline_VITIS_LOOP_223_1_fu_125</InstName>
                            <ModuleName>Layer_norm_1_Pipeline_VITIS_LOOP_223_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>125</ID>
                            <BindInstances>add_ln223_fu_62_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Layer_norm_1_Pipeline_VITIS_LOOP_227_2_fu_131</InstName>
                            <ModuleName>Layer_norm_1_Pipeline_VITIS_LOOP_227_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>131</ID>
                            <BindInstances>add_ln227_fu_62_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Layer_norm_1_Pipeline_l_mean_var_i13_fu_137</InstName>
                            <ModuleName>Layer_norm_1_Pipeline_l_mean_var_i13</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>137</ID>
                            <BindInstances>add_ln244_fu_117_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Layer_norm_1_Pipeline_l_j12_fu_144</InstName>
                            <ModuleName>Layer_norm_1_Pipeline_l_j12</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>144</ID>
                            <BindInstances>add_ln232_fu_163_p2 add_ln233_fu_173_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Layer_norm_1_Pipeline_l_j13_fu_156</InstName>
                            <ModuleName>Layer_norm_1_Pipeline_l_j13</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>156</ID>
                            <BindInstances>add_ln258_fu_154_p2 add_ln260_fu_164_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>mean_U mean2_U var_U add_ln231_fu_208_p2 sub_ln233_fu_248_p2 add_ln257_fu_264_p2 sub_ln260_fu_299_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>fdiv_32ns_32ns_32_16_no_dsp_1_U392 v221_U faddfsub_32ns_32ns_32_5_full_dsp_1_U387 v223_U fdiv_32ns_32ns_32_16_no_dsp_1_U391 v225_U faddfsub_32ns_32ns_32_5_full_dsp_1_U387 v227_U fdiv_32ns_32ns_32_16_no_dsp_1_U392 v229_U faddfsub_32ns_32ns_32_5_full_dsp_1_U387 add_ln179_1_fu_495_p2 fdiv_32ns_32ns_32_16_no_dsp_1_U391 fmul_32ns_32ns_32_4_max_dsp_1_U390 sub_ln183_fu_627_p2 empty_374_fu_598_p2 add_ln180_fu_535_p2 add_ln286_1_fu_642_p2 add_ln286_fu_654_p2 sub_ln289_fu_740_p2 sub_ln290_fu_791_p2 add_ln287_fu_682_p2 add_ln339_1_fu_806_p2 add_ln339_fu_818_p2 sub_ln342_fu_885_p2 sub_ln343_fu_940_p2 add_ln340_fu_846_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2</Name>
            <Loops>
                <VITIS_LOOP_22_1_VITIS_LOOP_23_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.639</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9218</Best-caseLatency>
                    <Average-caseLatency>9218</Average-caseLatency>
                    <Worst-caseLatency>9218</Worst-caseLatency>
                    <Best-caseRealTimeLatency>92.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>92.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>92.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9218</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_22_1_VITIS_LOOP_23_2>
                        <Name>VITIS_LOOP_22_1_VITIS_LOOP_23_2</Name>
                        <TripCount>9216</TripCount>
                        <Latency>9216</Latency>
                        <AbsoluteTimeLatency>92.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_22_1_VITIS_LOOP_23_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>45</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>182</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_22_1_VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_1_fu_98_p2" SOURCE="kernel.cpp:22" URAM="0" VARIABLE="add_ln22_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_22_1_VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_110_p2" SOURCE="kernel.cpp:22" URAM="0" VARIABLE="add_ln22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_22_1_VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_fu_174_p2" SOURCE="kernel.cpp:23" URAM="0" VARIABLE="add_ln23"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Linear_layer_qkv_Pipeline_l_S_k_0_k</Name>
            <Loops>
                <l_S_k_0_k/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3848</Best-caseLatency>
                    <Average-caseLatency>3848</Average-caseLatency>
                    <Worst-caseLatency>3848</Worst-caseLatency>
                    <Best-caseRealTimeLatency>38.480 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>38.480 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>38.480 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3848</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_S_k_0_k>
                        <Name>l_S_k_0_k</Name>
                        <TripCount>768</TripCount>
                        <Latency>3846</Latency>
                        <AbsoluteTimeLatency>38.460 us</AbsoluteTimeLatency>
                        <PipelineII>5</PipelineII>
                        <PipelineDepth>12</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </l_S_k_0_k>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>3</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>478</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>578</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_S_k_0_k" OPTYPE="add" PRAGMA="" RTLNAME="add_ln29_fu_154_p2" SOURCE="kernel.cpp:29" URAM="0" VARIABLE="add_ln29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_S_k_0_k" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_fu_168_p2" SOURCE="kernel.cpp:30" URAM="0" VARIABLE="add_ln30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_S_k_0_k" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_fu_179_p2" SOURCE="kernel.cpp:31" URAM="0" VARIABLE="add_ln31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="l_S_k_0_k" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3" SOURCE="kernel.cpp:32" URAM="0" VARIABLE="v11"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Linear_layer_qkv_Pipeline_l_bias_i1_l_j1</Name>
            <Loops>
                <l_bias_i1_l_j1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9225</Best-caseLatency>
                    <Average-caseLatency>9225</Average-caseLatency>
                    <Worst-caseLatency>9225</Worst-caseLatency>
                    <Best-caseRealTimeLatency>92.250 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>92.250 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>92.250 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9225</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_bias_i1_l_j1>
                        <Name>l_bias_i1_l_j1</Name>
                        <TripCount>9216</TripCount>
                        <Latency>9223</Latency>
                        <AbsoluteTimeLatency>92.230 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>9</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </l_bias_i1_l_j1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>233</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>214</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_bias_i1_l_j1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_1_fu_124_p2" SOURCE="kernel.cpp:39" URAM="0" VARIABLE="add_ln39_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_bias_i1_l_j1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_fu_136_p2" SOURCE="kernel.cpp:39" URAM="0" VARIABLE="add_ln39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_bias_i1_l_j1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_164_p2" SOURCE="kernel.cpp:40" URAM="0" VARIABLE="add_ln40"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Linear_layer_qkv</Name>
            <Loops>
                <l_gemm_i_l_j/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>35527694</Best-caseLatency>
                    <Average-caseLatency>35527694</Average-caseLatency>
                    <Worst-caseLatency>35527694</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.355 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.355 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.355 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>35527694</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_gemm_i_l_j>
                        <Name>l_gemm_i_l_j</Name>
                        <TripCount>9216</TripCount>
                        <Latency>35509248</Latency>
                        <AbsoluteTimeLatency>0.355 sec</AbsoluteTimeLatency>
                        <IterationLatency>3853</IterationLatency>
                        <PipelineDepth>3853</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_fu_103</Instance>
                        </InstanceList>
                    </l_gemm_i_l_j>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>5</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>1078</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>1721</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i_l_j" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_1_fu_141_p2" SOURCE="kernel.cpp:27" URAM="0" VARIABLE="add_ln27_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i_l_j" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_fu_153_p2" SOURCE="kernel.cpp:27" URAM="0" VARIABLE="add_ln27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i_l_j" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln30_fu_220_p2" SOURCE="kernel.cpp:30" URAM="0" VARIABLE="sub_ln30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i_l_j" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln31_fu_258_p2" SOURCE="kernel.cpp:31" URAM="0" VARIABLE="sub_ln31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i_l_j" OPTYPE="add" PRAGMA="" RTLNAME="empty_368_fu_229_p2" SOURCE="kernel.cpp:30" URAM="0" VARIABLE="empty_368"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i_l_j" OPTYPE="add" PRAGMA="" RTLNAME="add_ln28_fu_181_p2" SOURCE="kernel.cpp:28" URAM="0" VARIABLE="add_ln28"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Self_attention_Pipeline_l_mh_separate_i7_l_j7</Name>
            <Loops>
                <l_mh_separate_i7_l_j7/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.098</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>771</Best-caseLatency>
                    <Average-caseLatency>771</Average-caseLatency>
                    <Worst-caseLatency>771</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.710 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.710 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.710 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>771</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_mh_separate_i7_l_j7>
                        <Name>l_mh_separate_i7_l_j7</Name>
                        <TripCount>768</TripCount>
                        <Latency>769</Latency>
                        <AbsoluteTimeLatency>7.690 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </l_mh_separate_i7_l_j7>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>57</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>201</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_mh_separate_i7_l_j7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln143_1_fu_187_p2" SOURCE="kernel.cpp:143" URAM="0" VARIABLE="add_ln143_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_mh_separate_i7_l_j7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln143_fu_199_p2" SOURCE="kernel.cpp:143" URAM="0" VARIABLE="add_ln143"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_mh_separate_i7_l_j7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln146_fu_289_p2" SOURCE="kernel.cpp:146" URAM="0" VARIABLE="add_ln146"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_mh_separate_i7_l_j7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln145_fu_231_p2" SOURCE="kernel.cpp:145" URAM="0" VARIABLE="add_ln145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_mh_separate_i7_l_j7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln144_fu_237_p2" SOURCE="kernel.cpp:144" URAM="0" VARIABLE="add_ln144"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Self_attention_Pipeline_VITIS_LOOP_54_1_VITIS_LOOP_55_2</Name>
            <Loops>
                <VITIS_LOOP_54_1_VITIS_LOOP_55_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.923</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>146</Best-caseLatency>
                    <Average-caseLatency>146</Average-caseLatency>
                    <Worst-caseLatency>146</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.460 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.460 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.460 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>146</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_54_1_VITIS_LOOP_55_2>
                        <Name>VITIS_LOOP_54_1_VITIS_LOOP_55_2</Name>
                        <TripCount>144</TripCount>
                        <Latency>144</Latency>
                        <AbsoluteTimeLatency>1.440 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_54_1_VITIS_LOOP_55_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>27</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>159</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1_VITIS_LOOP_55_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_1_fu_94_p2" SOURCE="kernel.cpp:54" URAM="0" VARIABLE="add_ln54_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1_VITIS_LOOP_55_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_106_p2" SOURCE="kernel.cpp:54" URAM="0" VARIABLE="add_ln54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1_VITIS_LOOP_55_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_fu_134_p2" SOURCE="kernel.cpp:55" URAM="0" VARIABLE="add_ln55"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Self_attention_Pipeline_l_gemm_i2_l_j2</Name>
            <Loops>
                <l_gemm_i2_l_j2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>900</Best-caseLatency>
                    <Average-caseLatency>900</Average-caseLatency>
                    <Worst-caseLatency>900</Worst-caseLatency>
                    <Best-caseRealTimeLatency>9.000 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>9.000 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>9.000 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>900</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_gemm_i2_l_j2>
                        <Name>l_gemm_i2_l_j2</Name>
                        <TripCount>144</TripCount>
                        <Latency>898</Latency>
                        <AbsoluteTimeLatency>8.980 us</AbsoluteTimeLatency>
                        <PipelineII>4</PipelineII>
                        <PipelineDepth>327</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </l_gemm_i2_l_j2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>20</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>9</UTIL_DSP>
                    <FF>13989</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>13</UTIL_FF>
                    <LUT>10352</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>19</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i2_l_j2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_1_fu_1614_p2" SOURCE="kernel.cpp:59" URAM="0" VARIABLE="add_ln59_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i2_l_j2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_fu_1623_p2" SOURCE="kernel.cpp:59" URAM="0" VARIABLE="add_ln59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="l_gemm_i2_l_j2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U57" SOURCE="kernel.cpp:64" URAM="0" VARIABLE="v29_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="l_gemm_i2_l_j2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U58" SOURCE="kernel.cpp:64" URAM="0" VARIABLE="v29_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="l_gemm_i2_l_j2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U59" SOURCE="kernel.cpp:64" URAM="0" VARIABLE="v29_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="l_gemm_i2_l_j2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U60" SOURCE="kernel.cpp:64" URAM="0" VARIABLE="v29_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="l_gemm_i2_l_j2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U57" SOURCE="kernel.cpp:64" URAM="0" VARIABLE="v29_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="l_gemm_i2_l_j2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U58" SOURCE="kernel.cpp:64" URAM="0" VARIABLE="v29_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="l_gemm_i2_l_j2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U59" SOURCE="kernel.cpp:64" URAM="0" VARIABLE="v29_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="l_gemm_i2_l_j2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U60" SOURCE="kernel.cpp:64" URAM="0" VARIABLE="v29_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="l_gemm_i2_l_j2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U57" SOURCE="kernel.cpp:64" URAM="0" VARIABLE="v29_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="l_gemm_i2_l_j2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U58" SOURCE="kernel.cpp:64" URAM="0" VARIABLE="v29_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="l_gemm_i2_l_j2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U59" SOURCE="kernel.cpp:64" URAM="0" VARIABLE="v29_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="l_gemm_i2_l_j2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U60" SOURCE="kernel.cpp:64" URAM="0" VARIABLE="v29_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="l_gemm_i2_l_j2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U41" SOURCE="kernel.cpp:66" URAM="0" VARIABLE="v31_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="l_gemm_i2_l_j2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U41" SOURCE="kernel.cpp:66" URAM="0" VARIABLE="v31_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="l_gemm_i2_l_j2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U41" SOURCE="kernel.cpp:66" URAM="0" VARIABLE="v31_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="l_gemm_i2_l_j2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U41" SOURCE="kernel.cpp:66" URAM="0" VARIABLE="v31_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="l_gemm_i2_l_j2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U42" SOURCE="kernel.cpp:66" URAM="0" VARIABLE="v31_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="l_gemm_i2_l_j2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U42" SOURCE="kernel.cpp:66" URAM="0" VARIABLE="v31_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="l_gemm_i2_l_j2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U42" SOURCE="kernel.cpp:66" URAM="0" VARIABLE="v31_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="l_gemm_i2_l_j2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U42" SOURCE="kernel.cpp:66" URAM="0" VARIABLE="v31_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="l_gemm_i2_l_j2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U43" SOURCE="kernel.cpp:66" URAM="0" VARIABLE="v31_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="l_gemm_i2_l_j2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U43" SOURCE="kernel.cpp:66" URAM="0" VARIABLE="v31_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="l_gemm_i2_l_j2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U43" SOURCE="kernel.cpp:66" URAM="0" VARIABLE="v31_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="l_gemm_i2_l_j2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U43" SOURCE="kernel.cpp:66" URAM="0" VARIABLE="v31_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="l_gemm_i2_l_j2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U57" SOURCE="kernel.cpp:64" URAM="0" VARIABLE="v29_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="l_gemm_i2_l_j2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U44" SOURCE="kernel.cpp:66" URAM="0" VARIABLE="v31_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="l_gemm_i2_l_j2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U58" SOURCE="kernel.cpp:64" URAM="0" VARIABLE="v29_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="l_gemm_i2_l_j2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U44" SOURCE="kernel.cpp:66" URAM="0" VARIABLE="v31_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="l_gemm_i2_l_j2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U59" SOURCE="kernel.cpp:64" URAM="0" VARIABLE="v29_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="l_gemm_i2_l_j2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U44" SOURCE="kernel.cpp:66" URAM="0" VARIABLE="v31_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="l_gemm_i2_l_j2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U60" SOURCE="kernel.cpp:64" URAM="0" VARIABLE="v29_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="l_gemm_i2_l_j2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U44" SOURCE="kernel.cpp:66" URAM="0" VARIABLE="v31_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i2_l_j2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_fu_3095_p2" SOURCE="kernel.cpp:60" URAM="0" VARIABLE="add_ln60"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Self_attention_Pipeline_l_norm_i3_l_j3</Name>
            <Loops>
                <l_norm_i3_l_j3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.428</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>152</Best-caseLatency>
                    <Average-caseLatency>152</Average-caseLatency>
                    <Worst-caseLatency>152</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.520 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.520 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.520 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>152</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_norm_i3_l_j3>
                        <Name>l_norm_i3_l_j3</Name>
                        <TripCount>144</TripCount>
                        <Latency>150</Latency>
                        <AbsoluteTimeLatency>1.500 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>8</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </l_norm_i3_l_j3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>175</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>191</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_norm_i3_l_j3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_1_fu_102_p2" SOURCE="kernel.cpp:71" URAM="0" VARIABLE="add_ln71_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_norm_i3_l_j3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_fu_114_p2" SOURCE="kernel.cpp:71" URAM="0" VARIABLE="add_ln71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_norm_i3_l_j3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_fu_178_p2" SOURCE="kernel.cpp:72" URAM="0" VARIABLE="add_ln72"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Self_attention_Pipeline_VITIS_LOOP_85_1</Name>
            <Loops>
                <VITIS_LOOP_85_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.624</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>14</Best-caseLatency>
                    <Average-caseLatency>14</Average-caseLatency>
                    <Worst-caseLatency>14</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.140 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.140 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.140 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>14</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_85_1>
                        <Name>VITIS_LOOP_85_1</Name>
                        <TripCount>12</TripCount>
                        <Latency>12</Latency>
                        <AbsoluteTimeLatency>0.120 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_85_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_85_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_fu_62_p2" SOURCE="kernel.cpp:85" URAM="0" VARIABLE="add_ln85"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Self_attention_Pipeline_l_exp_sum_i4</Name>
            <Loops>
                <l_exp_sum_i4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>8.352</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>206</Best-caseLatency>
                    <Average-caseLatency>206</Average-caseLatency>
                    <Worst-caseLatency>206</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.060 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.060 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.060 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>206</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_exp_sum_i4>
                        <Name>l_exp_sum_i4</Name>
                        <TripCount>12</TripCount>
                        <Latency>204</Latency>
                        <AbsoluteTimeLatency>2.040 us</AbsoluteTimeLatency>
                        <PipelineII>12</PipelineII>
                        <PipelineDepth>73</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </l_exp_sum_i4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>7</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>3</UTIL_DSP>
                    <FF>2133</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>1929</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_exp_sum_i4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln88_fu_235_p2" SOURCE="kernel.cpp:88" URAM="0" VARIABLE="add_ln88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_exp_sum_i4" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln90_fu_266_p2" SOURCE="kernel.cpp:90" URAM="0" VARIABLE="sub_ln90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_exp_sum_i4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_fu_313_p2" SOURCE="kernel.cpp:90" URAM="0" VARIABLE="add_ln90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_exp_sum_i4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_1_fu_323_p2" SOURCE="kernel.cpp:90" URAM="0" VARIABLE="add_ln90_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_exp_sum_i4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_2_fu_333_p2" SOURCE="kernel.cpp:90" URAM="0" VARIABLE="add_ln90_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_exp_sum_i4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_3_fu_343_p2" SOURCE="kernel.cpp:90" URAM="0" VARIABLE="add_ln90_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_exp_sum_i4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_4_fu_353_p2" SOURCE="kernel.cpp:90" URAM="0" VARIABLE="add_ln90_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_exp_sum_i4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_5_fu_363_p2" SOURCE="kernel.cpp:90" URAM="0" VARIABLE="add_ln90_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_exp_sum_i4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_6_fu_373_p2" SOURCE="kernel.cpp:90" URAM="0" VARIABLE="add_ln90_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_exp_sum_i4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_7_fu_383_p2" SOURCE="kernel.cpp:90" URAM="0" VARIABLE="add_ln90_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="9" LOOP="l_exp_sum_i4" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_10_full_dsp_1_U68" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223" URAM="0" VARIABLE="v3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="9" LOOP="l_exp_sum_i4" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_10_full_dsp_1_U68" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223" URAM="0" VARIABLE="v43_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="9" LOOP="l_exp_sum_i4" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_10_full_dsp_1_U68" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223" URAM="0" VARIABLE="v43_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="9" LOOP="l_exp_sum_i4" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_10_full_dsp_1_U68" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223" URAM="0" VARIABLE="v43_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="9" LOOP="l_exp_sum_i4" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_10_full_dsp_1_U68" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223" URAM="0" VARIABLE="v43_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="9" LOOP="l_exp_sum_i4" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_10_full_dsp_1_U68" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223" URAM="0" VARIABLE="v43_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="9" LOOP="l_exp_sum_i4" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_10_full_dsp_1_U68" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223" URAM="0" VARIABLE="v43_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="9" LOOP="l_exp_sum_i4" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_10_full_dsp_1_U68" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223" URAM="0" VARIABLE="v43_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="9" LOOP="l_exp_sum_i4" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_10_full_dsp_1_U68" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223" URAM="0" VARIABLE="v43_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="9" LOOP="l_exp_sum_i4" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_10_full_dsp_1_U68" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223" URAM="0" VARIABLE="v43_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="9" LOOP="l_exp_sum_i4" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_10_full_dsp_1_U68" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223" URAM="0" VARIABLE="v43_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="9" LOOP="l_exp_sum_i4" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_10_full_dsp_1_U68" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223" URAM="0" VARIABLE="v43_10"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Self_attention_Pipeline_l_update_i5</Name>
            <Loops>
                <l_update_i5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.314</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>91</Best-caseLatency>
                    <Average-caseLatency>91</Average-caseLatency>
                    <Worst-caseLatency>91</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.910 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.910 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.910 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>91</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_update_i5>
                        <Name>l_update_i5</Name>
                        <TripCount>12</TripCount>
                        <Latency>89</Latency>
                        <AbsoluteTimeLatency>0.890 us</AbsoluteTimeLatency>
                        <PipelineII>6</PipelineII>
                        <PipelineDepth>24</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </l_update_i5>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>572</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>445</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_update_i5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_fu_402_p2" SOURCE="kernel.cpp:99" URAM="0" VARIABLE="add_ln99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_update_i5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln101_fu_433_p2" SOURCE="kernel.cpp:101" URAM="0" VARIABLE="sub_ln101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_update_i5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_fu_480_p2" SOURCE="kernel.cpp:101" URAM="0" VARIABLE="add_ln101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_update_i5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_1_fu_490_p2" SOURCE="kernel.cpp:101" URAM="0" VARIABLE="add_ln101_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_update_i5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_2_fu_500_p2" SOURCE="kernel.cpp:101" URAM="0" VARIABLE="add_ln101_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_update_i5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_3_fu_510_p2" SOURCE="kernel.cpp:101" URAM="0" VARIABLE="add_ln101_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_update_i5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_4_fu_520_p2" SOURCE="kernel.cpp:101" URAM="0" VARIABLE="add_ln101_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_update_i5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_5_fu_530_p2" SOURCE="kernel.cpp:101" URAM="0" VARIABLE="add_ln101_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_update_i5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_6_fu_540_p2" SOURCE="kernel.cpp:101" URAM="0" VARIABLE="add_ln101_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_update_i5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_7_fu_550_p2" SOURCE="kernel.cpp:101" URAM="0" VARIABLE="add_ln101_7"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Self_attention_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_115_2</Name>
            <Loops>
                <VITIS_LOOP_114_1_VITIS_LOOP_115_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.940</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>770</Best-caseLatency>
                    <Average-caseLatency>770</Average-caseLatency>
                    <Worst-caseLatency>770</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.700 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.700 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.700 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>770</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_114_1_VITIS_LOOP_115_2>
                        <Name>VITIS_LOOP_114_1_VITIS_LOOP_115_2</Name>
                        <TripCount>768</TripCount>
                        <Latency>768</Latency>
                        <AbsoluteTimeLatency>7.680 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_114_1_VITIS_LOOP_115_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>35</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>160</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_114_1_VITIS_LOOP_115_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_1_fu_96_p2" SOURCE="kernel.cpp:114" URAM="0" VARIABLE="add_ln114_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_114_1_VITIS_LOOP_115_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_fu_108_p2" SOURCE="kernel.cpp:114" URAM="0" VARIABLE="add_ln114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_114_1_VITIS_LOOP_115_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_fu_167_p2" SOURCE="kernel.cpp:116" URAM="0" VARIABLE="add_ln116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_114_1_VITIS_LOOP_115_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_fu_136_p2" SOURCE="kernel.cpp:115" URAM="0" VARIABLE="add_ln115"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Self_attention_Pipeline_l_gemm_i6_l_j6</Name>
            <Loops>
                <l_gemm_i6_l_j6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>835</Best-caseLatency>
                    <Average-caseLatency>835</Average-caseLatency>
                    <Worst-caseLatency>835</Worst-caseLatency>
                    <Best-caseRealTimeLatency>8.350 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>8.350 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>8.350 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>835</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_gemm_i6_l_j6>
                        <Name>l_gemm_i6_l_j6</Name>
                        <TripCount>768</TripCount>
                        <Latency>833</Latency>
                        <AbsoluteTimeLatency>8.330 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>67</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </l_gemm_i6_l_j6>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2714</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>722</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i6_l_j6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln119_1_fu_546_p2" SOURCE="kernel.cpp:119" URAM="0" VARIABLE="add_ln119_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i6_l_j6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln119_fu_558_p2" SOURCE="kernel.cpp:119" URAM="0" VARIABLE="add_ln119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i6_l_j6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln123_fu_687_p2" SOURCE="kernel.cpp:123" URAM="0" VARIABLE="add_ln123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i6_l_j6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln123_1_fu_698_p2" SOURCE="kernel.cpp:123" URAM="0" VARIABLE="add_ln123_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i6_l_j6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln123_2_fu_709_p2" SOURCE="kernel.cpp:123" URAM="0" VARIABLE="add_ln123_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i6_l_j6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln123_3_fu_720_p2" SOURCE="kernel.cpp:123" URAM="0" VARIABLE="add_ln123_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i6_l_j6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln123_4_fu_731_p2" SOURCE="kernel.cpp:123" URAM="0" VARIABLE="add_ln123_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i6_l_j6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln123_5_fu_742_p2" SOURCE="kernel.cpp:123" URAM="0" VARIABLE="add_ln123_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i6_l_j6" OPTYPE="add" PRAGMA="" RTLNAME="empty_364_fu_760_p2" SOURCE="kernel.cpp:119" URAM="0" VARIABLE="empty_364"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i6_l_j6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln120_fu_657_p2" SOURCE="kernel.cpp:120" URAM="0" VARIABLE="add_ln120"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Self_attention_Pipeline_l_mh_merge_i8_l_j8</Name>
            <Loops>
                <l_mh_merge_i8_l_j8/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.508</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>771</Best-caseLatency>
                    <Average-caseLatency>771</Average-caseLatency>
                    <Worst-caseLatency>771</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.710 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.710 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.710 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>771</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_mh_merge_i8_l_j8>
                        <Name>l_mh_merge_i8_l_j8</Name>
                        <TripCount>768</TripCount>
                        <Latency>769</Latency>
                        <AbsoluteTimeLatency>7.690 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </l_mh_merge_i8_l_j8>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>51</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>201</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_mh_merge_i8_l_j8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln159_1_fu_125_p2" SOURCE="kernel.cpp:159" URAM="0" VARIABLE="add_ln159_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_mh_merge_i8_l_j8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln159_fu_137_p2" SOURCE="kernel.cpp:159" URAM="0" VARIABLE="add_ln159"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_mh_merge_i8_l_j8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln161_fu_220_p2" SOURCE="kernel.cpp:161" URAM="0" VARIABLE="add_ln161"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_mh_merge_i8_l_j8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln162_fu_231_p2" SOURCE="kernel.cpp:162" URAM="0" VARIABLE="add_ln162"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_mh_merge_i8_l_j8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln160_fu_165_p2" SOURCE="kernel.cpp:160" URAM="0" VARIABLE="add_ln160"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Self_attention</Name>
            <Loops>
                <l_S_h_0_h/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>8.352</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>44881</Best-caseLatency>
                    <Average-caseLatency>44881</Average-caseLatency>
                    <Worst-caseLatency>44881</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.449 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.449 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.449 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>44881</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_S_h_0_h>
                        <Name>l_S_h_0_h</Name>
                        <TripCount>12</TripCount>
                        <Latency>44880</Latency>
                        <AbsoluteTimeLatency>0.449 ms</AbsoluteTimeLatency>
                        <IterationLatency>3740</IterationLatency>
                        <PipelineDepth>3740</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_126</Instance>
                            <Instance>grp_Self_attention_Pipeline_VITIS_LOOP_54_1_VITIS_LOOP_55_2_fu_140</Instance>
                            <Instance>grp_Self_attention_Pipeline_VITIS_LOOP_85_1_fu_145</Instance>
                            <Instance>grp_Self_attention_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_115_2_fu_150</Instance>
                            <Instance>grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155</Instance>
                            <Instance>grp_Self_attention_Pipeline_l_norm_i3_l_j3_fu_162</Instance>
                            <Instance>grp_Self_attention_Pipeline_l_exp_sum_i4_fu_167</Instance>
                            <Instance>grp_Self_attention_Pipeline_l_update_i5_fu_173</Instance>
                            <Instance>grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191</Instance>
                            <Instance>grp_Self_attention_Pipeline_l_mh_merge_i8_l_j8_fu_209</Instance>
                        </InstanceList>
                    </l_S_h_0_h>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>86</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>30</UTIL_BRAM>
                    <DSP>77</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>35</UTIL_DSP>
                    <FF>23720</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>22</UTIL_FF>
                    <LUT>24016</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>45</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="inp_sumRow_U" SOURCE="kernel.cpp:84" URAM="0" VARIABLE="inp_sumRow"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="Q_h_U" SOURCE="kernel.cpp:140" URAM="0" VARIABLE="Q_h"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="K_h_U" SOURCE="kernel.cpp:141" URAM="0" VARIABLE="K_h"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="V_h_U" SOURCE="kernel.cpp:142" URAM="0" VARIABLE="V_h"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="v78_U" SOURCE="kernel.cpp:153" URAM="0" VARIABLE="v78"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v79_0_U" SOURCE="kernel.cpp:155" URAM="0" VARIABLE="v79_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v79_1_U" SOURCE="kernel.cpp:155" URAM="0" VARIABLE="v79_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v79_2_U" SOURCE="kernel.cpp:155" URAM="0" VARIABLE="v79_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v79_3_U" SOURCE="kernel.cpp:155" URAM="0" VARIABLE="v79_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v79_4_U" SOURCE="kernel.cpp:155" URAM="0" VARIABLE="v79_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v79_5_U" SOURCE="kernel.cpp:155" URAM="0" VARIABLE="v79_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v79_6_U" SOURCE="kernel.cpp:155" URAM="0" VARIABLE="v79_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v79_7_U" SOURCE="kernel.cpp:155" URAM="0" VARIABLE="v79_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v79_8_U" SOURCE="kernel.cpp:155" URAM="0" VARIABLE="v79_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v79_9_U" SOURCE="kernel.cpp:155" URAM="0" VARIABLE="v79_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v79_10_U" SOURCE="kernel.cpp:155" URAM="0" VARIABLE="v79_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v79_11_U" SOURCE="kernel.cpp:155" URAM="0" VARIABLE="v79_11"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v80_U" SOURCE="kernel.cpp:157" URAM="0" VARIABLE="v80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_S_h_0_h" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_fu_231_p2" SOURCE="kernel.cpp:139" URAM="0" VARIABLE="add_ln139"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Bert_layer_Pipeline_VITIS_LOOP_174_1_VITIS_LOOP_175_2</Name>
            <Loops>
                <VITIS_LOOP_174_1_VITIS_LOOP_175_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.639</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9218</Best-caseLatency>
                    <Average-caseLatency>9218</Average-caseLatency>
                    <Worst-caseLatency>9218</Worst-caseLatency>
                    <Best-caseRealTimeLatency>92.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>92.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>92.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9218</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_174_1_VITIS_LOOP_175_2>
                        <Name>VITIS_LOOP_174_1_VITIS_LOOP_175_2</Name>
                        <TripCount>9216</TripCount>
                        <Latency>9216</Latency>
                        <AbsoluteTimeLatency>92.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_174_1_VITIS_LOOP_175_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>45</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>182</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_174_1_VITIS_LOOP_175_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln174_1_fu_98_p2" SOURCE="kernel.cpp:174" URAM="0" VARIABLE="add_ln174_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_174_1_VITIS_LOOP_175_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln174_fu_110_p2" SOURCE="kernel.cpp:174" URAM="0" VARIABLE="add_ln174"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_174_1_VITIS_LOOP_175_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln175_fu_174_p2" SOURCE="kernel.cpp:175" URAM="0" VARIABLE="add_ln175"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Bert_layer_Pipeline_l_S_k_0_k3</Name>
            <Loops>
                <l_S_k_0_k3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3848</Best-caseLatency>
                    <Average-caseLatency>3848</Average-caseLatency>
                    <Worst-caseLatency>3848</Worst-caseLatency>
                    <Best-caseRealTimeLatency>38.480 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>38.480 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>38.480 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3848</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_S_k_0_k3>
                        <Name>l_S_k_0_k3</Name>
                        <TripCount>768</TripCount>
                        <Latency>3846</Latency>
                        <AbsoluteTimeLatency>38.460 us</AbsoluteTimeLatency>
                        <PipelineII>5</PipelineII>
                        <PipelineDepth>12</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </l_S_k_0_k3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>335</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>257</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_S_k_0_k3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln181_fu_154_p2" SOURCE="kernel.cpp:181" URAM="0" VARIABLE="add_ln181"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_S_k_0_k3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln183_fu_168_p2" SOURCE="kernel.cpp:183" URAM="0" VARIABLE="add_ln183"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_S_k_0_k3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_fu_179_p2" SOURCE="kernel.cpp:182" URAM="0" VARIABLE="add_ln182"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Bert_layer_Pipeline_l_bias_i10_l_j10</Name>
            <Loops>
                <l_bias_i10_l_j10/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9225</Best-caseLatency>
                    <Average-caseLatency>9225</Average-caseLatency>
                    <Worst-caseLatency>9225</Worst-caseLatency>
                    <Best-caseRealTimeLatency>92.250 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>92.250 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>92.250 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9225</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_bias_i10_l_j10>
                        <Name>l_bias_i10_l_j10</Name>
                        <TripCount>9216</TripCount>
                        <Latency>9223</Latency>
                        <AbsoluteTimeLatency>92.230 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>9</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </l_bias_i10_l_j10>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>233</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>214</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_bias_i10_l_j10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln191_1_fu_124_p2" SOURCE="kernel.cpp:191" URAM="0" VARIABLE="add_ln191_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_bias_i10_l_j10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln191_fu_136_p2" SOURCE="kernel.cpp:191" URAM="0" VARIABLE="add_ln191"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_bias_i10_l_j10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln192_fu_164_p2" SOURCE="kernel.cpp:192" URAM="0" VARIABLE="add_ln192"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Bert_layer_Pipeline_l_S_i_j_0_i11_l_j11</Name>
            <Loops>
                <l_S_i_j_0_i11_l_j11/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9225</Best-caseLatency>
                    <Average-caseLatency>9225</Average-caseLatency>
                    <Worst-caseLatency>9225</Worst-caseLatency>
                    <Best-caseRealTimeLatency>92.250 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>92.250 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>92.250 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9225</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_S_i_j_0_i11_l_j11>
                        <Name>l_S_i_j_0_i11_l_j11</Name>
                        <TripCount>9216</TripCount>
                        <Latency>9223</Latency>
                        <AbsoluteTimeLatency>92.230 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>9</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </l_S_i_j_0_i11_l_j11>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>233</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>214</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_S_i_j_0_i11_l_j11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln206_2_fu_135_p2" SOURCE="kernel.cpp:206" URAM="0" VARIABLE="add_ln206_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_S_i_j_0_i11_l_j11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln206_fu_147_p2" SOURCE="kernel.cpp:206" URAM="0" VARIABLE="add_ln206"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_S_i_j_0_i11_l_j11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln207_fu_211_p2" SOURCE="kernel.cpp:207" URAM="0" VARIABLE="add_ln207"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Layer_norm_Pipeline_VITIS_LOOP_223_1</Name>
            <Loops>
                <VITIS_LOOP_223_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.624</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>14</Best-caseLatency>
                    <Average-caseLatency>14</Average-caseLatency>
                    <Worst-caseLatency>14</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.140 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.140 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.140 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>14</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_223_1>
                        <Name>VITIS_LOOP_223_1</Name>
                        <TripCount>12</TripCount>
                        <Latency>12</Latency>
                        <AbsoluteTimeLatency>0.120 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_223_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_223_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln223_fu_62_p2" SOURCE="kernel.cpp:223" URAM="0" VARIABLE="add_ln223"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Layer_norm_Pipeline_VITIS_LOOP_227_2</Name>
            <Loops>
                <VITIS_LOOP_227_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.624</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>14</Best-caseLatency>
                    <Average-caseLatency>14</Average-caseLatency>
                    <Worst-caseLatency>14</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.140 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.140 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.140 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>14</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_227_2>
                        <Name>VITIS_LOOP_227_2</Name>
                        <TripCount>12</TripCount>
                        <Latency>12</Latency>
                        <AbsoluteTimeLatency>0.120 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_227_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_227_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln227_fu_62_p2" SOURCE="kernel.cpp:227" URAM="0" VARIABLE="add_ln227"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Layer_norm_Pipeline_l_j12</Name>
            <Loops>
                <l_j12/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3848</Best-caseLatency>
                    <Average-caseLatency>3848</Average-caseLatency>
                    <Worst-caseLatency>3848</Worst-caseLatency>
                    <Best-caseRealTimeLatency>38.480 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>38.480 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>38.480 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3848</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_j12>
                        <Name>l_j12</Name>
                        <TripCount>768</TripCount>
                        <Latency>3846</Latency>
                        <AbsoluteTimeLatency>38.460 us</AbsoluteTimeLatency>
                        <PipelineII>5</PipelineII>
                        <PipelineDepth>12</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </l_j12>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>333</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>276</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_j12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_fu_163_p2" SOURCE="kernel.cpp:232" URAM="0" VARIABLE="add_ln232"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_j12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_fu_173_p2" SOURCE="kernel.cpp:233" URAM="0" VARIABLE="add_ln233"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Layer_norm_Pipeline_l_mean_var_i13</Name>
            <Loops>
                <l_mean_var_i13/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>40</Best-caseLatency>
                    <Average-caseLatency>40</Average-caseLatency>
                    <Worst-caseLatency>40</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.400 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.400 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.400 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>40</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_mean_var_i13>
                        <Name>l_mean_var_i13</Name>
                        <TripCount>12</TripCount>
                        <Latency>38</Latency>
                        <AbsoluteTimeLatency>0.380 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>28</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </l_mean_var_i13>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>519</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>188</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_mean_var_i13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln244_fu_117_p2" SOURCE="kernel.cpp:244" URAM="0" VARIABLE="add_ln244"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Layer_norm_Pipeline_l_j13</Name>
            <Loops>
                <l_j13/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>801</Best-caseLatency>
                    <Average-caseLatency>801</Average-caseLatency>
                    <Worst-caseLatency>801</Worst-caseLatency>
                    <Best-caseRealTimeLatency>8.010 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>8.010 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>8.010 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>801</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_j13>
                        <Name>l_j13</Name>
                        <TripCount>768</TripCount>
                        <Latency>799</Latency>
                        <AbsoluteTimeLatency>7.990 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>33</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </l_j13>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>525</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>175</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_j13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln258_fu_154_p2" SOURCE="kernel.cpp:258" URAM="0" VARIABLE="add_ln258"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_j13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln260_fu_164_p2" SOURCE="kernel.cpp:260" URAM="0" VARIABLE="add_ln260"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Layer_norm</Name>
            <Loops>
                <l_sum_i12/>
                <l_norm_i14/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.297</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>56254</Best-caseLatency>
                    <Average-caseLatency>56254</Average-caseLatency>
                    <Worst-caseLatency>56254</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>56254</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_sum_i12>
                        <Name>l_sum_i12</Name>
                        <TripCount>12</TripCount>
                        <Latency>46224</Latency>
                        <AbsoluteTimeLatency>0.462 ms</AbsoluteTimeLatency>
                        <IterationLatency>3852</IterationLatency>
                        <PipelineDepth>3852</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_Layer_norm_Pipeline_l_j12_fu_144</Instance>
                        </InstanceList>
                    </l_sum_i12>
                    <l_norm_i14>
                        <Name>l_norm_i14</Name>
                        <TripCount>12</TripCount>
                        <Latency>9972</Latency>
                        <AbsoluteTimeLatency>99.720 us</AbsoluteTimeLatency>
                        <IterationLatency>831</IterationLatency>
                        <PipelineDepth>831</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_Layer_norm_Pipeline_l_j13_fu_156</Instance>
                        </InstanceList>
                    </l_norm_i14>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>1875</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>1490</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="mean_U" SOURCE="kernel.cpp:222" URAM="0" VARIABLE="mean"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="mean2_U" SOURCE="kernel.cpp:226" URAM="0" VARIABLE="mean2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="var_U" SOURCE="kernel.cpp:230" URAM="0" VARIABLE="var"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_sum_i12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_fu_208_p2" SOURCE="kernel.cpp:231" URAM="0" VARIABLE="add_ln231"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_sum_i12" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln233_fu_248_p2" SOURCE="kernel.cpp:233" URAM="0" VARIABLE="sub_ln233"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_norm_i14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln257_fu_264_p2" SOURCE="kernel.cpp:257" URAM="0" VARIABLE="add_ln257"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_norm_i14" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln260_fu_299_p2" SOURCE="kernel.cpp:260" URAM="0" VARIABLE="sub_ln260"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Bert_layer_Pipeline_VITIS_LOOP_281_1_VITIS_LOOP_282_2</Name>
            <Loops>
                <VITIS_LOOP_281_1_VITIS_LOOP_282_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.917</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>36866</Best-caseLatency>
                    <Average-caseLatency>36866</Average-caseLatency>
                    <Worst-caseLatency>36866</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.369 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.369 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.369 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>36866</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_281_1_VITIS_LOOP_282_2>
                        <Name>VITIS_LOOP_281_1_VITIS_LOOP_282_2</Name>
                        <TripCount>36864</TripCount>
                        <Latency>36864</Latency>
                        <AbsoluteTimeLatency>0.369 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_281_1_VITIS_LOOP_282_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>51</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>195</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_281_1_VITIS_LOOP_282_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln281_1_fu_98_p2" SOURCE="kernel.cpp:281" URAM="0" VARIABLE="add_ln281_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_281_1_VITIS_LOOP_282_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln281_fu_110_p2" SOURCE="kernel.cpp:281" URAM="0" VARIABLE="add_ln281"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_281_1_VITIS_LOOP_282_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln282_fu_174_p2" SOURCE="kernel.cpp:282" URAM="0" VARIABLE="add_ln282"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Bert_layer_Pipeline_l_S_k_0_k4</Name>
            <Loops>
                <l_S_k_0_k4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3848</Best-caseLatency>
                    <Average-caseLatency>3848</Average-caseLatency>
                    <Worst-caseLatency>3848</Worst-caseLatency>
                    <Best-caseRealTimeLatency>38.480 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>38.480 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>38.480 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3848</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_S_k_0_k4>
                        <Name>l_S_k_0_k4</Name>
                        <TripCount>768</TripCount>
                        <Latency>3846</Latency>
                        <AbsoluteTimeLatency>38.460 us</AbsoluteTimeLatency>
                        <PipelineII>5</PipelineII>
                        <PipelineDepth>12</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </l_S_k_0_k4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>337</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>259</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_S_k_0_k4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln288_fu_156_p2" SOURCE="kernel.cpp:288" URAM="0" VARIABLE="add_ln288"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_S_k_0_k4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln290_fu_170_p2" SOURCE="kernel.cpp:290" URAM="0" VARIABLE="add_ln290"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_S_k_0_k4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln289_fu_181_p2" SOURCE="kernel.cpp:289" URAM="0" VARIABLE="add_ln289"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Bert_layer_Pipeline_l_bias_i16_l_j15</Name>
            <Loops>
                <l_bias_i16_l_j15/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>36873</Best-caseLatency>
                    <Average-caseLatency>36873</Average-caseLatency>
                    <Worst-caseLatency>36873</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.369 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.369 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.369 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>36873</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_bias_i16_l_j15>
                        <Name>l_bias_i16_l_j15</Name>
                        <TripCount>36864</TripCount>
                        <Latency>36871</Latency>
                        <AbsoluteTimeLatency>0.369 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>9</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </l_bias_i16_l_j15>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>241</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_bias_i16_l_j15" OPTYPE="add" PRAGMA="" RTLNAME="add_ln298_1_fu_124_p2" SOURCE="kernel.cpp:298" URAM="0" VARIABLE="add_ln298_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_bias_i16_l_j15" OPTYPE="add" PRAGMA="" RTLNAME="add_ln298_fu_136_p2" SOURCE="kernel.cpp:298" URAM="0" VARIABLE="add_ln298"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_bias_i16_l_j15" OPTYPE="add" PRAGMA="" RTLNAME="add_ln299_fu_164_p2" SOURCE="kernel.cpp:299" URAM="0" VARIABLE="add_ln299"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>pow_generic_double_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>7.421</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>85</Best-caseLatency>
                    <Average-caseLatency>85</Average-caseLatency>
                    <Worst-caseLatency>85</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.850 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.850 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.850 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>86</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>30</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>10</UTIL_BRAM>
                    <DSP>63</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>28</UTIL_DSP>
                    <FF>14035</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>13</UTIL_FF>
                    <LUT>9091</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>17</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="b_exp_fu_636_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:515" URAM="0" VARIABLE="b_exp"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="b_exp_1_fu_713_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:515" URAM="0" VARIABLE="b_exp_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_12s_80ns_90_5_1_U248" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813" URAM="0" VARIABLE="Elog2_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_54s_6ns_54_5_1_U240" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:838" URAM="0" VARIABLE="mul_ln838"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_71ns_4ns_75_5_1_U241" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_73ns_6ns_79_5_1_U242" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_83ns_6ns_89_5_1_U243" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_92ns_6ns_98_5_1_U244" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_87ns_6ns_93_5_1_U245" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_82ns_6ns_88_5_1_U246" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_77ns_6ns_83_5_1_U247" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_fu_1520_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_1_fu_1525_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_4_fu_1490_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_40ns_40ns_80_2_1_U249" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_fu_1587_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1348" URAM="0" VARIABLE="ret_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="9" ID="" IMPL="auto" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_77s_54ns_130_5_1_U250" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813" URAM="0" VARIABLE="m_frac_l_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="9" ID="" IMPL="auto" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_77s_55ns_130_5_1_U251" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813" URAM="0" VARIABLE="r_V_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_19s_31_4_1_U256" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_19s_31_4_1_U256" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_18_fu_1746_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_int_base.h:455" URAM="0" VARIABLE="ret_V_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_13s_71s_71_5_1_U252" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="m_diff_V_fu_1787_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813" URAM="0" VARIABLE="m_diff_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_33_fu_1862_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="2" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_43ns_36ns_79_3_1_U253" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_7_fu_1909_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="exp_Z2P_m_1_V_fu_1918_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813" URAM="0" VARIABLE="exp_Z2P_m_1_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_49ns_44ns_93_5_1_U254" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_9_fu_1986_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="exp_Z1P_m_1_l_V_fu_1995_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813" URAM="0" VARIABLE="exp_Z1P_m_1_l_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_35_fu_2033_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_50ns_50ns_100_5_1_U255" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_23_fu_2076_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1347_1_fu_2082_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347" URAM="0" VARIABLE="add_ln1347_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1347_2_fu_2088_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347" URAM="0" VARIABLE="add_ln1347_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="r_exp_V_fu_2102_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_int.h:29" URAM="0" VARIABLE="r_exp_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="out_exp_V_fu_2201_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_int_base.h:186" URAM="0" VARIABLE="out_exp_V"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_U" SOURCE="" URAM="0" VARIABLE="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="pow_reduce_anonymous_namespace_log0_lut_table_array_V_U" SOURCE="" URAM="0" VARIABLE="pow_reduce_anonymous_namespace_log0_lut_table_array_V"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V_U" SOURCE="" URAM="0" VARIABLE="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V_U" SOURCE="" URAM="0" VARIABLE="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V_U" SOURCE="" URAM="0" VARIABLE="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V_U" SOURCE="" URAM="0" VARIABLE="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V_U" SOURCE="" URAM="0" VARIABLE="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V_U" SOURCE="" URAM="0" VARIABLE="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V_U" SOURCE="" URAM="0" VARIABLE="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_U" SOURCE="" URAM="0" VARIABLE="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_2p" PRAGMA="" RTLNAME="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_U" SOURCE="" URAM="0" VARIABLE="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_U" SOURCE="" URAM="0" VARIABLE="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>exp_generic_double_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>7.080</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>28</Best-caseLatency>
                    <Average-caseLatency>28</Average-caseLatency>
                    <Worst-caseLatency>28</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.280 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.280 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.280 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>29</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>5</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>1</UTIL_BRAM>
                    <DSP>16</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>7</UTIL_DSP>
                    <FF>3668</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>3</UTIL_FF>
                    <LUT>3506</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>6</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="m_exp_fu_301_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:515" URAM="0" VARIABLE="m_exp"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="e_frac_V_1_fu_323_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813" URAM="0" VARIABLE="e_frac_V_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1512_fu_345_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1512" URAM="0" VARIABLE="sub_ln1512"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_19s_31_4_1_U291" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_19s_31_4_1_U291" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_fu_511_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_int_base.h:455" URAM="0" VARIABLE="ret_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_13s_71s_71_5_1_U287" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="m_diff_V_fu_559_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813" URAM="0" VARIABLE="m_diff_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_44_fu_635_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="2" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_43ns_36ns_79_3_1_U288" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_fu_682_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="exp_Z2P_m_1_V_fu_691_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813" URAM="0" VARIABLE="exp_Z2P_m_1_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_49ns_44ns_93_5_1_U289" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_12_fu_759_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="exp_Z1P_m_1_l_V_fu_768_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813" URAM="0" VARIABLE="exp_Z1P_m_1_l_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_46_fu_806_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_50ns_50ns_100_5_1_U290" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_41_fu_849_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1347_3_fu_855_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347" URAM="0" VARIABLE="add_ln1347_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1347_4_fu_861_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347" URAM="0" VARIABLE="add_ln1347_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="r_exp_V_fu_875_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_int.h:29" URAM="0" VARIABLE="r_exp_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="out_exp_V_fu_978_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_int_base.h:186" URAM="0" VARIABLE="out_exp_V"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_U" SOURCE="" URAM="0" VARIABLE="table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_2p" PRAGMA="" RTLNAME="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_U" SOURCE="" URAM="0" VARIABLE="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_U" SOURCE="" URAM="0" VARIABLE="table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>generic_tanh_float_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>7.297</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>72</Best-caseLatency>
                    <Average-caseLatency>72</Average-caseLatency>
                    <Worst-caseLatency>72</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.720 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.720 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.720 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>73</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>5</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>1</UTIL_BRAM>
                    <DSP>32</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>14</UTIL_DSP>
                    <FF>10579</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>9</UTIL_FF>
                    <LUT>7692</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>14</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_5_full_dsp_1_U294" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:84" URAM="0" VARIABLE="x"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_x_U295" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:87" URAM="0" VARIABLE="x_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_full_dsp_1_x_U303" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:12" URAM="0" VARIABLE="sub_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_x_U296" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100" URAM="0" VARIABLE="add2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="15" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_16_no_dsp_1_x_U299" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100" URAM="0" VARIABLE="div"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_5_full_dsp_1_U297" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100" URAM="0" VARIABLE="resultf_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="15" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_16_no_dsp_1_x_U299" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:95" URAM="0" VARIABLE="resultf_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_x_U293" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:78" URAM="0" VARIABLE="add"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_x_U298" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:78" URAM="0" VARIABLE="resultf"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Bert_layer_Pipeline_l_S_i_j_0_i17_l_j16</Name>
            <Loops>
                <l_S_i_j_0_i17_l_j16/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.421</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>37067</Best-caseLatency>
                    <Average-caseLatency>37067</Average-caseLatency>
                    <Worst-caseLatency>37067</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.371 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.371 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.371 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>37067</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_S_i_j_0_i17_l_j16>
                        <Name>l_S_i_j_0_i17_l_j16</Name>
                        <TripCount>36864</TripCount>
                        <Latency>37065</Latency>
                        <AbsoluteTimeLatency>0.371 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>203</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_pow_generic_double_s_fu_128</Instance>
                            <Instance>grp_generic_tanh_float_s_fu_157</Instance>
                        </InstanceList>
                    </l_S_i_j_0_i17_l_j16>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>35</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>12</UTIL_BRAM>
                    <DSP>117</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>53</UTIL_DSP>
                    <FF>26569</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>24</UTIL_FF>
                    <LUT>18214</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>34</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_S_i_j_0_i17_l_j16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln312_1_fu_238_p2" SOURCE="kernel.cpp:312" URAM="0" VARIABLE="add_ln312_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_S_i_j_0_i17_l_j16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln312_fu_250_p2" SOURCE="kernel.cpp:312" URAM="0" VARIABLE="add_ln312"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="6" LOOP="l_S_i_j_0_i17_l_j16" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_7_max_dsp_1_U323" SOURCE="kernel.cpp:317" URAM="0" VARIABLE="mul10_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="6" LOOP="l_S_i_j_0_i17_l_j16" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_7_max_dsp_1_U324" SOURCE="kernel.cpp:319" URAM="0" VARIABLE="mul13_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_S_i_j_0_i17_l_j16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln313_fu_314_p2" SOURCE="kernel.cpp:313" URAM="0" VARIABLE="add_ln313"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Bert_layer_Pipeline_VITIS_LOOP_334_1_VITIS_LOOP_335_2</Name>
            <Loops>
                <VITIS_LOOP_334_1_VITIS_LOOP_335_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.639</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9218</Best-caseLatency>
                    <Average-caseLatency>9218</Average-caseLatency>
                    <Worst-caseLatency>9218</Worst-caseLatency>
                    <Best-caseRealTimeLatency>92.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>92.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>92.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9218</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_334_1_VITIS_LOOP_335_2>
                        <Name>VITIS_LOOP_334_1_VITIS_LOOP_335_2</Name>
                        <TripCount>9216</TripCount>
                        <Latency>9216</Latency>
                        <AbsoluteTimeLatency>92.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_334_1_VITIS_LOOP_335_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>45</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>182</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_334_1_VITIS_LOOP_335_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln334_1_fu_98_p2" SOURCE="kernel.cpp:334" URAM="0" VARIABLE="add_ln334_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_334_1_VITIS_LOOP_335_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln334_fu_110_p2" SOURCE="kernel.cpp:334" URAM="0" VARIABLE="add_ln334"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_334_1_VITIS_LOOP_335_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln335_fu_174_p2" SOURCE="kernel.cpp:335" URAM="0" VARIABLE="add_ln335"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Bert_layer_Pipeline_l_S_k_0_k5</Name>
            <Loops>
                <l_S_k_0_k5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15368</Best-caseLatency>
                    <Average-caseLatency>15368</Average-caseLatency>
                    <Worst-caseLatency>15368</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.154 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.154 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.154 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15368</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_S_k_0_k5>
                        <Name>l_S_k_0_k5</Name>
                        <TripCount>3072</TripCount>
                        <Latency>15366</Latency>
                        <AbsoluteTimeLatency>0.154 ms</AbsoluteTimeLatency>
                        <PipelineII>5</PipelineII>
                        <PipelineDepth>12</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </l_S_k_0_k5>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>339</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>266</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_S_k_0_k5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln341_fu_156_p2" SOURCE="kernel.cpp:341" URAM="0" VARIABLE="add_ln341"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_S_k_0_k5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln343_fu_170_p2" SOURCE="kernel.cpp:343" URAM="0" VARIABLE="add_ln343"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_S_k_0_k5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln342_fu_181_p2" SOURCE="kernel.cpp:342" URAM="0" VARIABLE="add_ln342"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Bert_layer_Pipeline_l_bias_i19_l_j18</Name>
            <Loops>
                <l_bias_i19_l_j18/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9225</Best-caseLatency>
                    <Average-caseLatency>9225</Average-caseLatency>
                    <Worst-caseLatency>9225</Worst-caseLatency>
                    <Best-caseRealTimeLatency>92.250 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>92.250 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>92.250 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9225</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_bias_i19_l_j18>
                        <Name>l_bias_i19_l_j18</Name>
                        <TripCount>9216</TripCount>
                        <Latency>9223</Latency>
                        <AbsoluteTimeLatency>92.230 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>9</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </l_bias_i19_l_j18>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>233</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>214</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_bias_i19_l_j18" OPTYPE="add" PRAGMA="" RTLNAME="add_ln351_1_fu_124_p2" SOURCE="kernel.cpp:351" URAM="0" VARIABLE="add_ln351_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_bias_i19_l_j18" OPTYPE="add" PRAGMA="" RTLNAME="add_ln351_fu_136_p2" SOURCE="kernel.cpp:351" URAM="0" VARIABLE="add_ln351"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_bias_i19_l_j18" OPTYPE="add" PRAGMA="" RTLNAME="add_ln352_fu_164_p2" SOURCE="kernel.cpp:352" URAM="0" VARIABLE="add_ln352"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Bert_layer_Pipeline_l_S_i_j_0_i11_l_j117</Name>
            <Loops>
                <l_S_i_j_0_i11_l_j11/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9225</Best-caseLatency>
                    <Average-caseLatency>9225</Average-caseLatency>
                    <Worst-caseLatency>9225</Worst-caseLatency>
                    <Best-caseRealTimeLatency>92.250 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>92.250 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>92.250 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9225</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_S_i_j_0_i11_l_j11>
                        <Name>l_S_i_j_0_i11_l_j11</Name>
                        <TripCount>9216</TripCount>
                        <Latency>9223</Latency>
                        <AbsoluteTimeLatency>92.230 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>9</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </l_S_i_j_0_i11_l_j11>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>233</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>214</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_S_i_j_0_i11_l_j11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln206_fu_129_p2" SOURCE="kernel.cpp:206" URAM="0" VARIABLE="add_ln206"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_S_i_j_0_i11_l_j11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln206_1_fu_141_p2" SOURCE="kernel.cpp:206" URAM="0" VARIABLE="add_ln206_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_S_i_j_0_i11_l_j11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln207_fu_205_p2" SOURCE="kernel.cpp:207" URAM="0" VARIABLE="add_ln207"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Layer_norm_1_Pipeline_VITIS_LOOP_223_1</Name>
            <Loops>
                <VITIS_LOOP_223_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.624</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>14</Best-caseLatency>
                    <Average-caseLatency>14</Average-caseLatency>
                    <Worst-caseLatency>14</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.140 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.140 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.140 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>14</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_223_1>
                        <Name>VITIS_LOOP_223_1</Name>
                        <TripCount>12</TripCount>
                        <Latency>12</Latency>
                        <AbsoluteTimeLatency>0.120 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_223_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_223_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln223_fu_62_p2" SOURCE="kernel.cpp:223" URAM="0" VARIABLE="add_ln223"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Layer_norm_1_Pipeline_VITIS_LOOP_227_2</Name>
            <Loops>
                <VITIS_LOOP_227_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.624</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>14</Best-caseLatency>
                    <Average-caseLatency>14</Average-caseLatency>
                    <Worst-caseLatency>14</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.140 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.140 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.140 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>14</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_227_2>
                        <Name>VITIS_LOOP_227_2</Name>
                        <TripCount>12</TripCount>
                        <Latency>12</Latency>
                        <AbsoluteTimeLatency>0.120 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_227_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_227_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln227_fu_62_p2" SOURCE="kernel.cpp:227" URAM="0" VARIABLE="add_ln227"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Layer_norm_1_Pipeline_l_j12</Name>
            <Loops>
                <l_j12/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3848</Best-caseLatency>
                    <Average-caseLatency>3848</Average-caseLatency>
                    <Worst-caseLatency>3848</Worst-caseLatency>
                    <Best-caseRealTimeLatency>38.480 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>38.480 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>38.480 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3848</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_j12>
                        <Name>l_j12</Name>
                        <TripCount>768</TripCount>
                        <Latency>3846</Latency>
                        <AbsoluteTimeLatency>38.460 us</AbsoluteTimeLatency>
                        <PipelineII>5</PipelineII>
                        <PipelineDepth>12</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </l_j12>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>333</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>276</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_j12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_fu_163_p2" SOURCE="kernel.cpp:232" URAM="0" VARIABLE="add_ln232"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_j12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_fu_173_p2" SOURCE="kernel.cpp:233" URAM="0" VARIABLE="add_ln233"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Layer_norm_1_Pipeline_l_mean_var_i13</Name>
            <Loops>
                <l_mean_var_i13/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>40</Best-caseLatency>
                    <Average-caseLatency>40</Average-caseLatency>
                    <Worst-caseLatency>40</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.400 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.400 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.400 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>40</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_mean_var_i13>
                        <Name>l_mean_var_i13</Name>
                        <TripCount>12</TripCount>
                        <Latency>38</Latency>
                        <AbsoluteTimeLatency>0.380 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>28</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </l_mean_var_i13>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>519</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>188</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_mean_var_i13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln244_fu_117_p2" SOURCE="kernel.cpp:244" URAM="0" VARIABLE="add_ln244"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Layer_norm_1_Pipeline_l_j13</Name>
            <Loops>
                <l_j13/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>801</Best-caseLatency>
                    <Average-caseLatency>801</Average-caseLatency>
                    <Worst-caseLatency>801</Worst-caseLatency>
                    <Best-caseRealTimeLatency>8.010 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>8.010 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>8.010 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>801</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_j13>
                        <Name>l_j13</Name>
                        <TripCount>768</TripCount>
                        <Latency>799</Latency>
                        <AbsoluteTimeLatency>7.990 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>33</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </l_j13>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>525</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>175</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_j13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln258_fu_154_p2" SOURCE="kernel.cpp:258" URAM="0" VARIABLE="add_ln258"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_j13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln260_fu_164_p2" SOURCE="kernel.cpp:260" URAM="0" VARIABLE="add_ln260"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Layer_norm_1</Name>
            <Loops>
                <l_sum_i12/>
                <l_norm_i14/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.297</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>56254</Best-caseLatency>
                    <Average-caseLatency>56254</Average-caseLatency>
                    <Worst-caseLatency>56254</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>56254</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_sum_i12>
                        <Name>l_sum_i12</Name>
                        <TripCount>12</TripCount>
                        <Latency>46224</Latency>
                        <AbsoluteTimeLatency>0.462 ms</AbsoluteTimeLatency>
                        <IterationLatency>3852</IterationLatency>
                        <PipelineDepth>3852</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_Layer_norm_1_Pipeline_l_j12_fu_144</Instance>
                        </InstanceList>
                    </l_sum_i12>
                    <l_norm_i14>
                        <Name>l_norm_i14</Name>
                        <TripCount>12</TripCount>
                        <Latency>9972</Latency>
                        <AbsoluteTimeLatency>99.720 us</AbsoluteTimeLatency>
                        <IterationLatency>831</IterationLatency>
                        <PipelineDepth>831</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_Layer_norm_1_Pipeline_l_j13_fu_156</Instance>
                        </InstanceList>
                    </l_norm_i14>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>1875</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>1490</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="mean_U" SOURCE="kernel.cpp:222" URAM="0" VARIABLE="mean"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="mean2_U" SOURCE="kernel.cpp:226" URAM="0" VARIABLE="mean2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="var_U" SOURCE="kernel.cpp:230" URAM="0" VARIABLE="var"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_sum_i12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_fu_208_p2" SOURCE="kernel.cpp:231" URAM="0" VARIABLE="add_ln231"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_sum_i12" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln233_fu_248_p2" SOURCE="kernel.cpp:233" URAM="0" VARIABLE="sub_ln233"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_norm_i14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln257_fu_264_p2" SOURCE="kernel.cpp:257" URAM="0" VARIABLE="add_ln257"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_norm_i14" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln260_fu_299_p2" SOURCE="kernel.cpp:260" URAM="0" VARIABLE="sub_ln260"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Bert_layer</Name>
            <Loops>
                <l_gemm_i9_l_j9/>
                <l_gemm_i15_l_j14/>
                <l_gemm_i18_l_j17/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>8.352</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>426102783</Best-caseLatency>
                    <Average-caseLatency>426102783</Average-caseLatency>
                    <Worst-caseLatency>426102783</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.261 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.261 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.261 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>426102784</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_gemm_i9_l_j9>
                        <Name>l_gemm_i9_l_j9</Name>
                        <TripCount>9216</TripCount>
                        <Latency>35509248</Latency>
                        <AbsoluteTimeLatency>0.355 sec</AbsoluteTimeLatency>
                        <IterationLatency>3853</IterationLatency>
                        <PipelineDepth>3853</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_Bert_layer_Pipeline_l_S_k_0_k3_fu_344</Instance>
                        </InstanceList>
                    </l_gemm_i9_l_j9>
                    <l_gemm_i15_l_j14>
                        <Name>l_gemm_i15_l_j14</Name>
                        <TripCount>36864</TripCount>
                        <Latency>142036992</Latency>
                        <AbsoluteTimeLatency>1.420 sec</AbsoluteTimeLatency>
                        <IterationLatency>3853</IterationLatency>
                        <PipelineDepth>3853</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_Bert_layer_Pipeline_l_S_k_0_k4_fu_386</Instance>
                        </InstanceList>
                    </l_gemm_i15_l_j14>
                    <l_gemm_i18_l_j17>
                        <Name>l_gemm_i18_l_j17</Name>
                        <TripCount>9216</TripCount>
                        <Latency>141677568</Latency>
                        <AbsoluteTimeLatency>1.417 sec</AbsoluteTimeLatency>
                        <IterationLatency>15373</IterationLatency>
                        <PipelineDepth>15373</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_Bert_layer_Pipeline_l_S_k_0_k5_fu_441</Instance>
                        </InstanceList>
                    </l_gemm_i18_l_j17>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>665</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>237</UTIL_BRAM>
                    <DSP>212</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>96</UTIL_DSP>
                    <FF>59148</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>55</UTIL_FF>
                    <LUT>54254</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>101</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="32" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_16_no_dsp_1_U392" SOURCE="kernel.cpp:381" URAM="0" VARIABLE="v220"/>
                <BindNode BINDTYPE="storage" BRAM="32" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v221_U" SOURCE="kernel.cpp:383" URAM="0" VARIABLE="v221"/>
                <BindNode BINDTYPE="storage" BRAM="32" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U387" SOURCE="kernel.cpp:385" URAM="0" VARIABLE="v222"/>
                <BindNode BINDTYPE="storage" BRAM="32" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v223_U" SOURCE="" URAM="0" VARIABLE="v223"/>
                <BindNode BINDTYPE="storage" BRAM="32" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_16_no_dsp_1_U391" SOURCE="kernel.cpp:389" URAM="0" VARIABLE="v224"/>
                <BindNode BINDTYPE="storage" BRAM="32" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v225_U" SOURCE="kernel.cpp:391" URAM="0" VARIABLE="v225"/>
                <BindNode BINDTYPE="storage" BRAM="32" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U387" SOURCE="" URAM="0" VARIABLE="v226"/>
                <BindNode BINDTYPE="storage" BRAM="128" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v227_U" SOURCE="kernel.cpp:395" URAM="0" VARIABLE="v227"/>
                <BindNode BINDTYPE="storage" BRAM="128" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_16_no_dsp_1_U392" SOURCE="kernel.cpp:397" URAM="0" VARIABLE="v228"/>
                <BindNode BINDTYPE="storage" BRAM="32" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v229_U" SOURCE="kernel.cpp:399" URAM="0" VARIABLE="v229"/>
                <BindNode BINDTYPE="storage" BRAM="32" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U387" SOURCE="kernel.cpp:401" URAM="0" VARIABLE="v230"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i9_l_j9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln179_1_fu_495_p2" SOURCE="kernel.cpp:179" URAM="0" VARIABLE="add_ln179_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i9_l_j9" OPTYPE="add" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_16_no_dsp_1_U391" SOURCE="kernel.cpp:179" URAM="0" VARIABLE="add_ln179"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i9_l_j9" OPTYPE="sub" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U390" SOURCE="kernel.cpp:182" URAM="0" VARIABLE="sub_ln182"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i9_l_j9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln183_fu_627_p2" SOURCE="kernel.cpp:183" URAM="0" VARIABLE="sub_ln183"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i9_l_j9" OPTYPE="add" PRAGMA="" RTLNAME="empty_374_fu_598_p2" SOURCE="kernel.cpp:182" URAM="0" VARIABLE="empty_374"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i9_l_j9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln180_fu_535_p2" SOURCE="kernel.cpp:180" URAM="0" VARIABLE="add_ln180"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i15_l_j14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln286_1_fu_642_p2" SOURCE="kernel.cpp:286" URAM="0" VARIABLE="add_ln286_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i15_l_j14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln286_fu_654_p2" SOURCE="kernel.cpp:286" URAM="0" VARIABLE="add_ln286"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i15_l_j14" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln289_fu_740_p2" SOURCE="kernel.cpp:289" URAM="0" VARIABLE="sub_ln289"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i15_l_j14" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln290_fu_791_p2" SOURCE="kernel.cpp:290" URAM="0" VARIABLE="sub_ln290"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i15_l_j14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln287_fu_682_p2" SOURCE="kernel.cpp:287" URAM="0" VARIABLE="add_ln287"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i18_l_j17" OPTYPE="add" PRAGMA="" RTLNAME="add_ln339_1_fu_806_p2" SOURCE="kernel.cpp:339" URAM="0" VARIABLE="add_ln339_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i18_l_j17" OPTYPE="add" PRAGMA="" RTLNAME="add_ln339_fu_818_p2" SOURCE="kernel.cpp:339" URAM="0" VARIABLE="add_ln339"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i18_l_j17" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln342_fu_885_p2" SOURCE="kernel.cpp:342" URAM="0" VARIABLE="sub_ln342"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i18_l_j17" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln343_fu_940_p2" SOURCE="kernel.cpp:343" URAM="0" VARIABLE="sub_ln343"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i18_l_j17" OPTYPE="add" PRAGMA="" RTLNAME="add_ln340_fu_846_p2" SOURCE="kernel.cpp:340" URAM="0" VARIABLE="add_ln340"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_op>
            <ENTRY impl="all mul" latency="-1 mul" op="mul" precision="mul standard"/>
            <ENTRY impl="all add" latency="-1 add" op="add" precision="add standard"/>
            <ENTRY impl="all sub" latency="-1 sub" op="sub" precision="sub standard"/>
            <ENTRY impl="all fadd" latency="-1 fadd" op="fadd" precision="fadd standard"/>
            <ENTRY impl="all fsub" latency="-1 fsub" op="fsub" precision="fsub standard"/>
            <ENTRY impl="all fdiv" latency="-1 fdiv" op="fdiv" precision="fdiv standard"/>
            <ENTRY impl="all fexp" latency="-1 fexp" op="fexp" precision="fexp standard"/>
            <ENTRY impl="all flog" latency="-1 flog" op="flog" precision="flog standard"/>
            <ENTRY impl="all fmul" latency="-1 fmul" op="fmul" precision="fmul standard"/>
            <ENTRY impl="all frsqrt" latency="-1 frsqrt" op="frsqrt" precision="frsqrt standard"/>
            <ENTRY impl="all frecip" latency="-1 frecip" op="frecip" precision="frecip standard"/>
            <ENTRY impl="all fsqrt" latency="-1 fsqrt" op="fsqrt" precision="fsqrt standard"/>
            <ENTRY impl="all dadd" latency="-1 dadd" op="dadd" precision="dadd standard"/>
            <ENTRY impl="all dsub" latency="-1 dsub" op="dsub" precision="dsub standard"/>
            <ENTRY impl="all ddiv" latency="-1 ddiv" op="ddiv" precision="ddiv standard"/>
            <ENTRY impl="all dexp" latency="-1 dexp" op="dexp" precision="dexp standard"/>
            <ENTRY impl="all dlog" latency="-1 dlog" op="dlog" precision="dlog standard"/>
            <ENTRY impl="all dmul" latency="-1 dmul" op="dmul" precision="dmul standard"/>
            <ENTRY impl="all drsqrt" latency="-1 drsqrt" op="drsqrt" precision="drsqrt standard"/>
            <ENTRY impl="all drecip" latency="-1 drecip" op="drecip" precision="drecip standard"/>
            <ENTRY impl="all dsqrt" latency="-1 dsqrt" op="dsqrt" precision="dsqrt standard"/>
            <ENTRY impl="all hadd" latency="-1 hadd" op="hadd" precision="hadd standard"/>
            <ENTRY impl="all hsub" latency="-1 hsub" op="hsub" precision="hsub standard"/>
            <ENTRY impl="all hdiv" latency="-1 hdiv" op="hdiv" precision="hdiv standard"/>
            <ENTRY impl="all hmul" latency="-1 hmul" op="hmul" precision="hmul standard"/>
            <ENTRY impl="all hsqrt" latency="-1 hsqrt" op="hsqrt" precision="hsqrt standard"/>
            <ENTRY impl="all facc" latency="-1 facc" op="facc" precision="facc standard"/>
            <ENTRY impl="all fmacc" latency="-1 fmacc" op="fmacc" precision="fmacc standard"/>
            <ENTRY impl="all fmadd" latency="-1 fmadd" op="fmadd" precision="fmadd standard"/>
        </config_op>
        <config_storage>
            <ENTRY auto_srl_max_bits="1024 fifo" auto_srl_max_depth="2 fifo" impl="autosrl fifo" type="fifo"/>
        </config_storage>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="v202" index="0" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v202_address0" name="v202_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v202_ce0" name="v202_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v202_q0" name="v202_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v203" index="1" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v203_address0" name="v203_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v203_ce0" name="v203_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v203_q0" name="v203_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v204" index="2" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v204_address0" name="v204_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v204_ce0" name="v204_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v204_q0" name="v204_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v205" index="3" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v205_address0" name="v205_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v205_ce0" name="v205_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v205_q0" name="v205_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v206" index="4" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v206_address0" name="v206_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v206_ce0" name="v206_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v206_q0" name="v206_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v207" index="5" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v207_address0" name="v207_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v207_ce0" name="v207_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v207_q0" name="v207_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v208" index="6" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v208_address0" name="v208_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v208_ce0" name="v208_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v208_q0" name="v208_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v209" index="7" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v209_address0" name="v209_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v209_ce0" name="v209_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v209_q0" name="v209_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v210" index="8" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v210_address0" name="v210_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v210_ce0" name="v210_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v210_q0" name="v210_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v211" index="9" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v211_address0" name="v211_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v211_ce0" name="v211_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v211_q0" name="v211_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v212" index="10" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v212_address0" name="v212_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v212_ce0" name="v212_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v212_q0" name="v212_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v213" index="11" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v213_address0" name="v213_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v213_ce0" name="v213_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v213_q0" name="v213_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v214" index="12" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v214_address0" name="v214_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v214_ce0" name="v214_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v214_q0" name="v214_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v215" index="13" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v215_address0" name="v215_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v215_ce0" name="v215_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v215_q0" name="v215_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v216" index="14" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v216_address0" name="v216_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v216_ce0" name="v216_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v216_q0" name="v216_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v217" index="15" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v217_address0" name="v217_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v217_ce0" name="v217_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v217_q0" name="v217_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v218" index="16" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v218_address0" name="v218_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v218_ce0" name="v218_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v218_q0" name="v218_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v219" index="17" direction="out" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v219_address0" name="v219_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v219_ce0" name="v219_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v219_we0" name="v219_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v219_d0" name="v219_d0" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="v202_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="v202_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v202_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v202"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v202_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v202_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v202_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v202"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v203_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="20">
            <portMaps>
                <portMap portMapName="v203_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v203_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v203"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v203_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v203_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v203_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v203"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v204_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="v204_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v204_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v204"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v204_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v204_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v204_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v204"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v205_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="20">
            <portMaps>
                <portMap portMapName="v205_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v205_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v205"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v205_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v205_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v205_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v205"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v206_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="v206_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v206_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v206"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v206_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v206_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v206_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v206"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v207_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="20">
            <portMaps>
                <portMap portMapName="v207_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v207_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v207"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v207_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v207_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v207_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v207"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v208_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="v208_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v208_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v208"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v208_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v208_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v208_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v208"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v209_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="20">
            <portMaps>
                <portMap portMapName="v209_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v209_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v209"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v209_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v209_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v209_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v209"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v210_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="v210_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v210_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v210"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v210_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v210_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v210_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v210"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v211_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="22">
            <portMaps>
                <portMap portMapName="v211_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v211_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v211"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v211_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v211_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v211_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v211"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v212_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="v212_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v212_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v212"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v212_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v212_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v212_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v212"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v213_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="22">
            <portMaps>
                <portMap portMapName="v213_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v213_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v213"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v213_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v213_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v213_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v213"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v214_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="v214_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v214_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v214"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v214_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v214_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v214_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v214"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v215_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="v215_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v215_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v215"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v215_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v215_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v215_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v215"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v216_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="v216_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v216_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v216"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v216_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v216_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v216_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v216"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v217_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="v217_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v217_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v217"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v217_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v217_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v217_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v217"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v218_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="v218_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v218_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v218"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v218_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v218_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v218_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v218"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v219_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="v219_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v219_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v219"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v219_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v219_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v219_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v219"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table isCollapsed="0">
                    <keys size="2">Interface, Bitwidth</keys>
                    <column name="v202_address0">14, , </column>
                    <column name="v202_q0">32, , </column>
                    <column name="v203_address0">20, , </column>
                    <column name="v203_q0">32, , </column>
                    <column name="v204_address0">10, , </column>
                    <column name="v204_q0">32, , </column>
                    <column name="v205_address0">20, , </column>
                    <column name="v205_q0">32, , </column>
                    <column name="v206_address0">10, , </column>
                    <column name="v206_q0">32, , </column>
                    <column name="v207_address0">20, , </column>
                    <column name="v207_q0">32, , </column>
                    <column name="v208_address0">10, , </column>
                    <column name="v208_q0">32, , </column>
                    <column name="v209_address0">20, , </column>
                    <column name="v209_q0">32, , </column>
                    <column name="v210_address0">10, , </column>
                    <column name="v210_q0">32, , </column>
                    <column name="v211_address0">22, , </column>
                    <column name="v211_q0">32, , </column>
                    <column name="v212_address0">12, , </column>
                    <column name="v212_q0">32, , </column>
                    <column name="v213_address0">22, , </column>
                    <column name="v213_q0">32, , </column>
                    <column name="v214_address0">10, , </column>
                    <column name="v214_q0">32, , </column>
                    <column name="v215_address0">10, , </column>
                    <column name="v215_q0">32, , </column>
                    <column name="v216_address0">10, , </column>
                    <column name="v216_q0">32, , </column>
                    <column name="v217_address0">10, , </column>
                    <column name="v217_q0">32, , </column>
                    <column name="v218_address0">10, , </column>
                    <column name="v218_q0">32, , </column>
                    <column name="v219_address0">14, , </column>
                    <column name="v219_d0">32, , </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst">reset, ap_rst, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="v202">in, float*</column>
                    <column name="v203">in, float*</column>
                    <column name="v204">in, float*</column>
                    <column name="v205">in, float*</column>
                    <column name="v206">in, float*</column>
                    <column name="v207">in, float*</column>
                    <column name="v208">in, float*</column>
                    <column name="v209">in, float*</column>
                    <column name="v210">in, float*</column>
                    <column name="v211">in, float*</column>
                    <column name="v212">in, float*</column>
                    <column name="v213">in, float*</column>
                    <column name="v214">in, float*</column>
                    <column name="v215">in, float*</column>
                    <column name="v216">in, float*</column>
                    <column name="v217">in, float*</column>
                    <column name="v218">in, float*</column>
                    <column name="v219">out, float*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="v202">v202_address0, port, offset, </column>
                    <column name="v202">v202_ce0, port, , </column>
                    <column name="v202">v202_q0, port, , </column>
                    <column name="v203">v203_address0, port, offset, </column>
                    <column name="v203">v203_ce0, port, , </column>
                    <column name="v203">v203_q0, port, , </column>
                    <column name="v204">v204_address0, port, offset, </column>
                    <column name="v204">v204_ce0, port, , </column>
                    <column name="v204">v204_q0, port, , </column>
                    <column name="v205">v205_address0, port, offset, </column>
                    <column name="v205">v205_ce0, port, , </column>
                    <column name="v205">v205_q0, port, , </column>
                    <column name="v206">v206_address0, port, offset, </column>
                    <column name="v206">v206_ce0, port, , </column>
                    <column name="v206">v206_q0, port, , </column>
                    <column name="v207">v207_address0, port, offset, </column>
                    <column name="v207">v207_ce0, port, , </column>
                    <column name="v207">v207_q0, port, , </column>
                    <column name="v208">v208_address0, port, offset, </column>
                    <column name="v208">v208_ce0, port, , </column>
                    <column name="v208">v208_q0, port, , </column>
                    <column name="v209">v209_address0, port, offset, </column>
                    <column name="v209">v209_ce0, port, , </column>
                    <column name="v209">v209_q0, port, , </column>
                    <column name="v210">v210_address0, port, offset, </column>
                    <column name="v210">v210_ce0, port, , </column>
                    <column name="v210">v210_q0, port, , </column>
                    <column name="v211">v211_address0, port, offset, </column>
                    <column name="v211">v211_ce0, port, , </column>
                    <column name="v211">v211_q0, port, , </column>
                    <column name="v212">v212_address0, port, offset, </column>
                    <column name="v212">v212_ce0, port, , </column>
                    <column name="v212">v212_q0, port, , </column>
                    <column name="v213">v213_address0, port, offset, </column>
                    <column name="v213">v213_ce0, port, , </column>
                    <column name="v213">v213_q0, port, , </column>
                    <column name="v214">v214_address0, port, offset, </column>
                    <column name="v214">v214_ce0, port, , </column>
                    <column name="v214">v214_q0, port, , </column>
                    <column name="v215">v215_address0, port, offset, </column>
                    <column name="v215">v215_ce0, port, , </column>
                    <column name="v215">v215_q0, port, , </column>
                    <column name="v216">v216_address0, port, offset, </column>
                    <column name="v216">v216_ce0, port, , </column>
                    <column name="v216">v216_q0, port, , </column>
                    <column name="v217">v217_address0, port, offset, </column>
                    <column name="v217">v217_ce0, port, , </column>
                    <column name="v217">v217_q0, port, , </column>
                    <column name="v218">v218_address0, port, offset, </column>
                    <column name="v218">v218_ce0, port, , </column>
                    <column name="v218">v218_q0, port, , </column>
                    <column name="v219">v219_address0, port, offset, </column>
                    <column name="v219">v219_ce0, port, , </column>
                    <column name="v219">v219_we0, port, , </column>
                    <column name="v219">v219_d0, port, , </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings."/>
    </ReportBurst>
    <PragmaReport/>
</profile>

