{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 48, "design__inferred_latch__count": 0, "design__instance__count": 4210, "design__instance__area": 74612.7, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 69, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 9, "power__internal__total": 0.060328833758831024, "power__switching__total": 0.02272995561361313, "power__leakage__total": 1.0920778095169226e-06, "power__total": 0.0830598846077919, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.2888558363149299, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": -0.2888558363149299, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.5832953174455233, "timing__setup__ws__corner:nom_tt_025C_5v00": 2.3262508133771664, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 0.583295, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": 3.296395, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 69, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 9, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.52114192214472, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": -0.52114192214472, "timing__hold__ws__corner:nom_ss_125C_4v50": 0.23616531620984504, "timing__setup__ws__corner:nom_ss_125C_4v50": -2.348348248995054, "timing__hold__tns__corner:nom_ss_125C_4v50": 0, "timing__setup__tns__corner:nom_ss_125C_4v50": -81.98888200427236, "timing__hold__wns__corner:nom_ss_125C_4v50": 0, "timing__setup__wns__corner:nom_ss_125C_4v50": -2.348348248995054, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 1.321765, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 67, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": -2.348348, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 56, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 69, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 9, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.18552720995727973, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": -0.18552720995727973, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.2636533288539534, "timing__setup__ws__corner:nom_ff_n40C_5v50": 4.037553516914637, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.263653, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": 5.766104, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 69, "design__max_cap_violation__count": 9, "clock__skew__worst_hold": -0.18343638238702176, "clock__skew__worst_setup": -0.5280676045905058, "timing__hold__ws": 0.18066415541612882, "timing__setup__ws": -2.5246383476150576, "timing__hold__tns": 0, "timing__setup__tns": -93.19689817000824, "timing__hold__wns": 0, "timing__setup__wns": -2.5246383476150576, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.261958, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 199, "timing__setup_r2r__ws": -2.524638, "timing__setup_r2r_vio__count": 166, "design__die__bbox": "0.0 0.0 412.02 429.94", "design__core__bbox": "6.72 15.68 404.88 411.6", "flow__warnings__count": 0, "flow__errors__count": 0, "design__io": 55, "design__die__area": 177144, "design__core__area": 157640, "design__instance__count__stdcell": 4210, "design__instance__area__stdcell": 74612.7, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.473312, "design__instance__utilization__stdcell": 0.473312, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 53, "design__io__hpwl": 10785758, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 75806.4, "design__violations": 0, "design__instance__count__setup_buffer": 64, "design__instance__count__hold_buffer": 8, "antenna__violating__nets": 1, "antenna__violating__pins": 1, "route__antenna_violation__count": 1, "route__net": 2200, "route__net__special": 2, "route__drc_errors__iter:1": 639, "route__wirelength__iter:1": 86978, "route__drc_errors__iter:2": 36, "route__wirelength__iter:2": 85990, "route__drc_errors__iter:3": 25, "route__wirelength__iter:3": 85899, "route__drc_errors__iter:4": 2, "route__wirelength__iter:4": 85904, "route__drc_errors__iter:5": 0, "route__wirelength__iter:5": 85904, "route__drc_errors": 0, "route__wirelength": 85904, "route__vias": 14519, "route__vias__singlecut": 14519, "route__vias__multicut": 0, "design__disconnected_pin__count": 1, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 687.62, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 90, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 90, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 90, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 69, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 9, "clock__skew__worst_hold__corner:min_tt_025C_5v00": -0.2856502892852706, "clock__skew__worst_setup__corner:min_tt_025C_5v00": -0.2856502892852706, "timing__hold__ws__corner:min_tt_025C_5v00": 0.5806508771483787, "timing__setup__ws__corner:min_tt_025C_5v00": 2.3929001679656463, "timing__hold__tns__corner:min_tt_025C_5v00": 0, "timing__setup__tns__corner:min_tt_025C_5v00": 0, "timing__hold__wns__corner:min_tt_025C_5v00": 0, "timing__setup__wns__corner:min_tt_025C_5v00": 0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": 0.580651, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": 3.377257, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 90, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 69, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 9, "clock__skew__worst_hold__corner:min_ss_125C_4v50": -0.5154287142984184, "clock__skew__worst_setup__corner:min_ss_125C_4v50": -0.5154287142984184, "timing__hold__ws__corner:min_ss_125C_4v50": 0.28458081141540226, "timing__setup__ws__corner:min_ss_125C_4v50": -2.200341304771883, "timing__hold__tns__corner:min_ss_125C_4v50": 0, "timing__setup__tns__corner:min_ss_125C_4v50": -72.73403418754265, "timing__hold__wns__corner:min_ss_125C_4v50": 0, "timing__setup__wns__corner:min_ss_125C_4v50": -2.200341304771883, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": 1.317219, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 65, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": -2.200341, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 54, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 90, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 69, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 9, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": -0.18343638238702176, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": -0.18343638238702176, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.2619582402920153, "timing__setup__ws__corner:min_ff_n40C_5v50": 4.068865359808305, "timing__hold__tns__corner:min_ff_n40C_5v50": 0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": 0.261958, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": 5.815316, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 90, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 69, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 9, "clock__skew__worst_hold__corner:max_tt_025C_5v00": -0.29272674002206456, "clock__skew__worst_setup__corner:max_tt_025C_5v00": -0.29272674002206456, "timing__hold__ws__corner:max_tt_025C_5v00": 0.5864544571514407, "timing__setup__ws__corner:max_tt_025C_5v00": 2.244418936452942, "timing__hold__tns__corner:max_tt_025C_5v00": 0, "timing__setup__tns__corner:max_tt_025C_5v00": 0, "timing__hold__wns__corner:max_tt_025C_5v00": 0, "timing__setup__wns__corner:max_tt_025C_5v00": 0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": 0.586454, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": 3.203633, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 90, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 69, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 9, "clock__skew__worst_hold__corner:max_ss_125C_4v50": -0.5280676045905058, "clock__skew__worst_setup__corner:max_ss_125C_4v50": -0.5280676045905058, "timing__hold__ws__corner:max_ss_125C_4v50": 0.18066415541612882, "timing__setup__ws__corner:max_ss_125C_4v50": -2.5246383476150576, "timing__hold__tns__corner:max_ss_125C_4v50": 0, "timing__setup__tns__corner:max_ss_125C_4v50": -93.19689817000824, "timing__hold__wns__corner:max_ss_125C_4v50": 0, "timing__setup__wns__corner:max_ss_125C_4v50": -2.5246383476150576, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": 1.327202, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 67, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": -2.524638, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 56, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 90, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 69, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 9, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": -0.18805540990045852, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": -0.18805540990045852, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.2656976935893167, "timing__setup__ws__corner:max_ff_n40C_5v50": 3.9997730704073486, "timing__hold__tns__corner:max_ff_n40C_5v50": 0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": 0.265698, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": 5.707198, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 90, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 90, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.99834, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 4.99957, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.00166036, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00157319, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 0.000422337, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00157319, "ir__voltage__worst": 5, "ir__drop__avg": 0.000431, "ir__drop__worst": 0.00166, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}