verilog work "clock_divisor.v"
verilog work "testdivisor.v"
