#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Jul 28 09:38:30 2022
# Process ID: 4584
# Current directory: /home/raesangur/github/ppu
# Command line: vivado
# Log file: /home/raesangur/github/ppu/vivado.log
# Journal file: /home/raesangur/github/ppu/vivado.jou
#-----------------------------------------------------------
start_gui
create_project testbench /home/raesangur/github/ppu/testbench -part xc7z010clg400-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/share/Xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property board_part digilentinc.com:zybo-z7-10:part0:1.0 [current_project]
set_property target_language VHDL [current_project]
set_property simulator_language VHDL [current_project]
add_files -norecurse {/home/raesangur/github/ppu/ppu.vhd /home/raesangur/github/ppu/tile.vhd /home/raesangur/github/ppu/frame_printer.vhd /home/raesangur/github/ppu/sprite_handler.vhd /home/raesangur/github/ppu/sprite_package.vhd /home/raesangur/github/ppu/color_converter.vhd /home/raesangur/github/ppu/tile_package.vhd /home/raesangur/github/ppu/tile_handler.vhd /home/raesangur/github/ppu/ppu_package.vhd /home/raesangur/github/ppu/pp.vhd /home/raesangur/github/ppu/hit_handler.vhd /home/raesangur/github/ppu/pixelator.vhd /home/raesangur/github/ppu/hit_detector.vhd /home/raesangur/github/ppu/sprite.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property file_type {VHDL 2008} [get_files  /home/raesangur/github/ppu/ppu.vhd]
set_property file_type {VHDL 2008} [get_files  /home/raesangur/github/ppu/pixelator.vhd]
update_compile_order -fileset sources_1
set_property file_type {VHDL 2008} [get_files  /home/raesangur/github/ppu/frame_printer.vhd]
update_compile_order -fileset sources_1
set_property file_type {VHDL 2008} [get_files  /home/raesangur/github/ppu/tile_handler.vhd]
update_compile_order -fileset sources_1
set_property file_type {VHDL 2008} [get_files  /home/raesangur/github/ppu/sprite_handler.vhd]
update_compile_order -fileset sources_1
set_property file_type {VHDL 2008} [get_files  /home/raesangur/github/ppu/color_converter.vhd]
update_compile_order -fileset sources_1
set_property file_type {VHDL 2008} [get_files  /home/raesangur/github/ppu/hit_handler.vhd]
update_compile_order -fileset sources_1
set_property file_type {VHDL 2008} [get_files  /home/raesangur/github/ppu/hit_detector.vhd]
update_compile_order -fileset sources_1
set_property file_type {VHDL 2008} [get_files  /home/raesangur/github/ppu/sprite.vhd]
update_compile_order -fileset sources_1
set_property file_type {VHDL 2008} [get_files  /home/raesangur/github/ppu/tile.vhd]
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/raesangur/github/ppu/pp.vhd] -no_script -reset -force -quiet
remove_files  /home/raesangur/github/ppu/pp.vhd
file mkdir /home/raesangur/github/ppu/testbench/testbench.srcs/sources_1/new
close [ open /home/raesangur/github/ppu/testbench/testbench.srcs/sources_1/new/tb_hit_detector.vhd w ]
add_files /home/raesangur/github/ppu/testbench/testbench.srcs/sources_1/new/tb_hit_detector.vhd
update_compile_order -fileset sources_1
set_property file_type {VHDL 2008} [get_files  /home/raesangur/github/ppu/ppu_package.vhd]
set_property file_type {VHDL 2008} [get_files  /home/raesangur/github/ppu/sprite_package.vhd]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/raesangur/github/ppu/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ppu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/raesangur/github/ppu/testbench/testbench.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj ppu_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/raesangur/github/ppu/ppu_package.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/raesangur/github/ppu/sprite_package.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/raesangur/github/ppu/tile_package.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/raesangur/github/ppu/color_converter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'color_converter'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/raesangur/github/ppu/frame_printer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'frame_printer'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/raesangur/github/ppu/hit_detector.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'hit_detector'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/raesangur/github/ppu/hit_handler.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'hit_handler'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/raesangur/github/ppu/pixelator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pixelator'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/raesangur/github/ppu/sprite.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sprite'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/raesangur/github/ppu/sprite_handler.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sprite_handler'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/raesangur/github/ppu/tile.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tile'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/raesangur/github/ppu/tile_handler.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tile_handler'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/raesangur/github/ppu/ppu.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ppu'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/raesangur/github/ppu/testbench/testbench.sim/sim_1/behav/xsim'
xelab -wto 71c579dce8264473ab56479b1c98a235 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot ppu_behav xil_defaultlib.ppu -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /usr/share/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 71c579dce8264473ab56479b1c98a235 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot ppu_behav xil_defaultlib.ppu -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3353] formal port 'i_x' has no actual or default value [/home/raesangur/github/ppu/tile.vhd:24]
ERROR: [VRFC 10-3353] formal port 'i_y' has no actual or default value [/home/raesangur/github/ppu/tile.vhd:25]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit ppu in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/raesangur/github/ppu/testbench/testbench.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/raesangur/github/ppu/testbench/testbench.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/raesangur/github/ppu/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ppu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/raesangur/github/ppu/testbench/testbench.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj ppu_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/raesangur/github/ppu/tile_handler.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tile_handler'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/raesangur/github/ppu/testbench/testbench.sim/sim_1/behav/xsim'
xelab -wto 71c579dce8264473ab56479b1c98a235 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot ppu_behav xil_defaultlib.ppu -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /usr/share/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 71c579dce8264473ab56479b1c98a235 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot ppu_behav xil_defaultlib.ppu -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.ppu_package
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.tile_package
Compiling package xil_defaultlib.sprite_package
Compiling architecture behavioral of entity xil_defaultlib.pixelator [pixelator_default]
Compiling architecture behavioral of entity xil_defaultlib.frame_printer [frame_printer_default]
Compiling architecture behavioral of entity xil_defaultlib.tile [tile_default]
Compiling architecture behavioral of entity xil_defaultlib.tile_handler [tile_handler_default]
Compiling architecture behavioral of entity xil_defaultlib.sprite [sprite_default]
Compiling architecture behavioral of entity xil_defaultlib.hit_detector [hit_detector_default]
Compiling architecture behavioral of entity xil_defaultlib.hit_handler [hit_handler_default]
Compiling architecture behavioral of entity xil_defaultlib.sprite_handler [sprite_handler_default]
Compiling architecture behavioral of entity xil_defaultlib.color_converter [color_converter_default]
Compiling architecture behavioral of entity xil_defaultlib.ppu
Built simulation snapshot ppu_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/raesangur/github/ppu/testbench/testbench.sim/sim_1/behav/xsim/xsim.dir/ppu_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/raesangur/github/ppu/testbench/testbench.sim/sim_1/behav/xsim/xsim.dir/ppu_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Jul 28 11:01:55 2022. For additional details about this file, please refer to the WebTalk help file at /usr/share/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Jul 28 11:01:55 2022...
run_program: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 8294.684 ; gain = 0.000 ; free physical = 15949 ; free virtual = 26055
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/raesangur/github/ppu/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ppu_behav -key {Behavioral:sim_1:Functional:ppu} -tclbatch {ppu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source ppu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ppu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 8421.449 ; gain = 126.766 ; free physical = 15927 ; free virtual = 26049
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 8421.449 ; gain = 0.000 ; free physical = 15950 ; free virtual = 26066
set_property top tb_hit_detector [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/raesangur/github/ppu/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ppu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/raesangur/github/ppu/testbench/testbench.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj ppu_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/raesangur/github/ppu/testbench/testbench.sim/sim_1/behav/xsim'
xelab -wto 71c579dce8264473ab56479b1c98a235 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot ppu_behav xil_defaultlib.ppu -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /usr/share/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 71c579dce8264473ab56479b1c98a235 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot ppu_behav xil_defaultlib.ppu -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/raesangur/github/ppu/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ppu_behav -key {Behavioral:sim_1:Functional:ppu} -tclbatch {ppu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source ppu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ppu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 8442.465 ; gain = 21.016 ; free physical = 15897 ; free virtual = 26087
export_ip_user_files -of_objects  [get_files /home/raesangur/github/ppu/ppu.vhd] -no_script -reset -force -quiet
remove_files  /home/raesangur/github/ppu/ppu.vhd
close_sim
INFO: [Simtcl 6-16] Simulation closed
export_ip_user_files -of_objects  [get_files /home/raesangur/github/ppu/pixelator.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/raesangur/github/ppu/frame_printer.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/raesangur/github/ppu/color_converter.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/raesangur/github/ppu/sprite_handler.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/raesangur/github/ppu/tile_handler.vhd] -no_script -reset -force -quiet
remove_files  {/home/raesangur/github/ppu/pixelator.vhd /home/raesangur/github/ppu/frame_printer.vhd /home/raesangur/github/ppu/color_converter.vhd /home/raesangur/github/ppu/sprite_handler.vhd /home/raesangur/github/ppu/tile_handler.vhd}
export_ip_user_files -of_objects  [get_files /home/raesangur/github/ppu/sprite.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/raesangur/github/ppu/hit_handler.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/raesangur/github/ppu/tile.vhd] -no_script -reset -force -quiet
remove_files  {/home/raesangur/github/ppu/sprite.vhd /home/raesangur/github/ppu/hit_handler.vhd /home/raesangur/github/ppu/tile.vhd}
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/raesangur/github/ppu/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hit_detector' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/raesangur/github/ppu/testbench/testbench.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_hit_detector_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/raesangur/github/ppu/testbench/testbench.srcs/sources_1/new/tb_hit_detector.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_hit_detector'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/raesangur/github/ppu/testbench/testbench.sim/sim_1/behav/xsim'
xelab -wto 71c579dce8264473ab56479b1c98a235 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_hit_detector_behav xil_defaultlib.tb_hit_detector -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /usr/share/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 71c579dce8264473ab56479b1c98a235 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_hit_detector_behav xil_defaultlib.tb_hit_detector -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.ppu_package
Compiling package xil_defaultlib.sprite_package
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.hit_detector [hit_detector_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_hit_detector
Built simulation snapshot tb_hit_detector_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/raesangur/github/ppu/testbench/testbench.sim/sim_1/behav/xsim/xsim.dir/tb_hit_detector_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/raesangur/github/ppu/testbench/testbench.sim/sim_1/behav/xsim/xsim.dir/tb_hit_detector_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Jul 28 11:15:07 2022. For additional details about this file, please refer to the WebTalk help file at /usr/share/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Jul 28 11:15:07 2022...
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8442.465 ; gain = 0.000 ; free physical = 15884 ; free virtual = 26073
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/raesangur/github/ppu/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_hit_detector_behav -key {Behavioral:sim_1:Functional:tb_hit_detector} -tclbatch {tb_hit_detector.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_hit_detector.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_hit_detector_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 8517.496 ; gain = 75.031 ; free physical = 15894 ; free virtual = 26085
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 8517.496 ; gain = 0.000 ; free physical = 15830 ; free virtual = 26021
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/raesangur/github/ppu/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hit_detector' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/raesangur/github/ppu/testbench/testbench.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_hit_detector_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/raesangur/github/ppu/testbench/testbench.srcs/sources_1/new/tb_hit_detector.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_hit_detector'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/raesangur/github/ppu/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/raesangur/github/ppu/testbench/testbench.sim/sim_1/behav/xsim'
xelab -wto 71c579dce8264473ab56479b1c98a235 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_hit_detector_behav xil_defaultlib.tb_hit_detector -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /usr/share/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 71c579dce8264473ab56479b1c98a235 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_hit_detector_behav xil_defaultlib.tb_hit_detector -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.ppu_package
Compiling package xil_defaultlib.sprite_package
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.hit_detector [hit_detector_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_hit_detector
Built simulation snapshot tb_hit_detector_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 8517.496 ; gain = 0.000 ; free physical = 15810 ; free virtual = 26000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/raesangur/github/ppu/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hit_detector' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/raesangur/github/ppu/testbench/testbench.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_hit_detector_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/raesangur/github/ppu/hit_detector.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'hit_detector'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/raesangur/github/ppu/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/raesangur/github/ppu/testbench/testbench.sim/sim_1/behav/xsim'
xelab -wto 71c579dce8264473ab56479b1c98a235 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_hit_detector_behav xil_defaultlib.tb_hit_detector -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /usr/share/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 71c579dce8264473ab56479b1c98a235 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_hit_detector_behav xil_defaultlib.tb_hit_detector -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.ppu_package
Compiling package xil_defaultlib.sprite_package
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.hit_detector [hit_detector_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_hit_detector
Built simulation snapshot tb_hit_detector_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 8529.512 ; gain = 12.016 ; free physical = 15796 ; free virtual = 25990
add_files -norecurse /home/raesangur/github/ppu/hit_handler.vhd
close [ open /home/raesangur/github/ppu/testbench/testbench.srcs/sources_1/new/tb_hit_handler.vhd w ]
add_files /home/raesangur/github/ppu/testbench/testbench.srcs/sources_1/new/tb_hit_handler.vhd
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property file_type {VHDL 2008} [get_files  /home/raesangur/github/ppu/hit_handler.vhd]
set_property file_type {VHDL 2008} [get_files  /home/raesangur/github/ppu/testbench/testbench.srcs/sources_1/new/tb_hit_handler.vhd]
set_property file_type {VHDL 2008} [get_files  /home/raesangur/github/ppu/tile_package.vhd]
set_property file_type {VHDL 2008} [get_files  /home/raesangur/github/ppu/testbench/testbench.srcs/sources_1/new/tb_hit_detector.vhd]
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/raesangur/github/ppu/tile_package.vhd] -no_script -reset -force -quiet
remove_files  /home/raesangur/github/ppu/tile_package.vhd
set_property top tb_hit_handler [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/raesangur/github/ppu/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hit_detector' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/raesangur/github/ppu/testbench/testbench.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_hit_detector_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/raesangur/github/ppu/testbench/testbench.srcs/sources_1/new/tb_hit_detector.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_hit_detector'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/raesangur/github/ppu/testbench/testbench.sim/sim_1/behav/xsim'
xelab -wto 71c579dce8264473ab56479b1c98a235 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_hit_detector_behav xil_defaultlib.tb_hit_detector -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /usr/share/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 71c579dce8264473ab56479b1c98a235 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_hit_detector_behav xil_defaultlib.tb_hit_detector -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.ppu_package
Compiling package xil_defaultlib.sprite_package
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.hit_detector [hit_detector_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_hit_detector
Built simulation snapshot tb_hit_detector_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/raesangur/github/ppu/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_hit_detector_behav -key {Behavioral:sim_1:Functional:tb_hit_detector} -tclbatch {tb_hit_detector.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_hit_detector.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_hit_detector_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 9185.812 ; gain = 111.855 ; free physical = 16661 ; free virtual = 26773
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/raesangur/github/ppu/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hit_detector' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/raesangur/github/ppu/testbench/testbench.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_hit_detector_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/raesangur/github/ppu/ppu_package.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/raesangur/github/ppu/hit_detector.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'hit_detector'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/raesangur/github/ppu/sprite_package.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/raesangur/github/ppu/testbench/testbench.srcs/sources_1/new/tb_hit_detector.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_hit_detector'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/raesangur/github/ppu/testbench/testbench.sim/sim_1/behav/xsim'
xelab -wto 71c579dce8264473ab56479b1c98a235 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_hit_detector_behav xil_defaultlib.tb_hit_detector -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /usr/share/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 71c579dce8264473ab56479b1c98a235 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_hit_detector_behav xil_defaultlib.tb_hit_detector -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.ppu_package
Compiling package xil_defaultlib.sprite_package
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.hit_detector [hit_detector_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_hit_detector
Built simulation snapshot tb_hit_detector_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/raesangur/github/ppu/testbench/testbench.sim/sim_1/behav/xsim/xsim.dir/tb_hit_detector_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/raesangur/github/ppu/testbench/testbench.sim/sim_1/behav/xsim/xsim.dir/tb_hit_detector_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Jul 28 11:38:34 2022. For additional details about this file, please refer to the WebTalk help file at /usr/share/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Jul 28 11:38:34 2022...
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 9185.812 ; gain = 0.000 ; free physical = 16660 ; free virtual = 26765
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/raesangur/github/ppu/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_hit_detector_behav -key {Behavioral:sim_1:Functional:tb_hit_detector} -tclbatch {tb_hit_detector.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_hit_detector.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_hit_detector_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 9185.812 ; gain = 0.000 ; free physical = 16666 ; free virtual = 26772
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property top tb_hit_handler [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 9185.812 ; gain = 0.000 ; free physical = 16645 ; free virtual = 26749
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/raesangur/github/ppu/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hit_handler' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/raesangur/github/ppu/testbench/testbench.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_hit_handler_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/raesangur/github/ppu/hit_handler.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'hit_handler'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/raesangur/github/ppu/testbench/testbench.srcs/sources_1/new/tb_hit_handler.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_hit_handler'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/raesangur/github/ppu/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/raesangur/github/ppu/testbench/testbench.sim/sim_1/behav/xsim'
xelab -wto 71c579dce8264473ab56479b1c98a235 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_hit_handler_behav xil_defaultlib.tb_hit_handler -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /usr/share/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 71c579dce8264473ab56479b1c98a235 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_hit_handler_behav xil_defaultlib.tb_hit_handler -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.ppu_package
Compiling package xil_defaultlib.sprite_package
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.hit_detector [hit_detector_default]
Compiling architecture behavioral of entity xil_defaultlib.hit_handler [hit_handler_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_hit_handler
Built simulation snapshot tb_hit_handler_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/raesangur/github/ppu/testbench/testbench.sim/sim_1/behav/xsim/xsim.dir/tb_hit_handler_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/raesangur/github/ppu/testbench/testbench.sim/sim_1/behav/xsim/xsim.dir/tb_hit_handler_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Jul 28 11:39:21 2022. For additional details about this file, please refer to the WebTalk help file at /usr/share/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Jul 28 11:39:21 2022...
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 9185.812 ; gain = 0.000 ; free physical = 16651 ; free virtual = 26756
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 9185.812 ; gain = 0.000 ; free physical = 16651 ; free virtual = 26756
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 9185.812 ; gain = 0.000 ; free physical = 16643 ; free virtual = 26747
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
export_ip_user_files -of_objects  [get_files /home/raesangur/github/ppu/testbench/testbench.srcs/sources_1/new/tb_hit_detector.vhd] -no_script -reset -force -quiet
remove_files  /home/raesangur/github/ppu/testbench/testbench.srcs/sources_1/new/tb_hit_detector.vhd
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/raesangur/github/ppu/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hit_handler' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/raesangur/github/ppu/testbench/testbench.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_hit_handler_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/raesangur/github/ppu/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/raesangur/github/ppu/testbench/testbench.sim/sim_1/behav/xsim'
xelab -wto 71c579dce8264473ab56479b1c98a235 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_hit_handler_behav xil_defaultlib.tb_hit_handler -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /usr/share/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 71c579dce8264473ab56479b1c98a235 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_hit_handler_behav xil_defaultlib.tb_hit_handler -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 9205.836 ; gain = 20.023 ; free physical = 16632 ; free virtual = 26748
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/raesangur/github/ppu/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hit_handler' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/raesangur/github/ppu/testbench/testbench.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_hit_handler_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/raesangur/github/ppu/testbench/testbench.sim/sim_1/behav/xsim'
xelab -wto 71c579dce8264473ab56479b1c98a235 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_hit_handler_behav xil_defaultlib.tb_hit_handler -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /usr/share/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 71c579dce8264473ab56479b1c98a235 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_hit_handler_behav xil_defaultlib.tb_hit_handler -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/raesangur/github/ppu/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_hit_handler_behav -key {Behavioral:sim_1:Functional:tb_hit_handler} -tclbatch {tb_hit_handler.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_hit_handler.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_hit_handler_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 9210.836 ; gain = 5.000 ; free physical = 16631 ; free virtual = 26741
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 9210.836 ; gain = 0.000 ; free physical = 16637 ; free virtual = 26748
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/raesangur/github/ppu/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hit_handler' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/raesangur/github/ppu/testbench/testbench.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_hit_handler_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/raesangur/github/ppu/testbench/testbench.srcs/sources_1/new/tb_hit_handler.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_hit_handler'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/raesangur/github/ppu/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/raesangur/github/ppu/testbench/testbench.sim/sim_1/behav/xsim'
xelab -wto 71c579dce8264473ab56479b1c98a235 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_hit_handler_behav xil_defaultlib.tb_hit_handler -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /usr/share/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 71c579dce8264473ab56479b1c98a235 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_hit_handler_behav xil_defaultlib.tb_hit_handler -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.ppu_package
Compiling package xil_defaultlib.sprite_package
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.hit_detector [hit_detector_default]
Compiling architecture behavioral of entity xil_defaultlib.hit_handler [hit_handler_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_hit_handler
Built simulation snapshot tb_hit_handler_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 9221.844 ; gain = 11.008 ; free physical = 16636 ; free virtual = 26748
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jul 28 11:47:13 2022...
