ARM GAS  C:\Users\cmila\AppData\Local\Temp\ccRxutXA.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 1
   4              		.fpu fpv4-sp-d16
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 4
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.thumb
  15              		.syntax unified
  16              		.file	"cy_sysint.c"
  17              		.text
  18              	.Ltext0:
  19              		.cfi_sections	.debug_frame
  20              		.section	.text.Cy_SysInt_SetVector,"ax",%progbits
  21              		.align	1
  22              		.global	Cy_SysInt_SetVector
  23              		.thumb
  24              		.thumb_func
  25              		.type	Cy_SysInt_SetVector, %function
  26              	Cy_SysInt_SetVector:
  27              	.LFB136:
  28              		.file 1 "Generated_Source\\PSoC6\\pdl\\drivers\\peripheral\\sysint\\cy_sysint.c"
   1:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** /***************************************************************************//**
   2:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \file  cy_sysint.c
   3:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \version 1.20
   4:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
   5:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \brief
   6:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Provides an API implementation of the SysInt driver.
   7:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
   8:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** ********************************************************************************
   9:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \copyright
  10:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Copyright 2016-2018, Cypress Semiconductor Corporation. All rights reserved.
  11:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * You may use this file only in accordance with the license, terms, conditions,
  12:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * disclaimers, and limitations in the end user license agreement accompanying
  13:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * the software package with which this file was provided.
  14:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *******************************************************************************/
  15:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
  16:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** #include "cy_sysint.h"
  17:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
  18:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
  19:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** /*******************************************************************************
  20:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Function Name: Cy_SysInt_Init
  21:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** ****************************************************************************//**
  22:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
  23:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \brief Initializes the referenced interrupt by setting the priority and the
  24:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * interrupt vector.
  25:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
  26:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Use the CMSIS core function NVIC_EnableIRQ(config.intrSrc) to enable the interrupt.
  27:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
  28:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \param config
  29:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Interrupt configuration structure
ARM GAS  C:\Users\cmila\AppData\Local\Temp\ccRxutXA.s 			page 2


  30:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
  31:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \param userIsr
  32:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Address of the ISR
  33:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
  34:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \return 
  35:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Initialization status  
  36:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
  37:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \note The interrupt vector will be relocated only if the vector table was
  38:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * moved to __ramVectors in SRAM. Otherwise it is ignored.
  39:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
  40:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \funcusage
  41:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \snippet sysint\1.20\snippet\main.c snippet_Cy_SysInt_Init
  42:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
  43:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *******************************************************************************/
  44:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** cy_en_sysint_status_t Cy_SysInt_Init(const cy_stc_sysint_t* config, cy_israddress userIsr)
  45:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** {
  46:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     cy_en_sysint_status_t status = CY_SYSINT_SUCCESS;
  47:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
  48:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     if(NULL != config)
  49:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     {
  50:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         CY_ASSERT_L3(CY_SYSINT_IS_PRIORITY_VALID(config->intrPriority));
  51:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
  52:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         #if (CY_CPU_CORTEX_M0P)
  53:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             if (config->intrSrc > SysTick_IRQn)
  54:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             {
  55:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****                 Cy_SysInt_SetInterruptSource(config->intrSrc, config->cm0pSrc);
  56:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             }
  57:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             else
  58:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             {
  59:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****                 status = CY_SYSINT_BAD_PARAM;
  60:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             }
  61:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         #endif
  62:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         
  63:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         NVIC_SetPriority(config->intrSrc, config->intrPriority);
  64:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         
  65:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         /* Set the new vector only if it was moved to __ramVectors */
  66:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         if (SCB->VTOR == (uint32_t)&__ramVectors)
  67:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         {
  68:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             (void)Cy_SysInt_SetVector(config->intrSrc, userIsr);
  69:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         }
  70:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     }
  71:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     else
  72:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     {
  73:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         status = CY_SYSINT_BAD_PARAM;
  74:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     }
  75:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     
  76:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     return(status);
  77:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** }
  78:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
  79:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
  80:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** #if (CY_CPU_CORTEX_M0P) || defined (CY_DOXYGEN)
  81:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
  82:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** /*******************************************************************************
  83:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Function Name: Cy_SysInt_SetInterruptSource
  84:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** ****************************************************************************//**
  85:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
  86:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \brief Configures the interrupt selection for the specified NVIC channel.
ARM GAS  C:\Users\cmila\AppData\Local\Temp\ccRxutXA.s 			page 3


  87:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
  88:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * To disconnect the interrupt source from the NVIC channel
  89:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * use the \ref Cy_SysInt_DisconnectInterruptSource.
  90:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
  91:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \param IRQn
  92:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * NVIC channel number connected to the CPU core.
  93:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
  94:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \param devIntrSrc
  95:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Device interrupt to be routed to the NVIC channel.
  96:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
  97:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \note This function is available for CM0+ core only.
  98:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
  99:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \funcusage
 100:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \snippet sysint\1.20\snippet\main.c snippet_Cy_SysInt_SetInterruptSource
 101:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 102:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *******************************************************************************/
 103:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** void Cy_SysInt_SetInterruptSource(IRQn_Type IRQn, cy_en_intr_t devIntrSrc)
 104:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** {    
 105:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     if (CY_CPUSS_V1)
 106:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     {
 107:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         uint32_t regPos = ((uint32_t)IRQn >> CY_SYSINT_CM0P_MUX_SHIFT);
 108:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         if(0UL == (regPos & (uint32_t)~CY_SYSINT_MUX_REG_MSK))
 109:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         {
 110:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             uint32_t bitfield_Pos = (uint32_t)((uint32_t)IRQn - (uint32_t)(regPos << CY_SYSINT_CM0P
 111:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             uint32_t bitfield_Msk = (uint32_t)(CY_SYSINT_CM0P_MUX_MASK << bitfield_Pos);
 112:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             
 113:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             CY_REG32_CLR_SET(CPUSS_CM0_INT_CTL[regPos], bitfield, devIntrSrc);
 114:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         }
 115:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     }
 116:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     else /* CPUSS_V2 */
 117:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     {
 118:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         CY_ASSERT_L1(CY_CPUSS_DISCONNECTED_IRQN != devIntrSrc); /* Disconnection feature doesn't wo
 119:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 120:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         CPUSS_CM0_SYSTEM_INT_CTL[devIntrSrc] = _VAL2FLD(CPUSS_V2_CM0_SYSTEM_INT_CTL_CPU_INT_IDX, IR
 121:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****                                                       | CPUSS_V2_CM0_SYSTEM_INT_CTL_CPU_INT_VALID_M
 122:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     }
 123:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** }
 124:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 125:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 126:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** /*******************************************************************************
 127:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Function Name: Cy_SysInt_DisconnectInterruptSource
 128:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** ****************************************************************************//**
 129:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 130:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \brief Disconnect the interrupt source from the specified NVIC channel.
 131:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 132:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \param IRQn
 133:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * NVIC channel number connected to the CPU core.
 134:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * This parameter is ignored for devices using CPUSS_ver2.
 135:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 136:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \param devIntrSrc
 137:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Device interrupt routed to the NVIC channel.
 138:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * This parameter is ignored for devices using CPUSS_ver1.
 139:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 140:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \note This function is available for CM0+ core only.
 141:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 142:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \funcusage
 143:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \snippet sysint\1.20\snippet\main.c snippet_Cy_SysInt_DisconnectInterruptSource
ARM GAS  C:\Users\cmila\AppData\Local\Temp\ccRxutXA.s 			page 4


 144:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 145:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *******************************************************************************/
 146:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** void Cy_SysInt_DisconnectInterruptSource(IRQn_Type IRQn, cy_en_intr_t devIntrSrc)
 147:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** {
 148:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     if (CY_CPUSS_V1)
 149:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     {
 150:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         Cy_SysInt_SetInterruptSource(IRQn, CY_CPUSS_DISCONNECTED_IRQN);
 151:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     }
 152:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     else /* CPUSS_V2 */
 153:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     {
 154:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         CPUSS_CM0_SYSTEM_INT_CTL[devIntrSrc] &= (uint32_t)~ CPUSS_V2_CM0_SYSTEM_INT_CTL_CPU_INT_VAL
 155:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     }
 156:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** }
 157:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 158:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 159:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** /*******************************************************************************
 160:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Function Name: Cy_SysInt_GetInterruptSource
 161:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** ****************************************************************************//**
 162:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 163:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \brief Gets the interrupt source of the NVIC channel.
 164:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 165:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \param IRQn
 166:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * NVIC channel number connected to the CPU core
 167:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 168:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \return 
 169:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Device interrupt connected to the NVIC channel. A returned value of 
 170:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * "disconnected_IRQn" indicates that the interrupt source is disconnected.  
 171:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 172:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \note This function is available for CM0+ core only.
 173:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 174:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \note This function supports only devices using CPUSS_ver1. For all
 175:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * other devices, use the Cy_SysInt_GetNvicConnection() function.
 176:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 177:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \funcusage
 178:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \snippet sysint\1.20\snippet\main.c snippet_Cy_SysInt_SetInterruptSource
 179:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 180:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *******************************************************************************/
 181:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** cy_en_intr_t Cy_SysInt_GetInterruptSource(IRQn_Type IRQn)
 182:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** {
 183:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     uint32_t tempReg = CY_CPUSS_NOT_CONNECTED_IRQN;
 184:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 185:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     if (CY_CPUSS_V1)
 186:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     {
 187:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         uint32_t regPos  = ((uint32_t)IRQn >> CY_SYSINT_CM0P_MUX_SHIFT);
 188:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         if(0UL == (regPos & (uint32_t)~CY_SYSINT_MUX_REG_MSK))
 189:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         {
 190:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             uint32_t bitfield_Pos  = ((uint32_t)IRQn - (regPos <<  CY_SYSINT_CM0P_MUX_SHIFT)) <<  C
 191:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             uint32_t bitfield_Msk = (uint32_t)(CY_SYSINT_CM0P_MUX_MASK << bitfield_Pos);
 192:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         
 193:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             tempReg = _FLD2VAL(bitfield, CPUSS_CM0_INT_CTL[regPos]);
 194:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         }
 195:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     }
 196:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 197:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     return ((cy_en_intr_t)tempReg);
 198:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** }
 199:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 200:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     
ARM GAS  C:\Users\cmila\AppData\Local\Temp\ccRxutXA.s 			page 5


 201:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** /*******************************************************************************
 202:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Function Name: Cy_SysInt_GetNvicConnection
 203:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** ****************************************************************************//**
 204:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 205:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \brief Gets the NVIC channel to which the interrupt source is connected.
 206:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 207:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \param devIntrSrc
 208:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Device interrupt that is potentially connected to the NVIC channel.
 209:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 210:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \return
 211:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * NVIC channel number connected to the CPU core. A returned value of
 212:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * "unconnected_IRQn" indicates that the interrupt source is disabled.
 213:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 214:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \note This function is available for CM0+ core only.
 215:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 216:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \note This function supports only devices using CPUSS_ver2 or higher.
 217:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 218:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \funcusage
 219:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \snippet sysint\1.20\snippet\main.c snippet_Cy_SysInt_SetInterruptSource
 220:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 221:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *******************************************************************************/
 222:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** IRQn_Type Cy_SysInt_GetNvicConnection(cy_en_intr_t devIntrSrc)
 223:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** {
 224:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     uint32_t tempReg = CY_CPUSS_NOT_CONNECTED_IRQN;
 225:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 226:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     if ((!CY_CPUSS_V1) && (CY_SYSINT_ENABLE == _FLD2VAL(CPUSS_V2_CM0_SYSTEM_INT_CTL_CPU_INT_VALID, 
 227:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     {
 228:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         tempReg = _FLD2VAL(CPUSS_V2_CM0_SYSTEM_INT_CTL_CPU_INT_IDX, CPUSS_CM0_SYSTEM_INT_CTL[devInt
 229:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     }
 230:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     return ((IRQn_Type)tempReg);
 231:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** }
 232:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 233:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 234:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** /*******************************************************************************
 235:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Function Name: Cy_SysInt_GetInterruptActive
 236:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** ****************************************************************************//**
 237:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 238:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \brief Gets the highest priority active interrupt for the selected NVIC channel.
 239:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 240:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * The priority of the interrupt in a given channel is determined by the index
 241:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * value of the interrupt in the cy_en_intr_t enum. The lower the index, the 
 242:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * higher the priority. E.g. Consider a case where an interrupt source with value
 243:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * 29 and an interrupt source with value 46 both source the same NVIC channel. If
 244:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * both are active (triggered) at the same time, calling Cy_SysInt_GetInterruptActive()
 245:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * will return 29 as the active interrupt.
 246:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 247:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \param IRQn
 248:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * NVIC channel number connected to the CPU core
 249:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 250:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \return
 251:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Device interrupt connected to the NVIC channel. A returned value of 
 252:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * "disconnected_IRQn" indicates that there are no active (pending) interrupts 
 253:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * on this NVIC channel.  
 254:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 255:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \note This function is available for CM0+ core only.
 256:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 257:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \note This function supports only devices using CPUSS_ver2 or higher.
ARM GAS  C:\Users\cmila\AppData\Local\Temp\ccRxutXA.s 			page 6


 258:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 259:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \funcusage
 260:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \snippet sysint\1.20\snippet\main.c snippet_Cy_SysInt_GetInterruptActive
 261:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 262:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *******************************************************************************/
 263:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** cy_en_intr_t Cy_SysInt_GetInterruptActive(IRQn_Type IRQn)
 264:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** {
 265:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     uint32_t tempReg = CY_CPUSS_NOT_CONNECTED_IRQN;
 266:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     uint32_t locIdx = (uint32_t)IRQn & CY_SYSINT_INT_STATUS_MSK;
 267:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 268:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     if ((!CY_CPUSS_V1) && (CY_SYSINT_ENABLE == _FLD2VAL(CPUSS_V2_CM0_INT0_STATUS_SYSTEM_INT_VALID, 
 269:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     {
 270:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         tempReg = _FLD2VAL(CPUSS_V2_CM0_INT0_STATUS_SYSTEM_INT_IDX, CPUSS_CM0_INT_STATUS[locIdx]);
 271:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     }
 272:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     return (cy_en_intr_t)tempReg;
 273:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** }
 274:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 275:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** #endif
 276:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 277:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 278:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** /*******************************************************************************
 279:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Function Name: Cy_SysInt_SetVector
 280:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** ****************************************************************************//**
 281:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 282:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \brief Changes the ISR vector for the interrupt.
 283:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 284:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * This function relies on the assumption that the vector table is
 285:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * relocated to __ramVectors[RAM_VECTORS_SIZE] in SRAM. Otherwise it will
 286:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * return the address of the default ISR location in the flash vector table.
 287:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 288:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \param IRQn
 289:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Interrupt source
 290:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 291:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \param userIsr
 292:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Address of the ISR to set in the interrupt vector table
 293:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 294:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \return
 295:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Previous address of the ISR in the interrupt vector table
 296:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 297:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \note For CM0+, this function sets the interrupt vector for the interrupt
 298:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * channel on the NVIC.
 299:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 300:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \funcusage
 301:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \snippet sysint\1.20\snippet\main.c snippet_Cy_SysInt_SetVector
 302:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 303:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *******************************************************************************/
 304:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** cy_israddress Cy_SysInt_SetVector(IRQn_Type IRQn, cy_israddress userIsr)
 305:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** {
  29              		.loc 1 305 0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34              	.LVL0:
 306:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     cy_israddress prevIsr;
 307:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     
 308:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     /* Set the new vector only if it was moved to __ramVectors */
ARM GAS  C:\Users\cmila\AppData\Local\Temp\ccRxutXA.s 			page 7


 309:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     if (SCB->VTOR == (uint32_t)&__ramVectors)
  35              		.loc 1 309 0
  36 0000 074B     		ldr	r3, .L4
  37 0002 9A68     		ldr	r2, [r3, #8]
  38 0004 074B     		ldr	r3, .L4+4
  39 0006 9A42     		cmp	r2, r3
 310:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     {
 311:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         CY_ASSERT_L1(CY_SYSINT_IS_VECTOR_VALID(userIsr));
 312:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 313:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         prevIsr = __ramVectors[CY_INT_IRQ_BASE + IRQn];
 314:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         __ramVectors[CY_INT_IRQ_BASE + IRQn] = userIsr;
 315:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     }
 316:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     else
 317:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     {
 318:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         prevIsr = __Vectors[CY_INT_IRQ_BASE + IRQn];
  40              		.loc 1 318 0
  41 0008 18BF     		it	ne
  42 000a 074A     		ldrne	r2, .L4+8
  43 000c 00F11003 		add	r3, r0, #16
 313:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         __ramVectors[CY_INT_IRQ_BASE + IRQn] = userIsr;
  44              		.loc 1 313 0
  45 0010 06BF     		itte	eq
  46 0012 52F82300 		ldreq	r0, [r2, r3, lsl #2]
  47              	.LVL1:
 314:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     }
  48              		.loc 1 314 0
  49 0016 42F82310 		streq	r1, [r2, r3, lsl #2]
  50              		.loc 1 318 0
  51 001a 52F82300 		ldrne	r0, [r2, r3, lsl #2]
  52              	.LVL2:
 319:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     }
 320:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 321:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     return prevIsr;
 322:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** }
  53              		.loc 1 322 0
  54 001e 7047     		bx	lr
  55              	.L5:
  56              		.align	2
  57              	.L4:
  58 0020 00ED00E0 		.word	-536810240
  59 0024 00000000 		.word	__ramVectors
  60 0028 00000000 		.word	__Vectors
  61              		.cfi_endproc
  62              	.LFE136:
  63              		.size	Cy_SysInt_SetVector, .-Cy_SysInt_SetVector
  64              		.section	.text.Cy_SysInt_Init,"ax",%progbits
  65              		.align	1
  66              		.global	Cy_SysInt_Init
  67              		.thumb
  68              		.thumb_func
  69              		.type	Cy_SysInt_Init, %function
  70              	Cy_SysInt_Init:
  71              	.LFB135:
  45:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     cy_en_sysint_status_t status = CY_SYSINT_SUCCESS;
  72              		.loc 1 45 0
  73              		.cfi_startproc
  74              		@ args = 0, pretend = 0, frame = 0
ARM GAS  C:\Users\cmila\AppData\Local\Temp\ccRxutXA.s 			page 8


  75              		@ frame_needed = 0, uses_anonymous_args = 0
  76              	.LVL3:
  77 0000 10B5     		push	{r4, lr}
  78              		.cfi_def_cfa_offset 8
  79              		.cfi_offset 4, -8
  80              		.cfi_offset 14, -4
  48:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     {
  81              		.loc 1 48 0
  82 0002 F0B1     		cbz	r0, .L10
  63:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         
  83              		.loc 1 63 0
  84 0004 B0F90030 		ldrsh	r3, [r0]
  85 0008 4268     		ldr	r2, [r0, #4]
  86              	.LVL4:
  87              	.LBB4:
  88              	.LBB5:
  89              		.file 2 "Generated_Source\\PSoC6\\pdl\\cmsis/include/core_cm4.h"
   1:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**************************************************************************//**
   2:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @file     core_cm4.h
   3:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @version  V5.0.5
   5:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @date     08. January 2018
   6:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
   7:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*
   8:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * Copyright (c) 2009-2017 ARM Limited. All rights reserved.
   9:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  10:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  12:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * not use this file except in compliance with the License.
  14:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * You may obtain a copy of the License at
  15:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  16:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  18:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * See the License for the specific language governing permissions and
  22:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * limitations under the License.
  23:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
  24:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  25:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if   defined ( __ICCARM__ )
  26:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined (__clang__)
  28:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
  30:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  31:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  34:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #include <stdint.h>
  35:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  36:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
  37:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  extern "C" {
  38:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
  39:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  40:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
ARM GAS  C:\Users\cmila\AppData\Local\Temp\ccRxutXA.s 			page 9


  41:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  44:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  47:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****      Unions are used for effective representation of core registers.
  49:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  50:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
  53:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  54:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  55:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*******************************************************************************
  56:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *                 CMSIS definitions
  57:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
  58:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
  59:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup Cortex_M4
  60:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
  61:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
  62:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  63:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #include "cmsis_version.h"
  64:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  
  65:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* CMSIS CM4 definitions */
  66:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  69:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  71:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  72:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  73:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  75:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
  76:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined ( __CC_ARM )
  77:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
  78:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  79:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
  80:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
  81:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  82:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
  83:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
  84:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
  85:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
  86:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
  87:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  88:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  89:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __ARM_PCS_VFP
  90:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  91:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
  92:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
  93:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  94:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
  95:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
  96:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
  97:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
ARM GAS  C:\Users\cmila\AppData\Local\Temp\ccRxutXA.s 			page 10


  98:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
  99:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 100:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __GNUC__ )
 101:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 102:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 104:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 105:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 106:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 107:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 108:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 109:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 110:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 111:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 112:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __ICCARM__ )
 113:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __ARMVFP__
 114:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 115:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 116:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 117:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 118:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 119:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 120:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 121:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 122:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 123:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 124:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __TI_ARM__ )
 125:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 126:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 127:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 128:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 129:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 131:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 132:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 133:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 134:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 135:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 136:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __TASKING__ )
 137:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __FPU_VFP__
 138:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 139:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 140:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 141:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 142:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 143:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 144:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 145:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 146:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 147:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 148:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __CSMC__ )
 149:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 150:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 151:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 152:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 153:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
ARM GAS  C:\Users\cmila\AppData\Local\Temp\ccRxutXA.s 			page 11


 155:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 156:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 157:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 158:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 159:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 160:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 161:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 162:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 163:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 164:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 165:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
 166:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
 167:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 168:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 169:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 170:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 171:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifndef __CMSIS_GENERIC
 172:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 173:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 174:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 175:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 176:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
 177:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  extern "C" {
 178:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 179:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 180:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* check device defines and use defaults */
 181:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 182:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __CM4_REV
 183:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __CM4_REV               0x0000U
 184:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 185:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 186:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 187:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __FPU_PRESENT
 188:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_PRESENT             0U
 189:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 191:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 192:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __MPU_PRESENT
 193:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __MPU_PRESENT             0U
 194:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 196:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 197:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 198:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 199:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 200:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 201:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 202:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 203:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 204:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 205:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 206:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 207:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 208:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 209:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 210:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 211:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\cmila\AppData\Local\Temp\ccRxutXA.s 			page 12


 212:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 213:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     \li to specify the access to peripheral variables.
 214:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 215:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
 216:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
 217:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 218:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #else
 219:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 220:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 221:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 222:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 223:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 224:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* following defines should be used for structure members */
 225:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 226:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 227:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 228:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 229:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group Cortex_M4 */
 230:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 231:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 232:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 233:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*******************************************************************************
 234:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *                 Register Abstraction
 235:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   Core Register contain:
 236:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Register
 237:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core NVIC Register
 238:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core SCB Register
 239:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core SysTick Register
 240:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Debug Register
 241:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core MPU Register
 242:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core FPU Register
 243:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
 244:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 245:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 246:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 247:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
 248:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 249:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 250:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
 251:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 252:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Core Register type definitions.
 253:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 254:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 255:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 256:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 257:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 258:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 259:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 260:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 261:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 262:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 263:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 264:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 265:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 266:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 267:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 268:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
ARM GAS  C:\Users\cmila\AppData\Local\Temp\ccRxutXA.s 			page 13


 269:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 270:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 271:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 272:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 273:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } APSR_Type;
 274:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 275:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* APSR Register Definitions */
 276:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 277:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 278:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 279:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 280:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 281:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 282:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 283:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 284:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 285:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 286:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 287:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 288:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 289:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 290:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 291:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 292:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 293:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 294:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 295:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 296:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 297:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 298:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 299:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 300:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 301:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 302:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 303:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 304:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 305:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 306:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } IPSR_Type;
 307:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 308:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* IPSR Register Definitions */
 309:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 310:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 311:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 312:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 313:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 314:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 315:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 316:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 317:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 318:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 319:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 320:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 321:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 322:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 323:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 324:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 325:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
ARM GAS  C:\Users\cmila\AppData\Local\Temp\ccRxutXA.s 			page 14


 326:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 327:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 328:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 329:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 330:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 331:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 332:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 333:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 334:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } xPSR_Type;
 335:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 336:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* xPSR Register Definitions */
 337:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 338:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 339:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 340:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 341:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 342:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 343:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 344:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 345:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 346:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 347:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 348:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 349:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 350:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 351:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 352:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 353:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 354:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 355:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 356:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 357:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 358:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 359:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 360:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 361:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 362:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 363:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 364:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 365:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 366:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 367:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 368:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 369:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 370:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 371:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 372:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 373:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 374:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 375:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 376:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 377:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 378:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 379:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 380:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 381:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } CONTROL_Type;
 382:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\cmila\AppData\Local\Temp\ccRxutXA.s 			page 15


 383:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* CONTROL Register Definitions */
 384:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 385:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 386:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 387:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 388:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 389:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 390:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 391:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 392:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 393:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 394:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 395:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 396:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 397:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
 398:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 399:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 400:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 401:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 402:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 403:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 404:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 405:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 406:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 407:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 408:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 409:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[24U];
 410:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 411:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RSERVED1[24U];
 412:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 413:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[24U];
 414:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 415:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED3[24U];
 416:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 417:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED4[56U];
 418:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 419:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED5[644U];
 420:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 421:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }  NVIC_Type;
 422:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 423:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 424:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 425:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 426:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 427:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 428:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 429:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 430:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 431:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 432:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 433:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 434:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 435:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 436:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 437:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 438:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 439:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
ARM GAS  C:\Users\cmila\AppData\Local\Temp\ccRxutXA.s 			page 16


 440:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 441:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 442:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 443:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 444:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 445:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 446:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 447:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 448:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 449:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 450:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 451:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 452:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 453:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 454:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 455:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 456:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 457:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 458:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 459:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 460:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 461:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[5U];
 462:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 463:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } SCB_Type;
 464:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 465:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB CPUID Register Definitions */
 466:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 467:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 468:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 469:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 470:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 471:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 472:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 473:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 474:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 475:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 476:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 477:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 478:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 479:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 480:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 481:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 482:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 483:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 484:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 485:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 486:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 487:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 488:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 489:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 490:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 491:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 492:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 493:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 494:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 495:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 496:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\cmila\AppData\Local\Temp\ccRxutXA.s 			page 17


 497:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 498:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 499:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 500:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 501:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 502:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 503:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 504:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 505:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 506:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 507:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 508:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 509:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 510:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 511:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 512:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 513:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 514:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 515:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 516:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 517:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 518:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 519:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 520:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 521:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 522:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 523:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 524:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 525:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 526:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 527:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 528:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 529:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 530:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 531:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 532:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 533:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 534:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 535:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 536:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 537:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 538:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB System Control Register Definitions */
 539:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 540:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 541:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 542:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 543:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 544:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 545:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 546:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 547:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 548:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 549:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 550:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 551:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 552:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 553:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
ARM GAS  C:\Users\cmila\AppData\Local\Temp\ccRxutXA.s 			page 18


 554:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 555:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 556:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 557:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 558:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 559:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 560:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 561:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 562:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 563:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 564:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 565:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 566:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 567:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 568:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 569:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 570:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 571:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 572:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 573:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 574:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 575:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 576:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 577:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 578:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 579:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 580:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 581:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 582:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 583:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 584:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 585:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 586:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 587:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 588:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 589:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 590:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 591:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 592:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 593:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 594:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 595:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 596:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 597:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 598:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 599:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 600:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 601:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 602:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 603:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 604:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 605:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 606:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 607:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 608:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 609:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 610:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
ARM GAS  C:\Users\cmila\AppData\Local\Temp\ccRxutXA.s 			page 19


 611:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 612:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 613:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 614:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 615:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 616:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 617:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 618:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 619:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 620:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 621:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 622:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 623:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 624:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 625:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 626:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 627:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 628:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 629:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 630:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 631:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 632:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 633:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 634:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 635:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 636:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 637:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 638:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 639:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 640:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 641:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 642:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 643:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 644:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 645:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 646:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 647:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 648:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 649:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 650:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 651:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 652:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 653:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 654:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 655:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 656:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 657:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 658:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 659:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 660:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 661:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 662:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 663:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 664:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 665:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 666:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 667:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\cmila\AppData\Local\Temp\ccRxutXA.s 			page 20


 668:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 669:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 670:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 671:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 672:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 673:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 674:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 675:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 676:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 677:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 678:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 679:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 680:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 681:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 682:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 683:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 684:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 685:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 686:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 687:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 688:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 689:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 690:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 691:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 692:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 693:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 694:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 695:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 696:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 697:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 698:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 699:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 700:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 701:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 702:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 703:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 704:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 705:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 706:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_SCB */
 707:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 708:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 709:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 710:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 711:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 712:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 713:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 714:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 715:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 716:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 717:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 718:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 719:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 720:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 721:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[1U];
 722:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 723:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 724:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } SCnSCB_Type;
ARM GAS  C:\Users\cmila\AppData\Local\Temp\ccRxutXA.s 			page 21


 725:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 726:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 727:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 728:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 729:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 730:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Auxiliary Control Register Definitions */
 731:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 732:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 733:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 734:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 735:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 736:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 737:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 738:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 739:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 740:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 741:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 742:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 743:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 744:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 745:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 746:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 747:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 748:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 749:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 750:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 751:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 752:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 753:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 754:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 755:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 756:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 757:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 758:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 759:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 760:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 761:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 762:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 763:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 764:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 765:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } SysTick_Type;
 766:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 767:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 768:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 769:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 770:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 771:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 772:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 773:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 774:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 775:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 776:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 777:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 778:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 779:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 780:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Reload Register Definitions */
 781:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
ARM GAS  C:\Users\cmila\AppData\Local\Temp\ccRxutXA.s 			page 22


 782:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 783:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 784:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Current Register Definitions */
 785:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 786:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 787:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 788:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Calibration Register Definitions */
 789:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 790:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 791:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 792:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 793:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 794:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 795:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 796:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 797:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 798:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 799:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 800:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 801:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 802:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 803:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 804:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 805:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 806:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 807:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 808:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 809:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 810:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 811:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 812:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 813:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  union
 814:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 815:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 816:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 817:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 818:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 819:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[864U];
 820:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 821:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED1[15U];
 822:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 823:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[15U];
 824:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 825:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED3[29U];
 826:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 827:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 828:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 829:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED4[43U];
 830:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 831:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 832:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED5[6U];
 833:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 834:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 835:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 836:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 837:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 838:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
ARM GAS  C:\Users\cmila\AppData\Local\Temp\ccRxutXA.s 			page 23


 839:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 840:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 841:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 842:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 843:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 844:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 845:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } ITM_Type;
 846:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 847:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 848:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 849:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 850:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 851:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Trace Control Register Definitions */
 852:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 853:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 854:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 855:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 856:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 857:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 858:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 859:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 860:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 861:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 862:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 863:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 864:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 865:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 866:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 867:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 868:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 869:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 870:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 871:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 872:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 873:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 874:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 875:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 876:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 877:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 878:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 879:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Integration Write Register Definitions */
 880:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 881:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 882:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 883:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Integration Read Register Definitions */
 884:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 885:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 886:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 887:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 888:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 889:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 890:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 891:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Lock Status Register Definitions */
 892:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 893:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 894:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 895:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
ARM GAS  C:\Users\cmila\AppData\Local\Temp\ccRxutXA.s 			page 24


 896:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 897:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 898:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 899:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 900:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 901:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 902:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 903:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 904:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 905:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 906:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 907:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 908:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 909:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 910:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 911:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 912:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 913:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 914:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 915:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 916:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 917:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 918:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 919:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 920:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 921:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 922:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 923:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 924:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 925:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 926:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 927:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[1U];
 928:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 929:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 930:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 931:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED1[1U];
 932:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 933:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 934:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 935:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[1U];
 936:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 937:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 938:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 939:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } DWT_Type;
 940:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 941:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Control Register Definitions */
 942:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 943:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 944:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 945:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 946:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 947:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 948:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 949:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 950:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 951:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 952:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
ARM GAS  C:\Users\cmila\AppData\Local\Temp\ccRxutXA.s 			page 25


 953:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 954:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 955:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 956:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 957:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 958:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 959:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 960:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 961:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 962:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 963:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 964:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 965:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 966:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 967:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 968:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 969:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 970:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 971:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 972:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 973:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 974:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 975:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 976:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 977:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 978:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 979:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 980:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 981:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 982:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 983:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 984:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 985:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 986:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 987:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 988:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 989:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 990:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 991:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 992:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 993:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 994:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 995:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 996:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT CPI Count Register Definitions */
 997:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 998:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 999:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1000:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
1001:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1002:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1003:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1004:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Sleep Count Register Definitions */
1005:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1006:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1007:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1008:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT LSU Count Register Definitions */
1009:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
ARM GAS  C:\Users\cmila\AppData\Local\Temp\ccRxutXA.s 			page 26


1010:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1011:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1012:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1013:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1014:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1015:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1016:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1017:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1018:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1019:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1020:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1021:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1022:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1023:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1024:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1025:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1026:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1027:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1028:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1029:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1030:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1031:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1032:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1033:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1034:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1035:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1036:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1037:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1038:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1039:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1040:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1041:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1042:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1043:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1044:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1045:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1046:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1047:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1048:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1049:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1050:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1051:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1052:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1053:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1054:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1055:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1056:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1057:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1058:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1059:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1060:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1061:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1062:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1063:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1064:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1065:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[2U];
1066:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
ARM GAS  C:\Users\cmila\AppData\Local\Temp\ccRxutXA.s 			page 27


1067:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED1[55U];
1068:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1069:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[131U];
1070:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1071:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1072:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1073:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED3[759U];
1074:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
1075:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1076:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1077:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED4[1U];
1078:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1079:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1080:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1081:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED5[39U];
1082:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1083:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1084:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED7[8U];
1085:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1086:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1087:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } TPI_Type;
1088:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1089:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1090:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< @Deprec
1091:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< @Deprec
1092:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1093:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ACPR_SWOSCALER_Pos              0U                                         /*!< TPI ACP
1094:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ACPR_SWOSCALER_Msk             (0xFFFFUL /*<< TPI_ACPR_SWOSCALER_Pos*/)    /*!< TPI ACP
1095:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1096:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1097:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1098:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1099:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1100:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1101:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1102:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1103:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1104:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1105:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1106:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1107:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1108:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1109:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1110:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1111:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1112:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1113:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1114:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1115:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1116:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1117:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1118:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1119:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1120:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1121:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1122:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1123:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\cmila\AppData\Local\Temp\ccRxutXA.s 			page 28


1124:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1125:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1126:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1127:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1128:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1129:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1130:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1131:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1132:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1133:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1134:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1135:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1136:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1137:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1138:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1139:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1140:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1141:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1142:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1143:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1144:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1145:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1146:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1147:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITA
1148:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1149:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1150:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1151:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1152:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1153:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1154:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1155:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1156:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1157:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1158:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1159:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1160:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1161:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1162:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1163:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1164:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1165:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1166:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1167:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1168:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1169:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1170:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1171:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1172:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1173:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITA
1174:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1175:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1176:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1177:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1178:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1179:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1180:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI DEVID Register Definitions */
ARM GAS  C:\Users\cmila\AppData\Local\Temp\ccRxutXA.s 			page 29


1181:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1182:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1183:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1184:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1185:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1186:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1187:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1188:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1189:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1190:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1191:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1192:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1193:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1194:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1195:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1196:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1197:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1198:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1199:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1200:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEV
1201:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1202:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1203:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEV
1204:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1205:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1206:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1207:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1208:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1209:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1210:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1211:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1212:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1213:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1214:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1215:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1216:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1217:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1218:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1219:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1220:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1221:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1222:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1223:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1224:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1225:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1226:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1227:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1228:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1229:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1230:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1231:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1232:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1233:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } MPU_Type;
1234:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1235:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_RALIASES                  4U
1236:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1237:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Type Register Definitions */
ARM GAS  C:\Users\cmila\AppData\Local\Temp\ccRxutXA.s 			page 30


1238:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1239:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1240:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1241:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1242:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1243:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1244:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1245:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1246:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1247:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Control Register Definitions */
1248:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1249:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1250:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1251:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1252:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1253:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1254:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1255:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1256:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1257:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Region Number Register Definitions */
1258:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1259:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1260:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1261:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1262:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1263:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1264:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1265:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1266:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1267:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1268:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1269:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1270:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1271:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1272:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1273:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1274:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1275:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1276:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1277:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1278:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1279:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1280:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1281:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1282:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1283:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1284:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1285:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1286:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1287:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1288:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1289:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1290:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1291:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1292:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1293:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1294:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
ARM GAS  C:\Users\cmila\AppData\Local\Temp\ccRxutXA.s 			page 31


1295:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1296:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1297:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1298:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1299:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1300:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1301:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1302:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_MPU */
1303:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1304:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1305:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1306:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1307:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1308:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1309:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1310:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1311:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1312:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1313:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1314:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1315:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1316:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1317:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1318:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[1U];
1319:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1320:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1321:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1322:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1323:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1324:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } FPU_Type;
1325:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1326:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1327:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1328:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1329:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1330:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1331:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1332:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1333:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1334:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1335:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1336:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1337:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1338:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1339:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1340:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1341:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1342:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1343:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1344:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1345:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1346:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1347:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1348:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1349:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1350:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1351:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
ARM GAS  C:\Users\cmila\AppData\Local\Temp\ccRxutXA.s 			page 32


1352:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1353:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1354:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1355:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1356:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1357:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1358:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1359:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1360:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1361:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1362:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1363:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1364:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1365:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1366:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1367:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1368:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1369:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1370:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1371:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1372:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1373:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1374:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1375:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1376:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1377:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1378:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1379:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1380:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1381:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1382:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1383:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1384:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1385:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1386:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1387:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1388:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1389:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1390:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1391:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1392:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1393:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1394:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1395:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1396:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1397:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1398:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1399:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1400:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1401:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1402:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1403:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1404:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1405:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1406:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1407:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1408:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\cmila\AppData\Local\Temp\ccRxutXA.s 			page 33


1409:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_FPU */
1410:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1411:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1412:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1413:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1414:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1415:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1416:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1417:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1418:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1419:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1420:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1421:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1422:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1423:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1424:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1425:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1426:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1427:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1428:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } CoreDebug_Type;
1429:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1430:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1431:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1432:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1433:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1434:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1435:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1436:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1437:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1438:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1439:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1440:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1441:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1442:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1443:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1444:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1445:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1446:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1447:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1448:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1449:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1450:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1451:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1452:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1453:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1454:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1455:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1456:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1457:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1458:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1459:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1460:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1461:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1462:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1463:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1464:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1465:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
ARM GAS  C:\Users\cmila\AppData\Local\Temp\ccRxutXA.s 			page 34


1466:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1467:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1468:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1469:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1470:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1471:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1472:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1473:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1474:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1475:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1476:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1477:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1478:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1479:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1480:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1481:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1482:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1483:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1484:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1485:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1486:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1487:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1488:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1489:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1490:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1491:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1492:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1493:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1494:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1495:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1496:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1497:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1498:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1499:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1500:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1501:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1502:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1503:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1504:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1505:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1506:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1507:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1508:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1509:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1510:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1511:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1512:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1513:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1514:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1515:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1516:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1517:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1518:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
1519:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1520:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1521:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1522:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
ARM GAS  C:\Users\cmila\AppData\Local\Temp\ccRxutXA.s 			page 35


1523:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1524:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1525:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1526:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1527:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1528:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return           Masked and shifted value.
1529:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
1530:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1531:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1532:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1533:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1534:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1535:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1536:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return           Masked and shifted bit field value.
1537:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
1538:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1539:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1540:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1541:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1542:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1543:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1544:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
1545:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1546:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1547:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1548:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1549:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1550:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Memory mapping of Core Hardware */
1551:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1552:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1553:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1554:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1555:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1556:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1557:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1558:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1559:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1560:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1561:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1562:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1563:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1564:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1565:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1566:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1567:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1568:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1569:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1570:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1571:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1572:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
1573:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1574:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1575:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1576:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1577:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} */
1578:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1579:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\cmila\AppData\Local\Temp\ccRxutXA.s 			page 36


1580:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1581:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*******************************************************************************
1582:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *                Hardware Abstraction Layer
1583:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   Core Function Interface contains:
1584:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core NVIC Functions
1585:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core SysTick Functions
1586:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Debug Functions
1587:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Register Access Functions
1588:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
1589:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1590:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1591:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
1592:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1593:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1594:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1595:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1596:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1597:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1598:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1599:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1600:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1601:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1602:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1603:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1604:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1605:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1606:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
1607:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1608:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #else
1609:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1610:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1611:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1612:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1613:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1614:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1615:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1616:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1617:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1618:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1619:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1620:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1621:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1622:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1623:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1624:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1625:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1626:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
1627:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1628:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #else
1629:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1630:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1631:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1632:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1633:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1634:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1635:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1636:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\cmila\AppData\Local\Temp\ccRxutXA.s 			page 37


1637:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1638:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Set Priority Grouping
1639:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1640:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1641:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            Only values from 0..7 are used.
1642:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            In case of a conflict between priority grouping and available
1643:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1644:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1645:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1646:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1647:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1648:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t reg_value;
1649:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1650:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1651:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1652:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1653:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   reg_value  =  (reg_value                                   |
1654:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1655:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
1656:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   SCB->AIRCR =  reg_value;
1657:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1658:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1659:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1660:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1661:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Get Priority Grouping
1662:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1663:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1664:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1665:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1666:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1667:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1668:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1669:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1670:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1671:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1672:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Enable Interrupt
1673:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1674:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1675:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1676:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1677:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1678:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1679:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1680:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1681:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1682:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1683:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1684:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1685:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1686:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1687:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Get Interrupt Enable status
1688:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1689:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1690:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return             0  Interrupt is not enabled.
1691:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return             1  Interrupt is enabled.
1692:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1693:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
ARM GAS  C:\Users\cmila\AppData\Local\Temp\ccRxutXA.s 			page 38


1694:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1695:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1696:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1697:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1698:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1699:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1700:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   else
1701:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1702:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     return(0U);
1703:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1704:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1705:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1706:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1707:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1708:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Disable Interrupt
1709:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1710:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1711:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1712:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1713:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1714:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1715:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1716:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1717:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1718:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __DSB();
1719:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __ISB();
1720:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1721:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1722:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1723:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1724:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1725:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Get Pending Interrupt
1726:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1727:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1728:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return             0  Interrupt status is not pending.
1729:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return             1  Interrupt status is pending.
1730:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1731:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1732:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1733:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1734:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1735:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1736:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1737:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1738:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   else
1739:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1740:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     return(0U);
1741:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1742:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1743:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1744:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1745:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1746:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Set Pending Interrupt
1747:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1748:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1749:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1750:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
ARM GAS  C:\Users\cmila\AppData\Local\Temp\ccRxutXA.s 			page 39


1751:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1752:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1753:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1754:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1755:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1756:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1757:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1758:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1759:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1760:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1761:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Clear Pending Interrupt
1762:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1763:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1764:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1765:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1766:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1767:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1768:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1769:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1770:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1771:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1772:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1773:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1774:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1775:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1776:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Get Active Interrupt
1777:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Reads the active register in the NVIC and returns the active bit for the device specific
1778:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1779:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return             0  Interrupt status is not active.
1780:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return             1  Interrupt status is active.
1781:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1782:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1783:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
1784:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1785:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1786:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1787:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1788:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1789:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   else
1790:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1791:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     return(0U);
1792:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1793:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1794:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1795:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1796:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1797:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Set Interrupt Priority
1798:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
1799:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1800:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            or negative to specify a processor exception.
1801:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Interrupt number.
1802:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]  priority  Priority to set.
1803:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    The priority cannot be set for every processor exception.
1804:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1805:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1806:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1807:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
ARM GAS  C:\Users\cmila\AppData\Local\Temp\ccRxutXA.s 			page 40


  90              		.loc 2 1807 0
  91 000a 002B     		cmp	r3, #0
1808:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1809:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
  92              		.loc 2 1809 0
  93 000c A8BF     		it	ge
  94 000e 03F16043 		addge	r3, r3, #-536870912
  95              	.LVL5:
  96 0012 4FEA4212 		lsl	r2, r2, #5
  97              	.LVL6:
  98 0016 ADBF     		iteet	ge
  99 0018 03F56143 		addge	r3, r3, #57600
1810:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1811:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   else
1812:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1813:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
 100              		.loc 2 1813 0
 101 001c 03F00F03 		andlt	r3, r3, #15
 102 0020 0A4C     		ldrlt	r4, .L13
1809:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
 103              		.loc 2 1809 0
 104 0022 D2B2     		uxtbge	r2, r2
 105              		.loc 2 1813 0
 106 0024 B6BF     		itet	lt
 107 0026 D2B2     		uxtblt	r2, r2
1809:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
 108              		.loc 2 1809 0
 109 0028 83F80023 		strbge	r2, [r3, #768]
 110              		.loc 2 1813 0
 111 002c E254     		strblt	r2, [r4, r3]
 112              	.LVL7:
 113              	.LBE5:
 114              	.LBE4:
  66:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         {
 115              		.loc 1 66 0
 116 002e 084B     		ldr	r3, .L13+4
 117 0030 9A68     		ldr	r2, [r3, #8]
 118 0032 084B     		ldr	r3, .L13+8
 119 0034 9A42     		cmp	r2, r3
 120 0036 06D1     		bne	.L11
  68:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         }
 121              		.loc 1 68 0
 122 0038 B0F90000 		ldrsh	r0, [r0]
 123              	.LVL8:
 124 003c FFF7FEFF 		bl	Cy_SysInt_SetVector
 125              	.LVL9:
 126 0040 01E0     		b	.L11
 127              	.LVL10:
 128              	.L10:
  73:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     }
 129              		.loc 1 73 0
 130 0042 0548     		ldr	r0, .L13+12
 131              	.LVL11:
 132 0044 10BD     		pop	{r4, pc}
 133              	.LVL12:
 134              	.L11:
  46:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
ARM GAS  C:\Users\cmila\AppData\Local\Temp\ccRxutXA.s 			page 41


 135              		.loc 1 46 0
 136 0046 0020     		movs	r0, #0
 137              	.LVL13:
  77:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 138              		.loc 1 77 0
 139 0048 10BD     		pop	{r4, pc}
 140              	.L14:
 141 004a 00BF     		.align	2
 142              	.L13:
 143 004c 14ED00E0 		.word	-536810220
 144 0050 00ED00E0 		.word	-536810240
 145 0054 00000000 		.word	__ramVectors
 146 0058 01005600 		.word	5636097
 147              		.cfi_endproc
 148              	.LFE135:
 149              		.size	Cy_SysInt_Init, .-Cy_SysInt_Init
 150              		.section	.text.Cy_SysInt_GetVector,"ax",%progbits
 151              		.align	1
 152              		.global	Cy_SysInt_GetVector
 153              		.thumb
 154              		.thumb_func
 155              		.type	Cy_SysInt_GetVector, %function
 156              	Cy_SysInt_GetVector:
 157              	.LFB137:
 323:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 324:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 325:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** /*******************************************************************************
 326:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Function Name: Cy_SysInt_GetVector
 327:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** ****************************************************************************//**
 328:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 329:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \brief Gets the address of the current ISR vector for the interrupt.
 330:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 331:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * This function relies on the assumption that the vector table is
 332:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * relocated to __ramVectors[RAM_VECTORS_SIZE] in SRAM. Otherwise it will
 333:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * return the address of the default ISR location in the flash vector table.
 334:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 335:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \param IRQn
 336:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Interrupt source
 337:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 338:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \return
 339:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Address of the ISR in the interrupt vector table
 340:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 341:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \note For CM0+, this function returns the interrupt vector for the interrupt 
 342:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * channel on the NVIC.
 343:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 344:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \funcusage
 345:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \snippet sysint\1.20\snippet\main.c snippet_Cy_SysInt_SetVector
 346:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 347:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *******************************************************************************/
 348:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** cy_israddress Cy_SysInt_GetVector(IRQn_Type IRQn)
 349:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** {
 158              		.loc 1 349 0
 159              		.cfi_startproc
 160              		@ args = 0, pretend = 0, frame = 0
 161              		@ frame_needed = 0, uses_anonymous_args = 0
 162              		@ link register save eliminated.
 163              	.LVL14:
ARM GAS  C:\Users\cmila\AppData\Local\Temp\ccRxutXA.s 			page 42


 350:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     cy_israddress currIsr;
 351:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     
 352:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     /* Return the SRAM ISR address only if it was moved to __ramVectors */
 353:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     if (SCB->VTOR == (uint32_t)&__ramVectors)
 164              		.loc 1 353 0
 165 0000 044B     		ldr	r3, .L19
 166 0002 054A     		ldr	r2, .L19+4
 167 0004 9B68     		ldr	r3, [r3, #8]
 168 0006 9342     		cmp	r3, r2
 354:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     {
 355:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         currIsr = __ramVectors[CY_INT_IRQ_BASE + IRQn];
 356:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     }
 357:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     else
 358:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     {
 359:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         currIsr = __Vectors[CY_INT_IRQ_BASE + IRQn];
 169              		.loc 1 359 0
 170 0008 18BF     		it	ne
 171 000a 044B     		ldrne	r3, .L19+8
 172 000c 1030     		adds	r0, r0, #16
 173              	.LVL15:
 174 000e 53F82000 		ldr	r0, [r3, r0, lsl #2]
 175              	.LVL16:
 360:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     }
 361:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     
 362:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     return currIsr;
 363:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** }
 176              		.loc 1 363 0
 177 0012 7047     		bx	lr
 178              	.L20:
 179              		.align	2
 180              	.L19:
 181 0014 00ED00E0 		.word	-536810240
 182 0018 00000000 		.word	__ramVectors
 183 001c 00000000 		.word	__Vectors
 184              		.cfi_endproc
 185              	.LFE137:
 186              		.size	Cy_SysInt_GetVector, .-Cy_SysInt_GetVector
 187              		.text
 188              	.Letext0:
 189              		.file 3 "c:\\program files (x86)\\cypress\\psoc creator\\4.4\\psoc creator\\import\\gnu\\arm\\5.4.
 190              		.file 4 "c:\\program files (x86)\\cypress\\psoc creator\\4.4\\psoc creator\\import\\gnu\\arm\\5.4.
 191              		.file 5 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/device/cy_device.h"
 192              		.file 6 "Generated_Source\\PSoC6\\pdl\\devices/psoc6/include/cyble_416045_02.h"
 193              		.file 7 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/syslib/cy_syslib.h"
 194              		.file 8 "Generated_Source\\PSoC6\\pdl\\drivers\\peripheral\\sysint\\cy_sysint.h"
 195              		.section	.debug_info,"",%progbits
 196              	.Ldebug_info0:
 197 0000 B90D0000 		.4byte	0xdb9
 198 0004 0400     		.2byte	0x4
 199 0006 00000000 		.4byte	.Ldebug_abbrev0
 200 000a 04       		.byte	0x4
 201 000b 01       		.uleb128 0x1
 202 000c D8110000 		.4byte	.LASF319
 203 0010 0C       		.byte	0xc
 204 0011 4E030000 		.4byte	.LASF320
 205 0015 06090000 		.4byte	.LASF321
 206 0019 00000000 		.4byte	.Ldebug_ranges0+0
ARM GAS  C:\Users\cmila\AppData\Local\Temp\ccRxutXA.s 			page 43


 207 001d 00000000 		.4byte	0
 208 0021 00000000 		.4byte	.Ldebug_line0
 209 0025 02       		.uleb128 0x2
 210 0026 04       		.byte	0x4
 211 0027 05       		.byte	0x5
 212 0028 696E7400 		.ascii	"int\000"
 213 002c 03       		.uleb128 0x3
 214 002d 04       		.byte	0x4
 215 002e 07       		.byte	0x7
 216 002f C9010000 		.4byte	.LASF0
 217 0033 03       		.uleb128 0x3
 218 0034 08       		.byte	0x8
 219 0035 05       		.byte	0x5
 220 0036 810C0000 		.4byte	.LASF1
 221 003a 03       		.uleb128 0x3
 222 003b 08       		.byte	0x8
 223 003c 04       		.byte	0x4
 224 003d 890F0000 		.4byte	.LASF2
 225 0041 03       		.uleb128 0x3
 226 0042 01       		.byte	0x1
 227 0043 06       		.byte	0x6
 228 0044 33170000 		.4byte	.LASF3
 229 0048 04       		.uleb128 0x4
 230 0049 AD160000 		.4byte	.LASF5
 231 004d 03       		.byte	0x3
 232 004e 1D       		.byte	0x1d
 233 004f 53000000 		.4byte	0x53
 234 0053 03       		.uleb128 0x3
 235 0054 01       		.byte	0x1
 236 0055 08       		.byte	0x8
 237 0056 E2150000 		.4byte	.LASF4
 238 005a 04       		.uleb128 0x4
 239 005b 290D0000 		.4byte	.LASF6
 240 005f 03       		.byte	0x3
 241 0060 29       		.byte	0x29
 242 0061 65000000 		.4byte	0x65
 243 0065 03       		.uleb128 0x3
 244 0066 02       		.byte	0x2
 245 0067 05       		.byte	0x5
 246 0068 E7020000 		.4byte	.LASF7
 247 006c 04       		.uleb128 0x4
 248 006d D3060000 		.4byte	.LASF8
 249 0071 03       		.byte	0x3
 250 0072 2B       		.byte	0x2b
 251 0073 77000000 		.4byte	0x77
 252 0077 03       		.uleb128 0x3
 253 0078 02       		.byte	0x2
 254 0079 07       		.byte	0x7
 255 007a 760F0000 		.4byte	.LASF9
 256 007e 04       		.uleb128 0x4
 257 007f 36020000 		.4byte	.LASF10
 258 0083 03       		.byte	0x3
 259 0084 3F       		.byte	0x3f
 260 0085 89000000 		.4byte	0x89
 261 0089 03       		.uleb128 0x3
 262 008a 04       		.byte	0x4
 263 008b 05       		.byte	0x5
ARM GAS  C:\Users\cmila\AppData\Local\Temp\ccRxutXA.s 			page 44


 264 008c 02110000 		.4byte	.LASF11
 265 0090 04       		.uleb128 0x4
 266 0091 F0150000 		.4byte	.LASF12
 267 0095 03       		.byte	0x3
 268 0096 41       		.byte	0x41
 269 0097 9B000000 		.4byte	0x9b
 270 009b 03       		.uleb128 0x3
 271 009c 04       		.byte	0x4
 272 009d 07       		.byte	0x7
 273 009e BC140000 		.4byte	.LASF13
 274 00a2 03       		.uleb128 0x3
 275 00a3 08       		.byte	0x8
 276 00a4 07       		.byte	0x7
 277 00a5 34060000 		.4byte	.LASF14
 278 00a9 04       		.uleb128 0x4
 279 00aa E10B0000 		.4byte	.LASF15
 280 00ae 04       		.byte	0x4
 281 00af 18       		.byte	0x18
 282 00b0 48000000 		.4byte	0x48
 283 00b4 04       		.uleb128 0x4
 284 00b5 38040000 		.4byte	.LASF16
 285 00b9 04       		.byte	0x4
 286 00ba 20       		.byte	0x20
 287 00bb 5A000000 		.4byte	0x5a
 288 00bf 04       		.uleb128 0x4
 289 00c0 950F0000 		.4byte	.LASF17
 290 00c4 04       		.byte	0x4
 291 00c5 24       		.byte	0x24
 292 00c6 6C000000 		.4byte	0x6c
 293 00ca 04       		.uleb128 0x4
 294 00cb 10150000 		.4byte	.LASF18
 295 00cf 04       		.byte	0x4
 296 00d0 2C       		.byte	0x2c
 297 00d1 7E000000 		.4byte	0x7e
 298 00d5 04       		.uleb128 0x4
 299 00d6 DD040000 		.4byte	.LASF19
 300 00da 04       		.byte	0x4
 301 00db 30       		.byte	0x30
 302 00dc 90000000 		.4byte	0x90
 303 00e0 05       		.uleb128 0x5
 304 00e1 D5000000 		.4byte	0xd5
 305 00e5 06       		.uleb128 0x6
 306 00e6 E0000000 		.4byte	0xe0
 307 00ea 03       		.uleb128 0x3
 308 00eb 04       		.byte	0x4
 309 00ec 07       		.byte	0x7
 310 00ed 6E100000 		.4byte	.LASF20
 311 00f1 07       		.uleb128 0x7
 312 00f2 E5000000 		.4byte	0xe5
 313 00f6 01010000 		.4byte	0x101
 314 00fa 08       		.uleb128 0x8
 315 00fb EA000000 		.4byte	0xea
 316 00ff 03       		.byte	0x3
 317 0100 00       		.byte	0
 318 0101 07       		.uleb128 0x7
 319 0102 E5000000 		.4byte	0xe5
 320 0106 11010000 		.4byte	0x111
ARM GAS  C:\Users\cmila\AppData\Local\Temp\ccRxutXA.s 			page 45


 321 010a 08       		.uleb128 0x8
 322 010b EA000000 		.4byte	0xea
 323 010f 04       		.byte	0x4
 324 0110 00       		.byte	0
 325 0111 07       		.uleb128 0x7
 326 0112 E0000000 		.4byte	0xe0
 327 0116 21010000 		.4byte	0x121
 328 011a 08       		.uleb128 0x8
 329 011b EA000000 		.4byte	0xea
 330 011f 07       		.byte	0x7
 331 0120 00       		.byte	0
 332 0121 07       		.uleb128 0x7
 333 0122 E5000000 		.4byte	0xe5
 334 0126 31010000 		.4byte	0x131
 335 012a 08       		.uleb128 0x8
 336 012b EA000000 		.4byte	0xea
 337 012f 01       		.byte	0x1
 338 0130 00       		.byte	0
 339 0131 05       		.uleb128 0x5
 340 0132 A9000000 		.4byte	0xa9
 341 0136 09       		.uleb128 0x9
 342 0137 B8       		.byte	0xb8
 343 0138 05       		.byte	0x5
 344 0139 34       		.byte	0x34
 345 013a 47050000 		.4byte	0x547
 346 013e 0A       		.uleb128 0xa
 347 013f 68020000 		.4byte	.LASF21
 348 0143 05       		.byte	0x5
 349 0144 37       		.byte	0x37
 350 0145 D5000000 		.4byte	0xd5
 351 0149 00       		.byte	0
 352 014a 0A       		.uleb128 0xa
 353 014b B6050000 		.4byte	.LASF22
 354 014f 05       		.byte	0x5
 355 0150 38       		.byte	0x38
 356 0151 D5000000 		.4byte	0xd5
 357 0155 04       		.byte	0x4
 358 0156 0A       		.uleb128 0xa
 359 0157 81010000 		.4byte	.LASF23
 360 015b 05       		.byte	0x5
 361 015c 39       		.byte	0x39
 362 015d D5000000 		.4byte	0xd5
 363 0161 08       		.byte	0x8
 364 0162 0A       		.uleb128 0xa
 365 0163 58150000 		.4byte	.LASF24
 366 0167 05       		.byte	0x5
 367 0168 3A       		.byte	0x3a
 368 0169 D5000000 		.4byte	0xd5
 369 016d 0C       		.byte	0xc
 370 016e 0A       		.uleb128 0xa
 371 016f 9D110000 		.4byte	.LASF25
 372 0173 05       		.byte	0x5
 373 0174 3B       		.byte	0x3b
 374 0175 D5000000 		.4byte	0xd5
 375 0179 10       		.byte	0x10
 376 017a 0A       		.uleb128 0xa
 377 017b 3F0D0000 		.4byte	.LASF26
ARM GAS  C:\Users\cmila\AppData\Local\Temp\ccRxutXA.s 			page 46


 378 017f 05       		.byte	0x5
 379 0180 3C       		.byte	0x3c
 380 0181 D5000000 		.4byte	0xd5
 381 0185 14       		.byte	0x14
 382 0186 0A       		.uleb128 0xa
 383 0187 99080000 		.4byte	.LASF27
 384 018b 05       		.byte	0x5
 385 018c 3D       		.byte	0x3d
 386 018d D5000000 		.4byte	0xd5
 387 0191 18       		.byte	0x18
 388 0192 0A       		.uleb128 0xa
 389 0193 0E180000 		.4byte	.LASF28
 390 0197 05       		.byte	0x5
 391 0198 3E       		.byte	0x3e
 392 0199 D5000000 		.4byte	0xd5
 393 019d 1C       		.byte	0x1c
 394 019e 0A       		.uleb128 0xa
 395 019f 8F0C0000 		.4byte	.LASF29
 396 01a3 05       		.byte	0x5
 397 01a4 3F       		.byte	0x3f
 398 01a5 D5000000 		.4byte	0xd5
 399 01a9 20       		.byte	0x20
 400 01aa 0A       		.uleb128 0xa
 401 01ab A60C0000 		.4byte	.LASF30
 402 01af 05       		.byte	0x5
 403 01b0 40       		.byte	0x40
 404 01b1 D5000000 		.4byte	0xd5
 405 01b5 24       		.byte	0x24
 406 01b6 0A       		.uleb128 0xa
 407 01b7 28110000 		.4byte	.LASF31
 408 01bb 05       		.byte	0x5
 409 01bc 43       		.byte	0x43
 410 01bd A9000000 		.4byte	0xa9
 411 01c1 28       		.byte	0x28
 412 01c2 0A       		.uleb128 0xa
 413 01c3 78050000 		.4byte	.LASF32
 414 01c7 05       		.byte	0x5
 415 01c8 44       		.byte	0x44
 416 01c9 A9000000 		.4byte	0xa9
 417 01cd 29       		.byte	0x29
 418 01ce 0A       		.uleb128 0xa
 419 01cf 20100000 		.4byte	.LASF33
 420 01d3 05       		.byte	0x5
 421 01d4 45       		.byte	0x45
 422 01d5 A9000000 		.4byte	0xa9
 423 01d9 2A       		.byte	0x2a
 424 01da 0A       		.uleb128 0xa
 425 01db 7D110000 		.4byte	.LASF34
 426 01df 05       		.byte	0x5
 427 01e0 46       		.byte	0x46
 428 01e1 A9000000 		.4byte	0xa9
 429 01e5 2B       		.byte	0x2b
 430 01e6 0A       		.uleb128 0xa
 431 01e7 42110000 		.4byte	.LASF35
 432 01eb 05       		.byte	0x5
 433 01ec 47       		.byte	0x47
 434 01ed A9000000 		.4byte	0xa9
ARM GAS  C:\Users\cmila\AppData\Local\Temp\ccRxutXA.s 			page 47


 435 01f1 2C       		.byte	0x2c
 436 01f2 0A       		.uleb128 0xa
 437 01f3 80140000 		.4byte	.LASF36
 438 01f7 05       		.byte	0x5
 439 01f8 48       		.byte	0x48
 440 01f9 A9000000 		.4byte	0xa9
 441 01fd 2D       		.byte	0x2d
 442 01fe 0A       		.uleb128 0xa
 443 01ff E4180000 		.4byte	.LASF37
 444 0203 05       		.byte	0x5
 445 0204 49       		.byte	0x49
 446 0205 A9000000 		.4byte	0xa9
 447 0209 2E       		.byte	0x2e
 448 020a 0A       		.uleb128 0xa
 449 020b DD170000 		.4byte	.LASF38
 450 020f 05       		.byte	0x5
 451 0210 4A       		.byte	0x4a
 452 0211 A9000000 		.4byte	0xa9
 453 0215 2F       		.byte	0x2f
 454 0216 0A       		.uleb128 0xa
 455 0217 DA130000 		.4byte	.LASF39
 456 021b 05       		.byte	0x5
 457 021c 4B       		.byte	0x4b
 458 021d A9000000 		.4byte	0xa9
 459 0221 30       		.byte	0x30
 460 0222 0A       		.uleb128 0xa
 461 0223 090E0000 		.4byte	.LASF40
 462 0227 05       		.byte	0x5
 463 0228 4E       		.byte	0x4e
 464 0229 A9000000 		.4byte	0xa9
 465 022d 31       		.byte	0x31
 466 022e 0A       		.uleb128 0xa
 467 022f 6D170000 		.4byte	.LASF41
 468 0233 05       		.byte	0x5
 469 0234 4F       		.byte	0x4f
 470 0235 A9000000 		.4byte	0xa9
 471 0239 32       		.byte	0x32
 472 023a 0A       		.uleb128 0xa
 473 023b 930D0000 		.4byte	.LASF42
 474 023f 05       		.byte	0x5
 475 0240 50       		.byte	0x50
 476 0241 A9000000 		.4byte	0xa9
 477 0245 33       		.byte	0x33
 478 0246 0A       		.uleb128 0xa
 479 0247 6B0A0000 		.4byte	.LASF43
 480 024b 05       		.byte	0x5
 481 024c 51       		.byte	0x51
 482 024d A9000000 		.4byte	0xa9
 483 0251 34       		.byte	0x34
 484 0252 0A       		.uleb128 0xa
 485 0253 91060000 		.4byte	.LASF44
 486 0257 05       		.byte	0x5
 487 0258 52       		.byte	0x52
 488 0259 B4000000 		.4byte	0xb4
 489 025d 36       		.byte	0x36
 490 025e 0A       		.uleb128 0xa
 491 025f 72020000 		.4byte	.LASF45
ARM GAS  C:\Users\cmila\AppData\Local\Temp\ccRxutXA.s 			page 48


 492 0263 05       		.byte	0x5
 493 0264 53       		.byte	0x53
 494 0265 B4000000 		.4byte	0xb4
 495 0269 38       		.byte	0x38
 496 026a 0A       		.uleb128 0xa
 497 026b B5020000 		.4byte	.LASF46
 498 026f 05       		.byte	0x5
 499 0270 54       		.byte	0x54
 500 0271 B4000000 		.4byte	0xb4
 501 0275 3A       		.byte	0x3a
 502 0276 0A       		.uleb128 0xa
 503 0277 59020000 		.4byte	.LASF47
 504 027b 05       		.byte	0x5
 505 027c 55       		.byte	0x55
 506 027d A9000000 		.4byte	0xa9
 507 0281 3C       		.byte	0x3c
 508 0282 0A       		.uleb128 0xa
 509 0283 C0070000 		.4byte	.LASF48
 510 0287 05       		.byte	0x5
 511 0288 56       		.byte	0x56
 512 0289 A9000000 		.4byte	0xa9
 513 028d 3D       		.byte	0x3d
 514 028e 0A       		.uleb128 0xa
 515 028f 5C080000 		.4byte	.LASF49
 516 0293 05       		.byte	0x5
 517 0294 57       		.byte	0x57
 518 0295 A9000000 		.4byte	0xa9
 519 0299 3E       		.byte	0x3e
 520 029a 0A       		.uleb128 0xa
 521 029b 330D0000 		.4byte	.LASF50
 522 029f 05       		.byte	0x5
 523 02a0 58       		.byte	0x58
 524 02a1 A9000000 		.4byte	0xa9
 525 02a5 3F       		.byte	0x3f
 526 02a6 0A       		.uleb128 0xa
 527 02a7 F3010000 		.4byte	.LASF51
 528 02ab 05       		.byte	0x5
 529 02ac 59       		.byte	0x59
 530 02ad A9000000 		.4byte	0xa9
 531 02b1 40       		.byte	0x40
 532 02b2 0A       		.uleb128 0xa
 533 02b3 C5130000 		.4byte	.LASF52
 534 02b7 05       		.byte	0x5
 535 02b8 5A       		.byte	0x5a
 536 02b9 A9000000 		.4byte	0xa9
 537 02bd 41       		.byte	0x41
 538 02be 0A       		.uleb128 0xa
 539 02bf FB160000 		.4byte	.LASF53
 540 02c3 05       		.byte	0x5
 541 02c4 5B       		.byte	0x5b
 542 02c5 A9000000 		.4byte	0xa9
 543 02c9 42       		.byte	0x42
 544 02ca 0A       		.uleb128 0xa
 545 02cb C4090000 		.4byte	.LASF54
 546 02cf 05       		.byte	0x5
 547 02d0 5C       		.byte	0x5c
 548 02d1 A9000000 		.4byte	0xa9
ARM GAS  C:\Users\cmila\AppData\Local\Temp\ccRxutXA.s 			page 49


 549 02d5 43       		.byte	0x43
 550 02d6 0A       		.uleb128 0xa
 551 02d7 130B0000 		.4byte	.LASF55
 552 02db 05       		.byte	0x5
 553 02dc 5D       		.byte	0x5d
 554 02dd A9000000 		.4byte	0xa9
 555 02e1 44       		.byte	0x44
 556 02e2 0A       		.uleb128 0xa
 557 02e3 8B110000 		.4byte	.LASF56
 558 02e7 05       		.byte	0x5
 559 02e8 5E       		.byte	0x5e
 560 02e9 D5000000 		.4byte	0xd5
 561 02ed 48       		.byte	0x48
 562 02ee 0A       		.uleb128 0xa
 563 02ef A5030000 		.4byte	.LASF57
 564 02f3 05       		.byte	0x5
 565 02f4 5F       		.byte	0x5f
 566 02f5 D5000000 		.4byte	0xd5
 567 02f9 4C       		.byte	0x4c
 568 02fa 0A       		.uleb128 0xa
 569 02fb D9160000 		.4byte	.LASF58
 570 02ff 05       		.byte	0x5
 571 0300 60       		.byte	0x60
 572 0301 A9000000 		.4byte	0xa9
 573 0305 50       		.byte	0x50
 574 0306 0A       		.uleb128 0xa
 575 0307 34080000 		.4byte	.LASF59
 576 030b 05       		.byte	0x5
 577 030c 61       		.byte	0x61
 578 030d A9000000 		.4byte	0xa9
 579 0311 51       		.byte	0x51
 580 0312 0A       		.uleb128 0xa
 581 0313 24060000 		.4byte	.LASF60
 582 0317 05       		.byte	0x5
 583 0318 62       		.byte	0x62
 584 0319 A9000000 		.4byte	0xa9
 585 031d 52       		.byte	0x52
 586 031e 0A       		.uleb128 0xa
 587 031f 86050000 		.4byte	.LASF61
 588 0323 05       		.byte	0x5
 589 0324 63       		.byte	0x63
 590 0325 A9000000 		.4byte	0xa9
 591 0329 53       		.byte	0x53
 592 032a 0A       		.uleb128 0xa
 593 032b 40160000 		.4byte	.LASF62
 594 032f 05       		.byte	0x5
 595 0330 64       		.byte	0x64
 596 0331 A9000000 		.4byte	0xa9
 597 0335 54       		.byte	0x54
 598 0336 0A       		.uleb128 0xa
 599 0337 6A080000 		.4byte	.LASF63
 600 033b 05       		.byte	0x5
 601 033c 65       		.byte	0x65
 602 033d A9000000 		.4byte	0xa9
 603 0341 55       		.byte	0x55
 604 0342 0A       		.uleb128 0xa
 605 0343 00000000 		.4byte	.LASF64
ARM GAS  C:\Users\cmila\AppData\Local\Temp\ccRxutXA.s 			page 50


 606 0347 05       		.byte	0x5
 607 0348 66       		.byte	0x66
 608 0349 A9000000 		.4byte	0xa9
 609 034d 56       		.byte	0x56
 610 034e 0A       		.uleb128 0xa
 611 034f 17180000 		.4byte	.LASF65
 612 0353 05       		.byte	0x5
 613 0354 67       		.byte	0x67
 614 0355 A9000000 		.4byte	0xa9
 615 0359 57       		.byte	0x57
 616 035a 0A       		.uleb128 0xa
 617 035b A2070000 		.4byte	.LASF66
 618 035f 05       		.byte	0x5
 619 0360 68       		.byte	0x68
 620 0361 A9000000 		.4byte	0xa9
 621 0365 58       		.byte	0x58
 622 0366 0A       		.uleb128 0xa
 623 0367 64180000 		.4byte	.LASF67
 624 036b 05       		.byte	0x5
 625 036c 69       		.byte	0x69
 626 036d A9000000 		.4byte	0xa9
 627 0371 59       		.byte	0x59
 628 0372 0A       		.uleb128 0xa
 629 0373 6C160000 		.4byte	.LASF68
 630 0377 05       		.byte	0x5
 631 0378 6E       		.byte	0x6e
 632 0379 BF000000 		.4byte	0xbf
 633 037d 5A       		.byte	0x5a
 634 037e 0A       		.uleb128 0xa
 635 037f AE010000 		.4byte	.LASF69
 636 0383 05       		.byte	0x5
 637 0384 6F       		.byte	0x6f
 638 0385 BF000000 		.4byte	0xbf
 639 0389 5C       		.byte	0x5c
 640 038a 0A       		.uleb128 0xa
 641 038b 970C0000 		.4byte	.LASF70
 642 038f 05       		.byte	0x5
 643 0390 70       		.byte	0x70
 644 0391 A9000000 		.4byte	0xa9
 645 0395 5E       		.byte	0x5e
 646 0396 0A       		.uleb128 0xa
 647 0397 0A100000 		.4byte	.LASF71
 648 039b 05       		.byte	0x5
 649 039c 71       		.byte	0x71
 650 039d A9000000 		.4byte	0xa9
 651 03a1 5F       		.byte	0x5f
 652 03a2 0A       		.uleb128 0xa
 653 03a3 CF090000 		.4byte	.LASF72
 654 03a7 05       		.byte	0x5
 655 03a8 72       		.byte	0x72
 656 03a9 A9000000 		.4byte	0xa9
 657 03ad 60       		.byte	0x60
 658 03ae 0A       		.uleb128 0xa
 659 03af B90B0000 		.4byte	.LASF73
 660 03b3 05       		.byte	0x5
 661 03b4 73       		.byte	0x73
 662 03b5 D5000000 		.4byte	0xd5
ARM GAS  C:\Users\cmila\AppData\Local\Temp\ccRxutXA.s 			page 51


 663 03b9 64       		.byte	0x64
 664 03ba 0A       		.uleb128 0xa
 665 03bb 46080000 		.4byte	.LASF74
 666 03bf 05       		.byte	0x5
 667 03c0 76       		.byte	0x76
 668 03c1 BF000000 		.4byte	0xbf
 669 03c5 68       		.byte	0x68
 670 03c6 0A       		.uleb128 0xa
 671 03c7 A30F0000 		.4byte	.LASF75
 672 03cb 05       		.byte	0x5
 673 03cc 77       		.byte	0x77
 674 03cd BF000000 		.4byte	0xbf
 675 03d1 6A       		.byte	0x6a
 676 03d2 0A       		.uleb128 0xa
 677 03d3 6E0D0000 		.4byte	.LASF76
 678 03d7 05       		.byte	0x5
 679 03d8 78       		.byte	0x78
 680 03d9 BF000000 		.4byte	0xbf
 681 03dd 6C       		.byte	0x6c
 682 03de 0A       		.uleb128 0xa
 683 03df 27030000 		.4byte	.LASF77
 684 03e3 05       		.byte	0x5
 685 03e4 79       		.byte	0x79
 686 03e5 BF000000 		.4byte	0xbf
 687 03e9 6E       		.byte	0x6e
 688 03ea 0A       		.uleb128 0xa
 689 03eb 130C0000 		.4byte	.LASF78
 690 03ef 05       		.byte	0x5
 691 03f0 7B       		.byte	0x7b
 692 03f1 A9000000 		.4byte	0xa9
 693 03f5 70       		.byte	0x70
 694 03f6 0A       		.uleb128 0xa
 695 03f7 40040000 		.4byte	.LASF79
 696 03fb 05       		.byte	0x5
 697 03fc 7C       		.byte	0x7c
 698 03fd A9000000 		.4byte	0xa9
 699 0401 71       		.byte	0x71
 700 0402 0A       		.uleb128 0xa
 701 0403 8F030000 		.4byte	.LASF80
 702 0407 05       		.byte	0x5
 703 0408 7D       		.byte	0x7d
 704 0409 A9000000 		.4byte	0xa9
 705 040d 72       		.byte	0x72
 706 040e 0A       		.uleb128 0xa
 707 040f 00020000 		.4byte	.LASF81
 708 0413 05       		.byte	0x5
 709 0414 7E       		.byte	0x7e
 710 0415 A9000000 		.4byte	0xa9
 711 0419 73       		.byte	0x73
 712 041a 0A       		.uleb128 0xa
 713 041b 96100000 		.4byte	.LASF82
 714 041f 05       		.byte	0x5
 715 0420 80       		.byte	0x80
 716 0421 BF000000 		.4byte	0xbf
 717 0425 74       		.byte	0x74
 718 0426 0A       		.uleb128 0xa
 719 0427 490F0000 		.4byte	.LASF83
ARM GAS  C:\Users\cmila\AppData\Local\Temp\ccRxutXA.s 			page 52


 720 042b 05       		.byte	0x5
 721 042c 81       		.byte	0x81
 722 042d BF000000 		.4byte	0xbf
 723 0431 76       		.byte	0x76
 724 0432 0A       		.uleb128 0xa
 725 0433 D10A0000 		.4byte	.LASF84
 726 0437 05       		.byte	0x5
 727 0438 82       		.byte	0x82
 728 0439 BF000000 		.4byte	0xbf
 729 043d 78       		.byte	0x78
 730 043e 0A       		.uleb128 0xa
 731 043f 4B060000 		.4byte	.LASF85
 732 0443 05       		.byte	0x5
 733 0444 83       		.byte	0x83
 734 0445 BF000000 		.4byte	0xbf
 735 0449 7A       		.byte	0x7a
 736 044a 0A       		.uleb128 0xa
 737 044b 480C0000 		.4byte	.LASF86
 738 044f 05       		.byte	0x5
 739 0450 86       		.byte	0x86
 740 0451 A9000000 		.4byte	0xa9
 741 0455 7C       		.byte	0x7c
 742 0456 0A       		.uleb128 0xa
 743 0457 EA160000 		.4byte	.LASF87
 744 045b 05       		.byte	0x5
 745 045c 87       		.byte	0x87
 746 045d A9000000 		.4byte	0xa9
 747 0461 7D       		.byte	0x7d
 748 0462 0A       		.uleb128 0xa
 749 0463 DD050000 		.4byte	.LASF88
 750 0467 05       		.byte	0x5
 751 0468 88       		.byte	0x88
 752 0469 A9000000 		.4byte	0xa9
 753 046d 7E       		.byte	0x7e
 754 046e 0A       		.uleb128 0xa
 755 046f 39050000 		.4byte	.LASF89
 756 0473 05       		.byte	0x5
 757 0474 89       		.byte	0x89
 758 0475 A9000000 		.4byte	0xa9
 759 0479 7F       		.byte	0x7f
 760 047a 0A       		.uleb128 0xa
 761 047b 60060000 		.4byte	.LASF90
 762 047f 05       		.byte	0x5
 763 0480 8A       		.byte	0x8a
 764 0481 A9000000 		.4byte	0xa9
 765 0485 80       		.byte	0x80
 766 0486 0A       		.uleb128 0xa
 767 0487 AF000000 		.4byte	.LASF91
 768 048b 05       		.byte	0x5
 769 048c 8D       		.byte	0x8d
 770 048d D5000000 		.4byte	0xd5
 771 0491 84       		.byte	0x84
 772 0492 0A       		.uleb128 0xa
 773 0493 570D0000 		.4byte	.LASF92
 774 0497 05       		.byte	0x5
 775 0498 8E       		.byte	0x8e
 776 0499 D5000000 		.4byte	0xd5
ARM GAS  C:\Users\cmila\AppData\Local\Temp\ccRxutXA.s 			page 53


 777 049d 88       		.byte	0x88
 778 049e 0A       		.uleb128 0xa
 779 049f 140E0000 		.4byte	.LASF93
 780 04a3 05       		.byte	0x5
 781 04a4 8F       		.byte	0x8f
 782 04a5 D5000000 		.4byte	0xd5
 783 04a9 8C       		.byte	0x8c
 784 04aa 0A       		.uleb128 0xa
 785 04ab 60150000 		.4byte	.LASF94
 786 04af 05       		.byte	0x5
 787 04b0 90       		.byte	0x90
 788 04b1 D5000000 		.4byte	0xd5
 789 04b5 90       		.byte	0x90
 790 04b6 0A       		.uleb128 0xa
 791 04b7 36130000 		.4byte	.LASF95
 792 04bb 05       		.byte	0x5
 793 04bc 91       		.byte	0x91
 794 04bd D5000000 		.4byte	0xd5
 795 04c1 94       		.byte	0x94
 796 04c2 0A       		.uleb128 0xa
 797 04c3 55040000 		.4byte	.LASF96
 798 04c7 05       		.byte	0x5
 799 04c8 92       		.byte	0x92
 800 04c9 D5000000 		.4byte	0xd5
 801 04cd 98       		.byte	0x98
 802 04ce 0A       		.uleb128 0xa
 803 04cf 39140000 		.4byte	.LASF97
 804 04d3 05       		.byte	0x5
 805 04d4 93       		.byte	0x93
 806 04d5 D5000000 		.4byte	0xd5
 807 04d9 9C       		.byte	0x9c
 808 04da 0A       		.uleb128 0xa
 809 04db AE090000 		.4byte	.LASF98
 810 04df 05       		.byte	0x5
 811 04e0 94       		.byte	0x94
 812 04e1 D5000000 		.4byte	0xd5
 813 04e5 A0       		.byte	0xa0
 814 04e6 0A       		.uleb128 0xa
 815 04e7 99010000 		.4byte	.LASF99
 816 04eb 05       		.byte	0x5
 817 04ec 95       		.byte	0x95
 818 04ed BF000000 		.4byte	0xbf
 819 04f1 A4       		.byte	0xa4
 820 04f2 0A       		.uleb128 0xa
 821 04f3 77100000 		.4byte	.LASF100
 822 04f7 05       		.byte	0x5
 823 04f8 96       		.byte	0x96
 824 04f9 BF000000 		.4byte	0xbf
 825 04fd A6       		.byte	0xa6
 826 04fe 0A       		.uleb128 0xa
 827 04ff E8140000 		.4byte	.LASF101
 828 0503 05       		.byte	0x5
 829 0504 97       		.byte	0x97
 830 0505 BF000000 		.4byte	0xbf
 831 0509 A8       		.byte	0xa8
 832 050a 0A       		.uleb128 0xa
 833 050b 730C0000 		.4byte	.LASF102
ARM GAS  C:\Users\cmila\AppData\Local\Temp\ccRxutXA.s 			page 54


 834 050f 05       		.byte	0x5
 835 0510 98       		.byte	0x98
 836 0511 BF000000 		.4byte	0xbf
 837 0515 AA       		.byte	0xaa
 838 0516 0A       		.uleb128 0xa
 839 0517 B3030000 		.4byte	.LASF103
 840 051b 05       		.byte	0x5
 841 051c 99       		.byte	0x99
 842 051d BF000000 		.4byte	0xbf
 843 0521 AC       		.byte	0xac
 844 0522 0A       		.uleb128 0xa
 845 0523 9D0E0000 		.4byte	.LASF104
 846 0527 05       		.byte	0x5
 847 0528 9A       		.byte	0x9a
 848 0529 BF000000 		.4byte	0xbf
 849 052d AE       		.byte	0xae
 850 052e 0A       		.uleb128 0xa
 851 052f AE140000 		.4byte	.LASF105
 852 0533 05       		.byte	0x5
 853 0534 9D       		.byte	0x9d
 854 0535 BF000000 		.4byte	0xbf
 855 0539 B0       		.byte	0xb0
 856 053a 0A       		.uleb128 0xa
 857 053b 74000000 		.4byte	.LASF106
 858 053f 05       		.byte	0x5
 859 0540 9E       		.byte	0x9e
 860 0541 D5000000 		.4byte	0xd5
 861 0545 B4       		.byte	0xb4
 862 0546 00       		.byte	0
 863 0547 04       		.uleb128 0x4
 864 0548 18150000 		.4byte	.LASF107
 865 054c 05       		.byte	0x5
 866 054d 9F       		.byte	0x9f
 867 054e 36010000 		.4byte	0x136
 868 0552 0B       		.uleb128 0xb
 869 0553 02       		.byte	0x2
 870 0554 65000000 		.4byte	0x65
 871 0558 06       		.byte	0x6
 872 0559 24       		.byte	0x24
 873 055a 13090000 		.4byte	0x913
 874 055e 0C       		.uleb128 0xc
 875 055f CD0C0000 		.4byte	.LASF108
 876 0563 71       		.sleb128 -15
 877 0564 0C       		.uleb128 0xc
 878 0565 4E110000 		.4byte	.LASF109
 879 0569 72       		.sleb128 -14
 880 056a 0C       		.uleb128 0xc
 881 056b 24170000 		.4byte	.LASF110
 882 056f 73       		.sleb128 -13
 883 0570 0C       		.uleb128 0xc
 884 0571 96040000 		.4byte	.LASF111
 885 0575 74       		.sleb128 -12
 886 0576 0C       		.uleb128 0xc
 887 0577 490D0000 		.4byte	.LASF112
 888 057b 75       		.sleb128 -11
 889 057c 0C       		.uleb128 0xc
 890 057d A2150000 		.4byte	.LASF113
ARM GAS  C:\Users\cmila\AppData\Local\Temp\ccRxutXA.s 			page 55


 891 0581 76       		.sleb128 -10
 892 0582 0C       		.uleb128 0xc
 893 0583 DE060000 		.4byte	.LASF114
 894 0587 7B       		.sleb128 -5
 895 0588 0C       		.uleb128 0xc
 896 0589 90150000 		.4byte	.LASF115
 897 058d 7C       		.sleb128 -4
 898 058e 0C       		.uleb128 0xc
 899 058f 16040000 		.4byte	.LASF116
 900 0593 7E       		.sleb128 -2
 901 0594 0C       		.uleb128 0xc
 902 0595 73140000 		.4byte	.LASF117
 903 0599 7F       		.sleb128 -1
 904 059a 0D       		.uleb128 0xd
 905 059b 2B180000 		.4byte	.LASF118
 906 059f 00       		.byte	0
 907 05a0 0D       		.uleb128 0xd
 908 05a1 AB0E0000 		.4byte	.LASF119
 909 05a5 01       		.byte	0x1
 910 05a6 0D       		.uleb128 0xd
 911 05a7 99020000 		.4byte	.LASF120
 912 05ab 02       		.byte	0x2
 913 05ac 0D       		.uleb128 0xd
 914 05ad 8C130000 		.4byte	.LASF121
 915 05b1 03       		.byte	0x3
 916 05b2 0D       		.uleb128 0xd
 917 05b3 FC090000 		.4byte	.LASF122
 918 05b7 04       		.byte	0x4
 919 05b8 0D       		.uleb128 0xd
 920 05b9 A0170000 		.4byte	.LASF123
 921 05bd 05       		.byte	0x5
 922 05be 0D       		.uleb128 0xd
 923 05bf ED0D0000 		.4byte	.LASF124
 924 05c3 06       		.byte	0x6
 925 05c4 0D       		.uleb128 0xd
 926 05c5 01050000 		.4byte	.LASF125
 927 05c9 07       		.byte	0x7
 928 05ca 0D       		.uleb128 0xd
 929 05cb FE120000 		.4byte	.LASF126
 930 05cf 08       		.byte	0x8
 931 05d0 0D       		.uleb128 0xd
 932 05d1 92090000 		.4byte	.LASF127
 933 05d5 09       		.byte	0x9
 934 05d6 0D       		.uleb128 0xd
 935 05d7 180A0000 		.4byte	.LASF128
 936 05db 0A       		.byte	0xa
 937 05dc 0D       		.uleb128 0xd
 938 05dd 4B070000 		.4byte	.LASF129
 939 05e1 0B       		.byte	0xb
 940 05e2 0D       		.uleb128 0xd
 941 05e3 D0100000 		.4byte	.LASF130
 942 05e7 0C       		.byte	0xc
 943 05e8 0D       		.uleb128 0xd
 944 05e9 2B010000 		.4byte	.LASF131
 945 05ed 0D       		.byte	0xd
 946 05ee 0D       		.uleb128 0xd
 947 05ef A8120000 		.4byte	.LASF132
ARM GAS  C:\Users\cmila\AppData\Local\Temp\ccRxutXA.s 			page 56


 948 05f3 0E       		.byte	0xe
 949 05f4 0D       		.uleb128 0xd
 950 05f5 40000000 		.4byte	.LASF133
 951 05f9 0F       		.byte	0xf
 952 05fa 0D       		.uleb128 0xd
 953 05fb 95160000 		.4byte	.LASF134
 954 05ff 10       		.byte	0x10
 955 0600 0D       		.uleb128 0xd
 956 0601 5D0C0000 		.4byte	.LASF135
 957 0605 11       		.byte	0x11
 958 0606 0D       		.uleb128 0xd
 959 0607 81040000 		.4byte	.LASF136
 960 060b 12       		.byte	0x12
 961 060c 0D       		.uleb128 0xd
 962 060d 270C0000 		.4byte	.LASF137
 963 0611 13       		.byte	0x13
 964 0612 0D       		.uleb128 0xd
 965 0613 7D020000 		.4byte	.LASF138
 966 0617 14       		.byte	0x14
 967 0618 0D       		.uleb128 0xd
 968 0619 9E060000 		.4byte	.LASF139
 969 061d 15       		.byte	0x15
 970 061e 0D       		.uleb128 0xd
 971 061f 570A0000 		.4byte	.LASF140
 972 0623 16       		.byte	0x16
 973 0624 0D       		.uleb128 0xd
 974 0625 40020000 		.4byte	.LASF141
 975 0629 17       		.byte	0x17
 976 062a 0D       		.uleb128 0xd
 977 062b ED100000 		.4byte	.LASF142
 978 062f 18       		.byte	0x18
 979 0630 0D       		.uleb128 0xd
 980 0631 B10C0000 		.4byte	.LASF143
 981 0635 19       		.byte	0x19
 982 0636 0D       		.uleb128 0xd
 983 0637 FA000000 		.4byte	.LASF144
 984 063b 1A       		.byte	0x1a
 985 063c 0D       		.uleb128 0xd
 986 063d E2070000 		.4byte	.LASF145
 987 0641 1B       		.byte	0x1b
 988 0642 0D       		.uleb128 0xd
 989 0643 EF180000 		.4byte	.LASF146
 990 0647 1C       		.byte	0x1c
 991 0648 0D       		.uleb128 0xd
 992 0649 24160000 		.4byte	.LASF147
 993 064d 1D       		.byte	0x1d
 994 064e 0D       		.uleb128 0xd
 995 064f 1A130000 		.4byte	.LASF148
 996 0653 1E       		.byte	0x1e
 997 0654 0D       		.uleb128 0xd
 998 0655 C5120000 		.4byte	.LASF149
 999 0659 1F       		.byte	0x1f
 1000 065a 0D       		.uleb128 0xd
 1001 065b 4B100000 		.4byte	.LASF150
 1002 065f 20       		.byte	0x20
 1003 0660 0D       		.uleb128 0xd
 1004 0661 68070000 		.4byte	.LASF151
ARM GAS  C:\Users\cmila\AppData\Local\Temp\ccRxutXA.s 			page 57


 1005 0665 21       		.byte	0x21
 1006 0666 0D       		.uleb128 0xd
 1007 0667 BC170000 		.4byte	.LASF152
 1008 066b 22       		.byte	0x22
 1009 066c 0D       		.uleb128 0xd
 1010 066d 540B0000 		.4byte	.LASF153
 1011 0671 23       		.byte	0x23
 1012 0672 0D       		.uleb128 0xd
 1013 0673 D6010000 		.4byte	.LASF154
 1014 0677 24       		.byte	0x24
 1015 0678 0D       		.uleb128 0xd
 1016 0679 8B120000 		.4byte	.LASF155
 1017 067d 25       		.byte	0x25
 1018 067e 0D       		.uleb128 0xd
 1019 067f 74060000 		.4byte	.LASF156
 1020 0683 26       		.byte	0x26
 1021 0684 0D       		.uleb128 0xd
 1022 0685 B7160000 		.4byte	.LASF157
 1023 0689 27       		.byte	0x27
 1024 068a 0D       		.uleb128 0xd
 1025 068b 0C0D0000 		.4byte	.LASF158
 1026 068f 28       		.byte	0x28
 1027 0690 0D       		.uleb128 0xd
 1028 0691 EA060000 		.4byte	.LASF159
 1029 0695 29       		.byte	0x29
 1030 0696 0D       		.uleb128 0xd
 1031 0697 BD0D0000 		.4byte	.LASF160
 1032 069b 2A       		.byte	0x2a
 1033 069c 0D       		.uleb128 0xd
 1034 069d 5F130000 		.4byte	.LASF161
 1035 06a1 2B       		.byte	0x2b
 1036 06a2 0D       		.uleb128 0xd
 1037 06a3 16010000 		.4byte	.LASF162
 1038 06a7 2C       		.byte	0x2c
 1039 06a8 0D       		.uleb128 0xd
 1040 06a9 98050000 		.4byte	.LASF163
 1041 06ad 2D       		.byte	0x2d
 1042 06ae 0D       		.uleb128 0xd
 1043 06af F70C0000 		.4byte	.LASF164
 1044 06b3 2E       		.byte	0x2e
 1045 06b4 0D       		.uleb128 0xd
 1046 06b5 A6110000 		.4byte	.LASF165
 1047 06b9 2F       		.byte	0x2f
 1048 06ba 0D       		.uleb128 0xd
 1049 06bb 0B190000 		.4byte	.LASF166
 1050 06bf 30       		.byte	0x30
 1051 06c0 0D       		.uleb128 0xd
 1052 06c1 19070000 		.4byte	.LASF167
 1053 06c5 31       		.byte	0x31
 1054 06c6 0D       		.uleb128 0xd
 1055 06c7 1D140000 		.4byte	.LASF168
 1056 06cb 32       		.byte	0x32
 1057 06cc 0D       		.uleb128 0xd
 1058 06cd B50A0000 		.4byte	.LASF169
 1059 06d1 33       		.byte	0x33
 1060 06d2 0D       		.uleb128 0xd
 1061 06d3 14000000 		.4byte	.LASF170
ARM GAS  C:\Users\cmila\AppData\Local\Temp\ccRxutXA.s 			page 58


 1062 06d7 34       		.byte	0x34
 1063 06d8 0D       		.uleb128 0xd
 1064 06d9 810E0000 		.4byte	.LASF171
 1065 06dd 35       		.byte	0x35
 1066 06de 0D       		.uleb128 0xd
 1067 06df F4140000 		.4byte	.LASF172
 1068 06e3 36       		.byte	0x36
 1069 06e4 0D       		.uleb128 0xd
 1070 06e5 50160000 		.4byte	.LASF173
 1071 06e9 37       		.byte	0x37
 1072 06ea 0D       		.uleb128 0xd
 1073 06eb E0090000 		.4byte	.LASF174
 1074 06ef 38       		.byte	0x38
 1075 06f0 0D       		.uleb128 0xd
 1076 06f1 C6000000 		.4byte	.LASF175
 1077 06f5 39       		.byte	0x39
 1078 06f6 0D       		.uleb128 0xd
 1079 06f7 5B090000 		.4byte	.LASF176
 1080 06fb 3A       		.byte	0x3a
 1081 06fc 0D       		.uleb128 0xd
 1082 06fd 650E0000 		.4byte	.LASF177
 1083 0701 3B       		.byte	0x3b
 1084 0702 0D       		.uleb128 0xd
 1085 0703 07170000 		.4byte	.LASF178
 1086 0707 3C       		.byte	0x3c
 1087 0708 0D       		.uleb128 0xd
 1088 0709 47180000 		.4byte	.LASF179
 1089 070d 3D       		.byte	0x3d
 1090 070e 0D       		.uleb128 0xd
 1091 070f D40E0000 		.4byte	.LASF180
 1092 0713 3E       		.byte	0x3e
 1093 0714 0D       		.uleb128 0xd
 1094 0715 CA020000 		.4byte	.LASF181
 1095 0719 3F       		.byte	0x3f
 1096 071a 0D       		.uleb128 0xd
 1097 071b A8130000 		.4byte	.LASF182
 1098 071f 40       		.byte	0x40
 1099 0720 0D       		.uleb128 0xd
 1100 0721 3A0A0000 		.4byte	.LASF183
 1101 0725 41       		.byte	0x41
 1102 0726 0D       		.uleb128 0xd
 1103 0727 C1030000 		.4byte	.LASF184
 1104 072b 42       		.byte	0x42
 1105 072c 0D       		.uleb128 0xd
 1106 072d 92140000 		.4byte	.LASF185
 1107 0731 43       		.byte	0x43
 1108 0732 0D       		.uleb128 0xd
 1109 0733 F70A0000 		.4byte	.LASF186
 1110 0737 44       		.byte	0x44
 1111 0738 0D       		.uleb128 0xd
 1112 0739 78180000 		.4byte	.LASF187
 1113 073d 45       		.byte	0x45
 1114 073e 0D       		.uleb128 0xd
 1115 073f F60E0000 		.4byte	.LASF188
 1116 0743 46       		.byte	0x46
 1117 0744 0D       		.uleb128 0xd
 1118 0745 C1050000 		.4byte	.LASF189
ARM GAS  C:\Users\cmila\AppData\Local\Temp\ccRxutXA.s 			page 59


 1119 0749 47       		.byte	0x47
 1120 074a 0D       		.uleb128 0xd
 1121 074b E6130000 		.4byte	.LASF190
 1122 074f 48       		.byte	0x48
 1123 0750 0D       		.uleb128 0xd
 1124 0751 7C0A0000 		.4byte	.LASF191
 1125 0755 49       		.byte	0x49
 1126 0756 0D       		.uleb128 0xd
 1127 0757 48010000 		.4byte	.LASF192
 1128 075b 4A       		.byte	0x4a
 1129 075c 0D       		.uleb128 0xd
 1130 075d 490E0000 		.4byte	.LASF193
 1131 0761 4B       		.byte	0x4b
 1132 0762 0D       		.uleb128 0xd
 1133 0763 120F0000 		.4byte	.LASF194
 1134 0767 4C       		.byte	0x4c
 1135 0768 0D       		.uleb128 0xd
 1136 0769 F0050000 		.4byte	.LASF195
 1137 076d 4D       		.byte	0x4d
 1138 076e 0D       		.uleb128 0xd
 1139 076f E1120000 		.4byte	.LASF196
 1140 0773 4E       		.byte	0x4e
 1141 0774 0D       		.uleb128 0xd
 1142 0775 980A0000 		.4byte	.LASF197
 1143 0779 4F       		.byte	0x4f
 1144 077a 0D       		.uleb128 0xd
 1145 077b 64010000 		.4byte	.LASF198
 1146 077f 50       		.byte	0x50
 1147 0780 0D       		.uleb128 0xd
 1148 0781 0B110000 		.4byte	.LASF199
 1149 0785 51       		.byte	0x51
 1150 0786 0D       		.uleb128 0xd
 1151 0787 84070000 		.4byte	.LASF200
 1152 078b 52       		.byte	0x52
 1153 078c 0D       		.uleb128 0xd
 1154 078d E9170000 		.4byte	.LASF201
 1155 0791 53       		.byte	0x53
 1156 0792 0D       		.uleb128 0xd
 1157 0793 AE180000 		.4byte	.LASF202
 1158 0797 54       		.byte	0x54
 1159 0798 0D       		.uleb128 0xd
 1160 0799 710B0000 		.4byte	.LASF203
 1161 079d 55       		.byte	0x55
 1162 079e 0D       		.uleb128 0xd
 1163 079f 290E0000 		.4byte	.LASF204
 1164 07a3 56       		.byte	0x56
 1165 07a4 0D       		.uleb128 0xd
 1166 07a5 52050000 		.4byte	.LASF205
 1167 07a9 57       		.byte	0x57
 1168 07aa 0D       		.uleb128 0xd
 1169 07ab 20190000 		.4byte	.LASF206
 1170 07af 58       		.byte	0x58
 1171 07b0 0D       		.uleb128 0xd
 1172 07b1 B50F0000 		.4byte	.LASF207
 1173 07b5 59       		.byte	0x59
 1174 07b6 0D       		.uleb128 0xd
 1175 07b7 CA180000 		.4byte	.LASF208
ARM GAS  C:\Users\cmila\AppData\Local\Temp\ccRxutXA.s 			page 60


 1176 07bb 5A       		.byte	0x5a
 1177 07bc 0D       		.uleb128 0xd
 1178 07bd D80C0000 		.4byte	.LASF209
 1179 07c1 5B       		.byte	0x5b
 1180 07c2 0D       		.uleb128 0xd
 1181 07c3 FC030000 		.4byte	.LASF210
 1182 07c7 5C       		.byte	0x5c
 1183 07c8 0D       		.uleb128 0xd
 1184 07c9 CE140000 		.4byte	.LASF211
 1185 07cd 5D       		.byte	0x5d
 1186 07ce 0D       		.uleb128 0xd
 1187 07cf 14080000 		.4byte	.LASF212
 1188 07d3 5E       		.byte	0x5e
 1189 07d4 0D       		.uleb128 0xd
 1190 07d5 94180000 		.4byte	.LASF213
 1191 07d9 5F       		.byte	0x5f
 1192 07da 0D       		.uleb128 0xd
 1193 07db 2F0F0000 		.4byte	.LASF214
 1194 07df 60       		.byte	0x60
 1195 07e0 0D       		.uleb128 0xd
 1196 07e1 34030000 		.4byte	.LASF215
 1197 07e5 61       		.byte	0x61
 1198 07e6 0D       		.uleb128 0xd
 1199 07e7 B2150000 		.4byte	.LASF216
 1200 07eb 62       		.byte	0x62
 1201 07ec 0D       		.uleb128 0xd
 1202 07ed BB080000 		.4byte	.LASF217
 1203 07f1 63       		.byte	0x63
 1204 07f2 0D       		.uleb128 0xd
 1205 07f3 40190000 		.4byte	.LASF218
 1206 07f7 64       		.byte	0x64
 1207 07f8 0D       		.uleb128 0xd
 1208 07f9 D50F0000 		.4byte	.LASF219
 1209 07fd 65       		.byte	0x65
 1210 07fe 0D       		.uleb128 0xd
 1211 07ff FF060000 		.4byte	.LASF220
 1212 0803 66       		.byte	0x66
 1213 0804 0D       		.uleb128 0xd
 1214 0805 28150000 		.4byte	.LASF221
 1215 0809 67       		.byte	0x67
 1216 080a 0D       		.uleb128 0xd
 1217 080b 890B0000 		.4byte	.LASF222
 1218 080f 68       		.byte	0x68
 1219 0810 0D       		.uleb128 0xd
 1220 0811 17020000 		.4byte	.LASF223
 1221 0815 69       		.byte	0x69
 1222 0816 0D       		.uleb128 0xd
 1223 0817 5C0F0000 		.4byte	.LASF224
 1224 081b 6A       		.byte	0x6a
 1225 081c 0D       		.uleb128 0xd
 1226 081d B9060000 		.4byte	.LASF225
 1227 0821 6B       		.byte	0x6b
 1228 0822 0D       		.uleb128 0xd
 1229 0823 85170000 		.4byte	.LASF226
 1230 0827 6C       		.byte	0x6c
 1231 0828 0D       		.uleb128 0xd
 1232 0829 D20D0000 		.4byte	.LASF227
ARM GAS  C:\Users\cmila\AppData\Local\Temp\ccRxutXA.s 			page 61


 1233 082d 6D       		.byte	0x6d
 1234 082e 0D       		.uleb128 0xd
 1235 082f E6040000 		.4byte	.LASF228
 1236 0833 6E       		.byte	0x6e
 1237 0834 0D       		.uleb128 0xd
 1238 0835 09160000 		.4byte	.LASF229
 1239 0839 6F       		.byte	0x6f
 1240 083a 0D       		.uleb128 0xd
 1241 083b 77090000 		.4byte	.LASF230
 1242 083f 70       		.byte	0x70
 1243 0840 0D       		.uleb128 0xd
 1244 0841 59000000 		.4byte	.LASF231
 1245 0845 71       		.byte	0x71
 1246 0846 0D       		.uleb128 0xd
 1247 0847 2A100000 		.4byte	.LASF232
 1248 084b 72       		.byte	0x72
 1249 084c 0D       		.uleb128 0xd
 1250 084d AC040000 		.4byte	.LASF233
 1251 0851 73       		.byte	0x73
 1252 0852 0D       		.uleb128 0xd
 1253 0853 75150000 		.4byte	.LASF234
 1254 0857 74       		.byte	0x74
 1255 0858 0D       		.uleb128 0xd
 1256 0859 F00B0000 		.4byte	.LASF235
 1257 085d 75       		.byte	0x75
 1258 085e 0D       		.uleb128 0xd
 1259 085f 62110000 		.4byte	.LASF236
 1260 0863 76       		.byte	0x76
 1261 0864 0D       		.uleb128 0xd
 1262 0865 0C030000 		.4byte	.LASF237
 1263 0869 77       		.byte	0x77
 1264 086a 0D       		.uleb128 0xd
 1265 086b 02140000 		.4byte	.LASF238
 1266 086f 78       		.byte	0x78
 1267 0870 0D       		.uleb128 0xd
 1268 0871 F1020000 		.4byte	.LASF239
 1269 0875 79       		.byte	0x79
 1270 0876 0D       		.uleb128 0xd
 1271 0877 57170000 		.4byte	.LASF240
 1272 087b 7A       		.byte	0x7a
 1273 087c 0D       		.uleb128 0xd
 1274 087d 7D0D0000 		.4byte	.LASF241
 1275 0881 7B       		.byte	0x7b
 1276 0882 0D       		.uleb128 0xd
 1277 0883 C7040000 		.4byte	.LASF242
 1278 0887 7C       		.byte	0x7c
 1279 0888 0D       		.uleb128 0xd
 1280 0889 CC150000 		.4byte	.LASF243
 1281 088d 7D       		.byte	0x7d
 1282 088e 0D       		.uleb128 0xd
 1283 088f D5080000 		.4byte	.LASF244
 1284 0893 7E       		.byte	0x7e
 1285 0894 0D       		.uleb128 0xd
 1286 0895 FE070000 		.4byte	.LASF245
 1287 0899 7F       		.byte	0x7f
 1288 089a 0D       		.uleb128 0xd
 1289 089b EF0F0000 		.4byte	.LASF246
ARM GAS  C:\Users\cmila\AppData\Local\Temp\ccRxutXA.s 			page 62


 1290 089f 80       		.byte	0x80
 1291 08a0 0D       		.uleb128 0xd
 1292 08a1 6B040000 		.4byte	.LASF247
 1293 08a5 81       		.byte	0x81
 1294 08a6 0D       		.uleb128 0xd
 1295 08a7 42150000 		.4byte	.LASF248
 1296 08ab 82       		.byte	0x82
 1297 08ac 0D       		.uleb128 0xd
 1298 08ad A30B0000 		.4byte	.LASF249
 1299 08b1 83       		.byte	0x83
 1300 08b2 0D       		.uleb128 0xd
 1301 08b3 98000000 		.4byte	.LASF250
 1302 08b7 84       		.byte	0x84
 1303 08b8 0D       		.uleb128 0xd
 1304 08b9 CB070000 		.4byte	.LASF251
 1305 08bd 85       		.byte	0x85
 1306 08be 0D       		.uleb128 0xd
 1307 08bf 5C140000 		.4byte	.LASF252
 1308 08c3 86       		.byte	0x86
 1309 08c4 0D       		.uleb128 0xd
 1310 08c5 CA0B0000 		.4byte	.LASF253
 1311 08c9 87       		.byte	0x87
 1312 08ca 0D       		.uleb128 0xd
 1313 08cb DD030000 		.4byte	.LASF254
 1314 08cf 88       		.byte	0x88
 1315 08d0 0D       		.uleb128 0xd
 1316 08d1 22050000 		.4byte	.LASF255
 1317 08d5 89       		.byte	0x89
 1318 08d6 0D       		.uleb128 0xd
 1319 08d7 3F170000 		.4byte	.LASF256
 1320 08db 8A       		.byte	0x8a
 1321 08dc 0D       		.uleb128 0xd
 1322 08dd 7E080000 		.4byte	.LASF257
 1323 08e1 8B       		.byte	0x8b
 1324 08e2 0D       		.uleb128 0xd
 1325 08e3 EB080000 		.4byte	.LASF258
 1326 08e7 8C       		.byte	0x8c
 1327 08e8 0D       		.uleb128 0xd
 1328 08e9 2C070000 		.4byte	.LASF259
 1329 08ed 8D       		.byte	0x8d
 1330 08ee 0D       		.uleb128 0xd
 1331 08ef 4B130000 		.4byte	.LASF260
 1332 08f3 8E       		.byte	0x8e
 1333 08f4 0D       		.uleb128 0xd
 1334 08f5 9F0D0000 		.4byte	.LASF261
 1335 08f9 8F       		.byte	0x8f
 1336 08fa 0D       		.uleb128 0xd
 1337 08fb 0D060000 		.4byte	.LASF262
 1338 08ff 90       		.byte	0x90
 1339 0900 0D       		.uleb128 0xd
 1340 0901 380B0000 		.4byte	.LASF263
 1341 0905 91       		.byte	0x91
 1342 0906 0D       		.uleb128 0xd
 1343 0907 A2080000 		.4byte	.LASF264
 1344 090b 92       		.byte	0x92
 1345 090c 0D       		.uleb128 0xd
 1346 090d E60A0000 		.4byte	.LASF265
ARM GAS  C:\Users\cmila\AppData\Local\Temp\ccRxutXA.s 			page 63


 1347 0911 F0       		.byte	0xf0
 1348 0912 00       		.byte	0
 1349 0913 04       		.uleb128 0x4
 1350 0914 B6070000 		.4byte	.LASF266
 1351 0918 06       		.byte	0x6
 1352 0919 F4       		.byte	0xf4
 1353 091a 52050000 		.4byte	0x552
 1354 091e 0E       		.uleb128 0xe
 1355 091f 040E     		.2byte	0xe04
 1356 0921 02       		.byte	0x2
 1357 0922 9601     		.2byte	0x196
 1358 0924 DA090000 		.4byte	0x9da
 1359 0928 0F       		.uleb128 0xf
 1360 0929 4D050000 		.4byte	.LASF267
 1361 092d 02       		.byte	0x2
 1362 092e 9801     		.2byte	0x198
 1363 0930 DA090000 		.4byte	0x9da
 1364 0934 00       		.byte	0
 1365 0935 0F       		.uleb128 0xf
 1366 0936 8C100000 		.4byte	.LASF268
 1367 093a 02       		.byte	0x2
 1368 093b 9901     		.2byte	0x199
 1369 093d DF090000 		.4byte	0x9df
 1370 0941 20       		.byte	0x20
 1371 0942 0F       		.uleb128 0xf
 1372 0943 77160000 		.4byte	.LASF269
 1373 0947 02       		.byte	0x2
 1374 0948 9A01     		.2byte	0x19a
 1375 094a EF090000 		.4byte	0x9ef
 1376 094e 80       		.byte	0x80
 1377 094f 0F       		.uleb128 0xf
 1378 0950 AD050000 		.4byte	.LASF270
 1379 0954 02       		.byte	0x2
 1380 0955 9B01     		.2byte	0x19b
 1381 0957 DF090000 		.4byte	0x9df
 1382 095b A0       		.byte	0xa0
 1383 095c 10       		.uleb128 0x10
 1384 095d D8170000 		.4byte	.LASF271
 1385 0961 02       		.byte	0x2
 1386 0962 9C01     		.2byte	0x19c
 1387 0964 F4090000 		.4byte	0x9f4
 1388 0968 0001     		.2byte	0x100
 1389 096a 10       		.uleb128 0x10
 1390 096b A8100000 		.4byte	.LASF272
 1391 096f 02       		.byte	0x2
 1392 0970 9D01     		.2byte	0x19d
 1393 0972 DF090000 		.4byte	0x9df
 1394 0976 2001     		.2byte	0x120
 1395 0978 10       		.uleb128 0x10
 1396 0979 430C0000 		.4byte	.LASF273
 1397 097d 02       		.byte	0x2
 1398 097e 9E01     		.2byte	0x19e
 1399 0980 F9090000 		.4byte	0x9f9
 1400 0984 8001     		.2byte	0x180
 1401 0986 10       		.uleb128 0x10
 1402 0987 B2100000 		.4byte	.LASF274
 1403 098b 02       		.byte	0x2
ARM GAS  C:\Users\cmila\AppData\Local\Temp\ccRxutXA.s 			page 64


 1404 098c 9F01     		.2byte	0x19f
 1405 098e DF090000 		.4byte	0x9df
 1406 0992 A001     		.2byte	0x1a0
 1407 0994 10       		.uleb128 0x10
 1408 0995 7C160000 		.4byte	.LASF275
 1409 0999 02       		.byte	0x2
 1410 099a A001     		.2byte	0x1a0
 1411 099c FE090000 		.4byte	0x9fe
 1412 09a0 0002     		.2byte	0x200
 1413 09a2 10       		.uleb128 0x10
 1414 09a3 BC100000 		.4byte	.LASF276
 1415 09a7 02       		.byte	0x2
 1416 09a8 A101     		.2byte	0x1a1
 1417 09aa 030A0000 		.4byte	0xa03
 1418 09ae 2002     		.2byte	0x220
 1419 09b0 11       		.uleb128 0x11
 1420 09b1 495000   		.ascii	"IP\000"
 1421 09b4 02       		.byte	0x2
 1422 09b5 A201     		.2byte	0x1a2
 1423 09b7 230A0000 		.4byte	0xa23
 1424 09bb 0003     		.2byte	0x300
 1425 09bd 10       		.uleb128 0x10
 1426 09be C6100000 		.4byte	.LASF277
 1427 09c2 02       		.byte	0x2
 1428 09c3 A301     		.2byte	0x1a3
 1429 09c5 280A0000 		.4byte	0xa28
 1430 09c9 F003     		.2byte	0x3f0
 1431 09cb 10       		.uleb128 0x10
 1432 09cc 05100000 		.4byte	.LASF278
 1433 09d0 02       		.byte	0x2
 1434 09d1 A401     		.2byte	0x1a4
 1435 09d3 E0000000 		.4byte	0xe0
 1436 09d7 000E     		.2byte	0xe00
 1437 09d9 00       		.byte	0
 1438 09da 05       		.uleb128 0x5
 1439 09db 11010000 		.4byte	0x111
 1440 09df 07       		.uleb128 0x7
 1441 09e0 D5000000 		.4byte	0xd5
 1442 09e4 EF090000 		.4byte	0x9ef
 1443 09e8 08       		.uleb128 0x8
 1444 09e9 EA000000 		.4byte	0xea
 1445 09ed 17       		.byte	0x17
 1446 09ee 00       		.byte	0
 1447 09ef 05       		.uleb128 0x5
 1448 09f0 11010000 		.4byte	0x111
 1449 09f4 05       		.uleb128 0x5
 1450 09f5 11010000 		.4byte	0x111
 1451 09f9 05       		.uleb128 0x5
 1452 09fa 11010000 		.4byte	0x111
 1453 09fe 05       		.uleb128 0x5
 1454 09ff 11010000 		.4byte	0x111
 1455 0a03 07       		.uleb128 0x7
 1456 0a04 D5000000 		.4byte	0xd5
 1457 0a08 130A0000 		.4byte	0xa13
 1458 0a0c 08       		.uleb128 0x8
 1459 0a0d EA000000 		.4byte	0xea
 1460 0a11 37       		.byte	0x37
ARM GAS  C:\Users\cmila\AppData\Local\Temp\ccRxutXA.s 			page 65


 1461 0a12 00       		.byte	0
 1462 0a13 07       		.uleb128 0x7
 1463 0a14 31010000 		.4byte	0x131
 1464 0a18 230A0000 		.4byte	0xa23
 1465 0a1c 08       		.uleb128 0x8
 1466 0a1d EA000000 		.4byte	0xea
 1467 0a21 EF       		.byte	0xef
 1468 0a22 00       		.byte	0
 1469 0a23 05       		.uleb128 0x5
 1470 0a24 130A0000 		.4byte	0xa13
 1471 0a28 07       		.uleb128 0x7
 1472 0a29 D5000000 		.4byte	0xd5
 1473 0a2d 390A0000 		.4byte	0xa39
 1474 0a31 12       		.uleb128 0x12
 1475 0a32 EA000000 		.4byte	0xea
 1476 0a36 8302     		.2byte	0x283
 1477 0a38 00       		.byte	0
 1478 0a39 13       		.uleb128 0x13
 1479 0a3a 74130000 		.4byte	.LASF279
 1480 0a3e 02       		.byte	0x2
 1481 0a3f A501     		.2byte	0x1a5
 1482 0a41 1E090000 		.4byte	0x91e
 1483 0a45 14       		.uleb128 0x14
 1484 0a46 8C       		.byte	0x8c
 1485 0a47 02       		.byte	0x2
 1486 0a48 B801     		.2byte	0x1b8
 1487 0a4a 600B0000 		.4byte	0xb60
 1488 0a4e 0F       		.uleb128 0xf
 1489 0a4f 56080000 		.4byte	.LASF280
 1490 0a53 02       		.byte	0x2
 1491 0a54 BA01     		.2byte	0x1ba
 1492 0a56 E5000000 		.4byte	0xe5
 1493 0a5a 00       		.byte	0
 1494 0a5b 0F       		.uleb128 0xf
 1495 0a5c 8D140000 		.4byte	.LASF281
 1496 0a60 02       		.byte	0x2
 1497 0a61 BB01     		.2byte	0x1bb
 1498 0a63 E0000000 		.4byte	0xe0
 1499 0a67 04       		.byte	0x4
 1500 0a68 0F       		.uleb128 0xf
 1501 0a69 D5130000 		.4byte	.LASF282
 1502 0a6d 02       		.byte	0x2
 1503 0a6e BC01     		.2byte	0x1bc
 1504 0a70 E0000000 		.4byte	0xe0
 1505 0a74 08       		.byte	0x8
 1506 0a75 0F       		.uleb128 0xf
 1507 0a76 4E0B0000 		.4byte	.LASF283
 1508 0a7a 02       		.byte	0x2
 1509 0a7b BD01     		.2byte	0x1bd
 1510 0a7d E0000000 		.4byte	0xe0
 1511 0a81 0C       		.byte	0xc
 1512 0a82 15       		.uleb128 0x15
 1513 0a83 53435200 		.ascii	"SCR\000"
 1514 0a87 02       		.byte	0x2
 1515 0a88 BE01     		.2byte	0x1be
 1516 0a8a E0000000 		.4byte	0xe0
 1517 0a8e 10       		.byte	0x10
ARM GAS  C:\Users\cmila\AppData\Local\Temp\ccRxutXA.s 			page 66


 1518 0a8f 15       		.uleb128 0x15
 1519 0a90 43435200 		.ascii	"CCR\000"
 1520 0a94 02       		.byte	0x2
 1521 0a95 BF01     		.2byte	0x1bf
 1522 0a97 E0000000 		.4byte	0xe0
 1523 0a9b 14       		.byte	0x14
 1524 0a9c 15       		.uleb128 0x15
 1525 0a9d 53485000 		.ascii	"SHP\000"
 1526 0aa1 02       		.byte	0x2
 1527 0aa2 C001     		.2byte	0x1c0
 1528 0aa4 700B0000 		.4byte	0xb70
 1529 0aa8 18       		.byte	0x18
 1530 0aa9 0F       		.uleb128 0xf
 1531 0aaa 2E080000 		.4byte	.LASF284
 1532 0aae 02       		.byte	0x2
 1533 0aaf C101     		.2byte	0x1c1
 1534 0ab1 E0000000 		.4byte	0xe0
 1535 0ab5 24       		.byte	0x24
 1536 0ab6 0F       		.uleb128 0xf
 1537 0ab7 F20C0000 		.4byte	.LASF285
 1538 0abb 02       		.byte	0x2
 1539 0abc C201     		.2byte	0x1c2
 1540 0abe E0000000 		.4byte	0xe0
 1541 0ac2 28       		.byte	0x28
 1542 0ac3 0F       		.uleb128 0xf
 1543 0ac4 350A0000 		.4byte	.LASF286
 1544 0ac8 02       		.byte	0x2
 1545 0ac9 C301     		.2byte	0x1c3
 1546 0acb E0000000 		.4byte	0xe0
 1547 0acf 2C       		.byte	0x2c
 1548 0ad0 0F       		.uleb128 0xf
 1549 0ad1 31020000 		.4byte	.LASF287
 1550 0ad5 02       		.byte	0x2
 1551 0ad6 C401     		.2byte	0x1c4
 1552 0ad8 E0000000 		.4byte	0xe0
 1553 0adc 30       		.byte	0x30
 1554 0add 0F       		.uleb128 0xf
 1555 0ade 45100000 		.4byte	.LASF288
 1556 0ae2 02       		.byte	0x2
 1557 0ae3 C501     		.2byte	0x1c5
 1558 0ae5 E0000000 		.4byte	0xe0
 1559 0ae9 34       		.byte	0x34
 1560 0aea 0F       		.uleb128 0xf
 1561 0aeb 87130000 		.4byte	.LASF289
 1562 0aef 02       		.byte	0x2
 1563 0af0 C601     		.2byte	0x1c6
 1564 0af2 E0000000 		.4byte	0xe0
 1565 0af6 38       		.byte	0x38
 1566 0af7 0F       		.uleb128 0xf
 1567 0af8 F10E0000 		.4byte	.LASF290
 1568 0afc 02       		.byte	0x2
 1569 0afd C701     		.2byte	0x1c7
 1570 0aff E0000000 		.4byte	0xe0
 1571 0b03 3C       		.byte	0x3c
 1572 0b04 15       		.uleb128 0x15
 1573 0b05 50465200 		.ascii	"PFR\000"
 1574 0b09 02       		.byte	0x2
ARM GAS  C:\Users\cmila\AppData\Local\Temp\ccRxutXA.s 			page 67


 1575 0b0a C801     		.2byte	0x1c8
 1576 0b0c 7A0B0000 		.4byte	0xb7a
 1577 0b10 40       		.byte	0x40
 1578 0b11 15       		.uleb128 0x15
 1579 0b12 44465200 		.ascii	"DFR\000"
 1580 0b16 02       		.byte	0x2
 1581 0b17 C901     		.2byte	0x1c9
 1582 0b19 E5000000 		.4byte	0xe5
 1583 0b1d 48       		.byte	0x48
 1584 0b1e 15       		.uleb128 0x15
 1585 0b1f 41445200 		.ascii	"ADR\000"
 1586 0b23 02       		.byte	0x2
 1587 0b24 CA01     		.2byte	0x1ca
 1588 0b26 E5000000 		.4byte	0xe5
 1589 0b2a 4C       		.byte	0x4c
 1590 0b2b 0F       		.uleb128 0xf
 1591 0b2c 1D050000 		.4byte	.LASF291
 1592 0b30 02       		.byte	0x2
 1593 0b31 CB01     		.2byte	0x1cb
 1594 0b33 840B0000 		.4byte	0xb84
 1595 0b37 50       		.byte	0x50
 1596 0b38 0F       		.uleb128 0xf
 1597 0b39 D4160000 		.4byte	.LASF292
 1598 0b3d 02       		.byte	0x2
 1599 0b3e CC01     		.2byte	0x1cc
 1600 0b40 8E0B0000 		.4byte	0xb8e
 1601 0b44 60       		.byte	0x60
 1602 0b45 0F       		.uleb128 0xf
 1603 0b46 8C100000 		.4byte	.LASF268
 1604 0b4a 02       		.byte	0x2
 1605 0b4b CD01     		.2byte	0x1cd
 1606 0b4d 930B0000 		.4byte	0xb93
 1607 0b51 74       		.byte	0x74
 1608 0b52 0F       		.uleb128 0xf
 1609 0b53 88000000 		.4byte	.LASF293
 1610 0b57 02       		.byte	0x2
 1611 0b58 CE01     		.2byte	0x1ce
 1612 0b5a E0000000 		.4byte	0xe0
 1613 0b5e 88       		.byte	0x88
 1614 0b5f 00       		.byte	0
 1615 0b60 07       		.uleb128 0x7
 1616 0b61 31010000 		.4byte	0x131
 1617 0b65 700B0000 		.4byte	0xb70
 1618 0b69 08       		.uleb128 0x8
 1619 0b6a EA000000 		.4byte	0xea
 1620 0b6e 0B       		.byte	0xb
 1621 0b6f 00       		.byte	0
 1622 0b70 05       		.uleb128 0x5
 1623 0b71 600B0000 		.4byte	0xb60
 1624 0b75 05       		.uleb128 0x5
 1625 0b76 21010000 		.4byte	0x121
 1626 0b7a 06       		.uleb128 0x6
 1627 0b7b 750B0000 		.4byte	0xb75
 1628 0b7f 05       		.uleb128 0x5
 1629 0b80 F1000000 		.4byte	0xf1
 1630 0b84 06       		.uleb128 0x6
 1631 0b85 7F0B0000 		.4byte	0xb7f
ARM GAS  C:\Users\cmila\AppData\Local\Temp\ccRxutXA.s 			page 68


 1632 0b89 05       		.uleb128 0x5
 1633 0b8a 01010000 		.4byte	0x101
 1634 0b8e 06       		.uleb128 0x6
 1635 0b8f 890B0000 		.4byte	0xb89
 1636 0b93 07       		.uleb128 0x7
 1637 0b94 D5000000 		.4byte	0xd5
 1638 0b98 A30B0000 		.4byte	0xba3
 1639 0b9c 08       		.uleb128 0x8
 1640 0b9d EA000000 		.4byte	0xea
 1641 0ba1 04       		.byte	0x4
 1642 0ba2 00       		.byte	0
 1643 0ba3 13       		.uleb128 0x13
 1644 0ba4 7E130000 		.4byte	.LASF294
 1645 0ba8 02       		.byte	0x2
 1646 0ba9 CF01     		.2byte	0x1cf
 1647 0bab 450A0000 		.4byte	0xa45
 1648 0baf 13       		.uleb128 0x13
 1649 0bb0 FB150000 		.4byte	.LASF295
 1650 0bb4 07       		.byte	0x7
 1651 0bb5 EE01     		.2byte	0x1ee
 1652 0bb7 BB0B0000 		.4byte	0xbbb
 1653 0bbb 16       		.uleb128 0x16
 1654 0bbc 04       		.byte	0x4
 1655 0bbd C10B0000 		.4byte	0xbc1
 1656 0bc1 17       		.uleb128 0x17
 1657 0bc2 03       		.uleb128 0x3
 1658 0bc3 01       		.byte	0x1
 1659 0bc4 08       		.byte	0x8
 1660 0bc5 E2000000 		.4byte	.LASF296
 1661 0bc9 03       		.uleb128 0x3
 1662 0bca 04       		.byte	0x4
 1663 0bcb 04       		.byte	0x4
 1664 0bcc 72050000 		.4byte	.LASF297
 1665 0bd0 03       		.uleb128 0x3
 1666 0bd1 08       		.byte	0x8
 1667 0bd2 04       		.byte	0x4
 1668 0bd3 07180000 		.4byte	.LASF298
 1669 0bd7 18       		.uleb128 0x18
 1670 0bd8 04       		.byte	0x4
 1671 0bd9 2C000000 		.4byte	0x2c
 1672 0bdd 08       		.byte	0x8
 1673 0bde 1001     		.2byte	0x110
 1674 0be0 F40B0000 		.4byte	0xbf4
 1675 0be4 0D       		.uleb128 0xd
 1676 0be5 B7010000 		.4byte	.LASF299
 1677 0be9 00       		.byte	0
 1678 0bea 19       		.uleb128 0x19
 1679 0beb BB110000 		.4byte	.LASF300
 1680 0bef 01005600 		.4byte	0x560001
 1681 0bf3 00       		.byte	0
 1682 0bf4 13       		.uleb128 0x13
 1683 0bf5 22040000 		.4byte	.LASF301
 1684 0bf9 08       		.byte	0x8
 1685 0bfa 1301     		.2byte	0x113
 1686 0bfc D70B0000 		.4byte	0xbd7
 1687 0c00 14       		.uleb128 0x14
 1688 0c01 08       		.byte	0x8
ARM GAS  C:\Users\cmila\AppData\Local\Temp\ccRxutXA.s 			page 69


 1689 0c02 08       		.byte	0x8
 1690 0c03 2D01     		.2byte	0x12d
 1691 0c05 240C0000 		.4byte	0xc24
 1692 0c09 0F       		.uleb128 0xf
 1693 0c0a 0B0C0000 		.4byte	.LASF302
 1694 0c0e 08       		.byte	0x8
 1695 0c0f 2E01     		.2byte	0x12e
 1696 0c11 13090000 		.4byte	0x913
 1697 0c15 00       		.byte	0
 1698 0c16 0F       		.uleb128 0xf
 1699 0c17 4F140000 		.4byte	.LASF303
 1700 0c1b 08       		.byte	0x8
 1701 0c1c 3201     		.2byte	0x132
 1702 0c1e D5000000 		.4byte	0xd5
 1703 0c22 04       		.byte	0x4
 1704 0c23 00       		.byte	0
 1705 0c24 13       		.uleb128 0x13
 1706 0c25 30000000 		.4byte	.LASF304
 1707 0c29 08       		.byte	0x8
 1708 0c2a 3301     		.2byte	0x133
 1709 0c2c 000C0000 		.4byte	0xc00
 1710 0c30 1A       		.uleb128 0x1a
 1711 0c31 81160000 		.4byte	.LASF308
 1712 0c35 01       		.byte	0x1
 1713 0c36 3001     		.2byte	0x130
 1714 0c38 AF0B0000 		.4byte	0xbaf
 1715 0c3c 00000000 		.4byte	.LFB136
 1716 0c40 2C000000 		.4byte	.LFE136-.LFB136
 1717 0c44 01       		.uleb128 0x1
 1718 0c45 9C       		.byte	0x9c
 1719 0c46 770C0000 		.4byte	0xc77
 1720 0c4a 1B       		.uleb128 0x1b
 1721 0c4b 9E0F0000 		.4byte	.LASF305
 1722 0c4f 01       		.byte	0x1
 1723 0c50 3001     		.2byte	0x130
 1724 0c52 13090000 		.4byte	0x913
 1725 0c56 00000000 		.4byte	.LLST0
 1726 0c5a 1C       		.uleb128 0x1c
 1727 0c5b B50D0000 		.4byte	.LASF306
 1728 0c5f 01       		.byte	0x1
 1729 0c60 3001     		.2byte	0x130
 1730 0c62 AF0B0000 		.4byte	0xbaf
 1731 0c66 01       		.uleb128 0x1
 1732 0c67 51       		.byte	0x51
 1733 0c68 1D       		.uleb128 0x1d
 1734 0c69 43070000 		.4byte	.LASF311
 1735 0c6d 01       		.byte	0x1
 1736 0c6e 3201     		.2byte	0x132
 1737 0c70 AF0B0000 		.4byte	0xbaf
 1738 0c74 01       		.uleb128 0x1
 1739 0c75 50       		.byte	0x50
 1740 0c76 00       		.byte	0
 1741 0c77 1E       		.uleb128 0x1e
 1742 0c78 E7000000 		.4byte	.LASF322
 1743 0c7c 02       		.byte	0x2
 1744 0c7d 0D07     		.2byte	0x70d
 1745 0c7f 03       		.byte	0x3
ARM GAS  C:\Users\cmila\AppData\Local\Temp\ccRxutXA.s 			page 70


 1746 0c80 9D0C0000 		.4byte	0xc9d
 1747 0c84 1F       		.uleb128 0x1f
 1748 0c85 9E0F0000 		.4byte	.LASF305
 1749 0c89 02       		.byte	0x2
 1750 0c8a 0D07     		.2byte	0x70d
 1751 0c8c 13090000 		.4byte	0x913
 1752 0c90 1F       		.uleb128 0x1f
 1753 0c91 CF110000 		.4byte	.LASF307
 1754 0c95 02       		.byte	0x2
 1755 0c96 0D07     		.2byte	0x70d
 1756 0c98 D5000000 		.4byte	0xd5
 1757 0c9c 00       		.byte	0
 1758 0c9d 20       		.uleb128 0x20
 1759 0c9e 8A010000 		.4byte	.LASF309
 1760 0ca2 01       		.byte	0x1
 1761 0ca3 2C       		.byte	0x2c
 1762 0ca4 F40B0000 		.4byte	0xbf4
 1763 0ca8 00000000 		.4byte	.LFB135
 1764 0cac 5C000000 		.4byte	.LFE135-.LFB135
 1765 0cb0 01       		.uleb128 0x1
 1766 0cb1 9C       		.byte	0x9c
 1767 0cb2 1B0D0000 		.4byte	0xd1b
 1768 0cb6 21       		.uleb128 0x21
 1769 0cb7 67100000 		.4byte	.LASF310
 1770 0cbb 01       		.byte	0x1
 1771 0cbc 2C       		.byte	0x2c
 1772 0cbd 1B0D0000 		.4byte	0xd1b
 1773 0cc1 21000000 		.4byte	.LLST1
 1774 0cc5 21       		.uleb128 0x21
 1775 0cc6 B50D0000 		.4byte	.LASF306
 1776 0cca 01       		.byte	0x1
 1777 0ccb 2C       		.byte	0x2c
 1778 0ccc AF0B0000 		.4byte	0xbaf
 1779 0cd0 5B000000 		.4byte	.LLST2
 1780 0cd4 22       		.uleb128 0x22
 1781 0cd5 E90B0000 		.4byte	.LASF312
 1782 0cd9 01       		.byte	0x1
 1783 0cda 2E       		.byte	0x2e
 1784 0cdb F40B0000 		.4byte	0xbf4
 1785 0cdf 95000000 		.4byte	.LLST3
 1786 0ce3 23       		.uleb128 0x23
 1787 0ce4 770C0000 		.4byte	0xc77
 1788 0ce8 0A000000 		.4byte	.LBB4
 1789 0cec 24000000 		.4byte	.LBE4-.LBB4
 1790 0cf0 01       		.byte	0x1
 1791 0cf1 3F       		.byte	0x3f
 1792 0cf2 090D0000 		.4byte	0xd09
 1793 0cf6 24       		.uleb128 0x24
 1794 0cf7 900C0000 		.4byte	0xc90
 1795 0cfb B4000000 		.4byte	.LLST4
 1796 0cff 24       		.uleb128 0x24
 1797 0d00 840C0000 		.4byte	0xc84
 1798 0d04 D3000000 		.4byte	.LLST5
 1799 0d08 00       		.byte	0
 1800 0d09 25       		.uleb128 0x25
 1801 0d0a 40000000 		.4byte	.LVL9
 1802 0d0e 300C0000 		.4byte	0xc30
ARM GAS  C:\Users\cmila\AppData\Local\Temp\ccRxutXA.s 			page 71


 1803 0d12 26       		.uleb128 0x26
 1804 0d13 01       		.uleb128 0x1
 1805 0d14 51       		.byte	0x51
 1806 0d15 03       		.uleb128 0x3
 1807 0d16 F3       		.byte	0xf3
 1808 0d17 01       		.uleb128 0x1
 1809 0d18 51       		.byte	0x51
 1810 0d19 00       		.byte	0
 1811 0d1a 00       		.byte	0
 1812 0d1b 16       		.uleb128 0x16
 1813 0d1c 04       		.byte	0x4
 1814 0d1d 210D0000 		.4byte	0xd21
 1815 0d21 06       		.uleb128 0x6
 1816 0d22 240C0000 		.4byte	0xc24
 1817 0d26 1A       		.uleb128 0x1a
 1818 0d27 240B0000 		.4byte	.LASF313
 1819 0d2b 01       		.byte	0x1
 1820 0d2c 5C01     		.2byte	0x15c
 1821 0d2e AF0B0000 		.4byte	0xbaf
 1822 0d32 00000000 		.4byte	.LFB137
 1823 0d36 20000000 		.4byte	.LFE137-.LFB137
 1824 0d3a 01       		.uleb128 0x1
 1825 0d3b 9C       		.byte	0x9c
 1826 0d3c 5F0D0000 		.4byte	0xd5f
 1827 0d40 1B       		.uleb128 0x1b
 1828 0d41 9E0F0000 		.4byte	.LASF305
 1829 0d45 01       		.byte	0x1
 1830 0d46 5C01     		.2byte	0x15c
 1831 0d48 13090000 		.4byte	0x913
 1832 0d4c F2000000 		.4byte	.LLST6
 1833 0d50 1D       		.uleb128 0x1d
 1834 0d51 F4030000 		.4byte	.LASF314
 1835 0d55 01       		.byte	0x1
 1836 0d56 5E01     		.2byte	0x15e
 1837 0d58 AF0B0000 		.4byte	0xbaf
 1838 0d5c 01       		.uleb128 0x1
 1839 0d5d 50       		.byte	0x50
 1840 0d5e 00       		.byte	0
 1841 0d5f 27       		.uleb128 0x27
 1842 0d60 8E000000 		.4byte	.LASF315
 1843 0d64 05       		.byte	0x5
 1844 0d65 A7       		.byte	0xa7
 1845 0d66 6A0D0000 		.4byte	0xd6a
 1846 0d6a 16       		.uleb128 0x16
 1847 0d6b 04       		.byte	0x4
 1848 0d6c 700D0000 		.4byte	0xd70
 1849 0d70 06       		.uleb128 0x6
 1850 0d71 47050000 		.4byte	0x547
 1851 0d75 28       		.uleb128 0x28
 1852 0d76 35110000 		.4byte	.LASF316
 1853 0d7a 02       		.byte	0x2
 1854 0d7b F907     		.2byte	0x7f9
 1855 0d7d 810D0000 		.4byte	0xd81
 1856 0d81 05       		.uleb128 0x5
 1857 0d82 CA000000 		.4byte	0xca
 1858 0d86 07       		.uleb128 0x7
 1859 0d87 910D0000 		.4byte	0xd91
ARM GAS  C:\Users\cmila\AppData\Local\Temp\ccRxutXA.s 			page 72


 1860 0d8b 910D0000 		.4byte	0xd91
 1861 0d8f 29       		.uleb128 0x29
 1862 0d90 00       		.byte	0
 1863 0d91 06       		.uleb128 0x6
 1864 0d92 AF0B0000 		.4byte	0xbaf
 1865 0d96 27       		.uleb128 0x27
 1866 0d97 7B170000 		.4byte	.LASF317
 1867 0d9b 08       		.byte	0x8
 1868 0d9c E8       		.byte	0xe8
 1869 0d9d A10D0000 		.4byte	0xda1
 1870 0da1 06       		.uleb128 0x6
 1871 0da2 860D0000 		.4byte	0xd86
 1872 0da6 07       		.uleb128 0x7
 1873 0da7 AF0B0000 		.4byte	0xbaf
 1874 0dab B10D0000 		.4byte	0xdb1
 1875 0daf 29       		.uleb128 0x29
 1876 0db0 00       		.byte	0
 1877 0db1 27       		.uleb128 0x27
 1878 0db2 C70E0000 		.4byte	.LASF318
 1879 0db6 08       		.byte	0x8
 1880 0db7 E9       		.byte	0xe9
 1881 0db8 A60D0000 		.4byte	0xda6
 1882 0dbc 00       		.byte	0
 1883              		.section	.debug_abbrev,"",%progbits
 1884              	.Ldebug_abbrev0:
 1885 0000 01       		.uleb128 0x1
 1886 0001 11       		.uleb128 0x11
 1887 0002 01       		.byte	0x1
 1888 0003 25       		.uleb128 0x25
 1889 0004 0E       		.uleb128 0xe
 1890 0005 13       		.uleb128 0x13
 1891 0006 0B       		.uleb128 0xb
 1892 0007 03       		.uleb128 0x3
 1893 0008 0E       		.uleb128 0xe
 1894 0009 1B       		.uleb128 0x1b
 1895 000a 0E       		.uleb128 0xe
 1896 000b 55       		.uleb128 0x55
 1897 000c 17       		.uleb128 0x17
 1898 000d 11       		.uleb128 0x11
 1899 000e 01       		.uleb128 0x1
 1900 000f 10       		.uleb128 0x10
 1901 0010 17       		.uleb128 0x17
 1902 0011 00       		.byte	0
 1903 0012 00       		.byte	0
 1904 0013 02       		.uleb128 0x2
 1905 0014 24       		.uleb128 0x24
 1906 0015 00       		.byte	0
 1907 0016 0B       		.uleb128 0xb
 1908 0017 0B       		.uleb128 0xb
 1909 0018 3E       		.uleb128 0x3e
 1910 0019 0B       		.uleb128 0xb
 1911 001a 03       		.uleb128 0x3
 1912 001b 08       		.uleb128 0x8
 1913 001c 00       		.byte	0
 1914 001d 00       		.byte	0
 1915 001e 03       		.uleb128 0x3
 1916 001f 24       		.uleb128 0x24
ARM GAS  C:\Users\cmila\AppData\Local\Temp\ccRxutXA.s 			page 73


 1917 0020 00       		.byte	0
 1918 0021 0B       		.uleb128 0xb
 1919 0022 0B       		.uleb128 0xb
 1920 0023 3E       		.uleb128 0x3e
 1921 0024 0B       		.uleb128 0xb
 1922 0025 03       		.uleb128 0x3
 1923 0026 0E       		.uleb128 0xe
 1924 0027 00       		.byte	0
 1925 0028 00       		.byte	0
 1926 0029 04       		.uleb128 0x4
 1927 002a 16       		.uleb128 0x16
 1928 002b 00       		.byte	0
 1929 002c 03       		.uleb128 0x3
 1930 002d 0E       		.uleb128 0xe
 1931 002e 3A       		.uleb128 0x3a
 1932 002f 0B       		.uleb128 0xb
 1933 0030 3B       		.uleb128 0x3b
 1934 0031 0B       		.uleb128 0xb
 1935 0032 49       		.uleb128 0x49
 1936 0033 13       		.uleb128 0x13
 1937 0034 00       		.byte	0
 1938 0035 00       		.byte	0
 1939 0036 05       		.uleb128 0x5
 1940 0037 35       		.uleb128 0x35
 1941 0038 00       		.byte	0
 1942 0039 49       		.uleb128 0x49
 1943 003a 13       		.uleb128 0x13
 1944 003b 00       		.byte	0
 1945 003c 00       		.byte	0
 1946 003d 06       		.uleb128 0x6
 1947 003e 26       		.uleb128 0x26
 1948 003f 00       		.byte	0
 1949 0040 49       		.uleb128 0x49
 1950 0041 13       		.uleb128 0x13
 1951 0042 00       		.byte	0
 1952 0043 00       		.byte	0
 1953 0044 07       		.uleb128 0x7
 1954 0045 01       		.uleb128 0x1
 1955 0046 01       		.byte	0x1
 1956 0047 49       		.uleb128 0x49
 1957 0048 13       		.uleb128 0x13
 1958 0049 01       		.uleb128 0x1
 1959 004a 13       		.uleb128 0x13
 1960 004b 00       		.byte	0
 1961 004c 00       		.byte	0
 1962 004d 08       		.uleb128 0x8
 1963 004e 21       		.uleb128 0x21
 1964 004f 00       		.byte	0
 1965 0050 49       		.uleb128 0x49
 1966 0051 13       		.uleb128 0x13
 1967 0052 2F       		.uleb128 0x2f
 1968 0053 0B       		.uleb128 0xb
 1969 0054 00       		.byte	0
 1970 0055 00       		.byte	0
 1971 0056 09       		.uleb128 0x9
 1972 0057 13       		.uleb128 0x13
 1973 0058 01       		.byte	0x1
ARM GAS  C:\Users\cmila\AppData\Local\Temp\ccRxutXA.s 			page 74


 1974 0059 0B       		.uleb128 0xb
 1975 005a 0B       		.uleb128 0xb
 1976 005b 3A       		.uleb128 0x3a
 1977 005c 0B       		.uleb128 0xb
 1978 005d 3B       		.uleb128 0x3b
 1979 005e 0B       		.uleb128 0xb
 1980 005f 01       		.uleb128 0x1
 1981 0060 13       		.uleb128 0x13
 1982 0061 00       		.byte	0
 1983 0062 00       		.byte	0
 1984 0063 0A       		.uleb128 0xa
 1985 0064 0D       		.uleb128 0xd
 1986 0065 00       		.byte	0
 1987 0066 03       		.uleb128 0x3
 1988 0067 0E       		.uleb128 0xe
 1989 0068 3A       		.uleb128 0x3a
 1990 0069 0B       		.uleb128 0xb
 1991 006a 3B       		.uleb128 0x3b
 1992 006b 0B       		.uleb128 0xb
 1993 006c 49       		.uleb128 0x49
 1994 006d 13       		.uleb128 0x13
 1995 006e 38       		.uleb128 0x38
 1996 006f 0B       		.uleb128 0xb
 1997 0070 00       		.byte	0
 1998 0071 00       		.byte	0
 1999 0072 0B       		.uleb128 0xb
 2000 0073 04       		.uleb128 0x4
 2001 0074 01       		.byte	0x1
 2002 0075 0B       		.uleb128 0xb
 2003 0076 0B       		.uleb128 0xb
 2004 0077 49       		.uleb128 0x49
 2005 0078 13       		.uleb128 0x13
 2006 0079 3A       		.uleb128 0x3a
 2007 007a 0B       		.uleb128 0xb
 2008 007b 3B       		.uleb128 0x3b
 2009 007c 0B       		.uleb128 0xb
 2010 007d 01       		.uleb128 0x1
 2011 007e 13       		.uleb128 0x13
 2012 007f 00       		.byte	0
 2013 0080 00       		.byte	0
 2014 0081 0C       		.uleb128 0xc
 2015 0082 28       		.uleb128 0x28
 2016 0083 00       		.byte	0
 2017 0084 03       		.uleb128 0x3
 2018 0085 0E       		.uleb128 0xe
 2019 0086 1C       		.uleb128 0x1c
 2020 0087 0D       		.uleb128 0xd
 2021 0088 00       		.byte	0
 2022 0089 00       		.byte	0
 2023 008a 0D       		.uleb128 0xd
 2024 008b 28       		.uleb128 0x28
 2025 008c 00       		.byte	0
 2026 008d 03       		.uleb128 0x3
 2027 008e 0E       		.uleb128 0xe
 2028 008f 1C       		.uleb128 0x1c
 2029 0090 0B       		.uleb128 0xb
 2030 0091 00       		.byte	0
ARM GAS  C:\Users\cmila\AppData\Local\Temp\ccRxutXA.s 			page 75


 2031 0092 00       		.byte	0
 2032 0093 0E       		.uleb128 0xe
 2033 0094 13       		.uleb128 0x13
 2034 0095 01       		.byte	0x1
 2035 0096 0B       		.uleb128 0xb
 2036 0097 05       		.uleb128 0x5
 2037 0098 3A       		.uleb128 0x3a
 2038 0099 0B       		.uleb128 0xb
 2039 009a 3B       		.uleb128 0x3b
 2040 009b 05       		.uleb128 0x5
 2041 009c 01       		.uleb128 0x1
 2042 009d 13       		.uleb128 0x13
 2043 009e 00       		.byte	0
 2044 009f 00       		.byte	0
 2045 00a0 0F       		.uleb128 0xf
 2046 00a1 0D       		.uleb128 0xd
 2047 00a2 00       		.byte	0
 2048 00a3 03       		.uleb128 0x3
 2049 00a4 0E       		.uleb128 0xe
 2050 00a5 3A       		.uleb128 0x3a
 2051 00a6 0B       		.uleb128 0xb
 2052 00a7 3B       		.uleb128 0x3b
 2053 00a8 05       		.uleb128 0x5
 2054 00a9 49       		.uleb128 0x49
 2055 00aa 13       		.uleb128 0x13
 2056 00ab 38       		.uleb128 0x38
 2057 00ac 0B       		.uleb128 0xb
 2058 00ad 00       		.byte	0
 2059 00ae 00       		.byte	0
 2060 00af 10       		.uleb128 0x10
 2061 00b0 0D       		.uleb128 0xd
 2062 00b1 00       		.byte	0
 2063 00b2 03       		.uleb128 0x3
 2064 00b3 0E       		.uleb128 0xe
 2065 00b4 3A       		.uleb128 0x3a
 2066 00b5 0B       		.uleb128 0xb
 2067 00b6 3B       		.uleb128 0x3b
 2068 00b7 05       		.uleb128 0x5
 2069 00b8 49       		.uleb128 0x49
 2070 00b9 13       		.uleb128 0x13
 2071 00ba 38       		.uleb128 0x38
 2072 00bb 05       		.uleb128 0x5
 2073 00bc 00       		.byte	0
 2074 00bd 00       		.byte	0
 2075 00be 11       		.uleb128 0x11
 2076 00bf 0D       		.uleb128 0xd
 2077 00c0 00       		.byte	0
 2078 00c1 03       		.uleb128 0x3
 2079 00c2 08       		.uleb128 0x8
 2080 00c3 3A       		.uleb128 0x3a
 2081 00c4 0B       		.uleb128 0xb
 2082 00c5 3B       		.uleb128 0x3b
 2083 00c6 05       		.uleb128 0x5
 2084 00c7 49       		.uleb128 0x49
 2085 00c8 13       		.uleb128 0x13
 2086 00c9 38       		.uleb128 0x38
 2087 00ca 05       		.uleb128 0x5
ARM GAS  C:\Users\cmila\AppData\Local\Temp\ccRxutXA.s 			page 76


 2088 00cb 00       		.byte	0
 2089 00cc 00       		.byte	0
 2090 00cd 12       		.uleb128 0x12
 2091 00ce 21       		.uleb128 0x21
 2092 00cf 00       		.byte	0
 2093 00d0 49       		.uleb128 0x49
 2094 00d1 13       		.uleb128 0x13
 2095 00d2 2F       		.uleb128 0x2f
 2096 00d3 05       		.uleb128 0x5
 2097 00d4 00       		.byte	0
 2098 00d5 00       		.byte	0
 2099 00d6 13       		.uleb128 0x13
 2100 00d7 16       		.uleb128 0x16
 2101 00d8 00       		.byte	0
 2102 00d9 03       		.uleb128 0x3
 2103 00da 0E       		.uleb128 0xe
 2104 00db 3A       		.uleb128 0x3a
 2105 00dc 0B       		.uleb128 0xb
 2106 00dd 3B       		.uleb128 0x3b
 2107 00de 05       		.uleb128 0x5
 2108 00df 49       		.uleb128 0x49
 2109 00e0 13       		.uleb128 0x13
 2110 00e1 00       		.byte	0
 2111 00e2 00       		.byte	0
 2112 00e3 14       		.uleb128 0x14
 2113 00e4 13       		.uleb128 0x13
 2114 00e5 01       		.byte	0x1
 2115 00e6 0B       		.uleb128 0xb
 2116 00e7 0B       		.uleb128 0xb
 2117 00e8 3A       		.uleb128 0x3a
 2118 00e9 0B       		.uleb128 0xb
 2119 00ea 3B       		.uleb128 0x3b
 2120 00eb 05       		.uleb128 0x5
 2121 00ec 01       		.uleb128 0x1
 2122 00ed 13       		.uleb128 0x13
 2123 00ee 00       		.byte	0
 2124 00ef 00       		.byte	0
 2125 00f0 15       		.uleb128 0x15
 2126 00f1 0D       		.uleb128 0xd
 2127 00f2 00       		.byte	0
 2128 00f3 03       		.uleb128 0x3
 2129 00f4 08       		.uleb128 0x8
 2130 00f5 3A       		.uleb128 0x3a
 2131 00f6 0B       		.uleb128 0xb
 2132 00f7 3B       		.uleb128 0x3b
 2133 00f8 05       		.uleb128 0x5
 2134 00f9 49       		.uleb128 0x49
 2135 00fa 13       		.uleb128 0x13
 2136 00fb 38       		.uleb128 0x38
 2137 00fc 0B       		.uleb128 0xb
 2138 00fd 00       		.byte	0
 2139 00fe 00       		.byte	0
 2140 00ff 16       		.uleb128 0x16
 2141 0100 0F       		.uleb128 0xf
 2142 0101 00       		.byte	0
 2143 0102 0B       		.uleb128 0xb
 2144 0103 0B       		.uleb128 0xb
ARM GAS  C:\Users\cmila\AppData\Local\Temp\ccRxutXA.s 			page 77


 2145 0104 49       		.uleb128 0x49
 2146 0105 13       		.uleb128 0x13
 2147 0106 00       		.byte	0
 2148 0107 00       		.byte	0
 2149 0108 17       		.uleb128 0x17
 2150 0109 15       		.uleb128 0x15
 2151 010a 00       		.byte	0
 2152 010b 27       		.uleb128 0x27
 2153 010c 19       		.uleb128 0x19
 2154 010d 00       		.byte	0
 2155 010e 00       		.byte	0
 2156 010f 18       		.uleb128 0x18
 2157 0110 04       		.uleb128 0x4
 2158 0111 01       		.byte	0x1
 2159 0112 0B       		.uleb128 0xb
 2160 0113 0B       		.uleb128 0xb
 2161 0114 49       		.uleb128 0x49
 2162 0115 13       		.uleb128 0x13
 2163 0116 3A       		.uleb128 0x3a
 2164 0117 0B       		.uleb128 0xb
 2165 0118 3B       		.uleb128 0x3b
 2166 0119 05       		.uleb128 0x5
 2167 011a 01       		.uleb128 0x1
 2168 011b 13       		.uleb128 0x13
 2169 011c 00       		.byte	0
 2170 011d 00       		.byte	0
 2171 011e 19       		.uleb128 0x19
 2172 011f 28       		.uleb128 0x28
 2173 0120 00       		.byte	0
 2174 0121 03       		.uleb128 0x3
 2175 0122 0E       		.uleb128 0xe
 2176 0123 1C       		.uleb128 0x1c
 2177 0124 06       		.uleb128 0x6
 2178 0125 00       		.byte	0
 2179 0126 00       		.byte	0
 2180 0127 1A       		.uleb128 0x1a
 2181 0128 2E       		.uleb128 0x2e
 2182 0129 01       		.byte	0x1
 2183 012a 3F       		.uleb128 0x3f
 2184 012b 19       		.uleb128 0x19
 2185 012c 03       		.uleb128 0x3
 2186 012d 0E       		.uleb128 0xe
 2187 012e 3A       		.uleb128 0x3a
 2188 012f 0B       		.uleb128 0xb
 2189 0130 3B       		.uleb128 0x3b
 2190 0131 05       		.uleb128 0x5
 2191 0132 27       		.uleb128 0x27
 2192 0133 19       		.uleb128 0x19
 2193 0134 49       		.uleb128 0x49
 2194 0135 13       		.uleb128 0x13
 2195 0136 11       		.uleb128 0x11
 2196 0137 01       		.uleb128 0x1
 2197 0138 12       		.uleb128 0x12
 2198 0139 06       		.uleb128 0x6
 2199 013a 40       		.uleb128 0x40
 2200 013b 18       		.uleb128 0x18
 2201 013c 9742     		.uleb128 0x2117
ARM GAS  C:\Users\cmila\AppData\Local\Temp\ccRxutXA.s 			page 78


 2202 013e 19       		.uleb128 0x19
 2203 013f 01       		.uleb128 0x1
 2204 0140 13       		.uleb128 0x13
 2205 0141 00       		.byte	0
 2206 0142 00       		.byte	0
 2207 0143 1B       		.uleb128 0x1b
 2208 0144 05       		.uleb128 0x5
 2209 0145 00       		.byte	0
 2210 0146 03       		.uleb128 0x3
 2211 0147 0E       		.uleb128 0xe
 2212 0148 3A       		.uleb128 0x3a
 2213 0149 0B       		.uleb128 0xb
 2214 014a 3B       		.uleb128 0x3b
 2215 014b 05       		.uleb128 0x5
 2216 014c 49       		.uleb128 0x49
 2217 014d 13       		.uleb128 0x13
 2218 014e 02       		.uleb128 0x2
 2219 014f 17       		.uleb128 0x17
 2220 0150 00       		.byte	0
 2221 0151 00       		.byte	0
 2222 0152 1C       		.uleb128 0x1c
 2223 0153 05       		.uleb128 0x5
 2224 0154 00       		.byte	0
 2225 0155 03       		.uleb128 0x3
 2226 0156 0E       		.uleb128 0xe
 2227 0157 3A       		.uleb128 0x3a
 2228 0158 0B       		.uleb128 0xb
 2229 0159 3B       		.uleb128 0x3b
 2230 015a 05       		.uleb128 0x5
 2231 015b 49       		.uleb128 0x49
 2232 015c 13       		.uleb128 0x13
 2233 015d 02       		.uleb128 0x2
 2234 015e 18       		.uleb128 0x18
 2235 015f 00       		.byte	0
 2236 0160 00       		.byte	0
 2237 0161 1D       		.uleb128 0x1d
 2238 0162 34       		.uleb128 0x34
 2239 0163 00       		.byte	0
 2240 0164 03       		.uleb128 0x3
 2241 0165 0E       		.uleb128 0xe
 2242 0166 3A       		.uleb128 0x3a
 2243 0167 0B       		.uleb128 0xb
 2244 0168 3B       		.uleb128 0x3b
 2245 0169 05       		.uleb128 0x5
 2246 016a 49       		.uleb128 0x49
 2247 016b 13       		.uleb128 0x13
 2248 016c 02       		.uleb128 0x2
 2249 016d 18       		.uleb128 0x18
 2250 016e 00       		.byte	0
 2251 016f 00       		.byte	0
 2252 0170 1E       		.uleb128 0x1e
 2253 0171 2E       		.uleb128 0x2e
 2254 0172 01       		.byte	0x1
 2255 0173 03       		.uleb128 0x3
 2256 0174 0E       		.uleb128 0xe
 2257 0175 3A       		.uleb128 0x3a
 2258 0176 0B       		.uleb128 0xb
ARM GAS  C:\Users\cmila\AppData\Local\Temp\ccRxutXA.s 			page 79


 2259 0177 3B       		.uleb128 0x3b
 2260 0178 05       		.uleb128 0x5
 2261 0179 27       		.uleb128 0x27
 2262 017a 19       		.uleb128 0x19
 2263 017b 20       		.uleb128 0x20
 2264 017c 0B       		.uleb128 0xb
 2265 017d 01       		.uleb128 0x1
 2266 017e 13       		.uleb128 0x13
 2267 017f 00       		.byte	0
 2268 0180 00       		.byte	0
 2269 0181 1F       		.uleb128 0x1f
 2270 0182 05       		.uleb128 0x5
 2271 0183 00       		.byte	0
 2272 0184 03       		.uleb128 0x3
 2273 0185 0E       		.uleb128 0xe
 2274 0186 3A       		.uleb128 0x3a
 2275 0187 0B       		.uleb128 0xb
 2276 0188 3B       		.uleb128 0x3b
 2277 0189 05       		.uleb128 0x5
 2278 018a 49       		.uleb128 0x49
 2279 018b 13       		.uleb128 0x13
 2280 018c 00       		.byte	0
 2281 018d 00       		.byte	0
 2282 018e 20       		.uleb128 0x20
 2283 018f 2E       		.uleb128 0x2e
 2284 0190 01       		.byte	0x1
 2285 0191 3F       		.uleb128 0x3f
 2286 0192 19       		.uleb128 0x19
 2287 0193 03       		.uleb128 0x3
 2288 0194 0E       		.uleb128 0xe
 2289 0195 3A       		.uleb128 0x3a
 2290 0196 0B       		.uleb128 0xb
 2291 0197 3B       		.uleb128 0x3b
 2292 0198 0B       		.uleb128 0xb
 2293 0199 27       		.uleb128 0x27
 2294 019a 19       		.uleb128 0x19
 2295 019b 49       		.uleb128 0x49
 2296 019c 13       		.uleb128 0x13
 2297 019d 11       		.uleb128 0x11
 2298 019e 01       		.uleb128 0x1
 2299 019f 12       		.uleb128 0x12
 2300 01a0 06       		.uleb128 0x6
 2301 01a1 40       		.uleb128 0x40
 2302 01a2 18       		.uleb128 0x18
 2303 01a3 9742     		.uleb128 0x2117
 2304 01a5 19       		.uleb128 0x19
 2305 01a6 01       		.uleb128 0x1
 2306 01a7 13       		.uleb128 0x13
 2307 01a8 00       		.byte	0
 2308 01a9 00       		.byte	0
 2309 01aa 21       		.uleb128 0x21
 2310 01ab 05       		.uleb128 0x5
 2311 01ac 00       		.byte	0
 2312 01ad 03       		.uleb128 0x3
 2313 01ae 0E       		.uleb128 0xe
 2314 01af 3A       		.uleb128 0x3a
 2315 01b0 0B       		.uleb128 0xb
ARM GAS  C:\Users\cmila\AppData\Local\Temp\ccRxutXA.s 			page 80


 2316 01b1 3B       		.uleb128 0x3b
 2317 01b2 0B       		.uleb128 0xb
 2318 01b3 49       		.uleb128 0x49
 2319 01b4 13       		.uleb128 0x13
 2320 01b5 02       		.uleb128 0x2
 2321 01b6 17       		.uleb128 0x17
 2322 01b7 00       		.byte	0
 2323 01b8 00       		.byte	0
 2324 01b9 22       		.uleb128 0x22
 2325 01ba 34       		.uleb128 0x34
 2326 01bb 00       		.byte	0
 2327 01bc 03       		.uleb128 0x3
 2328 01bd 0E       		.uleb128 0xe
 2329 01be 3A       		.uleb128 0x3a
 2330 01bf 0B       		.uleb128 0xb
 2331 01c0 3B       		.uleb128 0x3b
 2332 01c1 0B       		.uleb128 0xb
 2333 01c2 49       		.uleb128 0x49
 2334 01c3 13       		.uleb128 0x13
 2335 01c4 02       		.uleb128 0x2
 2336 01c5 17       		.uleb128 0x17
 2337 01c6 00       		.byte	0
 2338 01c7 00       		.byte	0
 2339 01c8 23       		.uleb128 0x23
 2340 01c9 1D       		.uleb128 0x1d
 2341 01ca 01       		.byte	0x1
 2342 01cb 31       		.uleb128 0x31
 2343 01cc 13       		.uleb128 0x13
 2344 01cd 11       		.uleb128 0x11
 2345 01ce 01       		.uleb128 0x1
 2346 01cf 12       		.uleb128 0x12
 2347 01d0 06       		.uleb128 0x6
 2348 01d1 58       		.uleb128 0x58
 2349 01d2 0B       		.uleb128 0xb
 2350 01d3 59       		.uleb128 0x59
 2351 01d4 0B       		.uleb128 0xb
 2352 01d5 01       		.uleb128 0x1
 2353 01d6 13       		.uleb128 0x13
 2354 01d7 00       		.byte	0
 2355 01d8 00       		.byte	0
 2356 01d9 24       		.uleb128 0x24
 2357 01da 05       		.uleb128 0x5
 2358 01db 00       		.byte	0
 2359 01dc 31       		.uleb128 0x31
 2360 01dd 13       		.uleb128 0x13
 2361 01de 02       		.uleb128 0x2
 2362 01df 17       		.uleb128 0x17
 2363 01e0 00       		.byte	0
 2364 01e1 00       		.byte	0
 2365 01e2 25       		.uleb128 0x25
 2366 01e3 898201   		.uleb128 0x4109
 2367 01e6 01       		.byte	0x1
 2368 01e7 11       		.uleb128 0x11
 2369 01e8 01       		.uleb128 0x1
 2370 01e9 31       		.uleb128 0x31
 2371 01ea 13       		.uleb128 0x13
 2372 01eb 00       		.byte	0
ARM GAS  C:\Users\cmila\AppData\Local\Temp\ccRxutXA.s 			page 81


 2373 01ec 00       		.byte	0
 2374 01ed 26       		.uleb128 0x26
 2375 01ee 8A8201   		.uleb128 0x410a
 2376 01f1 00       		.byte	0
 2377 01f2 02       		.uleb128 0x2
 2378 01f3 18       		.uleb128 0x18
 2379 01f4 9142     		.uleb128 0x2111
 2380 01f6 18       		.uleb128 0x18
 2381 01f7 00       		.byte	0
 2382 01f8 00       		.byte	0
 2383 01f9 27       		.uleb128 0x27
 2384 01fa 34       		.uleb128 0x34
 2385 01fb 00       		.byte	0
 2386 01fc 03       		.uleb128 0x3
 2387 01fd 0E       		.uleb128 0xe
 2388 01fe 3A       		.uleb128 0x3a
 2389 01ff 0B       		.uleb128 0xb
 2390 0200 3B       		.uleb128 0x3b
 2391 0201 0B       		.uleb128 0xb
 2392 0202 49       		.uleb128 0x49
 2393 0203 13       		.uleb128 0x13
 2394 0204 3F       		.uleb128 0x3f
 2395 0205 19       		.uleb128 0x19
 2396 0206 3C       		.uleb128 0x3c
 2397 0207 19       		.uleb128 0x19
 2398 0208 00       		.byte	0
 2399 0209 00       		.byte	0
 2400 020a 28       		.uleb128 0x28
 2401 020b 34       		.uleb128 0x34
 2402 020c 00       		.byte	0
 2403 020d 03       		.uleb128 0x3
 2404 020e 0E       		.uleb128 0xe
 2405 020f 3A       		.uleb128 0x3a
 2406 0210 0B       		.uleb128 0xb
 2407 0211 3B       		.uleb128 0x3b
 2408 0212 05       		.uleb128 0x5
 2409 0213 49       		.uleb128 0x49
 2410 0214 13       		.uleb128 0x13
 2411 0215 3F       		.uleb128 0x3f
 2412 0216 19       		.uleb128 0x19
 2413 0217 3C       		.uleb128 0x3c
 2414 0218 19       		.uleb128 0x19
 2415 0219 00       		.byte	0
 2416 021a 00       		.byte	0
 2417 021b 29       		.uleb128 0x29
 2418 021c 21       		.uleb128 0x21
 2419 021d 00       		.byte	0
 2420 021e 00       		.byte	0
 2421 021f 00       		.byte	0
 2422 0220 00       		.byte	0
 2423              		.section	.debug_loc,"",%progbits
 2424              	.Ldebug_loc0:
 2425              	.LLST0:
 2426 0000 00000000 		.4byte	.LVL0
 2427 0004 16000000 		.4byte	.LVL1
 2428 0008 0100     		.2byte	0x1
 2429 000a 50       		.byte	0x50
ARM GAS  C:\Users\cmila\AppData\Local\Temp\ccRxutXA.s 			page 82


 2430 000b 16000000 		.4byte	.LVL1
 2431 000f 2C000000 		.4byte	.LFE136
 2432 0013 0400     		.2byte	0x4
 2433 0015 F3       		.byte	0xf3
 2434 0016 01       		.uleb128 0x1
 2435 0017 50       		.byte	0x50
 2436 0018 9F       		.byte	0x9f
 2437 0019 00000000 		.4byte	0
 2438 001d 00000000 		.4byte	0
 2439              	.LLST1:
 2440 0021 00000000 		.4byte	.LVL3
 2441 0025 3C000000 		.4byte	.LVL8
 2442 0029 0100     		.2byte	0x1
 2443 002b 50       		.byte	0x50
 2444 002c 3C000000 		.4byte	.LVL8
 2445 0030 42000000 		.4byte	.LVL10
 2446 0034 0400     		.2byte	0x4
 2447 0036 F3       		.byte	0xf3
 2448 0037 01       		.uleb128 0x1
 2449 0038 50       		.byte	0x50
 2450 0039 9F       		.byte	0x9f
 2451 003a 42000000 		.4byte	.LVL10
 2452 003e 44000000 		.4byte	.LVL11
 2453 0042 0100     		.2byte	0x1
 2454 0044 50       		.byte	0x50
 2455 0045 44000000 		.4byte	.LVL11
 2456 0049 5C000000 		.4byte	.LFE135
 2457 004d 0400     		.2byte	0x4
 2458 004f F3       		.byte	0xf3
 2459 0050 01       		.uleb128 0x1
 2460 0051 50       		.byte	0x50
 2461 0052 9F       		.byte	0x9f
 2462 0053 00000000 		.4byte	0
 2463 0057 00000000 		.4byte	0
 2464              	.LLST2:
 2465 005b 00000000 		.4byte	.LVL3
 2466 005f 3F000000 		.4byte	.LVL9-1
 2467 0063 0100     		.2byte	0x1
 2468 0065 51       		.byte	0x51
 2469 0066 3F000000 		.4byte	.LVL9-1
 2470 006a 42000000 		.4byte	.LVL10
 2471 006e 0400     		.2byte	0x4
 2472 0070 F3       		.byte	0xf3
 2473 0071 01       		.uleb128 0x1
 2474 0072 51       		.byte	0x51
 2475 0073 9F       		.byte	0x9f
 2476 0074 42000000 		.4byte	.LVL10
 2477 0078 46000000 		.4byte	.LVL12
 2478 007c 0100     		.2byte	0x1
 2479 007e 51       		.byte	0x51
 2480 007f 46000000 		.4byte	.LVL12
 2481 0083 5C000000 		.4byte	.LFE135
 2482 0087 0400     		.2byte	0x4
 2483 0089 F3       		.byte	0xf3
 2484 008a 01       		.uleb128 0x1
 2485 008b 51       		.byte	0x51
 2486 008c 9F       		.byte	0x9f
ARM GAS  C:\Users\cmila\AppData\Local\Temp\ccRxutXA.s 			page 83


 2487 008d 00000000 		.4byte	0
 2488 0091 00000000 		.4byte	0
 2489              	.LLST3:
 2490 0095 00000000 		.4byte	.LVL3
 2491 0099 48000000 		.4byte	.LVL13
 2492 009d 0200     		.2byte	0x2
 2493 009f 30       		.byte	0x30
 2494 00a0 9F       		.byte	0x9f
 2495 00a1 48000000 		.4byte	.LVL13
 2496 00a5 5C000000 		.4byte	.LFE135
 2497 00a9 0100     		.2byte	0x1
 2498 00ab 50       		.byte	0x50
 2499 00ac 00000000 		.4byte	0
 2500 00b0 00000000 		.4byte	0
 2501              	.LLST4:
 2502 00b4 0A000000 		.4byte	.LVL4
 2503 00b8 16000000 		.4byte	.LVL6
 2504 00bc 0100     		.2byte	0x1
 2505 00be 52       		.byte	0x52
 2506 00bf 16000000 		.4byte	.LVL6
 2507 00c3 2E000000 		.4byte	.LVL7
 2508 00c7 0200     		.2byte	0x2
 2509 00c9 70       		.byte	0x70
 2510 00ca 04       		.sleb128 4
 2511 00cb 00000000 		.4byte	0
 2512 00cf 00000000 		.4byte	0
 2513              	.LLST5:
 2514 00d3 0A000000 		.4byte	.LVL4
 2515 00d7 12000000 		.4byte	.LVL5
 2516 00db 0100     		.2byte	0x1
 2517 00dd 53       		.byte	0x53
 2518 00de 12000000 		.4byte	.LVL5
 2519 00e2 2E000000 		.4byte	.LVL7
 2520 00e6 0200     		.2byte	0x2
 2521 00e8 70       		.byte	0x70
 2522 00e9 00       		.sleb128 0
 2523 00ea 00000000 		.4byte	0
 2524 00ee 00000000 		.4byte	0
 2525              	.LLST6:
 2526 00f2 00000000 		.4byte	.LVL14
 2527 00f6 0E000000 		.4byte	.LVL15
 2528 00fa 0100     		.2byte	0x1
 2529 00fc 50       		.byte	0x50
 2530 00fd 0E000000 		.4byte	.LVL15
 2531 0101 20000000 		.4byte	.LFE137
 2532 0105 0400     		.2byte	0x4
 2533 0107 F3       		.byte	0xf3
 2534 0108 01       		.uleb128 0x1
 2535 0109 50       		.byte	0x50
 2536 010a 9F       		.byte	0x9f
 2537 010b 00000000 		.4byte	0
 2538 010f 00000000 		.4byte	0
 2539              		.section	.debug_aranges,"",%progbits
 2540 0000 2C000000 		.4byte	0x2c
 2541 0004 0200     		.2byte	0x2
 2542 0006 00000000 		.4byte	.Ldebug_info0
 2543 000a 04       		.byte	0x4
ARM GAS  C:\Users\cmila\AppData\Local\Temp\ccRxutXA.s 			page 84


 2544 000b 00       		.byte	0
 2545 000c 0000     		.2byte	0
 2546 000e 0000     		.2byte	0
 2547 0010 00000000 		.4byte	.LFB136
 2548 0014 2C000000 		.4byte	.LFE136-.LFB136
 2549 0018 00000000 		.4byte	.LFB135
 2550 001c 5C000000 		.4byte	.LFE135-.LFB135
 2551 0020 00000000 		.4byte	.LFB137
 2552 0024 20000000 		.4byte	.LFE137-.LFB137
 2553 0028 00000000 		.4byte	0
 2554 002c 00000000 		.4byte	0
 2555              		.section	.debug_ranges,"",%progbits
 2556              	.Ldebug_ranges0:
 2557 0000 00000000 		.4byte	.LFB136
 2558 0004 2C000000 		.4byte	.LFE136
 2559 0008 00000000 		.4byte	.LFB135
 2560 000c 5C000000 		.4byte	.LFE135
 2561 0010 00000000 		.4byte	.LFB137
 2562 0014 20000000 		.4byte	.LFE137
 2563 0018 00000000 		.4byte	0
 2564 001c 00000000 		.4byte	0
 2565              		.section	.debug_line,"",%progbits
 2566              	.Ldebug_line0:
 2567 0000 C6020000 		.section	.debug_str,"MS",%progbits,1
 2567      02006802 
 2567      00000201 
 2567      FB0E0D00 
 2567      01010101 
 2568              	.LASF64:
 2569 0000 666C6173 		.ascii	"flashCtlMainWs1Freq\000"
 2569      6843746C 
 2569      4D61696E 
 2569      57733146 
 2569      72657100 
 2570              	.LASF170:
 2571 0014 63707573 		.ascii	"cpuss_interrupts_dw0_2_IRQn\000"
 2571      735F696E 
 2571      74657272 
 2571      75707473 
 2571      5F647730 
 2572              	.LASF304:
 2573 0030 63795F73 		.ascii	"cy_stc_sysint_t\000"
 2573      74635F73 
 2573      7973696E 
 2573      745F7400 
 2574              	.LASF133:
 2575 0040 696F7373 		.ascii	"ioss_interrupt_gpio_IRQn\000"
 2575      5F696E74 
 2575      65727275 
 2575      70745F67 
 2575      70696F5F 
 2576              	.LASF231:
 2577 0059 74637077 		.ascii	"tcpwm_1_interrupts_15_IRQn\000"
 2577      6D5F315F 
 2577      696E7465 
 2577      72727570 
 2577      74735F31 
ARM GAS  C:\Users\cmila\AppData\Local\Temp\ccRxutXA.s 			page 85


 2578              	.LASF106:
 2579 0074 6970634C 		.ascii	"ipcLockStatusOffset\000"
 2579      6F636B53 
 2579      74617475 
 2579      734F6666 
 2579      73657400 
 2580              	.LASF293:
 2581 0088 43504143 		.ascii	"CPACR\000"
 2581      5200
 2582              	.LASF315:
 2583 008e 63795F64 		.ascii	"cy_device\000"
 2583      65766963 
 2583      6500
 2584              	.LASF250:
 2585 0098 7564625F 		.ascii	"udb_interrupts_10_IRQn\000"
 2585      696E7465 
 2585      72727570 
 2585      74735F31 
 2585      305F4952 
 2586              	.LASF91:
 2587 00af 63707573 		.ascii	"cpussCm0ClockCtlOffset\000"
 2587      73436D30 
 2587      436C6F63 
 2587      6B43746C 
 2587      4F666673 
 2588              	.LASF175:
 2589 00c6 63707573 		.ascii	"cpuss_interrupts_dw0_7_IRQn\000"
 2589      735F696E 
 2589      74657272 
 2589      75707473 
 2589      5F647730 
 2590              	.LASF296:
 2591 00e2 63686172 		.ascii	"char\000"
 2591      00
 2592              	.LASF322:
 2593 00e7 5F5F4E56 		.ascii	"__NVIC_SetPriority\000"
 2593      49435F53 
 2593      65745072 
 2593      696F7269 
 2593      747900
 2594              	.LASF144:
 2595 00fa 63707573 		.ascii	"cpuss_interrupts_ipc_1_IRQn\000"
 2595      735F696E 
 2595      74657272 
 2595      75707473 
 2595      5F697063 
 2596              	.LASF162:
 2597 0116 7363625F 		.ascii	"scb_3_interrupt_IRQn\000"
 2597      335F696E 
 2597      74657272 
 2597      7570745F 
 2597      4952516E 
 2598              	.LASF131:
 2599 012b 696F7373 		.ascii	"ioss_interrupts_gpio_13_IRQn\000"
 2599      5F696E74 
 2599      65727275 
 2599      7074735F 
ARM GAS  C:\Users\cmila\AppData\Local\Temp\ccRxutXA.s 			page 86


 2599      6770696F 
 2600              	.LASF192:
 2601 0148 63707573 		.ascii	"cpuss_interrupts_dw1_8_IRQn\000"
 2601      735F696E 
 2601      74657272 
 2601      75707473 
 2601      5F647731 
 2602              	.LASF198:
 2603 0164 63707573 		.ascii	"cpuss_interrupts_dw1_14_IRQn\000"
 2603      735F696E 
 2603      74657272 
 2603      75707473 
 2603      5F647731 
 2604              	.LASF23:
 2605 0181 70657269 		.ascii	"periBase\000"
 2605      42617365 
 2605      00
 2606              	.LASF309:
 2607 018a 43795F53 		.ascii	"Cy_SysInt_Init\000"
 2607      7973496E 
 2607      745F496E 
 2607      697400
 2608              	.LASF99:
 2609 0199 63707573 		.ascii	"cpussCm0NmiCtlOffset\000"
 2609      73436D30 
 2609      4E6D6943 
 2609      746C4F66 
 2609      66736574 
 2610              	.LASF69:
 2611 01ae 64774368 		.ascii	"dwChSize\000"
 2611      53697A65 
 2611      00
 2612              	.LASF299:
 2613 01b7 43595F53 		.ascii	"CY_SYSINT_SUCCESS\000"
 2613      5953494E 
 2613      545F5355 
 2613      43434553 
 2613      5300
 2614              	.LASF0:
 2615 01c9 756E7369 		.ascii	"unsigned int\000"
 2615      676E6564 
 2615      20696E74 
 2615      00
 2616              	.LASF154:
 2617 01d6 63707573 		.ascii	"cpuss_interrupts_ipc_11_IRQn\000"
 2617      735F696E 
 2617      74657272 
 2617      75707473 
 2617      5F697063 
 2618              	.LASF51:
 2619 01f3 736D6966 		.ascii	"smifDeviceNr\000"
 2619      44657669 
 2619      63654E72 
 2619      00
 2620              	.LASF81:
 2621 0200 70657269 		.ascii	"periDivCmdPaTypeSelPos\000"
 2621      44697643 
ARM GAS  C:\Users\cmila\AppData\Local\Temp\ccRxutXA.s 			page 87


 2621      6D645061 
 2621      54797065 
 2621      53656C50 
 2622              	.LASF223:
 2623 0217 74637077 		.ascii	"tcpwm_1_interrupts_7_IRQn\000"
 2623      6D5F315F 
 2623      696E7465 
 2623      72727570 
 2623      74735F37 
 2624              	.LASF287:
 2625 0231 44465352 		.ascii	"DFSR\000"
 2625      00
 2626              	.LASF10:
 2627 0236 5F5F696E 		.ascii	"__int32_t\000"
 2627      7433325F 
 2627      7400
 2628              	.LASF141:
 2629 0240 70617373 		.ascii	"pass_interrupt_ctbs_IRQn\000"
 2629      5F696E74 
 2629      65727275 
 2629      70745F63 
 2629      7462735F 
 2630              	.LASF47:
 2631 0259 73727373 		.ascii	"srssNumClkpath\000"
 2631      4E756D43 
 2631      6C6B7061 
 2631      746800
 2632              	.LASF21:
 2633 0268 63707573 		.ascii	"cpussBase\000"
 2633      73426173 
 2633      6500
 2634              	.LASF45:
 2635 0272 63707573 		.ascii	"cpussFmIrq\000"
 2635      73466D49 
 2635      727100
 2636              	.LASF138:
 2637 027d 73727373 		.ascii	"srss_interrupt_mcwdt_1_IRQn\000"
 2637      5F696E74 
 2637      65727275 
 2637      70745F6D 
 2637      63776474 
 2638              	.LASF120:
 2639 0299 696F7373 		.ascii	"ioss_interrupts_gpio_2_IRQn\000"
 2639      5F696E74 
 2639      65727275 
 2639      7074735F 
 2639      6770696F 
 2640              	.LASF46:
 2641 02b5 63707573 		.ascii	"cpussNotConnectedIrq\000"
 2641      734E6F74 
 2641      436F6E6E 
 2641      65637465 
 2641      64497271 
 2642              	.LASF181:
 2643 02ca 63707573 		.ascii	"cpuss_interrupts_dw0_13_IRQn\000"
 2643      735F696E 
 2643      74657272 
ARM GAS  C:\Users\cmila\AppData\Local\Temp\ccRxutXA.s 			page 88


 2643      75707473 
 2643      5F647730 
 2644              	.LASF7:
 2645 02e7 73686F72 		.ascii	"short int\000"
 2645      7420696E 
 2645      7400
 2646              	.LASF239:
 2647 02f1 74637077 		.ascii	"tcpwm_1_interrupts_23_IRQn\000"
 2647      6D5F315F 
 2647      696E7465 
 2647      72727570 
 2647      74735F32 
 2648              	.LASF237:
 2649 030c 74637077 		.ascii	"tcpwm_1_interrupts_21_IRQn\000"
 2649      6D5F315F 
 2649      696E7465 
 2649      72727570 
 2649      74735F32 
 2650              	.LASF77:
 2651 0327 70657269 		.ascii	"periTrGrSize\000"
 2651      54724772 
 2651      53697A65 
 2651      00
 2652              	.LASF215:
 2653 0334 74637077 		.ascii	"tcpwm_0_interrupts_7_IRQn\000"
 2653      6D5F305F 
 2653      696E7465 
 2653      72727570 
 2653      74735F37 
 2654              	.LASF320:
 2655 034e 47656E65 		.ascii	"Generated_Source\\PSoC6\\pdl\\drivers\\peripheral\\"
 2655      72617465 
 2655      645F536F 
 2655      75726365 
 2655      5C50536F 
 2656 037c 73797369 		.ascii	"sysint\\cy_sysint.c\000"
 2656      6E745C63 
 2656      795F7379 
 2656      73696E74 
 2656      2E6300
 2657              	.LASF80:
 2658 038f 70657269 		.ascii	"periDivCmdPaDivSelPos\000"
 2658      44697643 
 2658      6D645061 
 2658      44697653 
 2658      656C506F 
 2659              	.LASF57:
 2660 03a5 63727970 		.ascii	"cryptoMemSize\000"
 2660      746F4D65 
 2660      6D53697A 
 2660      6500
 2661              	.LASF103:
 2662 03b3 63707573 		.ascii	"cpussRam1Ctl0\000"
 2662      7352616D 
 2662      3143746C 
 2662      3000
 2663              	.LASF184:
ARM GAS  C:\Users\cmila\AppData\Local\Temp\ccRxutXA.s 			page 89


 2664 03c1 63707573 		.ascii	"cpuss_interrupts_dw1_0_IRQn\000"
 2664      735F696E 
 2664      74657272 
 2664      75707473 
 2664      5F647731 
 2665              	.LASF254:
 2666 03dd 7564625F 		.ascii	"udb_interrupts_14_IRQn\000"
 2666      696E7465 
 2666      72727570 
 2666      74735F31 
 2666      345F4952 
 2667              	.LASF314:
 2668 03f4 63757272 		.ascii	"currIsr\000"
 2668      49737200 
 2669              	.LASF210:
 2670 03fc 74637077 		.ascii	"tcpwm_0_interrupts_2_IRQn\000"
 2670      6D5F305F 
 2670      696E7465 
 2670      72727570 
 2670      74735F32 
 2671              	.LASF116:
 2672 0416 50656E64 		.ascii	"PendSV_IRQn\000"
 2672      53565F49 
 2672      52516E00 
 2673              	.LASF301:
 2674 0422 63795F65 		.ascii	"cy_en_sysint_status_t\000"
 2674      6E5F7379 
 2674      73696E74 
 2674      5F737461 
 2674      7475735F 
 2675              	.LASF16:
 2676 0438 696E7431 		.ascii	"int16_t\000"
 2676      365F7400 
 2677              	.LASF79:
 2678 0440 70657269 		.ascii	"periDivCmdTypeSelPos\000"
 2678      44697643 
 2678      6D645479 
 2678      70655365 
 2678      6C506F73 
 2679              	.LASF96:
 2680 0455 63707573 		.ascii	"cpussTrimRamCtlOffset\000"
 2680      73547269 
 2680      6D52616D 
 2680      43746C4F 
 2680      66667365 
 2681              	.LASF247:
 2682 046b 7564625F 		.ascii	"udb_interrupts_7_IRQn\000"
 2682      696E7465 
 2682      72727570 
 2682      74735F37 
 2682      5F495251 
 2683              	.LASF136:
 2684 0481 7363625F 		.ascii	"scb_8_interrupt_IRQn\000"
 2684      385F696E 
 2684      74657272 
 2684      7570745F 
 2684      4952516E 
ARM GAS  C:\Users\cmila\AppData\Local\Temp\ccRxutXA.s 			page 90


 2685              	.LASF111:
 2686 0496 4D656D6F 		.ascii	"MemoryManagement_IRQn\000"
 2686      72794D61 
 2686      6E616765 
 2686      6D656E74 
 2686      5F495251 
 2687              	.LASF233:
 2688 04ac 74637077 		.ascii	"tcpwm_1_interrupts_17_IRQn\000"
 2688      6D5F315F 
 2688      696E7465 
 2688      72727570 
 2688      74735F31 
 2689              	.LASF242:
 2690 04c7 7564625F 		.ascii	"udb_interrupts_2_IRQn\000"
 2690      696E7465 
 2690      72727570 
 2690      74735F32 
 2690      5F495251 
 2691              	.LASF19:
 2692 04dd 75696E74 		.ascii	"uint32_t\000"
 2692      33325F74 
 2692      00
 2693              	.LASF228:
 2694 04e6 74637077 		.ascii	"tcpwm_1_interrupts_12_IRQn\000"
 2694      6D5F315F 
 2694      696E7465 
 2694      72727570 
 2694      74735F31 
 2695              	.LASF125:
 2696 0501 696F7373 		.ascii	"ioss_interrupts_gpio_7_IRQn\000"
 2696      5F696E74 
 2696      65727275 
 2696      7074735F 
 2696      6770696F 
 2697              	.LASF291:
 2698 051d 4D4D4652 		.ascii	"MMFR\000"
 2698      00
 2699              	.LASF255:
 2700 0522 7564625F 		.ascii	"udb_interrupts_15_IRQn\000"
 2700      696E7465 
 2700      72727570 
 2700      74735F31 
 2700      355F4952 
 2701              	.LASF89:
 2702 0539 6770696F 		.ascii	"gpioPrtCfgOutOffset\000"
 2702      50727443 
 2702      66674F75 
 2702      744F6666 
 2702      73657400 
 2703              	.LASF267:
 2704 054d 49534552 		.ascii	"ISER\000"
 2704      00
 2705              	.LASF205:
 2706 0552 63707573 		.ascii	"cpuss_interrupts_cm0_cti_1_IRQn\000"
 2706      735F696E 
 2706      74657272 
 2706      75707473 
ARM GAS  C:\Users\cmila\AppData\Local\Temp\ccRxutXA.s 			page 91


 2706      5F636D30 
 2707              	.LASF297:
 2708 0572 666C6F61 		.ascii	"float\000"
 2708      7400
 2709              	.LASF32:
 2710 0578 63727970 		.ascii	"cryptoVersion\000"
 2710      746F5665 
 2710      7273696F 
 2710      6E00
 2711              	.LASF61:
 2712 0586 666C6173 		.ascii	"flashProgramDelay\000"
 2712      6850726F 
 2712      6772616D 
 2712      44656C61 
 2712      7900
 2713              	.LASF163:
 2714 0598 7363625F 		.ascii	"scb_4_interrupt_IRQn\000"
 2714      345F696E 
 2714      74657272 
 2714      7570745F 
 2714      4952516E 
 2715              	.LASF270:
 2716 05ad 52534552 		.ascii	"RSERVED1\000"
 2716      56454431 
 2716      00
 2717              	.LASF22:
 2718 05b6 666C6173 		.ascii	"flashcBase\000"
 2718      68634261 
 2718      736500
 2719              	.LASF189:
 2720 05c1 63707573 		.ascii	"cpuss_interrupts_dw1_5_IRQn\000"
 2720      735F696E 
 2720      74657272 
 2720      75707473 
 2720      5F647731 
 2721              	.LASF88:
 2722 05dd 6770696F 		.ascii	"gpioPrtCfgInOffset\000"
 2722      50727443 
 2722      6667496E 
 2722      4F666673 
 2722      657400
 2723              	.LASF195:
 2724 05f0 63707573 		.ascii	"cpuss_interrupts_dw1_11_IRQn\000"
 2724      735F696E 
 2724      74657272 
 2724      75707473 
 2724      5F647731 
 2725              	.LASF262:
 2726 060d 7573625F 		.ascii	"usb_interrupt_med_IRQn\000"
 2726      696E7465 
 2726      72727570 
 2726      745F6D65 
 2726      645F4952 
 2727              	.LASF60:
 2728 0624 666C6173 		.ascii	"flashWriteDelay\000"
 2728      68577269 
 2728      74654465 
ARM GAS  C:\Users\cmila\AppData\Local\Temp\ccRxutXA.s 			page 92


 2728      6C617900 
 2729              	.LASF14:
 2730 0634 6C6F6E67 		.ascii	"long long unsigned int\000"
 2730      206C6F6E 
 2730      6720756E 
 2730      7369676E 
 2730      65642069 
 2731              	.LASF85:
 2732 064b 70657269 		.ascii	"periDiv24_5CtlOffset\000"
 2732      44697632 
 2732      345F3543 
 2732      746C4F66 
 2732      66736574 
 2733              	.LASF90:
 2734 0660 6770696F 		.ascii	"gpioPrtCfgSioOffset\000"
 2734      50727443 
 2734      66675369 
 2734      6F4F6666 
 2734      73657400 
 2735              	.LASF156:
 2736 0674 63707573 		.ascii	"cpuss_interrupts_ipc_13_IRQn\000"
 2736      735F696E 
 2736      74657272 
 2736      75707473 
 2736      5F697063 
 2737              	.LASF44:
 2738 0691 63707573 		.ascii	"cpussIpc0Irq\000"
 2738      73497063 
 2738      30497271 
 2738      00
 2739              	.LASF139:
 2740 069e 73727373 		.ascii	"srss_interrupt_backup_IRQn\000"
 2740      5F696E74 
 2740      65727275 
 2740      70745F62 
 2740      61636B75 
 2741              	.LASF225:
 2742 06b9 74637077 		.ascii	"tcpwm_1_interrupts_9_IRQn\000"
 2742      6D5F315F 
 2742      696E7465 
 2742      72727570 
 2742      74735F39 
 2743              	.LASF8:
 2744 06d3 5F5F7569 		.ascii	"__uint16_t\000"
 2744      6E743136 
 2744      5F7400
 2745              	.LASF114:
 2746 06de 53564361 		.ascii	"SVCall_IRQn\000"
 2746      6C6C5F49 
 2746      52516E00 
 2747              	.LASF159:
 2748 06ea 7363625F 		.ascii	"scb_0_interrupt_IRQn\000"
 2748      305F696E 
 2748      74657272 
 2748      7570745F 
 2748      4952516E 
 2749              	.LASF220:
ARM GAS  C:\Users\cmila\AppData\Local\Temp\ccRxutXA.s 			page 93


 2750 06ff 74637077 		.ascii	"tcpwm_1_interrupts_4_IRQn\000"
 2750      6D5F315F 
 2750      696E7465 
 2750      72727570 
 2750      74735F34 
 2751              	.LASF167:
 2752 0719 6373645F 		.ascii	"csd_interrupt_IRQn\000"
 2752      696E7465 
 2752      72727570 
 2752      745F4952 
 2752      516E00
 2753              	.LASF259:
 2754 072c 70726F66 		.ascii	"profile_interrupt_IRQn\000"
 2754      696C655F 
 2754      696E7465 
 2754      72727570 
 2754      745F4952 
 2755              	.LASF311:
 2756 0743 70726576 		.ascii	"prevIsr\000"
 2756      49737200 
 2757              	.LASF129:
 2758 074b 696F7373 		.ascii	"ioss_interrupts_gpio_11_IRQn\000"
 2758      5F696E74 
 2758      65727275 
 2758      7074735F 
 2758      6770696F 
 2759              	.LASF151:
 2760 0768 63707573 		.ascii	"cpuss_interrupts_ipc_8_IRQn\000"
 2760      735F696E 
 2760      74657272 
 2760      75707473 
 2760      5F697063 
 2761              	.LASF200:
 2762 0784 63707573 		.ascii	"cpuss_interrupts_fault_0_IRQn\000"
 2762      735F696E 
 2762      74657272 
 2762      75707473 
 2762      5F666175 
 2763              	.LASF66:
 2764 07a2 666C6173 		.ascii	"flashCtlMainWs3Freq\000"
 2764      6843746C 
 2764      4D61696E 
 2764      57733346 
 2764      72657100 
 2765              	.LASF266:
 2766 07b6 4952516E 		.ascii	"IRQn_Type\000"
 2766      5F547970 
 2766      6500
 2767              	.LASF48:
 2768 07c0 73727373 		.ascii	"srssNumPll\000"
 2768      4E756D50 
 2768      6C6C00
 2769              	.LASF251:
 2770 07cb 7564625F 		.ascii	"udb_interrupts_11_IRQn\000"
 2770      696E7465 
 2770      72727570 
 2770      74735F31 
ARM GAS  C:\Users\cmila\AppData\Local\Temp\ccRxutXA.s 			page 94


 2770      315F4952 
 2771              	.LASF145:
 2772 07e2 63707573 		.ascii	"cpuss_interrupts_ipc_2_IRQn\000"
 2772      735F696E 
 2772      74657272 
 2772      75707473 
 2772      5F697063 
 2773              	.LASF245:
 2774 07fe 7564625F 		.ascii	"udb_interrupts_5_IRQn\000"
 2774      696E7465 
 2774      72727570 
 2774      74735F35 
 2774      5F495251 
 2775              	.LASF212:
 2776 0814 74637077 		.ascii	"tcpwm_0_interrupts_4_IRQn\000"
 2776      6D5F305F 
 2776      696E7465 
 2776      72727570 
 2776      74735F34 
 2777              	.LASF284:
 2778 082e 53484353 		.ascii	"SHCSR\000"
 2778      5200
 2779              	.LASF59:
 2780 0834 666C6173 		.ascii	"flashPipeRequired\000"
 2780      68506970 
 2780      65526571 
 2780      75697265 
 2780      6400
 2781              	.LASF74:
 2782 0846 70657269 		.ascii	"periTrCmdOffset\000"
 2782      5472436D 
 2782      644F6666 
 2782      73657400 
 2783              	.LASF280:
 2784 0856 43505549 		.ascii	"CPUID\000"
 2784      4400
 2785              	.LASF49:
 2786 085c 73727373 		.ascii	"srssNumHfroot\000"
 2786      4E756D48 
 2786      66726F6F 
 2786      7400
 2787              	.LASF63:
 2788 086a 666C6173 		.ascii	"flashCtlMainWs0Freq\000"
 2788      6843746C 
 2788      4D61696E 
 2788      57733046 
 2788      72657100 
 2789              	.LASF257:
 2790 087e 61756469 		.ascii	"audioss_interrupt_i2s_IRQn\000"
 2790      6F73735F 
 2790      696E7465 
 2790      72727570 
 2790      745F6932 
 2791              	.LASF27:
 2792 0899 6770696F 		.ascii	"gpioBase\000"
 2792      42617365 
 2792      00
ARM GAS  C:\Users\cmila\AppData\Local\Temp\ccRxutXA.s 			page 95


 2793              	.LASF264:
 2794 08a2 70617373 		.ascii	"pass_interrupt_dacs_IRQn\000"
 2794      5F696E74 
 2794      65727275 
 2794      70745F64 
 2794      6163735F 
 2795              	.LASF217:
 2796 08bb 74637077 		.ascii	"tcpwm_1_interrupts_1_IRQn\000"
 2796      6D5F315F 
 2796      696E7465 
 2796      72727570 
 2796      74735F31 
 2797              	.LASF244:
 2798 08d5 7564625F 		.ascii	"udb_interrupts_4_IRQn\000"
 2798      696E7465 
 2798      72727570 
 2798      74735F34 
 2798      5F495251 
 2799              	.LASF258:
 2800 08eb 61756469 		.ascii	"audioss_interrupt_pdm_IRQn\000"
 2800      6F73735F 
 2800      696E7465 
 2800      72727570 
 2800      745F7064 
 2801              	.LASF321:
 2802 0906 433A5C55 		.ascii	"C:\\Users\\cmila\\uni\\projects\\Neural-Stimulator-"
 2802      73657273 
 2802      5C636D69 
 2802      6C615C75 
 2802      6E695C70 
 2803 0934 4669726D 		.ascii	"Firmware\\new\\PSOC6\\TIMER\\DAC_BLE.cydsn\000"
 2803      77617265 
 2803      5C6E6577 
 2803      5C50534F 
 2803      43365C54 
 2804              	.LASF176:
 2805 095b 63707573 		.ascii	"cpuss_interrupts_dw0_8_IRQn\000"
 2805      735F696E 
 2805      74657272 
 2805      75707473 
 2805      5F647730 
 2806              	.LASF230:
 2807 0977 74637077 		.ascii	"tcpwm_1_interrupts_14_IRQn\000"
 2807      6D5F315F 
 2807      696E7465 
 2807      72727570 
 2807      74735F31 
 2808              	.LASF127:
 2809 0992 696F7373 		.ascii	"ioss_interrupts_gpio_9_IRQn\000"
 2809      5F696E74 
 2809      65727275 
 2809      7074735F 
 2809      6770696F 
 2810              	.LASF98:
 2811 09ae 63707573 		.ascii	"cpussSysTickCtlOffset\000"
 2811      73537973 
 2811      5469636B 
ARM GAS  C:\Users\cmila\AppData\Local\Temp\ccRxutXA.s 			page 96


 2811      43746C4F 
 2811      66667365 
 2812              	.LASF54:
 2813 09c4 75646250 		.ascii	"udbPresent\000"
 2813      72657365 
 2813      6E7400
 2814              	.LASF72:
 2815 09cf 64775374 		.ascii	"dwStatusChIdxPos\000"
 2815      61747573 
 2815      43684964 
 2815      78506F73 
 2815      00
 2816              	.LASF174:
 2817 09e0 63707573 		.ascii	"cpuss_interrupts_dw0_6_IRQn\000"
 2817      735F696E 
 2817      74657272 
 2817      75707473 
 2817      5F647730 
 2818              	.LASF122:
 2819 09fc 696F7373 		.ascii	"ioss_interrupts_gpio_4_IRQn\000"
 2819      5F696E74 
 2819      65727275 
 2819      7074735F 
 2819      6770696F 
 2820              	.LASF128:
 2821 0a18 696F7373 		.ascii	"ioss_interrupts_gpio_10_IRQn\000"
 2821      5F696E74 
 2821      65727275 
 2821      7074735F 
 2821      6770696F 
 2822              	.LASF286:
 2823 0a35 48465352 		.ascii	"HFSR\000"
 2823      00
 2824              	.LASF183:
 2825 0a3a 63707573 		.ascii	"cpuss_interrupts_dw0_15_IRQn\000"
 2825      735F696E 
 2825      74657272 
 2825      75707473 
 2825      5F647730 
 2826              	.LASF140:
 2827 0a57 73727373 		.ascii	"srss_interrupt_IRQn\000"
 2827      5F696E74 
 2827      65727275 
 2827      70745F49 
 2827      52516E00 
 2828              	.LASF43:
 2829 0a6b 63707573 		.ascii	"cpussFlashPaSize\000"
 2829      73466C61 
 2829      73685061 
 2829      53697A65 
 2829      00
 2830              	.LASF191:
 2831 0a7c 63707573 		.ascii	"cpuss_interrupts_dw1_7_IRQn\000"
 2831      735F696E 
 2831      74657272 
 2831      75707473 
 2831      5F647731 
ARM GAS  C:\Users\cmila\AppData\Local\Temp\ccRxutXA.s 			page 97


 2832              	.LASF197:
 2833 0a98 63707573 		.ascii	"cpuss_interrupts_dw1_13_IRQn\000"
 2833      735F696E 
 2833      74657272 
 2833      75707473 
 2833      5F647731 
 2834              	.LASF169:
 2835 0ab5 63707573 		.ascii	"cpuss_interrupts_dw0_1_IRQn\000"
 2835      735F696E 
 2835      74657272 
 2835      75707473 
 2835      5F647730 
 2836              	.LASF84:
 2837 0ad1 70657269 		.ascii	"periDiv16_5CtlOffset\000"
 2837      44697631 
 2837      365F3543 
 2837      746C4F66 
 2837      66736574 
 2838              	.LASF265:
 2839 0ae6 756E636F 		.ascii	"unconnected_IRQn\000"
 2839      6E6E6563 
 2839      7465645F 
 2839      4952516E 
 2839      00
 2840              	.LASF186:
 2841 0af7 63707573 		.ascii	"cpuss_interrupts_dw1_2_IRQn\000"
 2841      735F696E 
 2841      74657272 
 2841      75707473 
 2841      5F647731 
 2842              	.LASF55:
 2843 0b13 73797350 		.ascii	"sysPmSimoPresent\000"
 2843      6D53696D 
 2843      6F507265 
 2843      73656E74 
 2843      00
 2844              	.LASF313:
 2845 0b24 43795F53 		.ascii	"Cy_SysInt_GetVector\000"
 2845      7973496E 
 2845      745F4765 
 2845      74566563 
 2845      746F7200 
 2846              	.LASF263:
 2847 0b38 7573625F 		.ascii	"usb_interrupt_lo_IRQn\000"
 2847      696E7465 
 2847      72727570 
 2847      745F6C6F 
 2847      5F495251 
 2848              	.LASF283:
 2849 0b4e 41495243 		.ascii	"AIRCR\000"
 2849      5200
 2850              	.LASF153:
 2851 0b54 63707573 		.ascii	"cpuss_interrupts_ipc_10_IRQn\000"
 2851      735F696E 
 2851      74657272 
 2851      75707473 
 2851      5F697063 
ARM GAS  C:\Users\cmila\AppData\Local\Temp\ccRxutXA.s 			page 98


 2852              	.LASF203:
 2853 0b71 63707573 		.ascii	"cpuss_interrupt_fm_IRQn\000"
 2853      735F696E 
 2853      74657272 
 2853      7570745F 
 2853      666D5F49 
 2854              	.LASF222:
 2855 0b89 74637077 		.ascii	"tcpwm_1_interrupts_6_IRQn\000"
 2855      6D5F315F 
 2855      696E7465 
 2855      72727570 
 2855      74735F36 
 2856              	.LASF249:
 2857 0ba3 7564625F 		.ascii	"udb_interrupts_9_IRQn\000"
 2857      696E7465 
 2857      72727570 
 2857      74735F39 
 2857      5F495251 
 2858              	.LASF73:
 2859 0bb9 64775374 		.ascii	"dwStatusChIdxMsk\000"
 2859      61747573 
 2859      43684964 
 2859      784D736B 
 2859      00
 2860              	.LASF253:
 2861 0bca 7564625F 		.ascii	"udb_interrupts_13_IRQn\000"
 2861      696E7465 
 2861      72727570 
 2861      74735F31 
 2861      335F4952 
 2862              	.LASF15:
 2863 0be1 75696E74 		.ascii	"uint8_t\000"
 2863      385F7400 
 2864              	.LASF312:
 2865 0be9 73746174 		.ascii	"status\000"
 2865      757300
 2866              	.LASF235:
 2867 0bf0 74637077 		.ascii	"tcpwm_1_interrupts_19_IRQn\000"
 2867      6D5F315F 
 2867      696E7465 
 2867      72727570 
 2867      74735F31 
 2868              	.LASF302:
 2869 0c0b 696E7472 		.ascii	"intrSrc\000"
 2869      53726300 
 2870              	.LASF78:
 2871 0c13 70657269 		.ascii	"periDivCmdDivSelMsk\000"
 2871      44697643 
 2871      6D644469 
 2871      7653656C 
 2871      4D736B00 
 2872              	.LASF137:
 2873 0c27 73727373 		.ascii	"srss_interrupt_mcwdt_0_IRQn\000"
 2873      5F696E74 
 2873      65727275 
 2873      70745F6D 
 2873      63776474 
ARM GAS  C:\Users\cmila\AppData\Local\Temp\ccRxutXA.s 			page 99


 2874              	.LASF273:
 2875 0c43 49435052 		.ascii	"ICPR\000"
 2875      00
 2876              	.LASF86:
 2877 0c48 6770696F 		.ascii	"gpioPrtIntrCfgOffset\000"
 2877      50727449 
 2877      6E747243 
 2877      66674F66 
 2877      66736574 
 2878              	.LASF135:
 2879 0c5d 6C70636F 		.ascii	"lpcomp_interrupt_IRQn\000"
 2879      6D705F69 
 2879      6E746572 
 2879      72757074 
 2879      5F495251 
 2880              	.LASF102:
 2881 0c73 63707573 		.ascii	"cpussRam0Ctl0\000"
 2881      7352616D 
 2881      3043746C 
 2881      3000
 2882              	.LASF1:
 2883 0c81 6C6F6E67 		.ascii	"long long int\000"
 2883      206C6F6E 
 2883      6720696E 
 2883      7400
 2884              	.LASF29:
 2885 0c8f 69706342 		.ascii	"ipcBase\000"
 2885      61736500 
 2886              	.LASF70:
 2887 0c97 64774368 		.ascii	"dwChCtlPrioPos\000"
 2887      43746C50 
 2887      72696F50 
 2887      6F7300
 2888              	.LASF30:
 2889 0ca6 63727970 		.ascii	"cryptoBase\000"
 2889      746F4261 
 2889      736500
 2890              	.LASF143:
 2891 0cb1 63707573 		.ascii	"cpuss_interrupts_ipc_0_IRQn\000"
 2891      735F696E 
 2891      74657272 
 2891      75707473 
 2891      5F697063 
 2892              	.LASF108:
 2893 0ccd 52657365 		.ascii	"Reset_IRQn\000"
 2893      745F4952 
 2893      516E00
 2894              	.LASF209:
 2895 0cd8 74637077 		.ascii	"tcpwm_0_interrupts_1_IRQn\000"
 2895      6D5F305F 
 2895      696E7465 
 2895      72727570 
 2895      74735F31 
 2896              	.LASF285:
 2897 0cf2 43465352 		.ascii	"CFSR\000"
 2897      00
 2898              	.LASF164:
ARM GAS  C:\Users\cmila\AppData\Local\Temp\ccRxutXA.s 			page 100


 2899 0cf7 7363625F 		.ascii	"scb_5_interrupt_IRQn\000"
 2899      355F696E 
 2899      74657272 
 2899      7570745F 
 2899      4952516E 
 2900              	.LASF158:
 2901 0d0c 63707573 		.ascii	"cpuss_interrupts_ipc_15_IRQn\000"
 2901      735F696E 
 2901      74657272 
 2901      75707473 
 2901      5F697063 
 2902              	.LASF6:
 2903 0d29 5F5F696E 		.ascii	"__int16_t\000"
 2903      7431365F 
 2903      7400
 2904              	.LASF50:
 2905 0d33 70657269 		.ascii	"periClockNr\000"
 2905      436C6F63 
 2905      6B4E7200 
 2906              	.LASF26:
 2907 0d3f 6873696F 		.ascii	"hsiomBase\000"
 2907      6D426173 
 2907      6500
 2908              	.LASF112:
 2909 0d49 42757346 		.ascii	"BusFault_IRQn\000"
 2909      61756C74 
 2909      5F495251 
 2909      6E00
 2910              	.LASF92:
 2911 0d57 63707573 		.ascii	"cpussCm4ClockCtlOffset\000"
 2911      73436D34 
 2911      436C6F63 
 2911      6B43746C 
 2911      4F666673 
 2912              	.LASF76:
 2913 0d6e 70657269 		.ascii	"periTrGrOffset\000"
 2913      54724772 
 2913      4F666673 
 2913      657400
 2914              	.LASF241:
 2915 0d7d 7564625F 		.ascii	"udb_interrupts_1_IRQn\000"
 2915      696E7465 
 2915      72727570 
 2915      74735F31 
 2915      5F495251 
 2916              	.LASF42:
 2917 0d93 63707573 		.ascii	"cpussDwChNr\000"
 2917      73447743 
 2917      684E7200 
 2918              	.LASF261:
 2919 0d9f 7573625F 		.ascii	"usb_interrupt_hi_IRQn\000"
 2919      696E7465 
 2919      72727570 
 2919      745F6869 
 2919      5F495251 
 2920              	.LASF306:
 2921 0db5 75736572 		.ascii	"userIsr\000"
ARM GAS  C:\Users\cmila\AppData\Local\Temp\ccRxutXA.s 			page 101


 2921      49737200 
 2922              	.LASF160:
 2923 0dbd 7363625F 		.ascii	"scb_1_interrupt_IRQn\000"
 2923      315F696E 
 2923      74657272 
 2923      7570745F 
 2923      4952516E 
 2924              	.LASF227:
 2925 0dd2 74637077 		.ascii	"tcpwm_1_interrupts_11_IRQn\000"
 2925      6D5F315F 
 2925      696E7465 
 2925      72727570 
 2925      74735F31 
 2926              	.LASF124:
 2927 0ded 696F7373 		.ascii	"ioss_interrupts_gpio_6_IRQn\000"
 2927      5F696E74 
 2927      65727275 
 2927      7074735F 
 2927      6770696F 
 2928              	.LASF40:
 2929 0e09 63707573 		.ascii	"cpussIpcNr\000"
 2929      73497063 
 2929      4E7200
 2930              	.LASF93:
 2931 0e14 63707573 		.ascii	"cpussCm4StatusOffset\000"
 2931      73436D34 
 2931      53746174 
 2931      75734F66 
 2931      66736574 
 2932              	.LASF204:
 2933 0e29 63707573 		.ascii	"cpuss_interrupts_cm0_cti_0_IRQn\000"
 2933      735F696E 
 2933      74657272 
 2933      75707473 
 2933      5F636D30 
 2934              	.LASF193:
 2935 0e49 63707573 		.ascii	"cpuss_interrupts_dw1_9_IRQn\000"
 2935      735F696E 
 2935      74657272 
 2935      75707473 
 2935      5F647731 
 2936              	.LASF177:
 2937 0e65 63707573 		.ascii	"cpuss_interrupts_dw0_9_IRQn\000"
 2937      735F696E 
 2937      74657272 
 2937      75707473 
 2937      5F647730 
 2938              	.LASF171:
 2939 0e81 63707573 		.ascii	"cpuss_interrupts_dw0_3_IRQn\000"
 2939      735F696E 
 2939      74657272 
 2939      75707473 
 2939      5F647730 
 2940              	.LASF104:
 2941 0e9d 63707573 		.ascii	"cpussRam2Ctl0\000"
 2941      7352616D 
 2941      3243746C 
ARM GAS  C:\Users\cmila\AppData\Local\Temp\ccRxutXA.s 			page 102


 2941      3000
 2942              	.LASF119:
 2943 0eab 696F7373 		.ascii	"ioss_interrupts_gpio_1_IRQn\000"
 2943      5F696E74 
 2943      65727275 
 2943      7074735F 
 2943      6770696F 
 2944              	.LASF318:
 2945 0ec7 5F5F7261 		.ascii	"__ramVectors\000"
 2945      6D566563 
 2945      746F7273 
 2945      00
 2946              	.LASF180:
 2947 0ed4 63707573 		.ascii	"cpuss_interrupts_dw0_12_IRQn\000"
 2947      735F696E 
 2947      74657272 
 2947      75707473 
 2947      5F647730 
 2948              	.LASF290:
 2949 0ef1 41465352 		.ascii	"AFSR\000"
 2949      00
 2950              	.LASF188:
 2951 0ef6 63707573 		.ascii	"cpuss_interrupts_dw1_4_IRQn\000"
 2951      735F696E 
 2951      74657272 
 2951      75707473 
 2951      5F647731 
 2952              	.LASF194:
 2953 0f12 63707573 		.ascii	"cpuss_interrupts_dw1_10_IRQn\000"
 2953      735F696E 
 2953      74657272 
 2953      75707473 
 2953      5F647731 
 2954              	.LASF214:
 2955 0f2f 74637077 		.ascii	"tcpwm_0_interrupts_6_IRQn\000"
 2955      6D5F305F 
 2955      696E7465 
 2955      72727570 
 2955      74735F36 
 2956              	.LASF83:
 2957 0f49 70657269 		.ascii	"periDiv16CtlOffset\000"
 2957      44697631 
 2957      3643746C 
 2957      4F666673 
 2957      657400
 2958              	.LASF224:
 2959 0f5c 74637077 		.ascii	"tcpwm_1_interrupts_8_IRQn\000"
 2959      6D5F315F 
 2959      696E7465 
 2959      72727570 
 2959      74735F38 
 2960              	.LASF9:
 2961 0f76 73686F72 		.ascii	"short unsigned int\000"
 2961      7420756E 
 2961      7369676E 
 2961      65642069 
 2961      6E7400
ARM GAS  C:\Users\cmila\AppData\Local\Temp\ccRxutXA.s 			page 103


 2962              	.LASF2:
 2963 0f89 6C6F6E67 		.ascii	"long double\000"
 2963      20646F75 
 2963      626C6500 
 2964              	.LASF17:
 2965 0f95 75696E74 		.ascii	"uint16_t\000"
 2965      31365F74 
 2965      00
 2966              	.LASF305:
 2967 0f9e 4952516E 		.ascii	"IRQn\000"
 2967      00
 2968              	.LASF75:
 2969 0fa3 70657269 		.ascii	"periTrCmdGrSelMsk\000"
 2969      5472436D 
 2969      64477253 
 2969      656C4D73 
 2969      6B00
 2970              	.LASF207:
 2971 0fb5 63707573 		.ascii	"cpuss_interrupts_cm4_cti_1_IRQn\000"
 2971      735F696E 
 2971      74657272 
 2971      75707473 
 2971      5F636D34 
 2972              	.LASF219:
 2973 0fd5 74637077 		.ascii	"tcpwm_1_interrupts_3_IRQn\000"
 2973      6D5F315F 
 2973      696E7465 
 2973      72727570 
 2973      74735F33 
 2974              	.LASF246:
 2975 0fef 7564625F 		.ascii	"udb_interrupts_6_IRQn\000"
 2975      696E7465 
 2975      72727570 
 2975      74735F36 
 2975      5F495251 
 2976              	.LASF278:
 2977 1005 53544952 		.ascii	"STIR\000"
 2977      00
 2978              	.LASF71:
 2979 100a 64774368 		.ascii	"dwChCtlPreemptablePos\000"
 2979      43746C50 
 2979      7265656D 
 2979      70746162 
 2979      6C65506F 
 2980              	.LASF33:
 2981 1020 64775665 		.ascii	"dwVersion\000"
 2981      7273696F 
 2981      6E00
 2982              	.LASF232:
 2983 102a 74637077 		.ascii	"tcpwm_1_interrupts_16_IRQn\000"
 2983      6D5F315F 
 2983      696E7465 
 2983      72727570 
 2983      74735F31 
 2984              	.LASF288:
 2985 1045 4D4D4641 		.ascii	"MMFAR\000"
 2985      5200
ARM GAS  C:\Users\cmila\AppData\Local\Temp\ccRxutXA.s 			page 104


 2986              	.LASF150:
 2987 104b 63707573 		.ascii	"cpuss_interrupts_ipc_7_IRQn\000"
 2987      735F696E 
 2987      74657272 
 2987      75707473 
 2987      5F697063 
 2988              	.LASF310:
 2989 1067 636F6E66 		.ascii	"config\000"
 2989      696700
 2990              	.LASF20:
 2991 106e 73697A65 		.ascii	"sizetype\000"
 2991      74797065 
 2991      00
 2992              	.LASF100:
 2993 1077 63707573 		.ascii	"cpussCm4NmiCtlOffset\000"
 2993      73436D34 
 2993      4E6D6943 
 2993      746C4F66 
 2993      66736574 
 2994              	.LASF268:
 2995 108c 52455345 		.ascii	"RESERVED0\000"
 2995      52564544 
 2995      3000
 2996              	.LASF82:
 2997 1096 70657269 		.ascii	"periDiv8CtlOffset\000"
 2997      44697638 
 2997      43746C4F 
 2997      66667365 
 2997      7400
 2998              	.LASF272:
 2999 10a8 52455345 		.ascii	"RESERVED2\000"
 2999      52564544 
 2999      3200
 3000              	.LASF274:
 3001 10b2 52455345 		.ascii	"RESERVED3\000"
 3001      52564544 
 3001      3300
 3002              	.LASF276:
 3003 10bc 52455345 		.ascii	"RESERVED4\000"
 3003      52564544 
 3003      3400
 3004              	.LASF277:
 3005 10c6 52455345 		.ascii	"RESERVED5\000"
 3005      52564544 
 3005      3500
 3006              	.LASF130:
 3007 10d0 696F7373 		.ascii	"ioss_interrupts_gpio_12_IRQn\000"
 3007      5F696E74 
 3007      65727275 
 3007      7074735F 
 3007      6770696F 
 3008              	.LASF142:
 3009 10ed 626C6573 		.ascii	"bless_interrupt_IRQn\000"
 3009      735F696E 
 3009      74657272 
 3009      7570745F 
 3009      4952516E 
ARM GAS  C:\Users\cmila\AppData\Local\Temp\ccRxutXA.s 			page 105


 3010              	.LASF11:
 3011 1102 6C6F6E67 		.ascii	"long int\000"
 3011      20696E74 
 3011      00
 3012              	.LASF199:
 3013 110b 63707573 		.ascii	"cpuss_interrupts_dw1_15_IRQn\000"
 3013      735F696E 
 3013      74657272 
 3013      75707473 
 3013      5F647731 
 3014              	.LASF31:
 3015 1128 63707573 		.ascii	"cpussVersion\000"
 3015      73566572 
 3015      73696F6E 
 3015      00
 3016              	.LASF316:
 3017 1135 49544D5F 		.ascii	"ITM_RxBuffer\000"
 3017      52784275 
 3017      66666572 
 3017      00
 3018              	.LASF35:
 3019 1142 6770696F 		.ascii	"gpioVersion\000"
 3019      56657273 
 3019      696F6E00 
 3020              	.LASF109:
 3021 114e 4E6F6E4D 		.ascii	"NonMaskableInt_IRQn\000"
 3021      61736B61 
 3021      626C6549 
 3021      6E745F49 
 3021      52516E00 
 3022              	.LASF236:
 3023 1162 74637077 		.ascii	"tcpwm_1_interrupts_20_IRQn\000"
 3023      6D5F315F 
 3023      696E7465 
 3023      72727570 
 3023      74735F32 
 3024              	.LASF34:
 3025 117d 666C6173 		.ascii	"flashcVersion\000"
 3025      68635665 
 3025      7273696F 
 3025      6E00
 3026              	.LASF56:
 3027 118b 70726F74 		.ascii	"protBusMasterMask\000"
 3027      4275734D 
 3027      61737465 
 3027      724D6173 
 3027      6B00
 3028              	.LASF25:
 3029 119d 70726F74 		.ascii	"protBase\000"
 3029      42617365 
 3029      00
 3030              	.LASF165:
 3031 11a6 7363625F 		.ascii	"scb_6_interrupt_IRQn\000"
 3031      365F696E 
 3031      74657272 
 3031      7570745F 
 3031      4952516E 
ARM GAS  C:\Users\cmila\AppData\Local\Temp\ccRxutXA.s 			page 106


 3032              	.LASF300:
 3033 11bb 43595F53 		.ascii	"CY_SYSINT_BAD_PARAM\000"
 3033      5953494E 
 3033      545F4241 
 3033      445F5041 
 3033      52414D00 
 3034              	.LASF307:
 3035 11cf 7072696F 		.ascii	"priority\000"
 3035      72697479 
 3035      00
 3036              	.LASF319:
 3037 11d8 474E5520 		.ascii	"GNU C11 5.4.1 20160609 (release) [ARM/embedded-5-br"
 3037      43313120 
 3037      352E342E 
 3037      31203230 
 3037      31363036 
 3038 120b 616E6368 		.ascii	"anch revision 237715] -mcpu=cortex-m4 -mfloat-abi=s"
 3038      20726576 
 3038      6973696F 
 3038      6E203233 
 3038      37373135 
 3039 123e 6F667466 		.ascii	"oftfp -mfpu=fpv4-sp-d16 -mthumb -g -Os -ffunction-s"
 3039      70202D6D 
 3039      6670753D 
 3039      66707634 
 3039      2D73702D 
 3040 1271 65637469 		.ascii	"ections -ffat-lto-objects\000"
 3040      6F6E7320 
 3040      2D666661 
 3040      742D6C74 
 3040      6F2D6F62 
 3041              	.LASF155:
 3042 128b 63707573 		.ascii	"cpuss_interrupts_ipc_12_IRQn\000"
 3042      735F696E 
 3042      74657272 
 3042      75707473 
 3042      5F697063 
 3043              	.LASF132:
 3044 12a8 696F7373 		.ascii	"ioss_interrupts_gpio_14_IRQn\000"
 3044      5F696E74 
 3044      65727275 
 3044      7074735F 
 3044      6770696F 
 3045              	.LASF149:
 3046 12c5 63707573 		.ascii	"cpuss_interrupts_ipc_6_IRQn\000"
 3046      735F696E 
 3046      74657272 
 3046      75707473 
 3046      5F697063 
 3047              	.LASF196:
 3048 12e1 63707573 		.ascii	"cpuss_interrupts_dw1_12_IRQn\000"
 3048      735F696E 
 3048      74657272 
 3048      75707473 
 3048      5F647731 
 3049              	.LASF126:
 3050 12fe 696F7373 		.ascii	"ioss_interrupts_gpio_8_IRQn\000"
ARM GAS  C:\Users\cmila\AppData\Local\Temp\ccRxutXA.s 			page 107


 3050      5F696E74 
 3050      65727275 
 3050      7074735F 
 3050      6770696F 
 3051              	.LASF148:
 3052 131a 63707573 		.ascii	"cpuss_interrupts_ipc_5_IRQn\000"
 3052      735F696E 
 3052      74657272 
 3052      75707473 
 3052      5F697063 
 3053              	.LASF95:
 3054 1336 63707573 		.ascii	"cpussCm4PwrCtlOffset\000"
 3054      73436D34 
 3054      50777243 
 3054      746C4F66 
 3054      66736574 
 3055              	.LASF260:
 3056 134b 736D6966 		.ascii	"smif_interrupt_IRQn\000"
 3056      5F696E74 
 3056      65727275 
 3056      70745F49 
 3056      52516E00 
 3057              	.LASF161:
 3058 135f 7363625F 		.ascii	"scb_2_interrupt_IRQn\000"
 3058      325F696E 
 3058      74657272 
 3058      7570745F 
 3058      4952516E 
 3059              	.LASF279:
 3060 1374 4E564943 		.ascii	"NVIC_Type\000"
 3060      5F547970 
 3060      6500
 3061              	.LASF294:
 3062 137e 5343425F 		.ascii	"SCB_Type\000"
 3062      54797065 
 3062      00
 3063              	.LASF289:
 3064 1387 42464152 		.ascii	"BFAR\000"
 3064      00
 3065              	.LASF121:
 3066 138c 696F7373 		.ascii	"ioss_interrupts_gpio_3_IRQn\000"
 3066      5F696E74 
 3066      65727275 
 3066      7074735F 
 3066      6770696F 
 3067              	.LASF182:
 3068 13a8 63707573 		.ascii	"cpuss_interrupts_dw0_14_IRQn\000"
 3068      735F696E 
 3068      74657272 
 3068      75707473 
 3068      5F647730 
 3069              	.LASF52:
 3070 13c5 70617373 		.ascii	"passSarChannels\000"
 3070      53617243 
 3070      68616E6E 
 3070      656C7300 
 3071              	.LASF282:
ARM GAS  C:\Users\cmila\AppData\Local\Temp\ccRxutXA.s 			page 108


 3072 13d5 56544F52 		.ascii	"VTOR\000"
 3072      00
 3073              	.LASF39:
 3074 13da 70726F74 		.ascii	"protVersion\000"
 3074      56657273 
 3074      696F6E00 
 3075              	.LASF190:
 3076 13e6 63707573 		.ascii	"cpuss_interrupts_dw1_6_IRQn\000"
 3076      735F696E 
 3076      74657272 
 3076      75707473 
 3076      5F647731 
 3077              	.LASF238:
 3078 1402 74637077 		.ascii	"tcpwm_1_interrupts_22_IRQn\000"
 3078      6D5F315F 
 3078      696E7465 
 3078      72727570 
 3078      74735F32 
 3079              	.LASF168:
 3080 141d 63707573 		.ascii	"cpuss_interrupts_dw0_0_IRQn\000"
 3080      735F696E 
 3080      74657272 
 3080      75707473 
 3080      5F647730 
 3081              	.LASF97:
 3082 1439 63707573 		.ascii	"cpussTrimRomCtlOffset\000"
 3082      73547269 
 3082      6D526F6D 
 3082      43746C4F 
 3082      66667365 
 3083              	.LASF303:
 3084 144f 696E7472 		.ascii	"intrPriority\000"
 3084      5072696F 
 3084      72697479 
 3084      00
 3085              	.LASF252:
 3086 145c 7564625F 		.ascii	"udb_interrupts_12_IRQn\000"
 3086      696E7465 
 3086      72727570 
 3086      74735F31 
 3086      325F4952 
 3087              	.LASF117:
 3088 1473 53797354 		.ascii	"SysTick_IRQn\000"
 3088      69636B5F 
 3088      4952516E 
 3088      00
 3089              	.LASF36:
 3090 1480 6873696F 		.ascii	"hsiomVersion\000"
 3090      6D566572 
 3090      73696F6E 
 3090      00
 3091              	.LASF281:
 3092 148d 49435352 		.ascii	"ICSR\000"
 3092      00
 3093              	.LASF185:
 3094 1492 63707573 		.ascii	"cpuss_interrupts_dw1_1_IRQn\000"
 3094      735F696E 
ARM GAS  C:\Users\cmila\AppData\Local\Temp\ccRxutXA.s 			page 109


 3094      74657272 
 3094      75707473 
 3094      5F647731 
 3095              	.LASF105:
 3096 14ae 69706353 		.ascii	"ipcStructSize\000"
 3096      74727563 
 3096      7453697A 
 3096      6500
 3097              	.LASF13:
 3098 14bc 6C6F6E67 		.ascii	"long unsigned int\000"
 3098      20756E73 
 3098      69676E65 
 3098      6420696E 
 3098      7400
 3099              	.LASF211:
 3100 14ce 74637077 		.ascii	"tcpwm_0_interrupts_3_IRQn\000"
 3100      6D5F305F 
 3100      696E7465 
 3100      72727570 
 3100      74735F33 
 3101              	.LASF101:
 3102 14e8 63707573 		.ascii	"cpussRomCtl\000"
 3102      73526F6D 
 3102      43746C00 
 3103              	.LASF172:
 3104 14f4 63707573 		.ascii	"cpuss_interrupts_dw0_4_IRQn\000"
 3104      735F696E 
 3104      74657272 
 3104      75707473 
 3104      5F647730 
 3105              	.LASF18:
 3106 1510 696E7433 		.ascii	"int32_t\000"
 3106      325F7400 
 3107              	.LASF107:
 3108 1518 63795F73 		.ascii	"cy_stc_device_t\000"
 3108      74635F64 
 3108      65766963 
 3108      655F7400 
 3109              	.LASF221:
 3110 1528 74637077 		.ascii	"tcpwm_1_interrupts_5_IRQn\000"
 3110      6D5F315F 
 3110      696E7465 
 3110      72727570 
 3110      74735F35 
 3111              	.LASF248:
 3112 1542 7564625F 		.ascii	"udb_interrupts_8_IRQn\000"
 3112      696E7465 
 3112      72727570 
 3112      74735F38 
 3112      5F495251 
 3113              	.LASF24:
 3114 1558 75646242 		.ascii	"udbBase\000"
 3114      61736500 
 3115              	.LASF94:
 3116 1560 63707573 		.ascii	"cpussCm0StatusOffset\000"
 3116      73436D30 
 3116      53746174 
ARM GAS  C:\Users\cmila\AppData\Local\Temp\ccRxutXA.s 			page 110


 3116      75734F66 
 3116      66736574 
 3117              	.LASF234:
 3118 1575 74637077 		.ascii	"tcpwm_1_interrupts_18_IRQn\000"
 3118      6D5F315F 
 3118      696E7465 
 3118      72727570 
 3118      74735F31 
 3119              	.LASF115:
 3120 1590 44656275 		.ascii	"DebugMonitor_IRQn\000"
 3120      674D6F6E 
 3120      69746F72 
 3120      5F495251 
 3120      6E00
 3121              	.LASF113:
 3122 15a2 55736167 		.ascii	"UsageFault_IRQn\000"
 3122      65466175 
 3122      6C745F49 
 3122      52516E00 
 3123              	.LASF216:
 3124 15b2 74637077 		.ascii	"tcpwm_1_interrupts_0_IRQn\000"
 3124      6D5F315F 
 3124      696E7465 
 3124      72727570 
 3124      74735F30 
 3125              	.LASF243:
 3126 15cc 7564625F 		.ascii	"udb_interrupts_3_IRQn\000"
 3126      696E7465 
 3126      72727570 
 3126      74735F33 
 3126      5F495251 
 3127              	.LASF4:
 3128 15e2 756E7369 		.ascii	"unsigned char\000"
 3128      676E6564 
 3128      20636861 
 3128      7200
 3129              	.LASF12:
 3130 15f0 5F5F7569 		.ascii	"__uint32_t\000"
 3130      6E743332 
 3130      5F7400
 3131              	.LASF295:
 3132 15fb 63795F69 		.ascii	"cy_israddress\000"
 3132      73726164 
 3132      64726573 
 3132      7300
 3133              	.LASF229:
 3134 1609 74637077 		.ascii	"tcpwm_1_interrupts_13_IRQn\000"
 3134      6D5F315F 
 3134      696E7465 
 3134      72727570 
 3134      74735F31 
 3135              	.LASF147:
 3136 1624 63707573 		.ascii	"cpuss_interrupts_ipc_4_IRQn\000"
 3136      735F696E 
 3136      74657272 
 3136      75707473 
 3136      5F697063 
ARM GAS  C:\Users\cmila\AppData\Local\Temp\ccRxutXA.s 			page 111


 3137              	.LASF62:
 3138 1640 666C6173 		.ascii	"flashEraseDelay\000"
 3138      68457261 
 3138      73654465 
 3138      6C617900 
 3139              	.LASF173:
 3140 1650 63707573 		.ascii	"cpuss_interrupts_dw0_5_IRQn\000"
 3140      735F696E 
 3140      74657272 
 3140      75707473 
 3140      5F647730 
 3141              	.LASF68:
 3142 166c 64774368 		.ascii	"dwChOffset\000"
 3142      4F666673 
 3142      657400
 3143              	.LASF269:
 3144 1677 49434552 		.ascii	"ICER\000"
 3144      00
 3145              	.LASF275:
 3146 167c 49414252 		.ascii	"IABR\000"
 3146      00
 3147              	.LASF308:
 3148 1681 43795F53 		.ascii	"Cy_SysInt_SetVector\000"
 3148      7973496E 
 3148      745F5365 
 3148      74566563 
 3148      746F7200 
 3149              	.LASF134:
 3150 1695 696F7373 		.ascii	"ioss_interrupt_vdd_IRQn\000"
 3150      5F696E74 
 3150      65727275 
 3150      70745F76 
 3150      64645F49 
 3151              	.LASF5:
 3152 16ad 5F5F7569 		.ascii	"__uint8_t\000"
 3152      6E74385F 
 3152      7400
 3153              	.LASF157:
 3154 16b7 63707573 		.ascii	"cpuss_interrupts_ipc_14_IRQn\000"
 3154      735F696E 
 3154      74657272 
 3154      75707473 
 3154      5F697063 
 3155              	.LASF292:
 3156 16d4 49534152 		.ascii	"ISAR\000"
 3156      00
 3157              	.LASF58:
 3158 16d9 666C6173 		.ascii	"flashRwwRequired\000"
 3158      68527777 
 3158      52657175 
 3158      69726564 
 3158      00
 3159              	.LASF87:
 3160 16ea 6770696F 		.ascii	"gpioPrtCfgOffset\000"
 3160      50727443 
 3160      66674F66 
 3160      66736574 
ARM GAS  C:\Users\cmila\AppData\Local\Temp\ccRxutXA.s 			page 112


 3160      00
 3161              	.LASF53:
 3162 16fb 65704D6F 		.ascii	"epMonitorNr\000"
 3162      6E69746F 
 3162      724E7200 
 3163              	.LASF178:
 3164 1707 63707573 		.ascii	"cpuss_interrupts_dw0_10_IRQn\000"
 3164      735F696E 
 3164      74657272 
 3164      75707473 
 3164      5F647730 
 3165              	.LASF110:
 3166 1724 48617264 		.ascii	"HardFault_IRQn\000"
 3166      4661756C 
 3166      745F4952 
 3166      516E00
 3167              	.LASF3:
 3168 1733 7369676E 		.ascii	"signed char\000"
 3168      65642063 
 3168      68617200 
 3169              	.LASF256:
 3170 173f 70617373 		.ascii	"pass_interrupt_sar_IRQn\000"
 3170      5F696E74 
 3170      65727275 
 3170      70745F73 
 3170      61725F49 
 3171              	.LASF240:
 3172 1757 7564625F 		.ascii	"udb_interrupts_0_IRQn\000"
 3172      696E7465 
 3172      72727570 
 3172      74735F30 
 3172      5F495251 
 3173              	.LASF41:
 3174 176d 63707573 		.ascii	"cpussIpcIrqNr\000"
 3174      73497063 
 3174      4972714E 
 3174      7200
 3175              	.LASF317:
 3176 177b 5F5F5665 		.ascii	"__Vectors\000"
 3176      63746F72 
 3176      7300
 3177              	.LASF226:
 3178 1785 74637077 		.ascii	"tcpwm_1_interrupts_10_IRQn\000"
 3178      6D5F315F 
 3178      696E7465 
 3178      72727570 
 3178      74735F31 
 3179              	.LASF123:
 3180 17a0 696F7373 		.ascii	"ioss_interrupts_gpio_5_IRQn\000"
 3180      5F696E74 
 3180      65727275 
 3180      7074735F 
 3180      6770696F 
 3181              	.LASF152:
 3182 17bc 63707573 		.ascii	"cpuss_interrupts_ipc_9_IRQn\000"
 3182      735F696E 
 3182      74657272 
ARM GAS  C:\Users\cmila\AppData\Local\Temp\ccRxutXA.s 			page 113


 3182      75707473 
 3182      5F697063 
 3183              	.LASF271:
 3184 17d8 49535052 		.ascii	"ISPR\000"
 3184      00
 3185              	.LASF38:
 3186 17dd 70657269 		.ascii	"periVersion\000"
 3186      56657273 
 3186      696F6E00 
 3187              	.LASF201:
 3188 17e9 63707573 		.ascii	"cpuss_interrupts_fault_1_IRQn\000"
 3188      735F696E 
 3188      74657272 
 3188      75707473 
 3188      5F666175 
 3189              	.LASF298:
 3190 1807 646F7562 		.ascii	"double\000"
 3190      6C6500
 3191              	.LASF28:
 3192 180e 70617373 		.ascii	"passBase\000"
 3192      42617365 
 3192      00
 3193              	.LASF65:
 3194 1817 666C6173 		.ascii	"flashCtlMainWs2Freq\000"
 3194      6843746C 
 3194      4D61696E 
 3194      57733246 
 3194      72657100 
 3195              	.LASF118:
 3196 182b 696F7373 		.ascii	"ioss_interrupts_gpio_0_IRQn\000"
 3196      5F696E74 
 3196      65727275 
 3196      7074735F 
 3196      6770696F 
 3197              	.LASF179:
 3198 1847 63707573 		.ascii	"cpuss_interrupts_dw0_11_IRQn\000"
 3198      735F696E 
 3198      74657272 
 3198      75707473 
 3198      5F647730 
 3199              	.LASF67:
 3200 1864 666C6173 		.ascii	"flashCtlMainWs4Freq\000"
 3200      6843746C 
 3200      4D61696E 
 3200      57733446 
 3200      72657100 
 3201              	.LASF187:
 3202 1878 63707573 		.ascii	"cpuss_interrupts_dw1_3_IRQn\000"
 3202      735F696E 
 3202      74657272 
 3202      75707473 
 3202      5F647731 
 3203              	.LASF213:
 3204 1894 74637077 		.ascii	"tcpwm_0_interrupts_5_IRQn\000"
 3204      6D5F305F 
 3204      696E7465 
 3204      72727570 
ARM GAS  C:\Users\cmila\AppData\Local\Temp\ccRxutXA.s 			page 114


 3204      74735F35 
 3205              	.LASF202:
 3206 18ae 63707573 		.ascii	"cpuss_interrupt_crypto_IRQn\000"
 3206      735F696E 
 3206      74657272 
 3206      7570745F 
 3206      63727970 
 3207              	.LASF208:
 3208 18ca 74637077 		.ascii	"tcpwm_0_interrupts_0_IRQn\000"
 3208      6D5F305F 
 3208      696E7465 
 3208      72727570 
 3208      74735F30 
 3209              	.LASF37:
 3210 18e4 69706356 		.ascii	"ipcVersion\000"
 3210      65727369 
 3210      6F6E00
 3211              	.LASF146:
 3212 18ef 63707573 		.ascii	"cpuss_interrupts_ipc_3_IRQn\000"
 3212      735F696E 
 3212      74657272 
 3212      75707473 
 3212      5F697063 
 3213              	.LASF166:
 3214 190b 7363625F 		.ascii	"scb_7_interrupt_IRQn\000"
 3214      375F696E 
 3214      74657272 
 3214      7570745F 
 3214      4952516E 
 3215              	.LASF206:
 3216 1920 63707573 		.ascii	"cpuss_interrupts_cm4_cti_0_IRQn\000"
 3216      735F696E 
 3216      74657272 
 3216      75707473 
 3216      5F636D34 
 3217              	.LASF218:
 3218 1940 74637077 		.ascii	"tcpwm_1_interrupts_2_IRQn\000"
 3218      6D5F315F 
 3218      696E7465 
 3218      72727570 
 3218      74735F32 
 3219              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 5.4.1 20160609 (release) [ARM/embedded-5-bran
