<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - gcc.info - gcc/haifa-sched.c</title>
  <link rel="stylesheet" type="text/css" href="../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../index.html">top level</a> - <a href="index.html">gcc</a> - haifa-sched.c<span style="font-size: 80%;"> (source / <a href="haifa-sched.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">gcc.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">1823</td>
            <td class="headerCovTableEntry">3873</td>
            <td class="headerCovTableEntryLo">47.1 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2018-09-22 10:58:49</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">107</td>
            <td class="headerCovTableEntry">200</td>
            <td class="headerCovTableEntryLo">53.5 %</td>
          </tr>
          <tr>
            <td class="headerItem">Legend:</td>
            <td class="headerValueLeg">            Lines:
            <span class="coverLegendCov">hit</span>
            <span class="coverLegendNoCov">not hit</span>
</td>
            <td></td>
          </tr>
          <tr><td><img src="../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /* Instruction scheduling pass.</a>
<span class="lineNum">       2 </span>            :    Copyright (C) 1992-2018 Free Software Foundation, Inc.
<span class="lineNum">       3 </span>            :    Contributed by Michael Tiemann (tiemann@cygnus.com) Enhanced by,
<span class="lineNum">       4 </span>            :    and currently maintained by, Jim Wilson (wilson@cygnus.com)
<span class="lineNum">       5 </span>            : 
<span class="lineNum">       6 </span>            : This file is part of GCC.
<span class="lineNum">       7 </span>            : 
<span class="lineNum">       8 </span>            : GCC is free software; you can redistribute it and/or modify it under
<span class="lineNum">       9 </span>            : the terms of the GNU General Public License as published by the Free
<span class="lineNum">      10 </span>            : Software Foundation; either version 3, or (at your option) any later
<span class="lineNum">      11 </span>            : version.
<span class="lineNum">      12 </span>            : 
<span class="lineNum">      13 </span>            : GCC is distributed in the hope that it will be useful, but WITHOUT ANY
<span class="lineNum">      14 </span>            : WARRANTY; without even the implied warranty of MERCHANTABILITY or
<span class="lineNum">      15 </span>            : FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
<span class="lineNum">      16 </span>            : for more details.
<span class="lineNum">      17 </span>            : 
<span class="lineNum">      18 </span>            : You should have received a copy of the GNU General Public License
<span class="lineNum">      19 </span>            : along with GCC; see the file COPYING3.  If not see
<span class="lineNum">      20 </span>            : &lt;http://www.gnu.org/licenses/&gt;.  */
<span class="lineNum">      21 </span>            : 
<span class="lineNum">      22 </span>            : /* Instruction scheduling pass.  This file, along with sched-deps.c,
<span class="lineNum">      23 </span>            :    contains the generic parts.  The actual entry point for
<span class="lineNum">      24 </span>            :    the normal instruction scheduling pass is found in sched-rgn.c.
<span class="lineNum">      25 </span>            : 
<span class="lineNum">      26 </span>            :    We compute insn priorities based on data dependencies.  Flow
<span class="lineNum">      27 </span>            :    analysis only creates a fraction of the data-dependencies we must
<span class="lineNum">      28 </span>            :    observe: namely, only those dependencies which the combiner can be
<span class="lineNum">      29 </span>            :    expected to use.  For this pass, we must therefore create the
<span class="lineNum">      30 </span>            :    remaining dependencies we need to observe: register dependencies,
<span class="lineNum">      31 </span>            :    memory dependencies, dependencies to keep function calls in order,
<span class="lineNum">      32 </span>            :    and the dependence between a conditional branch and the setting of
<span class="lineNum">      33 </span>            :    condition codes are all dealt with here.
<span class="lineNum">      34 </span>            : 
<span class="lineNum">      35 </span>            :    The scheduler first traverses the data flow graph, starting with
<span class="lineNum">      36 </span>            :    the last instruction, and proceeding to the first, assigning values
<span class="lineNum">      37 </span>            :    to insn_priority as it goes.  This sorts the instructions
<span class="lineNum">      38 </span>            :    topologically by data dependence.
<span class="lineNum">      39 </span>            : 
<span class="lineNum">      40 </span>            :    Once priorities have been established, we order the insns using
<span class="lineNum">      41 </span>            :    list scheduling.  This works as follows: starting with a list of
<span class="lineNum">      42 </span>            :    all the ready insns, and sorted according to priority number, we
<span class="lineNum">      43 </span>            :    schedule the insn from the end of the list by placing its
<span class="lineNum">      44 </span>            :    predecessors in the list according to their priority order.  We
<span class="lineNum">      45 </span>            :    consider this insn scheduled by setting the pointer to the &quot;end&quot; of
<span class="lineNum">      46 </span>            :    the list to point to the previous insn.  When an insn has no
<span class="lineNum">      47 </span>            :    predecessors, we either queue it until sufficient time has elapsed
<span class="lineNum">      48 </span>            :    or add it to the ready list.  As the instructions are scheduled or
<span class="lineNum">      49 </span>            :    when stalls are introduced, the queue advances and dumps insns into
<span class="lineNum">      50 </span>            :    the ready list.  When all insns down to the lowest priority have
<span class="lineNum">      51 </span>            :    been scheduled, the critical path of the basic block has been made
<span class="lineNum">      52 </span>            :    as short as possible.  The remaining insns are then scheduled in
<span class="lineNum">      53 </span>            :    remaining slots.
<span class="lineNum">      54 </span>            : 
<span class="lineNum">      55 </span>            :    The following list shows the order in which we want to break ties
<span class="lineNum">      56 </span>            :    among insns in the ready list:
<span class="lineNum">      57 </span>            : 
<span class="lineNum">      58 </span>            :    1.  choose insn with the longest path to end of bb, ties
<span class="lineNum">      59 </span>            :    broken by
<span class="lineNum">      60 </span>            :    2.  choose insn with least contribution to register pressure,
<span class="lineNum">      61 </span>            :    ties broken by
<span class="lineNum">      62 </span>            :    3.  prefer in-block upon interblock motion, ties broken by
<span class="lineNum">      63 </span>            :    4.  prefer useful upon speculative motion, ties broken by
<span class="lineNum">      64 </span>            :    5.  choose insn with largest control flow probability, ties
<span class="lineNum">      65 </span>            :    broken by
<span class="lineNum">      66 </span>            :    6.  choose insn with the least dependences upon the previously
<span class="lineNum">      67 </span>            :    scheduled insn, or finally
<span class="lineNum">      68 </span>            :    7   choose the insn which has the most insns dependent on it.
<span class="lineNum">      69 </span>            :    8.  choose insn with lowest UID.
<span class="lineNum">      70 </span>            : 
<span class="lineNum">      71 </span>            :    Memory references complicate matters.  Only if we can be certain
<span class="lineNum">      72 </span>            :    that memory references are not part of the data dependency graph
<span class="lineNum">      73 </span>            :    (via true, anti, or output dependence), can we move operations past
<span class="lineNum">      74 </span>            :    memory references.  To first approximation, reads can be done
<span class="lineNum">      75 </span>            :    independently, while writes introduce dependencies.  Better
<span class="lineNum">      76 </span>            :    approximations will yield fewer dependencies.
<span class="lineNum">      77 </span>            : 
<span class="lineNum">      78 </span>            :    Before reload, an extended analysis of interblock data dependences
<span class="lineNum">      79 </span>            :    is required for interblock scheduling.  This is performed in
<span class="lineNum">      80 </span>            :    compute_block_dependences ().
<span class="lineNum">      81 </span>            : 
<span class="lineNum">      82 </span>            :    Dependencies set up by memory references are treated in exactly the
<span class="lineNum">      83 </span>            :    same way as other dependencies, by using insn backward dependences
<span class="lineNum">      84 </span>            :    INSN_BACK_DEPS.  INSN_BACK_DEPS are translated into forward dependences
<span class="lineNum">      85 </span>            :    INSN_FORW_DEPS for the purpose of forward list scheduling.
<span class="lineNum">      86 </span>            : 
<span class="lineNum">      87 </span>            :    Having optimized the critical path, we may have also unduly
<span class="lineNum">      88 </span>            :    extended the lifetimes of some registers.  If an operation requires
<span class="lineNum">      89 </span>            :    that constants be loaded into registers, it is certainly desirable
<span class="lineNum">      90 </span>            :    to load those constants as early as necessary, but no earlier.
<span class="lineNum">      91 </span>            :    I.e., it will not do to load up a bunch of registers at the
<span class="lineNum">      92 </span>            :    beginning of a basic block only to use them at the end, if they
<span class="lineNum">      93 </span>            :    could be loaded later, since this may result in excessive register
<span class="lineNum">      94 </span>            :    utilization.
<span class="lineNum">      95 </span>            : 
<span class="lineNum">      96 </span>            :    Note that since branches are never in basic blocks, but only end
<span class="lineNum">      97 </span>            :    basic blocks, this pass will not move branches.  But that is ok,
<span class="lineNum">      98 </span>            :    since we can use GNU's delayed branch scheduling pass to take care
<span class="lineNum">      99 </span>            :    of this case.
<span class="lineNum">     100 </span>            : 
<span class="lineNum">     101 </span>            :    Also note that no further optimizations based on algebraic
<span class="lineNum">     102 </span>            :    identities are performed, so this pass would be a good one to
<span class="lineNum">     103 </span>            :    perform instruction splitting, such as breaking up a multiply
<span class="lineNum">     104 </span>            :    instruction into shifts and adds where that is profitable.
<span class="lineNum">     105 </span>            : 
<span class="lineNum">     106 </span>            :    Given the memory aliasing analysis that this pass should perform,
<span class="lineNum">     107 </span>            :    it should be possible to remove redundant stores to memory, and to
<span class="lineNum">     108 </span>            :    load values from registers instead of hitting memory.
<span class="lineNum">     109 </span>            : 
<span class="lineNum">     110 </span>            :    Before reload, speculative insns are moved only if a 'proof' exists
<span class="lineNum">     111 </span>            :    that no exception will be caused by this, and if no live registers
<span class="lineNum">     112 </span>            :    exist that inhibit the motion (live registers constraints are not
<span class="lineNum">     113 </span>            :    represented by data dependence edges).
<span class="lineNum">     114 </span>            : 
<span class="lineNum">     115 </span>            :    This pass must update information that subsequent passes expect to
<span class="lineNum">     116 </span>            :    be correct.  Namely: reg_n_refs, reg_n_sets, reg_n_deaths,
<span class="lineNum">     117 </span>            :    reg_n_calls_crossed, and reg_live_length.  Also, BB_HEAD, BB_END.
<span class="lineNum">     118 </span>            : 
<span class="lineNum">     119 </span>            :    The information in the line number notes is carefully retained by
<span class="lineNum">     120 </span>            :    this pass.  Notes that refer to the starting and ending of
<span class="lineNum">     121 </span>            :    exception regions are also carefully retained by this pass.  All
<span class="lineNum">     122 </span>            :    other NOTE insns are grouped in their same relative order at the
<span class="lineNum">     123 </span>            :    beginning of basic blocks and regions that have been scheduled.  */
<span class="lineNum">     124 </span>            : 
<span class="lineNum">     125 </span>            : #include &quot;config.h&quot;
<span class="lineNum">     126 </span>            : #include &quot;system.h&quot;
<span class="lineNum">     127 </span>            : #include &quot;coretypes.h&quot;
<span class="lineNum">     128 </span>            : #include &quot;backend.h&quot;
<span class="lineNum">     129 </span>            : #include &quot;target.h&quot;
<span class="lineNum">     130 </span>            : #include &quot;rtl.h&quot;
<span class="lineNum">     131 </span>            : #include &quot;cfghooks.h&quot;
<span class="lineNum">     132 </span>            : #include &quot;df.h&quot;
<span class="lineNum">     133 </span>            : #include &quot;memmodel.h&quot;
<span class="lineNum">     134 </span>            : #include &quot;tm_p.h&quot;
<span class="lineNum">     135 </span>            : #include &quot;insn-config.h&quot;
<span class="lineNum">     136 </span>            : #include &quot;regs.h&quot;
<span class="lineNum">     137 </span>            : #include &quot;ira.h&quot;
<span class="lineNum">     138 </span>            : #include &quot;recog.h&quot;
<span class="lineNum">     139 </span>            : #include &quot;insn-attr.h&quot;
<span class="lineNum">     140 </span>            : #include &quot;cfgrtl.h&quot;
<span class="lineNum">     141 </span>            : #include &quot;cfgbuild.h&quot;
<span class="lineNum">     142 </span>            : #include &quot;sched-int.h&quot;
<span class="lineNum">     143 </span>            : #include &quot;common/common-target.h&quot;
<span class="lineNum">     144 </span>            : #include &quot;params.h&quot;
<span class="lineNum">     145 </span>            : #include &quot;dbgcnt.h&quot;
<span class="lineNum">     146 </span>            : #include &quot;cfgloop.h&quot;
<span class="lineNum">     147 </span>            : #include &quot;dumpfile.h&quot;
<span class="lineNum">     148 </span>            : #include &quot;print-rtl.h&quot;
<span class="lineNum">     149 </span>            : 
<span class="lineNum">     150 </span>            : #ifdef INSN_SCHEDULING
<span class="lineNum">     151 </span>            : 
<span class="lineNum">     152 </span>            : /* True if we do register pressure relief through live-range
<span class="lineNum">     153 </span>            :    shrinkage.  */
<span class="lineNum">     154 </span>            : static bool live_range_shrinkage_p;
<span class="lineNum">     155 </span>            : 
<a name="156"><span class="lineNum">     156 </span>            : /* Switch on live range shrinkage.  */</a>
<span class="lineNum">     157 </span>            : void
<span class="lineNum">     158 </span><span class="lineCov">         13 : initialize_live_range_shrinkage (void)</span>
<span class="lineNum">     159 </span>            : {
<span class="lineNum">     160 </span><span class="lineCov">         13 :   live_range_shrinkage_p = true;</span>
<span class="lineNum">     161 </span><span class="lineCov">         13 : }</span>
<span class="lineNum">     162 </span>            : 
<a name="163"><span class="lineNum">     163 </span>            : /* Switch off live range shrinkage.  */</a>
<span class="lineNum">     164 </span>            : void
<span class="lineNum">     165 </span><span class="lineCov">         13 : finish_live_range_shrinkage (void)</span>
<span class="lineNum">     166 </span>            : {
<span class="lineNum">     167 </span><span class="lineCov">         13 :   live_range_shrinkage_p = false;</span>
<span class="lineNum">     168 </span><span class="lineCov">         13 : }</span>
<span class="lineNum">     169 </span>            : 
<span class="lineNum">     170 </span>            : /* issue_rate is the number of insns that can be scheduled in the same
<span class="lineNum">     171 </span>            :    machine cycle.  It can be defined in the config/mach/mach.h file,
<span class="lineNum">     172 </span>            :    otherwise we set it to 1.  */
<span class="lineNum">     173 </span>            : 
<span class="lineNum">     174 </span>            : int issue_rate;
<span class="lineNum">     175 </span>            : 
<span class="lineNum">     176 </span>            : /* This can be set to true by a backend if the scheduler should not
<span class="lineNum">     177 </span>            :    enable a DCE pass.  */
<span class="lineNum">     178 </span>            : bool sched_no_dce;
<span class="lineNum">     179 </span>            : 
<span class="lineNum">     180 </span>            : /* The current initiation interval used when modulo scheduling.  */
<span class="lineNum">     181 </span>            : static int modulo_ii;
<span class="lineNum">     182 </span>            : 
<span class="lineNum">     183 </span>            : /* The maximum number of stages we are prepared to handle.  */
<span class="lineNum">     184 </span>            : static int modulo_max_stages;
<span class="lineNum">     185 </span>            : 
<span class="lineNum">     186 </span>            : /* The number of insns that exist in each iteration of the loop.  We use this
<span class="lineNum">     187 </span>            :    to detect when we've scheduled all insns from the first iteration.  */
<span class="lineNum">     188 </span>            : static int modulo_n_insns;
<span class="lineNum">     189 </span>            : 
<span class="lineNum">     190 </span>            : /* The current count of insns in the first iteration of the loop that have
<span class="lineNum">     191 </span>            :    already been scheduled.  */
<span class="lineNum">     192 </span>            : static int modulo_insns_scheduled;
<span class="lineNum">     193 </span>            : 
<span class="lineNum">     194 </span>            : /* The maximum uid of insns from the first iteration of the loop.  */
<span class="lineNum">     195 </span>            : static int modulo_iter0_max_uid;
<span class="lineNum">     196 </span>            : 
<span class="lineNum">     197 </span>            : /* The number of times we should attempt to backtrack when modulo scheduling.
<span class="lineNum">     198 </span>            :    Decreased each time we have to backtrack.  */
<span class="lineNum">     199 </span>            : static int modulo_backtracks_left;
<span class="lineNum">     200 </span>            : 
<span class="lineNum">     201 </span>            : /* The stage in which the last insn from the original loop was
<span class="lineNum">     202 </span>            :    scheduled.  */
<span class="lineNum">     203 </span>            : static int modulo_last_stage;
<span class="lineNum">     204 </span>            : 
<span class="lineNum">     205 </span>            : /* sched-verbose controls the amount of debugging output the
<span class="lineNum">     206 </span>            :    scheduler prints.  It is controlled by -fsched-verbose=N:
<span class="lineNum">     207 </span>            :    N=0: no debugging output.
<span class="lineNum">     208 </span>            :    N=1: default value.
<span class="lineNum">     209 </span>            :    N=2: bb's probabilities, detailed ready list info, unit/insn info.
<span class="lineNum">     210 </span>            :    N=3: rtl at abort point, control-flow, regions info.
<span class="lineNum">     211 </span>            :    N=5: dependences info.  */
<span class="lineNum">     212 </span>            : int sched_verbose = 0;
<span class="lineNum">     213 </span>            : 
<span class="lineNum">     214 </span>            : /* Debugging file.  All printouts are sent to dump. */
<span class="lineNum">     215 </span>            : FILE *sched_dump = 0;
<span class="lineNum">     216 </span>            : 
<span class="lineNum">     217 </span>            : /* This is a placeholder for the scheduler parameters common
<span class="lineNum">     218 </span>            :    to all schedulers.  */
<span class="lineNum">     219 </span>            : struct common_sched_info_def *common_sched_info;
<span class="lineNum">     220 </span>            : 
<span class="lineNum">     221 </span>            : #define INSN_TICK(INSN) (HID (INSN)-&gt;tick)
<span class="lineNum">     222 </span>            : #define INSN_EXACT_TICK(INSN) (HID (INSN)-&gt;exact_tick)
<span class="lineNum">     223 </span>            : #define INSN_TICK_ESTIMATE(INSN) (HID (INSN)-&gt;tick_estimate)
<span class="lineNum">     224 </span>            : #define INTER_TICK(INSN) (HID (INSN)-&gt;inter_tick)
<span class="lineNum">     225 </span>            : #define FEEDS_BACKTRACK_INSN(INSN) (HID (INSN)-&gt;feeds_backtrack_insn)
<span class="lineNum">     226 </span>            : #define SHADOW_P(INSN) (HID (INSN)-&gt;shadow_p)
<span class="lineNum">     227 </span>            : #define MUST_RECOMPUTE_SPEC_P(INSN) (HID (INSN)-&gt;must_recompute_spec)
<span class="lineNum">     228 </span>            : /* Cached cost of the instruction.  Use insn_sched_cost to get cost of the
<span class="lineNum">     229 </span>            :    insn.  -1 here means that the field is not initialized.  */
<span class="lineNum">     230 </span>            : #define INSN_COST(INSN) (HID (INSN)-&gt;cost)
<span class="lineNum">     231 </span>            : 
<span class="lineNum">     232 </span>            : /* If INSN_TICK of an instruction is equal to INVALID_TICK,
<span class="lineNum">     233 </span>            :    then it should be recalculated from scratch.  */
<span class="lineNum">     234 </span>            : #define INVALID_TICK (-(max_insn_queue_index + 1))
<span class="lineNum">     235 </span>            : /* The minimal value of the INSN_TICK of an instruction.  */
<span class="lineNum">     236 </span>            : #define MIN_TICK (-max_insn_queue_index)
<span class="lineNum">     237 </span>            : 
<span class="lineNum">     238 </span>            : /* Original order of insns in the ready list.
<span class="lineNum">     239 </span>            :    Used to keep order of normal insns while separating DEBUG_INSNs.  */
<span class="lineNum">     240 </span>            : #define INSN_RFS_DEBUG_ORIG_ORDER(INSN) (HID (INSN)-&gt;rfs_debug_orig_order)
<span class="lineNum">     241 </span>            : 
<span class="lineNum">     242 </span>            : /* The deciding reason for INSN's place in the ready list.  */
<span class="lineNum">     243 </span>            : #define INSN_LAST_RFS_WIN(INSN) (HID (INSN)-&gt;last_rfs_win)
<span class="lineNum">     244 </span>            : 
<span class="lineNum">     245 </span>            : /* List of important notes we must keep around.  This is a pointer to the
<span class="lineNum">     246 </span>            :    last element in the list.  */
<span class="lineNum">     247 </span>            : rtx_insn *note_list;
<span class="lineNum">     248 </span>            : 
<span class="lineNum">     249 </span>            : static struct spec_info_def spec_info_var;
<span class="lineNum">     250 </span>            : /* Description of the speculative part of the scheduling.
<span class="lineNum">     251 </span>            :    If NULL - no speculation.  */
<span class="lineNum">     252 </span>            : spec_info_t spec_info = NULL;
<span class="lineNum">     253 </span>            : 
<span class="lineNum">     254 </span>            : /* True, if recovery block was added during scheduling of current block.
<span class="lineNum">     255 </span>            :    Used to determine, if we need to fix INSN_TICKs.  */
<span class="lineNum">     256 </span>            : static bool haifa_recovery_bb_recently_added_p;
<span class="lineNum">     257 </span>            : 
<span class="lineNum">     258 </span>            : /* True, if recovery block was added during this scheduling pass.
<span class="lineNum">     259 </span>            :    Used to determine if we should have empty memory pools of dependencies
<span class="lineNum">     260 </span>            :    after finishing current region.  */
<span class="lineNum">     261 </span>            : bool haifa_recovery_bb_ever_added_p;
<span class="lineNum">     262 </span>            : 
<span class="lineNum">     263 </span>            : /* Counters of different types of speculative instructions.  */
<span class="lineNum">     264 </span>            : static int nr_begin_data, nr_be_in_data, nr_begin_control, nr_be_in_control;
<span class="lineNum">     265 </span>            : 
<span class="lineNum">     266 </span>            : /* Array used in {unlink, restore}_bb_notes.  */
<span class="lineNum">     267 </span>            : static rtx_insn **bb_header = 0;
<span class="lineNum">     268 </span>            : 
<span class="lineNum">     269 </span>            : /* Basic block after which recovery blocks will be created.  */
<span class="lineNum">     270 </span>            : static basic_block before_recovery;
<span class="lineNum">     271 </span>            : 
<span class="lineNum">     272 </span>            : /* Basic block just before the EXIT_BLOCK and after recovery, if we have
<span class="lineNum">     273 </span>            :    created it.  */
<span class="lineNum">     274 </span>            : basic_block after_recovery;
<span class="lineNum">     275 </span>            : 
<span class="lineNum">     276 </span>            : /* FALSE if we add bb to another region, so we don't need to initialize it.  */
<span class="lineNum">     277 </span>            : bool adding_bb_to_current_region_p = true;
<span class="lineNum">     278 </span>            : 
<span class="lineNum">     279 </span>            : /* Queues, etc.  */
<span class="lineNum">     280 </span>            : 
<span class="lineNum">     281 </span>            : /* An instruction is ready to be scheduled when all insns preceding it
<span class="lineNum">     282 </span>            :    have already been scheduled.  It is important to ensure that all
<span class="lineNum">     283 </span>            :    insns which use its result will not be executed until its result
<span class="lineNum">     284 </span>            :    has been computed.  An insn is maintained in one of four structures:
<span class="lineNum">     285 </span>            : 
<span class="lineNum">     286 </span>            :    (P) the &quot;Pending&quot; set of insns which cannot be scheduled until
<span class="lineNum">     287 </span>            :    their dependencies have been satisfied.
<span class="lineNum">     288 </span>            :    (Q) the &quot;Queued&quot; set of insns that can be scheduled when sufficient
<span class="lineNum">     289 </span>            :    time has passed.
<span class="lineNum">     290 </span>            :    (R) the &quot;Ready&quot; list of unscheduled, uncommitted insns.
<span class="lineNum">     291 </span>            :    (S) the &quot;Scheduled&quot; list of insns.
<span class="lineNum">     292 </span>            : 
<span class="lineNum">     293 </span>            :    Initially, all insns are either &quot;Pending&quot; or &quot;Ready&quot; depending on
<span class="lineNum">     294 </span>            :    whether their dependencies are satisfied.
<span class="lineNum">     295 </span>            : 
<span class="lineNum">     296 </span>            :    Insns move from the &quot;Ready&quot; list to the &quot;Scheduled&quot; list as they
<span class="lineNum">     297 </span>            :    are committed to the schedule.  As this occurs, the insns in the
<span class="lineNum">     298 </span>            :    &quot;Pending&quot; list have their dependencies satisfied and move to either
<span class="lineNum">     299 </span>            :    the &quot;Ready&quot; list or the &quot;Queued&quot; set depending on whether
<span class="lineNum">     300 </span>            :    sufficient time has passed to make them ready.  As time passes,
<span class="lineNum">     301 </span>            :    insns move from the &quot;Queued&quot; set to the &quot;Ready&quot; list.
<span class="lineNum">     302 </span>            : 
<span class="lineNum">     303 </span>            :    The &quot;Pending&quot; list (P) are the insns in the INSN_FORW_DEPS of the
<span class="lineNum">     304 </span>            :    unscheduled insns, i.e., those that are ready, queued, and pending.
<span class="lineNum">     305 </span>            :    The &quot;Queued&quot; set (Q) is implemented by the variable `insn_queue'.
<span class="lineNum">     306 </span>            :    The &quot;Ready&quot; list (R) is implemented by the variables `ready' and
<span class="lineNum">     307 </span>            :    `n_ready'.
<span class="lineNum">     308 </span>            :    The &quot;Scheduled&quot; list (S) is the new insn chain built by this pass.
<span class="lineNum">     309 </span>            : 
<span class="lineNum">     310 </span>            :    The transition (R-&gt;S) is implemented in the scheduling loop in
<span class="lineNum">     311 </span>            :    `schedule_block' when the best insn to schedule is chosen.
<span class="lineNum">     312 </span>            :    The transitions (P-&gt;R and P-&gt;Q) are implemented in `schedule_insn' as
<span class="lineNum">     313 </span>            :    insns move from the ready list to the scheduled list.
<span class="lineNum">     314 </span>            :    The transition (Q-&gt;R) is implemented in 'queue_to_insn' as time
<span class="lineNum">     315 </span>            :    passes or stalls are introduced.  */
<span class="lineNum">     316 </span>            : 
<span class="lineNum">     317 </span>            : /* Implement a circular buffer to delay instructions until sufficient
<span class="lineNum">     318 </span>            :    time has passed.  For the new pipeline description interface,
<span class="lineNum">     319 </span>            :    MAX_INSN_QUEUE_INDEX is a power of two minus one which is not less
<span class="lineNum">     320 </span>            :    than maximal time of instruction execution computed by genattr.c on
<span class="lineNum">     321 </span>            :    the base maximal time of functional unit reservations and getting a
<span class="lineNum">     322 </span>            :    result.  This is the longest time an insn may be queued.  */
<span class="lineNum">     323 </span>            : 
<span class="lineNum">     324 </span>            : static rtx_insn_list **insn_queue;
<span class="lineNum">     325 </span>            : static int q_ptr = 0;
<span class="lineNum">     326 </span>            : static int q_size = 0;
<span class="lineNum">     327 </span>            : #define NEXT_Q(X) (((X)+1) &amp; max_insn_queue_index)
<span class="lineNum">     328 </span>            : #define NEXT_Q_AFTER(X, C) (((X)+C) &amp; max_insn_queue_index)
<span class="lineNum">     329 </span>            : 
<span class="lineNum">     330 </span>            : #define QUEUE_SCHEDULED (-3)
<span class="lineNum">     331 </span>            : #define QUEUE_NOWHERE   (-2)
<span class="lineNum">     332 </span>            : #define QUEUE_READY     (-1)
<span class="lineNum">     333 </span>            : /* QUEUE_SCHEDULED - INSN is scheduled.
<span class="lineNum">     334 </span>            :    QUEUE_NOWHERE   - INSN isn't scheduled yet and is neither in
<span class="lineNum">     335 </span>            :    queue or ready list.
<span class="lineNum">     336 </span>            :    QUEUE_READY     - INSN is in ready list.
<span class="lineNum">     337 </span>            :    N &gt;= 0 - INSN queued for X [where NEXT_Q_AFTER (q_ptr, X) == N] cycles.  */
<span class="lineNum">     338 </span>            : 
<span class="lineNum">     339 </span>            : #define QUEUE_INDEX(INSN) (HID (INSN)-&gt;queue_index)
<span class="lineNum">     340 </span>            : 
<span class="lineNum">     341 </span>            : /* The following variable value refers for all current and future
<span class="lineNum">     342 </span>            :    reservations of the processor units.  */
<span class="lineNum">     343 </span>            : state_t curr_state;
<span class="lineNum">     344 </span>            : 
<span class="lineNum">     345 </span>            : /* The following variable value is size of memory representing all
<span class="lineNum">     346 </span>            :    current and future reservations of the processor units.  */
<span class="lineNum">     347 </span>            : size_t dfa_state_size;
<span class="lineNum">     348 </span>            : 
<span class="lineNum">     349 </span>            : /* The following array is used to find the best insn from ready when
<span class="lineNum">     350 </span>            :    the automaton pipeline interface is used.  */
<span class="lineNum">     351 </span>            : signed char *ready_try = NULL;
<span class="lineNum">     352 </span>            : 
<span class="lineNum">     353 </span>            : /* The ready list.  */
<span class="lineNum">     354 </span>            : struct ready_list ready = {NULL, 0, 0, 0, 0};
<span class="lineNum">     355 </span>            : 
<span class="lineNum">     356 </span>            : /* The pointer to the ready list (to be removed).  */
<span class="lineNum">     357 </span>            : static struct ready_list *readyp = &amp;ready;
<span class="lineNum">     358 </span>            : 
<span class="lineNum">     359 </span>            : /* Scheduling clock.  */
<span class="lineNum">     360 </span>            : static int clock_var;
<span class="lineNum">     361 </span>            : 
<span class="lineNum">     362 </span>            : /* Clock at which the previous instruction was issued.  */
<span class="lineNum">     363 </span>            : static int last_clock_var;
<span class="lineNum">     364 </span>            : 
<span class="lineNum">     365 </span>            : /* Set to true if, when queuing a shadow insn, we discover that it would be
<span class="lineNum">     366 </span>            :    scheduled too late.  */
<span class="lineNum">     367 </span>            : static bool must_backtrack;
<span class="lineNum">     368 </span>            : 
<span class="lineNum">     369 </span>            : /* The following variable value is number of essential insns issued on
<span class="lineNum">     370 </span>            :    the current cycle.  An insn is essential one if it changes the
<span class="lineNum">     371 </span>            :    processors state.  */
<span class="lineNum">     372 </span>            : int cycle_issued_insns;
<span class="lineNum">     373 </span>            : 
<span class="lineNum">     374 </span>            : /* This records the actual schedule.  It is built up during the main phase
<span class="lineNum">     375 </span>            :    of schedule_block, and afterwards used to reorder the insns in the RTL.  */
<span class="lineNum">     376 </span>            : static vec&lt;rtx_insn *&gt; scheduled_insns;
<span class="lineNum">     377 </span>            : 
<span class="lineNum">     378 </span>            : static int may_trap_exp (const_rtx, int);
<span class="lineNum">     379 </span>            : 
<span class="lineNum">     380 </span>            : /* Nonzero iff the address is comprised from at most 1 register.  */
<span class="lineNum">     381 </span>            : #define CONST_BASED_ADDRESS_P(x)                        \
<span class="lineNum">     382 </span>            :   (REG_P (x)                                    \
<span class="lineNum">     383 </span>            :    || ((GET_CODE (x) == PLUS || GET_CODE (x) == MINUS   \
<span class="lineNum">     384 </span>            :         || (GET_CODE (x) == LO_SUM))                    \
<span class="lineNum">     385 </span>            :        &amp;&amp; (CONSTANT_P (XEXP (x, 0))                     \
<span class="lineNum">     386 </span>            :            || CONSTANT_P (XEXP (x, 1)))))
<span class="lineNum">     387 </span>            : 
<span class="lineNum">     388 </span>            : /* Returns a class that insn with GET_DEST(insn)=x may belong to,
<span class="lineNum">     389 </span>            :    as found by analyzing insn's expression.  */
<span class="lineNum">     390 </span>            : 
<span class="lineNum">     391 </span>            : 
<span class="lineNum">     392 </span>            : static int haifa_luid_for_non_insn (rtx x);
<span class="lineNum">     393 </span>            : 
<span class="lineNum">     394 </span>            : /* Haifa version of sched_info hooks common to all headers.  */
<span class="lineNum">     395 </span>            : const struct common_sched_info_def haifa_common_sched_info =
<span class="lineNum">     396 </span>            :   {
<span class="lineNum">     397 </span>            :     NULL, /* fix_recovery_cfg */
<span class="lineNum">     398 </span>            :     NULL, /* add_block */
<span class="lineNum">     399 </span>            :     NULL, /* estimate_number_of_insns */
<span class="lineNum">     400 </span>            :     haifa_luid_for_non_insn, /* luid_for_non_insn */
<span class="lineNum">     401 </span>            :     SCHED_PASS_UNKNOWN /* sched_pass_id */
<span class="lineNum">     402 </span>            :   };
<span class="lineNum">     403 </span>            : 
<span class="lineNum">     404 </span>            : /* Mapping from instruction UID to its Logical UID.  */
<span class="lineNum">     405 </span>            : vec&lt;int&gt; sched_luids;
<span class="lineNum">     406 </span>            : 
<span class="lineNum">     407 </span>            : /* Next LUID to assign to an instruction.  */
<span class="lineNum">     408 </span>            : int sched_max_luid = 1;
<span class="lineNum">     409 </span>            : 
<span class="lineNum">     410 </span>            : /* Haifa Instruction Data.  */
<span class="lineNum">     411 </span>            : vec&lt;haifa_insn_data_def&gt; h_i_d;
<span class="lineNum">     412 </span>            : 
<span class="lineNum">     413 </span>            : void (* sched_init_only_bb) (basic_block, basic_block);
<span class="lineNum">     414 </span>            : 
<span class="lineNum">     415 </span>            : /* Split block function.  Different schedulers might use different functions
<span class="lineNum">     416 </span>            :    to handle their internal data consistent.  */
<span class="lineNum">     417 </span>            : basic_block (* sched_split_block) (basic_block, rtx);
<span class="lineNum">     418 </span>            : 
<span class="lineNum">     419 </span>            : /* Create empty basic block after the specified block.  */
<span class="lineNum">     420 </span>            : basic_block (* sched_create_empty_bb) (basic_block);
<span class="lineNum">     421 </span>            : 
<span class="lineNum">     422 </span>            : /* Return the number of cycles until INSN is expected to be ready.
<a name="423"><span class="lineNum">     423 </span>            :    Return zero if it already is.  */</a>
<span class="lineNum">     424 </span>            : static int
<span class="lineNum">     425 </span><span class="lineCov">      50862 : insn_delay (rtx_insn *insn)</span>
<span class="lineNum">     426 </span>            : {
<span class="lineNum">     427 </span><span class="lineCov">      50862 :   return MAX (INSN_TICK (insn) - clock_var, 0);</span>
<span class="lineNum">     428 </span>            : }
<a name="429"><span class="lineNum">     429 </span>            : </a>
<span class="lineNum">     430 </span>            : static int
<span class="lineNum">     431 </span><span class="lineCov">      25462 : may_trap_exp (const_rtx x, int is_store)</span>
<span class="lineNum">     432 </span>            : {
<span class="lineNum">     433 </span><span class="lineCov">      25462 :   enum rtx_code code;</span>
<span class="lineNum">     434 </span>            : 
<span class="lineNum">     435 </span><span class="lineCov">      25462 :   if (x == 0)</span>
<span class="lineNum">     436 </span>            :     return TRAP_FREE;
<span class="lineNum">     437 </span><span class="lineCov">      25462 :   code = GET_CODE (x);</span>
<span class="lineNum">     438 </span><span class="lineCov">      25462 :   if (is_store)</span>
<span class="lineNum">     439 </span>            :     {
<span class="lineNum">     440 </span><span class="lineCov">       5340 :       if (code == MEM &amp;&amp; may_trap_p (x))</span>
<span class="lineNum">     441 </span>            :         return TRAP_RISKY;
<span class="lineNum">     442 </span>            :       else
<span class="lineNum">     443 </span><span class="lineCov">       5130 :         return TRAP_FREE;</span>
<span class="lineNum">     444 </span>            :     }
<span class="lineNum">     445 </span><span class="lineCov">      20122 :   if (code == MEM)</span>
<span class="lineNum">     446 </span>            :     {
<span class="lineNum">     447 </span>            :       /* The insn uses memory:  a volatile load.  */
<span class="lineNum">     448 </span><span class="lineCov">       1610 :       if (MEM_VOLATILE_P (x))</span>
<span class="lineNum">     449 </span>            :         return IRISKY;
<span class="lineNum">     450 </span>            :       /* An exception-free load.  */
<span class="lineNum">     451 </span><span class="lineCov">       1580 :       if (!may_trap_p (x))</span>
<span class="lineNum">     452 </span>            :         return IFREE;
<span class="lineNum">     453 </span>            :       /* A load with 1 base register, to be further checked.  */
<span class="lineNum">     454 </span><span class="lineCov">        444 :       if (CONST_BASED_ADDRESS_P (XEXP (x, 0)))</span>
<span class="lineNum">     455 </span>            :         return PFREE_CANDIDATE;
<span class="lineNum">     456 </span>            :       /* No info on the load, to be further checked.  */
<span class="lineNum">     457 </span><span class="lineCov">         50 :       return PRISKY_CANDIDATE;</span>
<span class="lineNum">     458 </span>            :     }
<span class="lineNum">     459 </span>            :   else
<span class="lineNum">     460 </span>            :     {
<span class="lineNum">     461 </span><span class="lineCov">      18512 :       const char *fmt;</span>
<span class="lineNum">     462 </span><span class="lineCov">      18512 :       int i, insn_class = TRAP_FREE;</span>
<span class="lineNum">     463 </span>            : 
<span class="lineNum">     464 </span>            :       /* Neither store nor load, check if it may cause a trap.  */
<span class="lineNum">     465 </span><span class="lineCov">      18512 :       if (may_trap_p (x))</span>
<span class="lineNum">     466 </span>            :         return TRAP_RISKY;
<span class="lineNum">     467 </span>            :       /* Recursive step: walk the insn...  */
<span class="lineNum">     468 </span><span class="lineCov">      18040 :       fmt = GET_RTX_FORMAT (code);</span>
<span class="lineNum">     469 </span><span class="lineCov">      41130 :       for (i = GET_RTX_LENGTH (code) - 1; i &gt;= 0; i--)</span>
<span class="lineNum">     470 </span>            :         {
<span class="lineNum">     471 </span><span class="lineCov">      23092 :           if (fmt[i] == 'e')</span>
<span class="lineNum">     472 </span>            :             {
<span class="lineNum">     473 </span><span class="lineCov">      11038 :               int tmp_class = may_trap_exp (XEXP (x, i), is_store);</span>
<span class="lineNum">     474 </span><span class="lineCov">      11038 :               insn_class = WORST_CLASS (insn_class, tmp_class);</span>
<span class="lineNum">     475 </span>            :             }
<span class="lineNum">     476 </span><span class="lineCov">      12054 :           else if (fmt[i] == 'E')</span>
<span class="lineNum">     477 </span>            :             {
<span class="lineNum">     478 </span>            :               int j;
<span class="lineNum">     479 </span><span class="lineCov">         22 :               for (j = 0; j &lt; XVECLEN (x, i); j++)</span>
<span class="lineNum">     480 </span>            :                 {
<span class="lineNum">     481 </span><span class="lineCov">          8 :                   int tmp_class = may_trap_exp (XVECEXP (x, i, j), is_store);</span>
<span class="lineNum">     482 </span><span class="lineCov">          8 :                   insn_class = WORST_CLASS (insn_class, tmp_class);</span>
<span class="lineNum">     483 </span><span class="lineCov">          8 :                   if (insn_class == TRAP_RISKY || insn_class == IRISKY)</span>
<span class="lineNum">     484 </span>            :                     break;
<span class="lineNum">     485 </span>            :                 }
<span class="lineNum">     486 </span>            :             }
<span class="lineNum">     487 </span><span class="lineCov">      23092 :           if (insn_class == TRAP_RISKY || insn_class == IRISKY)</span>
<span class="lineNum">     488 </span>            :             break;
<span class="lineNum">     489 </span>            :         }
<span class="lineNum">     490 </span><span class="lineCov">      18040 :       return insn_class;</span>
<span class="lineNum">     491 </span>            :     }
<span class="lineNum">     492 </span>            : }
<span class="lineNum">     493 </span>            : 
<span class="lineNum">     494 </span>            : /* Classifies rtx X of an insn for the purpose of verifying that X can be
<span class="lineNum">     495 </span>            :    executed speculatively (and consequently the insn can be moved
<span class="lineNum">     496 </span>            :    speculatively), by examining X, returning:
<span class="lineNum">     497 </span>            :    TRAP_RISKY: store, or risky non-load insn (e.g. division by variable).
<span class="lineNum">     498 </span>            :    TRAP_FREE: non-load insn.
<span class="lineNum">     499 </span>            :    IFREE: load from a globally safe location.
<span class="lineNum">     500 </span>            :    IRISKY: volatile load.
<span class="lineNum">     501 </span>            :    PFREE_CANDIDATE, PRISKY_CANDIDATE: load that need to be checked for
<span class="lineNum">     502 </span>            :    being either PFREE or PRISKY.  */
<a name="503"><span class="lineNum">     503 </span>            : </a>
<span class="lineNum">     504 </span>            : static int
<span class="lineNum">     505 </span><span class="lineCov">       6417 : haifa_classify_rtx (const_rtx x)</span>
<span class="lineNum">     506 </span>            : {
<span class="lineNum">     507 </span><span class="lineCov">       6417 :   int tmp_class = TRAP_FREE;</span>
<span class="lineNum">     508 </span><span class="lineCov">       6417 :   int insn_class = TRAP_FREE;</span>
<span class="lineNum">     509 </span><span class="lineCov">       6417 :   enum rtx_code code;</span>
<span class="lineNum">     510 </span>            : 
<span class="lineNum">     511 </span><span class="lineCov">       6417 :   if (GET_CODE (x) == PARALLEL)</span>
<span class="lineNum">     512 </span>            :     {
<span class="lineNum">     513 </span><span class="lineCov">        702 :       int i, len = XVECLEN (x, 0);</span>
<span class="lineNum">     514 </span>            : 
<span class="lineNum">     515 </span><span class="lineCov">       1940 :       for (i = len - 1; i &gt;= 0; i--)</span>
<span class="lineNum">     516 </span>            :         {
<span class="lineNum">     517 </span><span class="lineCov">       1391 :           tmp_class = haifa_classify_rtx (XVECEXP (x, 0, i));</span>
<span class="lineNum">     518 </span><span class="lineCov">       1391 :           insn_class = WORST_CLASS (insn_class, tmp_class);</span>
<span class="lineNum">     519 </span><span class="lineCov">       1391 :           if (insn_class == TRAP_RISKY || insn_class == IRISKY)</span>
<span class="lineNum">     520 </span>            :             break;
<span class="lineNum">     521 </span>            :         }
<span class="lineNum">     522 </span>            :     }
<span class="lineNum">     523 </span>            :   else
<span class="lineNum">     524 </span>            :     {
<span class="lineNum">     525 </span><span class="lineCov">       5715 :       code = GET_CODE (x);</span>
<span class="lineNum">     526 </span><span class="lineCov">       5715 :       switch (code)</span>
<span class="lineNum">     527 </span>            :         {
<span class="lineNum">     528 </span><span class="lineCov">        665 :         case CLOBBER:</span>
<span class="lineNum">     529 </span>            :           /* Test if it is a 'store'.  */
<span class="lineNum">     530 </span><span class="lineCov">        665 :           tmp_class = may_trap_exp (XEXP (x, 0), 1);</span>
<span class="lineNum">     531 </span><span class="lineCov">        665 :           break;</span>
<span class="lineNum">     532 </span><span class="lineNoCov">          0 :         case CLOBBER_HIGH:</span>
<span class="lineNum">     533 </span><span class="lineNoCov">          0 :           gcc_assert (REG_P (XEXP (x, 0)));</span>
<span class="lineNum">     534 </span>            :           break;
<span class="lineNum">     535 </span><span class="lineCov">       4675 :         case SET:</span>
<span class="lineNum">     536 </span>            :           /* Test if it is a store.  */
<span class="lineNum">     537 </span><span class="lineCov">       4675 :           tmp_class = may_trap_exp (SET_DEST (x), 1);</span>
<span class="lineNum">     538 </span><span class="lineCov">       4675 :           if (tmp_class == TRAP_RISKY)</span>
<span class="lineNum">     539 </span>            :             break;
<span class="lineNum">     540 </span>            :           /* Test if it is a load.  */
<span class="lineNum">     541 </span><span class="lineCov">       4538 :           tmp_class =</span>
<span class="lineNum">     542 </span><span class="lineCov">       4538 :             WORST_CLASS (tmp_class,</span>
<span class="lineNum">     543 </span>            :                          may_trap_exp (SET_SRC (x), 0));
<span class="lineNum">     544 </span>            :           break;
<span class="lineNum">     545 </span><span class="lineNoCov">          0 :         case COND_EXEC:</span>
<span class="lineNum">     546 </span><span class="lineNoCov">          0 :           tmp_class = haifa_classify_rtx (COND_EXEC_CODE (x));</span>
<span class="lineNum">     547 </span><span class="lineNoCov">          0 :           if (tmp_class == TRAP_RISKY)</span>
<span class="lineNum">     548 </span>            :             break;
<span class="lineNum">     549 </span><span class="lineNoCov">          0 :           tmp_class = WORST_CLASS (tmp_class,</span>
<span class="lineNum">     550 </span>            :                                    may_trap_exp (COND_EXEC_TEST (x), 0));
<span class="lineNum">     551 </span>            :           break;
<span class="lineNum">     552 </span><span class="lineCov">          4 :         case TRAP_IF:</span>
<span class="lineNum">     553 </span><span class="lineCov">          4 :           tmp_class = TRAP_RISKY;</span>
<span class="lineNum">     554 </span><span class="lineCov">          4 :           break;</span>
<span class="lineNum">     555 </span><span class="lineCov">        137 :         default:;</span>
<span class="lineNum">     556 </span>            :         }
<span class="lineNum">     557 </span>            :       insn_class = tmp_class;
<span class="lineNum">     558 </span>            :     }
<span class="lineNum">     559 </span>            : 
<span class="lineNum">     560 </span><span class="lineCov">       6417 :   return insn_class;</span>
<span class="lineNum">     561 </span>            : }
<a name="562"><span class="lineNum">     562 </span>            : </a>
<span class="lineNum">     563 </span>            : int
<span class="lineNum">     564 </span><span class="lineCov">       5026 : haifa_classify_insn (const_rtx insn)</span>
<span class="lineNum">     565 </span>            : {
<span class="lineNum">     566 </span><span class="lineCov">      10052 :   return haifa_classify_rtx (PATTERN (insn));</span>
<span class="lineNum">     567 </span>            : }
<span class="lineNum">     568 </span>            : 
<span class="lineNum">     569 </span>            : /* After the scheduler initialization function has been called, this function
<span class="lineNum">     570 </span>            :    can be called to enable modulo scheduling.  II is the initiation interval
<span class="lineNum">     571 </span>            :    we should use, it affects the delays for delay_pairs that were recorded as
<span class="lineNum">     572 </span>            :    separated by a given number of stages.
<span class="lineNum">     573 </span>            : 
<span class="lineNum">     574 </span>            :    MAX_STAGES provides us with a limit
<span class="lineNum">     575 </span>            :    after which we give up scheduling; the caller must have unrolled at least
<span class="lineNum">     576 </span>            :    as many copies of the loop body and recorded delay_pairs for them.
<span class="lineNum">     577 </span>            :    
<span class="lineNum">     578 </span>            :    INSNS is the number of real (non-debug) insns in one iteration of
<span class="lineNum">     579 </span>            :    the loop.  MAX_UID can be used to test whether an insn belongs to
<span class="lineNum">     580 </span>            :    the first iteration of the loop; all of them have a uid lower than
<a name="581"><span class="lineNum">     581 </span>            :    MAX_UID.  */</a>
<span class="lineNum">     582 </span>            : void
<span class="lineNum">     583 </span><span class="lineNoCov">          0 : set_modulo_params (int ii, int max_stages, int insns, int max_uid)</span>
<span class="lineNum">     584 </span>            : {
<span class="lineNum">     585 </span><span class="lineNoCov">          0 :   modulo_ii = ii;</span>
<span class="lineNum">     586 </span><span class="lineNoCov">          0 :   modulo_max_stages = max_stages;</span>
<span class="lineNum">     587 </span><span class="lineNoCov">          0 :   modulo_n_insns = insns;</span>
<span class="lineNum">     588 </span><span class="lineNoCov">          0 :   modulo_iter0_max_uid = max_uid;</span>
<span class="lineNum">     589 </span><span class="lineNoCov">          0 :   modulo_backtracks_left = PARAM_VALUE (PARAM_MAX_MODULO_BACKTRACK_ATTEMPTS);</span>
<span class="lineNum">     590 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     591 </span>            : 
<span class="lineNum">     592 </span>            : /* A structure to record a pair of insns where the first one is a real
<span class="lineNum">     593 </span>            :    insn that has delay slots, and the second is its delayed shadow.
<span class="lineNum">     594 </span>            :    I1 is scheduled normally and will emit an assembly instruction,
<span class="lineNum">     595 </span>            :    while I2 describes the side effect that takes place at the
<span class="lineNum">     596 </span>            :    transition between cycles CYCLES and (CYCLES + 1) after I1.  */
<span class="lineNum">     597 </span>            : struct delay_pair
<span class="lineNum">     598 </span>            : {
<span class="lineNum">     599 </span>            :   struct delay_pair *next_same_i1;
<span class="lineNum">     600 </span>            :   rtx_insn *i1, *i2;
<span class="lineNum">     601 </span>            :   int cycles;
<span class="lineNum">     602 </span>            :   /* When doing modulo scheduling, we a delay_pair can also be used to
<span class="lineNum">     603 </span>            :      show that I1 and I2 are the same insn in a different stage.  If that
<span class="lineNum">     604 </span>            :      is the case, STAGES will be nonzero.  */
<span class="lineNum">     605 </span>            :   int stages;
<span class="lineNum">     606 </span>            : };
<span class="lineNum">     607 </span>            : 
<span class="lineNum">     608 </span>            : /* Helpers for delay hashing.  */
<span class="lineNum">     609 </span>            : 
<span class="lineNum">     610 </span>            : struct delay_i1_hasher : nofree_ptr_hash &lt;delay_pair&gt;
<span class="lineNum">     611 </span>            : {
<span class="lineNum">     612 </span>            :   typedef void *compare_type;
<span class="lineNum">     613 </span>            :   static inline hashval_t hash (const delay_pair *);
<span class="lineNum">     614 </span>            :   static inline bool equal (const delay_pair *, const void *);
<span class="lineNum">     615 </span>            : };
<span class="lineNum">     616 </span>            : 
<span class="lineNum">     617 </span>            : /* Returns a hash value for X, based on hashing just I1.  */
<a name="618"><span class="lineNum">     618 </span>            : </a>
<span class="lineNum">     619 </span>            : inline hashval_t
<span class="lineNum">     620 </span><span class="lineNoCov">          0 : delay_i1_hasher::hash (const delay_pair *x)</span>
<span class="lineNum">     621 </span>            : {
<span class="lineNum">     622 </span><span class="lineNoCov">          0 :   return htab_hash_pointer (x-&gt;i1);</span>
<span class="lineNum">     623 </span>            : }
<span class="lineNum">     624 </span>            : 
<span class="lineNum">     625 </span>            : /* Return true if I1 of pair X is the same as that of pair Y.  */
<a name="626"><span class="lineNum">     626 </span>            : </a>
<span class="lineNum">     627 </span>            : inline bool
<span class="lineNum">     628 </span><span class="lineNoCov">          0 : delay_i1_hasher::equal (const delay_pair *x, const void *y)</span>
<span class="lineNum">     629 </span>            : {
<span class="lineNum">     630 </span><span class="lineNoCov">          0 :   return x-&gt;i1 == y;</span>
<span class="lineNum">     631 </span>            : }
<span class="lineNum">     632 </span>            : 
<span class="lineNum">     633 </span>            : struct delay_i2_hasher : free_ptr_hash &lt;delay_pair&gt;
<span class="lineNum">     634 </span>            : {
<span class="lineNum">     635 </span>            :   typedef void *compare_type;
<span class="lineNum">     636 </span>            :   static inline hashval_t hash (const delay_pair *);
<span class="lineNum">     637 </span>            :   static inline bool equal (const delay_pair *, const void *);
<span class="lineNum">     638 </span>            : };
<span class="lineNum">     639 </span>            : 
<span class="lineNum">     640 </span>            : /* Returns a hash value for X, based on hashing just I2.  */
<a name="641"><span class="lineNum">     641 </span>            : </a>
<span class="lineNum">     642 </span>            : inline hashval_t
<span class="lineNum">     643 </span><span class="lineNoCov">          0 : delay_i2_hasher::hash (const delay_pair *x)</span>
<span class="lineNum">     644 </span>            : {
<span class="lineNum">     645 </span><span class="lineNoCov">          0 :   return htab_hash_pointer (x-&gt;i2);</span>
<span class="lineNum">     646 </span>            : }
<span class="lineNum">     647 </span>            : 
<span class="lineNum">     648 </span>            : /* Return true if I2 of pair X is the same as that of pair Y.  */
<a name="649"><span class="lineNum">     649 </span>            : </a>
<span class="lineNum">     650 </span>            : inline bool
<span class="lineNum">     651 </span><span class="lineNoCov">          0 : delay_i2_hasher::equal (const delay_pair *x, const void *y)</span>
<span class="lineNum">     652 </span>            : {
<span class="lineNum">     653 </span><span class="lineNoCov">          0 :   return x-&gt;i2 == y;</span>
<span class="lineNum">     654 </span>            : }
<span class="lineNum">     655 </span>            : 
<span class="lineNum">     656 </span>            : /* Two hash tables to record delay_pairs, one indexed by I1 and the other
<span class="lineNum">     657 </span>            :    indexed by I2.  */
<span class="lineNum">     658 </span>            : static hash_table&lt;delay_i1_hasher&gt; *delay_htab;
<span class="lineNum">     659 </span>            : static hash_table&lt;delay_i2_hasher&gt; *delay_htab_i2;
<span class="lineNum">     660 </span>            : 
<span class="lineNum">     661 </span>            : /* Called through htab_traverse.  Walk the hashtable using I2 as
<span class="lineNum">     662 </span>            :    index, and delete all elements involving an UID higher than
<a name="663"><span class="lineNum">     663 </span>            :    that pointed to by *DATA.  */</a>
<span class="lineNum">     664 </span>            : int
<span class="lineNum">     665 </span><span class="lineNoCov">          0 : haifa_htab_i2_traverse (delay_pair **slot, int *data)</span>
<span class="lineNum">     666 </span>            : {
<span class="lineNum">     667 </span><span class="lineNoCov">          0 :   int maxuid = *data;</span>
<span class="lineNum">     668 </span><span class="lineNoCov">          0 :   struct delay_pair *p = *slot;</span>
<span class="lineNum">     669 </span><span class="lineNoCov">          0 :   if (INSN_UID (p-&gt;i2) &gt;= maxuid || INSN_UID (p-&gt;i1) &gt;= maxuid)</span>
<span class="lineNum">     670 </span>            :     {
<span class="lineNum">     671 </span><span class="lineNoCov">          0 :       delay_htab_i2-&gt;clear_slot (slot);</span>
<span class="lineNum">     672 </span>            :     }
<span class="lineNum">     673 </span><span class="lineNoCov">          0 :   return 1;</span>
<span class="lineNum">     674 </span>            : }
<span class="lineNum">     675 </span>            : 
<span class="lineNum">     676 </span>            : /* Called through htab_traverse.  Walk the hashtable using I2 as
<span class="lineNum">     677 </span>            :    index, and delete all elements involving an UID higher than
<a name="678"><span class="lineNum">     678 </span>            :    that pointed to by *DATA.  */</a>
<span class="lineNum">     679 </span>            : int
<span class="lineNum">     680 </span><span class="lineNoCov">          0 : haifa_htab_i1_traverse (delay_pair **pslot, int *data)</span>
<span class="lineNum">     681 </span>            : {
<span class="lineNum">     682 </span><span class="lineNoCov">          0 :   int maxuid = *data;</span>
<span class="lineNum">     683 </span><span class="lineNoCov">          0 :   struct delay_pair *p, *first, **pprev;</span>
<span class="lineNum">     684 </span>            : 
<span class="lineNum">     685 </span><span class="lineNoCov">          0 :   if (INSN_UID ((*pslot)-&gt;i1) &gt;= maxuid)</span>
<span class="lineNum">     686 </span>            :     {
<span class="lineNum">     687 </span><span class="lineNoCov">          0 :       delay_htab-&gt;clear_slot (pslot);</span>
<span class="lineNum">     688 </span><span class="lineNoCov">          0 :       return 1;</span>
<span class="lineNum">     689 </span>            :     }
<span class="lineNum">     690 </span>            :   pprev = &amp;first;
<span class="lineNum">     691 </span><span class="lineNoCov">          0 :   for (p = *pslot; p; p = p-&gt;next_same_i1)</span>
<span class="lineNum">     692 </span>            :     {
<span class="lineNum">     693 </span><span class="lineNoCov">          0 :       if (INSN_UID (p-&gt;i2) &lt; maxuid)</span>
<span class="lineNum">     694 </span>            :         {
<span class="lineNum">     695 </span><span class="lineNoCov">          0 :           *pprev = p;</span>
<span class="lineNum">     696 </span><span class="lineNoCov">          0 :           pprev = &amp;p-&gt;next_same_i1;</span>
<span class="lineNum">     697 </span>            :         }
<span class="lineNum">     698 </span>            :     }
<span class="lineNum">     699 </span><span class="lineNoCov">          0 :   *pprev = NULL;</span>
<span class="lineNum">     700 </span><span class="lineNoCov">          0 :   if (first == NULL)</span>
<span class="lineNum">     701 </span><span class="lineNoCov">          0 :     delay_htab-&gt;clear_slot (pslot);</span>
<span class="lineNum">     702 </span>            :   else
<span class="lineNum">     703 </span><span class="lineNoCov">          0 :     *pslot = first;</span>
<span class="lineNum">     704 </span>            :   return 1;
<span class="lineNum">     705 </span>            : }
<span class="lineNum">     706 </span>            : 
<span class="lineNum">     707 </span>            : /* Discard all delay pairs which involve an insn with an UID higher
<a name="708"><span class="lineNum">     708 </span>            :    than MAX_UID.  */</a>
<span class="lineNum">     709 </span>            : void
<span class="lineNum">     710 </span><span class="lineNoCov">          0 : discard_delay_pairs_above (int max_uid)</span>
<span class="lineNum">     711 </span>            : {
<span class="lineNum">     712 </span><span class="lineNoCov">          0 :   delay_htab-&gt;traverse &lt;int *, haifa_htab_i1_traverse&gt; (&amp;max_uid);</span>
<span class="lineNum">     713 </span><span class="lineNoCov">          0 :   delay_htab_i2-&gt;traverse &lt;int *, haifa_htab_i2_traverse&gt; (&amp;max_uid);</span>
<span class="lineNum">     714 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     715 </span>            : 
<span class="lineNum">     716 </span>            : /* This function can be called by a port just before it starts the final
<span class="lineNum">     717 </span>            :    scheduling pass.  It records the fact that an instruction with delay
<span class="lineNum">     718 </span>            :    slots has been split into two insns, I1 and I2.  The first one will be
<span class="lineNum">     719 </span>            :    scheduled normally and initiates the operation.  The second one is a
<span class="lineNum">     720 </span>            :    shadow which must follow a specific number of cycles after I1; its only
<span class="lineNum">     721 </span>            :    purpose is to show the side effect that occurs at that cycle in the RTL.
<span class="lineNum">     722 </span>            :    If a JUMP_INSN or a CALL_INSN has been split, I1 should be a normal INSN,
<span class="lineNum">     723 </span>            :    while I2 retains the original insn type.
<span class="lineNum">     724 </span>            : 
<span class="lineNum">     725 </span>            :    There are two ways in which the number of cycles can be specified,
<span class="lineNum">     726 </span>            :    involving the CYCLES and STAGES arguments to this function.  If STAGES
<span class="lineNum">     727 </span>            :    is zero, we just use the value of CYCLES.  Otherwise, STAGES is a factor
<span class="lineNum">     728 </span>            :    which is multiplied by MODULO_II to give the number of cycles.  This is
<span class="lineNum">     729 </span>            :    only useful if the caller also calls set_modulo_params to enable modulo
<span class="lineNum">     730 </span>            :    scheduling.  */
<a name="731"><span class="lineNum">     731 </span>            : </a>
<span class="lineNum">     732 </span>            : void
<span class="lineNum">     733 </span><span class="lineNoCov">          0 : record_delay_slot_pair (rtx_insn *i1, rtx_insn *i2, int cycles, int stages)</span>
<span class="lineNum">     734 </span>            : {
<span class="lineNum">     735 </span><span class="lineNoCov">          0 :   struct delay_pair *p = XNEW (struct delay_pair);</span>
<span class="lineNum">     736 </span><span class="lineNoCov">          0 :   struct delay_pair **slot;</span>
<span class="lineNum">     737 </span>            : 
<span class="lineNum">     738 </span><span class="lineNoCov">          0 :   p-&gt;i1 = i1;</span>
<span class="lineNum">     739 </span><span class="lineNoCov">          0 :   p-&gt;i2 = i2;</span>
<span class="lineNum">     740 </span><span class="lineNoCov">          0 :   p-&gt;cycles = cycles;</span>
<span class="lineNum">     741 </span><span class="lineNoCov">          0 :   p-&gt;stages = stages;</span>
<span class="lineNum">     742 </span>            : 
<span class="lineNum">     743 </span><span class="lineNoCov">          0 :   if (!delay_htab)</span>
<span class="lineNum">     744 </span>            :     {
<span class="lineNum">     745 </span><span class="lineNoCov">          0 :       delay_htab = new hash_table&lt;delay_i1_hasher&gt; (10);</span>
<span class="lineNum">     746 </span><span class="lineNoCov">          0 :       delay_htab_i2 = new hash_table&lt;delay_i2_hasher&gt; (10);</span>
<span class="lineNum">     747 </span>            :     }
<span class="lineNum">     748 </span><span class="lineNoCov">          0 :   slot = delay_htab-&gt;find_slot_with_hash (i1, htab_hash_pointer (i1), INSERT);</span>
<span class="lineNum">     749 </span><span class="lineNoCov">          0 :   p-&gt;next_same_i1 = *slot;</span>
<span class="lineNum">     750 </span><span class="lineNoCov">          0 :   *slot = p;</span>
<span class="lineNum">     751 </span><span class="lineNoCov">          0 :   slot = delay_htab_i2-&gt;find_slot (p, INSERT);</span>
<span class="lineNum">     752 </span><span class="lineNoCov">          0 :   *slot = p;</span>
<span class="lineNum">     753 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     754 </span>            : 
<span class="lineNum">     755 </span>            : /* Examine the delay pair hashtable to see if INSN is a shadow for another,
<a name="756"><span class="lineNum">     756 </span>            :    and return the other insn if so.  Return NULL otherwise.  */</a>
<span class="lineNum">     757 </span>            : rtx_insn *
<span class="lineNum">     758 </span><span class="lineNoCov">          0 : real_insn_for_shadow (rtx_insn *insn)</span>
<span class="lineNum">     759 </span>            : {
<span class="lineNum">     760 </span><span class="lineNoCov">          0 :   struct delay_pair *pair;</span>
<span class="lineNum">     761 </span>            : 
<span class="lineNum">     762 </span><span class="lineNoCov">          0 :   if (!delay_htab)</span>
<span class="lineNum">     763 </span>            :     return NULL;
<span class="lineNum">     764 </span>            : 
<span class="lineNum">     765 </span><span class="lineNoCov">          0 :   pair = delay_htab_i2-&gt;find_with_hash (insn, htab_hash_pointer (insn));</span>
<span class="lineNum">     766 </span><span class="lineNoCov">          0 :   if (!pair || pair-&gt;stages &gt; 0)</span>
<span class="lineNum">     767 </span>            :     return NULL;
<span class="lineNum">     768 </span><span class="lineNoCov">          0 :   return pair-&gt;i1;</span>
<span class="lineNum">     769 </span>            : }
<span class="lineNum">     770 </span>            : 
<span class="lineNum">     771 </span>            : /* For a pair P of insns, return the fixed distance in cycles from the first
<a name="772"><span class="lineNum">     772 </span>            :    insn after which the second must be scheduled.  */</a>
<span class="lineNum">     773 </span>            : static int
<span class="lineNum">     774 </span><span class="lineNoCov">          0 : pair_delay (struct delay_pair *p)</span>
<span class="lineNum">     775 </span>            : {
<span class="lineNum">     776 </span><span class="lineNoCov">          0 :   if (p-&gt;stages == 0)</span>
<span class="lineNum">     777 </span><span class="lineNoCov">          0 :     return p-&gt;cycles;</span>
<span class="lineNum">     778 </span>            :   else
<span class="lineNum">     779 </span><span class="lineNoCov">          0 :     return p-&gt;stages * modulo_ii;</span>
<span class="lineNum">     780 </span>            : }
<span class="lineNum">     781 </span>            : 
<span class="lineNum">     782 </span>            : /* Given an insn INSN, add a dependence on its delayed shadow if it
<span class="lineNum">     783 </span>            :    has one.  Also try to find situations where shadows depend on each other
<span class="lineNum">     784 </span>            :    and add dependencies to the real insns to limit the amount of backtracking
<a name="785"><span class="lineNum">     785 </span>            :    needed.  */</a>
<span class="lineNum">     786 </span>            : void
<span class="lineNum">     787 </span><span class="lineCov">       1402 : add_delay_dependencies (rtx_insn *insn)</span>
<span class="lineNum">     788 </span>            : {
<span class="lineNum">     789 </span><span class="lineCov">       1402 :   struct delay_pair *pair;</span>
<span class="lineNum">     790 </span><span class="lineCov">       1402 :   sd_iterator_def sd_it;</span>
<span class="lineNum">     791 </span><span class="lineCov">       1402 :   dep_t dep;</span>
<span class="lineNum">     792 </span>            : 
<span class="lineNum">     793 </span><span class="lineCov">       1402 :   if (!delay_htab)</span>
<span class="lineNum">     794 </span><span class="lineCov">       1402 :     return;</span>
<span class="lineNum">     795 </span>            : 
<span class="lineNum">     796 </span><span class="lineNoCov">          0 :   pair = delay_htab_i2-&gt;find_with_hash (insn, htab_hash_pointer (insn));</span>
<span class="lineNum">     797 </span><span class="lineNoCov">          0 :   if (!pair)</span>
<span class="lineNum">     798 </span>            :     return;
<span class="lineNum">     799 </span><span class="lineNoCov">          0 :   add_dependence (insn, pair-&gt;i1, REG_DEP_ANTI);</span>
<span class="lineNum">     800 </span><span class="lineNoCov">          0 :   if (pair-&gt;stages)</span>
<span class="lineNum">     801 </span>            :     return;
<span class="lineNum">     802 </span>            : 
<span class="lineNum">     803 </span><span class="lineNoCov">          0 :   FOR_EACH_DEP (pair-&gt;i2, SD_LIST_BACK, sd_it, dep)</span>
<span class="lineNum">     804 </span>            :     {
<span class="lineNum">     805 </span><span class="lineNoCov">          0 :       rtx_insn *pro = DEP_PRO (dep);</span>
<span class="lineNum">     806 </span><span class="lineNoCov">          0 :       struct delay_pair *other_pair</span>
<span class="lineNum">     807 </span><span class="lineNoCov">          0 :         = delay_htab_i2-&gt;find_with_hash (pro, htab_hash_pointer (pro));</span>
<span class="lineNum">     808 </span><span class="lineNoCov">          0 :       if (!other_pair || other_pair-&gt;stages)</span>
<span class="lineNum">     809 </span>            :         continue;
<span class="lineNum">     810 </span><span class="lineNoCov">          0 :       if (pair_delay (other_pair) &gt;= pair_delay (pair))</span>
<span class="lineNum">     811 </span>            :         {
<span class="lineNum">     812 </span><span class="lineNoCov">          0 :           if (sched_verbose &gt;= 4)</span>
<span class="lineNum">     813 </span>            :             {
<span class="lineNum">     814 </span><span class="lineNoCov">          0 :               fprintf (sched_dump, &quot;;;\tadding dependence %d &lt;- %d\n&quot;,</span>
<span class="lineNum">     815 </span><span class="lineNoCov">          0 :                        INSN_UID (other_pair-&gt;i1),</span>
<span class="lineNum">     816 </span><span class="lineNoCov">          0 :                        INSN_UID (pair-&gt;i1));</span>
<span class="lineNum">     817 </span><span class="lineNoCov">          0 :               fprintf (sched_dump, &quot;;;\tpair1 %d &lt;- %d, cost %d\n&quot;,</span>
<span class="lineNum">     818 </span><span class="lineNoCov">          0 :                        INSN_UID (pair-&gt;i1),</span>
<span class="lineNum">     819 </span><span class="lineNoCov">          0 :                        INSN_UID (pair-&gt;i2),</span>
<span class="lineNum">     820 </span>            :                        pair_delay (pair));
<span class="lineNum">     821 </span><span class="lineNoCov">          0 :               fprintf (sched_dump, &quot;;;\tpair2 %d &lt;- %d, cost %d\n&quot;,</span>
<span class="lineNum">     822 </span><span class="lineNoCov">          0 :                        INSN_UID (other_pair-&gt;i1),</span>
<span class="lineNum">     823 </span><span class="lineNoCov">          0 :                        INSN_UID (other_pair-&gt;i2),</span>
<span class="lineNum">     824 </span>            :                        pair_delay (other_pair));
<span class="lineNum">     825 </span>            :             }
<span class="lineNum">     826 </span><span class="lineNoCov">          0 :           add_dependence (pair-&gt;i1, other_pair-&gt;i1, REG_DEP_ANTI);</span>
<span class="lineNum">     827 </span>            :         }
<span class="lineNum">     828 </span>            :     }
<span class="lineNum">     829 </span>            : }
<span class="lineNum">     830 </span>            : 
<span class="lineNum">     831 </span>            : /* Forward declarations.  */
<span class="lineNum">     832 </span>            : 
<span class="lineNum">     833 </span>            : static int priority (rtx_insn *);
<span class="lineNum">     834 </span>            : static int autopref_rank_for_schedule (const rtx_insn *, const rtx_insn *);
<span class="lineNum">     835 </span>            : static int rank_for_schedule (const void *, const void *);
<span class="lineNum">     836 </span>            : static void swap_sort (rtx_insn **, int);
<span class="lineNum">     837 </span>            : static void queue_insn (rtx_insn *, int, const char *);
<span class="lineNum">     838 </span>            : static int schedule_insn (rtx_insn *);
<span class="lineNum">     839 </span>            : static void adjust_priority (rtx_insn *);
<span class="lineNum">     840 </span>            : static void advance_one_cycle (void);
<span class="lineNum">     841 </span>            : static void extend_h_i_d (void);
<span class="lineNum">     842 </span>            : 
<span class="lineNum">     843 </span>            : 
<span class="lineNum">     844 </span>            : /* Notes handling mechanism:
<span class="lineNum">     845 </span>            :    =========================
<span class="lineNum">     846 </span>            :    Generally, NOTES are saved before scheduling and restored after scheduling.
<span class="lineNum">     847 </span>            :    The scheduler distinguishes between two types of notes:
<span class="lineNum">     848 </span>            : 
<span class="lineNum">     849 </span>            :    (1) LOOP_BEGIN, LOOP_END, SETJMP, EHREGION_BEG, EHREGION_END notes:
<span class="lineNum">     850 </span>            :    Before scheduling a region, a pointer to the note is added to the insn
<span class="lineNum">     851 </span>            :    that follows or precedes it.  (This happens as part of the data dependence
<span class="lineNum">     852 </span>            :    computation).  After scheduling an insn, the pointer contained in it is
<span class="lineNum">     853 </span>            :    used for regenerating the corresponding note (in reemit_notes).
<span class="lineNum">     854 </span>            : 
<span class="lineNum">     855 </span>            :    (2) All other notes (e.g. INSN_DELETED):  Before scheduling a block,
<span class="lineNum">     856 </span>            :    these notes are put in a list (in rm_other_notes() and
<span class="lineNum">     857 </span>            :    unlink_other_notes ()).  After scheduling the block, these notes are
<span class="lineNum">     858 </span>            :    inserted at the beginning of the block (in schedule_block()).  */
<span class="lineNum">     859 </span>            : 
<span class="lineNum">     860 </span>            : static void ready_add (struct ready_list *, rtx_insn *, bool);
<span class="lineNum">     861 </span>            : static rtx_insn *ready_remove_first (struct ready_list *);
<span class="lineNum">     862 </span>            : static rtx_insn *ready_remove_first_dispatch (struct ready_list *ready);
<span class="lineNum">     863 </span>            : 
<span class="lineNum">     864 </span>            : static void queue_to_ready (struct ready_list *);
<span class="lineNum">     865 </span>            : static int early_queue_to_ready (state_t, struct ready_list *);
<span class="lineNum">     866 </span>            : 
<span class="lineNum">     867 </span>            : /* The following functions are used to implement multi-pass scheduling
<span class="lineNum">     868 </span>            :    on the first cycle.  */
<span class="lineNum">     869 </span>            : static rtx_insn *ready_remove (struct ready_list *, int);
<span class="lineNum">     870 </span>            : static void ready_remove_insn (rtx_insn *);
<span class="lineNum">     871 </span>            : 
<span class="lineNum">     872 </span>            : static void fix_inter_tick (rtx_insn *, rtx_insn *);
<span class="lineNum">     873 </span>            : static int fix_tick_ready (rtx_insn *);
<span class="lineNum">     874 </span>            : static void change_queue_index (rtx_insn *, int);
<span class="lineNum">     875 </span>            : 
<span class="lineNum">     876 </span>            : /* The following functions are used to implement scheduling of data/control
<span class="lineNum">     877 </span>            :    speculative instructions.  */
<span class="lineNum">     878 </span>            : 
<span class="lineNum">     879 </span>            : static void extend_h_i_d (void);
<span class="lineNum">     880 </span>            : static void init_h_i_d (rtx_insn *);
<span class="lineNum">     881 </span>            : static int haifa_speculate_insn (rtx_insn *, ds_t, rtx *);
<span class="lineNum">     882 </span>            : static void generate_recovery_code (rtx_insn *);
<span class="lineNum">     883 </span>            : static void process_insn_forw_deps_be_in_spec (rtx_insn *, rtx_insn *, ds_t);
<span class="lineNum">     884 </span>            : static void begin_speculative_block (rtx_insn *);
<span class="lineNum">     885 </span>            : static void add_to_speculative_block (rtx_insn *);
<span class="lineNum">     886 </span>            : static void init_before_recovery (basic_block *);
<span class="lineNum">     887 </span>            : static void create_check_block_twin (rtx_insn *, bool);
<span class="lineNum">     888 </span>            : static void fix_recovery_deps (basic_block);
<span class="lineNum">     889 </span>            : static bool haifa_change_pattern (rtx_insn *, rtx);
<span class="lineNum">     890 </span>            : static void dump_new_block_header (int, basic_block, rtx_insn *, rtx_insn *);
<span class="lineNum">     891 </span>            : static void restore_bb_notes (basic_block);
<span class="lineNum">     892 </span>            : static void fix_jump_move (rtx_insn *);
<span class="lineNum">     893 </span>            : static void move_block_after_check (rtx_insn *);
<span class="lineNum">     894 </span>            : static void move_succs (vec&lt;edge, va_gc&gt; **, basic_block);
<span class="lineNum">     895 </span>            : static void sched_remove_insn (rtx_insn *);
<span class="lineNum">     896 </span>            : static void clear_priorities (rtx_insn *, rtx_vec_t *);
<span class="lineNum">     897 </span>            : static void calc_priorities (rtx_vec_t);
<span class="lineNum">     898 </span>            : static void add_jump_dependencies (rtx_insn *, rtx_insn *);
<span class="lineNum">     899 </span>            : 
<span class="lineNum">     900 </span>            : #endif /* INSN_SCHEDULING */
<span class="lineNum">     901 </span>            : 
<span class="lineNum">     902 </span>            : /* Point to state used for the current scheduling pass.  */
<span class="lineNum">     903 </span>            : struct haifa_sched_info *current_sched_info;
<span class="lineNum">     904 </span>            : 
<span class="lineNum">     905 </span>            : #ifndef INSN_SCHEDULING
<span class="lineNum">     906 </span>            : void
<span class="lineNum">     907 </span>            : schedule_insns (void)
<span class="lineNum">     908 </span>            : {
<span class="lineNum">     909 </span>            : }
<span class="lineNum">     910 </span>            : #else
<span class="lineNum">     911 </span>            : 
<span class="lineNum">     912 </span>            : /* Do register pressure sensitive insn scheduling if the flag is set
<span class="lineNum">     913 </span>            :    up.  */
<span class="lineNum">     914 </span>            : enum sched_pressure_algorithm sched_pressure;
<span class="lineNum">     915 </span>            : 
<span class="lineNum">     916 </span>            : /* Map regno -&gt; its pressure class.  The map defined only when
<span class="lineNum">     917 </span>            :    SCHED_PRESSURE != SCHED_PRESSURE_NONE.  */
<span class="lineNum">     918 </span>            : enum reg_class *sched_regno_pressure_class;
<span class="lineNum">     919 </span>            : 
<span class="lineNum">     920 </span>            : /* The current register pressure.  Only elements corresponding pressure
<span class="lineNum">     921 </span>            :    classes are defined.  */
<span class="lineNum">     922 </span>            : static int curr_reg_pressure[N_REG_CLASSES];
<span class="lineNum">     923 </span>            : 
<span class="lineNum">     924 </span>            : /* Saved value of the previous array.  */
<span class="lineNum">     925 </span>            : static int saved_reg_pressure[N_REG_CLASSES];
<span class="lineNum">     926 </span>            : 
<span class="lineNum">     927 </span>            : /* Register living at given scheduling point.  */
<span class="lineNum">     928 </span>            : static bitmap curr_reg_live;
<span class="lineNum">     929 </span>            : 
<span class="lineNum">     930 </span>            : /* Saved value of the previous array.  */
<span class="lineNum">     931 </span>            : static bitmap saved_reg_live;
<span class="lineNum">     932 </span>            : 
<span class="lineNum">     933 </span>            : /* Registers mentioned in the current region.  */
<span class="lineNum">     934 </span>            : static bitmap region_ref_regs;
<span class="lineNum">     935 </span>            : 
<span class="lineNum">     936 </span>            : /* Temporary bitmap used for SCHED_PRESSURE_MODEL.  */
<span class="lineNum">     937 </span>            : static bitmap tmp_bitmap;
<span class="lineNum">     938 </span>            : 
<span class="lineNum">     939 </span>            : /* Effective number of available registers of a given class (see comment
<span class="lineNum">     940 </span>            :    in sched_pressure_start_bb).  */
<span class="lineNum">     941 </span>            : static int sched_class_regs_num[N_REG_CLASSES];
<span class="lineNum">     942 </span>            : /* Number of call_saved_regs and fixed_regs.  Helpers for calculating of
<span class="lineNum">     943 </span>            :    sched_class_regs_num.  */
<span class="lineNum">     944 </span>            : static int call_saved_regs_num[N_REG_CLASSES];
<span class="lineNum">     945 </span>            : static int fixed_regs_num[N_REG_CLASSES];
<span class="lineNum">     946 </span>            : 
<span class="lineNum">     947 </span>            : /* Initiate register pressure relative info for scheduling the current
<span class="lineNum">     948 </span>            :    region.  Currently it is only clearing register mentioned in the
<a name="949"><span class="lineNum">     949 </span>            :    current region.  */</a>
<span class="lineNum">     950 </span>            : void
<span class="lineNum">     951 </span><span class="lineCov">        842 : sched_init_region_reg_pressure_info (void)</span>
<span class="lineNum">     952 </span>            : {
<span class="lineNum">     953 </span><span class="lineCov">        842 :   bitmap_clear (region_ref_regs);</span>
<span class="lineNum">     954 </span><span class="lineCov">        842 : }</span>
<span class="lineNum">     955 </span>            : 
<span class="lineNum">     956 </span>            : /* PRESSURE[CL] describes the pressure on register class CL.  Update it
<span class="lineNum">     957 </span>            :    for the birth (if BIRTH_P) or death (if !BIRTH_P) of register REGNO.
<span class="lineNum">     958 </span>            :    LIVE tracks the set of live registers; if it is null, assume that
<a name="959"><span class="lineNum">     959 </span>            :    every birth or death is genuine.  */</a>
<span class="lineNum">     960 </span>            : static inline void
<span class="lineNum">     961 </span><span class="lineCov">      37970 : mark_regno_birth_or_death (bitmap live, int *pressure, int regno, bool birth_p)</span>
<span class="lineNum">     962 </span>            : {
<span class="lineNum">     963 </span><span class="lineCov">      37970 :   enum reg_class pressure_class;</span>
<span class="lineNum">     964 </span>            : 
<span class="lineNum">     965 </span><span class="lineCov">      37970 :   pressure_class = sched_regno_pressure_class[regno];</span>
<span class="lineNum">     966 </span><span class="lineCov">      37970 :   if (regno &gt;= FIRST_PSEUDO_REGISTER)</span>
<span class="lineNum">     967 </span>            :     {
<span class="lineNum">     968 </span><span class="lineCov">      19773 :       if (pressure_class != NO_REGS)</span>
<span class="lineNum">     969 </span>            :         {
<span class="lineNum">     970 </span><span class="lineCov">      19417 :           if (birth_p)</span>
<span class="lineNum">     971 </span>            :             {
<span class="lineNum">     972 </span><span class="lineCov">      15208 :               if (!live || bitmap_set_bit (live, regno))</span>
<span class="lineNum">     973 </span><span class="lineCov">      14515 :                 pressure[pressure_class]</span>
<span class="lineNum">     974 </span><span class="lineCov">      29030 :                   += (ira_reg_class_max_nregs</span>
<span class="lineNum">     975 </span><span class="lineCov">      14515 :                       [pressure_class][PSEUDO_REGNO_MODE (regno)]);</span>
<span class="lineNum">     976 </span>            :             }
<span class="lineNum">     977 </span>            :           else
<span class="lineNum">     978 </span>            :             {
<span class="lineNum">     979 </span><span class="lineCov">       4209 :               if (!live || bitmap_clear_bit (live, regno))</span>
<span class="lineNum">     980 </span><span class="lineCov">       4016 :                 pressure[pressure_class]</span>
<span class="lineNum">     981 </span><span class="lineCov">       8032 :                   -= (ira_reg_class_max_nregs</span>
<span class="lineNum">     982 </span><span class="lineCov">       4016 :                       [pressure_class][PSEUDO_REGNO_MODE (regno)]);</span>
<span class="lineNum">     983 </span>            :             }
<span class="lineNum">     984 </span>            :         }
<span class="lineNum">     985 </span>            :     }
<span class="lineNum">     986 </span><span class="lineCov">      18197 :   else if (pressure_class != NO_REGS</span>
<span class="lineNum">     987 </span><span class="lineCov">      18196 :            &amp;&amp; ! TEST_HARD_REG_BIT (ira_no_alloc_regs, regno))</span>
<span class="lineNum">     988 </span>            :     {
<span class="lineNum">     989 </span><span class="lineCov">      15698 :       if (birth_p)</span>
<span class="lineNum">     990 </span>            :         {
<span class="lineNum">     991 </span><span class="lineCov">      10409 :           if (!live || bitmap_set_bit (live, regno))</span>
<span class="lineNum">     992 </span><span class="lineCov">      10403 :             pressure[pressure_class]++;</span>
<span class="lineNum">     993 </span>            :         }
<span class="lineNum">     994 </span>            :       else
<span class="lineNum">     995 </span>            :         {
<span class="lineNum">     996 </span><span class="lineCov">       5289 :           if (!live || bitmap_clear_bit (live, regno))</span>
<span class="lineNum">     997 </span><span class="lineCov">       5287 :             pressure[pressure_class]--;</span>
<span class="lineNum">     998 </span>            :         }
<span class="lineNum">     999 </span>            :     }
<span class="lineNum">    1000 </span><span class="lineCov">      37970 : }</span>
<span class="lineNum">    1001 </span>            : 
<span class="lineNum">    1002 </span>            : /* Initiate current register pressure related info from living
<a name="1003"><span class="lineNum">    1003 </span>            :    registers given by LIVE.  */</a>
<span class="lineNum">    1004 </span>            : static void
<span class="lineNum">    1005 </span><span class="lineCov">        901 : initiate_reg_pressure_info (bitmap live)</span>
<span class="lineNum">    1006 </span>            : {
<span class="lineNum">    1007 </span><span class="lineCov">        901 :   int i;</span>
<span class="lineNum">    1008 </span><span class="lineCov">        901 :   unsigned int j;</span>
<span class="lineNum">    1009 </span><span class="lineCov">        901 :   bitmap_iterator bi;</span>
<span class="lineNum">    1010 </span>            : 
<span class="lineNum">    1011 </span><span class="lineCov">       4505 :   for (i = 0; i &lt; ira_pressure_classes_num; i++)</span>
<span class="lineNum">    1012 </span><span class="lineCov">       3604 :     curr_reg_pressure[ira_pressure_classes[i]] = 0;</span>
<span class="lineNum">    1013 </span><span class="lineCov">        901 :   bitmap_clear (curr_reg_live);</span>
<span class="lineNum">    1014 </span><span class="lineCov">      11278 :   EXECUTE_IF_SET_IN_BITMAP (live, 0, j, bi)</span>
<span class="lineNum">    1015 </span><span class="lineCov">      10377 :     if (sched_pressure == SCHED_PRESSURE_MODEL</span>
<span class="lineNum">    1016 </span><span class="lineCov">      10377 :         || current_nr_blocks == 1</span>
<span class="lineNum">    1017 </span><span class="lineCov">      11997 :         || bitmap_bit_p (region_ref_regs, j))</span>
<span class="lineNum">    1018 </span><span class="lineCov">       9693 :       mark_regno_birth_or_death (curr_reg_live, curr_reg_pressure, j, true);</span>
<span class="lineNum">    1019 </span><span class="lineCov">        901 : }</span>
<span class="lineNum">    1020 </span>            : 
<a name="1021"><span class="lineNum">    1021 </span>            : /* Mark registers in X as mentioned in the current region.  */</a>
<span class="lineNum">    1022 </span>            : static void
<span class="lineNum">    1023 </span><span class="lineCov">       8172 : setup_ref_regs (rtx x)</span>
<span class="lineNum">    1024 </span>            : {
<span class="lineNum">    1025 </span><span class="lineCov">       8172 :   int i, j;</span>
<span class="lineNum">    1026 </span><span class="lineCov">       8172 :   const RTX_CODE code = GET_CODE (x);</span>
<span class="lineNum">    1027 </span><span class="lineCov">       8172 :   const char *fmt;</span>
<span class="lineNum">    1028 </span>            : 
<span class="lineNum">    1029 </span><span class="lineCov">       8172 :   if (REG_P (x))</span>
<span class="lineNum">    1030 </span>            :     {
<span class="lineNum">    1031 </span><span class="lineCov">       2916 :       bitmap_set_range (region_ref_regs, REGNO (x), REG_NREGS (x));</span>
<span class="lineNum">    1032 </span><span class="lineCov">       2916 :       return;</span>
<span class="lineNum">    1033 </span>            :     }
<span class="lineNum">    1034 </span><span class="lineCov">       5256 :   fmt = GET_RTX_FORMAT (code);</span>
<span class="lineNum">    1035 </span><span class="lineCov">      14148 :   for (i = GET_RTX_LENGTH (code) - 1; i &gt;= 0; i--)</span>
<span class="lineNum">    1036 </span><span class="lineCov">       8892 :     if (fmt[i] == 'e')</span>
<span class="lineNum">    1037 </span><span class="lineCov">       6300 :       setup_ref_regs (XEXP (x, i));</span>
<span class="lineNum">    1038 </span><span class="lineCov">       2592 :     else if (fmt[i] == 'E')</span>
<span class="lineNum">    1039 </span>            :       {
<span class="lineNum">    1040 </span><span class="lineCov">        108 :         for (j = 0; j &lt; XVECLEN (x, i); j++)</span>
<span class="lineNum">    1041 </span><span class="lineCov">         72 :           setup_ref_regs (XVECEXP (x, i, j));</span>
<span class="lineNum">    1042 </span>            :       }
<span class="lineNum">    1043 </span>            : }
<span class="lineNum">    1044 </span>            : 
<span class="lineNum">    1045 </span>            : /* Initiate current register pressure related info at the start of
<a name="1046"><span class="lineNum">    1046 </span>            :    basic block BB.  */</a>
<span class="lineNum">    1047 </span>            : static void
<span class="lineNum">    1048 </span><span class="lineCov">        901 : initiate_bb_reg_pressure_info (basic_block bb)</span>
<span class="lineNum">    1049 </span>            : {
<span class="lineNum">    1050 </span><span class="lineCov">        901 :   unsigned int i ATTRIBUTE_UNUSED;</span>
<span class="lineNum">    1051 </span><span class="lineCov">        901 :   rtx_insn *insn;</span>
<span class="lineNum">    1052 </span>            : 
<span class="lineNum">    1053 </span><span class="lineCov">        901 :   if (current_nr_blocks &gt; 1)</span>
<span class="lineNum">    1054 </span><span class="lineCov">       4412 :     FOR_BB_INSNS (bb, insn)</span>
<span class="lineNum">    1055 </span><span class="lineCov">       2152 :       if (NONDEBUG_INSN_P (insn))</span>
<span class="lineNum">    1056 </span><span class="lineCov">       3600 :         setup_ref_regs (PATTERN (insn));</span>
<span class="lineNum">    1057 </span><span class="lineCov">        901 :   initiate_reg_pressure_info (df_get_live_in (bb));</span>
<span class="lineNum">    1058 </span><span class="lineCov">        901 :   if (bb_has_eh_pred (bb))</span>
<span class="lineNum">    1059 </span><span class="lineNoCov">          0 :     for (i = 0; ; ++i)</span>
<span class="lineNum">    1060 </span>            :       {
<span class="lineNum">    1061 </span><span class="lineNoCov">          0 :         unsigned int regno = EH_RETURN_DATA_REGNO (i);</span>
<span class="lineNum">    1062 </span>            : 
<span class="lineNum">    1063 </span><span class="lineNoCov">          0 :         if (regno == INVALID_REGNUM)</span>
<span class="lineNum">    1064 </span>            :           break;
<span class="lineNum">    1065 </span><span class="lineNoCov">          0 :         if (! bitmap_bit_p (df_get_live_in (bb), regno))</span>
<span class="lineNum">    1066 </span><span class="lineNoCov">          0 :           mark_regno_birth_or_death (curr_reg_live, curr_reg_pressure,</span>
<span class="lineNum">    1067 </span>            :                                      regno, true);
<span class="lineNum">    1068 </span><span class="lineNoCov">          0 :       }</span>
<span class="lineNum">    1069 </span><span class="lineCov">        901 : }</span>
<span class="lineNum">    1070 </span>            : 
<a name="1071"><span class="lineNum">    1071 </span>            : /* Save current register pressure related info.  */</a>
<span class="lineNum">    1072 </span>            : static void
<span class="lineNum">    1073 </span><span class="lineCov">       4523 : save_reg_pressure (void)</span>
<span class="lineNum">    1074 </span>            : {
<span class="lineNum">    1075 </span><span class="lineCov">       4523 :   int i;</span>
<span class="lineNum">    1076 </span>            : 
<span class="lineNum">    1077 </span><span class="lineCov">      22615 :   for (i = 0; i &lt; ira_pressure_classes_num; i++)</span>
<span class="lineNum">    1078 </span><span class="lineCov">      18092 :     saved_reg_pressure[ira_pressure_classes[i]]</span>
<span class="lineNum">    1079 </span><span class="lineCov">      18092 :       = curr_reg_pressure[ira_pressure_classes[i]];</span>
<span class="lineNum">    1080 </span><span class="lineCov">       4523 :   bitmap_copy (saved_reg_live, curr_reg_live);</span>
<span class="lineNum">    1081 </span><span class="lineCov">       4523 : }</span>
<span class="lineNum">    1082 </span>            : 
<a name="1083"><span class="lineNum">    1083 </span>            : /* Restore saved register pressure related info.  */</a>
<span class="lineNum">    1084 </span>            : static void
<span class="lineNum">    1085 </span><span class="lineCov">       4523 : restore_reg_pressure (void)</span>
<span class="lineNum">    1086 </span>            : {
<span class="lineNum">    1087 </span><span class="lineCov">       4523 :   int i;</span>
<span class="lineNum">    1088 </span>            : 
<span class="lineNum">    1089 </span><span class="lineCov">      22615 :   for (i = 0; i &lt; ira_pressure_classes_num; i++)</span>
<span class="lineNum">    1090 </span><span class="lineCov">      18092 :     curr_reg_pressure[ira_pressure_classes[i]]</span>
<span class="lineNum">    1091 </span><span class="lineCov">      18092 :       = saved_reg_pressure[ira_pressure_classes[i]];</span>
<span class="lineNum">    1092 </span><span class="lineCov">       4523 :   bitmap_copy (curr_reg_live, saved_reg_live);</span>
<span class="lineNum">    1093 </span><span class="lineCov">       4523 : }</span>
<span class="lineNum">    1094 </span>            : 
<a name="1095"><span class="lineNum">    1095 </span>            : /* Return TRUE if the register is dying after its USE.  */</a>
<span class="lineNum">    1096 </span>            : static bool
<span class="lineNum">    1097 </span><span class="lineCov">      18128 : dying_use_p (struct reg_use_data *use)</span>
<span class="lineNum">    1098 </span>            : {
<span class="lineNum">    1099 </span><span class="lineCov">      18128 :   struct reg_use_data *next;</span>
<span class="lineNum">    1100 </span>            : 
<span class="lineNum">    1101 </span><span class="lineCov">      20079 :   for (next = use-&gt;next_regno_use; next != use; next = next-&gt;next_regno_use)</span>
<span class="lineNum">    1102 </span><span class="lineCov">       3370 :     if (NONDEBUG_INSN_P (next-&gt;insn)</span>
<span class="lineNum">    1103 </span><span class="lineCov">       3370 :         &amp;&amp; QUEUE_INDEX (next-&gt;insn) != QUEUE_SCHEDULED)</span>
<span class="lineNum">    1104 </span>            :       return false;
<span class="lineNum">    1105 </span>            :   return true;
<span class="lineNum">    1106 </span>            : }
<span class="lineNum">    1107 </span>            : 
<span class="lineNum">    1108 </span>            : /* Print info about the current register pressure and its excess for
<a name="1109"><span class="lineNum">    1109 </span>            :    each pressure class.  */</a>
<span class="lineNum">    1110 </span>            : static void
<span class="lineNum">    1111 </span><span class="lineNoCov">          0 : print_curr_reg_pressure (void)</span>
<span class="lineNum">    1112 </span>            : {
<span class="lineNum">    1113 </span><span class="lineNoCov">          0 :   int i;</span>
<span class="lineNum">    1114 </span><span class="lineNoCov">          0 :   enum reg_class cl;</span>
<span class="lineNum">    1115 </span>            : 
<span class="lineNum">    1116 </span><span class="lineNoCov">          0 :   fprintf (sched_dump, &quot;;;\t&quot;);</span>
<span class="lineNum">    1117 </span><span class="lineNoCov">          0 :   for (i = 0; i &lt; ira_pressure_classes_num; i++)</span>
<span class="lineNum">    1118 </span>            :     {
<span class="lineNum">    1119 </span><span class="lineNoCov">          0 :       cl = ira_pressure_classes[i];</span>
<span class="lineNum">    1120 </span><span class="lineNoCov">          0 :       gcc_assert (curr_reg_pressure[cl] &gt;= 0);</span>
<span class="lineNum">    1121 </span><span class="lineNoCov">          0 :       fprintf (sched_dump, &quot;  %s:%d(%d)&quot;, reg_class_names[cl],</span>
<span class="lineNum">    1122 </span>            :                curr_reg_pressure[cl],
<span class="lineNum">    1123 </span><span class="lineNoCov">          0 :                curr_reg_pressure[cl] - sched_class_regs_num[cl]);</span>
<span class="lineNum">    1124 </span>            :     }
<span class="lineNum">    1125 </span><span class="lineNoCov">          0 :   fprintf (sched_dump, &quot;\n&quot;);</span>
<span class="lineNum">    1126 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    1127 </span>            : 
<span class="lineNum">    1128 </span>            : /* Determine if INSN has a condition that is clobbered if a register
<a name="1129"><span class="lineNum">    1129 </span>            :    in SET_REGS is modified.  */</a>
<span class="lineNum">    1130 </span>            : static bool
<span class="lineNum">    1131 </span><span class="lineNoCov">          0 : cond_clobbered_p (rtx_insn *insn, HARD_REG_SET set_regs)</span>
<span class="lineNum">    1132 </span>            : {
<span class="lineNum">    1133 </span><span class="lineNoCov">          0 :   rtx pat = PATTERN (insn);</span>
<span class="lineNum">    1134 </span><span class="lineNoCov">          0 :   gcc_assert (GET_CODE (pat) == COND_EXEC);</span>
<span class="lineNum">    1135 </span><span class="lineNoCov">          0 :   if (TEST_HARD_REG_BIT (set_regs, REGNO (XEXP (COND_EXEC_TEST (pat), 0))))</span>
<span class="lineNum">    1136 </span>            :     {
<span class="lineNum">    1137 </span><span class="lineNoCov">          0 :       sd_iterator_def sd_it;</span>
<span class="lineNum">    1138 </span><span class="lineNoCov">          0 :       dep_t dep;</span>
<span class="lineNum">    1139 </span><span class="lineNoCov">          0 :       haifa_change_pattern (insn, ORIG_PAT (insn));</span>
<span class="lineNum">    1140 </span><span class="lineNoCov">          0 :       FOR_EACH_DEP (insn, SD_LIST_BACK, sd_it, dep)</span>
<span class="lineNum">    1141 </span><span class="lineNoCov">          0 :         DEP_STATUS (dep) &amp;= ~DEP_CANCELLED;</span>
<span class="lineNum">    1142 </span><span class="lineNoCov">          0 :       TODO_SPEC (insn) = HARD_DEP;</span>
<span class="lineNum">    1143 </span><span class="lineNoCov">          0 :       if (sched_verbose &gt;= 2)</span>
<span class="lineNum">    1144 </span><span class="lineNoCov">          0 :         fprintf (sched_dump,</span>
<span class="lineNum">    1145 </span>            :                  &quot;;;\t\tdequeue insn %s because of clobbered condition\n&quot;,
<span class="lineNum">    1146 </span><span class="lineNoCov">          0 :                  (*current_sched_info-&gt;print_insn) (insn, 0));</span>
<span class="lineNum">    1147 </span><span class="lineNoCov">          0 :       return true;</span>
<span class="lineNum">    1148 </span>            :     }
<span class="lineNum">    1149 </span>            : 
<span class="lineNum">    1150 </span>            :   return false;
<span class="lineNum">    1151 </span>            : }
<span class="lineNum">    1152 </span>            : 
<span class="lineNum">    1153 </span>            : /* This function should be called after modifying the pattern of INSN,
<a name="1154"><span class="lineNum">    1154 </span>            :    to update scheduler data structures as needed.  */</a>
<span class="lineNum">    1155 </span>            : static void
<span class="lineNum">    1156 </span><span class="lineCov">     324739 : update_insn_after_change (rtx_insn *insn)</span>
<span class="lineNum">    1157 </span>            : {
<span class="lineNum">    1158 </span><span class="lineCov">     324739 :   sd_iterator_def sd_it;</span>
<span class="lineNum">    1159 </span><span class="lineCov">     324739 :   dep_t dep;</span>
<span class="lineNum">    1160 </span>            : 
<span class="lineNum">    1161 </span><span class="lineCov">     324739 :   dfa_clear_single_insn_cache (insn);</span>
<span class="lineNum">    1162 </span>            : 
<span class="lineNum">    1163 </span><span class="lineCov">     324739 :   sd_it = sd_iterator_start (insn,</span>
<span class="lineNum">    1164 </span><span class="lineCov">     649478 :                              SD_LIST_FORW | SD_LIST_BACK | SD_LIST_RES_BACK);</span>
<span class="lineNum">    1165 </span><span class="lineCov">    3828987 :   while (sd_iterator_cond (&amp;sd_it, &amp;dep))</span>
<span class="lineNum">    1166 </span>            :     {
<span class="lineNum">    1167 </span><span class="lineCov">    3504248 :       DEP_COST (dep) = UNKNOWN_DEP_COST;</span>
<span class="lineNum">    1168 </span><span class="lineCov">    3504248 :       sd_iterator_next (&amp;sd_it);</span>
<span class="lineNum">    1169 </span>            :     }
<span class="lineNum">    1170 </span>            : 
<span class="lineNum">    1171 </span>            :   /* Invalidate INSN_COST, so it'll be recalculated.  */
<span class="lineNum">    1172 </span><span class="lineCov">     324739 :   INSN_COST (insn) = -1;</span>
<span class="lineNum">    1173 </span>            :   /* Invalidate INSN_TICK, so it'll be recalculated.  */
<span class="lineNum">    1174 </span><span class="lineCov">     324739 :   INSN_TICK (insn) = INVALID_TICK;</span>
<span class="lineNum">    1175 </span>            : 
<span class="lineNum">    1176 </span>            :   /* Invalidate autoprefetch data entry.  */
<span class="lineNum">    1177 </span><span class="lineCov">     324739 :   INSN_AUTOPREF_MULTIPASS_DATA (insn)[0].status</span>
<span class="lineNum">    1178 </span><span class="lineCov">     324739 :     = AUTOPREF_MULTIPASS_DATA_UNINITIALIZED;</span>
<span class="lineNum">    1179 </span><span class="lineCov">     324739 :   INSN_AUTOPREF_MULTIPASS_DATA (insn)[1].status</span>
<span class="lineNum">    1180 </span><span class="lineCov">     324739 :     = AUTOPREF_MULTIPASS_DATA_UNINITIALIZED;</span>
<span class="lineNum">    1181 </span><span class="lineCov">     324739 : }</span>
<span class="lineNum">    1182 </span>            : 
<span class="lineNum">    1183 </span>            : 
<span class="lineNum">    1184 </span>            : /* Two VECs, one to hold dependencies for which pattern replacements
<span class="lineNum">    1185 </span>            :    need to be applied or restored at the start of the next cycle, and
<span class="lineNum">    1186 </span>            :    another to hold an integer that is either one, to apply the
<span class="lineNum">    1187 </span>            :    corresponding replacement, or zero to restore it.  */
<span class="lineNum">    1188 </span>            : static vec&lt;dep_t&gt; next_cycle_replace_deps;
<span class="lineNum">    1189 </span>            : static vec&lt;int&gt; next_cycle_apply;
<span class="lineNum">    1190 </span>            : 
<span class="lineNum">    1191 </span>            : static void apply_replacement (dep_t, bool);
<span class="lineNum">    1192 </span>            : static void restore_pattern (dep_t, bool);
<span class="lineNum">    1193 </span>            : 
<span class="lineNum">    1194 </span>            : /* Look at the remaining dependencies for insn NEXT, and compute and return
<span class="lineNum">    1195 </span>            :    the TODO_SPEC value we should use for it.  This is called after one of
<span class="lineNum">    1196 </span>            :    NEXT's dependencies has been resolved.
<span class="lineNum">    1197 </span>            :    We also perform pattern replacements for predication, and for broken
<span class="lineNum">    1198 </span>            :    replacement dependencies.  The latter is only done if FOR_BACKTRACK is
<span class="lineNum">    1199 </span>            :    false.  */
<a name="1200"><span class="lineNum">    1200 </span>            : </a>
<span class="lineNum">    1201 </span>            : static ds_t
<span class="lineNum">    1202 </span><span class="lineCov">  189771113 : recompute_todo_spec (rtx_insn *next, bool for_backtrack)</span>
<span class="lineNum">    1203 </span>            : {
<span class="lineNum">    1204 </span><span class="lineCov">  189771113 :   ds_t new_ds;</span>
<span class="lineNum">    1205 </span><span class="lineCov">  189771113 :   sd_iterator_def sd_it;</span>
<span class="lineNum">    1206 </span><span class="lineCov">  189771113 :   dep_t dep, modify_dep = NULL;</span>
<span class="lineNum">    1207 </span><span class="lineCov">  189771113 :   int n_spec = 0;</span>
<span class="lineNum">    1208 </span><span class="lineCov">  189771113 :   int n_control = 0;</span>
<span class="lineNum">    1209 </span><span class="lineCov">  189771113 :   int n_replace = 0;</span>
<span class="lineNum">    1210 </span><span class="lineCov">  189771113 :   bool first_p = true;</span>
<span class="lineNum">    1211 </span>            : 
<span class="lineNum">    1212 </span><span class="lineCov">  189771113 :   if (sd_lists_empty_p (next, SD_LIST_BACK))</span>
<span class="lineNum">    1213 </span>            :     /* NEXT has all its dependencies resolved.  */
<span class="lineNum">    1214 </span>            :     return 0;
<span class="lineNum">    1215 </span>            : 
<span class="lineNum">    1216 </span><span class="lineCov">  128514780 :   if (!sd_lists_empty_p (next, SD_LIST_HARD_BACK))</span>
<span class="lineNum">    1217 </span>            :     return HARD_DEP;
<span class="lineNum">    1218 </span>            : 
<span class="lineNum">    1219 </span>            :   /* If NEXT is intended to sit adjacent to this instruction, we don't
<span class="lineNum">    1220 </span>            :      want to try to break any dependencies.  Treat it as a HARD_DEP.  */
<span class="lineNum">    1221 </span><span class="lineCov">     171063 :   if (SCHED_GROUP_P (next))</span>
<span class="lineNum">    1222 </span>            :     return HARD_DEP;
<span class="lineNum">    1223 </span>            : 
<span class="lineNum">    1224 </span>            :   /* Now we've got NEXT with speculative deps only.
<span class="lineNum">    1225 </span>            :      1. Look at the deps to see what we have to do.
<span class="lineNum">    1226 </span>            :      2. Check if we can do 'todo'.  */
<span class="lineNum">    1227 </span><span class="lineCov">     171063 :   new_ds = 0;</span>
<span class="lineNum">    1228 </span>            : 
<span class="lineNum">    1229 </span><span class="lineCov">     775163 :   FOR_EACH_DEP (next, SD_LIST_BACK, sd_it, dep)</span>
<span class="lineNum">    1230 </span>            :     {
<span class="lineNum">    1231 </span><span class="lineCov">     433037 :       rtx_insn *pro = DEP_PRO (dep);</span>
<span class="lineNum">    1232 </span><span class="lineCov">     433037 :       ds_t ds = DEP_STATUS (dep) &amp; SPECULATIVE;</span>
<span class="lineNum">    1233 </span>            : 
<span class="lineNum">    1234 </span><span class="lineCov">     433037 :       if (DEBUG_INSN_P (pro) &amp;&amp; !DEBUG_INSN_P (next))</span>
<span class="lineNum">    1235 </span>            :         continue;
<span class="lineNum">    1236 </span>            : 
<span class="lineNum">    1237 </span><span class="lineCov">     380964 :       if (ds)</span>
<span class="lineNum">    1238 </span>            :         {
<span class="lineNum">    1239 </span><span class="lineNoCov">          0 :           n_spec++;</span>
<span class="lineNum">    1240 </span><span class="lineNoCov">          0 :           if (first_p)</span>
<span class="lineNum">    1241 </span>            :             {
<span class="lineNum">    1242 </span>            :               first_p = false;
<span class="lineNum">    1243 </span>            : 
<span class="lineNum">    1244 </span>            :               new_ds = ds;
<span class="lineNum">    1245 </span>            :             }
<span class="lineNum">    1246 </span>            :           else
<span class="lineNum">    1247 </span><span class="lineNoCov">          0 :             new_ds = ds_merge (new_ds, ds);</span>
<span class="lineNum">    1248 </span>            :         }
<span class="lineNum">    1249 </span><span class="lineCov">     380964 :       else if (DEP_TYPE (dep) == REG_DEP_CONTROL)</span>
<span class="lineNum">    1250 </span>            :         {
<span class="lineNum">    1251 </span><span class="lineNoCov">          0 :           if (QUEUE_INDEX (pro) != QUEUE_SCHEDULED)</span>
<span class="lineNum">    1252 </span>            :             {
<span class="lineNum">    1253 </span><span class="lineNoCov">          0 :               n_control++;</span>
<span class="lineNum">    1254 </span><span class="lineNoCov">          0 :               modify_dep = dep;</span>
<span class="lineNum">    1255 </span>            :             }
<span class="lineNum">    1256 </span><span class="lineNoCov">          0 :           DEP_STATUS (dep) &amp;= ~DEP_CANCELLED;</span>
<span class="lineNum">    1257 </span>            :         }
<span class="lineNum">    1258 </span><span class="lineCov">     380964 :       else if (DEP_REPLACE (dep) != NULL)</span>
<span class="lineNum">    1259 </span>            :         {
<span class="lineNum">    1260 </span><span class="lineCov">     380964 :           if (QUEUE_INDEX (pro) != QUEUE_SCHEDULED)</span>
<span class="lineNum">    1261 </span>            :             {
<span class="lineNum">    1262 </span><span class="lineCov">     380964 :               n_replace++;</span>
<span class="lineNum">    1263 </span><span class="lineCov">     380964 :               modify_dep = dep;</span>
<span class="lineNum">    1264 </span>            :             }
<span class="lineNum">    1265 </span><span class="lineCov">     380964 :           DEP_STATUS (dep) &amp;= ~DEP_CANCELLED;</span>
<span class="lineNum">    1266 </span>            :         }
<span class="lineNum">    1267 </span>            :     }
<span class="lineNum">    1268 </span>            : 
<span class="lineNum">    1269 </span><span class="lineCov">     171063 :   if (n_replace &gt; 0 &amp;&amp; n_control == 0 &amp;&amp; n_spec == 0)</span>
<span class="lineNum">    1270 </span>            :     {
<span class="lineNum">    1271 </span><span class="lineCov">     171063 :       if (!dbg_cnt (sched_breakdep))</span>
<span class="lineNum">    1272 </span>            :         return HARD_DEP;
<span class="lineNum">    1273 </span><span class="lineCov">     775163 :       FOR_EACH_DEP (next, SD_LIST_BACK, sd_it, dep)</span>
<span class="lineNum">    1274 </span>            :         {
<span class="lineNum">    1275 </span><span class="lineCov">     433037 :           struct dep_replacement *desc = DEP_REPLACE (dep);</span>
<span class="lineNum">    1276 </span><span class="lineCov">     433037 :           if (desc != NULL)</span>
<span class="lineNum">    1277 </span>            :             {
<span class="lineNum">    1278 </span><span class="lineCov">     380964 :               if (desc-&gt;insn == next &amp;&amp; !for_backtrack)</span>
<span class="lineNum">    1279 </span>            :                 {
<span class="lineNum">    1280 </span><span class="lineCov">      40309 :                   gcc_assert (n_replace == 1);</span>
<span class="lineNum">    1281 </span><span class="lineCov">      40309 :                   apply_replacement (dep, true);</span>
<span class="lineNum">    1282 </span>            :                 }
<span class="lineNum">    1283 </span><span class="lineCov">     380964 :               DEP_STATUS (dep) |= DEP_CANCELLED;</span>
<span class="lineNum">    1284 </span>            :             }
<span class="lineNum">    1285 </span>            :         }
<span class="lineNum">    1286 </span>            :       return 0;
<span class="lineNum">    1287 </span>            :     }
<span class="lineNum">    1288 </span>            :   
<span class="lineNum">    1289 </span><span class="lineNoCov">          0 :   else if (n_control == 1 &amp;&amp; n_replace == 0 &amp;&amp; n_spec == 0)</span>
<span class="lineNum">    1290 </span>            :     {
<span class="lineNum">    1291 </span><span class="lineNoCov">          0 :       rtx_insn *pro, *other;</span>
<span class="lineNum">    1292 </span><span class="lineNoCov">          0 :       rtx new_pat;</span>
<span class="lineNum">    1293 </span><span class="lineNoCov">          0 :       rtx cond = NULL_RTX;</span>
<span class="lineNum">    1294 </span><span class="lineNoCov">          0 :       bool success;</span>
<span class="lineNum">    1295 </span><span class="lineNoCov">          0 :       rtx_insn *prev = NULL;</span>
<span class="lineNum">    1296 </span><span class="lineNoCov">          0 :       int i;</span>
<span class="lineNum">    1297 </span><span class="lineNoCov">          0 :       unsigned regno;</span>
<span class="lineNum">    1298 </span>            :   
<span class="lineNum">    1299 </span><span class="lineNoCov">          0 :       if ((current_sched_info-&gt;flags &amp; DO_PREDICATION) == 0</span>
<span class="lineNum">    1300 </span><span class="lineNoCov">          0 :           || (ORIG_PAT (next) != NULL_RTX</span>
<span class="lineNum">    1301 </span><span class="lineNoCov">          0 :               &amp;&amp; PREDICATED_PAT (next) == NULL_RTX))</span>
<span class="lineNum">    1302 </span>            :         return HARD_DEP;
<span class="lineNum">    1303 </span>            : 
<span class="lineNum">    1304 </span><span class="lineNoCov">          0 :       pro = DEP_PRO (modify_dep);</span>
<span class="lineNum">    1305 </span><span class="lineNoCov">          0 :       other = real_insn_for_shadow (pro);</span>
<span class="lineNum">    1306 </span><span class="lineNoCov">          0 :       if (other != NULL_RTX)</span>
<span class="lineNum">    1307 </span><span class="lineNoCov">          0 :         pro = other;</span>
<span class="lineNum">    1308 </span>            : 
<span class="lineNum">    1309 </span><span class="lineNoCov">          0 :       cond = sched_get_reverse_condition_uncached (pro);</span>
<span class="lineNum">    1310 </span><span class="lineNoCov">          0 :       regno = REGNO (XEXP (cond, 0));</span>
<span class="lineNum">    1311 </span>            : 
<span class="lineNum">    1312 </span>            :       /* Find the last scheduled insn that modifies the condition register.
<span class="lineNum">    1313 </span>            :          We can stop looking once we find the insn we depend on through the
<span class="lineNum">    1314 </span>            :          REG_DEP_CONTROL; if the condition register isn't modified after it,
<span class="lineNum">    1315 </span>            :          we know that it still has the right value.  */
<span class="lineNum">    1316 </span><span class="lineNoCov">          0 :       if (QUEUE_INDEX (pro) == QUEUE_SCHEDULED)</span>
<span class="lineNum">    1317 </span><span class="lineNoCov">          0 :         FOR_EACH_VEC_ELT_REVERSE (scheduled_insns, i, prev)</span>
<span class="lineNum">    1318 </span>            :           {
<span class="lineNum">    1319 </span><span class="lineNoCov">          0 :             HARD_REG_SET t;</span>
<span class="lineNum">    1320 </span>            : 
<span class="lineNum">    1321 </span><span class="lineNoCov">          0 :             find_all_hard_reg_sets (prev, &amp;t, true);</span>
<span class="lineNum">    1322 </span><span class="lineNoCov">          0 :             if (TEST_HARD_REG_BIT (t, regno))</span>
<span class="lineNum">    1323 </span><span class="lineNoCov">          0 :               return HARD_DEP;</span>
<span class="lineNum">    1324 </span><span class="lineNoCov">          0 :             if (prev == pro)</span>
<span class="lineNum">    1325 </span>            :               break;
<span class="lineNum">    1326 </span>            :           }
<span class="lineNum">    1327 </span><span class="lineNoCov">          0 :       if (ORIG_PAT (next) == NULL_RTX)</span>
<span class="lineNum">    1328 </span>            :         {
<span class="lineNum">    1329 </span><span class="lineNoCov">          0 :           ORIG_PAT (next) = PATTERN (next);</span>
<span class="lineNum">    1330 </span>            : 
<span class="lineNum">    1331 </span><span class="lineNoCov">          0 :           new_pat = gen_rtx_COND_EXEC (VOIDmode, cond, PATTERN (next));</span>
<span class="lineNum">    1332 </span><span class="lineNoCov">          0 :           success = haifa_change_pattern (next, new_pat);</span>
<span class="lineNum">    1333 </span><span class="lineNoCov">          0 :           if (!success)</span>
<span class="lineNum">    1334 </span>            :             return HARD_DEP;
<span class="lineNum">    1335 </span><span class="lineNoCov">          0 :           PREDICATED_PAT (next) = new_pat;</span>
<span class="lineNum">    1336 </span>            :         }
<span class="lineNum">    1337 </span><span class="lineNoCov">          0 :       else if (PATTERN (next) != PREDICATED_PAT (next))</span>
<span class="lineNum">    1338 </span>            :         {
<span class="lineNum">    1339 </span><span class="lineNoCov">          0 :           bool success = haifa_change_pattern (next,</span>
<span class="lineNum">    1340 </span><span class="lineNoCov">          0 :                                                PREDICATED_PAT (next));</span>
<span class="lineNum">    1341 </span><span class="lineNoCov">          0 :           gcc_assert (success);</span>
<span class="lineNum">    1342 </span>            :         }
<span class="lineNum">    1343 </span><span class="lineNoCov">          0 :       DEP_STATUS (modify_dep) |= DEP_CANCELLED;</span>
<span class="lineNum">    1344 </span><span class="lineNoCov">          0 :       return DEP_CONTROL;</span>
<span class="lineNum">    1345 </span>            :     }
<span class="lineNum">    1346 </span>            : 
<span class="lineNum">    1347 </span><span class="lineNoCov">          0 :   if (PREDICATED_PAT (next) != NULL_RTX)</span>
<span class="lineNum">    1348 </span>            :     {
<span class="lineNum">    1349 </span><span class="lineNoCov">          0 :       int tick = INSN_TICK (next);</span>
<span class="lineNum">    1350 </span><span class="lineNoCov">          0 :       bool success = haifa_change_pattern (next,</span>
<span class="lineNum">    1351 </span><span class="lineNoCov">          0 :                                            ORIG_PAT (next));</span>
<span class="lineNum">    1352 </span><span class="lineNoCov">          0 :       INSN_TICK (next) = tick;</span>
<span class="lineNum">    1353 </span><span class="lineNoCov">          0 :       gcc_assert (success);</span>
<span class="lineNum">    1354 </span>            :     }
<span class="lineNum">    1355 </span>            : 
<span class="lineNum">    1356 </span>            :   /* We can't handle the case where there are both speculative and control
<span class="lineNum">    1357 </span>            :      dependencies, so we return HARD_DEP in such a case.  Also fail if
<span class="lineNum">    1358 </span>            :      we have speculative dependencies with not enough points, or more than
<span class="lineNum">    1359 </span>            :      one control dependency.  */
<span class="lineNum">    1360 </span><span class="lineNoCov">          0 :   if ((n_spec &gt; 0 &amp;&amp; (n_control &gt; 0 || n_replace &gt; 0))</span>
<span class="lineNum">    1361 </span><span class="lineNoCov">          0 :       || (n_spec &gt; 0</span>
<span class="lineNum">    1362 </span>            :           /* Too few points?  */
<span class="lineNum">    1363 </span><span class="lineNoCov">          0 :           &amp;&amp; ds_weak (new_ds) &lt; spec_info-&gt;data_weakness_cutoff)</span>
<span class="lineNum">    1364 </span><span class="lineNoCov">          0 :       || n_control &gt; 0</span>
<span class="lineNum">    1365 </span><span class="lineNoCov">          0 :       || n_replace &gt; 0)</span>
<span class="lineNum">    1366 </span><span class="lineNoCov">          0 :     return HARD_DEP;</span>
<span class="lineNum">    1367 </span>            : 
<span class="lineNum">    1368 </span>            :   return new_ds;
<span class="lineNum">    1369 </span>            : }
<span class="lineNum">    1370 </span>            : 
<span class="lineNum">    1371 </span>            : /* Pointer to the last instruction scheduled.  */
<span class="lineNum">    1372 </span>            : static rtx_insn *last_scheduled_insn;
<span class="lineNum">    1373 </span>            : 
<span class="lineNum">    1374 </span>            : /* Pointer to the last nondebug instruction scheduled within the
<span class="lineNum">    1375 </span>            :    block, or the prev_head of the scheduling block.  Used by
<span class="lineNum">    1376 </span>            :    rank_for_schedule, so that insns independent of the last scheduled
<span class="lineNum">    1377 </span>            :    insn will be preferred over dependent instructions.  */
<span class="lineNum">    1378 </span>            : static rtx_insn *last_nondebug_scheduled_insn;
<span class="lineNum">    1379 </span>            : 
<span class="lineNum">    1380 </span>            : /* Pointer that iterates through the list of unscheduled insns if we
<span class="lineNum">    1381 </span>            :    have a dbg_cnt enabled.  It always points at an insn prior to the
<span class="lineNum">    1382 </span>            :    first unscheduled one.  */
<span class="lineNum">    1383 </span>            : static rtx_insn *nonscheduled_insns_begin;
<span class="lineNum">    1384 </span>            : 
<span class="lineNum">    1385 </span>            : /* Compute cost of executing INSN.
<span class="lineNum">    1386 </span>            :    This is the number of cycles between instruction issue and
<a name="1387"><span class="lineNum">    1387 </span>            :    instruction results.  */</a>
<span class="lineNum">    1388 </span>            : int
<span class="lineNum">    1389 </span><span class="lineCov">  131234139 : insn_sched_cost (rtx_insn *insn)</span>
<span class="lineNum">    1390 </span>            : {
<span class="lineNum">    1391 </span><span class="lineCov">  131234139 :   int cost;</span>
<span class="lineNum">    1392 </span>            : 
<span class="lineNum">    1393 </span><span class="lineCov">  131234139 :   if (sched_fusion)</span>
<span class="lineNum">    1394 </span>            :     return 0;
<span class="lineNum">    1395 </span>            : 
<span class="lineNum">    1396 </span><span class="lineCov">  262468278 :   if (sel_sched_p ())</span>
<span class="lineNum">    1397 </span>            :     {
<span class="lineNum">    1398 </span><span class="lineCov">      30679 :       if (recog_memoized (insn) &lt; 0)</span>
<span class="lineNum">    1399 </span>            :         return 0;
<span class="lineNum">    1400 </span>            : 
<span class="lineNum">    1401 </span><span class="lineCov">      29300 :       cost = insn_default_latency (insn);</span>
<span class="lineNum">    1402 </span><span class="lineCov">      29300 :       if (cost &lt; 0)</span>
<span class="lineNum">    1403 </span><span class="lineNoCov">          0 :         cost = 0;</span>
<span class="lineNum">    1404 </span>            : 
<span class="lineNum">    1405 </span><span class="lineCov">      29300 :       return cost;</span>
<span class="lineNum">    1406 </span>            :     }
<span class="lineNum">    1407 </span>            : 
<span class="lineNum">    1408 </span><span class="lineCov">  131204202 :   cost = INSN_COST (insn);</span>
<span class="lineNum">    1409 </span>            : 
<span class="lineNum">    1410 </span><span class="lineCov">  131204202 :   if (cost &lt; 0)</span>
<span class="lineNum">    1411 </span>            :     {
<span class="lineNum">    1412 </span>            :       /* A USE insn, or something else we don't need to
<span class="lineNum">    1413 </span>            :          understand.  We can't pass these directly to
<span class="lineNum">    1414 </span>            :          result_ready_cost or insn_default_latency because it will
<span class="lineNum">    1415 </span>            :          trigger a fatal error for unrecognizable insns.  */
<span class="lineNum">    1416 </span><span class="lineCov">   89665032 :       if (recog_memoized (insn) &lt; 0)</span>
<span class="lineNum">    1417 </span>            :         {
<span class="lineNum">    1418 </span><span class="lineCov">   27088103 :           INSN_COST (insn) = 0;</span>
<span class="lineNum">    1419 </span><span class="lineCov">   27088103 :           return 0;</span>
<span class="lineNum">    1420 </span>            :         }
<span class="lineNum">    1421 </span>            :       else
<span class="lineNum">    1422 </span>            :         {
<span class="lineNum">    1423 </span><span class="lineCov">   34611272 :           cost = insn_default_latency (insn);</span>
<span class="lineNum">    1424 </span><span class="lineCov">   34611272 :           if (cost &lt; 0)</span>
<span class="lineNum">    1425 </span><span class="lineNoCov">          0 :             cost = 0;</span>
<span class="lineNum">    1426 </span>            : 
<span class="lineNum">    1427 </span><span class="lineCov">   34611272 :           INSN_COST (insn) = cost;</span>
<span class="lineNum">    1428 </span>            :         }
<span class="lineNum">    1429 </span>            :     }
<span class="lineNum">    1430 </span>            : 
<span class="lineNum">    1431 </span>            :   return cost;
<span class="lineNum">    1432 </span>            : }
<span class="lineNum">    1433 </span>            : 
<span class="lineNum">    1434 </span>            : /* Compute cost of dependence LINK.
<span class="lineNum">    1435 </span>            :    This is the number of cycles between instruction issue and
<span class="lineNum">    1436 </span>            :    instruction results.
<a name="1437"><span class="lineNum">    1437 </span>            :    ??? We also use this function to call recog_memoized on all insns.  */</a>
<span class="lineNum">    1438 </span>            : int
<span class="lineNum">    1439 </span><span class="lineCov">  215674660 : dep_cost_1 (dep_t link, dw_t dw)</span>
<span class="lineNum">    1440 </span>            : {
<span class="lineNum">    1441 </span><span class="lineCov">  215674660 :   rtx_insn *insn = DEP_PRO (link);</span>
<span class="lineNum">    1442 </span><span class="lineCov">  215674660 :   rtx_insn *used = DEP_CON (link);</span>
<span class="lineNum">    1443 </span><span class="lineCov">  215674660 :   int cost;</span>
<span class="lineNum">    1444 </span>            : 
<span class="lineNum">    1445 </span><span class="lineCov">  215674660 :   if (DEP_COST (link) != UNKNOWN_DEP_COST)</span>
<span class="lineNum">    1446 </span><span class="lineCov">  116213311 :     return DEP_COST (link);</span>
<span class="lineNum">    1447 </span>            : 
<span class="lineNum">    1448 </span><span class="lineCov">   99461349 :   if (delay_htab)</span>
<span class="lineNum">    1449 </span>            :     {
<span class="lineNum">    1450 </span><span class="lineNoCov">          0 :       struct delay_pair *delay_entry;</span>
<span class="lineNum">    1451 </span><span class="lineNoCov">          0 :       delay_entry</span>
<span class="lineNum">    1452 </span><span class="lineNoCov">          0 :         = delay_htab_i2-&gt;find_with_hash (used, htab_hash_pointer (used));</span>
<span class="lineNum">    1453 </span><span class="lineNoCov">          0 :       if (delay_entry)</span>
<span class="lineNum">    1454 </span>            :         {
<span class="lineNum">    1455 </span><span class="lineNoCov">          0 :           if (delay_entry-&gt;i1 == insn)</span>
<span class="lineNum">    1456 </span>            :             {
<span class="lineNum">    1457 </span><span class="lineNoCov">          0 :               DEP_COST (link) = pair_delay (delay_entry);</span>
<span class="lineNum">    1458 </span><span class="lineNoCov">          0 :               return DEP_COST (link);</span>
<span class="lineNum">    1459 </span>            :             }
<span class="lineNum">    1460 </span>            :         }
<span class="lineNum">    1461 </span>            :     }
<span class="lineNum">    1462 </span>            : 
<span class="lineNum">    1463 </span>            :   /* A USE insn should never require the value used to be computed.
<span class="lineNum">    1464 </span>            :      This allows the computation of a function's result and parameter
<span class="lineNum">    1465 </span>            :      values to overlap the return and call.  We don't care about the
<span class="lineNum">    1466 </span>            :      dependence cost when only decreasing register pressure.  */
<span class="lineNum">    1467 </span><span class="lineCov">  100418098 :   if (recog_memoized (used) &lt; 0)</span>
<span class="lineNum">    1468 </span>            :     {
<span class="lineNum">    1469 </span><span class="lineCov">     956749 :       cost = 0;</span>
<span class="lineNum">    1470 </span><span class="lineCov">     956749 :       recog_memoized (insn);</span>
<span class="lineNum">    1471 </span>            :     }
<span class="lineNum">    1472 </span>            :   else
<span class="lineNum">    1473 </span>            :     {
<span class="lineNum">    1474 </span><span class="lineCov">   98504600 :       enum reg_note dep_type = DEP_TYPE (link);</span>
<span class="lineNum">    1475 </span>            : 
<span class="lineNum">    1476 </span><span class="lineCov">   98504600 :       cost = insn_sched_cost (insn);</span>
<span class="lineNum">    1477 </span>            : 
<span class="lineNum">    1478 </span><span class="lineCov">   98504600 :       if (INSN_CODE (insn) &gt;= 0)</span>
<span class="lineNum">    1479 </span>            :         {
<span class="lineNum">    1480 </span><span class="lineCov">   95864271 :           if (dep_type == REG_DEP_ANTI)</span>
<span class="lineNum">    1481 </span>            :             cost = 0;
<span class="lineNum">    1482 </span><span class="lineCov">   56582911 :           else if (dep_type == REG_DEP_OUTPUT)</span>
<span class="lineNum">    1483 </span>            :             {
<span class="lineNum">    1484 </span><span class="lineCov">   15147421 :               cost = (insn_default_latency (insn)</span>
<span class="lineNum">    1485 </span><span class="lineCov">   15147421 :                       - insn_default_latency (used));</span>
<span class="lineNum">    1486 </span><span class="lineCov">   15147421 :               if (cost &lt;= 0)</span>
<span class="lineNum">    1487 </span><span class="lineCov">   11964034 :                 cost = 1;</span>
<span class="lineNum">    1488 </span>            :             }
<span class="lineNum">    1489 </span><span class="lineCov">   41435490 :           else if (bypass_p (insn))</span>
<span class="lineNum">    1490 </span><span class="lineCov">       7217 :             cost = insn_latency (insn, used);</span>
<span class="lineNum">    1491 </span>            :         }
<span class="lineNum">    1492 </span>            : 
<span class="lineNum">    1493 </span>            : 
<span class="lineNum">    1494 </span><span class="lineCov">   98504600 :       if (targetm.sched.adjust_cost)</span>
<span class="lineNum">    1495 </span><span class="lineCov">   98504600 :         cost = targetm.sched.adjust_cost (used, (int) dep_type, insn, cost,</span>
<span class="lineNum">    1496 </span>            :                                           dw);
<span class="lineNum">    1497 </span>            : 
<span class="lineNum">    1498 </span><span class="lineCov">   98504600 :       if (cost &lt; 0)</span>
<span class="lineNum">    1499 </span><span class="lineNoCov">          0 :         cost = 0;</span>
<span class="lineNum">    1500 </span>            :     }
<span class="lineNum">    1501 </span>            : 
<span class="lineNum">    1502 </span><span class="lineCov">   99461349 :   DEP_COST (link) = cost;</span>
<span class="lineNum">    1503 </span><span class="lineCov">   99461349 :   return cost;</span>
<span class="lineNum">    1504 </span>            : }
<span class="lineNum">    1505 </span>            : 
<span class="lineNum">    1506 </span>            : /* Compute cost of dependence LINK.
<span class="lineNum">    1507 </span>            :    This is the number of cycles between instruction issue and
<a name="1508"><span class="lineNum">    1508 </span>            :    instruction results.  */</a>
<span class="lineNum">    1509 </span>            : int
<span class="lineNum">    1510 </span><span class="lineCov">  215651501 : dep_cost (dep_t link)</span>
<span class="lineNum">    1511 </span>            : {
<span class="lineNum">    1512 </span><span class="lineCov">  215651501 :   return dep_cost_1 (link, 0);</span>
<span class="lineNum">    1513 </span>            : }
<span class="lineNum">    1514 </span>            : 
<span class="lineNum">    1515 </span>            : /* Use this sel-sched.c friendly function in reorder2 instead of increasing
<a name="1516"><span class="lineNum">    1516 </span>            :    INSN_PRIORITY explicitly.  */</a>
<span class="lineNum">    1517 </span>            : void
<span class="lineNum">    1518 </span><span class="lineNoCov">          0 : increase_insn_priority (rtx_insn *insn, int amount)</span>
<span class="lineNum">    1519 </span>            : {
<span class="lineNum">    1520 </span><span class="lineNoCov">          0 :   if (!sel_sched_p ())</span>
<span class="lineNum">    1521 </span>            :     {
<span class="lineNum">    1522 </span>            :       /* We're dealing with haifa-sched.c INSN_PRIORITY.  */
<span class="lineNum">    1523 </span><span class="lineNoCov">          0 :       if (INSN_PRIORITY_KNOWN (insn))</span>
<span class="lineNum">    1524 </span><span class="lineNoCov">          0 :           INSN_PRIORITY (insn) += amount;</span>
<span class="lineNum">    1525 </span>            :     }
<span class="lineNum">    1526 </span>            :   else
<span class="lineNum">    1527 </span>            :     {
<span class="lineNum">    1528 </span>            :       /* In sel-sched.c INSN_PRIORITY is not kept up to date.
<span class="lineNum">    1529 </span>            :          Use EXPR_PRIORITY instead. */
<span class="lineNum">    1530 </span><span class="lineNoCov">          0 :       sel_add_to_insn_priority (insn, amount);</span>
<span class="lineNum">    1531 </span>            :     }
<span class="lineNum">    1532 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    1533 </span>            : 
<a name="1534"><span class="lineNum">    1534 </span>            : /* Return 'true' if DEP should be included in priority calculations.  */</a>
<span class="lineNum">    1535 </span>            : static bool
<span class="lineNum">    1536 </span><span class="lineCov">   96077344 : contributes_to_priority_p (dep_t dep)</span>
<span class="lineNum">    1537 </span>            : {
<span class="lineNum">    1538 </span><span class="lineCov">   96077344 :   if (DEBUG_INSN_P (DEP_CON (dep))</span>
<span class="lineNum">    1539 </span><span class="lineCov">   88985782 :       || DEBUG_INSN_P (DEP_PRO (dep)))</span>
<span class="lineNum">    1540 </span>            :     return false;
<span class="lineNum">    1541 </span>            : 
<span class="lineNum">    1542 </span>            :   /* Critical path is meaningful in block boundaries only.  */
<span class="lineNum">    1543 </span><span class="lineCov">   88985782 :   if (!current_sched_info-&gt;contributes_to_priority (DEP_CON (dep),</span>
<span class="lineNum">    1544 </span>            :                                                     DEP_PRO (dep)))
<span class="lineNum">    1545 </span>            :     return false;
<span class="lineNum">    1546 </span>            : 
<span class="lineNum">    1547 </span><span class="lineCov">   88979745 :   if (DEP_REPLACE (dep) != NULL)</span>
<span class="lineNum">    1548 </span>            :     return false;
<span class="lineNum">    1549 </span>            : 
<span class="lineNum">    1550 </span>            :   /* If flag COUNT_SPEC_IN_CRITICAL_PATH is set,
<span class="lineNum">    1551 </span>            :      then speculative instructions will less likely be
<span class="lineNum">    1552 </span>            :      scheduled.  That is because the priority of
<span class="lineNum">    1553 </span>            :      their producers will increase, and, thus, the
<span class="lineNum">    1554 </span>            :      producers will more likely be scheduled, thus,
<span class="lineNum">    1555 </span>            :      resolving the dependence.  */
<span class="lineNum">    1556 </span><span class="lineCov">  177959490 :   if (sched_deps_info-&gt;generate_spec_deps</span>
<span class="lineNum">    1557 </span><span class="lineCov">   88979745 :       &amp;&amp; !(spec_info-&gt;flags &amp; COUNT_SPEC_IN_CRITICAL_PATH)</span>
<span class="lineNum">    1558 </span><span class="lineNoCov">          0 :       &amp;&amp; (DEP_STATUS (dep) &amp; SPECULATIVE))</span>
<span class="lineNum">    1559 </span><span class="lineNoCov">          0 :     return false;</span>
<span class="lineNum">    1560 </span>            : 
<span class="lineNum">    1561 </span>            :   return true;
<span class="lineNum">    1562 </span>            : }
<span class="lineNum">    1563 </span>            : 
<span class="lineNum">    1564 </span>            : /* Compute the number of nondebug deps in list LIST for INSN.  */
<a name="1565"><span class="lineNum">    1565 </span>            : </a>
<span class="lineNum">    1566 </span>            : static int
<span class="lineNum">    1567 </span><span class="lineCov">  412179483 : dep_list_size (rtx_insn *insn, sd_list_types_def list)</span>
<span class="lineNum">    1568 </span>            : {
<span class="lineNum">    1569 </span><span class="lineCov">  412179483 :   sd_iterator_def sd_it;</span>
<span class="lineNum">    1570 </span><span class="lineCov">  412179483 :   dep_t dep;</span>
<span class="lineNum">    1571 </span><span class="lineCov">  412179483 :   int dbgcount = 0, nodbgcount = 0;</span>
<span class="lineNum">    1572 </span>            : 
<span class="lineNum">    1573 </span><span class="lineCov">  412179483 :   if (!MAY_HAVE_DEBUG_INSNS)</span>
<span class="lineNum">    1574 </span><span class="lineCov">  150017021 :     return sd_lists_size (insn, list);</span>
<span class="lineNum">    1575 </span>            : 
<span class="lineNum">    1576 </span><span class="lineCov"> 1437960679 :   FOR_EACH_DEP (insn, list, sd_it, dep)</span>
<span class="lineNum">    1577 </span>            :     {
<span class="lineNum">    1578 </span><span class="lineCov">  913635755 :       if (DEBUG_INSN_P (DEP_CON (dep)))</span>
<span class="lineNum">    1579 </span><span class="lineCov">   50389688 :         dbgcount++;</span>
<span class="lineNum">    1580 </span><span class="lineCov">  863246067 :       else if (!DEBUG_INSN_P (DEP_PRO (dep)))</span>
<span class="lineNum">    1581 </span><span class="lineCov">  860807914 :         nodbgcount++;</span>
<span class="lineNum">    1582 </span>            :     }
<span class="lineNum">    1583 </span>            : 
<span class="lineNum">    1584 </span><span class="lineCov">  262162462 :   gcc_assert (dbgcount + nodbgcount == sd_lists_size (insn, list));</span>
<span class="lineNum">    1585 </span>            : 
<span class="lineNum">    1586 </span>            :   return nodbgcount;
<span class="lineNum">    1587 </span>            : }
<span class="lineNum">    1588 </span>            : 
<span class="lineNum">    1589 </span>            : bool sched_fusion;
<span class="lineNum">    1590 </span>            : 
<a name="1591"><span class="lineNum">    1591 </span>            : /* Compute the priority number for INSN.  */</a>
<span class="lineNum">    1592 </span>            : static int
<span class="lineNum">    1593 </span><span class="lineCov">  150411082 : priority (rtx_insn *insn)</span>
<span class="lineNum">    1594 </span>            : {
<span class="lineNum">    1595 </span><span class="lineCov">  150411082 :   if (! INSN_P (insn))</span>
<span class="lineNum">    1596 </span>            :     return 0;
<span class="lineNum">    1597 </span>            : 
<span class="lineNum">    1598 </span>            :   /* We should not be interested in priority of an already scheduled insn.  */
<span class="lineNum">    1599 </span><span class="lineCov">  300822164 :   gcc_assert (QUEUE_INDEX (insn) != QUEUE_SCHEDULED);</span>
<span class="lineNum">    1600 </span>            : 
<span class="lineNum">    1601 </span><span class="lineCov">  451233246 :   if (!INSN_PRIORITY_KNOWN (insn))</span>
<span class="lineNum">    1602 </span>            :     {
<span class="lineNum">    1603 </span><span class="lineCov">   61431241 :       int this_priority = -1;</span>
<span class="lineNum">    1604 </span>            : 
<span class="lineNum">    1605 </span><span class="lineCov">   61431241 :       if (sched_fusion)</span>
<span class="lineNum">    1606 </span>            :         {
<span class="lineNum">    1607 </span><span class="lineNoCov">          0 :           int this_fusion_priority;</span>
<span class="lineNum">    1608 </span>            : 
<span class="lineNum">    1609 </span><span class="lineNoCov">          0 :           targetm.sched.fusion_priority (insn, FUSION_MAX_PRIORITY,</span>
<span class="lineNum">    1610 </span>            :                                          &amp;this_fusion_priority, &amp;this_priority);
<span class="lineNum">    1611 </span><span class="lineNoCov">          0 :           INSN_FUSION_PRIORITY (insn) = this_fusion_priority;</span>
<span class="lineNum">    1612 </span>            :         }
<span class="lineNum">    1613 </span><span class="lineCov">   61431241 :       else if (dep_list_size (insn, SD_LIST_FORW) == 0)</span>
<span class="lineNum">    1614 </span>            :         /* ??? We should set INSN_PRIORITY to insn_sched_cost when and insn
<span class="lineNum">    1615 </span>            :            has some forward deps but all of them are ignored by
<span class="lineNum">    1616 </span>            :            contributes_to_priority hook.  At the moment we set priority of
<span class="lineNum">    1617 </span>            :            such insn to 0.  */
<span class="lineNum">    1618 </span><span class="lineCov">   32729111 :         this_priority = insn_sched_cost (insn);</span>
<span class="lineNum">    1619 </span>            :       else
<span class="lineNum">    1620 </span>            :         {
<span class="lineNum">    1621 </span><span class="lineCov">   28702130 :           rtx_insn *prev_first, *twin;</span>
<span class="lineNum">    1622 </span><span class="lineCov">   28702130 :           basic_block rec;</span>
<span class="lineNum">    1623 </span>            : 
<span class="lineNum">    1624 </span>            :           /* For recovery check instructions we calculate priority slightly
<span class="lineNum">    1625 </span>            :              different than that of normal instructions.  Instead of walking
<span class="lineNum">    1626 </span>            :              through INSN_FORW_DEPS (check) list, we walk through
<span class="lineNum">    1627 </span>            :              INSN_FORW_DEPS list of each instruction in the corresponding
<span class="lineNum">    1628 </span>            :              recovery block.  */
<span class="lineNum">    1629 </span>            : 
<span class="lineNum">    1630 </span>            :           /* Selective scheduling does not define RECOVERY_BLOCK macro.  */
<span class="lineNum">    1631 </span><span class="lineCov">   57404260 :           rec = sel_sched_p () ? NULL : RECOVERY_BLOCK (insn);</span>
<span class="lineNum">    1632 </span><span class="lineCov">   28699111 :           if (!rec || rec == EXIT_BLOCK_PTR_FOR_FN (cfun))</span>
<span class="lineNum">    1633 </span>            :             {
<span class="lineNum">    1634 </span><span class="lineCov">   28702130 :               prev_first = PREV_INSN (insn);</span>
<span class="lineNum">    1635 </span><span class="lineCov">   28702130 :               twin = insn;</span>
<span class="lineNum">    1636 </span>            :             }
<span class="lineNum">    1637 </span>            :           else
<span class="lineNum">    1638 </span>            :             {
<span class="lineNum">    1639 </span><span class="lineNoCov">          0 :               prev_first = NEXT_INSN (BB_HEAD (rec));</span>
<span class="lineNum">    1640 </span><span class="lineNoCov">          0 :               twin = PREV_INSN (BB_END (rec));</span>
<span class="lineNum">    1641 </span>            :             }
<span class="lineNum">    1642 </span>            : 
<span class="lineNum">    1643 </span><span class="lineCov">   28702130 :           do</span>
<span class="lineNum">    1644 </span>            :             {
<span class="lineNum">    1645 </span><span class="lineCov">   28702130 :               sd_iterator_def sd_it;</span>
<span class="lineNum">    1646 </span><span class="lineCov">   28702130 :               dep_t dep;</span>
<span class="lineNum">    1647 </span>            : 
<span class="lineNum">    1648 </span><span class="lineCov">  249558948 :               FOR_EACH_DEP (twin, SD_LIST_FORW, sd_it, dep)</span>
<span class="lineNum">    1649 </span>            :                 {
<span class="lineNum">    1650 </span><span class="lineCov">   96077344 :                   rtx_insn *next;</span>
<span class="lineNum">    1651 </span><span class="lineCov">   96077344 :                   int next_priority;</span>
<span class="lineNum">    1652 </span>            : 
<span class="lineNum">    1653 </span><span class="lineCov">   96077344 :                   next = DEP_CON (dep);</span>
<span class="lineNum">    1654 </span>            : 
<span class="lineNum">    1655 </span><span class="lineCov">  192154688 :                   if (BLOCK_FOR_INSN (next) != rec)</span>
<span class="lineNum">    1656 </span>            :                     {
<span class="lineNum">    1657 </span><span class="lineCov">   96077344 :                       int cost;</span>
<span class="lineNum">    1658 </span>            : 
<span class="lineNum">    1659 </span><span class="lineCov">   96077344 :                       if (!contributes_to_priority_p (dep))</span>
<span class="lineNum">    1660 </span>            :                         continue;
<span class="lineNum">    1661 </span>            : 
<span class="lineNum">    1662 </span><span class="lineCov">   88979745 :                       if (twin == insn)</span>
<span class="lineNum">    1663 </span><span class="lineCov">   88979745 :                         cost = dep_cost (dep);</span>
<span class="lineNum">    1664 </span>            :                       else
<span class="lineNum">    1665 </span>            :                         {
<span class="lineNum">    1666 </span><span class="lineNoCov">          0 :                           struct _dep _dep1, *dep1 = &amp;_dep1;</span>
<span class="lineNum">    1667 </span>            : 
<span class="lineNum">    1668 </span><span class="lineNoCov">          0 :                           init_dep (dep1, insn, next, REG_DEP_ANTI);</span>
<span class="lineNum">    1669 </span>            : 
<span class="lineNum">    1670 </span><span class="lineNoCov">          0 :                           cost = dep_cost (dep1);</span>
<span class="lineNum">    1671 </span>            :                         }
<span class="lineNum">    1672 </span>            : 
<span class="lineNum">    1673 </span><span class="lineCov">   88979745 :                       next_priority = cost + priority (next);</span>
<span class="lineNum">    1674 </span>            : 
<span class="lineNum">    1675 </span><span class="lineCov">   88979745 :                       if (next_priority &gt; this_priority)</span>
<span class="lineNum">    1676 </span><span class="lineCov">   62526629 :                         this_priority = next_priority;</span>
<span class="lineNum">    1677 </span>            :                     }
<span class="lineNum">    1678 </span>            :                 }
<span class="lineNum">    1679 </span>            : 
<span class="lineNum">    1680 </span><span class="lineCov">   28702130 :               twin = PREV_INSN (twin);</span>
<span class="lineNum">    1681 </span>            :             }
<span class="lineNum">    1682 </span><span class="lineCov">   28702130 :           while (twin != prev_first);</span>
<span class="lineNum">    1683 </span>            :         }
<span class="lineNum">    1684 </span>            : 
<span class="lineNum">    1685 </span><span class="lineCov">   61431241 :       if (this_priority &lt; 0)</span>
<span class="lineNum">    1686 </span>            :         {
<span class="lineNum">    1687 </span><span class="lineCov">        428 :           gcc_assert (this_priority == -1);</span>
<span class="lineNum">    1688 </span>            : 
<span class="lineNum">    1689 </span><span class="lineCov">        428 :           this_priority = insn_sched_cost (insn);</span>
<span class="lineNum">    1690 </span>            :         }
<span class="lineNum">    1691 </span>            : 
<span class="lineNum">    1692 </span><span class="lineCov">   61431241 :       INSN_PRIORITY (insn) = this_priority;</span>
<span class="lineNum">    1693 </span><span class="lineCov">   61431241 :       INSN_PRIORITY_STATUS (insn) = 1;</span>
<span class="lineNum">    1694 </span>            :     }
<span class="lineNum">    1695 </span>            : 
<span class="lineNum">    1696 </span><span class="lineCov">  150411082 :   return INSN_PRIORITY (insn);</span>
<span class="lineNum">    1697 </span>            : }
<span class="lineNum">    1698 </span>            : 
<span class="lineNum">    1699 </span>            : /* Macros and functions for keeping the priority queue sorted, and
<span class="lineNum">    1700 </span>            :    dealing with queuing and dequeuing of instructions.  */
<span class="lineNum">    1701 </span>            : 
<span class="lineNum">    1702 </span>            : /* For each pressure class CL, set DEATH[CL] to the number of registers
<span class="lineNum">    1703 </span>            :    in that class that die in INSN.  */
<a name="1704"><span class="lineNum">    1704 </span>            : </a>
<span class="lineNum">    1705 </span>            : static void
<span class="lineNum">    1706 </span><span class="lineCov">      12437 : calculate_reg_deaths (rtx_insn *insn, int *death)</span>
<span class="lineNum">    1707 </span>            : {
<span class="lineNum">    1708 </span><span class="lineCov">      12437 :   int i;</span>
<span class="lineNum">    1709 </span><span class="lineCov">      12437 :   struct reg_use_data *use;</span>
<span class="lineNum">    1710 </span>            : 
<span class="lineNum">    1711 </span><span class="lineCov">      62185 :   for (i = 0; i &lt; ira_pressure_classes_num; i++)</span>
<span class="lineNum">    1712 </span><span class="lineCov">      49748 :     death[ira_pressure_classes[i]] = 0;</span>
<span class="lineNum">    1713 </span><span class="lineCov">      20432 :   for (use = INSN_REG_USE_LIST (insn); use != NULL; use = use-&gt;next_insn_use)</span>
<span class="lineNum">    1714 </span><span class="lineCov">       7995 :     if (dying_use_p (use))</span>
<span class="lineNum">    1715 </span><span class="lineCov">       7082 :       mark_regno_birth_or_death (0, death, use-&gt;regno, true);</span>
<span class="lineNum">    1716 </span><span class="lineCov">      12437 : }</span>
<span class="lineNum">    1717 </span>            : 
<span class="lineNum">    1718 </span>            : /* Setup info about the current register pressure impact of scheduling
<a name="1719"><span class="lineNum">    1719 </span>            :    INSN at the current scheduling point.  */</a>
<span class="lineNum">    1720 </span>            : static void
<span class="lineNum">    1721 </span><span class="lineCov">      12437 : setup_insn_reg_pressure_info (rtx_insn *insn)</span>
<span class="lineNum">    1722 </span>            : {
<span class="lineNum">    1723 </span><span class="lineCov">      12437 :   int i, change, before, after, hard_regno;</span>
<span class="lineNum">    1724 </span><span class="lineCov">      12437 :   int excess_cost_change;</span>
<span class="lineNum">    1725 </span><span class="lineCov">      12437 :   machine_mode mode;</span>
<span class="lineNum">    1726 </span><span class="lineCov">      12437 :   enum reg_class cl;</span>
<span class="lineNum">    1727 </span><span class="lineCov">      12437 :   struct reg_pressure_data *pressure_info;</span>
<span class="lineNum">    1728 </span><span class="lineCov">      12437 :   int *max_reg_pressure;</span>
<span class="lineNum">    1729 </span><span class="lineCov">      12437 :   static int death[N_REG_CLASSES];</span>
<span class="lineNum">    1730 </span>            : 
<span class="lineNum">    1731 </span><span class="lineCov">      12437 :   gcc_checking_assert (!DEBUG_INSN_P (insn));</span>
<span class="lineNum">    1732 </span>            : 
<span class="lineNum">    1733 </span><span class="lineCov">      12437 :   excess_cost_change = 0;</span>
<span class="lineNum">    1734 </span><span class="lineCov">      12437 :   calculate_reg_deaths (insn, death);</span>
<span class="lineNum">    1735 </span><span class="lineCov">      12437 :   pressure_info = INSN_REG_PRESSURE (insn);</span>
<span class="lineNum">    1736 </span><span class="lineCov">      24874 :   max_reg_pressure = INSN_MAX_REG_PRESSURE (insn);</span>
<span class="lineNum">    1737 </span><span class="lineCov">      12437 :   gcc_assert (pressure_info != NULL &amp;&amp; max_reg_pressure != NULL);</span>
<span class="lineNum">    1738 </span><span class="lineCov">      62185 :   for (i = 0; i &lt; ira_pressure_classes_num; i++)</span>
<span class="lineNum">    1739 </span>            :     {
<span class="lineNum">    1740 </span><span class="lineCov">      49748 :       cl = ira_pressure_classes[i];</span>
<span class="lineNum">    1741 </span><span class="lineCov">      49748 :       gcc_assert (curr_reg_pressure[cl] &gt;= 0);</span>
<span class="lineNum">    1742 </span><span class="lineCov">      49748 :       change = (int) pressure_info[i].set_increase - death[cl];</span>
<span class="lineNum">    1743 </span><span class="lineCov">      49748 :       before = MAX (0, max_reg_pressure[i] - sched_class_regs_num[cl]);</span>
<span class="lineNum">    1744 </span><span class="lineCov">      49748 :       after = MAX (0, max_reg_pressure[i] + change</span>
<span class="lineNum">    1745 </span>            :                    - sched_class_regs_num[cl]);
<span class="lineNum">    1746 </span><span class="lineCov">      49748 :       hard_regno = ira_class_hard_regs[cl][0];</span>
<span class="lineNum">    1747 </span><span class="lineCov">      49748 :       gcc_assert (hard_regno &gt;= 0);</span>
<span class="lineNum">    1748 </span><span class="lineCov">      49748 :       mode = reg_raw_mode[hard_regno];</span>
<span class="lineNum">    1749 </span><span class="lineCov">      99496 :       excess_cost_change += ((after - before)</span>
<span class="lineNum">    1750 </span><span class="lineCov">      99496 :                              * (ira_memory_move_cost[mode][cl][0]</span>
<span class="lineNum">    1751 </span><span class="lineCov">      49748 :                                 + ira_memory_move_cost[mode][cl][1]));</span>
<span class="lineNum">    1752 </span>            :     }
<span class="lineNum">    1753 </span><span class="lineCov">      37311 :   INSN_REG_PRESSURE_EXCESS_COST_CHANGE (insn) = excess_cost_change;</span>
<span class="lineNum">    1754 </span><span class="lineCov">      12437 : }</span>
<span class="lineNum">    1755 </span>            : 
<span class="lineNum">    1756 </span>            : /* This is the first page of code related to SCHED_PRESSURE_MODEL.
<span class="lineNum">    1757 </span>            :    It tries to make the scheduler take register pressure into account
<span class="lineNum">    1758 </span>            :    without introducing too many unnecessary stalls.  It hooks into the
<span class="lineNum">    1759 </span>            :    main scheduling algorithm at several points:
<span class="lineNum">    1760 </span>            : 
<span class="lineNum">    1761 </span>            :     - Before scheduling starts, model_start_schedule constructs a
<span class="lineNum">    1762 </span>            :       &quot;model schedule&quot; for the current block.  This model schedule is
<span class="lineNum">    1763 </span>            :       chosen solely to keep register pressure down.  It does not take the
<span class="lineNum">    1764 </span>            :       target's pipeline or the original instruction order into account,
<span class="lineNum">    1765 </span>            :       except as a tie-breaker.  It also doesn't work to a particular
<span class="lineNum">    1766 </span>            :       pressure limit.
<span class="lineNum">    1767 </span>            : 
<span class="lineNum">    1768 </span>            :       This model schedule gives us an idea of what pressure can be
<span class="lineNum">    1769 </span>            :       achieved for the block and gives us an example of a schedule that
<span class="lineNum">    1770 </span>            :       keeps to that pressure.  It also makes the final schedule less
<span class="lineNum">    1771 </span>            :       dependent on the original instruction order.  This is important
<span class="lineNum">    1772 </span>            :       because the original order can either be &quot;wide&quot; (many values live
<span class="lineNum">    1773 </span>            :       at once, such as in user-scheduled code) or &quot;narrow&quot; (few values
<span class="lineNum">    1774 </span>            :       live at once, such as after loop unrolling, where several
<span class="lineNum">    1775 </span>            :       iterations are executed sequentially).
<span class="lineNum">    1776 </span>            : 
<span class="lineNum">    1777 </span>            :       We do not apply this model schedule to the rtx stream.  We simply
<span class="lineNum">    1778 </span>            :       record it in model_schedule.  We also compute the maximum pressure,
<span class="lineNum">    1779 </span>            :       MP, that was seen during this schedule.
<span class="lineNum">    1780 </span>            : 
<span class="lineNum">    1781 </span>            :     - Instructions are added to the ready queue even if they require
<span class="lineNum">    1782 </span>            :       a stall.  The length of the stall is instead computed as:
<span class="lineNum">    1783 </span>            : 
<span class="lineNum">    1784 </span>            :          MAX (INSN_TICK (INSN) - clock_var, 0)
<span class="lineNum">    1785 </span>            : 
<span class="lineNum">    1786 </span>            :       (= insn_delay).  This allows rank_for_schedule to choose between
<span class="lineNum">    1787 </span>            :       introducing a deliberate stall or increasing pressure.
<span class="lineNum">    1788 </span>            : 
<span class="lineNum">    1789 </span>            :     - Before sorting the ready queue, model_set_excess_costs assigns
<span class="lineNum">    1790 </span>            :       a pressure-based cost to each ready instruction in the queue.
<span class="lineNum">    1791 </span>            :       This is the instruction's INSN_REG_PRESSURE_EXCESS_COST_CHANGE
<span class="lineNum">    1792 </span>            :       (ECC for short) and is effectively measured in cycles.
<span class="lineNum">    1793 </span>            : 
<span class="lineNum">    1794 </span>            :     - rank_for_schedule ranks instructions based on:
<span class="lineNum">    1795 </span>            : 
<span class="lineNum">    1796 </span>            :         ECC (insn) + insn_delay (insn)
<span class="lineNum">    1797 </span>            : 
<span class="lineNum">    1798 </span>            :       then as:
<span class="lineNum">    1799 </span>            : 
<span class="lineNum">    1800 </span>            :         insn_delay (insn)
<span class="lineNum">    1801 </span>            : 
<span class="lineNum">    1802 </span>            :       So, for example, an instruction X1 with an ECC of 1 that can issue
<span class="lineNum">    1803 </span>            :       now will win over an instruction X0 with an ECC of zero that would
<span class="lineNum">    1804 </span>            :       introduce a stall of one cycle.  However, an instruction X2 with an
<span class="lineNum">    1805 </span>            :       ECC of 2 that can issue now will lose to both X0 and X1.
<span class="lineNum">    1806 </span>            : 
<span class="lineNum">    1807 </span>            :     - When an instruction is scheduled, model_recompute updates the model
<span class="lineNum">    1808 </span>            :       schedule with the new pressures (some of which might now exceed the
<span class="lineNum">    1809 </span>            :       original maximum pressure MP).  model_update_limit_points then searches
<span class="lineNum">    1810 </span>            :       for the new point of maximum pressure, if not already known.  */
<span class="lineNum">    1811 </span>            : 
<span class="lineNum">    1812 </span>            : /* Used to separate high-verbosity debug information for SCHED_PRESSURE_MODEL
<span class="lineNum">    1813 </span>            :    from surrounding debug information.  */
<span class="lineNum">    1814 </span>            : #define MODEL_BAR \
<span class="lineNum">    1815 </span>            :   &quot;;;\t\t+------------------------------------------------------\n&quot;
<span class="lineNum">    1816 </span>            : 
<span class="lineNum">    1817 </span>            : /* Information about the pressure on a particular register class at a
<span class="lineNum">    1818 </span>            :    particular point of the model schedule.  */
<span class="lineNum">    1819 </span>            : struct model_pressure_data {
<span class="lineNum">    1820 </span>            :   /* The pressure at this point of the model schedule, or -1 if the
<span class="lineNum">    1821 </span>            :      point is associated with an instruction that has already been
<span class="lineNum">    1822 </span>            :      scheduled.  */
<span class="lineNum">    1823 </span>            :   int ref_pressure;
<span class="lineNum">    1824 </span>            : 
<span class="lineNum">    1825 </span>            :   /* The maximum pressure during or after this point of the model schedule.  */
<span class="lineNum">    1826 </span>            :   int max_pressure;
<span class="lineNum">    1827 </span>            : };
<span class="lineNum">    1828 </span>            : 
<span class="lineNum">    1829 </span>            : /* Per-instruction information that is used while building the model
<span class="lineNum">    1830 </span>            :    schedule.  Here, &quot;schedule&quot; refers to the model schedule rather
<span class="lineNum">    1831 </span>            :    than the main schedule.  */
<span class="lineNum">    1832 </span>            : struct model_insn_info {
<span class="lineNum">    1833 </span>            :   /* The instruction itself.  */
<span class="lineNum">    1834 </span>            :   rtx_insn *insn;
<span class="lineNum">    1835 </span>            : 
<span class="lineNum">    1836 </span>            :   /* If this instruction is in model_worklist, these fields link to the
<span class="lineNum">    1837 </span>            :      previous (higher-priority) and next (lower-priority) instructions
<span class="lineNum">    1838 </span>            :      in the list.  */
<span class="lineNum">    1839 </span>            :   struct model_insn_info *prev;
<span class="lineNum">    1840 </span>            :   struct model_insn_info *next;
<span class="lineNum">    1841 </span>            : 
<span class="lineNum">    1842 </span>            :   /* While constructing the schedule, QUEUE_INDEX describes whether an
<span class="lineNum">    1843 </span>            :      instruction has already been added to the schedule (QUEUE_SCHEDULED),
<span class="lineNum">    1844 </span>            :      is in model_worklist (QUEUE_READY), or neither (QUEUE_NOWHERE).
<span class="lineNum">    1845 </span>            :      old_queue records the value that QUEUE_INDEX had before scheduling
<span class="lineNum">    1846 </span>            :      started, so that we can restore it once the schedule is complete.  */
<span class="lineNum">    1847 </span>            :   int old_queue;
<span class="lineNum">    1848 </span>            : 
<span class="lineNum">    1849 </span>            :   /* The relative importance of an unscheduled instruction.  Higher
<span class="lineNum">    1850 </span>            :      values indicate greater importance.  */
<span class="lineNum">    1851 </span>            :   unsigned int model_priority;
<span class="lineNum">    1852 </span>            : 
<span class="lineNum">    1853 </span>            :   /* The length of the longest path of satisfied true dependencies
<span class="lineNum">    1854 </span>            :      that leads to this instruction.  */
<span class="lineNum">    1855 </span>            :   unsigned int depth;
<span class="lineNum">    1856 </span>            : 
<span class="lineNum">    1857 </span>            :   /* The length of the longest path of dependencies of any kind
<span class="lineNum">    1858 </span>            :      that leads from this instruction.  */
<span class="lineNum">    1859 </span>            :   unsigned int alap;
<span class="lineNum">    1860 </span>            : 
<span class="lineNum">    1861 </span>            :   /* The number of predecessor nodes that must still be scheduled.  */
<span class="lineNum">    1862 </span>            :   int unscheduled_preds;
<span class="lineNum">    1863 </span>            : };
<span class="lineNum">    1864 </span>            : 
<span class="lineNum">    1865 </span>            : /* Information about the pressure limit for a particular register class.
<span class="lineNum">    1866 </span>            :    This structure is used when applying a model schedule to the main
<span class="lineNum">    1867 </span>            :    schedule.  */
<span class="lineNum">    1868 </span>            : struct model_pressure_limit {
<span class="lineNum">    1869 </span>            :   /* The maximum register pressure seen in the original model schedule.  */
<span class="lineNum">    1870 </span>            :   int orig_pressure;
<span class="lineNum">    1871 </span>            : 
<span class="lineNum">    1872 </span>            :   /* The maximum register pressure seen in the current model schedule
<span class="lineNum">    1873 </span>            :      (which excludes instructions that have already been scheduled).  */
<span class="lineNum">    1874 </span>            :   int pressure;
<span class="lineNum">    1875 </span>            : 
<span class="lineNum">    1876 </span>            :   /* The point of the current model schedule at which PRESSURE is first
<span class="lineNum">    1877 </span>            :      reached.  It is set to -1 if the value needs to be recomputed.  */
<span class="lineNum">    1878 </span>            :   int point;
<span class="lineNum">    1879 </span>            : };
<span class="lineNum">    1880 </span>            : 
<span class="lineNum">    1881 </span>            : /* Describes a particular way of measuring register pressure.  */
<span class="lineNum">    1882 </span>            : struct model_pressure_group {
<span class="lineNum">    1883 </span>            :   /* Index PCI describes the maximum pressure on ira_pressure_classes[PCI].  */
<span class="lineNum">    1884 </span>            :   struct model_pressure_limit limits[N_REG_CLASSES];
<span class="lineNum">    1885 </span>            : 
<span class="lineNum">    1886 </span>            :   /* Index (POINT * ira_num_pressure_classes + PCI) describes the pressure
<span class="lineNum">    1887 </span>            :      on register class ira_pressure_classes[PCI] at point POINT of the
<span class="lineNum">    1888 </span>            :      current model schedule.  A POINT of model_num_insns describes the
<span class="lineNum">    1889 </span>            :      pressure at the end of the schedule.  */
<span class="lineNum">    1890 </span>            :   struct model_pressure_data *model;
<span class="lineNum">    1891 </span>            : };
<span class="lineNum">    1892 </span>            : 
<span class="lineNum">    1893 </span>            : /* Index POINT gives the instruction at point POINT of the model schedule.
<span class="lineNum">    1894 </span>            :    This array doesn't change during main scheduling.  */
<span class="lineNum">    1895 </span>            : static vec&lt;rtx_insn *&gt; model_schedule;
<span class="lineNum">    1896 </span>            : 
<span class="lineNum">    1897 </span>            : /* The list of instructions in the model worklist, sorted in order of
<span class="lineNum">    1898 </span>            :    decreasing priority.  */
<span class="lineNum">    1899 </span>            : static struct model_insn_info *model_worklist;
<span class="lineNum">    1900 </span>            : 
<span class="lineNum">    1901 </span>            : /* Index I describes the instruction with INSN_LUID I.  */
<span class="lineNum">    1902 </span>            : static struct model_insn_info *model_insns;
<span class="lineNum">    1903 </span>            : 
<span class="lineNum">    1904 </span>            : /* The number of instructions in the model schedule.  */
<span class="lineNum">    1905 </span>            : static int model_num_insns;
<span class="lineNum">    1906 </span>            : 
<span class="lineNum">    1907 </span>            : /* The index of the first instruction in model_schedule that hasn't yet been
<span class="lineNum">    1908 </span>            :    added to the main schedule, or model_num_insns if all of them have.  */
<span class="lineNum">    1909 </span>            : static int model_curr_point;
<span class="lineNum">    1910 </span>            : 
<span class="lineNum">    1911 </span>            : /* Describes the pressure before each instruction in the model schedule.  */
<span class="lineNum">    1912 </span>            : static struct model_pressure_group model_before_pressure;
<span class="lineNum">    1913 </span>            : 
<span class="lineNum">    1914 </span>            : /* The first unused model_priority value (as used in model_insn_info).  */
<span class="lineNum">    1915 </span>            : static unsigned int model_next_priority;
<span class="lineNum">    1916 </span>            : 
<span class="lineNum">    1917 </span>            : 
<span class="lineNum">    1918 </span>            : /* The model_pressure_data for ira_pressure_classes[PCI] in GROUP
<span class="lineNum">    1919 </span>            :    at point POINT of the model schedule.  */
<span class="lineNum">    1920 </span>            : #define MODEL_PRESSURE_DATA(GROUP, POINT, PCI) \
<span class="lineNum">    1921 </span>            :   (&amp;(GROUP)-&gt;model[(POINT) * ira_pressure_classes_num + (PCI)])
<span class="lineNum">    1922 </span>            : 
<span class="lineNum">    1923 </span>            : /* The maximum pressure on ira_pressure_classes[PCI] in GROUP at or
<span class="lineNum">    1924 </span>            :    after point POINT of the model schedule.  */
<span class="lineNum">    1925 </span>            : #define MODEL_MAX_PRESSURE(GROUP, POINT, PCI) \
<span class="lineNum">    1926 </span>            :   (MODEL_PRESSURE_DATA (GROUP, POINT, PCI)-&gt;max_pressure)
<span class="lineNum">    1927 </span>            : 
<span class="lineNum">    1928 </span>            : /* The pressure on ira_pressure_classes[PCI] in GROUP at point POINT
<span class="lineNum">    1929 </span>            :    of the model schedule.  */
<span class="lineNum">    1930 </span>            : #define MODEL_REF_PRESSURE(GROUP, POINT, PCI) \
<span class="lineNum">    1931 </span>            :   (MODEL_PRESSURE_DATA (GROUP, POINT, PCI)-&gt;ref_pressure)
<span class="lineNum">    1932 </span>            : 
<span class="lineNum">    1933 </span>            : /* Information about INSN that is used when creating the model schedule.  */
<span class="lineNum">    1934 </span>            : #define MODEL_INSN_INFO(INSN) \
<span class="lineNum">    1935 </span>            :   (&amp;model_insns[INSN_LUID (INSN)])
<span class="lineNum">    1936 </span>            : 
<span class="lineNum">    1937 </span>            : /* The instruction at point POINT of the model schedule.  */
<span class="lineNum">    1938 </span>            : #define MODEL_INSN(POINT) \
<span class="lineNum">    1939 </span>            :   (model_schedule[POINT])
<span class="lineNum">    1940 </span>            : 
<span class="lineNum">    1941 </span>            : 
<span class="lineNum">    1942 </span>            : /* Return INSN's index in the model schedule, or model_num_insns if it
<span class="lineNum">    1943 </span>            :    doesn't belong to that schedule.  */
<a name="1944"><span class="lineNum">    1944 </span>            : </a>
<span class="lineNum">    1945 </span>            : static int
<span class="lineNum">    1946 </span><span class="lineNoCov">          0 : model_index (rtx_insn *insn)</span>
<span class="lineNum">    1947 </span>            : {
<span class="lineNum">    1948 </span><span class="lineNoCov">          0 :   if (INSN_MODEL_INDEX (insn) == 0)</span>
<span class="lineNum">    1949 </span><span class="lineNoCov">          0 :     return model_num_insns;</span>
<span class="lineNum">    1950 </span><span class="lineNoCov">          0 :   return INSN_MODEL_INDEX (insn) - 1;</span>
<span class="lineNum">    1951 </span>            : }
<span class="lineNum">    1952 </span>            : 
<span class="lineNum">    1953 </span>            : /* Make sure that GROUP-&gt;limits is up-to-date for the current point
<span class="lineNum">    1954 </span>            :    of the model schedule.  */
<a name="1955"><span class="lineNum">    1955 </span>            : </a>
<span class="lineNum">    1956 </span>            : static void
<span class="lineNum">    1957 </span><span class="lineNoCov">          0 : model_update_limit_points_in_group (struct model_pressure_group *group)</span>
<span class="lineNum">    1958 </span>            : {
<span class="lineNum">    1959 </span><span class="lineNoCov">          0 :   int pci, max_pressure, point;</span>
<span class="lineNum">    1960 </span>            : 
<span class="lineNum">    1961 </span><span class="lineNoCov">          0 :   for (pci = 0; pci &lt; ira_pressure_classes_num; pci++)</span>
<span class="lineNum">    1962 </span>            :     {
<span class="lineNum">    1963 </span>            :       /* We may have passed the final point at which the pressure in
<span class="lineNum">    1964 </span>            :          group-&gt;limits[pci].pressure was reached.  Update the limit if so.  */
<span class="lineNum">    1965 </span><span class="lineNoCov">          0 :       max_pressure = MODEL_MAX_PRESSURE (group, model_curr_point, pci);</span>
<span class="lineNum">    1966 </span><span class="lineNoCov">          0 :       group-&gt;limits[pci].pressure = max_pressure;</span>
<span class="lineNum">    1967 </span>            : 
<span class="lineNum">    1968 </span>            :       /* Find the point at which MAX_PRESSURE is first reached.  We need
<span class="lineNum">    1969 </span>            :          to search in three cases:
<span class="lineNum">    1970 </span>            : 
<span class="lineNum">    1971 </span>            :          - We've already moved past the previous pressure point.
<span class="lineNum">    1972 </span>            :            In this case we search forward from model_curr_point.
<span class="lineNum">    1973 </span>            : 
<span class="lineNum">    1974 </span>            :          - We scheduled the previous point of maximum pressure ahead of
<span class="lineNum">    1975 </span>            :            its position in the model schedule, but doing so didn't bring
<span class="lineNum">    1976 </span>            :            the pressure point earlier.  In this case we search forward
<span class="lineNum">    1977 </span>            :            from that previous pressure point.
<span class="lineNum">    1978 </span>            : 
<span class="lineNum">    1979 </span>            :          - Scheduling an instruction early caused the maximum pressure
<span class="lineNum">    1980 </span>            :            to decrease.  In this case we will have set the pressure
<span class="lineNum">    1981 </span>            :            point to -1, and we search forward from model_curr_point.  */
<span class="lineNum">    1982 </span><span class="lineNoCov">          0 :       point = MAX (group-&gt;limits[pci].point, model_curr_point);</span>
<span class="lineNum">    1983 </span><span class="lineNoCov">          0 :       while (point &lt; model_num_insns</span>
<span class="lineNum">    1984 </span><span class="lineNoCov">          0 :              &amp;&amp; MODEL_REF_PRESSURE (group, point, pci) &lt; max_pressure)</span>
<span class="lineNum">    1985 </span><span class="lineNoCov">          0 :         point++;</span>
<span class="lineNum">    1986 </span><span class="lineNoCov">          0 :       group-&gt;limits[pci].point = point;</span>
<span class="lineNum">    1987 </span>            : 
<span class="lineNum">    1988 </span><span class="lineNoCov">          0 :       gcc_assert (MODEL_REF_PRESSURE (group, point, pci) == max_pressure);</span>
<span class="lineNum">    1989 </span><span class="lineNoCov">          0 :       gcc_assert (MODEL_MAX_PRESSURE (group, point, pci) == max_pressure);</span>
<span class="lineNum">    1990 </span>            :     }
<span class="lineNum">    1991 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    1992 </span>            : 
<span class="lineNum">    1993 </span>            : /* Make sure that all register-pressure limits are up-to-date for the
<span class="lineNum">    1994 </span>            :    current position in the model schedule.  */
<a name="1995"><span class="lineNum">    1995 </span>            : </a>
<span class="lineNum">    1996 </span>            : static void
<span class="lineNum">    1997 </span><span class="lineNoCov">          0 : model_update_limit_points (void)</span>
<span class="lineNum">    1998 </span>            : {
<span class="lineNum">    1999 </span><span class="lineNoCov">          0 :   model_update_limit_points_in_group (&amp;model_before_pressure);</span>
<span class="lineNum">    2000 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    2001 </span>            : 
<span class="lineNum">    2002 </span>            : /* Return the model_index of the last unscheduled use in chain USE
<span class="lineNum">    2003 </span>            :    outside of USE's instruction.  Return -1 if there are no other uses,
<span class="lineNum">    2004 </span>            :    or model_num_insns if the register is live at the end of the block.  */
<a name="2005"><span class="lineNum">    2005 </span>            : </a>
<span class="lineNum">    2006 </span>            : static int
<span class="lineNum">    2007 </span><span class="lineNoCov">          0 : model_last_use_except (struct reg_use_data *use)</span>
<span class="lineNum">    2008 </span>            : {
<span class="lineNum">    2009 </span><span class="lineNoCov">          0 :   struct reg_use_data *next;</span>
<span class="lineNum">    2010 </span><span class="lineNoCov">          0 :   int last, index;</span>
<span class="lineNum">    2011 </span>            : 
<span class="lineNum">    2012 </span><span class="lineNoCov">          0 :   last = -1;</span>
<span class="lineNum">    2013 </span><span class="lineNoCov">          0 :   for (next = use-&gt;next_regno_use; next != use; next = next-&gt;next_regno_use)</span>
<span class="lineNum">    2014 </span><span class="lineNoCov">          0 :     if (NONDEBUG_INSN_P (next-&gt;insn)</span>
<span class="lineNum">    2015 </span><span class="lineNoCov">          0 :         &amp;&amp; QUEUE_INDEX (next-&gt;insn) != QUEUE_SCHEDULED)</span>
<span class="lineNum">    2016 </span>            :       {
<span class="lineNum">    2017 </span><span class="lineNoCov">          0 :         index = model_index (next-&gt;insn);</span>
<span class="lineNum">    2018 </span><span class="lineNoCov">          0 :         if (index == model_num_insns)</span>
<span class="lineNum">    2019 </span><span class="lineNoCov">          0 :           return model_num_insns;</span>
<span class="lineNum">    2020 </span><span class="lineNoCov">          0 :         if (last &lt; index)</span>
<span class="lineNum">    2021 </span><span class="lineNoCov">          0 :           last = index;</span>
<span class="lineNum">    2022 </span>            :       }
<span class="lineNum">    2023 </span>            :   return last;
<span class="lineNum">    2024 </span>            : }
<span class="lineNum">    2025 </span>            : 
<span class="lineNum">    2026 </span>            : /* An instruction with model_index POINT has just been scheduled, and it
<span class="lineNum">    2027 </span>            :    adds DELTA to the pressure on ira_pressure_classes[PCI] after POINT - 1.
<span class="lineNum">    2028 </span>            :    Update MODEL_REF_PRESSURE (GROUP, POINT, PCI) and
<span class="lineNum">    2029 </span>            :    MODEL_MAX_PRESSURE (GROUP, POINT, PCI) accordingly.  */
<a name="2030"><span class="lineNum">    2030 </span>            : </a>
<span class="lineNum">    2031 </span>            : static void
<span class="lineNum">    2032 </span><span class="lineNoCov">          0 : model_start_update_pressure (struct model_pressure_group *group,</span>
<span class="lineNum">    2033 </span>            :                              int point, int pci, int delta)
<span class="lineNum">    2034 </span>            : {
<span class="lineNum">    2035 </span><span class="lineNoCov">          0 :   int next_max_pressure;</span>
<span class="lineNum">    2036 </span>            : 
<span class="lineNum">    2037 </span><span class="lineNoCov">          0 :   if (point == model_num_insns)</span>
<span class="lineNum">    2038 </span>            :     {
<span class="lineNum">    2039 </span>            :       /* The instruction wasn't part of the model schedule; it was moved
<span class="lineNum">    2040 </span>            :          from a different block.  Update the pressure for the end of
<span class="lineNum">    2041 </span>            :          the model schedule.  */
<span class="lineNum">    2042 </span><span class="lineNoCov">          0 :       MODEL_REF_PRESSURE (group, point, pci) += delta;</span>
<span class="lineNum">    2043 </span><span class="lineNoCov">          0 :       MODEL_MAX_PRESSURE (group, point, pci) += delta;</span>
<span class="lineNum">    2044 </span>            :     }
<span class="lineNum">    2045 </span>            :   else
<span class="lineNum">    2046 </span>            :     {
<span class="lineNum">    2047 </span>            :       /* Record that this instruction has been scheduled.  Nothing now
<span class="lineNum">    2048 </span>            :          changes between POINT and POINT + 1, so get the maximum pressure
<span class="lineNum">    2049 </span>            :          from the latter.  If the maximum pressure decreases, the new
<span class="lineNum">    2050 </span>            :          pressure point may be before POINT.  */
<span class="lineNum">    2051 </span><span class="lineNoCov">          0 :       MODEL_REF_PRESSURE (group, point, pci) = -1;</span>
<span class="lineNum">    2052 </span><span class="lineNoCov">          0 :       next_max_pressure = MODEL_MAX_PRESSURE (group, point + 1, pci);</span>
<span class="lineNum">    2053 </span><span class="lineNoCov">          0 :       if (MODEL_MAX_PRESSURE (group, point, pci) &gt; next_max_pressure)</span>
<span class="lineNum">    2054 </span>            :         {
<span class="lineNum">    2055 </span><span class="lineNoCov">          0 :           MODEL_MAX_PRESSURE (group, point, pci) = next_max_pressure;</span>
<span class="lineNum">    2056 </span><span class="lineNoCov">          0 :           if (group-&gt;limits[pci].point == point)</span>
<span class="lineNum">    2057 </span><span class="lineNoCov">          0 :             group-&gt;limits[pci].point = -1;</span>
<span class="lineNum">    2058 </span>            :         }
<span class="lineNum">    2059 </span>            :     }
<span class="lineNum">    2060 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    2061 </span>            : 
<span class="lineNum">    2062 </span>            : /* Record that scheduling a later instruction has changed the pressure
<span class="lineNum">    2063 </span>            :    at point POINT of the model schedule by DELTA (which might be 0).
<span class="lineNum">    2064 </span>            :    Update GROUP accordingly.  Return nonzero if these changes might
<span class="lineNum">    2065 </span>            :    trigger changes to previous points as well.  */
<a name="2066"><span class="lineNum">    2066 </span>            : </a>
<span class="lineNum">    2067 </span>            : static int
<span class="lineNum">    2068 </span><span class="lineNoCov">          0 : model_update_pressure (struct model_pressure_group *group,</span>
<span class="lineNum">    2069 </span>            :                        int point, int pci, int delta)
<span class="lineNum">    2070 </span>            : {
<span class="lineNum">    2071 </span><span class="lineNoCov">          0 :   int ref_pressure, max_pressure, next_max_pressure;</span>
<span class="lineNum">    2072 </span>            : 
<span class="lineNum">    2073 </span>            :   /* If POINT hasn't yet been scheduled, update its pressure.  */
<span class="lineNum">    2074 </span><span class="lineNoCov">          0 :   ref_pressure = MODEL_REF_PRESSURE (group, point, pci);</span>
<span class="lineNum">    2075 </span><span class="lineNoCov">          0 :   if (ref_pressure &gt;= 0 &amp;&amp; delta != 0)</span>
<span class="lineNum">    2076 </span>            :     {
<span class="lineNum">    2077 </span><span class="lineNoCov">          0 :       ref_pressure += delta;</span>
<span class="lineNum">    2078 </span><span class="lineNoCov">          0 :       MODEL_REF_PRESSURE (group, point, pci) = ref_pressure;</span>
<span class="lineNum">    2079 </span>            : 
<span class="lineNum">    2080 </span>            :       /* Check whether the maximum pressure in the overall schedule
<span class="lineNum">    2081 </span>            :          has increased.  (This means that the MODEL_MAX_PRESSURE of
<span class="lineNum">    2082 </span>            :          every point &lt;= POINT will need to increase too; see below.)  */
<span class="lineNum">    2083 </span><span class="lineNoCov">          0 :       if (group-&gt;limits[pci].pressure &lt; ref_pressure)</span>
<span class="lineNum">    2084 </span><span class="lineNoCov">          0 :         group-&gt;limits[pci].pressure = ref_pressure;</span>
<span class="lineNum">    2085 </span>            : 
<span class="lineNum">    2086 </span>            :       /* If we are at maximum pressure, and the maximum pressure
<span class="lineNum">    2087 </span>            :          point was previously unknown or later than POINT,
<span class="lineNum">    2088 </span>            :          bring it forward.  */
<span class="lineNum">    2089 </span><span class="lineNoCov">          0 :       if (group-&gt;limits[pci].pressure == ref_pressure</span>
<span class="lineNum">    2090 </span><span class="lineNoCov">          0 :           &amp;&amp; !IN_RANGE (group-&gt;limits[pci].point, 0, point))</span>
<span class="lineNum">    2091 </span><span class="lineNoCov">          0 :         group-&gt;limits[pci].point = point;</span>
<span class="lineNum">    2092 </span>            : 
<span class="lineNum">    2093 </span>            :       /* If POINT used to be the point of maximum pressure, but isn't
<span class="lineNum">    2094 </span>            :          any longer, we need to recalculate it using a forward walk.  */
<span class="lineNum">    2095 </span><span class="lineNoCov">          0 :       if (group-&gt;limits[pci].pressure &gt; ref_pressure</span>
<span class="lineNum">    2096 </span><span class="lineNoCov">          0 :           &amp;&amp; group-&gt;limits[pci].point == point)</span>
<span class="lineNum">    2097 </span><span class="lineNoCov">          0 :         group-&gt;limits[pci].point = -1;</span>
<span class="lineNum">    2098 </span>            :     }
<span class="lineNum">    2099 </span>            : 
<span class="lineNum">    2100 </span>            :   /* Update the maximum pressure at POINT.  Changes here might also
<span class="lineNum">    2101 </span>            :      affect the maximum pressure at POINT - 1.  */
<span class="lineNum">    2102 </span><span class="lineNoCov">          0 :   next_max_pressure = MODEL_MAX_PRESSURE (group, point + 1, pci);</span>
<span class="lineNum">    2103 </span><span class="lineNoCov">          0 :   max_pressure = MAX (ref_pressure, next_max_pressure);</span>
<span class="lineNum">    2104 </span><span class="lineNoCov">          0 :   if (MODEL_MAX_PRESSURE (group, point, pci) != max_pressure)</span>
<span class="lineNum">    2105 </span>            :     {
<span class="lineNum">    2106 </span><span class="lineNoCov">          0 :       MODEL_MAX_PRESSURE (group, point, pci) = max_pressure;</span>
<span class="lineNum">    2107 </span><span class="lineNoCov">          0 :       return 1;</span>
<span class="lineNum">    2108 </span>            :     }
<span class="lineNum">    2109 </span>            :   return 0;
<span class="lineNum">    2110 </span>            : }
<span class="lineNum">    2111 </span>            : 
<span class="lineNum">    2112 </span>            : /* INSN has just been scheduled.  Update the model schedule accordingly.  */
<a name="2113"><span class="lineNum">    2113 </span>            : </a>
<span class="lineNum">    2114 </span>            : static void
<span class="lineNum">    2115 </span><span class="lineNoCov">          0 : model_recompute (rtx_insn *insn)</span>
<span class="lineNum">    2116 </span>            : {
<span class="lineNum">    2117 </span><span class="lineNoCov">          0 :   struct {</span>
<span class="lineNum">    2118 </span>            :     int last_use;
<span class="lineNum">    2119 </span>            :     int regno;
<span class="lineNum">    2120 </span>            :   } uses[FIRST_PSEUDO_REGISTER + MAX_RECOG_OPERANDS];
<span class="lineNum">    2121 </span><span class="lineNoCov">          0 :   struct reg_use_data *use;</span>
<span class="lineNum">    2122 </span><span class="lineNoCov">          0 :   struct reg_pressure_data *reg_pressure;</span>
<span class="lineNum">    2123 </span><span class="lineNoCov">          0 :   int delta[N_REG_CLASSES];</span>
<span class="lineNum">    2124 </span><span class="lineNoCov">          0 :   int pci, point, mix, new_last, cl, ref_pressure, queue;</span>
<span class="lineNum">    2125 </span><span class="lineNoCov">          0 :   unsigned int i, num_uses, num_pending_births;</span>
<span class="lineNum">    2126 </span><span class="lineNoCov">          0 :   bool print_p;</span>
<span class="lineNum">    2127 </span>            : 
<span class="lineNum">    2128 </span>            :   /* The destinations of INSN were previously live from POINT onwards, but are
<span class="lineNum">    2129 </span>            :      now live from model_curr_point onwards.  Set up DELTA accordingly.  */
<span class="lineNum">    2130 </span><span class="lineNoCov">          0 :   point = model_index (insn);</span>
<span class="lineNum">    2131 </span><span class="lineNoCov">          0 :   reg_pressure = INSN_REG_PRESSURE (insn);</span>
<span class="lineNum">    2132 </span><span class="lineNoCov">          0 :   for (pci = 0; pci &lt; ira_pressure_classes_num; pci++)</span>
<span class="lineNum">    2133 </span>            :     {
<span class="lineNum">    2134 </span><span class="lineNoCov">          0 :       cl = ira_pressure_classes[pci];</span>
<span class="lineNum">    2135 </span><span class="lineNoCov">          0 :       delta[cl] = reg_pressure[pci].set_increase;</span>
<span class="lineNum">    2136 </span>            :     }
<span class="lineNum">    2137 </span>            : 
<span class="lineNum">    2138 </span>            :   /* Record which registers previously died at POINT, but which now die
<span class="lineNum">    2139 </span>            :      before POINT.  Adjust DELTA so that it represents the effect of
<span class="lineNum">    2140 </span>            :      this change after POINT - 1.  Set NUM_PENDING_BIRTHS to the number of
<span class="lineNum">    2141 </span>            :      registers that will be born in the range [model_curr_point, POINT).  */
<span class="lineNum">    2142 </span><span class="lineNoCov">          0 :   num_uses = 0;</span>
<span class="lineNum">    2143 </span><span class="lineNoCov">          0 :   num_pending_births = 0;</span>
<span class="lineNum">    2144 </span><span class="lineNoCov">          0 :   bitmap_clear (tmp_bitmap);</span>
<span class="lineNum">    2145 </span><span class="lineNoCov">          0 :   for (use = INSN_REG_USE_LIST (insn); use != NULL; use = use-&gt;next_insn_use)</span>
<span class="lineNum">    2146 </span>            :     {
<span class="lineNum">    2147 </span><span class="lineNoCov">          0 :       new_last = model_last_use_except (use);</span>
<span class="lineNum">    2148 </span><span class="lineNoCov">          0 :       if (new_last &lt; point &amp;&amp; bitmap_set_bit (tmp_bitmap, use-&gt;regno))</span>
<span class="lineNum">    2149 </span>            :         {
<span class="lineNum">    2150 </span><span class="lineNoCov">          0 :           gcc_assert (num_uses &lt; ARRAY_SIZE (uses));</span>
<span class="lineNum">    2151 </span><span class="lineNoCov">          0 :           uses[num_uses].last_use = new_last;</span>
<span class="lineNum">    2152 </span><span class="lineNoCov">          0 :           uses[num_uses].regno = use-&gt;regno;</span>
<span class="lineNum">    2153 </span>            :           /* This register is no longer live after POINT - 1.  */
<span class="lineNum">    2154 </span><span class="lineNoCov">          0 :           mark_regno_birth_or_death (NULL, delta, use-&gt;regno, false);</span>
<span class="lineNum">    2155 </span><span class="lineNoCov">          0 :           num_uses++;</span>
<span class="lineNum">    2156 </span><span class="lineNoCov">          0 :           if (new_last &gt;= 0)</span>
<span class="lineNum">    2157 </span><span class="lineNoCov">          0 :             num_pending_births++;</span>
<span class="lineNum">    2158 </span>            :         }
<span class="lineNum">    2159 </span>            :     }
<span class="lineNum">    2160 </span>            : 
<span class="lineNum">    2161 </span>            :   /* Update the MODEL_REF_PRESSURE and MODEL_MAX_PRESSURE for POINT.
<span class="lineNum">    2162 </span>            :      Also set each group pressure limit for POINT.  */
<span class="lineNum">    2163 </span><span class="lineNoCov">          0 :   for (pci = 0; pci &lt; ira_pressure_classes_num; pci++)</span>
<span class="lineNum">    2164 </span>            :     {
<span class="lineNum">    2165 </span><span class="lineNoCov">          0 :       cl = ira_pressure_classes[pci];</span>
<span class="lineNum">    2166 </span><span class="lineNoCov">          0 :       model_start_update_pressure (&amp;model_before_pressure,</span>
<span class="lineNum">    2167 </span>            :                                    point, pci, delta[cl]);
<span class="lineNum">    2168 </span>            :     }
<span class="lineNum">    2169 </span>            : 
<span class="lineNum">    2170 </span>            :   /* Walk the model schedule backwards, starting immediately before POINT.  */
<span class="lineNum">    2171 </span><span class="lineNoCov">          0 :   print_p = false;</span>
<span class="lineNum">    2172 </span><span class="lineNoCov">          0 :   if (point != model_curr_point)</span>
<span class="lineNum">    2173 </span><span class="lineNoCov">          0 :     do</span>
<span class="lineNum">    2174 </span>            :       {
<span class="lineNum">    2175 </span><span class="lineNoCov">          0 :         point--;</span>
<span class="lineNum">    2176 </span><span class="lineNoCov">          0 :         insn = MODEL_INSN (point);</span>
<span class="lineNum">    2177 </span><span class="lineNoCov">          0 :         queue = QUEUE_INDEX (insn);</span>
<span class="lineNum">    2178 </span>            : 
<span class="lineNum">    2179 </span><span class="lineNoCov">          0 :         if (queue != QUEUE_SCHEDULED)</span>
<span class="lineNum">    2180 </span>            :           {
<span class="lineNum">    2181 </span>            :             /* DELTA describes the effect of the move on the register pressure
<span class="lineNum">    2182 </span>            :                after POINT.  Make it describe the effect on the pressure
<span class="lineNum">    2183 </span>            :                before POINT.  */
<span class="lineNum">    2184 </span>            :             i = 0;
<span class="lineNum">    2185 </span><span class="lineNoCov">          0 :             while (i &lt; num_uses)</span>
<span class="lineNum">    2186 </span>            :               {
<span class="lineNum">    2187 </span><span class="lineNoCov">          0 :                 if (uses[i].last_use == point)</span>
<span class="lineNum">    2188 </span>            :                   {
<span class="lineNum">    2189 </span>            :                     /* This register is now live again.  */
<span class="lineNum">    2190 </span><span class="lineNoCov">          0 :                     mark_regno_birth_or_death (NULL, delta,</span>
<span class="lineNum">    2191 </span>            :                                                uses[i].regno, true);
<span class="lineNum">    2192 </span>            : 
<span class="lineNum">    2193 </span>            :                     /* Remove this use from the array.  */
<span class="lineNum">    2194 </span><span class="lineNoCov">          0 :                     uses[i] = uses[num_uses - 1];</span>
<span class="lineNum">    2195 </span><span class="lineNoCov">          0 :                     num_uses--;</span>
<span class="lineNum">    2196 </span><span class="lineNoCov">          0 :                     num_pending_births--;</span>
<span class="lineNum">    2197 </span>            :                   }
<span class="lineNum">    2198 </span>            :                 else
<span class="lineNum">    2199 </span><span class="lineNoCov">          0 :                   i++;</span>
<span class="lineNum">    2200 </span>            :               }
<span class="lineNum">    2201 </span>            : 
<span class="lineNum">    2202 </span><span class="lineNoCov">          0 :             if (sched_verbose &gt;= 5)</span>
<span class="lineNum">    2203 </span>            :               {
<span class="lineNum">    2204 </span><span class="lineNoCov">          0 :                 if (!print_p)</span>
<span class="lineNum">    2205 </span>            :                   {
<span class="lineNum">    2206 </span><span class="lineNoCov">          0 :                     fprintf (sched_dump, MODEL_BAR);</span>
<span class="lineNum">    2207 </span><span class="lineNoCov">          0 :                     fprintf (sched_dump, &quot;;;\t\t| New pressure for model&quot;</span>
<span class="lineNum">    2208 </span>            :                              &quot; schedule\n&quot;);
<span class="lineNum">    2209 </span><span class="lineNoCov">          0 :                     fprintf (sched_dump, MODEL_BAR);</span>
<span class="lineNum">    2210 </span><span class="lineNoCov">          0 :                     print_p = true;</span>
<span class="lineNum">    2211 </span>            :                   }
<span class="lineNum">    2212 </span>            : 
<span class="lineNum">    2213 </span><span class="lineNoCov">          0 :                 fprintf (sched_dump, &quot;;;\t\t| %3d %4d %-30s &quot;,</span>
<span class="lineNum">    2214 </span><span class="lineNoCov">          0 :                          point, INSN_UID (insn),</span>
<span class="lineNum">    2215 </span><span class="lineNoCov">          0 :                          str_pattern_slim (PATTERN (insn)));</span>
<span class="lineNum">    2216 </span><span class="lineNoCov">          0 :                 for (pci = 0; pci &lt; ira_pressure_classes_num; pci++)</span>
<span class="lineNum">    2217 </span>            :                   {
<span class="lineNum">    2218 </span><span class="lineNoCov">          0 :                     cl = ira_pressure_classes[pci];</span>
<span class="lineNum">    2219 </span><span class="lineNoCov">          0 :                     ref_pressure = MODEL_REF_PRESSURE (&amp;model_before_pressure,</span>
<span class="lineNum">    2220 </span>            :                                                        point, pci);
<span class="lineNum">    2221 </span><span class="lineNoCov">          0 :                     fprintf (sched_dump, &quot; %s:[%d-&gt;%d]&quot;,</span>
<span class="lineNum">    2222 </span>            :                              reg_class_names[ira_pressure_classes[pci]],
<span class="lineNum">    2223 </span><span class="lineNoCov">          0 :                              ref_pressure, ref_pressure + delta[cl]);</span>
<span class="lineNum">    2224 </span>            :                   }
<span class="lineNum">    2225 </span><span class="lineNoCov">          0 :                 fprintf (sched_dump, &quot;\n&quot;);</span>
<span class="lineNum">    2226 </span>            :               }
<span class="lineNum">    2227 </span>            :           }
<span class="lineNum">    2228 </span>            : 
<span class="lineNum">    2229 </span>            :         /* Adjust the pressure at POINT.  Set MIX to nonzero if POINT - 1
<span class="lineNum">    2230 </span>            :            might have changed as well.  */
<span class="lineNum">    2231 </span><span class="lineNoCov">          0 :         mix = num_pending_births;</span>
<span class="lineNum">    2232 </span><span class="lineNoCov">          0 :         for (pci = 0; pci &lt; ira_pressure_classes_num; pci++)</span>
<span class="lineNum">    2233 </span>            :           {
<span class="lineNum">    2234 </span><span class="lineNoCov">          0 :             cl = ira_pressure_classes[pci];</span>
<span class="lineNum">    2235 </span><span class="lineNoCov">          0 :             mix |= delta[cl];</span>
<span class="lineNum">    2236 </span><span class="lineNoCov">          0 :             mix |= model_update_pressure (&amp;model_before_pressure,</span>
<span class="lineNum">    2237 </span>            :                                           point, pci, delta[cl]);
<span class="lineNum">    2238 </span>            :           }
<span class="lineNum">    2239 </span>            :       }
<span class="lineNum">    2240 </span><span class="lineNoCov">          0 :     while (mix &amp;&amp; point &gt; model_curr_point);</span>
<span class="lineNum">    2241 </span>            : 
<span class="lineNum">    2242 </span><span class="lineNoCov">          0 :   if (print_p)</span>
<span class="lineNum">    2243 </span><span class="lineNoCov">          0 :     fprintf (sched_dump, MODEL_BAR);</span>
<span class="lineNum">    2244 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    2245 </span>            : 
<span class="lineNum">    2246 </span>            : /* After DEP, which was cancelled, has been resolved for insn NEXT,
<a name="2247"><span class="lineNum">    2247 </span>            :    check whether the insn's pattern needs restoring.  */</a>
<span class="lineNum">    2248 </span>            : static bool
<span class="lineNum">    2249 </span><span class="lineCov">     380964 : must_restore_pattern_p (rtx_insn *next, dep_t dep)</span>
<span class="lineNum">    2250 </span>            : {
<span class="lineNum">    2251 </span><span class="lineCov">     380964 :   if (QUEUE_INDEX (next) == QUEUE_SCHEDULED)</span>
<span class="lineNum">    2252 </span>            :     return false;
<span class="lineNum">    2253 </span>            : 
<span class="lineNum">    2254 </span><span class="lineCov">     131857 :   if (DEP_TYPE (dep) == REG_DEP_CONTROL)</span>
<span class="lineNum">    2255 </span>            :     {
<span class="lineNum">    2256 </span><span class="lineNoCov">          0 :       gcc_assert (ORIG_PAT (next) != NULL_RTX);</span>
<span class="lineNum">    2257 </span><span class="lineNoCov">          0 :       gcc_assert (next == DEP_CON (dep));</span>
<span class="lineNum">    2258 </span>            :     }
<span class="lineNum">    2259 </span>            :   else
<span class="lineNum">    2260 </span>            :     {
<span class="lineNum">    2261 </span><span class="lineCov">     131857 :       struct dep_replacement *desc = DEP_REPLACE (dep);</span>
<span class="lineNum">    2262 </span><span class="lineCov">     131857 :       if (desc-&gt;insn != next)</span>
<span class="lineNum">    2263 </span>            :         {
<span class="lineNum">    2264 </span><span class="lineCov">      94041 :           gcc_assert (*desc-&gt;loc == desc-&gt;orig);</span>
<span class="lineNum">    2265 </span>            :           return false;
<span class="lineNum">    2266 </span>            :         }
<span class="lineNum">    2267 </span>            :     }
<span class="lineNum">    2268 </span>            :   return true;
<span class="lineNum">    2269 </span>            : }
<span class="lineNum">    2270 </span>            : 
<span class="lineNum">    2271 </span>            : /* model_spill_cost (CL, P, P') returns the cost of increasing the
<span class="lineNum">    2272 </span>            :    pressure on CL from P to P'.  We use this to calculate a &quot;base ECC&quot;,
<span class="lineNum">    2273 </span>            :    baseECC (CL, X), for each pressure class CL and each instruction X.
<span class="lineNum">    2274 </span>            :    Supposing X changes the pressure on CL from P to P', and that the
<span class="lineNum">    2275 </span>            :    maximum pressure on CL in the current model schedule is MP', then:
<span class="lineNum">    2276 </span>            : 
<span class="lineNum">    2277 </span>            :    * if X occurs before or at the next point of maximum pressure in
<span class="lineNum">    2278 </span>            :      the model schedule and P' &gt; MP', then:
<span class="lineNum">    2279 </span>            : 
<span class="lineNum">    2280 </span>            :        baseECC (CL, X) = model_spill_cost (CL, MP, P')
<span class="lineNum">    2281 </span>            : 
<span class="lineNum">    2282 </span>            :      The idea is that the pressure after scheduling a fixed set of
<span class="lineNum">    2283 </span>            :      instructions -- in this case, the set up to and including the
<span class="lineNum">    2284 </span>            :      next maximum pressure point -- is going to be the same regardless
<span class="lineNum">    2285 </span>            :      of the order; we simply want to keep the intermediate pressure
<span class="lineNum">    2286 </span>            :      under control.  Thus X has a cost of zero unless scheduling it
<span class="lineNum">    2287 </span>            :      now would exceed MP'.
<span class="lineNum">    2288 </span>            : 
<span class="lineNum">    2289 </span>            :      If all increases in the set are by the same amount, no zero-cost
<span class="lineNum">    2290 </span>            :      instruction will ever cause the pressure to exceed MP'.  However,
<span class="lineNum">    2291 </span>            :      if X is instead moved past an instruction X' with pressure in the
<span class="lineNum">    2292 </span>            :      range (MP' - (P' - P), MP'), the pressure at X' will increase
<span class="lineNum">    2293 </span>            :      beyond MP'.  Since baseECC is very much a heuristic anyway,
<span class="lineNum">    2294 </span>            :      it doesn't seem worth the overhead of tracking cases like these.
<span class="lineNum">    2295 </span>            : 
<span class="lineNum">    2296 </span>            :      The cost of exceeding MP' is always based on the original maximum
<span class="lineNum">    2297 </span>            :      pressure MP.  This is so that going 2 registers over the original
<span class="lineNum">    2298 </span>            :      limit has the same cost regardless of whether it comes from two
<span class="lineNum">    2299 </span>            :      separate +1 deltas or from a single +2 delta.
<span class="lineNum">    2300 </span>            : 
<span class="lineNum">    2301 </span>            :    * if X occurs after the next point of maximum pressure in the model
<span class="lineNum">    2302 </span>            :      schedule and P' &gt; P, then:
<span class="lineNum">    2303 </span>            : 
<span class="lineNum">    2304 </span>            :        baseECC (CL, X) = model_spill_cost (CL, MP, MP' + (P' - P))
<span class="lineNum">    2305 </span>            : 
<span class="lineNum">    2306 </span>            :      That is, if we move X forward across a point of maximum pressure,
<span class="lineNum">    2307 </span>            :      and if X increases the pressure by P' - P, then we conservatively
<span class="lineNum">    2308 </span>            :      assume that scheduling X next would increase the maximum pressure
<span class="lineNum">    2309 </span>            :      by P' - P.  Again, the cost of doing this is based on the original
<span class="lineNum">    2310 </span>            :      maximum pressure MP, for the same reason as above.
<span class="lineNum">    2311 </span>            : 
<span class="lineNum">    2312 </span>            :    * if P' &lt; P, P &gt; MP, and X occurs at or after the next point of
<span class="lineNum">    2313 </span>            :      maximum pressure, then:
<span class="lineNum">    2314 </span>            : 
<span class="lineNum">    2315 </span>            :        baseECC (CL, X) = -model_spill_cost (CL, MAX (MP, P'), P)
<span class="lineNum">    2316 </span>            : 
<span class="lineNum">    2317 </span>            :      That is, if we have already exceeded the original maximum pressure MP,
<span class="lineNum">    2318 </span>            :      and if X might reduce the maximum pressure again -- or at least push
<span class="lineNum">    2319 </span>            :      it further back, and thus allow more scheduling freedom -- it is given
<span class="lineNum">    2320 </span>            :      a negative cost to reflect the improvement.
<span class="lineNum">    2321 </span>            : 
<span class="lineNum">    2322 </span>            :    * otherwise,
<span class="lineNum">    2323 </span>            : 
<span class="lineNum">    2324 </span>            :        baseECC (CL, X) = 0
<span class="lineNum">    2325 </span>            : 
<span class="lineNum">    2326 </span>            :      In this case, X is not expected to affect the maximum pressure MP',
<span class="lineNum">    2327 </span>            :      so it has zero cost.
<span class="lineNum">    2328 </span>            : 
<span class="lineNum">    2329 </span>            :    We then create a combined value baseECC (X) that is the sum of
<span class="lineNum">    2330 </span>            :    baseECC (CL, X) for each pressure class CL.
<span class="lineNum">    2331 </span>            : 
<span class="lineNum">    2332 </span>            :    baseECC (X) could itself be used as the ECC value described above.
<span class="lineNum">    2333 </span>            :    However, this is often too conservative, in the sense that it
<span class="lineNum">    2334 </span>            :    tends to make high-priority instructions that increase pressure
<span class="lineNum">    2335 </span>            :    wait too long in cases where introducing a spill would be better.
<span class="lineNum">    2336 </span>            :    For this reason the final ECC is a priority-adjusted form of
<span class="lineNum">    2337 </span>            :    baseECC (X).  Specifically, we calculate:
<span class="lineNum">    2338 </span>            : 
<span class="lineNum">    2339 </span>            :      P (X) = INSN_PRIORITY (X) - insn_delay (X) - baseECC (X)
<span class="lineNum">    2340 </span>            :      baseP = MAX { P (X) | baseECC (X) &lt;= 0 }
<span class="lineNum">    2341 </span>            : 
<span class="lineNum">    2342 </span>            :    Then:
<span class="lineNum">    2343 </span>            : 
<span class="lineNum">    2344 </span>            :      ECC (X) = MAX (MIN (baseP - P (X), baseECC (X)), 0)
<span class="lineNum">    2345 </span>            : 
<span class="lineNum">    2346 </span>            :    Thus an instruction's effect on pressure is ignored if it has a high
<span class="lineNum">    2347 </span>            :    enough priority relative to the ones that don't increase pressure.
<span class="lineNum">    2348 </span>            :    Negative values of baseECC (X) do not increase the priority of X
<span class="lineNum">    2349 </span>            :    itself, but they do make it harder for other instructions to
<span class="lineNum">    2350 </span>            :    increase the pressure further.
<span class="lineNum">    2351 </span>            : 
<span class="lineNum">    2352 </span>            :    This pressure cost is deliberately timid.  The intention has been
<span class="lineNum">    2353 </span>            :    to choose a heuristic that rarely interferes with the normal list
<span class="lineNum">    2354 </span>            :    scheduler in cases where that scheduler would produce good code.
<span class="lineNum">    2355 </span>            :    We simply want to curb some of its worst excesses.  */
<span class="lineNum">    2356 </span>            : 
<span class="lineNum">    2357 </span>            : /* Return the cost of increasing the pressure in class CL from FROM to TO.
<span class="lineNum">    2358 </span>            : 
<span class="lineNum">    2359 </span>            :    Here we use the very simplistic cost model that every register above
<span class="lineNum">    2360 </span>            :    sched_class_regs_num[CL] has a spill cost of 1.  We could use other
<span class="lineNum">    2361 </span>            :    measures instead, such as one based on MEMORY_MOVE_COST.  However:
<span class="lineNum">    2362 </span>            : 
<span class="lineNum">    2363 </span>            :       (1) In order for an instruction to be scheduled, the higher cost
<span class="lineNum">    2364 </span>            :           would need to be justified in a single saving of that many stalls.
<span class="lineNum">    2365 </span>            :           This is overly pessimistic, because the benefit of spilling is
<span class="lineNum">    2366 </span>            :           often to avoid a sequence of several short stalls rather than
<span class="lineNum">    2367 </span>            :           a single long one.
<span class="lineNum">    2368 </span>            : 
<span class="lineNum">    2369 </span>            :       (2) The cost is still arbitrary.  Because we are not allocating
<span class="lineNum">    2370 </span>            :           registers during scheduling, we have no way of knowing for
<span class="lineNum">    2371 </span>            :           sure how many memory accesses will be required by each spill,
<span class="lineNum">    2372 </span>            :           where the spills will be placed within the block, or even
<span class="lineNum">    2373 </span>            :           which block(s) will contain the spills.
<span class="lineNum">    2374 </span>            : 
<span class="lineNum">    2375 </span>            :    So a higher cost than 1 is often too conservative in practice,
<span class="lineNum">    2376 </span>            :    forcing blocks to contain unnecessary stalls instead of spill code.
<span class="lineNum">    2377 </span>            :    The simple cost below seems to be the best compromise.  It reduces
<span class="lineNum">    2378 </span>            :    the interference with the normal list scheduler, which helps make
<span class="lineNum">    2379 </span>            :    it more suitable for a default-on option.  */
<a name="2380"><span class="lineNum">    2380 </span>            : </a>
<span class="lineNum">    2381 </span>            : static int
<span class="lineNum">    2382 </span><span class="lineNoCov">          0 : model_spill_cost (int cl, int from, int to)</span>
<span class="lineNum">    2383 </span>            : {
<span class="lineNum">    2384 </span><span class="lineNoCov">          0 :   from = MAX (from, sched_class_regs_num[cl]);</span>
<span class="lineNum">    2385 </span><span class="lineNoCov">          0 :   return MAX (to, from) - from;</span>
<span class="lineNum">    2386 </span>            : }
<span class="lineNum">    2387 </span>            : 
<span class="lineNum">    2388 </span>            : /* Return baseECC (ira_pressure_classes[PCI], POINT), given that
<span class="lineNum">    2389 </span>            :    P = curr_reg_pressure[ira_pressure_classes[PCI]] and that
<span class="lineNum">    2390 </span>            :    P' = P + DELTA.  */
<a name="2391"><span class="lineNum">    2391 </span>            : </a>
<span class="lineNum">    2392 </span>            : static int
<span class="lineNum">    2393 </span><span class="lineNoCov">          0 : model_excess_group_cost (struct model_pressure_group *group,</span>
<span class="lineNum">    2394 </span>            :                          int point, int pci, int delta)
<span class="lineNum">    2395 </span>            : {
<span class="lineNum">    2396 </span><span class="lineNoCov">          0 :   int pressure, cl;</span>
<span class="lineNum">    2397 </span>            : 
<span class="lineNum">    2398 </span><span class="lineNoCov">          0 :   cl = ira_pressure_classes[pci];</span>
<span class="lineNum">    2399 </span><span class="lineNoCov">          0 :   if (delta &lt; 0 &amp;&amp; point &gt;= group-&gt;limits[pci].point)</span>
<span class="lineNum">    2400 </span>            :     {
<span class="lineNum">    2401 </span><span class="lineNoCov">          0 :       pressure = MAX (group-&gt;limits[pci].orig_pressure,</span>
<span class="lineNum">    2402 </span>            :                       curr_reg_pressure[cl] + delta);
<span class="lineNum">    2403 </span><span class="lineNoCov">          0 :       return -model_spill_cost (cl, pressure, curr_reg_pressure[cl]);</span>
<span class="lineNum">    2404 </span>            :     }
<span class="lineNum">    2405 </span>            : 
<span class="lineNum">    2406 </span><span class="lineNoCov">          0 :   if (delta &gt; 0)</span>
<span class="lineNum">    2407 </span>            :     {
<span class="lineNum">    2408 </span><span class="lineNoCov">          0 :       if (point &gt; group-&gt;limits[pci].point)</span>
<span class="lineNum">    2409 </span><span class="lineNoCov">          0 :         pressure = group-&gt;limits[pci].pressure + delta;</span>
<span class="lineNum">    2410 </span>            :       else
<span class="lineNum">    2411 </span><span class="lineNoCov">          0 :         pressure = curr_reg_pressure[cl] + delta;</span>
<span class="lineNum">    2412 </span>            : 
<span class="lineNum">    2413 </span><span class="lineNoCov">          0 :       if (pressure &gt; group-&gt;limits[pci].pressure)</span>
<span class="lineNum">    2414 </span><span class="lineNoCov">          0 :         return model_spill_cost (cl, group-&gt;limits[pci].orig_pressure,</span>
<span class="lineNum">    2415 </span>            :                                  pressure);
<span class="lineNum">    2416 </span>            :     }
<span class="lineNum">    2417 </span>            : 
<span class="lineNum">    2418 </span>            :   return 0;
<span class="lineNum">    2419 </span>            : }
<span class="lineNum">    2420 </span>            : 
<span class="lineNum">    2421 </span>            : /* Return baseECC (MODEL_INSN (INSN)).  Dump the costs to sched_dump
<span class="lineNum">    2422 </span>            :    if PRINT_P.  */
<a name="2423"><span class="lineNum">    2423 </span>            : </a>
<span class="lineNum">    2424 </span>            : static int
<span class="lineNum">    2425 </span><span class="lineNoCov">          0 : model_excess_cost (rtx_insn *insn, bool print_p)</span>
<span class="lineNum">    2426 </span>            : {
<span class="lineNum">    2427 </span><span class="lineNoCov">          0 :   int point, pci, cl, cost, this_cost, delta;</span>
<span class="lineNum">    2428 </span><span class="lineNoCov">          0 :   struct reg_pressure_data *insn_reg_pressure;</span>
<span class="lineNum">    2429 </span><span class="lineNoCov">          0 :   int insn_death[N_REG_CLASSES];</span>
<span class="lineNum">    2430 </span>            : 
<span class="lineNum">    2431 </span><span class="lineNoCov">          0 :   calculate_reg_deaths (insn, insn_death);</span>
<span class="lineNum">    2432 </span><span class="lineNoCov">          0 :   point = model_index (insn);</span>
<span class="lineNum">    2433 </span><span class="lineNoCov">          0 :   insn_reg_pressure = INSN_REG_PRESSURE (insn);</span>
<span class="lineNum">    2434 </span><span class="lineNoCov">          0 :   cost = 0;</span>
<span class="lineNum">    2435 </span>            : 
<span class="lineNum">    2436 </span><span class="lineNoCov">          0 :   if (print_p)</span>
<span class="lineNum">    2437 </span><span class="lineNoCov">          0 :     fprintf (sched_dump, &quot;;;\t\t| %3d %4d | %4d %+3d |&quot;, point,</span>
<span class="lineNum">    2438 </span><span class="lineNoCov">          0 :              INSN_UID (insn), INSN_PRIORITY (insn), insn_delay (insn));</span>
<span class="lineNum">    2439 </span>            : 
<span class="lineNum">    2440 </span>            :   /* Sum up the individual costs for each register class.  */
<span class="lineNum">    2441 </span><span class="lineNoCov">          0 :   for (pci = 0; pci &lt; ira_pressure_classes_num; pci++)</span>
<span class="lineNum">    2442 </span>            :     {
<span class="lineNum">    2443 </span><span class="lineNoCov">          0 :       cl = ira_pressure_classes[pci];</span>
<span class="lineNum">    2444 </span><span class="lineNoCov">          0 :       delta = insn_reg_pressure[pci].set_increase - insn_death[cl];</span>
<span class="lineNum">    2445 </span><span class="lineNoCov">          0 :       this_cost = model_excess_group_cost (&amp;model_before_pressure,</span>
<span class="lineNum">    2446 </span>            :                                            point, pci, delta);
<span class="lineNum">    2447 </span><span class="lineNoCov">          0 :       cost += this_cost;</span>
<span class="lineNum">    2448 </span><span class="lineNoCov">          0 :       if (print_p)</span>
<span class="lineNum">    2449 </span><span class="lineNoCov">          0 :         fprintf (sched_dump, &quot; %s:[%d base cost %d]&quot;,</span>
<span class="lineNum">    2450 </span>            :                  reg_class_names[cl], delta, this_cost);
<span class="lineNum">    2451 </span>            :     }
<span class="lineNum">    2452 </span>            : 
<span class="lineNum">    2453 </span><span class="lineNoCov">          0 :   if (print_p)</span>
<span class="lineNum">    2454 </span><span class="lineNoCov">          0 :     fprintf (sched_dump, &quot;\n&quot;);</span>
<span class="lineNum">    2455 </span>            : 
<span class="lineNum">    2456 </span><span class="lineNoCov">          0 :   return cost;</span>
<span class="lineNum">    2457 </span>            : }
<span class="lineNum">    2458 </span>            : 
<span class="lineNum">    2459 </span>            : /* Dump the next points of maximum pressure for GROUP.  */
<a name="2460"><span class="lineNum">    2460 </span>            : </a>
<span class="lineNum">    2461 </span>            : static void
<span class="lineNum">    2462 </span><span class="lineNoCov">          0 : model_dump_pressure_points (struct model_pressure_group *group)</span>
<span class="lineNum">    2463 </span>            : {
<span class="lineNum">    2464 </span><span class="lineNoCov">          0 :   int pci, cl;</span>
<span class="lineNum">    2465 </span>            : 
<span class="lineNum">    2466 </span><span class="lineNoCov">          0 :   fprintf (sched_dump, &quot;;;\t\t|  pressure points&quot;);</span>
<span class="lineNum">    2467 </span><span class="lineNoCov">          0 :   for (pci = 0; pci &lt; ira_pressure_classes_num; pci++)</span>
<span class="lineNum">    2468 </span>            :     {
<span class="lineNum">    2469 </span><span class="lineNoCov">          0 :       cl = ira_pressure_classes[pci];</span>
<span class="lineNum">    2470 </span><span class="lineNoCov">          0 :       fprintf (sched_dump, &quot; %s:[%d-&gt;%d at &quot;, reg_class_names[cl],</span>
<span class="lineNum">    2471 </span>            :                curr_reg_pressure[cl], group-&gt;limits[pci].pressure);
<span class="lineNum">    2472 </span><span class="lineNoCov">          0 :       if (group-&gt;limits[pci].point &lt; model_num_insns)</span>
<span class="lineNum">    2473 </span><span class="lineNoCov">          0 :         fprintf (sched_dump, &quot;%d:%d]&quot;, group-&gt;limits[pci].point,</span>
<span class="lineNum">    2474 </span><span class="lineNoCov">          0 :                  INSN_UID (MODEL_INSN (group-&gt;limits[pci].point)));</span>
<span class="lineNum">    2475 </span>            :       else
<span class="lineNum">    2476 </span><span class="lineNoCov">          0 :         fprintf (sched_dump, &quot;end]&quot;);</span>
<span class="lineNum">    2477 </span>            :     }
<span class="lineNum">    2478 </span><span class="lineNoCov">          0 :   fprintf (sched_dump, &quot;\n&quot;);</span>
<span class="lineNum">    2479 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    2480 </span>            : 
<span class="lineNum">    2481 </span>            : /* Set INSN_REG_PRESSURE_EXCESS_COST_CHANGE for INSNS[0...COUNT-1].  */
<a name="2482"><span class="lineNum">    2482 </span>            : </a>
<span class="lineNum">    2483 </span>            : static void
<span class="lineNum">    2484 </span><span class="lineNoCov">          0 : model_set_excess_costs (rtx_insn **insns, int count)</span>
<span class="lineNum">    2485 </span>            : {
<span class="lineNum">    2486 </span><span class="lineNoCov">          0 :   int i, cost, priority_base, priority;</span>
<span class="lineNum">    2487 </span><span class="lineNoCov">          0 :   bool print_p;</span>
<span class="lineNum">    2488 </span>            : 
<span class="lineNum">    2489 </span>            :   /* Record the baseECC value for each instruction in the model schedule,
<span class="lineNum">    2490 </span>            :      except that negative costs are converted to zero ones now rather than
<span class="lineNum">    2491 </span>            :      later.  Do not assign a cost to debug instructions, since they must
<span class="lineNum">    2492 </span>            :      not change code-generation decisions.  Experiments suggest we also
<span class="lineNum">    2493 </span>            :      get better results by not assigning a cost to instructions from
<span class="lineNum">    2494 </span>            :      a different block.
<span class="lineNum">    2495 </span>            : 
<span class="lineNum">    2496 </span>            :      Set PRIORITY_BASE to baseP in the block comment above.  This is the
<span class="lineNum">    2497 </span>            :      maximum priority of the &quot;cheap&quot; instructions, which should always
<span class="lineNum">    2498 </span>            :      include the next model instruction.  */
<span class="lineNum">    2499 </span><span class="lineNoCov">          0 :   priority_base = 0;</span>
<span class="lineNum">    2500 </span><span class="lineNoCov">          0 :   print_p = false;</span>
<span class="lineNum">    2501 </span><span class="lineNoCov">          0 :   for (i = 0; i &lt; count; i++)</span>
<span class="lineNum">    2502 </span><span class="lineNoCov">          0 :     if (INSN_MODEL_INDEX (insns[i]))</span>
<span class="lineNum">    2503 </span>            :       {
<span class="lineNum">    2504 </span><span class="lineNoCov">          0 :         if (sched_verbose &gt;= 6 &amp;&amp; !print_p)</span>
<span class="lineNum">    2505 </span>            :           {
<span class="lineNum">    2506 </span><span class="lineNoCov">          0 :             fprintf (sched_dump, MODEL_BAR);</span>
<span class="lineNum">    2507 </span><span class="lineNoCov">          0 :             fprintf (sched_dump, &quot;;;\t\t| Pressure costs for ready queue\n&quot;);</span>
<span class="lineNum">    2508 </span><span class="lineNoCov">          0 :             model_dump_pressure_points (&amp;model_before_pressure);</span>
<span class="lineNum">    2509 </span><span class="lineNoCov">          0 :             fprintf (sched_dump, MODEL_BAR);</span>
<span class="lineNum">    2510 </span><span class="lineNoCov">          0 :             print_p = true;</span>
<span class="lineNum">    2511 </span>            :           }
<span class="lineNum">    2512 </span><span class="lineNoCov">          0 :         cost = model_excess_cost (insns[i], print_p);</span>
<span class="lineNum">    2513 </span><span class="lineNoCov">          0 :         if (cost &lt;= 0)</span>
<span class="lineNum">    2514 </span>            :           {
<span class="lineNum">    2515 </span><span class="lineNoCov">          0 :             priority = INSN_PRIORITY (insns[i]) - insn_delay (insns[i]) - cost;</span>
<span class="lineNum">    2516 </span><span class="lineNoCov">          0 :             priority_base = MAX (priority_base, priority);</span>
<span class="lineNum">    2517 </span>            :             cost = 0;
<span class="lineNum">    2518 </span>            :           }
<span class="lineNum">    2519 </span><span class="lineNoCov">          0 :         INSN_REG_PRESSURE_EXCESS_COST_CHANGE (insns[i]) = cost;</span>
<span class="lineNum">    2520 </span>            :       }
<span class="lineNum">    2521 </span><span class="lineNoCov">          0 :   if (print_p)</span>
<span class="lineNum">    2522 </span><span class="lineNoCov">          0 :     fprintf (sched_dump, MODEL_BAR);</span>
<span class="lineNum">    2523 </span>            : 
<span class="lineNum">    2524 </span>            :   /* Use MAX (baseECC, 0) and baseP to calculcate ECC for each
<span class="lineNum">    2525 </span>            :      instruction.  */
<span class="lineNum">    2526 </span><span class="lineNoCov">          0 :   for (i = 0; i &lt; count; i++)</span>
<span class="lineNum">    2527 </span>            :     {
<span class="lineNum">    2528 </span><span class="lineNoCov">          0 :       cost = INSN_REG_PRESSURE_EXCESS_COST_CHANGE (insns[i]);</span>
<span class="lineNum">    2529 </span><span class="lineNoCov">          0 :       priority = INSN_PRIORITY (insns[i]) - insn_delay (insns[i]);</span>
<span class="lineNum">    2530 </span><span class="lineNoCov">          0 :       if (cost &gt; 0 &amp;&amp; priority &gt; priority_base)</span>
<span class="lineNum">    2531 </span>            :         {
<span class="lineNum">    2532 </span><span class="lineNoCov">          0 :           cost += priority_base - priority;</span>
<span class="lineNum">    2533 </span><span class="lineNoCov">          0 :           INSN_REG_PRESSURE_EXCESS_COST_CHANGE (insns[i]) = MAX (cost, 0);</span>
<span class="lineNum">    2534 </span>            :         }
<span class="lineNum">    2535 </span>            :     }
<span class="lineNum">    2536 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    2537 </span>            : 
<span class="lineNum">    2538 </span>            : 
<span class="lineNum">    2539 </span>            : /* Enum of rank_for_schedule heuristic decisions.  */
<span class="lineNum">    2540 </span>            : enum rfs_decision {
<span class="lineNum">    2541 </span>            :   RFS_LIVE_RANGE_SHRINK1, RFS_LIVE_RANGE_SHRINK2,
<span class="lineNum">    2542 </span>            :   RFS_SCHED_GROUP, RFS_PRESSURE_DELAY, RFS_PRESSURE_TICK,
<span class="lineNum">    2543 </span>            :   RFS_FEEDS_BACKTRACK_INSN, RFS_PRIORITY, RFS_SPECULATION,
<span class="lineNum">    2544 </span>            :   RFS_SCHED_RANK, RFS_LAST_INSN, RFS_PRESSURE_INDEX,
<span class="lineNum">    2545 </span>            :   RFS_DEP_COUNT, RFS_TIE, RFS_FUSION, RFS_COST, RFS_N };
<span class="lineNum">    2546 </span>            : 
<span class="lineNum">    2547 </span>            : /* Corresponding strings for print outs.  */
<span class="lineNum">    2548 </span>            : static const char *rfs_str[RFS_N] = {
<span class="lineNum">    2549 </span>            :   &quot;RFS_LIVE_RANGE_SHRINK1&quot;, &quot;RFS_LIVE_RANGE_SHRINK2&quot;,
<span class="lineNum">    2550 </span>            :   &quot;RFS_SCHED_GROUP&quot;, &quot;RFS_PRESSURE_DELAY&quot;, &quot;RFS_PRESSURE_TICK&quot;,
<span class="lineNum">    2551 </span>            :   &quot;RFS_FEEDS_BACKTRACK_INSN&quot;, &quot;RFS_PRIORITY&quot;, &quot;RFS_SPECULATION&quot;,
<span class="lineNum">    2552 </span>            :   &quot;RFS_SCHED_RANK&quot;, &quot;RFS_LAST_INSN&quot;, &quot;RFS_PRESSURE_INDEX&quot;,
<span class="lineNum">    2553 </span>            :   &quot;RFS_DEP_COUNT&quot;, &quot;RFS_TIE&quot;, &quot;RFS_FUSION&quot;, &quot;RFS_COST&quot; };
<span class="lineNum">    2554 </span>            : 
<span class="lineNum">    2555 </span>            : /* Statistical breakdown of rank_for_schedule decisions.  */
<span class="lineNum">    2556 </span>            : struct rank_for_schedule_stats_t { unsigned stats[RFS_N]; };
<span class="lineNum">    2557 </span>            : static rank_for_schedule_stats_t rank_for_schedule_stats;
<span class="lineNum">    2558 </span>            : 
<span class="lineNum">    2559 </span>            : /* Return the result of comparing insns TMP and TMP2 and update
<a name="2560"><span class="lineNum">    2560 </span>            :    Rank_For_Schedule statistics.  */</a>
<span class="lineNum">    2561 </span>            : static int
<span class="lineNum">    2562 </span><span class="lineCov">  223347060 : rfs_result (enum rfs_decision decision, int result, rtx tmp, rtx tmp2)</span>
<span class="lineNum">    2563 </span>            : {
<span class="lineNum">    2564 </span><span class="lineCov">  223347060 :   ++rank_for_schedule_stats.stats[decision];</span>
<span class="lineNum">    2565 </span><span class="lineCov">  223347060 :   if (result &lt; 0)</span>
<span class="lineNum">    2566 </span><span class="lineCov">  123755574 :     INSN_LAST_RFS_WIN (tmp) = decision;</span>
<span class="lineNum">    2567 </span><span class="lineCov">   99591486 :   else if (result &gt; 0)</span>
<span class="lineNum">    2568 </span><span class="lineCov">   99591486 :     INSN_LAST_RFS_WIN (tmp2) = decision;</span>
<span class="lineNum">    2569 </span>            :   else
<span class="lineNum">    2570 </span><span class="lineNoCov">          0 :     gcc_unreachable ();</span>
<span class="lineNum">    2571 </span><span class="lineCov">  223347060 :   return result;</span>
<span class="lineNum">    2572 </span>            : }
<span class="lineNum">    2573 </span>            : 
<span class="lineNum">    2574 </span>            : /* Sorting predicate to move DEBUG_INSNs to the top of ready list, while
<span class="lineNum">    2575 </span>            :    keeping normal insns in original order.  */
<a name="2576"><span class="lineNum">    2576 </span>            : </a>
<span class="lineNum">    2577 </span>            : static int
<span class="lineNum">    2578 </span><span class="lineCov">  218618159 : rank_for_schedule_debug (const void *x, const void *y)</span>
<span class="lineNum">    2579 </span>            : {
<span class="lineNum">    2580 </span><span class="lineCov">  218618159 :   rtx_insn *tmp = *(rtx_insn * const *) y;</span>
<span class="lineNum">    2581 </span><span class="lineCov">  218618159 :   rtx_insn *tmp2 = *(rtx_insn * const *) x;</span>
<span class="lineNum">    2582 </span>            : 
<span class="lineNum">    2583 </span>            :   /* Schedule debug insns as early as possible.  */
<span class="lineNum">    2584 </span><span class="lineCov">  218618159 :   if (DEBUG_INSN_P (tmp) &amp;&amp; !DEBUG_INSN_P (tmp2))</span>
<span class="lineNum">    2585 </span>            :     return -1;
<span class="lineNum">    2586 </span><span class="lineCov">  138350120 :   else if (!DEBUG_INSN_P (tmp) &amp;&amp; DEBUG_INSN_P (tmp2))</span>
<span class="lineNum">    2587 </span>            :     return 1;
<span class="lineNum">    2588 </span><span class="lineCov">  103305850 :   else if (DEBUG_INSN_P (tmp) &amp;&amp; DEBUG_INSN_P (tmp2))</span>
<span class="lineNum">    2589 </span><span class="lineNoCov">          0 :     return INSN_LUID (tmp) - INSN_LUID (tmp2);</span>
<span class="lineNum">    2590 </span>            :   else
<span class="lineNum">    2591 </span><span class="lineCov">  103305850 :     return INSN_RFS_DEBUG_ORIG_ORDER (tmp2) - INSN_RFS_DEBUG_ORIG_ORDER (tmp);</span>
<span class="lineNum">    2592 </span>            : }
<span class="lineNum">    2593 </span>            : 
<span class="lineNum">    2594 </span>            : /* Returns a positive value if x is preferred; returns a negative value if
<span class="lineNum">    2595 </span>            :    y is preferred.  Should never return 0, since that will make the sort
<span class="lineNum">    2596 </span>            :    unstable.  */
<a name="2597"><span class="lineNum">    2597 </span>            : </a>
<span class="lineNum">    2598 </span>            : static int
<span class="lineNum">    2599 </span><span class="lineCov">  223347835 : rank_for_schedule (const void *x, const void *y)</span>
<span class="lineNum">    2600 </span>            : {
<span class="lineNum">    2601 </span><span class="lineCov">  223347835 :   rtx_insn *tmp = *(rtx_insn * const *) y;</span>
<span class="lineNum">    2602 </span><span class="lineCov">  223347835 :   rtx_insn *tmp2 = *(rtx_insn * const *) x;</span>
<span class="lineNum">    2603 </span><span class="lineCov">  223347835 :   int tmp_class, tmp2_class;</span>
<span class="lineNum">    2604 </span><span class="lineCov">  223347835 :   int val, priority_val, info_val, diff;</span>
<span class="lineNum">    2605 </span>            : 
<span class="lineNum">    2606 </span><span class="lineCov">  223347835 :   if (live_range_shrinkage_p)</span>
<span class="lineNum">    2607 </span>            :     {
<span class="lineNum">    2608 </span>            :       /* Don't use SCHED_PRESSURE_MODEL -- it results in much worse
<span class="lineNum">    2609 </span>            :          code.  */
<span class="lineNum">    2610 </span><span class="lineCov">       2570 :       gcc_assert (sched_pressure == SCHED_PRESSURE_WEIGHTED);</span>
<span class="lineNum">    2611 </span><span class="lineCov">       2570 :       if ((INSN_REG_PRESSURE_EXCESS_COST_CHANGE (tmp) &lt; 0</span>
<span class="lineNum">    2612 </span><span class="lineCov">       2472 :            || INSN_REG_PRESSURE_EXCESS_COST_CHANGE (tmp2) &lt; 0)</span>
<span class="lineNum">    2613 </span><span class="lineCov">       2756 :           &amp;&amp; (diff = (INSN_REG_PRESSURE_EXCESS_COST_CHANGE (tmp)</span>
<span class="lineNum">    2614 </span><span class="lineCov">        191 :                       - INSN_REG_PRESSURE_EXCESS_COST_CHANGE (tmp2))) != 0)</span>
<span class="lineNum">    2615 </span><span class="lineCov">        191 :         return rfs_result (RFS_LIVE_RANGE_SHRINK1, diff, tmp, tmp2);</span>
<span class="lineNum">    2616 </span>            :       /* Sort by INSN_LUID (original insn order), so that we make the
<span class="lineNum">    2617 </span>            :          sort stable.  This minimizes instruction movement, thus
<span class="lineNum">    2618 </span>            :          minimizing sched's effect on debugging and cross-jumping.  */
<span class="lineNum">    2619 </span><span class="lineCov">       7137 :       return rfs_result (RFS_LIVE_RANGE_SHRINK2,</span>
<span class="lineNum">    2620 </span><span class="lineCov">       4758 :                          INSN_LUID (tmp) - INSN_LUID (tmp2), tmp, tmp2);</span>
<span class="lineNum">    2621 </span>            :     }
<span class="lineNum">    2622 </span>            : 
<span class="lineNum">    2623 </span>            :   /* The insn in a schedule group should be issued the first.  */
<span class="lineNum">    2624 </span><span class="lineCov">  223345265 :   if (flag_sched_group_heuristic &amp;&amp;</span>
<span class="lineNum">    2625 </span><span class="lineCov">  223345265 :       SCHED_GROUP_P (tmp) != SCHED_GROUP_P (tmp2))</span>
<span class="lineNum">    2626 </span><span class="lineCov">        274 :     return rfs_result (RFS_SCHED_GROUP, SCHED_GROUP_P (tmp2) ? 1 : -1,</span>
<span class="lineNum">    2627 </span><span class="lineCov">        186 :                        tmp, tmp2);</span>
<span class="lineNum">    2628 </span>            : 
<span class="lineNum">    2629 </span>            :   /* Make sure that priority of TMP and TMP2 are initialized.  */
<span class="lineNum">    2630 </span><span class="lineCov">  223345079 :   gcc_assert (INSN_PRIORITY_KNOWN (tmp) &amp;&amp; INSN_PRIORITY_KNOWN (tmp2));</span>
<span class="lineNum">    2631 </span>            : 
<span class="lineNum">    2632 </span><span class="lineCov">  223345079 :   if (sched_fusion)</span>
<span class="lineNum">    2633 </span>            :     {
<span class="lineNum">    2634 </span>            :       /* The instruction that has the same fusion priority as the last
<span class="lineNum">    2635 </span>            :          instruction is the instruction we picked next.  If that is not
<span class="lineNum">    2636 </span>            :          the case, we sort ready list firstly by fusion priority, then
<span class="lineNum">    2637 </span>            :          by priority, and at last by INSN_LUID.  */
<span class="lineNum">    2638 </span><span class="lineNoCov">          0 :       int a = INSN_FUSION_PRIORITY (tmp);</span>
<span class="lineNum">    2639 </span><span class="lineNoCov">          0 :       int b = INSN_FUSION_PRIORITY (tmp2);</span>
<span class="lineNum">    2640 </span><span class="lineNoCov">          0 :       int last = -1;</span>
<span class="lineNum">    2641 </span>            : 
<span class="lineNum">    2642 </span><span class="lineNoCov">          0 :       if (last_nondebug_scheduled_insn</span>
<span class="lineNum">    2643 </span><span class="lineNoCov">          0 :           &amp;&amp; !NOTE_P (last_nondebug_scheduled_insn)</span>
<span class="lineNum">    2644 </span><span class="lineNoCov">          0 :           &amp;&amp; BLOCK_FOR_INSN (tmp)</span>
<span class="lineNum">    2645 </span><span class="lineNoCov">          0 :                == BLOCK_FOR_INSN (last_nondebug_scheduled_insn))</span>
<span class="lineNum">    2646 </span><span class="lineNoCov">          0 :         last = INSN_FUSION_PRIORITY (last_nondebug_scheduled_insn);</span>
<span class="lineNum">    2647 </span>            : 
<span class="lineNum">    2648 </span><span class="lineNoCov">          0 :       if (a != last &amp;&amp; b != last)</span>
<span class="lineNum">    2649 </span>            :         {
<span class="lineNum">    2650 </span><span class="lineNoCov">          0 :           if (a == b)</span>
<span class="lineNum">    2651 </span>            :             {
<span class="lineNum">    2652 </span><span class="lineNoCov">          0 :               a = INSN_PRIORITY (tmp);</span>
<span class="lineNum">    2653 </span><span class="lineNoCov">          0 :               b = INSN_PRIORITY (tmp2);</span>
<span class="lineNum">    2654 </span>            :             }
<span class="lineNum">    2655 </span><span class="lineNoCov">          0 :           if (a != b)</span>
<span class="lineNum">    2656 </span><span class="lineNoCov">          0 :             return rfs_result (RFS_FUSION, b - a, tmp, tmp2);</span>
<span class="lineNum">    2657 </span>            :           else
<span class="lineNum">    2658 </span><span class="lineNoCov">          0 :             return rfs_result (RFS_FUSION,</span>
<span class="lineNum">    2659 </span><span class="lineNoCov">          0 :                                INSN_LUID (tmp) - INSN_LUID (tmp2), tmp, tmp2);</span>
<span class="lineNum">    2660 </span>            :         }
<span class="lineNum">    2661 </span><span class="lineNoCov">          0 :       else if (a == b)</span>
<span class="lineNum">    2662 </span>            :         {
<span class="lineNum">    2663 </span><span class="lineNoCov">          0 :           gcc_assert (last_nondebug_scheduled_insn</span>
<span class="lineNum">    2664 </span>            :                       &amp;&amp; !NOTE_P (last_nondebug_scheduled_insn));
<span class="lineNum">    2665 </span><span class="lineNoCov">          0 :           last = INSN_PRIORITY (last_nondebug_scheduled_insn);</span>
<span class="lineNum">    2666 </span>            : 
<span class="lineNum">    2667 </span><span class="lineNoCov">          0 :           a = abs (INSN_PRIORITY (tmp) - last);</span>
<span class="lineNum">    2668 </span><span class="lineNoCov">          0 :           b = abs (INSN_PRIORITY (tmp2) - last);</span>
<span class="lineNum">    2669 </span><span class="lineNoCov">          0 :           if (a != b)</span>
<span class="lineNum">    2670 </span><span class="lineNoCov">          0 :             return rfs_result (RFS_FUSION, a - b, tmp, tmp2);</span>
<span class="lineNum">    2671 </span>            :           else
<span class="lineNum">    2672 </span><span class="lineNoCov">          0 :             return rfs_result (RFS_FUSION,</span>
<span class="lineNum">    2673 </span><span class="lineNoCov">          0 :                                INSN_LUID (tmp) - INSN_LUID (tmp2), tmp, tmp2);</span>
<span class="lineNum">    2674 </span>            :         }
<span class="lineNum">    2675 </span><span class="lineNoCov">          0 :       else if (a == last)</span>
<span class="lineNum">    2676 </span><span class="lineNoCov">          0 :         return rfs_result (RFS_FUSION, -1, tmp, tmp2);</span>
<span class="lineNum">    2677 </span>            :       else
<span class="lineNum">    2678 </span><span class="lineNoCov">          0 :         return rfs_result (RFS_FUSION, 1, tmp, tmp2);</span>
<span class="lineNum">    2679 </span>            :     }
<span class="lineNum">    2680 </span>            : 
<span class="lineNum">    2681 </span><span class="lineCov">  223345079 :   if (sched_pressure != SCHED_PRESSURE_NONE)</span>
<span class="lineNum">    2682 </span>            :     {
<span class="lineNum">    2683 </span>            :       /* Prefer insn whose scheduling results in the smallest register
<span class="lineNum">    2684 </span>            :          pressure excess.  */
<span class="lineNum">    2685 </span><span class="lineCov">      76293 :       if ((diff = (INSN_REG_PRESSURE_EXCESS_COST_CHANGE (tmp)</span>
<span class="lineNum">    2686 </span><span class="lineCov">      25431 :                    + insn_delay (tmp)</span>
<span class="lineNum">    2687 </span><span class="lineCov">      50862 :                    - INSN_REG_PRESSURE_EXCESS_COST_CHANGE (tmp2)</span>
<span class="lineNum">    2688 </span><span class="lineCov">      25431 :                    - insn_delay (tmp2))))</span>
<span class="lineNum">    2689 </span><span class="lineCov">       8216 :         return rfs_result (RFS_PRESSURE_DELAY, diff, tmp, tmp2);</span>
<span class="lineNum">    2690 </span>            :     }
<span class="lineNum">    2691 </span>            : 
<span class="lineNum">    2692 </span><span class="lineCov">  223336863 :   if (sched_pressure != SCHED_PRESSURE_NONE</span>
<span class="lineNum">    2693 </span><span class="lineCov">      51645 :       &amp;&amp; (INSN_TICK (tmp2) &gt; clock_var || INSN_TICK (tmp) &gt; clock_var)</span>
<span class="lineNum">    2694 </span><span class="lineCov">  223342513 :       &amp;&amp; INSN_TICK (tmp2) != INSN_TICK (tmp))</span>
<span class="lineNum">    2695 </span>            :     {
<span class="lineNum">    2696 </span><span class="lineNoCov">          0 :       diff = INSN_TICK (tmp) - INSN_TICK (tmp2);</span>
<span class="lineNum">    2697 </span><span class="lineNoCov">          0 :       return rfs_result (RFS_PRESSURE_TICK, diff, tmp, tmp2);</span>
<span class="lineNum">    2698 </span>            :     }
<span class="lineNum">    2699 </span>            : 
<span class="lineNum">    2700 </span>            :   /* If we are doing backtracking in this schedule, prefer insns that
<span class="lineNum">    2701 </span>            :      have forward dependencies with negative cost against an insn that
<span class="lineNum">    2702 </span>            :      was already scheduled.  */
<span class="lineNum">    2703 </span><span class="lineCov">  223336863 :   if (current_sched_info-&gt;flags &amp; DO_BACKTRACKING)</span>
<span class="lineNum">    2704 </span>            :     {
<span class="lineNum">    2705 </span><span class="lineNoCov">          0 :       priority_val = FEEDS_BACKTRACK_INSN (tmp2) - FEEDS_BACKTRACK_INSN (tmp);</span>
<span class="lineNum">    2706 </span><span class="lineNoCov">          0 :       if (priority_val)</span>
<span class="lineNum">    2707 </span><span class="lineNoCov">          0 :         return rfs_result (RFS_FEEDS_BACKTRACK_INSN, priority_val, tmp, tmp2);</span>
<span class="lineNum">    2708 </span>            :     }
<span class="lineNum">    2709 </span>            : 
<span class="lineNum">    2710 </span>            :   /* Prefer insn with higher priority.  */
<span class="lineNum">    2711 </span><span class="lineCov">  893347452 :   priority_val = INSN_PRIORITY (tmp2) - INSN_PRIORITY (tmp);</span>
<span class="lineNum">    2712 </span>            : 
<span class="lineNum">    2713 </span><span class="lineCov">  223336863 :   if (flag_sched_critical_path_heuristic &amp;&amp; priority_val)</span>
<span class="lineNum">    2714 </span><span class="lineCov">   46094732 :     return rfs_result (RFS_PRIORITY, priority_val, tmp, tmp2);</span>
<span class="lineNum">    2715 </span>            : 
<span class="lineNum">    2716 </span><span class="lineCov">  177242131 :   if (PARAM_VALUE (PARAM_SCHED_AUTOPREF_QUEUE_DEPTH) &gt;= 0)</span>
<span class="lineNum">    2717 </span>            :     {
<span class="lineNum">    2718 </span><span class="lineCov">       1342 :       int autopref = autopref_rank_for_schedule (tmp, tmp2);</span>
<span class="lineNum">    2719 </span><span class="lineCov">       1342 :       if (autopref != 0)</span>
<span class="lineNum">    2720 </span>            :         return autopref;
<span class="lineNum">    2721 </span>            :     }
<span class="lineNum">    2722 </span>            : 
<span class="lineNum">    2723 </span>            :   /* Prefer speculative insn with greater dependencies weakness.  */
<span class="lineNum">    2724 </span><span class="lineCov">  177241356 :   if (flag_sched_spec_insn_heuristic &amp;&amp; spec_info)</span>
<span class="lineNum">    2725 </span>            :     {
<span class="lineNum">    2726 </span><span class="lineNoCov">          0 :       ds_t ds1, ds2;</span>
<span class="lineNum">    2727 </span><span class="lineNoCov">          0 :       dw_t dw1, dw2;</span>
<span class="lineNum">    2728 </span><span class="lineNoCov">          0 :       int dw;</span>
<span class="lineNum">    2729 </span>            : 
<span class="lineNum">    2730 </span><span class="lineNoCov">          0 :       ds1 = TODO_SPEC (tmp) &amp; SPECULATIVE;</span>
<span class="lineNum">    2731 </span><span class="lineNoCov">          0 :       if (ds1)</span>
<span class="lineNum">    2732 </span><span class="lineNoCov">          0 :         dw1 = ds_weak (ds1);</span>
<span class="lineNum">    2733 </span>            :       else
<span class="lineNum">    2734 </span>            :         dw1 = NO_DEP_WEAK;
<span class="lineNum">    2735 </span>            : 
<span class="lineNum">    2736 </span><span class="lineNoCov">          0 :       ds2 = TODO_SPEC (tmp2) &amp; SPECULATIVE;</span>
<span class="lineNum">    2737 </span><span class="lineNoCov">          0 :       if (ds2)</span>
<span class="lineNum">    2738 </span><span class="lineNoCov">          0 :         dw2 = ds_weak (ds2);</span>
<span class="lineNum">    2739 </span>            :       else
<span class="lineNum">    2740 </span>            :         dw2 = NO_DEP_WEAK;
<span class="lineNum">    2741 </span>            : 
<span class="lineNum">    2742 </span><span class="lineNoCov">          0 :       dw = dw2 - dw1;</span>
<span class="lineNum">    2743 </span><span class="lineNoCov">          0 :       if (dw &gt; (NO_DEP_WEAK / 8) || dw &lt; -(NO_DEP_WEAK / 8))</span>
<span class="lineNum">    2744 </span><span class="lineNoCov">          0 :         return rfs_result (RFS_SPECULATION, dw, tmp, tmp2);</span>
<span class="lineNum">    2745 </span>            :     }
<span class="lineNum">    2746 </span>            : 
<span class="lineNum">    2747 </span><span class="lineCov">  177241356 :   info_val = (*current_sched_info-&gt;rank) (tmp, tmp2);</span>
<span class="lineNum">    2748 </span><span class="lineCov">  177241356 :   if (flag_sched_rank_heuristic &amp;&amp; info_val)</span>
<span class="lineNum">    2749 </span><span class="lineCov">          7 :     return rfs_result (RFS_SCHED_RANK, info_val, tmp, tmp2);</span>
<span class="lineNum">    2750 </span>            : 
<span class="lineNum">    2751 </span>            :   /* Compare insns based on their relation to the last scheduled
<span class="lineNum">    2752 </span>            :      non-debug insn.  */
<span class="lineNum">    2753 </span><span class="lineCov">  177241349 :   if (flag_sched_last_insn_heuristic &amp;&amp; last_nondebug_scheduled_insn)</span>
<span class="lineNum">    2754 </span>            :     {
<span class="lineNum">    2755 </span><span class="lineCov">  163873638 :       dep_t dep1;</span>
<span class="lineNum">    2756 </span><span class="lineCov">  163873638 :       dep_t dep2;</span>
<span class="lineNum">    2757 </span><span class="lineCov">  163873638 :       rtx_insn *last = last_nondebug_scheduled_insn;</span>
<span class="lineNum">    2758 </span>            : 
<span class="lineNum">    2759 </span>            :       /* Classify the instructions into three classes:
<span class="lineNum">    2760 </span>            :          1) Data dependent on last schedule insn.
<span class="lineNum">    2761 </span>            :          2) Anti/Output dependent on last scheduled insn.
<span class="lineNum">    2762 </span>            :          3) Independent of last scheduled insn, or has latency of one.
<span class="lineNum">    2763 </span>            :          Choose the insn from the highest numbered class if different.  */
<span class="lineNum">    2764 </span><span class="lineCov">  163873638 :       dep1 = sd_find_dep_between (last, tmp, true);</span>
<span class="lineNum">    2765 </span>            : 
<span class="lineNum">    2766 </span><span class="lineCov">  163873638 :       if (dep1 == NULL || dep_cost (dep1) == 1)</span>
<span class="lineNum">    2767 </span>            :         tmp_class = 3;
<span class="lineNum">    2768 </span><span class="lineCov">   25007856 :       else if (/* Data dependence.  */</span>
<span class="lineNum">    2769 </span><span class="lineCov">   12503928 :                DEP_TYPE (dep1) == REG_DEP_TRUE)</span>
<span class="lineNum">    2770 </span>            :         tmp_class = 1;
<span class="lineNum">    2771 </span>            :       else
<span class="lineNum">    2772 </span><span class="lineCov">   11644472 :         tmp_class = 2;</span>
<span class="lineNum">    2773 </span>            : 
<span class="lineNum">    2774 </span><span class="lineCov">  163873638 :       dep2 = sd_find_dep_between (last, tmp2, true);</span>
<span class="lineNum">    2775 </span>            : 
<span class="lineNum">    2776 </span><span class="lineCov">  163873638 :       if (dep2 == NULL || dep_cost (dep2)  == 1)</span>
<span class="lineNum">    2777 </span>            :         tmp2_class = 3;
<span class="lineNum">    2778 </span><span class="lineCov">   25485600 :       else if (/* Data dependence.  */</span>
<span class="lineNum">    2779 </span><span class="lineCov">   12742800 :                DEP_TYPE (dep2) == REG_DEP_TRUE)</span>
<span class="lineNum">    2780 </span>            :         tmp2_class = 1;
<span class="lineNum">    2781 </span>            :       else
<span class="lineNum">    2782 </span><span class="lineCov">   11787131 :         tmp2_class = 2;</span>
<span class="lineNum">    2783 </span>            : 
<span class="lineNum">    2784 </span><span class="lineCov">  163873638 :       if ((val = tmp2_class - tmp_class))</span>
<span class="lineNum">    2785 </span><span class="lineCov">    1867228 :         return rfs_result (RFS_LAST_INSN, val, tmp, tmp2);</span>
<span class="lineNum">    2786 </span>            :     }
<span class="lineNum">    2787 </span>            : 
<span class="lineNum">    2788 </span>            :   /* Prefer instructions that occur earlier in the model schedule.  */
<span class="lineNum">    2789 </span><span class="lineCov">  175374121 :   if (sched_pressure == SCHED_PRESSURE_MODEL)</span>
<span class="lineNum">    2790 </span>            :     {
<span class="lineNum">    2791 </span><span class="lineNoCov">          0 :       diff = model_index (tmp) - model_index (tmp2);</span>
<span class="lineNum">    2792 </span><span class="lineNoCov">          0 :       if (diff != 0)</span>
<span class="lineNum">    2793 </span><span class="lineNoCov">          0 :         return rfs_result (RFS_PRESSURE_INDEX, diff, tmp, tmp2);</span>
<span class="lineNum">    2794 </span>            :     }
<span class="lineNum">    2795 </span>            : 
<span class="lineNum">    2796 </span>            :   /* Prefer the insn which has more later insns that depend on it.
<span class="lineNum">    2797 </span>            :      This gives the scheduler more freedom when scheduling later
<span class="lineNum">    2798 </span>            :      instructions at the expense of added register pressure.  */
<span class="lineNum">    2799 </span>            : 
<span class="lineNum">    2800 </span><span class="lineCov">  175374121 :   val = (dep_list_size (tmp2, SD_LIST_FORW)</span>
<span class="lineNum">    2801 </span><span class="lineCov">  175374121 :          - dep_list_size (tmp, SD_LIST_FORW));</span>
<span class="lineNum">    2802 </span>            : 
<span class="lineNum">    2803 </span><span class="lineCov">  175374121 :   if (flag_sched_dep_count_heuristic &amp;&amp; val != 0)</span>
<span class="lineNum">    2804 </span><span class="lineCov">   18088553 :     return rfs_result (RFS_DEP_COUNT, val, tmp, tmp2);</span>
<span class="lineNum">    2805 </span>            : 
<span class="lineNum">    2806 </span>            :   /* Sort by INSN_COST rather than INSN_LUID.  This means that instructions
<span class="lineNum">    2807 </span>            :      which take longer to execute are prioritised and it leads to more
<span class="lineNum">    2808 </span>            :      dual-issue opportunities on in-order cores which have this feature.  */
<span class="lineNum">    2809 </span>            : 
<span class="lineNum">    2810 </span><span class="lineCov">  157285568 :   if (INSN_COST (tmp) != INSN_COST (tmp2))</span>
<span class="lineNum">    2811 </span><span class="lineCov">   27420330 :     return rfs_result (RFS_COST, INSN_COST (tmp2) - INSN_COST (tmp),</span>
<span class="lineNum">    2812 </span><span class="lineCov">    5484066 :                        tmp, tmp2);</span>
<span class="lineNum">    2813 </span>            : 
<span class="lineNum">    2814 </span>            :   /* If insns are equally good, sort by INSN_LUID (original insn order),
<span class="lineNum">    2815 </span>            :      so that we make the sort stable.  This minimizes instruction movement,
<span class="lineNum">    2816 </span>            :      thus minimizing sched's effect on debugging and cross-jumping.  */
<span class="lineNum">    2817 </span><span class="lineCov">  303603004 :   return rfs_result (RFS_TIE, INSN_LUID (tmp) - INSN_LUID (tmp2), tmp, tmp2);</span>
<span class="lineNum">    2818 </span>            : }
<span class="lineNum">    2819 </span>            : 
<span class="lineNum">    2820 </span>            : /* Resort the array A in which only element at index N may be out of order.  */
<a name="2821"><span class="lineNum">    2821 </span>            : </a>
<span class="lineNum">    2822 </span>            : HAIFA_INLINE static void
<span class="lineNum">    2823 </span><span class="lineCov">    4106448 : swap_sort (rtx_insn **a, int n)</span>
<span class="lineNum">    2824 </span>            : {
<span class="lineNum">    2825 </span><span class="lineCov">    4106448 :   rtx_insn *insn = a[n - 1];</span>
<span class="lineNum">    2826 </span><span class="lineCov">    4106448 :   int i = n - 2;</span>
<span class="lineNum">    2827 </span>            : 
<span class="lineNum">    2828 </span><span class="lineCov">    5657892 :   while (i &gt;= 0 &amp;&amp; rank_for_schedule (a + i, &amp;insn) &gt;= 0)</span>
<span class="lineNum">    2829 </span>            :     {
<span class="lineNum">    2830 </span><span class="lineCov">    1551444 :       a[i + 1] = a[i];</span>
<span class="lineNum">    2831 </span><span class="lineCov">    1551444 :       i -= 1;</span>
<span class="lineNum">    2832 </span>            :     }
<span class="lineNum">    2833 </span><span class="lineCov">    4106448 :   a[i + 1] = insn;</span>
<span class="lineNum">    2834 </span><span class="lineCov">    4106448 : }</span>
<span class="lineNum">    2835 </span>            : 
<span class="lineNum">    2836 </span>            : /* Add INSN to the insn queue so that it can be executed at least
<span class="lineNum">    2837 </span>            :    N_CYCLES after the currently executing insn.  Preserve insns
<span class="lineNum">    2838 </span>            :    chain for debugging purposes.  REASON will be printed in debugging
<span class="lineNum">    2839 </span>            :    output.  */
<a name="2840"><span class="lineNum">    2840 </span>            : </a>
<span class="lineNum">    2841 </span>            : HAIFA_INLINE static void
<span class="lineNum">    2842 </span><span class="lineCov">   25628346 : queue_insn (rtx_insn *insn, int n_cycles, const char *reason)</span>
<span class="lineNum">    2843 </span>            : {
<span class="lineNum">    2844 </span><span class="lineCov">   25628346 :   int next_q = NEXT_Q_AFTER (q_ptr, n_cycles);</span>
<span class="lineNum">    2845 </span><span class="lineCov">   25628346 :   rtx_insn_list *link = alloc_INSN_LIST (insn, insn_queue[next_q]);</span>
<span class="lineNum">    2846 </span><span class="lineCov">   25628346 :   int new_tick;</span>
<span class="lineNum">    2847 </span>            : 
<span class="lineNum">    2848 </span><span class="lineCov">   25628346 :   gcc_assert (n_cycles &lt;= max_insn_queue_index);</span>
<span class="lineNum">    2849 </span><span class="lineCov">   25628346 :   gcc_assert (!DEBUG_INSN_P (insn));</span>
<span class="lineNum">    2850 </span>            : 
<span class="lineNum">    2851 </span><span class="lineCov">   25628346 :   insn_queue[next_q] = link;</span>
<span class="lineNum">    2852 </span><span class="lineCov">   25628346 :   q_size += 1;</span>
<span class="lineNum">    2853 </span>            : 
<span class="lineNum">    2854 </span><span class="lineCov">   25628346 :   if (sched_verbose &gt;= 2)</span>
<span class="lineNum">    2855 </span>            :     {
<span class="lineNum">    2856 </span><span class="lineNoCov">          0 :       fprintf (sched_dump, &quot;;;\t\tReady--&gt;Q: insn %s: &quot;,</span>
<span class="lineNum">    2857 </span><span class="lineNoCov">          0 :                (*current_sched_info-&gt;print_insn) (insn, 0));</span>
<span class="lineNum">    2858 </span>            : 
<span class="lineNum">    2859 </span><span class="lineNoCov">          0 :       fprintf (sched_dump, &quot;queued for %d cycles (%s).\n&quot;, n_cycles, reason);</span>
<span class="lineNum">    2860 </span>            :     }
<span class="lineNum">    2861 </span>            : 
<span class="lineNum">    2862 </span><span class="lineCov">   25628346 :   QUEUE_INDEX (insn) = next_q;</span>
<span class="lineNum">    2863 </span>            : 
<span class="lineNum">    2864 </span><span class="lineCov">   25628346 :   if (current_sched_info-&gt;flags &amp; DO_BACKTRACKING)</span>
<span class="lineNum">    2865 </span>            :     {
<span class="lineNum">    2866 </span><span class="lineNoCov">          0 :       new_tick = clock_var + n_cycles;</span>
<span class="lineNum">    2867 </span><span class="lineNoCov">          0 :       if (INSN_TICK (insn) == INVALID_TICK || INSN_TICK (insn) &lt; new_tick)</span>
<span class="lineNum">    2868 </span><span class="lineNoCov">          0 :         INSN_TICK (insn) = new_tick;</span>
<span class="lineNum">    2869 </span>            : 
<span class="lineNum">    2870 </span><span class="lineNoCov">          0 :       if (INSN_EXACT_TICK (insn) != INVALID_TICK</span>
<span class="lineNum">    2871 </span><span class="lineNoCov">          0 :           &amp;&amp; INSN_EXACT_TICK (insn) &lt; clock_var + n_cycles)</span>
<span class="lineNum">    2872 </span>            :         {
<span class="lineNum">    2873 </span><span class="lineNoCov">          0 :           must_backtrack = true;</span>
<span class="lineNum">    2874 </span><span class="lineNoCov">          0 :           if (sched_verbose &gt;= 2)</span>
<span class="lineNum">    2875 </span><span class="lineNoCov">          0 :             fprintf (sched_dump, &quot;;;\t\tcausing a backtrack.\n&quot;);</span>
<span class="lineNum">    2876 </span>            :         }
<span class="lineNum">    2877 </span>            :     }
<span class="lineNum">    2878 </span><span class="lineCov">   25628346 : }</span>
<span class="lineNum">    2879 </span>            : 
<a name="2880"><span class="lineNum">    2880 </span>            : /* Remove INSN from queue.  */</a>
<span class="lineNum">    2881 </span>            : static void
<span class="lineNum">    2882 </span><span class="lineCov">      71203 : queue_remove (rtx_insn *insn)</span>
<span class="lineNum">    2883 </span>            : {
<span class="lineNum">    2884 </span><span class="lineCov">      71203 :   gcc_assert (QUEUE_INDEX (insn) &gt;= 0);</span>
<span class="lineNum">    2885 </span><span class="lineCov">     213609 :   remove_free_INSN_LIST_elem (insn, &amp;insn_queue[QUEUE_INDEX (insn)]);</span>
<span class="lineNum">    2886 </span><span class="lineCov">      71203 :   q_size--;</span>
<span class="lineNum">    2887 </span><span class="lineCov">      71203 :   QUEUE_INDEX (insn) = QUEUE_NOWHERE;</span>
<span class="lineNum">    2888 </span><span class="lineCov">      71203 : }</span>
<span class="lineNum">    2889 </span>            : 
<span class="lineNum">    2890 </span>            : /* Return a pointer to the bottom of the ready list, i.e. the insn
<span class="lineNum">    2891 </span>            :    with the lowest priority.  */
<a name="2892"><span class="lineNum">    2892 </span>            : </a>
<span class="lineNum">    2893 </span>            : rtx_insn **
<span class="lineNum">    2894 </span><span class="lineCov">   82835275 : ready_lastpos (struct ready_list *ready)</span>
<span class="lineNum">    2895 </span>            : {
<span class="lineNum">    2896 </span><span class="lineCov">   82835275 :   gcc_assert (ready-&gt;n_ready &gt;= 1);</span>
<span class="lineNum">    2897 </span><span class="lineCov">   82835275 :   return ready-&gt;vec + ready-&gt;first - ready-&gt;n_ready + 1;</span>
<span class="lineNum">    2898 </span>            : }
<span class="lineNum">    2899 </span>            : 
<span class="lineNum">    2900 </span>            : /* Add an element INSN to the ready list so that it ends up with the
<span class="lineNum">    2901 </span>            :    lowest/highest priority depending on FIRST_P.  */
<a name="2902"><span class="lineNum">    2902 </span>            : </a>
<span class="lineNum">    2903 </span>            : HAIFA_INLINE static void
<span class="lineNum">    2904 </span><span class="lineCov">   75476408 : ready_add (struct ready_list *ready, rtx_insn *insn, bool first_p)</span>
<span class="lineNum">    2905 </span>            : {
<span class="lineNum">    2906 </span><span class="lineCov">   75476408 :   if (!first_p)</span>
<span class="lineNum">    2907 </span>            :     {
<span class="lineNum">    2908 </span><span class="lineCov">   75474455 :       if (ready-&gt;first == ready-&gt;n_ready)</span>
<span class="lineNum">    2909 </span>            :         {
<span class="lineNum">    2910 </span><span class="lineCov">        123 :           memmove (ready-&gt;vec + ready-&gt;veclen - ready-&gt;n_ready,</span>
<span class="lineNum">    2911 </span><span class="lineCov">         41 :                    ready_lastpos (ready),</span>
<span class="lineNum">    2912 </span><span class="lineCov">         41 :                    ready-&gt;n_ready * sizeof (rtx));</span>
<span class="lineNum">    2913 </span><span class="lineCov">         41 :           ready-&gt;first = ready-&gt;veclen - 1;</span>
<span class="lineNum">    2914 </span>            :         }
<span class="lineNum">    2915 </span><span class="lineCov">   75474455 :       ready-&gt;vec[ready-&gt;first - ready-&gt;n_ready] = insn;</span>
<span class="lineNum">    2916 </span>            :     }
<span class="lineNum">    2917 </span>            :   else
<span class="lineNum">    2918 </span>            :     {
<span class="lineNum">    2919 </span><span class="lineCov">       1953 :       if (ready-&gt;first == ready-&gt;veclen - 1)</span>
<span class="lineNum">    2920 </span>            :         {
<span class="lineNum">    2921 </span><span class="lineCov">       1416 :           if (ready-&gt;n_ready)</span>
<span class="lineNum">    2922 </span>            :             /* ready_lastpos() fails when called with (ready-&gt;n_ready == 0).  */
<span class="lineNum">    2923 </span><span class="lineNoCov">          0 :             memmove (ready-&gt;vec + ready-&gt;veclen - ready-&gt;n_ready - 1,</span>
<span class="lineNum">    2924 </span><span class="lineNoCov">          0 :                      ready_lastpos (ready),</span>
<span class="lineNum">    2925 </span><span class="lineNoCov">          0 :                      ready-&gt;n_ready * sizeof (rtx));</span>
<span class="lineNum">    2926 </span><span class="lineCov">       1416 :           ready-&gt;first = ready-&gt;veclen - 2;</span>
<span class="lineNum">    2927 </span>            :         }
<span class="lineNum">    2928 </span><span class="lineCov">       1953 :       ready-&gt;vec[++(ready-&gt;first)] = insn;</span>
<span class="lineNum">    2929 </span>            :     }
<span class="lineNum">    2930 </span>            : 
<span class="lineNum">    2931 </span><span class="lineCov">   75476408 :   ready-&gt;n_ready++;</span>
<span class="lineNum">    2932 </span><span class="lineCov">   75476408 :   if (DEBUG_INSN_P (insn))</span>
<span class="lineNum">    2933 </span><span class="lineCov">   26603076 :     ready-&gt;n_debug++;</span>
<span class="lineNum">    2934 </span>            : 
<span class="lineNum">    2935 </span><span class="lineCov">   75476408 :   gcc_assert (QUEUE_INDEX (insn) != QUEUE_READY);</span>
<span class="lineNum">    2936 </span><span class="lineCov">  150952816 :   QUEUE_INDEX (insn) = QUEUE_READY;</span>
<span class="lineNum">    2937 </span>            : 
<span class="lineNum">    2938 </span><span class="lineCov">   75476408 :   if (INSN_EXACT_TICK (insn) != INVALID_TICK</span>
<span class="lineNum">    2939 </span><span class="lineCov">   75476408 :       &amp;&amp; INSN_EXACT_TICK (insn) &lt; clock_var)</span>
<span class="lineNum">    2940 </span>            :     {
<span class="lineNum">    2941 </span><span class="lineNoCov">          0 :       must_backtrack = true;</span>
<span class="lineNum">    2942 </span>            :     }
<span class="lineNum">    2943 </span><span class="lineCov">   75476408 : }</span>
<span class="lineNum">    2944 </span>            : 
<span class="lineNum">    2945 </span>            : /* Remove the element with the highest priority from the ready list and
<span class="lineNum">    2946 </span>            :    return it.  */
<a name="2947"><span class="lineNum">    2947 </span>            : </a>
<span class="lineNum">    2948 </span>            : HAIFA_INLINE static rtx_insn *
<span class="lineNum">    2949 </span><span class="lineCov">   74304628 : ready_remove_first (struct ready_list *ready)</span>
<span class="lineNum">    2950 </span>            : {
<span class="lineNum">    2951 </span><span class="lineCov">   74304628 :   rtx_insn *t;</span>
<span class="lineNum">    2952 </span>            : 
<span class="lineNum">    2953 </span><span class="lineCov">   74304628 :   gcc_assert (ready-&gt;n_ready);</span>
<span class="lineNum">    2954 </span><span class="lineCov">   74304628 :   t = ready-&gt;vec[ready-&gt;first--];</span>
<span class="lineNum">    2955 </span><span class="lineCov">   74304628 :   ready-&gt;n_ready--;</span>
<span class="lineNum">    2956 </span><span class="lineCov">   74304628 :   if (DEBUG_INSN_P (t))</span>
<span class="lineNum">    2957 </span><span class="lineCov">   26603076 :     ready-&gt;n_debug--;</span>
<span class="lineNum">    2958 </span>            :   /* If the queue becomes empty, reset it.  */
<span class="lineNum">    2959 </span><span class="lineCov">   74304628 :   if (ready-&gt;n_ready == 0)</span>
<span class="lineNum">    2960 </span><span class="lineCov">   39081119 :     ready-&gt;first = ready-&gt;veclen - 1;</span>
<span class="lineNum">    2961 </span>            : 
<span class="lineNum">    2962 </span><span class="lineCov">   74304628 :   gcc_assert (QUEUE_INDEX (t) == QUEUE_READY);</span>
<span class="lineNum">    2963 </span><span class="lineCov">  222913884 :   QUEUE_INDEX (t) = QUEUE_NOWHERE;</span>
<span class="lineNum">    2964 </span>            : 
<span class="lineNum">    2965 </span><span class="lineCov">   74304628 :   return t;</span>
<span class="lineNum">    2966 </span>            : }
<span class="lineNum">    2967 </span>            : 
<span class="lineNum">    2968 </span>            : /* The following code implements multi-pass scheduling for the first
<span class="lineNum">    2969 </span>            :    cycle.  In other words, we will try to choose ready insn which
<span class="lineNum">    2970 </span>            :    permits to start maximum number of insns on the same cycle.  */
<span class="lineNum">    2971 </span>            : 
<span class="lineNum">    2972 </span>            : /* Return a pointer to the element INDEX from the ready.  INDEX for
<span class="lineNum">    2973 </span>            :    insn with the highest priority is 0, and the lowest priority has
<span class="lineNum">    2974 </span>            :    N_READY - 1.  */
<a name="2975"><span class="lineNum">    2975 </span>            : </a>
<span class="lineNum">    2976 </span>            : rtx_insn *
<span class="lineNum">    2977 </span><span class="lineCov">  636074583 : ready_element (struct ready_list *ready, int index)</span>
<span class="lineNum">    2978 </span>            : {
<span class="lineNum">    2979 </span><span class="lineCov">  636074583 :   gcc_assert (ready-&gt;n_ready &amp;&amp; index &lt; ready-&gt;n_ready);</span>
<span class="lineNum">    2980 </span>            : 
<span class="lineNum">    2981 </span><span class="lineCov">  636074583 :   return ready-&gt;vec[ready-&gt;first - index];</span>
<span class="lineNum">    2982 </span>            : }
<span class="lineNum">    2983 </span>            : 
<span class="lineNum">    2984 </span>            : /* Remove the element INDEX from the ready list and return it.  INDEX
<span class="lineNum">    2985 </span>            :    for insn with the highest priority is 0, and the lowest priority
<span class="lineNum">    2986 </span>            :    has N_READY - 1.  */
<a name="2987"><span class="lineNum">    2987 </span>            : </a>
<span class="lineNum">    2988 </span>            : HAIFA_INLINE static rtx_insn *
<span class="lineNum">    2989 </span><span class="lineCov">   45235911 : ready_remove (struct ready_list *ready, int index)</span>
<span class="lineNum">    2990 </span>            : {
<span class="lineNum">    2991 </span><span class="lineCov">   45235911 :   rtx_insn *t;</span>
<span class="lineNum">    2992 </span><span class="lineCov">   45235911 :   int i;</span>
<span class="lineNum">    2993 </span>            : 
<span class="lineNum">    2994 </span><span class="lineCov">   45235911 :   if (index == 0)</span>
<span class="lineNum">    2995 </span><span class="lineCov">   44064167 :     return ready_remove_first (ready);</span>
<span class="lineNum">    2996 </span><span class="lineCov">    1171744 :   gcc_assert (ready-&gt;n_ready &amp;&amp; index &lt; ready-&gt;n_ready);</span>
<span class="lineNum">    2997 </span><span class="lineCov">    1171744 :   t = ready-&gt;vec[ready-&gt;first - index];</span>
<span class="lineNum">    2998 </span><span class="lineCov">    1171744 :   ready-&gt;n_ready--;</span>
<span class="lineNum">    2999 </span><span class="lineCov">    1171744 :   if (DEBUG_INSN_P (t))</span>
<span class="lineNum">    3000 </span><span class="lineNoCov">          0 :     ready-&gt;n_debug--;</span>
<span class="lineNum">    3001 </span><span class="lineCov">    3731892 :   for (i = index; i &lt; ready-&gt;n_ready; i++)</span>
<span class="lineNum">    3002 </span><span class="lineCov">    2560148 :     ready-&gt;vec[ready-&gt;first - i] = ready-&gt;vec[ready-&gt;first - i - 1];</span>
<span class="lineNum">    3003 </span><span class="lineCov">    1171744 :   QUEUE_INDEX (t) = QUEUE_NOWHERE;</span>
<span class="lineNum">    3004 </span><span class="lineCov">    1171744 :   return t;</span>
<span class="lineNum">    3005 </span>            : }
<span class="lineNum">    3006 </span>            : 
<a name="3007"><span class="lineNum">    3007 </span>            : /* Remove INSN from the ready list.  */</a>
<span class="lineNum">    3008 </span>            : static void
<span class="lineNum">    3009 </span><span class="lineNoCov">          0 : ready_remove_insn (rtx_insn *insn)</span>
<span class="lineNum">    3010 </span>            : {
<span class="lineNum">    3011 </span><span class="lineNoCov">          0 :   int i;</span>
<span class="lineNum">    3012 </span>            : 
<span class="lineNum">    3013 </span><span class="lineNoCov">          0 :   for (i = 0; i &lt; readyp-&gt;n_ready; i++)</span>
<span class="lineNum">    3014 </span><span class="lineNoCov">          0 :     if (ready_element (readyp, i) == insn)</span>
<span class="lineNum">    3015 </span>            :       {
<span class="lineNum">    3016 </span><span class="lineNoCov">          0 :         ready_remove (readyp, i);</span>
<span class="lineNum">    3017 </span><span class="lineNoCov">          0 :         return;</span>
<span class="lineNum">    3018 </span>            :       }
<span class="lineNum">    3019 </span><span class="lineNoCov">          0 :   gcc_unreachable ();</span>
<span class="lineNum">    3020 </span>            : }
<span class="lineNum">    3021 </span>            : 
<span class="lineNum">    3022 </span>            : /* Calculate difference of two statistics set WAS and NOW.
<a name="3023"><span class="lineNum">    3023 </span>            :    Result returned in WAS.  */</a>
<span class="lineNum">    3024 </span>            : static void
<span class="lineNum">    3025 </span><span class="lineNoCov">          0 : rank_for_schedule_stats_diff (rank_for_schedule_stats_t *was,</span>
<span class="lineNum">    3026 </span>            :                               const rank_for_schedule_stats_t *now)
<span class="lineNum">    3027 </span>            : {
<span class="lineNum">    3028 </span><span class="lineNoCov">          0 :   for (int i = 0; i &lt; RFS_N; ++i)</span>
<span class="lineNum">    3029 </span><span class="lineNoCov">          0 :     was-&gt;stats[i] = now-&gt;stats[i] - was-&gt;stats[i];</span>
<span class="lineNum">    3030 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    3031 </span>            : 
<a name="3032"><span class="lineNum">    3032 </span>            : /* Print rank_for_schedule statistics.  */</a>
<span class="lineNum">    3033 </span>            : static void
<span class="lineNum">    3034 </span><span class="lineNoCov">          0 : print_rank_for_schedule_stats (const char *prefix,</span>
<span class="lineNum">    3035 </span>            :                                const rank_for_schedule_stats_t *stats,
<span class="lineNum">    3036 </span>            :                                struct ready_list *ready)
<span class="lineNum">    3037 </span>            : {
<span class="lineNum">    3038 </span><span class="lineNoCov">          0 :   for (int i = 0; i &lt; RFS_N; ++i)</span>
<span class="lineNum">    3039 </span><span class="lineNoCov">          0 :     if (stats-&gt;stats[i])</span>
<span class="lineNum">    3040 </span>            :       {
<span class="lineNum">    3041 </span><span class="lineNoCov">          0 :         fprintf (sched_dump, &quot;%s%20s: %u&quot;, prefix, rfs_str[i], stats-&gt;stats[i]);</span>
<span class="lineNum">    3042 </span>            : 
<span class="lineNum">    3043 </span><span class="lineNoCov">          0 :         if (ready != NULL)</span>
<span class="lineNum">    3044 </span>            :           /* Print out insns that won due to RFS_&lt;I&gt;.  */
<span class="lineNum">    3045 </span>            :           {
<span class="lineNum">    3046 </span><span class="lineNoCov">          0 :             rtx_insn **p = ready_lastpos (ready);</span>
<span class="lineNum">    3047 </span>            : 
<span class="lineNum">    3048 </span><span class="lineNoCov">          0 :             fprintf (sched_dump, &quot;:&quot;);</span>
<span class="lineNum">    3049 </span>            :             /* Start with 1 since least-priority insn didn't have any wins.  */
<span class="lineNum">    3050 </span><span class="lineNoCov">          0 :             for (int j = 1; j &lt; ready-&gt;n_ready; ++j)</span>
<span class="lineNum">    3051 </span><span class="lineNoCov">          0 :               if (INSN_LAST_RFS_WIN (p[j]) == i)</span>
<span class="lineNum">    3052 </span><span class="lineNoCov">          0 :                 fprintf (sched_dump, &quot; %s&quot;,</span>
<span class="lineNum">    3053 </span><span class="lineNoCov">          0 :                          (*current_sched_info-&gt;print_insn) (p[j], 0));</span>
<span class="lineNum">    3054 </span>            :           }
<span class="lineNum">    3055 </span><span class="lineNoCov">          0 :         fprintf (sched_dump, &quot;\n&quot;);</span>
<span class="lineNum">    3056 </span>            :       }
<span class="lineNum">    3057 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    3058 </span>            : 
<span class="lineNum">    3059 </span>            : /* Separate DEBUG_INSNS from normal insns.  DEBUG_INSNs go to the end
<a name="3060"><span class="lineNum">    3060 </span>            :    of array.  */</a>
<span class="lineNum">    3061 </span>            : static void
<span class="lineNum">    3062 </span><span class="lineCov">   26603084 : ready_sort_debug (struct ready_list *ready)</span>
<span class="lineNum">    3063 </span>            : {
<span class="lineNum">    3064 </span><span class="lineCov">   26603084 :   int i;</span>
<span class="lineNum">    3065 </span><span class="lineCov">   26603084 :   rtx_insn **first = ready_lastpos (ready);</span>
<span class="lineNum">    3066 </span>            : 
<span class="lineNum">    3067 </span><span class="lineCov">   86482508 :   for (i = 0; i &lt; ready-&gt;n_ready; ++i)</span>
<span class="lineNum">    3068 </span><span class="lineCov">   59879424 :     if (!DEBUG_INSN_P (first[i]))</span>
<span class="lineNum">    3069 </span><span class="lineCov">   33276347 :       INSN_RFS_DEBUG_ORIG_ORDER (first[i]) = i;</span>
<span class="lineNum">    3070 </span>            : 
<span class="lineNum">    3071 </span><span class="lineCov">   26603084 :   qsort (first, ready-&gt;n_ready, sizeof (rtx), rank_for_schedule_debug);</span>
<span class="lineNum">    3072 </span><span class="lineCov">   26603084 : }</span>
<span class="lineNum">    3073 </span>            : 
<span class="lineNum">    3074 </span>            : /* Sort non-debug insns in the ready list READY by ascending priority.
<a name="3075"><span class="lineNum">    3075 </span>            :    Assumes that all debug insns are separated from the real insns.  */</a>
<span class="lineNum">    3076 </span>            : static void
<span class="lineNum">    3077 </span><span class="lineCov">   34845543 : ready_sort_real (struct ready_list *ready)</span>
<span class="lineNum">    3078 </span>            : {
<span class="lineNum">    3079 </span><span class="lineCov">   34845543 :   int i;</span>
<span class="lineNum">    3080 </span><span class="lineCov">   34845543 :   rtx_insn **first = ready_lastpos (ready);</span>
<span class="lineNum">    3081 </span><span class="lineCov">   34845543 :   int n_ready_real = ready-&gt;n_ready - ready-&gt;n_debug;</span>
<span class="lineNum">    3082 </span>            : 
<span class="lineNum">    3083 </span><span class="lineCov">   34845543 :   if (sched_pressure == SCHED_PRESSURE_WEIGHTED)</span>
<span class="lineNum">    3084 </span><span class="lineCov">      20566 :     for (i = 0; i &lt; n_ready_real; ++i)</span>
<span class="lineNum">    3085 </span><span class="lineCov">      12437 :       setup_insn_reg_pressure_info (first[i]);</span>
<span class="lineNum">    3086 </span><span class="lineCov">   34837414 :   else if (sched_pressure == SCHED_PRESSURE_MODEL</span>
<span class="lineNum">    3087 </span><span class="lineNoCov">          0 :            &amp;&amp; model_curr_point &lt; model_num_insns)</span>
<span class="lineNum">    3088 </span><span class="lineNoCov">          0 :     model_set_excess_costs (first, n_ready_real);</span>
<span class="lineNum">    3089 </span>            : 
<span class="lineNum">    3090 </span><span class="lineCov">   34845543 :   rank_for_schedule_stats_t stats1;</span>
<span class="lineNum">    3091 </span><span class="lineCov">   34845543 :   if (sched_verbose &gt;= 4)</span>
<span class="lineNum">    3092 </span><span class="lineNoCov">          0 :     stats1 = rank_for_schedule_stats;</span>
<span class="lineNum">    3093 </span>            : 
<span class="lineNum">    3094 </span><span class="lineCov">   34845543 :   if (n_ready_real == 2)</span>
<span class="lineNum">    3095 </span><span class="lineCov">    4106448 :     swap_sort (first, n_ready_real);</span>
<span class="lineNum">    3096 </span><span class="lineCov">   30739095 :   else if (n_ready_real &gt; 2)</span>
<span class="lineNum">    3097 </span><span class="lineCov">    4127403 :     qsort (first, n_ready_real, sizeof (rtx), rank_for_schedule);</span>
<span class="lineNum">    3098 </span>            : 
<span class="lineNum">    3099 </span><span class="lineCov">   34845543 :   if (sched_verbose &gt;= 4)</span>
<span class="lineNum">    3100 </span>            :     {
<span class="lineNum">    3101 </span><span class="lineNoCov">          0 :       rank_for_schedule_stats_diff (&amp;stats1, &amp;rank_for_schedule_stats);</span>
<span class="lineNum">    3102 </span><span class="lineNoCov">          0 :       print_rank_for_schedule_stats (&quot;;;\t\t&quot;, &amp;stats1, ready);</span>
<span class="lineNum">    3103 </span>            :     }
<span class="lineNum">    3104 </span><span class="lineCov">   34845543 : }</span>
<span class="lineNum">    3105 </span>            : 
<a name="3106"><span class="lineNum">    3106 </span>            : /* Sort the ready list READY by ascending priority.  */</a>
<span class="lineNum">    3107 </span>            : static void
<span class="lineNum">    3108 </span><span class="lineCov">   61448611 : ready_sort (struct ready_list *ready)</span>
<span class="lineNum">    3109 </span>            : {
<span class="lineNum">    3110 </span><span class="lineCov">   61448611 :   if (ready-&gt;n_debug &gt; 0)</span>
<span class="lineNum">    3111 </span><span class="lineCov">   26603076 :     ready_sort_debug (ready);</span>
<span class="lineNum">    3112 </span>            :   else
<span class="lineNum">    3113 </span><span class="lineCov">   34845535 :     ready_sort_real (ready);</span>
<span class="lineNum">    3114 </span><span class="lineCov">   61448611 : }</span>
<span class="lineNum">    3115 </span>            : 
<span class="lineNum">    3116 </span>            : /* PREV is an insn that is ready to execute.  Adjust its priority if that
<span class="lineNum">    3117 </span>            :    will help shorten or lengthen register lifetimes as appropriate.  Also
<span class="lineNum">    3118 </span>            :    provide a hook for the target to tweak itself.  */
<a name="3119"><span class="lineNum">    3119 </span>            : </a>
<span class="lineNum">    3120 </span>            : HAIFA_INLINE static void
<span class="lineNum">    3121 </span><span class="lineCov">   61427353 : adjust_priority (rtx_insn *prev)</span>
<span class="lineNum">    3122 </span>            : {
<span class="lineNum">    3123 </span>            :   /* ??? There used to be code here to try and estimate how an insn
<span class="lineNum">    3124 </span>            :      affected register lifetimes, but it did it by looking at REG_DEAD
<span class="lineNum">    3125 </span>            :      notes, which we removed in schedule_region.  Nor did it try to
<span class="lineNum">    3126 </span>            :      take into account register pressure or anything useful like that.
<span class="lineNum">    3127 </span>            : 
<span class="lineNum">    3128 </span>            :      Revisit when we have a machine model to work with and not before.  */
<span class="lineNum">    3129 </span>            : 
<span class="lineNum">    3130 </span><span class="lineCov">   61427353 :   if (targetm.sched.adjust_priority)</span>
<span class="lineNum">    3131 </span><span class="lineCov">   61427353 :     INSN_PRIORITY (prev) =</span>
<span class="lineNum">    3132 </span><span class="lineCov">   61427353 :       targetm.sched.adjust_priority (prev, INSN_PRIORITY (prev));</span>
<span class="lineNum">    3133 </span><span class="lineCov">   61427353 : }</span>
<span class="lineNum">    3134 </span>            : 
<a name="3135"><span class="lineNum">    3135 </span>            : /* Advance DFA state STATE on one cycle.  */</a>
<span class="lineNum">    3136 </span>            : void
<span class="lineNum">    3137 </span><span class="lineCov">   29385229 : advance_state (state_t state)</span>
<span class="lineNum">    3138 </span>            : {
<span class="lineNum">    3139 </span><span class="lineCov">   29385229 :   if (targetm.sched.dfa_pre_advance_cycle)</span>
<span class="lineNum">    3140 </span><span class="lineNoCov">          0 :     targetm.sched.dfa_pre_advance_cycle ();</span>
<span class="lineNum">    3141 </span>            : 
<span class="lineNum">    3142 </span><span class="lineCov">   29385229 :   if (targetm.sched.dfa_pre_cycle_insn)</span>
<span class="lineNum">    3143 </span><span class="lineNoCov">          0 :     state_transition (state,</span>
<span class="lineNum">    3144 </span>            :                       targetm.sched.dfa_pre_cycle_insn ());
<span class="lineNum">    3145 </span>            : 
<span class="lineNum">    3146 </span><span class="lineCov">   29385229 :   state_transition (state, NULL);</span>
<span class="lineNum">    3147 </span>            : 
<span class="lineNum">    3148 </span><span class="lineCov">   29385229 :   if (targetm.sched.dfa_post_cycle_insn)</span>
<span class="lineNum">    3149 </span><span class="lineNoCov">          0 :     state_transition (state,</span>
<span class="lineNum">    3150 </span><span class="lineNoCov">          0 :                       targetm.sched.dfa_post_cycle_insn ());</span>
<span class="lineNum">    3151 </span>            : 
<span class="lineNum">    3152 </span><span class="lineCov">   29385229 :   if (targetm.sched.dfa_post_advance_cycle)</span>
<span class="lineNum">    3153 </span><span class="lineCov">   29268774 :     targetm.sched.dfa_post_advance_cycle ();</span>
<span class="lineNum">    3154 </span><span class="lineCov">   29385229 : }</span>
<span class="lineNum">    3155 </span>            : 
<a name="3156"><span class="lineNum">    3156 </span>            : /* Advance time on one cycle.  */</a>
<span class="lineNum">    3157 </span>            : HAIFA_INLINE static void
<span class="lineNum">    3158 </span><span class="lineCov">   29381413 : advance_one_cycle (void)</span>
<span class="lineNum">    3159 </span>            : {
<span class="lineNum">    3160 </span><span class="lineCov">   29381413 :   advance_state (curr_state);</span>
<span class="lineNum">    3161 </span><span class="lineCov">   29381413 :   if (sched_verbose &gt;= 4)</span>
<span class="lineNum">    3162 </span><span class="lineNoCov">          0 :     fprintf (sched_dump, &quot;;;\tAdvance the current state.\n&quot;);</span>
<span class="lineNum">    3163 </span><span class="lineCov">   29381413 : }</span>
<span class="lineNum">    3164 </span>            : 
<a name="3165"><span class="lineNum">    3165 </span>            : /* Update register pressure after scheduling INSN.  */</a>
<span class="lineNum">    3166 </span>            : static void
<span class="lineNum">    3167 </span><span class="lineCov">      19443 : update_register_pressure (rtx_insn *insn)</span>
<span class="lineNum">    3168 </span>            : {
<span class="lineNum">    3169 </span><span class="lineCov">      19443 :   struct reg_use_data *use;</span>
<span class="lineNum">    3170 </span><span class="lineCov">      19443 :   struct reg_set_data *set;</span>
<span class="lineNum">    3171 </span>            : 
<span class="lineNum">    3172 </span><span class="lineCov">      19443 :   gcc_checking_assert (!DEBUG_INSN_P (insn));</span>
<span class="lineNum">    3173 </span>            : 
<span class="lineNum">    3174 </span><span class="lineCov">      29576 :   for (use = INSN_REG_USE_LIST (insn); use != NULL; use = use-&gt;next_insn_use)</span>
<span class="lineNum">    3175 </span><span class="lineCov">      10133 :     if (dying_use_p (use))</span>
<span class="lineNum">    3176 </span><span class="lineCov">       9627 :       mark_regno_birth_or_death (curr_reg_live, curr_reg_pressure,</span>
<span class="lineNum">    3177 </span>            :                                  use-&gt;regno, false);
<span class="lineNum">    3178 </span><span class="lineCov">      31011 :   for (set = INSN_REG_SET_LIST (insn); set != NULL; set = set-&gt;next_insn_set)</span>
<span class="lineNum">    3179 </span><span class="lineCov">      11568 :     mark_regno_birth_or_death (curr_reg_live, curr_reg_pressure,</span>
<span class="lineNum">    3180 </span>            :                                set-&gt;regno, true);
<span class="lineNum">    3181 </span><span class="lineCov">      19443 : }</span>
<span class="lineNum">    3182 </span>            : 
<span class="lineNum">    3183 </span>            : /* Set up or update (if UPDATE_P) max register pressure (see its
<span class="lineNum">    3184 </span>            :    meaning in sched-int.h::_haifa_insn_data) for all current BB insns
<a name="3185"><span class="lineNum">    3185 </span>            :    after insn AFTER.  */</a>
<span class="lineNum">    3186 </span>            : static void
<span class="lineNum">    3187 </span><span class="lineCov">       4523 : setup_insn_max_reg_pressure (rtx_insn *after, bool update_p)</span>
<span class="lineNum">    3188 </span>            : {
<span class="lineNum">    3189 </span><span class="lineCov">       4523 :   int i, p;</span>
<span class="lineNum">    3190 </span><span class="lineCov">       4523 :   bool eq_p;</span>
<span class="lineNum">    3191 </span><span class="lineCov">       4523 :   rtx_insn *insn;</span>
<span class="lineNum">    3192 </span><span class="lineCov">       4523 :   static int max_reg_pressure[N_REG_CLASSES];</span>
<span class="lineNum">    3193 </span>            : 
<span class="lineNum">    3194 </span><span class="lineCov">       4523 :   save_reg_pressure ();</span>
<span class="lineNum">    3195 </span><span class="lineCov">      22615 :   for (i = 0; i &lt; ira_pressure_classes_num; i++)</span>
<span class="lineNum">    3196 </span><span class="lineCov">      18092 :     max_reg_pressure[ira_pressure_classes[i]]</span>
<span class="lineNum">    3197 </span><span class="lineCov">      18092 :       = curr_reg_pressure[ira_pressure_classes[i]];</span>
<span class="lineNum">    3198 </span><span class="lineCov">      25580 :   for (insn = NEXT_INSN (after);</span>
<span class="lineNum">    3199 </span><span class="lineCov">      21057 :        insn != NULL_RTX &amp;&amp; ! BARRIER_P (insn)</span>
<span class="lineNum">    3200 </span><span class="lineCov">      83205 :          &amp;&amp; BLOCK_FOR_INSN (insn) == BLOCK_FOR_INSN (after);</span>
<span class="lineNum">    3201 </span><span class="lineCov">      33068 :        insn = NEXT_INSN (insn))</span>
<span class="lineNum">    3202 </span><span class="lineCov">      19088 :     if (NONDEBUG_INSN_P (insn))</span>
<span class="lineNum">    3203 </span>            :       {
<span class="lineNum">    3204 </span>            :         eq_p = true;
<span class="lineNum">    3205 </span><span class="lineCov">      80715 :         for (i = 0; i &lt; ira_pressure_classes_num; i++)</span>
<span class="lineNum">    3206 </span>            :           {
<span class="lineNum">    3207 </span><span class="lineCov">      64572 :             p = max_reg_pressure[ira_pressure_classes[i]];</span>
<span class="lineNum">    3208 </span><span class="lineCov">      64572 :             if (INSN_MAX_REG_PRESSURE (insn)[i] != p)</span>
<span class="lineNum">    3209 </span>            :               {
<span class="lineNum">    3210 </span><span class="lineCov">      14435 :                 eq_p = false;</span>
<span class="lineNum">    3211 </span><span class="lineCov">      28870 :                 INSN_MAX_REG_PRESSURE (insn)[i]</span>
<span class="lineNum">    3212 </span><span class="lineCov">      14435 :                   = max_reg_pressure[ira_pressure_classes[i]];</span>
<span class="lineNum">    3213 </span>            :               }
<span class="lineNum">    3214 </span>            :           }
<span class="lineNum">    3215 </span><span class="lineCov">      16143 :         if (update_p &amp;&amp; eq_p)</span>
<span class="lineNum">    3216 </span>            :           break;
<span class="lineNum">    3217 </span><span class="lineCov">      13589 :         update_register_pressure (insn);</span>
<span class="lineNum">    3218 </span><span class="lineCov">      67945 :         for (i = 0; i &lt; ira_pressure_classes_num; i++)</span>
<span class="lineNum">    3219 </span><span class="lineCov">     108712 :           if (max_reg_pressure[ira_pressure_classes[i]]</span>
<span class="lineNum">    3220 </span><span class="lineCov">      54356 :               &lt; curr_reg_pressure[ira_pressure_classes[i]])</span>
<span class="lineNum">    3221 </span><span class="lineCov">       3122 :             max_reg_pressure[ira_pressure_classes[i]]</span>
<span class="lineNum">    3222 </span><span class="lineCov">       3122 :               = curr_reg_pressure[ira_pressure_classes[i]];</span>
<span class="lineNum">    3223 </span>            :       }
<span class="lineNum">    3224 </span><span class="lineCov">       4523 :   restore_reg_pressure ();</span>
<span class="lineNum">    3225 </span><span class="lineCov">       4523 : }</span>
<span class="lineNum">    3226 </span>            : 
<span class="lineNum">    3227 </span>            : /* Update the current register pressure after scheduling INSN.  Update
<span class="lineNum">    3228 </span>            :    also max register pressure for unscheduled insns of the current
<a name="3229"><span class="lineNum">    3229 </span>            :    BB.  */</a>
<span class="lineNum">    3230 </span>            : static void
<span class="lineNum">    3231 </span><span class="lineCov">       5854 : update_reg_and_insn_max_reg_pressure (rtx_insn *insn)</span>
<span class="lineNum">    3232 </span>            : {
<span class="lineNum">    3233 </span><span class="lineCov">       5854 :   int i;</span>
<span class="lineNum">    3234 </span><span class="lineCov">       5854 :   int before[N_REG_CLASSES];</span>
<span class="lineNum">    3235 </span>            : 
<span class="lineNum">    3236 </span><span class="lineCov">      29270 :   for (i = 0; i &lt; ira_pressure_classes_num; i++)</span>
<span class="lineNum">    3237 </span><span class="lineCov">      23416 :     before[i] = curr_reg_pressure[ira_pressure_classes[i]];</span>
<span class="lineNum">    3238 </span><span class="lineCov">       5854 :   update_register_pressure (insn);</span>
<span class="lineNum">    3239 </span><span class="lineCov">      14947 :   for (i = 0; i &lt; ira_pressure_classes_num; i++)</span>
<span class="lineNum">    3240 </span><span class="lineCov">      12715 :     if (curr_reg_pressure[ira_pressure_classes[i]] != before[i])</span>
<span class="lineNum">    3241 </span>            :       break;
<span class="lineNum">    3242 </span><span class="lineCov">       5854 :   if (i &lt; ira_pressure_classes_num)</span>
<span class="lineNum">    3243 </span><span class="lineCov">       3622 :     setup_insn_max_reg_pressure (insn, true);</span>
<span class="lineNum">    3244 </span><span class="lineCov">       5854 : }</span>
<span class="lineNum">    3245 </span>            : 
<span class="lineNum">    3246 </span>            : /* Set up register pressure at the beginning of basic block BB whose
<span class="lineNum">    3247 </span>            :    insns starting after insn AFTER.  Set up also max register pressure
<a name="3248"><span class="lineNum">    3248 </span>            :    for all insns of the basic block.  */</a>
<span class="lineNum">    3249 </span>            : void
<span class="lineNum">    3250 </span><span class="lineCov">        901 : sched_setup_bb_reg_pressure_info (basic_block bb, rtx_insn *after)</span>
<span class="lineNum">    3251 </span>            : {
<span class="lineNum">    3252 </span><span class="lineCov">        901 :   gcc_assert (sched_pressure == SCHED_PRESSURE_WEIGHTED);</span>
<span class="lineNum">    3253 </span><span class="lineCov">        901 :   initiate_bb_reg_pressure_info (bb);</span>
<span class="lineNum">    3254 </span><span class="lineCov">        901 :   setup_insn_max_reg_pressure (after, false);</span>
<span class="lineNum">    3255 </span><span class="lineCov">        901 : }</span>
<span class="lineNum">    3256 </span>            : 
<span class="lineNum">    3257 </span>            : /* If doing predication while scheduling, verify whether INSN, which
<span class="lineNum">    3258 </span>            :    has just been scheduled, clobbers the conditions of any
<span class="lineNum">    3259 </span>            :    instructions that must be predicated in order to break their
<span class="lineNum">    3260 </span>            :    dependencies.  If so, remove them from the queues so that they will
<span class="lineNum">    3261 </span>            :    only be scheduled once their control dependency is resolved.  */
<a name="3262"><span class="lineNum">    3262 </span>            : </a>
<span class="lineNum">    3263 </span>            : static void
<span class="lineNum">    3264 </span><span class="lineCov">   61427317 : check_clobbered_conditions (rtx_insn *insn)</span>
<span class="lineNum">    3265 </span>            : {
<span class="lineNum">    3266 </span><span class="lineCov">   61427317 :   HARD_REG_SET t;</span>
<span class="lineNum">    3267 </span><span class="lineCov">   61427317 :   int i;</span>
<span class="lineNum">    3268 </span>            : 
<span class="lineNum">    3269 </span><span class="lineCov">   61427317 :   if ((current_sched_info-&gt;flags &amp; DO_PREDICATION) == 0)</span>
<span class="lineNum">    3270 </span><span class="lineCov">   61427317 :     return;</span>
<span class="lineNum">    3271 </span>            : 
<span class="lineNum">    3272 </span><span class="lineNoCov">          0 :   find_all_hard_reg_sets (insn, &amp;t, true);</span>
<span class="lineNum">    3273 </span>            : 
<span class="lineNum">    3274 </span><span class="lineNoCov">          0 :  restart:</span>
<span class="lineNum">    3275 </span><span class="lineNoCov">          0 :   for (i = 0; i &lt; ready.n_ready; i++)</span>
<span class="lineNum">    3276 </span>            :     {
<span class="lineNum">    3277 </span><span class="lineNoCov">          0 :       rtx_insn *x = ready_element (&amp;ready, i);</span>
<span class="lineNum">    3278 </span><span class="lineNoCov">          0 :       if (TODO_SPEC (x) == DEP_CONTROL &amp;&amp; cond_clobbered_p (x, t))</span>
<span class="lineNum">    3279 </span>            :         {
<span class="lineNum">    3280 </span><span class="lineNoCov">          0 :           ready_remove_insn (x);</span>
<span class="lineNum">    3281 </span><span class="lineNoCov">          0 :           goto restart;</span>
<span class="lineNum">    3282 </span>            :         }
<span class="lineNum">    3283 </span>            :     }
<span class="lineNum">    3284 </span><span class="lineNoCov">          0 :   for (i = 0; i &lt;= max_insn_queue_index; i++)</span>
<span class="lineNum">    3285 </span>            :     {
<span class="lineNum">    3286 </span><span class="lineNoCov">          0 :       rtx_insn_list *link;</span>
<span class="lineNum">    3287 </span><span class="lineNoCov">          0 :       int q = NEXT_Q_AFTER (q_ptr, i);</span>
<span class="lineNum">    3288 </span>            : 
<span class="lineNum">    3289 </span><span class="lineNoCov">          0 :     restart_queue:</span>
<span class="lineNum">    3290 </span><span class="lineNoCov">          0 :       for (link = insn_queue[q]; link; link = link-&gt;next ())</span>
<span class="lineNum">    3291 </span>            :         {
<span class="lineNum">    3292 </span><span class="lineNoCov">          0 :           rtx_insn *x = link-&gt;insn ();</span>
<span class="lineNum">    3293 </span><span class="lineNoCov">          0 :           if (TODO_SPEC (x) == DEP_CONTROL &amp;&amp; cond_clobbered_p (x, t))</span>
<span class="lineNum">    3294 </span>            :             {
<span class="lineNum">    3295 </span><span class="lineNoCov">          0 :               queue_remove (x);</span>
<span class="lineNum">    3296 </span><span class="lineNoCov">          0 :               goto restart_queue;</span>
<span class="lineNum">    3297 </span>            :             }
<span class="lineNum">    3298 </span>            :         }
<span class="lineNum">    3299 </span>            :     }
<span class="lineNum">    3300 </span>            : }
<span class="lineNum">    3301 </span>            : 
<span class="lineNum">    3302 </span>            : /* Return (in order):
<span class="lineNum">    3303 </span>            : 
<span class="lineNum">    3304 </span>            :    - positive if INSN adversely affects the pressure on one
<span class="lineNum">    3305 </span>            :      register class
<span class="lineNum">    3306 </span>            : 
<span class="lineNum">    3307 </span>            :    - negative if INSN reduces the pressure on one register class
<span class="lineNum">    3308 </span>            : 
<span class="lineNum">    3309 </span>            :    - 0 if INSN doesn't affect the pressure on any register class.  */
<a name="3310"><span class="lineNum">    3310 </span>            : </a>
<span class="lineNum">    3311 </span>            : static int
<span class="lineNum">    3312 </span><span class="lineNoCov">          0 : model_classify_pressure (struct model_insn_info *insn)</span>
<span class="lineNum">    3313 </span>            : {
<span class="lineNum">    3314 </span><span class="lineNoCov">          0 :   struct reg_pressure_data *reg_pressure;</span>
<span class="lineNum">    3315 </span><span class="lineNoCov">          0 :   int death[N_REG_CLASSES];</span>
<span class="lineNum">    3316 </span><span class="lineNoCov">          0 :   int pci, cl, sum;</span>
<span class="lineNum">    3317 </span>            : 
<span class="lineNum">    3318 </span><span class="lineNoCov">          0 :   calculate_reg_deaths (insn-&gt;insn, death);</span>
<span class="lineNum">    3319 </span><span class="lineNoCov">          0 :   reg_pressure = INSN_REG_PRESSURE (insn-&gt;insn);</span>
<span class="lineNum">    3320 </span><span class="lineNoCov">          0 :   sum = 0;</span>
<span class="lineNum">    3321 </span><span class="lineNoCov">          0 :   for (pci = 0; pci &lt; ira_pressure_classes_num; pci++)</span>
<span class="lineNum">    3322 </span>            :     {
<span class="lineNum">    3323 </span><span class="lineNoCov">          0 :       cl = ira_pressure_classes[pci];</span>
<span class="lineNum">    3324 </span><span class="lineNoCov">          0 :       if (death[cl] &lt; reg_pressure[pci].set_increase)</span>
<span class="lineNum">    3325 </span>            :         return 1;
<span class="lineNum">    3326 </span><span class="lineNoCov">          0 :       sum += reg_pressure[pci].set_increase - death[cl];</span>
<span class="lineNum">    3327 </span>            :     }
<span class="lineNum">    3328 </span>            :   return sum;
<span class="lineNum">    3329 </span>            : }
<span class="lineNum">    3330 </span>            : 
<span class="lineNum">    3331 </span>            : /* Return true if INSN1 should come before INSN2 in the model schedule.  */
<a name="3332"><span class="lineNum">    3332 </span>            : </a>
<span class="lineNum">    3333 </span>            : static int
<span class="lineNum">    3334 </span><span class="lineNoCov">          0 : model_order_p (struct model_insn_info *insn1, struct model_insn_info *insn2)</span>
<span class="lineNum">    3335 </span>            : {
<span class="lineNum">    3336 </span><span class="lineNoCov">          0 :   unsigned int height1, height2;</span>
<span class="lineNum">    3337 </span><span class="lineNoCov">          0 :   unsigned int priority1, priority2;</span>
<span class="lineNum">    3338 </span>            : 
<span class="lineNum">    3339 </span>            :   /* Prefer instructions with a higher model priority.  */
<span class="lineNum">    3340 </span><span class="lineNoCov">          0 :   if (insn1-&gt;model_priority != insn2-&gt;model_priority)</span>
<span class="lineNum">    3341 </span><span class="lineNoCov">          0 :     return insn1-&gt;model_priority &gt; insn2-&gt;model_priority;</span>
<span class="lineNum">    3342 </span>            : 
<span class="lineNum">    3343 </span>            :   /* Combine the length of the longest path of satisfied true dependencies
<span class="lineNum">    3344 </span>            :      that leads to each instruction (depth) with the length of the longest
<span class="lineNum">    3345 </span>            :      path of any dependencies that leads from the instruction (alap).
<span class="lineNum">    3346 </span>            :      Prefer instructions with the greatest combined length.  If the combined
<span class="lineNum">    3347 </span>            :      lengths are equal, prefer instructions with the greatest depth.
<span class="lineNum">    3348 </span>            : 
<span class="lineNum">    3349 </span>            :      The idea is that, if we have a set S of &quot;equal&quot; instructions that each
<span class="lineNum">    3350 </span>            :      have ALAP value X, and we pick one such instruction I, any true-dependent
<span class="lineNum">    3351 </span>            :      successors of I that have ALAP value X - 1 should be preferred over S.
<span class="lineNum">    3352 </span>            :      This encourages the schedule to be &quot;narrow&quot; rather than &quot;wide&quot;.
<span class="lineNum">    3353 </span>            :      However, if I is a low-priority instruction that we decided to
<span class="lineNum">    3354 </span>            :      schedule because of its model_classify_pressure, and if there
<span class="lineNum">    3355 </span>            :      is a set of higher-priority instructions T, the aforementioned
<span class="lineNum">    3356 </span>            :      successors of I should not have the edge over T.  */
<span class="lineNum">    3357 </span><span class="lineNoCov">          0 :   height1 = insn1-&gt;depth + insn1-&gt;alap;</span>
<span class="lineNum">    3358 </span><span class="lineNoCov">          0 :   height2 = insn2-&gt;depth + insn2-&gt;alap;</span>
<span class="lineNum">    3359 </span><span class="lineNoCov">          0 :   if (height1 != height2)</span>
<span class="lineNum">    3360 </span><span class="lineNoCov">          0 :     return height1 &gt; height2;</span>
<span class="lineNum">    3361 </span><span class="lineNoCov">          0 :   if (insn1-&gt;depth != insn2-&gt;depth)</span>
<span class="lineNum">    3362 </span><span class="lineNoCov">          0 :     return insn1-&gt;depth &gt; insn2-&gt;depth;</span>
<span class="lineNum">    3363 </span>            : 
<span class="lineNum">    3364 </span>            :   /* We have no real preference between INSN1 an INSN2 as far as attempts
<span class="lineNum">    3365 </span>            :      to reduce pressure go.  Prefer instructions with higher priorities.  */
<span class="lineNum">    3366 </span><span class="lineNoCov">          0 :   priority1 = INSN_PRIORITY (insn1-&gt;insn);</span>
<span class="lineNum">    3367 </span><span class="lineNoCov">          0 :   priority2 = INSN_PRIORITY (insn2-&gt;insn);</span>
<span class="lineNum">    3368 </span><span class="lineNoCov">          0 :   if (priority1 != priority2)</span>
<span class="lineNum">    3369 </span><span class="lineNoCov">          0 :     return priority1 &gt; priority2;</span>
<span class="lineNum">    3370 </span>            : 
<span class="lineNum">    3371 </span>            :   /* Use the original rtl sequence as a tie-breaker.  */
<span class="lineNum">    3372 </span><span class="lineNoCov">          0 :   return insn1 &lt; insn2;</span>
<span class="lineNum">    3373 </span>            : }
<span class="lineNum">    3374 </span>            : 
<span class="lineNum">    3375 </span>            : /* Add INSN to the model worklist immediately after PREV.  Add it to the
<span class="lineNum">    3376 </span>            :    beginning of the list if PREV is null.  */
<a name="3377"><span class="lineNum">    3377 </span>            : </a>
<span class="lineNum">    3378 </span>            : static void
<span class="lineNum">    3379 </span><span class="lineNoCov">          0 : model_add_to_worklist_at (struct model_insn_info *insn,</span>
<span class="lineNum">    3380 </span>            :                           struct model_insn_info *prev)
<span class="lineNum">    3381 </span>            : {
<span class="lineNum">    3382 </span><span class="lineNoCov">          0 :   gcc_assert (QUEUE_INDEX (insn-&gt;insn) == QUEUE_NOWHERE);</span>
<span class="lineNum">    3383 </span><span class="lineNoCov">          0 :   QUEUE_INDEX (insn-&gt;insn) = QUEUE_READY;</span>
<span class="lineNum">    3384 </span>            : 
<span class="lineNum">    3385 </span><span class="lineNoCov">          0 :   insn-&gt;prev = prev;</span>
<span class="lineNum">    3386 </span><span class="lineNoCov">          0 :   if (prev)</span>
<span class="lineNum">    3387 </span>            :     {
<span class="lineNum">    3388 </span><span class="lineNoCov">          0 :       insn-&gt;next = prev-&gt;next;</span>
<span class="lineNum">    3389 </span><span class="lineNoCov">          0 :       prev-&gt;next = insn;</span>
<span class="lineNum">    3390 </span>            :     }
<span class="lineNum">    3391 </span>            :   else
<span class="lineNum">    3392 </span>            :     {
<span class="lineNum">    3393 </span><span class="lineNoCov">          0 :       insn-&gt;next = model_worklist;</span>
<span class="lineNum">    3394 </span><span class="lineNoCov">          0 :       model_worklist = insn;</span>
<span class="lineNum">    3395 </span>            :     }
<span class="lineNum">    3396 </span><span class="lineNoCov">          0 :   if (insn-&gt;next)</span>
<span class="lineNum">    3397 </span><span class="lineNoCov">          0 :     insn-&gt;next-&gt;prev = insn;</span>
<span class="lineNum">    3398 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    3399 </span>            : 
<span class="lineNum">    3400 </span>            : /* Remove INSN from the model worklist.  */
<a name="3401"><span class="lineNum">    3401 </span>            : </a>
<span class="lineNum">    3402 </span>            : static void
<span class="lineNum">    3403 </span><span class="lineNoCov">          0 : model_remove_from_worklist (struct model_insn_info *insn)</span>
<span class="lineNum">    3404 </span>            : {
<span class="lineNum">    3405 </span><span class="lineNoCov">          0 :   gcc_assert (QUEUE_INDEX (insn-&gt;insn) == QUEUE_READY);</span>
<span class="lineNum">    3406 </span><span class="lineNoCov">          0 :   QUEUE_INDEX (insn-&gt;insn) = QUEUE_NOWHERE;</span>
<span class="lineNum">    3407 </span>            : 
<span class="lineNum">    3408 </span><span class="lineNoCov">          0 :   if (insn-&gt;prev)</span>
<span class="lineNum">    3409 </span><span class="lineNoCov">          0 :     insn-&gt;prev-&gt;next = insn-&gt;next;</span>
<span class="lineNum">    3410 </span>            :   else
<span class="lineNum">    3411 </span><span class="lineNoCov">          0 :     model_worklist = insn-&gt;next;</span>
<span class="lineNum">    3412 </span><span class="lineNoCov">          0 :   if (insn-&gt;next)</span>
<span class="lineNum">    3413 </span><span class="lineNoCov">          0 :     insn-&gt;next-&gt;prev = insn-&gt;prev;</span>
<span class="lineNum">    3414 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    3415 </span>            : 
<span class="lineNum">    3416 </span>            : /* Add INSN to the model worklist.  Start looking for a suitable position
<span class="lineNum">    3417 </span>            :    between neighbors PREV and NEXT, testing at most MAX_SCHED_READY_INSNS
<span class="lineNum">    3418 </span>            :    insns either side.  A null PREV indicates the beginning of the list and
<span class="lineNum">    3419 </span>            :    a null NEXT indicates the end.  */
<a name="3420"><span class="lineNum">    3420 </span>            : </a>
<span class="lineNum">    3421 </span>            : static void
<span class="lineNum">    3422 </span><span class="lineNoCov">          0 : model_add_to_worklist (struct model_insn_info *insn,</span>
<span class="lineNum">    3423 </span>            :                        struct model_insn_info *prev,
<span class="lineNum">    3424 </span>            :                        struct model_insn_info *next)
<span class="lineNum">    3425 </span>            : {
<span class="lineNum">    3426 </span><span class="lineNoCov">          0 :   int count;</span>
<span class="lineNum">    3427 </span>            : 
<span class="lineNum">    3428 </span><span class="lineNoCov">          0 :   count = MAX_SCHED_READY_INSNS;</span>
<span class="lineNum">    3429 </span><span class="lineNoCov">          0 :   if (count &gt; 0 &amp;&amp; prev &amp;&amp; model_order_p (insn, prev))</span>
<span class="lineNum">    3430 </span><span class="lineNoCov">          0 :     do</span>
<span class="lineNum">    3431 </span>            :       {
<span class="lineNum">    3432 </span><span class="lineNoCov">          0 :         count--;</span>
<span class="lineNum">    3433 </span><span class="lineNoCov">          0 :         prev = prev-&gt;prev;</span>
<span class="lineNum">    3434 </span>            :       }
<span class="lineNum">    3435 </span><span class="lineNoCov">          0 :     while (count &gt; 0 &amp;&amp; prev &amp;&amp; model_order_p (insn, prev));</span>
<span class="lineNum">    3436 </span>            :   else
<span class="lineNum">    3437 </span><span class="lineNoCov">          0 :     while (count &gt; 0 &amp;&amp; next &amp;&amp; model_order_p (next, insn))</span>
<span class="lineNum">    3438 </span>            :       {
<span class="lineNum">    3439 </span><span class="lineNoCov">          0 :         count--;</span>
<span class="lineNum">    3440 </span><span class="lineNoCov">          0 :         prev = next;</span>
<span class="lineNum">    3441 </span><span class="lineNoCov">          0 :         next = next-&gt;next;</span>
<span class="lineNum">    3442 </span>            :       }
<span class="lineNum">    3443 </span><span class="lineNoCov">          0 :   model_add_to_worklist_at (insn, prev);</span>
<span class="lineNum">    3444 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    3445 </span>            : 
<span class="lineNum">    3446 </span>            : /* INSN may now have a higher priority (in the model_order_p sense)
<span class="lineNum">    3447 </span>            :    than before.  Move it up the worklist if necessary.  */
<a name="3448"><span class="lineNum">    3448 </span>            : </a>
<span class="lineNum">    3449 </span>            : static void
<span class="lineNum">    3450 </span><span class="lineNoCov">          0 : model_promote_insn (struct model_insn_info *insn)</span>
<span class="lineNum">    3451 </span>            : {
<span class="lineNum">    3452 </span><span class="lineNoCov">          0 :   struct model_insn_info *prev;</span>
<span class="lineNum">    3453 </span><span class="lineNoCov">          0 :   int count;</span>
<span class="lineNum">    3454 </span>            : 
<span class="lineNum">    3455 </span><span class="lineNoCov">          0 :   prev = insn-&gt;prev;</span>
<span class="lineNum">    3456 </span><span class="lineNoCov">          0 :   count = MAX_SCHED_READY_INSNS;</span>
<span class="lineNum">    3457 </span><span class="lineNoCov">          0 :   while (count &gt; 0 &amp;&amp; prev &amp;&amp; model_order_p (insn, prev))</span>
<span class="lineNum">    3458 </span>            :     {
<span class="lineNum">    3459 </span><span class="lineNoCov">          0 :       count--;</span>
<span class="lineNum">    3460 </span><span class="lineNoCov">          0 :       prev = prev-&gt;prev;</span>
<span class="lineNum">    3461 </span>            :     }
<span class="lineNum">    3462 </span><span class="lineNoCov">          0 :   if (prev != insn-&gt;prev)</span>
<span class="lineNum">    3463 </span>            :     {
<span class="lineNum">    3464 </span><span class="lineNoCov">          0 :       model_remove_from_worklist (insn);</span>
<span class="lineNum">    3465 </span><span class="lineNoCov">          0 :       model_add_to_worklist_at (insn, prev);</span>
<span class="lineNum">    3466 </span>            :     }
<span class="lineNum">    3467 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    3468 </span>            : 
<span class="lineNum">    3469 </span>            : /* Add INSN to the end of the model schedule.  */
<a name="3470"><span class="lineNum">    3470 </span>            : </a>
<span class="lineNum">    3471 </span>            : static void
<span class="lineNum">    3472 </span><span class="lineNoCov">          0 : model_add_to_schedule (rtx_insn *insn)</span>
<span class="lineNum">    3473 </span>            : {
<span class="lineNum">    3474 </span><span class="lineNoCov">          0 :   unsigned int point;</span>
<span class="lineNum">    3475 </span>            : 
<span class="lineNum">    3476 </span><span class="lineNoCov">          0 :   gcc_assert (QUEUE_INDEX (insn) == QUEUE_NOWHERE);</span>
<span class="lineNum">    3477 </span><span class="lineNoCov">          0 :   QUEUE_INDEX (insn) = QUEUE_SCHEDULED;</span>
<span class="lineNum">    3478 </span>            : 
<span class="lineNum">    3479 </span><span class="lineNoCov">          0 :   point = model_schedule.length ();</span>
<span class="lineNum">    3480 </span><span class="lineNoCov">          0 :   model_schedule.quick_push (insn);</span>
<span class="lineNum">    3481 </span><span class="lineNoCov">          0 :   INSN_MODEL_INDEX (insn) = point + 1;</span>
<span class="lineNum">    3482 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    3483 </span>            : 
<span class="lineNum">    3484 </span>            : /* Analyze the instructions that are to be scheduled, setting up
<span class="lineNum">    3485 </span>            :    MODEL_INSN_INFO (...) and model_num_insns accordingly.  Add ready
<span class="lineNum">    3486 </span>            :    instructions to model_worklist.  */
<a name="3487"><span class="lineNum">    3487 </span>            : </a>
<span class="lineNum">    3488 </span>            : static void
<span class="lineNum">    3489 </span><span class="lineNoCov">          0 : model_analyze_insns (void)</span>
<span class="lineNum">    3490 </span>            : {
<span class="lineNum">    3491 </span><span class="lineNoCov">          0 :   rtx_insn *start, *end, *iter;</span>
<span class="lineNum">    3492 </span><span class="lineNoCov">          0 :   sd_iterator_def sd_it;</span>
<span class="lineNum">    3493 </span><span class="lineNoCov">          0 :   dep_t dep;</span>
<span class="lineNum">    3494 </span><span class="lineNoCov">          0 :   struct model_insn_info *insn, *con;</span>
<span class="lineNum">    3495 </span>            : 
<span class="lineNum">    3496 </span><span class="lineNoCov">          0 :   model_num_insns = 0;</span>
<span class="lineNum">    3497 </span><span class="lineNoCov">          0 :   start = PREV_INSN (current_sched_info-&gt;next_tail);</span>
<span class="lineNum">    3498 </span><span class="lineNoCov">          0 :   end = current_sched_info-&gt;prev_head;</span>
<span class="lineNum">    3499 </span><span class="lineNoCov">          0 :   for (iter = start; iter != end; iter = PREV_INSN (iter))</span>
<span class="lineNum">    3500 </span><span class="lineNoCov">          0 :     if (NONDEBUG_INSN_P (iter))</span>
<span class="lineNum">    3501 </span>            :       {
<span class="lineNum">    3502 </span><span class="lineNoCov">          0 :         insn = MODEL_INSN_INFO (iter);</span>
<span class="lineNum">    3503 </span><span class="lineNoCov">          0 :         insn-&gt;insn = iter;</span>
<span class="lineNum">    3504 </span><span class="lineNoCov">          0 :         FOR_EACH_DEP (iter, SD_LIST_FORW, sd_it, dep)</span>
<span class="lineNum">    3505 </span>            :           {
<span class="lineNum">    3506 </span><span class="lineNoCov">          0 :             con = MODEL_INSN_INFO (DEP_CON (dep));</span>
<span class="lineNum">    3507 </span><span class="lineNoCov">          0 :             if (con-&gt;insn &amp;&amp; insn-&gt;alap &lt; con-&gt;alap + 1)</span>
<span class="lineNum">    3508 </span><span class="lineNoCov">          0 :               insn-&gt;alap = con-&gt;alap + 1;</span>
<span class="lineNum">    3509 </span>            :           }
<span class="lineNum">    3510 </span>            : 
<span class="lineNum">    3511 </span><span class="lineNoCov">          0 :         insn-&gt;old_queue = QUEUE_INDEX (iter);</span>
<span class="lineNum">    3512 </span><span class="lineNoCov">          0 :         QUEUE_INDEX (iter) = QUEUE_NOWHERE;</span>
<span class="lineNum">    3513 </span>            : 
<span class="lineNum">    3514 </span><span class="lineNoCov">          0 :         insn-&gt;unscheduled_preds = dep_list_size (iter, SD_LIST_HARD_BACK);</span>
<span class="lineNum">    3515 </span><span class="lineNoCov">          0 :         if (insn-&gt;unscheduled_preds == 0)</span>
<span class="lineNum">    3516 </span><span class="lineNoCov">          0 :           model_add_to_worklist (insn, NULL, model_worklist);</span>
<span class="lineNum">    3517 </span>            : 
<span class="lineNum">    3518 </span><span class="lineNoCov">          0 :         model_num_insns++;</span>
<span class="lineNum">    3519 </span>            :       }
<span class="lineNum">    3520 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    3521 </span>            : 
<span class="lineNum">    3522 </span>            : /* The global state describes the register pressure at the start of the
<span class="lineNum">    3523 </span>            :    model schedule.  Initialize GROUP accordingly.  */
<a name="3524"><span class="lineNum">    3524 </span>            : </a>
<span class="lineNum">    3525 </span>            : static void
<span class="lineNum">    3526 </span><span class="lineNoCov">          0 : model_init_pressure_group (struct model_pressure_group *group)</span>
<span class="lineNum">    3527 </span>            : {
<span class="lineNum">    3528 </span><span class="lineNoCov">          0 :   int pci, cl;</span>
<span class="lineNum">    3529 </span>            : 
<span class="lineNum">    3530 </span><span class="lineNoCov">          0 :   for (pci = 0; pci &lt; ira_pressure_classes_num; pci++)</span>
<span class="lineNum">    3531 </span>            :     {
<span class="lineNum">    3532 </span><span class="lineNoCov">          0 :       cl = ira_pressure_classes[pci];</span>
<span class="lineNum">    3533 </span><span class="lineNoCov">          0 :       group-&gt;limits[pci].pressure = curr_reg_pressure[cl];</span>
<span class="lineNum">    3534 </span><span class="lineNoCov">          0 :       group-&gt;limits[pci].point = 0;</span>
<span class="lineNum">    3535 </span>            :     }
<span class="lineNum">    3536 </span>            :   /* Use index model_num_insns to record the state after the last
<span class="lineNum">    3537 </span>            :      instruction in the model schedule.  */
<span class="lineNum">    3538 </span><span class="lineNoCov">          0 :   group-&gt;model = XNEWVEC (struct model_pressure_data,</span>
<span class="lineNum">    3539 </span>            :                           (model_num_insns + 1) * ira_pressure_classes_num);
<span class="lineNum">    3540 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    3541 </span>            : 
<span class="lineNum">    3542 </span>            : /* Record that MODEL_REF_PRESSURE (GROUP, POINT, PCI) is PRESSURE.
<span class="lineNum">    3543 </span>            :    Update the maximum pressure for the whole schedule.  */
<a name="3544"><span class="lineNum">    3544 </span>            : </a>
<span class="lineNum">    3545 </span>            : static void
<span class="lineNum">    3546 </span><span class="lineNoCov">          0 : model_record_pressure (struct model_pressure_group *group,</span>
<span class="lineNum">    3547 </span>            :                        int point, int pci, int pressure)
<span class="lineNum">    3548 </span>            : {
<span class="lineNum">    3549 </span><span class="lineNoCov">          0 :   MODEL_REF_PRESSURE (group, point, pci) = pressure;</span>
<span class="lineNum">    3550 </span><span class="lineNoCov">          0 :   if (group-&gt;limits[pci].pressure &lt; pressure)</span>
<span class="lineNum">    3551 </span>            :     {
<span class="lineNum">    3552 </span><span class="lineNoCov">          0 :       group-&gt;limits[pci].pressure = pressure;</span>
<span class="lineNum">    3553 </span><span class="lineNoCov">          0 :       group-&gt;limits[pci].point = point;</span>
<span class="lineNum">    3554 </span>            :     }
<span class="lineNum">    3555 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    3556 </span>            : 
<span class="lineNum">    3557 </span>            : /* INSN has just been added to the end of the model schedule.  Record its
<span class="lineNum">    3558 </span>            :    register-pressure information.  */
<a name="3559"><span class="lineNum">    3559 </span>            : </a>
<span class="lineNum">    3560 </span>            : static void
<span class="lineNum">    3561 </span><span class="lineNoCov">          0 : model_record_pressures (struct model_insn_info *insn)</span>
<span class="lineNum">    3562 </span>            : {
<span class="lineNum">    3563 </span><span class="lineNoCov">          0 :   struct reg_pressure_data *reg_pressure;</span>
<span class="lineNum">    3564 </span><span class="lineNoCov">          0 :   int point, pci, cl, delta;</span>
<span class="lineNum">    3565 </span><span class="lineNoCov">          0 :   int death[N_REG_CLASSES];</span>
<span class="lineNum">    3566 </span>            : 
<span class="lineNum">    3567 </span><span class="lineNoCov">          0 :   point = model_index (insn-&gt;insn);</span>
<span class="lineNum">    3568 </span><span class="lineNoCov">          0 :   if (sched_verbose &gt;= 2)</span>
<span class="lineNum">    3569 </span>            :     {
<span class="lineNum">    3570 </span><span class="lineNoCov">          0 :       if (point == 0)</span>
<span class="lineNum">    3571 </span>            :         {
<span class="lineNum">    3572 </span><span class="lineNoCov">          0 :           fprintf (sched_dump, &quot;\n;;\tModel schedule:\n;;\n&quot;);</span>
<span class="lineNum">    3573 </span><span class="lineNoCov">          0 :           fprintf (sched_dump, &quot;;;\t| idx insn | mpri hght dpth prio |\n&quot;);</span>
<span class="lineNum">    3574 </span>            :         }
<span class="lineNum">    3575 </span><span class="lineNoCov">          0 :       fprintf (sched_dump, &quot;;;\t| %3d %4d | %4d %4d %4d %4d | %-30s &quot;,</span>
<span class="lineNum">    3576 </span><span class="lineNoCov">          0 :                point, INSN_UID (insn-&gt;insn), insn-&gt;model_priority,</span>
<span class="lineNum">    3577 </span><span class="lineNoCov">          0 :                insn-&gt;depth + insn-&gt;alap, insn-&gt;depth,</span>
<span class="lineNum">    3578 </span><span class="lineNoCov">          0 :                INSN_PRIORITY (insn-&gt;insn),</span>
<span class="lineNum">    3579 </span><span class="lineNoCov">          0 :                str_pattern_slim (PATTERN (insn-&gt;insn)));</span>
<span class="lineNum">    3580 </span>            :     }
<span class="lineNum">    3581 </span><span class="lineNoCov">          0 :   calculate_reg_deaths (insn-&gt;insn, death);</span>
<span class="lineNum">    3582 </span><span class="lineNoCov">          0 :   reg_pressure = INSN_REG_PRESSURE (insn-&gt;insn);</span>
<span class="lineNum">    3583 </span><span class="lineNoCov">          0 :   for (pci = 0; pci &lt; ira_pressure_classes_num; pci++)</span>
<span class="lineNum">    3584 </span>            :     {
<span class="lineNum">    3585 </span><span class="lineNoCov">          0 :       cl = ira_pressure_classes[pci];</span>
<span class="lineNum">    3586 </span><span class="lineNoCov">          0 :       delta = reg_pressure[pci].set_increase - death[cl];</span>
<span class="lineNum">    3587 </span><span class="lineNoCov">          0 :       if (sched_verbose &gt;= 2)</span>
<span class="lineNum">    3588 </span><span class="lineNoCov">          0 :         fprintf (sched_dump, &quot; %s:[%d,%+d]&quot;, reg_class_names[cl],</span>
<span class="lineNum">    3589 </span>            :                  curr_reg_pressure[cl], delta);
<span class="lineNum">    3590 </span><span class="lineNoCov">          0 :       model_record_pressure (&amp;model_before_pressure, point, pci,</span>
<span class="lineNum">    3591 </span>            :                              curr_reg_pressure[cl]);
<span class="lineNum">    3592 </span>            :     }
<span class="lineNum">    3593 </span><span class="lineNoCov">          0 :   if (sched_verbose &gt;= 2)</span>
<span class="lineNum">    3594 </span><span class="lineNoCov">          0 :     fprintf (sched_dump, &quot;\n&quot;);</span>
<span class="lineNum">    3595 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    3596 </span>            : 
<span class="lineNum">    3597 </span>            : /* All instructions have been added to the model schedule.  Record the
<span class="lineNum">    3598 </span>            :    final register pressure in GROUP and set up all MODEL_MAX_PRESSUREs.  */
<a name="3599"><span class="lineNum">    3599 </span>            : </a>
<span class="lineNum">    3600 </span>            : static void
<span class="lineNum">    3601 </span><span class="lineNoCov">          0 : model_record_final_pressures (struct model_pressure_group *group)</span>
<span class="lineNum">    3602 </span>            : {
<span class="lineNum">    3603 </span><span class="lineNoCov">          0 :   int point, pci, max_pressure, ref_pressure, cl;</span>
<span class="lineNum">    3604 </span>            : 
<span class="lineNum">    3605 </span><span class="lineNoCov">          0 :   for (pci = 0; pci &lt; ira_pressure_classes_num; pci++)</span>
<span class="lineNum">    3606 </span>            :     {
<span class="lineNum">    3607 </span>            :       /* Record the final pressure for this class.  */
<span class="lineNum">    3608 </span><span class="lineNoCov">          0 :       cl = ira_pressure_classes[pci];</span>
<span class="lineNum">    3609 </span><span class="lineNoCov">          0 :       point = model_num_insns;</span>
<span class="lineNum">    3610 </span><span class="lineNoCov">          0 :       ref_pressure = curr_reg_pressure[cl];</span>
<span class="lineNum">    3611 </span><span class="lineNoCov">          0 :       model_record_pressure (group, point, pci, ref_pressure);</span>
<span class="lineNum">    3612 </span>            : 
<span class="lineNum">    3613 </span>            :       /* Record the original maximum pressure.  */
<span class="lineNum">    3614 </span><span class="lineNoCov">          0 :       group-&gt;limits[pci].orig_pressure = group-&gt;limits[pci].pressure;</span>
<span class="lineNum">    3615 </span>            : 
<span class="lineNum">    3616 </span>            :       /* Update the MODEL_MAX_PRESSURE for every point of the schedule.  */
<span class="lineNum">    3617 </span><span class="lineNoCov">          0 :       max_pressure = ref_pressure;</span>
<span class="lineNum">    3618 </span><span class="lineNoCov">          0 :       MODEL_MAX_PRESSURE (group, point, pci) = max_pressure;</span>
<span class="lineNum">    3619 </span><span class="lineNoCov">          0 :       while (point &gt; 0)</span>
<span class="lineNum">    3620 </span>            :         {
<span class="lineNum">    3621 </span><span class="lineNoCov">          0 :           point--;</span>
<span class="lineNum">    3622 </span><span class="lineNoCov">          0 :           ref_pressure = MODEL_REF_PRESSURE (group, point, pci);</span>
<span class="lineNum">    3623 </span><span class="lineNoCov">          0 :           max_pressure = MAX (max_pressure, ref_pressure);</span>
<span class="lineNum">    3624 </span><span class="lineNoCov">          0 :           MODEL_MAX_PRESSURE (group, point, pci) = max_pressure;</span>
<span class="lineNum">    3625 </span>            :         }
<span class="lineNum">    3626 </span>            :     }
<span class="lineNum">    3627 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    3628 </span>            : 
<span class="lineNum">    3629 </span>            : /* Update all successors of INSN, given that INSN has just been scheduled.  */
<a name="3630"><span class="lineNum">    3630 </span>            : </a>
<span class="lineNum">    3631 </span>            : static void
<span class="lineNum">    3632 </span><span class="lineNoCov">          0 : model_add_successors_to_worklist (struct model_insn_info *insn)</span>
<span class="lineNum">    3633 </span>            : {
<span class="lineNum">    3634 </span><span class="lineNoCov">          0 :   sd_iterator_def sd_it;</span>
<span class="lineNum">    3635 </span><span class="lineNoCov">          0 :   struct model_insn_info *con;</span>
<span class="lineNum">    3636 </span><span class="lineNoCov">          0 :   dep_t dep;</span>
<span class="lineNum">    3637 </span>            : 
<span class="lineNum">    3638 </span><span class="lineNoCov">          0 :   FOR_EACH_DEP (insn-&gt;insn, SD_LIST_FORW, sd_it, dep)</span>
<span class="lineNum">    3639 </span>            :     {
<span class="lineNum">    3640 </span><span class="lineNoCov">          0 :       con = MODEL_INSN_INFO (DEP_CON (dep));</span>
<span class="lineNum">    3641 </span>            :       /* Ignore debug instructions, and instructions from other blocks.  */
<span class="lineNum">    3642 </span><span class="lineNoCov">          0 :       if (con-&gt;insn)</span>
<span class="lineNum">    3643 </span>            :         {
<span class="lineNum">    3644 </span><span class="lineNoCov">          0 :           con-&gt;unscheduled_preds--;</span>
<span class="lineNum">    3645 </span>            : 
<span class="lineNum">    3646 </span>            :           /* Update the depth field of each true-dependent successor.
<span class="lineNum">    3647 </span>            :              Increasing the depth gives them a higher priority than
<span class="lineNum">    3648 </span>            :              before.  */
<span class="lineNum">    3649 </span><span class="lineNoCov">          0 :           if (DEP_TYPE (dep) == REG_DEP_TRUE &amp;&amp; con-&gt;depth &lt; insn-&gt;depth + 1)</span>
<span class="lineNum">    3650 </span>            :             {
<span class="lineNum">    3651 </span><span class="lineNoCov">          0 :               con-&gt;depth = insn-&gt;depth + 1;</span>
<span class="lineNum">    3652 </span><span class="lineNoCov">          0 :               if (QUEUE_INDEX (con-&gt;insn) == QUEUE_READY)</span>
<span class="lineNum">    3653 </span><span class="lineNoCov">          0 :                 model_promote_insn (con);</span>
<span class="lineNum">    3654 </span>            :             }
<span class="lineNum">    3655 </span>            : 
<span class="lineNum">    3656 </span>            :           /* If this is a true dependency, or if there are no remaining
<span class="lineNum">    3657 </span>            :              dependencies for CON (meaning that CON only had non-true
<span class="lineNum">    3658 </span>            :              dependencies), make sure that CON is on the worklist.
<span class="lineNum">    3659 </span>            :              We don't bother otherwise because it would tend to fill the
<span class="lineNum">    3660 </span>            :              worklist with a lot of low-priority instructions that are not
<span class="lineNum">    3661 </span>            :              yet ready to issue.  */
<span class="lineNum">    3662 </span><span class="lineNoCov">          0 :           if ((con-&gt;depth &gt; 0 || con-&gt;unscheduled_preds == 0)</span>
<span class="lineNum">    3663 </span><span class="lineNoCov">          0 :               &amp;&amp; QUEUE_INDEX (con-&gt;insn) == QUEUE_NOWHERE)</span>
<span class="lineNum">    3664 </span><span class="lineNoCov">          0 :             model_add_to_worklist (con, insn, insn-&gt;next);</span>
<span class="lineNum">    3665 </span>            :         }
<span class="lineNum">    3666 </span>            :     }
<span class="lineNum">    3667 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    3668 </span>            : 
<span class="lineNum">    3669 </span>            : /* Give INSN a higher priority than any current instruction, then give
<span class="lineNum">    3670 </span>            :    unscheduled predecessors of INSN a higher priority still.  If any of
<span class="lineNum">    3671 </span>            :    those predecessors are not on the model worklist, do the same for its
<span class="lineNum">    3672 </span>            :    predecessors, and so on.  */
<a name="3673"><span class="lineNum">    3673 </span>            : </a>
<span class="lineNum">    3674 </span>            : static void
<span class="lineNum">    3675 </span><span class="lineNoCov">          0 : model_promote_predecessors (struct model_insn_info *insn)</span>
<span class="lineNum">    3676 </span>            : {
<span class="lineNum">    3677 </span><span class="lineNoCov">          0 :   struct model_insn_info *pro, *first;</span>
<span class="lineNum">    3678 </span><span class="lineNoCov">          0 :   sd_iterator_def sd_it;</span>
<span class="lineNum">    3679 </span><span class="lineNoCov">          0 :   dep_t dep;</span>
<span class="lineNum">    3680 </span>            : 
<span class="lineNum">    3681 </span><span class="lineNoCov">          0 :   if (sched_verbose &gt;= 7)</span>
<span class="lineNum">    3682 </span><span class="lineNoCov">          0 :     fprintf (sched_dump, &quot;;;\t+--- priority of %d = %d, priority of&quot;,</span>
<span class="lineNum">    3683 </span><span class="lineNoCov">          0 :              INSN_UID (insn-&gt;insn), model_next_priority);</span>
<span class="lineNum">    3684 </span><span class="lineNoCov">          0 :   insn-&gt;model_priority = model_next_priority++;</span>
<span class="lineNum">    3685 </span><span class="lineNoCov">          0 :   model_remove_from_worklist (insn);</span>
<span class="lineNum">    3686 </span><span class="lineNoCov">          0 :   model_add_to_worklist_at (insn, NULL);</span>
<span class="lineNum">    3687 </span>            : 
<span class="lineNum">    3688 </span><span class="lineNoCov">          0 :   first = NULL;</span>
<span class="lineNum">    3689 </span><span class="lineNoCov">          0 :   for (;;)</span>
<span class="lineNum">    3690 </span>            :     {
<span class="lineNum">    3691 </span><span class="lineNoCov">          0 :       FOR_EACH_DEP (insn-&gt;insn, SD_LIST_HARD_BACK, sd_it, dep)</span>
<span class="lineNum">    3692 </span>            :         {
<span class="lineNum">    3693 </span><span class="lineNoCov">          0 :           pro = MODEL_INSN_INFO (DEP_PRO (dep));</span>
<span class="lineNum">    3694 </span>            :           /* The first test is to ignore debug instructions, and instructions
<span class="lineNum">    3695 </span>            :              from other blocks.  */
<span class="lineNum">    3696 </span><span class="lineNoCov">          0 :           if (pro-&gt;insn</span>
<span class="lineNum">    3697 </span><span class="lineNoCov">          0 :               &amp;&amp; pro-&gt;model_priority != model_next_priority</span>
<span class="lineNum">    3698 </span><span class="lineNoCov">          0 :               &amp;&amp; QUEUE_INDEX (pro-&gt;insn) != QUEUE_SCHEDULED)</span>
<span class="lineNum">    3699 </span>            :             {
<span class="lineNum">    3700 </span><span class="lineNoCov">          0 :               pro-&gt;model_priority = model_next_priority;</span>
<span class="lineNum">    3701 </span><span class="lineNoCov">          0 :               if (sched_verbose &gt;= 7)</span>
<span class="lineNum">    3702 </span><span class="lineNoCov">          0 :                 fprintf (sched_dump, &quot; %d&quot;, INSN_UID (pro-&gt;insn));</span>
<span class="lineNum">    3703 </span><span class="lineNoCov">          0 :               if (QUEUE_INDEX (pro-&gt;insn) == QUEUE_READY)</span>
<span class="lineNum">    3704 </span>            :                 {
<span class="lineNum">    3705 </span>            :                   /* PRO is already in the worklist, but it now has
<span class="lineNum">    3706 </span>            :                      a higher priority than before.  Move it at the
<span class="lineNum">    3707 </span>            :                      appropriate place.  */
<span class="lineNum">    3708 </span><span class="lineNoCov">          0 :                   model_remove_from_worklist (pro);</span>
<span class="lineNum">    3709 </span><span class="lineNoCov">          0 :                   model_add_to_worklist (pro, NULL, model_worklist);</span>
<span class="lineNum">    3710 </span>            :                 }
<span class="lineNum">    3711 </span>            :               else
<span class="lineNum">    3712 </span>            :                 {
<span class="lineNum">    3713 </span>            :                   /* PRO isn't in the worklist.  Recursively process
<span class="lineNum">    3714 </span>            :                      its predecessors until we find one that is.  */
<span class="lineNum">    3715 </span><span class="lineNoCov">          0 :                   pro-&gt;next = first;</span>
<span class="lineNum">    3716 </span><span class="lineNoCov">          0 :                   first = pro;</span>
<span class="lineNum">    3717 </span>            :                 }
<span class="lineNum">    3718 </span>            :             }
<span class="lineNum">    3719 </span>            :         }
<span class="lineNum">    3720 </span><span class="lineNoCov">          0 :       if (!first)</span>
<span class="lineNum">    3721 </span>            :         break;
<span class="lineNum">    3722 </span><span class="lineNoCov">          0 :       insn = first;</span>
<span class="lineNum">    3723 </span><span class="lineNoCov">          0 :       first = insn-&gt;next;</span>
<span class="lineNum">    3724 </span>            :     }
<span class="lineNum">    3725 </span><span class="lineNoCov">          0 :   if (sched_verbose &gt;= 7)</span>
<span class="lineNum">    3726 </span><span class="lineNoCov">          0 :     fprintf (sched_dump, &quot; = %d\n&quot;, model_next_priority);</span>
<span class="lineNum">    3727 </span><span class="lineNoCov">          0 :   model_next_priority++;</span>
<span class="lineNum">    3728 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    3729 </span>            : 
<span class="lineNum">    3730 </span>            : /* Pick one instruction from model_worklist and process it.  */
<a name="3731"><span class="lineNum">    3731 </span>            : </a>
<span class="lineNum">    3732 </span>            : static void
<span class="lineNum">    3733 </span><span class="lineNoCov">          0 : model_choose_insn (void)</span>
<span class="lineNum">    3734 </span>            : {
<span class="lineNum">    3735 </span><span class="lineNoCov">          0 :   struct model_insn_info *insn, *fallback;</span>
<span class="lineNum">    3736 </span><span class="lineNoCov">          0 :   int count;</span>
<span class="lineNum">    3737 </span>            : 
<span class="lineNum">    3738 </span><span class="lineNoCov">          0 :   if (sched_verbose &gt;= 7)</span>
<span class="lineNum">    3739 </span>            :     {
<span class="lineNum">    3740 </span><span class="lineNoCov">          0 :       fprintf (sched_dump, &quot;;;\t+--- worklist:\n&quot;);</span>
<span class="lineNum">    3741 </span><span class="lineNoCov">          0 :       insn = model_worklist;</span>
<span class="lineNum">    3742 </span><span class="lineNoCov">          0 :       count = MAX_SCHED_READY_INSNS;</span>
<span class="lineNum">    3743 </span><span class="lineNoCov">          0 :       while (count &gt; 0 &amp;&amp; insn)</span>
<span class="lineNum">    3744 </span>            :         {
<span class="lineNum">    3745 </span><span class="lineNoCov">          0 :           fprintf (sched_dump, &quot;;;\t+---   %d [%d, %d, %d, %d]\n&quot;,</span>
<span class="lineNum">    3746 </span><span class="lineNoCov">          0 :                    INSN_UID (insn-&gt;insn), insn-&gt;model_priority,</span>
<span class="lineNum">    3747 </span><span class="lineNoCov">          0 :                    insn-&gt;depth + insn-&gt;alap, insn-&gt;depth,</span>
<span class="lineNum">    3748 </span><span class="lineNoCov">          0 :                    INSN_PRIORITY (insn-&gt;insn));</span>
<span class="lineNum">    3749 </span><span class="lineNoCov">          0 :           count--;</span>
<span class="lineNum">    3750 </span><span class="lineNoCov">          0 :           insn = insn-&gt;next;</span>
<span class="lineNum">    3751 </span>            :         }
<span class="lineNum">    3752 </span>            :     }
<span class="lineNum">    3753 </span>            : 
<span class="lineNum">    3754 </span>            :   /* Look for a ready instruction whose model_classify_priority is zero
<span class="lineNum">    3755 </span>            :      or negative, picking the highest-priority one.  Adding such an
<span class="lineNum">    3756 </span>            :      instruction to the schedule now should do no harm, and may actually
<span class="lineNum">    3757 </span>            :      do some good.
<span class="lineNum">    3758 </span>            : 
<span class="lineNum">    3759 </span>            :      Failing that, see whether there is an instruction with the highest
<span class="lineNum">    3760 </span>            :      extant model_priority that is not yet ready, but which would reduce
<span class="lineNum">    3761 </span>            :      pressure if it became ready.  This is designed to catch cases like:
<span class="lineNum">    3762 </span>            : 
<span class="lineNum">    3763 </span>            :        (set (mem (reg R1)) (reg R2))
<span class="lineNum">    3764 </span>            : 
<span class="lineNum">    3765 </span>            :      where the instruction is the last remaining use of R1 and where the
<span class="lineNum">    3766 </span>            :      value of R2 is not yet available (or vice versa).  The death of R1
<span class="lineNum">    3767 </span>            :      means that this instruction already reduces pressure.  It is of
<span class="lineNum">    3768 </span>            :      course possible that the computation of R2 involves other registers
<span class="lineNum">    3769 </span>            :      that are hard to kill, but such cases are rare enough for this
<span class="lineNum">    3770 </span>            :      heuristic to be a win in general.
<span class="lineNum">    3771 </span>            : 
<span class="lineNum">    3772 </span>            :      Failing that, just pick the highest-priority instruction in the
<span class="lineNum">    3773 </span>            :      worklist.  */
<span class="lineNum">    3774 </span><span class="lineNoCov">          0 :   count = MAX_SCHED_READY_INSNS;</span>
<span class="lineNum">    3775 </span><span class="lineNoCov">          0 :   insn = model_worklist;</span>
<span class="lineNum">    3776 </span><span class="lineNoCov">          0 :   fallback = 0;</span>
<span class="lineNum">    3777 </span><span class="lineNoCov">          0 :   for (;;)</span>
<span class="lineNum">    3778 </span>            :     {
<span class="lineNum">    3779 </span><span class="lineNoCov">          0 :       if (count == 0 || !insn)</span>
<span class="lineNum">    3780 </span>            :         {
<span class="lineNum">    3781 </span><span class="lineNoCov">          0 :           insn = fallback ? fallback : model_worklist;</span>
<span class="lineNum">    3782 </span>            :           break;
<span class="lineNum">    3783 </span>            :         }
<span class="lineNum">    3784 </span><span class="lineNoCov">          0 :       if (insn-&gt;unscheduled_preds)</span>
<span class="lineNum">    3785 </span>            :         {
<span class="lineNum">    3786 </span><span class="lineNoCov">          0 :           if (model_worklist-&gt;model_priority == insn-&gt;model_priority</span>
<span class="lineNum">    3787 </span><span class="lineNoCov">          0 :               &amp;&amp; !fallback</span>
<span class="lineNum">    3788 </span><span class="lineNoCov">          0 :               &amp;&amp; model_classify_pressure (insn) &lt; 0)</span>
<span class="lineNum">    3789 </span>            :             fallback = insn;
<span class="lineNum">    3790 </span>            :         }
<span class="lineNum">    3791 </span>            :       else
<span class="lineNum">    3792 </span>            :         {
<span class="lineNum">    3793 </span><span class="lineNoCov">          0 :           if (model_classify_pressure (insn) &lt;= 0)</span>
<span class="lineNum">    3794 </span>            :             break;
<span class="lineNum">    3795 </span>            :         }
<span class="lineNum">    3796 </span><span class="lineNoCov">          0 :       count--;</span>
<span class="lineNum">    3797 </span><span class="lineNoCov">          0 :       insn = insn-&gt;next;</span>
<span class="lineNum">    3798 </span>            :     }
<span class="lineNum">    3799 </span>            : 
<span class="lineNum">    3800 </span><span class="lineNoCov">          0 :   if (sched_verbose &gt;= 7 &amp;&amp; insn != model_worklist)</span>
<span class="lineNum">    3801 </span>            :     {
<span class="lineNum">    3802 </span><span class="lineNoCov">          0 :       if (insn-&gt;unscheduled_preds)</span>
<span class="lineNum">    3803 </span><span class="lineNoCov">          0 :         fprintf (sched_dump, &quot;;;\t+--- promoting insn %d, with dependencies\n&quot;,</span>
<span class="lineNum">    3804 </span><span class="lineNoCov">          0 :                  INSN_UID (insn-&gt;insn));</span>
<span class="lineNum">    3805 </span>            :       else
<span class="lineNum">    3806 </span><span class="lineNoCov">          0 :         fprintf (sched_dump, &quot;;;\t+--- promoting insn %d, which is ready\n&quot;,</span>
<span class="lineNum">    3807 </span><span class="lineNoCov">          0 :                  INSN_UID (insn-&gt;insn));</span>
<span class="lineNum">    3808 </span>            :     }
<span class="lineNum">    3809 </span><span class="lineNoCov">          0 :   if (insn-&gt;unscheduled_preds)</span>
<span class="lineNum">    3810 </span>            :     /* INSN isn't yet ready to issue.  Give all its predecessors the
<span class="lineNum">    3811 </span>            :        highest priority.  */
<span class="lineNum">    3812 </span><span class="lineNoCov">          0 :     model_promote_predecessors (insn);</span>
<span class="lineNum">    3813 </span>            :   else
<span class="lineNum">    3814 </span>            :     {
<span class="lineNum">    3815 </span>            :       /* INSN is ready.  Add it to the end of model_schedule and
<span class="lineNum">    3816 </span>            :          process its successors.  */
<span class="lineNum">    3817 </span><span class="lineNoCov">          0 :       model_add_successors_to_worklist (insn);</span>
<span class="lineNum">    3818 </span><span class="lineNoCov">          0 :       model_remove_from_worklist (insn);</span>
<span class="lineNum">    3819 </span><span class="lineNoCov">          0 :       model_add_to_schedule (insn-&gt;insn);</span>
<span class="lineNum">    3820 </span><span class="lineNoCov">          0 :       model_record_pressures (insn);</span>
<span class="lineNum">    3821 </span><span class="lineNoCov">          0 :       update_register_pressure (insn-&gt;insn);</span>
<span class="lineNum">    3822 </span>            :     }
<span class="lineNum">    3823 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    3824 </span>            : 
<span class="lineNum">    3825 </span>            : /* Restore all QUEUE_INDEXs to the values that they had before
<span class="lineNum">    3826 </span>            :    model_start_schedule was called.  */
<a name="3827"><span class="lineNum">    3827 </span>            : </a>
<span class="lineNum">    3828 </span>            : static void
<span class="lineNum">    3829 </span><span class="lineNoCov">          0 : model_reset_queue_indices (void)</span>
<span class="lineNum">    3830 </span>            : {
<span class="lineNum">    3831 </span><span class="lineNoCov">          0 :   unsigned int i;</span>
<span class="lineNum">    3832 </span><span class="lineNoCov">          0 :   rtx_insn *insn;</span>
<span class="lineNum">    3833 </span>            : 
<span class="lineNum">    3834 </span><span class="lineNoCov">          0 :   FOR_EACH_VEC_ELT (model_schedule, i, insn)</span>
<span class="lineNum">    3835 </span><span class="lineNoCov">          0 :     QUEUE_INDEX (insn) = MODEL_INSN_INFO (insn)-&gt;old_queue;</span>
<span class="lineNum">    3836 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    3837 </span>            : 
<span class="lineNum">    3838 </span>            : /* We have calculated the model schedule and spill costs.  Print a summary
<span class="lineNum">    3839 </span>            :    to sched_dump.  */
<a name="3840"><span class="lineNum">    3840 </span>            : </a>
<span class="lineNum">    3841 </span>            : static void
<span class="lineNum">    3842 </span><span class="lineNoCov">          0 : model_dump_pressure_summary (void)</span>
<span class="lineNum">    3843 </span>            : {
<span class="lineNum">    3844 </span><span class="lineNoCov">          0 :   int pci, cl;</span>
<span class="lineNum">    3845 </span>            : 
<span class="lineNum">    3846 </span><span class="lineNoCov">          0 :   fprintf (sched_dump, &quot;;; Pressure summary:&quot;);</span>
<span class="lineNum">    3847 </span><span class="lineNoCov">          0 :   for (pci = 0; pci &lt; ira_pressure_classes_num; pci++)</span>
<span class="lineNum">    3848 </span>            :     {
<span class="lineNum">    3849 </span><span class="lineNoCov">          0 :       cl = ira_pressure_classes[pci];</span>
<span class="lineNum">    3850 </span><span class="lineNoCov">          0 :       fprintf (sched_dump, &quot; %s:%d&quot;, reg_class_names[cl],</span>
<span class="lineNum">    3851 </span>            :                model_before_pressure.limits[pci].pressure);
<span class="lineNum">    3852 </span>            :     }
<span class="lineNum">    3853 </span><span class="lineNoCov">          0 :   fprintf (sched_dump, &quot;\n\n&quot;);</span>
<span class="lineNum">    3854 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    3855 </span>            : 
<span class="lineNum">    3856 </span>            : /* Initialize the SCHED_PRESSURE_MODEL information for the current
<span class="lineNum">    3857 </span>            :    scheduling region.  */
<a name="3858"><span class="lineNum">    3858 </span>            : </a>
<span class="lineNum">    3859 </span>            : static void
<span class="lineNum">    3860 </span><span class="lineNoCov">          0 : model_start_schedule (basic_block bb)</span>
<span class="lineNum">    3861 </span>            : {
<span class="lineNum">    3862 </span><span class="lineNoCov">          0 :   model_next_priority = 1;</span>
<span class="lineNum">    3863 </span><span class="lineNoCov">          0 :   model_schedule.create (sched_max_luid);</span>
<span class="lineNum">    3864 </span><span class="lineNoCov">          0 :   model_insns = XCNEWVEC (struct model_insn_info, sched_max_luid);</span>
<span class="lineNum">    3865 </span>            : 
<span class="lineNum">    3866 </span><span class="lineNoCov">          0 :   gcc_assert (bb == BLOCK_FOR_INSN (NEXT_INSN (current_sched_info-&gt;prev_head)));</span>
<span class="lineNum">    3867 </span><span class="lineNoCov">          0 :   initiate_reg_pressure_info (df_get_live_in (bb));</span>
<span class="lineNum">    3868 </span>            : 
<span class="lineNum">    3869 </span><span class="lineNoCov">          0 :   model_analyze_insns ();</span>
<span class="lineNum">    3870 </span><span class="lineNoCov">          0 :   model_init_pressure_group (&amp;model_before_pressure);</span>
<span class="lineNum">    3871 </span><span class="lineNoCov">          0 :   while (model_worklist)</span>
<span class="lineNum">    3872 </span><span class="lineNoCov">          0 :     model_choose_insn ();</span>
<span class="lineNum">    3873 </span><span class="lineNoCov">          0 :   gcc_assert (model_num_insns == (int) model_schedule.length ());</span>
<span class="lineNum">    3874 </span><span class="lineNoCov">          0 :   if (sched_verbose &gt;= 2)</span>
<span class="lineNum">    3875 </span><span class="lineNoCov">          0 :     fprintf (sched_dump, &quot;\n&quot;);</span>
<span class="lineNum">    3876 </span>            : 
<span class="lineNum">    3877 </span><span class="lineNoCov">          0 :   model_record_final_pressures (&amp;model_before_pressure);</span>
<span class="lineNum">    3878 </span><span class="lineNoCov">          0 :   model_reset_queue_indices ();</span>
<span class="lineNum">    3879 </span>            : 
<span class="lineNum">    3880 </span><span class="lineNoCov">          0 :   XDELETEVEC (model_insns);</span>
<span class="lineNum">    3881 </span>            : 
<span class="lineNum">    3882 </span><span class="lineNoCov">          0 :   model_curr_point = 0;</span>
<span class="lineNum">    3883 </span><span class="lineNoCov">          0 :   initiate_reg_pressure_info (df_get_live_in (bb));</span>
<span class="lineNum">    3884 </span><span class="lineNoCov">          0 :   if (sched_verbose &gt;= 1)</span>
<span class="lineNum">    3885 </span><span class="lineNoCov">          0 :     model_dump_pressure_summary ();</span>
<span class="lineNum">    3886 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    3887 </span>            : 
<span class="lineNum">    3888 </span>            : /* Free the information associated with GROUP.  */
<a name="3889"><span class="lineNum">    3889 </span>            : </a>
<span class="lineNum">    3890 </span>            : static void
<span class="lineNum">    3891 </span><span class="lineNoCov">          0 : model_finalize_pressure_group (struct model_pressure_group *group)</span>
<span class="lineNum">    3892 </span>            : {
<span class="lineNum">    3893 </span><span class="lineNoCov">          0 :   XDELETEVEC (group-&gt;model);</span>
<span class="lineNum">    3894 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    3895 </span>            : 
<span class="lineNum">    3896 </span>            : /* Free the information created by model_start_schedule.  */
<a name="3897"><span class="lineNum">    3897 </span>            : </a>
<span class="lineNum">    3898 </span>            : static void
<span class="lineNum">    3899 </span><span class="lineNoCov">          0 : model_end_schedule (void)</span>
<span class="lineNum">    3900 </span>            : {
<span class="lineNum">    3901 </span><span class="lineNoCov">          0 :   model_finalize_pressure_group (&amp;model_before_pressure);</span>
<span class="lineNum">    3902 </span><span class="lineNoCov">          0 :   model_schedule.release ();</span>
<span class="lineNum">    3903 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    3904 </span>            : 
<a name="3905"><span class="lineNum">    3905 </span>            : /* Prepare reg pressure scheduling for basic block BB.  */</a>
<span class="lineNum">    3906 </span>            : static void
<span class="lineNum">    3907 </span><span class="lineCov">        901 : sched_pressure_start_bb (basic_block bb)</span>
<span class="lineNum">    3908 </span>            : {
<span class="lineNum">    3909 </span>            :   /* Set the number of available registers for each class taking into account
<span class="lineNum">    3910 </span>            :      relative probability of current basic block versus function prologue and
<span class="lineNum">    3911 </span>            :      epilogue.
<span class="lineNum">    3912 </span>            :      * If the basic block executes much more often than the prologue/epilogue
<span class="lineNum">    3913 </span>            :      (e.g., inside a hot loop), then cost of spill in the prologue is close to
<span class="lineNum">    3914 </span>            :      nil, so the effective number of available registers is
<span class="lineNum">    3915 </span>            :      (ira_class_hard_regs_num[cl] - fixed_regs_num[cl] - 0).
<span class="lineNum">    3916 </span>            :      * If the basic block executes as often as the prologue/epilogue,
<span class="lineNum">    3917 </span>            :      then spill in the block is as costly as in the prologue, so the effective
<span class="lineNum">    3918 </span>            :      number of available registers is
<span class="lineNum">    3919 </span>            :      (ira_class_hard_regs_num[cl] - fixed_regs_num[cl]
<span class="lineNum">    3920 </span>            :       - call_saved_regs_num[cl]).
<span class="lineNum">    3921 </span>            :      Note that all-else-equal, we prefer to spill in the prologue, since that
<span class="lineNum">    3922 </span>            :      allows &quot;extra&quot; registers for other basic blocks of the function.
<span class="lineNum">    3923 </span>            :      * If the basic block is on the cold path of the function and executes
<span class="lineNum">    3924 </span>            :      rarely, then we should always prefer to spill in the block, rather than
<span class="lineNum">    3925 </span>            :      in the prologue/epilogue.  The effective number of available register is
<span class="lineNum">    3926 </span>            :      (ira_class_hard_regs_num[cl] - fixed_regs_num[cl]
<span class="lineNum">    3927 </span>            :       - call_saved_regs_num[cl]).  */
<span class="lineNum">    3928 </span><span class="lineCov">        901 :   {</span>
<span class="lineNum">    3929 </span><span class="lineCov">        901 :     int i;</span>
<span class="lineNum">    3930 </span><span class="lineCov">        901 :     int entry_freq = ENTRY_BLOCK_PTR_FOR_FN (cfun)-&gt;count.to_frequency (cfun);</span>
<span class="lineNum">    3931 </span><span class="lineCov">        901 :     int bb_freq = bb-&gt;count.to_frequency (cfun);</span>
<span class="lineNum">    3932 </span>            : 
<span class="lineNum">    3933 </span><span class="lineCov">        901 :     if (bb_freq == 0)</span>
<span class="lineNum">    3934 </span>            :       {
<span class="lineNum">    3935 </span><span class="lineCov">         31 :         if (entry_freq == 0)</span>
<span class="lineNum">    3936 </span><span class="lineNoCov">          0 :           entry_freq = bb_freq = 1;</span>
<span class="lineNum">    3937 </span>            :       }
<span class="lineNum">    3938 </span><span class="lineCov">        901 :     if (bb_freq &lt; entry_freq)</span>
<span class="lineNum">    3939 </span><span class="lineCov">        548 :       bb_freq = entry_freq;</span>
<span class="lineNum">    3940 </span>            : 
<span class="lineNum">    3941 </span><span class="lineCov">       4505 :     for (i = 0; i &lt; ira_pressure_classes_num; ++i)</span>
<span class="lineNum">    3942 </span>            :       {
<span class="lineNum">    3943 </span><span class="lineCov">       3604 :         enum reg_class cl = ira_pressure_classes[i];</span>
<span class="lineNum">    3944 </span><span class="lineCov">       3604 :         sched_class_regs_num[cl] = ira_class_hard_regs_num[cl]</span>
<span class="lineNum">    3945 </span><span class="lineCov">       3604 :                                    - fixed_regs_num[cl];</span>
<span class="lineNum">    3946 </span><span class="lineCov">       3604 :         sched_class_regs_num[cl]</span>
<span class="lineNum">    3947 </span><span class="lineCov">       3604 :           -= (call_saved_regs_num[cl] * entry_freq) / bb_freq;</span>
<span class="lineNum">    3948 </span>            :       }
<span class="lineNum">    3949 </span>            :   }
<span class="lineNum">    3950 </span>            : 
<span class="lineNum">    3951 </span><span class="lineCov">        901 :   if (sched_pressure == SCHED_PRESSURE_MODEL)</span>
<span class="lineNum">    3952 </span><span class="lineNoCov">          0 :     model_start_schedule (bb);</span>
<span class="lineNum">    3953 </span><span class="lineCov">        901 : }</span>
<span class="lineNum">    3954 </span>            : 
<span class="lineNum">    3955 </span>            : /* A structure that holds local state for the loop in schedule_block.  */
<span class="lineNum">    3956 </span>            : struct sched_block_state
<span class="lineNum">    3957 </span>            : {
<span class="lineNum">    3958 </span>            :   /* True if no real insns have been scheduled in the current cycle.  */
<span class="lineNum">    3959 </span>            :   bool first_cycle_insn_p;
<span class="lineNum">    3960 </span>            :   /* True if a shadow insn has been scheduled in the current cycle, which
<span class="lineNum">    3961 </span>            :      means that no more normal insns can be issued.  */
<span class="lineNum">    3962 </span>            :   bool shadows_only_p;
<span class="lineNum">    3963 </span>            :   /* True if we're winding down a modulo schedule, which means that we only
<span class="lineNum">    3964 </span>            :      issue insns with INSN_EXACT_TICK set.  */
<span class="lineNum">    3965 </span>            :   bool modulo_epilogue;
<span class="lineNum">    3966 </span>            :   /* Initialized with the machine's issue rate every cycle, and updated
<span class="lineNum">    3967 </span>            :      by calls to the variable_issue hook.  */
<span class="lineNum">    3968 </span>            :   int can_issue_more;
<span class="lineNum">    3969 </span>            : };
<span class="lineNum">    3970 </span>            : 
<span class="lineNum">    3971 </span>            : /* INSN is the &quot;currently executing insn&quot;.  Launch each insn which was
<span class="lineNum">    3972 </span>            :    waiting on INSN.  READY is the ready list which contains the insns
<span class="lineNum">    3973 </span>            :    that are ready to fire.  CLOCK is the current cycle.  The function
<span class="lineNum">    3974 </span>            :    returns necessary cycle advance after issuing the insn (it is not
<span class="lineNum">    3975 </span>            :    zero for insns in a schedule group).  */
<a name="3976"><span class="lineNum">    3976 </span>            : </a>
<span class="lineNum">    3977 </span>            : static int
<span class="lineNum">    3978 </span><span class="lineCov">   61427317 : schedule_insn (rtx_insn *insn)</span>
<span class="lineNum">    3979 </span>            : {
<span class="lineNum">    3980 </span><span class="lineCov">   61427317 :   sd_iterator_def sd_it;</span>
<span class="lineNum">    3981 </span><span class="lineCov">   61427317 :   dep_t dep;</span>
<span class="lineNum">    3982 </span><span class="lineCov">   61427317 :   int i;</span>
<span class="lineNum">    3983 </span><span class="lineCov">   61427317 :   int advance = 0;</span>
<span class="lineNum">    3984 </span>            : 
<span class="lineNum">    3985 </span><span class="lineCov">   61427317 :   if (sched_verbose &gt;= 1)</span>
<span class="lineNum">    3986 </span>            :     {
<span class="lineNum">    3987 </span><span class="lineCov">       1012 :       struct reg_pressure_data *pressure_info;</span>
<span class="lineNum">    3988 </span><span class="lineCov">       1012 :       fprintf (sched_dump, &quot;;;\t%3i--&gt; %s %-40s:&quot;,</span>
<span class="lineNum">    3989 </span><span class="lineCov">       1012 :                clock_var, (*current_sched_info-&gt;print_insn) (insn, 1),</span>
<span class="lineNum">    3990 </span><span class="lineCov">       2024 :                str_pattern_slim (PATTERN (insn)));</span>
<span class="lineNum">    3991 </span>            : 
<span class="lineNum">    3992 </span><span class="lineCov">       1124 :       if (recog_memoized (insn) &lt; 0)</span>
<span class="lineNum">    3993 </span><span class="lineCov">        112 :         fprintf (sched_dump, &quot;nothing&quot;);</span>
<span class="lineNum">    3994 </span>            :       else
<span class="lineNum">    3995 </span><span class="lineCov">        900 :         print_reservation (sched_dump, insn);</span>
<span class="lineNum">    3996 </span><span class="lineCov">       1012 :       pressure_info = INSN_REG_PRESSURE (insn);</span>
<span class="lineNum">    3997 </span><span class="lineCov">       1012 :       if (pressure_info != NULL)</span>
<span class="lineNum">    3998 </span>            :         {
<span class="lineNum">    3999 </span><span class="lineNoCov">          0 :           fputc (':', sched_dump);</span>
<span class="lineNum">    4000 </span><span class="lineNoCov">          0 :           for (i = 0; i &lt; ira_pressure_classes_num; i++)</span>
<span class="lineNum">    4001 </span><span class="lineNoCov">          0 :             fprintf (sched_dump, &quot;%s%s%+d(%d)&quot;,</span>
<span class="lineNum">    4002 </span><span class="lineNoCov">          0 :                      scheduled_insns.length () &gt; 1</span>
<span class="lineNum">    4003 </span><span class="lineNoCov">          0 :                      &amp;&amp; INSN_LUID (insn)</span>
<span class="lineNum">    4004 </span><span class="lineNoCov">          0 :                      &lt; INSN_LUID (scheduled_insns[scheduled_insns.length () - 2]) ? &quot;@&quot; : &quot;&quot;,</span>
<span class="lineNum">    4005 </span><span class="lineNoCov">          0 :                      reg_class_names[ira_pressure_classes[i]],</span>
<span class="lineNum">    4006 </span><span class="lineNoCov">          0 :                      pressure_info[i].set_increase, pressure_info[i].change);</span>
<span class="lineNum">    4007 </span>            :         }
<span class="lineNum">    4008 </span><span class="lineCov">       1012 :       if (sched_pressure == SCHED_PRESSURE_MODEL</span>
<span class="lineNum">    4009 </span><span class="lineNoCov">          0 :           &amp;&amp; model_curr_point &lt; model_num_insns</span>
<span class="lineNum">    4010 </span><span class="lineCov">       1012 :           &amp;&amp; model_index (insn) == model_curr_point)</span>
<span class="lineNum">    4011 </span><span class="lineNoCov">          0 :         fprintf (sched_dump, &quot;:model %d&quot;, model_curr_point);</span>
<span class="lineNum">    4012 </span><span class="lineCov">       1012 :       fputc ('\n', sched_dump);</span>
<span class="lineNum">    4013 </span>            :     }
<span class="lineNum">    4014 </span>            : 
<span class="lineNum">    4015 </span><span class="lineCov">   61427317 :   if (sched_pressure == SCHED_PRESSURE_WEIGHTED &amp;&amp; !DEBUG_INSN_P (insn))</span>
<span class="lineNum">    4016 </span><span class="lineCov">       5854 :     update_reg_and_insn_max_reg_pressure (insn);</span>
<span class="lineNum">    4017 </span>            : 
<span class="lineNum">    4018 </span>            :   /* Scheduling instruction should have all its dependencies resolved and
<span class="lineNum">    4019 </span>            :      should have been removed from the ready list.  */
<span class="lineNum">    4020 </span><span class="lineCov">   61427317 :   gcc_assert (sd_lists_empty_p (insn, SD_LIST_HARD_BACK));</span>
<span class="lineNum">    4021 </span>            : 
<span class="lineNum">    4022 </span>            :   /* Reset debug insns invalidated by moving this insn.  */
<span class="lineNum">    4023 </span><span class="lineCov">   61427317 :   if (MAY_HAVE_DEBUG_BIND_INSNS &amp;&amp; !DEBUG_INSN_P (insn))</span>
<span class="lineNum">    4024 </span><span class="lineCov">   50204458 :     for (sd_it = sd_iterator_start (insn, SD_LIST_BACK);</span>
<span class="lineNum">    4025 </span><span class="lineCov">   25347061 :          sd_iterator_cond (&amp;sd_it, &amp;dep);)</span>
<span class="lineNum">    4026 </span>            :       {
<span class="lineNum">    4027 </span><span class="lineCov">     244832 :         rtx_insn *dbg = DEP_PRO (dep);</span>
<span class="lineNum">    4028 </span><span class="lineCov">     244832 :         struct reg_use_data *use, *next;</span>
<span class="lineNum">    4029 </span>            : 
<span class="lineNum">    4030 </span><span class="lineCov">     244832 :         if (DEP_STATUS (dep) &amp; DEP_CANCELLED)</span>
<span class="lineNum">    4031 </span>            :           {
<span class="lineNum">    4032 </span><span class="lineCov">     200495 :             sd_iterator_next (&amp;sd_it);</span>
<span class="lineNum">    4033 </span><span class="lineCov">     200495 :             continue;</span>
<span class="lineNum">    4034 </span>            :           }
<span class="lineNum">    4035 </span>            : 
<span class="lineNum">    4036 </span><span class="lineCov">      44337 :         gcc_assert (DEBUG_BIND_INSN_P (dbg));</span>
<span class="lineNum">    4037 </span>            : 
<span class="lineNum">    4038 </span><span class="lineCov">      44337 :         if (sched_verbose &gt;= 6)</span>
<span class="lineNum">    4039 </span><span class="lineNoCov">          0 :           fprintf (sched_dump, &quot;;;\t\tresetting: debug insn %d\n&quot;,</span>
<span class="lineNum">    4040 </span><span class="lineNoCov">          0 :                    INSN_UID (dbg));</span>
<span class="lineNum">    4041 </span>            : 
<span class="lineNum">    4042 </span>            :         /* ??? Rather than resetting the debug insn, we might be able
<span class="lineNum">    4043 </span>            :            to emit a debug temp before the just-scheduled insn, but
<span class="lineNum">    4044 </span>            :            this would involve checking that the expression at the
<span class="lineNum">    4045 </span>            :            point of the debug insn is equivalent to the expression
<span class="lineNum">    4046 </span>            :            before the just-scheduled insn.  They might not be: the
<span class="lineNum">    4047 </span>            :            expression in the debug insn may depend on other insns not
<span class="lineNum">    4048 </span>            :            yet scheduled that set MEMs, REGs or even other debug
<span class="lineNum">    4049 </span>            :            insns.  It's not clear that attempting to preserve debug
<span class="lineNum">    4050 </span>            :            information in these cases is worth the effort, given how
<span class="lineNum">    4051 </span>            :            uncommon these resets are and the likelihood that the debug
<span class="lineNum">    4052 </span>            :            temps introduced won't survive the schedule change.  */
<span class="lineNum">    4053 </span><span class="lineCov">      88674 :         INSN_VAR_LOCATION_LOC (dbg) = gen_rtx_UNKNOWN_VAR_LOC ();</span>
<span class="lineNum">    4054 </span><span class="lineCov">      44337 :         df_insn_rescan (dbg);</span>
<span class="lineNum">    4055 </span>            : 
<span class="lineNum">    4056 </span>            :         /* Unknown location doesn't use any registers.  */
<span class="lineNum">    4057 </span><span class="lineCov">      44344 :         for (use = INSN_REG_USE_LIST (dbg); use != NULL; use = next)</span>
<span class="lineNum">    4058 </span>            :           {
<span class="lineNum">    4059 </span>            :             struct reg_use_data *prev = use;
<span class="lineNum">    4060 </span>            : 
<span class="lineNum">    4061 </span>            :             /* Remove use from the cyclic next_regno_use chain first.  */
<span class="lineNum">    4062 </span><span class="lineCov">         14 :             while (prev-&gt;next_regno_use != use)</span>
<span class="lineNum">    4063 </span>            :               prev = prev-&gt;next_regno_use;
<span class="lineNum">    4064 </span><span class="lineCov">          7 :             prev-&gt;next_regno_use = use-&gt;next_regno_use;</span>
<span class="lineNum">    4065 </span><span class="lineCov">          7 :             next = use-&gt;next_insn_use;</span>
<span class="lineNum">    4066 </span><span class="lineCov">          7 :             free (use);</span>
<span class="lineNum">    4067 </span>            :           }
<span class="lineNum">    4068 </span><span class="lineCov">      44337 :         INSN_REG_USE_LIST (dbg) = NULL;</span>
<span class="lineNum">    4069 </span>            : 
<span class="lineNum">    4070 </span>            :         /* We delete rather than resolve these deps, otherwise we
<span class="lineNum">    4071 </span>            :            crash in sched_free_deps(), because forward deps are
<span class="lineNum">    4072 </span>            :            expected to be released before backward deps.  */
<span class="lineNum">    4073 </span><span class="lineCov">      44337 :         sd_delete_dep (sd_it);</span>
<span class="lineNum">    4074 </span>            :       }
<span class="lineNum">    4075 </span>            : 
<span class="lineNum">    4076 </span><span class="lineCov">   61427317 :   gcc_assert (QUEUE_INDEX (insn) == QUEUE_NOWHERE);</span>
<span class="lineNum">    4077 </span><span class="lineCov">  122854634 :   QUEUE_INDEX (insn) = QUEUE_SCHEDULED;</span>
<span class="lineNum">    4078 </span>            : 
<span class="lineNum">    4079 </span><span class="lineCov">   61427317 :   if (sched_pressure == SCHED_PRESSURE_MODEL</span>
<span class="lineNum">    4080 </span><span class="lineNoCov">          0 :       &amp;&amp; model_curr_point &lt; model_num_insns</span>
<span class="lineNum">    4081 </span><span class="lineNoCov">          0 :       &amp;&amp; NONDEBUG_INSN_P (insn))</span>
<span class="lineNum">    4082 </span>            :     {
<span class="lineNum">    4083 </span><span class="lineNoCov">          0 :       if (model_index (insn) == model_curr_point)</span>
<span class="lineNum">    4084 </span><span class="lineNoCov">          0 :         do</span>
<span class="lineNum">    4085 </span><span class="lineNoCov">          0 :           model_curr_point++;</span>
<span class="lineNum">    4086 </span>            :         while (model_curr_point &lt; model_num_insns
<span class="lineNum">    4087 </span><span class="lineNoCov">          0 :                &amp;&amp; (QUEUE_INDEX (MODEL_INSN (model_curr_point))</span>
<span class="lineNum">    4088 </span>            :                    == QUEUE_SCHEDULED));
<span class="lineNum">    4089 </span>            :       else
<span class="lineNum">    4090 </span><span class="lineNoCov">          0 :         model_recompute (insn);</span>
<span class="lineNum">    4091 </span><span class="lineNoCov">          0 :       model_update_limit_points ();</span>
<span class="lineNum">    4092 </span><span class="lineNoCov">          0 :       update_register_pressure (insn);</span>
<span class="lineNum">    4093 </span><span class="lineNoCov">          0 :       if (sched_verbose &gt;= 2)</span>
<span class="lineNum">    4094 </span><span class="lineNoCov">          0 :         print_curr_reg_pressure ();</span>
<span class="lineNum">    4095 </span>            :     }
<span class="lineNum">    4096 </span>            : 
<span class="lineNum">    4097 </span><span class="lineCov">   61427317 :   gcc_assert (INSN_TICK (insn) &gt;= MIN_TICK);</span>
<span class="lineNum">    4098 </span><span class="lineCov">  184281951 :   if (INSN_TICK (insn) &gt; clock_var)</span>
<span class="lineNum">    4099 </span>            :     /* INSN has been prematurely moved from the queue to the ready list.
<span class="lineNum">    4100 </span>            :        This is possible only if following flags are set.  */
<span class="lineNum">    4101 </span><span class="lineCov">          5 :     gcc_assert (flag_sched_stalled_insns || sched_fusion);</span>
<span class="lineNum">    4102 </span>            : 
<span class="lineNum">    4103 </span>            :   /* ??? Probably, if INSN is scheduled prematurely, we should leave
<span class="lineNum">    4104 </span>            :      INSN_TICK untouched.  This is a machine-dependent issue, actually.  */
<span class="lineNum">    4105 </span><span class="lineCov">  122854634 :   INSN_TICK (insn) = clock_var;</span>
<span class="lineNum">    4106 </span>            : 
<span class="lineNum">    4107 </span><span class="lineCov">   61427317 :   check_clobbered_conditions (insn);</span>
<span class="lineNum">    4108 </span>            : 
<span class="lineNum">    4109 </span>            :   /* Update dependent instructions.  First, see if by scheduling this insn
<span class="lineNum">    4110 </span>            :      now we broke a dependence in a way that requires us to change another
<span class="lineNum">    4111 </span>            :      insn.  */
<span class="lineNum">    4112 </span><span class="lineCov">  122854634 :   for (sd_it = sd_iterator_start (insn, SD_LIST_SPEC_BACK);</span>
<span class="lineNum">    4113 </span><span class="lineCov">   61676424 :        sd_iterator_cond (&amp;sd_it, &amp;dep); sd_iterator_next (&amp;sd_it))</span>
<span class="lineNum">    4114 </span>            :     {
<span class="lineNum">    4115 </span><span class="lineCov">     249107 :       struct dep_replacement *desc = DEP_REPLACE (dep);</span>
<span class="lineNum">    4116 </span><span class="lineCov">     249107 :       rtx_insn *pro = DEP_PRO (dep);</span>
<span class="lineNum">    4117 </span><span class="lineCov">     249107 :       if (QUEUE_INDEX (pro) != QUEUE_SCHEDULED</span>
<span class="lineNum">    4118 </span><span class="lineCov">     249107 :           &amp;&amp; desc != NULL &amp;&amp; desc-&gt;insn == pro)</span>
<span class="lineNum">    4119 </span><span class="lineCov">     246614 :         apply_replacement (dep, false);</span>
<span class="lineNum">    4120 </span>            :     }
<span class="lineNum">    4121 </span>            : 
<span class="lineNum">    4122 </span>            :   /* Go through and resolve forward dependencies.  */
<span class="lineNum">    4123 </span><span class="lineCov">  122854634 :   for (sd_it = sd_iterator_start (insn, SD_LIST_FORW);</span>
<span class="lineNum">    4124 </span><span class="lineCov">  192598446 :        sd_iterator_cond (&amp;sd_it, &amp;dep);)</span>
<span class="lineNum">    4125 </span>            :     {
<span class="lineNum">    4126 </span><span class="lineCov">  131171129 :       rtx_insn *next = DEP_CON (dep);</span>
<span class="lineNum">    4127 </span><span class="lineCov">  131171129 :       bool cancelled = (DEP_STATUS (dep) &amp; DEP_CANCELLED) != 0;</span>
<span class="lineNum">    4128 </span>            : 
<span class="lineNum">    4129 </span>            :       /* Resolve the dependence between INSN and NEXT.
<span class="lineNum">    4130 </span>            :          sd_resolve_dep () moves current dep to another list thus
<span class="lineNum">    4131 </span>            :          advancing the iterator.  */
<span class="lineNum">    4132 </span><span class="lineCov">  131171129 :       sd_resolve_dep (sd_it);</span>
<span class="lineNum">    4133 </span>            : 
<span class="lineNum">    4134 </span><span class="lineCov">  131171129 :       if (cancelled)</span>
<span class="lineNum">    4135 </span>            :         {
<span class="lineNum">    4136 </span><span class="lineCov">     380964 :           if (must_restore_pattern_p (next, dep))</span>
<span class="lineNum">    4137 </span><span class="lineCov">      37816 :             restore_pattern (dep, false);</span>
<span class="lineNum">    4138 </span><span class="lineCov">     380964 :           continue;</span>
<span class="lineNum">    4139 </span>            :         }
<span class="lineNum">    4140 </span>            : 
<span class="lineNum">    4141 </span>            :       /* Don't bother trying to mark next as ready if insn is a debug
<span class="lineNum">    4142 </span>            :          insn.  If insn is the last hard dependency, it will have
<span class="lineNum">    4143 </span>            :          already been discounted.  */
<span class="lineNum">    4144 </span><span class="lineCov">  130790165 :       if (DEBUG_INSN_P (insn) &amp;&amp; !DEBUG_INSN_P (next))</span>
<span class="lineNum">    4145 </span>            :         continue;
<span class="lineNum">    4146 </span>            : 
<span class="lineNum">    4147 </span><span class="lineCov">  128342423 :       if (!IS_SPECULATION_BRANCHY_CHECK_P (insn))</span>
<span class="lineNum">    4148 </span>            :         {
<span class="lineNum">    4149 </span><span class="lineCov">  128342423 :           int effective_cost;</span>
<span class="lineNum">    4150 </span>            : 
<span class="lineNum">    4151 </span><span class="lineCov">  128342423 :           effective_cost = try_ready (next);</span>
<span class="lineNum">    4152 </span>            : 
<span class="lineNum">    4153 </span><span class="lineCov">  128342423 :           if (effective_cost &gt;= 0</span>
<span class="lineNum">    4154 </span><span class="lineCov">   11573661 :               &amp;&amp; SCHED_GROUP_P (next)</span>
<span class="lineNum">    4155 </span><span class="lineCov">  128342423 :               &amp;&amp; advance &lt; effective_cost)</span>
<span class="lineNum">    4156 </span>            :             advance = effective_cost;
<span class="lineNum">    4157 </span>            :         }
<span class="lineNum">    4158 </span>            :       else
<span class="lineNum">    4159 </span>            :         /* Check always has only one forward dependence (to the first insn in
<span class="lineNum">    4160 </span>            :            the recovery block), therefore, this will be executed only once.  */
<span class="lineNum">    4161 </span>            :         {
<span class="lineNum">    4162 </span><span class="lineNoCov">          0 :           gcc_assert (sd_lists_empty_p (insn, SD_LIST_FORW));</span>
<span class="lineNum">    4163 </span><span class="lineNoCov">          0 :           fix_recovery_deps (RECOVERY_BLOCK (insn));</span>
<span class="lineNum">    4164 </span>            :         }
<span class="lineNum">    4165 </span>            :     }
<span class="lineNum">    4166 </span>            : 
<span class="lineNum">    4167 </span>            :   /* Annotate the instruction with issue information -- TImode
<span class="lineNum">    4168 </span>            :      indicates that the instruction is expected not to be able
<span class="lineNum">    4169 </span>            :      to issue on the same cycle as the previous insn.  A machine
<span class="lineNum">    4170 </span>            :      may use this information to decide how the instruction should
<span class="lineNum">    4171 </span>            :      be aligned.  */
<span class="lineNum">    4172 </span><span class="lineCov">   61427317 :   if (issue_rate &gt; 1</span>
<span class="lineNum">    4173 </span><span class="lineCov">  122848578 :       &amp;&amp; GET_CODE (PATTERN (insn)) != USE</span>
<span class="lineNum">    4174 </span><span class="lineCov">  122047358 :       &amp;&amp; GET_CODE (PATTERN (insn)) != CLOBBER</span>
<span class="lineNum">    4175 </span><span class="lineCov">  122417880 :       &amp;&amp; !DEBUG_INSN_P (insn))</span>
<span class="lineNum">    4176 </span>            :     {
<span class="lineNum">    4177 </span><span class="lineCov">   34387491 :       if (reload_completed)</span>
<span class="lineNum">    4178 </span><span class="lineCov">   34378856 :         PUT_MODE (insn, clock_var &gt; last_clock_var ? TImode : VOIDmode);</span>
<span class="lineNum">    4179 </span><span class="lineCov">   34387491 :       last_clock_var = clock_var;</span>
<span class="lineNum">    4180 </span>            :     }
<span class="lineNum">    4181 </span>            : 
<span class="lineNum">    4182 </span><span class="lineCov">   61427317 :   if (nonscheduled_insns_begin != NULL_RTX)</span>
<span class="lineNum">    4183 </span>            :     /* Indicate to debug counters that INSN is scheduled.  */
<span class="lineNum">    4184 </span><span class="lineNoCov">          0 :     nonscheduled_insns_begin = insn;</span>
<span class="lineNum">    4185 </span>            : 
<span class="lineNum">    4186 </span><span class="lineCov">   61427317 :   return advance;</span>
<span class="lineNum">    4187 </span>            : }
<span class="lineNum">    4188 </span>            : 
<span class="lineNum">    4189 </span>            : /* Functions for handling of notes.  */
<span class="lineNum">    4190 </span>            : 
<a name="4191"><span class="lineNum">    4191 </span>            : /* Add note list that ends on FROM_END to the end of TO_ENDP.  */</a>
<span class="lineNum">    4192 </span>            : void
<span class="lineNum">    4193 </span><span class="lineCov">         34 : concat_note_lists (rtx_insn *from_end, rtx_insn **to_endp)</span>
<span class="lineNum">    4194 </span>            : {
<span class="lineNum">    4195 </span><span class="lineCov">         34 :   rtx_insn *from_start;</span>
<span class="lineNum">    4196 </span>            : 
<span class="lineNum">    4197 </span>            :   /* It's easy when have nothing to concat.  */
<span class="lineNum">    4198 </span><span class="lineCov">         34 :   if (from_end == NULL)</span>
<span class="lineNum">    4199 </span>            :     return;
<span class="lineNum">    4200 </span>            : 
<span class="lineNum">    4201 </span>            :   /* It's also easy when destination is empty.  */
<span class="lineNum">    4202 </span><span class="lineNoCov">          0 :   if (*to_endp == NULL)</span>
<span class="lineNum">    4203 </span>            :     {
<span class="lineNum">    4204 </span><span class="lineNoCov">          0 :       *to_endp = from_end;</span>
<span class="lineNum">    4205 </span><span class="lineNoCov">          0 :       return;</span>
<span class="lineNum">    4206 </span>            :     }
<span class="lineNum">    4207 </span>            : 
<span class="lineNum">    4208 </span>            :   from_start = from_end;
<span class="lineNum">    4209 </span><span class="lineNoCov">          0 :   while (PREV_INSN (from_start) != NULL)</span>
<span class="lineNum">    4210 </span>            :     from_start = PREV_INSN (from_start);
<span class="lineNum">    4211 </span>            : 
<span class="lineNum">    4212 </span><span class="lineNoCov">          0 :   SET_PREV_INSN (from_start) = *to_endp;</span>
<span class="lineNum">    4213 </span><span class="lineNoCov">          0 :   SET_NEXT_INSN (*to_endp) = from_start;</span>
<span class="lineNum">    4214 </span><span class="lineNoCov">          0 :   *to_endp = from_end;</span>
<span class="lineNum">    4215 </span>            : }
<span class="lineNum">    4216 </span>            : 
<span class="lineNum">    4217 </span>            : /* Delete notes between HEAD and TAIL and put them in the chain
<a name="4218"><span class="lineNum">    4218 </span>            :    of notes ended by NOTE_LIST.  */</a>
<span class="lineNum">    4219 </span>            : void
<span class="lineNum">    4220 </span><span class="lineCov">    5673541 : remove_notes (rtx_insn *head, rtx_insn *tail)</span>
<span class="lineNum">    4221 </span>            : {
<span class="lineNum">    4222 </span><span class="lineCov">    5673541 :   rtx_insn *next_tail, *insn, *next;</span>
<span class="lineNum">    4223 </span>            : 
<span class="lineNum">    4224 </span><span class="lineCov">    5673541 :   note_list = 0;</span>
<span class="lineNum">    4225 </span><span class="lineCov">    5673541 :   if (head == tail &amp;&amp; !INSN_P (head))</span>
<span class="lineNum">    4226 </span>            :     return;
<span class="lineNum">    4227 </span>            : 
<span class="lineNum">    4228 </span><span class="lineCov">    5673511 :   next_tail = NEXT_INSN (tail);</span>
<span class="lineNum">    4229 </span><span class="lineCov">   70500047 :   for (insn = head; insn != next_tail; insn = next)</span>
<span class="lineNum">    4230 </span>            :     {
<span class="lineNum">    4231 </span><span class="lineCov">   64826536 :       next = NEXT_INSN (insn);</span>
<span class="lineNum">    4232 </span><span class="lineCov">   64826536 :       if (!NOTE_P (insn))</span>
<span class="lineNum">    4233 </span>            :         continue;
<span class="lineNum">    4234 </span>            : 
<span class="lineNum">    4235 </span><span class="lineCov">    3395053 :       switch (NOTE_KIND (insn))</span>
<span class="lineNum">    4236 </span>            :         {
<span class="lineNum">    4237 </span>            :         case NOTE_INSN_BASIC_BLOCK:
<span class="lineNum">    4238 </span>            :           continue;
<span class="lineNum">    4239 </span>            : 
<span class="lineNum">    4240 </span><span class="lineCov">     523667 :         case NOTE_INSN_EPILOGUE_BEG:</span>
<span class="lineNum">    4241 </span><span class="lineCov">     523667 :           if (insn != tail)</span>
<span class="lineNum">    4242 </span>            :             {
<span class="lineNum">    4243 </span><span class="lineCov">     523667 :               remove_insn (insn);</span>
<span class="lineNum">    4244 </span><span class="lineCov">     523667 :               add_reg_note (next, REG_SAVE_NOTE,</span>
<span class="lineNum">    4245 </span>            :                             GEN_INT (NOTE_INSN_EPILOGUE_BEG));
<span class="lineNum">    4246 </span><span class="lineCov">     523667 :               break;</span>
<span class="lineNum">    4247 </span>            :             }
<span class="lineNum">    4248 </span>            :           /* FALLTHRU */
<span class="lineNum">    4249 </span>            : 
<span class="lineNum">    4250 </span><span class="lineCov">    2870347 :         default:</span>
<span class="lineNum">    4251 </span><span class="lineCov">    2870347 :           remove_insn (insn);</span>
<span class="lineNum">    4252 </span>            : 
<span class="lineNum">    4253 </span>            :           /* Add the note to list that ends at NOTE_LIST.  */
<span class="lineNum">    4254 </span><span class="lineCov">    2870347 :           SET_PREV_INSN (insn) = note_list;</span>
<span class="lineNum">    4255 </span><span class="lineCov">    2870347 :           SET_NEXT_INSN (insn) = NULL_RTX;</span>
<span class="lineNum">    4256 </span><span class="lineCov">    2870347 :           if (note_list)</span>
<span class="lineNum">    4257 </span><span class="lineCov">    3511182 :             SET_NEXT_INSN (note_list) = insn;</span>
<span class="lineNum">    4258 </span><span class="lineCov">    2870347 :           note_list = insn;</span>
<span class="lineNum">    4259 </span><span class="lineCov">    2870347 :           break;</span>
<span class="lineNum">    4260 </span>            :         }
<span class="lineNum">    4261 </span>            : 
<span class="lineNum">    4262 </span><span class="lineCov">    6788028 :       gcc_assert ((sel_sched_p () || insn != tail) &amp;&amp; insn != head);</span>
<span class="lineNum">    4263 </span>            :     }
<span class="lineNum">    4264 </span>            : }
<span class="lineNum">    4265 </span>            : 
<span class="lineNum">    4266 </span>            : /* A structure to record enough data to allow us to backtrack the scheduler to
<span class="lineNum">    4267 </span>            :    a previous state.  */
<span class="lineNum">    4268 </span>            : struct haifa_saved_data
<span class="lineNum">    4269 </span>            : {
<span class="lineNum">    4270 </span>            :   /* Next entry on the list.  */
<span class="lineNum">    4271 </span>            :   struct haifa_saved_data *next;
<span class="lineNum">    4272 </span>            : 
<span class="lineNum">    4273 </span>            :   /* Backtracking is associated with scheduling insns that have delay slots.
<span class="lineNum">    4274 </span>            :      DELAY_PAIR points to the structure that contains the insns involved, and
<span class="lineNum">    4275 </span>            :      the number of cycles between them.  */
<span class="lineNum">    4276 </span>            :   struct delay_pair *delay_pair;
<span class="lineNum">    4277 </span>            : 
<span class="lineNum">    4278 </span>            :   /* Data used by the frontend (e.g. sched-ebb or sched-rgn).  */
<span class="lineNum">    4279 </span>            :   void *fe_saved_data;
<span class="lineNum">    4280 </span>            :   /* Data used by the backend.  */
<span class="lineNum">    4281 </span>            :   void *be_saved_data;
<span class="lineNum">    4282 </span>            : 
<span class="lineNum">    4283 </span>            :   /* Copies of global state.  */
<span class="lineNum">    4284 </span>            :   int clock_var, last_clock_var;
<span class="lineNum">    4285 </span>            :   struct ready_list ready;
<span class="lineNum">    4286 </span>            :   state_t curr_state;
<span class="lineNum">    4287 </span>            : 
<span class="lineNum">    4288 </span>            :   rtx_insn *last_scheduled_insn;
<span class="lineNum">    4289 </span>            :   rtx_insn *last_nondebug_scheduled_insn;
<span class="lineNum">    4290 </span>            :   rtx_insn *nonscheduled_insns_begin;
<span class="lineNum">    4291 </span>            :   int cycle_issued_insns;
<span class="lineNum">    4292 </span>            : 
<span class="lineNum">    4293 </span>            :   /* Copies of state used in the inner loop of schedule_block.  */
<span class="lineNum">    4294 </span>            :   struct sched_block_state sched_block;
<span class="lineNum">    4295 </span>            : 
<span class="lineNum">    4296 </span>            :   /* We don't need to save q_ptr, as its value is arbitrary and we can set it
<span class="lineNum">    4297 </span>            :      to 0 when restoring.  */
<span class="lineNum">    4298 </span>            :   int q_size;
<span class="lineNum">    4299 </span>            :   rtx_insn_list **insn_queue;
<span class="lineNum">    4300 </span>            : 
<span class="lineNum">    4301 </span>            :   /* Describe pattern replacements that occurred since this backtrack point
<span class="lineNum">    4302 </span>            :      was queued.  */
<span class="lineNum">    4303 </span>            :   vec&lt;dep_t&gt; replacement_deps;
<span class="lineNum">    4304 </span>            :   vec&lt;int&gt; replace_apply;
<span class="lineNum">    4305 </span>            : 
<span class="lineNum">    4306 </span>            :   /* A copy of the next-cycle replacement vectors at the time of the backtrack
<span class="lineNum">    4307 </span>            :      point.  */
<span class="lineNum">    4308 </span>            :   vec&lt;dep_t&gt; next_cycle_deps;
<span class="lineNum">    4309 </span>            :   vec&lt;int&gt; next_cycle_apply;
<span class="lineNum">    4310 </span>            : };
<span class="lineNum">    4311 </span>            : 
<span class="lineNum">    4312 </span>            : /* A record, in reverse order, of all scheduled insns which have delay slots
<span class="lineNum">    4313 </span>            :    and may require backtracking.  */
<span class="lineNum">    4314 </span>            : static struct haifa_saved_data *backtrack_queue;
<span class="lineNum">    4315 </span>            : 
<span class="lineNum">    4316 </span>            : /* For every dependency of INSN, set the FEEDS_BACKTRACK_INSN bit according
<a name="4317"><span class="lineNum">    4317 </span>            :    to SET_P.  */</a>
<span class="lineNum">    4318 </span>            : static void
<span class="lineNum">    4319 </span><span class="lineNoCov">          0 : mark_backtrack_feeds (rtx_insn *insn, int set_p)</span>
<span class="lineNum">    4320 </span>            : {
<span class="lineNum">    4321 </span><span class="lineNoCov">          0 :   sd_iterator_def sd_it;</span>
<span class="lineNum">    4322 </span><span class="lineNoCov">          0 :   dep_t dep;</span>
<span class="lineNum">    4323 </span><span class="lineNoCov">          0 :   FOR_EACH_DEP (insn, SD_LIST_HARD_BACK, sd_it, dep)</span>
<span class="lineNum">    4324 </span>            :     {
<span class="lineNum">    4325 </span><span class="lineNoCov">          0 :       FEEDS_BACKTRACK_INSN (DEP_PRO (dep)) = set_p;</span>
<span class="lineNum">    4326 </span>            :     }
<span class="lineNum">    4327 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    4328 </span>            : 
<span class="lineNum">    4329 </span>            : /* Save the current scheduler state so that we can backtrack to it
<span class="lineNum">    4330 </span>            :    later if necessary.  PAIR gives the insns that make it necessary to
<span class="lineNum">    4331 </span>            :    save this point.  SCHED_BLOCK is the local state of schedule_block
<a name="4332"><span class="lineNum">    4332 </span>            :    that need to be saved.  */</a>
<span class="lineNum">    4333 </span>            : static void
<span class="lineNum">    4334 </span><span class="lineNoCov">          0 : save_backtrack_point (struct delay_pair *pair,</span>
<span class="lineNum">    4335 </span>            :                       struct sched_block_state sched_block)
<span class="lineNum">    4336 </span>            : {
<span class="lineNum">    4337 </span><span class="lineNoCov">          0 :   int i;</span>
<span class="lineNum">    4338 </span><span class="lineNoCov">          0 :   struct haifa_saved_data *save = XNEW (struct haifa_saved_data);</span>
<span class="lineNum">    4339 </span>            : 
<span class="lineNum">    4340 </span><span class="lineNoCov">          0 :   save-&gt;curr_state = xmalloc (dfa_state_size);</span>
<span class="lineNum">    4341 </span><span class="lineNoCov">          0 :   memcpy (save-&gt;curr_state, curr_state, dfa_state_size);</span>
<span class="lineNum">    4342 </span>            : 
<span class="lineNum">    4343 </span><span class="lineNoCov">          0 :   save-&gt;ready.first = ready.first;</span>
<span class="lineNum">    4344 </span><span class="lineNoCov">          0 :   save-&gt;ready.n_ready = ready.n_ready;</span>
<span class="lineNum">    4345 </span><span class="lineNoCov">          0 :   save-&gt;ready.n_debug = ready.n_debug;</span>
<span class="lineNum">    4346 </span><span class="lineNoCov">          0 :   save-&gt;ready.veclen = ready.veclen;</span>
<span class="lineNum">    4347 </span><span class="lineNoCov">          0 :   save-&gt;ready.vec = XNEWVEC (rtx_insn *, ready.veclen);</span>
<span class="lineNum">    4348 </span><span class="lineNoCov">          0 :   memcpy (save-&gt;ready.vec, ready.vec, ready.veclen * sizeof (rtx));</span>
<span class="lineNum">    4349 </span>            : 
<span class="lineNum">    4350 </span><span class="lineNoCov">          0 :   save-&gt;insn_queue = XNEWVEC (rtx_insn_list *, max_insn_queue_index + 1);</span>
<span class="lineNum">    4351 </span><span class="lineNoCov">          0 :   save-&gt;q_size = q_size;</span>
<span class="lineNum">    4352 </span><span class="lineNoCov">          0 :   for (i = 0; i &lt;= max_insn_queue_index; i++)</span>
<span class="lineNum">    4353 </span>            :     {
<span class="lineNum">    4354 </span><span class="lineNoCov">          0 :       int q = NEXT_Q_AFTER (q_ptr, i);</span>
<span class="lineNum">    4355 </span><span class="lineNoCov">          0 :       save-&gt;insn_queue[i] = copy_INSN_LIST (insn_queue[q]);</span>
<span class="lineNum">    4356 </span>            :     }
<span class="lineNum">    4357 </span>            : 
<span class="lineNum">    4358 </span><span class="lineNoCov">          0 :   save-&gt;clock_var = clock_var;</span>
<span class="lineNum">    4359 </span><span class="lineNoCov">          0 :   save-&gt;last_clock_var = last_clock_var;</span>
<span class="lineNum">    4360 </span><span class="lineNoCov">          0 :   save-&gt;cycle_issued_insns = cycle_issued_insns;</span>
<span class="lineNum">    4361 </span><span class="lineNoCov">          0 :   save-&gt;last_scheduled_insn = last_scheduled_insn;</span>
<span class="lineNum">    4362 </span><span class="lineNoCov">          0 :   save-&gt;last_nondebug_scheduled_insn = last_nondebug_scheduled_insn;</span>
<span class="lineNum">    4363 </span><span class="lineNoCov">          0 :   save-&gt;nonscheduled_insns_begin = nonscheduled_insns_begin;</span>
<span class="lineNum">    4364 </span>            : 
<span class="lineNum">    4365 </span><span class="lineNoCov">          0 :   save-&gt;sched_block = sched_block;</span>
<span class="lineNum">    4366 </span>            : 
<span class="lineNum">    4367 </span><span class="lineNoCov">          0 :   save-&gt;replacement_deps.create (0);</span>
<span class="lineNum">    4368 </span><span class="lineNoCov">          0 :   save-&gt;replace_apply.create (0);</span>
<span class="lineNum">    4369 </span><span class="lineNoCov">          0 :   save-&gt;next_cycle_deps = next_cycle_replace_deps.copy ();</span>
<span class="lineNum">    4370 </span><span class="lineNoCov">          0 :   save-&gt;next_cycle_apply = next_cycle_apply.copy ();</span>
<span class="lineNum">    4371 </span>            : 
<span class="lineNum">    4372 </span><span class="lineNoCov">          0 :   if (current_sched_info-&gt;save_state)</span>
<span class="lineNum">    4373 </span><span class="lineNoCov">          0 :     save-&gt;fe_saved_data = (*current_sched_info-&gt;save_state) ();</span>
<span class="lineNum">    4374 </span>            : 
<span class="lineNum">    4375 </span><span class="lineNoCov">          0 :   if (targetm.sched.alloc_sched_context)</span>
<span class="lineNum">    4376 </span>            :     {
<span class="lineNum">    4377 </span><span class="lineNoCov">          0 :       save-&gt;be_saved_data = targetm.sched.alloc_sched_context ();</span>
<span class="lineNum">    4378 </span><span class="lineNoCov">          0 :       targetm.sched.init_sched_context (save-&gt;be_saved_data, false);</span>
<span class="lineNum">    4379 </span>            :     }
<span class="lineNum">    4380 </span>            :   else
<span class="lineNum">    4381 </span><span class="lineNoCov">          0 :     save-&gt;be_saved_data = NULL;</span>
<span class="lineNum">    4382 </span>            : 
<span class="lineNum">    4383 </span><span class="lineNoCov">          0 :   save-&gt;delay_pair = pair;</span>
<span class="lineNum">    4384 </span>            : 
<span class="lineNum">    4385 </span><span class="lineNoCov">          0 :   save-&gt;next = backtrack_queue;</span>
<span class="lineNum">    4386 </span><span class="lineNoCov">          0 :   backtrack_queue = save;</span>
<span class="lineNum">    4387 </span>            : 
<span class="lineNum">    4388 </span><span class="lineNoCov">          0 :   while (pair)</span>
<span class="lineNum">    4389 </span>            :     {
<span class="lineNum">    4390 </span><span class="lineNoCov">          0 :       mark_backtrack_feeds (pair-&gt;i2, 1);</span>
<span class="lineNum">    4391 </span><span class="lineNoCov">          0 :       INSN_TICK (pair-&gt;i2) = INVALID_TICK;</span>
<span class="lineNum">    4392 </span><span class="lineNoCov">          0 :       INSN_EXACT_TICK (pair-&gt;i2) = clock_var + pair_delay (pair);</span>
<span class="lineNum">    4393 </span><span class="lineNoCov">          0 :       SHADOW_P (pair-&gt;i2) = pair-&gt;stages == 0;</span>
<span class="lineNum">    4394 </span><span class="lineNoCov">          0 :       pair = pair-&gt;next_same_i1;</span>
<span class="lineNum">    4395 </span>            :     }
<span class="lineNum">    4396 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    4397 </span>            : 
<span class="lineNum">    4398 </span>            : /* Walk the ready list and all queues. If any insns have unresolved backwards
<span class="lineNum">    4399 </span>            :    dependencies, these must be cancelled deps, broken by predication.  Set or
<span class="lineNum">    4400 </span>            :    clear (depending on SET) the DEP_CANCELLED bit in DEP_STATUS.  */
<a name="4401"><span class="lineNum">    4401 </span>            : </a>
<span class="lineNum">    4402 </span>            : static void
<span class="lineNum">    4403 </span><span class="lineNoCov">          0 : toggle_cancelled_flags (bool set)</span>
<span class="lineNum">    4404 </span>            : {
<span class="lineNum">    4405 </span><span class="lineNoCov">          0 :   int i;</span>
<span class="lineNum">    4406 </span><span class="lineNoCov">          0 :   sd_iterator_def sd_it;</span>
<span class="lineNum">    4407 </span><span class="lineNoCov">          0 :   dep_t dep;</span>
<span class="lineNum">    4408 </span>            : 
<span class="lineNum">    4409 </span><span class="lineNoCov">          0 :   if (ready.n_ready &gt; 0)</span>
<span class="lineNum">    4410 </span>            :     {
<span class="lineNum">    4411 </span><span class="lineNoCov">          0 :       rtx_insn **first = ready_lastpos (&amp;ready);</span>
<span class="lineNum">    4412 </span><span class="lineNoCov">          0 :       for (i = 0; i &lt; ready.n_ready; i++)</span>
<span class="lineNum">    4413 </span><span class="lineNoCov">          0 :         FOR_EACH_DEP (first[i], SD_LIST_BACK, sd_it, dep)</span>
<span class="lineNum">    4414 </span><span class="lineNoCov">          0 :           if (!DEBUG_INSN_P (DEP_PRO (dep)))</span>
<span class="lineNum">    4415 </span>            :             {
<span class="lineNum">    4416 </span><span class="lineNoCov">          0 :               if (set)</span>
<span class="lineNum">    4417 </span><span class="lineNoCov">          0 :                 DEP_STATUS (dep) |= DEP_CANCELLED;</span>
<span class="lineNum">    4418 </span>            :               else
<span class="lineNum">    4419 </span><span class="lineNoCov">          0 :                 DEP_STATUS (dep) &amp;= ~DEP_CANCELLED;</span>
<span class="lineNum">    4420 </span>            :             }
<span class="lineNum">    4421 </span>            :     }
<span class="lineNum">    4422 </span><span class="lineNoCov">          0 :   for (i = 0; i &lt;= max_insn_queue_index; i++)</span>
<span class="lineNum">    4423 </span>            :     {
<span class="lineNum">    4424 </span><span class="lineNoCov">          0 :       int q = NEXT_Q_AFTER (q_ptr, i);</span>
<span class="lineNum">    4425 </span><span class="lineNoCov">          0 :       rtx_insn_list *link;</span>
<span class="lineNum">    4426 </span><span class="lineNoCov">          0 :       for (link = insn_queue[q]; link; link = link-&gt;next ())</span>
<span class="lineNum">    4427 </span>            :         {
<span class="lineNum">    4428 </span><span class="lineNoCov">          0 :           rtx_insn *insn = link-&gt;insn ();</span>
<span class="lineNum">    4429 </span><span class="lineNoCov">          0 :           FOR_EACH_DEP (insn, SD_LIST_BACK, sd_it, dep)</span>
<span class="lineNum">    4430 </span><span class="lineNoCov">          0 :             if (!DEBUG_INSN_P (DEP_PRO (dep)))</span>
<span class="lineNum">    4431 </span>            :               {
<span class="lineNum">    4432 </span><span class="lineNoCov">          0 :                 if (set)</span>
<span class="lineNum">    4433 </span><span class="lineNoCov">          0 :                   DEP_STATUS (dep) |= DEP_CANCELLED;</span>
<span class="lineNum">    4434 </span>            :                 else
<span class="lineNum">    4435 </span><span class="lineNoCov">          0 :                   DEP_STATUS (dep) &amp;= ~DEP_CANCELLED;</span>
<span class="lineNum">    4436 </span>            :               }
<span class="lineNum">    4437 </span>            :         }
<span class="lineNum">    4438 </span>            :     }
<span class="lineNum">    4439 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    4440 </span>            : 
<span class="lineNum">    4441 </span>            : /* Undo the replacements that have occurred after backtrack point SAVE
<a name="4442"><span class="lineNum">    4442 </span>            :    was placed.  */</a>
<span class="lineNum">    4443 </span>            : static void
<span class="lineNum">    4444 </span><span class="lineNoCov">          0 : undo_replacements_for_backtrack (struct haifa_saved_data *save)</span>
<span class="lineNum">    4445 </span>            : {
<span class="lineNum">    4446 </span><span class="lineNoCov">          0 :   while (!save-&gt;replacement_deps.is_empty ())</span>
<span class="lineNum">    4447 </span>            :     {
<span class="lineNum">    4448 </span><span class="lineNoCov">          0 :       dep_t dep = save-&gt;replacement_deps.pop ();</span>
<span class="lineNum">    4449 </span><span class="lineNoCov">          0 :       int apply_p = save-&gt;replace_apply.pop ();</span>
<span class="lineNum">    4450 </span>            : 
<span class="lineNum">    4451 </span><span class="lineNoCov">          0 :       if (apply_p)</span>
<span class="lineNum">    4452 </span><span class="lineNoCov">          0 :         restore_pattern (dep, true);</span>
<span class="lineNum">    4453 </span>            :       else
<span class="lineNum">    4454 </span><span class="lineNoCov">          0 :         apply_replacement (dep, true);</span>
<span class="lineNum">    4455 </span>            :     }
<span class="lineNum">    4456 </span><span class="lineNoCov">          0 :   save-&gt;replacement_deps.release ();</span>
<span class="lineNum">    4457 </span><span class="lineNoCov">          0 :   save-&gt;replace_apply.release ();</span>
<span class="lineNum">    4458 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    4459 </span>            : 
<span class="lineNum">    4460 </span>            : /* Pop entries from the SCHEDULED_INSNS vector up to and including INSN.
<span class="lineNum">    4461 </span>            :    Restore their dependencies to an unresolved state, and mark them as
<span class="lineNum">    4462 </span>            :    queued nowhere.  */
<a name="4463"><span class="lineNum">    4463 </span>            : </a>
<span class="lineNum">    4464 </span>            : static void
<span class="lineNum">    4465 </span><span class="lineNoCov">          0 : unschedule_insns_until (rtx_insn *insn)</span>
<span class="lineNum">    4466 </span>            : {
<span class="lineNum">    4467 </span><span class="lineNoCov">          0 :   auto_vec&lt;rtx_insn *&gt; recompute_vec;</span>
<span class="lineNum">    4468 </span>            : 
<span class="lineNum">    4469 </span>            :   /* Make two passes over the insns to be unscheduled.  First, we clear out
<span class="lineNum">    4470 </span>            :      dependencies and other trivial bookkeeping.  */
<span class="lineNum">    4471 </span><span class="lineNoCov">          0 :   for (;;)</span>
<span class="lineNum">    4472 </span>            :     {
<span class="lineNum">    4473 </span><span class="lineNoCov">          0 :       rtx_insn *last;</span>
<span class="lineNum">    4474 </span><span class="lineNoCov">          0 :       sd_iterator_def sd_it;</span>
<span class="lineNum">    4475 </span><span class="lineNoCov">          0 :       dep_t dep;</span>
<span class="lineNum">    4476 </span>            : 
<span class="lineNum">    4477 </span><span class="lineNoCov">          0 :       last = scheduled_insns.pop ();</span>
<span class="lineNum">    4478 </span>            : 
<span class="lineNum">    4479 </span>            :       /* This will be changed by restore_backtrack_point if the insn is in
<span class="lineNum">    4480 </span>            :          any queue.  */
<span class="lineNum">    4481 </span><span class="lineNoCov">          0 :       QUEUE_INDEX (last) = QUEUE_NOWHERE;</span>
<span class="lineNum">    4482 </span><span class="lineNoCov">          0 :       if (last != insn)</span>
<span class="lineNum">    4483 </span><span class="lineNoCov">          0 :         INSN_TICK (last) = INVALID_TICK;</span>
<span class="lineNum">    4484 </span>            : 
<span class="lineNum">    4485 </span><span class="lineNoCov">          0 :       if (modulo_ii &gt; 0 &amp;&amp; INSN_UID (last) &lt; modulo_iter0_max_uid)</span>
<span class="lineNum">    4486 </span><span class="lineNoCov">          0 :         modulo_insns_scheduled--;</span>
<span class="lineNum">    4487 </span>            : 
<span class="lineNum">    4488 </span><span class="lineNoCov">          0 :       for (sd_it = sd_iterator_start (last, SD_LIST_RES_FORW);</span>
<span class="lineNum">    4489 </span><span class="lineNoCov">          0 :            sd_iterator_cond (&amp;sd_it, &amp;dep);)</span>
<span class="lineNum">    4490 </span>            :         {
<span class="lineNum">    4491 </span><span class="lineNoCov">          0 :           rtx_insn *con = DEP_CON (dep);</span>
<span class="lineNum">    4492 </span><span class="lineNoCov">          0 :           sd_unresolve_dep (sd_it);</span>
<span class="lineNum">    4493 </span><span class="lineNoCov">          0 :           if (!MUST_RECOMPUTE_SPEC_P (con))</span>
<span class="lineNum">    4494 </span>            :             {
<span class="lineNum">    4495 </span><span class="lineNoCov">          0 :               MUST_RECOMPUTE_SPEC_P (con) = 1;</span>
<span class="lineNum">    4496 </span><span class="lineNoCov">          0 :               recompute_vec.safe_push (con);</span>
<span class="lineNum">    4497 </span>            :             }
<span class="lineNum">    4498 </span>            :         }
<span class="lineNum">    4499 </span>            : 
<span class="lineNum">    4500 </span><span class="lineNoCov">          0 :       if (last == insn)</span>
<span class="lineNum">    4501 </span>            :         break;
<span class="lineNum">    4502 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    4503 </span>            : 
<span class="lineNum">    4504 </span>            :   /* A second pass, to update ready and speculation status for insns
<span class="lineNum">    4505 </span>            :      depending on the unscheduled ones.  The first pass must have
<span class="lineNum">    4506 </span>            :      popped the scheduled_insns vector up to the point where we
<span class="lineNum">    4507 </span>            :      restart scheduling, as recompute_todo_spec requires it to be
<span class="lineNum">    4508 </span>            :      up-to-date.  */
<span class="lineNum">    4509 </span><span class="lineNoCov">          0 :   while (!recompute_vec.is_empty ())</span>
<span class="lineNum">    4510 </span>            :     {
<span class="lineNum">    4511 </span><span class="lineNoCov">          0 :       rtx_insn *con;</span>
<span class="lineNum">    4512 </span>            : 
<span class="lineNum">    4513 </span><span class="lineNoCov">          0 :       con = recompute_vec.pop ();</span>
<span class="lineNum">    4514 </span><span class="lineNoCov">          0 :       MUST_RECOMPUTE_SPEC_P (con) = 0;</span>
<span class="lineNum">    4515 </span><span class="lineNoCov">          0 :       if (!sd_lists_empty_p (con, SD_LIST_HARD_BACK))</span>
<span class="lineNum">    4516 </span>            :         {
<span class="lineNum">    4517 </span><span class="lineNoCov">          0 :           TODO_SPEC (con) = HARD_DEP;</span>
<span class="lineNum">    4518 </span><span class="lineNoCov">          0 :           INSN_TICK (con) = INVALID_TICK;</span>
<span class="lineNum">    4519 </span><span class="lineNoCov">          0 :           if (PREDICATED_PAT (con) != NULL_RTX)</span>
<span class="lineNum">    4520 </span><span class="lineNoCov">          0 :             haifa_change_pattern (con, ORIG_PAT (con));</span>
<span class="lineNum">    4521 </span>            :         }
<span class="lineNum">    4522 </span><span class="lineNoCov">          0 :       else if (QUEUE_INDEX (con) != QUEUE_SCHEDULED)</span>
<span class="lineNum">    4523 </span><span class="lineNoCov">          0 :         TODO_SPEC (con) = recompute_todo_spec (con, true);</span>
<span class="lineNum">    4524 </span>            :     }
<span class="lineNum">    4525 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    4526 </span>            : 
<span class="lineNum">    4527 </span>            : /* Restore scheduler state from the topmost entry on the backtracking queue.
<span class="lineNum">    4528 </span>            :    PSCHED_BLOCK_P points to the local data of schedule_block that we must
<span class="lineNum">    4529 </span>            :    overwrite with the saved data.
<span class="lineNum">    4530 </span>            :    The caller must already have called unschedule_insns_until.  */
<a name="4531"><span class="lineNum">    4531 </span>            : </a>
<span class="lineNum">    4532 </span>            : static void
<span class="lineNum">    4533 </span><span class="lineNoCov">          0 : restore_last_backtrack_point (struct sched_block_state *psched_block)</span>
<span class="lineNum">    4534 </span>            : {
<span class="lineNum">    4535 </span><span class="lineNoCov">          0 :   int i;</span>
<span class="lineNum">    4536 </span><span class="lineNoCov">          0 :   struct haifa_saved_data *save = backtrack_queue;</span>
<span class="lineNum">    4537 </span>            : 
<span class="lineNum">    4538 </span><span class="lineNoCov">          0 :   backtrack_queue = save-&gt;next;</span>
<span class="lineNum">    4539 </span>            : 
<span class="lineNum">    4540 </span><span class="lineNoCov">          0 :   if (current_sched_info-&gt;restore_state)</span>
<span class="lineNum">    4541 </span><span class="lineNoCov">          0 :     (*current_sched_info-&gt;restore_state) (save-&gt;fe_saved_data);</span>
<span class="lineNum">    4542 </span>            : 
<span class="lineNum">    4543 </span><span class="lineNoCov">          0 :   if (targetm.sched.alloc_sched_context)</span>
<span class="lineNum">    4544 </span>            :     {
<span class="lineNum">    4545 </span><span class="lineNoCov">          0 :       targetm.sched.set_sched_context (save-&gt;be_saved_data);</span>
<span class="lineNum">    4546 </span><span class="lineNoCov">          0 :       targetm.sched.free_sched_context (save-&gt;be_saved_data);</span>
<span class="lineNum">    4547 </span>            :     }
<span class="lineNum">    4548 </span>            : 
<span class="lineNum">    4549 </span>            :   /* Do this first since it clobbers INSN_TICK of the involved
<span class="lineNum">    4550 </span>            :      instructions.  */
<span class="lineNum">    4551 </span><span class="lineNoCov">          0 :   undo_replacements_for_backtrack (save);</span>
<span class="lineNum">    4552 </span>            : 
<span class="lineNum">    4553 </span>            :   /* Clear the QUEUE_INDEX of everything in the ready list or one
<span class="lineNum">    4554 </span>            :      of the queues.  */
<span class="lineNum">    4555 </span><span class="lineNoCov">          0 :   if (ready.n_ready &gt; 0)</span>
<span class="lineNum">    4556 </span>            :     {
<span class="lineNum">    4557 </span><span class="lineNoCov">          0 :       rtx_insn **first = ready_lastpos (&amp;ready);</span>
<span class="lineNum">    4558 </span><span class="lineNoCov">          0 :       for (i = 0; i &lt; ready.n_ready; i++)</span>
<span class="lineNum">    4559 </span>            :         {
<span class="lineNum">    4560 </span><span class="lineNoCov">          0 :           rtx_insn *insn = first[i];</span>
<span class="lineNum">    4561 </span><span class="lineNoCov">          0 :           QUEUE_INDEX (insn) = QUEUE_NOWHERE;</span>
<span class="lineNum">    4562 </span><span class="lineNoCov">          0 :           INSN_TICK (insn) = INVALID_TICK;</span>
<span class="lineNum">    4563 </span>            :         }
<span class="lineNum">    4564 </span>            :     }
<span class="lineNum">    4565 </span><span class="lineNoCov">          0 :   for (i = 0; i &lt;= max_insn_queue_index; i++)</span>
<span class="lineNum">    4566 </span>            :     {
<span class="lineNum">    4567 </span><span class="lineNoCov">          0 :       int q = NEXT_Q_AFTER (q_ptr, i);</span>
<span class="lineNum">    4568 </span>            : 
<span class="lineNum">    4569 </span><span class="lineNoCov">          0 :       for (rtx_insn_list *link = insn_queue[q]; link; link = link-&gt;next ())</span>
<span class="lineNum">    4570 </span>            :         {
<span class="lineNum">    4571 </span><span class="lineNoCov">          0 :           rtx_insn *x = link-&gt;insn ();</span>
<span class="lineNum">    4572 </span><span class="lineNoCov">          0 :           QUEUE_INDEX (x) = QUEUE_NOWHERE;</span>
<span class="lineNum">    4573 </span><span class="lineNoCov">          0 :           INSN_TICK (x) = INVALID_TICK;</span>
<span class="lineNum">    4574 </span>            :         }
<span class="lineNum">    4575 </span><span class="lineNoCov">          0 :       free_INSN_LIST_list (&amp;insn_queue[q]);</span>
<span class="lineNum">    4576 </span>            :     }
<span class="lineNum">    4577 </span>            : 
<span class="lineNum">    4578 </span><span class="lineNoCov">          0 :   free (ready.vec);</span>
<span class="lineNum">    4579 </span><span class="lineNoCov">          0 :   ready = save-&gt;ready;</span>
<span class="lineNum">    4580 </span>            : 
<span class="lineNum">    4581 </span><span class="lineNoCov">          0 :   if (ready.n_ready &gt; 0)</span>
<span class="lineNum">    4582 </span>            :     {
<span class="lineNum">    4583 </span><span class="lineNoCov">          0 :       rtx_insn **first = ready_lastpos (&amp;ready);</span>
<span class="lineNum">    4584 </span><span class="lineNoCov">          0 :       for (i = 0; i &lt; ready.n_ready; i++)</span>
<span class="lineNum">    4585 </span>            :         {
<span class="lineNum">    4586 </span><span class="lineNoCov">          0 :           rtx_insn *insn = first[i];</span>
<span class="lineNum">    4587 </span><span class="lineNoCov">          0 :           QUEUE_INDEX (insn) = QUEUE_READY;</span>
<span class="lineNum">    4588 </span><span class="lineNoCov">          0 :           TODO_SPEC (insn) = recompute_todo_spec (insn, true);</span>
<span class="lineNum">    4589 </span><span class="lineNoCov">          0 :           INSN_TICK (insn) = save-&gt;clock_var;</span>
<span class="lineNum">    4590 </span>            :         }
<span class="lineNum">    4591 </span>            :     }
<span class="lineNum">    4592 </span>            : 
<span class="lineNum">    4593 </span><span class="lineNoCov">          0 :   q_ptr = 0;</span>
<span class="lineNum">    4594 </span><span class="lineNoCov">          0 :   q_size = save-&gt;q_size;</span>
<span class="lineNum">    4595 </span><span class="lineNoCov">          0 :   for (i = 0; i &lt;= max_insn_queue_index; i++)</span>
<span class="lineNum">    4596 </span>            :     {
<span class="lineNum">    4597 </span><span class="lineNoCov">          0 :       int q = NEXT_Q_AFTER (q_ptr, i);</span>
<span class="lineNum">    4598 </span>            : 
<span class="lineNum">    4599 </span><span class="lineNoCov">          0 :       insn_queue[q] = save-&gt;insn_queue[q];</span>
<span class="lineNum">    4600 </span>            : 
<span class="lineNum">    4601 </span><span class="lineNoCov">          0 :       for (rtx_insn_list *link = insn_queue[q]; link; link = link-&gt;next ())</span>
<span class="lineNum">    4602 </span>            :         {
<span class="lineNum">    4603 </span><span class="lineNoCov">          0 :           rtx_insn *x = link-&gt;insn ();</span>
<span class="lineNum">    4604 </span><span class="lineNoCov">          0 :           QUEUE_INDEX (x) = i;</span>
<span class="lineNum">    4605 </span><span class="lineNoCov">          0 :           TODO_SPEC (x) = recompute_todo_spec (x, true);</span>
<span class="lineNum">    4606 </span><span class="lineNoCov">          0 :           INSN_TICK (x) = save-&gt;clock_var + i;</span>
<span class="lineNum">    4607 </span>            :         }
<span class="lineNum">    4608 </span>            :     }
<span class="lineNum">    4609 </span><span class="lineNoCov">          0 :   free (save-&gt;insn_queue);</span>
<span class="lineNum">    4610 </span>            : 
<span class="lineNum">    4611 </span><span class="lineNoCov">          0 :   toggle_cancelled_flags (true);</span>
<span class="lineNum">    4612 </span>            : 
<span class="lineNum">    4613 </span><span class="lineNoCov">          0 :   clock_var = save-&gt;clock_var;</span>
<span class="lineNum">    4614 </span><span class="lineNoCov">          0 :   last_clock_var = save-&gt;last_clock_var;</span>
<span class="lineNum">    4615 </span><span class="lineNoCov">          0 :   cycle_issued_insns = save-&gt;cycle_issued_insns;</span>
<span class="lineNum">    4616 </span><span class="lineNoCov">          0 :   last_scheduled_insn = save-&gt;last_scheduled_insn;</span>
<span class="lineNum">    4617 </span><span class="lineNoCov">          0 :   last_nondebug_scheduled_insn = save-&gt;last_nondebug_scheduled_insn;</span>
<span class="lineNum">    4618 </span><span class="lineNoCov">          0 :   nonscheduled_insns_begin = save-&gt;nonscheduled_insns_begin;</span>
<span class="lineNum">    4619 </span>            : 
<span class="lineNum">    4620 </span><span class="lineNoCov">          0 :   *psched_block = save-&gt;sched_block;</span>
<span class="lineNum">    4621 </span>            : 
<span class="lineNum">    4622 </span><span class="lineNoCov">          0 :   memcpy (curr_state, save-&gt;curr_state, dfa_state_size);</span>
<span class="lineNum">    4623 </span><span class="lineNoCov">          0 :   free (save-&gt;curr_state);</span>
<span class="lineNum">    4624 </span>            : 
<span class="lineNum">    4625 </span><span class="lineNoCov">          0 :   mark_backtrack_feeds (save-&gt;delay_pair-&gt;i2, 0);</span>
<span class="lineNum">    4626 </span>            : 
<span class="lineNum">    4627 </span><span class="lineNoCov">          0 :   gcc_assert (next_cycle_replace_deps.is_empty ());</span>
<span class="lineNum">    4628 </span><span class="lineNoCov">          0 :   next_cycle_replace_deps = save-&gt;next_cycle_deps.copy ();</span>
<span class="lineNum">    4629 </span><span class="lineNoCov">          0 :   next_cycle_apply = save-&gt;next_cycle_apply.copy ();</span>
<span class="lineNum">    4630 </span>            : 
<span class="lineNum">    4631 </span><span class="lineNoCov">          0 :   free (save);</span>
<span class="lineNum">    4632 </span>            : 
<span class="lineNum">    4633 </span><span class="lineNoCov">          0 :   for (save = backtrack_queue; save; save = save-&gt;next)</span>
<span class="lineNum">    4634 </span>            :     {
<span class="lineNum">    4635 </span><span class="lineNoCov">          0 :       mark_backtrack_feeds (save-&gt;delay_pair-&gt;i2, 1);</span>
<span class="lineNum">    4636 </span>            :     }
<span class="lineNum">    4637 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    4638 </span>            : 
<span class="lineNum">    4639 </span>            : /* Discard all data associated with the topmost entry in the backtrack
<span class="lineNum">    4640 </span>            :    queue.  If RESET_TICK is false, we just want to free the data.  If true,
<span class="lineNum">    4641 </span>            :    we are doing this because we discovered a reason to backtrack.  In the
<a name="4642"><span class="lineNum">    4642 </span>            :    latter case, also reset the INSN_TICK for the shadow insn.  */</a>
<span class="lineNum">    4643 </span>            : static void
<span class="lineNum">    4644 </span><span class="lineNoCov">          0 : free_topmost_backtrack_point (bool reset_tick)</span>
<span class="lineNum">    4645 </span>            : {
<span class="lineNum">    4646 </span><span class="lineNoCov">          0 :   struct haifa_saved_data *save = backtrack_queue;</span>
<span class="lineNum">    4647 </span><span class="lineNoCov">          0 :   int i;</span>
<span class="lineNum">    4648 </span>            : 
<span class="lineNum">    4649 </span><span class="lineNoCov">          0 :   backtrack_queue = save-&gt;next;</span>
<span class="lineNum">    4650 </span>            : 
<span class="lineNum">    4651 </span><span class="lineNoCov">          0 :   if (reset_tick)</span>
<span class="lineNum">    4652 </span>            :     {
<span class="lineNum">    4653 </span><span class="lineNoCov">          0 :       struct delay_pair *pair = save-&gt;delay_pair;</span>
<span class="lineNum">    4654 </span><span class="lineNoCov">          0 :       while (pair)</span>
<span class="lineNum">    4655 </span>            :         {
<span class="lineNum">    4656 </span><span class="lineNoCov">          0 :           INSN_TICK (pair-&gt;i2) = INVALID_TICK;</span>
<span class="lineNum">    4657 </span><span class="lineNoCov">          0 :           INSN_EXACT_TICK (pair-&gt;i2) = INVALID_TICK;</span>
<span class="lineNum">    4658 </span><span class="lineNoCov">          0 :           pair = pair-&gt;next_same_i1;</span>
<span class="lineNum">    4659 </span>            :         }
<span class="lineNum">    4660 </span><span class="lineNoCov">          0 :       undo_replacements_for_backtrack (save);</span>
<span class="lineNum">    4661 </span>            :     }
<span class="lineNum">    4662 </span>            :   else
<span class="lineNum">    4663 </span>            :     {
<span class="lineNum">    4664 </span><span class="lineNoCov">          0 :       save-&gt;replacement_deps.release ();</span>
<span class="lineNum">    4665 </span><span class="lineNoCov">          0 :       save-&gt;replace_apply.release ();</span>
<span class="lineNum">    4666 </span>            :     }
<span class="lineNum">    4667 </span>            : 
<span class="lineNum">    4668 </span><span class="lineNoCov">          0 :   if (targetm.sched.free_sched_context)</span>
<span class="lineNum">    4669 </span><span class="lineNoCov">          0 :     targetm.sched.free_sched_context (save-&gt;be_saved_data);</span>
<span class="lineNum">    4670 </span><span class="lineNoCov">          0 :   if (current_sched_info-&gt;restore_state)</span>
<span class="lineNum">    4671 </span><span class="lineNoCov">          0 :     free (save-&gt;fe_saved_data);</span>
<span class="lineNum">    4672 </span><span class="lineNoCov">          0 :   for (i = 0; i &lt;= max_insn_queue_index; i++)</span>
<span class="lineNum">    4673 </span><span class="lineNoCov">          0 :     free_INSN_LIST_list (&amp;save-&gt;insn_queue[i]);</span>
<span class="lineNum">    4674 </span><span class="lineNoCov">          0 :   free (save-&gt;insn_queue);</span>
<span class="lineNum">    4675 </span><span class="lineNoCov">          0 :   free (save-&gt;curr_state);</span>
<span class="lineNum">    4676 </span><span class="lineNoCov">          0 :   free (save-&gt;ready.vec);</span>
<span class="lineNum">    4677 </span><span class="lineNoCov">          0 :   free (save);</span>
<span class="lineNum">    4678 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    4679 </span>            : 
<a name="4680"><span class="lineNum">    4680 </span>            : /* Free the entire backtrack queue.  */</a>
<span class="lineNum">    4681 </span>            : static void
<span class="lineNum">    4682 </span><span class="lineNoCov">          0 : free_backtrack_queue (void)</span>
<span class="lineNum">    4683 </span>            : {
<span class="lineNum">    4684 </span><span class="lineCov">    5672540 :   while (backtrack_queue)</span>
<span class="lineNum">    4685 </span><span class="lineNoCov">          0 :     free_topmost_backtrack_point (false);</span>
<span class="lineNum">    4686 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    4687 </span>            : 
<span class="lineNum">    4688 </span>            : /* Apply a replacement described by DESC.  If IMMEDIATELY is false, we
<span class="lineNum">    4689 </span>            :    may have to postpone the replacement until the start of the next cycle,
<span class="lineNum">    4690 </span>            :    at which point we will be called again with IMMEDIATELY true.  This is
<span class="lineNum">    4691 </span>            :    only done for machines which have instruction packets with explicit
<a name="4692"><span class="lineNum">    4692 </span>            :    parallelism however.  */</a>
<span class="lineNum">    4693 </span>            : static void
<span class="lineNum">    4694 </span><span class="lineCov">     286923 : apply_replacement (dep_t dep, bool immediately)</span>
<span class="lineNum">    4695 </span>            : {
<span class="lineNum">    4696 </span><span class="lineCov">     286923 :   struct dep_replacement *desc = DEP_REPLACE (dep);</span>
<span class="lineNum">    4697 </span><span class="lineCov">     286923 :   if (!immediately &amp;&amp; targetm.sched.exposed_pipeline &amp;&amp; reload_completed)</span>
<span class="lineNum">    4698 </span>            :     {
<span class="lineNum">    4699 </span><span class="lineNoCov">          0 :       next_cycle_replace_deps.safe_push (dep);</span>
<span class="lineNum">    4700 </span><span class="lineNoCov">          0 :       next_cycle_apply.safe_push (1);</span>
<span class="lineNum">    4701 </span>            :     }
<span class="lineNum">    4702 </span>            :   else
<span class="lineNum">    4703 </span>            :     {
<span class="lineNum">    4704 </span><span class="lineCov">     286923 :       bool success;</span>
<span class="lineNum">    4705 </span>            : 
<span class="lineNum">    4706 </span><span class="lineCov">     286923 :       if (QUEUE_INDEX (desc-&gt;insn) == QUEUE_SCHEDULED)</span>
<span class="lineNum">    4707 </span>            :         return;
<span class="lineNum">    4708 </span>            : 
<span class="lineNum">    4709 </span><span class="lineCov">     286923 :       if (sched_verbose &gt;= 5)</span>
<span class="lineNum">    4710 </span><span class="lineNoCov">          0 :         fprintf (sched_dump, &quot;applying replacement for insn %d\n&quot;,</span>
<span class="lineNum">    4711 </span><span class="lineNoCov">          0 :                  INSN_UID (desc-&gt;insn));</span>
<span class="lineNum">    4712 </span>            : 
<span class="lineNum">    4713 </span><span class="lineCov">     286923 :       success = validate_change (desc-&gt;insn, desc-&gt;loc, desc-&gt;newval, 0);</span>
<span class="lineNum">    4714 </span><span class="lineCov">     286923 :       gcc_assert (success);</span>
<span class="lineNum">    4715 </span>            : 
<span class="lineNum">    4716 </span><span class="lineCov">     286923 :       update_insn_after_change (desc-&gt;insn);</span>
<span class="lineNum">    4717 </span><span class="lineCov">     286923 :       if ((TODO_SPEC (desc-&gt;insn) &amp; (HARD_DEP | DEP_POSTPONED)) == 0)</span>
<span class="lineNum">    4718 </span><span class="lineCov">     149308 :         fix_tick_ready (desc-&gt;insn);</span>
<span class="lineNum">    4719 </span>            : 
<span class="lineNum">    4720 </span><span class="lineCov">     286923 :       if (backtrack_queue != NULL)</span>
<span class="lineNum">    4721 </span>            :         {
<span class="lineNum">    4722 </span><span class="lineNoCov">          0 :           backtrack_queue-&gt;replacement_deps.safe_push (dep);</span>
<span class="lineNum">    4723 </span><span class="lineNoCov">          0 :           backtrack_queue-&gt;replace_apply.safe_push (1);</span>
<span class="lineNum">    4724 </span>            :         }
<span class="lineNum">    4725 </span>            :     }
<span class="lineNum">    4726 </span>            : }
<span class="lineNum">    4727 </span>            : 
<span class="lineNum">    4728 </span>            : /* We have determined that a pattern involved in DEP must be restored.
<span class="lineNum">    4729 </span>            :    If IMMEDIATELY is false, we may have to postpone the replacement
<span class="lineNum">    4730 </span>            :    until the start of the next cycle, at which point we will be called
<a name="4731"><span class="lineNum">    4731 </span>            :    again with IMMEDIATELY true.  */</a>
<span class="lineNum">    4732 </span>            : static void
<span class="lineNum">    4733 </span><span class="lineCov">      37816 : restore_pattern (dep_t dep, bool immediately)</span>
<span class="lineNum">    4734 </span>            : {
<span class="lineNum">    4735 </span><span class="lineCov">      37816 :   rtx_insn *next = DEP_CON (dep);</span>
<span class="lineNum">    4736 </span><span class="lineCov">      37816 :   int tick = INSN_TICK (next);</span>
<span class="lineNum">    4737 </span>            : 
<span class="lineNum">    4738 </span>            :   /* If we already scheduled the insn, the modified version is
<span class="lineNum">    4739 </span>            :      correct.  */
<span class="lineNum">    4740 </span><span class="lineCov">     113448 :   if (QUEUE_INDEX (next) == QUEUE_SCHEDULED)</span>
<span class="lineNum">    4741 </span>            :     return;
<span class="lineNum">    4742 </span>            : 
<span class="lineNum">    4743 </span><span class="lineCov">      37816 :   if (!immediately &amp;&amp; targetm.sched.exposed_pipeline &amp;&amp; reload_completed)</span>
<span class="lineNum">    4744 </span>            :     {
<span class="lineNum">    4745 </span><span class="lineNoCov">          0 :       next_cycle_replace_deps.safe_push (dep);</span>
<span class="lineNum">    4746 </span><span class="lineNoCov">          0 :       next_cycle_apply.safe_push (0);</span>
<span class="lineNum">    4747 </span><span class="lineNoCov">          0 :       return;</span>
<span class="lineNum">    4748 </span>            :     }
<span class="lineNum">    4749 </span>            : 
<span class="lineNum">    4750 </span>            : 
<span class="lineNum">    4751 </span><span class="lineCov">      37816 :   if (DEP_TYPE (dep) == REG_DEP_CONTROL)</span>
<span class="lineNum">    4752 </span>            :     {
<span class="lineNum">    4753 </span><span class="lineNoCov">          0 :       if (sched_verbose &gt;= 5)</span>
<span class="lineNum">    4754 </span><span class="lineNoCov">          0 :         fprintf (sched_dump, &quot;restoring pattern for insn %d\n&quot;,</span>
<span class="lineNum">    4755 </span><span class="lineNoCov">          0 :                  INSN_UID (next));</span>
<span class="lineNum">    4756 </span><span class="lineNoCov">          0 :       haifa_change_pattern (next, ORIG_PAT (next));</span>
<span class="lineNum">    4757 </span>            :     }
<span class="lineNum">    4758 </span>            :   else
<span class="lineNum">    4759 </span>            :     {
<span class="lineNum">    4760 </span><span class="lineCov">      37816 :       struct dep_replacement *desc = DEP_REPLACE (dep);</span>
<span class="lineNum">    4761 </span><span class="lineCov">      37816 :       bool success;</span>
<span class="lineNum">    4762 </span>            : 
<span class="lineNum">    4763 </span><span class="lineCov">      37816 :       if (sched_verbose &gt;= 5)</span>
<span class="lineNum">    4764 </span><span class="lineNoCov">          0 :         fprintf (sched_dump, &quot;restoring pattern for insn %d\n&quot;,</span>
<span class="lineNum">    4765 </span><span class="lineNoCov">          0 :                  INSN_UID (desc-&gt;insn));</span>
<span class="lineNum">    4766 </span><span class="lineCov">      37816 :       tick = INSN_TICK (desc-&gt;insn);</span>
<span class="lineNum">    4767 </span>            : 
<span class="lineNum">    4768 </span><span class="lineCov">      37816 :       success = validate_change (desc-&gt;insn, desc-&gt;loc, desc-&gt;orig, 0);</span>
<span class="lineNum">    4769 </span><span class="lineCov">      37816 :       gcc_assert (success);</span>
<span class="lineNum">    4770 </span><span class="lineCov">      37816 :       update_insn_after_change (desc-&gt;insn);</span>
<span class="lineNum">    4771 </span><span class="lineCov">      37816 :       if (backtrack_queue != NULL)</span>
<span class="lineNum">    4772 </span>            :         {
<span class="lineNum">    4773 </span><span class="lineNoCov">          0 :           backtrack_queue-&gt;replacement_deps.safe_push (dep);</span>
<span class="lineNum">    4774 </span><span class="lineNoCov">          0 :           backtrack_queue-&gt;replace_apply.safe_push (0);</span>
<span class="lineNum">    4775 </span>            :         }
<span class="lineNum">    4776 </span>            :     }
<span class="lineNum">    4777 </span><span class="lineCov">      37816 :   INSN_TICK (next) = tick;</span>
<span class="lineNum">    4778 </span><span class="lineCov">      37816 :   if (TODO_SPEC (next) == DEP_POSTPONED)</span>
<span class="lineNum">    4779 </span>            :     return;
<span class="lineNum">    4780 </span>            : 
<span class="lineNum">    4781 </span><span class="lineCov">      37816 :   if (sd_lists_empty_p (next, SD_LIST_BACK))</span>
<span class="lineNum">    4782 </span><span class="lineCov">      37816 :     TODO_SPEC (next) = 0;</span>
<span class="lineNum">    4783 </span><span class="lineNoCov">          0 :   else if (!sd_lists_empty_p (next, SD_LIST_HARD_BACK))</span>
<span class="lineNum">    4784 </span><span class="lineNoCov">          0 :     TODO_SPEC (next) = HARD_DEP;</span>
<span class="lineNum">    4785 </span>            : }
<span class="lineNum">    4786 </span>            : 
<span class="lineNum">    4787 </span>            : /* Perform pattern replacements that were queued up until the next
<a name="4788"><span class="lineNum">    4788 </span>            :    cycle.  */</a>
<span class="lineNum">    4789 </span>            : static void
<span class="lineNum">    4790 </span><span class="lineCov">   27070657 : perform_replacements_new_cycle (void)</span>
<span class="lineNum">    4791 </span>            : {
<span class="lineNum">    4792 </span><span class="lineCov">   27070657 :   int i;</span>
<span class="lineNum">    4793 </span><span class="lineCov">   27070657 :   dep_t dep;</span>
<span class="lineNum">    4794 </span><span class="lineCov">   27070657 :   FOR_EACH_VEC_ELT (next_cycle_replace_deps, i, dep)</span>
<span class="lineNum">    4795 </span>            :     {
<span class="lineNum">    4796 </span><span class="lineNoCov">          0 :       int apply_p = next_cycle_apply[i];</span>
<span class="lineNum">    4797 </span><span class="lineNoCov">          0 :       if (apply_p)</span>
<span class="lineNum">    4798 </span><span class="lineNoCov">          0 :         apply_replacement (dep, true);</span>
<span class="lineNum">    4799 </span>            :       else
<span class="lineNum">    4800 </span><span class="lineNoCov">          0 :         restore_pattern (dep, true);</span>
<span class="lineNum">    4801 </span>            :     }
<span class="lineNum">    4802 </span><span class="lineCov">   27070657 :   next_cycle_replace_deps.truncate (0);</span>
<span class="lineNum">    4803 </span><span class="lineCov">   27070657 :   next_cycle_apply.truncate (0);</span>
<span class="lineNum">    4804 </span><span class="lineCov">   27070657 : }</span>
<span class="lineNum">    4805 </span>            : 
<span class="lineNum">    4806 </span>            : /* Compute INSN_TICK_ESTIMATE for INSN.  PROCESSED is a bitmap of
<span class="lineNum">    4807 </span>            :    instructions we've previously encountered, a set bit prevents
<span class="lineNum">    4808 </span>            :    recursion.  BUDGET is a limit on how far ahead we look, it is
<span class="lineNum">    4809 </span>            :    reduced on recursive calls.  Return true if we produced a good
<a name="4810"><span class="lineNum">    4810 </span>            :    estimate, or false if we exceeded the budget.  */</a>
<span class="lineNum">    4811 </span>            : static bool
<span class="lineNum">    4812 </span><span class="lineNoCov">          0 : estimate_insn_tick (bitmap processed, rtx_insn *insn, int budget)</span>
<span class="lineNum">    4813 </span>            : {
<span class="lineNum">    4814 </span><span class="lineNoCov">          0 :   sd_iterator_def sd_it;</span>
<span class="lineNum">    4815 </span><span class="lineNoCov">          0 :   dep_t dep;</span>
<span class="lineNum">    4816 </span><span class="lineNoCov">          0 :   int earliest = INSN_TICK (insn);</span>
<span class="lineNum">    4817 </span>            : 
<span class="lineNum">    4818 </span><span class="lineNoCov">          0 :   FOR_EACH_DEP (insn, SD_LIST_BACK, sd_it, dep)</span>
<span class="lineNum">    4819 </span>            :     {
<span class="lineNum">    4820 </span><span class="lineNoCov">          0 :       rtx_insn *pro = DEP_PRO (dep);</span>
<span class="lineNum">    4821 </span><span class="lineNoCov">          0 :       int t;</span>
<span class="lineNum">    4822 </span>            : 
<span class="lineNum">    4823 </span><span class="lineNoCov">          0 :       if (DEP_STATUS (dep) &amp; DEP_CANCELLED)</span>
<span class="lineNum">    4824 </span>            :         continue;
<span class="lineNum">    4825 </span>            : 
<span class="lineNum">    4826 </span><span class="lineNoCov">          0 :       if (QUEUE_INDEX (pro) == QUEUE_SCHEDULED)</span>
<span class="lineNum">    4827 </span><span class="lineNoCov">          0 :         gcc_assert (INSN_TICK (pro) + dep_cost (dep) &lt;= INSN_TICK (insn));</span>
<span class="lineNum">    4828 </span>            :       else
<span class="lineNum">    4829 </span>            :         {
<span class="lineNum">    4830 </span><span class="lineNoCov">          0 :           int cost = dep_cost (dep);</span>
<span class="lineNum">    4831 </span><span class="lineNoCov">          0 :           if (cost &gt;= budget)</span>
<span class="lineNum">    4832 </span>            :             return false;
<span class="lineNum">    4833 </span><span class="lineNoCov">          0 :           if (!bitmap_bit_p (processed, INSN_LUID (pro)))</span>
<span class="lineNum">    4834 </span>            :             {
<span class="lineNum">    4835 </span><span class="lineNoCov">          0 :               if (!estimate_insn_tick (processed, pro, budget - cost))</span>
<span class="lineNum">    4836 </span>            :                 return false;
<span class="lineNum">    4837 </span>            :             }
<span class="lineNum">    4838 </span><span class="lineNoCov">          0 :           gcc_assert (INSN_TICK_ESTIMATE (pro) != INVALID_TICK);</span>
<span class="lineNum">    4839 </span><span class="lineNoCov">          0 :           t = INSN_TICK_ESTIMATE (pro) + cost;</span>
<span class="lineNum">    4840 </span><span class="lineNoCov">          0 :           if (earliest == INVALID_TICK || t &gt; earliest)</span>
<span class="lineNum">    4841 </span><span class="lineNoCov">          0 :             earliest = t;</span>
<span class="lineNum">    4842 </span>            :         }
<span class="lineNum">    4843 </span>            :     }
<span class="lineNum">    4844 </span><span class="lineNoCov">          0 :   bitmap_set_bit (processed, INSN_LUID (insn));</span>
<span class="lineNum">    4845 </span><span class="lineNoCov">          0 :   INSN_TICK_ESTIMATE (insn) = earliest;</span>
<span class="lineNum">    4846 </span><span class="lineNoCov">          0 :   return true;</span>
<span class="lineNum">    4847 </span>            : }
<span class="lineNum">    4848 </span>            : 
<span class="lineNum">    4849 </span>            : /* Examine the pair of insns in P, and estimate (optimistically, assuming
<span class="lineNum">    4850 </span>            :    infinite resources) the cycle in which the delayed shadow can be issued.
<span class="lineNum">    4851 </span>            :    Return the number of cycles that must pass before the real insn can be
<a name="4852"><span class="lineNum">    4852 </span>            :    issued in order to meet this constraint.  */</a>
<span class="lineNum">    4853 </span>            : static int
<span class="lineNum">    4854 </span><span class="lineNoCov">          0 : estimate_shadow_tick (struct delay_pair *p)</span>
<span class="lineNum">    4855 </span>            : {
<span class="lineNum">    4856 </span><span class="lineNoCov">          0 :   auto_bitmap processed;</span>
<span class="lineNum">    4857 </span><span class="lineNoCov">          0 :   int t;</span>
<span class="lineNum">    4858 </span><span class="lineNoCov">          0 :   bool cutoff;</span>
<span class="lineNum">    4859 </span>            : 
<span class="lineNum">    4860 </span><span class="lineNoCov">          0 :   cutoff = !estimate_insn_tick (processed, p-&gt;i2,</span>
<span class="lineNum">    4861 </span><span class="lineNoCov">          0 :                                 max_insn_queue_index + pair_delay (p));</span>
<span class="lineNum">    4862 </span><span class="lineNoCov">          0 :   if (cutoff)</span>
<span class="lineNum">    4863 </span>            :     return max_insn_queue_index;
<span class="lineNum">    4864 </span><span class="lineNoCov">          0 :   t = INSN_TICK_ESTIMATE (p-&gt;i2) - (clock_var + pair_delay (p) + 1);</span>
<span class="lineNum">    4865 </span><span class="lineNoCov">          0 :   if (t &gt; 0)</span>
<span class="lineNum">    4866 </span><span class="lineNoCov">          0 :     return t;</span>
<span class="lineNum">    4867 </span>            :   return 0;
<span class="lineNum">    4868 </span>            : }
<span class="lineNum">    4869 </span>            : 
<span class="lineNum">    4870 </span>            : /* If INSN has no unresolved backwards dependencies, add it to the schedule and
<a name="4871"><span class="lineNum">    4871 </span>            :    recursively resolve all its forward dependencies.  */</a>
<span class="lineNum">    4872 </span>            : static void
<span class="lineNum">    4873 </span><span class="lineNoCov">          0 : resolve_dependencies (rtx_insn *insn)</span>
<span class="lineNum">    4874 </span>            : {
<span class="lineNum">    4875 </span><span class="lineNoCov">          0 :   sd_iterator_def sd_it;</span>
<span class="lineNum">    4876 </span><span class="lineNoCov">          0 :   dep_t dep;</span>
<span class="lineNum">    4877 </span>            : 
<span class="lineNum">    4878 </span>            :   /* Don't use sd_lists_empty_p; it ignores debug insns.  */
<span class="lineNum">    4879 </span><span class="lineNoCov">          0 :   if (DEPS_LIST_FIRST (INSN_HARD_BACK_DEPS (insn)) != NULL</span>
<span class="lineNum">    4880 </span><span class="lineNoCov">          0 :       || DEPS_LIST_FIRST (INSN_SPEC_BACK_DEPS (insn)) != NULL)</span>
<span class="lineNum">    4881 </span><span class="lineNoCov">          0 :     return;</span>
<span class="lineNum">    4882 </span>            : 
<span class="lineNum">    4883 </span><span class="lineNoCov">          0 :   if (sched_verbose &gt;= 4)</span>
<span class="lineNum">    4884 </span><span class="lineNoCov">          0 :     fprintf (sched_dump, &quot;;;\tquickly resolving %d\n&quot;, INSN_UID (insn));</span>
<span class="lineNum">    4885 </span>            : 
<span class="lineNum">    4886 </span><span class="lineNoCov">          0 :   if (QUEUE_INDEX (insn) &gt;= 0)</span>
<span class="lineNum">    4887 </span><span class="lineNoCov">          0 :     queue_remove (insn);</span>
<span class="lineNum">    4888 </span>            : 
<span class="lineNum">    4889 </span><span class="lineNoCov">          0 :   scheduled_insns.safe_push (insn);</span>
<span class="lineNum">    4890 </span>            : 
<span class="lineNum">    4891 </span>            :   /* Update dependent instructions.  */
<span class="lineNum">    4892 </span><span class="lineNoCov">          0 :   for (sd_it = sd_iterator_start (insn, SD_LIST_FORW);</span>
<span class="lineNum">    4893 </span><span class="lineNoCov">          0 :        sd_iterator_cond (&amp;sd_it, &amp;dep);)</span>
<span class="lineNum">    4894 </span>            :     {
<span class="lineNum">    4895 </span><span class="lineNoCov">          0 :       rtx_insn *next = DEP_CON (dep);</span>
<span class="lineNum">    4896 </span>            : 
<span class="lineNum">    4897 </span><span class="lineNoCov">          0 :       if (sched_verbose &gt;= 4)</span>
<span class="lineNum">    4898 </span><span class="lineNoCov">          0 :         fprintf (sched_dump, &quot;;;\t\tdep %d against %d\n&quot;, INSN_UID (insn),</span>
<span class="lineNum">    4899 </span><span class="lineNoCov">          0 :                  INSN_UID (next));</span>
<span class="lineNum">    4900 </span>            : 
<span class="lineNum">    4901 </span>            :       /* Resolve the dependence between INSN and NEXT.
<span class="lineNum">    4902 </span>            :          sd_resolve_dep () moves current dep to another list thus
<span class="lineNum">    4903 </span>            :          advancing the iterator.  */
<span class="lineNum">    4904 </span><span class="lineNoCov">          0 :       sd_resolve_dep (sd_it);</span>
<span class="lineNum">    4905 </span>            : 
<span class="lineNum">    4906 </span><span class="lineNoCov">          0 :       if (!IS_SPECULATION_BRANCHY_CHECK_P (insn))</span>
<span class="lineNum">    4907 </span>            :         {
<span class="lineNum">    4908 </span><span class="lineNoCov">          0 :           resolve_dependencies (next);</span>
<span class="lineNum">    4909 </span>            :         }
<span class="lineNum">    4910 </span>            :       else
<span class="lineNum">    4911 </span>            :         /* Check always has only one forward dependence (to the first insn in
<span class="lineNum">    4912 </span>            :            the recovery block), therefore, this will be executed only once.  */
<span class="lineNum">    4913 </span>            :         {
<span class="lineNum">    4914 </span><span class="lineNoCov">          0 :           gcc_assert (sd_lists_empty_p (insn, SD_LIST_FORW));</span>
<span class="lineNum">    4915 </span>            :         }
<span class="lineNum">    4916 </span>            :     }
<span class="lineNum">    4917 </span>            : }
<span class="lineNum">    4918 </span>            : 
<span class="lineNum">    4919 </span>            : 
<span class="lineNum">    4920 </span>            : /* Return the head and tail pointers of ebb starting at BEG and ending
<a name="4921"><span class="lineNum">    4921 </span>            :    at END.  */</a>
<span class="lineNum">    4922 </span>            : void
<span class="lineNum">    4923 </span><span class="lineCov">   22720233 : get_ebb_head_tail (basic_block beg, basic_block end,</span>
<span class="lineNum">    4924 </span>            :                    rtx_insn **headp, rtx_insn **tailp)
<span class="lineNum">    4925 </span>            : {
<span class="lineNum">    4926 </span><span class="lineCov">   22720233 :   rtx_insn *beg_head = BB_HEAD (beg);</span>
<span class="lineNum">    4927 </span><span class="lineCov">   22720233 :   rtx_insn * beg_tail = BB_END (beg);</span>
<span class="lineNum">    4928 </span><span class="lineCov">   22720233 :   rtx_insn * end_head = BB_HEAD (end);</span>
<span class="lineNum">    4929 </span><span class="lineCov">   22720233 :   rtx_insn * end_tail = BB_END (end);</span>
<span class="lineNum">    4930 </span>            : 
<span class="lineNum">    4931 </span>            :   /* Don't include any notes or labels at the beginning of the BEG
<span class="lineNum">    4932 </span>            :      basic block, or notes at the end of the END basic blocks.  */
<span class="lineNum">    4933 </span>            : 
<span class="lineNum">    4934 </span><span class="lineCov">   22720233 :   if (LABEL_P (beg_head))</span>
<span class="lineNum">    4935 </span><span class="lineCov">   21441278 :     beg_head = NEXT_INSN (beg_head);</span>
<span class="lineNum">    4936 </span>            : 
<span class="lineNum">    4937 </span><span class="lineCov">   53699648 :   while (beg_head != beg_tail)</span>
<span class="lineNum">    4938 </span><span class="lineCov">   51504345 :     if (NOTE_P (beg_head))</span>
<span class="lineNum">    4939 </span><span class="lineCov">   61958830 :       beg_head = NEXT_INSN (beg_head);</span>
<span class="lineNum">    4940 </span><span class="lineCov">   20524930 :     else if (DEBUG_INSN_P (beg_head))</span>
<span class="lineNum">    4941 </span>            :       {
<span class="lineNum">    4942 </span><span class="lineCov">    5985474 :         rtx_insn * note, *next;</span>
<span class="lineNum">    4943 </span>            : 
<span class="lineNum">    4944 </span><span class="lineCov">   11970948 :         for (note = NEXT_INSN (beg_head);</span>
<span class="lineNum">    4945 </span><span class="lineCov">   49467797 :              note != beg_tail;</span>
<span class="lineNum">    4946 </span>            :              note = next)
<span class="lineNum">    4947 </span>            :           {
<span class="lineNum">    4948 </span><span class="lineCov">   49258576 :             next = NEXT_INSN (note);</span>
<span class="lineNum">    4949 </span><span class="lineCov">   49258576 :             if (NOTE_P (note))</span>
<span class="lineNum">    4950 </span>            :               {
<span class="lineNum">    4951 </span><span class="lineCov">     244742 :                 if (sched_verbose &gt;= 9)</span>
<span class="lineNum">    4952 </span><span class="lineNoCov">          0 :                   fprintf (sched_dump, &quot;reorder %i\n&quot;, INSN_UID (note));</span>
<span class="lineNum">    4953 </span>            : 
<span class="lineNum">    4954 </span><span class="lineCov">     244742 :                 reorder_insns_nobb (note, note, PREV_INSN (beg_head));</span>
<span class="lineNum">    4955 </span>            : 
<span class="lineNum">    4956 </span><span class="lineCov">     489484 :                 if (BLOCK_FOR_INSN (note) != beg)</span>
<span class="lineNum">    4957 </span><span class="lineNoCov">          0 :                   df_insn_change_bb (note, beg);</span>
<span class="lineNum">    4958 </span>            :               }
<span class="lineNum">    4959 </span><span class="lineCov">   49013834 :             else if (!DEBUG_INSN_P (note))</span>
<span class="lineNum">    4960 </span>            :               break;
<span class="lineNum">    4961 </span>            :           }
<span class="lineNum">    4962 </span>            : 
<span class="lineNum">    4963 </span>            :         break;
<span class="lineNum">    4964 </span>            :       }
<span class="lineNum">    4965 </span>            :     else
<span class="lineNum">    4966 </span>            :       break;
<span class="lineNum">    4967 </span>            : 
<span class="lineNum">    4968 </span><span class="lineCov">   22720233 :   *headp = beg_head;</span>
<span class="lineNum">    4969 </span>            : 
<span class="lineNum">    4970 </span><span class="lineCov">   22720233 :   if (beg == end)</span>
<span class="lineNum">    4971 </span>            :     end_head = beg_head;
<span class="lineNum">    4972 </span><span class="lineCov">         53 :   else if (LABEL_P (end_head))</span>
<span class="lineNum">    4973 </span><span class="lineCov">          2 :     end_head = NEXT_INSN (end_head);</span>
<span class="lineNum">    4974 </span>            : 
<span class="lineNum">    4975 </span><span class="lineCov">   22857635 :   while (end_head != end_tail)</span>
<span class="lineNum">    4976 </span><span class="lineCov">   20646005 :     if (NOTE_P (end_tail))</span>
<span class="lineNum">    4977 </span><span class="lineCov">     274804 :       end_tail = PREV_INSN (end_tail);</span>
<span class="lineNum">    4978 </span><span class="lineCov">   20508603 :     else if (DEBUG_INSN_P (end_tail))</span>
<span class="lineNum">    4979 </span>            :       {
<span class="lineNum">    4980 </span><span class="lineCov">     467800 :         rtx_insn * note, *prev;</span>
<span class="lineNum">    4981 </span>            : 
<span class="lineNum">    4982 </span><span class="lineCov">     935600 :         for (note = PREV_INSN (end_tail);</span>
<span class="lineNum">    4983 </span><span class="lineCov">    2619805 :              note != end_head;</span>
<span class="lineNum">    4984 </span>            :              note = prev)
<span class="lineNum">    4985 </span>            :           {
<span class="lineNum">    4986 </span><span class="lineCov">    2601394 :             prev = PREV_INSN (note);</span>
<span class="lineNum">    4987 </span><span class="lineCov">    2601394 :             if (NOTE_P (note))</span>
<span class="lineNum">    4988 </span>            :               {
<span class="lineNum">    4989 </span><span class="lineCov">       1068 :                 if (sched_verbose &gt;= 9)</span>
<span class="lineNum">    4990 </span><span class="lineNoCov">          0 :                   fprintf (sched_dump, &quot;reorder %i\n&quot;, INSN_UID (note));</span>
<span class="lineNum">    4991 </span>            : 
<span class="lineNum">    4992 </span><span class="lineCov">       1068 :                 reorder_insns_nobb (note, note, end_tail);</span>
<span class="lineNum">    4993 </span>            : 
<span class="lineNum">    4994 </span><span class="lineCov">       1068 :                 if (end_tail == BB_END (end))</span>
<span class="lineNum">    4995 </span><span class="lineCov">        553 :                   BB_END (end) = note;</span>
<span class="lineNum">    4996 </span>            : 
<span class="lineNum">    4997 </span><span class="lineCov">       2136 :                 if (BLOCK_FOR_INSN (note) != end)</span>
<span class="lineNum">    4998 </span><span class="lineNoCov">          0 :                   df_insn_change_bb (note, end);</span>
<span class="lineNum">    4999 </span>            :               }
<span class="lineNum">    5000 </span><span class="lineCov">    2600326 :             else if (!DEBUG_INSN_P (note))</span>
<span class="lineNum">    5001 </span>            :               break;
<span class="lineNum">    5002 </span>            :           }
<span class="lineNum">    5003 </span>            : 
<span class="lineNum">    5004 </span>            :         break;
<span class="lineNum">    5005 </span>            :       }
<span class="lineNum">    5006 </span>            :     else
<span class="lineNum">    5007 </span>            :       break;
<span class="lineNum">    5008 </span>            : 
<span class="lineNum">    5009 </span><span class="lineCov">   22720233 :   *tailp = end_tail;</span>
<span class="lineNum">    5010 </span><span class="lineCov">   22720233 : }</span>
<span class="lineNum">    5011 </span>            : 
<span class="lineNum">    5012 </span>            : /* Return nonzero if there are no real insns in the range [ HEAD, TAIL ].  */
<a name="5013"><span class="lineNum">    5013 </span>            : </a>
<span class="lineNum">    5014 </span>            : int
<span class="lineNum">    5015 </span><span class="lineCov">   17039411 : no_real_insns_p (const rtx_insn *head, const rtx_insn *tail)</span>
<span class="lineNum">    5016 </span>            : {
<span class="lineNum">    5017 </span><span class="lineCov">   17059335 :   while (head != NEXT_INSN (tail))</span>
<span class="lineNum">    5018 </span>            :     {
<span class="lineNum">    5019 </span><span class="lineCov">   17039411 :       if (!NOTE_P (head) &amp;&amp; !LABEL_P (head))</span>
<span class="lineNum">    5020 </span>            :         return 0;
<span class="lineNum">    5021 </span><span class="lineCov">      39848 :       head = NEXT_INSN (head);</span>
<span class="lineNum">    5022 </span>            :     }
<span class="lineNum">    5023 </span>            :   return 1;
<span class="lineNum">    5024 </span>            : }
<span class="lineNum">    5025 </span>            : 
<span class="lineNum">    5026 </span>            : /* Restore-other-notes: NOTE_LIST is the end of a chain of notes
<a name="5027"><span class="lineNum">    5027 </span>            :    previously found among the insns.  Insert them just before HEAD.  */</a>
<span class="lineNum">    5028 </span>            : rtx_insn *
<span class="lineNum">    5029 </span><span class="lineCov">    5673507 : restore_other_notes (rtx_insn *head, basic_block head_bb)</span>
<span class="lineNum">    5030 </span>            : {
<span class="lineNum">    5031 </span><span class="lineCov">    5673507 :   if (note_list != 0)</span>
<span class="lineNum">    5032 </span>            :     {
<span class="lineNum">    5033 </span><span class="lineCov">    1114756 :       rtx_insn *note_head = note_list;</span>
<span class="lineNum">    5034 </span>            : 
<span class="lineNum">    5035 </span><span class="lineCov">    1114756 :       if (head)</span>
<span class="lineNum">    5036 </span><span class="lineCov">    2228922 :         head_bb = BLOCK_FOR_INSN (head);</span>
<span class="lineNum">    5037 </span>            :       else
<span class="lineNum">    5038 </span><span class="lineCov">        295 :         head = NEXT_INSN (bb_note (head_bb));</span>
<span class="lineNum">    5039 </span>            : 
<span class="lineNum">    5040 </span><span class="lineCov">    2870347 :       while (PREV_INSN (note_head))</span>
<span class="lineNum">    5041 </span>            :         {
<span class="lineNum">    5042 </span><span class="lineCov">    1755591 :           set_block_for_insn (note_head, head_bb);</span>
<span class="lineNum">    5043 </span><span class="lineCov">    3511182 :           note_head = PREV_INSN (note_head);</span>
<span class="lineNum">    5044 </span>            :         }
<span class="lineNum">    5045 </span>            :       /* In the above cycle we've missed this note.  */
<span class="lineNum">    5046 </span><span class="lineCov">    1114756 :       set_block_for_insn (note_head, head_bb);</span>
<span class="lineNum">    5047 </span>            : 
<span class="lineNum">    5048 </span><span class="lineCov">    2229512 :       SET_PREV_INSN (note_head) = PREV_INSN (head);</span>
<span class="lineNum">    5049 </span><span class="lineCov">    1114756 :       SET_NEXT_INSN (PREV_INSN (head)) = note_head;</span>
<span class="lineNum">    5050 </span><span class="lineCov">    1114756 :       SET_PREV_INSN (head) = note_list;</span>
<span class="lineNum">    5051 </span><span class="lineCov">    1114756 :       SET_NEXT_INSN (note_list) = head;</span>
<span class="lineNum">    5052 </span>            : 
<span class="lineNum">    5053 </span><span class="lineCov">    2229512 :       if (BLOCK_FOR_INSN (head) != head_bb)</span>
<span class="lineNum">    5054 </span><span class="lineNoCov">          0 :         BB_END (head_bb) = note_list;</span>
<span class="lineNum">    5055 </span>            : 
<span class="lineNum">    5056 </span>            :       head = note_head;
<span class="lineNum">    5057 </span>            :     }
<span class="lineNum">    5058 </span>            : 
<span class="lineNum">    5059 </span><span class="lineCov">    5673507 :   return head;</span>
<span class="lineNum">    5060 </span>            : }
<span class="lineNum">    5061 </span>            : 
<span class="lineNum">    5062 </span>            : /* When we know we are going to discard the schedule due to a failed attempt
<a name="5063"><span class="lineNum">    5063 </span>            :    at modulo scheduling, undo all replacements.  */</a>
<span class="lineNum">    5064 </span>            : static void
<span class="lineNum">    5065 </span><span class="lineNoCov">          0 : undo_all_replacements (void)</span>
<span class="lineNum">    5066 </span>            : {
<span class="lineNum">    5067 </span><span class="lineNoCov">          0 :   rtx_insn *insn;</span>
<span class="lineNum">    5068 </span><span class="lineNoCov">          0 :   int i;</span>
<span class="lineNum">    5069 </span>            : 
<span class="lineNum">    5070 </span><span class="lineNoCov">          0 :   FOR_EACH_VEC_ELT (scheduled_insns, i, insn)</span>
<span class="lineNum">    5071 </span>            :     {
<span class="lineNum">    5072 </span><span class="lineNoCov">          0 :       sd_iterator_def sd_it;</span>
<span class="lineNum">    5073 </span><span class="lineNoCov">          0 :       dep_t dep;</span>
<span class="lineNum">    5074 </span>            : 
<span class="lineNum">    5075 </span>            :       /* See if we must undo a replacement.  */
<span class="lineNum">    5076 </span><span class="lineNoCov">          0 :       for (sd_it = sd_iterator_start (insn, SD_LIST_RES_FORW);</span>
<span class="lineNum">    5077 </span><span class="lineNoCov">          0 :            sd_iterator_cond (&amp;sd_it, &amp;dep); sd_iterator_next (&amp;sd_it))</span>
<span class="lineNum">    5078 </span>            :         {
<span class="lineNum">    5079 </span><span class="lineNoCov">          0 :           struct dep_replacement *desc = DEP_REPLACE (dep);</span>
<span class="lineNum">    5080 </span><span class="lineNoCov">          0 :           if (desc != NULL)</span>
<span class="lineNum">    5081 </span><span class="lineNoCov">          0 :             validate_change (desc-&gt;insn, desc-&gt;loc, desc-&gt;orig, 0);</span>
<span class="lineNum">    5082 </span>            :         }
<span class="lineNum">    5083 </span>            :     }
<span class="lineNum">    5084 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    5085 </span>            : 
<span class="lineNum">    5086 </span>            : /* Return first non-scheduled insn in the current scheduling block.
<a name="5087"><span class="lineNum">    5087 </span>            :    This is mostly used for debug-counter purposes.  */</a>
<span class="lineNum">    5088 </span>            : static rtx_insn *
<span class="lineNum">    5089 </span><span class="lineNoCov">          0 : first_nonscheduled_insn (void)</span>
<span class="lineNum">    5090 </span>            : {
<span class="lineNum">    5091 </span><span class="lineNoCov">          0 :   rtx_insn *insn = (nonscheduled_insns_begin != NULL_RTX</span>
<span class="lineNum">    5092 </span><span class="lineNoCov">          0 :                     ? nonscheduled_insns_begin</span>
<span class="lineNum">    5093 </span><span class="lineNoCov">          0 :                     : current_sched_info-&gt;prev_head);</span>
<span class="lineNum">    5094 </span>            : 
<span class="lineNum">    5095 </span><span class="lineNoCov">          0 :   do</span>
<span class="lineNum">    5096 </span>            :     {
<span class="lineNum">    5097 </span><span class="lineNoCov">          0 :       insn = next_nonnote_nondebug_insn (insn);</span>
<span class="lineNum">    5098 </span>            :     }
<span class="lineNum">    5099 </span><span class="lineNoCov">          0 :   while (QUEUE_INDEX (insn) == QUEUE_SCHEDULED);</span>
<span class="lineNum">    5100 </span>            : 
<span class="lineNum">    5101 </span><span class="lineNoCov">          0 :   return insn;</span>
<span class="lineNum">    5102 </span>            : }
<span class="lineNum">    5103 </span>            : 
<span class="lineNum">    5104 </span>            : /* Move insns that became ready to fire from queue to ready list.  */
<a name="5105"><span class="lineNum">    5105 </span>            : </a>
<span class="lineNum">    5106 </span>            : static void
<span class="lineNum">    5107 </span><span class="lineCov">   21398117 : queue_to_ready (struct ready_list *ready)</span>
<span class="lineNum">    5108 </span>            : {
<span class="lineNum">    5109 </span><span class="lineCov">   21398117 :   rtx_insn *insn;</span>
<span class="lineNum">    5110 </span><span class="lineCov">   21398117 :   rtx_insn_list *link;</span>
<span class="lineNum">    5111 </span><span class="lineCov">   21398117 :   rtx_insn *skip_insn;</span>
<span class="lineNum">    5112 </span>            : 
<span class="lineNum">    5113 </span><span class="lineCov">   21398117 :   q_ptr = NEXT_Q (q_ptr);</span>
<span class="lineNum">    5114 </span>            : 
<span class="lineNum">    5115 </span><span class="lineCov">   21398117 :   if (dbg_cnt (sched_insn) == false)</span>
<span class="lineNum">    5116 </span>            :     /* If debug counter is activated do not requeue the first
<span class="lineNum">    5117 </span>            :        nonscheduled insn.  */
<span class="lineNum">    5118 </span><span class="lineNoCov">          0 :     skip_insn = first_nonscheduled_insn ();</span>
<span class="lineNum">    5119 </span>            :   else
<span class="lineNum">    5120 </span>            :     skip_insn = NULL;
<span class="lineNum">    5121 </span>            : 
<span class="lineNum">    5122 </span>            :   /* Add all pending insns that can be scheduled without stalls to the
<span class="lineNum">    5123 </span>            :      ready list.  */
<span class="lineNum">    5124 </span><span class="lineCov">   52505069 :   for (link = insn_queue[q_ptr]; link; link = link-&gt;next ())</span>
<span class="lineNum">    5125 </span>            :     {
<span class="lineNum">    5126 </span><span class="lineCov">   21449490 :       insn = link-&gt;insn ();</span>
<span class="lineNum">    5127 </span><span class="lineCov">   21449490 :       q_size -= 1;</span>
<span class="lineNum">    5128 </span>            : 
<span class="lineNum">    5129 </span><span class="lineCov">   21449490 :       if (sched_verbose &gt;= 2)</span>
<span class="lineNum">    5130 </span><span class="lineNoCov">          0 :         fprintf (sched_dump, &quot;;;\t\tQ--&gt;Ready: insn %s: &quot;,</span>
<span class="lineNum">    5131 </span><span class="lineNoCov">          0 :                  (*current_sched_info-&gt;print_insn) (insn, 0));</span>
<span class="lineNum">    5132 </span>            : 
<span class="lineNum">    5133 </span>            :       /* If the ready list is full, delay the insn for 1 cycle.
<span class="lineNum">    5134 </span>            :          See the comment in schedule_block for the rationale.  */
<span class="lineNum">    5135 </span><span class="lineCov">   21449490 :       if (!reload_completed</span>
<span class="lineNum">    5136 </span><span class="lineCov">      17379 :           &amp;&amp; (ready-&gt;n_ready - ready-&gt;n_debug &gt; MAX_SCHED_READY_INSNS</span>
<span class="lineNum">    5137 </span><span class="lineCov">       9796 :               || (sched_pressure == SCHED_PRESSURE_MODEL</span>
<span class="lineNum">    5138 </span>            :                   /* Limit pressure recalculations to MAX_SCHED_READY_INSNS
<span class="lineNum">    5139 </span>            :                      instructions too.  */
<span class="lineNum">    5140 </span><span class="lineNoCov">          0 :                   &amp;&amp; model_index (insn) &gt; (model_curr_point</span>
<span class="lineNum">    5141 </span><span class="lineNoCov">          0 :                                            + MAX_SCHED_READY_INSNS)))</span>
<span class="lineNum">    5142 </span><span class="lineCov">       7583 :           &amp;&amp; !(sched_pressure == SCHED_PRESSURE_MODEL</span>
<span class="lineNum">    5143 </span><span class="lineNoCov">          0 :                &amp;&amp; model_curr_point &lt; model_num_insns</span>
<span class="lineNum">    5144 </span>            :                /* Always allow the next model instruction to issue.  */
<span class="lineNum">    5145 </span><span class="lineNoCov">          0 :                &amp;&amp; model_index (insn) == model_curr_point)</span>
<span class="lineNum">    5146 </span><span class="lineCov">       7583 :           &amp;&amp; !SCHED_GROUP_P (insn)</span>
<span class="lineNum">    5147 </span><span class="lineCov">   21457073 :           &amp;&amp; insn != skip_insn)</span>
<span class="lineNum">    5148 </span>            :         {
<span class="lineNum">    5149 </span><span class="lineCov">       7583 :           if (sched_verbose &gt;= 2)</span>
<span class="lineNum">    5150 </span><span class="lineNoCov">          0 :             fprintf (sched_dump, &quot;keeping in queue, ready full\n&quot;);</span>
<span class="lineNum">    5151 </span><span class="lineCov">       7583 :           queue_insn (insn, 1, &quot;ready full&quot;);</span>
<span class="lineNum">    5152 </span>            :         }
<span class="lineNum">    5153 </span>            :       else
<span class="lineNum">    5154 </span>            :         {
<span class="lineNum">    5155 </span><span class="lineCov">   21441907 :           ready_add (ready, insn, false);</span>
<span class="lineNum">    5156 </span><span class="lineCov">   21441907 :           if (sched_verbose &gt;= 2)</span>
<span class="lineNum">    5157 </span><span class="lineNoCov">          0 :             fprintf (sched_dump, &quot;moving to ready without stalls\n&quot;);</span>
<span class="lineNum">    5158 </span>            :         }
<span class="lineNum">    5159 </span>            :     }
<span class="lineNum">    5160 </span><span class="lineCov">   21398117 :   free_INSN_LIST_list (&amp;insn_queue[q_ptr]);</span>
<span class="lineNum">    5161 </span>            : 
<span class="lineNum">    5162 </span>            :   /* If there are no ready insns, stall until one is ready and add all
<span class="lineNum">    5163 </span>            :      of the pending insns at that point to the ready list.  */
<span class="lineNum">    5164 </span><span class="lineCov">   21398117 :   if (ready-&gt;n_ready == 0)</span>
<span class="lineNum">    5165 </span>            :     {
<span class="lineNum">    5166 </span>            :       int stalls;
<span class="lineNum">    5167 </span>            : 
<span class="lineNum">    5168 </span><span class="lineCov">    7982850 :       for (stalls = 1; stalls &lt;= max_insn_queue_index; stalls++)</span>
<span class="lineNum">    5169 </span>            :         {
<span class="lineNum">    5170 </span><span class="lineCov">    7982850 :           if ((link = insn_queue[NEXT_Q_AFTER (q_ptr, stalls)]))</span>
<span class="lineNum">    5171 </span>            :             {
<span class="lineNum">    5172 </span><span class="lineCov">    8215296 :               for (; link; link = link-&gt;next ())</span>
<span class="lineNum">    5173 </span>            :                 {
<span class="lineNum">    5174 </span><span class="lineCov">    4107648 :                   insn = link-&gt;insn ();</span>
<span class="lineNum">    5175 </span><span class="lineCov">    4107648 :                   q_size -= 1;</span>
<span class="lineNum">    5176 </span>            : 
<span class="lineNum">    5177 </span><span class="lineCov">    4107648 :                   if (sched_verbose &gt;= 2)</span>
<span class="lineNum">    5178 </span><span class="lineNoCov">          0 :                     fprintf (sched_dump, &quot;;;\t\tQ--&gt;Ready: insn %s: &quot;,</span>
<span class="lineNum">    5179 </span><span class="lineNoCov">          0 :                              (*current_sched_info-&gt;print_insn) (insn, 0));</span>
<span class="lineNum">    5180 </span>            : 
<span class="lineNum">    5181 </span><span class="lineCov">    4107648 :                   ready_add (ready, insn, false);</span>
<span class="lineNum">    5182 </span><span class="lineCov">    4107648 :                   if (sched_verbose &gt;= 2)</span>
<span class="lineNum">    5183 </span><span class="lineNoCov">          0 :                     fprintf (sched_dump, &quot;moving to ready with %d stalls\n&quot;, stalls);</span>
<span class="lineNum">    5184 </span>            :                 }
<span class="lineNum">    5185 </span><span class="lineCov">    3869609 :               free_INSN_LIST_list (&amp;insn_queue[NEXT_Q_AFTER (q_ptr, stalls)]);</span>
<span class="lineNum">    5186 </span>            : 
<span class="lineNum">    5187 </span><span class="lineCov">    3869609 :               advance_one_cycle ();</span>
<span class="lineNum">    5188 </span>            : 
<span class="lineNum">    5189 </span><span class="lineCov">    3869609 :               break;</span>
<span class="lineNum">    5190 </span>            :             }
<span class="lineNum">    5191 </span>            : 
<span class="lineNum">    5192 </span><span class="lineCov">    4113241 :           advance_one_cycle ();</span>
<span class="lineNum">    5193 </span>            :         }
<span class="lineNum">    5194 </span>            : 
<span class="lineNum">    5195 </span><span class="lineCov">    3869609 :       q_ptr = NEXT_Q_AFTER (q_ptr, stalls);</span>
<span class="lineNum">    5196 </span><span class="lineCov">    3869609 :       clock_var += stalls;</span>
<span class="lineNum">    5197 </span><span class="lineCov">    3869609 :       if (sched_verbose &gt;= 2)</span>
<span class="lineNum">    5198 </span><span class="lineNoCov">          0 :         fprintf (sched_dump, &quot;;;\tAdvancing clock by %d cycle[s] to %d\n&quot;,</span>
<span class="lineNum">    5199 </span>            :                  stalls, clock_var);
<span class="lineNum">    5200 </span>            :     }
<span class="lineNum">    5201 </span><span class="lineCov">   21398117 : }</span>
<span class="lineNum">    5202 </span>            : 
<span class="lineNum">    5203 </span>            : /* Used by early_queue_to_ready.  Determines whether it is &quot;ok&quot; to
<span class="lineNum">    5204 </span>            :    prematurely move INSN from the queue to the ready list.  Currently,
<span class="lineNum">    5205 </span>            :    if a target defines the hook 'is_costly_dependence', this function
<span class="lineNum">    5206 </span>            :    uses the hook to check whether there exist any dependences which are
<span class="lineNum">    5207 </span>            :    considered costly by the target, between INSN and other insns that
<span class="lineNum">    5208 </span>            :    have already been scheduled.  Dependences are checked up to Y cycles
<span class="lineNum">    5209 </span>            :    back, with default Y=1; The flag -fsched-stalled-insns-dep=Y allows
<span class="lineNum">    5210 </span>            :    controlling this value.
<span class="lineNum">    5211 </span>            :    (Other considerations could be taken into account instead (or in
<span class="lineNum">    5212 </span>            :    addition) depending on user flags and target hooks.  */
<a name="5213"><span class="lineNum">    5213 </span>            : </a>
<span class="lineNum">    5214 </span>            : static bool
<span class="lineNum">    5215 </span><span class="lineCov">          5 : ok_for_early_queue_removal (rtx_insn *insn)</span>
<span class="lineNum">    5216 </span>            : {
<span class="lineNum">    5217 </span><span class="lineCov">          5 :   if (targetm.sched.is_costly_dependence)</span>
<span class="lineNum">    5218 </span>            :     {
<span class="lineNum">    5219 </span><span class="lineNoCov">          0 :       int n_cycles;</span>
<span class="lineNum">    5220 </span><span class="lineNoCov">          0 :       int i = scheduled_insns.length ();</span>
<span class="lineNum">    5221 </span><span class="lineNoCov">          0 :       for (n_cycles = flag_sched_stalled_insns_dep; n_cycles; n_cycles--)</span>
<span class="lineNum">    5222 </span>            :         {
<span class="lineNum">    5223 </span><span class="lineNoCov">          0 :           while (i-- &gt; 0)</span>
<span class="lineNum">    5224 </span>            :             {
<span class="lineNum">    5225 </span><span class="lineNoCov">          0 :               int cost;</span>
<span class="lineNum">    5226 </span>            : 
<span class="lineNum">    5227 </span><span class="lineNoCov">          0 :               rtx_insn *prev_insn = scheduled_insns[i];</span>
<span class="lineNum">    5228 </span>            : 
<span class="lineNum">    5229 </span><span class="lineNoCov">          0 :               if (!NOTE_P (prev_insn))</span>
<span class="lineNum">    5230 </span>            :                 {
<span class="lineNum">    5231 </span><span class="lineNoCov">          0 :                   dep_t dep;</span>
<span class="lineNum">    5232 </span>            : 
<span class="lineNum">    5233 </span><span class="lineNoCov">          0 :                   dep = sd_find_dep_between (prev_insn, insn, true);</span>
<span class="lineNum">    5234 </span>            : 
<span class="lineNum">    5235 </span><span class="lineNoCov">          0 :                   if (dep != NULL)</span>
<span class="lineNum">    5236 </span>            :                     {
<span class="lineNum">    5237 </span><span class="lineNoCov">          0 :                       cost = dep_cost (dep);</span>
<span class="lineNum">    5238 </span>            : 
<span class="lineNum">    5239 </span><span class="lineNoCov">          0 :                       if (targetm.sched.is_costly_dependence (dep, cost,</span>
<span class="lineNum">    5240 </span><span class="lineNoCov">          0 :                                 flag_sched_stalled_insns_dep - n_cycles))</span>
<span class="lineNum">    5241 </span>            :                         return false;
<span class="lineNum">    5242 </span>            :                     }
<span class="lineNum">    5243 </span>            :                 }
<span class="lineNum">    5244 </span>            : 
<span class="lineNum">    5245 </span><span class="lineNoCov">          0 :               if (GET_MODE (prev_insn) == TImode) /* end of dispatch group */</span>
<span class="lineNum">    5246 </span>            :                 break;
<span class="lineNum">    5247 </span>            :             }
<span class="lineNum">    5248 </span>            : 
<span class="lineNum">    5249 </span><span class="lineNoCov">          0 :           if (i == 0)</span>
<span class="lineNum">    5250 </span>            :             break;
<span class="lineNum">    5251 </span>            :         }
<span class="lineNum">    5252 </span>            :     }
<span class="lineNum">    5253 </span>            : 
<span class="lineNum">    5254 </span>            :   return true;
<span class="lineNum">    5255 </span>            : }
<span class="lineNum">    5256 </span>            : 
<span class="lineNum">    5257 </span>            : 
<span class="lineNum">    5258 </span>            : /* Remove insns from the queue, before they become &quot;ready&quot; with respect
<span class="lineNum">    5259 </span>            :    to FU latency considerations.  */
<a name="5260"><span class="lineNum">    5260 </span>            : </a>
<span class="lineNum">    5261 </span>            : static int
<span class="lineNum">    5262 </span><span class="lineCov">   20414146 : early_queue_to_ready (state_t state, struct ready_list *ready)</span>
<span class="lineNum">    5263 </span>            : {
<span class="lineNum">    5264 </span><span class="lineCov">   20414146 :   rtx_insn *insn;</span>
<span class="lineNum">    5265 </span><span class="lineCov">   20414146 :   rtx_insn_list *link;</span>
<span class="lineNum">    5266 </span><span class="lineCov">   20414146 :   rtx_insn_list *next_link;</span>
<span class="lineNum">    5267 </span><span class="lineCov">   20414146 :   rtx_insn_list *prev_link;</span>
<span class="lineNum">    5268 </span><span class="lineCov">   20414146 :   bool move_to_ready;</span>
<span class="lineNum">    5269 </span><span class="lineCov">   20414146 :   int cost;</span>
<span class="lineNum">    5270 </span><span class="lineCov">   20414146 :   state_t temp_state = alloca (dfa_state_size);</span>
<span class="lineNum">    5271 </span><span class="lineCov">   20414146 :   int stalls;</span>
<span class="lineNum">    5272 </span><span class="lineCov">   20414146 :   int insns_removed = 0;</span>
<span class="lineNum">    5273 </span>            : 
<span class="lineNum">    5274 </span>            :   /*
<span class="lineNum">    5275 </span>            :      Flag '-fsched-stalled-insns=X' determines the aggressiveness of this
<span class="lineNum">    5276 </span>            :      function:
<span class="lineNum">    5277 </span>            : 
<span class="lineNum">    5278 </span>            :      X == 0: There is no limit on how many queued insns can be removed
<span class="lineNum">    5279 </span>            :              prematurely.  (flag_sched_stalled_insns = -1).
<span class="lineNum">    5280 </span>            : 
<span class="lineNum">    5281 </span>            :      X &gt;= 1: Only X queued insns can be removed prematurely in each
<span class="lineNum">    5282 </span>            :              invocation.  (flag_sched_stalled_insns = X).
<span class="lineNum">    5283 </span>            : 
<span class="lineNum">    5284 </span>            :      Otherwise: Early queue removal is disabled.
<span class="lineNum">    5285 </span>            :          (flag_sched_stalled_insns = 0)
<span class="lineNum">    5286 </span>            :   */
<span class="lineNum">    5287 </span>            : 
<span class="lineNum">    5288 </span><span class="lineCov">   20414146 :   if (! flag_sched_stalled_insns)</span>
<span class="lineNum">    5289 </span>            :     return 0;
<span class="lineNum">    5290 </span>            : 
<span class="lineNum">    5291 </span><span class="lineCov">       1799 :   for (stalls = 0; stalls &lt;= max_insn_queue_index; stalls++)</span>
<span class="lineNum">    5292 </span>            :     {
<span class="lineNum">    5293 </span><span class="lineCov">       1792 :       if ((link = insn_queue[NEXT_Q_AFTER (q_ptr, stalls)]))</span>
<span class="lineNum">    5294 </span>            :         {
<span class="lineNum">    5295 </span><span class="lineCov">          4 :           if (sched_verbose &gt; 6)</span>
<span class="lineNum">    5296 </span><span class="lineNoCov">          0 :             fprintf (sched_dump, &quot;;; look at index %d + %d\n&quot;, q_ptr, stalls);</span>
<span class="lineNum">    5297 </span>            : 
<span class="lineNum">    5298 </span>            :           prev_link = 0;
<span class="lineNum">    5299 </span><span class="lineCov">          9 :           while (link)</span>
<span class="lineNum">    5300 </span>            :             {
<span class="lineNum">    5301 </span><span class="lineCov">          5 :               next_link = link-&gt;next ();</span>
<span class="lineNum">    5302 </span><span class="lineCov">          5 :               insn = link-&gt;insn ();</span>
<span class="lineNum">    5303 </span><span class="lineCov">          5 :               if (insn &amp;&amp; sched_verbose &gt; 6)</span>
<span class="lineNum">    5304 </span><span class="lineNoCov">          0 :                 print_rtl_single (sched_dump, insn);</span>
<span class="lineNum">    5305 </span>            : 
<span class="lineNum">    5306 </span><span class="lineCov">          5 :               memcpy (temp_state, state, dfa_state_size);</span>
<span class="lineNum">    5307 </span><span class="lineCov">          5 :               if (recog_memoized (insn) &lt; 0)</span>
<span class="lineNum">    5308 </span>            :                 /* non-negative to indicate that it's not ready
<span class="lineNum">    5309 </span>            :                    to avoid infinite Q-&gt;R-&gt;Q-&gt;R... */
<span class="lineNum">    5310 </span>            :                 cost = 0;
<span class="lineNum">    5311 </span>            :               else
<span class="lineNum">    5312 </span><span class="lineCov">          5 :                 cost = state_transition (temp_state, insn);</span>
<span class="lineNum">    5313 </span>            : 
<span class="lineNum">    5314 </span><span class="lineCov">          5 :               if (sched_verbose &gt;= 6)</span>
<span class="lineNum">    5315 </span><span class="lineNoCov">          0 :                 fprintf (sched_dump, &quot;transition cost = %d\n&quot;, cost);</span>
<span class="lineNum">    5316 </span>            : 
<span class="lineNum">    5317 </span><span class="lineCov">          5 :               move_to_ready = false;</span>
<span class="lineNum">    5318 </span><span class="lineCov">          5 :               if (cost &lt; 0)</span>
<span class="lineNum">    5319 </span>            :                 {
<span class="lineNum">    5320 </span><span class="lineCov">          5 :                   move_to_ready = ok_for_early_queue_removal (insn);</span>
<span class="lineNum">    5321 </span><span class="lineCov">          5 :                   if (move_to_ready == true)</span>
<span class="lineNum">    5322 </span>            :                     {
<span class="lineNum">    5323 </span>            :                       /* move from Q to R */
<span class="lineNum">    5324 </span><span class="lineCov">          5 :                       q_size -= 1;</span>
<span class="lineNum">    5325 </span><span class="lineCov">          5 :                       ready_add (ready, insn, false);</span>
<span class="lineNum">    5326 </span>            : 
<span class="lineNum">    5327 </span><span class="lineCov">          5 :                       if (prev_link)</span>
<span class="lineNum">    5328 </span><span class="lineNoCov">          0 :                         XEXP (prev_link, 1) = next_link;</span>
<span class="lineNum">    5329 </span>            :                       else
<span class="lineNum">    5330 </span><span class="lineCov">          5 :                         insn_queue[NEXT_Q_AFTER (q_ptr, stalls)] = next_link;</span>
<span class="lineNum">    5331 </span>            : 
<span class="lineNum">    5332 </span><span class="lineCov">          5 :                       free_INSN_LIST_node (link);</span>
<span class="lineNum">    5333 </span>            : 
<span class="lineNum">    5334 </span><span class="lineCov">          5 :                       if (sched_verbose &gt;= 2)</span>
<span class="lineNum">    5335 </span><span class="lineNoCov">          0 :                         fprintf (sched_dump, &quot;;;\t\tEarly Q--&gt;Ready: insn %s\n&quot;,</span>
<span class="lineNum">    5336 </span><span class="lineNoCov">          0 :                                  (*current_sched_info-&gt;print_insn) (insn, 0));</span>
<span class="lineNum">    5337 </span>            : 
<span class="lineNum">    5338 </span><span class="lineCov">          5 :                       insns_removed++;</span>
<span class="lineNum">    5339 </span><span class="lineCov">          5 :                       if (insns_removed == flag_sched_stalled_insns)</span>
<span class="lineNum">    5340 </span>            :                         /* Remove no more than flag_sched_stalled_insns insns
<span class="lineNum">    5341 </span>            :                            from Q at a time.  */
<span class="lineNum">    5342 </span><span class="lineNoCov">          0 :                         return insns_removed;</span>
<span class="lineNum">    5343 </span>            :                     }
<span class="lineNum">    5344 </span>            :                 }
<span class="lineNum">    5345 </span>            : 
<span class="lineNum">    5346 </span><span class="lineCov">          5 :               if (move_to_ready == false)</span>
<span class="lineNum">    5347 </span><span class="lineNoCov">          0 :                 prev_link = link;</span>
<span class="lineNum">    5348 </span>            : 
<span class="lineNum">    5349 </span>            :               link = next_link;
<span class="lineNum">    5350 </span>            :             } /* while link */
<span class="lineNum">    5351 </span>            :         } /* if link */
<span class="lineNum">    5352 </span>            : 
<span class="lineNum">    5353 </span>            :     } /* for stalls.. */
<span class="lineNum">    5354 </span>            : 
<span class="lineNum">    5355 </span>            :   return insns_removed;
<span class="lineNum">    5356 </span>            : }
<span class="lineNum">    5357 </span>            : 
<span class="lineNum">    5358 </span>            : 
<span class="lineNum">    5359 </span>            : /* Print the ready list for debugging purposes.
<span class="lineNum">    5360 </span>            :    If READY_TRY is non-zero then only print insns that max_issue
<a name="5361"><span class="lineNum">    5361 </span>            :    will consider.  */</a>
<span class="lineNum">    5362 </span>            : static void
<span class="lineNum">    5363 </span><span class="lineCov">        186 : debug_ready_list_1 (struct ready_list *ready, signed char *ready_try)</span>
<span class="lineNum">    5364 </span>            : {
<span class="lineNum">    5365 </span><span class="lineCov">        186 :   rtx_insn **p;</span>
<span class="lineNum">    5366 </span><span class="lineCov">        186 :   int i;</span>
<span class="lineNum">    5367 </span>            : 
<span class="lineNum">    5368 </span><span class="lineCov">        186 :   if (ready-&gt;n_ready == 0)</span>
<span class="lineNum">    5369 </span>            :     {
<span class="lineNum">    5370 </span><span class="lineCov">        186 :       fprintf (sched_dump, &quot;\n&quot;);</span>
<span class="lineNum">    5371 </span><span class="lineCov">        186 :       return;</span>
<span class="lineNum">    5372 </span>            :     }
<span class="lineNum">    5373 </span>            : 
<span class="lineNum">    5374 </span><span class="lineNoCov">          0 :   p = ready_lastpos (ready);</span>
<span class="lineNum">    5375 </span><span class="lineNoCov">          0 :   for (i = 0; i &lt; ready-&gt;n_ready; i++)</span>
<span class="lineNum">    5376 </span>            :     {
<span class="lineNum">    5377 </span><span class="lineNoCov">          0 :       if (ready_try != NULL &amp;&amp; ready_try[ready-&gt;n_ready - i - 1])</span>
<span class="lineNum">    5378 </span>            :         continue;
<span class="lineNum">    5379 </span>            : 
<span class="lineNum">    5380 </span><span class="lineNoCov">          0 :       fprintf (sched_dump, &quot;  %s:%d&quot;,</span>
<span class="lineNum">    5381 </span><span class="lineNoCov">          0 :                (*current_sched_info-&gt;print_insn) (p[i], 0),</span>
<span class="lineNum">    5382 </span><span class="lineNoCov">          0 :                INSN_LUID (p[i]));</span>
<span class="lineNum">    5383 </span><span class="lineNoCov">          0 :       if (sched_pressure != SCHED_PRESSURE_NONE)</span>
<span class="lineNum">    5384 </span><span class="lineNoCov">          0 :         fprintf (sched_dump, &quot;(cost=%d&quot;,</span>
<span class="lineNum">    5385 </span><span class="lineNoCov">          0 :                  INSN_REG_PRESSURE_EXCESS_COST_CHANGE (p[i]));</span>
<span class="lineNum">    5386 </span><span class="lineNoCov">          0 :       fprintf (sched_dump, &quot;:prio=%d&quot;, INSN_PRIORITY (p[i]));</span>
<span class="lineNum">    5387 </span><span class="lineNoCov">          0 :       if (INSN_TICK (p[i]) &gt; clock_var)</span>
<span class="lineNum">    5388 </span><span class="lineNoCov">          0 :         fprintf (sched_dump, &quot;:delay=%d&quot;, INSN_TICK (p[i]) - clock_var);</span>
<span class="lineNum">    5389 </span><span class="lineNoCov">          0 :       if (sched_pressure == SCHED_PRESSURE_MODEL)</span>
<span class="lineNum">    5390 </span><span class="lineNoCov">          0 :         fprintf (sched_dump, &quot;:idx=%d&quot;,</span>
<span class="lineNum">    5391 </span>            :                  model_index (p[i]));
<span class="lineNum">    5392 </span><span class="lineNoCov">          0 :       if (sched_pressure != SCHED_PRESSURE_NONE)</span>
<span class="lineNum">    5393 </span><span class="lineNoCov">          0 :         fprintf (sched_dump, &quot;)&quot;);</span>
<span class="lineNum">    5394 </span>            :     }
<span class="lineNum">    5395 </span><span class="lineNoCov">          0 :   fprintf (sched_dump, &quot;\n&quot;);</span>
<span class="lineNum">    5396 </span>            : }
<span class="lineNum">    5397 </span>            : 
<a name="5398"><span class="lineNum">    5398 </span>            : /* Print the ready list.  Callable from debugger.  */</a>
<span class="lineNum">    5399 </span>            : static void
<span class="lineNum">    5400 </span><span class="lineNoCov">          0 : debug_ready_list (struct ready_list *ready)</span>
<span class="lineNum">    5401 </span>            : {
<span class="lineNum">    5402 </span><span class="lineNoCov">          0 :   debug_ready_list_1 (ready, NULL);</span>
<span class="lineNum">    5403 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    5404 </span>            : 
<span class="lineNum">    5405 </span>            : /* Search INSN for REG_SAVE_NOTE notes and convert them back into insn
<span class="lineNum">    5406 </span>            :    NOTEs.  This is used for NOTE_INSN_EPILOGUE_BEG, so that sched-ebb
<a name="5407"><span class="lineNum">    5407 </span>            :    replaces the epilogue note in the correct basic block.  */</a>
<span class="lineNum">    5408 </span>            : void
<span class="lineNum">    5409 </span><span class="lineCov">   34828433 : reemit_notes (rtx_insn *insn)</span>
<span class="lineNum">    5410 </span>            : {
<span class="lineNum">    5411 </span><span class="lineCov">   34828433 :   rtx note;</span>
<span class="lineNum">    5412 </span><span class="lineCov">   34828433 :   rtx_insn *last = insn;</span>
<span class="lineNum">    5413 </span>            : 
<span class="lineNum">    5414 </span><span class="lineCov">   69240163 :   for (note = REG_NOTES (insn); note; note = XEXP (note, 1))</span>
<span class="lineNum">    5415 </span>            :     {
<span class="lineNum">    5416 </span><span class="lineCov">   34411730 :       if (REG_NOTE_KIND (note) == REG_SAVE_NOTE)</span>
<span class="lineNum">    5417 </span>            :         {
<span class="lineNum">    5418 </span><span class="lineCov">     523667 :           enum insn_note note_type = (enum insn_note) INTVAL (XEXP (note, 0));</span>
<span class="lineNum">    5419 </span>            : 
<span class="lineNum">    5420 </span><span class="lineCov">     523667 :           last = emit_note_before (note_type, last);</span>
<span class="lineNum">    5421 </span><span class="lineCov">     523667 :           remove_note (insn, note);</span>
<span class="lineNum">    5422 </span>            :         }
<span class="lineNum">    5423 </span>            :     }
<span class="lineNum">    5424 </span><span class="lineCov">   34828433 : }</span>
<span class="lineNum">    5425 </span>            : 
<a name="5426"><span class="lineNum">    5426 </span>            : /* Move INSN.  Reemit notes if needed.  Update CFG, if needed.  */</a>
<span class="lineNum">    5427 </span>            : static void
<span class="lineNum">    5428 </span><span class="lineCov">   61427317 : move_insn (rtx_insn *insn, rtx_insn *last, rtx nt)</span>
<span class="lineNum">    5429 </span>            : {
<span class="lineNum">    5430 </span><span class="lineCov">   61427317 :   if (PREV_INSN (insn) != last)</span>
<span class="lineNum">    5431 </span>            :     {
<span class="lineNum">    5432 </span><span class="lineCov">    7119267 :       basic_block bb;</span>
<span class="lineNum">    5433 </span><span class="lineCov">    7119267 :       rtx_insn *note;</span>
<span class="lineNum">    5434 </span><span class="lineCov">    7119267 :       int jump_p = 0;</span>
<span class="lineNum">    5435 </span>            : 
<span class="lineNum">    5436 </span><span class="lineCov">    7119267 :       bb = BLOCK_FOR_INSN (insn);</span>
<span class="lineNum">    5437 </span>            : 
<span class="lineNum">    5438 </span>            :       /* BB_HEAD is either LABEL or NOTE.  */
<span class="lineNum">    5439 </span><span class="lineCov">    7119267 :       gcc_assert (BB_HEAD (bb) != insn);</span>
<span class="lineNum">    5440 </span>            : 
<span class="lineNum">    5441 </span><span class="lineCov">    7119267 :       if (BB_END (bb) == insn)</span>
<span class="lineNum">    5442 </span>            :         /* If this is last instruction in BB, move end marker one
<span class="lineNum">    5443 </span>            :            instruction up.  */
<span class="lineNum">    5444 </span>            :         {
<span class="lineNum">    5445 </span>            :           /* Jumps are always placed at the end of basic block.  */
<span class="lineNum">    5446 </span><span class="lineCov">     103082 :           jump_p = control_flow_insn_p (insn);</span>
<span class="lineNum">    5447 </span>            : 
<span class="lineNum">    5448 </span><span class="lineCov">     103082 :           gcc_assert (!jump_p</span>
<span class="lineNum">    5449 </span>            :                       || ((common_sched_info-&gt;sched_pass_id == SCHED_RGN_PASS)
<span class="lineNum">    5450 </span>            :                           &amp;&amp; IS_SPECULATION_BRANCHY_CHECK_P (insn))
<span class="lineNum">    5451 </span>            :                       || (common_sched_info-&gt;sched_pass_id
<span class="lineNum">    5452 </span>            :                           == SCHED_EBB_PASS));
<span class="lineNum">    5453 </span>            : 
<span class="lineNum">    5454 </span><span class="lineCov">     103082 :           gcc_assert (BLOCK_FOR_INSN (PREV_INSN (insn)) == bb);</span>
<span class="lineNum">    5455 </span>            : 
<span class="lineNum">    5456 </span><span class="lineCov">     206164 :           BB_END (bb) = PREV_INSN (insn);</span>
<span class="lineNum">    5457 </span>            :         }
<span class="lineNum">    5458 </span>            : 
<span class="lineNum">    5459 </span><span class="lineCov">    7119267 :       gcc_assert (BB_END (bb) != last);</span>
<span class="lineNum">    5460 </span>            : 
<span class="lineNum">    5461 </span><span class="lineCov">    7119267 :       if (jump_p)</span>
<span class="lineNum">    5462 </span>            :         /* We move the block note along with jump.  */
<span class="lineNum">    5463 </span>            :         {
<span class="lineNum">    5464 </span><span class="lineNoCov">          0 :           gcc_assert (nt);</span>
<span class="lineNum">    5465 </span>            : 
<span class="lineNum">    5466 </span><span class="lineNoCov">          0 :           note = NEXT_INSN (insn);</span>
<span class="lineNum">    5467 </span><span class="lineNoCov">          0 :           while (NOTE_NOT_BB_P (note) &amp;&amp; note != nt)</span>
<span class="lineNum">    5468 </span><span class="lineNoCov">          0 :             note = NEXT_INSN (note);</span>
<span class="lineNum">    5469 </span>            : 
<span class="lineNum">    5470 </span><span class="lineNoCov">          0 :           if (note != nt</span>
<span class="lineNum">    5471 </span><span class="lineNoCov">          0 :               &amp;&amp; (LABEL_P (note)</span>
<span class="lineNum">    5472 </span><span class="lineNoCov">          0 :                   || BARRIER_P (note)))</span>
<span class="lineNum">    5473 </span><span class="lineNoCov">          0 :             note = NEXT_INSN (note);</span>
<span class="lineNum">    5474 </span>            : 
<span class="lineNum">    5475 </span><span class="lineNoCov">          0 :           gcc_assert (NOTE_INSN_BASIC_BLOCK_P (note));</span>
<span class="lineNum">    5476 </span>            :         }
<span class="lineNum">    5477 </span>            :       else
<span class="lineNum">    5478 </span>            :         note = insn;
<span class="lineNum">    5479 </span>            : 
<span class="lineNum">    5480 </span><span class="lineCov">    7119267 :       SET_NEXT_INSN (PREV_INSN (insn)) = NEXT_INSN (note);</span>
<span class="lineNum">    5481 </span><span class="lineCov">    7119267 :       SET_PREV_INSN (NEXT_INSN (note)) = PREV_INSN (insn);</span>
<span class="lineNum">    5482 </span>            : 
<span class="lineNum">    5483 </span><span class="lineCov">   14238534 :       SET_NEXT_INSN (note) = NEXT_INSN (last);</span>
<span class="lineNum">    5484 </span><span class="lineCov">    7119267 :       SET_PREV_INSN (NEXT_INSN (last)) = note;</span>
<span class="lineNum">    5485 </span>            : 
<span class="lineNum">    5486 </span><span class="lineCov">    7119267 :       SET_NEXT_INSN (last) = insn;</span>
<span class="lineNum">    5487 </span><span class="lineCov">    7119267 :       SET_PREV_INSN (insn) = last;</span>
<span class="lineNum">    5488 </span>            : 
<span class="lineNum">    5489 </span><span class="lineCov">    7119267 :       bb = BLOCK_FOR_INSN (last);</span>
<span class="lineNum">    5490 </span>            : 
<span class="lineNum">    5491 </span><span class="lineCov">    7119267 :       if (jump_p)</span>
<span class="lineNum">    5492 </span>            :         {
<span class="lineNum">    5493 </span><span class="lineNoCov">          0 :           fix_jump_move (insn);</span>
<span class="lineNum">    5494 </span>            : 
<span class="lineNum">    5495 </span><span class="lineNoCov">          0 :           if (BLOCK_FOR_INSN (insn) != bb)</span>
<span class="lineNum">    5496 </span><span class="lineNoCov">          0 :             move_block_after_check (insn);</span>
<span class="lineNum">    5497 </span>            : 
<span class="lineNum">    5498 </span><span class="lineNoCov">          0 :           gcc_assert (BB_END (bb) == last);</span>
<span class="lineNum">    5499 </span>            :         }
<span class="lineNum">    5500 </span>            : 
<span class="lineNum">    5501 </span><span class="lineCov">    7119267 :       df_insn_change_bb (insn, bb);</span>
<span class="lineNum">    5502 </span>            : 
<span class="lineNum">    5503 </span>            :       /* Update BB_END, if needed.  */
<span class="lineNum">    5504 </span><span class="lineCov">    7119267 :       if (BB_END (bb) == last)</span>
<span class="lineNum">    5505 </span><span class="lineNoCov">          0 :         BB_END (bb) = insn;</span>
<span class="lineNum">    5506 </span>            :     }
<span class="lineNum">    5507 </span>            : 
<span class="lineNum">    5508 </span><span class="lineCov">   61427317 :   SCHED_GROUP_P (insn) = 0;</span>
<span class="lineNum">    5509 </span><span class="lineCov">   61427317 : }</span>
<span class="lineNum">    5510 </span>            : 
<a name="5511"><span class="lineNum">    5511 </span>            : /* Return true if scheduling INSN will finish current clock cycle.  */</a>
<span class="lineNum">    5512 </span>            : static bool
<span class="lineNum">    5513 </span><span class="lineCov">   60399570 : insn_finishes_cycle_p (rtx_insn *insn)</span>
<span class="lineNum">    5514 </span>            : {
<span class="lineNum">    5515 </span><span class="lineCov">   60399570 :   if (SCHED_GROUP_P (insn))</span>
<span class="lineNum">    5516 </span>            :     /* After issuing INSN, rest of the sched_group will be forced to issue
<span class="lineNum">    5517 </span>            :        in order.  Don't make any plans for the rest of cycle.  */
<span class="lineNum">    5518 </span>            :     return true;
<span class="lineNum">    5519 </span>            : 
<span class="lineNum">    5520 </span>            :   /* Finishing the block will, apparently, finish the cycle.  */
<span class="lineNum">    5521 </span><span class="lineCov">   60399349 :   if (current_sched_info-&gt;insn_finishes_block_p</span>
<span class="lineNum">    5522 </span><span class="lineCov">   60399349 :       &amp;&amp; current_sched_info-&gt;insn_finishes_block_p (insn))</span>
<span class="lineNum">    5523 </span><span class="lineCov">    3439269 :     return true;</span>
<span class="lineNum">    5524 </span>            : 
<span class="lineNum">    5525 </span>            :   return false;
<span class="lineNum">    5526 </span>            : }
<span class="lineNum">    5527 </span>            : 
<span class="lineNum">    5528 </span>            : /* Helper for autopref_multipass_init.  Given a SET in PAT and whether
<span class="lineNum">    5529 </span>            :    we're expecting a memory WRITE or not, check that the insn is relevant to
<span class="lineNum">    5530 </span>            :    the autoprefetcher modelling code.  Return true iff that is the case.
<span class="lineNum">    5531 </span>            :    If it is relevant, record the base register of the memory op in BASE and
<span class="lineNum">    5532 </span>            :    the offset in OFFSET.  */
<a name="5533"><span class="lineNum">    5533 </span>            : </a>
<span class="lineNum">    5534 </span>            : static bool
<span class="lineNum">    5535 </span><span class="lineCov">        674 : analyze_set_insn_for_autopref (rtx pat, bool write, rtx *base, int *offset)</span>
<span class="lineNum">    5536 </span>            : {
<span class="lineNum">    5537 </span><span class="lineCov">        674 :   if (GET_CODE (pat) != SET)</span>
<span class="lineNum">    5538 </span>            :     return false;
<span class="lineNum">    5539 </span>            : 
<span class="lineNum">    5540 </span><span class="lineCov">        674 :   rtx mem = write ? SET_DEST (pat) : SET_SRC (pat);</span>
<span class="lineNum">    5541 </span><span class="lineCov">        674 :   if (!MEM_P (mem))</span>
<span class="lineNum">    5542 </span>            :     return false;
<span class="lineNum">    5543 </span>            : 
<span class="lineNum">    5544 </span><span class="lineCov">        122 :   struct address_info info;</span>
<span class="lineNum">    5545 </span><span class="lineCov">        122 :   decompose_mem_address (&amp;info, mem);</span>
<span class="lineNum">    5546 </span>            : 
<span class="lineNum">    5547 </span>            :   /* TODO: Currently only (base+const) addressing is supported.  */
<span class="lineNum">    5548 </span><span class="lineCov">        122 :   if (info.base == NULL || !REG_P (*info.base)</span>
<span class="lineNum">    5549 </span><span class="lineCov">        122 :       || (info.disp != NULL &amp;&amp; !CONST_INT_P (*info.disp)))</span>
<span class="lineNum">    5550 </span>            :     return false;
<span class="lineNum">    5551 </span>            : 
<span class="lineNum">    5552 </span><span class="lineCov">        122 :   *base = *info.base;</span>
<span class="lineNum">    5553 </span><span class="lineCov">        122 :   *offset = info.disp ? INTVAL (*info.disp) : 0;</span>
<span class="lineNum">    5554 </span><span class="lineCov">        122 :   return true;</span>
<span class="lineNum">    5555 </span>            : }
<span class="lineNum">    5556 </span>            : 
<span class="lineNum">    5557 </span>            : /* Functions to model cache auto-prefetcher.
<span class="lineNum">    5558 </span>            : 
<span class="lineNum">    5559 </span>            :    Some of the CPUs have cache auto-prefetcher, which /seems/ to initiate
<span class="lineNum">    5560 </span>            :    memory prefetches if it sees instructions with consequitive memory accesses
<span class="lineNum">    5561 </span>            :    in the instruction stream.  Details of such hardware units are not published,
<span class="lineNum">    5562 </span>            :    so we can only guess what exactly is going on there.
<span class="lineNum">    5563 </span>            :    In the scheduler, we model abstract auto-prefetcher.  If there are memory
<span class="lineNum">    5564 </span>            :    insns in the ready list (or the queue) that have same memory base, but
<span class="lineNum">    5565 </span>            :    different offsets, then we delay the insns with larger offsets until insns
<span class="lineNum">    5566 </span>            :    with smaller offsets get scheduled.  If PARAM_SCHED_AUTOPREF_QUEUE_DEPTH
<span class="lineNum">    5567 </span>            :    is &quot;1&quot;, then we look at the ready list; if it is N&gt;1, then we also look
<span class="lineNum">    5568 </span>            :    through N-1 queue entries.
<span class="lineNum">    5569 </span>            :    If the param is N&gt;=0, then rank_for_schedule will consider auto-prefetching
<span class="lineNum">    5570 </span>            :    among its heuristics.
<span class="lineNum">    5571 </span>            :    Param value of &quot;-1&quot; disables modelling of the auto-prefetcher.  */
<span class="lineNum">    5572 </span>            : 
<a name="5573"><span class="lineNum">    5573 </span>            : /* Initialize autoprefetcher model data for INSN.  */</a>
<span class="lineNum">    5574 </span>            : static void
<span class="lineNum">    5575 </span><span class="lineCov">        676 : autopref_multipass_init (const rtx_insn *insn, int write)</span>
<span class="lineNum">    5576 </span>            : {
<span class="lineNum">    5577 </span><span class="lineCov">        676 :   autopref_multipass_data_t data = &amp;INSN_AUTOPREF_MULTIPASS_DATA (insn)[write];</span>
<span class="lineNum">    5578 </span>            : 
<span class="lineNum">    5579 </span><span class="lineCov">        676 :   gcc_assert (data-&gt;status == AUTOPREF_MULTIPASS_DATA_UNINITIALIZED);</span>
<span class="lineNum">    5580 </span><span class="lineCov">        676 :   data-&gt;base = NULL_RTX;</span>
<span class="lineNum">    5581 </span><span class="lineCov">        676 :   data-&gt;offset = 0;</span>
<span class="lineNum">    5582 </span>            :   /* Set insn entry initialized, but not relevant for auto-prefetcher.  */
<span class="lineNum">    5583 </span><span class="lineCov">        676 :   data-&gt;status = AUTOPREF_MULTIPASS_DATA_IRRELEVANT;</span>
<span class="lineNum">    5584 </span>            : 
<span class="lineNum">    5585 </span><span class="lineCov">        676 :   rtx pat = PATTERN (insn);</span>
<span class="lineNum">    5586 </span>            : 
<span class="lineNum">    5587 </span>            :   /* We have a multi-set insn like a load-multiple or store-multiple.
<span class="lineNum">    5588 </span>            :      We care about these as long as all the memory ops inside the PARALLEL
<span class="lineNum">    5589 </span>            :      have the same base register.  We care about the minimum and maximum
<span class="lineNum">    5590 </span>            :      offsets from that base but don't check for the order of those offsets
<span class="lineNum">    5591 </span>            :      within the PARALLEL insn itself.  */
<span class="lineNum">    5592 </span><span class="lineCov">        676 :   if (GET_CODE (pat) == PARALLEL)</span>
<span class="lineNum">    5593 </span>            :     {
<span class="lineNum">    5594 </span><span class="lineCov">        126 :       int n_elems = XVECLEN (pat, 0);</span>
<span class="lineNum">    5595 </span>            : 
<span class="lineNum">    5596 </span><span class="lineCov">        126 :       int i, offset;</span>
<span class="lineNum">    5597 </span><span class="lineCov">        126 :       rtx base, prev_base = NULL_RTX;</span>
<span class="lineNum">    5598 </span><span class="lineCov">        126 :       int min_offset = INT_MAX;</span>
<span class="lineNum">    5599 </span>            : 
<span class="lineNum">    5600 </span><span class="lineCov">        129 :       for (i = 0; i &lt; n_elems; i++)</span>
<span class="lineNum">    5601 </span>            :         {
<span class="lineNum">    5602 </span><span class="lineCov">        129 :           rtx set = XVECEXP (pat, 0, i);</span>
<span class="lineNum">    5603 </span><span class="lineCov">        129 :           if (GET_CODE (set) != SET)</span>
<span class="lineNum">    5604 </span>            :             return;
<span class="lineNum">    5605 </span>            : 
<span class="lineNum">    5606 </span><span class="lineCov">        126 :           if (!analyze_set_insn_for_autopref (set, write, &amp;base, &amp;offset))</span>
<span class="lineNum">    5607 </span>            :             return;
<span class="lineNum">    5608 </span>            : 
<span class="lineNum">    5609 </span>            :           /* Ensure that all memory operations in the PARALLEL use the same
<span class="lineNum">    5610 </span>            :              base register.  */
<span class="lineNum">    5611 </span><span class="lineCov">          3 :           if (i &gt; 0 &amp;&amp; REGNO (base) != REGNO (prev_base))</span>
<span class="lineNum">    5612 </span>            :             return;
<span class="lineNum">    5613 </span><span class="lineCov">          3 :           prev_base = base;</span>
<span class="lineNum">    5614 </span><span class="lineCov">          6 :           min_offset = MIN (min_offset, offset);</span>
<span class="lineNum">    5615 </span>            :         }
<span class="lineNum">    5616 </span>            : 
<span class="lineNum">    5617 </span>            :       /* If we reached here then we have a valid PARALLEL of multiple memory ops
<span class="lineNum">    5618 </span>            :          with prev_base as the base and min_offset containing the offset.  */
<span class="lineNum">    5619 </span><span class="lineNoCov">          0 :       gcc_assert (prev_base);</span>
<span class="lineNum">    5620 </span><span class="lineNoCov">          0 :       data-&gt;base = prev_base;</span>
<span class="lineNum">    5621 </span><span class="lineNoCov">          0 :       data-&gt;offset = min_offset;</span>
<span class="lineNum">    5622 </span><span class="lineNoCov">          0 :       data-&gt;status = AUTOPREF_MULTIPASS_DATA_NORMAL;</span>
<span class="lineNum">    5623 </span><span class="lineNoCov">          0 :       return;</span>
<span class="lineNum">    5624 </span>            :     }
<span class="lineNum">    5625 </span>            : 
<span class="lineNum">    5626 </span>            :   /* Otherwise this is a single set memory operation.  */
<span class="lineNum">    5627 </span><span class="lineCov">        550 :   rtx set = single_set (insn);</span>
<span class="lineNum">    5628 </span><span class="lineCov">        550 :   if (set == NULL_RTX)</span>
<span class="lineNum">    5629 </span>            :     return;
<span class="lineNum">    5630 </span>            : 
<span class="lineNum">    5631 </span><span class="lineCov">        548 :   if (!analyze_set_insn_for_autopref (set, write, &amp;data-&gt;base,</span>
<span class="lineNum">    5632 </span>            :                                        &amp;data-&gt;offset))
<span class="lineNum">    5633 </span>            :     return;
<span class="lineNum">    5634 </span>            : 
<span class="lineNum">    5635 </span>            :   /* This insn is relevant for the auto-prefetcher.
<span class="lineNum">    5636 </span>            :      The base and offset fields will have been filled in the
<span class="lineNum">    5637 </span>            :      analyze_set_insn_for_autopref call above.  */
<span class="lineNum">    5638 </span><span class="lineCov">        119 :   data-&gt;status = AUTOPREF_MULTIPASS_DATA_NORMAL;</span>
<span class="lineNum">    5639 </span>            : }
<span class="lineNum">    5640 </span>            : 
<a name="5641"><span class="lineNum">    5641 </span>            : /* Helper function for rank_for_schedule sorting.  */</a>
<span class="lineNum">    5642 </span>            : static int
<span class="lineNum">    5643 </span><span class="lineCov">       1342 : autopref_rank_for_schedule (const rtx_insn *insn1, const rtx_insn *insn2)</span>
<span class="lineNum">    5644 </span>            : {
<span class="lineNum">    5645 </span><span class="lineCov">       1342 :   int r = 0;</span>
<span class="lineNum">    5646 </span><span class="lineCov">       3837 :   for (int write = 0; write &lt; 2 &amp;&amp; !r; ++write)</span>
<span class="lineNum">    5647 </span>            :     {
<span class="lineNum">    5648 </span><span class="lineCov">       2495 :       autopref_multipass_data_t data1</span>
<span class="lineNum">    5649 </span><span class="lineCov">       2495 :         = &amp;INSN_AUTOPREF_MULTIPASS_DATA (insn1)[write];</span>
<span class="lineNum">    5650 </span><span class="lineCov">       2495 :       autopref_multipass_data_t data2</span>
<span class="lineNum">    5651 </span><span class="lineCov">       2495 :         = &amp;INSN_AUTOPREF_MULTIPASS_DATA (insn2)[write];</span>
<span class="lineNum">    5652 </span>            : 
<span class="lineNum">    5653 </span><span class="lineCov">       2495 :       if (data1-&gt;status == AUTOPREF_MULTIPASS_DATA_UNINITIALIZED)</span>
<span class="lineNum">    5654 </span><span class="lineCov">        323 :         autopref_multipass_init (insn1, write);</span>
<span class="lineNum">    5655 </span>            : 
<span class="lineNum">    5656 </span><span class="lineCov">       2495 :       if (data2-&gt;status == AUTOPREF_MULTIPASS_DATA_UNINITIALIZED)</span>
<span class="lineNum">    5657 </span><span class="lineCov">        353 :         autopref_multipass_init (insn2, write);</span>
<span class="lineNum">    5658 </span>            : 
<span class="lineNum">    5659 </span><span class="lineCov">       2495 :       int irrel1 = data1-&gt;status == AUTOPREF_MULTIPASS_DATA_IRRELEVANT;</span>
<span class="lineNum">    5660 </span><span class="lineCov">       2495 :       int irrel2 = data2-&gt;status == AUTOPREF_MULTIPASS_DATA_IRRELEVANT;</span>
<span class="lineNum">    5661 </span>            : 
<span class="lineNum">    5662 </span><span class="lineCov">       2495 :       if (!irrel1 &amp;&amp; !irrel2)</span>
<span class="lineNum">    5663 </span><span class="lineCov">        631 :         r = data1-&gt;offset - data2-&gt;offset;</span>
<span class="lineNum">    5664 </span>            :       else
<span class="lineNum">    5665 </span><span class="lineCov">       1864 :         r = irrel2 - irrel1;</span>
<span class="lineNum">    5666 </span>            :     }
<span class="lineNum">    5667 </span>            : 
<span class="lineNum">    5668 </span><span class="lineCov">       1342 :   return r;</span>
<span class="lineNum">    5669 </span>            : }
<span class="lineNum">    5670 </span>            : 
<span class="lineNum">    5671 </span>            : /* True if header of debug dump was printed.  */
<span class="lineNum">    5672 </span>            : static bool autopref_multipass_dfa_lookahead_guard_started_dump_p;
<span class="lineNum">    5673 </span>            : 
<span class="lineNum">    5674 </span>            : /* Helper for autopref_multipass_dfa_lookahead_guard.
<a name="5675"><span class="lineNum">    5675 </span>            :    Return &quot;1&quot; if INSN1 should be delayed in favor of INSN2.  */</a>
<span class="lineNum">    5676 </span>            : static int
<span class="lineNum">    5677 </span><span class="lineNoCov">          0 : autopref_multipass_dfa_lookahead_guard_1 (const rtx_insn *insn1,</span>
<span class="lineNum">    5678 </span>            :                                           const rtx_insn *insn2, int write)
<span class="lineNum">    5679 </span>            : {
<span class="lineNum">    5680 </span><span class="lineNoCov">          0 :   autopref_multipass_data_t data1</span>
<span class="lineNum">    5681 </span><span class="lineNoCov">          0 :     = &amp;INSN_AUTOPREF_MULTIPASS_DATA (insn1)[write];</span>
<span class="lineNum">    5682 </span><span class="lineNoCov">          0 :   autopref_multipass_data_t data2</span>
<span class="lineNum">    5683 </span><span class="lineNoCov">          0 :     = &amp;INSN_AUTOPREF_MULTIPASS_DATA (insn2)[write];</span>
<span class="lineNum">    5684 </span>            : 
<span class="lineNum">    5685 </span><span class="lineNoCov">          0 :   if (data2-&gt;status == AUTOPREF_MULTIPASS_DATA_UNINITIALIZED)</span>
<span class="lineNum">    5686 </span><span class="lineNoCov">          0 :     autopref_multipass_init (insn2, write);</span>
<span class="lineNum">    5687 </span><span class="lineNoCov">          0 :   if (data2-&gt;status == AUTOPREF_MULTIPASS_DATA_IRRELEVANT)</span>
<span class="lineNum">    5688 </span>            :     return 0;
<span class="lineNum">    5689 </span>            : 
<span class="lineNum">    5690 </span><span class="lineNoCov">          0 :   if (rtx_equal_p (data1-&gt;base, data2-&gt;base)</span>
<span class="lineNum">    5691 </span><span class="lineNoCov">          0 :       &amp;&amp; data1-&gt;offset &gt; data2-&gt;offset)</span>
<span class="lineNum">    5692 </span>            :     {
<span class="lineNum">    5693 </span><span class="lineNoCov">          0 :       if (sched_verbose &gt;= 2)</span>
<span class="lineNum">    5694 </span>            :         {
<span class="lineNum">    5695 </span><span class="lineNoCov">          0 :           if (!autopref_multipass_dfa_lookahead_guard_started_dump_p)</span>
<span class="lineNum">    5696 </span>            :             {
<span class="lineNum">    5697 </span><span class="lineNoCov">          0 :               fprintf (sched_dump,</span>
<span class="lineNum">    5698 </span>            :                        &quot;;;\t\tnot trying in max_issue due to autoprefetch &quot;
<span class="lineNum">    5699 </span>            :                        &quot;model: &quot;);
<span class="lineNum">    5700 </span><span class="lineNoCov">          0 :               autopref_multipass_dfa_lookahead_guard_started_dump_p = true;</span>
<span class="lineNum">    5701 </span>            :             }
<span class="lineNum">    5702 </span>            : 
<span class="lineNum">    5703 </span><span class="lineNoCov">          0 :           fprintf (sched_dump, &quot; %d(%d)&quot;, INSN_UID (insn1), INSN_UID (insn2));</span>
<span class="lineNum">    5704 </span>            :         }
<span class="lineNum">    5705 </span>            : 
<span class="lineNum">    5706 </span><span class="lineNoCov">          0 :       return 1;</span>
<span class="lineNum">    5707 </span>            :     }
<span class="lineNum">    5708 </span>            : 
<span class="lineNum">    5709 </span>            :   return 0;
<span class="lineNum">    5710 </span>            : }
<span class="lineNum">    5711 </span>            : 
<span class="lineNum">    5712 </span>            : /* General note:
<span class="lineNum">    5713 </span>            : 
<span class="lineNum">    5714 </span>            :    We could have also hooked autoprefetcher model into
<span class="lineNum">    5715 </span>            :    first_cycle_multipass_backtrack / first_cycle_multipass_issue hooks
<span class="lineNum">    5716 </span>            :    to enable intelligent selection of &quot;[r1+0]=r2; [r1+4]=r3&quot; on the same cycle
<span class="lineNum">    5717 </span>            :    (e.g., once &quot;[r1+0]=r2&quot; is issued in max_issue(), &quot;[r1+4]=r3&quot; gets
<span class="lineNum">    5718 </span>            :    unblocked).  We don't bother about this yet because target of interest
<span class="lineNum">    5719 </span>            :    (ARM Cortex-A15) can issue only 1 memory operation per cycle.  */
<span class="lineNum">    5720 </span>            : 
<span class="lineNum">    5721 </span>            : /* Implementation of first_cycle_multipass_dfa_lookahead_guard hook.
<span class="lineNum">    5722 </span>            :    Return &quot;1&quot; if INSN1 should not be considered in max_issue due to
<a name="5723"><span class="lineNum">    5723 </span>            :    auto-prefetcher considerations.  */</a>
<span class="lineNum">    5724 </span>            : int
<span class="lineNum">    5725 </span><span class="lineNoCov">          0 : autopref_multipass_dfa_lookahead_guard (rtx_insn *insn1, int ready_index)</span>
<span class="lineNum">    5726 </span>            : {
<span class="lineNum">    5727 </span><span class="lineNoCov">          0 :   int r = 0;</span>
<span class="lineNum">    5728 </span>            : 
<span class="lineNum">    5729 </span>            :   /* Exit early if the param forbids this or if we're not entering here through
<span class="lineNum">    5730 </span>            :      normal haifa scheduling.  This can happen if selective scheduling is
<span class="lineNum">    5731 </span>            :      explicitly enabled.  */
<span class="lineNum">    5732 </span><span class="lineNoCov">          0 :   if (!insn_queue || PARAM_VALUE (PARAM_SCHED_AUTOPREF_QUEUE_DEPTH) &lt;= 0)</span>
<span class="lineNum">    5733 </span>            :     return 0;
<span class="lineNum">    5734 </span>            : 
<span class="lineNum">    5735 </span><span class="lineNoCov">          0 :   if (sched_verbose &gt;= 2 &amp;&amp; ready_index == 0)</span>
<span class="lineNum">    5736 </span><span class="lineNoCov">          0 :     autopref_multipass_dfa_lookahead_guard_started_dump_p = false;</span>
<span class="lineNum">    5737 </span>            : 
<span class="lineNum">    5738 </span><span class="lineNoCov">          0 :   for (int write = 0; write &lt; 2; ++write)</span>
<span class="lineNum">    5739 </span>            :     {
<span class="lineNum">    5740 </span><span class="lineNoCov">          0 :       autopref_multipass_data_t data1</span>
<span class="lineNum">    5741 </span><span class="lineNoCov">          0 :         = &amp;INSN_AUTOPREF_MULTIPASS_DATA (insn1)[write];</span>
<span class="lineNum">    5742 </span>            : 
<span class="lineNum">    5743 </span><span class="lineNoCov">          0 :       if (data1-&gt;status == AUTOPREF_MULTIPASS_DATA_UNINITIALIZED)</span>
<span class="lineNum">    5744 </span><span class="lineNoCov">          0 :         autopref_multipass_init (insn1, write);</span>
<span class="lineNum">    5745 </span><span class="lineNoCov">          0 :       if (data1-&gt;status == AUTOPREF_MULTIPASS_DATA_IRRELEVANT)</span>
<span class="lineNum">    5746 </span>            :         continue;
<span class="lineNum">    5747 </span>            : 
<span class="lineNum">    5748 </span><span class="lineNoCov">          0 :       if (ready_index == 0</span>
<span class="lineNum">    5749 </span><span class="lineNoCov">          0 :           &amp;&amp; data1-&gt;status == AUTOPREF_MULTIPASS_DATA_DONT_DELAY)</span>
<span class="lineNum">    5750 </span>            :         /* We allow only a single delay on priviledged instructions.
<span class="lineNum">    5751 </span>            :            Doing otherwise would cause infinite loop.  */
<span class="lineNum">    5752 </span>            :         {
<span class="lineNum">    5753 </span><span class="lineNoCov">          0 :           if (sched_verbose &gt;= 2)</span>
<span class="lineNum">    5754 </span>            :             {
<span class="lineNum">    5755 </span><span class="lineNoCov">          0 :               if (!autopref_multipass_dfa_lookahead_guard_started_dump_p)</span>
<span class="lineNum">    5756 </span>            :                 {
<span class="lineNum">    5757 </span><span class="lineNoCov">          0 :                   fprintf (sched_dump,</span>
<span class="lineNum">    5758 </span>            :                            &quot;;;\t\tnot trying in max_issue due to autoprefetch &quot;
<span class="lineNum">    5759 </span>            :                            &quot;model: &quot;);
<span class="lineNum">    5760 </span><span class="lineNoCov">          0 :                   autopref_multipass_dfa_lookahead_guard_started_dump_p = true;</span>
<span class="lineNum">    5761 </span>            :                 }
<span class="lineNum">    5762 </span>            : 
<span class="lineNum">    5763 </span><span class="lineNoCov">          0 :               fprintf (sched_dump, &quot; *%d*&quot;, INSN_UID (insn1));</span>
<span class="lineNum">    5764 </span>            :             }
<span class="lineNum">    5765 </span><span class="lineNoCov">          0 :           continue;</span>
<span class="lineNum">    5766 </span>            :         }
<span class="lineNum">    5767 </span>            : 
<span class="lineNum">    5768 </span><span class="lineNoCov">          0 :       for (int i2 = 0; i2 &lt; ready.n_ready; ++i2)</span>
<span class="lineNum">    5769 </span>            :         {
<span class="lineNum">    5770 </span><span class="lineNoCov">          0 :           rtx_insn *insn2 = get_ready_element (i2);</span>
<span class="lineNum">    5771 </span><span class="lineNoCov">          0 :           if (insn1 == insn2)</span>
<span class="lineNum">    5772 </span>            :             continue;
<span class="lineNum">    5773 </span><span class="lineNoCov">          0 :           r = autopref_multipass_dfa_lookahead_guard_1 (insn1, insn2, write);</span>
<span class="lineNum">    5774 </span><span class="lineNoCov">          0 :           if (r)</span>
<span class="lineNum">    5775 </span>            :             {
<span class="lineNum">    5776 </span><span class="lineNoCov">          0 :               if (ready_index == 0)</span>
<span class="lineNum">    5777 </span>            :                 {
<span class="lineNum">    5778 </span><span class="lineNoCov">          0 :                   r = -1;</span>
<span class="lineNum">    5779 </span><span class="lineNoCov">          0 :                   data1-&gt;status = AUTOPREF_MULTIPASS_DATA_DONT_DELAY;</span>
<span class="lineNum">    5780 </span>            :                 }
<span class="lineNum">    5781 </span><span class="lineNoCov">          0 :               goto finish;</span>
<span class="lineNum">    5782 </span>            :             }
<span class="lineNum">    5783 </span>            :         }
<span class="lineNum">    5784 </span>            : 
<span class="lineNum">    5785 </span><span class="lineNoCov">          0 :       if (PARAM_VALUE (PARAM_SCHED_AUTOPREF_QUEUE_DEPTH) == 1)</span>
<span class="lineNum">    5786 </span>            :         continue;
<span class="lineNum">    5787 </span>            : 
<span class="lineNum">    5788 </span>            :       /* Everything from the current queue slot should have been moved to
<span class="lineNum">    5789 </span>            :          the ready list.  */
<span class="lineNum">    5790 </span><span class="lineNoCov">          0 :       gcc_assert (insn_queue[NEXT_Q_AFTER (q_ptr, 0)] == NULL_RTX);</span>
<span class="lineNum">    5791 </span>            : 
<span class="lineNum">    5792 </span><span class="lineNoCov">          0 :       int n_stalls = PARAM_VALUE (PARAM_SCHED_AUTOPREF_QUEUE_DEPTH) - 1;</span>
<span class="lineNum">    5793 </span><span class="lineNoCov">          0 :       if (n_stalls &gt; max_insn_queue_index)</span>
<span class="lineNum">    5794 </span><span class="lineNoCov">          0 :         n_stalls = max_insn_queue_index;</span>
<span class="lineNum">    5795 </span>            : 
<span class="lineNum">    5796 </span><span class="lineNoCov">          0 :       for (int stalls = 1; stalls &lt;= n_stalls; ++stalls)</span>
<span class="lineNum">    5797 </span>            :         {
<span class="lineNum">    5798 </span><span class="lineNoCov">          0 :           for (rtx_insn_list *link = insn_queue[NEXT_Q_AFTER (q_ptr, stalls)];</span>
<span class="lineNum">    5799 </span><span class="lineNoCov">          0 :                link != NULL_RTX;</span>
<span class="lineNum">    5800 </span><span class="lineNoCov">          0 :                link = link-&gt;next ())</span>
<span class="lineNum">    5801 </span>            :             {
<span class="lineNum">    5802 </span><span class="lineNoCov">          0 :               rtx_insn *insn2 = link-&gt;insn ();</span>
<span class="lineNum">    5803 </span><span class="lineNoCov">          0 :               r = autopref_multipass_dfa_lookahead_guard_1 (insn1, insn2,</span>
<span class="lineNum">    5804 </span>            :                                                             write);
<span class="lineNum">    5805 </span><span class="lineNoCov">          0 :               if (r)</span>
<span class="lineNum">    5806 </span>            :                 {
<span class="lineNum">    5807 </span>            :                   /* Queue INSN1 until INSN2 can issue.  */
<span class="lineNum">    5808 </span><span class="lineNoCov">          0 :                   r = -stalls;</span>
<span class="lineNum">    5809 </span><span class="lineNoCov">          0 :                   if (ready_index == 0)</span>
<span class="lineNum">    5810 </span><span class="lineNoCov">          0 :                     data1-&gt;status = AUTOPREF_MULTIPASS_DATA_DONT_DELAY;</span>
<span class="lineNum">    5811 </span><span class="lineNoCov">          0 :                   goto finish;</span>
<span class="lineNum">    5812 </span>            :                 }
<span class="lineNum">    5813 </span>            :             }
<span class="lineNum">    5814 </span>            :         }
<span class="lineNum">    5815 </span>            :     }
<span class="lineNum">    5816 </span>            : 
<span class="lineNum">    5817 </span><span class="lineNoCov">          0 :     finish:</span>
<span class="lineNum">    5818 </span><span class="lineNoCov">          0 :   if (sched_verbose &gt;= 2</span>
<span class="lineNum">    5819 </span><span class="lineNoCov">          0 :       &amp;&amp; autopref_multipass_dfa_lookahead_guard_started_dump_p</span>
<span class="lineNum">    5820 </span><span class="lineNoCov">          0 :       &amp;&amp; (ready_index == ready.n_ready - 1 || r &lt; 0))</span>
<span class="lineNum">    5821 </span>            :     /* This does not /always/ trigger.  We don't output EOL if the last
<span class="lineNum">    5822 </span>            :        insn is not recognized (INSN_CODE &lt; 0) and lookahead_guard is not
<span class="lineNum">    5823 </span>            :        called.  We can live with this.  */
<span class="lineNum">    5824 </span><span class="lineNoCov">          0 :     fprintf (sched_dump, &quot;\n&quot;);</span>
<span class="lineNum">    5825 </span>            : 
<span class="lineNum">    5826 </span>            :   return r;
<span class="lineNum">    5827 </span>            : }
<span class="lineNum">    5828 </span>            : 
<span class="lineNum">    5829 </span>            : /* Define type for target data used in multipass scheduling.  */
<span class="lineNum">    5830 </span>            : #ifndef TARGET_SCHED_FIRST_CYCLE_MULTIPASS_DATA_T
<span class="lineNum">    5831 </span>            : # define TARGET_SCHED_FIRST_CYCLE_MULTIPASS_DATA_T int
<span class="lineNum">    5832 </span>            : #endif
<span class="lineNum">    5833 </span>            : typedef TARGET_SCHED_FIRST_CYCLE_MULTIPASS_DATA_T first_cycle_multipass_data_t;
<span class="lineNum">    5834 </span>            : 
<span class="lineNum">    5835 </span>            : /* The following structure describe an entry of the stack of choices.  */
<span class="lineNum">    5836 </span>            : struct choice_entry
<span class="lineNum">    5837 </span>            : {
<span class="lineNum">    5838 </span>            :   /* Ordinal number of the issued insn in the ready queue.  */
<span class="lineNum">    5839 </span>            :   int index;
<span class="lineNum">    5840 </span>            :   /* The number of the rest insns whose issues we should try.  */
<span class="lineNum">    5841 </span>            :   int rest;
<span class="lineNum">    5842 </span>            :   /* The number of issued essential insns.  */
<span class="lineNum">    5843 </span>            :   int n;
<span class="lineNum">    5844 </span>            :   /* State after issuing the insn.  */
<span class="lineNum">    5845 </span>            :   state_t state;
<span class="lineNum">    5846 </span>            :   /* Target-specific data.  */
<span class="lineNum">    5847 </span>            :   first_cycle_multipass_data_t target_data;
<span class="lineNum">    5848 </span>            : };
<span class="lineNum">    5849 </span>            : 
<span class="lineNum">    5850 </span>            : /* The following array is used to implement a stack of choices used in
<span class="lineNum">    5851 </span>            :    function max_issue.  */
<span class="lineNum">    5852 </span>            : static struct choice_entry *choice_stack;
<span class="lineNum">    5853 </span>            : 
<span class="lineNum">    5854 </span>            : /* This holds the value of the target dfa_lookahead hook.  */
<span class="lineNum">    5855 </span>            : int dfa_lookahead;
<span class="lineNum">    5856 </span>            : 
<span class="lineNum">    5857 </span>            : /* The following variable value is maximal number of tries of issuing
<span class="lineNum">    5858 </span>            :    insns for the first cycle multipass insn scheduling.  We define
<span class="lineNum">    5859 </span>            :    this value as constant*(DFA_LOOKAHEAD**ISSUE_RATE).  We would not
<span class="lineNum">    5860 </span>            :    need this constraint if all real insns (with non-negative codes)
<span class="lineNum">    5861 </span>            :    had reservations because in this case the algorithm complexity is
<span class="lineNum">    5862 </span>            :    O(DFA_LOOKAHEAD**ISSUE_RATE).  Unfortunately, the dfa descriptions
<span class="lineNum">    5863 </span>            :    might be incomplete and such insn might occur.  For such
<span class="lineNum">    5864 </span>            :    descriptions, the complexity of algorithm (without the constraint)
<span class="lineNum">    5865 </span>            :    could achieve DFA_LOOKAHEAD ** N , where N is the queue length.  */
<span class="lineNum">    5866 </span>            : static int max_lookahead_tries;
<span class="lineNum">    5867 </span>            : 
<span class="lineNum">    5868 </span>            : /* The following function returns maximal (or close to maximal) number
<span class="lineNum">    5869 </span>            :    of insns which can be issued on the same cycle and one of which
<span class="lineNum">    5870 </span>            :    insns is insns with the best rank (the first insn in READY).  To
<span class="lineNum">    5871 </span>            :    make this function tries different samples of ready insns.  READY
<span class="lineNum">    5872 </span>            :    is current queue `ready'.  Global array READY_TRY reflects what
<span class="lineNum">    5873 </span>            :    insns are already issued in this try.  The function stops immediately,
<span class="lineNum">    5874 </span>            :    if it reached the such a solution, that all instruction can be issued.
<span class="lineNum">    5875 </span>            :    INDEX will contain index of the best insn in READY.  The following
<span class="lineNum">    5876 </span>            :    function is used only for first cycle multipass scheduling.
<span class="lineNum">    5877 </span>            : 
<span class="lineNum">    5878 </span>            :    PRIVILEGED_N &gt;= 0
<span class="lineNum">    5879 </span>            : 
<span class="lineNum">    5880 </span>            :    This function expects recognized insns only.  All USEs,
<a name="5881"><span class="lineNum">    5881 </span>            :    CLOBBERs, etc must be filtered elsewhere.  */</a>
<span class="lineNum">    5882 </span>            : int
<span class="lineNum">    5883 </span><span class="lineCov">   32248640 : max_issue (struct ready_list *ready, int privileged_n, state_t state,</span>
<span class="lineNum">    5884 </span>            :            bool first_cycle_insn_p, int *index)
<span class="lineNum">    5885 </span>            : {
<span class="lineNum">    5886 </span><span class="lineCov">   32248640 :   int n, i, all, n_ready, best, delay, tries_num;</span>
<span class="lineNum">    5887 </span><span class="lineCov">   32248640 :   int more_issue;</span>
<span class="lineNum">    5888 </span><span class="lineCov">   32248640 :   struct choice_entry *top;</span>
<span class="lineNum">    5889 </span><span class="lineCov">   32248640 :   rtx_insn *insn;</span>
<span class="lineNum">    5890 </span>            : 
<span class="lineNum">    5891 </span><span class="lineCov">   32248640 :   if (sched_fusion)</span>
<span class="lineNum">    5892 </span>            :     return 0;
<span class="lineNum">    5893 </span>            : 
<span class="lineNum">    5894 </span><span class="lineCov">   32248640 :   n_ready = ready-&gt;n_ready;</span>
<span class="lineNum">    5895 </span><span class="lineCov">   32248640 :   gcc_assert (dfa_lookahead &gt;= 1 &amp;&amp; privileged_n &gt;= 0</span>
<span class="lineNum">    5896 </span>            :               &amp;&amp; privileged_n &lt;= n_ready);
<span class="lineNum">    5897 </span>            : 
<span class="lineNum">    5898 </span>            :   /* Init MAX_LOOKAHEAD_TRIES.  */
<span class="lineNum">    5899 </span><span class="lineCov">   32248640 :   if (max_lookahead_tries == 0)</span>
<span class="lineNum">    5900 </span>            :     {
<span class="lineNum">    5901 </span><span class="lineCov">     583781 :       max_lookahead_tries = 100;</span>
<span class="lineNum">    5902 </span><span class="lineCov">    2885649 :       for (i = 0; i &lt; issue_rate; i++)</span>
<span class="lineNum">    5903 </span><span class="lineCov">    2301868 :         max_lookahead_tries *= dfa_lookahead;</span>
<span class="lineNum">    5904 </span>            :     }
<span class="lineNum">    5905 </span>            : 
<span class="lineNum">    5906 </span>            :   /* Init max_points.  */
<span class="lineNum">    5907 </span><span class="lineCov">   32248640 :   more_issue = issue_rate - cycle_issued_insns;</span>
<span class="lineNum">    5908 </span><span class="lineCov">   32248640 :   gcc_assert (more_issue &gt;= 0);</span>
<span class="lineNum">    5909 </span>            : 
<span class="lineNum">    5910 </span>            :   /* The number of the issued insns in the best solution.  */
<span class="lineNum">    5911 </span><span class="lineCov">   32248640 :   best = 0;</span>
<span class="lineNum">    5912 </span>            : 
<span class="lineNum">    5913 </span><span class="lineCov">   32248640 :   top = choice_stack;</span>
<span class="lineNum">    5914 </span>            : 
<span class="lineNum">    5915 </span>            :   /* Set initial state of the search.  */
<span class="lineNum">    5916 </span><span class="lineCov">   32248640 :   memcpy (top-&gt;state, state, dfa_state_size);</span>
<span class="lineNum">    5917 </span><span class="lineCov">   32248640 :   top-&gt;rest = dfa_lookahead;</span>
<span class="lineNum">    5918 </span><span class="lineCov">   32248640 :   top-&gt;n = 0;</span>
<span class="lineNum">    5919 </span><span class="lineCov">   32248640 :   if (targetm.sched.first_cycle_multipass_begin)</span>
<span class="lineNum">    5920 </span><span class="lineCov">   32114530 :     targetm.sched.first_cycle_multipass_begin (&amp;top-&gt;target_data,</span>
<span class="lineNum">    5921 </span>            :                                                ready_try, n_ready,
<span class="lineNum">    5922 </span>            :                                                first_cycle_insn_p);
<span class="lineNum">    5923 </span>            : 
<span class="lineNum">    5924 </span>            :   /* Count the number of the insns to search among.  */
<span class="lineNum">    5925 </span><span class="lineCov">   86676184 :   for (all = i = 0; i &lt; n_ready; i++)</span>
<span class="lineNum">    5926 </span><span class="lineCov">   54427544 :     if (!ready_try [i])</span>
<span class="lineNum">    5927 </span><span class="lineCov">   49965208 :       all++;</span>
<span class="lineNum">    5928 </span>            : 
<span class="lineNum">    5929 </span><span class="lineCov">   32248640 :   if (sched_verbose &gt;= 2)</span>
<span class="lineNum">    5930 </span>            :     {
<span class="lineNum">    5931 </span><span class="lineNoCov">          0 :       fprintf (sched_dump, &quot;;;\t\tmax_issue among %d insns:&quot;, all);</span>
<span class="lineNum">    5932 </span><span class="lineNoCov">          0 :       debug_ready_list_1 (ready, ready_try);</span>
<span class="lineNum">    5933 </span>            :     }
<span class="lineNum">    5934 </span>            : 
<span class="lineNum">    5935 </span>            :   /* I is the index of the insn to try next.  */
<span class="lineNum">    5936 </span>            :   i = 0;
<span class="lineNum">    5937 </span>            :   tries_num = 0;
<span class="lineNum">    5938 </span><span class="lineCov">  302277273 :   for (;;)</span>
<span class="lineNum">    5939 </span>            :     {
<span class="lineNum">    5940 </span><span class="lineCov">  874583179 :       if (/* If we've reached a dead end or searched enough of what we have</span>
<span class="lineNum">    5941 </span>            :              been asked...  */
<span class="lineNum">    5942 </span><span class="lineCov">  302277273 :           top-&gt;rest == 0</span>
<span class="lineNum">    5943 </span>            :           /* or have nothing else to try...  */
<span class="lineNum">    5944 </span><span class="lineCov">  299048270 :           || i &gt;= n_ready</span>
<span class="lineNum">    5945 </span>            :           /* or should not issue more.  */
<span class="lineNum">    5946 </span><span class="lineCov">  242498716 :           || top-&gt;n &gt;= more_issue)</span>
<span class="lineNum">    5947 </span>            :         {
<span class="lineNum">    5948 </span>            :           /* ??? (... || i == n_ready).  */
<span class="lineNum">    5949 </span><span class="lineCov">   60848692 :           gcc_assert (i &lt;= n_ready);</span>
<span class="lineNum">    5950 </span>            : 
<span class="lineNum">    5951 </span>            :           /* We should not issue more than issue_rate instructions.  */
<span class="lineNum">    5952 </span><span class="lineCov">   60848692 :           gcc_assert (top-&gt;n &lt;= more_issue);</span>
<span class="lineNum">    5953 </span>            : 
<span class="lineNum">    5954 </span><span class="lineCov">   60848692 :           if (top == choice_stack)</span>
<span class="lineNum">    5955 </span>            :             break;
<span class="lineNum">    5956 </span>            : 
<span class="lineNum">    5957 </span><span class="lineCov">   56047625 :           if (best &lt; top - choice_stack)</span>
<span class="lineNum">    5958 </span>            :             {
<span class="lineNum">    5959 </span><span class="lineCov">   31443297 :               if (privileged_n)</span>
<span class="lineNum">    5960 </span>            :                 {
<span class="lineNum">    5961 </span>            :                   n = privileged_n;
<span class="lineNum">    5962 </span>            :                   /* Try to find issued privileged insn.  */
<span class="lineNum">    5963 </span><span class="lineCov">   31440556 :                   while (n &amp;&amp; !ready_try[--n])</span>
<span class="lineNum">    5964 </span>            :                     ;
<span class="lineNum">    5965 </span>            :                 }
<span class="lineNum">    5966 </span>            : 
<span class="lineNum">    5967 </span><span class="lineCov">   31443297 :               if (/* If all insns are equally good...  */</span>
<span class="lineNum">    5968 </span>            :                   privileged_n == 0
<span class="lineNum">    5969 </span>            :                   /* Or a privileged insn will be issued.  */
<span class="lineNum">    5970 </span><span class="lineCov">   31440031 :                   || ready_try[n])</span>
<span class="lineNum">    5971 </span>            :                 /* Then we have a solution.  */
<span class="lineNum">    5972 </span>            :                 {
<span class="lineNum">    5973 </span><span class="lineCov">   31442772 :                   best = top - choice_stack;</span>
<span class="lineNum">    5974 </span>            :                   /* This is the index of the insn issued first in this
<span class="lineNum">    5975 </span>            :                      solution.  */
<span class="lineNum">    5976 </span><span class="lineCov">   31442772 :                   *index = choice_stack [1].index;</span>
<span class="lineNum">    5977 </span><span class="lineCov">   31442772 :                   if (top-&gt;n == more_issue || best == all)</span>
<span class="lineNum">    5978 </span>            :                     break;
<span class="lineNum">    5979 </span>            :                 }
<span class="lineNum">    5980 </span>            :             }
<span class="lineNum">    5981 </span>            : 
<span class="lineNum">    5982 </span>            :           /* Set ready-list index to point to the last insn
<span class="lineNum">    5983 </span>            :              ('i++' below will advance it to the next insn).  */
<span class="lineNum">    5984 </span><span class="lineCov">   28600052 :           i = top-&gt;index;</span>
<span class="lineNum">    5985 </span>            : 
<span class="lineNum">    5986 </span>            :           /* Backtrack.  */
<span class="lineNum">    5987 </span><span class="lineCov">   28600052 :           ready_try [i] = 0;</span>
<span class="lineNum">    5988 </span>            : 
<span class="lineNum">    5989 </span><span class="lineCov">   28600052 :           if (targetm.sched.first_cycle_multipass_backtrack)</span>
<span class="lineNum">    5990 </span><span class="lineCov">   28587080 :             targetm.sched.first_cycle_multipass_backtrack (&amp;top-&gt;target_data,</span>
<span class="lineNum">    5991 </span>            :                                                            ready_try, n_ready);
<span class="lineNum">    5992 </span>            : 
<span class="lineNum">    5993 </span><span class="lineCov">   28600052 :           top--;</span>
<span class="lineNum">    5994 </span><span class="lineCov">   28600052 :           memcpy (state, top-&gt;state, dfa_state_size);</span>
<span class="lineNum">    5995 </span>            :         }
<span class="lineNum">    5996 </span><span class="lineCov">  241428581 :       else if (!ready_try [i])</span>
<span class="lineNum">    5997 </span>            :         {
<span class="lineNum">    5998 </span><span class="lineCov">   76857374 :           tries_num++;</span>
<span class="lineNum">    5999 </span><span class="lineCov">   76857374 :           if (tries_num &gt; max_lookahead_tries)</span>
<span class="lineNum">    6000 </span>            :             break;
<span class="lineNum">    6001 </span><span class="lineCov">   76857374 :           insn = ready_element (ready, i);</span>
<span class="lineNum">    6002 </span><span class="lineCov">   76857374 :           delay = state_transition (state, insn);</span>
<span class="lineNum">    6003 </span><span class="lineCov">   76857374 :           if (delay &lt; 0)</span>
<span class="lineNum">    6004 </span>            :             {
<span class="lineNum">    6005 </span><span class="lineCov">   60399570 :               if (state_dead_lock_p (state)</span>
<span class="lineNum">    6006 </span><span class="lineCov">   60399570 :                   || insn_finishes_cycle_p (insn))</span>
<span class="lineNum">    6007 </span>            :                 /* We won't issue any more instructions in the next
<span class="lineNum">    6008 </span>            :                    choice_state.  */
<span class="lineNum">    6009 </span><span class="lineCov">    3439490 :                 top-&gt;rest = 0;</span>
<span class="lineNum">    6010 </span>            :               else
<span class="lineNum">    6011 </span><span class="lineCov">   56960080 :                 top-&gt;rest--;</span>
<span class="lineNum">    6012 </span>            : 
<span class="lineNum">    6013 </span><span class="lineCov">   60399570 :               n = top-&gt;n;</span>
<span class="lineNum">    6014 </span><span class="lineCov">   60399570 :               if (memcmp (top-&gt;state, state, dfa_state_size) != 0)</span>
<span class="lineNum">    6015 </span><span class="lineCov">   60196454 :                 n++;</span>
<span class="lineNum">    6016 </span>            : 
<span class="lineNum">    6017 </span>            :               /* Advance to the next choice_entry.  */
<span class="lineNum">    6018 </span><span class="lineCov">   60399570 :               top++;</span>
<span class="lineNum">    6019 </span>            :               /* Initialize it.  */
<span class="lineNum">    6020 </span><span class="lineCov">   60399570 :               top-&gt;rest = dfa_lookahead;</span>
<span class="lineNum">    6021 </span><span class="lineCov">   60399570 :               top-&gt;index = i;</span>
<span class="lineNum">    6022 </span><span class="lineCov">   60399570 :               top-&gt;n = n;</span>
<span class="lineNum">    6023 </span><span class="lineCov">   60399570 :               memcpy (top-&gt;state, state, dfa_state_size);</span>
<span class="lineNum">    6024 </span><span class="lineCov">   60399570 :               ready_try [i] = 1;</span>
<span class="lineNum">    6025 </span>            : 
<span class="lineNum">    6026 </span><span class="lineCov">   60399570 :               if (targetm.sched.first_cycle_multipass_issue)</span>
<span class="lineNum">    6027 </span><span class="lineCov">  120493742 :                 targetm.sched.first_cycle_multipass_issue (&amp;top-&gt;target_data,</span>
<span class="lineNum">    6028 </span>            :                                                            ready_try, n_ready,
<span class="lineNum">    6029 </span>            :                                                            insn,
<span class="lineNum">    6030 </span><span class="lineCov">   60246871 :                                                            &amp;((top - 1)</span>
<span class="lineNum">    6031 </span>            :                                                              -&gt;target_data));
<span class="lineNum">    6032 </span>            : 
<span class="lineNum">    6033 </span>            :               i = -1;
<span class="lineNum">    6034 </span>            :             }
<span class="lineNum">    6035 </span>            :         }
<span class="lineNum">    6036 </span>            : 
<span class="lineNum">    6037 </span>            :       /* Increase ready-list index.  */
<span class="lineNum">    6038 </span><span class="lineCov">  270028633 :       i++;</span>
<span class="lineNum">    6039 </span>            :     }
<span class="lineNum">    6040 </span>            : 
<span class="lineNum">    6041 </span><span class="lineCov">   32248640 :   if (targetm.sched.first_cycle_multipass_end)</span>
<span class="lineNum">    6042 </span><span class="lineCov">   63172508 :     targetm.sched.first_cycle_multipass_end (best != 0</span>
<span class="lineNum">    6043 </span><span class="lineCov">   31057978 :                                              ? &amp;choice_stack[1].target_data</span>
<span class="lineNum">    6044 </span>            :                                              : NULL);
<span class="lineNum">    6045 </span>            : 
<span class="lineNum">    6046 </span>            :   /* Restore the original state of the DFA.  */
<span class="lineNum">    6047 </span><span class="lineCov">   32248640 :   memcpy (state, choice_stack-&gt;state, dfa_state_size);</span>
<span class="lineNum">    6048 </span>            : 
<span class="lineNum">    6049 </span><span class="lineCov">   32248640 :   return best;</span>
<span class="lineNum">    6050 </span>            : }
<span class="lineNum">    6051 </span>            : 
<span class="lineNum">    6052 </span>            : /* The following function chooses insn from READY and modifies
<span class="lineNum">    6053 </span>            :    READY.  The following function is used only for first
<span class="lineNum">    6054 </span>            :    cycle multipass scheduling.
<span class="lineNum">    6055 </span>            :    Return:
<span class="lineNum">    6056 </span>            :    -1 if cycle should be advanced,
<span class="lineNum">    6057 </span>            :    0 if INSN_PTR is set to point to the desirable insn,
<a name="6058"><span class="lineNum">    6058 </span>            :    1 if choose_ready () should be restarted without advancing the cycle.  */</a>
<span class="lineNum">    6059 </span>            : static int
<span class="lineNum">    6060 </span><span class="lineCov">   34826194 : choose_ready (struct ready_list *ready, bool first_cycle_insn_p,</span>
<span class="lineNum">    6061 </span>            :               rtx_insn **insn_ptr)
<span class="lineNum">    6062 </span>            : {
<span class="lineNum">    6063 </span><span class="lineCov">   34826194 :   if (dbg_cnt (sched_insn) == false)</span>
<span class="lineNum">    6064 </span>            :     {
<span class="lineNum">    6065 </span><span class="lineNoCov">          0 :       if (nonscheduled_insns_begin == NULL_RTX)</span>
<span class="lineNum">    6066 </span><span class="lineNoCov">          0 :         nonscheduled_insns_begin = current_sched_info-&gt;prev_head;</span>
<span class="lineNum">    6067 </span>            : 
<span class="lineNum">    6068 </span><span class="lineNoCov">          0 :       rtx_insn *insn = first_nonscheduled_insn ();</span>
<span class="lineNum">    6069 </span>            : 
<span class="lineNum">    6070 </span><span class="lineNoCov">          0 :       if (QUEUE_INDEX (insn) == QUEUE_READY)</span>
<span class="lineNum">    6071 </span>            :         /* INSN is in the ready_list.  */
<span class="lineNum">    6072 </span>            :         {
<span class="lineNum">    6073 </span><span class="lineNoCov">          0 :           ready_remove_insn (insn);</span>
<span class="lineNum">    6074 </span><span class="lineNoCov">          0 :           *insn_ptr = insn;</span>
<span class="lineNum">    6075 </span><span class="lineNoCov">          0 :           return 0;</span>
<span class="lineNum">    6076 </span>            :         }
<span class="lineNum">    6077 </span>            : 
<span class="lineNum">    6078 </span>            :       /* INSN is in the queue.  Advance cycle to move it to the ready list.  */
<span class="lineNum">    6079 </span><span class="lineNoCov">          0 :       gcc_assert (QUEUE_INDEX (insn) &gt;= 0);</span>
<span class="lineNum">    6080 </span>            :       return -1;
<span class="lineNum">    6081 </span>            :     }
<span class="lineNum">    6082 </span>            : 
<span class="lineNum">    6083 </span><span class="lineCov">   34815495 :   if (dfa_lookahead &lt;= 0 || SCHED_GROUP_P (ready_element (ready, 0))</span>
<span class="lineNum">    6084 </span><span class="lineCov">   67556823 :       || DEBUG_INSN_P (ready_element (ready, 0)))</span>
<span class="lineNum">    6085 </span>            :     {
<span class="lineNum">    6086 </span><span class="lineCov">    2095565 :       if (targetm.sched.dispatch (NULL, IS_DISPATCH_ON))</span>
<span class="lineNum">    6087 </span><span class="lineCov">         16 :         *insn_ptr = ready_remove_first_dispatch (ready);</span>
<span class="lineNum">    6088 </span>            :       else
<span class="lineNum">    6089 </span><span class="lineCov">    2095549 :         *insn_ptr = ready_remove_first (ready);</span>
<span class="lineNum">    6090 </span>            : 
<span class="lineNum">    6091 </span><span class="lineCov">    2095565 :       return 0;</span>
<span class="lineNum">    6092 </span>            :     }
<span class="lineNum">    6093 </span>            :   else
<span class="lineNum">    6094 </span>            :     {
<span class="lineNum">    6095 </span>            :       /* Try to choose the best insn.  */
<span class="lineNum">    6096 </span><span class="lineCov">   32730629 :       int index = 0, i;</span>
<span class="lineNum">    6097 </span><span class="lineCov">   32730629 :       rtx_insn *insn;</span>
<span class="lineNum">    6098 </span>            : 
<span class="lineNum">    6099 </span><span class="lineCov">   32730629 :       insn = ready_element (ready, 0);</span>
<span class="lineNum">    6100 </span><span class="lineCov">   32730629 :       if (INSN_CODE (insn) &lt; 0)</span>
<span class="lineNum">    6101 </span>            :         {
<span class="lineNum">    6102 </span><span class="lineCov">     485295 :           *insn_ptr = ready_remove_first (ready);</span>
<span class="lineNum">    6103 </span><span class="lineCov">     485295 :           return 0;</span>
<span class="lineNum">    6104 </span>            :         }
<span class="lineNum">    6105 </span>            : 
<span class="lineNum">    6106 </span>            :       /* Filter the search space.  */
<span class="lineNum">    6107 </span><span class="lineCov">   86667720 :       for (i = 0; i &lt; ready-&gt;n_ready; i++)</span>
<span class="lineNum">    6108 </span>            :         {
<span class="lineNum">    6109 </span><span class="lineCov">   54422386 :           ready_try[i] = 0;</span>
<span class="lineNum">    6110 </span>            : 
<span class="lineNum">    6111 </span><span class="lineCov">   54422386 :           insn = ready_element (ready, i);</span>
<span class="lineNum">    6112 </span>            : 
<span class="lineNum">    6113 </span>            :           /* If this insn is recognizable we should have already
<span class="lineNum">    6114 </span>            :              recognized it earlier.
<span class="lineNum">    6115 </span>            :              ??? Not very clear where this is supposed to be done.
<span class="lineNum">    6116 </span>            :              See dep_cost_1.  */
<span class="lineNum">    6117 </span><span class="lineCov">   54422386 :           gcc_checking_assert (INSN_CODE (insn) &gt;= 0</span>
<span class="lineNum">    6118 </span>            :                                || recog_memoized (insn) &lt; 0);
<span class="lineNum">    6119 </span><span class="lineCov">   54422386 :           if (INSN_CODE (insn) &lt; 0)</span>
<span class="lineNum">    6120 </span>            :             {
<span class="lineNum">    6121 </span>            :               /* Non-recognized insns at position 0 are handled above.  */
<span class="lineNum">    6122 </span><span class="lineCov">      95804 :               gcc_assert (i &gt; 0);</span>
<span class="lineNum">    6123 </span><span class="lineCov">      95804 :               ready_try[i] = 1;</span>
<span class="lineNum">    6124 </span><span class="lineCov">      95804 :               continue;</span>
<span class="lineNum">    6125 </span>            :             }
<span class="lineNum">    6126 </span>            : 
<span class="lineNum">    6127 </span><span class="lineCov">   54326582 :           if (targetm.sched.first_cycle_multipass_dfa_lookahead_guard)</span>
<span class="lineNum">    6128 </span>            :             {
<span class="lineNum">    6129 </span><span class="lineNoCov">          0 :               ready_try[i]</span>
<span class="lineNum">    6130 </span><span class="lineNoCov">          0 :                 = (targetm.sched.first_cycle_multipass_dfa_lookahead_guard</span>
<span class="lineNum">    6131 </span><span class="lineNoCov">          0 :                     (insn, i));</span>
<span class="lineNum">    6132 </span>            : 
<span class="lineNum">    6133 </span><span class="lineNoCov">          0 :               if (ready_try[i] &lt; 0)</span>
<span class="lineNum">    6134 </span>            :                 /* Queue instruction for several cycles.
<span class="lineNum">    6135 </span>            :                    We need to restart choose_ready as we have changed
<span class="lineNum">    6136 </span>            :                    the ready list.  */
<span class="lineNum">    6137 </span>            :                 {
<span class="lineNum">    6138 </span><span class="lineNoCov">          0 :                   change_queue_index (insn, -ready_try[i]);</span>
<span class="lineNum">    6139 </span><span class="lineNoCov">          0 :                   return 1;</span>
<span class="lineNum">    6140 </span>            :                 }
<span class="lineNum">    6141 </span>            : 
<span class="lineNum">    6142 </span>            :               /* Make sure that we didn't end up with 0'th insn filtered out.
<span class="lineNum">    6143 </span>            :                  Don't be tempted to make life easier for backends and just
<span class="lineNum">    6144 </span>            :                  requeue 0'th insn if (ready_try[0] == 0) and restart
<span class="lineNum">    6145 </span>            :                  choose_ready.  Backends should be very considerate about
<span class="lineNum">    6146 </span>            :                  requeueing instructions -- especially the highest priority
<span class="lineNum">    6147 </span>            :                  one at position 0.  */
<span class="lineNum">    6148 </span><span class="lineNoCov">          0 :               gcc_assert (ready_try[i] == 0 || i &gt; 0);</span>
<span class="lineNum">    6149 </span><span class="lineNoCov">          0 :               if (ready_try[i])</span>
<span class="lineNum">    6150 </span>            :                 continue;
<span class="lineNum">    6151 </span>            :             }
<span class="lineNum">    6152 </span>            : 
<span class="lineNum">    6153 </span><span class="lineCov">   54326582 :           gcc_assert (ready_try[i] == 0);</span>
<span class="lineNum">    6154 </span>            :           /* INSN made it through the scrutiny of filters!  */
<span class="lineNum">    6155 </span>            :         }
<span class="lineNum">    6156 </span>            : 
<span class="lineNum">    6157 </span><span class="lineCov">   32245334 :       if (max_issue (ready, 1, curr_state, first_cycle_insn_p, &amp;index) == 0)</span>
<span class="lineNum">    6158 </span>            :         {
<span class="lineNum">    6159 </span><span class="lineCov">    1056525 :           *insn_ptr = ready_remove_first (ready);</span>
<span class="lineNum">    6160 </span><span class="lineCov">    1056525 :           if (sched_verbose &gt;= 4)</span>
<span class="lineNum">    6161 </span><span class="lineNoCov">          0 :             fprintf (sched_dump, &quot;;;\t\tChosen insn (but can't issue) : %s \n&quot;,</span>
<span class="lineNum">    6162 </span><span class="lineNoCov">          0 :                      (*current_sched_info-&gt;print_insn) (*insn_ptr, 0));</span>
<span class="lineNum">    6163 </span><span class="lineCov">    1056525 :           return 0;</span>
<span class="lineNum">    6164 </span>            :         }
<span class="lineNum">    6165 </span>            :       else
<span class="lineNum">    6166 </span>            :         {
<span class="lineNum">    6167 </span><span class="lineCov">   31188809 :           if (sched_verbose &gt;= 4)</span>
<span class="lineNum">    6168 </span><span class="lineNoCov">          0 :             fprintf (sched_dump, &quot;;;\t\tChosen insn : %s\n&quot;,</span>
<span class="lineNum">    6169 </span><span class="lineNoCov">          0 :                      (*current_sched_info-&gt;print_insn)</span>
<span class="lineNum">    6170 </span><span class="lineNoCov">          0 :                      (ready_element (ready, index), 0));</span>
<span class="lineNum">    6171 </span>            : 
<span class="lineNum">    6172 </span><span class="lineCov">   31188809 :           *insn_ptr = ready_remove (ready, index);</span>
<span class="lineNum">    6173 </span><span class="lineCov">   31188809 :           return 0;</span>
<span class="lineNum">    6174 </span>            :         }
<span class="lineNum">    6175 </span>            :     }
<span class="lineNum">    6176 </span>            : }
<span class="lineNum">    6177 </span>            : 
<span class="lineNum">    6178 </span>            : /* This function is called when we have successfully scheduled a
<span class="lineNum">    6179 </span>            :    block.  It uses the schedule stored in the scheduled_insns vector
<span class="lineNum">    6180 </span>            :    to rearrange the RTL.  PREV_HEAD is used as the anchor to which we
<span class="lineNum">    6181 </span>            :    append the scheduled insns; TAIL is the insn after the scheduled
<span class="lineNum">    6182 </span>            :    block.  TARGET_BB is the argument passed to schedule_block.  */
<a name="6183"><span class="lineNum">    6183 </span>            : </a>
<span class="lineNum">    6184 </span>            : static void
<span class="lineNum">    6185 </span><span class="lineCov">    5672540 : commit_schedule (rtx_insn *prev_head, rtx_insn *tail, basic_block *target_bb)</span>
<span class="lineNum">    6186 </span>            : {
<span class="lineNum">    6187 </span><span class="lineCov">    5672540 :   unsigned int i;</span>
<span class="lineNum">    6188 </span><span class="lineCov">    5672540 :   rtx_insn *insn;</span>
<span class="lineNum">    6189 </span>            : 
<span class="lineNum">    6190 </span><span class="lineCov">    5672540 :   last_scheduled_insn = prev_head;</span>
<span class="lineNum">    6191 </span><span class="lineCov">    5672540 :   for (i = 0;</span>
<span class="lineNum">    6192 </span><span class="lineCov">   67099857 :        scheduled_insns.iterate (i, &amp;insn);</span>
<span class="lineNum">    6193 </span>            :        i++)
<span class="lineNum">    6194 </span>            :     {
<span class="lineNum">    6195 </span><span class="lineCov">   61427317 :       if (control_flow_insn_p (last_scheduled_insn)</span>
<span class="lineNum">    6196 </span><span class="lineCov">   61427317 :           || current_sched_info-&gt;advance_target_bb (*target_bb, insn))</span>
<span class="lineNum">    6197 </span>            :         {
<span class="lineNum">    6198 </span><span class="lineCov">         68 :           *target_bb = current_sched_info-&gt;advance_target_bb (*target_bb, 0);</span>
<span class="lineNum">    6199 </span>            : 
<span class="lineNum">    6200 </span><span class="lineCov">         68 :           if (sched_verbose)</span>
<span class="lineNum">    6201 </span>            :             {
<span class="lineNum">    6202 </span><span class="lineCov">          2 :               rtx_insn *x;</span>
<span class="lineNum">    6203 </span>            : 
<span class="lineNum">    6204 </span><span class="lineCov">          2 :               x = next_real_insn (last_scheduled_insn);</span>
<span class="lineNum">    6205 </span><span class="lineCov">          2 :               gcc_assert (x);</span>
<span class="lineNum">    6206 </span><span class="lineCov">          2 :               dump_new_block_header (1, *target_bb, x, tail);</span>
<span class="lineNum">    6207 </span>            :             }
<span class="lineNum">    6208 </span>            : 
<span class="lineNum">    6209 </span><span class="lineCov">         68 :           last_scheduled_insn = bb_note (*target_bb);</span>
<span class="lineNum">    6210 </span>            :         }
<span class="lineNum">    6211 </span>            : 
<span class="lineNum">    6212 </span><span class="lineCov">   61427317 :       if (current_sched_info-&gt;begin_move_insn)</span>
<span class="lineNum">    6213 </span><span class="lineCov">       1206 :         (*current_sched_info-&gt;begin_move_insn) (insn, last_scheduled_insn);</span>
<span class="lineNum">    6214 </span><span class="lineCov">  122854634 :       move_insn (insn, last_scheduled_insn,</span>
<span class="lineNum">    6215 </span><span class="lineCov">   61427317 :                  current_sched_info-&gt;next_tail);</span>
<span class="lineNum">    6216 </span><span class="lineCov">   61427317 :       if (!DEBUG_INSN_P (insn))</span>
<span class="lineNum">    6217 </span><span class="lineCov">   34824241 :         reemit_notes (insn);</span>
<span class="lineNum">    6218 </span><span class="lineCov">   61427317 :       last_scheduled_insn = insn;</span>
<span class="lineNum">    6219 </span>            :     }
<span class="lineNum">    6220 </span>            : 
<span class="lineNum">    6221 </span><span class="lineCov">    5672540 :   scheduled_insns.truncate (0);</span>
<span class="lineNum">    6222 </span><span class="lineCov">    5672540 : }</span>
<span class="lineNum">    6223 </span>            : 
<span class="lineNum">    6224 </span>            : /* Examine all insns on the ready list and queue those which can't be
<span class="lineNum">    6225 </span>            :    issued in this cycle.  TEMP_STATE is temporary scheduler state we
<span class="lineNum">    6226 </span>            :    can use as scratch space.  If FIRST_CYCLE_INSN_P is true, no insns
<span class="lineNum">    6227 </span>            :    have been issued for the current cycle, which means it is valid to
<span class="lineNum">    6228 </span>            :    issue an asm statement.
<span class="lineNum">    6229 </span>            : 
<span class="lineNum">    6230 </span>            :    If SHADOWS_ONLY_P is true, we eliminate all real insns and only
<span class="lineNum">    6231 </span>            :    leave those for which SHADOW_P is true.  If MODULO_EPILOGUE is true,
<span class="lineNum">    6232 </span>            :    we only leave insns which have an INSN_EXACT_TICK.  */
<a name="6233"><span class="lineNum">    6233 </span>            : </a>
<span class="lineNum">    6234 </span>            : static void
<span class="lineNum">    6235 </span><span class="lineCov">   41001194 : prune_ready_list (state_t temp_state, bool first_cycle_insn_p,</span>
<span class="lineNum">    6236 </span>            :                   bool shadows_only_p, bool modulo_epilogue_p)
<span class="lineNum">    6237 </span>            : {
<span class="lineNum">    6238 </span><span class="lineCov">   41001194 :   int i, pass;</span>
<span class="lineNum">    6239 </span><span class="lineCov">   41001194 :   bool sched_group_found = false;</span>
<span class="lineNum">    6240 </span><span class="lineCov">   41001194 :   int min_cost_group = 0;</span>
<span class="lineNum">    6241 </span>            : 
<span class="lineNum">    6242 </span><span class="lineCov">   41001194 :   if (sched_fusion)</span>
<span class="lineNum">    6243 </span>            :     return;
<span class="lineNum">    6244 </span>            : 
<span class="lineNum">    6245 </span><span class="lineCov">  113752378 :   for (i = 0; i &lt; ready.n_ready; i++)</span>
<span class="lineNum">    6246 </span>            :     {
<span class="lineNum">    6247 </span><span class="lineCov">   74846081 :       rtx_insn *insn = ready_element (&amp;ready, i);</span>
<span class="lineNum">    6248 </span><span class="lineCov">   74846081 :       if (SCHED_GROUP_P (insn))</span>
<span class="lineNum">    6249 </span>            :         {
<span class="lineNum">    6250 </span>            :           sched_group_found = true;
<span class="lineNum">    6251 </span>            :           break;
<span class="lineNum">    6252 </span>            :         }
<span class="lineNum">    6253 </span>            :     }
<span class="lineNum">    6254 </span>            : 
<span class="lineNum">    6255 </span>            :   /* Make two passes if there's a SCHED_GROUP_P insn; make sure to handle
<span class="lineNum">    6256 </span>            :      such an insn first and note its cost.  If at least one SCHED_GROUP_P insn
<span class="lineNum">    6257 </span>            :      gets queued, then all other insns get queued for one cycle later.  */
<span class="lineNum">    6258 </span><span class="lineCov">  133744923 :   for (pass = sched_group_found ? 0 : 1; pass &lt; 2; )</span>
<span class="lineNum">    6259 </span>            :     {
<span class="lineNum">    6260 </span><span class="lineCov">   51742535 :       int n = ready.n_ready;</span>
<span class="lineNum">    6261 </span><span class="lineCov">  120630189 :       for (i = 0; i &lt; n; i++)</span>
<span class="lineNum">    6262 </span>            :         {
<span class="lineNum">    6263 </span><span class="lineCov">   77534098 :           rtx_insn *insn = ready_element (&amp;ready, i);</span>
<span class="lineNum">    6264 </span><span class="lineCov">   77534098 :           int cost = 0;</span>
<span class="lineNum">    6265 </span><span class="lineCov">   77534098 :           const char *reason = &quot;resource conflict&quot;;</span>
<span class="lineNum">    6266 </span>            : 
<span class="lineNum">    6267 </span><span class="lineCov">   77534098 :           if (DEBUG_INSN_P (insn))</span>
<span class="lineNum">    6268 </span>            :             continue;
<span class="lineNum">    6269 </span>            : 
<span class="lineNum">    6270 </span><span class="lineCov">    4181280 :           if (sched_group_found &amp;&amp; !SCHED_GROUP_P (insn)</span>
<span class="lineNum">    6271 </span><span class="lineCov">   73840132 :               &amp;&amp; ((pass == 0) || (min_cost_group &gt;= 1)))</span>
<span class="lineNum">    6272 </span>            :             {
<span class="lineNum">    6273 </span><span class="lineCov">        170 :               if (pass == 0)</span>
<span class="lineNum">    6274 </span>            :                 continue;
<span class="lineNum">    6275 </span>            :               cost = min_cost_group;
<span class="lineNum">    6276 </span>            :               reason = &quot;not in sched group&quot;;
<span class="lineNum">    6277 </span>            :             }
<span class="lineNum">    6278 </span><span class="lineCov">   73839686 :           else if (modulo_epilogue_p</span>
<span class="lineNum">    6279 </span><span class="lineCov">   73839686 :                    &amp;&amp; INSN_EXACT_TICK (insn) == INVALID_TICK)</span>
<span class="lineNum">    6280 </span>            :             {
<span class="lineNum">    6281 </span>            :               cost = max_insn_queue_index;
<span class="lineNum">    6282 </span>            :               reason = &quot;not an epilogue insn&quot;;
<span class="lineNum">    6283 </span>            :             }
<span class="lineNum">    6284 </span><span class="lineCov">   73839686 :           else if (shadows_only_p &amp;&amp; !SHADOW_P (insn))</span>
<span class="lineNum">    6285 </span>            :             {
<span class="lineNum">    6286 </span>            :               cost = 1;
<span class="lineNum">    6287 </span>            :               reason = &quot;not a shadow&quot;;
<span class="lineNum">    6288 </span>            :             }
<span class="lineNum">    6289 </span><span class="lineCov">   74475334 :           else if (recog_memoized (insn) &lt; 0)</span>
<span class="lineNum">    6290 </span>            :             {
<span class="lineNum">    6291 </span><span class="lineCov">     635648 :               if (!first_cycle_insn_p</span>
<span class="lineNum">    6292 </span><span class="lineCov">     635648 :                   &amp;&amp; (GET_CODE (PATTERN (insn)) == ASM_INPUT</span>
<span class="lineNum">    6293 </span><span class="lineCov">    1018734 :                       || asm_noperands (PATTERN (insn)) &gt;= 0))</span>
<span class="lineNum">    6294 </span>            :                 cost = 1;
<span class="lineNum">    6295 </span>            :               reason = &quot;asm&quot;;
<span class="lineNum">    6296 </span>            :             }
<span class="lineNum">    6297 </span><span class="lineCov">   73204038 :           else if (sched_pressure != SCHED_PRESSURE_NONE)</span>
<span class="lineNum">    6298 </span>            :             {
<span class="lineNum">    6299 </span><span class="lineCov">      13097 :               if (sched_pressure == SCHED_PRESSURE_MODEL</span>
<span class="lineNum">    6300 </span><span class="lineCov">      13097 :                   &amp;&amp; INSN_TICK (insn) &lt;= clock_var)</span>
<span class="lineNum">    6301 </span>            :                 {
<span class="lineNum">    6302 </span><span class="lineNoCov">          0 :                   memcpy (temp_state, curr_state, dfa_state_size);</span>
<span class="lineNum">    6303 </span><span class="lineNoCov">          0 :                   if (state_transition (temp_state, insn) &gt;= 0)</span>
<span class="lineNum">    6304 </span><span class="lineNoCov">          0 :                     INSN_TICK (insn) = clock_var + 1;</span>
<span class="lineNum">    6305 </span>            :                 }
<span class="lineNum">    6306 </span>            :               cost = 0;
<span class="lineNum">    6307 </span>            :             }
<span class="lineNum">    6308 </span>            :           else
<span class="lineNum">    6309 </span>            :             {
<span class="lineNum">    6310 </span><span class="lineCov">   73190941 :               int delay_cost = 0;</span>
<span class="lineNum">    6311 </span>            : 
<span class="lineNum">    6312 </span><span class="lineCov">   73190941 :               if (delay_htab)</span>
<span class="lineNum">    6313 </span>            :                 {
<span class="lineNum">    6314 </span><span class="lineNoCov">          0 :                   struct delay_pair *delay_entry;</span>
<span class="lineNum">    6315 </span><span class="lineNoCov">          0 :                   delay_entry</span>
<span class="lineNum">    6316 </span><span class="lineNoCov">          0 :                     = delay_htab-&gt;find_with_hash (insn,</span>
<span class="lineNum">    6317 </span><span class="lineNoCov">          0 :                                                   htab_hash_pointer (insn));</span>
<span class="lineNum">    6318 </span><span class="lineNoCov">          0 :                   while (delay_entry &amp;&amp; delay_cost == 0)</span>
<span class="lineNum">    6319 </span>            :                     {
<span class="lineNum">    6320 </span><span class="lineNoCov">          0 :                       delay_cost = estimate_shadow_tick (delay_entry);</span>
<span class="lineNum">    6321 </span><span class="lineNoCov">          0 :                       if (delay_cost &gt; max_insn_queue_index)</span>
<span class="lineNum">    6322 </span><span class="lineNoCov">          0 :                         delay_cost = max_insn_queue_index;</span>
<span class="lineNum">    6323 </span><span class="lineNoCov">          0 :                       delay_entry = delay_entry-&gt;next_same_i1;</span>
<span class="lineNum">    6324 </span>            :                     }
<span class="lineNum">    6325 </span>            :                 }
<span class="lineNum">    6326 </span>            : 
<span class="lineNum">    6327 </span><span class="lineCov">   73190941 :               memcpy (temp_state, curr_state, dfa_state_size);</span>
<span class="lineNum">    6328 </span><span class="lineCov">   73190941 :               cost = state_transition (temp_state, insn);</span>
<span class="lineNum">    6329 </span><span class="lineCov">   73190941 :               if (cost &lt; 0)</span>
<span class="lineNum">    6330 </span>            :                 cost = 0;
<span class="lineNum">    6331 </span><span class="lineCov">   14000348 :               else if (cost == 0)</span>
<span class="lineNum">    6332 </span><span class="lineNoCov">          0 :                 cost = 1;</span>
<span class="lineNum">    6333 </span><span class="lineCov">   73190941 :               if (cost &lt; delay_cost)</span>
<span class="lineNum">    6334 </span>            :                 {
<span class="lineNum">    6335 </span><span class="lineNoCov">          0 :                   cost = delay_cost;</span>
<span class="lineNum">    6336 </span><span class="lineNoCov">          0 :                   reason = &quot;shadow tick&quot;;</span>
<span class="lineNum">    6337 </span>            :                 }
<span class="lineNum">    6338 </span>            :             }
<span class="lineNum">    6339 </span><span class="lineCov">   73190974 :           if (cost &gt;= 1)</span>
<span class="lineNum">    6340 </span>            :             {
<span class="lineNum">    6341 </span><span class="lineCov">   14047061 :               if (SCHED_GROUP_P (insn) &amp;&amp; cost &gt; min_cost_group)</span>
<span class="lineNum">    6342 </span>            :                 min_cost_group = cost;
<span class="lineNum">    6343 </span><span class="lineCov">   14047061 :               ready_remove (&amp;ready, i);</span>
<span class="lineNum">    6344 </span>            :               /* Normally we'd want to queue INSN for COST cycles.  However,
<span class="lineNum">    6345 </span>            :                  if SCHED_GROUP_P is set, then we must ensure that nothing
<span class="lineNum">    6346 </span>            :                  else comes between INSN and its predecessor.  If there is
<span class="lineNum">    6347 </span>            :                  some other insn ready to fire on the next cycle, then that
<span class="lineNum">    6348 </span>            :                  invariant would be broken.
<span class="lineNum">    6349 </span>            : 
<span class="lineNum">    6350 </span>            :                  So when SCHED_GROUP_P is set, just queue this insn for a
<span class="lineNum">    6351 </span>            :                  single cycle.  */
<span class="lineNum">    6352 </span><span class="lineCov">   14055851 :               queue_insn (insn, SCHED_GROUP_P (insn) ? 1 : cost, reason);</span>
<span class="lineNum">    6353 </span><span class="lineCov">   14047061 :               if (i + 1 &lt; n)</span>
<span class="lineNum">    6354 </span>            :                 break;
<span class="lineNum">    6355 </span>            :             }
<span class="lineNum">    6356 </span>            :         }
<span class="lineNum">    6357 </span><span class="lineCov">   51742535 :       if (i == n)</span>
<span class="lineNum">    6358 </span><span class="lineCov">   43096091 :         pass++;</span>
<span class="lineNum">    6359 </span>            :     }
<span class="lineNum">    6360 </span>            : }
<span class="lineNum">    6361 </span>            : 
<span class="lineNum">    6362 </span>            : /* Called when we detect that the schedule is impossible.  We examine the
<span class="lineNum">    6363 </span>            :    backtrack queue to find the earliest insn that caused this condition.  */
<a name="6364"><span class="lineNum">    6364 </span>            : </a>
<span class="lineNum">    6365 </span>            : static struct haifa_saved_data *
<span class="lineNum">    6366 </span><span class="lineNoCov">          0 : verify_shadows (void)</span>
<span class="lineNum">    6367 </span>            : {
<span class="lineNum">    6368 </span><span class="lineNoCov">          0 :   struct haifa_saved_data *save, *earliest_fail = NULL;</span>
<span class="lineNum">    6369 </span><span class="lineNoCov">          0 :   for (save = backtrack_queue; save; save = save-&gt;next)</span>
<span class="lineNum">    6370 </span>            :     {
<span class="lineNum">    6371 </span><span class="lineNoCov">          0 :       int t;</span>
<span class="lineNum">    6372 </span><span class="lineNoCov">          0 :       struct delay_pair *pair = save-&gt;delay_pair;</span>
<span class="lineNum">    6373 </span><span class="lineNoCov">          0 :       rtx_insn *i1 = pair-&gt;i1;</span>
<span class="lineNum">    6374 </span>            : 
<span class="lineNum">    6375 </span><span class="lineNoCov">          0 :       for (; pair; pair = pair-&gt;next_same_i1)</span>
<span class="lineNum">    6376 </span>            :         {
<span class="lineNum">    6377 </span><span class="lineNoCov">          0 :           rtx_insn *i2 = pair-&gt;i2;</span>
<span class="lineNum">    6378 </span>            : 
<span class="lineNum">    6379 </span><span class="lineNoCov">          0 :           if (QUEUE_INDEX (i2) == QUEUE_SCHEDULED)</span>
<span class="lineNum">    6380 </span>            :             continue;
<span class="lineNum">    6381 </span>            : 
<span class="lineNum">    6382 </span><span class="lineNoCov">          0 :           t = INSN_TICK (i1) + pair_delay (pair);</span>
<span class="lineNum">    6383 </span><span class="lineNoCov">          0 :           if (t &lt; clock_var)</span>
<span class="lineNum">    6384 </span>            :             {
<span class="lineNum">    6385 </span><span class="lineNoCov">          0 :               if (sched_verbose &gt;= 2)</span>
<span class="lineNum">    6386 </span><span class="lineNoCov">          0 :                 fprintf (sched_dump,</span>
<span class="lineNum">    6387 </span>            :                          &quot;;;\t\tfailed delay requirements for %d/%d (%d-&gt;%d)&quot;
<span class="lineNum">    6388 </span>            :                          &quot;, not ready\n&quot;,
<span class="lineNum">    6389 </span><span class="lineNoCov">          0 :                          INSN_UID (pair-&gt;i1), INSN_UID (pair-&gt;i2),</span>
<span class="lineNum">    6390 </span><span class="lineNoCov">          0 :                          INSN_TICK (pair-&gt;i1), INSN_EXACT_TICK (pair-&gt;i2));</span>
<span class="lineNum">    6391 </span>            :               earliest_fail = save;
<span class="lineNum">    6392 </span>            :               break;
<span class="lineNum">    6393 </span>            :             }
<span class="lineNum">    6394 </span><span class="lineNoCov">          0 :           if (QUEUE_INDEX (i2) &gt;= 0)</span>
<span class="lineNum">    6395 </span>            :             {
<span class="lineNum">    6396 </span><span class="lineNoCov">          0 :               int queued_for = INSN_TICK (i2);</span>
<span class="lineNum">    6397 </span>            : 
<span class="lineNum">    6398 </span><span class="lineNoCov">          0 :               if (t &lt; queued_for)</span>
<span class="lineNum">    6399 </span>            :                 {
<span class="lineNum">    6400 </span><span class="lineNoCov">          0 :                   if (sched_verbose &gt;= 2)</span>
<span class="lineNum">    6401 </span><span class="lineNoCov">          0 :                     fprintf (sched_dump,</span>
<span class="lineNum">    6402 </span>            :                              &quot;;;\t\tfailed delay requirements for %d/%d&quot;
<span class="lineNum">    6403 </span>            :                              &quot; (%d-&gt;%d), queued too late\n&quot;,
<span class="lineNum">    6404 </span><span class="lineNoCov">          0 :                              INSN_UID (pair-&gt;i1), INSN_UID (pair-&gt;i2),</span>
<span class="lineNum">    6405 </span><span class="lineNoCov">          0 :                              INSN_TICK (pair-&gt;i1), INSN_EXACT_TICK (pair-&gt;i2));</span>
<span class="lineNum">    6406 </span>            :                   earliest_fail = save;
<span class="lineNum">    6407 </span>            :                   break;
<span class="lineNum">    6408 </span>            :                 }
<span class="lineNum">    6409 </span>            :             }
<span class="lineNum">    6410 </span>            :         }
<span class="lineNum">    6411 </span>            :     }
<span class="lineNum">    6412 </span>            : 
<span class="lineNum">    6413 </span><span class="lineNoCov">          0 :   return earliest_fail;</span>
<span class="lineNum">    6414 </span>            : }
<span class="lineNum">    6415 </span>            : 
<span class="lineNum">    6416 </span>            : /* Print instructions together with useful scheduling information between
<a name="6417"><span class="lineNum">    6417 </span>            :    HEAD and TAIL (inclusive).  */</a>
<span class="lineNum">    6418 </span>            : static void
<span class="lineNum">    6419 </span><span class="lineNoCov">          0 : dump_insn_stream (rtx_insn *head, rtx_insn *tail)</span>
<span class="lineNum">    6420 </span>            : {
<span class="lineNum">    6421 </span><span class="lineNoCov">          0 :   fprintf (sched_dump, &quot;;;\t| insn | prio |\n&quot;);</span>
<span class="lineNum">    6422 </span>            : 
<span class="lineNum">    6423 </span><span class="lineNoCov">          0 :   rtx_insn *next_tail = NEXT_INSN (tail);</span>
<span class="lineNum">    6424 </span><span class="lineNoCov">          0 :   for (rtx_insn *insn = head; insn != next_tail; insn = NEXT_INSN (insn))</span>
<span class="lineNum">    6425 </span>            :     {
<span class="lineNum">    6426 </span><span class="lineNoCov">          0 :       int priority = NOTE_P (insn) ? 0 : INSN_PRIORITY (insn);</span>
<span class="lineNum">    6427 </span><span class="lineNoCov">          0 :       const char *pattern = (NOTE_P (insn)</span>
<span class="lineNum">    6428 </span><span class="lineNoCov">          0 :                              ? &quot;note&quot;</span>
<span class="lineNum">    6429 </span><span class="lineNoCov">          0 :                              : str_pattern_slim (PATTERN (insn)));</span>
<span class="lineNum">    6430 </span>            : 
<span class="lineNum">    6431 </span><span class="lineNoCov">          0 :       fprintf (sched_dump, &quot;;;\t| %4d | %4d | %-30s &quot;,</span>
<span class="lineNum">    6432 </span><span class="lineNoCov">          0 :                INSN_UID (insn), priority, pattern);</span>
<span class="lineNum">    6433 </span>            : 
<span class="lineNum">    6434 </span><span class="lineNoCov">          0 :       if (sched_verbose &gt;= 4)</span>
<span class="lineNum">    6435 </span>            :         {
<span class="lineNum">    6436 </span><span class="lineNoCov">          0 :           if (NOTE_P (insn) || LABEL_P (insn) || recog_memoized (insn) &lt; 0)</span>
<span class="lineNum">    6437 </span><span class="lineNoCov">          0 :             fprintf (sched_dump, &quot;nothing&quot;);</span>
<span class="lineNum">    6438 </span>            :           else
<span class="lineNum">    6439 </span><span class="lineNoCov">          0 :             print_reservation (sched_dump, insn);</span>
<span class="lineNum">    6440 </span>            :         }
<span class="lineNum">    6441 </span><span class="lineNoCov">          0 :       fprintf (sched_dump, &quot;\n&quot;);</span>
<span class="lineNum">    6442 </span>            :     }
<span class="lineNum">    6443 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    6444 </span>            : 
<span class="lineNum">    6445 </span>            : /* Use forward list scheduling to rearrange insns of block pointed to by
<span class="lineNum">    6446 </span>            :    TARGET_BB, possibly bringing insns from subsequent blocks in the same
<span class="lineNum">    6447 </span>            :    region.  */
<a name="6448"><span class="lineNum">    6448 </span>            : </a>
<span class="lineNum">    6449 </span>            : bool
<span class="lineNum">    6450 </span><span class="lineCov">    5672540 : schedule_block (basic_block *target_bb, state_t init_state)</span>
<span class="lineNum">    6451 </span>            : {
<span class="lineNum">    6452 </span><span class="lineCov">    5672540 :   int i;</span>
<span class="lineNum">    6453 </span><span class="lineCov">    5672540 :   bool success = modulo_ii == 0;</span>
<span class="lineNum">    6454 </span><span class="lineCov">    5672540 :   struct sched_block_state ls;</span>
<span class="lineNum">    6455 </span><span class="lineCov">    5672540 :   state_t temp_state = NULL;  /* It is used for multipass scheduling.  */</span>
<span class="lineNum">    6456 </span><span class="lineCov">    5672540 :   int sort_p, advance, start_clock_var;</span>
<span class="lineNum">    6457 </span>            : 
<span class="lineNum">    6458 </span>            :   /* Head/tail info for this block.  */
<span class="lineNum">    6459 </span><span class="lineCov">    5672540 :   rtx_insn *prev_head = current_sched_info-&gt;prev_head;</span>
<span class="lineNum">    6460 </span><span class="lineCov">    5672540 :   rtx_insn *next_tail = current_sched_info-&gt;next_tail;</span>
<span class="lineNum">    6461 </span><span class="lineCov">    5672540 :   rtx_insn *head = NEXT_INSN (prev_head);</span>
<span class="lineNum">    6462 </span><span class="lineCov">    5672540 :   rtx_insn *tail = PREV_INSN (next_tail);</span>
<span class="lineNum">    6463 </span>            : 
<span class="lineNum">    6464 </span><span class="lineCov">    5672540 :   if ((current_sched_info-&gt;flags &amp; DONT_BREAK_DEPENDENCIES) == 0</span>
<span class="lineNum">    6465 </span><span class="lineCov">    5672540 :       &amp;&amp; sched_pressure != SCHED_PRESSURE_MODEL &amp;&amp; !sched_fusion)</span>
<span class="lineNum">    6466 </span><span class="lineCov">    5672540 :     find_modifiable_mems (head, tail);</span>
<span class="lineNum">    6467 </span>            : 
<span class="lineNum">    6468 </span>            :   /* We used to have code to avoid getting parameters moved from hard
<span class="lineNum">    6469 </span>            :      argument registers into pseudos.
<span class="lineNum">    6470 </span>            : 
<span class="lineNum">    6471 </span>            :      However, it was removed when it proved to be of marginal benefit
<span class="lineNum">    6472 </span>            :      and caused problems because schedule_block and compute_forward_dependences
<span class="lineNum">    6473 </span>            :      had different notions of what the &quot;head&quot; insn was.  */
<span class="lineNum">    6474 </span>            : 
<span class="lineNum">    6475 </span><span class="lineCov">    5672540 :   gcc_assert (head != tail || INSN_P (head));</span>
<span class="lineNum">    6476 </span>            : 
<span class="lineNum">    6477 </span><span class="lineCov">    5672540 :   haifa_recovery_bb_recently_added_p = false;</span>
<span class="lineNum">    6478 </span>            : 
<span class="lineNum">    6479 </span><span class="lineCov">    5672540 :   backtrack_queue = NULL;</span>
<span class="lineNum">    6480 </span>            : 
<span class="lineNum">    6481 </span>            :   /* Debug info.  */
<span class="lineNum">    6482 </span><span class="lineCov">    5672540 :   if (sched_verbose)</span>
<span class="lineNum">    6483 </span>            :     {
<span class="lineNum">    6484 </span><span class="lineCov">        186 :       dump_new_block_header (0, *target_bb, head, tail);</span>
<span class="lineNum">    6485 </span>            : 
<span class="lineNum">    6486 </span><span class="lineCov">        186 :       if (sched_verbose &gt;= 2)</span>
<span class="lineNum">    6487 </span>            :         {
<span class="lineNum">    6488 </span><span class="lineNoCov">          0 :           dump_insn_stream (head, tail);</span>
<span class="lineNum">    6489 </span><span class="lineNoCov">          0 :           memset (&amp;rank_for_schedule_stats, 0,</span>
<span class="lineNum">    6490 </span>            :                   sizeof (rank_for_schedule_stats));
<span class="lineNum">    6491 </span>            :         }
<span class="lineNum">    6492 </span>            :     }
<span class="lineNum">    6493 </span>            : 
<span class="lineNum">    6494 </span><span class="lineCov">    5672540 :   if (init_state == NULL)</span>
<span class="lineNum">    6495 </span><span class="lineCov">        259 :     state_reset (curr_state);</span>
<span class="lineNum">    6496 </span>            :   else
<span class="lineNum">    6497 </span><span class="lineCov">    5672281 :     memcpy (curr_state, init_state, dfa_state_size);</span>
<span class="lineNum">    6498 </span>            : 
<span class="lineNum">    6499 </span>            :   /* Clear the ready list.  */
<span class="lineNum">    6500 </span><span class="lineCov">    5672540 :   ready.first = ready.veclen - 1;</span>
<span class="lineNum">    6501 </span><span class="lineCov">    5672540 :   ready.n_ready = 0;</span>
<span class="lineNum">    6502 </span><span class="lineCov">    5672540 :   ready.n_debug = 0;</span>
<span class="lineNum">    6503 </span>            : 
<span class="lineNum">    6504 </span>            :   /* It is used for first cycle multipass scheduling.  */
<span class="lineNum">    6505 </span><span class="lineCov">    5672540 :   temp_state = alloca (dfa_state_size);</span>
<span class="lineNum">    6506 </span>            : 
<span class="lineNum">    6507 </span><span class="lineCov">    5672540 :   if (targetm.sched.init)</span>
<span class="lineNum">    6508 </span><span class="lineNoCov">          0 :     targetm.sched.init (sched_dump, sched_verbose, ready.veclen);</span>
<span class="lineNum">    6509 </span>            : 
<span class="lineNum">    6510 </span>            :   /* We start inserting insns after PREV_HEAD.  */
<span class="lineNum">    6511 </span><span class="lineCov">    5672540 :   last_scheduled_insn = prev_head;</span>
<span class="lineNum">    6512 </span><span class="lineCov">    5672540 :   last_nondebug_scheduled_insn = NULL;</span>
<span class="lineNum">    6513 </span><span class="lineCov">    5672540 :   nonscheduled_insns_begin = NULL;</span>
<span class="lineNum">    6514 </span>            : 
<span class="lineNum">    6515 </span><span class="lineCov">    5672540 :   gcc_assert ((NOTE_P (last_scheduled_insn)</span>
<span class="lineNum">    6516 </span>            :                || DEBUG_INSN_P (last_scheduled_insn))
<span class="lineNum">    6517 </span>            :               &amp;&amp; BLOCK_FOR_INSN (last_scheduled_insn) == *target_bb);
<span class="lineNum">    6518 </span>            : 
<span class="lineNum">    6519 </span>            :   /* Initialize INSN_QUEUE.  Q_SIZE is the total number of insns in the
<span class="lineNum">    6520 </span>            :      queue.  */
<span class="lineNum">    6521 </span><span class="lineCov">    5672540 :   q_ptr = 0;</span>
<span class="lineNum">    6522 </span><span class="lineCov">    5672540 :   q_size = 0;</span>
<span class="lineNum">    6523 </span>            : 
<span class="lineNum">    6524 </span><span class="lineCov">    5672540 :   insn_queue = XALLOCAVEC (rtx_insn_list *, max_insn_queue_index + 1);</span>
<span class="lineNum">    6525 </span><span class="lineCov">    5672540 :   memset (insn_queue, 0, (max_insn_queue_index + 1) * sizeof (rtx));</span>
<span class="lineNum">    6526 </span>            : 
<span class="lineNum">    6527 </span>            :   /* Start just before the beginning of time.  */
<span class="lineNum">    6528 </span><span class="lineCov">    5672540 :   clock_var = -1;</span>
<span class="lineNum">    6529 </span>            : 
<span class="lineNum">    6530 </span>            :   /* We need queue and ready lists and clock_var be initialized
<span class="lineNum">    6531 </span>            :      in try_ready () (which is called through init_ready_list ()).  */
<span class="lineNum">    6532 </span><span class="lineCov">    5672540 :   (*current_sched_info-&gt;init_ready_list) ();</span>
<span class="lineNum">    6533 </span>            : 
<span class="lineNum">    6534 </span><span class="lineCov">    5672540 :   if (sched_pressure)</span>
<span class="lineNum">    6535 </span><span class="lineCov">        901 :     sched_pressure_start_bb (*target_bb);</span>
<span class="lineNum">    6536 </span>            : 
<span class="lineNum">    6537 </span>            :   /* The algorithm is O(n^2) in the number of ready insns at any given
<span class="lineNum">    6538 </span>            :      time in the worst case.  Before reload we are more likely to have
<span class="lineNum">    6539 </span>            :      big lists so truncate them to a reasonable size.  */
<span class="lineNum">    6540 </span><span class="lineCov">    5672540 :   if (!reload_completed</span>
<span class="lineNum">    6541 </span><span class="lineCov">       1080 :       &amp;&amp; ready.n_ready - ready.n_debug &gt; MAX_SCHED_READY_INSNS)</span>
<span class="lineNum">    6542 </span>            :     {
<span class="lineNum">    6543 </span><span class="lineCov">          8 :       ready_sort_debug (&amp;ready);</span>
<span class="lineNum">    6544 </span><span class="lineCov">          8 :       ready_sort_real (&amp;ready);</span>
<span class="lineNum">    6545 </span>            : 
<span class="lineNum">    6546 </span>            :       /* Find first free-standing insn past MAX_SCHED_READY_INSNS.
<span class="lineNum">    6547 </span>            :          If there are debug insns, we know they're first.  */
<span class="lineNum">    6548 </span><span class="lineCov">          8 :       for (i = MAX_SCHED_READY_INSNS + ready.n_debug; i &lt; ready.n_ready; i++)</span>
<span class="lineNum">    6549 </span><span class="lineCov">          8 :         if (!SCHED_GROUP_P (ready_element (&amp;ready, i)))</span>
<span class="lineNum">    6550 </span>            :           break;
<span class="lineNum">    6551 </span>            : 
<span class="lineNum">    6552 </span><span class="lineCov">          8 :       if (sched_verbose &gt;= 2)</span>
<span class="lineNum">    6553 </span>            :         {
<span class="lineNum">    6554 </span><span class="lineNoCov">          0 :           fprintf (sched_dump,</span>
<span class="lineNum">    6555 </span>            :                    &quot;;;\t\tReady list on entry: %d insns:  &quot;, ready.n_ready);
<span class="lineNum">    6556 </span><span class="lineNoCov">          0 :           debug_ready_list (&amp;ready);</span>
<span class="lineNum">    6557 </span><span class="lineNoCov">          0 :           fprintf (sched_dump,</span>
<span class="lineNum">    6558 </span>            :                    &quot;;;\t\t before reload =&gt; truncated to %d insns\n&quot;, i);
<span class="lineNum">    6559 </span>            :         }
<span class="lineNum">    6560 </span>            : 
<span class="lineNum">    6561 </span>            :       /* Delay all insns past it for 1 cycle.  If debug counter is
<span class="lineNum">    6562 </span>            :          activated make an exception for the insn right after
<span class="lineNum">    6563 </span>            :          nonscheduled_insns_begin.  */
<span class="lineNum">    6564 </span><span class="lineCov">          8 :       {</span>
<span class="lineNum">    6565 </span><span class="lineCov">          8 :         rtx_insn *skip_insn;</span>
<span class="lineNum">    6566 </span>            : 
<span class="lineNum">    6567 </span><span class="lineCov">          8 :         if (dbg_cnt (sched_insn) == false)</span>
<span class="lineNum">    6568 </span><span class="lineNoCov">          0 :           skip_insn = first_nonscheduled_insn ();</span>
<span class="lineNum">    6569 </span>            :         else
<span class="lineNum">    6570 </span>            :           skip_insn = NULL;
<span class="lineNum">    6571 </span>            : 
<span class="lineNum">    6572 </span><span class="lineCov">         49 :         while (i &lt; ready.n_ready)</span>
<span class="lineNum">    6573 </span>            :           {
<span class="lineNum">    6574 </span><span class="lineCov">         41 :             rtx_insn *insn;</span>
<span class="lineNum">    6575 </span>            : 
<span class="lineNum">    6576 </span><span class="lineCov">         41 :             insn = ready_remove (&amp;ready, i);</span>
<span class="lineNum">    6577 </span>            : 
<span class="lineNum">    6578 </span><span class="lineCov">         41 :             if (insn != skip_insn)</span>
<span class="lineNum">    6579 </span><span class="lineCov">         41 :               queue_insn (insn, 1, &quot;list truncated&quot;);</span>
<span class="lineNum">    6580 </span>            :           }
<span class="lineNum">    6581 </span><span class="lineCov">          8 :         if (skip_insn)</span>
<span class="lineNum">    6582 </span><span class="lineNoCov">          0 :           ready_add (&amp;ready, skip_insn, true);</span>
<span class="lineNum">    6583 </span>            :       }
<span class="lineNum">    6584 </span>            :     }
<span class="lineNum">    6585 </span>            : 
<span class="lineNum">    6586 </span>            :   /* Now we can restore basic block notes and maintain precise cfg.  */
<span class="lineNum">    6587 </span><span class="lineCov">    5672540 :   restore_bb_notes (*target_bb);</span>
<span class="lineNum">    6588 </span>            : 
<span class="lineNum">    6589 </span><span class="lineCov">    5672540 :   last_clock_var = -1;</span>
<span class="lineNum">    6590 </span>            : 
<span class="lineNum">    6591 </span><span class="lineCov">    5672540 :   advance = 0;</span>
<span class="lineNum">    6592 </span>            : 
<span class="lineNum">    6593 </span><span class="lineCov">    5672540 :   gcc_assert (scheduled_insns.length () == 0);</span>
<span class="lineNum">    6594 </span><span class="lineCov">    5672540 :   sort_p = TRUE;</span>
<span class="lineNum">    6595 </span><span class="lineCov">    5672540 :   must_backtrack = false;</span>
<span class="lineNum">    6596 </span><span class="lineCov">    5672540 :   modulo_insns_scheduled = 0;</span>
<span class="lineNum">    6597 </span>            : 
<span class="lineNum">    6598 </span><span class="lineCov">    5672540 :   ls.modulo_epilogue = false;</span>
<span class="lineNum">    6599 </span><span class="lineCov">    5672540 :   ls.first_cycle_insn_p = true;</span>
<span class="lineNum">    6600 </span>            : 
<span class="lineNum">    6601 </span>            :   /* Loop until all the insns in BB are scheduled.  */
<span class="lineNum">    6602 </span><span class="lineCov">   27070657 :   while ((*current_sched_info-&gt;schedule_more_p) ())</span>
<span class="lineNum">    6603 </span>            :     {
<span class="lineNum">    6604 </span><span class="lineCov">   21398117 :       perform_replacements_new_cycle ();</span>
<span class="lineNum">    6605 </span><span class="lineCov">   21398117 :       do</span>
<span class="lineNum">    6606 </span>            :         {
<span class="lineNum">    6607 </span><span class="lineCov">   21398117 :           start_clock_var = clock_var;</span>
<span class="lineNum">    6608 </span>            : 
<span class="lineNum">    6609 </span><span class="lineCov">   21398117 :           clock_var++;</span>
<span class="lineNum">    6610 </span>            : 
<span class="lineNum">    6611 </span><span class="lineCov">   21398117 :           advance_one_cycle ();</span>
<span class="lineNum">    6612 </span>            : 
<span class="lineNum">    6613 </span>            :           /* Add to the ready list all pending insns that can be issued now.
<span class="lineNum">    6614 </span>            :              If there are no ready insns, increment clock until one
<span class="lineNum">    6615 </span>            :              is ready and add all pending insns at that point to the ready
<span class="lineNum">    6616 </span>            :              list.  */
<span class="lineNum">    6617 </span><span class="lineCov">   21398117 :           queue_to_ready (&amp;ready);</span>
<span class="lineNum">    6618 </span>            : 
<span class="lineNum">    6619 </span><span class="lineCov">   21398117 :           gcc_assert (ready.n_ready);</span>
<span class="lineNum">    6620 </span>            : 
<span class="lineNum">    6621 </span><span class="lineCov">   21398117 :           if (sched_verbose &gt;= 2)</span>
<span class="lineNum">    6622 </span>            :             {
<span class="lineNum">    6623 </span><span class="lineNoCov">          0 :               fprintf (sched_dump, &quot;;;\t\tReady list after queue_to_ready:&quot;);</span>
<span class="lineNum">    6624 </span><span class="lineNoCov">          0 :               debug_ready_list (&amp;ready);</span>
<span class="lineNum">    6625 </span>            :             }
<span class="lineNum">    6626 </span><span class="lineCov">   21398117 :           advance -= clock_var - start_clock_var;</span>
<span class="lineNum">    6627 </span>            :         }
<span class="lineNum">    6628 </span><span class="lineCov">   21398117 :       while (advance &gt; 0);</span>
<span class="lineNum">    6629 </span>            : 
<span class="lineNum">    6630 </span><span class="lineCov">   21398117 :       if (ls.modulo_epilogue)</span>
<span class="lineNum">    6631 </span>            :         {
<span class="lineNum">    6632 </span><span class="lineNoCov">          0 :           int stage = clock_var / modulo_ii;</span>
<span class="lineNum">    6633 </span><span class="lineNoCov">          0 :           if (stage &gt; modulo_last_stage * 2 + 2)</span>
<span class="lineNum">    6634 </span>            :             {
<span class="lineNum">    6635 </span><span class="lineNoCov">          0 :               if (sched_verbose &gt;= 2)</span>
<span class="lineNum">    6636 </span><span class="lineNoCov">          0 :                 fprintf (sched_dump,</span>
<span class="lineNum">    6637 </span>            :                          &quot;;;\t\tmodulo scheduled succeeded at II %d\n&quot;,
<span class="lineNum">    6638 </span>            :                          modulo_ii);
<span class="lineNum">    6639 </span><span class="lineNoCov">          0 :               success = true;</span>
<span class="lineNum">    6640 </span><span class="lineNoCov">          0 :               goto end_schedule;</span>
<span class="lineNum">    6641 </span>            :             }
<span class="lineNum">    6642 </span>            :         }
<span class="lineNum">    6643 </span><span class="lineCov">   21398117 :       else if (modulo_ii &gt; 0)</span>
<span class="lineNum">    6644 </span>            :         {
<span class="lineNum">    6645 </span><span class="lineNoCov">          0 :           int stage = clock_var / modulo_ii;</span>
<span class="lineNum">    6646 </span><span class="lineNoCov">          0 :           if (stage &gt; modulo_max_stages)</span>
<span class="lineNum">    6647 </span>            :             {
<span class="lineNum">    6648 </span><span class="lineNoCov">          0 :               if (sched_verbose &gt;= 2)</span>
<span class="lineNum">    6649 </span><span class="lineNoCov">          0 :                 fprintf (sched_dump,</span>
<span class="lineNum">    6650 </span>            :                          &quot;;;\t\tfailing schedule due to excessive stages\n&quot;);
<span class="lineNum">    6651 </span><span class="lineNoCov">          0 :               goto end_schedule;</span>
<span class="lineNum">    6652 </span>            :             }
<span class="lineNum">    6653 </span><span class="lineNoCov">          0 :           if (modulo_n_insns == modulo_insns_scheduled</span>
<span class="lineNum">    6654 </span><span class="lineNoCov">          0 :               &amp;&amp; stage &gt; modulo_last_stage)</span>
<span class="lineNum">    6655 </span>            :             {
<span class="lineNum">    6656 </span><span class="lineNoCov">          0 :               if (sched_verbose &gt;= 2)</span>
<span class="lineNum">    6657 </span><span class="lineNoCov">          0 :                 fprintf (sched_dump,</span>
<span class="lineNum">    6658 </span>            :                          &quot;;;\t\tfound kernel after %d stages, II %d\n&quot;,
<span class="lineNum">    6659 </span>            :                          stage, modulo_ii);
<span class="lineNum">    6660 </span><span class="lineNoCov">          0 :               ls.modulo_epilogue = true;</span>
<span class="lineNum">    6661 </span>            :             }
<span class="lineNum">    6662 </span>            :         }
<span class="lineNum">    6663 </span>            : 
<span class="lineNum">    6664 </span><span class="lineCov">   21398117 :       prune_ready_list (temp_state, true, false, ls.modulo_epilogue);</span>
<span class="lineNum">    6665 </span><span class="lineCov">   21398117 :       if (ready.n_ready == 0)</span>
<span class="lineNum">    6666 </span>            :         continue;
<span class="lineNum">    6667 </span><span class="lineCov">   21395865 :       if (must_backtrack)</span>
<span class="lineNum">    6668 </span>            :         goto do_backtrack;
<span class="lineNum">    6669 </span>            : 
<span class="lineNum">    6670 </span><span class="lineCov">   21395865 :       ls.shadows_only_p = false;</span>
<span class="lineNum">    6671 </span><span class="lineCov">   21395865 :       cycle_issued_insns = 0;</span>
<span class="lineNum">    6672 </span><span class="lineCov">   21395865 :       ls.can_issue_more = issue_rate;</span>
<span class="lineNum">    6673 </span><span class="lineCov">   56168409 :       for (;;)</span>
<span class="lineNum">    6674 </span>            :         {
<span class="lineNum">    6675 </span><span class="lineCov">   56168409 :           rtx_insn *insn;</span>
<span class="lineNum">    6676 </span><span class="lineCov">   56168409 :           int cost;</span>
<span class="lineNum">    6677 </span><span class="lineCov">   56168409 :           bool asm_p;</span>
<span class="lineNum">    6678 </span>            : 
<span class="lineNum">    6679 </span><span class="lineCov">   56168409 :           if (sort_p &amp;&amp; ready.n_ready &gt; 0)</span>
<span class="lineNum">    6680 </span>            :             {
<span class="lineNum">    6681 </span>            :               /* Sort the ready list based on priority.  This must be
<span class="lineNum">    6682 </span>            :                  done every iteration through the loop, as schedule_insn
<span class="lineNum">    6683 </span>            :                  may have readied additional insns that will not be
<span class="lineNum">    6684 </span>            :                  sorted correctly.  */
<span class="lineNum">    6685 </span><span class="lineCov">   35926455 :               ready_sort (&amp;ready);</span>
<span class="lineNum">    6686 </span>            : 
<span class="lineNum">    6687 </span><span class="lineCov">   35926455 :               if (sched_verbose &gt;= 2)</span>
<span class="lineNum">    6688 </span>            :                 {
<span class="lineNum">    6689 </span><span class="lineNoCov">          0 :                   fprintf (sched_dump,</span>
<span class="lineNum">    6690 </span>            :                            &quot;;;\t\tReady list after ready_sort:    &quot;);
<span class="lineNum">    6691 </span><span class="lineNoCov">          0 :                   debug_ready_list (&amp;ready);</span>
<span class="lineNum">    6692 </span>            :                 }
<span class="lineNum">    6693 </span>            :             }
<span class="lineNum">    6694 </span>            : 
<span class="lineNum">    6695 </span>            :           /* We don't want md sched reorder to even see debug isns, so put
<span class="lineNum">    6696 </span>            :              them out right away.  */
<span class="lineNum">    6697 </span><span class="lineCov">   35926455 :           if (ready.n_ready &amp;&amp; DEBUG_INSN_P (ready_element (&amp;ready, 0))</span>
<span class="lineNum">    6698 </span><span class="lineCov">   59862104 :               &amp;&amp; (*current_sched_info-&gt;schedule_more_p) ())</span>
<span class="lineNum">    6699 </span>            :             {
<span class="lineNum">    6700 </span><span class="lineCov">   30296771 :               while (ready.n_ready &amp;&amp; DEBUG_INSN_P (ready_element (&amp;ready, 0)))</span>
<span class="lineNum">    6701 </span>            :                 {
<span class="lineNum">    6702 </span><span class="lineCov">   26603076 :                   rtx_insn *insn = ready_remove_first (&amp;ready);</span>
<span class="lineNum">    6703 </span><span class="lineCov">   26603076 :                   gcc_assert (DEBUG_INSN_P (insn));</span>
<span class="lineNum">    6704 </span><span class="lineCov">   26603076 :                   (*current_sched_info-&gt;begin_schedule_ready) (insn);</span>
<span class="lineNum">    6705 </span><span class="lineCov">   26603076 :                   scheduled_insns.safe_push (insn);</span>
<span class="lineNum">    6706 </span><span class="lineCov">   26603076 :                   last_scheduled_insn = insn;</span>
<span class="lineNum">    6707 </span><span class="lineCov">   26603076 :                   advance = schedule_insn (insn);</span>
<span class="lineNum">    6708 </span><span class="lineCov">   26603076 :                   gcc_assert (advance == 0);</span>
<span class="lineNum">    6709 </span><span class="lineCov">   26603076 :                   if (ready.n_ready &gt; 0)</span>
<span class="lineNum">    6710 </span><span class="lineCov">   25522152 :                     ready_sort (&amp;ready);</span>
<span class="lineNum">    6711 </span>            :                 }
<span class="lineNum">    6712 </span>            :             }
<span class="lineNum">    6713 </span>            : 
<span class="lineNum">    6714 </span><span class="lineCov">   56168409 :           if (ls.first_cycle_insn_p &amp;&amp; !ready.n_ready)</span>
<span class="lineNum">    6715 </span>            :             break;
<span class="lineNum">    6716 </span>            : 
<span class="lineNum">    6717 </span><span class="lineCov">   56167558 :         resume_after_backtrack:</span>
<span class="lineNum">    6718 </span>            :           /* Allow the target to reorder the list, typically for
<span class="lineNum">    6719 </span>            :              better instruction bundling.  */
<span class="lineNum">    6720 </span><span class="lineCov">   56167558 :           if (sort_p</span>
<span class="lineNum">    6721 </span><span class="lineCov">   56167558 :               &amp;&amp; (ready.n_ready == 0</span>
<span class="lineNum">    6722 </span><span class="lineCov">   91013089 :                   || !SCHED_GROUP_P (ready_element (&amp;ready, 0))))</span>
<span class="lineNum">    6723 </span>            :             {
<span class="lineNum">    6724 </span><span class="lineCov">   54081451 :               if (ls.first_cycle_insn_p &amp;&amp; targetm.sched.reorder)</span>
<span class="lineNum">    6725 </span><span class="lineCov">   21385820 :                 ls.can_issue_more</span>
<span class="lineNum">    6726 </span><span class="lineCov">   21385820 :                   = targetm.sched.reorder (sched_dump, sched_verbose,</span>
<span class="lineNum">    6727 </span>            :                                            ready_lastpos (&amp;ready),
<span class="lineNum">    6728 </span>            :                                            &amp;ready.n_ready, clock_var);
<span class="lineNum">    6729 </span><span class="lineCov">   32695631 :               else if (!ls.first_cycle_insn_p &amp;&amp; targetm.sched.reorder2)</span>
<span class="lineNum">    6730 </span><span class="lineNoCov">          0 :                 ls.can_issue_more</span>
<span class="lineNum">    6731 </span><span class="lineNoCov">          0 :                   = targetm.sched.reorder2 (sched_dump, sched_verbose,</span>
<span class="lineNum">    6732 </span><span class="lineNoCov">          0 :                                             ready.n_ready</span>
<span class="lineNum">    6733 </span><span class="lineNoCov">          0 :                                             ? ready_lastpos (&amp;ready) : NULL,</span>
<span class="lineNum">    6734 </span>            :                                             &amp;ready.n_ready, clock_var);
<span class="lineNum">    6735 </span>            :             }
<span class="lineNum">    6736 </span>            : 
<span class="lineNum">    6737 </span><span class="lineCov">   56167558 :         restart_choose_ready:</span>
<span class="lineNum">    6738 </span><span class="lineCov">   56167558 :           if (sched_verbose &gt;= 2)</span>
<span class="lineNum">    6739 </span>            :             {
<span class="lineNum">    6740 </span><span class="lineNoCov">          0 :               fprintf (sched_dump, &quot;;;\tReady list (t = %3d):  &quot;,</span>
<span class="lineNum">    6741 </span>            :                        clock_var);
<span class="lineNum">    6742 </span><span class="lineNoCov">          0 :               debug_ready_list (&amp;ready);</span>
<span class="lineNum">    6743 </span><span class="lineNoCov">          0 :               if (sched_pressure == SCHED_PRESSURE_WEIGHTED)</span>
<span class="lineNum">    6744 </span><span class="lineNoCov">          0 :                 print_curr_reg_pressure ();</span>
<span class="lineNum">    6745 </span>            :             }
<span class="lineNum">    6746 </span>            : 
<span class="lineNum">    6747 </span><span class="lineCov">   56167558 :           if (ready.n_ready == 0</span>
<span class="lineNum">    6748 </span><span class="lineCov">   21322027 :               &amp;&amp; ls.can_issue_more</span>
<span class="lineNum">    6749 </span><span class="lineCov">   20416074 :               &amp;&amp; reload_completed)</span>
<span class="lineNum">    6750 </span>            :             {
<span class="lineNum">    6751 </span>            :               /* Allow scheduling insns directly from the queue in case
<span class="lineNum">    6752 </span>            :                  there's nothing better to do (ready list is empty) but
<span class="lineNum">    6753 </span>            :                  there are still vacant dispatch slots in the current cycle.  */
<span class="lineNum">    6754 </span><span class="lineCov">   20414146 :               if (sched_verbose &gt;= 6)</span>
<span class="lineNum">    6755 </span><span class="lineNoCov">          0 :                 fprintf (sched_dump,&quot;;;\t\tSecond chance\n&quot;);</span>
<span class="lineNum">    6756 </span><span class="lineCov">   20414146 :               memcpy (temp_state, curr_state, dfa_state_size);</span>
<span class="lineNum">    6757 </span><span class="lineCov">   20414146 :               if (early_queue_to_ready (temp_state, &amp;ready))</span>
<span class="lineNum">    6758 </span><span class="lineCov">          4 :                 ready_sort (&amp;ready);</span>
<span class="lineNum">    6759 </span>            :             }
<span class="lineNum">    6760 </span>            : 
<span class="lineNum">    6761 </span><span class="lineCov">   56167558 :           if (ready.n_ready == 0</span>
<span class="lineNum">    6762 </span><span class="lineCov">   34845535 :               || !ls.can_issue_more</span>
<span class="lineNum">    6763 </span><span class="lineCov">   34826194 :               || state_dead_lock_p (curr_state)</span>
<span class="lineNum">    6764 </span><span class="lineCov">   90993752 :               || !(*current_sched_info-&gt;schedule_more_p) ())</span>
<span class="lineNum">    6765 </span>            :             break;
<span class="lineNum">    6766 </span>            : 
<span class="lineNum">    6767 </span>            :           /* Select and remove the insn from the ready list.  */
<span class="lineNum">    6768 </span><span class="lineCov">   34826194 :           if (sort_p)</span>
<span class="lineNum">    6769 </span>            :             {
<span class="lineNum">    6770 </span><span class="lineCov">   34826194 :               int res;</span>
<span class="lineNum">    6771 </span>            : 
<span class="lineNum">    6772 </span><span class="lineCov">   34826194 :               insn = NULL;</span>
<span class="lineNum">    6773 </span><span class="lineCov">   34826194 :               res = choose_ready (&amp;ready, ls.first_cycle_insn_p, &amp;insn);</span>
<span class="lineNum">    6774 </span>            : 
<span class="lineNum">    6775 </span><span class="lineCov">   34826194 :               if (res &lt; 0)</span>
<span class="lineNum">    6776 </span>            :                 /* Finish cycle.  */
<span class="lineNum">    6777 </span>            :                 break;
<span class="lineNum">    6778 </span><span class="lineCov">   34826194 :               if (res &gt; 0)</span>
<span class="lineNum">    6779 </span>            :                 goto restart_choose_ready;
<span class="lineNum">    6780 </span>            : 
<span class="lineNum">    6781 </span><span class="lineCov">   34826194 :               gcc_assert (insn != NULL_RTX);</span>
<span class="lineNum">    6782 </span>            :             }
<span class="lineNum">    6783 </span>            :           else
<span class="lineNum">    6784 </span><span class="lineNoCov">          0 :             insn = ready_remove_first (&amp;ready);</span>
<span class="lineNum">    6785 </span>            : 
<span class="lineNum">    6786 </span><span class="lineCov">   34826194 :           if (sched_pressure != SCHED_PRESSURE_NONE</span>
<span class="lineNum">    6787 </span><span class="lineCov">   34826194 :               &amp;&amp; INSN_TICK (insn) &gt; clock_var)</span>
<span class="lineNum">    6788 </span>            :             {
<span class="lineNum">    6789 </span><span class="lineCov">       1953 :               ready_add (&amp;ready, insn, true);</span>
<span class="lineNum">    6790 </span><span class="lineCov">       1953 :               advance = 1;</span>
<span class="lineNum">    6791 </span><span class="lineCov">       1953 :               break;</span>
<span class="lineNum">    6792 </span>            :             }
<span class="lineNum">    6793 </span>            : 
<span class="lineNum">    6794 </span><span class="lineCov">   34824241 :           if (targetm.sched.dfa_new_cycle</span>
<span class="lineNum">    6795 </span><span class="lineCov">   34824241 :               &amp;&amp; targetm.sched.dfa_new_cycle (sched_dump, sched_verbose,</span>
<span class="lineNum">    6796 </span>            :                                               insn, last_clock_var,
<span class="lineNum">    6797 </span>            :                                               clock_var, &amp;sort_p))
<span class="lineNum">    6798 </span>            :             /* SORT_P is used by the target to override sorting
<span class="lineNum">    6799 </span>            :                of the ready list.  This is needed when the target
<span class="lineNum">    6800 </span>            :                has modified its internal structures expecting that
<span class="lineNum">    6801 </span>            :                the insn will be issued next.  As we need the insn
<span class="lineNum">    6802 </span>            :                to have the highest priority (so it will be returned by
<span class="lineNum">    6803 </span>            :                the ready_remove_first call above), we invoke
<span class="lineNum">    6804 </span>            :                ready_add (&amp;ready, insn, true).
<span class="lineNum">    6805 </span>            :                But, still, there is one issue: INSN can be later
<span class="lineNum">    6806 </span>            :                discarded by scheduler's front end through
<span class="lineNum">    6807 </span>            :                current_sched_info-&gt;can_schedule_ready_p, hence, won't
<span class="lineNum">    6808 </span>            :                be issued next.  */
<span class="lineNum">    6809 </span>            :             {
<span class="lineNum">    6810 </span><span class="lineNoCov">          0 :               ready_add (&amp;ready, insn, true);</span>
<span class="lineNum">    6811 </span><span class="lineNoCov">          0 :               break;</span>
<span class="lineNum">    6812 </span>            :             }
<span class="lineNum">    6813 </span>            : 
<span class="lineNum">    6814 </span><span class="lineCov">   34824241 :           sort_p = TRUE;</span>
<span class="lineNum">    6815 </span>            : 
<span class="lineNum">    6816 </span><span class="lineCov">   34824241 :           if (current_sched_info-&gt;can_schedule_ready_p</span>
<span class="lineNum">    6817 </span><span class="lineCov">   34824241 :               &amp;&amp; ! (*current_sched_info-&gt;can_schedule_ready_p) (insn))</span>
<span class="lineNum">    6818 </span>            :             /* We normally get here only if we don't want to move
<span class="lineNum">    6819 </span>            :                insn from the split block.  */
<span class="lineNum">    6820 </span>            :             {
<span class="lineNum">    6821 </span><span class="lineNoCov">          0 :               TODO_SPEC (insn) = DEP_POSTPONED;</span>
<span class="lineNum">    6822 </span><span class="lineNoCov">          0 :               goto restart_choose_ready;</span>
<span class="lineNum">    6823 </span>            :             }
<span class="lineNum">    6824 </span>            : 
<span class="lineNum">    6825 </span><span class="lineCov">   34824241 :           if (delay_htab)</span>
<span class="lineNum">    6826 </span>            :             {
<span class="lineNum">    6827 </span>            :               /* If this insn is the first part of a delay-slot pair, record a
<span class="lineNum">    6828 </span>            :                  backtrack point.  */
<span class="lineNum">    6829 </span><span class="lineNoCov">          0 :               struct delay_pair *delay_entry;</span>
<span class="lineNum">    6830 </span><span class="lineNoCov">          0 :               delay_entry</span>
<span class="lineNum">    6831 </span><span class="lineNoCov">          0 :                 = delay_htab-&gt;find_with_hash (insn, htab_hash_pointer (insn));</span>
<span class="lineNum">    6832 </span><span class="lineNoCov">          0 :               if (delay_entry)</span>
<span class="lineNum">    6833 </span>            :                 {
<span class="lineNum">    6834 </span><span class="lineNoCov">          0 :                   save_backtrack_point (delay_entry, ls);</span>
<span class="lineNum">    6835 </span><span class="lineNoCov">          0 :                   if (sched_verbose &gt;= 2)</span>
<span class="lineNum">    6836 </span><span class="lineNoCov">          0 :                     fprintf (sched_dump, &quot;;;\t\tsaving backtrack point\n&quot;);</span>
<span class="lineNum">    6837 </span>            :                 }
<span class="lineNum">    6838 </span>            :             }
<span class="lineNum">    6839 </span>            : 
<span class="lineNum">    6840 </span>            :           /* DECISION is made.  */
<span class="lineNum">    6841 </span>            : 
<span class="lineNum">    6842 </span><span class="lineCov">   34824241 :           if (modulo_ii &gt; 0 &amp;&amp; INSN_UID (insn) &lt; modulo_iter0_max_uid)</span>
<span class="lineNum">    6843 </span>            :             {
<span class="lineNum">    6844 </span><span class="lineNoCov">          0 :               modulo_insns_scheduled++;</span>
<span class="lineNum">    6845 </span><span class="lineNoCov">          0 :               modulo_last_stage = clock_var / modulo_ii;</span>
<span class="lineNum">    6846 </span>            :             }
<span class="lineNum">    6847 </span><span class="lineCov">   34824241 :           if (TODO_SPEC (insn) &amp; SPECULATIVE)</span>
<span class="lineNum">    6848 </span><span class="lineNoCov">          0 :             generate_recovery_code (insn);</span>
<span class="lineNum">    6849 </span>            : 
<span class="lineNum">    6850 </span><span class="lineCov">   34824241 :           if (targetm.sched.dispatch (NULL, IS_DISPATCH_ON))</span>
<span class="lineNum">    6851 </span><span class="lineCov">         14 :             targetm.sched.dispatch_do (insn, ADD_TO_DISPATCH_WINDOW);</span>
<span class="lineNum">    6852 </span>            : 
<span class="lineNum">    6853 </span>            :           /* Update counters, etc in the scheduler's front end.  */
<span class="lineNum">    6854 </span><span class="lineCov">   34824241 :           (*current_sched_info-&gt;begin_schedule_ready) (insn);</span>
<span class="lineNum">    6855 </span><span class="lineCov">   34824241 :           scheduled_insns.safe_push (insn);</span>
<span class="lineNum">    6856 </span><span class="lineCov">   34824241 :           gcc_assert (NONDEBUG_INSN_P (insn));</span>
<span class="lineNum">    6857 </span><span class="lineCov">   34824241 :           last_nondebug_scheduled_insn = last_scheduled_insn = insn;</span>
<span class="lineNum">    6858 </span>            : 
<span class="lineNum">    6859 </span><span class="lineCov">   35309685 :           if (recog_memoized (insn) &gt;= 0)</span>
<span class="lineNum">    6860 </span>            :             {
<span class="lineNum">    6861 </span><span class="lineCov">   34338797 :               memcpy (temp_state, curr_state, dfa_state_size);</span>
<span class="lineNum">    6862 </span><span class="lineCov">   34338797 :               cost = state_transition (curr_state, insn);</span>
<span class="lineNum">    6863 </span><span class="lineCov">   34338797 :               if (sched_pressure != SCHED_PRESSURE_WEIGHTED &amp;&amp; !sched_fusion)</span>
<span class="lineNum">    6864 </span><span class="lineCov">   34333005 :                 gcc_assert (cost &lt; 0);</span>
<span class="lineNum">    6865 </span><span class="lineCov">   34338797 :               if (memcmp (temp_state, curr_state, dfa_state_size) != 0)</span>
<span class="lineNum">    6866 </span><span class="lineCov">   34221962 :                 cycle_issued_insns++;</span>
<span class="lineNum">    6867 </span>            :               asm_p = false;
<span class="lineNum">    6868 </span>            :             }
<span class="lineNum">    6869 </span>            :           else
<span class="lineNum">    6870 </span><span class="lineCov">     485444 :             asm_p = (GET_CODE (PATTERN (insn)) == ASM_INPUT</span>
<span class="lineNum">    6871 </span><span class="lineCov">     485444 :                      || asm_noperands (PATTERN (insn)) &gt;= 0);</span>
<span class="lineNum">    6872 </span>            : 
<span class="lineNum">    6873 </span><span class="lineCov">   34824241 :           if (targetm.sched.variable_issue)</span>
<span class="lineNum">    6874 </span><span class="lineNoCov">          0 :             ls.can_issue_more =</span>
<span class="lineNum">    6875 </span><span class="lineNoCov">          0 :               targetm.sched.variable_issue (sched_dump, sched_verbose,</span>
<span class="lineNum">    6876 </span>            :                                             insn, ls.can_issue_more);
<span class="lineNum">    6877 </span>            :           /* A naked CLOBBER or USE generates no instruction, so do
<span class="lineNum">    6878 </span>            :              not count them against the issue rate.  */
<span class="lineNum">    6879 </span><span class="lineCov">   34824241 :           else if (GET_CODE (PATTERN (insn)) != USE</span>
<span class="lineNum">    6880 </span><span class="lineCov">   34824241 :                    &amp;&amp; GET_CODE (PATTERN (insn)) != CLOBBER)</span>
<span class="lineNum">    6881 </span><span class="lineCov">   34390494 :             ls.can_issue_more--;</span>
<span class="lineNum">    6882 </span><span class="lineCov">   34824241 :           advance = schedule_insn (insn);</span>
<span class="lineNum">    6883 </span>            : 
<span class="lineNum">    6884 </span><span class="lineCov">   34824241 :           if (SHADOW_P (insn))</span>
<span class="lineNum">    6885 </span><span class="lineNoCov">          0 :             ls.shadows_only_p = true;</span>
<span class="lineNum">    6886 </span>            : 
<span class="lineNum">    6887 </span>            :           /* After issuing an asm insn we should start a new cycle.  */
<span class="lineNum">    6888 </span><span class="lineCov">   34824241 :           if (advance == 0 &amp;&amp; asm_p)</span>
<span class="lineNum">    6889 </span><span class="lineCov">      51697 :             advance = 1;</span>
<span class="lineNum">    6890 </span>            : 
<span class="lineNum">    6891 </span><span class="lineCov">   34824241 :           if (must_backtrack)</span>
<span class="lineNum">    6892 </span>            :             break;
<span class="lineNum">    6893 </span>            : 
<span class="lineNum">    6894 </span><span class="lineCov">   34824241 :           if (advance != 0)</span>
<span class="lineNum">    6895 </span>            :             break;
<span class="lineNum">    6896 </span>            : 
<span class="lineNum">    6897 </span><span class="lineCov">   34772544 :           ls.first_cycle_insn_p = false;</span>
<span class="lineNum">    6898 </span><span class="lineCov">   34772544 :           if (ready.n_ready &gt; 0)</span>
<span class="lineNum">    6899 </span><span class="lineCov">   39206154 :             prune_ready_list (temp_state, false, ls.shadows_only_p,</span>
<span class="lineNum">    6900 </span><span class="lineCov">   19603077 :                               ls.modulo_epilogue);</span>
<span class="lineNum">    6901 </span><span class="lineCov">   34772544 :         }</span>
<span class="lineNum">    6902 </span>            : 
<span class="lineNum">    6903 </span><span class="lineCov">   21395865 :     do_backtrack:</span>
<span class="lineNum">    6904 </span><span class="lineCov">   21395865 :       if (!must_backtrack)</span>
<span class="lineNum">    6905 </span><span class="lineCov">   21532105 :         for (i = 0; i &lt; ready.n_ready; i++)</span>
<span class="lineNum">    6906 </span>            :           {
<span class="lineNum">    6907 </span><span class="lineCov">     136240 :             rtx_insn *insn = ready_element (&amp;ready, i);</span>
<span class="lineNum">    6908 </span><span class="lineCov">     136240 :             if (INSN_EXACT_TICK (insn) == clock_var)</span>
<span class="lineNum">    6909 </span>            :               {
<span class="lineNum">    6910 </span><span class="lineNoCov">          0 :                 must_backtrack = true;</span>
<span class="lineNum">    6911 </span><span class="lineNoCov">          0 :                 clock_var++;</span>
<span class="lineNum">    6912 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    6913 </span>            :               }
<span class="lineNum">    6914 </span>            :           }
<span class="lineNum">    6915 </span><span class="lineCov">   21395865 :       if (must_backtrack &amp;&amp; modulo_ii &gt; 0)</span>
<span class="lineNum">    6916 </span>            :         {
<span class="lineNum">    6917 </span><span class="lineNoCov">          0 :           if (modulo_backtracks_left == 0)</span>
<span class="lineNum">    6918 </span><span class="lineNoCov">          0 :             goto end_schedule;</span>
<span class="lineNum">    6919 </span><span class="lineNoCov">          0 :           modulo_backtracks_left--;</span>
<span class="lineNum">    6920 </span>            :         }
<span class="lineNum">    6921 </span><span class="lineCov">   21395865 :       while (must_backtrack)</span>
<span class="lineNum">    6922 </span>            :         {
<span class="lineNum">    6923 </span><span class="lineNoCov">          0 :           struct haifa_saved_data *failed;</span>
<span class="lineNum">    6924 </span><span class="lineNoCov">          0 :           rtx_insn *failed_insn;</span>
<span class="lineNum">    6925 </span>            : 
<span class="lineNum">    6926 </span><span class="lineNoCov">          0 :           must_backtrack = false;</span>
<span class="lineNum">    6927 </span><span class="lineNoCov">          0 :           failed = verify_shadows ();</span>
<span class="lineNum">    6928 </span><span class="lineNoCov">          0 :           gcc_assert (failed);</span>
<span class="lineNum">    6929 </span>            : 
<span class="lineNum">    6930 </span><span class="lineNoCov">          0 :           failed_insn = failed-&gt;delay_pair-&gt;i1;</span>
<span class="lineNum">    6931 </span>            :           /* Clear these queues.  */
<span class="lineNum">    6932 </span><span class="lineNoCov">          0 :           perform_replacements_new_cycle ();</span>
<span class="lineNum">    6933 </span><span class="lineNoCov">          0 :           toggle_cancelled_flags (false);</span>
<span class="lineNum">    6934 </span><span class="lineNoCov">          0 :           unschedule_insns_until (failed_insn);</span>
<span class="lineNum">    6935 </span><span class="lineNoCov">          0 :           while (failed != backtrack_queue)</span>
<span class="lineNum">    6936 </span><span class="lineNoCov">          0 :             free_topmost_backtrack_point (true);</span>
<span class="lineNum">    6937 </span><span class="lineNoCov">          0 :           restore_last_backtrack_point (&amp;ls);</span>
<span class="lineNum">    6938 </span><span class="lineNoCov">          0 :           if (sched_verbose &gt;= 2)</span>
<span class="lineNum">    6939 </span><span class="lineNoCov">          0 :             fprintf (sched_dump, &quot;;;\t\trewind to cycle %d\n&quot;, clock_var);</span>
<span class="lineNum">    6940 </span>            :           /* Delay by at least a cycle.  This could cause additional
<span class="lineNum">    6941 </span>            :              backtracking.  */
<span class="lineNum">    6942 </span><span class="lineNoCov">          0 :           queue_insn (failed_insn, 1, &quot;backtracked&quot;);</span>
<span class="lineNum">    6943 </span><span class="lineNoCov">          0 :           advance = 0;</span>
<span class="lineNum">    6944 </span><span class="lineNoCov">          0 :           if (must_backtrack)</span>
<span class="lineNum">    6945 </span>            :             continue;
<span class="lineNum">    6946 </span><span class="lineNoCov">          0 :           if (ready.n_ready &gt; 0)</span>
<span class="lineNum">    6947 </span>            :             goto resume_after_backtrack;
<span class="lineNum">    6948 </span>            :           else
<span class="lineNum">    6949 </span>            :             {
<span class="lineNum">    6950 </span><span class="lineNoCov">          0 :               if (clock_var == 0 &amp;&amp; ls.first_cycle_insn_p)</span>
<span class="lineNum">    6951 </span>            :                 goto end_schedule;
<span class="lineNum">    6952 </span>            :               advance = 1;
<span class="lineNum">    6953 </span>            :               break;
<span class="lineNum">    6954 </span>            :             }
<span class="lineNum">    6955 </span>            :         }
<span class="lineNum">    6956 </span><span class="lineCov">   21395865 :       ls.first_cycle_insn_p = true;</span>
<span class="lineNum">    6957 </span>            :     }
<span class="lineNum">    6958 </span><span class="lineCov">    5672540 :   if (ls.modulo_epilogue)</span>
<span class="lineNum">    6959 </span><span class="lineNoCov">          0 :     success = true;</span>
<span class="lineNum">    6960 </span><span class="lineCov">    5672540 :  end_schedule:</span>
<span class="lineNum">    6961 </span><span class="lineCov">    5672540 :   if (!ls.first_cycle_insn_p || advance)</span>
<span class="lineNum">    6962 </span><span class="lineCov">        446 :     advance_one_cycle ();</span>
<span class="lineNum">    6963 </span><span class="lineCov">    5672540 :   perform_replacements_new_cycle ();</span>
<span class="lineNum">    6964 </span><span class="lineCov">    5672540 :   if (modulo_ii &gt; 0)</span>
<span class="lineNum">    6965 </span>            :     {
<span class="lineNum">    6966 </span>            :       /* Once again, debug insn suckiness: they can be on the ready list
<span class="lineNum">    6967 </span>            :          even if they have unresolved dependencies.  To make our view
<span class="lineNum">    6968 </span>            :          of the world consistent, remove such &quot;ready&quot; insns.  */
<span class="lineNum">    6969 </span><span class="lineNoCov">          0 :     restart_debug_insn_loop:</span>
<span class="lineNum">    6970 </span><span class="lineNoCov">          0 :       for (i = ready.n_ready - 1; i &gt;= 0; i--)</span>
<span class="lineNum">    6971 </span>            :         {
<span class="lineNum">    6972 </span><span class="lineNoCov">          0 :           rtx_insn *x;</span>
<span class="lineNum">    6973 </span>            : 
<span class="lineNum">    6974 </span><span class="lineNoCov">          0 :           x = ready_element (&amp;ready, i);</span>
<span class="lineNum">    6975 </span><span class="lineNoCov">          0 :           if (DEPS_LIST_FIRST (INSN_HARD_BACK_DEPS (x)) != NULL</span>
<span class="lineNum">    6976 </span><span class="lineNoCov">          0 :               || DEPS_LIST_FIRST (INSN_SPEC_BACK_DEPS (x)) != NULL)</span>
<span class="lineNum">    6977 </span>            :             {
<span class="lineNum">    6978 </span><span class="lineNoCov">          0 :               ready_remove (&amp;ready, i);</span>
<span class="lineNum">    6979 </span><span class="lineNoCov">          0 :               goto restart_debug_insn_loop;</span>
<span class="lineNum">    6980 </span>            :             }
<span class="lineNum">    6981 </span>            :         }
<span class="lineNum">    6982 </span><span class="lineNoCov">          0 :       for (i = ready.n_ready - 1; i &gt;= 0; i--)</span>
<span class="lineNum">    6983 </span>            :         {
<span class="lineNum">    6984 </span><span class="lineNoCov">          0 :           rtx_insn *x;</span>
<span class="lineNum">    6985 </span>            : 
<span class="lineNum">    6986 </span><span class="lineNoCov">          0 :           x = ready_element (&amp;ready, i);</span>
<span class="lineNum">    6987 </span><span class="lineNoCov">          0 :           resolve_dependencies (x);</span>
<span class="lineNum">    6988 </span>            :         }
<span class="lineNum">    6989 </span><span class="lineNoCov">          0 :       for (i = 0; i &lt;= max_insn_queue_index; i++)</span>
<span class="lineNum">    6990 </span>            :         {
<span class="lineNum">    6991 </span><span class="lineNoCov">          0 :           rtx_insn_list *link;</span>
<span class="lineNum">    6992 </span><span class="lineNoCov">          0 :           while ((link = insn_queue[i]) != NULL)</span>
<span class="lineNum">    6993 </span>            :             {
<span class="lineNum">    6994 </span><span class="lineNoCov">          0 :               rtx_insn *x = link-&gt;insn ();</span>
<span class="lineNum">    6995 </span><span class="lineNoCov">          0 :               insn_queue[i] = link-&gt;next ();</span>
<span class="lineNum">    6996 </span><span class="lineNoCov">          0 :               QUEUE_INDEX (x) = QUEUE_NOWHERE;</span>
<span class="lineNum">    6997 </span><span class="lineNoCov">          0 :               free_INSN_LIST_node (link);</span>
<span class="lineNum">    6998 </span><span class="lineNoCov">          0 :               resolve_dependencies (x);</span>
<span class="lineNum">    6999 </span>            :             }
<span class="lineNum">    7000 </span>            :         }
<span class="lineNum">    7001 </span>            :     }
<span class="lineNum">    7002 </span>            : 
<span class="lineNum">    7003 </span><span class="lineCov">    5672540 :   if (!success)</span>
<span class="lineNum">    7004 </span><span class="lineNoCov">          0 :     undo_all_replacements ();</span>
<span class="lineNum">    7005 </span>            : 
<span class="lineNum">    7006 </span>            :   /* Debug info.  */
<span class="lineNum">    7007 </span><span class="lineCov">    5672540 :   if (sched_verbose)</span>
<span class="lineNum">    7008 </span>            :     {
<span class="lineNum">    7009 </span><span class="lineCov">        186 :       fprintf (sched_dump, &quot;;;\tReady list (final):  &quot;);</span>
<span class="lineNum">    7010 </span><span class="lineCov">        186 :       debug_ready_list (&amp;ready);</span>
<span class="lineNum">    7011 </span>            :     }
<span class="lineNum">    7012 </span>            : 
<span class="lineNum">    7013 </span><span class="lineCov">    5672540 :   if (modulo_ii == 0 &amp;&amp; current_sched_info-&gt;queue_must_finish_empty)</span>
<span class="lineNum">    7014 </span>            :     /* Sanity check -- queue must be empty now.  Meaningless if region has
<span class="lineNum">    7015 </span>            :        multiple bbs.  */
<span class="lineNum">    7016 </span><span class="lineCov">    5672426 :     gcc_assert (!q_size &amp;&amp; !ready.n_ready &amp;&amp; !ready.n_debug);</span>
<span class="lineNum">    7017 </span><span class="lineCov">        114 :   else if (modulo_ii == 0)</span>
<span class="lineNum">    7018 </span>            :     {
<span class="lineNum">    7019 </span>            :       /* We must maintain QUEUE_INDEX between blocks in region.  */
<span class="lineNum">    7020 </span><span class="lineCov">        150 :       for (i = ready.n_ready - 1; i &gt;= 0; i--)</span>
<span class="lineNum">    7021 </span>            :         {
<span class="lineNum">    7022 </span><span class="lineCov">         36 :           rtx_insn *x;</span>
<span class="lineNum">    7023 </span>            : 
<span class="lineNum">    7024 </span><span class="lineCov">         36 :           x = ready_element (&amp;ready, i);</span>
<span class="lineNum">    7025 </span><span class="lineCov">         36 :           QUEUE_INDEX (x) = QUEUE_NOWHERE;</span>
<span class="lineNum">    7026 </span><span class="lineCov">         36 :           TODO_SPEC (x) = HARD_DEP;</span>
<span class="lineNum">    7027 </span>            :         }
<span class="lineNum">    7028 </span>            : 
<span class="lineNum">    7029 </span><span class="lineCov">        114 :       if (q_size)</span>
<span class="lineNum">    7030 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt;= max_insn_queue_index; i++)</span>
<span class="lineNum">    7031 </span>            :           {
<span class="lineNum">    7032 </span><span class="lineNoCov">          0 :             rtx_insn_list *link;</span>
<span class="lineNum">    7033 </span><span class="lineNoCov">          0 :             for (link = insn_queue[i]; link; link = link-&gt;next ())</span>
<span class="lineNum">    7034 </span>            :               {
<span class="lineNum">    7035 </span><span class="lineNoCov">          0 :                 rtx_insn *x;</span>
<span class="lineNum">    7036 </span>            : 
<span class="lineNum">    7037 </span><span class="lineNoCov">          0 :                 x = link-&gt;insn ();</span>
<span class="lineNum">    7038 </span><span class="lineNoCov">          0 :                 QUEUE_INDEX (x) = QUEUE_NOWHERE;</span>
<span class="lineNum">    7039 </span><span class="lineNoCov">          0 :                 TODO_SPEC (x) = HARD_DEP;</span>
<span class="lineNum">    7040 </span>            :               }
<span class="lineNum">    7041 </span><span class="lineNoCov">          0 :             free_INSN_LIST_list (&amp;insn_queue[i]);</span>
<span class="lineNum">    7042 </span>            :           }
<span class="lineNum">    7043 </span>            :     }
<span class="lineNum">    7044 </span>            : 
<span class="lineNum">    7045 </span><span class="lineCov">    5672540 :   if (sched_pressure == SCHED_PRESSURE_MODEL)</span>
<span class="lineNum">    7046 </span><span class="lineNoCov">          0 :     model_end_schedule ();</span>
<span class="lineNum">    7047 </span>            : 
<span class="lineNum">    7048 </span><span class="lineCov">    5672540 :   if (success)</span>
<span class="lineNum">    7049 </span>            :     {
<span class="lineNum">    7050 </span><span class="lineCov">    5672540 :       commit_schedule (prev_head, tail, target_bb);</span>
<span class="lineNum">    7051 </span><span class="lineCov">    5672540 :       if (sched_verbose)</span>
<span class="lineNum">    7052 </span><span class="lineCov">        186 :         fprintf (sched_dump, &quot;;;   total time = %d\n&quot;, clock_var);</span>
<span class="lineNum">    7053 </span>            :     }
<span class="lineNum">    7054 </span>            :   else
<span class="lineNum">    7055 </span><span class="lineNoCov">          0 :     last_scheduled_insn = tail;</span>
<span class="lineNum">    7056 </span>            : 
<span class="lineNum">    7057 </span><span class="lineCov">    5672540 :   scheduled_insns.truncate (0);</span>
<span class="lineNum">    7058 </span>            : 
<span class="lineNum">    7059 </span><span class="lineCov">    5672540 :   if (!current_sched_info-&gt;queue_must_finish_empty</span>
<span class="lineNum">    7060 </span><span class="lineCov">    5672426 :       || haifa_recovery_bb_recently_added_p)</span>
<span class="lineNum">    7061 </span>            :     {
<span class="lineNum">    7062 </span>            :       /* INSN_TICK (minimum clock tick at which the insn becomes
<span class="lineNum">    7063 </span>            :          ready) may be not correct for the insn in the subsequent
<span class="lineNum">    7064 </span>            :          blocks of the region.  We should use a correct value of
<span class="lineNum">    7065 </span>            :          `clock_var' or modify INSN_TICK.  It is better to keep
<span class="lineNum">    7066 </span>            :          clock_var value equal to 0 at the start of a basic block.
<span class="lineNum">    7067 </span>            :          Therefore we modify INSN_TICK here.  */
<span class="lineNum">    7068 </span><span class="lineCov">        114 :       fix_inter_tick (NEXT_INSN (prev_head), last_scheduled_insn);</span>
<span class="lineNum">    7069 </span>            :     }
<span class="lineNum">    7070 </span>            : 
<span class="lineNum">    7071 </span><span class="lineCov">    5672540 :   if (targetm.sched.finish)</span>
<span class="lineNum">    7072 </span>            :     {
<span class="lineNum">    7073 </span><span class="lineNoCov">          0 :       targetm.sched.finish (sched_dump, sched_verbose);</span>
<span class="lineNum">    7074 </span>            :       /* Target might have added some instructions to the scheduled block
<span class="lineNum">    7075 </span>            :          in its md_finish () hook.  These new insns don't have any data
<span class="lineNum">    7076 </span>            :          initialized and to identify them we extend h_i_d so that they'll
<span class="lineNum">    7077 </span>            :          get zero luids.  */
<span class="lineNum">    7078 </span><span class="lineNoCov">          0 :       sched_extend_luids ();</span>
<span class="lineNum">    7079 </span>            :     }
<span class="lineNum">    7080 </span>            : 
<span class="lineNum">    7081 </span>            :   /* Update head/tail boundaries.  */
<span class="lineNum">    7082 </span><span class="lineCov">    5672540 :   head = NEXT_INSN (prev_head);</span>
<span class="lineNum">    7083 </span><span class="lineCov">    5672540 :   tail = last_scheduled_insn;</span>
<span class="lineNum">    7084 </span>            : 
<span class="lineNum">    7085 </span><span class="lineCov">    5672540 :   if (sched_verbose)</span>
<span class="lineNum">    7086 </span>            :     {
<span class="lineNum">    7087 </span><span class="lineCov">        558 :       fprintf (sched_dump, &quot;;;   new head = %d\n;;   new tail = %d\n&quot;,</span>
<span class="lineNum">    7088 </span><span class="lineCov">        186 :                INSN_UID (head), INSN_UID (tail));</span>
<span class="lineNum">    7089 </span>            : 
<span class="lineNum">    7090 </span><span class="lineCov">        186 :       if (sched_verbose &gt;= 2)</span>
<span class="lineNum">    7091 </span>            :         {
<span class="lineNum">    7092 </span><span class="lineNoCov">          0 :           dump_insn_stream (head, tail);</span>
<span class="lineNum">    7093 </span><span class="lineNoCov">          0 :           print_rank_for_schedule_stats (&quot;;; TOTAL &quot;, &amp;rank_for_schedule_stats,</span>
<span class="lineNum">    7094 </span>            :                                          NULL);
<span class="lineNum">    7095 </span>            :         }
<span class="lineNum">    7096 </span>            : 
<span class="lineNum">    7097 </span><span class="lineCov">        186 :       fprintf (sched_dump, &quot;\n&quot;);</span>
<span class="lineNum">    7098 </span>            :     }
<span class="lineNum">    7099 </span>            : 
<span class="lineNum">    7100 </span><span class="lineCov">    5672540 :   head = restore_other_notes (head, NULL);</span>
<span class="lineNum">    7101 </span>            : 
<span class="lineNum">    7102 </span><span class="lineCov">    5672540 :   current_sched_info-&gt;head = head;</span>
<span class="lineNum">    7103 </span><span class="lineCov">    5672540 :   current_sched_info-&gt;tail = tail;</span>
<span class="lineNum">    7104 </span>            : 
<span class="lineNum">    7105 </span><span class="lineCov">    5672540 :   free_backtrack_queue ();</span>
<span class="lineNum">    7106 </span>            : 
<span class="lineNum">    7107 </span><span class="lineCov">    5672540 :   return success;</span>
<span class="lineNum">    7108 </span>            : }
<span class="lineNum">    7109 </span>            : 
<span class="lineNum">    7110 </span>            : /* Set_priorities: compute priority of each insn in the block.  */
<a name="7111"><span class="lineNum">    7111 </span>            : </a>
<span class="lineNum">    7112 </span>            : int
<span class="lineNum">    7113 </span><span class="lineCov">    5673466 : set_priorities (rtx_insn *head, rtx_insn *tail)</span>
<span class="lineNum">    7114 </span>            : {
<span class="lineNum">    7115 </span><span class="lineCov">    5673466 :   rtx_insn *insn;</span>
<span class="lineNum">    7116 </span><span class="lineCov">    5673466 :   int n_insn;</span>
<span class="lineNum">    7117 </span><span class="lineCov">   11346932 :   int sched_max_insns_priority =</span>
<span class="lineNum">    7118 </span><span class="lineCov">    5673466 :         current_sched_info-&gt;sched_max_insns_priority;</span>
<span class="lineNum">    7119 </span><span class="lineCov">    5673466 :   rtx_insn *prev_head;</span>
<span class="lineNum">    7120 </span>            : 
<span class="lineNum">    7121 </span><span class="lineCov">    5673466 :   if (head == tail &amp;&amp; ! INSN_P (head))</span>
<span class="lineNum">    7122 </span><span class="lineNoCov">          0 :     gcc_unreachable ();</span>
<span class="lineNum">    7123 </span>            : 
<span class="lineNum">    7124 </span><span class="lineCov">    5673466 :   n_insn = 0;</span>
<span class="lineNum">    7125 </span>            : 
<span class="lineNum">    7126 </span><span class="lineCov">    5673466 :   prev_head = PREV_INSN (head);</span>
<span class="lineNum">    7127 </span><span class="lineCov">  135322952 :   for (insn = tail; insn != prev_head; insn = PREV_INSN (insn))</span>
<span class="lineNum">    7128 </span>            :     {
<span class="lineNum">    7129 </span><span class="lineCov">   64824743 :       if (!INSN_P (insn))</span>
<span class="lineNum">    7130 </span>            :         continue;
<span class="lineNum">    7131 </span>            : 
<span class="lineNum">    7132 </span><span class="lineCov">   61431337 :       n_insn++;</span>
<span class="lineNum">    7133 </span><span class="lineCov">   61431337 :       (void) priority (insn);</span>
<span class="lineNum">    7134 </span>            : 
<span class="lineNum">    7135 </span><span class="lineCov">   61431337 :       gcc_assert (INSN_PRIORITY_KNOWN (insn));</span>
<span class="lineNum">    7136 </span>            : 
<span class="lineNum">    7137 </span><span class="lineCov">  184294011 :       sched_max_insns_priority = MAX (sched_max_insns_priority,</span>
<span class="lineNum">    7138 </span>            :                                       INSN_PRIORITY (insn));
<span class="lineNum">    7139 </span>            :     }
<span class="lineNum">    7140 </span>            : 
<span class="lineNum">    7141 </span><span class="lineCov">    5673466 :   current_sched_info-&gt;sched_max_insns_priority = sched_max_insns_priority;</span>
<span class="lineNum">    7142 </span>            : 
<span class="lineNum">    7143 </span><span class="lineCov">    5673466 :   return n_insn;</span>
<span class="lineNum">    7144 </span>            : }
<span class="lineNum">    7145 </span>            : 
<a name="7146"><span class="lineNum">    7146 </span>            : /* Set sched_dump and sched_verbose for the desired debugging output. */</a>
<span class="lineNum">    7147 </span>            : void
<span class="lineNum">    7148 </span><span class="lineCov">     584294 : setup_sched_dump (void)</span>
<span class="lineNum">    7149 </span>            : {
<span class="lineNum">    7150 </span><span class="lineCov">     584294 :   sched_verbose = sched_verbose_param;</span>
<span class="lineNum">    7151 </span><span class="lineCov">     584294 :   sched_dump = dump_file;</span>
<span class="lineNum">    7152 </span><span class="lineCov">     584294 :   if (!dump_file)</span>
<span class="lineNum">    7153 </span><span class="lineCov">     584257 :     sched_verbose = 0;</span>
<span class="lineNum">    7154 </span><span class="lineCov">     584294 : }</span>
<span class="lineNum">    7155 </span>            : 
<a name="7156"><span class="lineNum">    7156 </span>            : /* Allocate data for register pressure sensitive scheduling.  */</a>
<span class="lineNum">    7157 </span>            : static void
<span class="lineNum">    7158 </span><span class="lineCov">     584294 : alloc_global_sched_pressure_data (void)</span>
<span class="lineNum">    7159 </span>            : {
<span class="lineNum">    7160 </span><span class="lineCov">     584294 :   if (sched_pressure != SCHED_PRESSURE_NONE)</span>
<span class="lineNum">    7161 </span>            :     {
<span class="lineNum">    7162 </span><span class="lineCov">         74 :       int i, max_regno = max_reg_num ();</span>
<span class="lineNum">    7163 </span>            : 
<span class="lineNum">    7164 </span><span class="lineCov">         74 :       if (sched_dump != NULL)</span>
<span class="lineNum">    7165 </span>            :         /* We need info about pseudos for rtl dumps about pseudo
<span class="lineNum">    7166 </span>            :            classes and costs.  */
<span class="lineNum">    7167 </span><span class="lineNoCov">          0 :         regstat_init_n_sets_and_refs ();</span>
<span class="lineNum">    7168 </span><span class="lineCov">         74 :       ira_set_pseudo_classes (true, sched_verbose ? sched_dump : NULL);</span>
<span class="lineNum">    7169 </span><span class="lineCov">         74 :       sched_regno_pressure_class</span>
<span class="lineNum">    7170 </span><span class="lineCov">         74 :         = (enum reg_class *) xmalloc (max_regno * sizeof (enum reg_class));</span>
<span class="lineNum">    7171 </span><span class="lineCov">       9027 :       for (i = 0; i &lt; max_regno; i++)</span>
<span class="lineNum">    7172 </span><span class="lineCov">      17906 :         sched_regno_pressure_class[i]</span>
<span class="lineNum">    7173 </span><span class="lineCov">       8953 :           = (i &lt; FIRST_PSEUDO_REGISTER</span>
<span class="lineNum">    7174 </span><span class="lineCov">       8953 :              ? ira_pressure_class_translate[REGNO_REG_CLASS (i)]</span>
<span class="lineNum">    7175 </span><span class="lineCov">       3255 :              : ira_pressure_class_translate[reg_allocno_class (i)]);</span>
<span class="lineNum">    7176 </span><span class="lineCov">         74 :       curr_reg_live = BITMAP_ALLOC (NULL);</span>
<span class="lineNum">    7177 </span><span class="lineCov">         74 :       if (sched_pressure == SCHED_PRESSURE_WEIGHTED)</span>
<span class="lineNum">    7178 </span>            :         {
<span class="lineNum">    7179 </span><span class="lineCov">         74 :           saved_reg_live = BITMAP_ALLOC (NULL);</span>
<span class="lineNum">    7180 </span><span class="lineCov">         74 :           region_ref_regs = BITMAP_ALLOC (NULL);</span>
<span class="lineNum">    7181 </span>            :         }
<span class="lineNum">    7182 </span><span class="lineCov">         74 :       if (sched_pressure == SCHED_PRESSURE_MODEL)</span>
<span class="lineNum">    7183 </span><span class="lineNoCov">          0 :         tmp_bitmap = BITMAP_ALLOC (NULL);</span>
<span class="lineNum">    7184 </span>            : 
<span class="lineNum">    7185 </span>            :       /* Calculate number of CALL_SAVED_REGS and FIXED_REGS in register classes
<span class="lineNum">    7186 </span>            :          that we calculate register pressure for.  */
<span class="lineNum">    7187 </span><span class="lineCov">        370 :       for (int c = 0; c &lt; ira_pressure_classes_num; ++c)</span>
<span class="lineNum">    7188 </span>            :         {
<span class="lineNum">    7189 </span><span class="lineCov">        296 :           enum reg_class cl = ira_pressure_classes[c];</span>
<span class="lineNum">    7190 </span>            : 
<span class="lineNum">    7191 </span><span class="lineCov">        296 :           call_saved_regs_num[cl] = 0;</span>
<span class="lineNum">    7192 </span><span class="lineCov">        296 :           fixed_regs_num[cl] = 0;</span>
<span class="lineNum">    7193 </span>            : 
<span class="lineNum">    7194 </span><span class="lineCov">       3772 :           for (int i = 0; i &lt; ira_class_hard_regs_num[cl]; ++i)</span>
<span class="lineNum">    7195 </span><span class="lineCov">       3476 :             if (!call_used_regs[ira_class_hard_regs[cl][i]])</span>
<span class="lineNum">    7196 </span><span class="lineCov">        442 :               ++call_saved_regs_num[cl];</span>
<span class="lineNum">    7197 </span><span class="lineCov">       3034 :             else if (fixed_regs[ira_class_hard_regs[cl][i]])</span>
<span class="lineNum">    7198 </span><span class="lineNoCov">          0 :               ++fixed_regs_num[cl];</span>
<span class="lineNum">    7199 </span>            :         }
<span class="lineNum">    7200 </span>            :     }
<span class="lineNum">    7201 </span><span class="lineCov">     584294 : }</span>
<span class="lineNum">    7202 </span>            : 
<span class="lineNum">    7203 </span>            : /*  Free data for register pressure sensitive scheduling.  Also called
<a name="7204"><span class="lineNum">    7204 </span>            :     from schedule_region when stopping sched-pressure early.  */</a>
<span class="lineNum">    7205 </span>            : void
<span class="lineNum">    7206 </span><span class="lineCov">     584294 : free_global_sched_pressure_data (void)</span>
<span class="lineNum">    7207 </span>            : {
<span class="lineNum">    7208 </span><span class="lineCov">     584294 :   if (sched_pressure != SCHED_PRESSURE_NONE)</span>
<span class="lineNum">    7209 </span>            :     {
<span class="lineNum">    7210 </span><span class="lineCov">         74 :       if (regstat_n_sets_and_refs != NULL)</span>
<span class="lineNum">    7211 </span><span class="lineNoCov">          0 :         regstat_free_n_sets_and_refs ();</span>
<span class="lineNum">    7212 </span><span class="lineCov">         74 :       if (sched_pressure == SCHED_PRESSURE_WEIGHTED)</span>
<span class="lineNum">    7213 </span>            :         {
<span class="lineNum">    7214 </span><span class="lineCov">         74 :           BITMAP_FREE (region_ref_regs);</span>
<span class="lineNum">    7215 </span><span class="lineCov">         74 :           BITMAP_FREE (saved_reg_live);</span>
<span class="lineNum">    7216 </span>            :         }
<span class="lineNum">    7217 </span><span class="lineCov">         74 :       if (sched_pressure == SCHED_PRESSURE_MODEL)</span>
<span class="lineNum">    7218 </span><span class="lineNoCov">          0 :         BITMAP_FREE (tmp_bitmap);</span>
<span class="lineNum">    7219 </span><span class="lineCov">         74 :       BITMAP_FREE (curr_reg_live);</span>
<span class="lineNum">    7220 </span><span class="lineCov">         74 :       free (sched_regno_pressure_class);</span>
<span class="lineNum">    7221 </span>            :     }
<span class="lineNum">    7222 </span><span class="lineCov">     584294 : }</span>
<span class="lineNum">    7223 </span>            : 
<span class="lineNum">    7224 </span>            : /* Initialize some global state for the scheduler.  This function works
<span class="lineNum">    7225 </span>            :    with the common data shared between all the schedulers.  It is called
<span class="lineNum">    7226 </span>            :    from the scheduler specific initialization routine.  */
<a name="7227"><span class="lineNum">    7227 </span>            : </a>
<span class="lineNum">    7228 </span>            : void
<span class="lineNum">    7229 </span><span class="lineCov">     584294 : sched_init (void)</span>
<span class="lineNum">    7230 </span>            : {
<span class="lineNum">    7231 </span>            :   /* Disable speculative loads in their presence if cc0 defined.  */
<span class="lineNum">    7232 </span><span class="lineCov">     584294 :   if (HAVE_cc0)</span>
<span class="lineNum">    7233 </span>            :   flag_schedule_speculative_load = 0;
<span class="lineNum">    7234 </span>            : 
<span class="lineNum">    7235 </span><span class="lineCov">     584294 :   if (targetm.sched.dispatch (NULL, IS_DISPATCH_ON))</span>
<span class="lineNum">    7236 </span><span class="lineCov">          3 :     targetm.sched.dispatch_do (NULL, DISPATCH_INIT);</span>
<span class="lineNum">    7237 </span>            : 
<span class="lineNum">    7238 </span><span class="lineCov">     584294 :   if (live_range_shrinkage_p)</span>
<span class="lineNum">    7239 </span><span class="lineCov">         13 :     sched_pressure = SCHED_PRESSURE_WEIGHTED;</span>
<span class="lineNum">    7240 </span><span class="lineCov">     584281 :   else if (flag_sched_pressure</span>
<span class="lineNum">    7241 </span><span class="lineCov">        128 :            &amp;&amp; !reload_completed</span>
<span class="lineNum">    7242 </span><span class="lineCov">         61 :            &amp;&amp; common_sched_info-&gt;sched_pass_id == SCHED_RGN_PASS)</span>
<span class="lineNum">    7243 </span><span class="lineCov">        122 :     sched_pressure = ((enum sched_pressure_algorithm)</span>
<span class="lineNum">    7244 </span><span class="lineCov">         61 :                       PARAM_VALUE (PARAM_SCHED_PRESSURE_ALGORITHM));</span>
<span class="lineNum">    7245 </span>            :   else
<span class="lineNum">    7246 </span><span class="lineCov">     584220 :     sched_pressure = SCHED_PRESSURE_NONE;</span>
<span class="lineNum">    7247 </span>            : 
<span class="lineNum">    7248 </span><span class="lineCov">     584294 :   if (sched_pressure != SCHED_PRESSURE_NONE)</span>
<span class="lineNum">    7249 </span><span class="lineCov">         74 :     ira_setup_eliminable_regset ();</span>
<span class="lineNum">    7250 </span>            : 
<span class="lineNum">    7251 </span>            :   /* Initialize SPEC_INFO.  */
<span class="lineNum">    7252 </span><span class="lineCov">     584294 :   if (targetm.sched.set_sched_flags)</span>
<span class="lineNum">    7253 </span>            :     {
<span class="lineNum">    7254 </span><span class="lineNoCov">          0 :       spec_info = &amp;spec_info_var;</span>
<span class="lineNum">    7255 </span><span class="lineNoCov">          0 :       targetm.sched.set_sched_flags (spec_info);</span>
<span class="lineNum">    7256 </span>            : 
<span class="lineNum">    7257 </span><span class="lineNoCov">          0 :       if (spec_info-&gt;mask != 0)</span>
<span class="lineNum">    7258 </span>            :         {
<span class="lineNum">    7259 </span><span class="lineNoCov">          0 :           spec_info-&gt;data_weakness_cutoff =</span>
<span class="lineNum">    7260 </span><span class="lineNoCov">          0 :             (PARAM_VALUE (PARAM_SCHED_SPEC_PROB_CUTOFF) * MAX_DEP_WEAK) / 100;</span>
<span class="lineNum">    7261 </span><span class="lineNoCov">          0 :           spec_info-&gt;control_weakness_cutoff =</span>
<span class="lineNum">    7262 </span><span class="lineNoCov">          0 :             (PARAM_VALUE (PARAM_SCHED_SPEC_PROB_CUTOFF)</span>
<span class="lineNum">    7263 </span>            :              * REG_BR_PROB_BASE) / 100;
<span class="lineNum">    7264 </span>            :         }
<span class="lineNum">    7265 </span>            :       else
<span class="lineNum">    7266 </span>            :         /* So we won't read anything accidentally.  */
<span class="lineNum">    7267 </span><span class="lineNoCov">          0 :         spec_info = NULL;</span>
<span class="lineNum">    7268 </span>            : 
<span class="lineNum">    7269 </span>            :     }
<span class="lineNum">    7270 </span>            :   else
<span class="lineNum">    7271 </span>            :     /* So we won't read anything accidentally.  */
<span class="lineNum">    7272 </span><span class="lineCov">     584294 :     spec_info = 0;</span>
<span class="lineNum">    7273 </span>            : 
<span class="lineNum">    7274 </span>            :   /* Initialize issue_rate.  */
<span class="lineNum">    7275 </span><span class="lineCov">     584294 :   if (targetm.sched.issue_rate)</span>
<span class="lineNum">    7276 </span><span class="lineCov">     584294 :     issue_rate = targetm.sched.issue_rate ();</span>
<span class="lineNum">    7277 </span>            :   else
<span class="lineNum">    7278 </span><span class="lineNoCov">          0 :     issue_rate = 1;</span>
<span class="lineNum">    7279 </span>            : 
<span class="lineNum">    7280 </span><span class="lineCov">     584294 :   if (targetm.sched.first_cycle_multipass_dfa_lookahead</span>
<span class="lineNum">    7281 </span>            :       /* Don't use max_issue with reg_pressure scheduling.  Multipass
<span class="lineNum">    7282 </span>            :          scheduling and reg_pressure scheduling undo each other's decisions.  */
<span class="lineNum">    7283 </span><span class="lineCov">     584294 :       &amp;&amp; sched_pressure == SCHED_PRESSURE_NONE)</span>
<span class="lineNum">    7284 </span><span class="lineCov">     584220 :     dfa_lookahead = targetm.sched.first_cycle_multipass_dfa_lookahead ();</span>
<span class="lineNum">    7285 </span>            :   else
<span class="lineNum">    7286 </span><span class="lineCov">         74 :     dfa_lookahead = 0;</span>
<span class="lineNum">    7287 </span>            : 
<span class="lineNum">    7288 </span>            :   /* Set to &quot;0&quot; so that we recalculate.  */
<span class="lineNum">    7289 </span><span class="lineCov">     584294 :   max_lookahead_tries = 0;</span>
<span class="lineNum">    7290 </span>            : 
<span class="lineNum">    7291 </span><span class="lineCov">     584294 :   if (targetm.sched.init_dfa_pre_cycle_insn)</span>
<span class="lineNum">    7292 </span><span class="lineNoCov">          0 :     targetm.sched.init_dfa_pre_cycle_insn ();</span>
<span class="lineNum">    7293 </span>            : 
<span class="lineNum">    7294 </span><span class="lineCov">     584294 :   if (targetm.sched.init_dfa_post_cycle_insn)</span>
<span class="lineNum">    7295 </span><span class="lineNoCov">          0 :     targetm.sched.init_dfa_post_cycle_insn ();</span>
<span class="lineNum">    7296 </span>            : 
<span class="lineNum">    7297 </span><span class="lineCov">     584294 :   dfa_start ();</span>
<span class="lineNum">    7298 </span><span class="lineCov">     584294 :   dfa_state_size = state_size ();</span>
<span class="lineNum">    7299 </span>            : 
<span class="lineNum">    7300 </span><span class="lineCov">     584294 :   init_alias_analysis ();</span>
<span class="lineNum">    7301 </span>            : 
<span class="lineNum">    7302 </span><span class="lineCov">     584294 :   if (!sched_no_dce)</span>
<span class="lineNum">    7303 </span><span class="lineCov">     584294 :     df_set_flags (DF_LR_RUN_DCE);</span>
<span class="lineNum">    7304 </span><span class="lineCov">     584294 :   df_note_add_problem ();</span>
<span class="lineNum">    7305 </span>            : 
<span class="lineNum">    7306 </span>            :   /* More problems needed for interloop dep calculation in SMS.  */
<span class="lineNum">    7307 </span><span class="lineCov">     584294 :   if (common_sched_info-&gt;sched_pass_id == SCHED_SMS_PASS)</span>
<span class="lineNum">    7308 </span>            :     {
<span class="lineNum">    7309 </span><span class="lineCov">        128 :       df_rd_add_problem ();</span>
<span class="lineNum">    7310 </span><span class="lineCov">        128 :       df_chain_add_problem (DF_DU_CHAIN + DF_UD_CHAIN);</span>
<span class="lineNum">    7311 </span>            :     }
<span class="lineNum">    7312 </span>            : 
<span class="lineNum">    7313 </span><span class="lineCov">     584294 :   df_analyze ();</span>
<span class="lineNum">    7314 </span>            : 
<span class="lineNum">    7315 </span>            :   /* Do not run DCE after reload, as this can kill nops inserted
<span class="lineNum">    7316 </span>            :      by bundling.  */
<span class="lineNum">    7317 </span><span class="lineCov">     584294 :   if (reload_completed)</span>
<span class="lineNum">    7318 </span><span class="lineCov">     583986 :     df_clear_flags (DF_LR_RUN_DCE);</span>
<span class="lineNum">    7319 </span>            : 
<span class="lineNum">    7320 </span><span class="lineCov">     584294 :   regstat_compute_calls_crossed ();</span>
<span class="lineNum">    7321 </span>            : 
<span class="lineNum">    7322 </span><span class="lineCov">     584294 :   if (targetm.sched.init_global)</span>
<span class="lineNum">    7323 </span><span class="lineCov">    1168588 :     targetm.sched.init_global (sched_dump, sched_verbose, get_max_uid () + 1);</span>
<span class="lineNum">    7324 </span>            : 
<span class="lineNum">    7325 </span><span class="lineCov">     584294 :   alloc_global_sched_pressure_data ();</span>
<span class="lineNum">    7326 </span>            : 
<span class="lineNum">    7327 </span><span class="lineCov">     584294 :   curr_state = xmalloc (dfa_state_size);</span>
<span class="lineNum">    7328 </span><span class="lineCov">     584294 : }</span>
<span class="lineNum">    7329 </span>            : 
<span class="lineNum">    7330 </span>            : static void haifa_init_only_bb (basic_block, basic_block);
<span class="lineNum">    7331 </span>            : 
<a name="7332"><span class="lineNum">    7332 </span>            : /* Initialize data structures specific to the Haifa scheduler.  */</a>
<span class="lineNum">    7333 </span>            : void
<span class="lineNum">    7334 </span><span class="lineCov">     584177 : haifa_sched_init (void)</span>
<span class="lineNum">    7335 </span>            : {
<span class="lineNum">    7336 </span><span class="lineCov">     584177 :   setup_sched_dump ();</span>
<span class="lineNum">    7337 </span><span class="lineCov">     584177 :   sched_init ();</span>
<span class="lineNum">    7338 </span>            : 
<span class="lineNum">    7339 </span><span class="lineCov">     584177 :   scheduled_insns.create (0);</span>
<span class="lineNum">    7340 </span>            : 
<span class="lineNum">    7341 </span><span class="lineCov">     584177 :   if (spec_info != NULL)</span>
<span class="lineNum">    7342 </span>            :     {
<span class="lineNum">    7343 </span><span class="lineNoCov">          0 :       sched_deps_info-&gt;use_deps_list = 1;</span>
<span class="lineNum">    7344 </span><span class="lineNoCov">          0 :       sched_deps_info-&gt;generate_spec_deps = 1;</span>
<span class="lineNum">    7345 </span>            :     }
<span class="lineNum">    7346 </span>            : 
<span class="lineNum">    7347 </span>            :   /* Initialize luids, dependency caches, target and h_i_d for the
<span class="lineNum">    7348 </span>            :      whole function.  */
<span class="lineNum">    7349 </span><span class="lineCov">     584177 :   {</span>
<span class="lineNum">    7350 </span><span class="lineCov">     584177 :     sched_init_bbs ();</span>
<span class="lineNum">    7351 </span>            : 
<span class="lineNum">    7352 </span><span class="lineCov">     584177 :     auto_vec&lt;basic_block&gt; bbs (n_basic_blocks_for_fn (cfun));</span>
<span class="lineNum">    7353 </span><span class="lineCov">     584177 :     basic_block bb;</span>
<span class="lineNum">    7354 </span><span class="lineCov">    6264223 :     FOR_EACH_BB_FN (bb, cfun)</span>
<span class="lineNum">    7355 </span><span class="lineCov">    5680046 :       bbs.quick_push (bb);</span>
<span class="lineNum">    7356 </span><span class="lineCov">     584177 :     sched_init_luids (bbs);</span>
<span class="lineNum">    7357 </span><span class="lineCov">     584177 :     sched_deps_init (true);</span>
<span class="lineNum">    7358 </span><span class="lineCov">     584177 :     sched_extend_target ();</span>
<span class="lineNum">    7359 </span><span class="lineCov">     584177 :     haifa_init_h_i_d (bbs);</span>
<span class="lineNum">    7360 </span>            :   }
<span class="lineNum">    7361 </span>            : 
<span class="lineNum">    7362 </span><span class="lineCov">     584177 :   sched_init_only_bb = haifa_init_only_bb;</span>
<span class="lineNum">    7363 </span><span class="lineCov">     584177 :   sched_split_block = sched_split_block_1;</span>
<span class="lineNum">    7364 </span><span class="lineCov">     584177 :   sched_create_empty_bb = sched_create_empty_bb_1;</span>
<span class="lineNum">    7365 </span><span class="lineCov">     584177 :   haifa_recovery_bb_ever_added_p = false;</span>
<span class="lineNum">    7366 </span>            : 
<span class="lineNum">    7367 </span><span class="lineCov">     584177 :   nr_begin_data = nr_begin_control = nr_be_in_data = nr_be_in_control = 0;</span>
<span class="lineNum">    7368 </span><span class="lineCov">     584177 :   before_recovery = 0;</span>
<span class="lineNum">    7369 </span><span class="lineCov">     584177 :   after_recovery = 0;</span>
<span class="lineNum">    7370 </span>            : 
<span class="lineNum">    7371 </span><span class="lineCov">     584177 :   modulo_ii = 0;</span>
<span class="lineNum">    7372 </span><span class="lineCov">     584177 : }</span>
<span class="lineNum">    7373 </span>            : 
<a name="7374"><span class="lineNum">    7374 </span>            : /* Finish work with the data specific to the Haifa scheduler.  */</a>
<span class="lineNum">    7375 </span>            : void
<span class="lineNum">    7376 </span><span class="lineCov">     584177 : haifa_sched_finish (void)</span>
<span class="lineNum">    7377 </span>            : {
<span class="lineNum">    7378 </span><span class="lineCov">     584177 :   sched_create_empty_bb = NULL;</span>
<span class="lineNum">    7379 </span><span class="lineCov">     584177 :   sched_split_block = NULL;</span>
<span class="lineNum">    7380 </span><span class="lineCov">     584177 :   sched_init_only_bb = NULL;</span>
<span class="lineNum">    7381 </span>            : 
<span class="lineNum">    7382 </span><span class="lineCov">     584177 :   if (spec_info &amp;&amp; spec_info-&gt;dump)</span>
<span class="lineNum">    7383 </span>            :     {
<span class="lineNum">    7384 </span><span class="lineNoCov">          0 :       char c = reload_completed ? 'a' : 'b';</span>
<span class="lineNum">    7385 </span>            : 
<span class="lineNum">    7386 </span><span class="lineNoCov">          0 :       fprintf (spec_info-&gt;dump,</span>
<span class="lineNum">    7387 </span>            :                &quot;;; %s:\n&quot;, current_function_name ());
<span class="lineNum">    7388 </span>            : 
<span class="lineNum">    7389 </span><span class="lineNoCov">          0 :       fprintf (spec_info-&gt;dump,</span>
<span class="lineNum">    7390 </span>            :                &quot;;; Procedure %cr-begin-data-spec motions == %d\n&quot;,
<span class="lineNum">    7391 </span>            :                c, nr_begin_data);
<span class="lineNum">    7392 </span><span class="lineNoCov">          0 :       fprintf (spec_info-&gt;dump,</span>
<span class="lineNum">    7393 </span>            :                &quot;;; Procedure %cr-be-in-data-spec motions == %d\n&quot;,
<span class="lineNum">    7394 </span>            :                c, nr_be_in_data);
<span class="lineNum">    7395 </span><span class="lineNoCov">          0 :       fprintf (spec_info-&gt;dump,</span>
<span class="lineNum">    7396 </span>            :                &quot;;; Procedure %cr-begin-control-spec motions == %d\n&quot;,
<span class="lineNum">    7397 </span>            :                c, nr_begin_control);
<span class="lineNum">    7398 </span><span class="lineNoCov">          0 :       fprintf (spec_info-&gt;dump,</span>
<span class="lineNum">    7399 </span>            :                &quot;;; Procedure %cr-be-in-control-spec motions == %d\n&quot;,
<span class="lineNum">    7400 </span>            :                c, nr_be_in_control);
<span class="lineNum">    7401 </span>            :     }
<span class="lineNum">    7402 </span>            : 
<span class="lineNum">    7403 </span><span class="lineCov">     584177 :   scheduled_insns.release ();</span>
<span class="lineNum">    7404 </span>            : 
<span class="lineNum">    7405 </span>            :   /* Finalize h_i_d, dependency caches, and luids for the whole
<span class="lineNum">    7406 </span>            :      function.  Target will be finalized in md_global_finish ().  */
<span class="lineNum">    7407 </span><span class="lineCov">     584177 :   sched_deps_finish ();</span>
<span class="lineNum">    7408 </span><span class="lineCov">     584177 :   sched_finish_luids ();</span>
<span class="lineNum">    7409 </span><span class="lineCov">     584177 :   current_sched_info = NULL;</span>
<span class="lineNum">    7410 </span><span class="lineCov">     584177 :   insn_queue = NULL;</span>
<span class="lineNum">    7411 </span><span class="lineCov">     584177 :   sched_finish ();</span>
<span class="lineNum">    7412 </span><span class="lineCov">     584177 : }</span>
<span class="lineNum">    7413 </span>            : 
<span class="lineNum">    7414 </span>            : /* Free global data used during insn scheduling.  This function works with
<span class="lineNum">    7415 </span>            :    the common data shared between the schedulers.  */
<a name="7416"><span class="lineNum">    7416 </span>            : </a>
<span class="lineNum">    7417 </span>            : void
<span class="lineNum">    7418 </span><span class="lineCov">     584294 : sched_finish (void)</span>
<span class="lineNum">    7419 </span>            : {
<span class="lineNum">    7420 </span><span class="lineCov">     584294 :   haifa_finish_h_i_d ();</span>
<span class="lineNum">    7421 </span><span class="lineCov">     584294 :   free_global_sched_pressure_data ();</span>
<span class="lineNum">    7422 </span><span class="lineCov">     584294 :   free (curr_state);</span>
<span class="lineNum">    7423 </span>            : 
<span class="lineNum">    7424 </span><span class="lineCov">     584294 :   if (targetm.sched.finish_global)</span>
<span class="lineNum">    7425 </span><span class="lineNoCov">          0 :     targetm.sched.finish_global (sched_dump, sched_verbose);</span>
<span class="lineNum">    7426 </span>            : 
<span class="lineNum">    7427 </span><span class="lineCov">     584294 :   end_alias_analysis ();</span>
<span class="lineNum">    7428 </span>            : 
<span class="lineNum">    7429 </span><span class="lineCov">     584294 :   regstat_free_calls_crossed ();</span>
<span class="lineNum">    7430 </span>            : 
<span class="lineNum">    7431 </span><span class="lineCov">     584294 :   dfa_finish ();</span>
<span class="lineNum">    7432 </span><span class="lineCov">     584294 : }</span>
<span class="lineNum">    7433 </span>            : 
<a name="7434"><span class="lineNum">    7434 </span>            : /* Free all delay_pair structures that were recorded.  */</a>
<span class="lineNum">    7435 </span>            : void
<span class="lineNum">    7436 </span><span class="lineNoCov">          0 : free_delay_pairs (void)</span>
<span class="lineNum">    7437 </span>            : {
<span class="lineNum">    7438 </span><span class="lineNoCov">          0 :   if (delay_htab)</span>
<span class="lineNum">    7439 </span>            :     {
<span class="lineNum">    7440 </span><span class="lineNoCov">          0 :       delay_htab-&gt;empty ();</span>
<span class="lineNum">    7441 </span><span class="lineNoCov">          0 :       delay_htab_i2-&gt;empty ();</span>
<span class="lineNum">    7442 </span>            :     }
<span class="lineNum">    7443 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    7444 </span>            : 
<span class="lineNum">    7445 </span>            : /* Fix INSN_TICKs of the instructions in the current block as well as
<span class="lineNum">    7446 </span>            :    INSN_TICKs of their dependents.
<a name="7447"><span class="lineNum">    7447 </span>            :    HEAD and TAIL are the begin and the end of the current scheduled block.  */</a>
<span class="lineNum">    7448 </span>            : static void
<span class="lineNum">    7449 </span><span class="lineCov">        114 : fix_inter_tick (rtx_insn *head, rtx_insn *tail)</span>
<span class="lineNum">    7450 </span>            : {
<span class="lineNum">    7451 </span>            :   /* Set of instructions with corrected INSN_TICK.  */
<span class="lineNum">    7452 </span><span class="lineCov">        228 :   auto_bitmap processed;</span>
<span class="lineNum">    7453 </span>            :   /* ??? It is doubtful if we should assume that cycle advance happens on
<span class="lineNum">    7454 </span>            :      basic block boundaries.  Basically insns that are unconditionally ready
<span class="lineNum">    7455 </span>            :      on the start of the block are more preferable then those which have
<span class="lineNum">    7456 </span>            :      a one cycle dependency over insn from the previous block.  */
<span class="lineNum">    7457 </span><span class="lineCov">        114 :   int next_clock = clock_var + 1;</span>
<span class="lineNum">    7458 </span>            : 
<span class="lineNum">    7459 </span>            :   /* Iterates over scheduled instructions and fix their INSN_TICKs and
<span class="lineNum">    7460 </span>            :      INSN_TICKs of dependent instructions, so that INSN_TICKs are consistent
<span class="lineNum">    7461 </span>            :      across different blocks.  */
<span class="lineNum">    7462 </span><span class="lineCov">       4070 :   for (tail = NEXT_INSN (tail); head != tail; head = NEXT_INSN (head))</span>
<span class="lineNum">    7463 </span>            :     {
<span class="lineNum">    7464 </span><span class="lineCov">       1921 :       if (INSN_P (head))</span>
<span class="lineNum">    7465 </span>            :         {
<span class="lineNum">    7466 </span><span class="lineCov">       1921 :           int tick;</span>
<span class="lineNum">    7467 </span><span class="lineCov">       1921 :           sd_iterator_def sd_it;</span>
<span class="lineNum">    7468 </span><span class="lineCov">       1921 :           dep_t dep;</span>
<span class="lineNum">    7469 </span>            : 
<span class="lineNum">    7470 </span><span class="lineCov">       3842 :           tick = INSN_TICK (head);</span>
<span class="lineNum">    7471 </span><span class="lineCov">       1921 :           gcc_assert (tick &gt;= MIN_TICK);</span>
<span class="lineNum">    7472 </span>            : 
<span class="lineNum">    7473 </span>            :           /* Fix INSN_TICK of instruction from just scheduled block.  */
<span class="lineNum">    7474 </span><span class="lineCov">       3842 :           if (bitmap_set_bit (processed, INSN_LUID (head)))</span>
<span class="lineNum">    7475 </span>            :             {
<span class="lineNum">    7476 </span><span class="lineCov">        126 :               tick -= next_clock;</span>
<span class="lineNum">    7477 </span>            : 
<span class="lineNum">    7478 </span><span class="lineCov">        126 :               if (tick &lt; MIN_TICK)</span>
<span class="lineNum">    7479 </span><span class="lineNoCov">          0 :                 tick = MIN_TICK;</span>
<span class="lineNum">    7480 </span>            : 
<span class="lineNum">    7481 </span><span class="lineCov">        126 :               INSN_TICK (head) = tick;</span>
<span class="lineNum">    7482 </span>            :             }
<span class="lineNum">    7483 </span>            : 
<span class="lineNum">    7484 </span><span class="lineCov">       1921 :           if (DEBUG_INSN_P (head))</span>
<span class="lineNum">    7485 </span><span class="lineCov">        100 :             continue;</span>
<span class="lineNum">    7486 </span>            : 
<span class="lineNum">    7487 </span><span class="lineCov">      11501 :           FOR_EACH_DEP (head, SD_LIST_RES_FORW, sd_it, dep)</span>
<span class="lineNum">    7488 </span>            :             {
<span class="lineNum">    7489 </span><span class="lineCov">       7859 :               rtx_insn *next;</span>
<span class="lineNum">    7490 </span>            : 
<span class="lineNum">    7491 </span><span class="lineCov">       7859 :               next = DEP_CON (dep);</span>
<span class="lineNum">    7492 </span><span class="lineCov">       7859 :               tick = INSN_TICK (next);</span>
<span class="lineNum">    7493 </span>            : 
<span class="lineNum">    7494 </span><span class="lineCov">       7859 :               if (tick != INVALID_TICK</span>
<span class="lineNum">    7495 </span>            :                   /* If NEXT has its INSN_TICK calculated, fix it.
<span class="lineNum">    7496 </span>            :                      If not - it will be properly calculated from
<span class="lineNum">    7497 </span>            :                      scratch later in fix_tick_ready.  */
<span class="lineNum">    7498 </span><span class="lineCov">       7859 :                   &amp;&amp; bitmap_set_bit (processed, INSN_LUID (next)))</span>
<span class="lineNum">    7499 </span>            :                 {
<span class="lineNum">    7500 </span><span class="lineCov">       1831 :                   tick -= next_clock;</span>
<span class="lineNum">    7501 </span>            : 
<span class="lineNum">    7502 </span><span class="lineCov">       1831 :                   if (tick &lt; MIN_TICK)</span>
<span class="lineNum">    7503 </span><span class="lineNoCov">          0 :                     tick = MIN_TICK;</span>
<span class="lineNum">    7504 </span>            : 
<span class="lineNum">    7505 </span><span class="lineCov">       1831 :                   if (tick &gt; INTER_TICK (next))</span>
<span class="lineNum">    7506 </span><span class="lineCov">       5493 :                     INTER_TICK (next) = tick;</span>
<span class="lineNum">    7507 </span>            :                   else
<span class="lineNum">    7508 </span>            :                     tick = INTER_TICK (next);
<span class="lineNum">    7509 </span>            : 
<span class="lineNum">    7510 </span><span class="lineCov">       1831 :                   INSN_TICK (next) = tick;</span>
<span class="lineNum">    7511 </span>            :                 }
<span class="lineNum">    7512 </span>            :             }
<span class="lineNum">    7513 </span>            :         }
<span class="lineNum">    7514 </span>            :     }
<span class="lineNum">    7515 </span><span class="lineCov">        114 : }</span>
<span class="lineNum">    7516 </span>            : 
<span class="lineNum">    7517 </span>            : /* Check if NEXT is ready to be added to the ready or queue list.
<span class="lineNum">    7518 </span>            :    If &quot;yes&quot;, add it to the proper list.
<span class="lineNum">    7519 </span>            :    Returns:
<span class="lineNum">    7520 </span>            :       -1 - is not ready yet,
<span class="lineNum">    7521 </span>            :        0 - added to the ready list,
<a name="7522"><span class="lineNum">    7522 </span>            :    0 &lt; N - queued for N cycles.  */</a>
<span class="lineNum">    7523 </span>            : int
<span class="lineNum">    7524 </span><span class="lineCov">  189771113 : try_ready (rtx_insn *next)</span>
<span class="lineNum">    7525 </span>            : {
<span class="lineNum">    7526 </span><span class="lineCov">  189771113 :   ds_t old_ts, new_ts;</span>
<span class="lineNum">    7527 </span>            : 
<span class="lineNum">    7528 </span><span class="lineCov">  189771113 :   old_ts = TODO_SPEC (next);</span>
<span class="lineNum">    7529 </span>            : 
<span class="lineNum">    7530 </span><span class="lineCov">  189771113 :   gcc_assert (!(old_ts &amp; ~(SPECULATIVE | HARD_DEP | DEP_CONTROL | DEP_POSTPONED))</span>
<span class="lineNum">    7531 </span>            :               &amp;&amp; (old_ts == HARD_DEP
<span class="lineNum">    7532 </span>            :                   || old_ts == DEP_POSTPONED
<span class="lineNum">    7533 </span>            :                   || (old_ts &amp; SPECULATIVE)
<span class="lineNum">    7534 </span>            :                   || old_ts == DEP_CONTROL));
<span class="lineNum">    7535 </span>            : 
<span class="lineNum">    7536 </span><span class="lineCov">  189771113 :   new_ts = recompute_todo_spec (next, false);</span>
<span class="lineNum">    7537 </span>            : 
<span class="lineNum">    7538 </span><span class="lineCov">  189771113 :   if (new_ts &amp; (HARD_DEP | DEP_POSTPONED))</span>
<span class="lineNum">    7539 </span><span class="lineCov">  128343717 :     gcc_assert (new_ts == old_ts</span>
<span class="lineNum">    7540 </span>            :                 &amp;&amp; QUEUE_INDEX (next) == QUEUE_NOWHERE);
<span class="lineNum">    7541 </span><span class="lineCov">   61427396 :   else if (current_sched_info-&gt;new_ready)</span>
<span class="lineNum">    7542 </span><span class="lineCov">   61426190 :     new_ts = current_sched_info-&gt;new_ready (next, new_ts);</span>
<span class="lineNum">    7543 </span>            : 
<span class="lineNum">    7544 </span>            :   /* * if !(old_ts &amp; SPECULATIVE) (e.g. HARD_DEP or 0), then insn might
<span class="lineNum">    7545 </span>            :      have its original pattern or changed (speculative) one.  This is due
<span class="lineNum">    7546 </span>            :      to changing ebb in region scheduling.
<span class="lineNum">    7547 </span>            :      * But if (old_ts &amp; SPECULATIVE), then we are pretty sure that insn
<span class="lineNum">    7548 </span>            :      has speculative pattern.
<span class="lineNum">    7549 </span>            : 
<span class="lineNum">    7550 </span>            :      We can't assert (!(new_ts &amp; HARD_DEP) || new_ts == old_ts) here because
<span class="lineNum">    7551 </span>            :      control-speculative NEXT could have been discarded by sched-rgn.c
<span class="lineNum">    7552 </span>            :      (the same case as when discarded by can_schedule_ready_p ()).  */
<span class="lineNum">    7553 </span>            : 
<span class="lineNum">    7554 </span><span class="lineCov">  189771113 :   if ((new_ts &amp; SPECULATIVE)</span>
<span class="lineNum">    7555 </span>            :       /* If (old_ts == new_ts), then (old_ts &amp; SPECULATIVE) and we don't
<span class="lineNum">    7556 </span>            :          need to change anything.  */
<span class="lineNum">    7557 </span><span class="lineNoCov">          0 :       &amp;&amp; new_ts != old_ts)</span>
<span class="lineNum">    7558 </span>            :     {
<span class="lineNum">    7559 </span><span class="lineNoCov">          0 :       int res;</span>
<span class="lineNum">    7560 </span><span class="lineNoCov">          0 :       rtx new_pat;</span>
<span class="lineNum">    7561 </span>            : 
<span class="lineNum">    7562 </span><span class="lineNoCov">          0 :       gcc_assert ((new_ts &amp; SPECULATIVE) &amp;&amp; !(new_ts &amp; ~SPECULATIVE));</span>
<span class="lineNum">    7563 </span>            : 
<span class="lineNum">    7564 </span><span class="lineNoCov">          0 :       res = haifa_speculate_insn (next, new_ts, &amp;new_pat);</span>
<span class="lineNum">    7565 </span>            : 
<span class="lineNum">    7566 </span><span class="lineNoCov">          0 :       switch (res)</span>
<span class="lineNum">    7567 </span>            :         {
<span class="lineNum">    7568 </span>            :         case -1:
<span class="lineNum">    7569 </span>            :           /* It would be nice to change DEP_STATUS of all dependences,
<span class="lineNum">    7570 </span>            :              which have ((DEP_STATUS &amp; SPECULATIVE) == new_ts) to HARD_DEP,
<span class="lineNum">    7571 </span>            :              so we won't reanalyze anything.  */
<span class="lineNum">    7572 </span>            :           new_ts = HARD_DEP;
<span class="lineNum">    7573 </span>            :           break;
<span class="lineNum">    7574 </span>            : 
<span class="lineNum">    7575 </span><span class="lineNoCov">          0 :         case 0:</span>
<span class="lineNum">    7576 </span>            :           /* We follow the rule, that every speculative insn
<span class="lineNum">    7577 </span>            :              has non-null ORIG_PAT.  */
<span class="lineNum">    7578 </span><span class="lineNoCov">          0 :           if (!ORIG_PAT (next))</span>
<span class="lineNum">    7579 </span><span class="lineNoCov">          0 :             ORIG_PAT (next) = PATTERN (next);</span>
<span class="lineNum">    7580 </span>            :           break;
<span class="lineNum">    7581 </span>            : 
<span class="lineNum">    7582 </span><span class="lineNoCov">          0 :         case 1:</span>
<span class="lineNum">    7583 </span><span class="lineNoCov">          0 :           if (!ORIG_PAT (next))</span>
<span class="lineNum">    7584 </span>            :             /* If we gonna to overwrite the original pattern of insn,
<span class="lineNum">    7585 </span>            :                save it.  */
<span class="lineNum">    7586 </span><span class="lineNoCov">          0 :             ORIG_PAT (next) = PATTERN (next);</span>
<span class="lineNum">    7587 </span>            : 
<span class="lineNum">    7588 </span><span class="lineNoCov">          0 :           res = haifa_change_pattern (next, new_pat);</span>
<span class="lineNum">    7589 </span><span class="lineNoCov">          0 :           gcc_assert (res);</span>
<span class="lineNum">    7590 </span>            :           break;
<span class="lineNum">    7591 </span>            : 
<span class="lineNum">    7592 </span><span class="lineNoCov">          0 :         default:</span>
<span class="lineNum">    7593 </span><span class="lineNoCov">          0 :           gcc_unreachable ();</span>
<span class="lineNum">    7594 </span>            :         }
<span class="lineNum">    7595 </span>            :     }
<span class="lineNum">    7596 </span>            : 
<span class="lineNum">    7597 </span>            :   /* We need to restore pattern only if (new_ts == 0), because otherwise it is
<span class="lineNum">    7598 </span>            :      either correct (new_ts &amp; SPECULATIVE),
<span class="lineNum">    7599 </span>            :      or we simply don't care (new_ts &amp; HARD_DEP).  */
<span class="lineNum">    7600 </span>            : 
<span class="lineNum">    7601 </span><span class="lineCov">  189771113 :   gcc_assert (!ORIG_PAT (next)</span>
<span class="lineNum">    7602 </span>            :               || !IS_SPECULATION_BRANCHY_CHECK_P (next));
<span class="lineNum">    7603 </span>            : 
<span class="lineNum">    7604 </span><span class="lineCov">  379542226 :   TODO_SPEC (next) = new_ts;</span>
<span class="lineNum">    7605 </span>            : 
<span class="lineNum">    7606 </span><span class="lineCov">  189771113 :   if (new_ts &amp; (HARD_DEP | DEP_POSTPONED))</span>
<span class="lineNum">    7607 </span>            :     {
<span class="lineNum">    7608 </span>            :       /* We can't assert (QUEUE_INDEX (next) == QUEUE_NOWHERE) here because
<span class="lineNum">    7609 </span>            :          control-speculative NEXT could have been discarded by sched-rgn.c
<span class="lineNum">    7610 </span>            :          (the same case as when discarded by can_schedule_ready_p ()).  */
<span class="lineNum">    7611 </span>            :       /*gcc_assert (QUEUE_INDEX (next) == QUEUE_NOWHERE);*/
<span class="lineNum">    7612 </span>            : 
<span class="lineNum">    7613 </span><span class="lineCov">  128343760 :       change_queue_index (next, QUEUE_NOWHERE);</span>
<span class="lineNum">    7614 </span>            : 
<span class="lineNum">    7615 </span><span class="lineCov">  128343760 :       return -1;</span>
<span class="lineNum">    7616 </span>            :     }
<span class="lineNum">    7617 </span><span class="lineCov">   61427353 :   else if (!(new_ts &amp; BEGIN_SPEC)</span>
<span class="lineNum">    7618 </span><span class="lineCov">   61427353 :            &amp;&amp; ORIG_PAT (next) &amp;&amp; PREDICATED_PAT (next) == NULL_RTX</span>
<span class="lineNum">    7619 </span><span class="lineCov">   61427353 :            &amp;&amp; !IS_SPECULATION_CHECK_P (next))</span>
<span class="lineNum">    7620 </span>            :     /* We should change pattern of every previously speculative
<span class="lineNum">    7621 </span>            :        instruction - and we determine if NEXT was speculative by using
<span class="lineNum">    7622 </span>            :        ORIG_PAT field.  Except one case - speculation checks have ORIG_PAT
<span class="lineNum">    7623 </span>            :        pat too, so skip them.  */
<span class="lineNum">    7624 </span>            :     {
<span class="lineNum">    7625 </span><span class="lineNoCov">          0 :       bool success = haifa_change_pattern (next, ORIG_PAT (next));</span>
<span class="lineNum">    7626 </span><span class="lineNoCov">          0 :       gcc_assert (success);</span>
<span class="lineNum">    7627 </span><span class="lineNoCov">          0 :       ORIG_PAT (next) = 0;</span>
<span class="lineNum">    7628 </span>            :     }
<span class="lineNum">    7629 </span>            : 
<span class="lineNum">    7630 </span><span class="lineCov">   61427353 :   if (sched_verbose &gt;= 2)</span>
<span class="lineNum">    7631 </span>            :     {
<span class="lineNum">    7632 </span><span class="lineNoCov">          0 :       fprintf (sched_dump, &quot;;;\t\tdependencies resolved: insn %s&quot;,</span>
<span class="lineNum">    7633 </span><span class="lineNoCov">          0 :                (*current_sched_info-&gt;print_insn) (next, 0));</span>
<span class="lineNum">    7634 </span>            : 
<span class="lineNum">    7635 </span><span class="lineNoCov">          0 :       if (spec_info &amp;&amp; spec_info-&gt;dump)</span>
<span class="lineNum">    7636 </span>            :         {
<span class="lineNum">    7637 </span><span class="lineNoCov">          0 :           if (new_ts &amp; BEGIN_DATA)</span>
<span class="lineNum">    7638 </span><span class="lineNoCov">          0 :             fprintf (spec_info-&gt;dump, &quot;; data-spec;&quot;);</span>
<span class="lineNum">    7639 </span><span class="lineNoCov">          0 :           if (new_ts &amp; BEGIN_CONTROL)</span>
<span class="lineNum">    7640 </span><span class="lineNoCov">          0 :             fprintf (spec_info-&gt;dump, &quot;; control-spec;&quot;);</span>
<span class="lineNum">    7641 </span><span class="lineNoCov">          0 :           if (new_ts &amp; BE_IN_CONTROL)</span>
<span class="lineNum">    7642 </span><span class="lineNoCov">          0 :             fprintf (spec_info-&gt;dump, &quot;; in-control-spec;&quot;);</span>
<span class="lineNum">    7643 </span>            :         }
<span class="lineNum">    7644 </span><span class="lineNoCov">          0 :       if (TODO_SPEC (next) &amp; DEP_CONTROL)</span>
<span class="lineNum">    7645 </span><span class="lineNoCov">          0 :         fprintf (sched_dump, &quot; predicated&quot;);</span>
<span class="lineNum">    7646 </span><span class="lineNoCov">          0 :       fprintf (sched_dump, &quot;\n&quot;);</span>
<span class="lineNum">    7647 </span>            :     }
<span class="lineNum">    7648 </span>            : 
<span class="lineNum">    7649 </span><span class="lineCov">   61427353 :   adjust_priority (next);</span>
<span class="lineNum">    7650 </span>            : 
<span class="lineNum">    7651 </span><span class="lineCov">   61427353 :   return fix_tick_ready (next);</span>
<span class="lineNum">    7652 </span>            : }
<span class="lineNum">    7653 </span>            : 
<a name="7654"><span class="lineNum">    7654 </span>            : /* Calculate INSN_TICK of NEXT and add it to either ready or queue list.  */</a>
<span class="lineNum">    7655 </span>            : static int
<span class="lineNum">    7656 </span><span class="lineCov">   61576661 : fix_tick_ready (rtx_insn *next)</span>
<span class="lineNum">    7657 </span>            : {
<span class="lineNum">    7658 </span><span class="lineCov">   61576661 :   int tick, delay;</span>
<span class="lineNum">    7659 </span>            : 
<span class="lineNum">    7660 </span><span class="lineCov">   61576661 :   if (!DEBUG_INSN_P (next) &amp;&amp; !sd_lists_empty_p (next, SD_LIST_RES_BACK))</span>
<span class="lineNum">    7661 </span>            :     {
<span class="lineNum">    7662 </span><span class="lineCov">   25515704 :       int full_p;</span>
<span class="lineNum">    7663 </span><span class="lineCov">   25515704 :       sd_iterator_def sd_it;</span>
<span class="lineNum">    7664 </span><span class="lineCov">   25515704 :       dep_t dep;</span>
<span class="lineNum">    7665 </span>            : 
<span class="lineNum">    7666 </span><span class="lineCov">   25515704 :       tick = INSN_TICK (next);</span>
<span class="lineNum">    7667 </span>            :       /* if tick is not equal to INVALID_TICK, then update
<span class="lineNum">    7668 </span>            :          INSN_TICK of NEXT with the most recent resolved dependence
<span class="lineNum">    7669 </span>            :          cost.  Otherwise, recalculate from scratch.  */
<span class="lineNum">    7670 </span><span class="lineCov">   25515704 :       full_p = (tick == INVALID_TICK);</span>
<span class="lineNum">    7671 </span>            : 
<span class="lineNum">    7672 </span><span class="lineCov">  149086986 :       FOR_EACH_DEP (next, SD_LIST_RES_BACK, sd_it, dep)</span>
<span class="lineNum">    7673 </span>            :         {
<span class="lineNum">    7674 </span><span class="lineCov">   98055614 :           rtx_insn *pro = DEP_PRO (dep);</span>
<span class="lineNum">    7675 </span><span class="lineCov">   98055614 :           int tick1;</span>
<span class="lineNum">    7676 </span>            : 
<span class="lineNum">    7677 </span><span class="lineCov">   98055614 :           gcc_assert (INSN_TICK (pro) &gt;= MIN_TICK);</span>
<span class="lineNum">    7678 </span>            : 
<span class="lineNum">    7679 </span><span class="lineCov">  294166842 :           tick1 = INSN_TICK (pro) + dep_cost (dep);</span>
<span class="lineNum">    7680 </span><span class="lineCov">   98055614 :           if (tick1 &gt; tick)</span>
<span class="lineNum">    7681 </span><span class="lineCov">   26392927 :             tick = tick1;</span>
<span class="lineNum">    7682 </span>            : 
<span class="lineNum">    7683 </span><span class="lineCov">   98055614 :           if (!full_p)</span>
<span class="lineNum">    7684 </span>            :             break;
<span class="lineNum">    7685 </span>            :         }
<span class="lineNum">    7686 </span>            :     }
<span class="lineNum">    7687 </span>            :   else
<span class="lineNum">    7688 </span>            :     tick = -1;
<span class="lineNum">    7689 </span>            : 
<span class="lineNum">    7690 </span><span class="lineCov">   61576661 :   INSN_TICK (next) = tick;</span>
<span class="lineNum">    7691 </span>            : 
<span class="lineNum">    7692 </span><span class="lineCov">   61576661 :   delay = tick - clock_var;</span>
<span class="lineNum">    7693 </span><span class="lineCov">   61576661 :   if (delay &lt;= 0 || sched_pressure != SCHED_PRESSURE_NONE || sched_fusion)</span>
<span class="lineNum">    7694 </span><span class="lineCov">   49955834 :     delay = QUEUE_READY;</span>
<span class="lineNum">    7695 </span>            : 
<span class="lineNum">    7696 </span><span class="lineCov">   61576661 :   change_queue_index (next, delay);</span>
<span class="lineNum">    7697 </span>            : 
<span class="lineNum">    7698 </span><span class="lineCov">   61576661 :   return delay;</span>
<span class="lineNum">    7699 </span>            : }
<span class="lineNum">    7700 </span>            : 
<span class="lineNum">    7701 </span>            : /* Move NEXT to the proper queue list with (DELAY &gt;= 1),
<span class="lineNum">    7702 </span>            :    or add it to the ready list (DELAY == QUEUE_READY),
<a name="7703"><span class="lineNum">    7703 </span>            :    or remove it from ready and queue lists at all (DELAY == QUEUE_NOWHERE).  */</a>
<span class="lineNum">    7704 </span>            : static void
<span class="lineNum">    7705 </span><span class="lineCov">  189920421 : change_queue_index (rtx_insn *next, int delay)</span>
<span class="lineNum">    7706 </span>            : {
<span class="lineNum">    7707 </span><span class="lineCov">  189920421 :   int i = QUEUE_INDEX (next);</span>
<span class="lineNum">    7708 </span>            : 
<span class="lineNum">    7709 </span><span class="lineCov">  189920421 :   gcc_assert (QUEUE_NOWHERE &lt;= delay &amp;&amp; delay &lt;= max_insn_queue_index</span>
<span class="lineNum">    7710 </span>            :               &amp;&amp; delay != 0);
<span class="lineNum">    7711 </span><span class="lineCov">  189920421 :   gcc_assert (i != QUEUE_SCHEDULED);</span>
<span class="lineNum">    7712 </span>            : 
<span class="lineNum">    7713 </span><span class="lineCov">  189920421 :   if ((delay &gt; 0 &amp;&amp; NEXT_Q_AFTER (q_ptr, delay) == i)</span>
<span class="lineNum">    7714 </span><span class="lineCov">  189873255 :       || (delay &lt; 0 &amp;&amp; delay == i))</span>
<span class="lineNum">    7715 </span>            :     /* We have nothing to do.  */
<span class="lineNum">    7716 </span>            :     return;
<span class="lineNum">    7717 </span>            : 
<span class="lineNum">    7718 </span>            :   /* Remove NEXT from wherever it is now.  */
<span class="lineNum">    7719 </span><span class="lineCov">   61498556 :   if (i == QUEUE_READY)</span>
<span class="lineNum">    7720 </span><span class="lineNoCov">          0 :     ready_remove_insn (next);</span>
<span class="lineNum">    7721 </span><span class="lineCov">   61498556 :   else if (i &gt;= 0)</span>
<span class="lineNum">    7722 </span><span class="lineCov">      71203 :     queue_remove (next);</span>
<span class="lineNum">    7723 </span>            : 
<span class="lineNum">    7724 </span>            :   /* Add it to the proper place.  */
<span class="lineNum">    7725 </span><span class="lineCov">   61498556 :   if (delay == QUEUE_READY)</span>
<span class="lineNum">    7726 </span><span class="lineCov">   49924895 :     ready_add (readyp, next, false);</span>
<span class="lineNum">    7727 </span><span class="lineCov">   11573661 :   else if (delay &gt;= 1)</span>
<span class="lineNum">    7728 </span><span class="lineCov">   11573661 :     queue_insn (next, delay, &quot;change queue index&quot;);</span>
<span class="lineNum">    7729 </span>            : 
<span class="lineNum">    7730 </span><span class="lineCov">   61498556 :   if (sched_verbose &gt;= 2)</span>
<span class="lineNum">    7731 </span>            :     {
<span class="lineNum">    7732 </span><span class="lineNoCov">          0 :       fprintf (sched_dump, &quot;;;\t\ttick updated: insn %s&quot;,</span>
<span class="lineNum">    7733 </span><span class="lineNoCov">          0 :                (*current_sched_info-&gt;print_insn) (next, 0));</span>
<span class="lineNum">    7734 </span>            : 
<span class="lineNum">    7735 </span><span class="lineNoCov">          0 :       if (delay == QUEUE_READY)</span>
<span class="lineNum">    7736 </span><span class="lineNoCov">          0 :         fprintf (sched_dump, &quot; into ready\n&quot;);</span>
<span class="lineNum">    7737 </span><span class="lineNoCov">          0 :       else if (delay &gt;= 1)</span>
<span class="lineNum">    7738 </span><span class="lineNoCov">          0 :         fprintf (sched_dump, &quot; into queue with cost=%d\n&quot;, delay);</span>
<span class="lineNum">    7739 </span>            :       else
<span class="lineNum">    7740 </span><span class="lineNoCov">          0 :         fprintf (sched_dump, &quot; removed from ready or queue lists\n&quot;);</span>
<span class="lineNum">    7741 </span>            :     }
<span class="lineNum">    7742 </span>            : }
<span class="lineNum">    7743 </span>            : 
<span class="lineNum">    7744 </span>            : static int sched_ready_n_insns = -1;
<span class="lineNum">    7745 </span>            : 
<a name="7746"><span class="lineNum">    7746 </span>            : /* Initialize per region data structures.  */</a>
<span class="lineNum">    7747 </span>            : void
<span class="lineNum">    7748 </span><span class="lineCov">    5679853 : sched_extend_ready_list (int new_sched_ready_n_insns)</span>
<span class="lineNum">    7749 </span>            : {
<span class="lineNum">    7750 </span><span class="lineCov">    5679853 :   int i;</span>
<span class="lineNum">    7751 </span>            : 
<span class="lineNum">    7752 </span><span class="lineCov">    5679853 :   if (sched_ready_n_insns == -1)</span>
<span class="lineNum">    7753 </span>            :     /* At the first call we need to initialize one more choice_stack
<span class="lineNum">    7754 </span>            :        entry.  */
<span class="lineNum">    7755 </span>            :     {
<span class="lineNum">    7756 </span><span class="lineCov">    5679772 :       i = 0;</span>
<span class="lineNum">    7757 </span><span class="lineCov">    5679772 :       sched_ready_n_insns = 0;</span>
<span class="lineNum">    7758 </span><span class="lineCov">    5679772 :       scheduled_insns.reserve (new_sched_ready_n_insns);</span>
<span class="lineNum">    7759 </span>            :     }
<span class="lineNum">    7760 </span>            :   else
<span class="lineNum">    7761 </span><span class="lineCov">         81 :     i = sched_ready_n_insns + 1;</span>
<span class="lineNum">    7762 </span>            : 
<span class="lineNum">    7763 </span><span class="lineCov">    5679853 :   ready.veclen = new_sched_ready_n_insns + issue_rate;</span>
<span class="lineNum">    7764 </span><span class="lineCov">    5679853 :   ready.vec = XRESIZEVEC (rtx_insn *, ready.vec, ready.veclen);</span>
<span class="lineNum">    7765 </span>            : 
<span class="lineNum">    7766 </span><span class="lineCov">    5679853 :   gcc_assert (new_sched_ready_n_insns &gt;= sched_ready_n_insns);</span>
<span class="lineNum">    7767 </span>            : 
<span class="lineNum">    7768 </span><span class="lineCov">    5679853 :   ready_try = (signed char *) xrecalloc (ready_try, new_sched_ready_n_insns,</span>
<span class="lineNum">    7769 </span>            :                                          sched_ready_n_insns,
<span class="lineNum">    7770 </span>            :                                          sizeof (*ready_try));
<span class="lineNum">    7771 </span>            : 
<span class="lineNum">    7772 </span>            :   /* We allocate +1 element to save initial state in the choice_stack[0]
<span class="lineNum">    7773 </span>            :      entry.  */
<span class="lineNum">    7774 </span><span class="lineCov">    5679853 :   choice_stack = XRESIZEVEC (struct choice_entry, choice_stack,</span>
<span class="lineNum">    7775 </span>            :                              new_sched_ready_n_insns + 1);
<span class="lineNum">    7776 </span>            : 
<span class="lineNum">    7777 </span><span class="lineCov">   72788091 :   for (; i &lt;= new_sched_ready_n_insns; i++)</span>
<span class="lineNum">    7778 </span>            :     {
<span class="lineNum">    7779 </span><span class="lineCov">   67108238 :       choice_stack[i].state = xmalloc (dfa_state_size);</span>
<span class="lineNum">    7780 </span>            : 
<span class="lineNum">    7781 </span><span class="lineCov">   67108238 :       if (targetm.sched.first_cycle_multipass_init)</span>
<span class="lineNum">    7782 </span><span class="lineCov">   66894532 :         targetm.sched.first_cycle_multipass_init (&amp;(choice_stack[i]</span>
<span class="lineNum">    7783 </span>            :                                                     .target_data));
<span class="lineNum">    7784 </span>            :     }
<span class="lineNum">    7785 </span>            : 
<span class="lineNum">    7786 </span><span class="lineCov">    5679853 :   sched_ready_n_insns = new_sched_ready_n_insns;</span>
<span class="lineNum">    7787 </span><span class="lineCov">    5679853 : }</span>
<span class="lineNum">    7788 </span>            : 
<a name="7789"><span class="lineNum">    7789 </span>            : /* Free per region data structures.  */</a>
<span class="lineNum">    7790 </span>            : void
<span class="lineNum">    7791 </span><span class="lineCov">    5679772 : sched_finish_ready_list (void)</span>
<span class="lineNum">    7792 </span>            : {
<span class="lineNum">    7793 </span><span class="lineCov">    5679772 :   int i;</span>
<span class="lineNum">    7794 </span>            : 
<span class="lineNum">    7795 </span><span class="lineCov">    5679772 :   free (ready.vec);</span>
<span class="lineNum">    7796 </span><span class="lineCov">    5679772 :   ready.vec = NULL;</span>
<span class="lineNum">    7797 </span><span class="lineCov">    5679772 :   ready.veclen = 0;</span>
<span class="lineNum">    7798 </span>            : 
<span class="lineNum">    7799 </span><span class="lineCov">    5679772 :   free (ready_try);</span>
<span class="lineNum">    7800 </span><span class="lineCov">    5679772 :   ready_try = NULL;</span>
<span class="lineNum">    7801 </span>            : 
<span class="lineNum">    7802 </span><span class="lineCov">   72788010 :   for (i = 0; i &lt;= sched_ready_n_insns; i++)</span>
<span class="lineNum">    7803 </span>            :     {
<span class="lineNum">    7804 </span><span class="lineCov">   67108238 :       if (targetm.sched.first_cycle_multipass_fini)</span>
<span class="lineNum">    7805 </span><span class="lineCov">   66894532 :         targetm.sched.first_cycle_multipass_fini (&amp;(choice_stack[i]</span>
<span class="lineNum">    7806 </span>            :                                                     .target_data));
<span class="lineNum">    7807 </span>            : 
<span class="lineNum">    7808 </span><span class="lineCov">   67108238 :       free (choice_stack [i].state);</span>
<span class="lineNum">    7809 </span>            :     }
<span class="lineNum">    7810 </span><span class="lineCov">    5679772 :   free (choice_stack);</span>
<span class="lineNum">    7811 </span><span class="lineCov">    5679772 :   choice_stack = NULL;</span>
<span class="lineNum">    7812 </span>            : 
<span class="lineNum">    7813 </span><span class="lineCov">    5679772 :   sched_ready_n_insns = -1;</span>
<span class="lineNum">    7814 </span><span class="lineCov">    5679772 : }</span>
<a name="7815"><span class="lineNum">    7815 </span>            : </a>
<span class="lineNum">    7816 </span>            : static int
<span class="lineNum">    7817 </span><span class="lineCov">   13196213 : haifa_luid_for_non_insn (rtx x)</span>
<span class="lineNum">    7818 </span>            : {
<span class="lineNum">    7819 </span><span class="lineCov">   13196213 :   gcc_assert (NOTE_P (x) || LABEL_P (x));</span>
<span class="lineNum">    7820 </span>            : 
<span class="lineNum">    7821 </span><span class="lineCov">   13196213 :   return 0;</span>
<span class="lineNum">    7822 </span>            : }
<span class="lineNum">    7823 </span>            : 
<a name="7824"><span class="lineNum">    7824 </span>            : /* Generates recovery code for INSN.  */</a>
<span class="lineNum">    7825 </span>            : static void
<span class="lineNum">    7826 </span><span class="lineNoCov">          0 : generate_recovery_code (rtx_insn *insn)</span>
<span class="lineNum">    7827 </span>            : {
<span class="lineNum">    7828 </span><span class="lineNoCov">          0 :   if (TODO_SPEC (insn) &amp; BEGIN_SPEC)</span>
<span class="lineNum">    7829 </span><span class="lineNoCov">          0 :     begin_speculative_block (insn);</span>
<span class="lineNum">    7830 </span>            : 
<span class="lineNum">    7831 </span>            :   /* Here we have insn with no dependencies to
<span class="lineNum">    7832 </span>            :      instructions other then CHECK_SPEC ones.  */
<span class="lineNum">    7833 </span>            : 
<span class="lineNum">    7834 </span><span class="lineNoCov">          0 :   if (TODO_SPEC (insn) &amp; BE_IN_SPEC)</span>
<span class="lineNum">    7835 </span><span class="lineNoCov">          0 :     add_to_speculative_block (insn);</span>
<span class="lineNum">    7836 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    7837 </span>            : 
<span class="lineNum">    7838 </span>            : /* Helper function.
<span class="lineNum">    7839 </span>            :    Tries to add speculative dependencies of type FS between instructions
<a name="7840"><span class="lineNum">    7840 </span>            :    in deps_list L and TWIN.  */</a>
<span class="lineNum">    7841 </span>            : static void
<span class="lineNum">    7842 </span><span class="lineNoCov">          0 : process_insn_forw_deps_be_in_spec (rtx_insn *insn, rtx_insn *twin, ds_t fs)</span>
<span class="lineNum">    7843 </span>            : {
<span class="lineNum">    7844 </span><span class="lineNoCov">          0 :   sd_iterator_def sd_it;</span>
<span class="lineNum">    7845 </span><span class="lineNoCov">          0 :   dep_t dep;</span>
<span class="lineNum">    7846 </span>            : 
<span class="lineNum">    7847 </span><span class="lineNoCov">          0 :   FOR_EACH_DEP (insn, SD_LIST_FORW, sd_it, dep)</span>
<span class="lineNum">    7848 </span>            :     {
<span class="lineNum">    7849 </span><span class="lineNoCov">          0 :       ds_t ds;</span>
<span class="lineNum">    7850 </span><span class="lineNoCov">          0 :       rtx_insn *consumer;</span>
<span class="lineNum">    7851 </span>            : 
<span class="lineNum">    7852 </span><span class="lineNoCov">          0 :       consumer = DEP_CON (dep);</span>
<span class="lineNum">    7853 </span>            : 
<span class="lineNum">    7854 </span><span class="lineNoCov">          0 :       ds = DEP_STATUS (dep);</span>
<span class="lineNum">    7855 </span>            : 
<span class="lineNum">    7856 </span><span class="lineNoCov">          0 :       if (/* If we want to create speculative dep.  */</span>
<span class="lineNum">    7857 </span>            :           fs
<span class="lineNum">    7858 </span>            :           /* And we can do that because this is a true dep.  */
<span class="lineNum">    7859 </span><span class="lineNoCov">          0 :           &amp;&amp; (ds &amp; DEP_TYPES) == DEP_TRUE)</span>
<span class="lineNum">    7860 </span>            :         {
<span class="lineNum">    7861 </span><span class="lineNoCov">          0 :           gcc_assert (!(ds &amp; BE_IN_SPEC));</span>
<span class="lineNum">    7862 </span>            : 
<span class="lineNum">    7863 </span><span class="lineNoCov">          0 :           if (/* If this dep can be overcome with 'begin speculation'.  */</span>
<span class="lineNum">    7864 </span><span class="lineNoCov">          0 :               ds &amp; BEGIN_SPEC)</span>
<span class="lineNum">    7865 </span>            :             /* Then we have a choice: keep the dep 'begin speculative'
<span class="lineNum">    7866 </span>            :                or transform it into 'be in speculative'.  */
<span class="lineNum">    7867 </span>            :             {
<span class="lineNum">    7868 </span><span class="lineNoCov">          0 :               if (/* In try_ready we assert that if insn once became ready</span>
<span class="lineNum">    7869 </span>            :                      it can be removed from the ready (or queue) list only
<span class="lineNum">    7870 </span>            :                      due to backend decision.  Hence we can't let the
<span class="lineNum">    7871 </span>            :                      probability of the speculative dep to decrease.  */
<span class="lineNum">    7872 </span><span class="lineNoCov">          0 :                   ds_weak (ds) &lt;= ds_weak (fs))</span>
<span class="lineNum">    7873 </span>            :                 {
<span class="lineNum">    7874 </span><span class="lineNoCov">          0 :                   ds_t new_ds;</span>
<span class="lineNum">    7875 </span>            : 
<span class="lineNum">    7876 </span><span class="lineNoCov">          0 :                   new_ds = (ds &amp; ~BEGIN_SPEC) | fs;</span>
<span class="lineNum">    7877 </span>            : 
<span class="lineNum">    7878 </span><span class="lineNoCov">          0 :                   if (/* consumer can 'be in speculative'.  */</span>
<span class="lineNum">    7879 </span><span class="lineNoCov">          0 :                       sched_insn_is_legitimate_for_speculation_p (consumer,</span>
<span class="lineNum">    7880 </span>            :                                                                   new_ds))
<span class="lineNum">    7881 </span>            :                     /* Transform it to be in speculative.  */
<span class="lineNum">    7882 </span><span class="lineNoCov">          0 :                     ds = new_ds;</span>
<span class="lineNum">    7883 </span>            :                 }
<span class="lineNum">    7884 </span>            :             }
<span class="lineNum">    7885 </span>            :           else
<span class="lineNum">    7886 </span>            :             /* Mark the dep as 'be in speculative'.  */
<span class="lineNum">    7887 </span><span class="lineNoCov">          0 :             ds |= fs;</span>
<span class="lineNum">    7888 </span>            :         }
<span class="lineNum">    7889 </span>            : 
<span class="lineNum">    7890 </span><span class="lineNoCov">          0 :       {</span>
<span class="lineNum">    7891 </span><span class="lineNoCov">          0 :         dep_def _new_dep, *new_dep = &amp;_new_dep;</span>
<span class="lineNum">    7892 </span>            : 
<span class="lineNum">    7893 </span><span class="lineNoCov">          0 :         init_dep_1 (new_dep, twin, consumer, DEP_TYPE (dep), ds);</span>
<span class="lineNum">    7894 </span><span class="lineNoCov">          0 :         sd_add_dep (new_dep, false);</span>
<span class="lineNum">    7895 </span>            :       }
<span class="lineNum">    7896 </span>            :     }
<span class="lineNum">    7897 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    7898 </span>            : 
<a name="7899"><span class="lineNum">    7899 </span>            : /* Generates recovery code for BEGIN speculative INSN.  */</a>
<span class="lineNum">    7900 </span>            : static void
<span class="lineNum">    7901 </span><span class="lineNoCov">          0 : begin_speculative_block (rtx_insn *insn)</span>
<span class="lineNum">    7902 </span>            : {
<span class="lineNum">    7903 </span><span class="lineNoCov">          0 :   if (TODO_SPEC (insn) &amp; BEGIN_DATA)</span>
<span class="lineNum">    7904 </span><span class="lineNoCov">          0 :     nr_begin_data++;</span>
<span class="lineNum">    7905 </span><span class="lineNoCov">          0 :   if (TODO_SPEC (insn) &amp; BEGIN_CONTROL)</span>
<span class="lineNum">    7906 </span><span class="lineNoCov">          0 :     nr_begin_control++;</span>
<span class="lineNum">    7907 </span>            : 
<span class="lineNum">    7908 </span><span class="lineNoCov">          0 :   create_check_block_twin (insn, false);</span>
<span class="lineNum">    7909 </span>            : 
<span class="lineNum">    7910 </span><span class="lineNoCov">          0 :   TODO_SPEC (insn) &amp;= ~BEGIN_SPEC;</span>
<span class="lineNum">    7911 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    7912 </span>            : 
<span class="lineNum">    7913 </span>            : static void haifa_init_insn (rtx_insn *);
<span class="lineNum">    7914 </span>            : 
<a name="7915"><span class="lineNum">    7915 </span>            : /* Generates recovery code for BE_IN speculative INSN.  */</a>
<span class="lineNum">    7916 </span>            : static void
<span class="lineNum">    7917 </span><span class="lineNoCov">          0 : add_to_speculative_block (rtx_insn *insn)</span>
<span class="lineNum">    7918 </span>            : {
<span class="lineNum">    7919 </span><span class="lineNoCov">          0 :   ds_t ts;</span>
<span class="lineNum">    7920 </span><span class="lineNoCov">          0 :   sd_iterator_def sd_it;</span>
<span class="lineNum">    7921 </span><span class="lineNoCov">          0 :   dep_t dep;</span>
<span class="lineNum">    7922 </span><span class="lineNoCov">          0 :   auto_vec&lt;rtx_insn *, 10&gt; twins;</span>
<span class="lineNum">    7923 </span>            : 
<span class="lineNum">    7924 </span><span class="lineNoCov">          0 :   ts = TODO_SPEC (insn);</span>
<span class="lineNum">    7925 </span><span class="lineNoCov">          0 :   gcc_assert (!(ts &amp; ~BE_IN_SPEC));</span>
<span class="lineNum">    7926 </span>            : 
<span class="lineNum">    7927 </span><span class="lineNoCov">          0 :   if (ts &amp; BE_IN_DATA)</span>
<span class="lineNum">    7928 </span><span class="lineNoCov">          0 :     nr_be_in_data++;</span>
<span class="lineNum">    7929 </span><span class="lineNoCov">          0 :   if (ts &amp; BE_IN_CONTROL)</span>
<span class="lineNum">    7930 </span><span class="lineNoCov">          0 :     nr_be_in_control++;</span>
<span class="lineNum">    7931 </span>            : 
<span class="lineNum">    7932 </span><span class="lineNoCov">          0 :   TODO_SPEC (insn) &amp;= ~BE_IN_SPEC;</span>
<span class="lineNum">    7933 </span><span class="lineNoCov">          0 :   gcc_assert (!TODO_SPEC (insn));</span>
<span class="lineNum">    7934 </span>            : 
<span class="lineNum">    7935 </span><span class="lineNoCov">          0 :   DONE_SPEC (insn) |= ts;</span>
<span class="lineNum">    7936 </span>            : 
<span class="lineNum">    7937 </span>            :   /* First we convert all simple checks to branchy.  */
<span class="lineNum">    7938 </span><span class="lineNoCov">          0 :   for (sd_it = sd_iterator_start (insn, SD_LIST_SPEC_BACK);</span>
<span class="lineNum">    7939 </span><span class="lineNoCov">          0 :        sd_iterator_cond (&amp;sd_it, &amp;dep);)</span>
<span class="lineNum">    7940 </span>            :     {
<span class="lineNum">    7941 </span><span class="lineNoCov">          0 :       rtx_insn *check = DEP_PRO (dep);</span>
<span class="lineNum">    7942 </span>            : 
<span class="lineNum">    7943 </span><span class="lineNoCov">          0 :       if (IS_SPECULATION_SIMPLE_CHECK_P (check))</span>
<span class="lineNum">    7944 </span>            :         {
<span class="lineNum">    7945 </span><span class="lineNoCov">          0 :           create_check_block_twin (check, true);</span>
<span class="lineNum">    7946 </span>            : 
<span class="lineNum">    7947 </span>            :           /* Restart search.  */
<span class="lineNum">    7948 </span><span class="lineNoCov">          0 :           sd_it = sd_iterator_start (insn, SD_LIST_SPEC_BACK);</span>
<span class="lineNum">    7949 </span>            :         }
<span class="lineNum">    7950 </span>            :       else
<span class="lineNum">    7951 </span>            :         /* Continue search.  */
<span class="lineNum">    7952 </span><span class="lineNoCov">          0 :         sd_iterator_next (&amp;sd_it);</span>
<span class="lineNum">    7953 </span>            :     }
<span class="lineNum">    7954 </span>            : 
<span class="lineNum">    7955 </span><span class="lineNoCov">          0 :   auto_vec&lt;rtx_insn *&gt; priorities_roots;</span>
<span class="lineNum">    7956 </span><span class="lineNoCov">          0 :   clear_priorities (insn, &amp;priorities_roots);</span>
<span class="lineNum">    7957 </span>            : 
<span class="lineNum">    7958 </span><span class="lineNoCov">          0 :   while (1)</span>
<span class="lineNum">    7959 </span>            :     {
<span class="lineNum">    7960 </span><span class="lineNoCov">          0 :       rtx_insn *check, *twin;</span>
<span class="lineNum">    7961 </span><span class="lineNoCov">          0 :       basic_block rec;</span>
<span class="lineNum">    7962 </span>            : 
<span class="lineNum">    7963 </span>            :       /* Get the first backward dependency of INSN.  */
<span class="lineNum">    7964 </span><span class="lineNoCov">          0 :       sd_it = sd_iterator_start (insn, SD_LIST_SPEC_BACK);</span>
<span class="lineNum">    7965 </span><span class="lineNoCov">          0 :       if (!sd_iterator_cond (&amp;sd_it, &amp;dep))</span>
<span class="lineNum">    7966 </span>            :         /* INSN has no backward dependencies left.  */
<span class="lineNum">    7967 </span>            :         break;
<span class="lineNum">    7968 </span>            : 
<span class="lineNum">    7969 </span><span class="lineNoCov">          0 :       gcc_assert ((DEP_STATUS (dep) &amp; BEGIN_SPEC) == 0</span>
<span class="lineNum">    7970 </span>            :                   &amp;&amp; (DEP_STATUS (dep) &amp; BE_IN_SPEC) != 0
<span class="lineNum">    7971 </span>            :                   &amp;&amp; (DEP_STATUS (dep) &amp; DEP_TYPES) == DEP_TRUE);
<span class="lineNum">    7972 </span>            : 
<span class="lineNum">    7973 </span><span class="lineNoCov">          0 :       check = DEP_PRO (dep);</span>
<span class="lineNum">    7974 </span>            : 
<span class="lineNum">    7975 </span><span class="lineNoCov">          0 :       gcc_assert (!IS_SPECULATION_CHECK_P (check) &amp;&amp; !ORIG_PAT (check)</span>
<span class="lineNum">    7976 </span>            :                   &amp;&amp; QUEUE_INDEX (check) == QUEUE_NOWHERE);
<span class="lineNum">    7977 </span>            : 
<span class="lineNum">    7978 </span><span class="lineNoCov">          0 :       rec = BLOCK_FOR_INSN (check);</span>
<span class="lineNum">    7979 </span>            : 
<span class="lineNum">    7980 </span><span class="lineNoCov">          0 :       twin = emit_insn_before (copy_insn (PATTERN (insn)), BB_END (rec));</span>
<span class="lineNum">    7981 </span><span class="lineNoCov">          0 :       haifa_init_insn (twin);</span>
<span class="lineNum">    7982 </span>            : 
<span class="lineNum">    7983 </span><span class="lineNoCov">          0 :       sd_copy_back_deps (twin, insn, true);</span>
<span class="lineNum">    7984 </span>            : 
<span class="lineNum">    7985 </span><span class="lineNoCov">          0 :       if (sched_verbose &amp;&amp; spec_info-&gt;dump)</span>
<span class="lineNum">    7986 </span>            :         /* INSN_BB (insn) isn't determined for twin insns yet.
<span class="lineNum">    7987 </span>            :            So we can't use current_sched_info-&gt;print_insn.  */
<span class="lineNum">    7988 </span><span class="lineNoCov">          0 :         fprintf (spec_info-&gt;dump, &quot;;;\t\tGenerated twin insn : %d/rec%d\n&quot;,</span>
<span class="lineNum">    7989 </span><span class="lineNoCov">          0 :                  INSN_UID (twin), rec-&gt;index);</span>
<span class="lineNum">    7990 </span>            : 
<span class="lineNum">    7991 </span><span class="lineNoCov">          0 :       twins.safe_push (twin);</span>
<span class="lineNum">    7992 </span>            : 
<span class="lineNum">    7993 </span>            :       /* Add dependences between TWIN and all appropriate
<span class="lineNum">    7994 </span>            :          instructions from REC.  */
<span class="lineNum">    7995 </span><span class="lineNoCov">          0 :       FOR_EACH_DEP (insn, SD_LIST_SPEC_BACK, sd_it, dep)</span>
<span class="lineNum">    7996 </span>            :         {
<span class="lineNum">    7997 </span><span class="lineNoCov">          0 :           rtx_insn *pro = DEP_PRO (dep);</span>
<span class="lineNum">    7998 </span>            : 
<span class="lineNum">    7999 </span><span class="lineNoCov">          0 :           gcc_assert (DEP_TYPE (dep) == REG_DEP_TRUE);</span>
<span class="lineNum">    8000 </span>            : 
<span class="lineNum">    8001 </span>            :           /* INSN might have dependencies from the instructions from
<span class="lineNum">    8002 </span>            :              several recovery blocks.  At this iteration we process those
<span class="lineNum">    8003 </span>            :              producers that reside in REC.  */
<span class="lineNum">    8004 </span><span class="lineNoCov">          0 :           if (BLOCK_FOR_INSN (pro) == rec)</span>
<span class="lineNum">    8005 </span>            :             {
<span class="lineNum">    8006 </span><span class="lineNoCov">          0 :               dep_def _new_dep, *new_dep = &amp;_new_dep;</span>
<span class="lineNum">    8007 </span>            : 
<span class="lineNum">    8008 </span><span class="lineNoCov">          0 :               init_dep (new_dep, pro, twin, REG_DEP_TRUE);</span>
<span class="lineNum">    8009 </span><span class="lineNoCov">          0 :               sd_add_dep (new_dep, false);</span>
<span class="lineNum">    8010 </span>            :             }
<span class="lineNum">    8011 </span>            :         }
<span class="lineNum">    8012 </span>            : 
<span class="lineNum">    8013 </span><span class="lineNoCov">          0 :       process_insn_forw_deps_be_in_spec (insn, twin, ts);</span>
<span class="lineNum">    8014 </span>            : 
<span class="lineNum">    8015 </span>            :       /* Remove all dependencies between INSN and insns in REC.  */
<span class="lineNum">    8016 </span><span class="lineNoCov">          0 :       for (sd_it = sd_iterator_start (insn, SD_LIST_SPEC_BACK);</span>
<span class="lineNum">    8017 </span><span class="lineNoCov">          0 :            sd_iterator_cond (&amp;sd_it, &amp;dep);)</span>
<span class="lineNum">    8018 </span>            :         {
<span class="lineNum">    8019 </span><span class="lineNoCov">          0 :           rtx_insn *pro = DEP_PRO (dep);</span>
<span class="lineNum">    8020 </span>            : 
<span class="lineNum">    8021 </span><span class="lineNoCov">          0 :           if (BLOCK_FOR_INSN (pro) == rec)</span>
<span class="lineNum">    8022 </span><span class="lineNoCov">          0 :             sd_delete_dep (sd_it);</span>
<span class="lineNum">    8023 </span>            :           else
<span class="lineNum">    8024 </span><span class="lineNoCov">          0 :             sd_iterator_next (&amp;sd_it);</span>
<span class="lineNum">    8025 </span>            :         }
<span class="lineNum">    8026 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    8027 </span>            : 
<span class="lineNum">    8028 </span>            :   /* We couldn't have added the dependencies between INSN and TWINS earlier
<span class="lineNum">    8029 </span>            :      because that would make TWINS appear in the INSN_BACK_DEPS (INSN).  */
<span class="lineNum">    8030 </span><span class="lineNoCov">          0 :   unsigned int i;</span>
<span class="lineNum">    8031 </span><span class="lineNoCov">          0 :   rtx_insn *twin;</span>
<span class="lineNum">    8032 </span><span class="lineNoCov">          0 :   FOR_EACH_VEC_ELT_REVERSE (twins, i, twin)</span>
<span class="lineNum">    8033 </span>            :     {
<span class="lineNum">    8034 </span><span class="lineNoCov">          0 :       dep_def _new_dep, *new_dep = &amp;_new_dep;</span>
<span class="lineNum">    8035 </span>            : 
<span class="lineNum">    8036 </span><span class="lineNoCov">          0 :       init_dep (new_dep, insn, twin, REG_DEP_OUTPUT);</span>
<span class="lineNum">    8037 </span><span class="lineNoCov">          0 :       sd_add_dep (new_dep, false);</span>
<span class="lineNum">    8038 </span>            :     }
<span class="lineNum">    8039 </span>            : 
<span class="lineNum">    8040 </span><span class="lineNoCov">          0 :   calc_priorities (priorities_roots);</span>
<span class="lineNum">    8041 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    8042 </span>            : 
<a name="8043"><span class="lineNum">    8043 </span>            : /* Extends and fills with zeros (only the new part) array pointed to by P.  */</a>
<span class="lineNum">    8044 </span>            : void *
<span class="lineNum">    8045 </span><span class="lineCov">    5679913 : xrecalloc (void *p, size_t new_nmemb, size_t old_nmemb, size_t size)</span>
<span class="lineNum">    8046 </span>            : {
<span class="lineNum">    8047 </span><span class="lineCov">    5679913 :   gcc_assert (new_nmemb &gt;= old_nmemb);</span>
<span class="lineNum">    8048 </span><span class="lineCov">    5679913 :   p = XRESIZEVAR (void, p, new_nmemb * size);</span>
<span class="lineNum">    8049 </span><span class="lineCov">    5679913 :   memset (((char *) p) + old_nmemb * size, 0, (new_nmemb - old_nmemb) * size);</span>
<span class="lineNum">    8050 </span><span class="lineCov">    5679913 :   return p;</span>
<span class="lineNum">    8051 </span>            : }
<span class="lineNum">    8052 </span>            : 
<span class="lineNum">    8053 </span>            : /* Helper function.
<a name="8054"><span class="lineNum">    8054 </span>            :    Find fallthru edge from PRED.  */</a>
<span class="lineNum">    8055 </span>            : edge
<span class="lineNum">    8056 </span><span class="lineCov">        110 : find_fallthru_edge_from (basic_block pred)</span>
<span class="lineNum">    8057 </span>            : {
<span class="lineNum">    8058 </span><span class="lineCov">        110 :   edge e;</span>
<span class="lineNum">    8059 </span><span class="lineCov">        110 :   basic_block succ;</span>
<span class="lineNum">    8060 </span>            : 
<span class="lineNum">    8061 </span><span class="lineCov">        110 :   succ = pred-&gt;next_bb;</span>
<span class="lineNum">    8062 </span><span class="lineCov">        110 :   gcc_assert (succ-&gt;prev_bb == pred);</span>
<span class="lineNum">    8063 </span>            : 
<span class="lineNum">    8064 </span><span class="lineCov">        330 :   if (EDGE_COUNT (pred-&gt;succs) &lt;= EDGE_COUNT (succ-&gt;preds))</span>
<span class="lineNum">    8065 </span>            :     {
<span class="lineNum">    8066 </span><span class="lineCov">         36 :       e = find_fallthru_edge (pred-&gt;succs);</span>
<span class="lineNum">    8067 </span>            : 
<span class="lineNum">    8068 </span><span class="lineCov">         36 :       if (e)</span>
<span class="lineNum">    8069 </span>            :         {
<span class="lineNum">    8070 </span><span class="lineCov">         18 :           gcc_assert (e-&gt;dest == succ);</span>
<span class="lineNum">    8071 </span>            :           return e;
<span class="lineNum">    8072 </span>            :         }
<span class="lineNum">    8073 </span>            :     }
<span class="lineNum">    8074 </span>            :   else
<span class="lineNum">    8075 </span>            :     {
<span class="lineNum">    8076 </span><span class="lineCov">         74 :       e = find_fallthru_edge (succ-&gt;preds);</span>
<span class="lineNum">    8077 </span>            : 
<span class="lineNum">    8078 </span><span class="lineCov">         74 :       if (e)</span>
<span class="lineNum">    8079 </span>            :         {
<span class="lineNum">    8080 </span><span class="lineCov">         74 :           gcc_assert (e-&gt;src == pred);</span>
<span class="lineNum">    8081 </span>            :           return e;
<span class="lineNum">    8082 </span>            :         }
<span class="lineNum">    8083 </span>            :     }
<span class="lineNum">    8084 </span>            : 
<span class="lineNum">    8085 </span>            :   return NULL;
<span class="lineNum">    8086 </span>            : }
<span class="lineNum">    8087 </span>            : 
<a name="8088"><span class="lineNum">    8088 </span>            : /* Extend per basic block data structures.  */</a>
<span class="lineNum">    8089 </span>            : static void
<span class="lineNum">    8090 </span><span class="lineCov">     584344 : sched_extend_bb (void)</span>
<span class="lineNum">    8091 </span>            : {
<span class="lineNum">    8092 </span>            :   /* The following is done to keep current_sched_info-&gt;next_tail non null.  */
<span class="lineNum">    8093 </span><span class="lineCov">     584344 :   rtx_insn *end = BB_END (EXIT_BLOCK_PTR_FOR_FN (cfun)-&gt;prev_bb);</span>
<span class="lineNum">    8094 </span><span class="lineCov">     584344 :   rtx_insn *insn = DEBUG_INSN_P (end) ? prev_nondebug_insn (end) : end;</span>
<span class="lineNum">    8095 </span><span class="lineCov">     584344 :   if (NEXT_INSN (end) == 0</span>
<span class="lineNum">    8096 </span><span class="lineCov">     584344 :       || (!NOTE_P (insn)</span>
<span class="lineNum">    8097 </span><span class="lineCov">     584087 :           &amp;&amp; !LABEL_P (insn)</span>
<span class="lineNum">    8098 </span>            :           /* Don't emit a NOTE if it would end up before a BARRIER.  */
<span class="lineNum">    8099 </span><span class="lineCov">     583864 :           &amp;&amp; !BARRIER_P (next_nondebug_insn (end))))</span>
<span class="lineNum">    8100 </span>            :     {
<span class="lineNum">    8101 </span><span class="lineCov">        287 :       rtx_note *note = emit_note_after (NOTE_INSN_DELETED, end);</span>
<span class="lineNum">    8102 </span>            :       /* Make note appear outside BB.  */
<span class="lineNum">    8103 </span><span class="lineCov">        287 :       set_block_for_insn (note, NULL);</span>
<span class="lineNum">    8104 </span><span class="lineCov">        287 :       BB_END (EXIT_BLOCK_PTR_FOR_FN (cfun)-&gt;prev_bb) = end;</span>
<span class="lineNum">    8105 </span>            :     }
<span class="lineNum">    8106 </span><span class="lineCov">     584344 : }</span>
<span class="lineNum">    8107 </span>            : 
<a name="8108"><span class="lineNum">    8108 </span>            : /* Init per basic block data structures.  */</a>
<span class="lineNum">    8109 </span>            : void
<span class="lineNum">    8110 </span><span class="lineCov">     584344 : sched_init_bbs (void)</span>
<span class="lineNum">    8111 </span>            : {
<span class="lineNum">    8112 </span><span class="lineCov">     584344 :   sched_extend_bb ();</span>
<span class="lineNum">    8113 </span><span class="lineCov">     584344 : }</span>
<span class="lineNum">    8114 </span>            : 
<a name="8115"><span class="lineNum">    8115 </span>            : /* Initialize BEFORE_RECOVERY variable.  */</a>
<span class="lineNum">    8116 </span>            : static void
<span class="lineNum">    8117 </span><span class="lineNoCov">          0 : init_before_recovery (basic_block *before_recovery_ptr)</span>
<span class="lineNum">    8118 </span>            : {
<span class="lineNum">    8119 </span><span class="lineNoCov">          0 :   basic_block last;</span>
<span class="lineNum">    8120 </span><span class="lineNoCov">          0 :   edge e;</span>
<span class="lineNum">    8121 </span>            : 
<span class="lineNum">    8122 </span><span class="lineNoCov">          0 :   last = EXIT_BLOCK_PTR_FOR_FN (cfun)-&gt;prev_bb;</span>
<span class="lineNum">    8123 </span><span class="lineNoCov">          0 :   e = find_fallthru_edge_from (last);</span>
<span class="lineNum">    8124 </span>            : 
<span class="lineNum">    8125 </span><span class="lineNoCov">          0 :   if (e)</span>
<span class="lineNum">    8126 </span>            :     {
<span class="lineNum">    8127 </span>            :       /* We create two basic blocks:
<span class="lineNum">    8128 </span>            :          1. Single instruction block is inserted right after E-&gt;SRC
<span class="lineNum">    8129 </span>            :          and has jump to
<span class="lineNum">    8130 </span>            :          2. Empty block right before EXIT_BLOCK.
<span class="lineNum">    8131 </span>            :          Between these two blocks recovery blocks will be emitted.  */
<span class="lineNum">    8132 </span>            : 
<span class="lineNum">    8133 </span><span class="lineNoCov">          0 :       basic_block single, empty;</span>
<span class="lineNum">    8134 </span>            : 
<span class="lineNum">    8135 </span>            :       /* If the fallthrough edge to exit we've found is from the block we've
<span class="lineNum">    8136 </span>            :          created before, don't do anything more.  */
<span class="lineNum">    8137 </span><span class="lineNoCov">          0 :       if (last == after_recovery)</span>
<span class="lineNum">    8138 </span>            :         return;
<span class="lineNum">    8139 </span>            : 
<span class="lineNum">    8140 </span><span class="lineNoCov">          0 :       adding_bb_to_current_region_p = false;</span>
<span class="lineNum">    8141 </span>            : 
<span class="lineNum">    8142 </span><span class="lineNoCov">          0 :       single = sched_create_empty_bb (last);</span>
<span class="lineNum">    8143 </span><span class="lineNoCov">          0 :       empty = sched_create_empty_bb (single);</span>
<span class="lineNum">    8144 </span>            : 
<span class="lineNum">    8145 </span>            :       /* Add new blocks to the root loop.  */
<span class="lineNum">    8146 </span><span class="lineNoCov">          0 :       if (current_loops != NULL)</span>
<span class="lineNum">    8147 </span>            :         {
<span class="lineNum">    8148 </span><span class="lineNoCov">          0 :           add_bb_to_loop (single, (*current_loops-&gt;larray)[0]);</span>
<span class="lineNum">    8149 </span><span class="lineNoCov">          0 :           add_bb_to_loop (empty, (*current_loops-&gt;larray)[0]);</span>
<span class="lineNum">    8150 </span>            :         }
<span class="lineNum">    8151 </span>            : 
<span class="lineNum">    8152 </span><span class="lineNoCov">          0 :       single-&gt;count = last-&gt;count;</span>
<span class="lineNum">    8153 </span><span class="lineNoCov">          0 :       empty-&gt;count = last-&gt;count;</span>
<span class="lineNum">    8154 </span><span class="lineNoCov">          0 :       BB_COPY_PARTITION (single, last);</span>
<span class="lineNum">    8155 </span><span class="lineNoCov">          0 :       BB_COPY_PARTITION (empty, last);</span>
<span class="lineNum">    8156 </span>            : 
<span class="lineNum">    8157 </span><span class="lineNoCov">          0 :       redirect_edge_succ (e, single);</span>
<span class="lineNum">    8158 </span><span class="lineNoCov">          0 :       make_single_succ_edge (single, empty, 0);</span>
<span class="lineNum">    8159 </span><span class="lineNoCov">          0 :       make_single_succ_edge (empty, EXIT_BLOCK_PTR_FOR_FN (cfun),</span>
<span class="lineNum">    8160 </span>            :                              EDGE_FALLTHRU);
<span class="lineNum">    8161 </span>            : 
<span class="lineNum">    8162 </span><span class="lineNoCov">          0 :       rtx_code_label *label = block_label (empty);</span>
<span class="lineNum">    8163 </span><span class="lineNoCov">          0 :       rtx_jump_insn *x = emit_jump_insn_after (targetm.gen_jump (label),</span>
<span class="lineNum">    8164 </span><span class="lineNoCov">          0 :                                                BB_END (single));</span>
<span class="lineNum">    8165 </span><span class="lineNoCov">          0 :       JUMP_LABEL (x) = label;</span>
<span class="lineNum">    8166 </span><span class="lineNoCov">          0 :       LABEL_NUSES (label)++;</span>
<span class="lineNum">    8167 </span><span class="lineNoCov">          0 :       haifa_init_insn (x);</span>
<span class="lineNum">    8168 </span>            : 
<span class="lineNum">    8169 </span><span class="lineNoCov">          0 :       emit_barrier_after (x);</span>
<span class="lineNum">    8170 </span>            : 
<span class="lineNum">    8171 </span><span class="lineNoCov">          0 :       sched_init_only_bb (empty, NULL);</span>
<span class="lineNum">    8172 </span><span class="lineNoCov">          0 :       sched_init_only_bb (single, NULL);</span>
<span class="lineNum">    8173 </span><span class="lineNoCov">          0 :       sched_extend_bb ();</span>
<span class="lineNum">    8174 </span>            : 
<span class="lineNum">    8175 </span><span class="lineNoCov">          0 :       adding_bb_to_current_region_p = true;</span>
<span class="lineNum">    8176 </span><span class="lineNoCov">          0 :       before_recovery = single;</span>
<span class="lineNum">    8177 </span><span class="lineNoCov">          0 :       after_recovery = empty;</span>
<span class="lineNum">    8178 </span>            : 
<span class="lineNum">    8179 </span><span class="lineNoCov">          0 :       if (before_recovery_ptr)</span>
<span class="lineNum">    8180 </span><span class="lineNoCov">          0 :         *before_recovery_ptr = before_recovery;</span>
<span class="lineNum">    8181 </span>            : 
<span class="lineNum">    8182 </span><span class="lineNoCov">          0 :       if (sched_verbose &gt;= 2 &amp;&amp; spec_info-&gt;dump)</span>
<span class="lineNum">    8183 </span><span class="lineNoCov">          0 :         fprintf (spec_info-&gt;dump,</span>
<span class="lineNum">    8184 </span>            :                  &quot;;;\t\tFixed fallthru to EXIT : %d-&gt;&gt;%d-&gt;%d-&gt;&gt;EXIT\n&quot;,
<span class="lineNum">    8185 </span>            :                  last-&gt;index, single-&gt;index, empty-&gt;index);
<span class="lineNum">    8186 </span>            :     }
<span class="lineNum">    8187 </span>            :   else
<span class="lineNum">    8188 </span><span class="lineNoCov">          0 :     before_recovery = last;</span>
<span class="lineNum">    8189 </span>            : }
<span class="lineNum">    8190 </span>            : 
<a name="8191"><span class="lineNum">    8191 </span>            : /* Returns new recovery block.  */</a>
<span class="lineNum">    8192 </span>            : basic_block
<span class="lineNum">    8193 </span><span class="lineNoCov">          0 : sched_create_recovery_block (basic_block *before_recovery_ptr)</span>
<span class="lineNum">    8194 </span>            : {
<span class="lineNum">    8195 </span><span class="lineNoCov">          0 :   rtx_insn *barrier;</span>
<span class="lineNum">    8196 </span><span class="lineNoCov">          0 :   basic_block rec;</span>
<span class="lineNum">    8197 </span>            : 
<span class="lineNum">    8198 </span><span class="lineNoCov">          0 :   haifa_recovery_bb_recently_added_p = true;</span>
<span class="lineNum">    8199 </span><span class="lineNoCov">          0 :   haifa_recovery_bb_ever_added_p = true;</span>
<span class="lineNum">    8200 </span>            : 
<span class="lineNum">    8201 </span><span class="lineNoCov">          0 :   init_before_recovery (before_recovery_ptr);</span>
<span class="lineNum">    8202 </span>            : 
<span class="lineNum">    8203 </span><span class="lineNoCov">          0 :   barrier = get_last_bb_insn (before_recovery);</span>
<span class="lineNum">    8204 </span><span class="lineNoCov">          0 :   gcc_assert (BARRIER_P (barrier));</span>
<span class="lineNum">    8205 </span>            : 
<span class="lineNum">    8206 </span><span class="lineNoCov">          0 :   rtx_insn *label = emit_label_after (gen_label_rtx (), barrier);</span>
<span class="lineNum">    8207 </span>            : 
<span class="lineNum">    8208 </span><span class="lineNoCov">          0 :   rec = create_basic_block (label, label, before_recovery);</span>
<span class="lineNum">    8209 </span>            : 
<span class="lineNum">    8210 </span>            :   /* A recovery block always ends with an unconditional jump.  */
<span class="lineNum">    8211 </span><span class="lineNoCov">          0 :   emit_barrier_after (BB_END (rec));</span>
<span class="lineNum">    8212 </span>            : 
<span class="lineNum">    8213 </span><span class="lineNoCov">          0 :   if (BB_PARTITION (before_recovery) != BB_UNPARTITIONED)</span>
<span class="lineNum">    8214 </span><span class="lineNoCov">          0 :     BB_SET_PARTITION (rec, BB_COLD_PARTITION);</span>
<span class="lineNum">    8215 </span>            : 
<span class="lineNum">    8216 </span><span class="lineNoCov">          0 :   if (sched_verbose &amp;&amp; spec_info-&gt;dump)</span>
<span class="lineNum">    8217 </span><span class="lineNoCov">          0 :     fprintf (spec_info-&gt;dump, &quot;;;\t\tGenerated recovery block rec%d\n&quot;,</span>
<span class="lineNum">    8218 </span>            :              rec-&gt;index);
<span class="lineNum">    8219 </span>            : 
<span class="lineNum">    8220 </span><span class="lineNoCov">          0 :   return rec;</span>
<span class="lineNum">    8221 </span>            : }
<span class="lineNum">    8222 </span>            : 
<span class="lineNum">    8223 </span>            : /* Create edges: FIRST_BB -&gt; REC; FIRST_BB -&gt; SECOND_BB; REC -&gt; SECOND_BB
<a name="8224"><span class="lineNum">    8224 </span>            :    and emit necessary jumps.  */</a>
<span class="lineNum">    8225 </span>            : void
<span class="lineNum">    8226 </span><span class="lineNoCov">          0 : sched_create_recovery_edges (basic_block first_bb, basic_block rec,</span>
<span class="lineNum">    8227 </span>            :                              basic_block second_bb)
<span class="lineNum">    8228 </span>            : {
<span class="lineNum">    8229 </span><span class="lineNoCov">          0 :   int edge_flags;</span>
<span class="lineNum">    8230 </span>            : 
<span class="lineNum">    8231 </span>            :   /* This is fixing of incoming edge.  */
<span class="lineNum">    8232 </span>            :   /* ??? Which other flags should be specified?  */
<span class="lineNum">    8233 </span><span class="lineNoCov">          0 :   if (BB_PARTITION (first_bb) != BB_PARTITION (rec))</span>
<span class="lineNum">    8234 </span>            :     /* Partition type is the same, if it is &quot;unpartitioned&quot;.  */
<span class="lineNum">    8235 </span>            :     edge_flags = EDGE_CROSSING;
<span class="lineNum">    8236 </span>            :   else
<span class="lineNum">    8237 </span><span class="lineNoCov">          0 :     edge_flags = 0;</span>
<span class="lineNum">    8238 </span>            : 
<span class="lineNum">    8239 </span><span class="lineNoCov">          0 :   edge e2 = single_succ_edge (first_bb);</span>
<span class="lineNum">    8240 </span><span class="lineNoCov">          0 :   edge e = make_edge (first_bb, rec, edge_flags);</span>
<span class="lineNum">    8241 </span>            : 
<span class="lineNum">    8242 </span>            :   /* TODO: The actual probability can be determined and is computed as
<span class="lineNum">    8243 </span>            :      'todo_spec' variable in create_check_block_twin and
<span class="lineNum">    8244 </span>            :      in sel-sched.c `check_ds' in create_speculation_check.  */
<span class="lineNum">    8245 </span><span class="lineNoCov">          0 :   e-&gt;probability = profile_probability::very_unlikely ();</span>
<span class="lineNum">    8246 </span><span class="lineNoCov">          0 :   rec-&gt;count = e-&gt;count ();</span>
<span class="lineNum">    8247 </span><span class="lineNoCov">          0 :   e2-&gt;probability = e-&gt;probability.invert ();</span>
<span class="lineNum">    8248 </span>            : 
<span class="lineNum">    8249 </span><span class="lineNoCov">          0 :   rtx_code_label *label = block_label (second_bb);</span>
<span class="lineNum">    8250 </span><span class="lineNoCov">          0 :   rtx_jump_insn *jump = emit_jump_insn_after (targetm.gen_jump (label),</span>
<span class="lineNum">    8251 </span><span class="lineNoCov">          0 :                                               BB_END (rec));</span>
<span class="lineNum">    8252 </span><span class="lineNoCov">          0 :   JUMP_LABEL (jump) = label;</span>
<span class="lineNum">    8253 </span><span class="lineNoCov">          0 :   LABEL_NUSES (label)++;</span>
<span class="lineNum">    8254 </span>            : 
<span class="lineNum">    8255 </span><span class="lineNoCov">          0 :   if (BB_PARTITION (second_bb) != BB_PARTITION (rec))</span>
<span class="lineNum">    8256 </span>            :     /* Partition type is the same, if it is &quot;unpartitioned&quot;.  */
<span class="lineNum">    8257 </span>            :     {
<span class="lineNum">    8258 </span>            :       /* Rewritten from cfgrtl.c.  */
<span class="lineNum">    8259 </span><span class="lineNoCov">          0 :       if (crtl-&gt;has_bb_partition &amp;&amp; targetm_common.have_named_sections)</span>
<span class="lineNum">    8260 </span>            :         {
<span class="lineNum">    8261 </span>            :           /* We don't need the same note for the check because
<span class="lineNum">    8262 </span>            :              any_condjump_p (check) == true.  */
<span class="lineNum">    8263 </span><span class="lineNoCov">          0 :           CROSSING_JUMP_P (jump) = 1;</span>
<span class="lineNum">    8264 </span>            :         }
<span class="lineNum">    8265 </span>            :       edge_flags = EDGE_CROSSING;
<span class="lineNum">    8266 </span>            :     }
<span class="lineNum">    8267 </span>            :   else
<span class="lineNum">    8268 </span>            :     edge_flags = 0;
<span class="lineNum">    8269 </span>            : 
<span class="lineNum">    8270 </span><span class="lineNoCov">          0 :   make_single_succ_edge (rec, second_bb, edge_flags);</span>
<span class="lineNum">    8271 </span><span class="lineNoCov">          0 :   if (dom_info_available_p (CDI_DOMINATORS))</span>
<span class="lineNum">    8272 </span><span class="lineNoCov">          0 :     set_immediate_dominator (CDI_DOMINATORS, rec, first_bb);</span>
<span class="lineNum">    8273 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    8274 </span>            : 
<span class="lineNum">    8275 </span>            : /* This function creates recovery code for INSN.  If MUTATE_P is nonzero,
<a name="8276"><span class="lineNum">    8276 </span>            :    INSN is a simple check, that should be converted to branchy one.  */</a>
<span class="lineNum">    8277 </span>            : static void
<span class="lineNum">    8278 </span><span class="lineNoCov">          0 : create_check_block_twin (rtx_insn *insn, bool mutate_p)</span>
<span class="lineNum">    8279 </span>            : {
<span class="lineNum">    8280 </span><span class="lineNoCov">          0 :   basic_block rec;</span>
<span class="lineNum">    8281 </span><span class="lineNoCov">          0 :   rtx_insn *label, *check, *twin;</span>
<span class="lineNum">    8282 </span><span class="lineNoCov">          0 :   rtx check_pat;</span>
<span class="lineNum">    8283 </span><span class="lineNoCov">          0 :   ds_t fs;</span>
<span class="lineNum">    8284 </span><span class="lineNoCov">          0 :   sd_iterator_def sd_it;</span>
<span class="lineNum">    8285 </span><span class="lineNoCov">          0 :   dep_t dep;</span>
<span class="lineNum">    8286 </span><span class="lineNoCov">          0 :   dep_def _new_dep, *new_dep = &amp;_new_dep;</span>
<span class="lineNum">    8287 </span><span class="lineNoCov">          0 :   ds_t todo_spec;</span>
<span class="lineNum">    8288 </span>            : 
<span class="lineNum">    8289 </span><span class="lineNoCov">          0 :   gcc_assert (ORIG_PAT (insn) != NULL_RTX);</span>
<span class="lineNum">    8290 </span>            : 
<span class="lineNum">    8291 </span><span class="lineNoCov">          0 :   if (!mutate_p)</span>
<span class="lineNum">    8292 </span><span class="lineNoCov">          0 :     todo_spec = TODO_SPEC (insn);</span>
<span class="lineNum">    8293 </span>            :   else
<span class="lineNum">    8294 </span>            :     {
<span class="lineNum">    8295 </span><span class="lineNoCov">          0 :       gcc_assert (IS_SPECULATION_SIMPLE_CHECK_P (insn)</span>
<span class="lineNum">    8296 </span>            :                   &amp;&amp; (TODO_SPEC (insn) &amp; SPECULATIVE) == 0);
<span class="lineNum">    8297 </span>            : 
<span class="lineNum">    8298 </span><span class="lineNoCov">          0 :       todo_spec = CHECK_SPEC (insn);</span>
<span class="lineNum">    8299 </span>            :     }
<span class="lineNum">    8300 </span>            : 
<span class="lineNum">    8301 </span><span class="lineNoCov">          0 :   todo_spec &amp;= SPECULATIVE;</span>
<span class="lineNum">    8302 </span>            : 
<span class="lineNum">    8303 </span>            :   /* Create recovery block.  */
<span class="lineNum">    8304 </span><span class="lineNoCov">          0 :   if (mutate_p || targetm.sched.needs_block_p (todo_spec))</span>
<span class="lineNum">    8305 </span>            :     {
<span class="lineNum">    8306 </span><span class="lineNoCov">          0 :       rec = sched_create_recovery_block (NULL);</span>
<span class="lineNum">    8307 </span><span class="lineNoCov">          0 :       label = BB_HEAD (rec);</span>
<span class="lineNum">    8308 </span>            :     }
<span class="lineNum">    8309 </span>            :   else
<span class="lineNum">    8310 </span>            :     {
<span class="lineNum">    8311 </span><span class="lineNoCov">          0 :       rec = EXIT_BLOCK_PTR_FOR_FN (cfun);</span>
<span class="lineNum">    8312 </span><span class="lineNoCov">          0 :       label = NULL;</span>
<span class="lineNum">    8313 </span>            :     }
<span class="lineNum">    8314 </span>            : 
<span class="lineNum">    8315 </span>            :   /* Emit CHECK.  */
<span class="lineNum">    8316 </span><span class="lineNoCov">          0 :   check_pat = targetm.sched.gen_spec_check (insn, label, todo_spec);</span>
<span class="lineNum">    8317 </span>            : 
<span class="lineNum">    8318 </span><span class="lineNoCov">          0 :   if (rec != EXIT_BLOCK_PTR_FOR_FN (cfun))</span>
<span class="lineNum">    8319 </span>            :     {
<span class="lineNum">    8320 </span>            :       /* To have mem_reg alive at the beginning of second_bb,
<span class="lineNum">    8321 </span>            :          we emit check BEFORE insn, so insn after splitting
<span class="lineNum">    8322 </span>            :          insn will be at the beginning of second_bb, which will
<span class="lineNum">    8323 </span>            :          provide us with the correct life information.  */
<span class="lineNum">    8324 </span><span class="lineNoCov">          0 :       check = emit_jump_insn_before (check_pat, insn);</span>
<span class="lineNum">    8325 </span><span class="lineNoCov">          0 :       JUMP_LABEL (check) = label;</span>
<span class="lineNum">    8326 </span><span class="lineNoCov">          0 :       LABEL_NUSES (label)++;</span>
<span class="lineNum">    8327 </span>            :     }
<span class="lineNum">    8328 </span>            :   else
<span class="lineNum">    8329 </span><span class="lineNoCov">          0 :     check = emit_insn_before (check_pat, insn);</span>
<span class="lineNum">    8330 </span>            : 
<span class="lineNum">    8331 </span>            :   /* Extend data structures.  */
<span class="lineNum">    8332 </span><span class="lineNoCov">          0 :   haifa_init_insn (check);</span>
<span class="lineNum">    8333 </span>            : 
<span class="lineNum">    8334 </span>            :   /* CHECK is being added to current region.  Extend ready list.  */
<span class="lineNum">    8335 </span><span class="lineNoCov">          0 :   gcc_assert (sched_ready_n_insns != -1);</span>
<span class="lineNum">    8336 </span><span class="lineNoCov">          0 :   sched_extend_ready_list (sched_ready_n_insns + 1);</span>
<span class="lineNum">    8337 </span>            : 
<span class="lineNum">    8338 </span><span class="lineNoCov">          0 :   if (current_sched_info-&gt;add_remove_insn)</span>
<span class="lineNum">    8339 </span><span class="lineNoCov">          0 :     current_sched_info-&gt;add_remove_insn (insn, 0);</span>
<span class="lineNum">    8340 </span>            : 
<span class="lineNum">    8341 </span><span class="lineNoCov">          0 :   RECOVERY_BLOCK (check) = rec;</span>
<span class="lineNum">    8342 </span>            : 
<span class="lineNum">    8343 </span><span class="lineNoCov">          0 :   if (sched_verbose &amp;&amp; spec_info-&gt;dump)</span>
<span class="lineNum">    8344 </span><span class="lineNoCov">          0 :     fprintf (spec_info-&gt;dump, &quot;;;\t\tGenerated check insn : %s\n&quot;,</span>
<span class="lineNum">    8345 </span><span class="lineNoCov">          0 :              (*current_sched_info-&gt;print_insn) (check, 0));</span>
<span class="lineNum">    8346 </span>            : 
<span class="lineNum">    8347 </span><span class="lineNoCov">          0 :   gcc_assert (ORIG_PAT (insn));</span>
<span class="lineNum">    8348 </span>            : 
<span class="lineNum">    8349 </span>            :   /* Initialize TWIN (twin is a duplicate of original instruction
<span class="lineNum">    8350 </span>            :      in the recovery block).  */
<span class="lineNum">    8351 </span><span class="lineNoCov">          0 :   if (rec != EXIT_BLOCK_PTR_FOR_FN (cfun))</span>
<span class="lineNum">    8352 </span>            :     {
<span class="lineNum">    8353 </span><span class="lineNoCov">          0 :       sd_iterator_def sd_it;</span>
<span class="lineNum">    8354 </span><span class="lineNoCov">          0 :       dep_t dep;</span>
<span class="lineNum">    8355 </span>            : 
<span class="lineNum">    8356 </span><span class="lineNoCov">          0 :       FOR_EACH_DEP (insn, SD_LIST_RES_BACK, sd_it, dep)</span>
<span class="lineNum">    8357 </span><span class="lineNoCov">          0 :         if ((DEP_STATUS (dep) &amp; DEP_OUTPUT) != 0)</span>
<span class="lineNum">    8358 </span>            :           {
<span class="lineNum">    8359 </span><span class="lineNoCov">          0 :             struct _dep _dep2, *dep2 = &amp;_dep2;</span>
<span class="lineNum">    8360 </span>            : 
<span class="lineNum">    8361 </span><span class="lineNoCov">          0 :             init_dep (dep2, DEP_PRO (dep), check, REG_DEP_TRUE);</span>
<span class="lineNum">    8362 </span>            : 
<span class="lineNum">    8363 </span><span class="lineNoCov">          0 :             sd_add_dep (dep2, true);</span>
<span class="lineNum">    8364 </span>            :           }
<span class="lineNum">    8365 </span>            : 
<span class="lineNum">    8366 </span><span class="lineNoCov">          0 :       twin = emit_insn_after (ORIG_PAT (insn), BB_END (rec));</span>
<span class="lineNum">    8367 </span><span class="lineNoCov">          0 :       haifa_init_insn (twin);</span>
<span class="lineNum">    8368 </span>            : 
<span class="lineNum">    8369 </span><span class="lineNoCov">          0 :       if (sched_verbose &amp;&amp; spec_info-&gt;dump)</span>
<span class="lineNum">    8370 </span>            :         /* INSN_BB (insn) isn't determined for twin insns yet.
<span class="lineNum">    8371 </span>            :            So we can't use current_sched_info-&gt;print_insn.  */
<span class="lineNum">    8372 </span><span class="lineNoCov">          0 :         fprintf (spec_info-&gt;dump, &quot;;;\t\tGenerated twin insn : %d/rec%d\n&quot;,</span>
<span class="lineNum">    8373 </span><span class="lineNoCov">          0 :                  INSN_UID (twin), rec-&gt;index);</span>
<span class="lineNum">    8374 </span>            :     }
<span class="lineNum">    8375 </span>            :   else
<span class="lineNum">    8376 </span>            :     {
<span class="lineNum">    8377 </span><span class="lineNoCov">          0 :       ORIG_PAT (check) = ORIG_PAT (insn);</span>
<span class="lineNum">    8378 </span><span class="lineNoCov">          0 :       HAS_INTERNAL_DEP (check) = 1;</span>
<span class="lineNum">    8379 </span><span class="lineNoCov">          0 :       twin = check;</span>
<span class="lineNum">    8380 </span>            :       /* ??? We probably should change all OUTPUT dependencies to
<span class="lineNum">    8381 </span>            :          (TRUE | OUTPUT).  */
<span class="lineNum">    8382 </span>            :     }
<span class="lineNum">    8383 </span>            : 
<span class="lineNum">    8384 </span>            :   /* Copy all resolved back dependencies of INSN to TWIN.  This will
<span class="lineNum">    8385 </span>            :      provide correct value for INSN_TICK (TWIN).  */
<span class="lineNum">    8386 </span><span class="lineNoCov">          0 :   sd_copy_back_deps (twin, insn, true);</span>
<span class="lineNum">    8387 </span>            : 
<span class="lineNum">    8388 </span><span class="lineNoCov">          0 :   if (rec != EXIT_BLOCK_PTR_FOR_FN (cfun))</span>
<span class="lineNum">    8389 </span>            :     /* In case of branchy check, fix CFG.  */
<span class="lineNum">    8390 </span>            :     {
<span class="lineNum">    8391 </span><span class="lineNoCov">          0 :       basic_block first_bb, second_bb;</span>
<span class="lineNum">    8392 </span><span class="lineNoCov">          0 :       rtx_insn *jump;</span>
<span class="lineNum">    8393 </span>            : 
<span class="lineNum">    8394 </span><span class="lineNoCov">          0 :       first_bb = BLOCK_FOR_INSN (check);</span>
<span class="lineNum">    8395 </span><span class="lineNoCov">          0 :       second_bb = sched_split_block (first_bb, check);</span>
<span class="lineNum">    8396 </span>            : 
<span class="lineNum">    8397 </span><span class="lineNoCov">          0 :       sched_create_recovery_edges (first_bb, rec, second_bb);</span>
<span class="lineNum">    8398 </span>            : 
<span class="lineNum">    8399 </span><span class="lineNoCov">          0 :       sched_init_only_bb (second_bb, first_bb);</span>
<span class="lineNum">    8400 </span><span class="lineNoCov">          0 :       sched_init_only_bb (rec, EXIT_BLOCK_PTR_FOR_FN (cfun));</span>
<span class="lineNum">    8401 </span>            : 
<span class="lineNum">    8402 </span><span class="lineNoCov">          0 :       jump = BB_END (rec);</span>
<span class="lineNum">    8403 </span><span class="lineNoCov">          0 :       haifa_init_insn (jump);</span>
<span class="lineNum">    8404 </span>            :     }
<span class="lineNum">    8405 </span>            : 
<span class="lineNum">    8406 </span>            :   /* Move backward dependences from INSN to CHECK and
<span class="lineNum">    8407 </span>            :      move forward dependences from INSN to TWIN.  */
<span class="lineNum">    8408 </span>            : 
<span class="lineNum">    8409 </span>            :   /* First, create dependencies between INSN's producers and CHECK &amp; TWIN.  */
<span class="lineNum">    8410 </span><span class="lineNoCov">          0 :   FOR_EACH_DEP (insn, SD_LIST_BACK, sd_it, dep)</span>
<span class="lineNum">    8411 </span>            :     {
<span class="lineNum">    8412 </span><span class="lineNoCov">          0 :       rtx_insn *pro = DEP_PRO (dep);</span>
<span class="lineNum">    8413 </span><span class="lineNoCov">          0 :       ds_t ds;</span>
<span class="lineNum">    8414 </span>            : 
<span class="lineNum">    8415 </span>            :       /* If BEGIN_DATA: [insn ~~TRUE~~&gt; producer]:
<span class="lineNum">    8416 </span>            :          check --TRUE--&gt; producer  ??? or ANTI ???
<span class="lineNum">    8417 </span>            :          twin  --TRUE--&gt; producer
<span class="lineNum">    8418 </span>            :          twin  --ANTI--&gt; check
<span class="lineNum">    8419 </span>            : 
<span class="lineNum">    8420 </span>            :          If BEGIN_CONTROL: [insn ~~ANTI~~&gt; producer]:
<span class="lineNum">    8421 </span>            :          check --ANTI--&gt; producer
<span class="lineNum">    8422 </span>            :          twin  --ANTI--&gt; producer
<span class="lineNum">    8423 </span>            :          twin  --ANTI--&gt; check
<span class="lineNum">    8424 </span>            : 
<span class="lineNum">    8425 </span>            :          If BE_IN_SPEC: [insn ~~TRUE~~&gt; producer]:
<span class="lineNum">    8426 </span>            :          check ~~TRUE~~&gt; producer
<span class="lineNum">    8427 </span>            :          twin  ~~TRUE~~&gt; producer
<span class="lineNum">    8428 </span>            :          twin  --ANTI--&gt; check  */
<span class="lineNum">    8429 </span>            : 
<span class="lineNum">    8430 </span><span class="lineNoCov">          0 :       ds = DEP_STATUS (dep);</span>
<span class="lineNum">    8431 </span>            : 
<span class="lineNum">    8432 </span><span class="lineNoCov">          0 :       if (ds &amp; BEGIN_SPEC)</span>
<span class="lineNum">    8433 </span>            :         {
<span class="lineNum">    8434 </span><span class="lineNoCov">          0 :           gcc_assert (!mutate_p);</span>
<span class="lineNum">    8435 </span><span class="lineNoCov">          0 :           ds &amp;= ~BEGIN_SPEC;</span>
<span class="lineNum">    8436 </span>            :         }
<span class="lineNum">    8437 </span>            : 
<span class="lineNum">    8438 </span><span class="lineNoCov">          0 :       init_dep_1 (new_dep, pro, check, DEP_TYPE (dep), ds);</span>
<span class="lineNum">    8439 </span><span class="lineNoCov">          0 :       sd_add_dep (new_dep, false);</span>
<span class="lineNum">    8440 </span>            : 
<span class="lineNum">    8441 </span><span class="lineNoCov">          0 :       if (rec != EXIT_BLOCK_PTR_FOR_FN (cfun))</span>
<span class="lineNum">    8442 </span>            :         {
<span class="lineNum">    8443 </span><span class="lineNoCov">          0 :           DEP_CON (new_dep) = twin;</span>
<span class="lineNum">    8444 </span><span class="lineNoCov">          0 :           sd_add_dep (new_dep, false);</span>
<span class="lineNum">    8445 </span>            :         }
<span class="lineNum">    8446 </span>            :     }
<span class="lineNum">    8447 </span>            : 
<span class="lineNum">    8448 </span>            :   /* Second, remove backward dependencies of INSN.  */
<span class="lineNum">    8449 </span><span class="lineNoCov">          0 :   for (sd_it = sd_iterator_start (insn, SD_LIST_SPEC_BACK);</span>
<span class="lineNum">    8450 </span><span class="lineNoCov">          0 :        sd_iterator_cond (&amp;sd_it, &amp;dep);)</span>
<span class="lineNum">    8451 </span>            :     {
<span class="lineNum">    8452 </span><span class="lineNoCov">          0 :       if ((DEP_STATUS (dep) &amp; BEGIN_SPEC)</span>
<span class="lineNum">    8453 </span><span class="lineNoCov">          0 :           || mutate_p)</span>
<span class="lineNum">    8454 </span>            :         /* We can delete this dep because we overcome it with
<span class="lineNum">    8455 </span>            :            BEGIN_SPECULATION.  */
<span class="lineNum">    8456 </span><span class="lineNoCov">          0 :         sd_delete_dep (sd_it);</span>
<span class="lineNum">    8457 </span>            :       else
<span class="lineNum">    8458 </span><span class="lineNoCov">          0 :         sd_iterator_next (&amp;sd_it);</span>
<span class="lineNum">    8459 </span>            :     }
<span class="lineNum">    8460 </span>            : 
<span class="lineNum">    8461 </span>            :   /* Future Speculations.  Determine what BE_IN speculations will be like.  */
<span class="lineNum">    8462 </span><span class="lineNoCov">          0 :   fs = 0;</span>
<span class="lineNum">    8463 </span>            : 
<span class="lineNum">    8464 </span>            :   /* Fields (DONE_SPEC (x) &amp; BEGIN_SPEC) and CHECK_SPEC (x) are set only
<span class="lineNum">    8465 </span>            :      here.  */
<span class="lineNum">    8466 </span>            : 
<span class="lineNum">    8467 </span><span class="lineNoCov">          0 :   gcc_assert (!DONE_SPEC (insn));</span>
<span class="lineNum">    8468 </span>            : 
<span class="lineNum">    8469 </span><span class="lineNoCov">          0 :   if (!mutate_p)</span>
<span class="lineNum">    8470 </span>            :     {
<span class="lineNum">    8471 </span><span class="lineNoCov">          0 :       ds_t ts = TODO_SPEC (insn);</span>
<span class="lineNum">    8472 </span>            : 
<span class="lineNum">    8473 </span><span class="lineNoCov">          0 :       DONE_SPEC (insn) = ts &amp; BEGIN_SPEC;</span>
<span class="lineNum">    8474 </span><span class="lineNoCov">          0 :       CHECK_SPEC (check) = ts &amp; BEGIN_SPEC;</span>
<span class="lineNum">    8475 </span>            : 
<span class="lineNum">    8476 </span>            :       /* Luckiness of future speculations solely depends upon initial
<span class="lineNum">    8477 </span>            :          BEGIN speculation.  */
<span class="lineNum">    8478 </span><span class="lineNoCov">          0 :       if (ts &amp; BEGIN_DATA)</span>
<span class="lineNum">    8479 </span><span class="lineNoCov">          0 :         fs = set_dep_weak (fs, BE_IN_DATA, get_dep_weak (ts, BEGIN_DATA));</span>
<span class="lineNum">    8480 </span><span class="lineNoCov">          0 :       if (ts &amp; BEGIN_CONTROL)</span>
<span class="lineNum">    8481 </span><span class="lineNoCov">          0 :         fs = set_dep_weak (fs, BE_IN_CONTROL,</span>
<span class="lineNum">    8482 </span>            :                            get_dep_weak (ts, BEGIN_CONTROL));
<span class="lineNum">    8483 </span>            :     }
<span class="lineNum">    8484 </span>            :   else
<span class="lineNum">    8485 </span><span class="lineNoCov">          0 :     CHECK_SPEC (check) = CHECK_SPEC (insn);</span>
<span class="lineNum">    8486 </span>            : 
<span class="lineNum">    8487 </span>            :   /* Future speculations: call the helper.  */
<span class="lineNum">    8488 </span><span class="lineNoCov">          0 :   process_insn_forw_deps_be_in_spec (insn, twin, fs);</span>
<span class="lineNum">    8489 </span>            : 
<span class="lineNum">    8490 </span><span class="lineNoCov">          0 :   if (rec != EXIT_BLOCK_PTR_FOR_FN (cfun))</span>
<span class="lineNum">    8491 </span>            :     {
<span class="lineNum">    8492 </span>            :       /* Which types of dependencies should we use here is,
<span class="lineNum">    8493 </span>            :          generally, machine-dependent question...  But, for now,
<span class="lineNum">    8494 </span>            :          it is not.  */
<span class="lineNum">    8495 </span>            : 
<span class="lineNum">    8496 </span><span class="lineNoCov">          0 :       if (!mutate_p)</span>
<span class="lineNum">    8497 </span>            :         {
<span class="lineNum">    8498 </span><span class="lineNoCov">          0 :           init_dep (new_dep, insn, check, REG_DEP_TRUE);</span>
<span class="lineNum">    8499 </span><span class="lineNoCov">          0 :           sd_add_dep (new_dep, false);</span>
<span class="lineNum">    8500 </span>            : 
<span class="lineNum">    8501 </span><span class="lineNoCov">          0 :           init_dep (new_dep, insn, twin, REG_DEP_OUTPUT);</span>
<span class="lineNum">    8502 </span><span class="lineNoCov">          0 :           sd_add_dep (new_dep, false);</span>
<span class="lineNum">    8503 </span>            :         }
<span class="lineNum">    8504 </span>            :       else
<span class="lineNum">    8505 </span>            :         {
<span class="lineNum">    8506 </span><span class="lineNoCov">          0 :           if (spec_info-&gt;dump)</span>
<span class="lineNum">    8507 </span><span class="lineNoCov">          0 :             fprintf (spec_info-&gt;dump, &quot;;;\t\tRemoved simple check : %s\n&quot;,</span>
<span class="lineNum">    8508 </span><span class="lineNoCov">          0 :                      (*current_sched_info-&gt;print_insn) (insn, 0));</span>
<span class="lineNum">    8509 </span>            : 
<span class="lineNum">    8510 </span>            :           /* Remove all dependencies of the INSN.  */
<span class="lineNum">    8511 </span><span class="lineNoCov">          0 :           {</span>
<span class="lineNum">    8512 </span><span class="lineNoCov">          0 :             sd_it = sd_iterator_start (insn, (SD_LIST_FORW</span>
<span class="lineNum">    8513 </span>            :                                               | SD_LIST_BACK
<span class="lineNum">    8514 </span><span class="lineNoCov">          0 :                                               | SD_LIST_RES_BACK));</span>
<span class="lineNum">    8515 </span><span class="lineNoCov">          0 :             while (sd_iterator_cond (&amp;sd_it, &amp;dep))</span>
<span class="lineNum">    8516 </span><span class="lineNoCov">          0 :               sd_delete_dep (sd_it);</span>
<span class="lineNum">    8517 </span>            :           }
<span class="lineNum">    8518 </span>            : 
<span class="lineNum">    8519 </span>            :           /* If former check (INSN) already was moved to the ready (or queue)
<span class="lineNum">    8520 </span>            :              list, add new check (CHECK) there too.  */
<span class="lineNum">    8521 </span><span class="lineNoCov">          0 :           if (QUEUE_INDEX (insn) != QUEUE_NOWHERE)</span>
<span class="lineNum">    8522 </span><span class="lineNoCov">          0 :             try_ready (check);</span>
<span class="lineNum">    8523 </span>            : 
<span class="lineNum">    8524 </span>            :           /* Remove old check from instruction stream and free its
<span class="lineNum">    8525 </span>            :              data.  */
<span class="lineNum">    8526 </span><span class="lineNoCov">          0 :           sched_remove_insn (insn);</span>
<span class="lineNum">    8527 </span>            :         }
<span class="lineNum">    8528 </span>            : 
<span class="lineNum">    8529 </span><span class="lineNoCov">          0 :       init_dep (new_dep, check, twin, REG_DEP_ANTI);</span>
<span class="lineNum">    8530 </span><span class="lineNoCov">          0 :       sd_add_dep (new_dep, false);</span>
<span class="lineNum">    8531 </span>            :     }
<span class="lineNum">    8532 </span>            :   else
<span class="lineNum">    8533 </span>            :     {
<span class="lineNum">    8534 </span><span class="lineNoCov">          0 :       init_dep_1 (new_dep, insn, check, REG_DEP_TRUE, DEP_TRUE | DEP_OUTPUT);</span>
<span class="lineNum">    8535 </span><span class="lineNoCov">          0 :       sd_add_dep (new_dep, false);</span>
<span class="lineNum">    8536 </span>            :     }
<span class="lineNum">    8537 </span>            : 
<span class="lineNum">    8538 </span><span class="lineNoCov">          0 :   if (!mutate_p)</span>
<span class="lineNum">    8539 </span>            :     /* Fix priorities.  If MUTATE_P is nonzero, this is not necessary,
<span class="lineNum">    8540 </span>            :        because it'll be done later in add_to_speculative_block.  */
<span class="lineNum">    8541 </span>            :     {
<span class="lineNum">    8542 </span><span class="lineNoCov">          0 :       auto_vec&lt;rtx_insn *&gt; priorities_roots;</span>
<span class="lineNum">    8543 </span>            : 
<span class="lineNum">    8544 </span><span class="lineNoCov">          0 :       clear_priorities (twin, &amp;priorities_roots);</span>
<span class="lineNum">    8545 </span><span class="lineNoCov">          0 :       calc_priorities (priorities_roots);</span>
<span class="lineNum">    8546 </span>            :     }
<span class="lineNum">    8547 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    8548 </span>            : 
<span class="lineNum">    8549 </span>            : /* Removes dependency between instructions in the recovery block REC
<span class="lineNum">    8550 </span>            :    and usual region instructions.  It keeps inner dependences so it
<a name="8551"><span class="lineNum">    8551 </span>            :    won't be necessary to recompute them.  */</a>
<span class="lineNum">    8552 </span>            : static void
<span class="lineNum">    8553 </span><span class="lineNoCov">          0 : fix_recovery_deps (basic_block rec)</span>
<span class="lineNum">    8554 </span>            : {
<span class="lineNum">    8555 </span><span class="lineNoCov">          0 :   rtx_insn *note, *insn, *jump;</span>
<span class="lineNum">    8556 </span><span class="lineNoCov">          0 :   auto_vec&lt;rtx_insn *, 10&gt; ready_list;</span>
<span class="lineNum">    8557 </span><span class="lineNoCov">          0 :   auto_bitmap in_ready;</span>
<span class="lineNum">    8558 </span>            : 
<span class="lineNum">    8559 </span>            :   /* NOTE - a basic block note.  */
<span class="lineNum">    8560 </span><span class="lineNoCov">          0 :   note = NEXT_INSN (BB_HEAD (rec));</span>
<span class="lineNum">    8561 </span><span class="lineNoCov">          0 :   gcc_assert (NOTE_INSN_BASIC_BLOCK_P (note));</span>
<span class="lineNum">    8562 </span><span class="lineNoCov">          0 :   insn = BB_END (rec);</span>
<span class="lineNum">    8563 </span><span class="lineNoCov">          0 :   gcc_assert (JUMP_P (insn));</span>
<span class="lineNum">    8564 </span><span class="lineNoCov">          0 :   insn = PREV_INSN (insn);</span>
<span class="lineNum">    8565 </span>            : 
<span class="lineNum">    8566 </span><span class="lineNoCov">          0 :   do</span>
<span class="lineNum">    8567 </span>            :     {
<span class="lineNum">    8568 </span><span class="lineNoCov">          0 :       sd_iterator_def sd_it;</span>
<span class="lineNum">    8569 </span><span class="lineNoCov">          0 :       dep_t dep;</span>
<span class="lineNum">    8570 </span>            : 
<span class="lineNum">    8571 </span><span class="lineNoCov">          0 :       for (sd_it = sd_iterator_start (insn, SD_LIST_FORW);</span>
<span class="lineNum">    8572 </span><span class="lineNoCov">          0 :            sd_iterator_cond (&amp;sd_it, &amp;dep);)</span>
<span class="lineNum">    8573 </span>            :         {
<span class="lineNum">    8574 </span><span class="lineNoCov">          0 :           rtx_insn *consumer = DEP_CON (dep);</span>
<span class="lineNum">    8575 </span>            : 
<span class="lineNum">    8576 </span><span class="lineNoCov">          0 :           if (BLOCK_FOR_INSN (consumer) != rec)</span>
<span class="lineNum">    8577 </span>            :             {
<span class="lineNum">    8578 </span><span class="lineNoCov">          0 :               sd_delete_dep (sd_it);</span>
<span class="lineNum">    8579 </span>            : 
<span class="lineNum">    8580 </span><span class="lineNoCov">          0 :               if (bitmap_set_bit (in_ready, INSN_LUID (consumer)))</span>
<span class="lineNum">    8581 </span><span class="lineNoCov">          0 :                 ready_list.safe_push (consumer);</span>
<span class="lineNum">    8582 </span>            :             }
<span class="lineNum">    8583 </span>            :           else
<span class="lineNum">    8584 </span>            :             {
<span class="lineNum">    8585 </span><span class="lineNoCov">          0 :               gcc_assert ((DEP_STATUS (dep) &amp; DEP_TYPES) == DEP_TRUE);</span>
<span class="lineNum">    8586 </span>            : 
<span class="lineNum">    8587 </span><span class="lineNoCov">          0 :               sd_iterator_next (&amp;sd_it);</span>
<span class="lineNum">    8588 </span>            :             }
<span class="lineNum">    8589 </span>            :         }
<span class="lineNum">    8590 </span>            : 
<span class="lineNum">    8591 </span><span class="lineNoCov">          0 :       insn = PREV_INSN (insn);</span>
<span class="lineNum">    8592 </span>            :     }
<span class="lineNum">    8593 </span><span class="lineNoCov">          0 :   while (insn != note);</span>
<span class="lineNum">    8594 </span>            : 
<span class="lineNum">    8595 </span>            :   /* Try to add instructions to the ready or queue list.  */
<span class="lineNum">    8596 </span><span class="lineNoCov">          0 :   unsigned int i;</span>
<span class="lineNum">    8597 </span><span class="lineNoCov">          0 :   rtx_insn *temp;</span>
<span class="lineNum">    8598 </span><span class="lineNoCov">          0 :   FOR_EACH_VEC_ELT_REVERSE (ready_list, i, temp)</span>
<span class="lineNum">    8599 </span><span class="lineNoCov">          0 :     try_ready (temp);</span>
<span class="lineNum">    8600 </span>            : 
<span class="lineNum">    8601 </span>            :   /* Fixing jump's dependences.  */
<span class="lineNum">    8602 </span><span class="lineNoCov">          0 :   insn = BB_HEAD (rec);</span>
<span class="lineNum">    8603 </span><span class="lineNoCov">          0 :   jump = BB_END (rec);</span>
<span class="lineNum">    8604 </span>            : 
<span class="lineNum">    8605 </span><span class="lineNoCov">          0 :   gcc_assert (LABEL_P (insn));</span>
<span class="lineNum">    8606 </span><span class="lineNoCov">          0 :   insn = NEXT_INSN (insn);</span>
<span class="lineNum">    8607 </span>            : 
<span class="lineNum">    8608 </span><span class="lineNoCov">          0 :   gcc_assert (NOTE_INSN_BASIC_BLOCK_P (insn));</span>
<span class="lineNum">    8609 </span><span class="lineNoCov">          0 :   add_jump_dependencies (insn, jump);</span>
<span class="lineNum">    8610 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    8611 </span>            : 
<span class="lineNum">    8612 </span>            : /* Change pattern of INSN to NEW_PAT.  Invalidate cached haifa
<a name="8613"><span class="lineNum">    8613 </span>            :    instruction data.  */</a>
<span class="lineNum">    8614 </span>            : static bool
<span class="lineNum">    8615 </span><span class="lineNoCov">          0 : haifa_change_pattern (rtx_insn *insn, rtx new_pat)</span>
<span class="lineNum">    8616 </span>            : {
<span class="lineNum">    8617 </span><span class="lineNoCov">          0 :   int t;</span>
<span class="lineNum">    8618 </span>            : 
<span class="lineNum">    8619 </span><span class="lineNoCov">          0 :   t = validate_change (insn, &amp;PATTERN (insn), new_pat, 0);</span>
<span class="lineNum">    8620 </span><span class="lineNoCov">          0 :   if (!t)</span>
<span class="lineNum">    8621 </span>            :     return false;
<span class="lineNum">    8622 </span>            : 
<span class="lineNum">    8623 </span><span class="lineNoCov">          0 :   update_insn_after_change (insn);</span>
<span class="lineNum">    8624 </span><span class="lineNoCov">          0 :   return true;</span>
<span class="lineNum">    8625 </span>            : }
<span class="lineNum">    8626 </span>            : 
<span class="lineNum">    8627 </span>            : /* -1 - can't speculate,
<span class="lineNum">    8628 </span>            :    0 - for speculation with REQUEST mode it is OK to use
<span class="lineNum">    8629 </span>            :    current instruction pattern,
<a name="8630"><span class="lineNum">    8630 </span>            :    1 - need to change pattern for *NEW_PAT to be speculative.  */</a>
<span class="lineNum">    8631 </span>            : int
<span class="lineNum">    8632 </span><span class="lineNoCov">          0 : sched_speculate_insn (rtx_insn *insn, ds_t request, rtx *new_pat)</span>
<span class="lineNum">    8633 </span>            : {
<span class="lineNum">    8634 </span><span class="lineNoCov">          0 :   gcc_assert (current_sched_info-&gt;flags &amp; DO_SPECULATION</span>
<span class="lineNum">    8635 </span>            :               &amp;&amp; (request &amp; SPECULATIVE)
<span class="lineNum">    8636 </span>            :               &amp;&amp; sched_insn_is_legitimate_for_speculation_p (insn, request));
<span class="lineNum">    8637 </span>            : 
<span class="lineNum">    8638 </span><span class="lineNoCov">          0 :   if ((request &amp; spec_info-&gt;mask) != request)</span>
<span class="lineNum">    8639 </span>            :     return -1;
<span class="lineNum">    8640 </span>            : 
<span class="lineNum">    8641 </span><span class="lineNoCov">          0 :   if (request &amp; BE_IN_SPEC</span>
<span class="lineNum">    8642 </span><span class="lineNoCov">          0 :       &amp;&amp; !(request &amp; BEGIN_SPEC))</span>
<span class="lineNum">    8643 </span>            :     return 0;
<span class="lineNum">    8644 </span>            : 
<span class="lineNum">    8645 </span><span class="lineNoCov">          0 :   return targetm.sched.speculate_insn (insn, request, new_pat);</span>
<span class="lineNum">    8646 </span>            : }
<a name="8647"><span class="lineNum">    8647 </span>            : </a>
<span class="lineNum">    8648 </span>            : static int
<span class="lineNum">    8649 </span><span class="lineNoCov">          0 : haifa_speculate_insn (rtx_insn *insn, ds_t request, rtx *new_pat)</span>
<span class="lineNum">    8650 </span>            : {
<span class="lineNum">    8651 </span><span class="lineNoCov">          0 :   gcc_assert (sched_deps_info-&gt;generate_spec_deps</span>
<span class="lineNum">    8652 </span>            :               &amp;&amp; !IS_SPECULATION_CHECK_P (insn));
<span class="lineNum">    8653 </span>            : 
<span class="lineNum">    8654 </span><span class="lineNoCov">          0 :   if (HAS_INTERNAL_DEP (insn)</span>
<span class="lineNum">    8655 </span><span class="lineNoCov">          0 :       || SCHED_GROUP_P (insn))</span>
<span class="lineNum">    8656 </span>            :     return -1;
<span class="lineNum">    8657 </span>            : 
<span class="lineNum">    8658 </span><span class="lineNoCov">          0 :   return sched_speculate_insn (insn, request, new_pat);</span>
<span class="lineNum">    8659 </span>            : }
<span class="lineNum">    8660 </span>            : 
<span class="lineNum">    8661 </span>            : /* Print some information about block BB, which starts with HEAD and
<span class="lineNum">    8662 </span>            :    ends with TAIL, before scheduling it.
<a name="8663"><span class="lineNum">    8663 </span>            :    I is zero, if scheduler is about to start with the fresh ebb.  */</a>
<span class="lineNum">    8664 </span>            : static void
<span class="lineNum">    8665 </span><span class="lineCov">        188 : dump_new_block_header (int i, basic_block bb, rtx_insn *head, rtx_insn *tail)</span>
<span class="lineNum">    8666 </span>            : {
<span class="lineNum">    8667 </span><span class="lineCov">        188 :   if (!i)</span>
<span class="lineNum">    8668 </span><span class="lineCov">        186 :     fprintf (sched_dump,</span>
<span class="lineNum">    8669 </span>            :              &quot;;;   ======================================================\n&quot;);
<span class="lineNum">    8670 </span>            :   else
<span class="lineNum">    8671 </span><span class="lineCov">          2 :     fprintf (sched_dump,</span>
<span class="lineNum">    8672 </span>            :              &quot;;;   =====================ADVANCING TO=====================\n&quot;);
<span class="lineNum">    8673 </span><span class="lineCov">        752 :   fprintf (sched_dump,</span>
<span class="lineNum">    8674 </span>            :            &quot;;;   -- basic block %d from %d to %d -- %s reload\n&quot;,
<span class="lineNum">    8675 </span><span class="lineCov">        188 :            bb-&gt;index, INSN_UID (head), INSN_UID (tail),</span>
<span class="lineNum">    8676 </span><span class="lineCov">        188 :            (reload_completed ? &quot;after&quot; : &quot;before&quot;));</span>
<span class="lineNum">    8677 </span><span class="lineCov">        188 :   fprintf (sched_dump,</span>
<span class="lineNum">    8678 </span>            :            &quot;;;   ======================================================\n&quot;);
<span class="lineNum">    8679 </span><span class="lineCov">        188 :   fprintf (sched_dump, &quot;\n&quot;);</span>
<span class="lineNum">    8680 </span><span class="lineCov">        188 : }</span>
<span class="lineNum">    8681 </span>            : 
<span class="lineNum">    8682 </span>            : /* Unlink basic block notes and labels and saves them, so they
<span class="lineNum">    8683 </span>            :    can be easily restored.  We unlink basic block notes in EBB to
<span class="lineNum">    8684 </span>            :    provide back-compatibility with the previous code, as target backends
<span class="lineNum">    8685 </span>            :    assume, that there'll be only instructions between
<span class="lineNum">    8686 </span>            :    current_sched_info-&gt;{head and tail}.  We restore these notes as soon
<span class="lineNum">    8687 </span>            :    as we can.
<span class="lineNum">    8688 </span>            :    FIRST (LAST) is the first (last) basic block in the ebb.
<a name="8689"><span class="lineNum">    8689 </span>            :    NB: In usual case (FIRST == LAST) nothing is really done.  */</a>
<span class="lineNum">    8690 </span>            : void
<span class="lineNum">    8691 </span><span class="lineCov">    5672540 : unlink_bb_notes (basic_block first, basic_block last)</span>
<span class="lineNum">    8692 </span>            : {
<span class="lineNum">    8693 </span>            :   /* We DON'T unlink basic block notes of the first block in the ebb.  */
<span class="lineNum">    8694 </span><span class="lineCov">    5672540 :   if (first == last)</span>
<span class="lineNum">    8695 </span>            :     return;
<span class="lineNum">    8696 </span>            : 
<span class="lineNum">    8697 </span><span class="lineCov">         24 :   bb_header = XNEWVEC (rtx_insn *, last_basic_block_for_fn (cfun));</span>
<span class="lineNum">    8698 </span>            : 
<span class="lineNum">    8699 </span>            :   /* Make a sentinel.  */
<span class="lineNum">    8700 </span><span class="lineCov">         24 :   if (last-&gt;next_bb != EXIT_BLOCK_PTR_FOR_FN (cfun))</span>
<span class="lineNum">    8701 </span><span class="lineCov">         23 :     bb_header[last-&gt;next_bb-&gt;index] = 0;</span>
<span class="lineNum">    8702 </span>            : 
<span class="lineNum">    8703 </span><span class="lineCov">         24 :   first = first-&gt;next_bb;</span>
<span class="lineNum">    8704 </span><span class="lineCov">         68 :   do</span>
<span class="lineNum">    8705 </span>            :     {
<span class="lineNum">    8706 </span><span class="lineCov">         68 :       rtx_insn *prev, *label, *note, *next;</span>
<span class="lineNum">    8707 </span>            : 
<span class="lineNum">    8708 </span><span class="lineCov">         68 :       label = BB_HEAD (last);</span>
<span class="lineNum">    8709 </span><span class="lineCov">         68 :       if (LABEL_P (label))</span>
<span class="lineNum">    8710 </span><span class="lineNoCov">          0 :         note = NEXT_INSN (label);</span>
<span class="lineNum">    8711 </span>            :       else
<span class="lineNum">    8712 </span>            :         note = label;
<span class="lineNum">    8713 </span><span class="lineCov">         68 :       gcc_assert (NOTE_INSN_BASIC_BLOCK_P (note));</span>
<span class="lineNum">    8714 </span>            : 
<span class="lineNum">    8715 </span><span class="lineCov">         68 :       prev = PREV_INSN (label);</span>
<span class="lineNum">    8716 </span><span class="lineCov">         68 :       next = NEXT_INSN (note);</span>
<span class="lineNum">    8717 </span><span class="lineCov">         68 :       gcc_assert (prev &amp;&amp; next);</span>
<span class="lineNum">    8718 </span>            : 
<span class="lineNum">    8719 </span><span class="lineCov">         68 :       SET_NEXT_INSN (prev) = next;</span>
<span class="lineNum">    8720 </span><span class="lineCov">         68 :       SET_PREV_INSN (next) = prev;</span>
<span class="lineNum">    8721 </span>            : 
<span class="lineNum">    8722 </span><span class="lineCov">         68 :       bb_header[last-&gt;index] = label;</span>
<span class="lineNum">    8723 </span>            : 
<span class="lineNum">    8724 </span><span class="lineCov">         68 :       if (last == first)</span>
<span class="lineNum">    8725 </span>            :         break;
<span class="lineNum">    8726 </span>            : 
<span class="lineNum">    8727 </span><span class="lineCov">         44 :       last = last-&gt;prev_bb;</span>
<span class="lineNum">    8728 </span>            :     }
<span class="lineNum">    8729 </span>            :   while (1);
<span class="lineNum">    8730 </span>            : }
<span class="lineNum">    8731 </span>            : 
<span class="lineNum">    8732 </span>            : /* Restore basic block notes.
<a name="8733"><span class="lineNum">    8733 </span>            :    FIRST is the first basic block in the ebb.  */</a>
<span class="lineNum">    8734 </span>            : static void
<span class="lineNum">    8735 </span><span class="lineCov">    5672540 : restore_bb_notes (basic_block first)</span>
<span class="lineNum">    8736 </span>            : {
<span class="lineNum">    8737 </span><span class="lineCov">    5672540 :   if (!bb_header)</span>
<span class="lineNum">    8738 </span>            :     return;
<span class="lineNum">    8739 </span>            : 
<span class="lineNum">    8740 </span>            :   /* We DON'T unlink basic block notes of the first block in the ebb.  */
<span class="lineNum">    8741 </span><span class="lineCov">         24 :   first = first-&gt;next_bb;</span>
<span class="lineNum">    8742 </span>            :   /* Remember: FIRST is actually a second basic block in the ebb.  */
<span class="lineNum">    8743 </span>            : 
<span class="lineNum">    8744 </span><span class="lineCov">        160 :   while (first != EXIT_BLOCK_PTR_FOR_FN (cfun)</span>
<span class="lineNum">    8745 </span><span class="lineCov">         92 :          &amp;&amp; bb_header[first-&gt;index])</span>
<span class="lineNum">    8746 </span>            :     {
<span class="lineNum">    8747 </span><span class="lineCov">         68 :       rtx_insn *prev, *label, *note, *next;</span>
<span class="lineNum">    8748 </span>            : 
<span class="lineNum">    8749 </span><span class="lineCov">         68 :       label = bb_header[first-&gt;index];</span>
<span class="lineNum">    8750 </span><span class="lineCov">         68 :       prev = PREV_INSN (label);</span>
<span class="lineNum">    8751 </span><span class="lineCov">         68 :       next = NEXT_INSN (prev);</span>
<span class="lineNum">    8752 </span>            : 
<span class="lineNum">    8753 </span><span class="lineCov">         68 :       if (LABEL_P (label))</span>
<span class="lineNum">    8754 </span><span class="lineNoCov">          0 :         note = NEXT_INSN (label);</span>
<span class="lineNum">    8755 </span>            :       else
<span class="lineNum">    8756 </span>            :         note = label;
<span class="lineNum">    8757 </span><span class="lineCov">         68 :       gcc_assert (NOTE_INSN_BASIC_BLOCK_P (note));</span>
<span class="lineNum">    8758 </span>            : 
<span class="lineNum">    8759 </span><span class="lineCov">         68 :       bb_header[first-&gt;index] = 0;</span>
<span class="lineNum">    8760 </span>            : 
<span class="lineNum">    8761 </span><span class="lineCov">         68 :       SET_NEXT_INSN (prev) = label;</span>
<span class="lineNum">    8762 </span><span class="lineCov">         68 :       SET_NEXT_INSN (note) = next;</span>
<span class="lineNum">    8763 </span><span class="lineCov">         68 :       SET_PREV_INSN (next) = note;</span>
<span class="lineNum">    8764 </span>            : 
<span class="lineNum">    8765 </span><span class="lineCov">         68 :       first = first-&gt;next_bb;</span>
<span class="lineNum">    8766 </span>            :     }
<span class="lineNum">    8767 </span>            : 
<span class="lineNum">    8768 </span><span class="lineCov">         24 :   free (bb_header);</span>
<span class="lineNum">    8769 </span><span class="lineCov">         24 :   bb_header = 0;</span>
<span class="lineNum">    8770 </span>            : }
<span class="lineNum">    8771 </span>            : 
<span class="lineNum">    8772 </span>            : /* Helper function.
<span class="lineNum">    8773 </span>            :    Fix CFG after both in- and inter-block movement of
<a name="8774"><span class="lineNum">    8774 </span>            :    control_flow_insn_p JUMP.  */</a>
<span class="lineNum">    8775 </span>            : static void
<span class="lineNum">    8776 </span><span class="lineNoCov">          0 : fix_jump_move (rtx_insn *jump)</span>
<span class="lineNum">    8777 </span>            : {
<span class="lineNum">    8778 </span><span class="lineNoCov">          0 :   basic_block bb, jump_bb, jump_bb_next;</span>
<span class="lineNum">    8779 </span>            : 
<span class="lineNum">    8780 </span><span class="lineNoCov">          0 :   bb = BLOCK_FOR_INSN (PREV_INSN (jump));</span>
<span class="lineNum">    8781 </span><span class="lineNoCov">          0 :   jump_bb = BLOCK_FOR_INSN (jump);</span>
<span class="lineNum">    8782 </span><span class="lineNoCov">          0 :   jump_bb_next = jump_bb-&gt;next_bb;</span>
<span class="lineNum">    8783 </span>            : 
<span class="lineNum">    8784 </span><span class="lineNoCov">          0 :   gcc_assert (common_sched_info-&gt;sched_pass_id == SCHED_EBB_PASS</span>
<span class="lineNum">    8785 </span>            :               || IS_SPECULATION_BRANCHY_CHECK_P (jump));
<span class="lineNum">    8786 </span>            : 
<span class="lineNum">    8787 </span><span class="lineNoCov">          0 :   if (!NOTE_INSN_BASIC_BLOCK_P (BB_END (jump_bb_next)))</span>
<span class="lineNum">    8788 </span>            :     /* if jump_bb_next is not empty.  */
<span class="lineNum">    8789 </span><span class="lineNoCov">          0 :     BB_END (jump_bb) = BB_END (jump_bb_next);</span>
<span class="lineNum">    8790 </span>            : 
<span class="lineNum">    8791 </span><span class="lineNoCov">          0 :   if (BB_END (bb) != PREV_INSN (jump))</span>
<span class="lineNum">    8792 </span>            :     /* Then there are instruction after jump that should be placed
<span class="lineNum">    8793 </span>            :        to jump_bb_next.  */
<span class="lineNum">    8794 </span><span class="lineNoCov">          0 :     BB_END (jump_bb_next) = BB_END (bb);</span>
<span class="lineNum">    8795 </span>            :   else
<span class="lineNum">    8796 </span>            :     /* Otherwise jump_bb_next is empty.  */
<span class="lineNum">    8797 </span><span class="lineNoCov">          0 :     BB_END (jump_bb_next) = NEXT_INSN (BB_HEAD (jump_bb_next));</span>
<span class="lineNum">    8798 </span>            : 
<span class="lineNum">    8799 </span>            :   /* To make assertion in move_insn happy.  */
<span class="lineNum">    8800 </span><span class="lineNoCov">          0 :   BB_END (bb) = PREV_INSN (jump);</span>
<span class="lineNum">    8801 </span>            : 
<span class="lineNum">    8802 </span><span class="lineNoCov">          0 :   update_bb_for_insn (jump_bb_next);</span>
<span class="lineNum">    8803 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    8804 </span>            : 
<a name="8805"><span class="lineNum">    8805 </span>            : /* Fix CFG after interblock movement of control_flow_insn_p JUMP.  */</a>
<span class="lineNum">    8806 </span>            : static void
<span class="lineNum">    8807 </span><span class="lineNoCov">          0 : move_block_after_check (rtx_insn *jump)</span>
<span class="lineNum">    8808 </span>            : {
<span class="lineNum">    8809 </span><span class="lineNoCov">          0 :   basic_block bb, jump_bb, jump_bb_next;</span>
<span class="lineNum">    8810 </span><span class="lineNoCov">          0 :   vec&lt;edge, va_gc&gt; *t;</span>
<span class="lineNum">    8811 </span>            : 
<span class="lineNum">    8812 </span><span class="lineNoCov">          0 :   bb = BLOCK_FOR_INSN (PREV_INSN (jump));</span>
<span class="lineNum">    8813 </span><span class="lineNoCov">          0 :   jump_bb = BLOCK_FOR_INSN (jump);</span>
<span class="lineNum">    8814 </span><span class="lineNoCov">          0 :   jump_bb_next = jump_bb-&gt;next_bb;</span>
<span class="lineNum">    8815 </span>            : 
<span class="lineNum">    8816 </span><span class="lineNoCov">          0 :   update_bb_for_insn (jump_bb);</span>
<span class="lineNum">    8817 </span>            : 
<span class="lineNum">    8818 </span><span class="lineNoCov">          0 :   gcc_assert (IS_SPECULATION_CHECK_P (jump)</span>
<span class="lineNum">    8819 </span>            :               || IS_SPECULATION_CHECK_P (BB_END (jump_bb_next)));
<span class="lineNum">    8820 </span>            : 
<span class="lineNum">    8821 </span><span class="lineNoCov">          0 :   unlink_block (jump_bb_next);</span>
<span class="lineNum">    8822 </span><span class="lineNoCov">          0 :   link_block (jump_bb_next, bb);</span>
<span class="lineNum">    8823 </span>            : 
<span class="lineNum">    8824 </span><span class="lineNoCov">          0 :   t = bb-&gt;succs;</span>
<span class="lineNum">    8825 </span><span class="lineNoCov">          0 :   bb-&gt;succs = 0;</span>
<span class="lineNum">    8826 </span><span class="lineNoCov">          0 :   move_succs (&amp;(jump_bb-&gt;succs), bb);</span>
<span class="lineNum">    8827 </span><span class="lineNoCov">          0 :   move_succs (&amp;(jump_bb_next-&gt;succs), jump_bb);</span>
<span class="lineNum">    8828 </span><span class="lineNoCov">          0 :   move_succs (&amp;t, jump_bb_next);</span>
<span class="lineNum">    8829 </span>            : 
<span class="lineNum">    8830 </span><span class="lineNoCov">          0 :   df_mark_solutions_dirty ();</span>
<span class="lineNum">    8831 </span>            : 
<span class="lineNum">    8832 </span><span class="lineNoCov">          0 :   common_sched_info-&gt;fix_recovery_cfg</span>
<span class="lineNum">    8833 </span><span class="lineNoCov">          0 :     (bb-&gt;index, jump_bb-&gt;index, jump_bb_next-&gt;index);</span>
<span class="lineNum">    8834 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    8835 </span>            : 
<span class="lineNum">    8836 </span>            : /* Helper function for move_block_after_check.
<span class="lineNum">    8837 </span>            :    This functions attaches edge vector pointed to by SUCCSP to
<a name="8838"><span class="lineNum">    8838 </span>            :    block TO.  */</a>
<span class="lineNum">    8839 </span>            : static void
<span class="lineNum">    8840 </span><span class="lineNoCov">          0 : move_succs (vec&lt;edge, va_gc&gt; **succsp, basic_block to)</span>
<span class="lineNum">    8841 </span>            : {
<span class="lineNum">    8842 </span><span class="lineNoCov">          0 :   edge e;</span>
<span class="lineNum">    8843 </span><span class="lineNoCov">          0 :   edge_iterator ei;</span>
<span class="lineNum">    8844 </span>            : 
<span class="lineNum">    8845 </span><span class="lineNoCov">          0 :   gcc_assert (to-&gt;succs == 0);</span>
<span class="lineNum">    8846 </span>            : 
<span class="lineNum">    8847 </span><span class="lineNoCov">          0 :   to-&gt;succs = *succsp;</span>
<span class="lineNum">    8848 </span>            : 
<span class="lineNum">    8849 </span><span class="lineNoCov">          0 :   FOR_EACH_EDGE (e, ei, to-&gt;succs)</span>
<span class="lineNum">    8850 </span><span class="lineNoCov">          0 :     e-&gt;src = to;</span>
<span class="lineNum">    8851 </span>            : 
<span class="lineNum">    8852 </span><span class="lineNoCov">          0 :   *succsp = 0;</span>
<span class="lineNum">    8853 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    8854 </span>            : 
<span class="lineNum">    8855 </span>            : /* Remove INSN from the instruction stream.
<a name="8856"><span class="lineNum">    8856 </span>            :    INSN should have any dependencies.  */</a>
<span class="lineNum">    8857 </span>            : static void
<span class="lineNum">    8858 </span><span class="lineNoCov">          0 : sched_remove_insn (rtx_insn *insn)</span>
<span class="lineNum">    8859 </span>            : {
<span class="lineNum">    8860 </span><span class="lineNoCov">          0 :   sd_finish_insn (insn);</span>
<span class="lineNum">    8861 </span>            : 
<span class="lineNum">    8862 </span><span class="lineNoCov">          0 :   change_queue_index (insn, QUEUE_NOWHERE);</span>
<span class="lineNum">    8863 </span><span class="lineNoCov">          0 :   current_sched_info-&gt;add_remove_insn (insn, 1);</span>
<span class="lineNum">    8864 </span><span class="lineNoCov">          0 :   delete_insn (insn);</span>
<span class="lineNum">    8865 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    8866 </span>            : 
<span class="lineNum">    8867 </span>            : /* Clear priorities of all instructions, that are forward dependent on INSN.
<span class="lineNum">    8868 </span>            :    Store in vector pointed to by ROOTS_PTR insns on which priority () should
<a name="8869"><span class="lineNum">    8869 </span>            :    be invoked to initialize all cleared priorities.  */</a>
<span class="lineNum">    8870 </span>            : static void
<span class="lineNum">    8871 </span><span class="lineNoCov">          0 : clear_priorities (rtx_insn *insn, rtx_vec_t *roots_ptr)</span>
<span class="lineNum">    8872 </span>            : {
<span class="lineNum">    8873 </span><span class="lineNoCov">          0 :   sd_iterator_def sd_it;</span>
<span class="lineNum">    8874 </span><span class="lineNoCov">          0 :   dep_t dep;</span>
<span class="lineNum">    8875 </span><span class="lineNoCov">          0 :   bool insn_is_root_p = true;</span>
<span class="lineNum">    8876 </span>            : 
<span class="lineNum">    8877 </span><span class="lineNoCov">          0 :   gcc_assert (QUEUE_INDEX (insn) != QUEUE_SCHEDULED);</span>
<span class="lineNum">    8878 </span>            : 
<span class="lineNum">    8879 </span><span class="lineNoCov">          0 :   FOR_EACH_DEP (insn, SD_LIST_BACK, sd_it, dep)</span>
<span class="lineNum">    8880 </span>            :     {
<span class="lineNum">    8881 </span><span class="lineNoCov">          0 :       rtx_insn *pro = DEP_PRO (dep);</span>
<span class="lineNum">    8882 </span>            : 
<span class="lineNum">    8883 </span><span class="lineNoCov">          0 :       if (INSN_PRIORITY_STATUS (pro) &gt;= 0</span>
<span class="lineNum">    8884 </span><span class="lineNoCov">          0 :           &amp;&amp; QUEUE_INDEX (insn) != QUEUE_SCHEDULED)</span>
<span class="lineNum">    8885 </span>            :         {
<span class="lineNum">    8886 </span>            :           /* If DEP doesn't contribute to priority then INSN itself should
<span class="lineNum">    8887 </span>            :              be added to priority roots.  */
<span class="lineNum">    8888 </span><span class="lineNoCov">          0 :           if (contributes_to_priority_p (dep))</span>
<span class="lineNum">    8889 </span><span class="lineNoCov">          0 :             insn_is_root_p = false;</span>
<span class="lineNum">    8890 </span>            : 
<span class="lineNum">    8891 </span><span class="lineNoCov">          0 :           INSN_PRIORITY_STATUS (pro) = -1;</span>
<span class="lineNum">    8892 </span><span class="lineNoCov">          0 :           clear_priorities (pro, roots_ptr);</span>
<span class="lineNum">    8893 </span>            :         }
<span class="lineNum">    8894 </span>            :     }
<span class="lineNum">    8895 </span>            : 
<span class="lineNum">    8896 </span><span class="lineNoCov">          0 :   if (insn_is_root_p)</span>
<span class="lineNum">    8897 </span><span class="lineNoCov">          0 :     roots_ptr-&gt;safe_push (insn);</span>
<span class="lineNum">    8898 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    8899 </span>            : 
<span class="lineNum">    8900 </span>            : /* Recompute priorities of instructions, whose priorities might have been
<span class="lineNum">    8901 </span>            :    changed.  ROOTS is a vector of instructions whose priority computation will
<a name="8902"><span class="lineNum">    8902 </span>            :    trigger initialization of all cleared priorities.  */</a>
<span class="lineNum">    8903 </span>            : static void
<span class="lineNum">    8904 </span><span class="lineNoCov">          0 : calc_priorities (rtx_vec_t roots)</span>
<span class="lineNum">    8905 </span>            : {
<span class="lineNum">    8906 </span><span class="lineNoCov">          0 :   int i;</span>
<span class="lineNum">    8907 </span><span class="lineNoCov">          0 :   rtx_insn *insn;</span>
<span class="lineNum">    8908 </span>            : 
<span class="lineNum">    8909 </span><span class="lineNoCov">          0 :   FOR_EACH_VEC_ELT (roots, i, insn)</span>
<span class="lineNum">    8910 </span><span class="lineNoCov">          0 :     priority (insn);</span>
<span class="lineNum">    8911 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    8912 </span>            : 
<span class="lineNum">    8913 </span>            : 
<span class="lineNum">    8914 </span>            : /* Add dependences between JUMP and other instructions in the recovery
<a name="8915"><span class="lineNum">    8915 </span>            :    block.  INSN is the first insn the recovery block.  */</a>
<span class="lineNum">    8916 </span>            : static void
<span class="lineNum">    8917 </span><span class="lineNoCov">          0 : add_jump_dependencies (rtx_insn *insn, rtx_insn *jump)</span>
<span class="lineNum">    8918 </span>            : {
<span class="lineNum">    8919 </span><span class="lineNoCov">          0 :   do</span>
<span class="lineNum">    8920 </span>            :     {
<span class="lineNum">    8921 </span><span class="lineNoCov">          0 :       insn = NEXT_INSN (insn);</span>
<span class="lineNum">    8922 </span><span class="lineNoCov">          0 :       if (insn == jump)</span>
<span class="lineNum">    8923 </span>            :         break;
<span class="lineNum">    8924 </span>            : 
<span class="lineNum">    8925 </span><span class="lineNoCov">          0 :       if (dep_list_size (insn, SD_LIST_FORW) == 0)</span>
<span class="lineNum">    8926 </span>            :         {
<span class="lineNum">    8927 </span><span class="lineNoCov">          0 :           dep_def _new_dep, *new_dep = &amp;_new_dep;</span>
<span class="lineNum">    8928 </span>            : 
<span class="lineNum">    8929 </span><span class="lineNoCov">          0 :           init_dep (new_dep, insn, jump, REG_DEP_ANTI);</span>
<span class="lineNum">    8930 </span><span class="lineNoCov">          0 :           sd_add_dep (new_dep, false);</span>
<span class="lineNum">    8931 </span>            :         }
<span class="lineNum">    8932 </span>            :     }
<span class="lineNum">    8933 </span>            :   while (1);
<span class="lineNum">    8934 </span>            : 
<span class="lineNum">    8935 </span><span class="lineNoCov">          0 :   gcc_assert (!sd_lists_empty_p (jump, SD_LIST_BACK));</span>
<span class="lineNum">    8936 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    8937 </span>            : 
<a name="8938"><span class="lineNum">    8938 </span>            : /* Extend data structures for logical insn UID.  */</a>
<span class="lineNum">    8939 </span>            : void
<span class="lineNum">    8940 </span><span class="lineCov">     587100 : sched_extend_luids (void)</span>
<span class="lineNum">    8941 </span>            : {
<span class="lineNum">    8942 </span><span class="lineCov">     587100 :   int new_luids_max_uid = get_max_uid () + 1;</span>
<span class="lineNum">    8943 </span>            : 
<span class="lineNum">    8944 </span><span class="lineCov">     587100 :   sched_luids.safe_grow_cleared (new_luids_max_uid);</span>
<span class="lineNum">    8945 </span><span class="lineCov">     587100 : }</span>
<span class="lineNum">    8946 </span>            : 
<a name="8947"><span class="lineNum">    8947 </span>            : /* Initialize LUID for INSN.  */</a>
<span class="lineNum">    8948 </span>            : void
<span class="lineNum">    8949 </span><span class="lineCov">   74633781 : sched_init_insn_luid (rtx_insn *insn)</span>
<span class="lineNum">    8950 </span>            : {
<span class="lineNum">    8951 </span><span class="lineCov">   74633781 :   int i = INSN_P (insn) ? 1 : common_sched_info-&gt;luid_for_non_insn (insn);</span>
<span class="lineNum">    8952 </span><span class="lineCov">   13197632 :   int luid;</span>
<span class="lineNum">    8953 </span>            : 
<span class="lineNum">    8954 </span><span class="lineCov">   13197632 :   if (i &gt;= 0)</span>
<span class="lineNum">    8955 </span>            :     {
<span class="lineNum">    8956 </span><span class="lineCov">   74632362 :       luid = sched_max_luid;</span>
<span class="lineNum">    8957 </span><span class="lineCov">   74632362 :       sched_max_luid += i;</span>
<span class="lineNum">    8958 </span>            :     }
<span class="lineNum">    8959 </span>            :   else
<span class="lineNum">    8960 </span>            :     luid = -1;
<span class="lineNum">    8961 </span>            : 
<span class="lineNum">    8962 </span><span class="lineCov">   74633781 :   SET_INSN_LUID (insn, luid);</span>
<span class="lineNum">    8963 </span><span class="lineCov">   74633781 : }</span>
<span class="lineNum">    8964 </span>            : 
<span class="lineNum">    8965 </span>            : /* Initialize luids for BBS.
<span class="lineNum">    8966 </span>            :    The hook common_sched_info-&gt;luid_for_non_insn () is used to determine
<a name="8967"><span class="lineNum">    8967 </span>            :    if notes, labels, etc. need luids.  */</a>
<span class="lineNum">    8968 </span>            : void
<span class="lineNum">    8969 </span><span class="lineCov">     584859 : sched_init_luids (bb_vec_t bbs)</span>
<span class="lineNum">    8970 </span>            : {
<span class="lineNum">    8971 </span><span class="lineCov">     584859 :   int i;</span>
<span class="lineNum">    8972 </span><span class="lineCov">     584859 :   basic_block bb;</span>
<span class="lineNum">    8973 </span>            : 
<span class="lineNum">    8974 </span><span class="lineCov">     584859 :   sched_extend_luids ();</span>
<span class="lineNum">    8975 </span><span class="lineCov">    6265861 :   FOR_EACH_VEC_ELT (bbs, i, bb)</span>
<span class="lineNum">    8976 </span>            :     {
<span class="lineNum">    8977 </span><span class="lineCov">    5681002 :       rtx_insn *insn;</span>
<span class="lineNum">    8978 </span>            : 
<span class="lineNum">    8979 </span><span class="lineCov">  154945760 :       FOR_BB_INSNS (bb, insn)</span>
<span class="lineNum">    8980 </span><span class="lineCov">   74632379 :         sched_init_insn_luid (insn);</span>
<span class="lineNum">    8981 </span>            :     }
<span class="lineNum">    8982 </span><span class="lineCov">     584859 : }</span>
<span class="lineNum">    8983 </span>            : 
<a name="8984"><span class="lineNum">    8984 </span>            : /* Free LUIDs.  */</a>
<span class="lineNum">    8985 </span>            : void
<span class="lineNum">    8986 </span><span class="lineCov">     584859 : sched_finish_luids (void)</span>
<span class="lineNum">    8987 </span>            : {
<span class="lineNum">    8988 </span><span class="lineCov">     584859 :   sched_luids.release ();</span>
<span class="lineNum">    8989 </span><span class="lineCov">     584859 :   sched_max_luid = 1;</span>
<span class="lineNum">    8990 </span><span class="lineCov">     584859 : }</span>
<span class="lineNum">    8991 </span>            : 
<a name="8992"><span class="lineNum">    8992 </span>            : /* Return logical uid of INSN.  Helpful while debugging.  */</a>
<span class="lineNum">    8993 </span>            : int
<span class="lineNum">    8994 </span><span class="lineNoCov">          0 : insn_luid (rtx_insn *insn)</span>
<span class="lineNum">    8995 </span>            : {
<span class="lineNum">    8996 </span><span class="lineNoCov">          0 :   return INSN_LUID (insn);</span>
<span class="lineNum">    8997 </span>            : }
<span class="lineNum">    8998 </span>            : 
<a name="8999"><span class="lineNum">    8999 </span>            : /* Extend per insn data in the target.  */</a>
<span class="lineNum">    9000 </span>            : void
<span class="lineNum">    9001 </span><span class="lineCov">    1172670 : sched_extend_target (void)</span>
<span class="lineNum">    9002 </span>            : {
<span class="lineNum">    9003 </span><span class="lineCov">    1172670 :   if (targetm.sched.h_i_d_extended)</span>
<span class="lineNum">    9004 </span><span class="lineNoCov">          0 :     targetm.sched.h_i_d_extended ();</span>
<span class="lineNum">    9005 </span><span class="lineCov">    1172670 : }</span>
<span class="lineNum">    9006 </span>            : 
<span class="lineNum">    9007 </span>            : /* Extend global scheduler structures (those, that live across calls to
<a name="9008"><span class="lineNum">    9008 </span>            :    schedule_block) to include information about just emitted INSN.  */</a>
<span class="lineNum">    9009 </span>            : static void
<span class="lineNum">    9010 </span><span class="lineCov">     584859 : extend_h_i_d (void)</span>
<span class="lineNum">    9011 </span>            : {
<span class="lineNum">    9012 </span><span class="lineCov">    1169718 :   int reserve = (get_max_uid () + 1 - h_i_d.length ());</span>
<span class="lineNum">    9013 </span><span class="lineCov">     584859 :   if (reserve &gt; 0</span>
<span class="lineNum">    9014 </span><span class="lineCov">     584861 :       &amp;&amp; ! h_i_d.space (reserve))</span>
<span class="lineNum">    9015 </span>            :     {
<span class="lineNum">    9016 </span><span class="lineCov">    1168582 :       h_i_d.safe_grow_cleared (3 * get_max_uid () / 2);</span>
<span class="lineNum">    9017 </span><span class="lineCov">     584291 :       sched_extend_target ();</span>
<span class="lineNum">    9018 </span>            :     }
<span class="lineNum">    9019 </span><span class="lineCov">     584859 : }</span>
<span class="lineNum">    9020 </span>            : 
<span class="lineNum">    9021 </span>            : /* Initialize h_i_d entry of the INSN with default values.
<a name="9022"><span class="lineNum">    9022 </span>            :    Values, that are not explicitly initialized here, hold zero.  */</a>
<span class="lineNum">    9023 </span>            : static void
<span class="lineNum">    9024 </span><span class="lineCov">   74632379 : init_h_i_d (rtx_insn *insn)</span>
<span class="lineNum">    9025 </span>            : {
<span class="lineNum">    9026 </span><span class="lineCov">   74632379 :   if (INSN_LUID (insn) &gt; 0)</span>
<span class="lineNum">    9027 </span>            :     {
<span class="lineNum">    9028 </span><span class="lineCov">  149261920 :       INSN_COST (insn) = -1;</span>
<span class="lineNum">    9029 </span><span class="lineCov">   74630960 :       QUEUE_INDEX (insn) = QUEUE_NOWHERE;</span>
<span class="lineNum">    9030 </span><span class="lineCov">   74630960 :       INSN_TICK (insn) = INVALID_TICK;</span>
<span class="lineNum">    9031 </span><span class="lineCov">   74630960 :       INSN_EXACT_TICK (insn) = INVALID_TICK;</span>
<span class="lineNum">    9032 </span><span class="lineCov">   74630960 :       INTER_TICK (insn) = INVALID_TICK;</span>
<span class="lineNum">    9033 </span><span class="lineCov">   74630960 :       TODO_SPEC (insn) = HARD_DEP;</span>
<span class="lineNum">    9034 </span><span class="lineCov">   74630960 :       INSN_AUTOPREF_MULTIPASS_DATA (insn)[0].status</span>
<span class="lineNum">    9035 </span><span class="lineCov">   74630960 :         = AUTOPREF_MULTIPASS_DATA_UNINITIALIZED;</span>
<span class="lineNum">    9036 </span><span class="lineCov">   74630960 :       INSN_AUTOPREF_MULTIPASS_DATA (insn)[1].status</span>
<span class="lineNum">    9037 </span><span class="lineCov">   74630960 :         = AUTOPREF_MULTIPASS_DATA_UNINITIALIZED;</span>
<span class="lineNum">    9038 </span>            :     }
<span class="lineNum">    9039 </span><span class="lineCov">   74632379 : }</span>
<span class="lineNum">    9040 </span>            : 
<a name="9041"><span class="lineNum">    9041 </span>            : /* Initialize haifa_insn_data for BBS.  */</a>
<span class="lineNum">    9042 </span>            : void
<span class="lineNum">    9043 </span><span class="lineCov">     584859 : haifa_init_h_i_d (bb_vec_t bbs)</span>
<span class="lineNum">    9044 </span>            : {
<span class="lineNum">    9045 </span><span class="lineCov">     584859 :   int i;</span>
<span class="lineNum">    9046 </span><span class="lineCov">     584859 :   basic_block bb;</span>
<span class="lineNum">    9047 </span>            : 
<span class="lineNum">    9048 </span><span class="lineCov">     584859 :   extend_h_i_d ();</span>
<span class="lineNum">    9049 </span><span class="lineCov">    6265861 :   FOR_EACH_VEC_ELT (bbs, i, bb)</span>
<span class="lineNum">    9050 </span>            :     {
<span class="lineNum">    9051 </span><span class="lineCov">    5681002 :       rtx_insn *insn;</span>
<span class="lineNum">    9052 </span>            : 
<span class="lineNum">    9053 </span><span class="lineCov">  154945760 :       FOR_BB_INSNS (bb, insn)</span>
<span class="lineNum">    9054 </span><span class="lineCov">   74632379 :         init_h_i_d (insn);</span>
<span class="lineNum">    9055 </span>            :     }
<span class="lineNum">    9056 </span><span class="lineCov">     584859 : }</span>
<span class="lineNum">    9057 </span>            : 
<a name="9058"><span class="lineNum">    9058 </span>            : /* Finalize haifa_insn_data.  */</a>
<span class="lineNum">    9059 </span>            : void
<span class="lineNum">    9060 </span><span class="lineCov">     584294 : haifa_finish_h_i_d (void)</span>
<span class="lineNum">    9061 </span>            : {
<span class="lineNum">    9062 </span><span class="lineCov">     584294 :   int i;</span>
<span class="lineNum">    9063 </span><span class="lineCov">     584294 :   haifa_insn_data_t data;</span>
<span class="lineNum">    9064 </span><span class="lineCov">     584294 :   reg_use_data *use, *next_use;</span>
<span class="lineNum">    9065 </span><span class="lineCov">     584294 :   reg_set_data *set, *next_set;</span>
<span class="lineNum">    9066 </span>            : 
<span class="lineNum">    9067 </span><span class="lineCov">  174138834 :   FOR_EACH_VEC_ELT (h_i_d, i, data)</span>
<span class="lineNum">    9068 </span>            :     {
<span class="lineNum">    9069 </span><span class="lineCov">  173554540 :       free (data-&gt;max_reg_pressure);</span>
<span class="lineNum">    9070 </span><span class="lineCov">  173554540 :       free (data-&gt;reg_pressure);</span>
<span class="lineNum">    9071 </span><span class="lineCov">  173557645 :       for (use = data-&gt;reg_use_list; use != NULL; use = next_use)</span>
<span class="lineNum">    9072 </span>            :         {
<span class="lineNum">    9073 </span><span class="lineCov">       3105 :           next_use = use-&gt;next_insn_use;</span>
<span class="lineNum">    9074 </span><span class="lineCov">       3105 :           free (use);</span>
<span class="lineNum">    9075 </span>            :         }
<span class="lineNum">    9076 </span><span class="lineCov">  173558018 :       for (set = data-&gt;reg_set_list; set != NULL; set = next_set)</span>
<span class="lineNum">    9077 </span>            :         {
<span class="lineNum">    9078 </span><span class="lineCov">       3478 :           next_set = set-&gt;next_insn_set;</span>
<span class="lineNum">    9079 </span><span class="lineCov">       3478 :           free (set);</span>
<span class="lineNum">    9080 </span>            :         }
<span class="lineNum">    9081 </span>            : 
<span class="lineNum">    9082 </span>            :     }
<span class="lineNum">    9083 </span><span class="lineCov">     584294 :   h_i_d.release ();</span>
<span class="lineNum">    9084 </span><span class="lineCov">     584294 : }</span>
<span class="lineNum">    9085 </span>            : 
<a name="9086"><span class="lineNum">    9086 </span>            : /* Init data for the new insn INSN.  */</a>
<span class="lineNum">    9087 </span>            : static void
<span class="lineNum">    9088 </span><span class="lineNoCov">          0 : haifa_init_insn (rtx_insn *insn)</span>
<span class="lineNum">    9089 </span>            : {
<span class="lineNum">    9090 </span><span class="lineNoCov">          0 :   gcc_assert (insn != NULL);</span>
<span class="lineNum">    9091 </span>            : 
<span class="lineNum">    9092 </span><span class="lineNoCov">          0 :   sched_extend_luids ();</span>
<span class="lineNum">    9093 </span><span class="lineNoCov">          0 :   sched_init_insn_luid (insn);</span>
<span class="lineNum">    9094 </span><span class="lineNoCov">          0 :   sched_extend_target ();</span>
<span class="lineNum">    9095 </span><span class="lineNoCov">          0 :   sched_deps_init (false);</span>
<span class="lineNum">    9096 </span><span class="lineNoCov">          0 :   extend_h_i_d ();</span>
<span class="lineNum">    9097 </span><span class="lineNoCov">          0 :   init_h_i_d (insn);</span>
<span class="lineNum">    9098 </span>            : 
<span class="lineNum">    9099 </span><span class="lineNoCov">          0 :   if (adding_bb_to_current_region_p)</span>
<span class="lineNum">    9100 </span>            :     {
<span class="lineNum">    9101 </span><span class="lineNoCov">          0 :       sd_init_insn (insn);</span>
<span class="lineNum">    9102 </span>            : 
<span class="lineNum">    9103 </span>            :       /* Extend dependency caches by one element.  */
<span class="lineNum">    9104 </span><span class="lineNoCov">          0 :       extend_dependency_caches (1, false);</span>
<span class="lineNum">    9105 </span>            :     }
<span class="lineNum">    9106 </span><span class="lineNoCov">          0 :   if (sched_pressure != SCHED_PRESSURE_NONE)</span>
<span class="lineNum">    9107 </span><span class="lineNoCov">          0 :     init_insn_reg_pressure_info (insn);</span>
<span class="lineNum">    9108 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    9109 </span>            : 
<a name="9110"><span class="lineNum">    9110 </span>            : /* Init data for the new basic block BB which comes after AFTER.  */</a>
<span class="lineNum">    9111 </span>            : static void
<span class="lineNum">    9112 </span><span class="lineNoCov">          0 : haifa_init_only_bb (basic_block bb, basic_block after)</span>
<span class="lineNum">    9113 </span>            : {
<span class="lineNum">    9114 </span><span class="lineNoCov">          0 :   gcc_assert (bb != NULL);</span>
<span class="lineNum">    9115 </span>            : 
<span class="lineNum">    9116 </span><span class="lineNoCov">          0 :   sched_init_bbs ();</span>
<span class="lineNum">    9117 </span>            : 
<span class="lineNum">    9118 </span><span class="lineNoCov">          0 :   if (common_sched_info-&gt;add_block)</span>
<span class="lineNum">    9119 </span>            :     /* This changes only data structures of the front-end.  */
<span class="lineNum">    9120 </span><span class="lineNoCov">          0 :     common_sched_info-&gt;add_block (bb, after);</span>
<span class="lineNum">    9121 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    9122 </span>            : 
<a name="9123"><span class="lineNum">    9123 </span>            : /* A generic version of sched_split_block ().  */</a>
<span class="lineNum">    9124 </span>            : basic_block
<span class="lineNum">    9125 </span><span class="lineCov">         43 : sched_split_block_1 (basic_block first_bb, rtx after)</span>
<span class="lineNum">    9126 </span>            : {
<span class="lineNum">    9127 </span><span class="lineCov">         43 :   edge e;</span>
<span class="lineNum">    9128 </span>            : 
<span class="lineNum">    9129 </span><span class="lineCov">         43 :   e = split_block (first_bb, after);</span>
<span class="lineNum">    9130 </span><span class="lineCov">         43 :   gcc_assert (e-&gt;src == first_bb);</span>
<span class="lineNum">    9131 </span>            : 
<span class="lineNum">    9132 </span>            :   /* sched_split_block emits note if *check == BB_END.  Probably it
<span class="lineNum">    9133 </span>            :      is better to rip that note off.  */
<span class="lineNum">    9134 </span>            : 
<span class="lineNum">    9135 </span><span class="lineCov">         43 :   return e-&gt;dest;</span>
<span class="lineNum">    9136 </span>            : }
<span class="lineNum">    9137 </span>            : 
<a name="9138"><span class="lineNum">    9138 </span>            : /* A generic version of sched_create_empty_bb ().  */</a>
<span class="lineNum">    9139 </span>            : basic_block
<span class="lineNum">    9140 </span><span class="lineNoCov">          0 : sched_create_empty_bb_1 (basic_block after)</span>
<span class="lineNum">    9141 </span>            : {
<span class="lineNum">    9142 </span><span class="lineNoCov">          0 :   return create_empty_bb (after);</span>
<span class="lineNum">    9143 </span>            : }
<span class="lineNum">    9144 </span>            : 
<span class="lineNum">    9145 </span>            : /* Insert PAT as an INSN into the schedule and update the necessary data
<a name="9146"><span class="lineNum">    9146 </span>            :    structures to account for it. */</a>
<span class="lineNum">    9147 </span>            : rtx_insn *
<span class="lineNum">    9148 </span><span class="lineNoCov">          0 : sched_emit_insn (rtx pat)</span>
<span class="lineNum">    9149 </span>            : {
<span class="lineNum">    9150 </span><span class="lineNoCov">          0 :   rtx_insn *insn = emit_insn_before (pat, first_nonscheduled_insn ());</span>
<span class="lineNum">    9151 </span><span class="lineNoCov">          0 :   haifa_init_insn (insn);</span>
<span class="lineNum">    9152 </span>            : 
<span class="lineNum">    9153 </span><span class="lineNoCov">          0 :   if (current_sched_info-&gt;add_remove_insn)</span>
<span class="lineNum">    9154 </span><span class="lineNoCov">          0 :     current_sched_info-&gt;add_remove_insn (insn, 0);</span>
<span class="lineNum">    9155 </span>            : 
<span class="lineNum">    9156 </span><span class="lineNoCov">          0 :   (*current_sched_info-&gt;begin_schedule_ready) (insn);</span>
<span class="lineNum">    9157 </span><span class="lineNoCov">          0 :   scheduled_insns.safe_push (insn);</span>
<span class="lineNum">    9158 </span>            : 
<span class="lineNum">    9159 </span><span class="lineNoCov">          0 :   last_scheduled_insn = insn;</span>
<span class="lineNum">    9160 </span><span class="lineNoCov">          0 :   return insn;</span>
<span class="lineNum">    9161 </span>            : }
<span class="lineNum">    9162 </span>            : 
<span class="lineNum">    9163 </span>            : /* This function returns a candidate satisfying dispatch constraints from
<span class="lineNum">    9164 </span>            :    the ready list.  */
<a name="9165"><span class="lineNum">    9165 </span>            : </a>
<span class="lineNum">    9166 </span>            : static rtx_insn *
<span class="lineNum">    9167 </span><span class="lineCov">         16 : ready_remove_first_dispatch (struct ready_list *ready)</span>
<span class="lineNum">    9168 </span>            : {
<span class="lineNum">    9169 </span><span class="lineCov">         16 :   int i;</span>
<span class="lineNum">    9170 </span><span class="lineCov">         16 :   rtx_insn *insn = ready_element (ready, 0);</span>
<span class="lineNum">    9171 </span>            : 
<span class="lineNum">    9172 </span><span class="lineCov">         16 :   if (ready-&gt;n_ready == 1</span>
<span class="lineNum">    9173 </span><span class="lineNoCov">          0 :       || !INSN_P (insn)</span>
<span class="lineNum">    9174 </span><span class="lineNoCov">          0 :       || INSN_CODE (insn) &lt; 0</span>
<span class="lineNum">    9175 </span><span class="lineNoCov">          0 :       || !active_insn_p (insn)</span>
<span class="lineNum">    9176 </span><span class="lineCov">         16 :       || targetm.sched.dispatch (insn, FITS_DISPATCH_WINDOW))</span>
<span class="lineNum">    9177 </span><span class="lineCov">         16 :     return ready_remove_first (ready);</span>
<span class="lineNum">    9178 </span>            : 
<span class="lineNum">    9179 </span><span class="lineNoCov">          0 :   for (i = 1; i &lt; ready-&gt;n_ready; i++)</span>
<span class="lineNum">    9180 </span>            :     {
<span class="lineNum">    9181 </span><span class="lineNoCov">          0 :       insn = ready_element (ready, i);</span>
<span class="lineNum">    9182 </span>            : 
<span class="lineNum">    9183 </span><span class="lineNoCov">          0 :       if (!INSN_P (insn)</span>
<span class="lineNum">    9184 </span><span class="lineNoCov">          0 :           || INSN_CODE (insn) &lt; 0</span>
<span class="lineNum">    9185 </span><span class="lineNoCov">          0 :           || !active_insn_p (insn))</span>
<span class="lineNum">    9186 </span><span class="lineNoCov">          0 :         continue;</span>
<span class="lineNum">    9187 </span>            : 
<span class="lineNum">    9188 </span><span class="lineNoCov">          0 :       if (targetm.sched.dispatch (insn, FITS_DISPATCH_WINDOW))</span>
<span class="lineNum">    9189 </span>            :         {
<span class="lineNum">    9190 </span>            :           /* Return ith element of ready.  */
<span class="lineNum">    9191 </span><span class="lineNoCov">          0 :           insn = ready_remove (ready, i);</span>
<span class="lineNum">    9192 </span><span class="lineNoCov">          0 :           return insn;</span>
<span class="lineNum">    9193 </span>            :         }
<span class="lineNum">    9194 </span>            :     }
<span class="lineNum">    9195 </span>            : 
<span class="lineNum">    9196 </span><span class="lineNoCov">          0 :   if (targetm.sched.dispatch (NULL, DISPATCH_VIOLATION))</span>
<span class="lineNum">    9197 </span><span class="lineNoCov">          0 :     return ready_remove_first (ready);</span>
<span class="lineNum">    9198 </span>            : 
<span class="lineNum">    9199 </span><span class="lineNoCov">          0 :   for (i = 1; i &lt; ready-&gt;n_ready; i++)</span>
<span class="lineNum">    9200 </span>            :     {
<span class="lineNum">    9201 </span><span class="lineNoCov">          0 :       insn = ready_element (ready, i);</span>
<span class="lineNum">    9202 </span>            : 
<span class="lineNum">    9203 </span><span class="lineNoCov">          0 :       if (!INSN_P (insn)</span>
<span class="lineNum">    9204 </span><span class="lineNoCov">          0 :           || INSN_CODE (insn) &lt; 0</span>
<span class="lineNum">    9205 </span><span class="lineNoCov">          0 :           || !active_insn_p (insn))</span>
<span class="lineNum">    9206 </span><span class="lineNoCov">          0 :         continue;</span>
<span class="lineNum">    9207 </span>            : 
<span class="lineNum">    9208 </span>            :       /* Return i-th element of ready.  */
<span class="lineNum">    9209 </span><span class="lineNoCov">          0 :       if (targetm.sched.dispatch (insn, IS_CMP))</span>
<span class="lineNum">    9210 </span><span class="lineNoCov">          0 :         return ready_remove (ready, i);</span>
<span class="lineNum">    9211 </span>            :     }
<span class="lineNum">    9212 </span>            : 
<span class="lineNum">    9213 </span><span class="lineNoCov">          0 :   return ready_remove_first (ready);</span>
<span class="lineNum">    9214 </span>            : }
<span class="lineNum">    9215 </span>            : 
<span class="lineNum">    9216 </span>            : /* Get number of ready insn in the ready list.  */
<a name="9217"><span class="lineNum">    9217 </span>            : </a>
<span class="lineNum">    9218 </span>            : int
<span class="lineNum">    9219 </span><span class="lineNoCov">          0 : number_in_ready (void)</span>
<span class="lineNum">    9220 </span>            : {
<span class="lineNum">    9221 </span><span class="lineNoCov">          0 :   return ready.n_ready;</span>
<span class="lineNum">    9222 </span>            : }
<span class="lineNum">    9223 </span>            : 
<span class="lineNum">    9224 </span>            : /* Get number of ready's in the ready list.  */
<a name="9225"><span class="lineNum">    9225 </span>            : </a>
<span class="lineNum">    9226 </span>            : rtx_insn *
<span class="lineNum">    9227 </span><span class="lineCov">  152003544 : get_ready_element (int i)</span>
<span class="lineNum">    9228 </span>            : {
<span class="lineNum">    9229 </span><span class="lineCov">  152003544 :   return ready_element (&amp;ready, i);</span>
<span class="lineNum">    9230 </span>            : }
<span class="lineNum">    9231 </span>            : 
<span class="lineNum">    9232 </span>            : #endif /* INSN_SCHEDULING */
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.0</a></td></tr>
  </table>
  <br>
<h3>LCOV profile is generated on x86_64 machine using following configure options: configure --disable-bootstrap --enable-coverage=opt --enable-languages=c,c++,fortran,go,jit,lto --enable-host-shared. GCC test suite is run with the built compiler.</h3></body></html>
