<html><body><samp><pre>
<!@TC:1384290868>
#Build: Synplify Pro G-2012.09M-SP1 , Build 013R, Feb 15 2013
#install: C:\Microsemi\Libero_v11.0\Synopsys\synplify_G201209MSP1
#OS: Windows 7 6.1
#Hostname: EECS373-08

#Implementation: synthesis

<a name=compilerReport1>$ Start of Compile</a>
#Tue Nov 12 16:14:29 2013

Synopsys Verilog Compiler, version comp201209rcp1, Build 245R, built Feb 20 2013
@N: : <!@TM:1384290870> | Running in 64-bit mode 
Copyright (C) 1994-2012 Synopsys, Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.

@I::"C:\Microsemi\Libero_v11.0\Synopsys\synplify_G201209MSP1\lib\proasic\smartfusion.v"
@I::"C:\Microsemi\Libero_v11.0\Synopsys\synplify_G201209MSP1\lib\vlog\umr_capim.v"
@I::"C:\Microsemi\Libero_v11.0\Synopsys\synplify_G201209MSP1\lib\vlog\scemi_objects.v"
@I::"C:\Microsemi\Libero_v11.0\Synopsys\synplify_G201209MSP1\lib\vlog\scemi_pipes.svh"
@I::"C:\Microsemi\Libero_v11.0\Synopsys\synplify_G201209MSP1\lib\vlog\hypermods.v"
@I::"N:\373\controller\component\work\controller_MSS\mss_tshell.v"
@I::"N:\373\controller\component\Actel\SmartFusionMSS\MSS\2.5.106\mss_comps.v"
@I::"N:\373\controller\component\work\controller_MSS\MSS_CCC_0\controller_MSS_tmp_MSS_CCC_0_MSS_CCC.v"
@I::"N:\373\controller\component\work\controller_MSS\controller_MSS.v"
@I::"N:\373\controller\hdl\poll.v"
@I::"N:\373\controller\hdl\read.v"
@I::"N:\373\controller\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3_muxptob3.v"
@I::"N:\373\controller\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3_iaddr_reg.v"
@I::"N:\373\controller\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v"
@I::"N:\373\controller\component\work\controller\controller.v"
<font color=#A52A2A>@W:<a href="@W:CG775:@XP_HELP">CG775</a> : <a href="N:\373\controller\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v:13:0:13:8:@W:CG775:@XP_MSG">coreapb3.v(13)</a><!@TM:1384290870> | Found Component CoreAPB3 in library COREAPB3_LIB</font>
Verilog syntax check successful!
Selecting top level module controller
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="N:\373\controller\component\work\controller_MSS\mss_tshell.v:1:7:1:14:@N:CG364:@XP_MSG">mss_tshell.v(1)</a><!@TM:1384290870> | Synthesizing module MSS_APB

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="N:\373\controller\component\Actel\SmartFusionMSS\MSS\2.5.106\mss_comps.v:151:7:151:14:@N:CG364:@XP_MSG">mss_comps.v(151)</a><!@TM:1384290870> | Synthesizing module MSS_CCC

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_v11.0\Synopsys\synplify_G201209MSP1\lib\proasic\smartfusion.v:2620:7:2620:12:@N:CG364:@XP_MSG">smartfusion.v(2620)</a><!@TM:1384290870> | Synthesizing module RCOSC

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_v11.0\Synopsys\synplify_G201209MSP1\lib\proasic\smartfusion.v:1141:7:1141:10:@N:CG364:@XP_MSG">smartfusion.v(1141)</a><!@TM:1384290870> | Synthesizing module GND

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_v11.0\Synopsys\synplify_G201209MSP1\lib\proasic\smartfusion.v:1868:7:1868:10:@N:CG364:@XP_MSG">smartfusion.v(1868)</a><!@TM:1384290870> | Synthesizing module VCC

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="N:\373\controller\component\work\controller_MSS\MSS_CCC_0\controller_MSS_tmp_MSS_CCC_0_MSS_CCC.v:5:7:5:43:@N:CG364:@XP_MSG">controller_MSS_tmp_MSS_CCC_0_MSS_CCC.v(5)</a><!@TM:1384290870> | Synthesizing module controller_MSS_tmp_MSS_CCC_0_MSS_CCC

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="N:\373\controller\component\work\controller_MSS\controller_MSS.v:9:7:9:21:@N:CG364:@XP_MSG">controller_MSS.v(9)</a><!@TM:1384290870> | Synthesizing module controller_MSS

<font color=#A52A2A>@W:<a href="@W:CG775:@XP_HELP">CG775</a> : <a href="N:\373\controller\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v:13:0:13:8:@W:CG775:@XP_MSG">coreapb3.v(13)</a><!@TM:1384290870> | Found Component CoreAPB3 in library COREAPB3_LIB</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="N:\373\controller\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3_muxptob3.v:13:0:13:6:@N:CG364:@XP_MSG">coreapb3_muxptob3.v(13)</a><!@TM:1384290870> | Synthesizing module CAPB3l

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="N:\373\controller\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v:13:0:13:8:@N:CG364:@XP_MSG">coreapb3.v(13)</a><!@TM:1384290870> | Synthesizing module CoreAPB3

	APB_DWIDTH=6'b100000
	IADDR_OPTION=32'b00000000000000000000000000000000
	APBSLOT0ENABLE=1'b1
	APBSLOT1ENABLE=1'b0
	APBSLOT2ENABLE=1'b0
	APBSLOT3ENABLE=1'b0
	APBSLOT4ENABLE=1'b0
	APBSLOT5ENABLE=1'b0
	APBSLOT6ENABLE=1'b0
	APBSLOT7ENABLE=1'b0
	APBSLOT8ENABLE=1'b0
	APBSLOT9ENABLE=1'b0
	APBSLOT10ENABLE=1'b0
	APBSLOT11ENABLE=1'b0
	APBSLOT12ENABLE=1'b0
	APBSLOT13ENABLE=1'b0
	APBSLOT14ENABLE=1'b0
	APBSLOT15ENABLE=1'b0
	SC_0=1'b0
	SC_1=1'b0
	SC_2=1'b0
	SC_3=1'b0
	SC_4=1'b0
	SC_5=1'b0
	SC_6=1'b0
	SC_7=1'b0
	SC_8=1'b0
	SC_9=1'b0
	SC_10=1'b0
	SC_11=1'b0
	SC_12=1'b0
	SC_13=1'b0
	SC_14=1'b0
	SC_15=1'b0
	MADDR_BITS=6'b011100
	UPR_NIBBLE_POSN=4'b0110
	CAPB3I1I=32'b00000000000000000000000000000000
	CAPB3l1I=32'b00000000000000000000000000000001
	CAPB3OOl=32'b00000000000000000000000000000010
	CAPB3IOl=32'b00000000000000000000000000000011
	CAPB3lOl=32'b00000000000000000000000000000100
	CAPB3OIl=32'b00000000000000000000000000000101
	CAPB3IIl=32'b00000000000000000000000000000110
	CAPB3lIl=32'b00000000000000000000000000000111
	CAPB3Oll=32'b00000000000000000000000000001000
	CAPB3Ill=32'b00000000000000000000000000001001
	CAPB3lll=32'b00000000000000000000000000001010
	CAPB3O0l=32'b00000000000000000000000000001011
	CAPB3I0l=32'b00000000000000000000000000001100
	CAPB3l0l=32'b00000000000000000000000000001101
	CAPB3O1l=32'b00000000000000000000000000001110
	CAPB3I1l=32'b00000000000000000000000000001111
	CAPB3l1l=32'b00000000000000000000000000010000
	CAPB3OO0=32'b00000000000000000000000000010001
	CAPB3IO0=16'b0000000000000001
	CAPB3lO0=16'b0000000000000000
	CAPB3OI0=16'b0000000000000000
	CAPB3II0=16'b0000000000000000
	CAPB3lI0=16'b0000000000000000
	CAPB3Ol0=16'b0000000000000000
	CAPB3Il0=16'b0000000000000000
	CAPB3ll0=16'b0000000000000000
	CAPB3O00=16'b0000000000000000
	CAPB3I00=16'b0000000000000000
	CAPB3l00=16'b0000000000000000
	CAPB3O10=16'b0000000000000000
	CAPB3I10=16'b0000000000000000
	CAPB3l10=16'b0000000000000000
	CAPB3OO1=16'b0000000000000000
	CAPB3IO1=16'b0000000000000000
	CAPB3lO1=16'b0000000000000000
	CAPB3OI1=16'b0000000000000000
   Generated name = CoreAPB3_Z1

<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="N:\373\controller\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v:1477:0:1477:9:@W:CG360:@XP_MSG">coreapb3.v(1477)</a><!@TM:1384290870> | No assignment to wire CAPB3lIOI</font>

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="N:\373\controller\hdl\poll.v:2:7:2:17:@N:CG364:@XP_MSG">poll.v(2)</a><!@TM:1384290870> | Synthesizing module pollSignal

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="N:\373\controller\hdl\read.v:3:7:3:11:@N:CG364:@XP_MSG">read.v(3)</a><!@TM:1384290870> | Synthesizing module read

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="N:\373\controller\hdl\read.v:32:0:32:6:@W:CL169:@XP_MSG">read.v(32)</a><!@TM:1384290870> | Pruning register count[20:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="N:\373\controller\hdl\read.v:32:0:32:6:@W:CL189:@XP_MSG">read.v(32)</a><!@TM:1384290870> | Register bit PRDATA[19] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="N:\373\controller\hdl\read.v:32:0:32:6:@W:CL189:@XP_MSG">read.v(32)</a><!@TM:1384290870> | Register bit PRDATA[18] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="N:\373\controller\hdl\read.v:32:0:32:6:@W:CL189:@XP_MSG">read.v(32)</a><!@TM:1384290870> | Register bit PRDATA[17] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="N:\373\controller\hdl\read.v:32:0:32:6:@W:CL189:@XP_MSG">read.v(32)</a><!@TM:1384290870> | Register bit PRDATA[16] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="N:\373\controller\hdl\read.v:32:0:32:6:@W:CL189:@XP_MSG">read.v(32)</a><!@TM:1384290870> | Register bit PRDATA[15] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="N:\373\controller\hdl\read.v:32:0:32:6:@W:CL189:@XP_MSG">read.v(32)</a><!@TM:1384290870> | Register bit PRDATA[14] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="N:\373\controller\hdl\read.v:32:0:32:6:@W:CL189:@XP_MSG">read.v(32)</a><!@TM:1384290870> | Register bit PRDATA[13] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="N:\373\controller\hdl\read.v:32:0:32:6:@W:CL189:@XP_MSG">read.v(32)</a><!@TM:1384290870> | Register bit PRDATA[12] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="N:\373\controller\hdl\read.v:32:0:32:6:@W:CL189:@XP_MSG">read.v(32)</a><!@TM:1384290870> | Register bit PRDATA[11] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="N:\373\controller\hdl\read.v:32:0:32:6:@W:CL189:@XP_MSG">read.v(32)</a><!@TM:1384290870> | Register bit PRDATA[10] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="N:\373\controller\hdl\read.v:32:0:32:6:@W:CL189:@XP_MSG">read.v(32)</a><!@TM:1384290870> | Register bit PRDATA[9] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="N:\373\controller\hdl\read.v:32:0:32:6:@W:CL189:@XP_MSG">read.v(32)</a><!@TM:1384290870> | Register bit PRDATA[8] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="N:\373\controller\hdl\read.v:32:0:32:6:@W:CL189:@XP_MSG">read.v(32)</a><!@TM:1384290870> | Register bit PRDATA[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="N:\373\controller\hdl\read.v:32:0:32:6:@W:CL189:@XP_MSG">read.v(32)</a><!@TM:1384290870> | Register bit PRDATA[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="N:\373\controller\hdl\read.v:32:0:32:6:@W:CL189:@XP_MSG">read.v(32)</a><!@TM:1384290870> | Register bit PRDATA[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="N:\373\controller\hdl\read.v:32:0:32:6:@W:CL189:@XP_MSG">read.v(32)</a><!@TM:1384290870> | Register bit PRDATA[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="N:\373\controller\hdl\read.v:32:0:32:6:@W:CL189:@XP_MSG">read.v(32)</a><!@TM:1384290870> | Register bit PRDATA[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="N:\373\controller\hdl\read.v:32:0:32:6:@W:CL189:@XP_MSG">read.v(32)</a><!@TM:1384290870> | Register bit PRDATA[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="N:\373\controller\hdl\read.v:32:0:32:6:@W:CL189:@XP_MSG">read.v(32)</a><!@TM:1384290870> | Register bit PRDATA[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="N:\373\controller\hdl\read.v:32:0:32:6:@W:CL189:@XP_MSG">read.v(32)</a><!@TM:1384290870> | Register bit PRDATA[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="N:\373\controller\hdl\read.v:83:0:83:6:@W:CL189:@XP_MSG">read.v(83)</a><!@TM:1384290870> | Register bit count[20] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="N:\373\controller\hdl\read.v:83:0:83:6:@W:CL189:@XP_MSG">read.v(83)</a><!@TM:1384290870> | Register bit count[19] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="N:\373\controller\hdl\read.v:83:0:83:6:@W:CL189:@XP_MSG">read.v(83)</a><!@TM:1384290870> | Register bit count[18] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="N:\373\controller\hdl\read.v:83:0:83:6:@W:CL189:@XP_MSG">read.v(83)</a><!@TM:1384290870> | Register bit count[17] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="N:\373\controller\hdl\read.v:83:0:83:6:@W:CL189:@XP_MSG">read.v(83)</a><!@TM:1384290870> | Register bit count[16] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="N:\373\controller\hdl\read.v:83:0:83:6:@W:CL189:@XP_MSG">read.v(83)</a><!@TM:1384290870> | Register bit count[15] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="N:\373\controller\hdl\read.v:83:0:83:6:@W:CL189:@XP_MSG">read.v(83)</a><!@TM:1384290870> | Register bit count[14] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="N:\373\controller\hdl\read.v:83:0:83:6:@W:CL189:@XP_MSG">read.v(83)</a><!@TM:1384290870> | Register bit count[13] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="N:\373\controller\hdl\read.v:83:0:83:6:@W:CL189:@XP_MSG">read.v(83)</a><!@TM:1384290870> | Register bit count[12] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="N:\373\controller\hdl\read.v:83:0:83:6:@W:CL189:@XP_MSG">read.v(83)</a><!@TM:1384290870> | Register bit count[11] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="N:\373\controller\hdl\read.v:83:0:83:6:@W:CL189:@XP_MSG">read.v(83)</a><!@TM:1384290870> | Register bit count[10] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="N:\373\controller\hdl\read.v:83:0:83:6:@W:CL189:@XP_MSG">read.v(83)</a><!@TM:1384290870> | Register bit count[9] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="N:\373\controller\hdl\read.v:83:0:83:6:@W:CL189:@XP_MSG">read.v(83)</a><!@TM:1384290870> | Register bit count[8] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="N:\373\controller\hdl\read.v:83:0:83:6:@W:CL189:@XP_MSG">read.v(83)</a><!@TM:1384290870> | Register bit count[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="N:\373\controller\hdl\read.v:83:0:83:6:@W:CL189:@XP_MSG">read.v(83)</a><!@TM:1384290870> | Register bit count[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="N:\373\controller\hdl\read.v:83:0:83:6:@W:CL189:@XP_MSG">read.v(83)</a><!@TM:1384290870> | Register bit count[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="N:\373\controller\hdl\read.v:83:0:83:6:@W:CL189:@XP_MSG">read.v(83)</a><!@TM:1384290870> | Register bit count[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="N:\373\controller\hdl\read.v:83:0:83:6:@W:CL189:@XP_MSG">read.v(83)</a><!@TM:1384290870> | Register bit count[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="N:\373\controller\hdl\read.v:83:0:83:6:@W:CL189:@XP_MSG">read.v(83)</a><!@TM:1384290870> | Register bit count[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="N:\373\controller\hdl\read.v:83:0:83:6:@W:CL189:@XP_MSG">read.v(83)</a><!@TM:1384290870> | Register bit count[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="N:\373\controller\hdl\read.v:83:0:83:6:@W:CL189:@XP_MSG">read.v(83)</a><!@TM:1384290870> | Register bit count[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="N:\373\controller\hdl\read.v:32:0:32:6:@W:CL279:@XP_MSG">read.v(32)</a><!@TM:1384290870> | Pruning register bits 19 to 0 of PRDATA[31:0] </font>

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="N:\373\controller\component\work\controller\controller.v:9:7:9:17:@N:CG364:@XP_MSG">controller.v(9)</a><!@TM:1384290870> | Synthesizing module controller

<a name=error2><font color=red>@E:<a href="@E:CL172:@XP_HELP">CL172</a> : <a href="N:\373\controller\hdl\read.v:27:10:27:15:@E:CL172:@XP_MSG">read.v(27)</a><!@TM:1384290870> | Only one always block can assign a given variable count[20:0]</font>
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Nov 12 16:14:30 2013

###########################################################]

</pre></samp></body></html>
