{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1580521878429 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1580521878434 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 31 20:51:18 2020 " "Processing started: Fri Jan 31 20:51:18 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1580521878434 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580521878434 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU_REG -c ALU_REG " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU_REG -c ALU_REG" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580521878434 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1580521878916 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1580521878916 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "OUT_0 out_0 ALU_REG.v(8) " "Verilog HDL Declaration information at ALU_REG.v(8): object \"OUT_0\" differs only in case from object \"out_0\" in the same scope" {  } { { "ALU_REG.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/4/Part II/ALU_REG.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580521885666 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "OUT_5 out_5 ALU_REG.v(10) " "Verilog HDL Declaration information at ALU_REG.v(10): object \"OUT_5\" differs only in case from object \"out_5\" in the same scope" {  } { { "ALU_REG.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/4/Part II/ALU_REG.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580521885667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_reg.v 6 6 " "Found 6 design units, including 6 entities, in source file alu_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_REG " "Found entity 1: ALU_REG" {  } { { "ALU_REG.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/4/Part II/ALU_REG.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580521885668 ""} { "Info" "ISGN_ENTITY_NAME" "2 D_Flip_Flop " "Found entity 2: D_Flip_Flop" {  } { { "ALU_REG.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/4/Part II/ALU_REG.v" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580521885668 ""} { "Info" "ISGN_ENTITY_NAME" "3 fullAdder4 " "Found entity 3: fullAdder4" {  } { { "ALU_REG.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/4/Part II/ALU_REG.v" 132 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580521885668 ""} { "Info" "ISGN_ENTITY_NAME" "4 Adder4 " "Found entity 4: Adder4" {  } { { "ALU_REG.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/4/Part II/ALU_REG.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580521885668 ""} { "Info" "ISGN_ENTITY_NAME" "5 VerilogPlus " "Found entity 5: VerilogPlus" {  } { { "ALU_REG.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/4/Part II/ALU_REG.v" 167 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580521885668 ""} { "Info" "ISGN_ENTITY_NAME" "6 DECODER " "Found entity 6: DECODER" {  } { { "ALU_REG.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/4/Part II/ALU_REG.v" 181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580521885668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580521885668 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "out ALU_REG.v(21) " "Verilog HDL error at ALU_REG.v(21): object \"out\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "ALU_REG.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/4/Part II/ALU_REG.v" 21 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1580521885669 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "out ALU_REG.v(105) " "Verilog HDL error at ALU_REG.v(105): object \"out\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "ALU_REG.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/4/Part II/ALU_REG.v" 105 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1580521885670 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "out ALU_REG.v(108) " "Verilog HDL error at ALU_REG.v(108): object \"out\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "ALU_REG.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/4/Part II/ALU_REG.v" 108 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1580521885670 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Shantanu/Documents/Work/CSC258/4/Part II/output_files/ALU_REG.map.smsg " "Generated suppressed messages file C:/Users/Shantanu/Documents/Work/CSC258/4/Part II/output_files/ALU_REG.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580521885683 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4775 " "Peak virtual memory: 4775 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1580521885733 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jan 31 20:51:25 2020 " "Processing ended: Fri Jan 31 20:51:25 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1580521885733 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1580521885733 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1580521885733 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1580521885733 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 1  " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1580521886330 ""}
