import unicorn

from ....platforms import Architecture, Byteorder
from .machdef import UnicornMachineDef


class RISCV64MachineDef(UnicornMachineDef):
    arch = Architecture.RISCV64
    byteorder = Byteorder.LITTLE

    uc_arch = unicorn.UC_ARCH_RISCV
    uc_mode = unicorn.UC_MODE_64

    _registers = {
        "x0": unicorn.riscv_const.UC_RISCV_REG_X0,
        "zero": unicorn.riscv_const.UC_RISCV_REG_ZERO,
        "x1": unicorn.riscv_const.UC_RISCV_REG_X1,
        "ra": unicorn.riscv_const.UC_RISCV_REG_RA,
        "x2": unicorn.riscv_const.UC_RISCV_REG_X2,
        "sp": unicorn.riscv_const.UC_RISCV_REG_SP,
        "x3": unicorn.riscv_const.UC_RISCV_REG_X3,
        "gp": unicorn.riscv_const.UC_RISCV_REG_GP,
        "x4": unicorn.riscv_const.UC_RISCV_REG_X4,
        "tp": unicorn.riscv_const.UC_RISCV_REG_TP,
        "x5": unicorn.riscv_const.UC_RISCV_REG_X5,
        "t0": unicorn.riscv_const.UC_RISCV_REG_T0,
        "x6": unicorn.riscv_const.UC_RISCV_REG_X6,
        "t1": unicorn.riscv_const.UC_RISCV_REG_T1,
        "x7": unicorn.riscv_const.UC_RISCV_REG_X7,
        "t2": unicorn.riscv_const.UC_RISCV_REG_T2,
        "x8": unicorn.riscv_const.UC_RISCV_REG_X8,
        "s0": unicorn.riscv_const.UC_RISCV_REG_S0,
        "x9": unicorn.riscv_const.UC_RISCV_REG_X9,
        "s1": unicorn.riscv_const.UC_RISCV_REG_S1,
        "x10": unicorn.riscv_const.UC_RISCV_REG_X10,
        "a0": unicorn.riscv_const.UC_RISCV_REG_A0,
        "x11": unicorn.riscv_const.UC_RISCV_REG_X11,
        "a1": unicorn.riscv_const.UC_RISCV_REG_A1,
        "x12": unicorn.riscv_const.UC_RISCV_REG_X12,
        "a2": unicorn.riscv_const.UC_RISCV_REG_A2,
        "x13": unicorn.riscv_const.UC_RISCV_REG_X13,
        "a3": unicorn.riscv_const.UC_RISCV_REG_A3,
        "x14": unicorn.riscv_const.UC_RISCV_REG_X14,
        "a4": unicorn.riscv_const.UC_RISCV_REG_A4,
        "x15": unicorn.riscv_const.UC_RISCV_REG_X15,
        "a5": unicorn.riscv_const.UC_RISCV_REG_A5,
        "x16": unicorn.riscv_const.UC_RISCV_REG_X16,
        "a6": unicorn.riscv_const.UC_RISCV_REG_A6,
        "x17": unicorn.riscv_const.UC_RISCV_REG_X17,
        "a7": unicorn.riscv_const.UC_RISCV_REG_A7,
        "x18": unicorn.riscv_const.UC_RISCV_REG_X18,
        "s2": unicorn.riscv_const.UC_RISCV_REG_S2,
        "x19": unicorn.riscv_const.UC_RISCV_REG_X19,
        "s3": unicorn.riscv_const.UC_RISCV_REG_S3,
        "x20": unicorn.riscv_const.UC_RISCV_REG_X20,
        "s4": unicorn.riscv_const.UC_RISCV_REG_S4,
        "x21": unicorn.riscv_const.UC_RISCV_REG_X21,
        "s5": unicorn.riscv_const.UC_RISCV_REG_S5,
        "x22": unicorn.riscv_const.UC_RISCV_REG_X22,
        "s6": unicorn.riscv_const.UC_RISCV_REG_S6,
        "x23": unicorn.riscv_const.UC_RISCV_REG_X23,
        "s7": unicorn.riscv_const.UC_RISCV_REG_S7,
        "x24": unicorn.riscv_const.UC_RISCV_REG_X24,
        "s8": unicorn.riscv_const.UC_RISCV_REG_S8,
        "x25": unicorn.riscv_const.UC_RISCV_REG_X25,
        "s9": unicorn.riscv_const.UC_RISCV_REG_S9,
        "x26": unicorn.riscv_const.UC_RISCV_REG_X26,
        "s10": unicorn.riscv_const.UC_RISCV_REG_S10,
        "x27": unicorn.riscv_const.UC_RISCV_REG_X27,
        "s11": unicorn.riscv_const.UC_RISCV_REG_S11,
        "x28": unicorn.riscv_const.UC_RISCV_REG_X28,
        "t3": unicorn.riscv_const.UC_RISCV_REG_T3,
        "x29": unicorn.riscv_const.UC_RISCV_REG_X29,
        "t4": unicorn.riscv_const.UC_RISCV_REG_T4,
        "x30": unicorn.riscv_const.UC_RISCV_REG_X30,
        "t5": unicorn.riscv_const.UC_RISCV_REG_T5,
        "x31": unicorn.riscv_const.UC_RISCV_REG_X31,
        "t6": unicorn.riscv_const.UC_RISCV_REG_T6,
        "pc": unicorn.riscv_const.UC_RISCV_REG_PC,
        "f0": unicorn.riscv_const.UC_RISCV_REG_F0,
        "ft0": unicorn.riscv_const.UC_RISCV_REG_FT0,
        "f1": unicorn.riscv_const.UC_RISCV_REG_F1,
        "ft1": unicorn.riscv_const.UC_RISCV_REG_FT1,
        "f2": unicorn.riscv_const.UC_RISCV_REG_F2,
        "ft2": unicorn.riscv_const.UC_RISCV_REG_FT2,
        "f3": unicorn.riscv_const.UC_RISCV_REG_F3,
        "ft3": unicorn.riscv_const.UC_RISCV_REG_FT3,
        "f4": unicorn.riscv_const.UC_RISCV_REG_F4,
        "ft4": unicorn.riscv_const.UC_RISCV_REG_FT4,
        "f5": unicorn.riscv_const.UC_RISCV_REG_F5,
        "ft5": unicorn.riscv_const.UC_RISCV_REG_FT5,
        "f6": unicorn.riscv_const.UC_RISCV_REG_F6,
        "ft6": unicorn.riscv_const.UC_RISCV_REG_FT6,
        "f7": unicorn.riscv_const.UC_RISCV_REG_F7,
        "ft7": unicorn.riscv_const.UC_RISCV_REG_FT7,
        "f8": unicorn.riscv_const.UC_RISCV_REG_F8,
        "fs0": unicorn.riscv_const.UC_RISCV_REG_FS0,
        "f9": unicorn.riscv_const.UC_RISCV_REG_F9,
        "fs1": unicorn.riscv_const.UC_RISCV_REG_FS1,
        "f10": unicorn.riscv_const.UC_RISCV_REG_F10,
        "fa0": unicorn.riscv_const.UC_RISCV_REG_FA0,
        "f11": unicorn.riscv_const.UC_RISCV_REG_F11,
        "fa1": unicorn.riscv_const.UC_RISCV_REG_FA1,
        "f12": unicorn.riscv_const.UC_RISCV_REG_F12,
        "fa2": unicorn.riscv_const.UC_RISCV_REG_FA2,
        "f13": unicorn.riscv_const.UC_RISCV_REG_F13,
        "fa3": unicorn.riscv_const.UC_RISCV_REG_FA3,
        "f14": unicorn.riscv_const.UC_RISCV_REG_F14,
        "fa4": unicorn.riscv_const.UC_RISCV_REG_FA4,
        "f15": unicorn.riscv_const.UC_RISCV_REG_F15,
        "fa5": unicorn.riscv_const.UC_RISCV_REG_FA5,
        "f16": unicorn.riscv_const.UC_RISCV_REG_F16,
        "fa6": unicorn.riscv_const.UC_RISCV_REG_FA6,
        "f17": unicorn.riscv_const.UC_RISCV_REG_F17,
        "fa7": unicorn.riscv_const.UC_RISCV_REG_FA7,
        "f18": unicorn.riscv_const.UC_RISCV_REG_F18,
        "fs2": unicorn.riscv_const.UC_RISCV_REG_FS2,
        "f19": unicorn.riscv_const.UC_RISCV_REG_F19,
        "fs3": unicorn.riscv_const.UC_RISCV_REG_FS3,
        "f20": unicorn.riscv_const.UC_RISCV_REG_F20,
        "fs4": unicorn.riscv_const.UC_RISCV_REG_FS4,
        "f21": unicorn.riscv_const.UC_RISCV_REG_F21,
        "fs5": unicorn.riscv_const.UC_RISCV_REG_FS5,
        "f22": unicorn.riscv_const.UC_RISCV_REG_F22,
        "fs6": unicorn.riscv_const.UC_RISCV_REG_FS6,
        "f23": unicorn.riscv_const.UC_RISCV_REG_F23,
        "fs7": unicorn.riscv_const.UC_RISCV_REG_FS7,
        "f24": unicorn.riscv_const.UC_RISCV_REG_F24,
        "fs8": unicorn.riscv_const.UC_RISCV_REG_FS8,
        "f25": unicorn.riscv_const.UC_RISCV_REG_F25,
        "fs9": unicorn.riscv_const.UC_RISCV_REG_FS9,
        "f26": unicorn.riscv_const.UC_RISCV_REG_F26,
        "fs10": unicorn.riscv_const.UC_RISCV_REG_FS10,
        "f27": unicorn.riscv_const.UC_RISCV_REG_F27,
        "fs11": unicorn.riscv_const.UC_RISCV_REG_FS11,
        "f28": unicorn.riscv_const.UC_RISCV_REG_F28,
        "ft8": unicorn.riscv_const.UC_RISCV_REG_FT8,
        "f29": unicorn.riscv_const.UC_RISCV_REG_F29,
        "ft9": unicorn.riscv_const.UC_RISCV_REG_FT9,
        "f30": unicorn.riscv_const.UC_RISCV_REG_F30,
        "ft10": unicorn.riscv_const.UC_RISCV_REG_FT10,
        "f31": unicorn.riscv_const.UC_RISCV_REG_F31,
        "ft11": unicorn.riscv_const.UC_RISCV_REG_FT11,
    }
