Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Mon Nov 14 20:15:24 2022
| Host         : LAPTOP-ZAZU2206 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z045-ffg900
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 113 register/latch pins with no clock driven by root clock pin: design_1_i/dividebyn_0/inst/counter_reg[0]/Q (HIGH)

 There are 113 register/latch pins with no clock driven by root clock pin: design_1_i/dividebyn_0/inst/counter_reg[10]/Q (HIGH)

 There are 113 register/latch pins with no clock driven by root clock pin: design_1_i/dividebyn_0/inst/counter_reg[11]/Q (HIGH)

 There are 113 register/latch pins with no clock driven by root clock pin: design_1_i/dividebyn_0/inst/counter_reg[12]/Q (HIGH)

 There are 113 register/latch pins with no clock driven by root clock pin: design_1_i/dividebyn_0/inst/counter_reg[13]/Q (HIGH)

 There are 113 register/latch pins with no clock driven by root clock pin: design_1_i/dividebyn_0/inst/counter_reg[14]/Q (HIGH)

 There are 113 register/latch pins with no clock driven by root clock pin: design_1_i/dividebyn_0/inst/counter_reg[15]/Q (HIGH)

 There are 113 register/latch pins with no clock driven by root clock pin: design_1_i/dividebyn_0/inst/counter_reg[16]/Q (HIGH)

 There are 113 register/latch pins with no clock driven by root clock pin: design_1_i/dividebyn_0/inst/counter_reg[17]/Q (HIGH)

 There are 113 register/latch pins with no clock driven by root clock pin: design_1_i/dividebyn_0/inst/counter_reg[18]/Q (HIGH)

 There are 113 register/latch pins with no clock driven by root clock pin: design_1_i/dividebyn_0/inst/counter_reg[19]/Q (HIGH)

 There are 113 register/latch pins with no clock driven by root clock pin: design_1_i/dividebyn_0/inst/counter_reg[1]/Q (HIGH)

 There are 113 register/latch pins with no clock driven by root clock pin: design_1_i/dividebyn_0/inst/counter_reg[20]/Q (HIGH)

 There are 113 register/latch pins with no clock driven by root clock pin: design_1_i/dividebyn_0/inst/counter_reg[21]/Q (HIGH)

 There are 113 register/latch pins with no clock driven by root clock pin: design_1_i/dividebyn_0/inst/counter_reg[22]/Q (HIGH)

 There are 113 register/latch pins with no clock driven by root clock pin: design_1_i/dividebyn_0/inst/counter_reg[23]/Q (HIGH)

 There are 113 register/latch pins with no clock driven by root clock pin: design_1_i/dividebyn_0/inst/counter_reg[24]/Q (HIGH)

 There are 113 register/latch pins with no clock driven by root clock pin: design_1_i/dividebyn_0/inst/counter_reg[25]/Q (HIGH)

 There are 113 register/latch pins with no clock driven by root clock pin: design_1_i/dividebyn_0/inst/counter_reg[26]/Q (HIGH)

 There are 113 register/latch pins with no clock driven by root clock pin: design_1_i/dividebyn_0/inst/counter_reg[27]/Q (HIGH)

 There are 113 register/latch pins with no clock driven by root clock pin: design_1_i/dividebyn_0/inst/counter_reg[28]/Q (HIGH)

 There are 113 register/latch pins with no clock driven by root clock pin: design_1_i/dividebyn_0/inst/counter_reg[29]/Q (HIGH)

 There are 113 register/latch pins with no clock driven by root clock pin: design_1_i/dividebyn_0/inst/counter_reg[2]/Q (HIGH)

 There are 113 register/latch pins with no clock driven by root clock pin: design_1_i/dividebyn_0/inst/counter_reg[30]/Q (HIGH)

 There are 113 register/latch pins with no clock driven by root clock pin: design_1_i/dividebyn_0/inst/counter_reg[31]/Q (HIGH)

 There are 113 register/latch pins with no clock driven by root clock pin: design_1_i/dividebyn_0/inst/counter_reg[3]/Q (HIGH)

 There are 113 register/latch pins with no clock driven by root clock pin: design_1_i/dividebyn_0/inst/counter_reg[4]/Q (HIGH)

 There are 113 register/latch pins with no clock driven by root clock pin: design_1_i/dividebyn_0/inst/counter_reg[5]/Q (HIGH)

 There are 113 register/latch pins with no clock driven by root clock pin: design_1_i/dividebyn_0/inst/counter_reg[6]/Q (HIGH)

 There are 113 register/latch pins with no clock driven by root clock pin: design_1_i/dividebyn_0/inst/counter_reg[7]/Q (HIGH)

 There are 113 register/latch pins with no clock driven by root clock pin: design_1_i/dividebyn_0/inst/counter_reg[8]/Q (HIGH)

 There are 113 register/latch pins with no clock driven by root clock pin: design_1_i/dividebyn_0/inst/counter_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 331 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     96.720        0.000                      0                   32        0.139        0.000                      0                   32        1.100        0.000                       0                    38  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
clk_in1_p_0                      {0.000 2.500}        5.000           200.000         
  clk_out1_design_1_clk_wiz_0_0  {0.000 50.000}       100.000         10.000          
  clkfbout_design_1_clk_wiz_0_0  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in1_p_0                                                                                                                                                                        1.100        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0       96.720        0.000                      0                   32        0.139        0.000                      0                   32       49.650        0.000                       0                    34  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                    2.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in1_p_0
  To Clock:  clk_in1_p_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in1_p_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_in1_p_0 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.071         5.000       3.929      PLLE2_ADV_X1Y5  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        5.000       47.633     PLLE2_ADV_X1Y5  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y5  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y5  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y5  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y5  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       96.720ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.720ns  (required time - arrival time)
  Source:                 design_1_i/dividebyn_0/inst/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/dividebyn_0/inst/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.805ns  (logic 0.388ns (13.832%)  route 2.417ns (86.168%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.962ns = ( 98.038 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.158ns
    Clock Pessimism Removal (CPR):    -0.485ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.431ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     1.978    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.863    -5.885 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.946    -3.939    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.846 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32, routed)          1.688    -2.158    design_1_i/dividebyn_0/inst/clock
    SLICE_X170Y250       FDCE                                         r  design_1_i/dividebyn_0/inst/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y250       FDCE (Prop_fdce_C_Q)         0.259    -1.899 f  design_1_i/dividebyn_0/inst/counter_reg[12]/Q
                         net (fo=2, routed)           0.481    -1.418    design_1_i/dividebyn_0/inst/counter[12]
    SLICE_X170Y250       LUT4 (Prop_lut4_I0_O)        0.043    -1.375 r  design_1_i/dividebyn_0/inst/clock_by_n_INST_0_i_8/O
                         net (fo=1, routed)           0.364    -1.010    design_1_i/dividebyn_0/inst/clock_by_n_INST_0_i_8_n_0
    SLICE_X170Y249       LUT5 (Prop_lut5_I4_O)        0.043    -0.967 r  design_1_i/dividebyn_0/inst/clock_by_n_INST_0_i_4/O
                         net (fo=32, routed)          1.571     0.604    design_1_i/dividebyn_0/inst/clock_by_n_INST_0_i_4_n_0
    SLICE_X169Y249       LUT5 (Prop_lut5_I3_O)        0.043     0.647 r  design_1_i/dividebyn_0/inst/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     0.647    design_1_i/dividebyn_0/inst/counter_0[6]
    SLICE_X169Y249       FDCE                                         r  design_1_i/dividebyn_0/inst/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    H9                                                0.000   100.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778   100.778 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001   101.779    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.966    94.813 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.786    96.599    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    96.682 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32, routed)          1.356    98.038    design_1_i/dividebyn_0/inst/clock
    SLICE_X169Y249       FDCE                                         r  design_1_i/dividebyn_0/inst/counter_reg[6]/C
                         clock pessimism             -0.485    97.553    
                         clock uncertainty           -0.218    97.334    
    SLICE_X169Y249       FDCE (Setup_fdce_C_D)        0.033    97.367    design_1_i/dividebyn_0/inst/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         97.367    
                         arrival time                          -0.647    
  -------------------------------------------------------------------
                         slack                                 96.720    

Slack (MET) :             96.720ns  (required time - arrival time)
  Source:                 design_1_i/dividebyn_0/inst/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/dividebyn_0/inst/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.806ns  (logic 0.388ns (13.827%)  route 2.418ns (86.173%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.962ns = ( 98.038 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.158ns
    Clock Pessimism Removal (CPR):    -0.485ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.431ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     1.978    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.863    -5.885 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.946    -3.939    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.846 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32, routed)          1.688    -2.158    design_1_i/dividebyn_0/inst/clock
    SLICE_X170Y250       FDCE                                         r  design_1_i/dividebyn_0/inst/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y250       FDCE (Prop_fdce_C_Q)         0.259    -1.899 f  design_1_i/dividebyn_0/inst/counter_reg[12]/Q
                         net (fo=2, routed)           0.481    -1.418    design_1_i/dividebyn_0/inst/counter[12]
    SLICE_X170Y250       LUT4 (Prop_lut4_I0_O)        0.043    -1.375 r  design_1_i/dividebyn_0/inst/clock_by_n_INST_0_i_8/O
                         net (fo=1, routed)           0.364    -1.010    design_1_i/dividebyn_0/inst/clock_by_n_INST_0_i_8_n_0
    SLICE_X170Y249       LUT5 (Prop_lut5_I4_O)        0.043    -0.967 r  design_1_i/dividebyn_0/inst/clock_by_n_INST_0_i_4/O
                         net (fo=32, routed)          1.572     0.605    design_1_i/dividebyn_0/inst/clock_by_n_INST_0_i_4_n_0
    SLICE_X169Y249       LUT5 (Prop_lut5_I3_O)        0.043     0.648 r  design_1_i/dividebyn_0/inst/counter[8]_i_1/O
                         net (fo=1, routed)           0.000     0.648    design_1_i/dividebyn_0/inst/counter_0[8]
    SLICE_X169Y249       FDCE                                         r  design_1_i/dividebyn_0/inst/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    H9                                                0.000   100.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778   100.778 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001   101.779    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.966    94.813 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.786    96.599    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    96.682 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32, routed)          1.356    98.038    design_1_i/dividebyn_0/inst/clock
    SLICE_X169Y249       FDCE                                         r  design_1_i/dividebyn_0/inst/counter_reg[8]/C
                         clock pessimism             -0.485    97.553    
                         clock uncertainty           -0.218    97.334    
    SLICE_X169Y249       FDCE (Setup_fdce_C_D)        0.034    97.368    design_1_i/dividebyn_0/inst/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         97.368    
                         arrival time                          -0.648    
  -------------------------------------------------------------------
                         slack                                 96.720    

Slack (MET) :             96.722ns  (required time - arrival time)
  Source:                 design_1_i/dividebyn_0/inst/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/dividebyn_0/inst/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.804ns  (logic 0.388ns (13.837%)  route 2.416ns (86.163%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.962ns = ( 98.038 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.158ns
    Clock Pessimism Removal (CPR):    -0.485ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.431ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     1.978    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.863    -5.885 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.946    -3.939    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.846 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32, routed)          1.688    -2.158    design_1_i/dividebyn_0/inst/clock
    SLICE_X170Y250       FDCE                                         r  design_1_i/dividebyn_0/inst/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y250       FDCE (Prop_fdce_C_Q)         0.259    -1.899 f  design_1_i/dividebyn_0/inst/counter_reg[12]/Q
                         net (fo=2, routed)           0.481    -1.418    design_1_i/dividebyn_0/inst/counter[12]
    SLICE_X170Y250       LUT4 (Prop_lut4_I0_O)        0.043    -1.375 r  design_1_i/dividebyn_0/inst/clock_by_n_INST_0_i_8/O
                         net (fo=1, routed)           0.364    -1.010    design_1_i/dividebyn_0/inst/clock_by_n_INST_0_i_8_n_0
    SLICE_X170Y249       LUT5 (Prop_lut5_I4_O)        0.043    -0.967 r  design_1_i/dividebyn_0/inst/clock_by_n_INST_0_i_4/O
                         net (fo=32, routed)          1.570     0.603    design_1_i/dividebyn_0/inst/clock_by_n_INST_0_i_4_n_0
    SLICE_X169Y249       LUT5 (Prop_lut5_I3_O)        0.043     0.646 r  design_1_i/dividebyn_0/inst/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     0.646    design_1_i/dividebyn_0/inst/counter_0[5]
    SLICE_X169Y249       FDCE                                         r  design_1_i/dividebyn_0/inst/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    H9                                                0.000   100.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778   100.778 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001   101.779    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.966    94.813 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.786    96.599    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    96.682 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32, routed)          1.356    98.038    design_1_i/dividebyn_0/inst/clock
    SLICE_X169Y249       FDCE                                         r  design_1_i/dividebyn_0/inst/counter_reg[5]/C
                         clock pessimism             -0.485    97.553    
                         clock uncertainty           -0.218    97.334    
    SLICE_X169Y249       FDCE (Setup_fdce_C_D)        0.034    97.368    design_1_i/dividebyn_0/inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         97.368    
                         arrival time                          -0.646    
  -------------------------------------------------------------------
                         slack                                 96.722    

Slack (MET) :             96.722ns  (required time - arrival time)
  Source:                 design_1_i/dividebyn_0/inst/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/dividebyn_0/inst/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.804ns  (logic 0.388ns (13.837%)  route 2.416ns (86.163%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.962ns = ( 98.038 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.158ns
    Clock Pessimism Removal (CPR):    -0.485ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.431ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     1.978    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.863    -5.885 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.946    -3.939    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.846 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32, routed)          1.688    -2.158    design_1_i/dividebyn_0/inst/clock
    SLICE_X170Y250       FDCE                                         r  design_1_i/dividebyn_0/inst/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y250       FDCE (Prop_fdce_C_Q)         0.259    -1.899 f  design_1_i/dividebyn_0/inst/counter_reg[12]/Q
                         net (fo=2, routed)           0.481    -1.418    design_1_i/dividebyn_0/inst/counter[12]
    SLICE_X170Y250       LUT4 (Prop_lut4_I0_O)        0.043    -1.375 r  design_1_i/dividebyn_0/inst/clock_by_n_INST_0_i_8/O
                         net (fo=1, routed)           0.364    -1.010    design_1_i/dividebyn_0/inst/clock_by_n_INST_0_i_8_n_0
    SLICE_X170Y249       LUT5 (Prop_lut5_I4_O)        0.043    -0.967 r  design_1_i/dividebyn_0/inst/clock_by_n_INST_0_i_4/O
                         net (fo=32, routed)          1.570     0.603    design_1_i/dividebyn_0/inst/clock_by_n_INST_0_i_4_n_0
    SLICE_X169Y249       LUT5 (Prop_lut5_I3_O)        0.043     0.646 r  design_1_i/dividebyn_0/inst/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     0.646    design_1_i/dividebyn_0/inst/counter_0[7]
    SLICE_X169Y249       FDCE                                         r  design_1_i/dividebyn_0/inst/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    H9                                                0.000   100.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778   100.778 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001   101.779    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.966    94.813 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.786    96.599    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    96.682 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32, routed)          1.356    98.038    design_1_i/dividebyn_0/inst/clock
    SLICE_X169Y249       FDCE                                         r  design_1_i/dividebyn_0/inst/counter_reg[7]/C
                         clock pessimism             -0.485    97.553    
                         clock uncertainty           -0.218    97.334    
    SLICE_X169Y249       FDCE (Setup_fdce_C_D)        0.034    97.368    design_1_i/dividebyn_0/inst/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         97.368    
                         arrival time                          -0.646    
  -------------------------------------------------------------------
                         slack                                 96.722    

Slack (MET) :             96.817ns  (required time - arrival time)
  Source:                 design_1_i/dividebyn_0/inst/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/dividebyn_0/inst/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.709ns  (logic 0.388ns (14.324%)  route 2.321ns (85.676%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.962ns = ( 98.038 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.158ns
    Clock Pessimism Removal (CPR):    -0.485ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.431ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     1.978    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.863    -5.885 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.946    -3.939    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.846 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32, routed)          1.688    -2.158    design_1_i/dividebyn_0/inst/clock
    SLICE_X170Y250       FDCE                                         r  design_1_i/dividebyn_0/inst/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y250       FDCE (Prop_fdce_C_Q)         0.259    -1.899 f  design_1_i/dividebyn_0/inst/counter_reg[12]/Q
                         net (fo=2, routed)           0.481    -1.418    design_1_i/dividebyn_0/inst/counter[12]
    SLICE_X170Y250       LUT4 (Prop_lut4_I0_O)        0.043    -1.375 r  design_1_i/dividebyn_0/inst/clock_by_n_INST_0_i_8/O
                         net (fo=1, routed)           0.364    -1.010    design_1_i/dividebyn_0/inst/clock_by_n_INST_0_i_8_n_0
    SLICE_X170Y249       LUT5 (Prop_lut5_I4_O)        0.043    -0.967 r  design_1_i/dividebyn_0/inst/clock_by_n_INST_0_i_4/O
                         net (fo=32, routed)          1.475     0.508    design_1_i/dividebyn_0/inst/clock_by_n_INST_0_i_4_n_0
    SLICE_X169Y248       LUT5 (Prop_lut5_I3_O)        0.043     0.551 r  design_1_i/dividebyn_0/inst/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     0.551    design_1_i/dividebyn_0/inst/counter_0[4]
    SLICE_X169Y248       FDCE                                         r  design_1_i/dividebyn_0/inst/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    H9                                                0.000   100.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778   100.778 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001   101.779    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.966    94.813 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.786    96.599    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    96.682 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32, routed)          1.356    98.038    design_1_i/dividebyn_0/inst/clock
    SLICE_X169Y248       FDCE                                         r  design_1_i/dividebyn_0/inst/counter_reg[4]/C
                         clock pessimism             -0.485    97.553    
                         clock uncertainty           -0.218    97.334    
    SLICE_X169Y248       FDCE (Setup_fdce_C_D)        0.033    97.367    design_1_i/dividebyn_0/inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         97.367    
                         arrival time                          -0.551    
  -------------------------------------------------------------------
                         slack                                 96.817    

Slack (MET) :             96.818ns  (required time - arrival time)
  Source:                 design_1_i/dividebyn_0/inst/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/dividebyn_0/inst/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.709ns  (logic 0.388ns (14.324%)  route 2.321ns (85.676%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.962ns = ( 98.038 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.158ns
    Clock Pessimism Removal (CPR):    -0.485ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.431ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     1.978    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.863    -5.885 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.946    -3.939    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.846 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32, routed)          1.688    -2.158    design_1_i/dividebyn_0/inst/clock
    SLICE_X170Y250       FDCE                                         r  design_1_i/dividebyn_0/inst/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y250       FDCE (Prop_fdce_C_Q)         0.259    -1.899 f  design_1_i/dividebyn_0/inst/counter_reg[12]/Q
                         net (fo=2, routed)           0.481    -1.418    design_1_i/dividebyn_0/inst/counter[12]
    SLICE_X170Y250       LUT4 (Prop_lut4_I0_O)        0.043    -1.375 r  design_1_i/dividebyn_0/inst/clock_by_n_INST_0_i_8/O
                         net (fo=1, routed)           0.364    -1.010    design_1_i/dividebyn_0/inst/clock_by_n_INST_0_i_8_n_0
    SLICE_X170Y249       LUT5 (Prop_lut5_I4_O)        0.043    -0.967 r  design_1_i/dividebyn_0/inst/clock_by_n_INST_0_i_4/O
                         net (fo=32, routed)          1.475     0.508    design_1_i/dividebyn_0/inst/clock_by_n_INST_0_i_4_n_0
    SLICE_X169Y248       LUT5 (Prop_lut5_I3_O)        0.043     0.551 r  design_1_i/dividebyn_0/inst/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.551    design_1_i/dividebyn_0/inst/counter_0[2]
    SLICE_X169Y248       FDCE                                         r  design_1_i/dividebyn_0/inst/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    H9                                                0.000   100.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778   100.778 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001   101.779    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.966    94.813 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.786    96.599    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    96.682 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32, routed)          1.356    98.038    design_1_i/dividebyn_0/inst/clock
    SLICE_X169Y248       FDCE                                         r  design_1_i/dividebyn_0/inst/counter_reg[2]/C
                         clock pessimism             -0.485    97.553    
                         clock uncertainty           -0.218    97.334    
    SLICE_X169Y248       FDCE (Setup_fdce_C_D)        0.034    97.368    design_1_i/dividebyn_0/inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         97.368    
                         arrival time                          -0.551    
  -------------------------------------------------------------------
                         slack                                 96.818    

Slack (MET) :             96.932ns  (required time - arrival time)
  Source:                 design_1_i/dividebyn_0/inst/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/dividebyn_0/inst/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.625ns  (logic 0.388ns (14.782%)  route 2.237ns (85.218%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.962ns = ( 98.038 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.158ns
    Clock Pessimism Removal (CPR):    -0.485ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.431ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     1.978    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.863    -5.885 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.946    -3.939    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.846 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32, routed)          1.688    -2.158    design_1_i/dividebyn_0/inst/clock
    SLICE_X170Y250       FDCE                                         r  design_1_i/dividebyn_0/inst/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y250       FDCE (Prop_fdce_C_Q)         0.259    -1.899 f  design_1_i/dividebyn_0/inst/counter_reg[12]/Q
                         net (fo=2, routed)           0.481    -1.418    design_1_i/dividebyn_0/inst/counter[12]
    SLICE_X170Y250       LUT4 (Prop_lut4_I0_O)        0.043    -1.375 r  design_1_i/dividebyn_0/inst/clock_by_n_INST_0_i_8/O
                         net (fo=1, routed)           0.364    -1.010    design_1_i/dividebyn_0/inst/clock_by_n_INST_0_i_8_n_0
    SLICE_X170Y249       LUT5 (Prop_lut5_I4_O)        0.043    -0.967 r  design_1_i/dividebyn_0/inst/clock_by_n_INST_0_i_4/O
                         net (fo=32, routed)          1.391     0.424    design_1_i/dividebyn_0/inst/clock_by_n_INST_0_i_4_n_0
    SLICE_X170Y248       LUT5 (Prop_lut5_I3_O)        0.043     0.467 r  design_1_i/dividebyn_0/inst/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.467    design_1_i/dividebyn_0/inst/counter_0[1]
    SLICE_X170Y248       FDCE                                         r  design_1_i/dividebyn_0/inst/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    H9                                                0.000   100.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778   100.778 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001   101.779    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.966    94.813 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.786    96.599    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    96.682 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32, routed)          1.356    98.038    design_1_i/dividebyn_0/inst/clock
    SLICE_X170Y248       FDCE                                         r  design_1_i/dividebyn_0/inst/counter_reg[1]/C
                         clock pessimism             -0.485    97.553    
                         clock uncertainty           -0.218    97.334    
    SLICE_X170Y248       FDCE (Setup_fdce_C_D)        0.064    97.398    design_1_i/dividebyn_0/inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         97.398    
                         arrival time                          -0.467    
  -------------------------------------------------------------------
                         slack                                 96.932    

Slack (MET) :             97.048ns  (required time - arrival time)
  Source:                 design_1_i/dividebyn_0/inst/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/dividebyn_0/inst/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.510ns  (logic 0.388ns (15.460%)  route 2.122ns (84.540%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.962ns = ( 98.038 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.158ns
    Clock Pessimism Removal (CPR):    -0.485ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.431ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     1.978    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.863    -5.885 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.946    -3.939    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.846 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32, routed)          1.688    -2.158    design_1_i/dividebyn_0/inst/clock
    SLICE_X170Y250       FDCE                                         r  design_1_i/dividebyn_0/inst/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y250       FDCE (Prop_fdce_C_Q)         0.259    -1.899 f  design_1_i/dividebyn_0/inst/counter_reg[12]/Q
                         net (fo=2, routed)           0.481    -1.418    design_1_i/dividebyn_0/inst/counter[12]
    SLICE_X170Y250       LUT4 (Prop_lut4_I0_O)        0.043    -1.375 r  design_1_i/dividebyn_0/inst/clock_by_n_INST_0_i_8/O
                         net (fo=1, routed)           0.364    -1.010    design_1_i/dividebyn_0/inst/clock_by_n_INST_0_i_8_n_0
    SLICE_X170Y249       LUT5 (Prop_lut5_I4_O)        0.043    -0.967 r  design_1_i/dividebyn_0/inst/clock_by_n_INST_0_i_4/O
                         net (fo=32, routed)          1.276     0.309    design_1_i/dividebyn_0/inst/clock_by_n_INST_0_i_4_n_0
    SLICE_X170Y248       LUT5 (Prop_lut5_I3_O)        0.043     0.352 r  design_1_i/dividebyn_0/inst/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     0.352    design_1_i/dividebyn_0/inst/counter_0[3]
    SLICE_X170Y248       FDCE                                         r  design_1_i/dividebyn_0/inst/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    H9                                                0.000   100.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778   100.778 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001   101.779    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.966    94.813 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.786    96.599    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    96.682 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32, routed)          1.356    98.038    design_1_i/dividebyn_0/inst/clock
    SLICE_X170Y248       FDCE                                         r  design_1_i/dividebyn_0/inst/counter_reg[3]/C
                         clock pessimism             -0.485    97.553    
                         clock uncertainty           -0.218    97.334    
    SLICE_X170Y248       FDCE (Setup_fdce_C_D)        0.065    97.399    design_1_i/dividebyn_0/inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         97.399    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                 97.048    

Slack (MET) :             97.186ns  (required time - arrival time)
  Source:                 design_1_i/dividebyn_0/inst/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/dividebyn_0/inst/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.659ns  (logic 0.388ns (14.589%)  route 2.271ns (85.411%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.833ns = ( 98.167 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.158ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.431ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     1.978    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.863    -5.885 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.946    -3.939    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.846 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32, routed)          1.688    -2.158    design_1_i/dividebyn_0/inst/clock
    SLICE_X170Y250       FDCE                                         r  design_1_i/dividebyn_0/inst/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y250       FDCE (Prop_fdce_C_Q)         0.259    -1.899 f  design_1_i/dividebyn_0/inst/counter_reg[12]/Q
                         net (fo=2, routed)           0.481    -1.418    design_1_i/dividebyn_0/inst/counter[12]
    SLICE_X170Y250       LUT4 (Prop_lut4_I0_O)        0.043    -1.375 r  design_1_i/dividebyn_0/inst/clock_by_n_INST_0_i_8/O
                         net (fo=1, routed)           0.364    -1.010    design_1_i/dividebyn_0/inst/clock_by_n_INST_0_i_8_n_0
    SLICE_X170Y249       LUT5 (Prop_lut5_I4_O)        0.043    -0.967 r  design_1_i/dividebyn_0/inst/clock_by_n_INST_0_i_4/O
                         net (fo=32, routed)          1.426     0.458    design_1_i/dividebyn_0/inst/clock_by_n_INST_0_i_4_n_0
    SLICE_X170Y250       LUT5 (Prop_lut5_I3_O)        0.043     0.501 r  design_1_i/dividebyn_0/inst/counter[12]_i_1/O
                         net (fo=1, routed)           0.000     0.501    design_1_i/dividebyn_0/inst/counter_0[12]
    SLICE_X170Y250       FDCE                                         r  design_1_i/dividebyn_0/inst/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    H9                                                0.000   100.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778   100.778 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001   101.779    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.966    94.813 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.786    96.599    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    96.682 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32, routed)          1.485    98.167    design_1_i/dividebyn_0/inst/clock
    SLICE_X170Y250       FDCE                                         r  design_1_i/dividebyn_0/inst/counter_reg[12]/C
                         clock pessimism             -0.325    97.842    
                         clock uncertainty           -0.218    97.623    
    SLICE_X170Y250       FDCE (Setup_fdce_C_D)        0.064    97.687    design_1_i/dividebyn_0/inst/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         97.687    
                         arrival time                          -0.501    
  -------------------------------------------------------------------
                         slack                                 97.186    

Slack (MET) :             97.189ns  (required time - arrival time)
  Source:                 design_1_i/dividebyn_0/inst/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/dividebyn_0/inst/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.657ns  (logic 0.388ns (14.600%)  route 2.269ns (85.400%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.833ns = ( 98.167 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.158ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.431ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     1.978    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.863    -5.885 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.946    -3.939    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.846 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32, routed)          1.688    -2.158    design_1_i/dividebyn_0/inst/clock
    SLICE_X170Y250       FDCE                                         r  design_1_i/dividebyn_0/inst/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y250       FDCE (Prop_fdce_C_Q)         0.259    -1.899 f  design_1_i/dividebyn_0/inst/counter_reg[12]/Q
                         net (fo=2, routed)           0.481    -1.418    design_1_i/dividebyn_0/inst/counter[12]
    SLICE_X170Y250       LUT4 (Prop_lut4_I0_O)        0.043    -1.375 r  design_1_i/dividebyn_0/inst/clock_by_n_INST_0_i_8/O
                         net (fo=1, routed)           0.364    -1.010    design_1_i/dividebyn_0/inst/clock_by_n_INST_0_i_8_n_0
    SLICE_X170Y249       LUT5 (Prop_lut5_I4_O)        0.043    -0.967 r  design_1_i/dividebyn_0/inst/clock_by_n_INST_0_i_4/O
                         net (fo=32, routed)          1.424     0.456    design_1_i/dividebyn_0/inst/clock_by_n_INST_0_i_4_n_0
    SLICE_X170Y250       LUT5 (Prop_lut5_I3_O)        0.043     0.499 r  design_1_i/dividebyn_0/inst/counter[9]_i_1/O
                         net (fo=1, routed)           0.000     0.499    design_1_i/dividebyn_0/inst/counter_0[9]
    SLICE_X170Y250       FDCE                                         r  design_1_i/dividebyn_0/inst/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    H9                                                0.000   100.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778   100.778 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001   101.779    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.966    94.813 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.786    96.599    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    96.682 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32, routed)          1.485    98.167    design_1_i/dividebyn_0/inst/clock
    SLICE_X170Y250       FDCE                                         r  design_1_i/dividebyn_0/inst/counter_reg[9]/C
                         clock pessimism             -0.325    97.842    
                         clock uncertainty           -0.218    97.623    
    SLICE_X170Y250       FDCE (Setup_fdce_C_D)        0.065    97.688    design_1_i/dividebyn_0/inst/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         97.688    
                         arrival time                          -0.499    
  -------------------------------------------------------------------
                         slack                                 97.189    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 design_1_i/dividebyn_0/inst/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/dividebyn_0/inst/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.365ns (69.515%)  route 0.160ns (30.485%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.499ns
    Source Clock Delay      (SCD):    -0.408ns
    Clock Pessimism Removal (CPR):    -0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.866    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.990    -2.124 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.987    -1.137    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32, routed)          0.703    -0.408    design_1_i/dividebyn_0/inst/clock
    SLICE_X169Y248       FDCE                                         r  design_1_i/dividebyn_0/inst/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y248       FDCE (Prop_fdce_C_Q)         0.100    -0.308 r  design_1_i/dividebyn_0/inst/counter_reg[4]/Q
                         net (fo=2, routed)           0.066    -0.242    design_1_i/dividebyn_0/inst/counter[4]
    SLICE_X168Y248       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112    -0.130 r  design_1_i/dividebyn_0/inst/counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.130    design_1_i/dividebyn_0/inst/counter_reg[4]_i_2_n_0
    SLICE_X168Y249       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.105 r  design_1_i/dividebyn_0/inst/counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.104    design_1_i/dividebyn_0/inst/counter_reg[8]_i_2_n_0
    SLICE_X168Y250       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.062    -0.042 r  design_1_i/dividebyn_0/inst/counter_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.093     0.051    design_1_i/dividebyn_0/inst/data0[10]
    SLICE_X170Y250       LUT5 (Prop_lut5_I4_O)        0.066     0.117 r  design_1_i/dividebyn_0/inst/counter[10]_i_1/O
                         net (fo=1, routed)           0.000     0.117    design_1_i/dividebyn_0/inst/counter_0[10]
    SLICE_X170Y250       FDCE                                         r  design_1_i/dividebyn_0/inst/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     0.998    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.621    -2.623 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.064    -1.559    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.529 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32, routed)          1.030    -0.499    design_1_i/dividebyn_0/inst/clock
    SLICE_X170Y250       FDCE                                         r  design_1_i/dividebyn_0/inst/counter_reg[10]/C
                         clock pessimism              0.390    -0.109    
    SLICE_X170Y250       FDCE (Hold_fdce_C_D)         0.087    -0.022    design_1_i/dividebyn_0/inst/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.022    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 design_1_i/dividebyn_0/inst/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/dividebyn_0/inst/counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.382ns (70.558%)  route 0.159ns (29.442%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.499ns
    Source Clock Delay      (SCD):    -0.408ns
    Clock Pessimism Removal (CPR):    -0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.866    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.990    -2.124 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.987    -1.137    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32, routed)          0.703    -0.408    design_1_i/dividebyn_0/inst/clock
    SLICE_X169Y248       FDCE                                         r  design_1_i/dividebyn_0/inst/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y248       FDCE (Prop_fdce_C_Q)         0.100    -0.308 r  design_1_i/dividebyn_0/inst/counter_reg[4]/Q
                         net (fo=2, routed)           0.066    -0.242    design_1_i/dividebyn_0/inst/counter[4]
    SLICE_X168Y248       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112    -0.130 r  design_1_i/dividebyn_0/inst/counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.130    design_1_i/dividebyn_0/inst/counter_reg[4]_i_2_n_0
    SLICE_X168Y249       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.105 r  design_1_i/dividebyn_0/inst/counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.104    design_1_i/dividebyn_0/inst/counter_reg[8]_i_2_n_0
    SLICE_X168Y250       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.079 r  design_1_i/dividebyn_0/inst/counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.079    design_1_i/dividebyn_0/inst/counter_reg[12]_i_2_n_0
    SLICE_X168Y251       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.053    -0.026 r  design_1_i/dividebyn_0/inst/counter_reg[16]_i_2/O[2]
                         net (fo=1, routed)           0.093     0.066    design_1_i/dividebyn_0/inst/data0[15]
    SLICE_X170Y251       LUT5 (Prop_lut5_I4_O)        0.067     0.133 r  design_1_i/dividebyn_0/inst/counter[15]_i_1/O
                         net (fo=1, routed)           0.000     0.133    design_1_i/dividebyn_0/inst/counter_0[15]
    SLICE_X170Y251       FDCE                                         r  design_1_i/dividebyn_0/inst/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     0.998    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.621    -2.623 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.064    -1.559    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.529 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32, routed)          1.030    -0.499    design_1_i/dividebyn_0/inst/clock
    SLICE_X170Y251       FDCE                                         r  design_1_i/dividebyn_0/inst/counter_reg[15]/C
                         clock pessimism              0.390    -0.109    
    SLICE_X170Y251       FDCE (Hold_fdce_C_D)         0.087    -0.022    design_1_i/dividebyn_0/inst/counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.022    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 design_1_i/dividebyn_0/inst/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/dividebyn_0/inst/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.390ns (70.901%)  route 0.160ns (29.099%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.499ns
    Source Clock Delay      (SCD):    -0.408ns
    Clock Pessimism Removal (CPR):    -0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.866    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.990    -2.124 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.987    -1.137    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32, routed)          0.703    -0.408    design_1_i/dividebyn_0/inst/clock
    SLICE_X169Y248       FDCE                                         r  design_1_i/dividebyn_0/inst/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y248       FDCE (Prop_fdce_C_Q)         0.100    -0.308 r  design_1_i/dividebyn_0/inst/counter_reg[4]/Q
                         net (fo=2, routed)           0.066    -0.242    design_1_i/dividebyn_0/inst/counter[4]
    SLICE_X168Y248       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112    -0.130 r  design_1_i/dividebyn_0/inst/counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.130    design_1_i/dividebyn_0/inst/counter_reg[4]_i_2_n_0
    SLICE_X168Y249       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.105 r  design_1_i/dividebyn_0/inst/counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.104    design_1_i/dividebyn_0/inst/counter_reg[8]_i_2_n_0
    SLICE_X168Y250       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.079 r  design_1_i/dividebyn_0/inst/counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.079    design_1_i/dividebyn_0/inst/counter_reg[12]_i_2_n_0
    SLICE_X168Y251       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.062    -0.017 r  design_1_i/dividebyn_0/inst/counter_reg[16]_i_2/O[1]
                         net (fo=1, routed)           0.093     0.076    design_1_i/dividebyn_0/inst/data0[14]
    SLICE_X170Y251       LUT5 (Prop_lut5_I4_O)        0.066     0.142 r  design_1_i/dividebyn_0/inst/counter[14]_i_1/O
                         net (fo=1, routed)           0.000     0.142    design_1_i/dividebyn_0/inst/counter_0[14]
    SLICE_X170Y251       FDCE                                         r  design_1_i/dividebyn_0/inst/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     0.998    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.621    -2.623 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.064    -1.559    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.529 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32, routed)          1.030    -0.499    design_1_i/dividebyn_0/inst/clock
    SLICE_X170Y251       FDCE                                         r  design_1_i/dividebyn_0/inst/counter_reg[14]/C
                         clock pessimism              0.390    -0.109    
    SLICE_X170Y251       FDCE (Hold_fdce_C_D)         0.087    -0.022    design_1_i/dividebyn_0/inst/counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.022    
                         arrival time                           0.142    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 design_1_i/dividebyn_0/inst/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/dividebyn_0/inst/counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.396ns (71.180%)  route 0.160ns (28.820%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.499ns
    Source Clock Delay      (SCD):    -0.408ns
    Clock Pessimism Removal (CPR):    -0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.866    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.990    -2.124 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.987    -1.137    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32, routed)          0.703    -0.408    design_1_i/dividebyn_0/inst/clock
    SLICE_X169Y248       FDCE                                         r  design_1_i/dividebyn_0/inst/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y248       FDCE (Prop_fdce_C_Q)         0.100    -0.308 r  design_1_i/dividebyn_0/inst/counter_reg[4]/Q
                         net (fo=2, routed)           0.066    -0.242    design_1_i/dividebyn_0/inst/counter[4]
    SLICE_X168Y248       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112    -0.130 r  design_1_i/dividebyn_0/inst/counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.130    design_1_i/dividebyn_0/inst/counter_reg[4]_i_2_n_0
    SLICE_X168Y249       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.105 r  design_1_i/dividebyn_0/inst/counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.104    design_1_i/dividebyn_0/inst/counter_reg[8]_i_2_n_0
    SLICE_X168Y250       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.079 r  design_1_i/dividebyn_0/inst/counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.079    design_1_i/dividebyn_0/inst/counter_reg[12]_i_2_n_0
    SLICE_X168Y251       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.066    -0.013 r  design_1_i/dividebyn_0/inst/counter_reg[16]_i_2/O[3]
                         net (fo=1, routed)           0.094     0.080    design_1_i/dividebyn_0/inst/data0[16]
    SLICE_X171Y251       LUT5 (Prop_lut5_I4_O)        0.068     0.148 r  design_1_i/dividebyn_0/inst/counter[16]_i_1/O
                         net (fo=1, routed)           0.000     0.148    design_1_i/dividebyn_0/inst/counter_0[16]
    SLICE_X171Y251       FDCE                                         r  design_1_i/dividebyn_0/inst/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     0.998    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.621    -2.623 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.064    -1.559    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.529 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32, routed)          1.030    -0.499    design_1_i/dividebyn_0/inst/clock
    SLICE_X171Y251       FDCE                                         r  design_1_i/dividebyn_0/inst/counter_reg[16]/C
                         clock pessimism              0.390    -0.109    
    SLICE_X171Y251       FDCE (Hold_fdce_C_D)         0.060    -0.049    design_1_i/dividebyn_0/inst/counter_reg[16]
  -------------------------------------------------------------------
                         required time                          0.049    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 design_1_i/dividebyn_0/inst/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/dividebyn_0/inst/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.432ns (73.047%)  route 0.159ns (26.953%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.500ns
    Source Clock Delay      (SCD):    -0.408ns
    Clock Pessimism Removal (CPR):    -0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.866    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.990    -2.124 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.987    -1.137    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32, routed)          0.703    -0.408    design_1_i/dividebyn_0/inst/clock
    SLICE_X169Y248       FDCE                                         r  design_1_i/dividebyn_0/inst/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y248       FDCE (Prop_fdce_C_Q)         0.100    -0.308 r  design_1_i/dividebyn_0/inst/counter_reg[4]/Q
                         net (fo=2, routed)           0.066    -0.242    design_1_i/dividebyn_0/inst/counter[4]
    SLICE_X168Y248       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112    -0.130 r  design_1_i/dividebyn_0/inst/counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.130    design_1_i/dividebyn_0/inst/counter_reg[4]_i_2_n_0
    SLICE_X168Y249       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.105 r  design_1_i/dividebyn_0/inst/counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.104    design_1_i/dividebyn_0/inst/counter_reg[8]_i_2_n_0
    SLICE_X168Y250       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.079 r  design_1_i/dividebyn_0/inst/counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.079    design_1_i/dividebyn_0/inst/counter_reg[12]_i_2_n_0
    SLICE_X168Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.054 r  design_1_i/dividebyn_0/inst/counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.054    design_1_i/dividebyn_0/inst/counter_reg[16]_i_2_n_0
    SLICE_X168Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.029 r  design_1_i/dividebyn_0/inst/counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.029    design_1_i/dividebyn_0/inst/counter_reg[20]_i_2_n_0
    SLICE_X168Y253       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.053     0.024 r  design_1_i/dividebyn_0/inst/counter_reg[24]_i_2/O[2]
                         net (fo=1, routed)           0.093     0.116    design_1_i/dividebyn_0/inst/data0[23]
    SLICE_X170Y253       LUT5 (Prop_lut5_I4_O)        0.067     0.183 r  design_1_i/dividebyn_0/inst/counter[23]_i_1/O
                         net (fo=1, routed)           0.000     0.183    design_1_i/dividebyn_0/inst/counter_0[23]
    SLICE_X170Y253       FDCE                                         r  design_1_i/dividebyn_0/inst/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     0.998    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.621    -2.623 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.064    -1.559    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.529 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32, routed)          1.029    -0.500    design_1_i/dividebyn_0/inst/clock
    SLICE_X170Y253       FDCE                                         r  design_1_i/dividebyn_0/inst/counter_reg[23]/C
                         clock pessimism              0.390    -0.110    
    SLICE_X170Y253       FDCE (Hold_fdce_C_D)         0.087    -0.023    design_1_i/dividebyn_0/inst/counter_reg[23]
  -------------------------------------------------------------------
                         required time                          0.023    
                         arrival time                           0.183    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 design_1_i/dividebyn_0/inst/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/dividebyn_0/inst/counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.440ns (73.325%)  route 0.160ns (26.675%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.500ns
    Source Clock Delay      (SCD):    -0.408ns
    Clock Pessimism Removal (CPR):    -0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.866    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.990    -2.124 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.987    -1.137    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32, routed)          0.703    -0.408    design_1_i/dividebyn_0/inst/clock
    SLICE_X169Y248       FDCE                                         r  design_1_i/dividebyn_0/inst/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y248       FDCE (Prop_fdce_C_Q)         0.100    -0.308 r  design_1_i/dividebyn_0/inst/counter_reg[4]/Q
                         net (fo=2, routed)           0.066    -0.242    design_1_i/dividebyn_0/inst/counter[4]
    SLICE_X168Y248       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112    -0.130 r  design_1_i/dividebyn_0/inst/counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.130    design_1_i/dividebyn_0/inst/counter_reg[4]_i_2_n_0
    SLICE_X168Y249       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.105 r  design_1_i/dividebyn_0/inst/counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.104    design_1_i/dividebyn_0/inst/counter_reg[8]_i_2_n_0
    SLICE_X168Y250       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.079 r  design_1_i/dividebyn_0/inst/counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.079    design_1_i/dividebyn_0/inst/counter_reg[12]_i_2_n_0
    SLICE_X168Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.054 r  design_1_i/dividebyn_0/inst/counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.054    design_1_i/dividebyn_0/inst/counter_reg[16]_i_2_n_0
    SLICE_X168Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.029 r  design_1_i/dividebyn_0/inst/counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.029    design_1_i/dividebyn_0/inst/counter_reg[20]_i_2_n_0
    SLICE_X168Y253       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.062     0.033 r  design_1_i/dividebyn_0/inst/counter_reg[24]_i_2/O[1]
                         net (fo=1, routed)           0.093     0.126    design_1_i/dividebyn_0/inst/data0[22]
    SLICE_X170Y253       LUT5 (Prop_lut5_I4_O)        0.066     0.192 r  design_1_i/dividebyn_0/inst/counter[22]_i_1/O
                         net (fo=1, routed)           0.000     0.192    design_1_i/dividebyn_0/inst/counter_0[22]
    SLICE_X170Y253       FDCE                                         r  design_1_i/dividebyn_0/inst/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     0.998    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.621    -2.623 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.064    -1.559    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.529 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32, routed)          1.029    -0.500    design_1_i/dividebyn_0/inst/clock
    SLICE_X170Y253       FDCE                                         r  design_1_i/dividebyn_0/inst/counter_reg[22]/C
                         clock pessimism              0.390    -0.110    
    SLICE_X170Y253       FDCE (Hold_fdce_C_D)         0.087    -0.023    design_1_i/dividebyn_0/inst/counter_reg[22]
  -------------------------------------------------------------------
                         required time                          0.023    
                         arrival time                           0.192    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 design_1_i/dividebyn_0/inst/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/dividebyn_0/inst/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.371ns (60.143%)  route 0.246ns (39.857%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.499ns
    Source Clock Delay      (SCD):    -0.408ns
    Clock Pessimism Removal (CPR):    -0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.866    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.990    -2.124 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.987    -1.137    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32, routed)          0.703    -0.408    design_1_i/dividebyn_0/inst/clock
    SLICE_X169Y248       FDCE                                         r  design_1_i/dividebyn_0/inst/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y248       FDCE (Prop_fdce_C_Q)         0.100    -0.308 r  design_1_i/dividebyn_0/inst/counter_reg[4]/Q
                         net (fo=2, routed)           0.066    -0.242    design_1_i/dividebyn_0/inst/counter[4]
    SLICE_X168Y248       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112    -0.130 r  design_1_i/dividebyn_0/inst/counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.130    design_1_i/dividebyn_0/inst/counter_reg[4]_i_2_n_0
    SLICE_X168Y249       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.105 r  design_1_i/dividebyn_0/inst/counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.104    design_1_i/dividebyn_0/inst/counter_reg[8]_i_2_n_0
    SLICE_X168Y250       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.066    -0.038 r  design_1_i/dividebyn_0/inst/counter_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.179     0.141    design_1_i/dividebyn_0/inst/data0[12]
    SLICE_X170Y250       LUT5 (Prop_lut5_I4_O)        0.068     0.209 r  design_1_i/dividebyn_0/inst/counter[12]_i_1/O
                         net (fo=1, routed)           0.000     0.209    design_1_i/dividebyn_0/inst/counter_0[12]
    SLICE_X170Y250       FDCE                                         r  design_1_i/dividebyn_0/inst/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     0.998    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.621    -2.623 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.064    -1.559    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.529 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32, routed)          1.030    -0.499    design_1_i/dividebyn_0/inst/clock
    SLICE_X170Y250       FDCE                                         r  design_1_i/dividebyn_0/inst/counter_reg[12]/C
                         clock pessimism              0.390    -0.109    
    SLICE_X170Y250       FDCE (Hold_fdce_C_D)         0.087    -0.022    design_1_i/dividebyn_0/inst/counter_reg[12]
  -------------------------------------------------------------------
                         required time                          0.022    
                         arrival time                           0.209    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 design_1_i/dividebyn_0/inst/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/dividebyn_0/inst/counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.457ns (74.140%)  route 0.159ns (25.860%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.500ns
    Source Clock Delay      (SCD):    -0.408ns
    Clock Pessimism Removal (CPR):    -0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.866    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.990    -2.124 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.987    -1.137    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32, routed)          0.703    -0.408    design_1_i/dividebyn_0/inst/clock
    SLICE_X169Y248       FDCE                                         r  design_1_i/dividebyn_0/inst/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y248       FDCE (Prop_fdce_C_Q)         0.100    -0.308 r  design_1_i/dividebyn_0/inst/counter_reg[4]/Q
                         net (fo=2, routed)           0.066    -0.242    design_1_i/dividebyn_0/inst/counter[4]
    SLICE_X168Y248       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112    -0.130 r  design_1_i/dividebyn_0/inst/counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.130    design_1_i/dividebyn_0/inst/counter_reg[4]_i_2_n_0
    SLICE_X168Y249       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.105 r  design_1_i/dividebyn_0/inst/counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.104    design_1_i/dividebyn_0/inst/counter_reg[8]_i_2_n_0
    SLICE_X168Y250       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.079 r  design_1_i/dividebyn_0/inst/counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.079    design_1_i/dividebyn_0/inst/counter_reg[12]_i_2_n_0
    SLICE_X168Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.054 r  design_1_i/dividebyn_0/inst/counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.054    design_1_i/dividebyn_0/inst/counter_reg[16]_i_2_n_0
    SLICE_X168Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.029 r  design_1_i/dividebyn_0/inst/counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.029    design_1_i/dividebyn_0/inst/counter_reg[20]_i_2_n_0
    SLICE_X168Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.004 r  design_1_i/dividebyn_0/inst/counter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.004    design_1_i/dividebyn_0/inst/counter_reg[24]_i_2_n_0
    SLICE_X168Y254       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.053     0.049 r  design_1_i/dividebyn_0/inst/counter_reg[28]_i_2/O[2]
                         net (fo=1, routed)           0.093     0.141    design_1_i/dividebyn_0/inst/data0[27]
    SLICE_X170Y254       LUT5 (Prop_lut5_I4_O)        0.067     0.208 r  design_1_i/dividebyn_0/inst/counter[27]_i_1/O
                         net (fo=1, routed)           0.000     0.208    design_1_i/dividebyn_0/inst/counter_0[27]
    SLICE_X170Y254       FDCE                                         r  design_1_i/dividebyn_0/inst/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     0.998    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.621    -2.623 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.064    -1.559    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.529 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32, routed)          1.029    -0.500    design_1_i/dividebyn_0/inst/clock
    SLICE_X170Y254       FDCE                                         r  design_1_i/dividebyn_0/inst/counter_reg[27]/C
                         clock pessimism              0.390    -0.110    
    SLICE_X170Y254       FDCE (Hold_fdce_C_D)         0.087    -0.023    design_1_i/dividebyn_0/inst/counter_reg[27]
  -------------------------------------------------------------------
                         required time                          0.023    
                         arrival time                           0.208    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 design_1_i/dividebyn_0/inst/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/dividebyn_0/inst/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.344ns (54.116%)  route 0.292ns (45.884%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.499ns
    Source Clock Delay      (SCD):    -0.408ns
    Clock Pessimism Removal (CPR):    -0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.866    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.990    -2.124 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.987    -1.137    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32, routed)          0.703    -0.408    design_1_i/dividebyn_0/inst/clock
    SLICE_X169Y248       FDCE                                         r  design_1_i/dividebyn_0/inst/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y248       FDCE (Prop_fdce_C_Q)         0.100    -0.308 r  design_1_i/dividebyn_0/inst/counter_reg[4]/Q
                         net (fo=2, routed)           0.066    -0.242    design_1_i/dividebyn_0/inst/counter[4]
    SLICE_X168Y248       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112    -0.130 r  design_1_i/dividebyn_0/inst/counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.130    design_1_i/dividebyn_0/inst/counter_reg[4]_i_2_n_0
    SLICE_X168Y249       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.105 r  design_1_i/dividebyn_0/inst/counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.104    design_1_i/dividebyn_0/inst/counter_reg[8]_i_2_n_0
    SLICE_X168Y250       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041    -0.063 r  design_1_i/dividebyn_0/inst/counter_reg[12]_i_2/O[0]
                         net (fo=1, routed)           0.225     0.162    design_1_i/dividebyn_0/inst/data0[9]
    SLICE_X170Y250       LUT5 (Prop_lut5_I4_O)        0.066     0.228 r  design_1_i/dividebyn_0/inst/counter[9]_i_1/O
                         net (fo=1, routed)           0.000     0.228    design_1_i/dividebyn_0/inst/counter_0[9]
    SLICE_X170Y250       FDCE                                         r  design_1_i/dividebyn_0/inst/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     0.998    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.621    -2.623 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.064    -1.559    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.529 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32, routed)          1.030    -0.499    design_1_i/dividebyn_0/inst/clock
    SLICE_X170Y250       FDCE                                         r  design_1_i/dividebyn_0/inst/counter_reg[9]/C
                         clock pessimism              0.390    -0.109    
    SLICE_X170Y250       FDCE (Hold_fdce_C_D)         0.087    -0.022    design_1_i/dividebyn_0/inst/counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.022    
                         arrival time                           0.228    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 design_1_i/dividebyn_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/dividebyn_0/inst/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.146ns (42.799%)  route 0.195ns (57.201%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.598ns
    Source Clock Delay      (SCD):    -0.408ns
    Clock Pessimism Removal (CPR):    -0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.866    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.990    -2.124 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.987    -1.137    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32, routed)          0.703    -0.408    design_1_i/dividebyn_0/inst/clock
    SLICE_X170Y248       FDCE                                         r  design_1_i/dividebyn_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y248       FDCE (Prop_fdce_C_Q)         0.118    -0.290 f  design_1_i/dividebyn_0/inst/counter_reg[0]/Q
                         net (fo=3, routed)           0.195    -0.095    design_1_i/dividebyn_0/inst/counter[0]
    SLICE_X170Y248       LUT1 (Prop_lut1_I0_O)        0.028    -0.067 r  design_1_i/dividebyn_0/inst/counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.067    design_1_i/dividebyn_0/inst/counter_0[0]
    SLICE_X170Y248       FDCE                                         r  design_1_i/dividebyn_0/inst/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     0.998    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.621    -2.623 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.064    -1.559    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.529 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32, routed)          0.931    -0.598    design_1_i/dividebyn_0/inst/clock
    SLICE_X170Y248       FDCE                                         r  design_1_i/dividebyn_0/inst/counter_reg[0]/C
                         clock pessimism              0.190    -0.408    
    SLICE_X170Y248       FDCE (Hold_fdce_C_D)         0.087    -0.321    design_1_i/dividebyn_0/inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.067    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.409         100.000     98.591     BUFGCTRL_X0Y16  design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.071         100.000     98.929     PLLE2_ADV_X1Y5  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            0.700         100.000     99.300     SLICE_X171Y252  design_1_i/dividebyn_0/inst/counter_reg[17]/C
Min Period        n/a     FDCE/C             n/a            0.700         100.000     99.300     SLICE_X170Y252  design_1_i/dividebyn_0/inst/counter_reg[18]/C
Min Period        n/a     FDCE/C             n/a            0.700         100.000     99.300     SLICE_X170Y252  design_1_i/dividebyn_0/inst/counter_reg[19]/C
Min Period        n/a     FDCE/C             n/a            0.700         100.000     99.300     SLICE_X170Y248  design_1_i/dividebyn_0/inst/counter_reg[1]/C
Min Period        n/a     FDCE/C             n/a            0.700         100.000     99.300     SLICE_X171Y252  design_1_i/dividebyn_0/inst/counter_reg[20]/C
Min Period        n/a     FDCE/C             n/a            0.700         100.000     99.300     SLICE_X170Y253  design_1_i/dividebyn_0/inst/counter_reg[21]/C
Min Period        n/a     FDCE/C             n/a            0.700         100.000     99.300     SLICE_X170Y253  design_1_i/dividebyn_0/inst/counter_reg[22]/C
Min Period        n/a     FDCE/C             n/a            0.700         100.000     99.300     SLICE_X170Y253  design_1_i/dividebyn_0/inst/counter_reg[23]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       100.000     60.000     PLLE2_ADV_X1Y5  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C             n/a            0.350         50.000      49.650     SLICE_X170Y248  design_1_i/dividebyn_0/inst/counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         50.000      49.650     SLICE_X170Y248  design_1_i/dividebyn_0/inst/counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         50.000      49.650     SLICE_X169Y248  design_1_i/dividebyn_0/inst/counter_reg[2]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         50.000      49.650     SLICE_X169Y248  design_1_i/dividebyn_0/inst/counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         50.000      49.650     SLICE_X170Y248  design_1_i/dividebyn_0/inst/counter_reg[3]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         50.000      49.650     SLICE_X170Y248  design_1_i/dividebyn_0/inst/counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         50.000      49.650     SLICE_X169Y248  design_1_i/dividebyn_0/inst/counter_reg[4]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         50.000      49.650     SLICE_X169Y248  design_1_i/dividebyn_0/inst/counter_reg[4]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         50.000      49.650     SLICE_X169Y249  design_1_i/dividebyn_0/inst/counter_reg[5]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         50.000      49.650     SLICE_X169Y249  design_1_i/dividebyn_0/inst/counter_reg[5]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         50.000      49.650     SLICE_X171Y252  design_1_i/dividebyn_0/inst/counter_reg[17]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         50.000      49.650     SLICE_X170Y252  design_1_i/dividebyn_0/inst/counter_reg[18]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         50.000      49.650     SLICE_X170Y252  design_1_i/dividebyn_0/inst/counter_reg[19]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         50.000      49.650     SLICE_X170Y248  design_1_i/dividebyn_0/inst/counter_reg[1]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         50.000      49.650     SLICE_X171Y252  design_1_i/dividebyn_0/inst/counter_reg[20]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         50.000      49.650     SLICE_X166Y254  design_1_i/dividebyn_0/inst/counter_reg[26]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         50.000      49.650     SLICE_X166Y254  design_1_i/dividebyn_0/inst/counter_reg[28]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         50.000      49.650     SLICE_X169Y248  design_1_i/dividebyn_0/inst/counter_reg[2]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         50.000      49.650     SLICE_X170Y248  design_1_i/dividebyn_0/inst/counter_reg[3]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         50.000      49.650     SLICE_X169Y248  design_1_i/dividebyn_0/inst/counter_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.409         50.000      48.592     BUFGCTRL_X0Y17  design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.071         50.000      48.929     PLLE2_ADV_X1Y5  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.071         50.000      48.929     PLLE2_ADV_X1Y5  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y5  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y5  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



