<h1>Projects</h1>

<h2>512-bit SRAM Design</h2>
<ul>
    <li>Designed and simulated a 512-bit SRAM using Cadence Virtuoso</li>
    <li>Optimized for performance, power consumption, and stability</li>
</ul>

<h2>Microarchitecture Enhancement using gem5</h2>
<ul>
    <li>Developed dynamic scheduling techniques for improved system throughput</li>
    <li>Enhanced instruction-level parallelism and out-of-order execution</li>
</ul>

<h2>Cardinal Bidirectional Torus NoC Router</h2>
<ul>
    <li>Built a torus NoC router with 64-bit packet support and virtual cut-through switching</li>
    <li>Integrated clock gating to reduce dynamic power consumption</li>
</ul>

<!-- Add project images in assets/images and link here -->
