WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 5000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 5000002 cycles: 1265662 cumulative IPC: 3.951 (Simulation time: 00 hr 01 min 10 sec)
Warmup complete CPU 0 instructions: 5000002 cycles: 1265662 cumulative IPC: 3.951 (Simulation time: 00 hr 01 min 10 sec)
Heartbeat CPU 0 instructions: 10000000 cycles: 8599721 heartbeat IPC: 1.163 cumulative IPC: 0.6818 (Simulation time: 00 hr 03 min 04 sec)
Simulation finished CPU 0 instructions: 5000002 cycles: 7334061 cumulative IPC: 0.6818 (Simulation time: 00 hr 03 min 04 sec)
Simulation complete CPU 0 instructions: 5000002 cycles: 7334061 cumulative IPC: 0.6818 (Simulation time: 00 hr 03 min 04 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/sphinx3_883B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.6818 instructions: 5000002 cycles: 7334061
CPU 0 Branch Prediction Accuracy: 93.2% MPKI: 6.543 Average ROB Occupancy at Mispredict: 178.8
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.314
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 6.12
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.106

LLC TOTAL        ACCESS:      83078 HIT:      13009 MISS:      70069
LLC LOAD         ACCESS:      71337 HIT:       5417 MISS:      65920
LLC RFO          ACCESS:       4134 HIT:        709 MISS:       3425
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:       6597 HIT:       6580 MISS:         17
LLC TRANSLATION  ACCESS:       1010 HIT:        303 MISS:        707
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 375.7 cycles
cpu0_DTLB TOTAL        ACCESS:    1027207 HIT:     999325 MISS:      27882
cpu0_DTLB LOAD         ACCESS:    1027207 HIT:     999325 MISS:      27882
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 10.74 cycles
cpu0_ITLB TOTAL        ACCESS:        439 HIT:        439 MISS:          0
cpu0_ITLB LOAD         ACCESS:        439 HIT:        439 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:    1258983 HIT:     587515 MISS:     671468
cpu0_L1D LOAD         ACCESS:    1130873 HIT:     478274 MISS:     652599
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     124784 HIT:     108228 MISS:      16556
cpu0_L1D TRANSLATION  ACCESS:       3326 HIT:       1013 MISS:       2313
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 28.1 cycles
cpu0_L1I TOTAL        ACCESS:        488 HIT:        488 MISS:          0
cpu0_L1I LOAD         ACCESS:        488 HIT:        488 MISS:          0
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL        ACCESS:     111285 HIT:      34790 MISS:      76495
cpu0_L2C LOAD         ACCESS:      95981 HIT:      24644 MISS:      71337
cpu0_L2C RFO          ACCESS:       4949 HIT:        815 MISS:       4134
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:       8069 HIT:       8055 MISS:         14
cpu0_L2C TRANSLATION  ACCESS:       2286 HIT:       1276 MISS:       1010
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 365 cycles
cpu0_STLB TOTAL        ACCESS:       9942 HIT:       6615 MISS:       3327
cpu0_STLB LOAD         ACCESS:       9942 HIT:       6615 MISS:       3327
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 119.2 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      39103
  ROW_BUFFER_MISS:      30915
 AVG DBUS CONGESTED CYCLE: 3.895
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:        685
  FULL:       4949
