\hypertarget{struct_l_t_d_c___layer___type_def}{}\section{L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def Struct Reference}
\label{struct_l_t_d_c___layer___type_def}\index{L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def@{L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def}}


L\+C\+D-\/\+T\+FT Display layer x Controller.  




{\ttfamily \#include $<$stm32f429xx.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_t_d_c___layer___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_t_d_c___layer___type_def_a36bded5d2b6b499385e45660f4a3c867}{W\+H\+P\+CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_t_d_c___layer___type_def_aafd5aea090b8ab4f7cbaee88503cb6a1}{W\+V\+P\+CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_t_d_c___layer___type_def_a7651be3d835a984e908b0abb4a633811}{C\+K\+CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_t_d_c___layer___type_def_a30f057fd86f8f793b6ab74bbe024b9d8}{P\+F\+CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_t_d_c___layer___type_def_a47be8b57cf19a433c0682d91a0524463}{C\+A\+CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_t_d_c___layer___type_def_a8aa219e1455869d3baf87a618586838d}{D\+C\+CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_t_d_c___layer___type_def_a8a598358c93b94fe534a4ed8aeb05220}{B\+F\+CR}
\item 
uint32\+\_\+t \hyperlink{struct_l_t_d_c___layer___type_def_af2c92c7cb13569aaff6b4f5a25de5056}{R\+E\+S\+E\+R\+V\+E\+D0} \mbox{[}2\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_t_d_c___layer___type_def_a11b37b8303d2ddad1ee962c362cad796}{C\+F\+B\+AR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_t_d_c___layer___type_def_a1c2a59fc9bb4101881c7ddc98b938a4f}{C\+F\+B\+LR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_t_d_c___layer___type_def_ad94a5782e5cc67b071738f8096bb4855}{C\+F\+B\+L\+NR}
\item 
uint32\+\_\+t \hyperlink{struct_l_t_d_c___layer___type_def_a277c51159a2abc260e512496aec82828}{R\+E\+S\+E\+R\+V\+E\+D1} \mbox{[}3\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_t_d_c___layer___type_def_a5ab25158531531e9b1cdb2bdbe66b67d}{C\+L\+U\+T\+WR}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
L\+C\+D-\/\+T\+FT Display layer x Controller. 

Definition at line 678 of file stm32f429xx.\+h.



\subsection{Field Documentation}
\index{L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def@{L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def}!B\+F\+CR@{B\+F\+CR}}
\index{B\+F\+CR@{B\+F\+CR}!L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def@{L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{B\+F\+CR}{BFCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t B\+F\+CR}\hypertarget{struct_l_t_d_c___layer___type_def_a8a598358c93b94fe534a4ed8aeb05220}{}\label{struct_l_t_d_c___layer___type_def_a8a598358c93b94fe534a4ed8aeb05220}
L\+T\+DC Layerx Blending Factors Configuration Register Address offset\+: 0x\+A0 

Definition at line 687 of file stm32f429xx.\+h.

\index{L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def@{L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def}!C\+A\+CR@{C\+A\+CR}}
\index{C\+A\+CR@{C\+A\+CR}!L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def@{L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{C\+A\+CR}{CACR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t C\+A\+CR}\hypertarget{struct_l_t_d_c___layer___type_def_a47be8b57cf19a433c0682d91a0524463}{}\label{struct_l_t_d_c___layer___type_def_a47be8b57cf19a433c0682d91a0524463}
L\+T\+DC Layerx Constant Alpha Configuration Register Address offset\+: 0x98 

Definition at line 685 of file stm32f429xx.\+h.

\index{L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def@{L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def}!C\+F\+B\+AR@{C\+F\+B\+AR}}
\index{C\+F\+B\+AR@{C\+F\+B\+AR}!L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def@{L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{C\+F\+B\+AR}{CFBAR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t C\+F\+B\+AR}\hypertarget{struct_l_t_d_c___layer___type_def_a11b37b8303d2ddad1ee962c362cad796}{}\label{struct_l_t_d_c___layer___type_def_a11b37b8303d2ddad1ee962c362cad796}
L\+T\+DC Layerx Color Frame Buffer Address Register Address offset\+: 0x\+AC 

Definition at line 689 of file stm32f429xx.\+h.

\index{L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def@{L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def}!C\+F\+B\+L\+NR@{C\+F\+B\+L\+NR}}
\index{C\+F\+B\+L\+NR@{C\+F\+B\+L\+NR}!L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def@{L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{C\+F\+B\+L\+NR}{CFBLNR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t C\+F\+B\+L\+NR}\hypertarget{struct_l_t_d_c___layer___type_def_ad94a5782e5cc67b071738f8096bb4855}{}\label{struct_l_t_d_c___layer___type_def_ad94a5782e5cc67b071738f8096bb4855}
L\+T\+DC Layerx Color\+Frame Buffer Line Number Register Address offset\+: 0x\+B4 

Definition at line 691 of file stm32f429xx.\+h.

\index{L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def@{L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def}!C\+F\+B\+LR@{C\+F\+B\+LR}}
\index{C\+F\+B\+LR@{C\+F\+B\+LR}!L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def@{L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{C\+F\+B\+LR}{CFBLR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t C\+F\+B\+LR}\hypertarget{struct_l_t_d_c___layer___type_def_a1c2a59fc9bb4101881c7ddc98b938a4f}{}\label{struct_l_t_d_c___layer___type_def_a1c2a59fc9bb4101881c7ddc98b938a4f}
L\+T\+DC Layerx Color Frame Buffer Length Register Address offset\+: 0x\+B0 

Definition at line 690 of file stm32f429xx.\+h.

\index{L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def@{L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def}!C\+K\+CR@{C\+K\+CR}}
\index{C\+K\+CR@{C\+K\+CR}!L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def@{L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{C\+K\+CR}{CKCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t C\+K\+CR}\hypertarget{struct_l_t_d_c___layer___type_def_a7651be3d835a984e908b0abb4a633811}{}\label{struct_l_t_d_c___layer___type_def_a7651be3d835a984e908b0abb4a633811}
L\+T\+DC Layerx Color Keying Configuration Register Address offset\+: 0x90 

Definition at line 683 of file stm32f429xx.\+h.

\index{L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def@{L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def}!C\+L\+U\+T\+WR@{C\+L\+U\+T\+WR}}
\index{C\+L\+U\+T\+WR@{C\+L\+U\+T\+WR}!L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def@{L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{C\+L\+U\+T\+WR}{CLUTWR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t C\+L\+U\+T\+WR}\hypertarget{struct_l_t_d_c___layer___type_def_a5ab25158531531e9b1cdb2bdbe66b67d}{}\label{struct_l_t_d_c___layer___type_def_a5ab25158531531e9b1cdb2bdbe66b67d}
L\+T\+DC Layerx C\+L\+UT Write Register Address offset\+: 0x144 

Definition at line 693 of file stm32f429xx.\+h.

\index{L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def@{L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def}!CR@{CR}}
\index{CR@{CR}!L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def@{L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{CR}{CR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t CR}\hypertarget{struct_l_t_d_c___layer___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{}\label{struct_l_t_d_c___layer___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}
L\+T\+DC Layerx Control Register Address offset\+: 0x84 

Definition at line 680 of file stm32f429xx.\+h.

\index{L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def@{L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def}!D\+C\+CR@{D\+C\+CR}}
\index{D\+C\+CR@{D\+C\+CR}!L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def@{L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{D\+C\+CR}{DCCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+C\+CR}\hypertarget{struct_l_t_d_c___layer___type_def_a8aa219e1455869d3baf87a618586838d}{}\label{struct_l_t_d_c___layer___type_def_a8aa219e1455869d3baf87a618586838d}
L\+T\+DC Layerx Default Color Configuration Register Address offset\+: 0x9C 

Definition at line 686 of file stm32f429xx.\+h.

\index{L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def@{L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def}!P\+F\+CR@{P\+F\+CR}}
\index{P\+F\+CR@{P\+F\+CR}!L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def@{L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{P\+F\+CR}{PFCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t P\+F\+CR}\hypertarget{struct_l_t_d_c___layer___type_def_a30f057fd86f8f793b6ab74bbe024b9d8}{}\label{struct_l_t_d_c___layer___type_def_a30f057fd86f8f793b6ab74bbe024b9d8}
L\+T\+DC Layerx Pixel Format Configuration Register Address offset\+: 0x94 

Definition at line 684 of file stm32f429xx.\+h.

\index{L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def@{L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def@{L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D0}\hypertarget{struct_l_t_d_c___layer___type_def_af2c92c7cb13569aaff6b4f5a25de5056}{}\label{struct_l_t_d_c___layer___type_def_af2c92c7cb13569aaff6b4f5a25de5056}
Reserved 

Definition at line 688 of file stm32f429xx.\+h.

\index{L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def@{L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}}
\index{R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}!L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def@{L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D1}{RESERVED1}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D1}\hypertarget{struct_l_t_d_c___layer___type_def_a277c51159a2abc260e512496aec82828}{}\label{struct_l_t_d_c___layer___type_def_a277c51159a2abc260e512496aec82828}
Reserved 

Definition at line 692 of file stm32f429xx.\+h.

\index{L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def@{L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def}!W\+H\+P\+CR@{W\+H\+P\+CR}}
\index{W\+H\+P\+CR@{W\+H\+P\+CR}!L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def@{L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{W\+H\+P\+CR}{WHPCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t W\+H\+P\+CR}\hypertarget{struct_l_t_d_c___layer___type_def_a36bded5d2b6b499385e45660f4a3c867}{}\label{struct_l_t_d_c___layer___type_def_a36bded5d2b6b499385e45660f4a3c867}
L\+T\+DC Layerx Window Horizontal Position Configuration Register Address offset\+: 0x88 

Definition at line 681 of file stm32f429xx.\+h.

\index{L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def@{L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def}!W\+V\+P\+CR@{W\+V\+P\+CR}}
\index{W\+V\+P\+CR@{W\+V\+P\+CR}!L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def@{L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{W\+V\+P\+CR}{WVPCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t W\+V\+P\+CR}\hypertarget{struct_l_t_d_c___layer___type_def_aafd5aea090b8ab4f7cbaee88503cb6a1}{}\label{struct_l_t_d_c___layer___type_def_aafd5aea090b8ab4f7cbaee88503cb6a1}
L\+T\+DC Layerx Window Vertical Position Configuration Register Address offset\+: 0x8C 

Definition at line 682 of file stm32f429xx.\+h.



The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
system/include/cmsis/device/\hyperlink{stm32f429xx_8h}{stm32f429xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f439xx_8h}{stm32f439xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f469xx_8h}{stm32f469xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f479xx_8h}{stm32f479xx.\+h}\end{DoxyCompactItemize}
