
Boat_Final.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000073a8  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002f4  08007538  08007538  00008538  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800782c  0800782c  00009068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800782c  0800782c  0000882c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007834  08007834  00009068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007834  08007834  00008834  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007838  08007838  00008838  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  0800783c  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003b8  20000068  080078a4  00009068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000420  080078a4  00009420  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00009068  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015a7a  00000000  00000000  00009098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002b9f  00000000  00000000  0001eb12  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001430  00000000  00000000  000216b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000fe4  00000000  00000000  00022ae8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00029b0c  00000000  00000000  00023acc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016a84  00000000  00000000  0004d5d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00107d3e  00000000  00000000  0006405c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0016bd9a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006064  00000000  00000000  0016bde0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006e  00000000  00000000  00171e44  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000068 	.word	0x20000068
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08007520 	.word	0x08007520

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000006c 	.word	0x2000006c
 80001cc:	08007520 	.word	0x08007520

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b988 	b.w	80005a8 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	468e      	mov	lr, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	4688      	mov	r8, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d962      	bls.n	800038c <__udivmoddi4+0xdc>
 80002c6:	fab2 f682 	clz	r6, r2
 80002ca:	b14e      	cbz	r6, 80002e0 <__udivmoddi4+0x30>
 80002cc:	f1c6 0320 	rsb	r3, r6, #32
 80002d0:	fa01 f806 	lsl.w	r8, r1, r6
 80002d4:	fa20 f303 	lsr.w	r3, r0, r3
 80002d8:	40b7      	lsls	r7, r6
 80002da:	ea43 0808 	orr.w	r8, r3, r8
 80002de:	40b4      	lsls	r4, r6
 80002e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e4:	fa1f fc87 	uxth.w	ip, r7
 80002e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002ec:	0c23      	lsrs	r3, r4, #16
 80002ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80002f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f6:	fb01 f20c 	mul.w	r2, r1, ip
 80002fa:	429a      	cmp	r2, r3
 80002fc:	d909      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fe:	18fb      	adds	r3, r7, r3
 8000300:	f101 30ff 	add.w	r0, r1, #4294967295
 8000304:	f080 80ea 	bcs.w	80004dc <__udivmoddi4+0x22c>
 8000308:	429a      	cmp	r2, r3
 800030a:	f240 80e7 	bls.w	80004dc <__udivmoddi4+0x22c>
 800030e:	3902      	subs	r1, #2
 8000310:	443b      	add	r3, r7
 8000312:	1a9a      	subs	r2, r3, r2
 8000314:	b2a3      	uxth	r3, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb00 fc0c 	mul.w	ip, r0, ip
 8000326:	459c      	cmp	ip, r3
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x8e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000330:	f080 80d6 	bcs.w	80004e0 <__udivmoddi4+0x230>
 8000334:	459c      	cmp	ip, r3
 8000336:	f240 80d3 	bls.w	80004e0 <__udivmoddi4+0x230>
 800033a:	443b      	add	r3, r7
 800033c:	3802      	subs	r0, #2
 800033e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000342:	eba3 030c 	sub.w	r3, r3, ip
 8000346:	2100      	movs	r1, #0
 8000348:	b11d      	cbz	r5, 8000352 <__udivmoddi4+0xa2>
 800034a:	40f3      	lsrs	r3, r6
 800034c:	2200      	movs	r2, #0
 800034e:	e9c5 3200 	strd	r3, r2, [r5]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d905      	bls.n	8000366 <__udivmoddi4+0xb6>
 800035a:	b10d      	cbz	r5, 8000360 <__udivmoddi4+0xb0>
 800035c:	e9c5 0100 	strd	r0, r1, [r5]
 8000360:	2100      	movs	r1, #0
 8000362:	4608      	mov	r0, r1
 8000364:	e7f5      	b.n	8000352 <__udivmoddi4+0xa2>
 8000366:	fab3 f183 	clz	r1, r3
 800036a:	2900      	cmp	r1, #0
 800036c:	d146      	bne.n	80003fc <__udivmoddi4+0x14c>
 800036e:	4573      	cmp	r3, lr
 8000370:	d302      	bcc.n	8000378 <__udivmoddi4+0xc8>
 8000372:	4282      	cmp	r2, r0
 8000374:	f200 8105 	bhi.w	8000582 <__udivmoddi4+0x2d2>
 8000378:	1a84      	subs	r4, r0, r2
 800037a:	eb6e 0203 	sbc.w	r2, lr, r3
 800037e:	2001      	movs	r0, #1
 8000380:	4690      	mov	r8, r2
 8000382:	2d00      	cmp	r5, #0
 8000384:	d0e5      	beq.n	8000352 <__udivmoddi4+0xa2>
 8000386:	e9c5 4800 	strd	r4, r8, [r5]
 800038a:	e7e2      	b.n	8000352 <__udivmoddi4+0xa2>
 800038c:	2a00      	cmp	r2, #0
 800038e:	f000 8090 	beq.w	80004b2 <__udivmoddi4+0x202>
 8000392:	fab2 f682 	clz	r6, r2
 8000396:	2e00      	cmp	r6, #0
 8000398:	f040 80a4 	bne.w	80004e4 <__udivmoddi4+0x234>
 800039c:	1a8a      	subs	r2, r1, r2
 800039e:	0c03      	lsrs	r3, r0, #16
 80003a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a4:	b280      	uxth	r0, r0
 80003a6:	b2bc      	uxth	r4, r7
 80003a8:	2101      	movs	r1, #1
 80003aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80003b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ba:	429a      	cmp	r2, r3
 80003bc:	d907      	bls.n	80003ce <__udivmoddi4+0x11e>
 80003be:	18fb      	adds	r3, r7, r3
 80003c0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003c4:	d202      	bcs.n	80003cc <__udivmoddi4+0x11c>
 80003c6:	429a      	cmp	r2, r3
 80003c8:	f200 80e0 	bhi.w	800058c <__udivmoddi4+0x2dc>
 80003cc:	46c4      	mov	ip, r8
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003dc:	fb02 f404 	mul.w	r4, r2, r4
 80003e0:	429c      	cmp	r4, r3
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x144>
 80003e4:	18fb      	adds	r3, r7, r3
 80003e6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x142>
 80003ec:	429c      	cmp	r4, r3
 80003ee:	f200 80ca 	bhi.w	8000586 <__udivmoddi4+0x2d6>
 80003f2:	4602      	mov	r2, r0
 80003f4:	1b1b      	subs	r3, r3, r4
 80003f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003fa:	e7a5      	b.n	8000348 <__udivmoddi4+0x98>
 80003fc:	f1c1 0620 	rsb	r6, r1, #32
 8000400:	408b      	lsls	r3, r1
 8000402:	fa22 f706 	lsr.w	r7, r2, r6
 8000406:	431f      	orrs	r7, r3
 8000408:	fa0e f401 	lsl.w	r4, lr, r1
 800040c:	fa20 f306 	lsr.w	r3, r0, r6
 8000410:	fa2e fe06 	lsr.w	lr, lr, r6
 8000414:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000418:	4323      	orrs	r3, r4
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	fa1f fc87 	uxth.w	ip, r7
 8000422:	fbbe f0f9 	udiv	r0, lr, r9
 8000426:	0c1c      	lsrs	r4, r3, #16
 8000428:	fb09 ee10 	mls	lr, r9, r0, lr
 800042c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000430:	fb00 fe0c 	mul.w	lr, r0, ip
 8000434:	45a6      	cmp	lr, r4
 8000436:	fa02 f201 	lsl.w	r2, r2, r1
 800043a:	d909      	bls.n	8000450 <__udivmoddi4+0x1a0>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000442:	f080 809c 	bcs.w	800057e <__udivmoddi4+0x2ce>
 8000446:	45a6      	cmp	lr, r4
 8000448:	f240 8099 	bls.w	800057e <__udivmoddi4+0x2ce>
 800044c:	3802      	subs	r0, #2
 800044e:	443c      	add	r4, r7
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	fa1f fe83 	uxth.w	lr, r3
 8000458:	fbb4 f3f9 	udiv	r3, r4, r9
 800045c:	fb09 4413 	mls	r4, r9, r3, r4
 8000460:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000464:	fb03 fc0c 	mul.w	ip, r3, ip
 8000468:	45a4      	cmp	ip, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x1ce>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000472:	f080 8082 	bcs.w	800057a <__udivmoddi4+0x2ca>
 8000476:	45a4      	cmp	ip, r4
 8000478:	d97f      	bls.n	800057a <__udivmoddi4+0x2ca>
 800047a:	3b02      	subs	r3, #2
 800047c:	443c      	add	r4, r7
 800047e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000482:	eba4 040c 	sub.w	r4, r4, ip
 8000486:	fba0 ec02 	umull	lr, ip, r0, r2
 800048a:	4564      	cmp	r4, ip
 800048c:	4673      	mov	r3, lr
 800048e:	46e1      	mov	r9, ip
 8000490:	d362      	bcc.n	8000558 <__udivmoddi4+0x2a8>
 8000492:	d05f      	beq.n	8000554 <__udivmoddi4+0x2a4>
 8000494:	b15d      	cbz	r5, 80004ae <__udivmoddi4+0x1fe>
 8000496:	ebb8 0203 	subs.w	r2, r8, r3
 800049a:	eb64 0409 	sbc.w	r4, r4, r9
 800049e:	fa04 f606 	lsl.w	r6, r4, r6
 80004a2:	fa22 f301 	lsr.w	r3, r2, r1
 80004a6:	431e      	orrs	r6, r3
 80004a8:	40cc      	lsrs	r4, r1
 80004aa:	e9c5 6400 	strd	r6, r4, [r5]
 80004ae:	2100      	movs	r1, #0
 80004b0:	e74f      	b.n	8000352 <__udivmoddi4+0xa2>
 80004b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004b6:	0c01      	lsrs	r1, r0, #16
 80004b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004bc:	b280      	uxth	r0, r0
 80004be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004c2:	463b      	mov	r3, r7
 80004c4:	4638      	mov	r0, r7
 80004c6:	463c      	mov	r4, r7
 80004c8:	46b8      	mov	r8, r7
 80004ca:	46be      	mov	lr, r7
 80004cc:	2620      	movs	r6, #32
 80004ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80004d2:	eba2 0208 	sub.w	r2, r2, r8
 80004d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004da:	e766      	b.n	80003aa <__udivmoddi4+0xfa>
 80004dc:	4601      	mov	r1, r0
 80004de:	e718      	b.n	8000312 <__udivmoddi4+0x62>
 80004e0:	4610      	mov	r0, r2
 80004e2:	e72c      	b.n	800033e <__udivmoddi4+0x8e>
 80004e4:	f1c6 0220 	rsb	r2, r6, #32
 80004e8:	fa2e f302 	lsr.w	r3, lr, r2
 80004ec:	40b7      	lsls	r7, r6
 80004ee:	40b1      	lsls	r1, r6
 80004f0:	fa20 f202 	lsr.w	r2, r0, r2
 80004f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004f8:	430a      	orrs	r2, r1
 80004fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80004fe:	b2bc      	uxth	r4, r7
 8000500:	fb0e 3318 	mls	r3, lr, r8, r3
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800050a:	fb08 f904 	mul.w	r9, r8, r4
 800050e:	40b0      	lsls	r0, r6
 8000510:	4589      	cmp	r9, r1
 8000512:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000516:	b280      	uxth	r0, r0
 8000518:	d93e      	bls.n	8000598 <__udivmoddi4+0x2e8>
 800051a:	1879      	adds	r1, r7, r1
 800051c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000520:	d201      	bcs.n	8000526 <__udivmoddi4+0x276>
 8000522:	4589      	cmp	r9, r1
 8000524:	d81f      	bhi.n	8000566 <__udivmoddi4+0x2b6>
 8000526:	eba1 0109 	sub.w	r1, r1, r9
 800052a:	fbb1 f9fe 	udiv	r9, r1, lr
 800052e:	fb09 f804 	mul.w	r8, r9, r4
 8000532:	fb0e 1119 	mls	r1, lr, r9, r1
 8000536:	b292      	uxth	r2, r2
 8000538:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800053c:	4542      	cmp	r2, r8
 800053e:	d229      	bcs.n	8000594 <__udivmoddi4+0x2e4>
 8000540:	18ba      	adds	r2, r7, r2
 8000542:	f109 31ff 	add.w	r1, r9, #4294967295
 8000546:	d2c4      	bcs.n	80004d2 <__udivmoddi4+0x222>
 8000548:	4542      	cmp	r2, r8
 800054a:	d2c2      	bcs.n	80004d2 <__udivmoddi4+0x222>
 800054c:	f1a9 0102 	sub.w	r1, r9, #2
 8000550:	443a      	add	r2, r7
 8000552:	e7be      	b.n	80004d2 <__udivmoddi4+0x222>
 8000554:	45f0      	cmp	r8, lr
 8000556:	d29d      	bcs.n	8000494 <__udivmoddi4+0x1e4>
 8000558:	ebbe 0302 	subs.w	r3, lr, r2
 800055c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000560:	3801      	subs	r0, #1
 8000562:	46e1      	mov	r9, ip
 8000564:	e796      	b.n	8000494 <__udivmoddi4+0x1e4>
 8000566:	eba7 0909 	sub.w	r9, r7, r9
 800056a:	4449      	add	r1, r9
 800056c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000570:	fbb1 f9fe 	udiv	r9, r1, lr
 8000574:	fb09 f804 	mul.w	r8, r9, r4
 8000578:	e7db      	b.n	8000532 <__udivmoddi4+0x282>
 800057a:	4673      	mov	r3, lr
 800057c:	e77f      	b.n	800047e <__udivmoddi4+0x1ce>
 800057e:	4650      	mov	r0, sl
 8000580:	e766      	b.n	8000450 <__udivmoddi4+0x1a0>
 8000582:	4608      	mov	r0, r1
 8000584:	e6fd      	b.n	8000382 <__udivmoddi4+0xd2>
 8000586:	443b      	add	r3, r7
 8000588:	3a02      	subs	r2, #2
 800058a:	e733      	b.n	80003f4 <__udivmoddi4+0x144>
 800058c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000590:	443b      	add	r3, r7
 8000592:	e71c      	b.n	80003ce <__udivmoddi4+0x11e>
 8000594:	4649      	mov	r1, r9
 8000596:	e79c      	b.n	80004d2 <__udivmoddi4+0x222>
 8000598:	eba1 0109 	sub.w	r1, r1, r9
 800059c:	46c4      	mov	ip, r8
 800059e:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a2:	fb09 f804 	mul.w	r8, r9, r4
 80005a6:	e7c4      	b.n	8000532 <__udivmoddi4+0x282>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int ch)
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b082      	sub	sp, #8
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 80005b4:	1d39      	adds	r1, r7, #4
 80005b6:	f04f 33ff 	mov.w	r3, #4294967295
 80005ba:	2201      	movs	r2, #1
 80005bc:	4803      	ldr	r0, [pc, #12]	@ (80005cc <__io_putchar+0x20>)
 80005be:	f004 fc77 	bl	8004eb0 <HAL_UART_Transmit>
    return ch;
 80005c2:	687b      	ldr	r3, [r7, #4]
}
 80005c4:	4618      	mov	r0, r3
 80005c6:	3708      	adds	r7, #8
 80005c8:	46bd      	mov	sp, r7
 80005ca:	bd80      	pop	{r7, pc}
 80005cc:	200001bc 	.word	0x200001bc

080005d0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005d0:	b580      	push	{r7, lr}
 80005d2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005d4:	f000 ffc6 	bl	8001564 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005d8:	f000 f866 	bl	80006a8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005dc:	f000 fa20 	bl	8000a20 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80005e0:	f000 f9be 	bl	8000960 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 80005e4:	f000 f9ec 	bl	80009c0 <MX_USART3_UART_Init>
  MX_USART1_UART_Init();
 80005e8:	f000 f98a 	bl	8000900 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 80005ec:	f000 f8ae 	bl	800074c <MX_ADC1_Init>
  MX_TIM2_Init();
 80005f0:	f000 f922 	bl	8000838 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */


  HAL_Delay(1000); // wait for modules to boot
 80005f4:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80005f8:	f001 f830 	bl	800165c <HAL_Delay>

  printf("Initializing LoRa module...\r\n");
 80005fc:	4825      	ldr	r0, [pc, #148]	@ (8000694 <main+0xc4>)
 80005fe:	f005 ff17 	bl	8006430 <puts>
  LoRa_StartReceive_IT(&huart1);      // Re-enable interrupt mode

  #endif

  #ifdef NODE_BETA
  LoRa_Init(&huart3, 2);  // Beta has address 2
 8000602:	2102      	movs	r1, #2
 8000604:	4824      	ldr	r0, [pc, #144]	@ (8000698 <main+0xc8>)
 8000606:	f000 fb81 	bl	8000d0c <LoRa_Init>
  #endif

  printf("LoRa init complete.\r\n");
 800060a:	4824      	ldr	r0, [pc, #144]	@ (800069c <main+0xcc>)
 800060c:	f005 ff10 	bl	8006430 <puts>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
//	       Beta node: send-only
	      if (HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin) == GPIO_PIN_RESET)
 8000610:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000614:	4822      	ldr	r0, [pc, #136]	@ (80006a0 <main+0xd0>)
 8000616:	f002 fb23 	bl	8002c60 <HAL_GPIO_ReadPin>
 800061a:	4603      	mov	r3, r0
 800061c:	2b00      	cmp	r3, #0
 800061e:	d12f      	bne.n	8000680 <main+0xb0>
	      {
	          HAL_Delay(50);  // debounce
 8000620:	2032      	movs	r0, #50	@ 0x32
 8000622:	f001 f81b 	bl	800165c <HAL_Delay>

	          // Optional: short wait to ensure LoRa module is ready
	          HAL_Delay(10);
 8000626:	200a      	movs	r0, #10
 8000628:	f001 f818 	bl	800165c <HAL_Delay>

	          // Flush UART to clear any stray data
	          __HAL_UART_FLUSH_DRREGISTER(&huart3);
 800062c:	4b1a      	ldr	r3, [pc, #104]	@ (8000698 <main+0xc8>)
 800062e:	681b      	ldr	r3, [r3, #0]
 8000630:	8b1b      	ldrh	r3, [r3, #24]
 8000632:	b29a      	uxth	r2, r3
 8000634:	4b18      	ldr	r3, [pc, #96]	@ (8000698 <main+0xc8>)
 8000636:	681b      	ldr	r3, [r3, #0]
 8000638:	f042 0208 	orr.w	r2, r2, #8
 800063c:	b292      	uxth	r2, r2
 800063e:	831a      	strh	r2, [r3, #24]
 8000640:	4b15      	ldr	r3, [pc, #84]	@ (8000698 <main+0xc8>)
 8000642:	681b      	ldr	r3, [r3, #0]
 8000644:	8b1b      	ldrh	r3, [r3, #24]
 8000646:	b29a      	uxth	r2, r3
 8000648:	4b13      	ldr	r3, [pc, #76]	@ (8000698 <main+0xc8>)
 800064a:	681b      	ldr	r3, [r3, #0]
 800064c:	f042 0210 	orr.w	r2, r2, #16
 8000650:	b292      	uxth	r2, r2
 8000652:	831a      	strh	r2, [r3, #24]
	          __HAL_UART_CLEAR_OREFLAG(&huart3);
 8000654:	4b10      	ldr	r3, [pc, #64]	@ (8000698 <main+0xc8>)
 8000656:	681b      	ldr	r3, [r3, #0]
 8000658:	2208      	movs	r2, #8
 800065a:	621a      	str	r2, [r3, #32]
	          __HAL_UART_CLEAR_FLAG(&huart3, UART_CLEAR_NEF);
 800065c:	4b0e      	ldr	r3, [pc, #56]	@ (8000698 <main+0xc8>)
 800065e:	681b      	ldr	r3, [r3, #0]
 8000660:	2204      	movs	r2, #4
 8000662:	621a      	str	r2, [r3, #32]

//	           Send message to Alpha (address 1)
	          LoRa_SendMessage(&huart3, 1, "LEFT");
 8000664:	4a0f      	ldr	r2, [pc, #60]	@ (80006a4 <main+0xd4>)
 8000666:	2101      	movs	r1, #1
 8000668:	480b      	ldr	r0, [pc, #44]	@ (8000698 <main+0xc8>)
 800066a:	f000 fc35 	bl	8000ed8 <LoRa_SendMessage>


	          // Wait for button release to avoid multiple sends
	          while (HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin) == GPIO_PIN_SET);
 800066e:	bf00      	nop
 8000670:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000674:	480a      	ldr	r0, [pc, #40]	@ (80006a0 <main+0xd0>)
 8000676:	f002 faf3 	bl	8002c60 <HAL_GPIO_ReadPin>
 800067a:	4603      	mov	r3, r0
 800067c:	2b01      	cmp	r3, #1
 800067e:	d0f7      	beq.n	8000670 <main+0xa0>
	      }

	          // LED feedback
	          HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8000680:	2120      	movs	r1, #32
 8000682:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000686:	f002 fb1b 	bl	8002cc0 <HAL_GPIO_TogglePin>

	      HAL_Delay(100);
 800068a:	2064      	movs	r0, #100	@ 0x64
 800068c:	f000 ffe6 	bl	800165c <HAL_Delay>
	      if (HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin) == GPIO_PIN_RESET)
 8000690:	e7be      	b.n	8000610 <main+0x40>
 8000692:	bf00      	nop
 8000694:	08007538 	.word	0x08007538
 8000698:	20000244 	.word	0x20000244
 800069c:	08007558 	.word	0x08007558
 80006a0:	48000800 	.word	0x48000800
 80006a4:	08007570 	.word	0x08007570

080006a8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006a8:	b580      	push	{r7, lr}
 80006aa:	b096      	sub	sp, #88	@ 0x58
 80006ac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006ae:	f107 0314 	add.w	r3, r7, #20
 80006b2:	2244      	movs	r2, #68	@ 0x44
 80006b4:	2100      	movs	r1, #0
 80006b6:	4618      	mov	r0, r3
 80006b8:	f005 ffd0 	bl	800665c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006bc:	463b      	mov	r3, r7
 80006be:	2200      	movs	r2, #0
 80006c0:	601a      	str	r2, [r3, #0]
 80006c2:	605a      	str	r2, [r3, #4]
 80006c4:	609a      	str	r2, [r3, #8]
 80006c6:	60da      	str	r2, [r3, #12]
 80006c8:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80006ca:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80006ce:	f002 fb1f 	bl	8002d10 <HAL_PWREx_ControlVoltageScaling>
 80006d2:	4603      	mov	r3, r0
 80006d4:	2b00      	cmp	r3, #0
 80006d6:	d001      	beq.n	80006dc <SystemClock_Config+0x34>
  {
    Error_Handler();
 80006d8:	f000 fc26 	bl	8000f28 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006dc:	2302      	movs	r3, #2
 80006de:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006e0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80006e4:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006e6:	2310      	movs	r3, #16
 80006e8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006ea:	2302      	movs	r3, #2
 80006ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80006ee:	2302      	movs	r3, #2
 80006f0:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80006f2:	2301      	movs	r3, #1
 80006f4:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 80006f6:	230a      	movs	r3, #10
 80006f8:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80006fa:	2307      	movs	r3, #7
 80006fc:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80006fe:	2302      	movs	r3, #2
 8000700:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000702:	2302      	movs	r3, #2
 8000704:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000706:	f107 0314 	add.w	r3, r7, #20
 800070a:	4618      	mov	r0, r3
 800070c:	f002 fb56 	bl	8002dbc <HAL_RCC_OscConfig>
 8000710:	4603      	mov	r3, r0
 8000712:	2b00      	cmp	r3, #0
 8000714:	d001      	beq.n	800071a <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000716:	f000 fc07 	bl	8000f28 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800071a:	230f      	movs	r3, #15
 800071c:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800071e:	2303      	movs	r3, #3
 8000720:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000722:	2300      	movs	r3, #0
 8000724:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000726:	2300      	movs	r3, #0
 8000728:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800072a:	2300      	movs	r3, #0
 800072c:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800072e:	463b      	mov	r3, r7
 8000730:	2104      	movs	r1, #4
 8000732:	4618      	mov	r0, r3
 8000734:	f002 ff1e 	bl	8003574 <HAL_RCC_ClockConfig>
 8000738:	4603      	mov	r3, r0
 800073a:	2b00      	cmp	r3, #0
 800073c:	d001      	beq.n	8000742 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800073e:	f000 fbf3 	bl	8000f28 <Error_Handler>
  }
}
 8000742:	bf00      	nop
 8000744:	3758      	adds	r7, #88	@ 0x58
 8000746:	46bd      	mov	sp, r7
 8000748:	bd80      	pop	{r7, pc}
	...

0800074c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800074c:	b580      	push	{r7, lr}
 800074e:	b08a      	sub	sp, #40	@ 0x28
 8000750:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000752:	f107 031c 	add.w	r3, r7, #28
 8000756:	2200      	movs	r2, #0
 8000758:	601a      	str	r2, [r3, #0]
 800075a:	605a      	str	r2, [r3, #4]
 800075c:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800075e:	1d3b      	adds	r3, r7, #4
 8000760:	2200      	movs	r2, #0
 8000762:	601a      	str	r2, [r3, #0]
 8000764:	605a      	str	r2, [r3, #4]
 8000766:	609a      	str	r2, [r3, #8]
 8000768:	60da      	str	r2, [r3, #12]
 800076a:	611a      	str	r2, [r3, #16]
 800076c:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800076e:	4b2f      	ldr	r3, [pc, #188]	@ (800082c <MX_ADC1_Init+0xe0>)
 8000770:	4a2f      	ldr	r2, [pc, #188]	@ (8000830 <MX_ADC1_Init+0xe4>)
 8000772:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000774:	4b2d      	ldr	r3, [pc, #180]	@ (800082c <MX_ADC1_Init+0xe0>)
 8000776:	2200      	movs	r2, #0
 8000778:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800077a:	4b2c      	ldr	r3, [pc, #176]	@ (800082c <MX_ADC1_Init+0xe0>)
 800077c:	2200      	movs	r2, #0
 800077e:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000780:	4b2a      	ldr	r3, [pc, #168]	@ (800082c <MX_ADC1_Init+0xe0>)
 8000782:	2200      	movs	r2, #0
 8000784:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000786:	4b29      	ldr	r3, [pc, #164]	@ (800082c <MX_ADC1_Init+0xe0>)
 8000788:	2200      	movs	r2, #0
 800078a:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800078c:	4b27      	ldr	r3, [pc, #156]	@ (800082c <MX_ADC1_Init+0xe0>)
 800078e:	2204      	movs	r2, #4
 8000790:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000792:	4b26      	ldr	r3, [pc, #152]	@ (800082c <MX_ADC1_Init+0xe0>)
 8000794:	2200      	movs	r2, #0
 8000796:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000798:	4b24      	ldr	r3, [pc, #144]	@ (800082c <MX_ADC1_Init+0xe0>)
 800079a:	2200      	movs	r2, #0
 800079c:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 800079e:	4b23      	ldr	r3, [pc, #140]	@ (800082c <MX_ADC1_Init+0xe0>)
 80007a0:	2201      	movs	r2, #1
 80007a2:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80007a4:	4b21      	ldr	r3, [pc, #132]	@ (800082c <MX_ADC1_Init+0xe0>)
 80007a6:	2200      	movs	r2, #0
 80007a8:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80007ac:	4b1f      	ldr	r3, [pc, #124]	@ (800082c <MX_ADC1_Init+0xe0>)
 80007ae:	2200      	movs	r2, #0
 80007b0:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80007b2:	4b1e      	ldr	r3, [pc, #120]	@ (800082c <MX_ADC1_Init+0xe0>)
 80007b4:	2200      	movs	r2, #0
 80007b6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80007b8:	4b1c      	ldr	r3, [pc, #112]	@ (800082c <MX_ADC1_Init+0xe0>)
 80007ba:	2200      	movs	r2, #0
 80007bc:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80007c0:	4b1a      	ldr	r3, [pc, #104]	@ (800082c <MX_ADC1_Init+0xe0>)
 80007c2:	2200      	movs	r2, #0
 80007c4:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 80007c6:	4b19      	ldr	r3, [pc, #100]	@ (800082c <MX_ADC1_Init+0xe0>)
 80007c8:	2200      	movs	r2, #0
 80007ca:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80007ce:	4817      	ldr	r0, [pc, #92]	@ (800082c <MX_ADC1_Init+0xe0>)
 80007d0:	f001 f8f4 	bl	80019bc <HAL_ADC_Init>
 80007d4:	4603      	mov	r3, r0
 80007d6:	2b00      	cmp	r3, #0
 80007d8:	d001      	beq.n	80007de <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 80007da:	f000 fba5 	bl	8000f28 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80007de:	2300      	movs	r3, #0
 80007e0:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80007e2:	f107 031c 	add.w	r3, r7, #28
 80007e6:	4619      	mov	r1, r3
 80007e8:	4810      	ldr	r0, [pc, #64]	@ (800082c <MX_ADC1_Init+0xe0>)
 80007ea:	f001 fe4f 	bl	800248c <HAL_ADCEx_MultiModeConfigChannel>
 80007ee:	4603      	mov	r3, r0
 80007f0:	2b00      	cmp	r3, #0
 80007f2:	d001      	beq.n	80007f8 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 80007f4:	f000 fb98 	bl	8000f28 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_11;
 80007f8:	4b0e      	ldr	r3, [pc, #56]	@ (8000834 <MX_ADC1_Init+0xe8>)
 80007fa:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80007fc:	2306      	movs	r3, #6
 80007fe:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000800:	2300      	movs	r3, #0
 8000802:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000804:	237f      	movs	r3, #127	@ 0x7f
 8000806:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000808:	2304      	movs	r3, #4
 800080a:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 800080c:	2300      	movs	r3, #0
 800080e:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000810:	1d3b      	adds	r3, r7, #4
 8000812:	4619      	mov	r1, r3
 8000814:	4805      	ldr	r0, [pc, #20]	@ (800082c <MX_ADC1_Init+0xe0>)
 8000816:	f001 fa21 	bl	8001c5c <HAL_ADC_ConfigChannel>
 800081a:	4603      	mov	r3, r0
 800081c:	2b00      	cmp	r3, #0
 800081e:	d001      	beq.n	8000824 <MX_ADC1_Init+0xd8>
  {
    Error_Handler();
 8000820:	f000 fb82 	bl	8000f28 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000824:	bf00      	nop
 8000826:	3728      	adds	r7, #40	@ 0x28
 8000828:	46bd      	mov	sp, r7
 800082a:	bd80      	pop	{r7, pc}
 800082c:	20000084 	.word	0x20000084
 8000830:	50040000 	.word	0x50040000
 8000834:	2e300800 	.word	0x2e300800

08000838 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000838:	b580      	push	{r7, lr}
 800083a:	b08a      	sub	sp, #40	@ 0x28
 800083c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800083e:	f107 031c 	add.w	r3, r7, #28
 8000842:	2200      	movs	r2, #0
 8000844:	601a      	str	r2, [r3, #0]
 8000846:	605a      	str	r2, [r3, #4]
 8000848:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800084a:	463b      	mov	r3, r7
 800084c:	2200      	movs	r2, #0
 800084e:	601a      	str	r2, [r3, #0]
 8000850:	605a      	str	r2, [r3, #4]
 8000852:	609a      	str	r2, [r3, #8]
 8000854:	60da      	str	r2, [r3, #12]
 8000856:	611a      	str	r2, [r3, #16]
 8000858:	615a      	str	r2, [r3, #20]
 800085a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800085c:	4b27      	ldr	r3, [pc, #156]	@ (80008fc <MX_TIM2_Init+0xc4>)
 800085e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000862:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8000864:	4b25      	ldr	r3, [pc, #148]	@ (80008fc <MX_TIM2_Init+0xc4>)
 8000866:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 800086a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800086c:	4b23      	ldr	r3, [pc, #140]	@ (80008fc <MX_TIM2_Init+0xc4>)
 800086e:	2200      	movs	r2, #0
 8000870:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 200-1;
 8000872:	4b22      	ldr	r3, [pc, #136]	@ (80008fc <MX_TIM2_Init+0xc4>)
 8000874:	22c7      	movs	r2, #199	@ 0xc7
 8000876:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000878:	4b20      	ldr	r3, [pc, #128]	@ (80008fc <MX_TIM2_Init+0xc4>)
 800087a:	2200      	movs	r2, #0
 800087c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800087e:	4b1f      	ldr	r3, [pc, #124]	@ (80008fc <MX_TIM2_Init+0xc4>)
 8000880:	2200      	movs	r2, #0
 8000882:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000884:	481d      	ldr	r0, [pc, #116]	@ (80008fc <MX_TIM2_Init+0xc4>)
 8000886:	f003 fd55 	bl	8004334 <HAL_TIM_PWM_Init>
 800088a:	4603      	mov	r3, r0
 800088c:	2b00      	cmp	r3, #0
 800088e:	d001      	beq.n	8000894 <MX_TIM2_Init+0x5c>
  {
    Error_Handler();
 8000890:	f000 fb4a 	bl	8000f28 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000894:	2300      	movs	r3, #0
 8000896:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000898:	2300      	movs	r3, #0
 800089a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800089c:	f107 031c 	add.w	r3, r7, #28
 80008a0:	4619      	mov	r1, r3
 80008a2:	4816      	ldr	r0, [pc, #88]	@ (80008fc <MX_TIM2_Init+0xc4>)
 80008a4:	f004 fa2e 	bl	8004d04 <HAL_TIMEx_MasterConfigSynchronization>
 80008a8:	4603      	mov	r3, r0
 80008aa:	2b00      	cmp	r3, #0
 80008ac:	d001      	beq.n	80008b2 <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 80008ae:	f000 fb3b 	bl	8000f28 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80008b2:	2360      	movs	r3, #96	@ 0x60
 80008b4:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80008b6:	2300      	movs	r3, #0
 80008b8:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80008ba:	2300      	movs	r3, #0
 80008bc:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80008be:	2300      	movs	r3, #0
 80008c0:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80008c2:	463b      	mov	r3, r7
 80008c4:	2200      	movs	r2, #0
 80008c6:	4619      	mov	r1, r3
 80008c8:	480c      	ldr	r0, [pc, #48]	@ (80008fc <MX_TIM2_Init+0xc4>)
 80008ca:	f003 fd8b 	bl	80043e4 <HAL_TIM_PWM_ConfigChannel>
 80008ce:	4603      	mov	r3, r0
 80008d0:	2b00      	cmp	r3, #0
 80008d2:	d001      	beq.n	80008d8 <MX_TIM2_Init+0xa0>
  {
    Error_Handler();
 80008d4:	f000 fb28 	bl	8000f28 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80008d8:	463b      	mov	r3, r7
 80008da:	2208      	movs	r2, #8
 80008dc:	4619      	mov	r1, r3
 80008de:	4807      	ldr	r0, [pc, #28]	@ (80008fc <MX_TIM2_Init+0xc4>)
 80008e0:	f003 fd80 	bl	80043e4 <HAL_TIM_PWM_ConfigChannel>
 80008e4:	4603      	mov	r3, r0
 80008e6:	2b00      	cmp	r3, #0
 80008e8:	d001      	beq.n	80008ee <MX_TIM2_Init+0xb6>
  {
    Error_Handler();
 80008ea:	f000 fb1d 	bl	8000f28 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80008ee:	4803      	ldr	r0, [pc, #12]	@ (80008fc <MX_TIM2_Init+0xc4>)
 80008f0:	f000 fbca 	bl	8001088 <HAL_TIM_MspPostInit>

}
 80008f4:	bf00      	nop
 80008f6:	3728      	adds	r7, #40	@ 0x28
 80008f8:	46bd      	mov	sp, r7
 80008fa:	bd80      	pop	{r7, pc}
 80008fc:	200000e8 	.word	0x200000e8

08000900 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000900:	b580      	push	{r7, lr}
 8000902:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000904:	4b14      	ldr	r3, [pc, #80]	@ (8000958 <MX_USART1_UART_Init+0x58>)
 8000906:	4a15      	ldr	r2, [pc, #84]	@ (800095c <MX_USART1_UART_Init+0x5c>)
 8000908:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800090a:	4b13      	ldr	r3, [pc, #76]	@ (8000958 <MX_USART1_UART_Init+0x58>)
 800090c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000910:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000912:	4b11      	ldr	r3, [pc, #68]	@ (8000958 <MX_USART1_UART_Init+0x58>)
 8000914:	2200      	movs	r2, #0
 8000916:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000918:	4b0f      	ldr	r3, [pc, #60]	@ (8000958 <MX_USART1_UART_Init+0x58>)
 800091a:	2200      	movs	r2, #0
 800091c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800091e:	4b0e      	ldr	r3, [pc, #56]	@ (8000958 <MX_USART1_UART_Init+0x58>)
 8000920:	2200      	movs	r2, #0
 8000922:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000924:	4b0c      	ldr	r3, [pc, #48]	@ (8000958 <MX_USART1_UART_Init+0x58>)
 8000926:	220c      	movs	r2, #12
 8000928:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800092a:	4b0b      	ldr	r3, [pc, #44]	@ (8000958 <MX_USART1_UART_Init+0x58>)
 800092c:	2200      	movs	r2, #0
 800092e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000930:	4b09      	ldr	r3, [pc, #36]	@ (8000958 <MX_USART1_UART_Init+0x58>)
 8000932:	2200      	movs	r2, #0
 8000934:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000936:	4b08      	ldr	r3, [pc, #32]	@ (8000958 <MX_USART1_UART_Init+0x58>)
 8000938:	2200      	movs	r2, #0
 800093a:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800093c:	4b06      	ldr	r3, [pc, #24]	@ (8000958 <MX_USART1_UART_Init+0x58>)
 800093e:	2200      	movs	r2, #0
 8000940:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000942:	4805      	ldr	r0, [pc, #20]	@ (8000958 <MX_USART1_UART_Init+0x58>)
 8000944:	f004 fa66 	bl	8004e14 <HAL_UART_Init>
 8000948:	4603      	mov	r3, r0
 800094a:	2b00      	cmp	r3, #0
 800094c:	d001      	beq.n	8000952 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 800094e:	f000 faeb 	bl	8000f28 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000952:	bf00      	nop
 8000954:	bd80      	pop	{r7, pc}
 8000956:	bf00      	nop
 8000958:	20000134 	.word	0x20000134
 800095c:	40013800 	.word	0x40013800

08000960 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000960:	b580      	push	{r7, lr}
 8000962:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000964:	4b14      	ldr	r3, [pc, #80]	@ (80009b8 <MX_USART2_UART_Init+0x58>)
 8000966:	4a15      	ldr	r2, [pc, #84]	@ (80009bc <MX_USART2_UART_Init+0x5c>)
 8000968:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800096a:	4b13      	ldr	r3, [pc, #76]	@ (80009b8 <MX_USART2_UART_Init+0x58>)
 800096c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000970:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000972:	4b11      	ldr	r3, [pc, #68]	@ (80009b8 <MX_USART2_UART_Init+0x58>)
 8000974:	2200      	movs	r2, #0
 8000976:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000978:	4b0f      	ldr	r3, [pc, #60]	@ (80009b8 <MX_USART2_UART_Init+0x58>)
 800097a:	2200      	movs	r2, #0
 800097c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800097e:	4b0e      	ldr	r3, [pc, #56]	@ (80009b8 <MX_USART2_UART_Init+0x58>)
 8000980:	2200      	movs	r2, #0
 8000982:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000984:	4b0c      	ldr	r3, [pc, #48]	@ (80009b8 <MX_USART2_UART_Init+0x58>)
 8000986:	220c      	movs	r2, #12
 8000988:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800098a:	4b0b      	ldr	r3, [pc, #44]	@ (80009b8 <MX_USART2_UART_Init+0x58>)
 800098c:	2200      	movs	r2, #0
 800098e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000990:	4b09      	ldr	r3, [pc, #36]	@ (80009b8 <MX_USART2_UART_Init+0x58>)
 8000992:	2200      	movs	r2, #0
 8000994:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000996:	4b08      	ldr	r3, [pc, #32]	@ (80009b8 <MX_USART2_UART_Init+0x58>)
 8000998:	2200      	movs	r2, #0
 800099a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800099c:	4b06      	ldr	r3, [pc, #24]	@ (80009b8 <MX_USART2_UART_Init+0x58>)
 800099e:	2200      	movs	r2, #0
 80009a0:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80009a2:	4805      	ldr	r0, [pc, #20]	@ (80009b8 <MX_USART2_UART_Init+0x58>)
 80009a4:	f004 fa36 	bl	8004e14 <HAL_UART_Init>
 80009a8:	4603      	mov	r3, r0
 80009aa:	2b00      	cmp	r3, #0
 80009ac:	d001      	beq.n	80009b2 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80009ae:	f000 fabb 	bl	8000f28 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80009b2:	bf00      	nop
 80009b4:	bd80      	pop	{r7, pc}
 80009b6:	bf00      	nop
 80009b8:	200001bc 	.word	0x200001bc
 80009bc:	40004400 	.word	0x40004400

080009c0 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80009c0:	b580      	push	{r7, lr}
 80009c2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80009c4:	4b14      	ldr	r3, [pc, #80]	@ (8000a18 <MX_USART3_UART_Init+0x58>)
 80009c6:	4a15      	ldr	r2, [pc, #84]	@ (8000a1c <MX_USART3_UART_Init+0x5c>)
 80009c8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80009ca:	4b13      	ldr	r3, [pc, #76]	@ (8000a18 <MX_USART3_UART_Init+0x58>)
 80009cc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80009d0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80009d2:	4b11      	ldr	r3, [pc, #68]	@ (8000a18 <MX_USART3_UART_Init+0x58>)
 80009d4:	2200      	movs	r2, #0
 80009d6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80009d8:	4b0f      	ldr	r3, [pc, #60]	@ (8000a18 <MX_USART3_UART_Init+0x58>)
 80009da:	2200      	movs	r2, #0
 80009dc:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80009de:	4b0e      	ldr	r3, [pc, #56]	@ (8000a18 <MX_USART3_UART_Init+0x58>)
 80009e0:	2200      	movs	r2, #0
 80009e2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80009e4:	4b0c      	ldr	r3, [pc, #48]	@ (8000a18 <MX_USART3_UART_Init+0x58>)
 80009e6:	220c      	movs	r2, #12
 80009e8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80009ea:	4b0b      	ldr	r3, [pc, #44]	@ (8000a18 <MX_USART3_UART_Init+0x58>)
 80009ec:	2200      	movs	r2, #0
 80009ee:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80009f0:	4b09      	ldr	r3, [pc, #36]	@ (8000a18 <MX_USART3_UART_Init+0x58>)
 80009f2:	2200      	movs	r2, #0
 80009f4:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80009f6:	4b08      	ldr	r3, [pc, #32]	@ (8000a18 <MX_USART3_UART_Init+0x58>)
 80009f8:	2200      	movs	r2, #0
 80009fa:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80009fc:	4b06      	ldr	r3, [pc, #24]	@ (8000a18 <MX_USART3_UART_Init+0x58>)
 80009fe:	2200      	movs	r2, #0
 8000a00:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000a02:	4805      	ldr	r0, [pc, #20]	@ (8000a18 <MX_USART3_UART_Init+0x58>)
 8000a04:	f004 fa06 	bl	8004e14 <HAL_UART_Init>
 8000a08:	4603      	mov	r3, r0
 8000a0a:	2b00      	cmp	r3, #0
 8000a0c:	d001      	beq.n	8000a12 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8000a0e:	f000 fa8b 	bl	8000f28 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000a12:	bf00      	nop
 8000a14:	bd80      	pop	{r7, pc}
 8000a16:	bf00      	nop
 8000a18:	20000244 	.word	0x20000244
 8000a1c:	40004800 	.word	0x40004800

08000a20 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a20:	b580      	push	{r7, lr}
 8000a22:	b08a      	sub	sp, #40	@ 0x28
 8000a24:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a26:	f107 0314 	add.w	r3, r7, #20
 8000a2a:	2200      	movs	r2, #0
 8000a2c:	601a      	str	r2, [r3, #0]
 8000a2e:	605a      	str	r2, [r3, #4]
 8000a30:	609a      	str	r2, [r3, #8]
 8000a32:	60da      	str	r2, [r3, #12]
 8000a34:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a36:	4b35      	ldr	r3, [pc, #212]	@ (8000b0c <MX_GPIO_Init+0xec>)
 8000a38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a3a:	4a34      	ldr	r2, [pc, #208]	@ (8000b0c <MX_GPIO_Init+0xec>)
 8000a3c:	f043 0304 	orr.w	r3, r3, #4
 8000a40:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a42:	4b32      	ldr	r3, [pc, #200]	@ (8000b0c <MX_GPIO_Init+0xec>)
 8000a44:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a46:	f003 0304 	and.w	r3, r3, #4
 8000a4a:	613b      	str	r3, [r7, #16]
 8000a4c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000a4e:	4b2f      	ldr	r3, [pc, #188]	@ (8000b0c <MX_GPIO_Init+0xec>)
 8000a50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a52:	4a2e      	ldr	r2, [pc, #184]	@ (8000b0c <MX_GPIO_Init+0xec>)
 8000a54:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000a58:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a5a:	4b2c      	ldr	r3, [pc, #176]	@ (8000b0c <MX_GPIO_Init+0xec>)
 8000a5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a5e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000a62:	60fb      	str	r3, [r7, #12]
 8000a64:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a66:	4b29      	ldr	r3, [pc, #164]	@ (8000b0c <MX_GPIO_Init+0xec>)
 8000a68:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a6a:	4a28      	ldr	r2, [pc, #160]	@ (8000b0c <MX_GPIO_Init+0xec>)
 8000a6c:	f043 0301 	orr.w	r3, r3, #1
 8000a70:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a72:	4b26      	ldr	r3, [pc, #152]	@ (8000b0c <MX_GPIO_Init+0xec>)
 8000a74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a76:	f003 0301 	and.w	r3, r3, #1
 8000a7a:	60bb      	str	r3, [r7, #8]
 8000a7c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a7e:	4b23      	ldr	r3, [pc, #140]	@ (8000b0c <MX_GPIO_Init+0xec>)
 8000a80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a82:	4a22      	ldr	r2, [pc, #136]	@ (8000b0c <MX_GPIO_Init+0xec>)
 8000a84:	f043 0302 	orr.w	r3, r3, #2
 8000a88:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a8a:	4b20      	ldr	r3, [pc, #128]	@ (8000b0c <MX_GPIO_Init+0xec>)
 8000a8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a8e:	f003 0302 	and.w	r3, r3, #2
 8000a92:	607b      	str	r3, [r7, #4]
 8000a94:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, RLED_Pin|YLED_Pin, GPIO_PIN_RESET);
 8000a96:	2200      	movs	r2, #0
 8000a98:	2103      	movs	r1, #3
 8000a9a:	481d      	ldr	r0, [pc, #116]	@ (8000b10 <MX_GPIO_Init+0xf0>)
 8000a9c:	f002 f8f8 	bl	8002c90 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GLED_Pin|BLED_Pin|LD2_Pin, GPIO_PIN_RESET);
 8000aa0:	2200      	movs	r2, #0
 8000aa2:	2123      	movs	r1, #35	@ 0x23
 8000aa4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000aa8:	f002 f8f2 	bl	8002c90 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000aac:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000ab0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000ab2:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000ab6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ab8:	2300      	movs	r3, #0
 8000aba:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000abc:	f107 0314 	add.w	r3, r7, #20
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4813      	ldr	r0, [pc, #76]	@ (8000b10 <MX_GPIO_Init+0xf0>)
 8000ac4:	f001 ff22 	bl	800290c <HAL_GPIO_Init>

  /*Configure GPIO pins : RLED_Pin YLED_Pin */
  GPIO_InitStruct.Pin = RLED_Pin|YLED_Pin;
 8000ac8:	2303      	movs	r3, #3
 8000aca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000acc:	2301      	movs	r3, #1
 8000ace:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ad0:	2300      	movs	r3, #0
 8000ad2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ad4:	2300      	movs	r3, #0
 8000ad6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ad8:	f107 0314 	add.w	r3, r7, #20
 8000adc:	4619      	mov	r1, r3
 8000ade:	480c      	ldr	r0, [pc, #48]	@ (8000b10 <MX_GPIO_Init+0xf0>)
 8000ae0:	f001 ff14 	bl	800290c <HAL_GPIO_Init>

  /*Configure GPIO pins : GLED_Pin BLED_Pin LD2_Pin */
  GPIO_InitStruct.Pin = GLED_Pin|BLED_Pin|LD2_Pin;
 8000ae4:	2323      	movs	r3, #35	@ 0x23
 8000ae6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ae8:	2301      	movs	r3, #1
 8000aea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aec:	2300      	movs	r3, #0
 8000aee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000af0:	2300      	movs	r3, #0
 8000af2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000af4:	f107 0314 	add.w	r3, r7, #20
 8000af8:	4619      	mov	r1, r3
 8000afa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000afe:	f001 ff05 	bl	800290c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000b02:	bf00      	nop
 8000b04:	3728      	adds	r7, #40	@ 0x28
 8000b06:	46bd      	mov	sp, r7
 8000b08:	bd80      	pop	{r7, pc}
 8000b0a:	bf00      	nop
 8000b0c:	40021000 	.word	0x40021000
 8000b10:	48000800 	.word	0x48000800

08000b14 <LoRa_SendCommand>:
    }
}

// Send AT command and wait for a +OK or +RCV response
bool LoRa_SendCommand(UART_HandleTypeDef *huart, const char *cmd, char *response_buf, uint16_t buf_len)
{
 8000b14:	b590      	push	{r4, r7, lr}
 8000b16:	b0c7      	sub	sp, #284	@ 0x11c
 8000b18:	af00      	add	r7, sp, #0
 8000b1a:	f507 748c 	add.w	r4, r7, #280	@ 0x118
 8000b1e:	f5a4 7486 	sub.w	r4, r4, #268	@ 0x10c
 8000b22:	6020      	str	r0, [r4, #0]
 8000b24:	f507 708c 	add.w	r0, r7, #280	@ 0x118
 8000b28:	f5a0 7088 	sub.w	r0, r0, #272	@ 0x110
 8000b2c:	6001      	str	r1, [r0, #0]
 8000b2e:	f507 718c 	add.w	r1, r7, #280	@ 0x118
 8000b32:	f5a1 718a 	sub.w	r1, r1, #276	@ 0x114
 8000b36:	600a      	str	r2, [r1, #0]
 8000b38:	461a      	mov	r2, r3
 8000b3a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000b3e:	f5a3 738b 	sub.w	r3, r3, #278	@ 0x116
 8000b42:	801a      	strh	r2, [r3, #0]
    char cmd_with_crlf[128];
    char rx_line[128];

    // Print command to console for debugging
    printf("-> %s\r\n", cmd);
 8000b44:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000b48:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8000b4c:	6819      	ldr	r1, [r3, #0]
 8000b4e:	484a      	ldr	r0, [pc, #296]	@ (8000c78 <LoRa_SendCommand+0x164>)
 8000b50:	f005 fc06 	bl	8006360 <iprintf>

    // 1. Send the command (must end with \r\n)
    snprintf(cmd_with_crlf, sizeof(cmd_with_crlf), "%s\r\n", cmd);
 8000b54:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000b58:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8000b5c:	f107 0094 	add.w	r0, r7, #148	@ 0x94
 8000b60:	681b      	ldr	r3, [r3, #0]
 8000b62:	4a46      	ldr	r2, [pc, #280]	@ (8000c7c <LoRa_SendCommand+0x168>)
 8000b64:	2180      	movs	r1, #128	@ 0x80
 8000b66:	f005 fc6b 	bl	8006440 <sniprintf>
    HAL_UART_Transmit(huart, (uint8_t*)cmd_with_crlf, strlen(cmd_with_crlf), HAL_MAX_DELAY);
 8000b6a:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8000b6e:	4618      	mov	r0, r3
 8000b70:	f7ff fb2e 	bl	80001d0 <strlen>
 8000b74:	4603      	mov	r3, r0
 8000b76:	b29a      	uxth	r2, r3
 8000b78:	f107 0194 	add.w	r1, r7, #148	@ 0x94
 8000b7c:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000b80:	f5a3 7086 	sub.w	r0, r3, #268	@ 0x10c
 8000b84:	f04f 33ff 	mov.w	r3, #4294967295
 8000b88:	6800      	ldr	r0, [r0, #0]
 8000b8a:	f004 f991 	bl	8004eb0 <HAL_UART_Transmit>

    // 2. Wait for a response (it might be +OK, or the requested data)
    // The module can return multiple lines (+<value> then +OK)
    uint32_t startTick = HAL_GetTick();
 8000b8e:	f000 fd59 	bl	8001644 <HAL_GetTick>
 8000b92:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114

    // Loop to read all lines until timeout or +OK is found
    while (HAL_GetTick() - startTick < LORA_RX_TIMEOUT)
 8000b96:	e057      	b.n	8000c48 <LoRa_SendCommand+0x134>
    {
        if (LoRa_ReadLine(huart, rx_line, sizeof(rx_line), LORA_RX_TIMEOUT / 4))
 8000b98:	f107 0114 	add.w	r1, r7, #20
 8000b9c:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000ba0:	f5a3 7086 	sub.w	r0, r3, #268	@ 0x10c
 8000ba4:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8000ba8:	2280      	movs	r2, #128	@ 0x80
 8000baa:	6800      	ldr	r0, [r0, #0]
 8000bac:	f000 f872 	bl	8000c94 <LoRa_ReadLine>
 8000bb0:	4603      	mov	r3, r0
 8000bb2:	2b00      	cmp	r3, #0
 8000bb4:	d048      	beq.n	8000c48 <LoRa_SendCommand+0x134>
        {
            printf("<- %s\r\n", rx_line);
 8000bb6:	f107 0314 	add.w	r3, r7, #20
 8000bba:	4619      	mov	r1, r3
 8000bbc:	4830      	ldr	r0, [pc, #192]	@ (8000c80 <LoRa_SendCommand+0x16c>)
 8000bbe:	f005 fbcf 	bl	8006360 <iprintf>

            // Check for success (+OK)
            if (strstr(rx_line, "+OK") != NULL)
 8000bc2:	f107 0314 	add.w	r3, r7, #20
 8000bc6:	492f      	ldr	r1, [pc, #188]	@ (8000c84 <LoRa_SendCommand+0x170>)
 8000bc8:	4618      	mov	r0, r3
 8000bca:	f005 fd62 	bl	8006692 <strstr>
 8000bce:	4603      	mov	r3, r0
 8000bd0:	2b00      	cmp	r3, #0
 8000bd2:	d001      	beq.n	8000bd8 <LoRa_SendCommand+0xc4>
            {
                return true;
 8000bd4:	2301      	movs	r3, #1
 8000bd6:	e049      	b.n	8000c6c <LoRa_SendCommand+0x158>
            }
            // Check for error (+ERR)
            else if (strstr(rx_line, "+ERR") != NULL)
 8000bd8:	f107 0314 	add.w	r3, r7, #20
 8000bdc:	492a      	ldr	r1, [pc, #168]	@ (8000c88 <LoRa_SendCommand+0x174>)
 8000bde:	4618      	mov	r0, r3
 8000be0:	f005 fd57 	bl	8006692 <strstr>
 8000be4:	4603      	mov	r3, r0
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	d009      	beq.n	8000bfe <LoRa_SendCommand+0xea>
            {
                printf("LoRa command failed: %s\r\n", cmd);
 8000bea:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000bee:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8000bf2:	6819      	ldr	r1, [r3, #0]
 8000bf4:	4825      	ldr	r0, [pc, #148]	@ (8000c8c <LoRa_SendCommand+0x178>)
 8000bf6:	f005 fbb3 	bl	8006360 <iprintf>
                return false;
 8000bfa:	2300      	movs	r3, #0
 8000bfc:	e036      	b.n	8000c6c <LoRa_SendCommand+0x158>
            }
            // Capture any non-status line (like AT+ADDRESS? response)
            else if (response_buf != NULL)
 8000bfe:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000c02:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8000c06:	681b      	ldr	r3, [r3, #0]
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	d01d      	beq.n	8000c48 <LoRa_SendCommand+0x134>
            {
                strncpy(response_buf, rx_line, buf_len - 1);
 8000c0c:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000c10:	f5a3 738b 	sub.w	r3, r3, #278	@ 0x116
 8000c14:	881b      	ldrh	r3, [r3, #0]
 8000c16:	3b01      	subs	r3, #1
 8000c18:	461a      	mov	r2, r3
 8000c1a:	f107 0114 	add.w	r1, r7, #20
 8000c1e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000c22:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8000c26:	6818      	ldr	r0, [r3, #0]
 8000c28:	f005 fd20 	bl	800666c <strncpy>
                response_buf[buf_len - 1] = '\0';
 8000c2c:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000c30:	f5a3 738b 	sub.w	r3, r3, #278	@ 0x116
 8000c34:	881b      	ldrh	r3, [r3, #0]
 8000c36:	3b01      	subs	r3, #1
 8000c38:	f507 728c 	add.w	r2, r7, #280	@ 0x118
 8000c3c:	f5a2 728a 	sub.w	r2, r2, #276	@ 0x114
 8000c40:	6812      	ldr	r2, [r2, #0]
 8000c42:	4413      	add	r3, r2
 8000c44:	2200      	movs	r2, #0
 8000c46:	701a      	strb	r2, [r3, #0]
    while (HAL_GetTick() - startTick < LORA_RX_TIMEOUT)
 8000c48:	f000 fcfc 	bl	8001644 <HAL_GetTick>
 8000c4c:	4602      	mov	r2, r0
 8000c4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8000c52:	1ad3      	subs	r3, r2, r3
 8000c54:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8000c58:	d39e      	bcc.n	8000b98 <LoRa_SendCommand+0x84>
            }
        }
    }

    // If timeout occurred without +OK or +ERR
    printf("LoRa command timed out: %s\r\n", cmd);
 8000c5a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000c5e:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8000c62:	6819      	ldr	r1, [r3, #0]
 8000c64:	480a      	ldr	r0, [pc, #40]	@ (8000c90 <LoRa_SendCommand+0x17c>)
 8000c66:	f005 fb7b 	bl	8006360 <iprintf>
    return false;
 8000c6a:	2300      	movs	r3, #0
}
 8000c6c:	4618      	mov	r0, r3
 8000c6e:	f507 778e 	add.w	r7, r7, #284	@ 0x11c
 8000c72:	46bd      	mov	sp, r7
 8000c74:	bd90      	pop	{r4, r7, pc}
 8000c76:	bf00      	nop
 8000c78:	08007628 	.word	0x08007628
 8000c7c:	08007630 	.word	0x08007630
 8000c80:	08007638 	.word	0x08007638
 8000c84:	08007640 	.word	0x08007640
 8000c88:	08007644 	.word	0x08007644
 8000c8c:	0800764c 	.word	0x0800764c
 8000c90:	08007668 	.word	0x08007668

08000c94 <LoRa_ReadLine>:

bool LoRa_ReadLine(UART_HandleTypeDef *huart, char *buffer, uint16_t max_len, uint32_t timeout)
{
 8000c94:	b580      	push	{r7, lr}
 8000c96:	b088      	sub	sp, #32
 8000c98:	af00      	add	r7, sp, #0
 8000c9a:	60f8      	str	r0, [r7, #12]
 8000c9c:	60b9      	str	r1, [r7, #8]
 8000c9e:	603b      	str	r3, [r7, #0]
 8000ca0:	4613      	mov	r3, r2
 8000ca2:	80fb      	strh	r3, [r7, #6]
    uint32_t start = HAL_GetTick();
 8000ca4:	f000 fcce 	bl	8001644 <HAL_GetTick>
 8000ca8:	61b8      	str	r0, [r7, #24]
    uint16_t pos = 0;
 8000caa:	2300      	movs	r3, #0
 8000cac:	83fb      	strh	r3, [r7, #30]
    char c;

    while (HAL_GetTick() - start < timeout)
 8000cae:	e020      	b.n	8000cf2 <LoRa_ReadLine+0x5e>
    {
        if (HAL_UART_Receive(huart, (uint8_t*)&c, 1, 5) == HAL_OK)
 8000cb0:	f107 0117 	add.w	r1, r7, #23
 8000cb4:	2305      	movs	r3, #5
 8000cb6:	2201      	movs	r2, #1
 8000cb8:	68f8      	ldr	r0, [r7, #12]
 8000cba:	f004 f982 	bl	8004fc2 <HAL_UART_Receive>
 8000cbe:	4603      	mov	r3, r0
 8000cc0:	2b00      	cmp	r3, #0
 8000cc2:	d116      	bne.n	8000cf2 <LoRa_ReadLine+0x5e>
        {
            if (c == '\n') {
 8000cc4:	7dfb      	ldrb	r3, [r7, #23]
 8000cc6:	2b0a      	cmp	r3, #10
 8000cc8:	d106      	bne.n	8000cd8 <LoRa_ReadLine+0x44>
                buffer[pos] = '\0';
 8000cca:	8bfb      	ldrh	r3, [r7, #30]
 8000ccc:	68ba      	ldr	r2, [r7, #8]
 8000cce:	4413      	add	r3, r2
 8000cd0:	2200      	movs	r2, #0
 8000cd2:	701a      	strb	r2, [r3, #0]
                return true;
 8000cd4:	2301      	movs	r3, #1
 8000cd6:	e015      	b.n	8000d04 <LoRa_ReadLine+0x70>
            }

            if (pos < max_len - 1) {
 8000cd8:	8bfa      	ldrh	r2, [r7, #30]
 8000cda:	88fb      	ldrh	r3, [r7, #6]
 8000cdc:	3b01      	subs	r3, #1
 8000cde:	429a      	cmp	r2, r3
 8000ce0:	da07      	bge.n	8000cf2 <LoRa_ReadLine+0x5e>
                buffer[pos++] = c;
 8000ce2:	8bfb      	ldrh	r3, [r7, #30]
 8000ce4:	1c5a      	adds	r2, r3, #1
 8000ce6:	83fa      	strh	r2, [r7, #30]
 8000ce8:	461a      	mov	r2, r3
 8000cea:	68bb      	ldr	r3, [r7, #8]
 8000cec:	4413      	add	r3, r2
 8000cee:	7dfa      	ldrb	r2, [r7, #23]
 8000cf0:	701a      	strb	r2, [r3, #0]
    while (HAL_GetTick() - start < timeout)
 8000cf2:	f000 fca7 	bl	8001644 <HAL_GetTick>
 8000cf6:	4602      	mov	r2, r0
 8000cf8:	69bb      	ldr	r3, [r7, #24]
 8000cfa:	1ad3      	subs	r3, r2, r3
 8000cfc:	683a      	ldr	r2, [r7, #0]
 8000cfe:	429a      	cmp	r2, r3
 8000d00:	d8d6      	bhi.n	8000cb0 <LoRa_ReadLine+0x1c>
            }
        }
    }

    return false; // timeout
 8000d02:	2300      	movs	r3, #0
}
 8000d04:	4618      	mov	r0, r3
 8000d06:	3720      	adds	r7, #32
 8000d08:	46bd      	mov	sp, r7
 8000d0a:	bd80      	pop	{r7, pc}

08000d0c <LoRa_Init>:

// Initialize LoRa module
bool LoRa_Init(UART_HandleTypeDef *huart, uint16_t address)
{
 8000d0c:	b580      	push	{r7, lr}
 8000d0e:	b0a4      	sub	sp, #144	@ 0x90
 8000d10:	af00      	add	r7, sp, #0
 8000d12:	6078      	str	r0, [r7, #4]
 8000d14:	460b      	mov	r3, r1
 8000d16:	807b      	strh	r3, [r7, #2]
    char cmd[64];
    bool success = true;
 8000d18:	2301      	movs	r3, #1
 8000d1a:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f

    // ---- Step 1: Flush and wait for module boot noise ----
    __HAL_UART_FLUSH_DRREGISTER(huart);
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	681b      	ldr	r3, [r3, #0]
 8000d22:	8b1b      	ldrh	r3, [r3, #24]
 8000d24:	b29a      	uxth	r2, r3
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	681b      	ldr	r3, [r3, #0]
 8000d2a:	f042 0208 	orr.w	r2, r2, #8
 8000d2e:	b292      	uxth	r2, r2
 8000d30:	831a      	strh	r2, [r3, #24]
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	681b      	ldr	r3, [r3, #0]
 8000d36:	8b1b      	ldrh	r3, [r3, #24]
 8000d38:	b29a      	uxth	r2, r3
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	681b      	ldr	r3, [r3, #0]
 8000d3e:	f042 0210 	orr.w	r2, r2, #16
 8000d42:	b292      	uxth	r2, r2
 8000d44:	831a      	strh	r2, [r3, #24]
    __HAL_UART_CLEAR_OREFLAG(huart);
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	681b      	ldr	r3, [r3, #0]
 8000d4a:	2208      	movs	r2, #8
 8000d4c:	621a      	str	r2, [r3, #32]
    HAL_Delay(500); // allow any "+READY" lines to finish
 8000d4e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000d52:	f000 fc83 	bl	800165c <HAL_Delay>

    // ---- Step 2: Clear out any leftover startup text ----
    char dummy[64];
    while (LoRa_ReadLine(huart, dummy, sizeof(dummy), 100))
 8000d56:	e005      	b.n	8000d64 <LoRa_Init+0x58>
    {
        printf("LoRa boot: %s\r\n", dummy); // optional
 8000d58:	f107 030c 	add.w	r3, r7, #12
 8000d5c:	4619      	mov	r1, r3
 8000d5e:	4852      	ldr	r0, [pc, #328]	@ (8000ea8 <LoRa_Init+0x19c>)
 8000d60:	f005 fafe 	bl	8006360 <iprintf>
    while (LoRa_ReadLine(huart, dummy, sizeof(dummy), 100))
 8000d64:	f107 010c 	add.w	r1, r7, #12
 8000d68:	2364      	movs	r3, #100	@ 0x64
 8000d6a:	2240      	movs	r2, #64	@ 0x40
 8000d6c:	6878      	ldr	r0, [r7, #4]
 8000d6e:	f7ff ff91 	bl	8000c94 <LoRa_ReadLine>
 8000d72:	4603      	mov	r3, r0
 8000d74:	2b00      	cmp	r3, #0
 8000d76:	d1ef      	bne.n	8000d58 <LoRa_Init+0x4c>
    }

    // ---- Step 3: Ping the module with AT ----
    HAL_Delay(50); // small extra delay
 8000d78:	2032      	movs	r0, #50	@ 0x32
 8000d7a:	f000 fc6f 	bl	800165c <HAL_Delay>
    success &= LoRa_SendCommand(huart, "AT", NULL, 0);
 8000d7e:	2300      	movs	r3, #0
 8000d80:	2200      	movs	r2, #0
 8000d82:	494a      	ldr	r1, [pc, #296]	@ (8000eac <LoRa_Init+0x1a0>)
 8000d84:	6878      	ldr	r0, [r7, #4]
 8000d86:	f7ff fec5 	bl	8000b14 <LoRa_SendCommand>
 8000d8a:	4603      	mov	r3, r0
 8000d8c:	461a      	mov	r2, r3
 8000d8e:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 8000d92:	4013      	ands	r3, r2
 8000d94:	2b00      	cmp	r3, #0
 8000d96:	bf14      	ite	ne
 8000d98:	2301      	movne	r3, #1
 8000d9a:	2300      	moveq	r3, #0
 8000d9c:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
    if (!success)
 8000da0:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 8000da4:	f083 0301 	eor.w	r3, r3, #1
 8000da8:	b2db      	uxtb	r3, r3
 8000daa:	2b00      	cmp	r3, #0
 8000dac:	d00e      	beq.n	8000dcc <LoRa_Init+0xc0>
    {
        printf("  Warning: AT command timeout, retrying once...\r\n");
 8000dae:	4840      	ldr	r0, [pc, #256]	@ (8000eb0 <LoRa_Init+0x1a4>)
 8000db0:	f005 fb3e 	bl	8006430 <puts>
        HAL_Delay(200);
 8000db4:	20c8      	movs	r0, #200	@ 0xc8
 8000db6:	f000 fc51 	bl	800165c <HAL_Delay>
        success = LoRa_SendCommand(huart, "AT", NULL, 0);
 8000dba:	2300      	movs	r3, #0
 8000dbc:	2200      	movs	r2, #0
 8000dbe:	493b      	ldr	r1, [pc, #236]	@ (8000eac <LoRa_Init+0x1a0>)
 8000dc0:	6878      	ldr	r0, [r7, #4]
 8000dc2:	f7ff fea7 	bl	8000b14 <LoRa_SendCommand>
 8000dc6:	4603      	mov	r3, r0
 8000dc8:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
    }

    if (!success)
 8000dcc:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 8000dd0:	f083 0301 	eor.w	r3, r3, #1
 8000dd4:	b2db      	uxtb	r3, r3
 8000dd6:	2b00      	cmp	r3, #0
 8000dd8:	d004      	beq.n	8000de4 <LoRa_Init+0xd8>
    {
        printf(" LoRa not responding after retry.\r\n");
 8000dda:	4836      	ldr	r0, [pc, #216]	@ (8000eb4 <LoRa_Init+0x1a8>)
 8000ddc:	f005 fb28 	bl	8006430 <puts>
        return false;
 8000de0:	2300      	movs	r3, #0
 8000de2:	e05d      	b.n	8000ea0 <LoRa_Init+0x194>
    }

    // ---- Step 4: Apply settings ----
    snprintf(cmd, sizeof(cmd), "AT+ADDRESS=%u", address);
 8000de4:	887b      	ldrh	r3, [r7, #2]
 8000de6:	f107 004c 	add.w	r0, r7, #76	@ 0x4c
 8000dea:	4a33      	ldr	r2, [pc, #204]	@ (8000eb8 <LoRa_Init+0x1ac>)
 8000dec:	2140      	movs	r1, #64	@ 0x40
 8000dee:	f005 fb27 	bl	8006440 <sniprintf>
    success &= LoRa_SendCommand(huart, cmd, NULL, 0);
 8000df2:	f107 014c 	add.w	r1, r7, #76	@ 0x4c
 8000df6:	2300      	movs	r3, #0
 8000df8:	2200      	movs	r2, #0
 8000dfa:	6878      	ldr	r0, [r7, #4]
 8000dfc:	f7ff fe8a 	bl	8000b14 <LoRa_SendCommand>
 8000e00:	4603      	mov	r3, r0
 8000e02:	461a      	mov	r2, r3
 8000e04:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 8000e08:	4013      	ands	r3, r2
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	bf14      	ite	ne
 8000e0e:	2301      	movne	r3, #1
 8000e10:	2300      	moveq	r3, #0
 8000e12:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
    success &= LoRa_SendCommand(huart, "AT+NETWORKID=10", NULL, 0);
 8000e16:	2300      	movs	r3, #0
 8000e18:	2200      	movs	r2, #0
 8000e1a:	4928      	ldr	r1, [pc, #160]	@ (8000ebc <LoRa_Init+0x1b0>)
 8000e1c:	6878      	ldr	r0, [r7, #4]
 8000e1e:	f7ff fe79 	bl	8000b14 <LoRa_SendCommand>
 8000e22:	4603      	mov	r3, r0
 8000e24:	461a      	mov	r2, r3
 8000e26:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 8000e2a:	4013      	ands	r3, r2
 8000e2c:	2b00      	cmp	r3, #0
 8000e2e:	bf14      	ite	ne
 8000e30:	2301      	movne	r3, #1
 8000e32:	2300      	moveq	r3, #0
 8000e34:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
    success &= LoRa_SendCommand(huart, "AT+BAND=915000000", NULL, 0);
 8000e38:	2300      	movs	r3, #0
 8000e3a:	2200      	movs	r2, #0
 8000e3c:	4920      	ldr	r1, [pc, #128]	@ (8000ec0 <LoRa_Init+0x1b4>)
 8000e3e:	6878      	ldr	r0, [r7, #4]
 8000e40:	f7ff fe68 	bl	8000b14 <LoRa_SendCommand>
 8000e44:	4603      	mov	r3, r0
 8000e46:	461a      	mov	r2, r3
 8000e48:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 8000e4c:	4013      	ands	r3, r2
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	bf14      	ite	ne
 8000e52:	2301      	movne	r3, #1
 8000e54:	2300      	moveq	r3, #0
 8000e56:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
    success &= LoRa_SendCommand(huart, "AT+PARAMETER=7,7,1,4", NULL, 0);
 8000e5a:	2300      	movs	r3, #0
 8000e5c:	2200      	movs	r2, #0
 8000e5e:	4919      	ldr	r1, [pc, #100]	@ (8000ec4 <LoRa_Init+0x1b8>)
 8000e60:	6878      	ldr	r0, [r7, #4]
 8000e62:	f7ff fe57 	bl	8000b14 <LoRa_SendCommand>
 8000e66:	4603      	mov	r3, r0
 8000e68:	461a      	mov	r2, r3
 8000e6a:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 8000e6e:	4013      	ands	r3, r2
 8000e70:	2b00      	cmp	r3, #0
 8000e72:	bf14      	ite	ne
 8000e74:	2301      	movne	r3, #1
 8000e76:	2300      	moveq	r3, #0
 8000e78:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f

    if (success)
 8000e7c:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 8000e80:	2b00      	cmp	r3, #0
 8000e82:	d00b      	beq.n	8000e9c <LoRa_Init+0x190>
    {
        printf(" LoRa Module on %s initialized to Address %u.\r\n",
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	4a10      	ldr	r2, [pc, #64]	@ (8000ec8 <LoRa_Init+0x1bc>)
 8000e88:	4293      	cmp	r3, r2
 8000e8a:	d101      	bne.n	8000e90 <LoRa_Init+0x184>
 8000e8c:	4b0f      	ldr	r3, [pc, #60]	@ (8000ecc <LoRa_Init+0x1c0>)
 8000e8e:	e000      	b.n	8000e92 <LoRa_Init+0x186>
 8000e90:	4b0f      	ldr	r3, [pc, #60]	@ (8000ed0 <LoRa_Init+0x1c4>)
 8000e92:	887a      	ldrh	r2, [r7, #2]
 8000e94:	4619      	mov	r1, r3
 8000e96:	480f      	ldr	r0, [pc, #60]	@ (8000ed4 <LoRa_Init+0x1c8>)
 8000e98:	f005 fa62 	bl	8006360 <iprintf>
               (huart == &huart1) ? "UART1 (Alpha)" : "UART3 (Beta)", address);
    }

    return success;
 8000e9c:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
}
 8000ea0:	4618      	mov	r0, r3
 8000ea2:	3790      	adds	r7, #144	@ 0x90
 8000ea4:	46bd      	mov	sp, r7
 8000ea6:	bd80      	pop	{r7, pc}
 8000ea8:	08007688 	.word	0x08007688
 8000eac:	08007698 	.word	0x08007698
 8000eb0:	0800769c 	.word	0x0800769c
 8000eb4:	080076d4 	.word	0x080076d4
 8000eb8:	080076fc 	.word	0x080076fc
 8000ebc:	0800770c 	.word	0x0800770c
 8000ec0:	0800771c 	.word	0x0800771c
 8000ec4:	08007730 	.word	0x08007730
 8000ec8:	20000134 	.word	0x20000134
 8000ecc:	08007748 	.word	0x08007748
 8000ed0:	08007758 	.word	0x08007758
 8000ed4:	08007768 	.word	0x08007768

08000ed8 <LoRa_SendMessage>:

// Send message to destination node
bool LoRa_SendMessage(UART_HandleTypeDef *huart, uint16_t destAddr, const char *msg)
{
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	b0a8      	sub	sp, #160	@ 0xa0
 8000edc:	af02      	add	r7, sp, #8
 8000ede:	60f8      	str	r0, [r7, #12]
 8000ee0:	460b      	mov	r3, r1
 8000ee2:	607a      	str	r2, [r7, #4]
 8000ee4:	817b      	strh	r3, [r7, #10]
    char cmd[128];
    int len = strlen(msg);
 8000ee6:	6878      	ldr	r0, [r7, #4]
 8000ee8:	f7ff f972 	bl	80001d0 <strlen>
 8000eec:	4603      	mov	r3, r0
 8000eee:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

    // Command format: AT+SEND=<Address>,<Length>,<Data>
    snprintf(cmd, sizeof(cmd), "AT+SEND=%u,%d,%s", destAddr, len, msg);
 8000ef2:	897a      	ldrh	r2, [r7, #10]
 8000ef4:	f107 0014 	add.w	r0, r7, #20
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	9301      	str	r3, [sp, #4]
 8000efc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8000f00:	9300      	str	r3, [sp, #0]
 8000f02:	4613      	mov	r3, r2
 8000f04:	4a07      	ldr	r2, [pc, #28]	@ (8000f24 <LoRa_SendMessage+0x4c>)
 8000f06:	2180      	movs	r1, #128	@ 0x80
 8000f08:	f005 fa9a 	bl	8006440 <sniprintf>

    // AT+SEND should return +OK upon transmission success
    return LoRa_SendCommand(huart, cmd, NULL, 0);
 8000f0c:	f107 0114 	add.w	r1, r7, #20
 8000f10:	2300      	movs	r3, #0
 8000f12:	2200      	movs	r2, #0
 8000f14:	68f8      	ldr	r0, [r7, #12]
 8000f16:	f7ff fdfd 	bl	8000b14 <LoRa_SendCommand>
 8000f1a:	4603      	mov	r3, r0
}
 8000f1c:	4618      	mov	r0, r3
 8000f1e:	3798      	adds	r7, #152	@ 0x98
 8000f20:	46bd      	mov	sp, r7
 8000f22:	bd80      	pop	{r7, pc}
 8000f24:	0800779c 	.word	0x0800779c

08000f28 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f28:	b480      	push	{r7}
 8000f2a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f2c:	b672      	cpsid	i
}
 8000f2e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f30:	bf00      	nop
 8000f32:	e7fd      	b.n	8000f30 <Error_Handler+0x8>

08000f34 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f34:	b480      	push	{r7}
 8000f36:	b083      	sub	sp, #12
 8000f38:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f3a:	4b0f      	ldr	r3, [pc, #60]	@ (8000f78 <HAL_MspInit+0x44>)
 8000f3c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000f3e:	4a0e      	ldr	r2, [pc, #56]	@ (8000f78 <HAL_MspInit+0x44>)
 8000f40:	f043 0301 	orr.w	r3, r3, #1
 8000f44:	6613      	str	r3, [r2, #96]	@ 0x60
 8000f46:	4b0c      	ldr	r3, [pc, #48]	@ (8000f78 <HAL_MspInit+0x44>)
 8000f48:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000f4a:	f003 0301 	and.w	r3, r3, #1
 8000f4e:	607b      	str	r3, [r7, #4]
 8000f50:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f52:	4b09      	ldr	r3, [pc, #36]	@ (8000f78 <HAL_MspInit+0x44>)
 8000f54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000f56:	4a08      	ldr	r2, [pc, #32]	@ (8000f78 <HAL_MspInit+0x44>)
 8000f58:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000f5c:	6593      	str	r3, [r2, #88]	@ 0x58
 8000f5e:	4b06      	ldr	r3, [pc, #24]	@ (8000f78 <HAL_MspInit+0x44>)
 8000f60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000f62:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f66:	603b      	str	r3, [r7, #0]
 8000f68:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f6a:	bf00      	nop
 8000f6c:	370c      	adds	r7, #12
 8000f6e:	46bd      	mov	sp, r7
 8000f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f74:	4770      	bx	lr
 8000f76:	bf00      	nop
 8000f78:	40021000 	.word	0x40021000

08000f7c <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b0ac      	sub	sp, #176	@ 0xb0
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f84:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000f88:	2200      	movs	r2, #0
 8000f8a:	601a      	str	r2, [r3, #0]
 8000f8c:	605a      	str	r2, [r3, #4]
 8000f8e:	609a      	str	r2, [r3, #8]
 8000f90:	60da      	str	r2, [r3, #12]
 8000f92:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000f94:	f107 0314 	add.w	r3, r7, #20
 8000f98:	2288      	movs	r2, #136	@ 0x88
 8000f9a:	2100      	movs	r1, #0
 8000f9c:	4618      	mov	r0, r3
 8000f9e:	f005 fb5d 	bl	800665c <memset>
  if(hadc->Instance==ADC1)
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	4a27      	ldr	r2, [pc, #156]	@ (8001044 <HAL_ADC_MspInit+0xc8>)
 8000fa8:	4293      	cmp	r3, r2
 8000faa:	d147      	bne.n	800103c <HAL_ADC_MspInit+0xc0>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000fac:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000fb0:	617b      	str	r3, [r7, #20]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8000fb2:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000fb6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 8000fba:	2302      	movs	r3, #2
 8000fbc:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8000fbe:	2301      	movs	r3, #1
 8000fc0:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 8000fc2:	2308      	movs	r3, #8
 8000fc4:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8000fc6:	2307      	movs	r3, #7
 8000fc8:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8000fca:	2302      	movs	r3, #2
 8000fcc:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8000fce:	2302      	movs	r3, #2
 8000fd0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8000fd2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8000fd6:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000fd8:	f107 0314 	add.w	r3, r7, #20
 8000fdc:	4618      	mov	r0, r3
 8000fde:	f002 fced 	bl	80039bc <HAL_RCCEx_PeriphCLKConfig>
 8000fe2:	4603      	mov	r3, r0
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d001      	beq.n	8000fec <HAL_ADC_MspInit+0x70>
    {
      Error_Handler();
 8000fe8:	f7ff ff9e 	bl	8000f28 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8000fec:	4b16      	ldr	r3, [pc, #88]	@ (8001048 <HAL_ADC_MspInit+0xcc>)
 8000fee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ff0:	4a15      	ldr	r2, [pc, #84]	@ (8001048 <HAL_ADC_MspInit+0xcc>)
 8000ff2:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000ff6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ff8:	4b13      	ldr	r3, [pc, #76]	@ (8001048 <HAL_ADC_MspInit+0xcc>)
 8000ffa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ffc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001000:	613b      	str	r3, [r7, #16]
 8001002:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001004:	4b10      	ldr	r3, [pc, #64]	@ (8001048 <HAL_ADC_MspInit+0xcc>)
 8001006:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001008:	4a0f      	ldr	r2, [pc, #60]	@ (8001048 <HAL_ADC_MspInit+0xcc>)
 800100a:	f043 0301 	orr.w	r3, r3, #1
 800100e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001010:	4b0d      	ldr	r3, [pc, #52]	@ (8001048 <HAL_ADC_MspInit+0xcc>)
 8001012:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001014:	f003 0301 	and.w	r3, r3, #1
 8001018:	60fb      	str	r3, [r7, #12]
 800101a:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA6     ------> ADC1_IN11
    */
    GPIO_InitStruct.Pin = VRX_Pin;
 800101c:	2340      	movs	r3, #64	@ 0x40
 800101e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001022:	230b      	movs	r3, #11
 8001024:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001028:	2300      	movs	r3, #0
 800102a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(VRX_GPIO_Port, &GPIO_InitStruct);
 800102e:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001032:	4619      	mov	r1, r3
 8001034:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001038:	f001 fc68 	bl	800290c <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 800103c:	bf00      	nop
 800103e:	37b0      	adds	r7, #176	@ 0xb0
 8001040:	46bd      	mov	sp, r7
 8001042:	bd80      	pop	{r7, pc}
 8001044:	50040000 	.word	0x50040000
 8001048:	40021000 	.word	0x40021000

0800104c <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 800104c:	b480      	push	{r7}
 800104e:	b085      	sub	sp, #20
 8001050:	af00      	add	r7, sp, #0
 8001052:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800105c:	d10b      	bne.n	8001076 <HAL_TIM_PWM_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800105e:	4b09      	ldr	r3, [pc, #36]	@ (8001084 <HAL_TIM_PWM_MspInit+0x38>)
 8001060:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001062:	4a08      	ldr	r2, [pc, #32]	@ (8001084 <HAL_TIM_PWM_MspInit+0x38>)
 8001064:	f043 0301 	orr.w	r3, r3, #1
 8001068:	6593      	str	r3, [r2, #88]	@ 0x58
 800106a:	4b06      	ldr	r3, [pc, #24]	@ (8001084 <HAL_TIM_PWM_MspInit+0x38>)
 800106c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800106e:	f003 0301 	and.w	r3, r3, #1
 8001072:	60fb      	str	r3, [r7, #12]
 8001074:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8001076:	bf00      	nop
 8001078:	3714      	adds	r7, #20
 800107a:	46bd      	mov	sp, r7
 800107c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001080:	4770      	bx	lr
 8001082:	bf00      	nop
 8001084:	40021000 	.word	0x40021000

08001088 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001088:	b580      	push	{r7, lr}
 800108a:	b08a      	sub	sp, #40	@ 0x28
 800108c:	af00      	add	r7, sp, #0
 800108e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001090:	f107 0314 	add.w	r3, r7, #20
 8001094:	2200      	movs	r2, #0
 8001096:	601a      	str	r2, [r3, #0]
 8001098:	605a      	str	r2, [r3, #4]
 800109a:	609a      	str	r2, [r3, #8]
 800109c:	60da      	str	r2, [r3, #12]
 800109e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80010a8:	d13a      	bne.n	8001120 <HAL_TIM_MspPostInit+0x98>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80010aa:	4b1f      	ldr	r3, [pc, #124]	@ (8001128 <HAL_TIM_MspPostInit+0xa0>)
 80010ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010ae:	4a1e      	ldr	r2, [pc, #120]	@ (8001128 <HAL_TIM_MspPostInit+0xa0>)
 80010b0:	f043 0302 	orr.w	r3, r3, #2
 80010b4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80010b6:	4b1c      	ldr	r3, [pc, #112]	@ (8001128 <HAL_TIM_MspPostInit+0xa0>)
 80010b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010ba:	f003 0302 	and.w	r3, r3, #2
 80010be:	613b      	str	r3, [r7, #16]
 80010c0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010c2:	4b19      	ldr	r3, [pc, #100]	@ (8001128 <HAL_TIM_MspPostInit+0xa0>)
 80010c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010c6:	4a18      	ldr	r2, [pc, #96]	@ (8001128 <HAL_TIM_MspPostInit+0xa0>)
 80010c8:	f043 0301 	orr.w	r3, r3, #1
 80010cc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80010ce:	4b16      	ldr	r3, [pc, #88]	@ (8001128 <HAL_TIM_MspPostInit+0xa0>)
 80010d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010d2:	f003 0301 	and.w	r3, r3, #1
 80010d6:	60fb      	str	r3, [r7, #12]
 80010d8:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PB10     ------> TIM2_CH3
    PA15 (JTDI)     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = PWM_R_Pin;
 80010da:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80010de:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010e0:	2302      	movs	r3, #2
 80010e2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010e4:	2300      	movs	r3, #0
 80010e6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010e8:	2300      	movs	r3, #0
 80010ea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80010ec:	2301      	movs	r3, #1
 80010ee:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(PWM_R_GPIO_Port, &GPIO_InitStruct);
 80010f0:	f107 0314 	add.w	r3, r7, #20
 80010f4:	4619      	mov	r1, r3
 80010f6:	480d      	ldr	r0, [pc, #52]	@ (800112c <HAL_TIM_MspPostInit+0xa4>)
 80010f8:	f001 fc08 	bl	800290c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = PWM_L_Pin;
 80010fc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001100:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001102:	2302      	movs	r3, #2
 8001104:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001106:	2300      	movs	r3, #0
 8001108:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800110a:	2300      	movs	r3, #0
 800110c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800110e:	2301      	movs	r3, #1
 8001110:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(PWM_L_GPIO_Port, &GPIO_InitStruct);
 8001112:	f107 0314 	add.w	r3, r7, #20
 8001116:	4619      	mov	r1, r3
 8001118:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800111c:	f001 fbf6 	bl	800290c <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001120:	bf00      	nop
 8001122:	3728      	adds	r7, #40	@ 0x28
 8001124:	46bd      	mov	sp, r7
 8001126:	bd80      	pop	{r7, pc}
 8001128:	40021000 	.word	0x40021000
 800112c:	48000400 	.word	0x48000400

08001130 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	b0b0      	sub	sp, #192	@ 0xc0
 8001134:	af00      	add	r7, sp, #0
 8001136:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001138:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 800113c:	2200      	movs	r2, #0
 800113e:	601a      	str	r2, [r3, #0]
 8001140:	605a      	str	r2, [r3, #4]
 8001142:	609a      	str	r2, [r3, #8]
 8001144:	60da      	str	r2, [r3, #12]
 8001146:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001148:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800114c:	2288      	movs	r2, #136	@ 0x88
 800114e:	2100      	movs	r1, #0
 8001150:	4618      	mov	r0, r3
 8001152:	f005 fa83 	bl	800665c <memset>
  if(huart->Instance==USART1)
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	4a6b      	ldr	r2, [pc, #428]	@ (8001308 <HAL_UART_MspInit+0x1d8>)
 800115c:	4293      	cmp	r3, r2
 800115e:	d145      	bne.n	80011ec <HAL_UART_MspInit+0xbc>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001160:	2301      	movs	r3, #1
 8001162:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001164:	2300      	movs	r3, #0
 8001166:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001168:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800116c:	4618      	mov	r0, r3
 800116e:	f002 fc25 	bl	80039bc <HAL_RCCEx_PeriphCLKConfig>
 8001172:	4603      	mov	r3, r0
 8001174:	2b00      	cmp	r3, #0
 8001176:	d001      	beq.n	800117c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001178:	f7ff fed6 	bl	8000f28 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800117c:	4b63      	ldr	r3, [pc, #396]	@ (800130c <HAL_UART_MspInit+0x1dc>)
 800117e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001180:	4a62      	ldr	r2, [pc, #392]	@ (800130c <HAL_UART_MspInit+0x1dc>)
 8001182:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001186:	6613      	str	r3, [r2, #96]	@ 0x60
 8001188:	4b60      	ldr	r3, [pc, #384]	@ (800130c <HAL_UART_MspInit+0x1dc>)
 800118a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800118c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001190:	623b      	str	r3, [r7, #32]
 8001192:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001194:	4b5d      	ldr	r3, [pc, #372]	@ (800130c <HAL_UART_MspInit+0x1dc>)
 8001196:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001198:	4a5c      	ldr	r2, [pc, #368]	@ (800130c <HAL_UART_MspInit+0x1dc>)
 800119a:	f043 0301 	orr.w	r3, r3, #1
 800119e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80011a0:	4b5a      	ldr	r3, [pc, #360]	@ (800130c <HAL_UART_MspInit+0x1dc>)
 80011a2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011a4:	f003 0301 	and.w	r3, r3, #1
 80011a8:	61fb      	str	r3, [r7, #28]
 80011aa:	69fb      	ldr	r3, [r7, #28]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80011ac:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80011b0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011b4:	2302      	movs	r3, #2
 80011b6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ba:	2300      	movs	r3, #0
 80011bc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011c0:	2303      	movs	r3, #3
 80011c2:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80011c6:	2307      	movs	r3, #7
 80011c8:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011cc:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 80011d0:	4619      	mov	r1, r3
 80011d2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80011d6:	f001 fb99 	bl	800290c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80011da:	2200      	movs	r2, #0
 80011dc:	2100      	movs	r1, #0
 80011de:	2025      	movs	r0, #37	@ 0x25
 80011e0:	f001 fadf 	bl	80027a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80011e4:	2025      	movs	r0, #37	@ 0x25
 80011e6:	f001 faf8 	bl	80027da <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 80011ea:	e089      	b.n	8001300 <HAL_UART_MspInit+0x1d0>
  else if(huart->Instance==USART2)
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	4a47      	ldr	r2, [pc, #284]	@ (8001310 <HAL_UART_MspInit+0x1e0>)
 80011f2:	4293      	cmp	r3, r2
 80011f4:	d13c      	bne.n	8001270 <HAL_UART_MspInit+0x140>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80011f6:	2302      	movs	r3, #2
 80011f8:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80011fa:	2300      	movs	r3, #0
 80011fc:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80011fe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001202:	4618      	mov	r0, r3
 8001204:	f002 fbda 	bl	80039bc <HAL_RCCEx_PeriphCLKConfig>
 8001208:	4603      	mov	r3, r0
 800120a:	2b00      	cmp	r3, #0
 800120c:	d001      	beq.n	8001212 <HAL_UART_MspInit+0xe2>
      Error_Handler();
 800120e:	f7ff fe8b 	bl	8000f28 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001212:	4b3e      	ldr	r3, [pc, #248]	@ (800130c <HAL_UART_MspInit+0x1dc>)
 8001214:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001216:	4a3d      	ldr	r2, [pc, #244]	@ (800130c <HAL_UART_MspInit+0x1dc>)
 8001218:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800121c:	6593      	str	r3, [r2, #88]	@ 0x58
 800121e:	4b3b      	ldr	r3, [pc, #236]	@ (800130c <HAL_UART_MspInit+0x1dc>)
 8001220:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001222:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001226:	61bb      	str	r3, [r7, #24]
 8001228:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800122a:	4b38      	ldr	r3, [pc, #224]	@ (800130c <HAL_UART_MspInit+0x1dc>)
 800122c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800122e:	4a37      	ldr	r2, [pc, #220]	@ (800130c <HAL_UART_MspInit+0x1dc>)
 8001230:	f043 0301 	orr.w	r3, r3, #1
 8001234:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001236:	4b35      	ldr	r3, [pc, #212]	@ (800130c <HAL_UART_MspInit+0x1dc>)
 8001238:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800123a:	f003 0301 	and.w	r3, r3, #1
 800123e:	617b      	str	r3, [r7, #20]
 8001240:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001242:	230c      	movs	r3, #12
 8001244:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001248:	2302      	movs	r3, #2
 800124a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800124e:	2300      	movs	r3, #0
 8001250:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001254:	2303      	movs	r3, #3
 8001256:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800125a:	2307      	movs	r3, #7
 800125c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001260:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8001264:	4619      	mov	r1, r3
 8001266:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800126a:	f001 fb4f 	bl	800290c <HAL_GPIO_Init>
}
 800126e:	e047      	b.n	8001300 <HAL_UART_MspInit+0x1d0>
  else if(huart->Instance==USART3)
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	4a27      	ldr	r2, [pc, #156]	@ (8001314 <HAL_UART_MspInit+0x1e4>)
 8001276:	4293      	cmp	r3, r2
 8001278:	d142      	bne.n	8001300 <HAL_UART_MspInit+0x1d0>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 800127a:	2304      	movs	r3, #4
 800127c:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 800127e:	2300      	movs	r3, #0
 8001280:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001282:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001286:	4618      	mov	r0, r3
 8001288:	f002 fb98 	bl	80039bc <HAL_RCCEx_PeriphCLKConfig>
 800128c:	4603      	mov	r3, r0
 800128e:	2b00      	cmp	r3, #0
 8001290:	d001      	beq.n	8001296 <HAL_UART_MspInit+0x166>
      Error_Handler();
 8001292:	f7ff fe49 	bl	8000f28 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001296:	4b1d      	ldr	r3, [pc, #116]	@ (800130c <HAL_UART_MspInit+0x1dc>)
 8001298:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800129a:	4a1c      	ldr	r2, [pc, #112]	@ (800130c <HAL_UART_MspInit+0x1dc>)
 800129c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80012a0:	6593      	str	r3, [r2, #88]	@ 0x58
 80012a2:	4b1a      	ldr	r3, [pc, #104]	@ (800130c <HAL_UART_MspInit+0x1dc>)
 80012a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80012a6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80012aa:	613b      	str	r3, [r7, #16]
 80012ac:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80012ae:	4b17      	ldr	r3, [pc, #92]	@ (800130c <HAL_UART_MspInit+0x1dc>)
 80012b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012b2:	4a16      	ldr	r2, [pc, #88]	@ (800130c <HAL_UART_MspInit+0x1dc>)
 80012b4:	f043 0304 	orr.w	r3, r3, #4
 80012b8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80012ba:	4b14      	ldr	r3, [pc, #80]	@ (800130c <HAL_UART_MspInit+0x1dc>)
 80012bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012be:	f003 0304 	and.w	r3, r3, #4
 80012c2:	60fb      	str	r3, [r7, #12]
 80012c4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80012c6:	2330      	movs	r3, #48	@ 0x30
 80012c8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012cc:	2302      	movs	r3, #2
 80012ce:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012d2:	2300      	movs	r3, #0
 80012d4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012d8:	2303      	movs	r3, #3
 80012da:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80012de:	2307      	movs	r3, #7
 80012e0:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80012e4:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 80012e8:	4619      	mov	r1, r3
 80012ea:	480b      	ldr	r0, [pc, #44]	@ (8001318 <HAL_UART_MspInit+0x1e8>)
 80012ec:	f001 fb0e 	bl	800290c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 80012f0:	2200      	movs	r2, #0
 80012f2:	2100      	movs	r1, #0
 80012f4:	2027      	movs	r0, #39	@ 0x27
 80012f6:	f001 fa54 	bl	80027a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80012fa:	2027      	movs	r0, #39	@ 0x27
 80012fc:	f001 fa6d 	bl	80027da <HAL_NVIC_EnableIRQ>
}
 8001300:	bf00      	nop
 8001302:	37c0      	adds	r7, #192	@ 0xc0
 8001304:	46bd      	mov	sp, r7
 8001306:	bd80      	pop	{r7, pc}
 8001308:	40013800 	.word	0x40013800
 800130c:	40021000 	.word	0x40021000
 8001310:	40004400 	.word	0x40004400
 8001314:	40004800 	.word	0x40004800
 8001318:	48000800 	.word	0x48000800

0800131c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800131c:	b480      	push	{r7}
 800131e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001320:	bf00      	nop
 8001322:	e7fd      	b.n	8001320 <NMI_Handler+0x4>

08001324 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001324:	b480      	push	{r7}
 8001326:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001328:	bf00      	nop
 800132a:	e7fd      	b.n	8001328 <HardFault_Handler+0x4>

0800132c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800132c:	b480      	push	{r7}
 800132e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001330:	bf00      	nop
 8001332:	e7fd      	b.n	8001330 <MemManage_Handler+0x4>

08001334 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001334:	b480      	push	{r7}
 8001336:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001338:	bf00      	nop
 800133a:	e7fd      	b.n	8001338 <BusFault_Handler+0x4>

0800133c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800133c:	b480      	push	{r7}
 800133e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001340:	bf00      	nop
 8001342:	e7fd      	b.n	8001340 <UsageFault_Handler+0x4>

08001344 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001344:	b480      	push	{r7}
 8001346:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001348:	bf00      	nop
 800134a:	46bd      	mov	sp, r7
 800134c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001350:	4770      	bx	lr

08001352 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001352:	b480      	push	{r7}
 8001354:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001356:	bf00      	nop
 8001358:	46bd      	mov	sp, r7
 800135a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800135e:	4770      	bx	lr

08001360 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001360:	b480      	push	{r7}
 8001362:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001364:	bf00      	nop
 8001366:	46bd      	mov	sp, r7
 8001368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800136c:	4770      	bx	lr

0800136e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800136e:	b580      	push	{r7, lr}
 8001370:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001372:	f000 f953 	bl	800161c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001376:	bf00      	nop
 8001378:	bd80      	pop	{r7, pc}
	...

0800137c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001380:	4802      	ldr	r0, [pc, #8]	@ (800138c <USART1_IRQHandler+0x10>)
 8001382:	f003 fee7 	bl	8005154 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001386:	bf00      	nop
 8001388:	bd80      	pop	{r7, pc}
 800138a:	bf00      	nop
 800138c:	20000134 	.word	0x20000134

08001390 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001390:	b580      	push	{r7, lr}
 8001392:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001394:	4802      	ldr	r0, [pc, #8]	@ (80013a0 <USART3_IRQHandler+0x10>)
 8001396:	f003 fedd 	bl	8005154 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800139a:	bf00      	nop
 800139c:	bd80      	pop	{r7, pc}
 800139e:	bf00      	nop
 80013a0:	20000244 	.word	0x20000244

080013a4 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80013a4:	b580      	push	{r7, lr}
 80013a6:	b086      	sub	sp, #24
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	60f8      	str	r0, [r7, #12]
 80013ac:	60b9      	str	r1, [r7, #8]
 80013ae:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013b0:	2300      	movs	r3, #0
 80013b2:	617b      	str	r3, [r7, #20]
 80013b4:	e00a      	b.n	80013cc <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80013b6:	f3af 8000 	nop.w
 80013ba:	4601      	mov	r1, r0
 80013bc:	68bb      	ldr	r3, [r7, #8]
 80013be:	1c5a      	adds	r2, r3, #1
 80013c0:	60ba      	str	r2, [r7, #8]
 80013c2:	b2ca      	uxtb	r2, r1
 80013c4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013c6:	697b      	ldr	r3, [r7, #20]
 80013c8:	3301      	adds	r3, #1
 80013ca:	617b      	str	r3, [r7, #20]
 80013cc:	697a      	ldr	r2, [r7, #20]
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	429a      	cmp	r2, r3
 80013d2:	dbf0      	blt.n	80013b6 <_read+0x12>
  }

  return len;
 80013d4:	687b      	ldr	r3, [r7, #4]
}
 80013d6:	4618      	mov	r0, r3
 80013d8:	3718      	adds	r7, #24
 80013da:	46bd      	mov	sp, r7
 80013dc:	bd80      	pop	{r7, pc}

080013de <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80013de:	b580      	push	{r7, lr}
 80013e0:	b086      	sub	sp, #24
 80013e2:	af00      	add	r7, sp, #0
 80013e4:	60f8      	str	r0, [r7, #12]
 80013e6:	60b9      	str	r1, [r7, #8]
 80013e8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013ea:	2300      	movs	r3, #0
 80013ec:	617b      	str	r3, [r7, #20]
 80013ee:	e009      	b.n	8001404 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80013f0:	68bb      	ldr	r3, [r7, #8]
 80013f2:	1c5a      	adds	r2, r3, #1
 80013f4:	60ba      	str	r2, [r7, #8]
 80013f6:	781b      	ldrb	r3, [r3, #0]
 80013f8:	4618      	mov	r0, r3
 80013fa:	f7ff f8d7 	bl	80005ac <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013fe:	697b      	ldr	r3, [r7, #20]
 8001400:	3301      	adds	r3, #1
 8001402:	617b      	str	r3, [r7, #20]
 8001404:	697a      	ldr	r2, [r7, #20]
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	429a      	cmp	r2, r3
 800140a:	dbf1      	blt.n	80013f0 <_write+0x12>
  }
  return len;
 800140c:	687b      	ldr	r3, [r7, #4]
}
 800140e:	4618      	mov	r0, r3
 8001410:	3718      	adds	r7, #24
 8001412:	46bd      	mov	sp, r7
 8001414:	bd80      	pop	{r7, pc}

08001416 <_close>:

int _close(int file)
{
 8001416:	b480      	push	{r7}
 8001418:	b083      	sub	sp, #12
 800141a:	af00      	add	r7, sp, #0
 800141c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800141e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001422:	4618      	mov	r0, r3
 8001424:	370c      	adds	r7, #12
 8001426:	46bd      	mov	sp, r7
 8001428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800142c:	4770      	bx	lr

0800142e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800142e:	b480      	push	{r7}
 8001430:	b083      	sub	sp, #12
 8001432:	af00      	add	r7, sp, #0
 8001434:	6078      	str	r0, [r7, #4]
 8001436:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001438:	683b      	ldr	r3, [r7, #0]
 800143a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800143e:	605a      	str	r2, [r3, #4]
  return 0;
 8001440:	2300      	movs	r3, #0
}
 8001442:	4618      	mov	r0, r3
 8001444:	370c      	adds	r7, #12
 8001446:	46bd      	mov	sp, r7
 8001448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800144c:	4770      	bx	lr

0800144e <_isatty>:

int _isatty(int file)
{
 800144e:	b480      	push	{r7}
 8001450:	b083      	sub	sp, #12
 8001452:	af00      	add	r7, sp, #0
 8001454:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001456:	2301      	movs	r3, #1
}
 8001458:	4618      	mov	r0, r3
 800145a:	370c      	adds	r7, #12
 800145c:	46bd      	mov	sp, r7
 800145e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001462:	4770      	bx	lr

08001464 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001464:	b480      	push	{r7}
 8001466:	b085      	sub	sp, #20
 8001468:	af00      	add	r7, sp, #0
 800146a:	60f8      	str	r0, [r7, #12]
 800146c:	60b9      	str	r1, [r7, #8]
 800146e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001470:	2300      	movs	r3, #0
}
 8001472:	4618      	mov	r0, r3
 8001474:	3714      	adds	r7, #20
 8001476:	46bd      	mov	sp, r7
 8001478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800147c:	4770      	bx	lr
	...

08001480 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	b086      	sub	sp, #24
 8001484:	af00      	add	r7, sp, #0
 8001486:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001488:	4a14      	ldr	r2, [pc, #80]	@ (80014dc <_sbrk+0x5c>)
 800148a:	4b15      	ldr	r3, [pc, #84]	@ (80014e0 <_sbrk+0x60>)
 800148c:	1ad3      	subs	r3, r2, r3
 800148e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001490:	697b      	ldr	r3, [r7, #20]
 8001492:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001494:	4b13      	ldr	r3, [pc, #76]	@ (80014e4 <_sbrk+0x64>)
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	2b00      	cmp	r3, #0
 800149a:	d102      	bne.n	80014a2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800149c:	4b11      	ldr	r3, [pc, #68]	@ (80014e4 <_sbrk+0x64>)
 800149e:	4a12      	ldr	r2, [pc, #72]	@ (80014e8 <_sbrk+0x68>)
 80014a0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80014a2:	4b10      	ldr	r3, [pc, #64]	@ (80014e4 <_sbrk+0x64>)
 80014a4:	681a      	ldr	r2, [r3, #0]
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	4413      	add	r3, r2
 80014aa:	693a      	ldr	r2, [r7, #16]
 80014ac:	429a      	cmp	r2, r3
 80014ae:	d207      	bcs.n	80014c0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80014b0:	f005 f94c 	bl	800674c <__errno>
 80014b4:	4603      	mov	r3, r0
 80014b6:	220c      	movs	r2, #12
 80014b8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80014ba:	f04f 33ff 	mov.w	r3, #4294967295
 80014be:	e009      	b.n	80014d4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80014c0:	4b08      	ldr	r3, [pc, #32]	@ (80014e4 <_sbrk+0x64>)
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80014c6:	4b07      	ldr	r3, [pc, #28]	@ (80014e4 <_sbrk+0x64>)
 80014c8:	681a      	ldr	r2, [r3, #0]
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	4413      	add	r3, r2
 80014ce:	4a05      	ldr	r2, [pc, #20]	@ (80014e4 <_sbrk+0x64>)
 80014d0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80014d2:	68fb      	ldr	r3, [r7, #12]
}
 80014d4:	4618      	mov	r0, r3
 80014d6:	3718      	adds	r7, #24
 80014d8:	46bd      	mov	sp, r7
 80014da:	bd80      	pop	{r7, pc}
 80014dc:	20018000 	.word	0x20018000
 80014e0:	00000400 	.word	0x00000400
 80014e4:	200002cc 	.word	0x200002cc
 80014e8:	20000420 	.word	0x20000420

080014ec <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80014ec:	b480      	push	{r7}
 80014ee:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80014f0:	4b06      	ldr	r3, [pc, #24]	@ (800150c <SystemInit+0x20>)
 80014f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80014f6:	4a05      	ldr	r2, [pc, #20]	@ (800150c <SystemInit+0x20>)
 80014f8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80014fc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001500:	bf00      	nop
 8001502:	46bd      	mov	sp, r7
 8001504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001508:	4770      	bx	lr
 800150a:	bf00      	nop
 800150c:	e000ed00 	.word	0xe000ed00

08001510 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001510:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001548 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001514:	f7ff ffea 	bl	80014ec <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001518:	480c      	ldr	r0, [pc, #48]	@ (800154c <LoopForever+0x6>)
  ldr r1, =_edata
 800151a:	490d      	ldr	r1, [pc, #52]	@ (8001550 <LoopForever+0xa>)
  ldr r2, =_sidata
 800151c:	4a0d      	ldr	r2, [pc, #52]	@ (8001554 <LoopForever+0xe>)
  movs r3, #0
 800151e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001520:	e002      	b.n	8001528 <LoopCopyDataInit>

08001522 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001522:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001524:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001526:	3304      	adds	r3, #4

08001528 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001528:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800152a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800152c:	d3f9      	bcc.n	8001522 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800152e:	4a0a      	ldr	r2, [pc, #40]	@ (8001558 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001530:	4c0a      	ldr	r4, [pc, #40]	@ (800155c <LoopForever+0x16>)
  movs r3, #0
 8001532:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001534:	e001      	b.n	800153a <LoopFillZerobss>

08001536 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001536:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001538:	3204      	adds	r2, #4

0800153a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800153a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800153c:	d3fb      	bcc.n	8001536 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800153e:	f005 f90b 	bl	8006758 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001542:	f7ff f845 	bl	80005d0 <main>

08001546 <LoopForever>:

LoopForever:
    b LoopForever
 8001546:	e7fe      	b.n	8001546 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001548:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 800154c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001550:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8001554:	0800783c 	.word	0x0800783c
  ldr r2, =_sbss
 8001558:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 800155c:	20000420 	.word	0x20000420

08001560 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001560:	e7fe      	b.n	8001560 <ADC1_2_IRQHandler>
	...

08001564 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001564:	b580      	push	{r7, lr}
 8001566:	b082      	sub	sp, #8
 8001568:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800156a:	2300      	movs	r3, #0
 800156c:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800156e:	4b0c      	ldr	r3, [pc, #48]	@ (80015a0 <HAL_Init+0x3c>)
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	4a0b      	ldr	r2, [pc, #44]	@ (80015a0 <HAL_Init+0x3c>)
 8001574:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001578:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800157a:	2003      	movs	r0, #3
 800157c:	f001 f906 	bl	800278c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001580:	2000      	movs	r0, #0
 8001582:	f000 f80f 	bl	80015a4 <HAL_InitTick>
 8001586:	4603      	mov	r3, r0
 8001588:	2b00      	cmp	r3, #0
 800158a:	d002      	beq.n	8001592 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 800158c:	2301      	movs	r3, #1
 800158e:	71fb      	strb	r3, [r7, #7]
 8001590:	e001      	b.n	8001596 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001592:	f7ff fccf 	bl	8000f34 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001596:	79fb      	ldrb	r3, [r7, #7]
}
 8001598:	4618      	mov	r0, r3
 800159a:	3708      	adds	r7, #8
 800159c:	46bd      	mov	sp, r7
 800159e:	bd80      	pop	{r7, pc}
 80015a0:	40022000 	.word	0x40022000

080015a4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	b084      	sub	sp, #16
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80015ac:	2300      	movs	r3, #0
 80015ae:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80015b0:	4b17      	ldr	r3, [pc, #92]	@ (8001610 <HAL_InitTick+0x6c>)
 80015b2:	781b      	ldrb	r3, [r3, #0]
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d023      	beq.n	8001600 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80015b8:	4b16      	ldr	r3, [pc, #88]	@ (8001614 <HAL_InitTick+0x70>)
 80015ba:	681a      	ldr	r2, [r3, #0]
 80015bc:	4b14      	ldr	r3, [pc, #80]	@ (8001610 <HAL_InitTick+0x6c>)
 80015be:	781b      	ldrb	r3, [r3, #0]
 80015c0:	4619      	mov	r1, r3
 80015c2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80015c6:	fbb3 f3f1 	udiv	r3, r3, r1
 80015ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80015ce:	4618      	mov	r0, r3
 80015d0:	f001 f911 	bl	80027f6 <HAL_SYSTICK_Config>
 80015d4:	4603      	mov	r3, r0
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d10f      	bne.n	80015fa <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	2b0f      	cmp	r3, #15
 80015de:	d809      	bhi.n	80015f4 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80015e0:	2200      	movs	r2, #0
 80015e2:	6879      	ldr	r1, [r7, #4]
 80015e4:	f04f 30ff 	mov.w	r0, #4294967295
 80015e8:	f001 f8db 	bl	80027a2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80015ec:	4a0a      	ldr	r2, [pc, #40]	@ (8001618 <HAL_InitTick+0x74>)
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	6013      	str	r3, [r2, #0]
 80015f2:	e007      	b.n	8001604 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80015f4:	2301      	movs	r3, #1
 80015f6:	73fb      	strb	r3, [r7, #15]
 80015f8:	e004      	b.n	8001604 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80015fa:	2301      	movs	r3, #1
 80015fc:	73fb      	strb	r3, [r7, #15]
 80015fe:	e001      	b.n	8001604 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001600:	2301      	movs	r3, #1
 8001602:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001604:	7bfb      	ldrb	r3, [r7, #15]
}
 8001606:	4618      	mov	r0, r3
 8001608:	3710      	adds	r7, #16
 800160a:	46bd      	mov	sp, r7
 800160c:	bd80      	pop	{r7, pc}
 800160e:	bf00      	nop
 8001610:	20000008 	.word	0x20000008
 8001614:	20000000 	.word	0x20000000
 8001618:	20000004 	.word	0x20000004

0800161c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800161c:	b480      	push	{r7}
 800161e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001620:	4b06      	ldr	r3, [pc, #24]	@ (800163c <HAL_IncTick+0x20>)
 8001622:	781b      	ldrb	r3, [r3, #0]
 8001624:	461a      	mov	r2, r3
 8001626:	4b06      	ldr	r3, [pc, #24]	@ (8001640 <HAL_IncTick+0x24>)
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	4413      	add	r3, r2
 800162c:	4a04      	ldr	r2, [pc, #16]	@ (8001640 <HAL_IncTick+0x24>)
 800162e:	6013      	str	r3, [r2, #0]
}
 8001630:	bf00      	nop
 8001632:	46bd      	mov	sp, r7
 8001634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001638:	4770      	bx	lr
 800163a:	bf00      	nop
 800163c:	20000008 	.word	0x20000008
 8001640:	200002d0 	.word	0x200002d0

08001644 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001644:	b480      	push	{r7}
 8001646:	af00      	add	r7, sp, #0
  return uwTick;
 8001648:	4b03      	ldr	r3, [pc, #12]	@ (8001658 <HAL_GetTick+0x14>)
 800164a:	681b      	ldr	r3, [r3, #0]
}
 800164c:	4618      	mov	r0, r3
 800164e:	46bd      	mov	sp, r7
 8001650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001654:	4770      	bx	lr
 8001656:	bf00      	nop
 8001658:	200002d0 	.word	0x200002d0

0800165c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800165c:	b580      	push	{r7, lr}
 800165e:	b084      	sub	sp, #16
 8001660:	af00      	add	r7, sp, #0
 8001662:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001664:	f7ff ffee 	bl	8001644 <HAL_GetTick>
 8001668:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800166e:	68fb      	ldr	r3, [r7, #12]
 8001670:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001674:	d005      	beq.n	8001682 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001676:	4b0a      	ldr	r3, [pc, #40]	@ (80016a0 <HAL_Delay+0x44>)
 8001678:	781b      	ldrb	r3, [r3, #0]
 800167a:	461a      	mov	r2, r3
 800167c:	68fb      	ldr	r3, [r7, #12]
 800167e:	4413      	add	r3, r2
 8001680:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001682:	bf00      	nop
 8001684:	f7ff ffde 	bl	8001644 <HAL_GetTick>
 8001688:	4602      	mov	r2, r0
 800168a:	68bb      	ldr	r3, [r7, #8]
 800168c:	1ad3      	subs	r3, r2, r3
 800168e:	68fa      	ldr	r2, [r7, #12]
 8001690:	429a      	cmp	r2, r3
 8001692:	d8f7      	bhi.n	8001684 <HAL_Delay+0x28>
  {
  }
}
 8001694:	bf00      	nop
 8001696:	bf00      	nop
 8001698:	3710      	adds	r7, #16
 800169a:	46bd      	mov	sp, r7
 800169c:	bd80      	pop	{r7, pc}
 800169e:	bf00      	nop
 80016a0:	20000008 	.word	0x20000008

080016a4 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80016a4:	b480      	push	{r7}
 80016a6:	b083      	sub	sp, #12
 80016a8:	af00      	add	r7, sp, #0
 80016aa:	6078      	str	r0, [r7, #4]
 80016ac:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	689b      	ldr	r3, [r3, #8]
 80016b2:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80016b6:	683b      	ldr	r3, [r7, #0]
 80016b8:	431a      	orrs	r2, r3
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	609a      	str	r2, [r3, #8]
}
 80016be:	bf00      	nop
 80016c0:	370c      	adds	r7, #12
 80016c2:	46bd      	mov	sp, r7
 80016c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c8:	4770      	bx	lr

080016ca <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80016ca:	b480      	push	{r7}
 80016cc:	b083      	sub	sp, #12
 80016ce:	af00      	add	r7, sp, #0
 80016d0:	6078      	str	r0, [r7, #4]
 80016d2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	689b      	ldr	r3, [r3, #8]
 80016d8:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 80016dc:	683b      	ldr	r3, [r7, #0]
 80016de:	431a      	orrs	r2, r3
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	609a      	str	r2, [r3, #8]
}
 80016e4:	bf00      	nop
 80016e6:	370c      	adds	r7, #12
 80016e8:	46bd      	mov	sp, r7
 80016ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ee:	4770      	bx	lr

080016f0 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80016f0:	b480      	push	{r7}
 80016f2:	b083      	sub	sp, #12
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	689b      	ldr	r3, [r3, #8]
 80016fc:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8001700:	4618      	mov	r0, r3
 8001702:	370c      	adds	r7, #12
 8001704:	46bd      	mov	sp, r7
 8001706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800170a:	4770      	bx	lr

0800170c <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 800170c:	b480      	push	{r7}
 800170e:	b087      	sub	sp, #28
 8001710:	af00      	add	r7, sp, #0
 8001712:	60f8      	str	r0, [r7, #12]
 8001714:	60b9      	str	r1, [r7, #8]
 8001716:	607a      	str	r2, [r7, #4]
 8001718:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800171a:	68fb      	ldr	r3, [r7, #12]
 800171c:	3360      	adds	r3, #96	@ 0x60
 800171e:	461a      	mov	r2, r3
 8001720:	68bb      	ldr	r3, [r7, #8]
 8001722:	009b      	lsls	r3, r3, #2
 8001724:	4413      	add	r3, r2
 8001726:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001728:	697b      	ldr	r3, [r7, #20]
 800172a:	681a      	ldr	r2, [r3, #0]
 800172c:	4b08      	ldr	r3, [pc, #32]	@ (8001750 <LL_ADC_SetOffset+0x44>)
 800172e:	4013      	ands	r3, r2
 8001730:	687a      	ldr	r2, [r7, #4]
 8001732:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8001736:	683a      	ldr	r2, [r7, #0]
 8001738:	430a      	orrs	r2, r1
 800173a:	4313      	orrs	r3, r2
 800173c:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8001740:	697b      	ldr	r3, [r7, #20]
 8001742:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8001744:	bf00      	nop
 8001746:	371c      	adds	r7, #28
 8001748:	46bd      	mov	sp, r7
 800174a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800174e:	4770      	bx	lr
 8001750:	03fff000 	.word	0x03fff000

08001754 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001754:	b480      	push	{r7}
 8001756:	b085      	sub	sp, #20
 8001758:	af00      	add	r7, sp, #0
 800175a:	6078      	str	r0, [r7, #4]
 800175c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	3360      	adds	r3, #96	@ 0x60
 8001762:	461a      	mov	r2, r3
 8001764:	683b      	ldr	r3, [r7, #0]
 8001766:	009b      	lsls	r3, r3, #2
 8001768:	4413      	add	r3, r2
 800176a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800176c:	68fb      	ldr	r3, [r7, #12]
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8001774:	4618      	mov	r0, r3
 8001776:	3714      	adds	r7, #20
 8001778:	46bd      	mov	sp, r7
 800177a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800177e:	4770      	bx	lr

08001780 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001780:	b480      	push	{r7}
 8001782:	b087      	sub	sp, #28
 8001784:	af00      	add	r7, sp, #0
 8001786:	60f8      	str	r0, [r7, #12]
 8001788:	60b9      	str	r1, [r7, #8]
 800178a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800178c:	68fb      	ldr	r3, [r7, #12]
 800178e:	3360      	adds	r3, #96	@ 0x60
 8001790:	461a      	mov	r2, r3
 8001792:	68bb      	ldr	r3, [r7, #8]
 8001794:	009b      	lsls	r3, r3, #2
 8001796:	4413      	add	r3, r2
 8001798:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800179a:	697b      	ldr	r3, [r7, #20]
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	431a      	orrs	r2, r3
 80017a6:	697b      	ldr	r3, [r7, #20]
 80017a8:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80017aa:	bf00      	nop
 80017ac:	371c      	adds	r7, #28
 80017ae:	46bd      	mov	sp, r7
 80017b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b4:	4770      	bx	lr

080017b6 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80017b6:	b480      	push	{r7}
 80017b8:	b087      	sub	sp, #28
 80017ba:	af00      	add	r7, sp, #0
 80017bc:	60f8      	str	r0, [r7, #12]
 80017be:	60b9      	str	r1, [r7, #8]
 80017c0:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 80017c2:	68fb      	ldr	r3, [r7, #12]
 80017c4:	3330      	adds	r3, #48	@ 0x30
 80017c6:	461a      	mov	r2, r3
 80017c8:	68bb      	ldr	r3, [r7, #8]
 80017ca:	0a1b      	lsrs	r3, r3, #8
 80017cc:	009b      	lsls	r3, r3, #2
 80017ce:	f003 030c 	and.w	r3, r3, #12
 80017d2:	4413      	add	r3, r2
 80017d4:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80017d6:	697b      	ldr	r3, [r7, #20]
 80017d8:	681a      	ldr	r2, [r3, #0]
 80017da:	68bb      	ldr	r3, [r7, #8]
 80017dc:	f003 031f 	and.w	r3, r3, #31
 80017e0:	211f      	movs	r1, #31
 80017e2:	fa01 f303 	lsl.w	r3, r1, r3
 80017e6:	43db      	mvns	r3, r3
 80017e8:	401a      	ands	r2, r3
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	0e9b      	lsrs	r3, r3, #26
 80017ee:	f003 011f 	and.w	r1, r3, #31
 80017f2:	68bb      	ldr	r3, [r7, #8]
 80017f4:	f003 031f 	and.w	r3, r3, #31
 80017f8:	fa01 f303 	lsl.w	r3, r1, r3
 80017fc:	431a      	orrs	r2, r3
 80017fe:	697b      	ldr	r3, [r7, #20]
 8001800:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001802:	bf00      	nop
 8001804:	371c      	adds	r7, #28
 8001806:	46bd      	mov	sp, r7
 8001808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800180c:	4770      	bx	lr

0800180e <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800180e:	b480      	push	{r7}
 8001810:	b087      	sub	sp, #28
 8001812:	af00      	add	r7, sp, #0
 8001814:	60f8      	str	r0, [r7, #12]
 8001816:	60b9      	str	r1, [r7, #8]
 8001818:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 800181a:	68fb      	ldr	r3, [r7, #12]
 800181c:	3314      	adds	r3, #20
 800181e:	461a      	mov	r2, r3
 8001820:	68bb      	ldr	r3, [r7, #8]
 8001822:	0e5b      	lsrs	r3, r3, #25
 8001824:	009b      	lsls	r3, r3, #2
 8001826:	f003 0304 	and.w	r3, r3, #4
 800182a:	4413      	add	r3, r2
 800182c:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800182e:	697b      	ldr	r3, [r7, #20]
 8001830:	681a      	ldr	r2, [r3, #0]
 8001832:	68bb      	ldr	r3, [r7, #8]
 8001834:	0d1b      	lsrs	r3, r3, #20
 8001836:	f003 031f 	and.w	r3, r3, #31
 800183a:	2107      	movs	r1, #7
 800183c:	fa01 f303 	lsl.w	r3, r1, r3
 8001840:	43db      	mvns	r3, r3
 8001842:	401a      	ands	r2, r3
 8001844:	68bb      	ldr	r3, [r7, #8]
 8001846:	0d1b      	lsrs	r3, r3, #20
 8001848:	f003 031f 	and.w	r3, r3, #31
 800184c:	6879      	ldr	r1, [r7, #4]
 800184e:	fa01 f303 	lsl.w	r3, r1, r3
 8001852:	431a      	orrs	r2, r3
 8001854:	697b      	ldr	r3, [r7, #20]
 8001856:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001858:	bf00      	nop
 800185a:	371c      	adds	r7, #28
 800185c:	46bd      	mov	sp, r7
 800185e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001862:	4770      	bx	lr

08001864 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001864:	b480      	push	{r7}
 8001866:	b085      	sub	sp, #20
 8001868:	af00      	add	r7, sp, #0
 800186a:	60f8      	str	r0, [r7, #12]
 800186c:	60b9      	str	r1, [r7, #8]
 800186e:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001870:	68fb      	ldr	r3, [r7, #12]
 8001872:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8001876:	68bb      	ldr	r3, [r7, #8]
 8001878:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800187c:	43db      	mvns	r3, r3
 800187e:	401a      	ands	r2, r3
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	f003 0318 	and.w	r3, r3, #24
 8001886:	4908      	ldr	r1, [pc, #32]	@ (80018a8 <LL_ADC_SetChannelSingleDiff+0x44>)
 8001888:	40d9      	lsrs	r1, r3
 800188a:	68bb      	ldr	r3, [r7, #8]
 800188c:	400b      	ands	r3, r1
 800188e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001892:	431a      	orrs	r2, r3
 8001894:	68fb      	ldr	r3, [r7, #12]
 8001896:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800189a:	bf00      	nop
 800189c:	3714      	adds	r7, #20
 800189e:	46bd      	mov	sp, r7
 80018a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a4:	4770      	bx	lr
 80018a6:	bf00      	nop
 80018a8:	0007ffff 	.word	0x0007ffff

080018ac <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80018ac:	b480      	push	{r7}
 80018ae:	b083      	sub	sp, #12
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	689b      	ldr	r3, [r3, #8]
 80018b8:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 80018bc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80018c0:	687a      	ldr	r2, [r7, #4]
 80018c2:	6093      	str	r3, [r2, #8]
}
 80018c4:	bf00      	nop
 80018c6:	370c      	adds	r7, #12
 80018c8:	46bd      	mov	sp, r7
 80018ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ce:	4770      	bx	lr

080018d0 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80018d0:	b480      	push	{r7}
 80018d2:	b083      	sub	sp, #12
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	689b      	ldr	r3, [r3, #8]
 80018dc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80018e0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80018e4:	d101      	bne.n	80018ea <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80018e6:	2301      	movs	r3, #1
 80018e8:	e000      	b.n	80018ec <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80018ea:	2300      	movs	r3, #0
}
 80018ec:	4618      	mov	r0, r3
 80018ee:	370c      	adds	r7, #12
 80018f0:	46bd      	mov	sp, r7
 80018f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f6:	4770      	bx	lr

080018f8 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80018f8:	b480      	push	{r7}
 80018fa:	b083      	sub	sp, #12
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	689b      	ldr	r3, [r3, #8]
 8001904:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8001908:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800190c:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001914:	bf00      	nop
 8001916:	370c      	adds	r7, #12
 8001918:	46bd      	mov	sp, r7
 800191a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800191e:	4770      	bx	lr

08001920 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8001920:	b480      	push	{r7}
 8001922:	b083      	sub	sp, #12
 8001924:	af00      	add	r7, sp, #0
 8001926:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	689b      	ldr	r3, [r3, #8]
 800192c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001930:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8001934:	d101      	bne.n	800193a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8001936:	2301      	movs	r3, #1
 8001938:	e000      	b.n	800193c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800193a:	2300      	movs	r3, #0
}
 800193c:	4618      	mov	r0, r3
 800193e:	370c      	adds	r7, #12
 8001940:	46bd      	mov	sp, r7
 8001942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001946:	4770      	bx	lr

08001948 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8001948:	b480      	push	{r7}
 800194a:	b083      	sub	sp, #12
 800194c:	af00      	add	r7, sp, #0
 800194e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	689b      	ldr	r3, [r3, #8]
 8001954:	f003 0301 	and.w	r3, r3, #1
 8001958:	2b01      	cmp	r3, #1
 800195a:	d101      	bne.n	8001960 <LL_ADC_IsEnabled+0x18>
 800195c:	2301      	movs	r3, #1
 800195e:	e000      	b.n	8001962 <LL_ADC_IsEnabled+0x1a>
 8001960:	2300      	movs	r3, #0
}
 8001962:	4618      	mov	r0, r3
 8001964:	370c      	adds	r7, #12
 8001966:	46bd      	mov	sp, r7
 8001968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800196c:	4770      	bx	lr

0800196e <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800196e:	b480      	push	{r7}
 8001970:	b083      	sub	sp, #12
 8001972:	af00      	add	r7, sp, #0
 8001974:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	689b      	ldr	r3, [r3, #8]
 800197a:	f003 0304 	and.w	r3, r3, #4
 800197e:	2b04      	cmp	r3, #4
 8001980:	d101      	bne.n	8001986 <LL_ADC_REG_IsConversionOngoing+0x18>
 8001982:	2301      	movs	r3, #1
 8001984:	e000      	b.n	8001988 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001986:	2300      	movs	r3, #0
}
 8001988:	4618      	mov	r0, r3
 800198a:	370c      	adds	r7, #12
 800198c:	46bd      	mov	sp, r7
 800198e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001992:	4770      	bx	lr

08001994 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001994:	b480      	push	{r7}
 8001996:	b083      	sub	sp, #12
 8001998:	af00      	add	r7, sp, #0
 800199a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	689b      	ldr	r3, [r3, #8]
 80019a0:	f003 0308 	and.w	r3, r3, #8
 80019a4:	2b08      	cmp	r3, #8
 80019a6:	d101      	bne.n	80019ac <LL_ADC_INJ_IsConversionOngoing+0x18>
 80019a8:	2301      	movs	r3, #1
 80019aa:	e000      	b.n	80019ae <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80019ac:	2300      	movs	r3, #0
}
 80019ae:	4618      	mov	r0, r3
 80019b0:	370c      	adds	r7, #12
 80019b2:	46bd      	mov	sp, r7
 80019b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b8:	4770      	bx	lr
	...

080019bc <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80019bc:	b590      	push	{r4, r7, lr}
 80019be:	b089      	sub	sp, #36	@ 0x24
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80019c4:	2300      	movs	r3, #0
 80019c6:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80019c8:	2300      	movs	r3, #0
 80019ca:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d101      	bne.n	80019d6 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80019d2:	2301      	movs	r3, #1
 80019d4:	e130      	b.n	8001c38 <HAL_ADC_Init+0x27c>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	691b      	ldr	r3, [r3, #16]
 80019da:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d109      	bne.n	80019f8 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80019e4:	6878      	ldr	r0, [r7, #4]
 80019e6:	f7ff fac9 	bl	8000f7c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	2200      	movs	r2, #0
 80019ee:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	2200      	movs	r2, #0
 80019f4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	4618      	mov	r0, r3
 80019fe:	f7ff ff67 	bl	80018d0 <LL_ADC_IsDeepPowerDownEnabled>
 8001a02:	4603      	mov	r3, r0
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d004      	beq.n	8001a12 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	4618      	mov	r0, r3
 8001a0e:	f7ff ff4d 	bl	80018ac <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	4618      	mov	r0, r3
 8001a18:	f7ff ff82 	bl	8001920 <LL_ADC_IsInternalRegulatorEnabled>
 8001a1c:	4603      	mov	r3, r0
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d115      	bne.n	8001a4e <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	4618      	mov	r0, r3
 8001a28:	f7ff ff66 	bl	80018f8 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001a2c:	4b84      	ldr	r3, [pc, #528]	@ (8001c40 <HAL_ADC_Init+0x284>)
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	099b      	lsrs	r3, r3, #6
 8001a32:	4a84      	ldr	r2, [pc, #528]	@ (8001c44 <HAL_ADC_Init+0x288>)
 8001a34:	fba2 2303 	umull	r2, r3, r2, r3
 8001a38:	099b      	lsrs	r3, r3, #6
 8001a3a:	3301      	adds	r3, #1
 8001a3c:	005b      	lsls	r3, r3, #1
 8001a3e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001a40:	e002      	b.n	8001a48 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8001a42:	68fb      	ldr	r3, [r7, #12]
 8001a44:	3b01      	subs	r3, #1
 8001a46:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001a48:	68fb      	ldr	r3, [r7, #12]
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d1f9      	bne.n	8001a42 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	4618      	mov	r0, r3
 8001a54:	f7ff ff64 	bl	8001920 <LL_ADC_IsInternalRegulatorEnabled>
 8001a58:	4603      	mov	r3, r0
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d10d      	bne.n	8001a7a <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001a62:	f043 0210 	orr.w	r2, r3, #16
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a6e:	f043 0201 	orr.w	r2, r3, #1
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8001a76:	2301      	movs	r3, #1
 8001a78:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	4618      	mov	r0, r3
 8001a80:	f7ff ff75 	bl	800196e <LL_ADC_REG_IsConversionOngoing>
 8001a84:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001a8a:	f003 0310 	and.w	r3, r3, #16
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	f040 80c9 	bne.w	8001c26 <HAL_ADC_Init+0x26a>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8001a94:	697b      	ldr	r3, [r7, #20]
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	f040 80c5 	bne.w	8001c26 <HAL_ADC_Init+0x26a>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001aa0:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8001aa4:	f043 0202 	orr.w	r2, r3, #2
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	4618      	mov	r0, r3
 8001ab2:	f7ff ff49 	bl	8001948 <LL_ADC_IsEnabled>
 8001ab6:	4603      	mov	r3, r0
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d115      	bne.n	8001ae8 <HAL_ADC_Init+0x12c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001abc:	4862      	ldr	r0, [pc, #392]	@ (8001c48 <HAL_ADC_Init+0x28c>)
 8001abe:	f7ff ff43 	bl	8001948 <LL_ADC_IsEnabled>
 8001ac2:	4604      	mov	r4, r0
 8001ac4:	4861      	ldr	r0, [pc, #388]	@ (8001c4c <HAL_ADC_Init+0x290>)
 8001ac6:	f7ff ff3f 	bl	8001948 <LL_ADC_IsEnabled>
 8001aca:	4603      	mov	r3, r0
 8001acc:	431c      	orrs	r4, r3
 8001ace:	4860      	ldr	r0, [pc, #384]	@ (8001c50 <HAL_ADC_Init+0x294>)
 8001ad0:	f7ff ff3a 	bl	8001948 <LL_ADC_IsEnabled>
 8001ad4:	4603      	mov	r3, r0
 8001ad6:	4323      	orrs	r3, r4
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d105      	bne.n	8001ae8 <HAL_ADC_Init+0x12c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	685b      	ldr	r3, [r3, #4]
 8001ae0:	4619      	mov	r1, r3
 8001ae2:	485c      	ldr	r0, [pc, #368]	@ (8001c54 <HAL_ADC_Init+0x298>)
 8001ae4:	f7ff fdde 	bl	80016a4 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	7e5b      	ldrb	r3, [r3, #25]
 8001aec:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001af2:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8001af8:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8001afe:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001b06:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001b08:	4313      	orrs	r3, r2
 8001b0a:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001b12:	2b01      	cmp	r3, #1
 8001b14:	d106      	bne.n	8001b24 <HAL_ADC_Init+0x168>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b1a:	3b01      	subs	r3, #1
 8001b1c:	045b      	lsls	r3, r3, #17
 8001b1e:	69ba      	ldr	r2, [r7, #24]
 8001b20:	4313      	orrs	r3, r2
 8001b22:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d009      	beq.n	8001b40 <HAL_ADC_Init+0x184>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b30:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b38:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001b3a:	69ba      	ldr	r2, [r7, #24]
 8001b3c:	4313      	orrs	r3, r2
 8001b3e:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	68da      	ldr	r2, [r3, #12]
 8001b46:	4b44      	ldr	r3, [pc, #272]	@ (8001c58 <HAL_ADC_Init+0x29c>)
 8001b48:	4013      	ands	r3, r2
 8001b4a:	687a      	ldr	r2, [r7, #4]
 8001b4c:	6812      	ldr	r2, [r2, #0]
 8001b4e:	69b9      	ldr	r1, [r7, #24]
 8001b50:	430b      	orrs	r3, r1
 8001b52:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	4618      	mov	r0, r3
 8001b5a:	f7ff ff1b 	bl	8001994 <LL_ADC_INJ_IsConversionOngoing>
 8001b5e:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001b60:	697b      	ldr	r3, [r7, #20]
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d13d      	bne.n	8001be2 <HAL_ADC_Init+0x226>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001b66:	693b      	ldr	r3, [r7, #16]
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d13a      	bne.n	8001be2 <HAL_ADC_Init+0x226>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	7e1b      	ldrb	r3, [r3, #24]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001b70:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8001b78:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001b7a:	4313      	orrs	r3, r2
 8001b7c:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	68db      	ldr	r3, [r3, #12]
 8001b84:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8001b88:	f023 0302 	bic.w	r3, r3, #2
 8001b8c:	687a      	ldr	r2, [r7, #4]
 8001b8e:	6812      	ldr	r2, [r2, #0]
 8001b90:	69b9      	ldr	r1, [r7, #24]
 8001b92:	430b      	orrs	r3, r1
 8001b94:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8001b9c:	2b01      	cmp	r3, #1
 8001b9e:	d118      	bne.n	8001bd2 <HAL_ADC_Init+0x216>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	691b      	ldr	r3, [r3, #16]
 8001ba6:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8001baa:	f023 0304 	bic.w	r3, r3, #4
 8001bae:	687a      	ldr	r2, [r7, #4]
 8001bb0:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8001bb2:	687a      	ldr	r2, [r7, #4]
 8001bb4:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8001bb6:	4311      	orrs	r1, r2
 8001bb8:	687a      	ldr	r2, [r7, #4]
 8001bba:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8001bbc:	4311      	orrs	r1, r2
 8001bbe:	687a      	ldr	r2, [r7, #4]
 8001bc0:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8001bc2:	430a      	orrs	r2, r1
 8001bc4:	431a      	orrs	r2, r3
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	f042 0201 	orr.w	r2, r2, #1
 8001bce:	611a      	str	r2, [r3, #16]
 8001bd0:	e007      	b.n	8001be2 <HAL_ADC_Init+0x226>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	691a      	ldr	r2, [r3, #16]
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	f022 0201 	bic.w	r2, r2, #1
 8001be0:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	691b      	ldr	r3, [r3, #16]
 8001be6:	2b01      	cmp	r3, #1
 8001be8:	d10c      	bne.n	8001c04 <HAL_ADC_Init+0x248>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bf0:	f023 010f 	bic.w	r1, r3, #15
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	69db      	ldr	r3, [r3, #28]
 8001bf8:	1e5a      	subs	r2, r3, #1
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	430a      	orrs	r2, r1
 8001c00:	631a      	str	r2, [r3, #48]	@ 0x30
 8001c02:	e007      	b.n	8001c14 <HAL_ADC_Init+0x258>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	f022 020f 	bic.w	r2, r2, #15
 8001c12:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001c18:	f023 0303 	bic.w	r3, r3, #3
 8001c1c:	f043 0201 	orr.w	r2, r3, #1
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	655a      	str	r2, [r3, #84]	@ 0x54
 8001c24:	e007      	b.n	8001c36 <HAL_ADC_Init+0x27a>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001c2a:	f043 0210 	orr.w	r2, r3, #16
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8001c32:	2301      	movs	r3, #1
 8001c34:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8001c36:	7ffb      	ldrb	r3, [r7, #31]
}
 8001c38:	4618      	mov	r0, r3
 8001c3a:	3724      	adds	r7, #36	@ 0x24
 8001c3c:	46bd      	mov	sp, r7
 8001c3e:	bd90      	pop	{r4, r7, pc}
 8001c40:	20000000 	.word	0x20000000
 8001c44:	053e2d63 	.word	0x053e2d63
 8001c48:	50040000 	.word	0x50040000
 8001c4c:	50040100 	.word	0x50040100
 8001c50:	50040200 	.word	0x50040200
 8001c54:	50040300 	.word	0x50040300
 8001c58:	fff0c007 	.word	0xfff0c007

08001c5c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	b0b6      	sub	sp, #216	@ 0xd8
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	6078      	str	r0, [r7, #4]
 8001c64:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001c66:	2300      	movs	r3, #0
 8001c68:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8001c6c:	2300      	movs	r3, #0
 8001c6e:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8001c76:	2b01      	cmp	r3, #1
 8001c78:	d101      	bne.n	8001c7e <HAL_ADC_ConfigChannel+0x22>
 8001c7a:	2302      	movs	r3, #2
 8001c7c:	e3c9      	b.n	8002412 <HAL_ADC_ConfigChannel+0x7b6>
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	2201      	movs	r2, #1
 8001c82:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	4618      	mov	r0, r3
 8001c8c:	f7ff fe6f 	bl	800196e <LL_ADC_REG_IsConversionOngoing>
 8001c90:	4603      	mov	r3, r0
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	f040 83aa 	bne.w	80023ec <HAL_ADC_ConfigChannel+0x790>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 8001c98:	683b      	ldr	r3, [r7, #0]
 8001c9a:	685b      	ldr	r3, [r3, #4]
 8001c9c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 8001ca0:	683b      	ldr	r3, [r7, #0]
 8001ca2:	685b      	ldr	r3, [r3, #4]
 8001ca4:	2b05      	cmp	r3, #5
 8001ca6:	d824      	bhi.n	8001cf2 <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 8001ca8:	683b      	ldr	r3, [r7, #0]
 8001caa:	685b      	ldr	r3, [r3, #4]
 8001cac:	3b02      	subs	r3, #2
 8001cae:	2b03      	cmp	r3, #3
 8001cb0:	d81b      	bhi.n	8001cea <HAL_ADC_ConfigChannel+0x8e>
 8001cb2:	a201      	add	r2, pc, #4	@ (adr r2, 8001cb8 <HAL_ADC_ConfigChannel+0x5c>)
 8001cb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001cb8:	08001cc9 	.word	0x08001cc9
 8001cbc:	08001cd1 	.word	0x08001cd1
 8001cc0:	08001cd9 	.word	0x08001cd9
 8001cc4:	08001ce1 	.word	0x08001ce1
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 8001cc8:	230c      	movs	r3, #12
 8001cca:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8001cce:	e010      	b.n	8001cf2 <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 8001cd0:	2312      	movs	r3, #18
 8001cd2:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8001cd6:	e00c      	b.n	8001cf2 <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 8001cd8:	2318      	movs	r3, #24
 8001cda:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8001cde:	e008      	b.n	8001cf2 <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 8001ce0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001ce4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8001ce8:	e003      	b.n	8001cf2 <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 8001cea:	2306      	movs	r3, #6
 8001cec:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8001cf0:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	6818      	ldr	r0, [r3, #0]
 8001cf6:	683b      	ldr	r3, [r7, #0]
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	461a      	mov	r2, r3
 8001cfc:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 8001d00:	f7ff fd59 	bl	80017b6 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	4618      	mov	r0, r3
 8001d0a:	f7ff fe30 	bl	800196e <LL_ADC_REG_IsConversionOngoing>
 8001d0e:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	4618      	mov	r0, r3
 8001d18:	f7ff fe3c 	bl	8001994 <LL_ADC_INJ_IsConversionOngoing>
 8001d1c:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001d20:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	f040 81a4 	bne.w	8002072 <HAL_ADC_ConfigChannel+0x416>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001d2a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	f040 819f 	bne.w	8002072 <HAL_ADC_ConfigChannel+0x416>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	6818      	ldr	r0, [r3, #0]
 8001d38:	683b      	ldr	r3, [r7, #0]
 8001d3a:	6819      	ldr	r1, [r3, #0]
 8001d3c:	683b      	ldr	r3, [r7, #0]
 8001d3e:	689b      	ldr	r3, [r3, #8]
 8001d40:	461a      	mov	r2, r3
 8001d42:	f7ff fd64 	bl	800180e <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8001d46:	683b      	ldr	r3, [r7, #0]
 8001d48:	695a      	ldr	r2, [r3, #20]
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	68db      	ldr	r3, [r3, #12]
 8001d50:	08db      	lsrs	r3, r3, #3
 8001d52:	f003 0303 	and.w	r3, r3, #3
 8001d56:	005b      	lsls	r3, r3, #1
 8001d58:	fa02 f303 	lsl.w	r3, r2, r3
 8001d5c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8001d60:	683b      	ldr	r3, [r7, #0]
 8001d62:	691b      	ldr	r3, [r3, #16]
 8001d64:	2b04      	cmp	r3, #4
 8001d66:	d00a      	beq.n	8001d7e <HAL_ADC_ConfigChannel+0x122>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	6818      	ldr	r0, [r3, #0]
 8001d6c:	683b      	ldr	r3, [r7, #0]
 8001d6e:	6919      	ldr	r1, [r3, #16]
 8001d70:	683b      	ldr	r3, [r7, #0]
 8001d72:	681a      	ldr	r2, [r3, #0]
 8001d74:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8001d78:	f7ff fcc8 	bl	800170c <LL_ADC_SetOffset>
 8001d7c:	e179      	b.n	8002072 <HAL_ADC_ConfigChannel+0x416>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	2100      	movs	r1, #0
 8001d84:	4618      	mov	r0, r3
 8001d86:	f7ff fce5 	bl	8001754 <LL_ADC_GetOffsetChannel>
 8001d8a:	4603      	mov	r3, r0
 8001d8c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d10a      	bne.n	8001daa <HAL_ADC_ConfigChannel+0x14e>
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	2100      	movs	r1, #0
 8001d9a:	4618      	mov	r0, r3
 8001d9c:	f7ff fcda 	bl	8001754 <LL_ADC_GetOffsetChannel>
 8001da0:	4603      	mov	r3, r0
 8001da2:	0e9b      	lsrs	r3, r3, #26
 8001da4:	f003 021f 	and.w	r2, r3, #31
 8001da8:	e01e      	b.n	8001de8 <HAL_ADC_ConfigChannel+0x18c>
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	2100      	movs	r1, #0
 8001db0:	4618      	mov	r0, r3
 8001db2:	f7ff fccf 	bl	8001754 <LL_ADC_GetOffsetChannel>
 8001db6:	4603      	mov	r3, r0
 8001db8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001dbc:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8001dc0:	fa93 f3a3 	rbit	r3, r3
 8001dc4:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001dc8:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8001dcc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8001dd0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d101      	bne.n	8001ddc <HAL_ADC_ConfigChannel+0x180>
  {
    return 32U;
 8001dd8:	2320      	movs	r3, #32
 8001dda:	e004      	b.n	8001de6 <HAL_ADC_ConfigChannel+0x18a>
  }
  return __builtin_clz(value);
 8001ddc:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001de0:	fab3 f383 	clz	r3, r3
 8001de4:	b2db      	uxtb	r3, r3
 8001de6:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001de8:	683b      	ldr	r3, [r7, #0]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d105      	bne.n	8001e00 <HAL_ADC_ConfigChannel+0x1a4>
 8001df4:	683b      	ldr	r3, [r7, #0]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	0e9b      	lsrs	r3, r3, #26
 8001dfa:	f003 031f 	and.w	r3, r3, #31
 8001dfe:	e018      	b.n	8001e32 <HAL_ADC_ConfigChannel+0x1d6>
 8001e00:	683b      	ldr	r3, [r7, #0]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e08:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001e0c:	fa93 f3a3 	rbit	r3, r3
 8001e10:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 8001e14:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001e18:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 8001e1c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d101      	bne.n	8001e28 <HAL_ADC_ConfigChannel+0x1cc>
    return 32U;
 8001e24:	2320      	movs	r3, #32
 8001e26:	e004      	b.n	8001e32 <HAL_ADC_ConfigChannel+0x1d6>
  return __builtin_clz(value);
 8001e28:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8001e2c:	fab3 f383 	clz	r3, r3
 8001e30:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8001e32:	429a      	cmp	r2, r3
 8001e34:	d106      	bne.n	8001e44 <HAL_ADC_ConfigChannel+0x1e8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	2200      	movs	r2, #0
 8001e3c:	2100      	movs	r1, #0
 8001e3e:	4618      	mov	r0, r3
 8001e40:	f7ff fc9e 	bl	8001780 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	2101      	movs	r1, #1
 8001e4a:	4618      	mov	r0, r3
 8001e4c:	f7ff fc82 	bl	8001754 <LL_ADC_GetOffsetChannel>
 8001e50:	4603      	mov	r3, r0
 8001e52:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d10a      	bne.n	8001e70 <HAL_ADC_ConfigChannel+0x214>
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	2101      	movs	r1, #1
 8001e60:	4618      	mov	r0, r3
 8001e62:	f7ff fc77 	bl	8001754 <LL_ADC_GetOffsetChannel>
 8001e66:	4603      	mov	r3, r0
 8001e68:	0e9b      	lsrs	r3, r3, #26
 8001e6a:	f003 021f 	and.w	r2, r3, #31
 8001e6e:	e01e      	b.n	8001eae <HAL_ADC_ConfigChannel+0x252>
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	2101      	movs	r1, #1
 8001e76:	4618      	mov	r0, r3
 8001e78:	f7ff fc6c 	bl	8001754 <LL_ADC_GetOffsetChannel>
 8001e7c:	4603      	mov	r3, r0
 8001e7e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e82:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001e86:	fa93 f3a3 	rbit	r3, r3
 8001e8a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 8001e8e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001e92:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 8001e96:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d101      	bne.n	8001ea2 <HAL_ADC_ConfigChannel+0x246>
    return 32U;
 8001e9e:	2320      	movs	r3, #32
 8001ea0:	e004      	b.n	8001eac <HAL_ADC_ConfigChannel+0x250>
  return __builtin_clz(value);
 8001ea2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001ea6:	fab3 f383 	clz	r3, r3
 8001eaa:	b2db      	uxtb	r3, r3
 8001eac:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001eae:	683b      	ldr	r3, [r7, #0]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d105      	bne.n	8001ec6 <HAL_ADC_ConfigChannel+0x26a>
 8001eba:	683b      	ldr	r3, [r7, #0]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	0e9b      	lsrs	r3, r3, #26
 8001ec0:	f003 031f 	and.w	r3, r3, #31
 8001ec4:	e018      	b.n	8001ef8 <HAL_ADC_ConfigChannel+0x29c>
 8001ec6:	683b      	ldr	r3, [r7, #0]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ece:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8001ed2:	fa93 f3a3 	rbit	r3, r3
 8001ed6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 8001eda:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001ede:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 8001ee2:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d101      	bne.n	8001eee <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 8001eea:	2320      	movs	r3, #32
 8001eec:	e004      	b.n	8001ef8 <HAL_ADC_ConfigChannel+0x29c>
  return __builtin_clz(value);
 8001eee:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001ef2:	fab3 f383 	clz	r3, r3
 8001ef6:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8001ef8:	429a      	cmp	r2, r3
 8001efa:	d106      	bne.n	8001f0a <HAL_ADC_ConfigChannel+0x2ae>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	2200      	movs	r2, #0
 8001f02:	2101      	movs	r1, #1
 8001f04:	4618      	mov	r0, r3
 8001f06:	f7ff fc3b 	bl	8001780 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	2102      	movs	r1, #2
 8001f10:	4618      	mov	r0, r3
 8001f12:	f7ff fc1f 	bl	8001754 <LL_ADC_GetOffsetChannel>
 8001f16:	4603      	mov	r3, r0
 8001f18:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d10a      	bne.n	8001f36 <HAL_ADC_ConfigChannel+0x2da>
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	2102      	movs	r1, #2
 8001f26:	4618      	mov	r0, r3
 8001f28:	f7ff fc14 	bl	8001754 <LL_ADC_GetOffsetChannel>
 8001f2c:	4603      	mov	r3, r0
 8001f2e:	0e9b      	lsrs	r3, r3, #26
 8001f30:	f003 021f 	and.w	r2, r3, #31
 8001f34:	e01e      	b.n	8001f74 <HAL_ADC_ConfigChannel+0x318>
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	2102      	movs	r1, #2
 8001f3c:	4618      	mov	r0, r3
 8001f3e:	f7ff fc09 	bl	8001754 <LL_ADC_GetOffsetChannel>
 8001f42:	4603      	mov	r3, r0
 8001f44:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f48:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001f4c:	fa93 f3a3 	rbit	r3, r3
 8001f50:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 8001f54:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001f58:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 8001f5c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d101      	bne.n	8001f68 <HAL_ADC_ConfigChannel+0x30c>
    return 32U;
 8001f64:	2320      	movs	r3, #32
 8001f66:	e004      	b.n	8001f72 <HAL_ADC_ConfigChannel+0x316>
  return __builtin_clz(value);
 8001f68:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001f6c:	fab3 f383 	clz	r3, r3
 8001f70:	b2db      	uxtb	r3, r3
 8001f72:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001f74:	683b      	ldr	r3, [r7, #0]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d105      	bne.n	8001f8c <HAL_ADC_ConfigChannel+0x330>
 8001f80:	683b      	ldr	r3, [r7, #0]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	0e9b      	lsrs	r3, r3, #26
 8001f86:	f003 031f 	and.w	r3, r3, #31
 8001f8a:	e014      	b.n	8001fb6 <HAL_ADC_ConfigChannel+0x35a>
 8001f8c:	683b      	ldr	r3, [r7, #0]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f92:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8001f94:	fa93 f3a3 	rbit	r3, r3
 8001f98:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 8001f9a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8001f9c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 8001fa0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d101      	bne.n	8001fac <HAL_ADC_ConfigChannel+0x350>
    return 32U;
 8001fa8:	2320      	movs	r3, #32
 8001faa:	e004      	b.n	8001fb6 <HAL_ADC_ConfigChannel+0x35a>
  return __builtin_clz(value);
 8001fac:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001fb0:	fab3 f383 	clz	r3, r3
 8001fb4:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8001fb6:	429a      	cmp	r2, r3
 8001fb8:	d106      	bne.n	8001fc8 <HAL_ADC_ConfigChannel+0x36c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	2200      	movs	r2, #0
 8001fc0:	2102      	movs	r1, #2
 8001fc2:	4618      	mov	r0, r3
 8001fc4:	f7ff fbdc 	bl	8001780 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	2103      	movs	r1, #3
 8001fce:	4618      	mov	r0, r3
 8001fd0:	f7ff fbc0 	bl	8001754 <LL_ADC_GetOffsetChannel>
 8001fd4:	4603      	mov	r3, r0
 8001fd6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d10a      	bne.n	8001ff4 <HAL_ADC_ConfigChannel+0x398>
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	2103      	movs	r1, #3
 8001fe4:	4618      	mov	r0, r3
 8001fe6:	f7ff fbb5 	bl	8001754 <LL_ADC_GetOffsetChannel>
 8001fea:	4603      	mov	r3, r0
 8001fec:	0e9b      	lsrs	r3, r3, #26
 8001fee:	f003 021f 	and.w	r2, r3, #31
 8001ff2:	e017      	b.n	8002024 <HAL_ADC_ConfigChannel+0x3c8>
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	2103      	movs	r1, #3
 8001ffa:	4618      	mov	r0, r3
 8001ffc:	f7ff fbaa 	bl	8001754 <LL_ADC_GetOffsetChannel>
 8002000:	4603      	mov	r3, r0
 8002002:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002004:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002006:	fa93 f3a3 	rbit	r3, r3
 800200a:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 800200c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800200e:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 8002010:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002012:	2b00      	cmp	r3, #0
 8002014:	d101      	bne.n	800201a <HAL_ADC_ConfigChannel+0x3be>
    return 32U;
 8002016:	2320      	movs	r3, #32
 8002018:	e003      	b.n	8002022 <HAL_ADC_ConfigChannel+0x3c6>
  return __builtin_clz(value);
 800201a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800201c:	fab3 f383 	clz	r3, r3
 8002020:	b2db      	uxtb	r3, r3
 8002022:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002024:	683b      	ldr	r3, [r7, #0]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800202c:	2b00      	cmp	r3, #0
 800202e:	d105      	bne.n	800203c <HAL_ADC_ConfigChannel+0x3e0>
 8002030:	683b      	ldr	r3, [r7, #0]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	0e9b      	lsrs	r3, r3, #26
 8002036:	f003 031f 	and.w	r3, r3, #31
 800203a:	e011      	b.n	8002060 <HAL_ADC_ConfigChannel+0x404>
 800203c:	683b      	ldr	r3, [r7, #0]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002042:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002044:	fa93 f3a3 	rbit	r3, r3
 8002048:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 800204a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800204c:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 800204e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002050:	2b00      	cmp	r3, #0
 8002052:	d101      	bne.n	8002058 <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 8002054:	2320      	movs	r3, #32
 8002056:	e003      	b.n	8002060 <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 8002058:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800205a:	fab3 f383 	clz	r3, r3
 800205e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002060:	429a      	cmp	r2, r3
 8002062:	d106      	bne.n	8002072 <HAL_ADC_ConfigChannel+0x416>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	2200      	movs	r2, #0
 800206a:	2103      	movs	r1, #3
 800206c:	4618      	mov	r0, r3
 800206e:	f7ff fb87 	bl	8001780 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	4618      	mov	r0, r3
 8002078:	f7ff fc66 	bl	8001948 <LL_ADC_IsEnabled>
 800207c:	4603      	mov	r3, r0
 800207e:	2b00      	cmp	r3, #0
 8002080:	f040 8140 	bne.w	8002304 <HAL_ADC_ConfigChannel+0x6a8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	6818      	ldr	r0, [r3, #0]
 8002088:	683b      	ldr	r3, [r7, #0]
 800208a:	6819      	ldr	r1, [r3, #0]
 800208c:	683b      	ldr	r3, [r7, #0]
 800208e:	68db      	ldr	r3, [r3, #12]
 8002090:	461a      	mov	r2, r3
 8002092:	f7ff fbe7 	bl	8001864 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002096:	683b      	ldr	r3, [r7, #0]
 8002098:	68db      	ldr	r3, [r3, #12]
 800209a:	4a8f      	ldr	r2, [pc, #572]	@ (80022d8 <HAL_ADC_ConfigChannel+0x67c>)
 800209c:	4293      	cmp	r3, r2
 800209e:	f040 8131 	bne.w	8002304 <HAL_ADC_ConfigChannel+0x6a8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80020a6:	683b      	ldr	r3, [r7, #0]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d10b      	bne.n	80020ca <HAL_ADC_ConfigChannel+0x46e>
 80020b2:	683b      	ldr	r3, [r7, #0]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	0e9b      	lsrs	r3, r3, #26
 80020b8:	3301      	adds	r3, #1
 80020ba:	f003 031f 	and.w	r3, r3, #31
 80020be:	2b09      	cmp	r3, #9
 80020c0:	bf94      	ite	ls
 80020c2:	2301      	movls	r3, #1
 80020c4:	2300      	movhi	r3, #0
 80020c6:	b2db      	uxtb	r3, r3
 80020c8:	e019      	b.n	80020fe <HAL_ADC_ConfigChannel+0x4a2>
 80020ca:	683b      	ldr	r3, [r7, #0]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020d0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80020d2:	fa93 f3a3 	rbit	r3, r3
 80020d6:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 80020d8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80020da:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 80020dc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d101      	bne.n	80020e6 <HAL_ADC_ConfigChannel+0x48a>
    return 32U;
 80020e2:	2320      	movs	r3, #32
 80020e4:	e003      	b.n	80020ee <HAL_ADC_ConfigChannel+0x492>
  return __builtin_clz(value);
 80020e6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80020e8:	fab3 f383 	clz	r3, r3
 80020ec:	b2db      	uxtb	r3, r3
 80020ee:	3301      	adds	r3, #1
 80020f0:	f003 031f 	and.w	r3, r3, #31
 80020f4:	2b09      	cmp	r3, #9
 80020f6:	bf94      	ite	ls
 80020f8:	2301      	movls	r3, #1
 80020fa:	2300      	movhi	r3, #0
 80020fc:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d079      	beq.n	80021f6 <HAL_ADC_ConfigChannel+0x59a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002102:	683b      	ldr	r3, [r7, #0]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800210a:	2b00      	cmp	r3, #0
 800210c:	d107      	bne.n	800211e <HAL_ADC_ConfigChannel+0x4c2>
 800210e:	683b      	ldr	r3, [r7, #0]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	0e9b      	lsrs	r3, r3, #26
 8002114:	3301      	adds	r3, #1
 8002116:	069b      	lsls	r3, r3, #26
 8002118:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800211c:	e015      	b.n	800214a <HAL_ADC_ConfigChannel+0x4ee>
 800211e:	683b      	ldr	r3, [r7, #0]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002124:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002126:	fa93 f3a3 	rbit	r3, r3
 800212a:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 800212c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800212e:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 8002130:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002132:	2b00      	cmp	r3, #0
 8002134:	d101      	bne.n	800213a <HAL_ADC_ConfigChannel+0x4de>
    return 32U;
 8002136:	2320      	movs	r3, #32
 8002138:	e003      	b.n	8002142 <HAL_ADC_ConfigChannel+0x4e6>
  return __builtin_clz(value);
 800213a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800213c:	fab3 f383 	clz	r3, r3
 8002140:	b2db      	uxtb	r3, r3
 8002142:	3301      	adds	r3, #1
 8002144:	069b      	lsls	r3, r3, #26
 8002146:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800214a:	683b      	ldr	r3, [r7, #0]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002152:	2b00      	cmp	r3, #0
 8002154:	d109      	bne.n	800216a <HAL_ADC_ConfigChannel+0x50e>
 8002156:	683b      	ldr	r3, [r7, #0]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	0e9b      	lsrs	r3, r3, #26
 800215c:	3301      	adds	r3, #1
 800215e:	f003 031f 	and.w	r3, r3, #31
 8002162:	2101      	movs	r1, #1
 8002164:	fa01 f303 	lsl.w	r3, r1, r3
 8002168:	e017      	b.n	800219a <HAL_ADC_ConfigChannel+0x53e>
 800216a:	683b      	ldr	r3, [r7, #0]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002170:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002172:	fa93 f3a3 	rbit	r3, r3
 8002176:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 8002178:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800217a:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 800217c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800217e:	2b00      	cmp	r3, #0
 8002180:	d101      	bne.n	8002186 <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 8002182:	2320      	movs	r3, #32
 8002184:	e003      	b.n	800218e <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 8002186:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002188:	fab3 f383 	clz	r3, r3
 800218c:	b2db      	uxtb	r3, r3
 800218e:	3301      	adds	r3, #1
 8002190:	f003 031f 	and.w	r3, r3, #31
 8002194:	2101      	movs	r1, #1
 8002196:	fa01 f303 	lsl.w	r3, r1, r3
 800219a:	ea42 0103 	orr.w	r1, r2, r3
 800219e:	683b      	ldr	r3, [r7, #0]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d10a      	bne.n	80021c0 <HAL_ADC_ConfigChannel+0x564>
 80021aa:	683b      	ldr	r3, [r7, #0]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	0e9b      	lsrs	r3, r3, #26
 80021b0:	3301      	adds	r3, #1
 80021b2:	f003 021f 	and.w	r2, r3, #31
 80021b6:	4613      	mov	r3, r2
 80021b8:	005b      	lsls	r3, r3, #1
 80021ba:	4413      	add	r3, r2
 80021bc:	051b      	lsls	r3, r3, #20
 80021be:	e018      	b.n	80021f2 <HAL_ADC_ConfigChannel+0x596>
 80021c0:	683b      	ldr	r3, [r7, #0]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80021c8:	fa93 f3a3 	rbit	r3, r3
 80021cc:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 80021ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80021d0:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 80021d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d101      	bne.n	80021dc <HAL_ADC_ConfigChannel+0x580>
    return 32U;
 80021d8:	2320      	movs	r3, #32
 80021da:	e003      	b.n	80021e4 <HAL_ADC_ConfigChannel+0x588>
  return __builtin_clz(value);
 80021dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80021de:	fab3 f383 	clz	r3, r3
 80021e2:	b2db      	uxtb	r3, r3
 80021e4:	3301      	adds	r3, #1
 80021e6:	f003 021f 	and.w	r2, r3, #31
 80021ea:	4613      	mov	r3, r2
 80021ec:	005b      	lsls	r3, r3, #1
 80021ee:	4413      	add	r3, r2
 80021f0:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80021f2:	430b      	orrs	r3, r1
 80021f4:	e081      	b.n	80022fa <HAL_ADC_ConfigChannel+0x69e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80021f6:	683b      	ldr	r3, [r7, #0]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d107      	bne.n	8002212 <HAL_ADC_ConfigChannel+0x5b6>
 8002202:	683b      	ldr	r3, [r7, #0]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	0e9b      	lsrs	r3, r3, #26
 8002208:	3301      	adds	r3, #1
 800220a:	069b      	lsls	r3, r3, #26
 800220c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002210:	e015      	b.n	800223e <HAL_ADC_ConfigChannel+0x5e2>
 8002212:	683b      	ldr	r3, [r7, #0]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002218:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800221a:	fa93 f3a3 	rbit	r3, r3
 800221e:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 8002220:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002222:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 8002224:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002226:	2b00      	cmp	r3, #0
 8002228:	d101      	bne.n	800222e <HAL_ADC_ConfigChannel+0x5d2>
    return 32U;
 800222a:	2320      	movs	r3, #32
 800222c:	e003      	b.n	8002236 <HAL_ADC_ConfigChannel+0x5da>
  return __builtin_clz(value);
 800222e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002230:	fab3 f383 	clz	r3, r3
 8002234:	b2db      	uxtb	r3, r3
 8002236:	3301      	adds	r3, #1
 8002238:	069b      	lsls	r3, r3, #26
 800223a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800223e:	683b      	ldr	r3, [r7, #0]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002246:	2b00      	cmp	r3, #0
 8002248:	d109      	bne.n	800225e <HAL_ADC_ConfigChannel+0x602>
 800224a:	683b      	ldr	r3, [r7, #0]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	0e9b      	lsrs	r3, r3, #26
 8002250:	3301      	adds	r3, #1
 8002252:	f003 031f 	and.w	r3, r3, #31
 8002256:	2101      	movs	r1, #1
 8002258:	fa01 f303 	lsl.w	r3, r1, r3
 800225c:	e017      	b.n	800228e <HAL_ADC_ConfigChannel+0x632>
 800225e:	683b      	ldr	r3, [r7, #0]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002264:	69fb      	ldr	r3, [r7, #28]
 8002266:	fa93 f3a3 	rbit	r3, r3
 800226a:	61bb      	str	r3, [r7, #24]
  return result;
 800226c:	69bb      	ldr	r3, [r7, #24]
 800226e:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8002270:	6a3b      	ldr	r3, [r7, #32]
 8002272:	2b00      	cmp	r3, #0
 8002274:	d101      	bne.n	800227a <HAL_ADC_ConfigChannel+0x61e>
    return 32U;
 8002276:	2320      	movs	r3, #32
 8002278:	e003      	b.n	8002282 <HAL_ADC_ConfigChannel+0x626>
  return __builtin_clz(value);
 800227a:	6a3b      	ldr	r3, [r7, #32]
 800227c:	fab3 f383 	clz	r3, r3
 8002280:	b2db      	uxtb	r3, r3
 8002282:	3301      	adds	r3, #1
 8002284:	f003 031f 	and.w	r3, r3, #31
 8002288:	2101      	movs	r1, #1
 800228a:	fa01 f303 	lsl.w	r3, r1, r3
 800228e:	ea42 0103 	orr.w	r1, r2, r3
 8002292:	683b      	ldr	r3, [r7, #0]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800229a:	2b00      	cmp	r3, #0
 800229c:	d10d      	bne.n	80022ba <HAL_ADC_ConfigChannel+0x65e>
 800229e:	683b      	ldr	r3, [r7, #0]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	0e9b      	lsrs	r3, r3, #26
 80022a4:	3301      	adds	r3, #1
 80022a6:	f003 021f 	and.w	r2, r3, #31
 80022aa:	4613      	mov	r3, r2
 80022ac:	005b      	lsls	r3, r3, #1
 80022ae:	4413      	add	r3, r2
 80022b0:	3b1e      	subs	r3, #30
 80022b2:	051b      	lsls	r3, r3, #20
 80022b4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80022b8:	e01e      	b.n	80022f8 <HAL_ADC_ConfigChannel+0x69c>
 80022ba:	683b      	ldr	r3, [r7, #0]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022c0:	693b      	ldr	r3, [r7, #16]
 80022c2:	fa93 f3a3 	rbit	r3, r3
 80022c6:	60fb      	str	r3, [r7, #12]
  return result;
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 80022cc:	697b      	ldr	r3, [r7, #20]
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d104      	bne.n	80022dc <HAL_ADC_ConfigChannel+0x680>
    return 32U;
 80022d2:	2320      	movs	r3, #32
 80022d4:	e006      	b.n	80022e4 <HAL_ADC_ConfigChannel+0x688>
 80022d6:	bf00      	nop
 80022d8:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 80022dc:	697b      	ldr	r3, [r7, #20]
 80022de:	fab3 f383 	clz	r3, r3
 80022e2:	b2db      	uxtb	r3, r3
 80022e4:	3301      	adds	r3, #1
 80022e6:	f003 021f 	and.w	r2, r3, #31
 80022ea:	4613      	mov	r3, r2
 80022ec:	005b      	lsls	r3, r3, #1
 80022ee:	4413      	add	r3, r2
 80022f0:	3b1e      	subs	r3, #30
 80022f2:	051b      	lsls	r3, r3, #20
 80022f4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80022f8:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 80022fa:	683a      	ldr	r2, [r7, #0]
 80022fc:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80022fe:	4619      	mov	r1, r3
 8002300:	f7ff fa85 	bl	800180e <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002304:	683b      	ldr	r3, [r7, #0]
 8002306:	681a      	ldr	r2, [r3, #0]
 8002308:	4b44      	ldr	r3, [pc, #272]	@ (800241c <HAL_ADC_ConfigChannel+0x7c0>)
 800230a:	4013      	ands	r3, r2
 800230c:	2b00      	cmp	r3, #0
 800230e:	d07a      	beq.n	8002406 <HAL_ADC_ConfigChannel+0x7aa>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002310:	4843      	ldr	r0, [pc, #268]	@ (8002420 <HAL_ADC_ConfigChannel+0x7c4>)
 8002312:	f7ff f9ed 	bl	80016f0 <LL_ADC_GetCommonPathInternalCh>
 8002316:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800231a:	683b      	ldr	r3, [r7, #0]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	4a41      	ldr	r2, [pc, #260]	@ (8002424 <HAL_ADC_ConfigChannel+0x7c8>)
 8002320:	4293      	cmp	r3, r2
 8002322:	d12c      	bne.n	800237e <HAL_ADC_ConfigChannel+0x722>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002324:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002328:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800232c:	2b00      	cmp	r3, #0
 800232e:	d126      	bne.n	800237e <HAL_ADC_ConfigChannel+0x722>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	4a3c      	ldr	r2, [pc, #240]	@ (8002428 <HAL_ADC_ConfigChannel+0x7cc>)
 8002336:	4293      	cmp	r3, r2
 8002338:	d004      	beq.n	8002344 <HAL_ADC_ConfigChannel+0x6e8>
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	4a3b      	ldr	r2, [pc, #236]	@ (800242c <HAL_ADC_ConfigChannel+0x7d0>)
 8002340:	4293      	cmp	r3, r2
 8002342:	d15d      	bne.n	8002400 <HAL_ADC_ConfigChannel+0x7a4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002344:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002348:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800234c:	4619      	mov	r1, r3
 800234e:	4834      	ldr	r0, [pc, #208]	@ (8002420 <HAL_ADC_ConfigChannel+0x7c4>)
 8002350:	f7ff f9bb 	bl	80016ca <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002354:	4b36      	ldr	r3, [pc, #216]	@ (8002430 <HAL_ADC_ConfigChannel+0x7d4>)
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	099b      	lsrs	r3, r3, #6
 800235a:	4a36      	ldr	r2, [pc, #216]	@ (8002434 <HAL_ADC_ConfigChannel+0x7d8>)
 800235c:	fba2 2303 	umull	r2, r3, r2, r3
 8002360:	099b      	lsrs	r3, r3, #6
 8002362:	1c5a      	adds	r2, r3, #1
 8002364:	4613      	mov	r3, r2
 8002366:	005b      	lsls	r3, r3, #1
 8002368:	4413      	add	r3, r2
 800236a:	009b      	lsls	r3, r3, #2
 800236c:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 800236e:	e002      	b.n	8002376 <HAL_ADC_ConfigChannel+0x71a>
          {
            wait_loop_index--;
 8002370:	68bb      	ldr	r3, [r7, #8]
 8002372:	3b01      	subs	r3, #1
 8002374:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8002376:	68bb      	ldr	r3, [r7, #8]
 8002378:	2b00      	cmp	r3, #0
 800237a:	d1f9      	bne.n	8002370 <HAL_ADC_ConfigChannel+0x714>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800237c:	e040      	b.n	8002400 <HAL_ADC_ConfigChannel+0x7a4>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800237e:	683b      	ldr	r3, [r7, #0]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	4a2d      	ldr	r2, [pc, #180]	@ (8002438 <HAL_ADC_ConfigChannel+0x7dc>)
 8002384:	4293      	cmp	r3, r2
 8002386:	d118      	bne.n	80023ba <HAL_ADC_ConfigChannel+0x75e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002388:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800238c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002390:	2b00      	cmp	r3, #0
 8002392:	d112      	bne.n	80023ba <HAL_ADC_ConfigChannel+0x75e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	4a23      	ldr	r2, [pc, #140]	@ (8002428 <HAL_ADC_ConfigChannel+0x7cc>)
 800239a:	4293      	cmp	r3, r2
 800239c:	d004      	beq.n	80023a8 <HAL_ADC_ConfigChannel+0x74c>
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	4a22      	ldr	r2, [pc, #136]	@ (800242c <HAL_ADC_ConfigChannel+0x7d0>)
 80023a4:	4293      	cmp	r3, r2
 80023a6:	d12d      	bne.n	8002404 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80023a8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80023ac:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80023b0:	4619      	mov	r1, r3
 80023b2:	481b      	ldr	r0, [pc, #108]	@ (8002420 <HAL_ADC_ConfigChannel+0x7c4>)
 80023b4:	f7ff f989 	bl	80016ca <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80023b8:	e024      	b.n	8002404 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 80023ba:	683b      	ldr	r3, [r7, #0]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	4a1f      	ldr	r2, [pc, #124]	@ (800243c <HAL_ADC_ConfigChannel+0x7e0>)
 80023c0:	4293      	cmp	r3, r2
 80023c2:	d120      	bne.n	8002406 <HAL_ADC_ConfigChannel+0x7aa>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80023c4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80023c8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d11a      	bne.n	8002406 <HAL_ADC_ConfigChannel+0x7aa>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	4a14      	ldr	r2, [pc, #80]	@ (8002428 <HAL_ADC_ConfigChannel+0x7cc>)
 80023d6:	4293      	cmp	r3, r2
 80023d8:	d115      	bne.n	8002406 <HAL_ADC_ConfigChannel+0x7aa>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80023da:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80023de:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80023e2:	4619      	mov	r1, r3
 80023e4:	480e      	ldr	r0, [pc, #56]	@ (8002420 <HAL_ADC_ConfigChannel+0x7c4>)
 80023e6:	f7ff f970 	bl	80016ca <LL_ADC_SetCommonPathInternalCh>
 80023ea:	e00c      	b.n	8002406 <HAL_ADC_ConfigChannel+0x7aa>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80023f0:	f043 0220 	orr.w	r2, r3, #32
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 80023f8:	2301      	movs	r3, #1
 80023fa:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 80023fe:	e002      	b.n	8002406 <HAL_ADC_ConfigChannel+0x7aa>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002400:	bf00      	nop
 8002402:	e000      	b.n	8002406 <HAL_ADC_ConfigChannel+0x7aa>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002404:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	2200      	movs	r2, #0
 800240a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 800240e:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8002412:	4618      	mov	r0, r3
 8002414:	37d8      	adds	r7, #216	@ 0xd8
 8002416:	46bd      	mov	sp, r7
 8002418:	bd80      	pop	{r7, pc}
 800241a:	bf00      	nop
 800241c:	80080000 	.word	0x80080000
 8002420:	50040300 	.word	0x50040300
 8002424:	c7520000 	.word	0xc7520000
 8002428:	50040000 	.word	0x50040000
 800242c:	50040200 	.word	0x50040200
 8002430:	20000000 	.word	0x20000000
 8002434:	053e2d63 	.word	0x053e2d63
 8002438:	cb840000 	.word	0xcb840000
 800243c:	80000001 	.word	0x80000001

08002440 <LL_ADC_IsEnabled>:
{
 8002440:	b480      	push	{r7}
 8002442:	b083      	sub	sp, #12
 8002444:	af00      	add	r7, sp, #0
 8002446:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	689b      	ldr	r3, [r3, #8]
 800244c:	f003 0301 	and.w	r3, r3, #1
 8002450:	2b01      	cmp	r3, #1
 8002452:	d101      	bne.n	8002458 <LL_ADC_IsEnabled+0x18>
 8002454:	2301      	movs	r3, #1
 8002456:	e000      	b.n	800245a <LL_ADC_IsEnabled+0x1a>
 8002458:	2300      	movs	r3, #0
}
 800245a:	4618      	mov	r0, r3
 800245c:	370c      	adds	r7, #12
 800245e:	46bd      	mov	sp, r7
 8002460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002464:	4770      	bx	lr

08002466 <LL_ADC_REG_IsConversionOngoing>:
{
 8002466:	b480      	push	{r7}
 8002468:	b083      	sub	sp, #12
 800246a:	af00      	add	r7, sp, #0
 800246c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	689b      	ldr	r3, [r3, #8]
 8002472:	f003 0304 	and.w	r3, r3, #4
 8002476:	2b04      	cmp	r3, #4
 8002478:	d101      	bne.n	800247e <LL_ADC_REG_IsConversionOngoing+0x18>
 800247a:	2301      	movs	r3, #1
 800247c:	e000      	b.n	8002480 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800247e:	2300      	movs	r3, #0
}
 8002480:	4618      	mov	r0, r3
 8002482:	370c      	adds	r7, #12
 8002484:	46bd      	mov	sp, r7
 8002486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800248a:	4770      	bx	lr

0800248c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 800248c:	b590      	push	{r4, r7, lr}
 800248e:	b09f      	sub	sp, #124	@ 0x7c
 8002490:	af00      	add	r7, sp, #0
 8002492:	6078      	str	r0, [r7, #4]
 8002494:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002496:	2300      	movs	r3, #0
 8002498:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80024a2:	2b01      	cmp	r3, #1
 80024a4:	d101      	bne.n	80024aa <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80024a6:	2302      	movs	r3, #2
 80024a8:	e093      	b.n	80025d2 <HAL_ADCEx_MultiModeConfigChannel+0x146>
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	2201      	movs	r2, #1
 80024ae:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 80024b2:	2300      	movs	r3, #0
 80024b4:	65fb      	str	r3, [r7, #92]	@ 0x5c
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 80024b6:	2300      	movs	r3, #0
 80024b8:	663b      	str	r3, [r7, #96]	@ 0x60

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	4a47      	ldr	r2, [pc, #284]	@ (80025dc <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 80024c0:	4293      	cmp	r3, r2
 80024c2:	d102      	bne.n	80024ca <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80024c4:	4b46      	ldr	r3, [pc, #280]	@ (80025e0 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 80024c6:	60bb      	str	r3, [r7, #8]
 80024c8:	e001      	b.n	80024ce <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80024ca:	2300      	movs	r3, #0
 80024cc:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 80024ce:	68bb      	ldr	r3, [r7, #8]
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d10b      	bne.n	80024ec <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80024d8:	f043 0220 	orr.w	r2, r3, #32
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	2200      	movs	r2, #0
 80024e4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    return HAL_ERROR;
 80024e8:	2301      	movs	r3, #1
 80024ea:	e072      	b.n	80025d2 <HAL_ADCEx_MultiModeConfigChannel+0x146>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 80024ec:	68bb      	ldr	r3, [r7, #8]
 80024ee:	4618      	mov	r0, r3
 80024f0:	f7ff ffb9 	bl	8002466 <LL_ADC_REG_IsConversionOngoing>
 80024f4:	6738      	str	r0, [r7, #112]	@ 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	4618      	mov	r0, r3
 80024fc:	f7ff ffb3 	bl	8002466 <LL_ADC_REG_IsConversionOngoing>
 8002500:	4603      	mov	r3, r0
 8002502:	2b00      	cmp	r3, #0
 8002504:	d154      	bne.n	80025b0 <HAL_ADCEx_MultiModeConfigChannel+0x124>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8002506:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002508:	2b00      	cmp	r3, #0
 800250a:	d151      	bne.n	80025b0 <HAL_ADCEx_MultiModeConfigChannel+0x124>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 800250c:	4b35      	ldr	r3, [pc, #212]	@ (80025e4 <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 800250e:	66fb      	str	r3, [r7, #108]	@ 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002510:	683b      	ldr	r3, [r7, #0]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	2b00      	cmp	r3, #0
 8002516:	d02c      	beq.n	8002572 <HAL_ADCEx_MultiModeConfigChannel+0xe6>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8002518:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800251a:	689b      	ldr	r3, [r3, #8]
 800251c:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002520:	683b      	ldr	r3, [r7, #0]
 8002522:	6859      	ldr	r1, [r3, #4]
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800252a:	035b      	lsls	r3, r3, #13
 800252c:	430b      	orrs	r3, r1
 800252e:	431a      	orrs	r2, r3
 8002530:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002532:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002534:	4829      	ldr	r0, [pc, #164]	@ (80025dc <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8002536:	f7ff ff83 	bl	8002440 <LL_ADC_IsEnabled>
 800253a:	4604      	mov	r4, r0
 800253c:	4828      	ldr	r0, [pc, #160]	@ (80025e0 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 800253e:	f7ff ff7f 	bl	8002440 <LL_ADC_IsEnabled>
 8002542:	4603      	mov	r3, r0
 8002544:	431c      	orrs	r4, r3
 8002546:	4828      	ldr	r0, [pc, #160]	@ (80025e8 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8002548:	f7ff ff7a 	bl	8002440 <LL_ADC_IsEnabled>
 800254c:	4603      	mov	r3, r0
 800254e:	4323      	orrs	r3, r4
 8002550:	2b00      	cmp	r3, #0
 8002552:	d137      	bne.n	80025c4 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8002554:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002556:	689b      	ldr	r3, [r3, #8]
 8002558:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800255c:	f023 030f 	bic.w	r3, r3, #15
 8002560:	683a      	ldr	r2, [r7, #0]
 8002562:	6811      	ldr	r1, [r2, #0]
 8002564:	683a      	ldr	r2, [r7, #0]
 8002566:	6892      	ldr	r2, [r2, #8]
 8002568:	430a      	orrs	r2, r1
 800256a:	431a      	orrs	r2, r3
 800256c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800256e:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002570:	e028      	b.n	80025c4 <HAL_ADCEx_MultiModeConfigChannel+0x138>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8002572:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002574:	689b      	ldr	r3, [r3, #8]
 8002576:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800257a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800257c:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800257e:	4817      	ldr	r0, [pc, #92]	@ (80025dc <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8002580:	f7ff ff5e 	bl	8002440 <LL_ADC_IsEnabled>
 8002584:	4604      	mov	r4, r0
 8002586:	4816      	ldr	r0, [pc, #88]	@ (80025e0 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8002588:	f7ff ff5a 	bl	8002440 <LL_ADC_IsEnabled>
 800258c:	4603      	mov	r3, r0
 800258e:	431c      	orrs	r4, r3
 8002590:	4815      	ldr	r0, [pc, #84]	@ (80025e8 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8002592:	f7ff ff55 	bl	8002440 <LL_ADC_IsEnabled>
 8002596:	4603      	mov	r3, r0
 8002598:	4323      	orrs	r3, r4
 800259a:	2b00      	cmp	r3, #0
 800259c:	d112      	bne.n	80025c4 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800259e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80025a0:	689b      	ldr	r3, [r3, #8]
 80025a2:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 80025a6:	f023 030f 	bic.w	r3, r3, #15
 80025aa:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80025ac:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80025ae:	e009      	b.n	80025c4 <HAL_ADCEx_MultiModeConfigChannel+0x138>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80025b4:	f043 0220 	orr.w	r2, r3, #32
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 80025bc:	2301      	movs	r3, #1
 80025be:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 80025c2:	e000      	b.n	80025c6 <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80025c4:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	2200      	movs	r2, #0
 80025ca:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 80025ce:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
}
 80025d2:	4618      	mov	r0, r3
 80025d4:	377c      	adds	r7, #124	@ 0x7c
 80025d6:	46bd      	mov	sp, r7
 80025d8:	bd90      	pop	{r4, r7, pc}
 80025da:	bf00      	nop
 80025dc:	50040000 	.word	0x50040000
 80025e0:	50040100 	.word	0x50040100
 80025e4:	50040300 	.word	0x50040300
 80025e8:	50040200 	.word	0x50040200

080025ec <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025ec:	b480      	push	{r7}
 80025ee:	b085      	sub	sp, #20
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	f003 0307 	and.w	r3, r3, #7
 80025fa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80025fc:	4b0c      	ldr	r3, [pc, #48]	@ (8002630 <__NVIC_SetPriorityGrouping+0x44>)
 80025fe:	68db      	ldr	r3, [r3, #12]
 8002600:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002602:	68ba      	ldr	r2, [r7, #8]
 8002604:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002608:	4013      	ands	r3, r2
 800260a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002610:	68bb      	ldr	r3, [r7, #8]
 8002612:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002614:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002618:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800261c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800261e:	4a04      	ldr	r2, [pc, #16]	@ (8002630 <__NVIC_SetPriorityGrouping+0x44>)
 8002620:	68bb      	ldr	r3, [r7, #8]
 8002622:	60d3      	str	r3, [r2, #12]
}
 8002624:	bf00      	nop
 8002626:	3714      	adds	r7, #20
 8002628:	46bd      	mov	sp, r7
 800262a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800262e:	4770      	bx	lr
 8002630:	e000ed00 	.word	0xe000ed00

08002634 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002634:	b480      	push	{r7}
 8002636:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002638:	4b04      	ldr	r3, [pc, #16]	@ (800264c <__NVIC_GetPriorityGrouping+0x18>)
 800263a:	68db      	ldr	r3, [r3, #12]
 800263c:	0a1b      	lsrs	r3, r3, #8
 800263e:	f003 0307 	and.w	r3, r3, #7
}
 8002642:	4618      	mov	r0, r3
 8002644:	46bd      	mov	sp, r7
 8002646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800264a:	4770      	bx	lr
 800264c:	e000ed00 	.word	0xe000ed00

08002650 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002650:	b480      	push	{r7}
 8002652:	b083      	sub	sp, #12
 8002654:	af00      	add	r7, sp, #0
 8002656:	4603      	mov	r3, r0
 8002658:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800265a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800265e:	2b00      	cmp	r3, #0
 8002660:	db0b      	blt.n	800267a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002662:	79fb      	ldrb	r3, [r7, #7]
 8002664:	f003 021f 	and.w	r2, r3, #31
 8002668:	4907      	ldr	r1, [pc, #28]	@ (8002688 <__NVIC_EnableIRQ+0x38>)
 800266a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800266e:	095b      	lsrs	r3, r3, #5
 8002670:	2001      	movs	r0, #1
 8002672:	fa00 f202 	lsl.w	r2, r0, r2
 8002676:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800267a:	bf00      	nop
 800267c:	370c      	adds	r7, #12
 800267e:	46bd      	mov	sp, r7
 8002680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002684:	4770      	bx	lr
 8002686:	bf00      	nop
 8002688:	e000e100 	.word	0xe000e100

0800268c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800268c:	b480      	push	{r7}
 800268e:	b083      	sub	sp, #12
 8002690:	af00      	add	r7, sp, #0
 8002692:	4603      	mov	r3, r0
 8002694:	6039      	str	r1, [r7, #0]
 8002696:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002698:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800269c:	2b00      	cmp	r3, #0
 800269e:	db0a      	blt.n	80026b6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026a0:	683b      	ldr	r3, [r7, #0]
 80026a2:	b2da      	uxtb	r2, r3
 80026a4:	490c      	ldr	r1, [pc, #48]	@ (80026d8 <__NVIC_SetPriority+0x4c>)
 80026a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026aa:	0112      	lsls	r2, r2, #4
 80026ac:	b2d2      	uxtb	r2, r2
 80026ae:	440b      	add	r3, r1
 80026b0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80026b4:	e00a      	b.n	80026cc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026b6:	683b      	ldr	r3, [r7, #0]
 80026b8:	b2da      	uxtb	r2, r3
 80026ba:	4908      	ldr	r1, [pc, #32]	@ (80026dc <__NVIC_SetPriority+0x50>)
 80026bc:	79fb      	ldrb	r3, [r7, #7]
 80026be:	f003 030f 	and.w	r3, r3, #15
 80026c2:	3b04      	subs	r3, #4
 80026c4:	0112      	lsls	r2, r2, #4
 80026c6:	b2d2      	uxtb	r2, r2
 80026c8:	440b      	add	r3, r1
 80026ca:	761a      	strb	r2, [r3, #24]
}
 80026cc:	bf00      	nop
 80026ce:	370c      	adds	r7, #12
 80026d0:	46bd      	mov	sp, r7
 80026d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d6:	4770      	bx	lr
 80026d8:	e000e100 	.word	0xe000e100
 80026dc:	e000ed00 	.word	0xe000ed00

080026e0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80026e0:	b480      	push	{r7}
 80026e2:	b089      	sub	sp, #36	@ 0x24
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	60f8      	str	r0, [r7, #12]
 80026e8:	60b9      	str	r1, [r7, #8]
 80026ea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	f003 0307 	and.w	r3, r3, #7
 80026f2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80026f4:	69fb      	ldr	r3, [r7, #28]
 80026f6:	f1c3 0307 	rsb	r3, r3, #7
 80026fa:	2b04      	cmp	r3, #4
 80026fc:	bf28      	it	cs
 80026fe:	2304      	movcs	r3, #4
 8002700:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002702:	69fb      	ldr	r3, [r7, #28]
 8002704:	3304      	adds	r3, #4
 8002706:	2b06      	cmp	r3, #6
 8002708:	d902      	bls.n	8002710 <NVIC_EncodePriority+0x30>
 800270a:	69fb      	ldr	r3, [r7, #28]
 800270c:	3b03      	subs	r3, #3
 800270e:	e000      	b.n	8002712 <NVIC_EncodePriority+0x32>
 8002710:	2300      	movs	r3, #0
 8002712:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002714:	f04f 32ff 	mov.w	r2, #4294967295
 8002718:	69bb      	ldr	r3, [r7, #24]
 800271a:	fa02 f303 	lsl.w	r3, r2, r3
 800271e:	43da      	mvns	r2, r3
 8002720:	68bb      	ldr	r3, [r7, #8]
 8002722:	401a      	ands	r2, r3
 8002724:	697b      	ldr	r3, [r7, #20]
 8002726:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002728:	f04f 31ff 	mov.w	r1, #4294967295
 800272c:	697b      	ldr	r3, [r7, #20]
 800272e:	fa01 f303 	lsl.w	r3, r1, r3
 8002732:	43d9      	mvns	r1, r3
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002738:	4313      	orrs	r3, r2
         );
}
 800273a:	4618      	mov	r0, r3
 800273c:	3724      	adds	r7, #36	@ 0x24
 800273e:	46bd      	mov	sp, r7
 8002740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002744:	4770      	bx	lr
	...

08002748 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002748:	b580      	push	{r7, lr}
 800274a:	b082      	sub	sp, #8
 800274c:	af00      	add	r7, sp, #0
 800274e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	3b01      	subs	r3, #1
 8002754:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002758:	d301      	bcc.n	800275e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800275a:	2301      	movs	r3, #1
 800275c:	e00f      	b.n	800277e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800275e:	4a0a      	ldr	r2, [pc, #40]	@ (8002788 <SysTick_Config+0x40>)
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	3b01      	subs	r3, #1
 8002764:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002766:	210f      	movs	r1, #15
 8002768:	f04f 30ff 	mov.w	r0, #4294967295
 800276c:	f7ff ff8e 	bl	800268c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002770:	4b05      	ldr	r3, [pc, #20]	@ (8002788 <SysTick_Config+0x40>)
 8002772:	2200      	movs	r2, #0
 8002774:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002776:	4b04      	ldr	r3, [pc, #16]	@ (8002788 <SysTick_Config+0x40>)
 8002778:	2207      	movs	r2, #7
 800277a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800277c:	2300      	movs	r3, #0
}
 800277e:	4618      	mov	r0, r3
 8002780:	3708      	adds	r7, #8
 8002782:	46bd      	mov	sp, r7
 8002784:	bd80      	pop	{r7, pc}
 8002786:	bf00      	nop
 8002788:	e000e010 	.word	0xe000e010

0800278c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800278c:	b580      	push	{r7, lr}
 800278e:	b082      	sub	sp, #8
 8002790:	af00      	add	r7, sp, #0
 8002792:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002794:	6878      	ldr	r0, [r7, #4]
 8002796:	f7ff ff29 	bl	80025ec <__NVIC_SetPriorityGrouping>
}
 800279a:	bf00      	nop
 800279c:	3708      	adds	r7, #8
 800279e:	46bd      	mov	sp, r7
 80027a0:	bd80      	pop	{r7, pc}

080027a2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80027a2:	b580      	push	{r7, lr}
 80027a4:	b086      	sub	sp, #24
 80027a6:	af00      	add	r7, sp, #0
 80027a8:	4603      	mov	r3, r0
 80027aa:	60b9      	str	r1, [r7, #8]
 80027ac:	607a      	str	r2, [r7, #4]
 80027ae:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80027b0:	2300      	movs	r3, #0
 80027b2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80027b4:	f7ff ff3e 	bl	8002634 <__NVIC_GetPriorityGrouping>
 80027b8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80027ba:	687a      	ldr	r2, [r7, #4]
 80027bc:	68b9      	ldr	r1, [r7, #8]
 80027be:	6978      	ldr	r0, [r7, #20]
 80027c0:	f7ff ff8e 	bl	80026e0 <NVIC_EncodePriority>
 80027c4:	4602      	mov	r2, r0
 80027c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80027ca:	4611      	mov	r1, r2
 80027cc:	4618      	mov	r0, r3
 80027ce:	f7ff ff5d 	bl	800268c <__NVIC_SetPriority>
}
 80027d2:	bf00      	nop
 80027d4:	3718      	adds	r7, #24
 80027d6:	46bd      	mov	sp, r7
 80027d8:	bd80      	pop	{r7, pc}

080027da <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80027da:	b580      	push	{r7, lr}
 80027dc:	b082      	sub	sp, #8
 80027de:	af00      	add	r7, sp, #0
 80027e0:	4603      	mov	r3, r0
 80027e2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80027e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027e8:	4618      	mov	r0, r3
 80027ea:	f7ff ff31 	bl	8002650 <__NVIC_EnableIRQ>
}
 80027ee:	bf00      	nop
 80027f0:	3708      	adds	r7, #8
 80027f2:	46bd      	mov	sp, r7
 80027f4:	bd80      	pop	{r7, pc}

080027f6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80027f6:	b580      	push	{r7, lr}
 80027f8:	b082      	sub	sp, #8
 80027fa:	af00      	add	r7, sp, #0
 80027fc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80027fe:	6878      	ldr	r0, [r7, #4]
 8002800:	f7ff ffa2 	bl	8002748 <SysTick_Config>
 8002804:	4603      	mov	r3, r0
}
 8002806:	4618      	mov	r0, r3
 8002808:	3708      	adds	r7, #8
 800280a:	46bd      	mov	sp, r7
 800280c:	bd80      	pop	{r7, pc}

0800280e <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800280e:	b480      	push	{r7}
 8002810:	b085      	sub	sp, #20
 8002812:	af00      	add	r7, sp, #0
 8002814:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002816:	2300      	movs	r3, #0
 8002818:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002820:	b2db      	uxtb	r3, r3
 8002822:	2b02      	cmp	r3, #2
 8002824:	d008      	beq.n	8002838 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	2204      	movs	r2, #4
 800282a:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	2200      	movs	r2, #0
 8002830:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002834:	2301      	movs	r3, #1
 8002836:	e022      	b.n	800287e <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	681a      	ldr	r2, [r3, #0]
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	f022 020e 	bic.w	r2, r2, #14
 8002846:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	681a      	ldr	r2, [r3, #0]
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	f022 0201 	bic.w	r2, r2, #1
 8002856:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800285c:	f003 021c 	and.w	r2, r3, #28
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002864:	2101      	movs	r1, #1
 8002866:	fa01 f202 	lsl.w	r2, r1, r2
 800286a:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	2201      	movs	r2, #1
 8002870:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	2200      	movs	r2, #0
 8002878:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 800287c:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 800287e:	4618      	mov	r0, r3
 8002880:	3714      	adds	r7, #20
 8002882:	46bd      	mov	sp, r7
 8002884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002888:	4770      	bx	lr

0800288a <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800288a:	b580      	push	{r7, lr}
 800288c:	b084      	sub	sp, #16
 800288e:	af00      	add	r7, sp, #0
 8002890:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002892:	2300      	movs	r3, #0
 8002894:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800289c:	b2db      	uxtb	r3, r3
 800289e:	2b02      	cmp	r3, #2
 80028a0:	d005      	beq.n	80028ae <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	2204      	movs	r2, #4
 80028a6:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80028a8:	2301      	movs	r3, #1
 80028aa:	73fb      	strb	r3, [r7, #15]
 80028ac:	e029      	b.n	8002902 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	681a      	ldr	r2, [r3, #0]
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	f022 020e 	bic.w	r2, r2, #14
 80028bc:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	681a      	ldr	r2, [r3, #0]
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	f022 0201 	bic.w	r2, r2, #1
 80028cc:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028d2:	f003 021c 	and.w	r2, r3, #28
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028da:	2101      	movs	r1, #1
 80028dc:	fa01 f202 	lsl.w	r2, r1, r2
 80028e0:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	2201      	movs	r2, #1
 80028e6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	2200      	movs	r2, #0
 80028ee:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d003      	beq.n	8002902 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80028fe:	6878      	ldr	r0, [r7, #4]
 8002900:	4798      	blx	r3
    }
  }
  return status;
 8002902:	7bfb      	ldrb	r3, [r7, #15]
}
 8002904:	4618      	mov	r0, r3
 8002906:	3710      	adds	r7, #16
 8002908:	46bd      	mov	sp, r7
 800290a:	bd80      	pop	{r7, pc}

0800290c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800290c:	b480      	push	{r7}
 800290e:	b087      	sub	sp, #28
 8002910:	af00      	add	r7, sp, #0
 8002912:	6078      	str	r0, [r7, #4]
 8002914:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002916:	2300      	movs	r3, #0
 8002918:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800291a:	e17f      	b.n	8002c1c <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800291c:	683b      	ldr	r3, [r7, #0]
 800291e:	681a      	ldr	r2, [r3, #0]
 8002920:	2101      	movs	r1, #1
 8002922:	697b      	ldr	r3, [r7, #20]
 8002924:	fa01 f303 	lsl.w	r3, r1, r3
 8002928:	4013      	ands	r3, r2
 800292a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	2b00      	cmp	r3, #0
 8002930:	f000 8171 	beq.w	8002c16 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002934:	683b      	ldr	r3, [r7, #0]
 8002936:	685b      	ldr	r3, [r3, #4]
 8002938:	f003 0303 	and.w	r3, r3, #3
 800293c:	2b01      	cmp	r3, #1
 800293e:	d005      	beq.n	800294c <HAL_GPIO_Init+0x40>
 8002940:	683b      	ldr	r3, [r7, #0]
 8002942:	685b      	ldr	r3, [r3, #4]
 8002944:	f003 0303 	and.w	r3, r3, #3
 8002948:	2b02      	cmp	r3, #2
 800294a:	d130      	bne.n	80029ae <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	689b      	ldr	r3, [r3, #8]
 8002950:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002952:	697b      	ldr	r3, [r7, #20]
 8002954:	005b      	lsls	r3, r3, #1
 8002956:	2203      	movs	r2, #3
 8002958:	fa02 f303 	lsl.w	r3, r2, r3
 800295c:	43db      	mvns	r3, r3
 800295e:	693a      	ldr	r2, [r7, #16]
 8002960:	4013      	ands	r3, r2
 8002962:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002964:	683b      	ldr	r3, [r7, #0]
 8002966:	68da      	ldr	r2, [r3, #12]
 8002968:	697b      	ldr	r3, [r7, #20]
 800296a:	005b      	lsls	r3, r3, #1
 800296c:	fa02 f303 	lsl.w	r3, r2, r3
 8002970:	693a      	ldr	r2, [r7, #16]
 8002972:	4313      	orrs	r3, r2
 8002974:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	693a      	ldr	r2, [r7, #16]
 800297a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	685b      	ldr	r3, [r3, #4]
 8002980:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002982:	2201      	movs	r2, #1
 8002984:	697b      	ldr	r3, [r7, #20]
 8002986:	fa02 f303 	lsl.w	r3, r2, r3
 800298a:	43db      	mvns	r3, r3
 800298c:	693a      	ldr	r2, [r7, #16]
 800298e:	4013      	ands	r3, r2
 8002990:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002992:	683b      	ldr	r3, [r7, #0]
 8002994:	685b      	ldr	r3, [r3, #4]
 8002996:	091b      	lsrs	r3, r3, #4
 8002998:	f003 0201 	and.w	r2, r3, #1
 800299c:	697b      	ldr	r3, [r7, #20]
 800299e:	fa02 f303 	lsl.w	r3, r2, r3
 80029a2:	693a      	ldr	r2, [r7, #16]
 80029a4:	4313      	orrs	r3, r2
 80029a6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	693a      	ldr	r2, [r7, #16]
 80029ac:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80029ae:	683b      	ldr	r3, [r7, #0]
 80029b0:	685b      	ldr	r3, [r3, #4]
 80029b2:	f003 0303 	and.w	r3, r3, #3
 80029b6:	2b03      	cmp	r3, #3
 80029b8:	d118      	bne.n	80029ec <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029be:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80029c0:	2201      	movs	r2, #1
 80029c2:	697b      	ldr	r3, [r7, #20]
 80029c4:	fa02 f303 	lsl.w	r3, r2, r3
 80029c8:	43db      	mvns	r3, r3
 80029ca:	693a      	ldr	r2, [r7, #16]
 80029cc:	4013      	ands	r3, r2
 80029ce:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 80029d0:	683b      	ldr	r3, [r7, #0]
 80029d2:	685b      	ldr	r3, [r3, #4]
 80029d4:	08db      	lsrs	r3, r3, #3
 80029d6:	f003 0201 	and.w	r2, r3, #1
 80029da:	697b      	ldr	r3, [r7, #20]
 80029dc:	fa02 f303 	lsl.w	r3, r2, r3
 80029e0:	693a      	ldr	r2, [r7, #16]
 80029e2:	4313      	orrs	r3, r2
 80029e4:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	693a      	ldr	r2, [r7, #16]
 80029ea:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80029ec:	683b      	ldr	r3, [r7, #0]
 80029ee:	685b      	ldr	r3, [r3, #4]
 80029f0:	f003 0303 	and.w	r3, r3, #3
 80029f4:	2b03      	cmp	r3, #3
 80029f6:	d017      	beq.n	8002a28 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	68db      	ldr	r3, [r3, #12]
 80029fc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80029fe:	697b      	ldr	r3, [r7, #20]
 8002a00:	005b      	lsls	r3, r3, #1
 8002a02:	2203      	movs	r2, #3
 8002a04:	fa02 f303 	lsl.w	r3, r2, r3
 8002a08:	43db      	mvns	r3, r3
 8002a0a:	693a      	ldr	r2, [r7, #16]
 8002a0c:	4013      	ands	r3, r2
 8002a0e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002a10:	683b      	ldr	r3, [r7, #0]
 8002a12:	689a      	ldr	r2, [r3, #8]
 8002a14:	697b      	ldr	r3, [r7, #20]
 8002a16:	005b      	lsls	r3, r3, #1
 8002a18:	fa02 f303 	lsl.w	r3, r2, r3
 8002a1c:	693a      	ldr	r2, [r7, #16]
 8002a1e:	4313      	orrs	r3, r2
 8002a20:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	693a      	ldr	r2, [r7, #16]
 8002a26:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002a28:	683b      	ldr	r3, [r7, #0]
 8002a2a:	685b      	ldr	r3, [r3, #4]
 8002a2c:	f003 0303 	and.w	r3, r3, #3
 8002a30:	2b02      	cmp	r3, #2
 8002a32:	d123      	bne.n	8002a7c <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002a34:	697b      	ldr	r3, [r7, #20]
 8002a36:	08da      	lsrs	r2, r3, #3
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	3208      	adds	r2, #8
 8002a3c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002a40:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002a42:	697b      	ldr	r3, [r7, #20]
 8002a44:	f003 0307 	and.w	r3, r3, #7
 8002a48:	009b      	lsls	r3, r3, #2
 8002a4a:	220f      	movs	r2, #15
 8002a4c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a50:	43db      	mvns	r3, r3
 8002a52:	693a      	ldr	r2, [r7, #16]
 8002a54:	4013      	ands	r3, r2
 8002a56:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002a58:	683b      	ldr	r3, [r7, #0]
 8002a5a:	691a      	ldr	r2, [r3, #16]
 8002a5c:	697b      	ldr	r3, [r7, #20]
 8002a5e:	f003 0307 	and.w	r3, r3, #7
 8002a62:	009b      	lsls	r3, r3, #2
 8002a64:	fa02 f303 	lsl.w	r3, r2, r3
 8002a68:	693a      	ldr	r2, [r7, #16]
 8002a6a:	4313      	orrs	r3, r2
 8002a6c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002a6e:	697b      	ldr	r3, [r7, #20]
 8002a70:	08da      	lsrs	r2, r3, #3
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	3208      	adds	r2, #8
 8002a76:	6939      	ldr	r1, [r7, #16]
 8002a78:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002a82:	697b      	ldr	r3, [r7, #20]
 8002a84:	005b      	lsls	r3, r3, #1
 8002a86:	2203      	movs	r2, #3
 8002a88:	fa02 f303 	lsl.w	r3, r2, r3
 8002a8c:	43db      	mvns	r3, r3
 8002a8e:	693a      	ldr	r2, [r7, #16]
 8002a90:	4013      	ands	r3, r2
 8002a92:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002a94:	683b      	ldr	r3, [r7, #0]
 8002a96:	685b      	ldr	r3, [r3, #4]
 8002a98:	f003 0203 	and.w	r2, r3, #3
 8002a9c:	697b      	ldr	r3, [r7, #20]
 8002a9e:	005b      	lsls	r3, r3, #1
 8002aa0:	fa02 f303 	lsl.w	r3, r2, r3
 8002aa4:	693a      	ldr	r2, [r7, #16]
 8002aa6:	4313      	orrs	r3, r2
 8002aa8:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	693a      	ldr	r2, [r7, #16]
 8002aae:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002ab0:	683b      	ldr	r3, [r7, #0]
 8002ab2:	685b      	ldr	r3, [r3, #4]
 8002ab4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	f000 80ac 	beq.w	8002c16 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002abe:	4b5f      	ldr	r3, [pc, #380]	@ (8002c3c <HAL_GPIO_Init+0x330>)
 8002ac0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002ac2:	4a5e      	ldr	r2, [pc, #376]	@ (8002c3c <HAL_GPIO_Init+0x330>)
 8002ac4:	f043 0301 	orr.w	r3, r3, #1
 8002ac8:	6613      	str	r3, [r2, #96]	@ 0x60
 8002aca:	4b5c      	ldr	r3, [pc, #368]	@ (8002c3c <HAL_GPIO_Init+0x330>)
 8002acc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002ace:	f003 0301 	and.w	r3, r3, #1
 8002ad2:	60bb      	str	r3, [r7, #8]
 8002ad4:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002ad6:	4a5a      	ldr	r2, [pc, #360]	@ (8002c40 <HAL_GPIO_Init+0x334>)
 8002ad8:	697b      	ldr	r3, [r7, #20]
 8002ada:	089b      	lsrs	r3, r3, #2
 8002adc:	3302      	adds	r3, #2
 8002ade:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ae2:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002ae4:	697b      	ldr	r3, [r7, #20]
 8002ae6:	f003 0303 	and.w	r3, r3, #3
 8002aea:	009b      	lsls	r3, r3, #2
 8002aec:	220f      	movs	r2, #15
 8002aee:	fa02 f303 	lsl.w	r3, r2, r3
 8002af2:	43db      	mvns	r3, r3
 8002af4:	693a      	ldr	r2, [r7, #16]
 8002af6:	4013      	ands	r3, r2
 8002af8:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002b00:	d025      	beq.n	8002b4e <HAL_GPIO_Init+0x242>
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	4a4f      	ldr	r2, [pc, #316]	@ (8002c44 <HAL_GPIO_Init+0x338>)
 8002b06:	4293      	cmp	r3, r2
 8002b08:	d01f      	beq.n	8002b4a <HAL_GPIO_Init+0x23e>
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	4a4e      	ldr	r2, [pc, #312]	@ (8002c48 <HAL_GPIO_Init+0x33c>)
 8002b0e:	4293      	cmp	r3, r2
 8002b10:	d019      	beq.n	8002b46 <HAL_GPIO_Init+0x23a>
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	4a4d      	ldr	r2, [pc, #308]	@ (8002c4c <HAL_GPIO_Init+0x340>)
 8002b16:	4293      	cmp	r3, r2
 8002b18:	d013      	beq.n	8002b42 <HAL_GPIO_Init+0x236>
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	4a4c      	ldr	r2, [pc, #304]	@ (8002c50 <HAL_GPIO_Init+0x344>)
 8002b1e:	4293      	cmp	r3, r2
 8002b20:	d00d      	beq.n	8002b3e <HAL_GPIO_Init+0x232>
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	4a4b      	ldr	r2, [pc, #300]	@ (8002c54 <HAL_GPIO_Init+0x348>)
 8002b26:	4293      	cmp	r3, r2
 8002b28:	d007      	beq.n	8002b3a <HAL_GPIO_Init+0x22e>
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	4a4a      	ldr	r2, [pc, #296]	@ (8002c58 <HAL_GPIO_Init+0x34c>)
 8002b2e:	4293      	cmp	r3, r2
 8002b30:	d101      	bne.n	8002b36 <HAL_GPIO_Init+0x22a>
 8002b32:	2306      	movs	r3, #6
 8002b34:	e00c      	b.n	8002b50 <HAL_GPIO_Init+0x244>
 8002b36:	2307      	movs	r3, #7
 8002b38:	e00a      	b.n	8002b50 <HAL_GPIO_Init+0x244>
 8002b3a:	2305      	movs	r3, #5
 8002b3c:	e008      	b.n	8002b50 <HAL_GPIO_Init+0x244>
 8002b3e:	2304      	movs	r3, #4
 8002b40:	e006      	b.n	8002b50 <HAL_GPIO_Init+0x244>
 8002b42:	2303      	movs	r3, #3
 8002b44:	e004      	b.n	8002b50 <HAL_GPIO_Init+0x244>
 8002b46:	2302      	movs	r3, #2
 8002b48:	e002      	b.n	8002b50 <HAL_GPIO_Init+0x244>
 8002b4a:	2301      	movs	r3, #1
 8002b4c:	e000      	b.n	8002b50 <HAL_GPIO_Init+0x244>
 8002b4e:	2300      	movs	r3, #0
 8002b50:	697a      	ldr	r2, [r7, #20]
 8002b52:	f002 0203 	and.w	r2, r2, #3
 8002b56:	0092      	lsls	r2, r2, #2
 8002b58:	4093      	lsls	r3, r2
 8002b5a:	693a      	ldr	r2, [r7, #16]
 8002b5c:	4313      	orrs	r3, r2
 8002b5e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002b60:	4937      	ldr	r1, [pc, #220]	@ (8002c40 <HAL_GPIO_Init+0x334>)
 8002b62:	697b      	ldr	r3, [r7, #20]
 8002b64:	089b      	lsrs	r3, r3, #2
 8002b66:	3302      	adds	r3, #2
 8002b68:	693a      	ldr	r2, [r7, #16]
 8002b6a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002b6e:	4b3b      	ldr	r3, [pc, #236]	@ (8002c5c <HAL_GPIO_Init+0x350>)
 8002b70:	689b      	ldr	r3, [r3, #8]
 8002b72:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	43db      	mvns	r3, r3
 8002b78:	693a      	ldr	r2, [r7, #16]
 8002b7a:	4013      	ands	r3, r2
 8002b7c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002b7e:	683b      	ldr	r3, [r7, #0]
 8002b80:	685b      	ldr	r3, [r3, #4]
 8002b82:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d003      	beq.n	8002b92 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8002b8a:	693a      	ldr	r2, [r7, #16]
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	4313      	orrs	r3, r2
 8002b90:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002b92:	4a32      	ldr	r2, [pc, #200]	@ (8002c5c <HAL_GPIO_Init+0x350>)
 8002b94:	693b      	ldr	r3, [r7, #16]
 8002b96:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002b98:	4b30      	ldr	r3, [pc, #192]	@ (8002c5c <HAL_GPIO_Init+0x350>)
 8002b9a:	68db      	ldr	r3, [r3, #12]
 8002b9c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	43db      	mvns	r3, r3
 8002ba2:	693a      	ldr	r2, [r7, #16]
 8002ba4:	4013      	ands	r3, r2
 8002ba6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002ba8:	683b      	ldr	r3, [r7, #0]
 8002baa:	685b      	ldr	r3, [r3, #4]
 8002bac:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d003      	beq.n	8002bbc <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8002bb4:	693a      	ldr	r2, [r7, #16]
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	4313      	orrs	r3, r2
 8002bba:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002bbc:	4a27      	ldr	r2, [pc, #156]	@ (8002c5c <HAL_GPIO_Init+0x350>)
 8002bbe:	693b      	ldr	r3, [r7, #16]
 8002bc0:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002bc2:	4b26      	ldr	r3, [pc, #152]	@ (8002c5c <HAL_GPIO_Init+0x350>)
 8002bc4:	685b      	ldr	r3, [r3, #4]
 8002bc6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	43db      	mvns	r3, r3
 8002bcc:	693a      	ldr	r2, [r7, #16]
 8002bce:	4013      	ands	r3, r2
 8002bd0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002bd2:	683b      	ldr	r3, [r7, #0]
 8002bd4:	685b      	ldr	r3, [r3, #4]
 8002bd6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d003      	beq.n	8002be6 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8002bde:	693a      	ldr	r2, [r7, #16]
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	4313      	orrs	r3, r2
 8002be4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002be6:	4a1d      	ldr	r2, [pc, #116]	@ (8002c5c <HAL_GPIO_Init+0x350>)
 8002be8:	693b      	ldr	r3, [r7, #16]
 8002bea:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002bec:	4b1b      	ldr	r3, [pc, #108]	@ (8002c5c <HAL_GPIO_Init+0x350>)
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	43db      	mvns	r3, r3
 8002bf6:	693a      	ldr	r2, [r7, #16]
 8002bf8:	4013      	ands	r3, r2
 8002bfa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002bfc:	683b      	ldr	r3, [r7, #0]
 8002bfe:	685b      	ldr	r3, [r3, #4]
 8002c00:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d003      	beq.n	8002c10 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8002c08:	693a      	ldr	r2, [r7, #16]
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	4313      	orrs	r3, r2
 8002c0e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002c10:	4a12      	ldr	r2, [pc, #72]	@ (8002c5c <HAL_GPIO_Init+0x350>)
 8002c12:	693b      	ldr	r3, [r7, #16]
 8002c14:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002c16:	697b      	ldr	r3, [r7, #20]
 8002c18:	3301      	adds	r3, #1
 8002c1a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002c1c:	683b      	ldr	r3, [r7, #0]
 8002c1e:	681a      	ldr	r2, [r3, #0]
 8002c20:	697b      	ldr	r3, [r7, #20]
 8002c22:	fa22 f303 	lsr.w	r3, r2, r3
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	f47f ae78 	bne.w	800291c <HAL_GPIO_Init+0x10>
  }
}
 8002c2c:	bf00      	nop
 8002c2e:	bf00      	nop
 8002c30:	371c      	adds	r7, #28
 8002c32:	46bd      	mov	sp, r7
 8002c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c38:	4770      	bx	lr
 8002c3a:	bf00      	nop
 8002c3c:	40021000 	.word	0x40021000
 8002c40:	40010000 	.word	0x40010000
 8002c44:	48000400 	.word	0x48000400
 8002c48:	48000800 	.word	0x48000800
 8002c4c:	48000c00 	.word	0x48000c00
 8002c50:	48001000 	.word	0x48001000
 8002c54:	48001400 	.word	0x48001400
 8002c58:	48001800 	.word	0x48001800
 8002c5c:	40010400 	.word	0x40010400

08002c60 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002c60:	b480      	push	{r7}
 8002c62:	b085      	sub	sp, #20
 8002c64:	af00      	add	r7, sp, #0
 8002c66:	6078      	str	r0, [r7, #4]
 8002c68:	460b      	mov	r3, r1
 8002c6a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	691a      	ldr	r2, [r3, #16]
 8002c70:	887b      	ldrh	r3, [r7, #2]
 8002c72:	4013      	ands	r3, r2
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d002      	beq.n	8002c7e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002c78:	2301      	movs	r3, #1
 8002c7a:	73fb      	strb	r3, [r7, #15]
 8002c7c:	e001      	b.n	8002c82 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002c7e:	2300      	movs	r3, #0
 8002c80:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002c82:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c84:	4618      	mov	r0, r3
 8002c86:	3714      	adds	r7, #20
 8002c88:	46bd      	mov	sp, r7
 8002c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c8e:	4770      	bx	lr

08002c90 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002c90:	b480      	push	{r7}
 8002c92:	b083      	sub	sp, #12
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	6078      	str	r0, [r7, #4]
 8002c98:	460b      	mov	r3, r1
 8002c9a:	807b      	strh	r3, [r7, #2]
 8002c9c:	4613      	mov	r3, r2
 8002c9e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002ca0:	787b      	ldrb	r3, [r7, #1]
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d003      	beq.n	8002cae <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002ca6:	887a      	ldrh	r2, [r7, #2]
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002cac:	e002      	b.n	8002cb4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002cae:	887a      	ldrh	r2, [r7, #2]
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002cb4:	bf00      	nop
 8002cb6:	370c      	adds	r7, #12
 8002cb8:	46bd      	mov	sp, r7
 8002cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cbe:	4770      	bx	lr

08002cc0 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002cc0:	b480      	push	{r7}
 8002cc2:	b085      	sub	sp, #20
 8002cc4:	af00      	add	r7, sp, #0
 8002cc6:	6078      	str	r0, [r7, #4]
 8002cc8:	460b      	mov	r3, r1
 8002cca:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	695b      	ldr	r3, [r3, #20]
 8002cd0:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002cd2:	887a      	ldrh	r2, [r7, #2]
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	4013      	ands	r3, r2
 8002cd8:	041a      	lsls	r2, r3, #16
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	43d9      	mvns	r1, r3
 8002cde:	887b      	ldrh	r3, [r7, #2]
 8002ce0:	400b      	ands	r3, r1
 8002ce2:	431a      	orrs	r2, r3
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	619a      	str	r2, [r3, #24]
}
 8002ce8:	bf00      	nop
 8002cea:	3714      	adds	r7, #20
 8002cec:	46bd      	mov	sp, r7
 8002cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf2:	4770      	bx	lr

08002cf4 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002cf4:	b480      	push	{r7}
 8002cf6:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002cf8:	4b04      	ldr	r3, [pc, #16]	@ (8002d0c <HAL_PWREx_GetVoltageRange+0x18>)
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8002d00:	4618      	mov	r0, r3
 8002d02:	46bd      	mov	sp, r7
 8002d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d08:	4770      	bx	lr
 8002d0a:	bf00      	nop
 8002d0c:	40007000 	.word	0x40007000

08002d10 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002d10:	b480      	push	{r7}
 8002d12:	b085      	sub	sp, #20
 8002d14:	af00      	add	r7, sp, #0
 8002d16:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002d1e:	d130      	bne.n	8002d82 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002d20:	4b23      	ldr	r3, [pc, #140]	@ (8002db0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002d28:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002d2c:	d038      	beq.n	8002da0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002d2e:	4b20      	ldr	r3, [pc, #128]	@ (8002db0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002d36:	4a1e      	ldr	r2, [pc, #120]	@ (8002db0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002d38:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002d3c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002d3e:	4b1d      	ldr	r3, [pc, #116]	@ (8002db4 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	2232      	movs	r2, #50	@ 0x32
 8002d44:	fb02 f303 	mul.w	r3, r2, r3
 8002d48:	4a1b      	ldr	r2, [pc, #108]	@ (8002db8 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002d4a:	fba2 2303 	umull	r2, r3, r2, r3
 8002d4e:	0c9b      	lsrs	r3, r3, #18
 8002d50:	3301      	adds	r3, #1
 8002d52:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002d54:	e002      	b.n	8002d5c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	3b01      	subs	r3, #1
 8002d5a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002d5c:	4b14      	ldr	r3, [pc, #80]	@ (8002db0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002d5e:	695b      	ldr	r3, [r3, #20]
 8002d60:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002d64:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002d68:	d102      	bne.n	8002d70 <HAL_PWREx_ControlVoltageScaling+0x60>
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d1f2      	bne.n	8002d56 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002d70:	4b0f      	ldr	r3, [pc, #60]	@ (8002db0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002d72:	695b      	ldr	r3, [r3, #20]
 8002d74:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002d78:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002d7c:	d110      	bne.n	8002da0 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002d7e:	2303      	movs	r3, #3
 8002d80:	e00f      	b.n	8002da2 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002d82:	4b0b      	ldr	r3, [pc, #44]	@ (8002db0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002d8a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002d8e:	d007      	beq.n	8002da0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002d90:	4b07      	ldr	r3, [pc, #28]	@ (8002db0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002d98:	4a05      	ldr	r2, [pc, #20]	@ (8002db0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002d9a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002d9e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002da0:	2300      	movs	r3, #0
}
 8002da2:	4618      	mov	r0, r3
 8002da4:	3714      	adds	r7, #20
 8002da6:	46bd      	mov	sp, r7
 8002da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dac:	4770      	bx	lr
 8002dae:	bf00      	nop
 8002db0:	40007000 	.word	0x40007000
 8002db4:	20000000 	.word	0x20000000
 8002db8:	431bde83 	.word	0x431bde83

08002dbc <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002dbc:	b580      	push	{r7, lr}
 8002dbe:	b088      	sub	sp, #32
 8002dc0:	af00      	add	r7, sp, #0
 8002dc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d101      	bne.n	8002dce <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002dca:	2301      	movs	r3, #1
 8002dcc:	e3ca      	b.n	8003564 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002dce:	4b97      	ldr	r3, [pc, #604]	@ (800302c <HAL_RCC_OscConfig+0x270>)
 8002dd0:	689b      	ldr	r3, [r3, #8]
 8002dd2:	f003 030c 	and.w	r3, r3, #12
 8002dd6:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002dd8:	4b94      	ldr	r3, [pc, #592]	@ (800302c <HAL_RCC_OscConfig+0x270>)
 8002dda:	68db      	ldr	r3, [r3, #12]
 8002ddc:	f003 0303 	and.w	r3, r3, #3
 8002de0:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	f003 0310 	and.w	r3, r3, #16
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	f000 80e4 	beq.w	8002fb8 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002df0:	69bb      	ldr	r3, [r7, #24]
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d007      	beq.n	8002e06 <HAL_RCC_OscConfig+0x4a>
 8002df6:	69bb      	ldr	r3, [r7, #24]
 8002df8:	2b0c      	cmp	r3, #12
 8002dfa:	f040 808b 	bne.w	8002f14 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002dfe:	697b      	ldr	r3, [r7, #20]
 8002e00:	2b01      	cmp	r3, #1
 8002e02:	f040 8087 	bne.w	8002f14 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002e06:	4b89      	ldr	r3, [pc, #548]	@ (800302c <HAL_RCC_OscConfig+0x270>)
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	f003 0302 	and.w	r3, r3, #2
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d005      	beq.n	8002e1e <HAL_RCC_OscConfig+0x62>
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	699b      	ldr	r3, [r3, #24]
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d101      	bne.n	8002e1e <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8002e1a:	2301      	movs	r3, #1
 8002e1c:	e3a2      	b.n	8003564 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	6a1a      	ldr	r2, [r3, #32]
 8002e22:	4b82      	ldr	r3, [pc, #520]	@ (800302c <HAL_RCC_OscConfig+0x270>)
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	f003 0308 	and.w	r3, r3, #8
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d004      	beq.n	8002e38 <HAL_RCC_OscConfig+0x7c>
 8002e2e:	4b7f      	ldr	r3, [pc, #508]	@ (800302c <HAL_RCC_OscConfig+0x270>)
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002e36:	e005      	b.n	8002e44 <HAL_RCC_OscConfig+0x88>
 8002e38:	4b7c      	ldr	r3, [pc, #496]	@ (800302c <HAL_RCC_OscConfig+0x270>)
 8002e3a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002e3e:	091b      	lsrs	r3, r3, #4
 8002e40:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002e44:	4293      	cmp	r3, r2
 8002e46:	d223      	bcs.n	8002e90 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	6a1b      	ldr	r3, [r3, #32]
 8002e4c:	4618      	mov	r0, r3
 8002e4e:	f000 fd55 	bl	80038fc <RCC_SetFlashLatencyFromMSIRange>
 8002e52:	4603      	mov	r3, r0
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d001      	beq.n	8002e5c <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8002e58:	2301      	movs	r3, #1
 8002e5a:	e383      	b.n	8003564 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002e5c:	4b73      	ldr	r3, [pc, #460]	@ (800302c <HAL_RCC_OscConfig+0x270>)
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	4a72      	ldr	r2, [pc, #456]	@ (800302c <HAL_RCC_OscConfig+0x270>)
 8002e62:	f043 0308 	orr.w	r3, r3, #8
 8002e66:	6013      	str	r3, [r2, #0]
 8002e68:	4b70      	ldr	r3, [pc, #448]	@ (800302c <HAL_RCC_OscConfig+0x270>)
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	6a1b      	ldr	r3, [r3, #32]
 8002e74:	496d      	ldr	r1, [pc, #436]	@ (800302c <HAL_RCC_OscConfig+0x270>)
 8002e76:	4313      	orrs	r3, r2
 8002e78:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002e7a:	4b6c      	ldr	r3, [pc, #432]	@ (800302c <HAL_RCC_OscConfig+0x270>)
 8002e7c:	685b      	ldr	r3, [r3, #4]
 8002e7e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	69db      	ldr	r3, [r3, #28]
 8002e86:	021b      	lsls	r3, r3, #8
 8002e88:	4968      	ldr	r1, [pc, #416]	@ (800302c <HAL_RCC_OscConfig+0x270>)
 8002e8a:	4313      	orrs	r3, r2
 8002e8c:	604b      	str	r3, [r1, #4]
 8002e8e:	e025      	b.n	8002edc <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002e90:	4b66      	ldr	r3, [pc, #408]	@ (800302c <HAL_RCC_OscConfig+0x270>)
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	4a65      	ldr	r2, [pc, #404]	@ (800302c <HAL_RCC_OscConfig+0x270>)
 8002e96:	f043 0308 	orr.w	r3, r3, #8
 8002e9a:	6013      	str	r3, [r2, #0]
 8002e9c:	4b63      	ldr	r3, [pc, #396]	@ (800302c <HAL_RCC_OscConfig+0x270>)
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	6a1b      	ldr	r3, [r3, #32]
 8002ea8:	4960      	ldr	r1, [pc, #384]	@ (800302c <HAL_RCC_OscConfig+0x270>)
 8002eaa:	4313      	orrs	r3, r2
 8002eac:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002eae:	4b5f      	ldr	r3, [pc, #380]	@ (800302c <HAL_RCC_OscConfig+0x270>)
 8002eb0:	685b      	ldr	r3, [r3, #4]
 8002eb2:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	69db      	ldr	r3, [r3, #28]
 8002eba:	021b      	lsls	r3, r3, #8
 8002ebc:	495b      	ldr	r1, [pc, #364]	@ (800302c <HAL_RCC_OscConfig+0x270>)
 8002ebe:	4313      	orrs	r3, r2
 8002ec0:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002ec2:	69bb      	ldr	r3, [r7, #24]
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d109      	bne.n	8002edc <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	6a1b      	ldr	r3, [r3, #32]
 8002ecc:	4618      	mov	r0, r3
 8002ece:	f000 fd15 	bl	80038fc <RCC_SetFlashLatencyFromMSIRange>
 8002ed2:	4603      	mov	r3, r0
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d001      	beq.n	8002edc <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8002ed8:	2301      	movs	r3, #1
 8002eda:	e343      	b.n	8003564 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002edc:	f000 fc4a 	bl	8003774 <HAL_RCC_GetSysClockFreq>
 8002ee0:	4602      	mov	r2, r0
 8002ee2:	4b52      	ldr	r3, [pc, #328]	@ (800302c <HAL_RCC_OscConfig+0x270>)
 8002ee4:	689b      	ldr	r3, [r3, #8]
 8002ee6:	091b      	lsrs	r3, r3, #4
 8002ee8:	f003 030f 	and.w	r3, r3, #15
 8002eec:	4950      	ldr	r1, [pc, #320]	@ (8003030 <HAL_RCC_OscConfig+0x274>)
 8002eee:	5ccb      	ldrb	r3, [r1, r3]
 8002ef0:	f003 031f 	and.w	r3, r3, #31
 8002ef4:	fa22 f303 	lsr.w	r3, r2, r3
 8002ef8:	4a4e      	ldr	r2, [pc, #312]	@ (8003034 <HAL_RCC_OscConfig+0x278>)
 8002efa:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002efc:	4b4e      	ldr	r3, [pc, #312]	@ (8003038 <HAL_RCC_OscConfig+0x27c>)
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	4618      	mov	r0, r3
 8002f02:	f7fe fb4f 	bl	80015a4 <HAL_InitTick>
 8002f06:	4603      	mov	r3, r0
 8002f08:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002f0a:	7bfb      	ldrb	r3, [r7, #15]
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d052      	beq.n	8002fb6 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8002f10:	7bfb      	ldrb	r3, [r7, #15]
 8002f12:	e327      	b.n	8003564 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	699b      	ldr	r3, [r3, #24]
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d032      	beq.n	8002f82 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002f1c:	4b43      	ldr	r3, [pc, #268]	@ (800302c <HAL_RCC_OscConfig+0x270>)
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	4a42      	ldr	r2, [pc, #264]	@ (800302c <HAL_RCC_OscConfig+0x270>)
 8002f22:	f043 0301 	orr.w	r3, r3, #1
 8002f26:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002f28:	f7fe fb8c 	bl	8001644 <HAL_GetTick>
 8002f2c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002f2e:	e008      	b.n	8002f42 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002f30:	f7fe fb88 	bl	8001644 <HAL_GetTick>
 8002f34:	4602      	mov	r2, r0
 8002f36:	693b      	ldr	r3, [r7, #16]
 8002f38:	1ad3      	subs	r3, r2, r3
 8002f3a:	2b02      	cmp	r3, #2
 8002f3c:	d901      	bls.n	8002f42 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8002f3e:	2303      	movs	r3, #3
 8002f40:	e310      	b.n	8003564 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002f42:	4b3a      	ldr	r3, [pc, #232]	@ (800302c <HAL_RCC_OscConfig+0x270>)
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	f003 0302 	and.w	r3, r3, #2
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d0f0      	beq.n	8002f30 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002f4e:	4b37      	ldr	r3, [pc, #220]	@ (800302c <HAL_RCC_OscConfig+0x270>)
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	4a36      	ldr	r2, [pc, #216]	@ (800302c <HAL_RCC_OscConfig+0x270>)
 8002f54:	f043 0308 	orr.w	r3, r3, #8
 8002f58:	6013      	str	r3, [r2, #0]
 8002f5a:	4b34      	ldr	r3, [pc, #208]	@ (800302c <HAL_RCC_OscConfig+0x270>)
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	6a1b      	ldr	r3, [r3, #32]
 8002f66:	4931      	ldr	r1, [pc, #196]	@ (800302c <HAL_RCC_OscConfig+0x270>)
 8002f68:	4313      	orrs	r3, r2
 8002f6a:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002f6c:	4b2f      	ldr	r3, [pc, #188]	@ (800302c <HAL_RCC_OscConfig+0x270>)
 8002f6e:	685b      	ldr	r3, [r3, #4]
 8002f70:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	69db      	ldr	r3, [r3, #28]
 8002f78:	021b      	lsls	r3, r3, #8
 8002f7a:	492c      	ldr	r1, [pc, #176]	@ (800302c <HAL_RCC_OscConfig+0x270>)
 8002f7c:	4313      	orrs	r3, r2
 8002f7e:	604b      	str	r3, [r1, #4]
 8002f80:	e01a      	b.n	8002fb8 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002f82:	4b2a      	ldr	r3, [pc, #168]	@ (800302c <HAL_RCC_OscConfig+0x270>)
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	4a29      	ldr	r2, [pc, #164]	@ (800302c <HAL_RCC_OscConfig+0x270>)
 8002f88:	f023 0301 	bic.w	r3, r3, #1
 8002f8c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002f8e:	f7fe fb59 	bl	8001644 <HAL_GetTick>
 8002f92:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002f94:	e008      	b.n	8002fa8 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002f96:	f7fe fb55 	bl	8001644 <HAL_GetTick>
 8002f9a:	4602      	mov	r2, r0
 8002f9c:	693b      	ldr	r3, [r7, #16]
 8002f9e:	1ad3      	subs	r3, r2, r3
 8002fa0:	2b02      	cmp	r3, #2
 8002fa2:	d901      	bls.n	8002fa8 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8002fa4:	2303      	movs	r3, #3
 8002fa6:	e2dd      	b.n	8003564 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002fa8:	4b20      	ldr	r3, [pc, #128]	@ (800302c <HAL_RCC_OscConfig+0x270>)
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	f003 0302 	and.w	r3, r3, #2
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d1f0      	bne.n	8002f96 <HAL_RCC_OscConfig+0x1da>
 8002fb4:	e000      	b.n	8002fb8 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002fb6:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	f003 0301 	and.w	r3, r3, #1
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d074      	beq.n	80030ae <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002fc4:	69bb      	ldr	r3, [r7, #24]
 8002fc6:	2b08      	cmp	r3, #8
 8002fc8:	d005      	beq.n	8002fd6 <HAL_RCC_OscConfig+0x21a>
 8002fca:	69bb      	ldr	r3, [r7, #24]
 8002fcc:	2b0c      	cmp	r3, #12
 8002fce:	d10e      	bne.n	8002fee <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002fd0:	697b      	ldr	r3, [r7, #20]
 8002fd2:	2b03      	cmp	r3, #3
 8002fd4:	d10b      	bne.n	8002fee <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002fd6:	4b15      	ldr	r3, [pc, #84]	@ (800302c <HAL_RCC_OscConfig+0x270>)
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d064      	beq.n	80030ac <HAL_RCC_OscConfig+0x2f0>
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	685b      	ldr	r3, [r3, #4]
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d160      	bne.n	80030ac <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002fea:	2301      	movs	r3, #1
 8002fec:	e2ba      	b.n	8003564 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	685b      	ldr	r3, [r3, #4]
 8002ff2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002ff6:	d106      	bne.n	8003006 <HAL_RCC_OscConfig+0x24a>
 8002ff8:	4b0c      	ldr	r3, [pc, #48]	@ (800302c <HAL_RCC_OscConfig+0x270>)
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	4a0b      	ldr	r2, [pc, #44]	@ (800302c <HAL_RCC_OscConfig+0x270>)
 8002ffe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003002:	6013      	str	r3, [r2, #0]
 8003004:	e026      	b.n	8003054 <HAL_RCC_OscConfig+0x298>
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	685b      	ldr	r3, [r3, #4]
 800300a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800300e:	d115      	bne.n	800303c <HAL_RCC_OscConfig+0x280>
 8003010:	4b06      	ldr	r3, [pc, #24]	@ (800302c <HAL_RCC_OscConfig+0x270>)
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	4a05      	ldr	r2, [pc, #20]	@ (800302c <HAL_RCC_OscConfig+0x270>)
 8003016:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800301a:	6013      	str	r3, [r2, #0]
 800301c:	4b03      	ldr	r3, [pc, #12]	@ (800302c <HAL_RCC_OscConfig+0x270>)
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	4a02      	ldr	r2, [pc, #8]	@ (800302c <HAL_RCC_OscConfig+0x270>)
 8003022:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003026:	6013      	str	r3, [r2, #0]
 8003028:	e014      	b.n	8003054 <HAL_RCC_OscConfig+0x298>
 800302a:	bf00      	nop
 800302c:	40021000 	.word	0x40021000
 8003030:	080077b0 	.word	0x080077b0
 8003034:	20000000 	.word	0x20000000
 8003038:	20000004 	.word	0x20000004
 800303c:	4ba0      	ldr	r3, [pc, #640]	@ (80032c0 <HAL_RCC_OscConfig+0x504>)
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	4a9f      	ldr	r2, [pc, #636]	@ (80032c0 <HAL_RCC_OscConfig+0x504>)
 8003042:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003046:	6013      	str	r3, [r2, #0]
 8003048:	4b9d      	ldr	r3, [pc, #628]	@ (80032c0 <HAL_RCC_OscConfig+0x504>)
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	4a9c      	ldr	r2, [pc, #624]	@ (80032c0 <HAL_RCC_OscConfig+0x504>)
 800304e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003052:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	685b      	ldr	r3, [r3, #4]
 8003058:	2b00      	cmp	r3, #0
 800305a:	d013      	beq.n	8003084 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800305c:	f7fe faf2 	bl	8001644 <HAL_GetTick>
 8003060:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003062:	e008      	b.n	8003076 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003064:	f7fe faee 	bl	8001644 <HAL_GetTick>
 8003068:	4602      	mov	r2, r0
 800306a:	693b      	ldr	r3, [r7, #16]
 800306c:	1ad3      	subs	r3, r2, r3
 800306e:	2b64      	cmp	r3, #100	@ 0x64
 8003070:	d901      	bls.n	8003076 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8003072:	2303      	movs	r3, #3
 8003074:	e276      	b.n	8003564 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003076:	4b92      	ldr	r3, [pc, #584]	@ (80032c0 <HAL_RCC_OscConfig+0x504>)
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800307e:	2b00      	cmp	r3, #0
 8003080:	d0f0      	beq.n	8003064 <HAL_RCC_OscConfig+0x2a8>
 8003082:	e014      	b.n	80030ae <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003084:	f7fe fade 	bl	8001644 <HAL_GetTick>
 8003088:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800308a:	e008      	b.n	800309e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800308c:	f7fe fada 	bl	8001644 <HAL_GetTick>
 8003090:	4602      	mov	r2, r0
 8003092:	693b      	ldr	r3, [r7, #16]
 8003094:	1ad3      	subs	r3, r2, r3
 8003096:	2b64      	cmp	r3, #100	@ 0x64
 8003098:	d901      	bls.n	800309e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800309a:	2303      	movs	r3, #3
 800309c:	e262      	b.n	8003564 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800309e:	4b88      	ldr	r3, [pc, #544]	@ (80032c0 <HAL_RCC_OscConfig+0x504>)
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d1f0      	bne.n	800308c <HAL_RCC_OscConfig+0x2d0>
 80030aa:	e000      	b.n	80030ae <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80030ac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	f003 0302 	and.w	r3, r3, #2
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d060      	beq.n	800317c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80030ba:	69bb      	ldr	r3, [r7, #24]
 80030bc:	2b04      	cmp	r3, #4
 80030be:	d005      	beq.n	80030cc <HAL_RCC_OscConfig+0x310>
 80030c0:	69bb      	ldr	r3, [r7, #24]
 80030c2:	2b0c      	cmp	r3, #12
 80030c4:	d119      	bne.n	80030fa <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80030c6:	697b      	ldr	r3, [r7, #20]
 80030c8:	2b02      	cmp	r3, #2
 80030ca:	d116      	bne.n	80030fa <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80030cc:	4b7c      	ldr	r3, [pc, #496]	@ (80032c0 <HAL_RCC_OscConfig+0x504>)
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d005      	beq.n	80030e4 <HAL_RCC_OscConfig+0x328>
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	68db      	ldr	r3, [r3, #12]
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d101      	bne.n	80030e4 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80030e0:	2301      	movs	r3, #1
 80030e2:	e23f      	b.n	8003564 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80030e4:	4b76      	ldr	r3, [pc, #472]	@ (80032c0 <HAL_RCC_OscConfig+0x504>)
 80030e6:	685b      	ldr	r3, [r3, #4]
 80030e8:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	691b      	ldr	r3, [r3, #16]
 80030f0:	061b      	lsls	r3, r3, #24
 80030f2:	4973      	ldr	r1, [pc, #460]	@ (80032c0 <HAL_RCC_OscConfig+0x504>)
 80030f4:	4313      	orrs	r3, r2
 80030f6:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80030f8:	e040      	b.n	800317c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	68db      	ldr	r3, [r3, #12]
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d023      	beq.n	800314a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003102:	4b6f      	ldr	r3, [pc, #444]	@ (80032c0 <HAL_RCC_OscConfig+0x504>)
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	4a6e      	ldr	r2, [pc, #440]	@ (80032c0 <HAL_RCC_OscConfig+0x504>)
 8003108:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800310c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800310e:	f7fe fa99 	bl	8001644 <HAL_GetTick>
 8003112:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003114:	e008      	b.n	8003128 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003116:	f7fe fa95 	bl	8001644 <HAL_GetTick>
 800311a:	4602      	mov	r2, r0
 800311c:	693b      	ldr	r3, [r7, #16]
 800311e:	1ad3      	subs	r3, r2, r3
 8003120:	2b02      	cmp	r3, #2
 8003122:	d901      	bls.n	8003128 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003124:	2303      	movs	r3, #3
 8003126:	e21d      	b.n	8003564 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003128:	4b65      	ldr	r3, [pc, #404]	@ (80032c0 <HAL_RCC_OscConfig+0x504>)
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003130:	2b00      	cmp	r3, #0
 8003132:	d0f0      	beq.n	8003116 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003134:	4b62      	ldr	r3, [pc, #392]	@ (80032c0 <HAL_RCC_OscConfig+0x504>)
 8003136:	685b      	ldr	r3, [r3, #4]
 8003138:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	691b      	ldr	r3, [r3, #16]
 8003140:	061b      	lsls	r3, r3, #24
 8003142:	495f      	ldr	r1, [pc, #380]	@ (80032c0 <HAL_RCC_OscConfig+0x504>)
 8003144:	4313      	orrs	r3, r2
 8003146:	604b      	str	r3, [r1, #4]
 8003148:	e018      	b.n	800317c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800314a:	4b5d      	ldr	r3, [pc, #372]	@ (80032c0 <HAL_RCC_OscConfig+0x504>)
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	4a5c      	ldr	r2, [pc, #368]	@ (80032c0 <HAL_RCC_OscConfig+0x504>)
 8003150:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003154:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003156:	f7fe fa75 	bl	8001644 <HAL_GetTick>
 800315a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800315c:	e008      	b.n	8003170 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800315e:	f7fe fa71 	bl	8001644 <HAL_GetTick>
 8003162:	4602      	mov	r2, r0
 8003164:	693b      	ldr	r3, [r7, #16]
 8003166:	1ad3      	subs	r3, r2, r3
 8003168:	2b02      	cmp	r3, #2
 800316a:	d901      	bls.n	8003170 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800316c:	2303      	movs	r3, #3
 800316e:	e1f9      	b.n	8003564 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003170:	4b53      	ldr	r3, [pc, #332]	@ (80032c0 <HAL_RCC_OscConfig+0x504>)
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003178:	2b00      	cmp	r3, #0
 800317a:	d1f0      	bne.n	800315e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	f003 0308 	and.w	r3, r3, #8
 8003184:	2b00      	cmp	r3, #0
 8003186:	d03c      	beq.n	8003202 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	695b      	ldr	r3, [r3, #20]
 800318c:	2b00      	cmp	r3, #0
 800318e:	d01c      	beq.n	80031ca <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003190:	4b4b      	ldr	r3, [pc, #300]	@ (80032c0 <HAL_RCC_OscConfig+0x504>)
 8003192:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003196:	4a4a      	ldr	r2, [pc, #296]	@ (80032c0 <HAL_RCC_OscConfig+0x504>)
 8003198:	f043 0301 	orr.w	r3, r3, #1
 800319c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80031a0:	f7fe fa50 	bl	8001644 <HAL_GetTick>
 80031a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80031a6:	e008      	b.n	80031ba <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80031a8:	f7fe fa4c 	bl	8001644 <HAL_GetTick>
 80031ac:	4602      	mov	r2, r0
 80031ae:	693b      	ldr	r3, [r7, #16]
 80031b0:	1ad3      	subs	r3, r2, r3
 80031b2:	2b02      	cmp	r3, #2
 80031b4:	d901      	bls.n	80031ba <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80031b6:	2303      	movs	r3, #3
 80031b8:	e1d4      	b.n	8003564 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80031ba:	4b41      	ldr	r3, [pc, #260]	@ (80032c0 <HAL_RCC_OscConfig+0x504>)
 80031bc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80031c0:	f003 0302 	and.w	r3, r3, #2
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d0ef      	beq.n	80031a8 <HAL_RCC_OscConfig+0x3ec>
 80031c8:	e01b      	b.n	8003202 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80031ca:	4b3d      	ldr	r3, [pc, #244]	@ (80032c0 <HAL_RCC_OscConfig+0x504>)
 80031cc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80031d0:	4a3b      	ldr	r2, [pc, #236]	@ (80032c0 <HAL_RCC_OscConfig+0x504>)
 80031d2:	f023 0301 	bic.w	r3, r3, #1
 80031d6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80031da:	f7fe fa33 	bl	8001644 <HAL_GetTick>
 80031de:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80031e0:	e008      	b.n	80031f4 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80031e2:	f7fe fa2f 	bl	8001644 <HAL_GetTick>
 80031e6:	4602      	mov	r2, r0
 80031e8:	693b      	ldr	r3, [r7, #16]
 80031ea:	1ad3      	subs	r3, r2, r3
 80031ec:	2b02      	cmp	r3, #2
 80031ee:	d901      	bls.n	80031f4 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80031f0:	2303      	movs	r3, #3
 80031f2:	e1b7      	b.n	8003564 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80031f4:	4b32      	ldr	r3, [pc, #200]	@ (80032c0 <HAL_RCC_OscConfig+0x504>)
 80031f6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80031fa:	f003 0302 	and.w	r3, r3, #2
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d1ef      	bne.n	80031e2 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	f003 0304 	and.w	r3, r3, #4
 800320a:	2b00      	cmp	r3, #0
 800320c:	f000 80a6 	beq.w	800335c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003210:	2300      	movs	r3, #0
 8003212:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003214:	4b2a      	ldr	r3, [pc, #168]	@ (80032c0 <HAL_RCC_OscConfig+0x504>)
 8003216:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003218:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800321c:	2b00      	cmp	r3, #0
 800321e:	d10d      	bne.n	800323c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003220:	4b27      	ldr	r3, [pc, #156]	@ (80032c0 <HAL_RCC_OscConfig+0x504>)
 8003222:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003224:	4a26      	ldr	r2, [pc, #152]	@ (80032c0 <HAL_RCC_OscConfig+0x504>)
 8003226:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800322a:	6593      	str	r3, [r2, #88]	@ 0x58
 800322c:	4b24      	ldr	r3, [pc, #144]	@ (80032c0 <HAL_RCC_OscConfig+0x504>)
 800322e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003230:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003234:	60bb      	str	r3, [r7, #8]
 8003236:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003238:	2301      	movs	r3, #1
 800323a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800323c:	4b21      	ldr	r3, [pc, #132]	@ (80032c4 <HAL_RCC_OscConfig+0x508>)
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003244:	2b00      	cmp	r3, #0
 8003246:	d118      	bne.n	800327a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003248:	4b1e      	ldr	r3, [pc, #120]	@ (80032c4 <HAL_RCC_OscConfig+0x508>)
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	4a1d      	ldr	r2, [pc, #116]	@ (80032c4 <HAL_RCC_OscConfig+0x508>)
 800324e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003252:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003254:	f7fe f9f6 	bl	8001644 <HAL_GetTick>
 8003258:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800325a:	e008      	b.n	800326e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800325c:	f7fe f9f2 	bl	8001644 <HAL_GetTick>
 8003260:	4602      	mov	r2, r0
 8003262:	693b      	ldr	r3, [r7, #16]
 8003264:	1ad3      	subs	r3, r2, r3
 8003266:	2b02      	cmp	r3, #2
 8003268:	d901      	bls.n	800326e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800326a:	2303      	movs	r3, #3
 800326c:	e17a      	b.n	8003564 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800326e:	4b15      	ldr	r3, [pc, #84]	@ (80032c4 <HAL_RCC_OscConfig+0x508>)
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003276:	2b00      	cmp	r3, #0
 8003278:	d0f0      	beq.n	800325c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	689b      	ldr	r3, [r3, #8]
 800327e:	2b01      	cmp	r3, #1
 8003280:	d108      	bne.n	8003294 <HAL_RCC_OscConfig+0x4d8>
 8003282:	4b0f      	ldr	r3, [pc, #60]	@ (80032c0 <HAL_RCC_OscConfig+0x504>)
 8003284:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003288:	4a0d      	ldr	r2, [pc, #52]	@ (80032c0 <HAL_RCC_OscConfig+0x504>)
 800328a:	f043 0301 	orr.w	r3, r3, #1
 800328e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003292:	e029      	b.n	80032e8 <HAL_RCC_OscConfig+0x52c>
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	689b      	ldr	r3, [r3, #8]
 8003298:	2b05      	cmp	r3, #5
 800329a:	d115      	bne.n	80032c8 <HAL_RCC_OscConfig+0x50c>
 800329c:	4b08      	ldr	r3, [pc, #32]	@ (80032c0 <HAL_RCC_OscConfig+0x504>)
 800329e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80032a2:	4a07      	ldr	r2, [pc, #28]	@ (80032c0 <HAL_RCC_OscConfig+0x504>)
 80032a4:	f043 0304 	orr.w	r3, r3, #4
 80032a8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80032ac:	4b04      	ldr	r3, [pc, #16]	@ (80032c0 <HAL_RCC_OscConfig+0x504>)
 80032ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80032b2:	4a03      	ldr	r2, [pc, #12]	@ (80032c0 <HAL_RCC_OscConfig+0x504>)
 80032b4:	f043 0301 	orr.w	r3, r3, #1
 80032b8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80032bc:	e014      	b.n	80032e8 <HAL_RCC_OscConfig+0x52c>
 80032be:	bf00      	nop
 80032c0:	40021000 	.word	0x40021000
 80032c4:	40007000 	.word	0x40007000
 80032c8:	4b9c      	ldr	r3, [pc, #624]	@ (800353c <HAL_RCC_OscConfig+0x780>)
 80032ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80032ce:	4a9b      	ldr	r2, [pc, #620]	@ (800353c <HAL_RCC_OscConfig+0x780>)
 80032d0:	f023 0301 	bic.w	r3, r3, #1
 80032d4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80032d8:	4b98      	ldr	r3, [pc, #608]	@ (800353c <HAL_RCC_OscConfig+0x780>)
 80032da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80032de:	4a97      	ldr	r2, [pc, #604]	@ (800353c <HAL_RCC_OscConfig+0x780>)
 80032e0:	f023 0304 	bic.w	r3, r3, #4
 80032e4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	689b      	ldr	r3, [r3, #8]
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d016      	beq.n	800331e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80032f0:	f7fe f9a8 	bl	8001644 <HAL_GetTick>
 80032f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80032f6:	e00a      	b.n	800330e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80032f8:	f7fe f9a4 	bl	8001644 <HAL_GetTick>
 80032fc:	4602      	mov	r2, r0
 80032fe:	693b      	ldr	r3, [r7, #16]
 8003300:	1ad3      	subs	r3, r2, r3
 8003302:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003306:	4293      	cmp	r3, r2
 8003308:	d901      	bls.n	800330e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800330a:	2303      	movs	r3, #3
 800330c:	e12a      	b.n	8003564 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800330e:	4b8b      	ldr	r3, [pc, #556]	@ (800353c <HAL_RCC_OscConfig+0x780>)
 8003310:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003314:	f003 0302 	and.w	r3, r3, #2
 8003318:	2b00      	cmp	r3, #0
 800331a:	d0ed      	beq.n	80032f8 <HAL_RCC_OscConfig+0x53c>
 800331c:	e015      	b.n	800334a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800331e:	f7fe f991 	bl	8001644 <HAL_GetTick>
 8003322:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003324:	e00a      	b.n	800333c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003326:	f7fe f98d 	bl	8001644 <HAL_GetTick>
 800332a:	4602      	mov	r2, r0
 800332c:	693b      	ldr	r3, [r7, #16]
 800332e:	1ad3      	subs	r3, r2, r3
 8003330:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003334:	4293      	cmp	r3, r2
 8003336:	d901      	bls.n	800333c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003338:	2303      	movs	r3, #3
 800333a:	e113      	b.n	8003564 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800333c:	4b7f      	ldr	r3, [pc, #508]	@ (800353c <HAL_RCC_OscConfig+0x780>)
 800333e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003342:	f003 0302 	and.w	r3, r3, #2
 8003346:	2b00      	cmp	r3, #0
 8003348:	d1ed      	bne.n	8003326 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800334a:	7ffb      	ldrb	r3, [r7, #31]
 800334c:	2b01      	cmp	r3, #1
 800334e:	d105      	bne.n	800335c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003350:	4b7a      	ldr	r3, [pc, #488]	@ (800353c <HAL_RCC_OscConfig+0x780>)
 8003352:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003354:	4a79      	ldr	r2, [pc, #484]	@ (800353c <HAL_RCC_OscConfig+0x780>)
 8003356:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800335a:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003360:	2b00      	cmp	r3, #0
 8003362:	f000 80fe 	beq.w	8003562 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800336a:	2b02      	cmp	r3, #2
 800336c:	f040 80d0 	bne.w	8003510 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003370:	4b72      	ldr	r3, [pc, #456]	@ (800353c <HAL_RCC_OscConfig+0x780>)
 8003372:	68db      	ldr	r3, [r3, #12]
 8003374:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003376:	697b      	ldr	r3, [r7, #20]
 8003378:	f003 0203 	and.w	r2, r3, #3
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003380:	429a      	cmp	r2, r3
 8003382:	d130      	bne.n	80033e6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003384:	697b      	ldr	r3, [r7, #20]
 8003386:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800338e:	3b01      	subs	r3, #1
 8003390:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003392:	429a      	cmp	r2, r3
 8003394:	d127      	bne.n	80033e6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003396:	697b      	ldr	r3, [r7, #20]
 8003398:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80033a0:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80033a2:	429a      	cmp	r2, r3
 80033a4:	d11f      	bne.n	80033e6 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80033a6:	697b      	ldr	r3, [r7, #20]
 80033a8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80033ac:	687a      	ldr	r2, [r7, #4]
 80033ae:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80033b0:	2a07      	cmp	r2, #7
 80033b2:	bf14      	ite	ne
 80033b4:	2201      	movne	r2, #1
 80033b6:	2200      	moveq	r2, #0
 80033b8:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80033ba:	4293      	cmp	r3, r2
 80033bc:	d113      	bne.n	80033e6 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80033be:	697b      	ldr	r3, [r7, #20]
 80033c0:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80033c8:	085b      	lsrs	r3, r3, #1
 80033ca:	3b01      	subs	r3, #1
 80033cc:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80033ce:	429a      	cmp	r2, r3
 80033d0:	d109      	bne.n	80033e6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80033d2:	697b      	ldr	r3, [r7, #20]
 80033d4:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033dc:	085b      	lsrs	r3, r3, #1
 80033de:	3b01      	subs	r3, #1
 80033e0:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80033e2:	429a      	cmp	r2, r3
 80033e4:	d06e      	beq.n	80034c4 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80033e6:	69bb      	ldr	r3, [r7, #24]
 80033e8:	2b0c      	cmp	r3, #12
 80033ea:	d069      	beq.n	80034c0 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80033ec:	4b53      	ldr	r3, [pc, #332]	@ (800353c <HAL_RCC_OscConfig+0x780>)
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d105      	bne.n	8003404 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80033f8:	4b50      	ldr	r3, [pc, #320]	@ (800353c <HAL_RCC_OscConfig+0x780>)
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003400:	2b00      	cmp	r3, #0
 8003402:	d001      	beq.n	8003408 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8003404:	2301      	movs	r3, #1
 8003406:	e0ad      	b.n	8003564 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003408:	4b4c      	ldr	r3, [pc, #304]	@ (800353c <HAL_RCC_OscConfig+0x780>)
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	4a4b      	ldr	r2, [pc, #300]	@ (800353c <HAL_RCC_OscConfig+0x780>)
 800340e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003412:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003414:	f7fe f916 	bl	8001644 <HAL_GetTick>
 8003418:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800341a:	e008      	b.n	800342e <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800341c:	f7fe f912 	bl	8001644 <HAL_GetTick>
 8003420:	4602      	mov	r2, r0
 8003422:	693b      	ldr	r3, [r7, #16]
 8003424:	1ad3      	subs	r3, r2, r3
 8003426:	2b02      	cmp	r3, #2
 8003428:	d901      	bls.n	800342e <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800342a:	2303      	movs	r3, #3
 800342c:	e09a      	b.n	8003564 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800342e:	4b43      	ldr	r3, [pc, #268]	@ (800353c <HAL_RCC_OscConfig+0x780>)
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003436:	2b00      	cmp	r3, #0
 8003438:	d1f0      	bne.n	800341c <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800343a:	4b40      	ldr	r3, [pc, #256]	@ (800353c <HAL_RCC_OscConfig+0x780>)
 800343c:	68da      	ldr	r2, [r3, #12]
 800343e:	4b40      	ldr	r3, [pc, #256]	@ (8003540 <HAL_RCC_OscConfig+0x784>)
 8003440:	4013      	ands	r3, r2
 8003442:	687a      	ldr	r2, [r7, #4]
 8003444:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8003446:	687a      	ldr	r2, [r7, #4]
 8003448:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800344a:	3a01      	subs	r2, #1
 800344c:	0112      	lsls	r2, r2, #4
 800344e:	4311      	orrs	r1, r2
 8003450:	687a      	ldr	r2, [r7, #4]
 8003452:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003454:	0212      	lsls	r2, r2, #8
 8003456:	4311      	orrs	r1, r2
 8003458:	687a      	ldr	r2, [r7, #4]
 800345a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800345c:	0852      	lsrs	r2, r2, #1
 800345e:	3a01      	subs	r2, #1
 8003460:	0552      	lsls	r2, r2, #21
 8003462:	4311      	orrs	r1, r2
 8003464:	687a      	ldr	r2, [r7, #4]
 8003466:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8003468:	0852      	lsrs	r2, r2, #1
 800346a:	3a01      	subs	r2, #1
 800346c:	0652      	lsls	r2, r2, #25
 800346e:	4311      	orrs	r1, r2
 8003470:	687a      	ldr	r2, [r7, #4]
 8003472:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003474:	0912      	lsrs	r2, r2, #4
 8003476:	0452      	lsls	r2, r2, #17
 8003478:	430a      	orrs	r2, r1
 800347a:	4930      	ldr	r1, [pc, #192]	@ (800353c <HAL_RCC_OscConfig+0x780>)
 800347c:	4313      	orrs	r3, r2
 800347e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003480:	4b2e      	ldr	r3, [pc, #184]	@ (800353c <HAL_RCC_OscConfig+0x780>)
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	4a2d      	ldr	r2, [pc, #180]	@ (800353c <HAL_RCC_OscConfig+0x780>)
 8003486:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800348a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800348c:	4b2b      	ldr	r3, [pc, #172]	@ (800353c <HAL_RCC_OscConfig+0x780>)
 800348e:	68db      	ldr	r3, [r3, #12]
 8003490:	4a2a      	ldr	r2, [pc, #168]	@ (800353c <HAL_RCC_OscConfig+0x780>)
 8003492:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003496:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003498:	f7fe f8d4 	bl	8001644 <HAL_GetTick>
 800349c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800349e:	e008      	b.n	80034b2 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80034a0:	f7fe f8d0 	bl	8001644 <HAL_GetTick>
 80034a4:	4602      	mov	r2, r0
 80034a6:	693b      	ldr	r3, [r7, #16]
 80034a8:	1ad3      	subs	r3, r2, r3
 80034aa:	2b02      	cmp	r3, #2
 80034ac:	d901      	bls.n	80034b2 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80034ae:	2303      	movs	r3, #3
 80034b0:	e058      	b.n	8003564 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80034b2:	4b22      	ldr	r3, [pc, #136]	@ (800353c <HAL_RCC_OscConfig+0x780>)
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d0f0      	beq.n	80034a0 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80034be:	e050      	b.n	8003562 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80034c0:	2301      	movs	r3, #1
 80034c2:	e04f      	b.n	8003564 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80034c4:	4b1d      	ldr	r3, [pc, #116]	@ (800353c <HAL_RCC_OscConfig+0x780>)
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d148      	bne.n	8003562 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80034d0:	4b1a      	ldr	r3, [pc, #104]	@ (800353c <HAL_RCC_OscConfig+0x780>)
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	4a19      	ldr	r2, [pc, #100]	@ (800353c <HAL_RCC_OscConfig+0x780>)
 80034d6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80034da:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80034dc:	4b17      	ldr	r3, [pc, #92]	@ (800353c <HAL_RCC_OscConfig+0x780>)
 80034de:	68db      	ldr	r3, [r3, #12]
 80034e0:	4a16      	ldr	r2, [pc, #88]	@ (800353c <HAL_RCC_OscConfig+0x780>)
 80034e2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80034e6:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80034e8:	f7fe f8ac 	bl	8001644 <HAL_GetTick>
 80034ec:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80034ee:	e008      	b.n	8003502 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80034f0:	f7fe f8a8 	bl	8001644 <HAL_GetTick>
 80034f4:	4602      	mov	r2, r0
 80034f6:	693b      	ldr	r3, [r7, #16]
 80034f8:	1ad3      	subs	r3, r2, r3
 80034fa:	2b02      	cmp	r3, #2
 80034fc:	d901      	bls.n	8003502 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80034fe:	2303      	movs	r3, #3
 8003500:	e030      	b.n	8003564 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003502:	4b0e      	ldr	r3, [pc, #56]	@ (800353c <HAL_RCC_OscConfig+0x780>)
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800350a:	2b00      	cmp	r3, #0
 800350c:	d0f0      	beq.n	80034f0 <HAL_RCC_OscConfig+0x734>
 800350e:	e028      	b.n	8003562 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003510:	69bb      	ldr	r3, [r7, #24]
 8003512:	2b0c      	cmp	r3, #12
 8003514:	d023      	beq.n	800355e <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003516:	4b09      	ldr	r3, [pc, #36]	@ (800353c <HAL_RCC_OscConfig+0x780>)
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	4a08      	ldr	r2, [pc, #32]	@ (800353c <HAL_RCC_OscConfig+0x780>)
 800351c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003520:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003522:	f7fe f88f 	bl	8001644 <HAL_GetTick>
 8003526:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003528:	e00c      	b.n	8003544 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800352a:	f7fe f88b 	bl	8001644 <HAL_GetTick>
 800352e:	4602      	mov	r2, r0
 8003530:	693b      	ldr	r3, [r7, #16]
 8003532:	1ad3      	subs	r3, r2, r3
 8003534:	2b02      	cmp	r3, #2
 8003536:	d905      	bls.n	8003544 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8003538:	2303      	movs	r3, #3
 800353a:	e013      	b.n	8003564 <HAL_RCC_OscConfig+0x7a8>
 800353c:	40021000 	.word	0x40021000
 8003540:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003544:	4b09      	ldr	r3, [pc, #36]	@ (800356c <HAL_RCC_OscConfig+0x7b0>)
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800354c:	2b00      	cmp	r3, #0
 800354e:	d1ec      	bne.n	800352a <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003550:	4b06      	ldr	r3, [pc, #24]	@ (800356c <HAL_RCC_OscConfig+0x7b0>)
 8003552:	68da      	ldr	r2, [r3, #12]
 8003554:	4905      	ldr	r1, [pc, #20]	@ (800356c <HAL_RCC_OscConfig+0x7b0>)
 8003556:	4b06      	ldr	r3, [pc, #24]	@ (8003570 <HAL_RCC_OscConfig+0x7b4>)
 8003558:	4013      	ands	r3, r2
 800355a:	60cb      	str	r3, [r1, #12]
 800355c:	e001      	b.n	8003562 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800355e:	2301      	movs	r3, #1
 8003560:	e000      	b.n	8003564 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8003562:	2300      	movs	r3, #0
}
 8003564:	4618      	mov	r0, r3
 8003566:	3720      	adds	r7, #32
 8003568:	46bd      	mov	sp, r7
 800356a:	bd80      	pop	{r7, pc}
 800356c:	40021000 	.word	0x40021000
 8003570:	feeefffc 	.word	0xfeeefffc

08003574 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003574:	b580      	push	{r7, lr}
 8003576:	b084      	sub	sp, #16
 8003578:	af00      	add	r7, sp, #0
 800357a:	6078      	str	r0, [r7, #4]
 800357c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	2b00      	cmp	r3, #0
 8003582:	d101      	bne.n	8003588 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003584:	2301      	movs	r3, #1
 8003586:	e0e7      	b.n	8003758 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003588:	4b75      	ldr	r3, [pc, #468]	@ (8003760 <HAL_RCC_ClockConfig+0x1ec>)
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	f003 0307 	and.w	r3, r3, #7
 8003590:	683a      	ldr	r2, [r7, #0]
 8003592:	429a      	cmp	r2, r3
 8003594:	d910      	bls.n	80035b8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003596:	4b72      	ldr	r3, [pc, #456]	@ (8003760 <HAL_RCC_ClockConfig+0x1ec>)
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	f023 0207 	bic.w	r2, r3, #7
 800359e:	4970      	ldr	r1, [pc, #448]	@ (8003760 <HAL_RCC_ClockConfig+0x1ec>)
 80035a0:	683b      	ldr	r3, [r7, #0]
 80035a2:	4313      	orrs	r3, r2
 80035a4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80035a6:	4b6e      	ldr	r3, [pc, #440]	@ (8003760 <HAL_RCC_ClockConfig+0x1ec>)
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	f003 0307 	and.w	r3, r3, #7
 80035ae:	683a      	ldr	r2, [r7, #0]
 80035b0:	429a      	cmp	r2, r3
 80035b2:	d001      	beq.n	80035b8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80035b4:	2301      	movs	r3, #1
 80035b6:	e0cf      	b.n	8003758 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	f003 0302 	and.w	r3, r3, #2
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d010      	beq.n	80035e6 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	689a      	ldr	r2, [r3, #8]
 80035c8:	4b66      	ldr	r3, [pc, #408]	@ (8003764 <HAL_RCC_ClockConfig+0x1f0>)
 80035ca:	689b      	ldr	r3, [r3, #8]
 80035cc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80035d0:	429a      	cmp	r2, r3
 80035d2:	d908      	bls.n	80035e6 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80035d4:	4b63      	ldr	r3, [pc, #396]	@ (8003764 <HAL_RCC_ClockConfig+0x1f0>)
 80035d6:	689b      	ldr	r3, [r3, #8]
 80035d8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	689b      	ldr	r3, [r3, #8]
 80035e0:	4960      	ldr	r1, [pc, #384]	@ (8003764 <HAL_RCC_ClockConfig+0x1f0>)
 80035e2:	4313      	orrs	r3, r2
 80035e4:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	f003 0301 	and.w	r3, r3, #1
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d04c      	beq.n	800368c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	685b      	ldr	r3, [r3, #4]
 80035f6:	2b03      	cmp	r3, #3
 80035f8:	d107      	bne.n	800360a <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80035fa:	4b5a      	ldr	r3, [pc, #360]	@ (8003764 <HAL_RCC_ClockConfig+0x1f0>)
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003602:	2b00      	cmp	r3, #0
 8003604:	d121      	bne.n	800364a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8003606:	2301      	movs	r3, #1
 8003608:	e0a6      	b.n	8003758 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	685b      	ldr	r3, [r3, #4]
 800360e:	2b02      	cmp	r3, #2
 8003610:	d107      	bne.n	8003622 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003612:	4b54      	ldr	r3, [pc, #336]	@ (8003764 <HAL_RCC_ClockConfig+0x1f0>)
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800361a:	2b00      	cmp	r3, #0
 800361c:	d115      	bne.n	800364a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800361e:	2301      	movs	r3, #1
 8003620:	e09a      	b.n	8003758 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	685b      	ldr	r3, [r3, #4]
 8003626:	2b00      	cmp	r3, #0
 8003628:	d107      	bne.n	800363a <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800362a:	4b4e      	ldr	r3, [pc, #312]	@ (8003764 <HAL_RCC_ClockConfig+0x1f0>)
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	f003 0302 	and.w	r3, r3, #2
 8003632:	2b00      	cmp	r3, #0
 8003634:	d109      	bne.n	800364a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003636:	2301      	movs	r3, #1
 8003638:	e08e      	b.n	8003758 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800363a:	4b4a      	ldr	r3, [pc, #296]	@ (8003764 <HAL_RCC_ClockConfig+0x1f0>)
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003642:	2b00      	cmp	r3, #0
 8003644:	d101      	bne.n	800364a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003646:	2301      	movs	r3, #1
 8003648:	e086      	b.n	8003758 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800364a:	4b46      	ldr	r3, [pc, #280]	@ (8003764 <HAL_RCC_ClockConfig+0x1f0>)
 800364c:	689b      	ldr	r3, [r3, #8]
 800364e:	f023 0203 	bic.w	r2, r3, #3
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	685b      	ldr	r3, [r3, #4]
 8003656:	4943      	ldr	r1, [pc, #268]	@ (8003764 <HAL_RCC_ClockConfig+0x1f0>)
 8003658:	4313      	orrs	r3, r2
 800365a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800365c:	f7fd fff2 	bl	8001644 <HAL_GetTick>
 8003660:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003662:	e00a      	b.n	800367a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003664:	f7fd ffee 	bl	8001644 <HAL_GetTick>
 8003668:	4602      	mov	r2, r0
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	1ad3      	subs	r3, r2, r3
 800366e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003672:	4293      	cmp	r3, r2
 8003674:	d901      	bls.n	800367a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8003676:	2303      	movs	r3, #3
 8003678:	e06e      	b.n	8003758 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800367a:	4b3a      	ldr	r3, [pc, #232]	@ (8003764 <HAL_RCC_ClockConfig+0x1f0>)
 800367c:	689b      	ldr	r3, [r3, #8]
 800367e:	f003 020c 	and.w	r2, r3, #12
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	685b      	ldr	r3, [r3, #4]
 8003686:	009b      	lsls	r3, r3, #2
 8003688:	429a      	cmp	r2, r3
 800368a:	d1eb      	bne.n	8003664 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	f003 0302 	and.w	r3, r3, #2
 8003694:	2b00      	cmp	r3, #0
 8003696:	d010      	beq.n	80036ba <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	689a      	ldr	r2, [r3, #8]
 800369c:	4b31      	ldr	r3, [pc, #196]	@ (8003764 <HAL_RCC_ClockConfig+0x1f0>)
 800369e:	689b      	ldr	r3, [r3, #8]
 80036a0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80036a4:	429a      	cmp	r2, r3
 80036a6:	d208      	bcs.n	80036ba <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80036a8:	4b2e      	ldr	r3, [pc, #184]	@ (8003764 <HAL_RCC_ClockConfig+0x1f0>)
 80036aa:	689b      	ldr	r3, [r3, #8]
 80036ac:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	689b      	ldr	r3, [r3, #8]
 80036b4:	492b      	ldr	r1, [pc, #172]	@ (8003764 <HAL_RCC_ClockConfig+0x1f0>)
 80036b6:	4313      	orrs	r3, r2
 80036b8:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80036ba:	4b29      	ldr	r3, [pc, #164]	@ (8003760 <HAL_RCC_ClockConfig+0x1ec>)
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	f003 0307 	and.w	r3, r3, #7
 80036c2:	683a      	ldr	r2, [r7, #0]
 80036c4:	429a      	cmp	r2, r3
 80036c6:	d210      	bcs.n	80036ea <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80036c8:	4b25      	ldr	r3, [pc, #148]	@ (8003760 <HAL_RCC_ClockConfig+0x1ec>)
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	f023 0207 	bic.w	r2, r3, #7
 80036d0:	4923      	ldr	r1, [pc, #140]	@ (8003760 <HAL_RCC_ClockConfig+0x1ec>)
 80036d2:	683b      	ldr	r3, [r7, #0]
 80036d4:	4313      	orrs	r3, r2
 80036d6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80036d8:	4b21      	ldr	r3, [pc, #132]	@ (8003760 <HAL_RCC_ClockConfig+0x1ec>)
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	f003 0307 	and.w	r3, r3, #7
 80036e0:	683a      	ldr	r2, [r7, #0]
 80036e2:	429a      	cmp	r2, r3
 80036e4:	d001      	beq.n	80036ea <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80036e6:	2301      	movs	r3, #1
 80036e8:	e036      	b.n	8003758 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	f003 0304 	and.w	r3, r3, #4
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d008      	beq.n	8003708 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80036f6:	4b1b      	ldr	r3, [pc, #108]	@ (8003764 <HAL_RCC_ClockConfig+0x1f0>)
 80036f8:	689b      	ldr	r3, [r3, #8]
 80036fa:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	68db      	ldr	r3, [r3, #12]
 8003702:	4918      	ldr	r1, [pc, #96]	@ (8003764 <HAL_RCC_ClockConfig+0x1f0>)
 8003704:	4313      	orrs	r3, r2
 8003706:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	f003 0308 	and.w	r3, r3, #8
 8003710:	2b00      	cmp	r3, #0
 8003712:	d009      	beq.n	8003728 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003714:	4b13      	ldr	r3, [pc, #76]	@ (8003764 <HAL_RCC_ClockConfig+0x1f0>)
 8003716:	689b      	ldr	r3, [r3, #8]
 8003718:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	691b      	ldr	r3, [r3, #16]
 8003720:	00db      	lsls	r3, r3, #3
 8003722:	4910      	ldr	r1, [pc, #64]	@ (8003764 <HAL_RCC_ClockConfig+0x1f0>)
 8003724:	4313      	orrs	r3, r2
 8003726:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003728:	f000 f824 	bl	8003774 <HAL_RCC_GetSysClockFreq>
 800372c:	4602      	mov	r2, r0
 800372e:	4b0d      	ldr	r3, [pc, #52]	@ (8003764 <HAL_RCC_ClockConfig+0x1f0>)
 8003730:	689b      	ldr	r3, [r3, #8]
 8003732:	091b      	lsrs	r3, r3, #4
 8003734:	f003 030f 	and.w	r3, r3, #15
 8003738:	490b      	ldr	r1, [pc, #44]	@ (8003768 <HAL_RCC_ClockConfig+0x1f4>)
 800373a:	5ccb      	ldrb	r3, [r1, r3]
 800373c:	f003 031f 	and.w	r3, r3, #31
 8003740:	fa22 f303 	lsr.w	r3, r2, r3
 8003744:	4a09      	ldr	r2, [pc, #36]	@ (800376c <HAL_RCC_ClockConfig+0x1f8>)
 8003746:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003748:	4b09      	ldr	r3, [pc, #36]	@ (8003770 <HAL_RCC_ClockConfig+0x1fc>)
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	4618      	mov	r0, r3
 800374e:	f7fd ff29 	bl	80015a4 <HAL_InitTick>
 8003752:	4603      	mov	r3, r0
 8003754:	72fb      	strb	r3, [r7, #11]

  return status;
 8003756:	7afb      	ldrb	r3, [r7, #11]
}
 8003758:	4618      	mov	r0, r3
 800375a:	3710      	adds	r7, #16
 800375c:	46bd      	mov	sp, r7
 800375e:	bd80      	pop	{r7, pc}
 8003760:	40022000 	.word	0x40022000
 8003764:	40021000 	.word	0x40021000
 8003768:	080077b0 	.word	0x080077b0
 800376c:	20000000 	.word	0x20000000
 8003770:	20000004 	.word	0x20000004

08003774 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003774:	b480      	push	{r7}
 8003776:	b089      	sub	sp, #36	@ 0x24
 8003778:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800377a:	2300      	movs	r3, #0
 800377c:	61fb      	str	r3, [r7, #28]
 800377e:	2300      	movs	r3, #0
 8003780:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003782:	4b3e      	ldr	r3, [pc, #248]	@ (800387c <HAL_RCC_GetSysClockFreq+0x108>)
 8003784:	689b      	ldr	r3, [r3, #8]
 8003786:	f003 030c 	and.w	r3, r3, #12
 800378a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800378c:	4b3b      	ldr	r3, [pc, #236]	@ (800387c <HAL_RCC_GetSysClockFreq+0x108>)
 800378e:	68db      	ldr	r3, [r3, #12]
 8003790:	f003 0303 	and.w	r3, r3, #3
 8003794:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003796:	693b      	ldr	r3, [r7, #16]
 8003798:	2b00      	cmp	r3, #0
 800379a:	d005      	beq.n	80037a8 <HAL_RCC_GetSysClockFreq+0x34>
 800379c:	693b      	ldr	r3, [r7, #16]
 800379e:	2b0c      	cmp	r3, #12
 80037a0:	d121      	bne.n	80037e6 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	2b01      	cmp	r3, #1
 80037a6:	d11e      	bne.n	80037e6 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80037a8:	4b34      	ldr	r3, [pc, #208]	@ (800387c <HAL_RCC_GetSysClockFreq+0x108>)
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	f003 0308 	and.w	r3, r3, #8
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d107      	bne.n	80037c4 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80037b4:	4b31      	ldr	r3, [pc, #196]	@ (800387c <HAL_RCC_GetSysClockFreq+0x108>)
 80037b6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80037ba:	0a1b      	lsrs	r3, r3, #8
 80037bc:	f003 030f 	and.w	r3, r3, #15
 80037c0:	61fb      	str	r3, [r7, #28]
 80037c2:	e005      	b.n	80037d0 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80037c4:	4b2d      	ldr	r3, [pc, #180]	@ (800387c <HAL_RCC_GetSysClockFreq+0x108>)
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	091b      	lsrs	r3, r3, #4
 80037ca:	f003 030f 	and.w	r3, r3, #15
 80037ce:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80037d0:	4a2b      	ldr	r2, [pc, #172]	@ (8003880 <HAL_RCC_GetSysClockFreq+0x10c>)
 80037d2:	69fb      	ldr	r3, [r7, #28]
 80037d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80037d8:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80037da:	693b      	ldr	r3, [r7, #16]
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d10d      	bne.n	80037fc <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80037e0:	69fb      	ldr	r3, [r7, #28]
 80037e2:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80037e4:	e00a      	b.n	80037fc <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80037e6:	693b      	ldr	r3, [r7, #16]
 80037e8:	2b04      	cmp	r3, #4
 80037ea:	d102      	bne.n	80037f2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80037ec:	4b25      	ldr	r3, [pc, #148]	@ (8003884 <HAL_RCC_GetSysClockFreq+0x110>)
 80037ee:	61bb      	str	r3, [r7, #24]
 80037f0:	e004      	b.n	80037fc <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80037f2:	693b      	ldr	r3, [r7, #16]
 80037f4:	2b08      	cmp	r3, #8
 80037f6:	d101      	bne.n	80037fc <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80037f8:	4b23      	ldr	r3, [pc, #140]	@ (8003888 <HAL_RCC_GetSysClockFreq+0x114>)
 80037fa:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80037fc:	693b      	ldr	r3, [r7, #16]
 80037fe:	2b0c      	cmp	r3, #12
 8003800:	d134      	bne.n	800386c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003802:	4b1e      	ldr	r3, [pc, #120]	@ (800387c <HAL_RCC_GetSysClockFreq+0x108>)
 8003804:	68db      	ldr	r3, [r3, #12]
 8003806:	f003 0303 	and.w	r3, r3, #3
 800380a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800380c:	68bb      	ldr	r3, [r7, #8]
 800380e:	2b02      	cmp	r3, #2
 8003810:	d003      	beq.n	800381a <HAL_RCC_GetSysClockFreq+0xa6>
 8003812:	68bb      	ldr	r3, [r7, #8]
 8003814:	2b03      	cmp	r3, #3
 8003816:	d003      	beq.n	8003820 <HAL_RCC_GetSysClockFreq+0xac>
 8003818:	e005      	b.n	8003826 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800381a:	4b1a      	ldr	r3, [pc, #104]	@ (8003884 <HAL_RCC_GetSysClockFreq+0x110>)
 800381c:	617b      	str	r3, [r7, #20]
      break;
 800381e:	e005      	b.n	800382c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003820:	4b19      	ldr	r3, [pc, #100]	@ (8003888 <HAL_RCC_GetSysClockFreq+0x114>)
 8003822:	617b      	str	r3, [r7, #20]
      break;
 8003824:	e002      	b.n	800382c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003826:	69fb      	ldr	r3, [r7, #28]
 8003828:	617b      	str	r3, [r7, #20]
      break;
 800382a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800382c:	4b13      	ldr	r3, [pc, #76]	@ (800387c <HAL_RCC_GetSysClockFreq+0x108>)
 800382e:	68db      	ldr	r3, [r3, #12]
 8003830:	091b      	lsrs	r3, r3, #4
 8003832:	f003 0307 	and.w	r3, r3, #7
 8003836:	3301      	adds	r3, #1
 8003838:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800383a:	4b10      	ldr	r3, [pc, #64]	@ (800387c <HAL_RCC_GetSysClockFreq+0x108>)
 800383c:	68db      	ldr	r3, [r3, #12]
 800383e:	0a1b      	lsrs	r3, r3, #8
 8003840:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003844:	697a      	ldr	r2, [r7, #20]
 8003846:	fb03 f202 	mul.w	r2, r3, r2
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003850:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003852:	4b0a      	ldr	r3, [pc, #40]	@ (800387c <HAL_RCC_GetSysClockFreq+0x108>)
 8003854:	68db      	ldr	r3, [r3, #12]
 8003856:	0e5b      	lsrs	r3, r3, #25
 8003858:	f003 0303 	and.w	r3, r3, #3
 800385c:	3301      	adds	r3, #1
 800385e:	005b      	lsls	r3, r3, #1
 8003860:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003862:	697a      	ldr	r2, [r7, #20]
 8003864:	683b      	ldr	r3, [r7, #0]
 8003866:	fbb2 f3f3 	udiv	r3, r2, r3
 800386a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800386c:	69bb      	ldr	r3, [r7, #24]
}
 800386e:	4618      	mov	r0, r3
 8003870:	3724      	adds	r7, #36	@ 0x24
 8003872:	46bd      	mov	sp, r7
 8003874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003878:	4770      	bx	lr
 800387a:	bf00      	nop
 800387c:	40021000 	.word	0x40021000
 8003880:	080077c8 	.word	0x080077c8
 8003884:	00f42400 	.word	0x00f42400
 8003888:	007a1200 	.word	0x007a1200

0800388c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800388c:	b480      	push	{r7}
 800388e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003890:	4b03      	ldr	r3, [pc, #12]	@ (80038a0 <HAL_RCC_GetHCLKFreq+0x14>)
 8003892:	681b      	ldr	r3, [r3, #0]
}
 8003894:	4618      	mov	r0, r3
 8003896:	46bd      	mov	sp, r7
 8003898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800389c:	4770      	bx	lr
 800389e:	bf00      	nop
 80038a0:	20000000 	.word	0x20000000

080038a4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80038a4:	b580      	push	{r7, lr}
 80038a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80038a8:	f7ff fff0 	bl	800388c <HAL_RCC_GetHCLKFreq>
 80038ac:	4602      	mov	r2, r0
 80038ae:	4b06      	ldr	r3, [pc, #24]	@ (80038c8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80038b0:	689b      	ldr	r3, [r3, #8]
 80038b2:	0a1b      	lsrs	r3, r3, #8
 80038b4:	f003 0307 	and.w	r3, r3, #7
 80038b8:	4904      	ldr	r1, [pc, #16]	@ (80038cc <HAL_RCC_GetPCLK1Freq+0x28>)
 80038ba:	5ccb      	ldrb	r3, [r1, r3]
 80038bc:	f003 031f 	and.w	r3, r3, #31
 80038c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80038c4:	4618      	mov	r0, r3
 80038c6:	bd80      	pop	{r7, pc}
 80038c8:	40021000 	.word	0x40021000
 80038cc:	080077c0 	.word	0x080077c0

080038d0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80038d0:	b580      	push	{r7, lr}
 80038d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80038d4:	f7ff ffda 	bl	800388c <HAL_RCC_GetHCLKFreq>
 80038d8:	4602      	mov	r2, r0
 80038da:	4b06      	ldr	r3, [pc, #24]	@ (80038f4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80038dc:	689b      	ldr	r3, [r3, #8]
 80038de:	0adb      	lsrs	r3, r3, #11
 80038e0:	f003 0307 	and.w	r3, r3, #7
 80038e4:	4904      	ldr	r1, [pc, #16]	@ (80038f8 <HAL_RCC_GetPCLK2Freq+0x28>)
 80038e6:	5ccb      	ldrb	r3, [r1, r3]
 80038e8:	f003 031f 	and.w	r3, r3, #31
 80038ec:	fa22 f303 	lsr.w	r3, r2, r3
}
 80038f0:	4618      	mov	r0, r3
 80038f2:	bd80      	pop	{r7, pc}
 80038f4:	40021000 	.word	0x40021000
 80038f8:	080077c0 	.word	0x080077c0

080038fc <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80038fc:	b580      	push	{r7, lr}
 80038fe:	b086      	sub	sp, #24
 8003900:	af00      	add	r7, sp, #0
 8003902:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003904:	2300      	movs	r3, #0
 8003906:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003908:	4b2a      	ldr	r3, [pc, #168]	@ (80039b4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800390a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800390c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003910:	2b00      	cmp	r3, #0
 8003912:	d003      	beq.n	800391c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003914:	f7ff f9ee 	bl	8002cf4 <HAL_PWREx_GetVoltageRange>
 8003918:	6178      	str	r0, [r7, #20]
 800391a:	e014      	b.n	8003946 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800391c:	4b25      	ldr	r3, [pc, #148]	@ (80039b4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800391e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003920:	4a24      	ldr	r2, [pc, #144]	@ (80039b4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003922:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003926:	6593      	str	r3, [r2, #88]	@ 0x58
 8003928:	4b22      	ldr	r3, [pc, #136]	@ (80039b4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800392a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800392c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003930:	60fb      	str	r3, [r7, #12]
 8003932:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003934:	f7ff f9de 	bl	8002cf4 <HAL_PWREx_GetVoltageRange>
 8003938:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800393a:	4b1e      	ldr	r3, [pc, #120]	@ (80039b4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800393c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800393e:	4a1d      	ldr	r2, [pc, #116]	@ (80039b4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003940:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003944:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003946:	697b      	ldr	r3, [r7, #20]
 8003948:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800394c:	d10b      	bne.n	8003966 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	2b80      	cmp	r3, #128	@ 0x80
 8003952:	d919      	bls.n	8003988 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	2ba0      	cmp	r3, #160	@ 0xa0
 8003958:	d902      	bls.n	8003960 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800395a:	2302      	movs	r3, #2
 800395c:	613b      	str	r3, [r7, #16]
 800395e:	e013      	b.n	8003988 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003960:	2301      	movs	r3, #1
 8003962:	613b      	str	r3, [r7, #16]
 8003964:	e010      	b.n	8003988 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	2b80      	cmp	r3, #128	@ 0x80
 800396a:	d902      	bls.n	8003972 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800396c:	2303      	movs	r3, #3
 800396e:	613b      	str	r3, [r7, #16]
 8003970:	e00a      	b.n	8003988 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	2b80      	cmp	r3, #128	@ 0x80
 8003976:	d102      	bne.n	800397e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003978:	2302      	movs	r3, #2
 800397a:	613b      	str	r3, [r7, #16]
 800397c:	e004      	b.n	8003988 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	2b70      	cmp	r3, #112	@ 0x70
 8003982:	d101      	bne.n	8003988 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003984:	2301      	movs	r3, #1
 8003986:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003988:	4b0b      	ldr	r3, [pc, #44]	@ (80039b8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	f023 0207 	bic.w	r2, r3, #7
 8003990:	4909      	ldr	r1, [pc, #36]	@ (80039b8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003992:	693b      	ldr	r3, [r7, #16]
 8003994:	4313      	orrs	r3, r2
 8003996:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003998:	4b07      	ldr	r3, [pc, #28]	@ (80039b8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	f003 0307 	and.w	r3, r3, #7
 80039a0:	693a      	ldr	r2, [r7, #16]
 80039a2:	429a      	cmp	r2, r3
 80039a4:	d001      	beq.n	80039aa <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80039a6:	2301      	movs	r3, #1
 80039a8:	e000      	b.n	80039ac <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80039aa:	2300      	movs	r3, #0
}
 80039ac:	4618      	mov	r0, r3
 80039ae:	3718      	adds	r7, #24
 80039b0:	46bd      	mov	sp, r7
 80039b2:	bd80      	pop	{r7, pc}
 80039b4:	40021000 	.word	0x40021000
 80039b8:	40022000 	.word	0x40022000

080039bc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80039bc:	b580      	push	{r7, lr}
 80039be:	b086      	sub	sp, #24
 80039c0:	af00      	add	r7, sp, #0
 80039c2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80039c4:	2300      	movs	r3, #0
 80039c6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80039c8:	2300      	movs	r3, #0
 80039ca:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d041      	beq.n	8003a5c <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80039dc:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80039e0:	d02a      	beq.n	8003a38 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80039e2:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80039e6:	d824      	bhi.n	8003a32 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80039e8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80039ec:	d008      	beq.n	8003a00 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80039ee:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80039f2:	d81e      	bhi.n	8003a32 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d00a      	beq.n	8003a0e <HAL_RCCEx_PeriphCLKConfig+0x52>
 80039f8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80039fc:	d010      	beq.n	8003a20 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80039fe:	e018      	b.n	8003a32 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003a00:	4b86      	ldr	r3, [pc, #536]	@ (8003c1c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003a02:	68db      	ldr	r3, [r3, #12]
 8003a04:	4a85      	ldr	r2, [pc, #532]	@ (8003c1c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003a06:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003a0a:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003a0c:	e015      	b.n	8003a3a <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	3304      	adds	r3, #4
 8003a12:	2100      	movs	r1, #0
 8003a14:	4618      	mov	r0, r3
 8003a16:	f000 fabb 	bl	8003f90 <RCCEx_PLLSAI1_Config>
 8003a1a:	4603      	mov	r3, r0
 8003a1c:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003a1e:	e00c      	b.n	8003a3a <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	3320      	adds	r3, #32
 8003a24:	2100      	movs	r1, #0
 8003a26:	4618      	mov	r0, r3
 8003a28:	f000 fba6 	bl	8004178 <RCCEx_PLLSAI2_Config>
 8003a2c:	4603      	mov	r3, r0
 8003a2e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003a30:	e003      	b.n	8003a3a <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003a32:	2301      	movs	r3, #1
 8003a34:	74fb      	strb	r3, [r7, #19]
      break;
 8003a36:	e000      	b.n	8003a3a <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8003a38:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003a3a:	7cfb      	ldrb	r3, [r7, #19]
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d10b      	bne.n	8003a58 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003a40:	4b76      	ldr	r3, [pc, #472]	@ (8003c1c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003a42:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a46:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003a4e:	4973      	ldr	r1, [pc, #460]	@ (8003c1c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003a50:	4313      	orrs	r3, r2
 8003a52:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8003a56:	e001      	b.n	8003a5c <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a58:	7cfb      	ldrb	r3, [r7, #19]
 8003a5a:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d041      	beq.n	8003aec <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003a6c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003a70:	d02a      	beq.n	8003ac8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8003a72:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003a76:	d824      	bhi.n	8003ac2 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003a78:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003a7c:	d008      	beq.n	8003a90 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003a7e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003a82:	d81e      	bhi.n	8003ac2 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d00a      	beq.n	8003a9e <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8003a88:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003a8c:	d010      	beq.n	8003ab0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003a8e:	e018      	b.n	8003ac2 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003a90:	4b62      	ldr	r3, [pc, #392]	@ (8003c1c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003a92:	68db      	ldr	r3, [r3, #12]
 8003a94:	4a61      	ldr	r2, [pc, #388]	@ (8003c1c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003a96:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003a9a:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003a9c:	e015      	b.n	8003aca <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	3304      	adds	r3, #4
 8003aa2:	2100      	movs	r1, #0
 8003aa4:	4618      	mov	r0, r3
 8003aa6:	f000 fa73 	bl	8003f90 <RCCEx_PLLSAI1_Config>
 8003aaa:	4603      	mov	r3, r0
 8003aac:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003aae:	e00c      	b.n	8003aca <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	3320      	adds	r3, #32
 8003ab4:	2100      	movs	r1, #0
 8003ab6:	4618      	mov	r0, r3
 8003ab8:	f000 fb5e 	bl	8004178 <RCCEx_PLLSAI2_Config>
 8003abc:	4603      	mov	r3, r0
 8003abe:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003ac0:	e003      	b.n	8003aca <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003ac2:	2301      	movs	r3, #1
 8003ac4:	74fb      	strb	r3, [r7, #19]
      break;
 8003ac6:	e000      	b.n	8003aca <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8003ac8:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003aca:	7cfb      	ldrb	r3, [r7, #19]
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d10b      	bne.n	8003ae8 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003ad0:	4b52      	ldr	r3, [pc, #328]	@ (8003c1c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003ad2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ad6:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003ade:	494f      	ldr	r1, [pc, #316]	@ (8003c1c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003ae0:	4313      	orrs	r3, r2
 8003ae2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8003ae6:	e001      	b.n	8003aec <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ae8:	7cfb      	ldrb	r3, [r7, #19]
 8003aea:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	f000 80a0 	beq.w	8003c3a <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003afa:	2300      	movs	r3, #0
 8003afc:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003afe:	4b47      	ldr	r3, [pc, #284]	@ (8003c1c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003b00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b02:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d101      	bne.n	8003b0e <HAL_RCCEx_PeriphCLKConfig+0x152>
 8003b0a:	2301      	movs	r3, #1
 8003b0c:	e000      	b.n	8003b10 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8003b0e:	2300      	movs	r3, #0
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d00d      	beq.n	8003b30 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003b14:	4b41      	ldr	r3, [pc, #260]	@ (8003c1c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003b16:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b18:	4a40      	ldr	r2, [pc, #256]	@ (8003c1c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003b1a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003b1e:	6593      	str	r3, [r2, #88]	@ 0x58
 8003b20:	4b3e      	ldr	r3, [pc, #248]	@ (8003c1c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003b22:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b24:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003b28:	60bb      	str	r3, [r7, #8]
 8003b2a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003b2c:	2301      	movs	r3, #1
 8003b2e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003b30:	4b3b      	ldr	r3, [pc, #236]	@ (8003c20 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	4a3a      	ldr	r2, [pc, #232]	@ (8003c20 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003b36:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003b3a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003b3c:	f7fd fd82 	bl	8001644 <HAL_GetTick>
 8003b40:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003b42:	e009      	b.n	8003b58 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b44:	f7fd fd7e 	bl	8001644 <HAL_GetTick>
 8003b48:	4602      	mov	r2, r0
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	1ad3      	subs	r3, r2, r3
 8003b4e:	2b02      	cmp	r3, #2
 8003b50:	d902      	bls.n	8003b58 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8003b52:	2303      	movs	r3, #3
 8003b54:	74fb      	strb	r3, [r7, #19]
        break;
 8003b56:	e005      	b.n	8003b64 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003b58:	4b31      	ldr	r3, [pc, #196]	@ (8003c20 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d0ef      	beq.n	8003b44 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8003b64:	7cfb      	ldrb	r3, [r7, #19]
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d15c      	bne.n	8003c24 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003b6a:	4b2c      	ldr	r3, [pc, #176]	@ (8003c1c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003b6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b70:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003b74:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003b76:	697b      	ldr	r3, [r7, #20]
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d01f      	beq.n	8003bbc <HAL_RCCEx_PeriphCLKConfig+0x200>
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003b82:	697a      	ldr	r2, [r7, #20]
 8003b84:	429a      	cmp	r2, r3
 8003b86:	d019      	beq.n	8003bbc <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003b88:	4b24      	ldr	r3, [pc, #144]	@ (8003c1c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003b8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b8e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003b92:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003b94:	4b21      	ldr	r3, [pc, #132]	@ (8003c1c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003b96:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b9a:	4a20      	ldr	r2, [pc, #128]	@ (8003c1c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003b9c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003ba0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003ba4:	4b1d      	ldr	r3, [pc, #116]	@ (8003c1c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003ba6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003baa:	4a1c      	ldr	r2, [pc, #112]	@ (8003c1c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003bac:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003bb0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003bb4:	4a19      	ldr	r2, [pc, #100]	@ (8003c1c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003bb6:	697b      	ldr	r3, [r7, #20]
 8003bb8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003bbc:	697b      	ldr	r3, [r7, #20]
 8003bbe:	f003 0301 	and.w	r3, r3, #1
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d016      	beq.n	8003bf4 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bc6:	f7fd fd3d 	bl	8001644 <HAL_GetTick>
 8003bca:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003bcc:	e00b      	b.n	8003be6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003bce:	f7fd fd39 	bl	8001644 <HAL_GetTick>
 8003bd2:	4602      	mov	r2, r0
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	1ad3      	subs	r3, r2, r3
 8003bd8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003bdc:	4293      	cmp	r3, r2
 8003bde:	d902      	bls.n	8003be6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8003be0:	2303      	movs	r3, #3
 8003be2:	74fb      	strb	r3, [r7, #19]
            break;
 8003be4:	e006      	b.n	8003bf4 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003be6:	4b0d      	ldr	r3, [pc, #52]	@ (8003c1c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003be8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003bec:	f003 0302 	and.w	r3, r3, #2
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d0ec      	beq.n	8003bce <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8003bf4:	7cfb      	ldrb	r3, [r7, #19]
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d10c      	bne.n	8003c14 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003bfa:	4b08      	ldr	r3, [pc, #32]	@ (8003c1c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003bfc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c00:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003c0a:	4904      	ldr	r1, [pc, #16]	@ (8003c1c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c0c:	4313      	orrs	r3, r2
 8003c0e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8003c12:	e009      	b.n	8003c28 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003c14:	7cfb      	ldrb	r3, [r7, #19]
 8003c16:	74bb      	strb	r3, [r7, #18]
 8003c18:	e006      	b.n	8003c28 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8003c1a:	bf00      	nop
 8003c1c:	40021000 	.word	0x40021000
 8003c20:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c24:	7cfb      	ldrb	r3, [r7, #19]
 8003c26:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003c28:	7c7b      	ldrb	r3, [r7, #17]
 8003c2a:	2b01      	cmp	r3, #1
 8003c2c:	d105      	bne.n	8003c3a <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003c2e:	4b9e      	ldr	r3, [pc, #632]	@ (8003ea8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c30:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c32:	4a9d      	ldr	r2, [pc, #628]	@ (8003ea8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c34:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003c38:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	f003 0301 	and.w	r3, r3, #1
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d00a      	beq.n	8003c5c <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003c46:	4b98      	ldr	r3, [pc, #608]	@ (8003ea8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c48:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c4c:	f023 0203 	bic.w	r2, r3, #3
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c54:	4994      	ldr	r1, [pc, #592]	@ (8003ea8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c56:	4313      	orrs	r3, r2
 8003c58:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	f003 0302 	and.w	r3, r3, #2
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d00a      	beq.n	8003c7e <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003c68:	4b8f      	ldr	r3, [pc, #572]	@ (8003ea8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c6e:	f023 020c 	bic.w	r2, r3, #12
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c76:	498c      	ldr	r1, [pc, #560]	@ (8003ea8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c78:	4313      	orrs	r3, r2
 8003c7a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	f003 0304 	and.w	r3, r3, #4
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d00a      	beq.n	8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003c8a:	4b87      	ldr	r3, [pc, #540]	@ (8003ea8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c90:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c98:	4983      	ldr	r1, [pc, #524]	@ (8003ea8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c9a:	4313      	orrs	r3, r2
 8003c9c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	f003 0308 	and.w	r3, r3, #8
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d00a      	beq.n	8003cc2 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003cac:	4b7e      	ldr	r3, [pc, #504]	@ (8003ea8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003cae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003cb2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003cba:	497b      	ldr	r1, [pc, #492]	@ (8003ea8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003cbc:	4313      	orrs	r3, r2
 8003cbe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	f003 0310 	and.w	r3, r3, #16
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d00a      	beq.n	8003ce4 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003cce:	4b76      	ldr	r3, [pc, #472]	@ (8003ea8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003cd0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003cd4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003cdc:	4972      	ldr	r1, [pc, #456]	@ (8003ea8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003cde:	4313      	orrs	r3, r2
 8003ce0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	f003 0320 	and.w	r3, r3, #32
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d00a      	beq.n	8003d06 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003cf0:	4b6d      	ldr	r3, [pc, #436]	@ (8003ea8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003cf2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003cf6:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003cfe:	496a      	ldr	r1, [pc, #424]	@ (8003ea8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d00:	4313      	orrs	r3, r2
 8003d02:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d00a      	beq.n	8003d28 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003d12:	4b65      	ldr	r3, [pc, #404]	@ (8003ea8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d14:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d18:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d20:	4961      	ldr	r1, [pc, #388]	@ (8003ea8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d22:	4313      	orrs	r3, r2
 8003d24:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d00a      	beq.n	8003d4a <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003d34:	4b5c      	ldr	r3, [pc, #368]	@ (8003ea8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d36:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d3a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003d42:	4959      	ldr	r1, [pc, #356]	@ (8003ea8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d44:	4313      	orrs	r3, r2
 8003d46:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d00a      	beq.n	8003d6c <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003d56:	4b54      	ldr	r3, [pc, #336]	@ (8003ea8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d58:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d5c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003d64:	4950      	ldr	r1, [pc, #320]	@ (8003ea8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d66:	4313      	orrs	r3, r2
 8003d68:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d00a      	beq.n	8003d8e <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003d78:	4b4b      	ldr	r3, [pc, #300]	@ (8003ea8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d7e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d86:	4948      	ldr	r1, [pc, #288]	@ (8003ea8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d88:	4313      	orrs	r3, r2
 8003d8a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d00a      	beq.n	8003db0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003d9a:	4b43      	ldr	r3, [pc, #268]	@ (8003ea8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003da0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003da8:	493f      	ldr	r1, [pc, #252]	@ (8003ea8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003daa:	4313      	orrs	r3, r2
 8003dac:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d028      	beq.n	8003e0e <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003dbc:	4b3a      	ldr	r3, [pc, #232]	@ (8003ea8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003dbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003dc2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003dca:	4937      	ldr	r1, [pc, #220]	@ (8003ea8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003dcc:	4313      	orrs	r3, r2
 8003dce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003dd6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003dda:	d106      	bne.n	8003dea <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003ddc:	4b32      	ldr	r3, [pc, #200]	@ (8003ea8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003dde:	68db      	ldr	r3, [r3, #12]
 8003de0:	4a31      	ldr	r2, [pc, #196]	@ (8003ea8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003de2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003de6:	60d3      	str	r3, [r2, #12]
 8003de8:	e011      	b.n	8003e0e <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003dee:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003df2:	d10c      	bne.n	8003e0e <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	3304      	adds	r3, #4
 8003df8:	2101      	movs	r1, #1
 8003dfa:	4618      	mov	r0, r3
 8003dfc:	f000 f8c8 	bl	8003f90 <RCCEx_PLLSAI1_Config>
 8003e00:	4603      	mov	r3, r0
 8003e02:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003e04:	7cfb      	ldrb	r3, [r7, #19]
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d001      	beq.n	8003e0e <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8003e0a:	7cfb      	ldrb	r3, [r7, #19]
 8003e0c:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d028      	beq.n	8003e6c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003e1a:	4b23      	ldr	r3, [pc, #140]	@ (8003ea8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e20:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e28:	491f      	ldr	r1, [pc, #124]	@ (8003ea8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e2a:	4313      	orrs	r3, r2
 8003e2c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e34:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003e38:	d106      	bne.n	8003e48 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003e3a:	4b1b      	ldr	r3, [pc, #108]	@ (8003ea8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e3c:	68db      	ldr	r3, [r3, #12]
 8003e3e:	4a1a      	ldr	r2, [pc, #104]	@ (8003ea8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e40:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003e44:	60d3      	str	r3, [r2, #12]
 8003e46:	e011      	b.n	8003e6c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e4c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003e50:	d10c      	bne.n	8003e6c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	3304      	adds	r3, #4
 8003e56:	2101      	movs	r1, #1
 8003e58:	4618      	mov	r0, r3
 8003e5a:	f000 f899 	bl	8003f90 <RCCEx_PLLSAI1_Config>
 8003e5e:	4603      	mov	r3, r0
 8003e60:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003e62:	7cfb      	ldrb	r3, [r7, #19]
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d001      	beq.n	8003e6c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8003e68:	7cfb      	ldrb	r3, [r7, #19]
 8003e6a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d02b      	beq.n	8003ed0 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003e78:	4b0b      	ldr	r3, [pc, #44]	@ (8003ea8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e7e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003e86:	4908      	ldr	r1, [pc, #32]	@ (8003ea8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e88:	4313      	orrs	r3, r2
 8003e8a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003e92:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003e96:	d109      	bne.n	8003eac <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003e98:	4b03      	ldr	r3, [pc, #12]	@ (8003ea8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e9a:	68db      	ldr	r3, [r3, #12]
 8003e9c:	4a02      	ldr	r2, [pc, #8]	@ (8003ea8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e9e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003ea2:	60d3      	str	r3, [r2, #12]
 8003ea4:	e014      	b.n	8003ed0 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8003ea6:	bf00      	nop
 8003ea8:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003eb0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003eb4:	d10c      	bne.n	8003ed0 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	3304      	adds	r3, #4
 8003eba:	2101      	movs	r1, #1
 8003ebc:	4618      	mov	r0, r3
 8003ebe:	f000 f867 	bl	8003f90 <RCCEx_PLLSAI1_Config>
 8003ec2:	4603      	mov	r3, r0
 8003ec4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003ec6:	7cfb      	ldrb	r3, [r7, #19]
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d001      	beq.n	8003ed0 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8003ecc:	7cfb      	ldrb	r3, [r7, #19]
 8003ece:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d02f      	beq.n	8003f3c <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003edc:	4b2b      	ldr	r3, [pc, #172]	@ (8003f8c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003ede:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ee2:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003eea:	4928      	ldr	r1, [pc, #160]	@ (8003f8c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003eec:	4313      	orrs	r3, r2
 8003eee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003ef6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003efa:	d10d      	bne.n	8003f18 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	3304      	adds	r3, #4
 8003f00:	2102      	movs	r1, #2
 8003f02:	4618      	mov	r0, r3
 8003f04:	f000 f844 	bl	8003f90 <RCCEx_PLLSAI1_Config>
 8003f08:	4603      	mov	r3, r0
 8003f0a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003f0c:	7cfb      	ldrb	r3, [r7, #19]
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d014      	beq.n	8003f3c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003f12:	7cfb      	ldrb	r3, [r7, #19]
 8003f14:	74bb      	strb	r3, [r7, #18]
 8003f16:	e011      	b.n	8003f3c <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003f1c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003f20:	d10c      	bne.n	8003f3c <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	3320      	adds	r3, #32
 8003f26:	2102      	movs	r1, #2
 8003f28:	4618      	mov	r0, r3
 8003f2a:	f000 f925 	bl	8004178 <RCCEx_PLLSAI2_Config>
 8003f2e:	4603      	mov	r3, r0
 8003f30:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003f32:	7cfb      	ldrb	r3, [r7, #19]
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d001      	beq.n	8003f3c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003f38:	7cfb      	ldrb	r3, [r7, #19]
 8003f3a:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d00a      	beq.n	8003f5e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003f48:	4b10      	ldr	r3, [pc, #64]	@ (8003f8c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003f4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f4e:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003f56:	490d      	ldr	r1, [pc, #52]	@ (8003f8c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003f58:	4313      	orrs	r3, r2
 8003f5a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d00b      	beq.n	8003f82 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003f6a:	4b08      	ldr	r3, [pc, #32]	@ (8003f8c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003f6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f70:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003f7a:	4904      	ldr	r1, [pc, #16]	@ (8003f8c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003f7c:	4313      	orrs	r3, r2
 8003f7e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003f82:	7cbb      	ldrb	r3, [r7, #18]
}
 8003f84:	4618      	mov	r0, r3
 8003f86:	3718      	adds	r7, #24
 8003f88:	46bd      	mov	sp, r7
 8003f8a:	bd80      	pop	{r7, pc}
 8003f8c:	40021000 	.word	0x40021000

08003f90 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003f90:	b580      	push	{r7, lr}
 8003f92:	b084      	sub	sp, #16
 8003f94:	af00      	add	r7, sp, #0
 8003f96:	6078      	str	r0, [r7, #4]
 8003f98:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003f9a:	2300      	movs	r3, #0
 8003f9c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003f9e:	4b75      	ldr	r3, [pc, #468]	@ (8004174 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003fa0:	68db      	ldr	r3, [r3, #12]
 8003fa2:	f003 0303 	and.w	r3, r3, #3
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d018      	beq.n	8003fdc <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003faa:	4b72      	ldr	r3, [pc, #456]	@ (8004174 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003fac:	68db      	ldr	r3, [r3, #12]
 8003fae:	f003 0203 	and.w	r2, r3, #3
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	429a      	cmp	r2, r3
 8003fb8:	d10d      	bne.n	8003fd6 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
       ||
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d009      	beq.n	8003fd6 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8003fc2:	4b6c      	ldr	r3, [pc, #432]	@ (8004174 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003fc4:	68db      	ldr	r3, [r3, #12]
 8003fc6:	091b      	lsrs	r3, r3, #4
 8003fc8:	f003 0307 	and.w	r3, r3, #7
 8003fcc:	1c5a      	adds	r2, r3, #1
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	685b      	ldr	r3, [r3, #4]
       ||
 8003fd2:	429a      	cmp	r2, r3
 8003fd4:	d047      	beq.n	8004066 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003fd6:	2301      	movs	r3, #1
 8003fd8:	73fb      	strb	r3, [r7, #15]
 8003fda:	e044      	b.n	8004066 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	2b03      	cmp	r3, #3
 8003fe2:	d018      	beq.n	8004016 <RCCEx_PLLSAI1_Config+0x86>
 8003fe4:	2b03      	cmp	r3, #3
 8003fe6:	d825      	bhi.n	8004034 <RCCEx_PLLSAI1_Config+0xa4>
 8003fe8:	2b01      	cmp	r3, #1
 8003fea:	d002      	beq.n	8003ff2 <RCCEx_PLLSAI1_Config+0x62>
 8003fec:	2b02      	cmp	r3, #2
 8003fee:	d009      	beq.n	8004004 <RCCEx_PLLSAI1_Config+0x74>
 8003ff0:	e020      	b.n	8004034 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003ff2:	4b60      	ldr	r3, [pc, #384]	@ (8004174 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	f003 0302 	and.w	r3, r3, #2
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d11d      	bne.n	800403a <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8003ffe:	2301      	movs	r3, #1
 8004000:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004002:	e01a      	b.n	800403a <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004004:	4b5b      	ldr	r3, [pc, #364]	@ (8004174 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800400c:	2b00      	cmp	r3, #0
 800400e:	d116      	bne.n	800403e <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8004010:	2301      	movs	r3, #1
 8004012:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004014:	e013      	b.n	800403e <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004016:	4b57      	ldr	r3, [pc, #348]	@ (8004174 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800401e:	2b00      	cmp	r3, #0
 8004020:	d10f      	bne.n	8004042 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004022:	4b54      	ldr	r3, [pc, #336]	@ (8004174 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800402a:	2b00      	cmp	r3, #0
 800402c:	d109      	bne.n	8004042 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800402e:	2301      	movs	r3, #1
 8004030:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004032:	e006      	b.n	8004042 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004034:	2301      	movs	r3, #1
 8004036:	73fb      	strb	r3, [r7, #15]
      break;
 8004038:	e004      	b.n	8004044 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800403a:	bf00      	nop
 800403c:	e002      	b.n	8004044 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800403e:	bf00      	nop
 8004040:	e000      	b.n	8004044 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004042:	bf00      	nop
    }

    if(status == HAL_OK)
 8004044:	7bfb      	ldrb	r3, [r7, #15]
 8004046:	2b00      	cmp	r3, #0
 8004048:	d10d      	bne.n	8004066 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800404a:	4b4a      	ldr	r3, [pc, #296]	@ (8004174 <RCCEx_PLLSAI1_Config+0x1e4>)
 800404c:	68db      	ldr	r3, [r3, #12]
 800404e:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	6819      	ldr	r1, [r3, #0]
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	685b      	ldr	r3, [r3, #4]
 800405a:	3b01      	subs	r3, #1
 800405c:	011b      	lsls	r3, r3, #4
 800405e:	430b      	orrs	r3, r1
 8004060:	4944      	ldr	r1, [pc, #272]	@ (8004174 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004062:	4313      	orrs	r3, r2
 8004064:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004066:	7bfb      	ldrb	r3, [r7, #15]
 8004068:	2b00      	cmp	r3, #0
 800406a:	d17d      	bne.n	8004168 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800406c:	4b41      	ldr	r3, [pc, #260]	@ (8004174 <RCCEx_PLLSAI1_Config+0x1e4>)
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	4a40      	ldr	r2, [pc, #256]	@ (8004174 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004072:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004076:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004078:	f7fd fae4 	bl	8001644 <HAL_GetTick>
 800407c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800407e:	e009      	b.n	8004094 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004080:	f7fd fae0 	bl	8001644 <HAL_GetTick>
 8004084:	4602      	mov	r2, r0
 8004086:	68bb      	ldr	r3, [r7, #8]
 8004088:	1ad3      	subs	r3, r2, r3
 800408a:	2b02      	cmp	r3, #2
 800408c:	d902      	bls.n	8004094 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800408e:	2303      	movs	r3, #3
 8004090:	73fb      	strb	r3, [r7, #15]
        break;
 8004092:	e005      	b.n	80040a0 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004094:	4b37      	ldr	r3, [pc, #220]	@ (8004174 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800409c:	2b00      	cmp	r3, #0
 800409e:	d1ef      	bne.n	8004080 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80040a0:	7bfb      	ldrb	r3, [r7, #15]
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d160      	bne.n	8004168 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80040a6:	683b      	ldr	r3, [r7, #0]
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d111      	bne.n	80040d0 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80040ac:	4b31      	ldr	r3, [pc, #196]	@ (8004174 <RCCEx_PLLSAI1_Config+0x1e4>)
 80040ae:	691b      	ldr	r3, [r3, #16]
 80040b0:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80040b4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80040b8:	687a      	ldr	r2, [r7, #4]
 80040ba:	6892      	ldr	r2, [r2, #8]
 80040bc:	0211      	lsls	r1, r2, #8
 80040be:	687a      	ldr	r2, [r7, #4]
 80040c0:	68d2      	ldr	r2, [r2, #12]
 80040c2:	0912      	lsrs	r2, r2, #4
 80040c4:	0452      	lsls	r2, r2, #17
 80040c6:	430a      	orrs	r2, r1
 80040c8:	492a      	ldr	r1, [pc, #168]	@ (8004174 <RCCEx_PLLSAI1_Config+0x1e4>)
 80040ca:	4313      	orrs	r3, r2
 80040cc:	610b      	str	r3, [r1, #16]
 80040ce:	e027      	b.n	8004120 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80040d0:	683b      	ldr	r3, [r7, #0]
 80040d2:	2b01      	cmp	r3, #1
 80040d4:	d112      	bne.n	80040fc <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80040d6:	4b27      	ldr	r3, [pc, #156]	@ (8004174 <RCCEx_PLLSAI1_Config+0x1e4>)
 80040d8:	691b      	ldr	r3, [r3, #16]
 80040da:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 80040de:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80040e2:	687a      	ldr	r2, [r7, #4]
 80040e4:	6892      	ldr	r2, [r2, #8]
 80040e6:	0211      	lsls	r1, r2, #8
 80040e8:	687a      	ldr	r2, [r7, #4]
 80040ea:	6912      	ldr	r2, [r2, #16]
 80040ec:	0852      	lsrs	r2, r2, #1
 80040ee:	3a01      	subs	r2, #1
 80040f0:	0552      	lsls	r2, r2, #21
 80040f2:	430a      	orrs	r2, r1
 80040f4:	491f      	ldr	r1, [pc, #124]	@ (8004174 <RCCEx_PLLSAI1_Config+0x1e4>)
 80040f6:	4313      	orrs	r3, r2
 80040f8:	610b      	str	r3, [r1, #16]
 80040fa:	e011      	b.n	8004120 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80040fc:	4b1d      	ldr	r3, [pc, #116]	@ (8004174 <RCCEx_PLLSAI1_Config+0x1e4>)
 80040fe:	691b      	ldr	r3, [r3, #16]
 8004100:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8004104:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004108:	687a      	ldr	r2, [r7, #4]
 800410a:	6892      	ldr	r2, [r2, #8]
 800410c:	0211      	lsls	r1, r2, #8
 800410e:	687a      	ldr	r2, [r7, #4]
 8004110:	6952      	ldr	r2, [r2, #20]
 8004112:	0852      	lsrs	r2, r2, #1
 8004114:	3a01      	subs	r2, #1
 8004116:	0652      	lsls	r2, r2, #25
 8004118:	430a      	orrs	r2, r1
 800411a:	4916      	ldr	r1, [pc, #88]	@ (8004174 <RCCEx_PLLSAI1_Config+0x1e4>)
 800411c:	4313      	orrs	r3, r2
 800411e:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004120:	4b14      	ldr	r3, [pc, #80]	@ (8004174 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	4a13      	ldr	r2, [pc, #76]	@ (8004174 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004126:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800412a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800412c:	f7fd fa8a 	bl	8001644 <HAL_GetTick>
 8004130:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004132:	e009      	b.n	8004148 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004134:	f7fd fa86 	bl	8001644 <HAL_GetTick>
 8004138:	4602      	mov	r2, r0
 800413a:	68bb      	ldr	r3, [r7, #8]
 800413c:	1ad3      	subs	r3, r2, r3
 800413e:	2b02      	cmp	r3, #2
 8004140:	d902      	bls.n	8004148 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8004142:	2303      	movs	r3, #3
 8004144:	73fb      	strb	r3, [r7, #15]
          break;
 8004146:	e005      	b.n	8004154 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004148:	4b0a      	ldr	r3, [pc, #40]	@ (8004174 <RCCEx_PLLSAI1_Config+0x1e4>)
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004150:	2b00      	cmp	r3, #0
 8004152:	d0ef      	beq.n	8004134 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8004154:	7bfb      	ldrb	r3, [r7, #15]
 8004156:	2b00      	cmp	r3, #0
 8004158:	d106      	bne.n	8004168 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800415a:	4b06      	ldr	r3, [pc, #24]	@ (8004174 <RCCEx_PLLSAI1_Config+0x1e4>)
 800415c:	691a      	ldr	r2, [r3, #16]
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	699b      	ldr	r3, [r3, #24]
 8004162:	4904      	ldr	r1, [pc, #16]	@ (8004174 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004164:	4313      	orrs	r3, r2
 8004166:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004168:	7bfb      	ldrb	r3, [r7, #15]
}
 800416a:	4618      	mov	r0, r3
 800416c:	3710      	adds	r7, #16
 800416e:	46bd      	mov	sp, r7
 8004170:	bd80      	pop	{r7, pc}
 8004172:	bf00      	nop
 8004174:	40021000 	.word	0x40021000

08004178 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8004178:	b580      	push	{r7, lr}
 800417a:	b084      	sub	sp, #16
 800417c:	af00      	add	r7, sp, #0
 800417e:	6078      	str	r0, [r7, #4]
 8004180:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004182:	2300      	movs	r3, #0
 8004184:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004186:	4b6a      	ldr	r3, [pc, #424]	@ (8004330 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004188:	68db      	ldr	r3, [r3, #12]
 800418a:	f003 0303 	and.w	r3, r3, #3
 800418e:	2b00      	cmp	r3, #0
 8004190:	d018      	beq.n	80041c4 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8004192:	4b67      	ldr	r3, [pc, #412]	@ (8004330 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004194:	68db      	ldr	r3, [r3, #12]
 8004196:	f003 0203 	and.w	r2, r3, #3
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	429a      	cmp	r2, r3
 80041a0:	d10d      	bne.n	80041be <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
       ||
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d009      	beq.n	80041be <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80041aa:	4b61      	ldr	r3, [pc, #388]	@ (8004330 <RCCEx_PLLSAI2_Config+0x1b8>)
 80041ac:	68db      	ldr	r3, [r3, #12]
 80041ae:	091b      	lsrs	r3, r3, #4
 80041b0:	f003 0307 	and.w	r3, r3, #7
 80041b4:	1c5a      	adds	r2, r3, #1
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	685b      	ldr	r3, [r3, #4]
       ||
 80041ba:	429a      	cmp	r2, r3
 80041bc:	d047      	beq.n	800424e <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80041be:	2301      	movs	r3, #1
 80041c0:	73fb      	strb	r3, [r7, #15]
 80041c2:	e044      	b.n	800424e <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	2b03      	cmp	r3, #3
 80041ca:	d018      	beq.n	80041fe <RCCEx_PLLSAI2_Config+0x86>
 80041cc:	2b03      	cmp	r3, #3
 80041ce:	d825      	bhi.n	800421c <RCCEx_PLLSAI2_Config+0xa4>
 80041d0:	2b01      	cmp	r3, #1
 80041d2:	d002      	beq.n	80041da <RCCEx_PLLSAI2_Config+0x62>
 80041d4:	2b02      	cmp	r3, #2
 80041d6:	d009      	beq.n	80041ec <RCCEx_PLLSAI2_Config+0x74>
 80041d8:	e020      	b.n	800421c <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80041da:	4b55      	ldr	r3, [pc, #340]	@ (8004330 <RCCEx_PLLSAI2_Config+0x1b8>)
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	f003 0302 	and.w	r3, r3, #2
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d11d      	bne.n	8004222 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 80041e6:	2301      	movs	r3, #1
 80041e8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80041ea:	e01a      	b.n	8004222 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80041ec:	4b50      	ldr	r3, [pc, #320]	@ (8004330 <RCCEx_PLLSAI2_Config+0x1b8>)
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d116      	bne.n	8004226 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 80041f8:	2301      	movs	r3, #1
 80041fa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80041fc:	e013      	b.n	8004226 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80041fe:	4b4c      	ldr	r3, [pc, #304]	@ (8004330 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004206:	2b00      	cmp	r3, #0
 8004208:	d10f      	bne.n	800422a <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800420a:	4b49      	ldr	r3, [pc, #292]	@ (8004330 <RCCEx_PLLSAI2_Config+0x1b8>)
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004212:	2b00      	cmp	r3, #0
 8004214:	d109      	bne.n	800422a <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8004216:	2301      	movs	r3, #1
 8004218:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800421a:	e006      	b.n	800422a <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 800421c:	2301      	movs	r3, #1
 800421e:	73fb      	strb	r3, [r7, #15]
      break;
 8004220:	e004      	b.n	800422c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004222:	bf00      	nop
 8004224:	e002      	b.n	800422c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004226:	bf00      	nop
 8004228:	e000      	b.n	800422c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800422a:	bf00      	nop
    }

    if(status == HAL_OK)
 800422c:	7bfb      	ldrb	r3, [r7, #15]
 800422e:	2b00      	cmp	r3, #0
 8004230:	d10d      	bne.n	800424e <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004232:	4b3f      	ldr	r3, [pc, #252]	@ (8004330 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004234:	68db      	ldr	r3, [r3, #12]
 8004236:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	6819      	ldr	r1, [r3, #0]
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	685b      	ldr	r3, [r3, #4]
 8004242:	3b01      	subs	r3, #1
 8004244:	011b      	lsls	r3, r3, #4
 8004246:	430b      	orrs	r3, r1
 8004248:	4939      	ldr	r1, [pc, #228]	@ (8004330 <RCCEx_PLLSAI2_Config+0x1b8>)
 800424a:	4313      	orrs	r3, r2
 800424c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800424e:	7bfb      	ldrb	r3, [r7, #15]
 8004250:	2b00      	cmp	r3, #0
 8004252:	d167      	bne.n	8004324 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004254:	4b36      	ldr	r3, [pc, #216]	@ (8004330 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	4a35      	ldr	r2, [pc, #212]	@ (8004330 <RCCEx_PLLSAI2_Config+0x1b8>)
 800425a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800425e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004260:	f7fd f9f0 	bl	8001644 <HAL_GetTick>
 8004264:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004266:	e009      	b.n	800427c <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004268:	f7fd f9ec 	bl	8001644 <HAL_GetTick>
 800426c:	4602      	mov	r2, r0
 800426e:	68bb      	ldr	r3, [r7, #8]
 8004270:	1ad3      	subs	r3, r2, r3
 8004272:	2b02      	cmp	r3, #2
 8004274:	d902      	bls.n	800427c <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004276:	2303      	movs	r3, #3
 8004278:	73fb      	strb	r3, [r7, #15]
        break;
 800427a:	e005      	b.n	8004288 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800427c:	4b2c      	ldr	r3, [pc, #176]	@ (8004330 <RCCEx_PLLSAI2_Config+0x1b8>)
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004284:	2b00      	cmp	r3, #0
 8004286:	d1ef      	bne.n	8004268 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004288:	7bfb      	ldrb	r3, [r7, #15]
 800428a:	2b00      	cmp	r3, #0
 800428c:	d14a      	bne.n	8004324 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800428e:	683b      	ldr	r3, [r7, #0]
 8004290:	2b00      	cmp	r3, #0
 8004292:	d111      	bne.n	80042b8 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004294:	4b26      	ldr	r3, [pc, #152]	@ (8004330 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004296:	695b      	ldr	r3, [r3, #20]
 8004298:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 800429c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80042a0:	687a      	ldr	r2, [r7, #4]
 80042a2:	6892      	ldr	r2, [r2, #8]
 80042a4:	0211      	lsls	r1, r2, #8
 80042a6:	687a      	ldr	r2, [r7, #4]
 80042a8:	68d2      	ldr	r2, [r2, #12]
 80042aa:	0912      	lsrs	r2, r2, #4
 80042ac:	0452      	lsls	r2, r2, #17
 80042ae:	430a      	orrs	r2, r1
 80042b0:	491f      	ldr	r1, [pc, #124]	@ (8004330 <RCCEx_PLLSAI2_Config+0x1b8>)
 80042b2:	4313      	orrs	r3, r2
 80042b4:	614b      	str	r3, [r1, #20]
 80042b6:	e011      	b.n	80042dc <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80042b8:	4b1d      	ldr	r3, [pc, #116]	@ (8004330 <RCCEx_PLLSAI2_Config+0x1b8>)
 80042ba:	695b      	ldr	r3, [r3, #20]
 80042bc:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80042c0:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80042c4:	687a      	ldr	r2, [r7, #4]
 80042c6:	6892      	ldr	r2, [r2, #8]
 80042c8:	0211      	lsls	r1, r2, #8
 80042ca:	687a      	ldr	r2, [r7, #4]
 80042cc:	6912      	ldr	r2, [r2, #16]
 80042ce:	0852      	lsrs	r2, r2, #1
 80042d0:	3a01      	subs	r2, #1
 80042d2:	0652      	lsls	r2, r2, #25
 80042d4:	430a      	orrs	r2, r1
 80042d6:	4916      	ldr	r1, [pc, #88]	@ (8004330 <RCCEx_PLLSAI2_Config+0x1b8>)
 80042d8:	4313      	orrs	r3, r2
 80042da:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80042dc:	4b14      	ldr	r3, [pc, #80]	@ (8004330 <RCCEx_PLLSAI2_Config+0x1b8>)
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	4a13      	ldr	r2, [pc, #76]	@ (8004330 <RCCEx_PLLSAI2_Config+0x1b8>)
 80042e2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80042e6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80042e8:	f7fd f9ac 	bl	8001644 <HAL_GetTick>
 80042ec:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80042ee:	e009      	b.n	8004304 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80042f0:	f7fd f9a8 	bl	8001644 <HAL_GetTick>
 80042f4:	4602      	mov	r2, r0
 80042f6:	68bb      	ldr	r3, [r7, #8]
 80042f8:	1ad3      	subs	r3, r2, r3
 80042fa:	2b02      	cmp	r3, #2
 80042fc:	d902      	bls.n	8004304 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 80042fe:	2303      	movs	r3, #3
 8004300:	73fb      	strb	r3, [r7, #15]
          break;
 8004302:	e005      	b.n	8004310 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004304:	4b0a      	ldr	r3, [pc, #40]	@ (8004330 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800430c:	2b00      	cmp	r3, #0
 800430e:	d0ef      	beq.n	80042f0 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8004310:	7bfb      	ldrb	r3, [r7, #15]
 8004312:	2b00      	cmp	r3, #0
 8004314:	d106      	bne.n	8004324 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8004316:	4b06      	ldr	r3, [pc, #24]	@ (8004330 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004318:	695a      	ldr	r2, [r3, #20]
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	695b      	ldr	r3, [r3, #20]
 800431e:	4904      	ldr	r1, [pc, #16]	@ (8004330 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004320:	4313      	orrs	r3, r2
 8004322:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8004324:	7bfb      	ldrb	r3, [r7, #15]
}
 8004326:	4618      	mov	r0, r3
 8004328:	3710      	adds	r7, #16
 800432a:	46bd      	mov	sp, r7
 800432c:	bd80      	pop	{r7, pc}
 800432e:	bf00      	nop
 8004330:	40021000 	.word	0x40021000

08004334 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004334:	b580      	push	{r7, lr}
 8004336:	b082      	sub	sp, #8
 8004338:	af00      	add	r7, sp, #0
 800433a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	2b00      	cmp	r3, #0
 8004340:	d101      	bne.n	8004346 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004342:	2301      	movs	r3, #1
 8004344:	e049      	b.n	80043da <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800434c:	b2db      	uxtb	r3, r3
 800434e:	2b00      	cmp	r3, #0
 8004350:	d106      	bne.n	8004360 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	2200      	movs	r2, #0
 8004356:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800435a:	6878      	ldr	r0, [r7, #4]
 800435c:	f7fc fe76 	bl	800104c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	2202      	movs	r2, #2
 8004364:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681a      	ldr	r2, [r3, #0]
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	3304      	adds	r3, #4
 8004370:	4619      	mov	r1, r3
 8004372:	4610      	mov	r0, r2
 8004374:	f000 f94a 	bl	800460c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	2201      	movs	r2, #1
 800437c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	2201      	movs	r2, #1
 8004384:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	2201      	movs	r2, #1
 800438c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	2201      	movs	r2, #1
 8004394:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	2201      	movs	r2, #1
 800439c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	2201      	movs	r2, #1
 80043a4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	2201      	movs	r2, #1
 80043ac:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	2201      	movs	r2, #1
 80043b4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	2201      	movs	r2, #1
 80043bc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	2201      	movs	r2, #1
 80043c4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	2201      	movs	r2, #1
 80043cc:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	2201      	movs	r2, #1
 80043d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80043d8:	2300      	movs	r3, #0
}
 80043da:	4618      	mov	r0, r3
 80043dc:	3708      	adds	r7, #8
 80043de:	46bd      	mov	sp, r7
 80043e0:	bd80      	pop	{r7, pc}
	...

080043e4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80043e4:	b580      	push	{r7, lr}
 80043e6:	b086      	sub	sp, #24
 80043e8:	af00      	add	r7, sp, #0
 80043ea:	60f8      	str	r0, [r7, #12]
 80043ec:	60b9      	str	r1, [r7, #8]
 80043ee:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80043f0:	2300      	movs	r3, #0
 80043f2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80043fa:	2b01      	cmp	r3, #1
 80043fc:	d101      	bne.n	8004402 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80043fe:	2302      	movs	r3, #2
 8004400:	e0ff      	b.n	8004602 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	2201      	movs	r2, #1
 8004406:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	2b14      	cmp	r3, #20
 800440e:	f200 80f0 	bhi.w	80045f2 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8004412:	a201      	add	r2, pc, #4	@ (adr r2, 8004418 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004414:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004418:	0800446d 	.word	0x0800446d
 800441c:	080045f3 	.word	0x080045f3
 8004420:	080045f3 	.word	0x080045f3
 8004424:	080045f3 	.word	0x080045f3
 8004428:	080044ad 	.word	0x080044ad
 800442c:	080045f3 	.word	0x080045f3
 8004430:	080045f3 	.word	0x080045f3
 8004434:	080045f3 	.word	0x080045f3
 8004438:	080044ef 	.word	0x080044ef
 800443c:	080045f3 	.word	0x080045f3
 8004440:	080045f3 	.word	0x080045f3
 8004444:	080045f3 	.word	0x080045f3
 8004448:	0800452f 	.word	0x0800452f
 800444c:	080045f3 	.word	0x080045f3
 8004450:	080045f3 	.word	0x080045f3
 8004454:	080045f3 	.word	0x080045f3
 8004458:	08004571 	.word	0x08004571
 800445c:	080045f3 	.word	0x080045f3
 8004460:	080045f3 	.word	0x080045f3
 8004464:	080045f3 	.word	0x080045f3
 8004468:	080045b1 	.word	0x080045b1
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	68b9      	ldr	r1, [r7, #8]
 8004472:	4618      	mov	r0, r3
 8004474:	f000 f970 	bl	8004758 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	699a      	ldr	r2, [r3, #24]
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	f042 0208 	orr.w	r2, r2, #8
 8004486:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	699a      	ldr	r2, [r3, #24]
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	f022 0204 	bic.w	r2, r2, #4
 8004496:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	6999      	ldr	r1, [r3, #24]
 800449e:	68bb      	ldr	r3, [r7, #8]
 80044a0:	691a      	ldr	r2, [r3, #16]
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	430a      	orrs	r2, r1
 80044a8:	619a      	str	r2, [r3, #24]
      break;
 80044aa:	e0a5      	b.n	80045f8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	68b9      	ldr	r1, [r7, #8]
 80044b2:	4618      	mov	r0, r3
 80044b4:	f000 f9e0 	bl	8004878 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	699a      	ldr	r2, [r3, #24]
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80044c6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	699a      	ldr	r2, [r3, #24]
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80044d6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	6999      	ldr	r1, [r3, #24]
 80044de:	68bb      	ldr	r3, [r7, #8]
 80044e0:	691b      	ldr	r3, [r3, #16]
 80044e2:	021a      	lsls	r2, r3, #8
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	430a      	orrs	r2, r1
 80044ea:	619a      	str	r2, [r3, #24]
      break;
 80044ec:	e084      	b.n	80045f8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	68b9      	ldr	r1, [r7, #8]
 80044f4:	4618      	mov	r0, r3
 80044f6:	f000 fa49 	bl	800498c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	69da      	ldr	r2, [r3, #28]
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	f042 0208 	orr.w	r2, r2, #8
 8004508:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	69da      	ldr	r2, [r3, #28]
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	f022 0204 	bic.w	r2, r2, #4
 8004518:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	69d9      	ldr	r1, [r3, #28]
 8004520:	68bb      	ldr	r3, [r7, #8]
 8004522:	691a      	ldr	r2, [r3, #16]
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	430a      	orrs	r2, r1
 800452a:	61da      	str	r2, [r3, #28]
      break;
 800452c:	e064      	b.n	80045f8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	68b9      	ldr	r1, [r7, #8]
 8004534:	4618      	mov	r0, r3
 8004536:	f000 fab1 	bl	8004a9c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	69da      	ldr	r2, [r3, #28]
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004548:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	69da      	ldr	r2, [r3, #28]
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004558:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	69d9      	ldr	r1, [r3, #28]
 8004560:	68bb      	ldr	r3, [r7, #8]
 8004562:	691b      	ldr	r3, [r3, #16]
 8004564:	021a      	lsls	r2, r3, #8
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	430a      	orrs	r2, r1
 800456c:	61da      	str	r2, [r3, #28]
      break;
 800456e:	e043      	b.n	80045f8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	68b9      	ldr	r1, [r7, #8]
 8004576:	4618      	mov	r0, r3
 8004578:	f000 fafa 	bl	8004b70 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	f042 0208 	orr.w	r2, r2, #8
 800458a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	f022 0204 	bic.w	r2, r2, #4
 800459a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80045a2:	68bb      	ldr	r3, [r7, #8]
 80045a4:	691a      	ldr	r2, [r3, #16]
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	430a      	orrs	r2, r1
 80045ac:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80045ae:	e023      	b.n	80045f8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	68b9      	ldr	r1, [r7, #8]
 80045b6:	4618      	mov	r0, r3
 80045b8:	f000 fb3e 	bl	8004c38 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80045ca:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80045da:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80045e2:	68bb      	ldr	r3, [r7, #8]
 80045e4:	691b      	ldr	r3, [r3, #16]
 80045e6:	021a      	lsls	r2, r3, #8
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	430a      	orrs	r2, r1
 80045ee:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80045f0:	e002      	b.n	80045f8 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80045f2:	2301      	movs	r3, #1
 80045f4:	75fb      	strb	r3, [r7, #23]
      break;
 80045f6:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	2200      	movs	r2, #0
 80045fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004600:	7dfb      	ldrb	r3, [r7, #23]
}
 8004602:	4618      	mov	r0, r3
 8004604:	3718      	adds	r7, #24
 8004606:	46bd      	mov	sp, r7
 8004608:	bd80      	pop	{r7, pc}
 800460a:	bf00      	nop

0800460c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800460c:	b480      	push	{r7}
 800460e:	b085      	sub	sp, #20
 8004610:	af00      	add	r7, sp, #0
 8004612:	6078      	str	r0, [r7, #4]
 8004614:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	4a46      	ldr	r2, [pc, #280]	@ (8004738 <TIM_Base_SetConfig+0x12c>)
 8004620:	4293      	cmp	r3, r2
 8004622:	d013      	beq.n	800464c <TIM_Base_SetConfig+0x40>
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800462a:	d00f      	beq.n	800464c <TIM_Base_SetConfig+0x40>
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	4a43      	ldr	r2, [pc, #268]	@ (800473c <TIM_Base_SetConfig+0x130>)
 8004630:	4293      	cmp	r3, r2
 8004632:	d00b      	beq.n	800464c <TIM_Base_SetConfig+0x40>
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	4a42      	ldr	r2, [pc, #264]	@ (8004740 <TIM_Base_SetConfig+0x134>)
 8004638:	4293      	cmp	r3, r2
 800463a:	d007      	beq.n	800464c <TIM_Base_SetConfig+0x40>
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	4a41      	ldr	r2, [pc, #260]	@ (8004744 <TIM_Base_SetConfig+0x138>)
 8004640:	4293      	cmp	r3, r2
 8004642:	d003      	beq.n	800464c <TIM_Base_SetConfig+0x40>
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	4a40      	ldr	r2, [pc, #256]	@ (8004748 <TIM_Base_SetConfig+0x13c>)
 8004648:	4293      	cmp	r3, r2
 800464a:	d108      	bne.n	800465e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004652:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004654:	683b      	ldr	r3, [r7, #0]
 8004656:	685b      	ldr	r3, [r3, #4]
 8004658:	68fa      	ldr	r2, [r7, #12]
 800465a:	4313      	orrs	r3, r2
 800465c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	4a35      	ldr	r2, [pc, #212]	@ (8004738 <TIM_Base_SetConfig+0x12c>)
 8004662:	4293      	cmp	r3, r2
 8004664:	d01f      	beq.n	80046a6 <TIM_Base_SetConfig+0x9a>
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800466c:	d01b      	beq.n	80046a6 <TIM_Base_SetConfig+0x9a>
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	4a32      	ldr	r2, [pc, #200]	@ (800473c <TIM_Base_SetConfig+0x130>)
 8004672:	4293      	cmp	r3, r2
 8004674:	d017      	beq.n	80046a6 <TIM_Base_SetConfig+0x9a>
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	4a31      	ldr	r2, [pc, #196]	@ (8004740 <TIM_Base_SetConfig+0x134>)
 800467a:	4293      	cmp	r3, r2
 800467c:	d013      	beq.n	80046a6 <TIM_Base_SetConfig+0x9a>
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	4a30      	ldr	r2, [pc, #192]	@ (8004744 <TIM_Base_SetConfig+0x138>)
 8004682:	4293      	cmp	r3, r2
 8004684:	d00f      	beq.n	80046a6 <TIM_Base_SetConfig+0x9a>
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	4a2f      	ldr	r2, [pc, #188]	@ (8004748 <TIM_Base_SetConfig+0x13c>)
 800468a:	4293      	cmp	r3, r2
 800468c:	d00b      	beq.n	80046a6 <TIM_Base_SetConfig+0x9a>
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	4a2e      	ldr	r2, [pc, #184]	@ (800474c <TIM_Base_SetConfig+0x140>)
 8004692:	4293      	cmp	r3, r2
 8004694:	d007      	beq.n	80046a6 <TIM_Base_SetConfig+0x9a>
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	4a2d      	ldr	r2, [pc, #180]	@ (8004750 <TIM_Base_SetConfig+0x144>)
 800469a:	4293      	cmp	r3, r2
 800469c:	d003      	beq.n	80046a6 <TIM_Base_SetConfig+0x9a>
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	4a2c      	ldr	r2, [pc, #176]	@ (8004754 <TIM_Base_SetConfig+0x148>)
 80046a2:	4293      	cmp	r3, r2
 80046a4:	d108      	bne.n	80046b8 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80046ac:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80046ae:	683b      	ldr	r3, [r7, #0]
 80046b0:	68db      	ldr	r3, [r3, #12]
 80046b2:	68fa      	ldr	r2, [r7, #12]
 80046b4:	4313      	orrs	r3, r2
 80046b6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80046be:	683b      	ldr	r3, [r7, #0]
 80046c0:	695b      	ldr	r3, [r3, #20]
 80046c2:	4313      	orrs	r3, r2
 80046c4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	68fa      	ldr	r2, [r7, #12]
 80046ca:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80046cc:	683b      	ldr	r3, [r7, #0]
 80046ce:	689a      	ldr	r2, [r3, #8]
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80046d4:	683b      	ldr	r3, [r7, #0]
 80046d6:	681a      	ldr	r2, [r3, #0]
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	4a16      	ldr	r2, [pc, #88]	@ (8004738 <TIM_Base_SetConfig+0x12c>)
 80046e0:	4293      	cmp	r3, r2
 80046e2:	d00f      	beq.n	8004704 <TIM_Base_SetConfig+0xf8>
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	4a18      	ldr	r2, [pc, #96]	@ (8004748 <TIM_Base_SetConfig+0x13c>)
 80046e8:	4293      	cmp	r3, r2
 80046ea:	d00b      	beq.n	8004704 <TIM_Base_SetConfig+0xf8>
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	4a17      	ldr	r2, [pc, #92]	@ (800474c <TIM_Base_SetConfig+0x140>)
 80046f0:	4293      	cmp	r3, r2
 80046f2:	d007      	beq.n	8004704 <TIM_Base_SetConfig+0xf8>
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	4a16      	ldr	r2, [pc, #88]	@ (8004750 <TIM_Base_SetConfig+0x144>)
 80046f8:	4293      	cmp	r3, r2
 80046fa:	d003      	beq.n	8004704 <TIM_Base_SetConfig+0xf8>
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	4a15      	ldr	r2, [pc, #84]	@ (8004754 <TIM_Base_SetConfig+0x148>)
 8004700:	4293      	cmp	r3, r2
 8004702:	d103      	bne.n	800470c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004704:	683b      	ldr	r3, [r7, #0]
 8004706:	691a      	ldr	r2, [r3, #16]
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	2201      	movs	r2, #1
 8004710:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	691b      	ldr	r3, [r3, #16]
 8004716:	f003 0301 	and.w	r3, r3, #1
 800471a:	2b01      	cmp	r3, #1
 800471c:	d105      	bne.n	800472a <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	691b      	ldr	r3, [r3, #16]
 8004722:	f023 0201 	bic.w	r2, r3, #1
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	611a      	str	r2, [r3, #16]
  }
}
 800472a:	bf00      	nop
 800472c:	3714      	adds	r7, #20
 800472e:	46bd      	mov	sp, r7
 8004730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004734:	4770      	bx	lr
 8004736:	bf00      	nop
 8004738:	40012c00 	.word	0x40012c00
 800473c:	40000400 	.word	0x40000400
 8004740:	40000800 	.word	0x40000800
 8004744:	40000c00 	.word	0x40000c00
 8004748:	40013400 	.word	0x40013400
 800474c:	40014000 	.word	0x40014000
 8004750:	40014400 	.word	0x40014400
 8004754:	40014800 	.word	0x40014800

08004758 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004758:	b480      	push	{r7}
 800475a:	b087      	sub	sp, #28
 800475c:	af00      	add	r7, sp, #0
 800475e:	6078      	str	r0, [r7, #4]
 8004760:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	6a1b      	ldr	r3, [r3, #32]
 8004766:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	6a1b      	ldr	r3, [r3, #32]
 800476c:	f023 0201 	bic.w	r2, r3, #1
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	685b      	ldr	r3, [r3, #4]
 8004778:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	699b      	ldr	r3, [r3, #24]
 800477e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004786:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800478a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	f023 0303 	bic.w	r3, r3, #3
 8004792:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004794:	683b      	ldr	r3, [r7, #0]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	68fa      	ldr	r2, [r7, #12]
 800479a:	4313      	orrs	r3, r2
 800479c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800479e:	697b      	ldr	r3, [r7, #20]
 80047a0:	f023 0302 	bic.w	r3, r3, #2
 80047a4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80047a6:	683b      	ldr	r3, [r7, #0]
 80047a8:	689b      	ldr	r3, [r3, #8]
 80047aa:	697a      	ldr	r2, [r7, #20]
 80047ac:	4313      	orrs	r3, r2
 80047ae:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	4a2c      	ldr	r2, [pc, #176]	@ (8004864 <TIM_OC1_SetConfig+0x10c>)
 80047b4:	4293      	cmp	r3, r2
 80047b6:	d00f      	beq.n	80047d8 <TIM_OC1_SetConfig+0x80>
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	4a2b      	ldr	r2, [pc, #172]	@ (8004868 <TIM_OC1_SetConfig+0x110>)
 80047bc:	4293      	cmp	r3, r2
 80047be:	d00b      	beq.n	80047d8 <TIM_OC1_SetConfig+0x80>
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	4a2a      	ldr	r2, [pc, #168]	@ (800486c <TIM_OC1_SetConfig+0x114>)
 80047c4:	4293      	cmp	r3, r2
 80047c6:	d007      	beq.n	80047d8 <TIM_OC1_SetConfig+0x80>
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	4a29      	ldr	r2, [pc, #164]	@ (8004870 <TIM_OC1_SetConfig+0x118>)
 80047cc:	4293      	cmp	r3, r2
 80047ce:	d003      	beq.n	80047d8 <TIM_OC1_SetConfig+0x80>
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	4a28      	ldr	r2, [pc, #160]	@ (8004874 <TIM_OC1_SetConfig+0x11c>)
 80047d4:	4293      	cmp	r3, r2
 80047d6:	d10c      	bne.n	80047f2 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80047d8:	697b      	ldr	r3, [r7, #20]
 80047da:	f023 0308 	bic.w	r3, r3, #8
 80047de:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80047e0:	683b      	ldr	r3, [r7, #0]
 80047e2:	68db      	ldr	r3, [r3, #12]
 80047e4:	697a      	ldr	r2, [r7, #20]
 80047e6:	4313      	orrs	r3, r2
 80047e8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80047ea:	697b      	ldr	r3, [r7, #20]
 80047ec:	f023 0304 	bic.w	r3, r3, #4
 80047f0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	4a1b      	ldr	r2, [pc, #108]	@ (8004864 <TIM_OC1_SetConfig+0x10c>)
 80047f6:	4293      	cmp	r3, r2
 80047f8:	d00f      	beq.n	800481a <TIM_OC1_SetConfig+0xc2>
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	4a1a      	ldr	r2, [pc, #104]	@ (8004868 <TIM_OC1_SetConfig+0x110>)
 80047fe:	4293      	cmp	r3, r2
 8004800:	d00b      	beq.n	800481a <TIM_OC1_SetConfig+0xc2>
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	4a19      	ldr	r2, [pc, #100]	@ (800486c <TIM_OC1_SetConfig+0x114>)
 8004806:	4293      	cmp	r3, r2
 8004808:	d007      	beq.n	800481a <TIM_OC1_SetConfig+0xc2>
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	4a18      	ldr	r2, [pc, #96]	@ (8004870 <TIM_OC1_SetConfig+0x118>)
 800480e:	4293      	cmp	r3, r2
 8004810:	d003      	beq.n	800481a <TIM_OC1_SetConfig+0xc2>
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	4a17      	ldr	r2, [pc, #92]	@ (8004874 <TIM_OC1_SetConfig+0x11c>)
 8004816:	4293      	cmp	r3, r2
 8004818:	d111      	bne.n	800483e <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800481a:	693b      	ldr	r3, [r7, #16]
 800481c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004820:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004822:	693b      	ldr	r3, [r7, #16]
 8004824:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004828:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800482a:	683b      	ldr	r3, [r7, #0]
 800482c:	695b      	ldr	r3, [r3, #20]
 800482e:	693a      	ldr	r2, [r7, #16]
 8004830:	4313      	orrs	r3, r2
 8004832:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004834:	683b      	ldr	r3, [r7, #0]
 8004836:	699b      	ldr	r3, [r3, #24]
 8004838:	693a      	ldr	r2, [r7, #16]
 800483a:	4313      	orrs	r3, r2
 800483c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	693a      	ldr	r2, [r7, #16]
 8004842:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	68fa      	ldr	r2, [r7, #12]
 8004848:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800484a:	683b      	ldr	r3, [r7, #0]
 800484c:	685a      	ldr	r2, [r3, #4]
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	697a      	ldr	r2, [r7, #20]
 8004856:	621a      	str	r2, [r3, #32]
}
 8004858:	bf00      	nop
 800485a:	371c      	adds	r7, #28
 800485c:	46bd      	mov	sp, r7
 800485e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004862:	4770      	bx	lr
 8004864:	40012c00 	.word	0x40012c00
 8004868:	40013400 	.word	0x40013400
 800486c:	40014000 	.word	0x40014000
 8004870:	40014400 	.word	0x40014400
 8004874:	40014800 	.word	0x40014800

08004878 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004878:	b480      	push	{r7}
 800487a:	b087      	sub	sp, #28
 800487c:	af00      	add	r7, sp, #0
 800487e:	6078      	str	r0, [r7, #4]
 8004880:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	6a1b      	ldr	r3, [r3, #32]
 8004886:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	6a1b      	ldr	r3, [r3, #32]
 800488c:	f023 0210 	bic.w	r2, r3, #16
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	685b      	ldr	r3, [r3, #4]
 8004898:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	699b      	ldr	r3, [r3, #24]
 800489e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80048a6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80048aa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80048b2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80048b4:	683b      	ldr	r3, [r7, #0]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	021b      	lsls	r3, r3, #8
 80048ba:	68fa      	ldr	r2, [r7, #12]
 80048bc:	4313      	orrs	r3, r2
 80048be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80048c0:	697b      	ldr	r3, [r7, #20]
 80048c2:	f023 0320 	bic.w	r3, r3, #32
 80048c6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80048c8:	683b      	ldr	r3, [r7, #0]
 80048ca:	689b      	ldr	r3, [r3, #8]
 80048cc:	011b      	lsls	r3, r3, #4
 80048ce:	697a      	ldr	r2, [r7, #20]
 80048d0:	4313      	orrs	r3, r2
 80048d2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	4a28      	ldr	r2, [pc, #160]	@ (8004978 <TIM_OC2_SetConfig+0x100>)
 80048d8:	4293      	cmp	r3, r2
 80048da:	d003      	beq.n	80048e4 <TIM_OC2_SetConfig+0x6c>
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	4a27      	ldr	r2, [pc, #156]	@ (800497c <TIM_OC2_SetConfig+0x104>)
 80048e0:	4293      	cmp	r3, r2
 80048e2:	d10d      	bne.n	8004900 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80048e4:	697b      	ldr	r3, [r7, #20]
 80048e6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80048ea:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80048ec:	683b      	ldr	r3, [r7, #0]
 80048ee:	68db      	ldr	r3, [r3, #12]
 80048f0:	011b      	lsls	r3, r3, #4
 80048f2:	697a      	ldr	r2, [r7, #20]
 80048f4:	4313      	orrs	r3, r2
 80048f6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80048f8:	697b      	ldr	r3, [r7, #20]
 80048fa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80048fe:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	4a1d      	ldr	r2, [pc, #116]	@ (8004978 <TIM_OC2_SetConfig+0x100>)
 8004904:	4293      	cmp	r3, r2
 8004906:	d00f      	beq.n	8004928 <TIM_OC2_SetConfig+0xb0>
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	4a1c      	ldr	r2, [pc, #112]	@ (800497c <TIM_OC2_SetConfig+0x104>)
 800490c:	4293      	cmp	r3, r2
 800490e:	d00b      	beq.n	8004928 <TIM_OC2_SetConfig+0xb0>
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	4a1b      	ldr	r2, [pc, #108]	@ (8004980 <TIM_OC2_SetConfig+0x108>)
 8004914:	4293      	cmp	r3, r2
 8004916:	d007      	beq.n	8004928 <TIM_OC2_SetConfig+0xb0>
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	4a1a      	ldr	r2, [pc, #104]	@ (8004984 <TIM_OC2_SetConfig+0x10c>)
 800491c:	4293      	cmp	r3, r2
 800491e:	d003      	beq.n	8004928 <TIM_OC2_SetConfig+0xb0>
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	4a19      	ldr	r2, [pc, #100]	@ (8004988 <TIM_OC2_SetConfig+0x110>)
 8004924:	4293      	cmp	r3, r2
 8004926:	d113      	bne.n	8004950 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004928:	693b      	ldr	r3, [r7, #16]
 800492a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800492e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004930:	693b      	ldr	r3, [r7, #16]
 8004932:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004936:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004938:	683b      	ldr	r3, [r7, #0]
 800493a:	695b      	ldr	r3, [r3, #20]
 800493c:	009b      	lsls	r3, r3, #2
 800493e:	693a      	ldr	r2, [r7, #16]
 8004940:	4313      	orrs	r3, r2
 8004942:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004944:	683b      	ldr	r3, [r7, #0]
 8004946:	699b      	ldr	r3, [r3, #24]
 8004948:	009b      	lsls	r3, r3, #2
 800494a:	693a      	ldr	r2, [r7, #16]
 800494c:	4313      	orrs	r3, r2
 800494e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	693a      	ldr	r2, [r7, #16]
 8004954:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	68fa      	ldr	r2, [r7, #12]
 800495a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800495c:	683b      	ldr	r3, [r7, #0]
 800495e:	685a      	ldr	r2, [r3, #4]
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	697a      	ldr	r2, [r7, #20]
 8004968:	621a      	str	r2, [r3, #32]
}
 800496a:	bf00      	nop
 800496c:	371c      	adds	r7, #28
 800496e:	46bd      	mov	sp, r7
 8004970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004974:	4770      	bx	lr
 8004976:	bf00      	nop
 8004978:	40012c00 	.word	0x40012c00
 800497c:	40013400 	.word	0x40013400
 8004980:	40014000 	.word	0x40014000
 8004984:	40014400 	.word	0x40014400
 8004988:	40014800 	.word	0x40014800

0800498c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800498c:	b480      	push	{r7}
 800498e:	b087      	sub	sp, #28
 8004990:	af00      	add	r7, sp, #0
 8004992:	6078      	str	r0, [r7, #4]
 8004994:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	6a1b      	ldr	r3, [r3, #32]
 800499a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	6a1b      	ldr	r3, [r3, #32]
 80049a0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	685b      	ldr	r3, [r3, #4]
 80049ac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	69db      	ldr	r3, [r3, #28]
 80049b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80049ba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80049be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	f023 0303 	bic.w	r3, r3, #3
 80049c6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80049c8:	683b      	ldr	r3, [r7, #0]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	68fa      	ldr	r2, [r7, #12]
 80049ce:	4313      	orrs	r3, r2
 80049d0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80049d2:	697b      	ldr	r3, [r7, #20]
 80049d4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80049d8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80049da:	683b      	ldr	r3, [r7, #0]
 80049dc:	689b      	ldr	r3, [r3, #8]
 80049de:	021b      	lsls	r3, r3, #8
 80049e0:	697a      	ldr	r2, [r7, #20]
 80049e2:	4313      	orrs	r3, r2
 80049e4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	4a27      	ldr	r2, [pc, #156]	@ (8004a88 <TIM_OC3_SetConfig+0xfc>)
 80049ea:	4293      	cmp	r3, r2
 80049ec:	d003      	beq.n	80049f6 <TIM_OC3_SetConfig+0x6a>
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	4a26      	ldr	r2, [pc, #152]	@ (8004a8c <TIM_OC3_SetConfig+0x100>)
 80049f2:	4293      	cmp	r3, r2
 80049f4:	d10d      	bne.n	8004a12 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80049f6:	697b      	ldr	r3, [r7, #20]
 80049f8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80049fc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80049fe:	683b      	ldr	r3, [r7, #0]
 8004a00:	68db      	ldr	r3, [r3, #12]
 8004a02:	021b      	lsls	r3, r3, #8
 8004a04:	697a      	ldr	r2, [r7, #20]
 8004a06:	4313      	orrs	r3, r2
 8004a08:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004a0a:	697b      	ldr	r3, [r7, #20]
 8004a0c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004a10:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	4a1c      	ldr	r2, [pc, #112]	@ (8004a88 <TIM_OC3_SetConfig+0xfc>)
 8004a16:	4293      	cmp	r3, r2
 8004a18:	d00f      	beq.n	8004a3a <TIM_OC3_SetConfig+0xae>
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	4a1b      	ldr	r2, [pc, #108]	@ (8004a8c <TIM_OC3_SetConfig+0x100>)
 8004a1e:	4293      	cmp	r3, r2
 8004a20:	d00b      	beq.n	8004a3a <TIM_OC3_SetConfig+0xae>
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	4a1a      	ldr	r2, [pc, #104]	@ (8004a90 <TIM_OC3_SetConfig+0x104>)
 8004a26:	4293      	cmp	r3, r2
 8004a28:	d007      	beq.n	8004a3a <TIM_OC3_SetConfig+0xae>
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	4a19      	ldr	r2, [pc, #100]	@ (8004a94 <TIM_OC3_SetConfig+0x108>)
 8004a2e:	4293      	cmp	r3, r2
 8004a30:	d003      	beq.n	8004a3a <TIM_OC3_SetConfig+0xae>
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	4a18      	ldr	r2, [pc, #96]	@ (8004a98 <TIM_OC3_SetConfig+0x10c>)
 8004a36:	4293      	cmp	r3, r2
 8004a38:	d113      	bne.n	8004a62 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004a3a:	693b      	ldr	r3, [r7, #16]
 8004a3c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004a40:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004a42:	693b      	ldr	r3, [r7, #16]
 8004a44:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004a48:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004a4a:	683b      	ldr	r3, [r7, #0]
 8004a4c:	695b      	ldr	r3, [r3, #20]
 8004a4e:	011b      	lsls	r3, r3, #4
 8004a50:	693a      	ldr	r2, [r7, #16]
 8004a52:	4313      	orrs	r3, r2
 8004a54:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004a56:	683b      	ldr	r3, [r7, #0]
 8004a58:	699b      	ldr	r3, [r3, #24]
 8004a5a:	011b      	lsls	r3, r3, #4
 8004a5c:	693a      	ldr	r2, [r7, #16]
 8004a5e:	4313      	orrs	r3, r2
 8004a60:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	693a      	ldr	r2, [r7, #16]
 8004a66:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	68fa      	ldr	r2, [r7, #12]
 8004a6c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004a6e:	683b      	ldr	r3, [r7, #0]
 8004a70:	685a      	ldr	r2, [r3, #4]
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	697a      	ldr	r2, [r7, #20]
 8004a7a:	621a      	str	r2, [r3, #32]
}
 8004a7c:	bf00      	nop
 8004a7e:	371c      	adds	r7, #28
 8004a80:	46bd      	mov	sp, r7
 8004a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a86:	4770      	bx	lr
 8004a88:	40012c00 	.word	0x40012c00
 8004a8c:	40013400 	.word	0x40013400
 8004a90:	40014000 	.word	0x40014000
 8004a94:	40014400 	.word	0x40014400
 8004a98:	40014800 	.word	0x40014800

08004a9c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004a9c:	b480      	push	{r7}
 8004a9e:	b087      	sub	sp, #28
 8004aa0:	af00      	add	r7, sp, #0
 8004aa2:	6078      	str	r0, [r7, #4]
 8004aa4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	6a1b      	ldr	r3, [r3, #32]
 8004aaa:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	6a1b      	ldr	r3, [r3, #32]
 8004ab0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	685b      	ldr	r3, [r3, #4]
 8004abc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	69db      	ldr	r3, [r3, #28]
 8004ac2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004aca:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004ace:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004ad6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004ad8:	683b      	ldr	r3, [r7, #0]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	021b      	lsls	r3, r3, #8
 8004ade:	68fa      	ldr	r2, [r7, #12]
 8004ae0:	4313      	orrs	r3, r2
 8004ae2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004ae4:	693b      	ldr	r3, [r7, #16]
 8004ae6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004aea:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004aec:	683b      	ldr	r3, [r7, #0]
 8004aee:	689b      	ldr	r3, [r3, #8]
 8004af0:	031b      	lsls	r3, r3, #12
 8004af2:	693a      	ldr	r2, [r7, #16]
 8004af4:	4313      	orrs	r3, r2
 8004af6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	4a18      	ldr	r2, [pc, #96]	@ (8004b5c <TIM_OC4_SetConfig+0xc0>)
 8004afc:	4293      	cmp	r3, r2
 8004afe:	d00f      	beq.n	8004b20 <TIM_OC4_SetConfig+0x84>
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	4a17      	ldr	r2, [pc, #92]	@ (8004b60 <TIM_OC4_SetConfig+0xc4>)
 8004b04:	4293      	cmp	r3, r2
 8004b06:	d00b      	beq.n	8004b20 <TIM_OC4_SetConfig+0x84>
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	4a16      	ldr	r2, [pc, #88]	@ (8004b64 <TIM_OC4_SetConfig+0xc8>)
 8004b0c:	4293      	cmp	r3, r2
 8004b0e:	d007      	beq.n	8004b20 <TIM_OC4_SetConfig+0x84>
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	4a15      	ldr	r2, [pc, #84]	@ (8004b68 <TIM_OC4_SetConfig+0xcc>)
 8004b14:	4293      	cmp	r3, r2
 8004b16:	d003      	beq.n	8004b20 <TIM_OC4_SetConfig+0x84>
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	4a14      	ldr	r2, [pc, #80]	@ (8004b6c <TIM_OC4_SetConfig+0xd0>)
 8004b1c:	4293      	cmp	r3, r2
 8004b1e:	d109      	bne.n	8004b34 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004b20:	697b      	ldr	r3, [r7, #20]
 8004b22:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004b26:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004b28:	683b      	ldr	r3, [r7, #0]
 8004b2a:	695b      	ldr	r3, [r3, #20]
 8004b2c:	019b      	lsls	r3, r3, #6
 8004b2e:	697a      	ldr	r2, [r7, #20]
 8004b30:	4313      	orrs	r3, r2
 8004b32:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	697a      	ldr	r2, [r7, #20]
 8004b38:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	68fa      	ldr	r2, [r7, #12]
 8004b3e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004b40:	683b      	ldr	r3, [r7, #0]
 8004b42:	685a      	ldr	r2, [r3, #4]
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	693a      	ldr	r2, [r7, #16]
 8004b4c:	621a      	str	r2, [r3, #32]
}
 8004b4e:	bf00      	nop
 8004b50:	371c      	adds	r7, #28
 8004b52:	46bd      	mov	sp, r7
 8004b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b58:	4770      	bx	lr
 8004b5a:	bf00      	nop
 8004b5c:	40012c00 	.word	0x40012c00
 8004b60:	40013400 	.word	0x40013400
 8004b64:	40014000 	.word	0x40014000
 8004b68:	40014400 	.word	0x40014400
 8004b6c:	40014800 	.word	0x40014800

08004b70 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004b70:	b480      	push	{r7}
 8004b72:	b087      	sub	sp, #28
 8004b74:	af00      	add	r7, sp, #0
 8004b76:	6078      	str	r0, [r7, #4]
 8004b78:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	6a1b      	ldr	r3, [r3, #32]
 8004b7e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	6a1b      	ldr	r3, [r3, #32]
 8004b84:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	685b      	ldr	r3, [r3, #4]
 8004b90:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004b9e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004ba2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004ba4:	683b      	ldr	r3, [r7, #0]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	68fa      	ldr	r2, [r7, #12]
 8004baa:	4313      	orrs	r3, r2
 8004bac:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8004bae:	693b      	ldr	r3, [r7, #16]
 8004bb0:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8004bb4:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8004bb6:	683b      	ldr	r3, [r7, #0]
 8004bb8:	689b      	ldr	r3, [r3, #8]
 8004bba:	041b      	lsls	r3, r3, #16
 8004bbc:	693a      	ldr	r2, [r7, #16]
 8004bbe:	4313      	orrs	r3, r2
 8004bc0:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	4a17      	ldr	r2, [pc, #92]	@ (8004c24 <TIM_OC5_SetConfig+0xb4>)
 8004bc6:	4293      	cmp	r3, r2
 8004bc8:	d00f      	beq.n	8004bea <TIM_OC5_SetConfig+0x7a>
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	4a16      	ldr	r2, [pc, #88]	@ (8004c28 <TIM_OC5_SetConfig+0xb8>)
 8004bce:	4293      	cmp	r3, r2
 8004bd0:	d00b      	beq.n	8004bea <TIM_OC5_SetConfig+0x7a>
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	4a15      	ldr	r2, [pc, #84]	@ (8004c2c <TIM_OC5_SetConfig+0xbc>)
 8004bd6:	4293      	cmp	r3, r2
 8004bd8:	d007      	beq.n	8004bea <TIM_OC5_SetConfig+0x7a>
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	4a14      	ldr	r2, [pc, #80]	@ (8004c30 <TIM_OC5_SetConfig+0xc0>)
 8004bde:	4293      	cmp	r3, r2
 8004be0:	d003      	beq.n	8004bea <TIM_OC5_SetConfig+0x7a>
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	4a13      	ldr	r2, [pc, #76]	@ (8004c34 <TIM_OC5_SetConfig+0xc4>)
 8004be6:	4293      	cmp	r3, r2
 8004be8:	d109      	bne.n	8004bfe <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8004bea:	697b      	ldr	r3, [r7, #20]
 8004bec:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004bf0:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8004bf2:	683b      	ldr	r3, [r7, #0]
 8004bf4:	695b      	ldr	r3, [r3, #20]
 8004bf6:	021b      	lsls	r3, r3, #8
 8004bf8:	697a      	ldr	r2, [r7, #20]
 8004bfa:	4313      	orrs	r3, r2
 8004bfc:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	697a      	ldr	r2, [r7, #20]
 8004c02:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	68fa      	ldr	r2, [r7, #12]
 8004c08:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8004c0a:	683b      	ldr	r3, [r7, #0]
 8004c0c:	685a      	ldr	r2, [r3, #4]
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	693a      	ldr	r2, [r7, #16]
 8004c16:	621a      	str	r2, [r3, #32]
}
 8004c18:	bf00      	nop
 8004c1a:	371c      	adds	r7, #28
 8004c1c:	46bd      	mov	sp, r7
 8004c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c22:	4770      	bx	lr
 8004c24:	40012c00 	.word	0x40012c00
 8004c28:	40013400 	.word	0x40013400
 8004c2c:	40014000 	.word	0x40014000
 8004c30:	40014400 	.word	0x40014400
 8004c34:	40014800 	.word	0x40014800

08004c38 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004c38:	b480      	push	{r7}
 8004c3a:	b087      	sub	sp, #28
 8004c3c:	af00      	add	r7, sp, #0
 8004c3e:	6078      	str	r0, [r7, #4]
 8004c40:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	6a1b      	ldr	r3, [r3, #32]
 8004c46:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	6a1b      	ldr	r3, [r3, #32]
 8004c4c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	685b      	ldr	r3, [r3, #4]
 8004c58:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004c66:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004c6a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004c6c:	683b      	ldr	r3, [r7, #0]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	021b      	lsls	r3, r3, #8
 8004c72:	68fa      	ldr	r2, [r7, #12]
 8004c74:	4313      	orrs	r3, r2
 8004c76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8004c78:	693b      	ldr	r3, [r7, #16]
 8004c7a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004c7e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8004c80:	683b      	ldr	r3, [r7, #0]
 8004c82:	689b      	ldr	r3, [r3, #8]
 8004c84:	051b      	lsls	r3, r3, #20
 8004c86:	693a      	ldr	r2, [r7, #16]
 8004c88:	4313      	orrs	r3, r2
 8004c8a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	4a18      	ldr	r2, [pc, #96]	@ (8004cf0 <TIM_OC6_SetConfig+0xb8>)
 8004c90:	4293      	cmp	r3, r2
 8004c92:	d00f      	beq.n	8004cb4 <TIM_OC6_SetConfig+0x7c>
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	4a17      	ldr	r2, [pc, #92]	@ (8004cf4 <TIM_OC6_SetConfig+0xbc>)
 8004c98:	4293      	cmp	r3, r2
 8004c9a:	d00b      	beq.n	8004cb4 <TIM_OC6_SetConfig+0x7c>
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	4a16      	ldr	r2, [pc, #88]	@ (8004cf8 <TIM_OC6_SetConfig+0xc0>)
 8004ca0:	4293      	cmp	r3, r2
 8004ca2:	d007      	beq.n	8004cb4 <TIM_OC6_SetConfig+0x7c>
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	4a15      	ldr	r2, [pc, #84]	@ (8004cfc <TIM_OC6_SetConfig+0xc4>)
 8004ca8:	4293      	cmp	r3, r2
 8004caa:	d003      	beq.n	8004cb4 <TIM_OC6_SetConfig+0x7c>
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	4a14      	ldr	r2, [pc, #80]	@ (8004d00 <TIM_OC6_SetConfig+0xc8>)
 8004cb0:	4293      	cmp	r3, r2
 8004cb2:	d109      	bne.n	8004cc8 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8004cb4:	697b      	ldr	r3, [r7, #20]
 8004cb6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004cba:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8004cbc:	683b      	ldr	r3, [r7, #0]
 8004cbe:	695b      	ldr	r3, [r3, #20]
 8004cc0:	029b      	lsls	r3, r3, #10
 8004cc2:	697a      	ldr	r2, [r7, #20]
 8004cc4:	4313      	orrs	r3, r2
 8004cc6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	697a      	ldr	r2, [r7, #20]
 8004ccc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	68fa      	ldr	r2, [r7, #12]
 8004cd2:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8004cd4:	683b      	ldr	r3, [r7, #0]
 8004cd6:	685a      	ldr	r2, [r3, #4]
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	693a      	ldr	r2, [r7, #16]
 8004ce0:	621a      	str	r2, [r3, #32]
}
 8004ce2:	bf00      	nop
 8004ce4:	371c      	adds	r7, #28
 8004ce6:	46bd      	mov	sp, r7
 8004ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cec:	4770      	bx	lr
 8004cee:	bf00      	nop
 8004cf0:	40012c00 	.word	0x40012c00
 8004cf4:	40013400 	.word	0x40013400
 8004cf8:	40014000 	.word	0x40014000
 8004cfc:	40014400 	.word	0x40014400
 8004d00:	40014800 	.word	0x40014800

08004d04 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004d04:	b480      	push	{r7}
 8004d06:	b085      	sub	sp, #20
 8004d08:	af00      	add	r7, sp, #0
 8004d0a:	6078      	str	r0, [r7, #4]
 8004d0c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004d14:	2b01      	cmp	r3, #1
 8004d16:	d101      	bne.n	8004d1c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004d18:	2302      	movs	r3, #2
 8004d1a:	e068      	b.n	8004dee <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	2201      	movs	r2, #1
 8004d20:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	2202      	movs	r2, #2
 8004d28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	685b      	ldr	r3, [r3, #4]
 8004d32:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	689b      	ldr	r3, [r3, #8]
 8004d3a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	4a2e      	ldr	r2, [pc, #184]	@ (8004dfc <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8004d42:	4293      	cmp	r3, r2
 8004d44:	d004      	beq.n	8004d50 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	4a2d      	ldr	r2, [pc, #180]	@ (8004e00 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8004d4c:	4293      	cmp	r3, r2
 8004d4e:	d108      	bne.n	8004d62 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8004d56:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004d58:	683b      	ldr	r3, [r7, #0]
 8004d5a:	685b      	ldr	r3, [r3, #4]
 8004d5c:	68fa      	ldr	r2, [r7, #12]
 8004d5e:	4313      	orrs	r3, r2
 8004d60:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004d68:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004d6a:	683b      	ldr	r3, [r7, #0]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	68fa      	ldr	r2, [r7, #12]
 8004d70:	4313      	orrs	r3, r2
 8004d72:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	68fa      	ldr	r2, [r7, #12]
 8004d7a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	4a1e      	ldr	r2, [pc, #120]	@ (8004dfc <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8004d82:	4293      	cmp	r3, r2
 8004d84:	d01d      	beq.n	8004dc2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004d8e:	d018      	beq.n	8004dc2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	4a1b      	ldr	r2, [pc, #108]	@ (8004e04 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8004d96:	4293      	cmp	r3, r2
 8004d98:	d013      	beq.n	8004dc2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	4a1a      	ldr	r2, [pc, #104]	@ (8004e08 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8004da0:	4293      	cmp	r3, r2
 8004da2:	d00e      	beq.n	8004dc2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	4a18      	ldr	r2, [pc, #96]	@ (8004e0c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8004daa:	4293      	cmp	r3, r2
 8004dac:	d009      	beq.n	8004dc2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	4a13      	ldr	r2, [pc, #76]	@ (8004e00 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8004db4:	4293      	cmp	r3, r2
 8004db6:	d004      	beq.n	8004dc2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	4a14      	ldr	r2, [pc, #80]	@ (8004e10 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8004dbe:	4293      	cmp	r3, r2
 8004dc0:	d10c      	bne.n	8004ddc <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004dc2:	68bb      	ldr	r3, [r7, #8]
 8004dc4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004dc8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004dca:	683b      	ldr	r3, [r7, #0]
 8004dcc:	689b      	ldr	r3, [r3, #8]
 8004dce:	68ba      	ldr	r2, [r7, #8]
 8004dd0:	4313      	orrs	r3, r2
 8004dd2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	68ba      	ldr	r2, [r7, #8]
 8004dda:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	2201      	movs	r2, #1
 8004de0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	2200      	movs	r2, #0
 8004de8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004dec:	2300      	movs	r3, #0
}
 8004dee:	4618      	mov	r0, r3
 8004df0:	3714      	adds	r7, #20
 8004df2:	46bd      	mov	sp, r7
 8004df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004df8:	4770      	bx	lr
 8004dfa:	bf00      	nop
 8004dfc:	40012c00 	.word	0x40012c00
 8004e00:	40013400 	.word	0x40013400
 8004e04:	40000400 	.word	0x40000400
 8004e08:	40000800 	.word	0x40000800
 8004e0c:	40000c00 	.word	0x40000c00
 8004e10:	40014000 	.word	0x40014000

08004e14 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004e14:	b580      	push	{r7, lr}
 8004e16:	b082      	sub	sp, #8
 8004e18:	af00      	add	r7, sp, #0
 8004e1a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d101      	bne.n	8004e26 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004e22:	2301      	movs	r3, #1
 8004e24:	e040      	b.n	8004ea8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d106      	bne.n	8004e3c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	2200      	movs	r2, #0
 8004e32:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004e36:	6878      	ldr	r0, [r7, #4]
 8004e38:	f7fc f97a 	bl	8001130 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	2224      	movs	r2, #36	@ 0x24
 8004e40:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	681a      	ldr	r2, [r3, #0]
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	f022 0201 	bic.w	r2, r2, #1
 8004e50:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d002      	beq.n	8004e60 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8004e5a:	6878      	ldr	r0, [r7, #4]
 8004e5c:	f000 ff58 	bl	8005d10 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004e60:	6878      	ldr	r0, [r7, #4]
 8004e62:	f000 fc9d 	bl	80057a0 <UART_SetConfig>
 8004e66:	4603      	mov	r3, r0
 8004e68:	2b01      	cmp	r3, #1
 8004e6a:	d101      	bne.n	8004e70 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8004e6c:	2301      	movs	r3, #1
 8004e6e:	e01b      	b.n	8004ea8 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	685a      	ldr	r2, [r3, #4]
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004e7e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	689a      	ldr	r2, [r3, #8]
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004e8e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	681a      	ldr	r2, [r3, #0]
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	f042 0201 	orr.w	r2, r2, #1
 8004e9e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004ea0:	6878      	ldr	r0, [r7, #4]
 8004ea2:	f000 ffd7 	bl	8005e54 <UART_CheckIdleState>
 8004ea6:	4603      	mov	r3, r0
}
 8004ea8:	4618      	mov	r0, r3
 8004eaa:	3708      	adds	r7, #8
 8004eac:	46bd      	mov	sp, r7
 8004eae:	bd80      	pop	{r7, pc}

08004eb0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004eb0:	b580      	push	{r7, lr}
 8004eb2:	b08a      	sub	sp, #40	@ 0x28
 8004eb4:	af02      	add	r7, sp, #8
 8004eb6:	60f8      	str	r0, [r7, #12]
 8004eb8:	60b9      	str	r1, [r7, #8]
 8004eba:	603b      	str	r3, [r7, #0]
 8004ebc:	4613      	mov	r3, r2
 8004ebe:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004ec4:	2b20      	cmp	r3, #32
 8004ec6:	d177      	bne.n	8004fb8 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8004ec8:	68bb      	ldr	r3, [r7, #8]
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d002      	beq.n	8004ed4 <HAL_UART_Transmit+0x24>
 8004ece:	88fb      	ldrh	r3, [r7, #6]
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d101      	bne.n	8004ed8 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8004ed4:	2301      	movs	r3, #1
 8004ed6:	e070      	b.n	8004fba <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	2200      	movs	r2, #0
 8004edc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	2221      	movs	r2, #33	@ 0x21
 8004ee4:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004ee6:	f7fc fbad 	bl	8001644 <HAL_GetTick>
 8004eea:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	88fa      	ldrh	r2, [r7, #6]
 8004ef0:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	88fa      	ldrh	r2, [r7, #6]
 8004ef8:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	689b      	ldr	r3, [r3, #8]
 8004f00:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004f04:	d108      	bne.n	8004f18 <HAL_UART_Transmit+0x68>
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	691b      	ldr	r3, [r3, #16]
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d104      	bne.n	8004f18 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8004f0e:	2300      	movs	r3, #0
 8004f10:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004f12:	68bb      	ldr	r3, [r7, #8]
 8004f14:	61bb      	str	r3, [r7, #24]
 8004f16:	e003      	b.n	8004f20 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8004f18:	68bb      	ldr	r3, [r7, #8]
 8004f1a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004f1c:	2300      	movs	r3, #0
 8004f1e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004f20:	e02f      	b.n	8004f82 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004f22:	683b      	ldr	r3, [r7, #0]
 8004f24:	9300      	str	r3, [sp, #0]
 8004f26:	697b      	ldr	r3, [r7, #20]
 8004f28:	2200      	movs	r2, #0
 8004f2a:	2180      	movs	r1, #128	@ 0x80
 8004f2c:	68f8      	ldr	r0, [r7, #12]
 8004f2e:	f001 f839 	bl	8005fa4 <UART_WaitOnFlagUntilTimeout>
 8004f32:	4603      	mov	r3, r0
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d004      	beq.n	8004f42 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	2220      	movs	r2, #32
 8004f3c:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8004f3e:	2303      	movs	r3, #3
 8004f40:	e03b      	b.n	8004fba <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8004f42:	69fb      	ldr	r3, [r7, #28]
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	d10b      	bne.n	8004f60 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004f48:	69bb      	ldr	r3, [r7, #24]
 8004f4a:	881a      	ldrh	r2, [r3, #0]
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004f54:	b292      	uxth	r2, r2
 8004f56:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8004f58:	69bb      	ldr	r3, [r7, #24]
 8004f5a:	3302      	adds	r3, #2
 8004f5c:	61bb      	str	r3, [r7, #24]
 8004f5e:	e007      	b.n	8004f70 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004f60:	69fb      	ldr	r3, [r7, #28]
 8004f62:	781a      	ldrb	r2, [r3, #0]
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8004f6a:	69fb      	ldr	r3, [r7, #28]
 8004f6c:	3301      	adds	r3, #1
 8004f6e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8004f76:	b29b      	uxth	r3, r3
 8004f78:	3b01      	subs	r3, #1
 8004f7a:	b29a      	uxth	r2, r3
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8004f88:	b29b      	uxth	r3, r3
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d1c9      	bne.n	8004f22 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004f8e:	683b      	ldr	r3, [r7, #0]
 8004f90:	9300      	str	r3, [sp, #0]
 8004f92:	697b      	ldr	r3, [r7, #20]
 8004f94:	2200      	movs	r2, #0
 8004f96:	2140      	movs	r1, #64	@ 0x40
 8004f98:	68f8      	ldr	r0, [r7, #12]
 8004f9a:	f001 f803 	bl	8005fa4 <UART_WaitOnFlagUntilTimeout>
 8004f9e:	4603      	mov	r3, r0
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	d004      	beq.n	8004fae <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	2220      	movs	r2, #32
 8004fa8:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8004faa:	2303      	movs	r3, #3
 8004fac:	e005      	b.n	8004fba <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	2220      	movs	r2, #32
 8004fb2:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8004fb4:	2300      	movs	r3, #0
 8004fb6:	e000      	b.n	8004fba <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8004fb8:	2302      	movs	r3, #2
  }
}
 8004fba:	4618      	mov	r0, r3
 8004fbc:	3720      	adds	r7, #32
 8004fbe:	46bd      	mov	sp, r7
 8004fc0:	bd80      	pop	{r7, pc}

08004fc2 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004fc2:	b580      	push	{r7, lr}
 8004fc4:	b08a      	sub	sp, #40	@ 0x28
 8004fc6:	af02      	add	r7, sp, #8
 8004fc8:	60f8      	str	r0, [r7, #12]
 8004fca:	60b9      	str	r1, [r7, #8]
 8004fcc:	603b      	str	r3, [r7, #0]
 8004fce:	4613      	mov	r3, r2
 8004fd0:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004fd8:	2b20      	cmp	r3, #32
 8004fda:	f040 80b6 	bne.w	800514a <HAL_UART_Receive+0x188>
  {
    if ((pData == NULL) || (Size == 0U))
 8004fde:	68bb      	ldr	r3, [r7, #8]
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d002      	beq.n	8004fea <HAL_UART_Receive+0x28>
 8004fe4:	88fb      	ldrh	r3, [r7, #6]
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d101      	bne.n	8004fee <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8004fea:	2301      	movs	r3, #1
 8004fec:	e0ae      	b.n	800514c <HAL_UART_Receive+0x18a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	2200      	movs	r2, #0
 8004ff2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	2222      	movs	r2, #34	@ 0x22
 8004ffa:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	2200      	movs	r2, #0
 8005002:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005004:	f7fc fb1e 	bl	8001644 <HAL_GetTick>
 8005008:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	88fa      	ldrh	r2, [r7, #6]
 800500e:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
    huart->RxXferCount = Size;
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	88fa      	ldrh	r2, [r7, #6]
 8005016:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	689b      	ldr	r3, [r3, #8]
 800501e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005022:	d10e      	bne.n	8005042 <HAL_UART_Receive+0x80>
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	691b      	ldr	r3, [r3, #16]
 8005028:	2b00      	cmp	r3, #0
 800502a:	d105      	bne.n	8005038 <HAL_UART_Receive+0x76>
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8005032:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005036:	e02d      	b.n	8005094 <HAL_UART_Receive+0xd2>
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	22ff      	movs	r2, #255	@ 0xff
 800503c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005040:	e028      	b.n	8005094 <HAL_UART_Receive+0xd2>
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	689b      	ldr	r3, [r3, #8]
 8005046:	2b00      	cmp	r3, #0
 8005048:	d10d      	bne.n	8005066 <HAL_UART_Receive+0xa4>
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	691b      	ldr	r3, [r3, #16]
 800504e:	2b00      	cmp	r3, #0
 8005050:	d104      	bne.n	800505c <HAL_UART_Receive+0x9a>
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	22ff      	movs	r2, #255	@ 0xff
 8005056:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800505a:	e01b      	b.n	8005094 <HAL_UART_Receive+0xd2>
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	227f      	movs	r2, #127	@ 0x7f
 8005060:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005064:	e016      	b.n	8005094 <HAL_UART_Receive+0xd2>
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	689b      	ldr	r3, [r3, #8]
 800506a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800506e:	d10d      	bne.n	800508c <HAL_UART_Receive+0xca>
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	691b      	ldr	r3, [r3, #16]
 8005074:	2b00      	cmp	r3, #0
 8005076:	d104      	bne.n	8005082 <HAL_UART_Receive+0xc0>
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	227f      	movs	r2, #127	@ 0x7f
 800507c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005080:	e008      	b.n	8005094 <HAL_UART_Receive+0xd2>
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	223f      	movs	r2, #63	@ 0x3f
 8005086:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800508a:	e003      	b.n	8005094 <HAL_UART_Receive+0xd2>
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	2200      	movs	r2, #0
 8005090:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    uhMask = huart->Mask;
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800509a:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	689b      	ldr	r3, [r3, #8]
 80050a0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80050a4:	d108      	bne.n	80050b8 <HAL_UART_Receive+0xf6>
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	691b      	ldr	r3, [r3, #16]
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d104      	bne.n	80050b8 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 80050ae:	2300      	movs	r3, #0
 80050b0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80050b2:	68bb      	ldr	r3, [r7, #8]
 80050b4:	61bb      	str	r3, [r7, #24]
 80050b6:	e003      	b.n	80050c0 <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 80050b8:	68bb      	ldr	r3, [r7, #8]
 80050ba:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80050bc:	2300      	movs	r3, #0
 80050be:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 80050c0:	e037      	b.n	8005132 <HAL_UART_Receive+0x170>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80050c2:	683b      	ldr	r3, [r7, #0]
 80050c4:	9300      	str	r3, [sp, #0]
 80050c6:	697b      	ldr	r3, [r7, #20]
 80050c8:	2200      	movs	r2, #0
 80050ca:	2120      	movs	r1, #32
 80050cc:	68f8      	ldr	r0, [r7, #12]
 80050ce:	f000 ff69 	bl	8005fa4 <UART_WaitOnFlagUntilTimeout>
 80050d2:	4603      	mov	r3, r0
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d005      	beq.n	80050e4 <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	2220      	movs	r2, #32
 80050dc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        return HAL_TIMEOUT;
 80050e0:	2303      	movs	r3, #3
 80050e2:	e033      	b.n	800514c <HAL_UART_Receive+0x18a>
      }
      if (pdata8bits == NULL)
 80050e4:	69fb      	ldr	r3, [r7, #28]
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d10c      	bne.n	8005104 <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80050f0:	b29a      	uxth	r2, r3
 80050f2:	8a7b      	ldrh	r3, [r7, #18]
 80050f4:	4013      	ands	r3, r2
 80050f6:	b29a      	uxth	r2, r3
 80050f8:	69bb      	ldr	r3, [r7, #24]
 80050fa:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80050fc:	69bb      	ldr	r3, [r7, #24]
 80050fe:	3302      	adds	r3, #2
 8005100:	61bb      	str	r3, [r7, #24]
 8005102:	e00d      	b.n	8005120 <HAL_UART_Receive+0x15e>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800510a:	b29b      	uxth	r3, r3
 800510c:	b2da      	uxtb	r2, r3
 800510e:	8a7b      	ldrh	r3, [r7, #18]
 8005110:	b2db      	uxtb	r3, r3
 8005112:	4013      	ands	r3, r2
 8005114:	b2da      	uxtb	r2, r3
 8005116:	69fb      	ldr	r3, [r7, #28]
 8005118:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 800511a:	69fb      	ldr	r3, [r7, #28]
 800511c:	3301      	adds	r3, #1
 800511e:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005126:	b29b      	uxth	r3, r3
 8005128:	3b01      	subs	r3, #1
 800512a:	b29a      	uxth	r2, r3
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    while (huart->RxXferCount > 0U)
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005138:	b29b      	uxth	r3, r3
 800513a:	2b00      	cmp	r3, #0
 800513c:	d1c1      	bne.n	80050c2 <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	2220      	movs	r2, #32
 8005142:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    return HAL_OK;
 8005146:	2300      	movs	r3, #0
 8005148:	e000      	b.n	800514c <HAL_UART_Receive+0x18a>
  }
  else
  {
    return HAL_BUSY;
 800514a:	2302      	movs	r3, #2
  }
}
 800514c:	4618      	mov	r0, r3
 800514e:	3720      	adds	r7, #32
 8005150:	46bd      	mov	sp, r7
 8005152:	bd80      	pop	{r7, pc}

08005154 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005154:	b580      	push	{r7, lr}
 8005156:	b0ba      	sub	sp, #232	@ 0xe8
 8005158:	af00      	add	r7, sp, #0
 800515a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	69db      	ldr	r3, [r3, #28]
 8005162:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	689b      	ldr	r3, [r3, #8]
 8005176:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800517a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800517e:	f640 030f 	movw	r3, #2063	@ 0x80f
 8005182:	4013      	ands	r3, r2
 8005184:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8005188:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800518c:	2b00      	cmp	r3, #0
 800518e:	d115      	bne.n	80051bc <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8005190:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005194:	f003 0320 	and.w	r3, r3, #32
 8005198:	2b00      	cmp	r3, #0
 800519a:	d00f      	beq.n	80051bc <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800519c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80051a0:	f003 0320 	and.w	r3, r3, #32
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d009      	beq.n	80051bc <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	f000 82ca 	beq.w	8005746 <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80051b6:	6878      	ldr	r0, [r7, #4]
 80051b8:	4798      	blx	r3
      }
      return;
 80051ba:	e2c4      	b.n	8005746 <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 80051bc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	f000 8117 	beq.w	80053f4 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80051c6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80051ca:	f003 0301 	and.w	r3, r3, #1
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d106      	bne.n	80051e0 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80051d2:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80051d6:	4b85      	ldr	r3, [pc, #532]	@ (80053ec <HAL_UART_IRQHandler+0x298>)
 80051d8:	4013      	ands	r3, r2
 80051da:	2b00      	cmp	r3, #0
 80051dc:	f000 810a 	beq.w	80053f4 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80051e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80051e4:	f003 0301 	and.w	r3, r3, #1
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d011      	beq.n	8005210 <HAL_UART_IRQHandler+0xbc>
 80051ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80051f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d00b      	beq.n	8005210 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	2201      	movs	r2, #1
 80051fe:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005206:	f043 0201 	orr.w	r2, r3, #1
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005210:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005214:	f003 0302 	and.w	r3, r3, #2
 8005218:	2b00      	cmp	r3, #0
 800521a:	d011      	beq.n	8005240 <HAL_UART_IRQHandler+0xec>
 800521c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005220:	f003 0301 	and.w	r3, r3, #1
 8005224:	2b00      	cmp	r3, #0
 8005226:	d00b      	beq.n	8005240 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	2202      	movs	r2, #2
 800522e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005236:	f043 0204 	orr.w	r2, r3, #4
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005240:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005244:	f003 0304 	and.w	r3, r3, #4
 8005248:	2b00      	cmp	r3, #0
 800524a:	d011      	beq.n	8005270 <HAL_UART_IRQHandler+0x11c>
 800524c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005250:	f003 0301 	and.w	r3, r3, #1
 8005254:	2b00      	cmp	r3, #0
 8005256:	d00b      	beq.n	8005270 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	2204      	movs	r2, #4
 800525e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005266:	f043 0202 	orr.w	r2, r3, #2
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8005270:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005274:	f003 0308 	and.w	r3, r3, #8
 8005278:	2b00      	cmp	r3, #0
 800527a:	d017      	beq.n	80052ac <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800527c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005280:	f003 0320 	and.w	r3, r3, #32
 8005284:	2b00      	cmp	r3, #0
 8005286:	d105      	bne.n	8005294 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8005288:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800528c:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005290:	2b00      	cmp	r3, #0
 8005292:	d00b      	beq.n	80052ac <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	2208      	movs	r2, #8
 800529a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80052a2:	f043 0208 	orr.w	r2, r3, #8
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80052ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80052b0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d012      	beq.n	80052de <HAL_UART_IRQHandler+0x18a>
 80052b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80052bc:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d00c      	beq.n	80052de <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80052cc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80052d4:	f043 0220 	orr.w	r2, r3, #32
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	f000 8230 	beq.w	800574a <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80052ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80052ee:	f003 0320 	and.w	r3, r3, #32
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d00d      	beq.n	8005312 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80052f6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80052fa:	f003 0320 	and.w	r3, r3, #32
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d007      	beq.n	8005312 <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005306:	2b00      	cmp	r3, #0
 8005308:	d003      	beq.n	8005312 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800530e:	6878      	ldr	r0, [r7, #4]
 8005310:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005318:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	689b      	ldr	r3, [r3, #8]
 8005322:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005326:	2b40      	cmp	r3, #64	@ 0x40
 8005328:	d005      	beq.n	8005336 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800532a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800532e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005332:	2b00      	cmp	r3, #0
 8005334:	d04f      	beq.n	80053d6 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005336:	6878      	ldr	r0, [r7, #4]
 8005338:	f000 fea1 	bl	800607e <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	689b      	ldr	r3, [r3, #8]
 8005342:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005346:	2b40      	cmp	r3, #64	@ 0x40
 8005348:	d141      	bne.n	80053ce <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	3308      	adds	r3, #8
 8005350:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005354:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005358:	e853 3f00 	ldrex	r3, [r3]
 800535c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005360:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005364:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005368:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	3308      	adds	r3, #8
 8005372:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8005376:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800537a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800537e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8005382:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8005386:	e841 2300 	strex	r3, r2, [r1]
 800538a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800538e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005392:	2b00      	cmp	r3, #0
 8005394:	d1d9      	bne.n	800534a <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800539a:	2b00      	cmp	r3, #0
 800539c:	d013      	beq.n	80053c6 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80053a2:	4a13      	ldr	r2, [pc, #76]	@ (80053f0 <HAL_UART_IRQHandler+0x29c>)
 80053a4:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80053aa:	4618      	mov	r0, r3
 80053ac:	f7fd fa6d 	bl	800288a <HAL_DMA_Abort_IT>
 80053b0:	4603      	mov	r3, r0
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d017      	beq.n	80053e6 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80053ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80053bc:	687a      	ldr	r2, [r7, #4]
 80053be:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80053c0:	4610      	mov	r0, r2
 80053c2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80053c4:	e00f      	b.n	80053e6 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80053c6:	6878      	ldr	r0, [r7, #4]
 80053c8:	f000 f9d4 	bl	8005774 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80053cc:	e00b      	b.n	80053e6 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80053ce:	6878      	ldr	r0, [r7, #4]
 80053d0:	f000 f9d0 	bl	8005774 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80053d4:	e007      	b.n	80053e6 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80053d6:	6878      	ldr	r0, [r7, #4]
 80053d8:	f000 f9cc 	bl	8005774 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	2200      	movs	r2, #0
 80053e0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 80053e4:	e1b1      	b.n	800574a <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80053e6:	bf00      	nop
    return;
 80053e8:	e1af      	b.n	800574a <HAL_UART_IRQHandler+0x5f6>
 80053ea:	bf00      	nop
 80053ec:	04000120 	.word	0x04000120
 80053f0:	08006147 	.word	0x08006147

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80053f8:	2b01      	cmp	r3, #1
 80053fa:	f040 816a 	bne.w	80056d2 <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80053fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005402:	f003 0310 	and.w	r3, r3, #16
 8005406:	2b00      	cmp	r3, #0
 8005408:	f000 8163 	beq.w	80056d2 <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800540c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005410:	f003 0310 	and.w	r3, r3, #16
 8005414:	2b00      	cmp	r3, #0
 8005416:	f000 815c 	beq.w	80056d2 <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	2210      	movs	r2, #16
 8005420:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	689b      	ldr	r3, [r3, #8]
 8005428:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800542c:	2b40      	cmp	r3, #64	@ 0x40
 800542e:	f040 80d4 	bne.w	80055da <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	685b      	ldr	r3, [r3, #4]
 800543a:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800543e:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005442:	2b00      	cmp	r3, #0
 8005444:	f000 80ad 	beq.w	80055a2 <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800544e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005452:	429a      	cmp	r2, r3
 8005454:	f080 80a5 	bcs.w	80055a2 <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800545e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	f003 0320 	and.w	r3, r3, #32
 800546e:	2b00      	cmp	r3, #0
 8005470:	f040 8086 	bne.w	8005580 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800547c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005480:	e853 3f00 	ldrex	r3, [r3]
 8005484:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8005488:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800548c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005490:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	461a      	mov	r2, r3
 800549a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800549e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80054a2:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054a6:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80054aa:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80054ae:	e841 2300 	strex	r3, r2, [r1]
 80054b2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80054b6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d1da      	bne.n	8005474 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	3308      	adds	r3, #8
 80054c4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054c6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80054c8:	e853 3f00 	ldrex	r3, [r3]
 80054cc:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80054ce:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80054d0:	f023 0301 	bic.w	r3, r3, #1
 80054d4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	3308      	adds	r3, #8
 80054de:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80054e2:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80054e6:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054e8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80054ea:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80054ee:	e841 2300 	strex	r3, r2, [r1]
 80054f2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80054f4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d1e1      	bne.n	80054be <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	3308      	adds	r3, #8
 8005500:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005502:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005504:	e853 3f00 	ldrex	r3, [r3]
 8005508:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800550a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800550c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005510:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	3308      	adds	r3, #8
 800551a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800551e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005520:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005522:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005524:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005526:	e841 2300 	strex	r3, r2, [r1]
 800552a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800552c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800552e:	2b00      	cmp	r3, #0
 8005530:	d1e3      	bne.n	80054fa <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	2220      	movs	r2, #32
 8005536:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	2200      	movs	r2, #0
 800553e:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005546:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005548:	e853 3f00 	ldrex	r3, [r3]
 800554c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800554e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005550:	f023 0310 	bic.w	r3, r3, #16
 8005554:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	461a      	mov	r2, r3
 800555e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005562:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005564:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005566:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005568:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800556a:	e841 2300 	strex	r3, r2, [r1]
 800556e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005570:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005572:	2b00      	cmp	r3, #0
 8005574:	d1e4      	bne.n	8005540 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800557a:	4618      	mov	r0, r3
 800557c:	f7fd f947 	bl	800280e <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	2202      	movs	r2, #2
 8005584:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005592:	b29b      	uxth	r3, r3
 8005594:	1ad3      	subs	r3, r2, r3
 8005596:	b29b      	uxth	r3, r3
 8005598:	4619      	mov	r1, r3
 800559a:	6878      	ldr	r0, [r7, #4]
 800559c:	f000 f8f4 	bl	8005788 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80055a0:	e0d5      	b.n	800574e <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80055a8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80055ac:	429a      	cmp	r2, r3
 80055ae:	f040 80ce 	bne.w	800574e <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	f003 0320 	and.w	r3, r3, #32
 80055be:	2b20      	cmp	r3, #32
 80055c0:	f040 80c5 	bne.w	800574e <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	2202      	movs	r2, #2
 80055c8:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80055d0:	4619      	mov	r1, r3
 80055d2:	6878      	ldr	r0, [r7, #4]
 80055d4:	f000 f8d8 	bl	8005788 <HAL_UARTEx_RxEventCallback>
      return;
 80055d8:	e0b9      	b.n	800574e <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80055e6:	b29b      	uxth	r3, r3
 80055e8:	1ad3      	subs	r3, r2, r3
 80055ea:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80055f4:	b29b      	uxth	r3, r3
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	f000 80ab 	beq.w	8005752 <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 80055fc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005600:	2b00      	cmp	r3, #0
 8005602:	f000 80a6 	beq.w	8005752 <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800560c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800560e:	e853 3f00 	ldrex	r3, [r3]
 8005612:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005614:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005616:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800561a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	461a      	mov	r2, r3
 8005624:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8005628:	647b      	str	r3, [r7, #68]	@ 0x44
 800562a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800562c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800562e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005630:	e841 2300 	strex	r3, r2, [r1]
 8005634:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005636:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005638:	2b00      	cmp	r3, #0
 800563a:	d1e4      	bne.n	8005606 <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	3308      	adds	r3, #8
 8005642:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005644:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005646:	e853 3f00 	ldrex	r3, [r3]
 800564a:	623b      	str	r3, [r7, #32]
   return(result);
 800564c:	6a3b      	ldr	r3, [r7, #32]
 800564e:	f023 0301 	bic.w	r3, r3, #1
 8005652:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	3308      	adds	r3, #8
 800565c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8005660:	633a      	str	r2, [r7, #48]	@ 0x30
 8005662:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005664:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005666:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005668:	e841 2300 	strex	r3, r2, [r1]
 800566c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800566e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005670:	2b00      	cmp	r3, #0
 8005672:	d1e3      	bne.n	800563c <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	2220      	movs	r2, #32
 8005678:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	2200      	movs	r2, #0
 8005680:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	2200      	movs	r2, #0
 8005686:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800568e:	693b      	ldr	r3, [r7, #16]
 8005690:	e853 3f00 	ldrex	r3, [r3]
 8005694:	60fb      	str	r3, [r7, #12]
   return(result);
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	f023 0310 	bic.w	r3, r3, #16
 800569c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	461a      	mov	r2, r3
 80056a6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80056aa:	61fb      	str	r3, [r7, #28]
 80056ac:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056ae:	69b9      	ldr	r1, [r7, #24]
 80056b0:	69fa      	ldr	r2, [r7, #28]
 80056b2:	e841 2300 	strex	r3, r2, [r1]
 80056b6:	617b      	str	r3, [r7, #20]
   return(result);
 80056b8:	697b      	ldr	r3, [r7, #20]
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d1e4      	bne.n	8005688 <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	2202      	movs	r2, #2
 80056c2:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80056c4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80056c8:	4619      	mov	r1, r3
 80056ca:	6878      	ldr	r0, [r7, #4]
 80056cc:	f000 f85c 	bl	8005788 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80056d0:	e03f      	b.n	8005752 <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80056d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80056d6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d00e      	beq.n	80056fc <HAL_UART_IRQHandler+0x5a8>
 80056de:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80056e2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d008      	beq.n	80056fc <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80056f2:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80056f4:	6878      	ldr	r0, [r7, #4]
 80056f6:	f000 fd66 	bl	80061c6 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80056fa:	e02d      	b.n	8005758 <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 80056fc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005700:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005704:	2b00      	cmp	r3, #0
 8005706:	d00e      	beq.n	8005726 <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8005708:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800570c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005710:	2b00      	cmp	r3, #0
 8005712:	d008      	beq.n	8005726 <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005718:	2b00      	cmp	r3, #0
 800571a:	d01c      	beq.n	8005756 <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005720:	6878      	ldr	r0, [r7, #4]
 8005722:	4798      	blx	r3
    }
    return;
 8005724:	e017      	b.n	8005756 <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8005726:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800572a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800572e:	2b00      	cmp	r3, #0
 8005730:	d012      	beq.n	8005758 <HAL_UART_IRQHandler+0x604>
 8005732:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005736:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800573a:	2b00      	cmp	r3, #0
 800573c:	d00c      	beq.n	8005758 <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 800573e:	6878      	ldr	r0, [r7, #4]
 8005740:	f000 fd17 	bl	8006172 <UART_EndTransmit_IT>
    return;
 8005744:	e008      	b.n	8005758 <HAL_UART_IRQHandler+0x604>
      return;
 8005746:	bf00      	nop
 8005748:	e006      	b.n	8005758 <HAL_UART_IRQHandler+0x604>
    return;
 800574a:	bf00      	nop
 800574c:	e004      	b.n	8005758 <HAL_UART_IRQHandler+0x604>
      return;
 800574e:	bf00      	nop
 8005750:	e002      	b.n	8005758 <HAL_UART_IRQHandler+0x604>
      return;
 8005752:	bf00      	nop
 8005754:	e000      	b.n	8005758 <HAL_UART_IRQHandler+0x604>
    return;
 8005756:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8005758:	37e8      	adds	r7, #232	@ 0xe8
 800575a:	46bd      	mov	sp, r7
 800575c:	bd80      	pop	{r7, pc}
 800575e:	bf00      	nop

08005760 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005760:	b480      	push	{r7}
 8005762:	b083      	sub	sp, #12
 8005764:	af00      	add	r7, sp, #0
 8005766:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8005768:	bf00      	nop
 800576a:	370c      	adds	r7, #12
 800576c:	46bd      	mov	sp, r7
 800576e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005772:	4770      	bx	lr

08005774 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005774:	b480      	push	{r7}
 8005776:	b083      	sub	sp, #12
 8005778:	af00      	add	r7, sp, #0
 800577a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800577c:	bf00      	nop
 800577e:	370c      	adds	r7, #12
 8005780:	46bd      	mov	sp, r7
 8005782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005786:	4770      	bx	lr

08005788 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005788:	b480      	push	{r7}
 800578a:	b083      	sub	sp, #12
 800578c:	af00      	add	r7, sp, #0
 800578e:	6078      	str	r0, [r7, #4]
 8005790:	460b      	mov	r3, r1
 8005792:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005794:	bf00      	nop
 8005796:	370c      	adds	r7, #12
 8005798:	46bd      	mov	sp, r7
 800579a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800579e:	4770      	bx	lr

080057a0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80057a0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80057a4:	b08a      	sub	sp, #40	@ 0x28
 80057a6:	af00      	add	r7, sp, #0
 80057a8:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80057aa:	2300      	movs	r3, #0
 80057ac:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	689a      	ldr	r2, [r3, #8]
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	691b      	ldr	r3, [r3, #16]
 80057b8:	431a      	orrs	r2, r3
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	695b      	ldr	r3, [r3, #20]
 80057be:	431a      	orrs	r2, r3
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	69db      	ldr	r3, [r3, #28]
 80057c4:	4313      	orrs	r3, r2
 80057c6:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	681a      	ldr	r2, [r3, #0]
 80057ce:	4ba4      	ldr	r3, [pc, #656]	@ (8005a60 <UART_SetConfig+0x2c0>)
 80057d0:	4013      	ands	r3, r2
 80057d2:	68fa      	ldr	r2, [r7, #12]
 80057d4:	6812      	ldr	r2, [r2, #0]
 80057d6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80057d8:	430b      	orrs	r3, r1
 80057da:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	685b      	ldr	r3, [r3, #4]
 80057e2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	68da      	ldr	r2, [r3, #12]
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	430a      	orrs	r2, r1
 80057f0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	699b      	ldr	r3, [r3, #24]
 80057f6:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	4a99      	ldr	r2, [pc, #612]	@ (8005a64 <UART_SetConfig+0x2c4>)
 80057fe:	4293      	cmp	r3, r2
 8005800:	d004      	beq.n	800580c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	6a1b      	ldr	r3, [r3, #32]
 8005806:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005808:	4313      	orrs	r3, r2
 800580a:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	689b      	ldr	r3, [r3, #8]
 8005812:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800581c:	430a      	orrs	r2, r1
 800581e:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	4a90      	ldr	r2, [pc, #576]	@ (8005a68 <UART_SetConfig+0x2c8>)
 8005826:	4293      	cmp	r3, r2
 8005828:	d126      	bne.n	8005878 <UART_SetConfig+0xd8>
 800582a:	4b90      	ldr	r3, [pc, #576]	@ (8005a6c <UART_SetConfig+0x2cc>)
 800582c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005830:	f003 0303 	and.w	r3, r3, #3
 8005834:	2b03      	cmp	r3, #3
 8005836:	d81b      	bhi.n	8005870 <UART_SetConfig+0xd0>
 8005838:	a201      	add	r2, pc, #4	@ (adr r2, 8005840 <UART_SetConfig+0xa0>)
 800583a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800583e:	bf00      	nop
 8005840:	08005851 	.word	0x08005851
 8005844:	08005861 	.word	0x08005861
 8005848:	08005859 	.word	0x08005859
 800584c:	08005869 	.word	0x08005869
 8005850:	2301      	movs	r3, #1
 8005852:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005856:	e116      	b.n	8005a86 <UART_SetConfig+0x2e6>
 8005858:	2302      	movs	r3, #2
 800585a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800585e:	e112      	b.n	8005a86 <UART_SetConfig+0x2e6>
 8005860:	2304      	movs	r3, #4
 8005862:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005866:	e10e      	b.n	8005a86 <UART_SetConfig+0x2e6>
 8005868:	2308      	movs	r3, #8
 800586a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800586e:	e10a      	b.n	8005a86 <UART_SetConfig+0x2e6>
 8005870:	2310      	movs	r3, #16
 8005872:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005876:	e106      	b.n	8005a86 <UART_SetConfig+0x2e6>
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	4a7c      	ldr	r2, [pc, #496]	@ (8005a70 <UART_SetConfig+0x2d0>)
 800587e:	4293      	cmp	r3, r2
 8005880:	d138      	bne.n	80058f4 <UART_SetConfig+0x154>
 8005882:	4b7a      	ldr	r3, [pc, #488]	@ (8005a6c <UART_SetConfig+0x2cc>)
 8005884:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005888:	f003 030c 	and.w	r3, r3, #12
 800588c:	2b0c      	cmp	r3, #12
 800588e:	d82d      	bhi.n	80058ec <UART_SetConfig+0x14c>
 8005890:	a201      	add	r2, pc, #4	@ (adr r2, 8005898 <UART_SetConfig+0xf8>)
 8005892:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005896:	bf00      	nop
 8005898:	080058cd 	.word	0x080058cd
 800589c:	080058ed 	.word	0x080058ed
 80058a0:	080058ed 	.word	0x080058ed
 80058a4:	080058ed 	.word	0x080058ed
 80058a8:	080058dd 	.word	0x080058dd
 80058ac:	080058ed 	.word	0x080058ed
 80058b0:	080058ed 	.word	0x080058ed
 80058b4:	080058ed 	.word	0x080058ed
 80058b8:	080058d5 	.word	0x080058d5
 80058bc:	080058ed 	.word	0x080058ed
 80058c0:	080058ed 	.word	0x080058ed
 80058c4:	080058ed 	.word	0x080058ed
 80058c8:	080058e5 	.word	0x080058e5
 80058cc:	2300      	movs	r3, #0
 80058ce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80058d2:	e0d8      	b.n	8005a86 <UART_SetConfig+0x2e6>
 80058d4:	2302      	movs	r3, #2
 80058d6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80058da:	e0d4      	b.n	8005a86 <UART_SetConfig+0x2e6>
 80058dc:	2304      	movs	r3, #4
 80058de:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80058e2:	e0d0      	b.n	8005a86 <UART_SetConfig+0x2e6>
 80058e4:	2308      	movs	r3, #8
 80058e6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80058ea:	e0cc      	b.n	8005a86 <UART_SetConfig+0x2e6>
 80058ec:	2310      	movs	r3, #16
 80058ee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80058f2:	e0c8      	b.n	8005a86 <UART_SetConfig+0x2e6>
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	4a5e      	ldr	r2, [pc, #376]	@ (8005a74 <UART_SetConfig+0x2d4>)
 80058fa:	4293      	cmp	r3, r2
 80058fc:	d125      	bne.n	800594a <UART_SetConfig+0x1aa>
 80058fe:	4b5b      	ldr	r3, [pc, #364]	@ (8005a6c <UART_SetConfig+0x2cc>)
 8005900:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005904:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8005908:	2b30      	cmp	r3, #48	@ 0x30
 800590a:	d016      	beq.n	800593a <UART_SetConfig+0x19a>
 800590c:	2b30      	cmp	r3, #48	@ 0x30
 800590e:	d818      	bhi.n	8005942 <UART_SetConfig+0x1a2>
 8005910:	2b20      	cmp	r3, #32
 8005912:	d00a      	beq.n	800592a <UART_SetConfig+0x18a>
 8005914:	2b20      	cmp	r3, #32
 8005916:	d814      	bhi.n	8005942 <UART_SetConfig+0x1a2>
 8005918:	2b00      	cmp	r3, #0
 800591a:	d002      	beq.n	8005922 <UART_SetConfig+0x182>
 800591c:	2b10      	cmp	r3, #16
 800591e:	d008      	beq.n	8005932 <UART_SetConfig+0x192>
 8005920:	e00f      	b.n	8005942 <UART_SetConfig+0x1a2>
 8005922:	2300      	movs	r3, #0
 8005924:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005928:	e0ad      	b.n	8005a86 <UART_SetConfig+0x2e6>
 800592a:	2302      	movs	r3, #2
 800592c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005930:	e0a9      	b.n	8005a86 <UART_SetConfig+0x2e6>
 8005932:	2304      	movs	r3, #4
 8005934:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005938:	e0a5      	b.n	8005a86 <UART_SetConfig+0x2e6>
 800593a:	2308      	movs	r3, #8
 800593c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005940:	e0a1      	b.n	8005a86 <UART_SetConfig+0x2e6>
 8005942:	2310      	movs	r3, #16
 8005944:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005948:	e09d      	b.n	8005a86 <UART_SetConfig+0x2e6>
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	4a4a      	ldr	r2, [pc, #296]	@ (8005a78 <UART_SetConfig+0x2d8>)
 8005950:	4293      	cmp	r3, r2
 8005952:	d125      	bne.n	80059a0 <UART_SetConfig+0x200>
 8005954:	4b45      	ldr	r3, [pc, #276]	@ (8005a6c <UART_SetConfig+0x2cc>)
 8005956:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800595a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800595e:	2bc0      	cmp	r3, #192	@ 0xc0
 8005960:	d016      	beq.n	8005990 <UART_SetConfig+0x1f0>
 8005962:	2bc0      	cmp	r3, #192	@ 0xc0
 8005964:	d818      	bhi.n	8005998 <UART_SetConfig+0x1f8>
 8005966:	2b80      	cmp	r3, #128	@ 0x80
 8005968:	d00a      	beq.n	8005980 <UART_SetConfig+0x1e0>
 800596a:	2b80      	cmp	r3, #128	@ 0x80
 800596c:	d814      	bhi.n	8005998 <UART_SetConfig+0x1f8>
 800596e:	2b00      	cmp	r3, #0
 8005970:	d002      	beq.n	8005978 <UART_SetConfig+0x1d8>
 8005972:	2b40      	cmp	r3, #64	@ 0x40
 8005974:	d008      	beq.n	8005988 <UART_SetConfig+0x1e8>
 8005976:	e00f      	b.n	8005998 <UART_SetConfig+0x1f8>
 8005978:	2300      	movs	r3, #0
 800597a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800597e:	e082      	b.n	8005a86 <UART_SetConfig+0x2e6>
 8005980:	2302      	movs	r3, #2
 8005982:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005986:	e07e      	b.n	8005a86 <UART_SetConfig+0x2e6>
 8005988:	2304      	movs	r3, #4
 800598a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800598e:	e07a      	b.n	8005a86 <UART_SetConfig+0x2e6>
 8005990:	2308      	movs	r3, #8
 8005992:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005996:	e076      	b.n	8005a86 <UART_SetConfig+0x2e6>
 8005998:	2310      	movs	r3, #16
 800599a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800599e:	e072      	b.n	8005a86 <UART_SetConfig+0x2e6>
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	4a35      	ldr	r2, [pc, #212]	@ (8005a7c <UART_SetConfig+0x2dc>)
 80059a6:	4293      	cmp	r3, r2
 80059a8:	d12a      	bne.n	8005a00 <UART_SetConfig+0x260>
 80059aa:	4b30      	ldr	r3, [pc, #192]	@ (8005a6c <UART_SetConfig+0x2cc>)
 80059ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80059b0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80059b4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80059b8:	d01a      	beq.n	80059f0 <UART_SetConfig+0x250>
 80059ba:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80059be:	d81b      	bhi.n	80059f8 <UART_SetConfig+0x258>
 80059c0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80059c4:	d00c      	beq.n	80059e0 <UART_SetConfig+0x240>
 80059c6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80059ca:	d815      	bhi.n	80059f8 <UART_SetConfig+0x258>
 80059cc:	2b00      	cmp	r3, #0
 80059ce:	d003      	beq.n	80059d8 <UART_SetConfig+0x238>
 80059d0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80059d4:	d008      	beq.n	80059e8 <UART_SetConfig+0x248>
 80059d6:	e00f      	b.n	80059f8 <UART_SetConfig+0x258>
 80059d8:	2300      	movs	r3, #0
 80059da:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80059de:	e052      	b.n	8005a86 <UART_SetConfig+0x2e6>
 80059e0:	2302      	movs	r3, #2
 80059e2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80059e6:	e04e      	b.n	8005a86 <UART_SetConfig+0x2e6>
 80059e8:	2304      	movs	r3, #4
 80059ea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80059ee:	e04a      	b.n	8005a86 <UART_SetConfig+0x2e6>
 80059f0:	2308      	movs	r3, #8
 80059f2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80059f6:	e046      	b.n	8005a86 <UART_SetConfig+0x2e6>
 80059f8:	2310      	movs	r3, #16
 80059fa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80059fe:	e042      	b.n	8005a86 <UART_SetConfig+0x2e6>
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	4a17      	ldr	r2, [pc, #92]	@ (8005a64 <UART_SetConfig+0x2c4>)
 8005a06:	4293      	cmp	r3, r2
 8005a08:	d13a      	bne.n	8005a80 <UART_SetConfig+0x2e0>
 8005a0a:	4b18      	ldr	r3, [pc, #96]	@ (8005a6c <UART_SetConfig+0x2cc>)
 8005a0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a10:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005a14:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005a18:	d01a      	beq.n	8005a50 <UART_SetConfig+0x2b0>
 8005a1a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005a1e:	d81b      	bhi.n	8005a58 <UART_SetConfig+0x2b8>
 8005a20:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005a24:	d00c      	beq.n	8005a40 <UART_SetConfig+0x2a0>
 8005a26:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005a2a:	d815      	bhi.n	8005a58 <UART_SetConfig+0x2b8>
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d003      	beq.n	8005a38 <UART_SetConfig+0x298>
 8005a30:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005a34:	d008      	beq.n	8005a48 <UART_SetConfig+0x2a8>
 8005a36:	e00f      	b.n	8005a58 <UART_SetConfig+0x2b8>
 8005a38:	2300      	movs	r3, #0
 8005a3a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005a3e:	e022      	b.n	8005a86 <UART_SetConfig+0x2e6>
 8005a40:	2302      	movs	r3, #2
 8005a42:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005a46:	e01e      	b.n	8005a86 <UART_SetConfig+0x2e6>
 8005a48:	2304      	movs	r3, #4
 8005a4a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005a4e:	e01a      	b.n	8005a86 <UART_SetConfig+0x2e6>
 8005a50:	2308      	movs	r3, #8
 8005a52:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005a56:	e016      	b.n	8005a86 <UART_SetConfig+0x2e6>
 8005a58:	2310      	movs	r3, #16
 8005a5a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005a5e:	e012      	b.n	8005a86 <UART_SetConfig+0x2e6>
 8005a60:	efff69f3 	.word	0xefff69f3
 8005a64:	40008000 	.word	0x40008000
 8005a68:	40013800 	.word	0x40013800
 8005a6c:	40021000 	.word	0x40021000
 8005a70:	40004400 	.word	0x40004400
 8005a74:	40004800 	.word	0x40004800
 8005a78:	40004c00 	.word	0x40004c00
 8005a7c:	40005000 	.word	0x40005000
 8005a80:	2310      	movs	r3, #16
 8005a82:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	4a9f      	ldr	r2, [pc, #636]	@ (8005d08 <UART_SetConfig+0x568>)
 8005a8c:	4293      	cmp	r3, r2
 8005a8e:	d17a      	bne.n	8005b86 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005a90:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005a94:	2b08      	cmp	r3, #8
 8005a96:	d824      	bhi.n	8005ae2 <UART_SetConfig+0x342>
 8005a98:	a201      	add	r2, pc, #4	@ (adr r2, 8005aa0 <UART_SetConfig+0x300>)
 8005a9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a9e:	bf00      	nop
 8005aa0:	08005ac5 	.word	0x08005ac5
 8005aa4:	08005ae3 	.word	0x08005ae3
 8005aa8:	08005acd 	.word	0x08005acd
 8005aac:	08005ae3 	.word	0x08005ae3
 8005ab0:	08005ad3 	.word	0x08005ad3
 8005ab4:	08005ae3 	.word	0x08005ae3
 8005ab8:	08005ae3 	.word	0x08005ae3
 8005abc:	08005ae3 	.word	0x08005ae3
 8005ac0:	08005adb 	.word	0x08005adb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005ac4:	f7fd feee 	bl	80038a4 <HAL_RCC_GetPCLK1Freq>
 8005ac8:	61f8      	str	r0, [r7, #28]
        break;
 8005aca:	e010      	b.n	8005aee <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005acc:	4b8f      	ldr	r3, [pc, #572]	@ (8005d0c <UART_SetConfig+0x56c>)
 8005ace:	61fb      	str	r3, [r7, #28]
        break;
 8005ad0:	e00d      	b.n	8005aee <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005ad2:	f7fd fe4f 	bl	8003774 <HAL_RCC_GetSysClockFreq>
 8005ad6:	61f8      	str	r0, [r7, #28]
        break;
 8005ad8:	e009      	b.n	8005aee <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005ada:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005ade:	61fb      	str	r3, [r7, #28]
        break;
 8005ae0:	e005      	b.n	8005aee <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8005ae2:	2300      	movs	r3, #0
 8005ae4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005ae6:	2301      	movs	r3, #1
 8005ae8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005aec:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005aee:	69fb      	ldr	r3, [r7, #28]
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	f000 80fb 	beq.w	8005cec <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	685a      	ldr	r2, [r3, #4]
 8005afa:	4613      	mov	r3, r2
 8005afc:	005b      	lsls	r3, r3, #1
 8005afe:	4413      	add	r3, r2
 8005b00:	69fa      	ldr	r2, [r7, #28]
 8005b02:	429a      	cmp	r2, r3
 8005b04:	d305      	bcc.n	8005b12 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	685b      	ldr	r3, [r3, #4]
 8005b0a:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005b0c:	69fa      	ldr	r2, [r7, #28]
 8005b0e:	429a      	cmp	r2, r3
 8005b10:	d903      	bls.n	8005b1a <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8005b12:	2301      	movs	r3, #1
 8005b14:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005b18:	e0e8      	b.n	8005cec <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8005b1a:	69fb      	ldr	r3, [r7, #28]
 8005b1c:	2200      	movs	r2, #0
 8005b1e:	461c      	mov	r4, r3
 8005b20:	4615      	mov	r5, r2
 8005b22:	f04f 0200 	mov.w	r2, #0
 8005b26:	f04f 0300 	mov.w	r3, #0
 8005b2a:	022b      	lsls	r3, r5, #8
 8005b2c:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8005b30:	0222      	lsls	r2, r4, #8
 8005b32:	68f9      	ldr	r1, [r7, #12]
 8005b34:	6849      	ldr	r1, [r1, #4]
 8005b36:	0849      	lsrs	r1, r1, #1
 8005b38:	2000      	movs	r0, #0
 8005b3a:	4688      	mov	r8, r1
 8005b3c:	4681      	mov	r9, r0
 8005b3e:	eb12 0a08 	adds.w	sl, r2, r8
 8005b42:	eb43 0b09 	adc.w	fp, r3, r9
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	685b      	ldr	r3, [r3, #4]
 8005b4a:	2200      	movs	r2, #0
 8005b4c:	603b      	str	r3, [r7, #0]
 8005b4e:	607a      	str	r2, [r7, #4]
 8005b50:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005b54:	4650      	mov	r0, sl
 8005b56:	4659      	mov	r1, fp
 8005b58:	f7fa fb92 	bl	8000280 <__aeabi_uldivmod>
 8005b5c:	4602      	mov	r2, r0
 8005b5e:	460b      	mov	r3, r1
 8005b60:	4613      	mov	r3, r2
 8005b62:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005b64:	69bb      	ldr	r3, [r7, #24]
 8005b66:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005b6a:	d308      	bcc.n	8005b7e <UART_SetConfig+0x3de>
 8005b6c:	69bb      	ldr	r3, [r7, #24]
 8005b6e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005b72:	d204      	bcs.n	8005b7e <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	69ba      	ldr	r2, [r7, #24]
 8005b7a:	60da      	str	r2, [r3, #12]
 8005b7c:	e0b6      	b.n	8005cec <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8005b7e:	2301      	movs	r3, #1
 8005b80:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005b84:	e0b2      	b.n	8005cec <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	69db      	ldr	r3, [r3, #28]
 8005b8a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005b8e:	d15e      	bne.n	8005c4e <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8005b90:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005b94:	2b08      	cmp	r3, #8
 8005b96:	d828      	bhi.n	8005bea <UART_SetConfig+0x44a>
 8005b98:	a201      	add	r2, pc, #4	@ (adr r2, 8005ba0 <UART_SetConfig+0x400>)
 8005b9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b9e:	bf00      	nop
 8005ba0:	08005bc5 	.word	0x08005bc5
 8005ba4:	08005bcd 	.word	0x08005bcd
 8005ba8:	08005bd5 	.word	0x08005bd5
 8005bac:	08005beb 	.word	0x08005beb
 8005bb0:	08005bdb 	.word	0x08005bdb
 8005bb4:	08005beb 	.word	0x08005beb
 8005bb8:	08005beb 	.word	0x08005beb
 8005bbc:	08005beb 	.word	0x08005beb
 8005bc0:	08005be3 	.word	0x08005be3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005bc4:	f7fd fe6e 	bl	80038a4 <HAL_RCC_GetPCLK1Freq>
 8005bc8:	61f8      	str	r0, [r7, #28]
        break;
 8005bca:	e014      	b.n	8005bf6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005bcc:	f7fd fe80 	bl	80038d0 <HAL_RCC_GetPCLK2Freq>
 8005bd0:	61f8      	str	r0, [r7, #28]
        break;
 8005bd2:	e010      	b.n	8005bf6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005bd4:	4b4d      	ldr	r3, [pc, #308]	@ (8005d0c <UART_SetConfig+0x56c>)
 8005bd6:	61fb      	str	r3, [r7, #28]
        break;
 8005bd8:	e00d      	b.n	8005bf6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005bda:	f7fd fdcb 	bl	8003774 <HAL_RCC_GetSysClockFreq>
 8005bde:	61f8      	str	r0, [r7, #28]
        break;
 8005be0:	e009      	b.n	8005bf6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005be2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005be6:	61fb      	str	r3, [r7, #28]
        break;
 8005be8:	e005      	b.n	8005bf6 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8005bea:	2300      	movs	r3, #0
 8005bec:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005bee:	2301      	movs	r3, #1
 8005bf0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005bf4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005bf6:	69fb      	ldr	r3, [r7, #28]
 8005bf8:	2b00      	cmp	r3, #0
 8005bfa:	d077      	beq.n	8005cec <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005bfc:	69fb      	ldr	r3, [r7, #28]
 8005bfe:	005a      	lsls	r2, r3, #1
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	685b      	ldr	r3, [r3, #4]
 8005c04:	085b      	lsrs	r3, r3, #1
 8005c06:	441a      	add	r2, r3
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	685b      	ldr	r3, [r3, #4]
 8005c0c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c10:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005c12:	69bb      	ldr	r3, [r7, #24]
 8005c14:	2b0f      	cmp	r3, #15
 8005c16:	d916      	bls.n	8005c46 <UART_SetConfig+0x4a6>
 8005c18:	69bb      	ldr	r3, [r7, #24]
 8005c1a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005c1e:	d212      	bcs.n	8005c46 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005c20:	69bb      	ldr	r3, [r7, #24]
 8005c22:	b29b      	uxth	r3, r3
 8005c24:	f023 030f 	bic.w	r3, r3, #15
 8005c28:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005c2a:	69bb      	ldr	r3, [r7, #24]
 8005c2c:	085b      	lsrs	r3, r3, #1
 8005c2e:	b29b      	uxth	r3, r3
 8005c30:	f003 0307 	and.w	r3, r3, #7
 8005c34:	b29a      	uxth	r2, r3
 8005c36:	8afb      	ldrh	r3, [r7, #22]
 8005c38:	4313      	orrs	r3, r2
 8005c3a:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	8afa      	ldrh	r2, [r7, #22]
 8005c42:	60da      	str	r2, [r3, #12]
 8005c44:	e052      	b.n	8005cec <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8005c46:	2301      	movs	r3, #1
 8005c48:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005c4c:	e04e      	b.n	8005cec <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005c4e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005c52:	2b08      	cmp	r3, #8
 8005c54:	d827      	bhi.n	8005ca6 <UART_SetConfig+0x506>
 8005c56:	a201      	add	r2, pc, #4	@ (adr r2, 8005c5c <UART_SetConfig+0x4bc>)
 8005c58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c5c:	08005c81 	.word	0x08005c81
 8005c60:	08005c89 	.word	0x08005c89
 8005c64:	08005c91 	.word	0x08005c91
 8005c68:	08005ca7 	.word	0x08005ca7
 8005c6c:	08005c97 	.word	0x08005c97
 8005c70:	08005ca7 	.word	0x08005ca7
 8005c74:	08005ca7 	.word	0x08005ca7
 8005c78:	08005ca7 	.word	0x08005ca7
 8005c7c:	08005c9f 	.word	0x08005c9f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005c80:	f7fd fe10 	bl	80038a4 <HAL_RCC_GetPCLK1Freq>
 8005c84:	61f8      	str	r0, [r7, #28]
        break;
 8005c86:	e014      	b.n	8005cb2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005c88:	f7fd fe22 	bl	80038d0 <HAL_RCC_GetPCLK2Freq>
 8005c8c:	61f8      	str	r0, [r7, #28]
        break;
 8005c8e:	e010      	b.n	8005cb2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005c90:	4b1e      	ldr	r3, [pc, #120]	@ (8005d0c <UART_SetConfig+0x56c>)
 8005c92:	61fb      	str	r3, [r7, #28]
        break;
 8005c94:	e00d      	b.n	8005cb2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005c96:	f7fd fd6d 	bl	8003774 <HAL_RCC_GetSysClockFreq>
 8005c9a:	61f8      	str	r0, [r7, #28]
        break;
 8005c9c:	e009      	b.n	8005cb2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005c9e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005ca2:	61fb      	str	r3, [r7, #28]
        break;
 8005ca4:	e005      	b.n	8005cb2 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8005ca6:	2300      	movs	r3, #0
 8005ca8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005caa:	2301      	movs	r3, #1
 8005cac:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005cb0:	bf00      	nop
    }

    if (pclk != 0U)
 8005cb2:	69fb      	ldr	r3, [r7, #28]
 8005cb4:	2b00      	cmp	r3, #0
 8005cb6:	d019      	beq.n	8005cec <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	685b      	ldr	r3, [r3, #4]
 8005cbc:	085a      	lsrs	r2, r3, #1
 8005cbe:	69fb      	ldr	r3, [r7, #28]
 8005cc0:	441a      	add	r2, r3
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	685b      	ldr	r3, [r3, #4]
 8005cc6:	fbb2 f3f3 	udiv	r3, r2, r3
 8005cca:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005ccc:	69bb      	ldr	r3, [r7, #24]
 8005cce:	2b0f      	cmp	r3, #15
 8005cd0:	d909      	bls.n	8005ce6 <UART_SetConfig+0x546>
 8005cd2:	69bb      	ldr	r3, [r7, #24]
 8005cd4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005cd8:	d205      	bcs.n	8005ce6 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005cda:	69bb      	ldr	r3, [r7, #24]
 8005cdc:	b29a      	uxth	r2, r3
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	60da      	str	r2, [r3, #12]
 8005ce4:	e002      	b.n	8005cec <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8005ce6:	2301      	movs	r3, #1
 8005ce8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	2200      	movs	r2, #0
 8005cf0:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	2200      	movs	r2, #0
 8005cf6:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8005cf8:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8005cfc:	4618      	mov	r0, r3
 8005cfe:	3728      	adds	r7, #40	@ 0x28
 8005d00:	46bd      	mov	sp, r7
 8005d02:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005d06:	bf00      	nop
 8005d08:	40008000 	.word	0x40008000
 8005d0c:	00f42400 	.word	0x00f42400

08005d10 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005d10:	b480      	push	{r7}
 8005d12:	b083      	sub	sp, #12
 8005d14:	af00      	add	r7, sp, #0
 8005d16:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d1c:	f003 0308 	and.w	r3, r3, #8
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	d00a      	beq.n	8005d3a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	685b      	ldr	r3, [r3, #4]
 8005d2a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	430a      	orrs	r2, r1
 8005d38:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d3e:	f003 0301 	and.w	r3, r3, #1
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	d00a      	beq.n	8005d5c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	685b      	ldr	r3, [r3, #4]
 8005d4c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	430a      	orrs	r2, r1
 8005d5a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d60:	f003 0302 	and.w	r3, r3, #2
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d00a      	beq.n	8005d7e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	685b      	ldr	r3, [r3, #4]
 8005d6e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	430a      	orrs	r2, r1
 8005d7c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d82:	f003 0304 	and.w	r3, r3, #4
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	d00a      	beq.n	8005da0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	685b      	ldr	r3, [r3, #4]
 8005d90:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	430a      	orrs	r2, r1
 8005d9e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005da4:	f003 0310 	and.w	r3, r3, #16
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	d00a      	beq.n	8005dc2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	689b      	ldr	r3, [r3, #8]
 8005db2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	430a      	orrs	r2, r1
 8005dc0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005dc6:	f003 0320 	and.w	r3, r3, #32
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d00a      	beq.n	8005de4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	689b      	ldr	r3, [r3, #8]
 8005dd4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	430a      	orrs	r2, r1
 8005de2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005de8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	d01a      	beq.n	8005e26 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	685b      	ldr	r3, [r3, #4]
 8005df6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	430a      	orrs	r2, r1
 8005e04:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e0a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005e0e:	d10a      	bne.n	8005e26 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	685b      	ldr	r3, [r3, #4]
 8005e16:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	430a      	orrs	r2, r1
 8005e24:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e2a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d00a      	beq.n	8005e48 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	685b      	ldr	r3, [r3, #4]
 8005e38:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	430a      	orrs	r2, r1
 8005e46:	605a      	str	r2, [r3, #4]
  }
}
 8005e48:	bf00      	nop
 8005e4a:	370c      	adds	r7, #12
 8005e4c:	46bd      	mov	sp, r7
 8005e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e52:	4770      	bx	lr

08005e54 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005e54:	b580      	push	{r7, lr}
 8005e56:	b098      	sub	sp, #96	@ 0x60
 8005e58:	af02      	add	r7, sp, #8
 8005e5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	2200      	movs	r2, #0
 8005e60:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005e64:	f7fb fbee 	bl	8001644 <HAL_GetTick>
 8005e68:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	f003 0308 	and.w	r3, r3, #8
 8005e74:	2b08      	cmp	r3, #8
 8005e76:	d12e      	bne.n	8005ed6 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005e78:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005e7c:	9300      	str	r3, [sp, #0]
 8005e7e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005e80:	2200      	movs	r2, #0
 8005e82:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8005e86:	6878      	ldr	r0, [r7, #4]
 8005e88:	f000 f88c 	bl	8005fa4 <UART_WaitOnFlagUntilTimeout>
 8005e8c:	4603      	mov	r3, r0
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d021      	beq.n	8005ed6 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e9a:	e853 3f00 	ldrex	r3, [r3]
 8005e9e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005ea0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005ea2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005ea6:	653b      	str	r3, [r7, #80]	@ 0x50
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	461a      	mov	r2, r3
 8005eae:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005eb0:	647b      	str	r3, [r7, #68]	@ 0x44
 8005eb2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005eb4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005eb6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005eb8:	e841 2300 	strex	r3, r2, [r1]
 8005ebc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005ebe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	d1e6      	bne.n	8005e92 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	2220      	movs	r2, #32
 8005ec8:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	2200      	movs	r2, #0
 8005ece:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005ed2:	2303      	movs	r3, #3
 8005ed4:	e062      	b.n	8005f9c <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	f003 0304 	and.w	r3, r3, #4
 8005ee0:	2b04      	cmp	r3, #4
 8005ee2:	d149      	bne.n	8005f78 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005ee4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005ee8:	9300      	str	r3, [sp, #0]
 8005eea:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005eec:	2200      	movs	r2, #0
 8005eee:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8005ef2:	6878      	ldr	r0, [r7, #4]
 8005ef4:	f000 f856 	bl	8005fa4 <UART_WaitOnFlagUntilTimeout>
 8005ef8:	4603      	mov	r3, r0
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d03c      	beq.n	8005f78 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f06:	e853 3f00 	ldrex	r3, [r3]
 8005f0a:	623b      	str	r3, [r7, #32]
   return(result);
 8005f0c:	6a3b      	ldr	r3, [r7, #32]
 8005f0e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005f12:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	461a      	mov	r2, r3
 8005f1a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005f1c:	633b      	str	r3, [r7, #48]	@ 0x30
 8005f1e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f20:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005f22:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005f24:	e841 2300 	strex	r3, r2, [r1]
 8005f28:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005f2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	d1e6      	bne.n	8005efe <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	3308      	adds	r3, #8
 8005f36:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f38:	693b      	ldr	r3, [r7, #16]
 8005f3a:	e853 3f00 	ldrex	r3, [r3]
 8005f3e:	60fb      	str	r3, [r7, #12]
   return(result);
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	f023 0301 	bic.w	r3, r3, #1
 8005f46:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	3308      	adds	r3, #8
 8005f4e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005f50:	61fa      	str	r2, [r7, #28]
 8005f52:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f54:	69b9      	ldr	r1, [r7, #24]
 8005f56:	69fa      	ldr	r2, [r7, #28]
 8005f58:	e841 2300 	strex	r3, r2, [r1]
 8005f5c:	617b      	str	r3, [r7, #20]
   return(result);
 8005f5e:	697b      	ldr	r3, [r7, #20]
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	d1e5      	bne.n	8005f30 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	2220      	movs	r2, #32
 8005f68:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	2200      	movs	r2, #0
 8005f70:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005f74:	2303      	movs	r3, #3
 8005f76:	e011      	b.n	8005f9c <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	2220      	movs	r2, #32
 8005f7c:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	2220      	movs	r2, #32
 8005f82:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	2200      	movs	r2, #0
 8005f8a:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	2200      	movs	r2, #0
 8005f90:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	2200      	movs	r2, #0
 8005f96:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8005f9a:	2300      	movs	r3, #0
}
 8005f9c:	4618      	mov	r0, r3
 8005f9e:	3758      	adds	r7, #88	@ 0x58
 8005fa0:	46bd      	mov	sp, r7
 8005fa2:	bd80      	pop	{r7, pc}

08005fa4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005fa4:	b580      	push	{r7, lr}
 8005fa6:	b084      	sub	sp, #16
 8005fa8:	af00      	add	r7, sp, #0
 8005faa:	60f8      	str	r0, [r7, #12]
 8005fac:	60b9      	str	r1, [r7, #8]
 8005fae:	603b      	str	r3, [r7, #0]
 8005fb0:	4613      	mov	r3, r2
 8005fb2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005fb4:	e04f      	b.n	8006056 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005fb6:	69bb      	ldr	r3, [r7, #24]
 8005fb8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005fbc:	d04b      	beq.n	8006056 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005fbe:	f7fb fb41 	bl	8001644 <HAL_GetTick>
 8005fc2:	4602      	mov	r2, r0
 8005fc4:	683b      	ldr	r3, [r7, #0]
 8005fc6:	1ad3      	subs	r3, r2, r3
 8005fc8:	69ba      	ldr	r2, [r7, #24]
 8005fca:	429a      	cmp	r2, r3
 8005fcc:	d302      	bcc.n	8005fd4 <UART_WaitOnFlagUntilTimeout+0x30>
 8005fce:	69bb      	ldr	r3, [r7, #24]
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d101      	bne.n	8005fd8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005fd4:	2303      	movs	r3, #3
 8005fd6:	e04e      	b.n	8006076 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	f003 0304 	and.w	r3, r3, #4
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	d037      	beq.n	8006056 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005fe6:	68bb      	ldr	r3, [r7, #8]
 8005fe8:	2b80      	cmp	r3, #128	@ 0x80
 8005fea:	d034      	beq.n	8006056 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005fec:	68bb      	ldr	r3, [r7, #8]
 8005fee:	2b40      	cmp	r3, #64	@ 0x40
 8005ff0:	d031      	beq.n	8006056 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	69db      	ldr	r3, [r3, #28]
 8005ff8:	f003 0308 	and.w	r3, r3, #8
 8005ffc:	2b08      	cmp	r3, #8
 8005ffe:	d110      	bne.n	8006022 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	2208      	movs	r2, #8
 8006006:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006008:	68f8      	ldr	r0, [r7, #12]
 800600a:	f000 f838 	bl	800607e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	2208      	movs	r2, #8
 8006012:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	2200      	movs	r2, #0
 800601a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800601e:	2301      	movs	r3, #1
 8006020:	e029      	b.n	8006076 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	69db      	ldr	r3, [r3, #28]
 8006028:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800602c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006030:	d111      	bne.n	8006056 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800603a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800603c:	68f8      	ldr	r0, [r7, #12]
 800603e:	f000 f81e 	bl	800607e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	2220      	movs	r2, #32
 8006046:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	2200      	movs	r2, #0
 800604e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8006052:	2303      	movs	r3, #3
 8006054:	e00f      	b.n	8006076 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	69da      	ldr	r2, [r3, #28]
 800605c:	68bb      	ldr	r3, [r7, #8]
 800605e:	4013      	ands	r3, r2
 8006060:	68ba      	ldr	r2, [r7, #8]
 8006062:	429a      	cmp	r2, r3
 8006064:	bf0c      	ite	eq
 8006066:	2301      	moveq	r3, #1
 8006068:	2300      	movne	r3, #0
 800606a:	b2db      	uxtb	r3, r3
 800606c:	461a      	mov	r2, r3
 800606e:	79fb      	ldrb	r3, [r7, #7]
 8006070:	429a      	cmp	r2, r3
 8006072:	d0a0      	beq.n	8005fb6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006074:	2300      	movs	r3, #0
}
 8006076:	4618      	mov	r0, r3
 8006078:	3710      	adds	r7, #16
 800607a:	46bd      	mov	sp, r7
 800607c:	bd80      	pop	{r7, pc}

0800607e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800607e:	b480      	push	{r7}
 8006080:	b095      	sub	sp, #84	@ 0x54
 8006082:	af00      	add	r7, sp, #0
 8006084:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800608c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800608e:	e853 3f00 	ldrex	r3, [r3]
 8006092:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006094:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006096:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800609a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	461a      	mov	r2, r3
 80060a2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80060a4:	643b      	str	r3, [r7, #64]	@ 0x40
 80060a6:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060a8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80060aa:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80060ac:	e841 2300 	strex	r3, r2, [r1]
 80060b0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80060b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	d1e6      	bne.n	8006086 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	3308      	adds	r3, #8
 80060be:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060c0:	6a3b      	ldr	r3, [r7, #32]
 80060c2:	e853 3f00 	ldrex	r3, [r3]
 80060c6:	61fb      	str	r3, [r7, #28]
   return(result);
 80060c8:	69fb      	ldr	r3, [r7, #28]
 80060ca:	f023 0301 	bic.w	r3, r3, #1
 80060ce:	64bb      	str	r3, [r7, #72]	@ 0x48
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	3308      	adds	r3, #8
 80060d6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80060d8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80060da:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060dc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80060de:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80060e0:	e841 2300 	strex	r3, r2, [r1]
 80060e4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80060e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060e8:	2b00      	cmp	r3, #0
 80060ea:	d1e5      	bne.n	80060b8 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80060f0:	2b01      	cmp	r3, #1
 80060f2:	d118      	bne.n	8006126 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	e853 3f00 	ldrex	r3, [r3]
 8006100:	60bb      	str	r3, [r7, #8]
   return(result);
 8006102:	68bb      	ldr	r3, [r7, #8]
 8006104:	f023 0310 	bic.w	r3, r3, #16
 8006108:	647b      	str	r3, [r7, #68]	@ 0x44
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	461a      	mov	r2, r3
 8006110:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006112:	61bb      	str	r3, [r7, #24]
 8006114:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006116:	6979      	ldr	r1, [r7, #20]
 8006118:	69ba      	ldr	r2, [r7, #24]
 800611a:	e841 2300 	strex	r3, r2, [r1]
 800611e:	613b      	str	r3, [r7, #16]
   return(result);
 8006120:	693b      	ldr	r3, [r7, #16]
 8006122:	2b00      	cmp	r3, #0
 8006124:	d1e6      	bne.n	80060f4 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	2220      	movs	r2, #32
 800612a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	2200      	movs	r2, #0
 8006132:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	2200      	movs	r2, #0
 8006138:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800613a:	bf00      	nop
 800613c:	3754      	adds	r7, #84	@ 0x54
 800613e:	46bd      	mov	sp, r7
 8006140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006144:	4770      	bx	lr

08006146 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006146:	b580      	push	{r7, lr}
 8006148:	b084      	sub	sp, #16
 800614a:	af00      	add	r7, sp, #0
 800614c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006152:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	2200      	movs	r2, #0
 8006158:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	2200      	movs	r2, #0
 8006160:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006164:	68f8      	ldr	r0, [r7, #12]
 8006166:	f7ff fb05 	bl	8005774 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800616a:	bf00      	nop
 800616c:	3710      	adds	r7, #16
 800616e:	46bd      	mov	sp, r7
 8006170:	bd80      	pop	{r7, pc}

08006172 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006172:	b580      	push	{r7, lr}
 8006174:	b088      	sub	sp, #32
 8006176:	af00      	add	r7, sp, #0
 8006178:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	e853 3f00 	ldrex	r3, [r3]
 8006186:	60bb      	str	r3, [r7, #8]
   return(result);
 8006188:	68bb      	ldr	r3, [r7, #8]
 800618a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800618e:	61fb      	str	r3, [r7, #28]
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	461a      	mov	r2, r3
 8006196:	69fb      	ldr	r3, [r7, #28]
 8006198:	61bb      	str	r3, [r7, #24]
 800619a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800619c:	6979      	ldr	r1, [r7, #20]
 800619e:	69ba      	ldr	r2, [r7, #24]
 80061a0:	e841 2300 	strex	r3, r2, [r1]
 80061a4:	613b      	str	r3, [r7, #16]
   return(result);
 80061a6:	693b      	ldr	r3, [r7, #16]
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	d1e6      	bne.n	800617a <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	2220      	movs	r2, #32
 80061b0:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	2200      	movs	r2, #0
 80061b6:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80061b8:	6878      	ldr	r0, [r7, #4]
 80061ba:	f7ff fad1 	bl	8005760 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80061be:	bf00      	nop
 80061c0:	3720      	adds	r7, #32
 80061c2:	46bd      	mov	sp, r7
 80061c4:	bd80      	pop	{r7, pc}

080061c6 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80061c6:	b480      	push	{r7}
 80061c8:	b083      	sub	sp, #12
 80061ca:	af00      	add	r7, sp, #0
 80061cc:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80061ce:	bf00      	nop
 80061d0:	370c      	adds	r7, #12
 80061d2:	46bd      	mov	sp, r7
 80061d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061d8:	4770      	bx	lr
	...

080061dc <std>:
 80061dc:	2300      	movs	r3, #0
 80061de:	b510      	push	{r4, lr}
 80061e0:	4604      	mov	r4, r0
 80061e2:	e9c0 3300 	strd	r3, r3, [r0]
 80061e6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80061ea:	6083      	str	r3, [r0, #8]
 80061ec:	8181      	strh	r1, [r0, #12]
 80061ee:	6643      	str	r3, [r0, #100]	@ 0x64
 80061f0:	81c2      	strh	r2, [r0, #14]
 80061f2:	6183      	str	r3, [r0, #24]
 80061f4:	4619      	mov	r1, r3
 80061f6:	2208      	movs	r2, #8
 80061f8:	305c      	adds	r0, #92	@ 0x5c
 80061fa:	f000 fa2f 	bl	800665c <memset>
 80061fe:	4b0d      	ldr	r3, [pc, #52]	@ (8006234 <std+0x58>)
 8006200:	6263      	str	r3, [r4, #36]	@ 0x24
 8006202:	4b0d      	ldr	r3, [pc, #52]	@ (8006238 <std+0x5c>)
 8006204:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006206:	4b0d      	ldr	r3, [pc, #52]	@ (800623c <std+0x60>)
 8006208:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800620a:	4b0d      	ldr	r3, [pc, #52]	@ (8006240 <std+0x64>)
 800620c:	6323      	str	r3, [r4, #48]	@ 0x30
 800620e:	4b0d      	ldr	r3, [pc, #52]	@ (8006244 <std+0x68>)
 8006210:	6224      	str	r4, [r4, #32]
 8006212:	429c      	cmp	r4, r3
 8006214:	d006      	beq.n	8006224 <std+0x48>
 8006216:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800621a:	4294      	cmp	r4, r2
 800621c:	d002      	beq.n	8006224 <std+0x48>
 800621e:	33d0      	adds	r3, #208	@ 0xd0
 8006220:	429c      	cmp	r4, r3
 8006222:	d105      	bne.n	8006230 <std+0x54>
 8006224:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006228:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800622c:	f000 bab8 	b.w	80067a0 <__retarget_lock_init_recursive>
 8006230:	bd10      	pop	{r4, pc}
 8006232:	bf00      	nop
 8006234:	080064ad 	.word	0x080064ad
 8006238:	080064cf 	.word	0x080064cf
 800623c:	08006507 	.word	0x08006507
 8006240:	0800652b 	.word	0x0800652b
 8006244:	200002d4 	.word	0x200002d4

08006248 <stdio_exit_handler>:
 8006248:	4a02      	ldr	r2, [pc, #8]	@ (8006254 <stdio_exit_handler+0xc>)
 800624a:	4903      	ldr	r1, [pc, #12]	@ (8006258 <stdio_exit_handler+0x10>)
 800624c:	4803      	ldr	r0, [pc, #12]	@ (800625c <stdio_exit_handler+0x14>)
 800624e:	f000 b869 	b.w	8006324 <_fwalk_sglue>
 8006252:	bf00      	nop
 8006254:	2000000c 	.word	0x2000000c
 8006258:	080072ed 	.word	0x080072ed
 800625c:	2000001c 	.word	0x2000001c

08006260 <cleanup_stdio>:
 8006260:	6841      	ldr	r1, [r0, #4]
 8006262:	4b0c      	ldr	r3, [pc, #48]	@ (8006294 <cleanup_stdio+0x34>)
 8006264:	4299      	cmp	r1, r3
 8006266:	b510      	push	{r4, lr}
 8006268:	4604      	mov	r4, r0
 800626a:	d001      	beq.n	8006270 <cleanup_stdio+0x10>
 800626c:	f001 f83e 	bl	80072ec <_fflush_r>
 8006270:	68a1      	ldr	r1, [r4, #8]
 8006272:	4b09      	ldr	r3, [pc, #36]	@ (8006298 <cleanup_stdio+0x38>)
 8006274:	4299      	cmp	r1, r3
 8006276:	d002      	beq.n	800627e <cleanup_stdio+0x1e>
 8006278:	4620      	mov	r0, r4
 800627a:	f001 f837 	bl	80072ec <_fflush_r>
 800627e:	68e1      	ldr	r1, [r4, #12]
 8006280:	4b06      	ldr	r3, [pc, #24]	@ (800629c <cleanup_stdio+0x3c>)
 8006282:	4299      	cmp	r1, r3
 8006284:	d004      	beq.n	8006290 <cleanup_stdio+0x30>
 8006286:	4620      	mov	r0, r4
 8006288:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800628c:	f001 b82e 	b.w	80072ec <_fflush_r>
 8006290:	bd10      	pop	{r4, pc}
 8006292:	bf00      	nop
 8006294:	200002d4 	.word	0x200002d4
 8006298:	2000033c 	.word	0x2000033c
 800629c:	200003a4 	.word	0x200003a4

080062a0 <global_stdio_init.part.0>:
 80062a0:	b510      	push	{r4, lr}
 80062a2:	4b0b      	ldr	r3, [pc, #44]	@ (80062d0 <global_stdio_init.part.0+0x30>)
 80062a4:	4c0b      	ldr	r4, [pc, #44]	@ (80062d4 <global_stdio_init.part.0+0x34>)
 80062a6:	4a0c      	ldr	r2, [pc, #48]	@ (80062d8 <global_stdio_init.part.0+0x38>)
 80062a8:	601a      	str	r2, [r3, #0]
 80062aa:	4620      	mov	r0, r4
 80062ac:	2200      	movs	r2, #0
 80062ae:	2104      	movs	r1, #4
 80062b0:	f7ff ff94 	bl	80061dc <std>
 80062b4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80062b8:	2201      	movs	r2, #1
 80062ba:	2109      	movs	r1, #9
 80062bc:	f7ff ff8e 	bl	80061dc <std>
 80062c0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80062c4:	2202      	movs	r2, #2
 80062c6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80062ca:	2112      	movs	r1, #18
 80062cc:	f7ff bf86 	b.w	80061dc <std>
 80062d0:	2000040c 	.word	0x2000040c
 80062d4:	200002d4 	.word	0x200002d4
 80062d8:	08006249 	.word	0x08006249

080062dc <__sfp_lock_acquire>:
 80062dc:	4801      	ldr	r0, [pc, #4]	@ (80062e4 <__sfp_lock_acquire+0x8>)
 80062de:	f000 ba60 	b.w	80067a2 <__retarget_lock_acquire_recursive>
 80062e2:	bf00      	nop
 80062e4:	20000415 	.word	0x20000415

080062e8 <__sfp_lock_release>:
 80062e8:	4801      	ldr	r0, [pc, #4]	@ (80062f0 <__sfp_lock_release+0x8>)
 80062ea:	f000 ba5b 	b.w	80067a4 <__retarget_lock_release_recursive>
 80062ee:	bf00      	nop
 80062f0:	20000415 	.word	0x20000415

080062f4 <__sinit>:
 80062f4:	b510      	push	{r4, lr}
 80062f6:	4604      	mov	r4, r0
 80062f8:	f7ff fff0 	bl	80062dc <__sfp_lock_acquire>
 80062fc:	6a23      	ldr	r3, [r4, #32]
 80062fe:	b11b      	cbz	r3, 8006308 <__sinit+0x14>
 8006300:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006304:	f7ff bff0 	b.w	80062e8 <__sfp_lock_release>
 8006308:	4b04      	ldr	r3, [pc, #16]	@ (800631c <__sinit+0x28>)
 800630a:	6223      	str	r3, [r4, #32]
 800630c:	4b04      	ldr	r3, [pc, #16]	@ (8006320 <__sinit+0x2c>)
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	2b00      	cmp	r3, #0
 8006312:	d1f5      	bne.n	8006300 <__sinit+0xc>
 8006314:	f7ff ffc4 	bl	80062a0 <global_stdio_init.part.0>
 8006318:	e7f2      	b.n	8006300 <__sinit+0xc>
 800631a:	bf00      	nop
 800631c:	08006261 	.word	0x08006261
 8006320:	2000040c 	.word	0x2000040c

08006324 <_fwalk_sglue>:
 8006324:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006328:	4607      	mov	r7, r0
 800632a:	4688      	mov	r8, r1
 800632c:	4614      	mov	r4, r2
 800632e:	2600      	movs	r6, #0
 8006330:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006334:	f1b9 0901 	subs.w	r9, r9, #1
 8006338:	d505      	bpl.n	8006346 <_fwalk_sglue+0x22>
 800633a:	6824      	ldr	r4, [r4, #0]
 800633c:	2c00      	cmp	r4, #0
 800633e:	d1f7      	bne.n	8006330 <_fwalk_sglue+0xc>
 8006340:	4630      	mov	r0, r6
 8006342:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006346:	89ab      	ldrh	r3, [r5, #12]
 8006348:	2b01      	cmp	r3, #1
 800634a:	d907      	bls.n	800635c <_fwalk_sglue+0x38>
 800634c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006350:	3301      	adds	r3, #1
 8006352:	d003      	beq.n	800635c <_fwalk_sglue+0x38>
 8006354:	4629      	mov	r1, r5
 8006356:	4638      	mov	r0, r7
 8006358:	47c0      	blx	r8
 800635a:	4306      	orrs	r6, r0
 800635c:	3568      	adds	r5, #104	@ 0x68
 800635e:	e7e9      	b.n	8006334 <_fwalk_sglue+0x10>

08006360 <iprintf>:
 8006360:	b40f      	push	{r0, r1, r2, r3}
 8006362:	b507      	push	{r0, r1, r2, lr}
 8006364:	4906      	ldr	r1, [pc, #24]	@ (8006380 <iprintf+0x20>)
 8006366:	ab04      	add	r3, sp, #16
 8006368:	6808      	ldr	r0, [r1, #0]
 800636a:	f853 2b04 	ldr.w	r2, [r3], #4
 800636e:	6881      	ldr	r1, [r0, #8]
 8006370:	9301      	str	r3, [sp, #4]
 8006372:	f000 fc93 	bl	8006c9c <_vfiprintf_r>
 8006376:	b003      	add	sp, #12
 8006378:	f85d eb04 	ldr.w	lr, [sp], #4
 800637c:	b004      	add	sp, #16
 800637e:	4770      	bx	lr
 8006380:	20000018 	.word	0x20000018

08006384 <_puts_r>:
 8006384:	6a03      	ldr	r3, [r0, #32]
 8006386:	b570      	push	{r4, r5, r6, lr}
 8006388:	6884      	ldr	r4, [r0, #8]
 800638a:	4605      	mov	r5, r0
 800638c:	460e      	mov	r6, r1
 800638e:	b90b      	cbnz	r3, 8006394 <_puts_r+0x10>
 8006390:	f7ff ffb0 	bl	80062f4 <__sinit>
 8006394:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006396:	07db      	lsls	r3, r3, #31
 8006398:	d405      	bmi.n	80063a6 <_puts_r+0x22>
 800639a:	89a3      	ldrh	r3, [r4, #12]
 800639c:	0598      	lsls	r0, r3, #22
 800639e:	d402      	bmi.n	80063a6 <_puts_r+0x22>
 80063a0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80063a2:	f000 f9fe 	bl	80067a2 <__retarget_lock_acquire_recursive>
 80063a6:	89a3      	ldrh	r3, [r4, #12]
 80063a8:	0719      	lsls	r1, r3, #28
 80063aa:	d502      	bpl.n	80063b2 <_puts_r+0x2e>
 80063ac:	6923      	ldr	r3, [r4, #16]
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	d135      	bne.n	800641e <_puts_r+0x9a>
 80063b2:	4621      	mov	r1, r4
 80063b4:	4628      	mov	r0, r5
 80063b6:	f000 f8fb 	bl	80065b0 <__swsetup_r>
 80063ba:	b380      	cbz	r0, 800641e <_puts_r+0x9a>
 80063bc:	f04f 35ff 	mov.w	r5, #4294967295
 80063c0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80063c2:	07da      	lsls	r2, r3, #31
 80063c4:	d405      	bmi.n	80063d2 <_puts_r+0x4e>
 80063c6:	89a3      	ldrh	r3, [r4, #12]
 80063c8:	059b      	lsls	r3, r3, #22
 80063ca:	d402      	bmi.n	80063d2 <_puts_r+0x4e>
 80063cc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80063ce:	f000 f9e9 	bl	80067a4 <__retarget_lock_release_recursive>
 80063d2:	4628      	mov	r0, r5
 80063d4:	bd70      	pop	{r4, r5, r6, pc}
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	da04      	bge.n	80063e4 <_puts_r+0x60>
 80063da:	69a2      	ldr	r2, [r4, #24]
 80063dc:	429a      	cmp	r2, r3
 80063de:	dc17      	bgt.n	8006410 <_puts_r+0x8c>
 80063e0:	290a      	cmp	r1, #10
 80063e2:	d015      	beq.n	8006410 <_puts_r+0x8c>
 80063e4:	6823      	ldr	r3, [r4, #0]
 80063e6:	1c5a      	adds	r2, r3, #1
 80063e8:	6022      	str	r2, [r4, #0]
 80063ea:	7019      	strb	r1, [r3, #0]
 80063ec:	68a3      	ldr	r3, [r4, #8]
 80063ee:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80063f2:	3b01      	subs	r3, #1
 80063f4:	60a3      	str	r3, [r4, #8]
 80063f6:	2900      	cmp	r1, #0
 80063f8:	d1ed      	bne.n	80063d6 <_puts_r+0x52>
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	da11      	bge.n	8006422 <_puts_r+0x9e>
 80063fe:	4622      	mov	r2, r4
 8006400:	210a      	movs	r1, #10
 8006402:	4628      	mov	r0, r5
 8006404:	f000 f895 	bl	8006532 <__swbuf_r>
 8006408:	3001      	adds	r0, #1
 800640a:	d0d7      	beq.n	80063bc <_puts_r+0x38>
 800640c:	250a      	movs	r5, #10
 800640e:	e7d7      	b.n	80063c0 <_puts_r+0x3c>
 8006410:	4622      	mov	r2, r4
 8006412:	4628      	mov	r0, r5
 8006414:	f000 f88d 	bl	8006532 <__swbuf_r>
 8006418:	3001      	adds	r0, #1
 800641a:	d1e7      	bne.n	80063ec <_puts_r+0x68>
 800641c:	e7ce      	b.n	80063bc <_puts_r+0x38>
 800641e:	3e01      	subs	r6, #1
 8006420:	e7e4      	b.n	80063ec <_puts_r+0x68>
 8006422:	6823      	ldr	r3, [r4, #0]
 8006424:	1c5a      	adds	r2, r3, #1
 8006426:	6022      	str	r2, [r4, #0]
 8006428:	220a      	movs	r2, #10
 800642a:	701a      	strb	r2, [r3, #0]
 800642c:	e7ee      	b.n	800640c <_puts_r+0x88>
	...

08006430 <puts>:
 8006430:	4b02      	ldr	r3, [pc, #8]	@ (800643c <puts+0xc>)
 8006432:	4601      	mov	r1, r0
 8006434:	6818      	ldr	r0, [r3, #0]
 8006436:	f7ff bfa5 	b.w	8006384 <_puts_r>
 800643a:	bf00      	nop
 800643c:	20000018 	.word	0x20000018

08006440 <sniprintf>:
 8006440:	b40c      	push	{r2, r3}
 8006442:	b530      	push	{r4, r5, lr}
 8006444:	4b18      	ldr	r3, [pc, #96]	@ (80064a8 <sniprintf+0x68>)
 8006446:	1e0c      	subs	r4, r1, #0
 8006448:	681d      	ldr	r5, [r3, #0]
 800644a:	b09d      	sub	sp, #116	@ 0x74
 800644c:	da08      	bge.n	8006460 <sniprintf+0x20>
 800644e:	238b      	movs	r3, #139	@ 0x8b
 8006450:	602b      	str	r3, [r5, #0]
 8006452:	f04f 30ff 	mov.w	r0, #4294967295
 8006456:	b01d      	add	sp, #116	@ 0x74
 8006458:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800645c:	b002      	add	sp, #8
 800645e:	4770      	bx	lr
 8006460:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8006464:	f8ad 3014 	strh.w	r3, [sp, #20]
 8006468:	f04f 0300 	mov.w	r3, #0
 800646c:	931b      	str	r3, [sp, #108]	@ 0x6c
 800646e:	bf14      	ite	ne
 8006470:	f104 33ff 	addne.w	r3, r4, #4294967295
 8006474:	4623      	moveq	r3, r4
 8006476:	9304      	str	r3, [sp, #16]
 8006478:	9307      	str	r3, [sp, #28]
 800647a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800647e:	9002      	str	r0, [sp, #8]
 8006480:	9006      	str	r0, [sp, #24]
 8006482:	f8ad 3016 	strh.w	r3, [sp, #22]
 8006486:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8006488:	ab21      	add	r3, sp, #132	@ 0x84
 800648a:	a902      	add	r1, sp, #8
 800648c:	4628      	mov	r0, r5
 800648e:	9301      	str	r3, [sp, #4]
 8006490:	f000 fade 	bl	8006a50 <_svfiprintf_r>
 8006494:	1c43      	adds	r3, r0, #1
 8006496:	bfbc      	itt	lt
 8006498:	238b      	movlt	r3, #139	@ 0x8b
 800649a:	602b      	strlt	r3, [r5, #0]
 800649c:	2c00      	cmp	r4, #0
 800649e:	d0da      	beq.n	8006456 <sniprintf+0x16>
 80064a0:	9b02      	ldr	r3, [sp, #8]
 80064a2:	2200      	movs	r2, #0
 80064a4:	701a      	strb	r2, [r3, #0]
 80064a6:	e7d6      	b.n	8006456 <sniprintf+0x16>
 80064a8:	20000018 	.word	0x20000018

080064ac <__sread>:
 80064ac:	b510      	push	{r4, lr}
 80064ae:	460c      	mov	r4, r1
 80064b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80064b4:	f000 f926 	bl	8006704 <_read_r>
 80064b8:	2800      	cmp	r0, #0
 80064ba:	bfab      	itete	ge
 80064bc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80064be:	89a3      	ldrhlt	r3, [r4, #12]
 80064c0:	181b      	addge	r3, r3, r0
 80064c2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80064c6:	bfac      	ite	ge
 80064c8:	6563      	strge	r3, [r4, #84]	@ 0x54
 80064ca:	81a3      	strhlt	r3, [r4, #12]
 80064cc:	bd10      	pop	{r4, pc}

080064ce <__swrite>:
 80064ce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80064d2:	461f      	mov	r7, r3
 80064d4:	898b      	ldrh	r3, [r1, #12]
 80064d6:	05db      	lsls	r3, r3, #23
 80064d8:	4605      	mov	r5, r0
 80064da:	460c      	mov	r4, r1
 80064dc:	4616      	mov	r6, r2
 80064de:	d505      	bpl.n	80064ec <__swrite+0x1e>
 80064e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80064e4:	2302      	movs	r3, #2
 80064e6:	2200      	movs	r2, #0
 80064e8:	f000 f8fa 	bl	80066e0 <_lseek_r>
 80064ec:	89a3      	ldrh	r3, [r4, #12]
 80064ee:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80064f2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80064f6:	81a3      	strh	r3, [r4, #12]
 80064f8:	4632      	mov	r2, r6
 80064fa:	463b      	mov	r3, r7
 80064fc:	4628      	mov	r0, r5
 80064fe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006502:	f000 b911 	b.w	8006728 <_write_r>

08006506 <__sseek>:
 8006506:	b510      	push	{r4, lr}
 8006508:	460c      	mov	r4, r1
 800650a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800650e:	f000 f8e7 	bl	80066e0 <_lseek_r>
 8006512:	1c43      	adds	r3, r0, #1
 8006514:	89a3      	ldrh	r3, [r4, #12]
 8006516:	bf15      	itete	ne
 8006518:	6560      	strne	r0, [r4, #84]	@ 0x54
 800651a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800651e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006522:	81a3      	strheq	r3, [r4, #12]
 8006524:	bf18      	it	ne
 8006526:	81a3      	strhne	r3, [r4, #12]
 8006528:	bd10      	pop	{r4, pc}

0800652a <__sclose>:
 800652a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800652e:	f000 b8c7 	b.w	80066c0 <_close_r>

08006532 <__swbuf_r>:
 8006532:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006534:	460e      	mov	r6, r1
 8006536:	4614      	mov	r4, r2
 8006538:	4605      	mov	r5, r0
 800653a:	b118      	cbz	r0, 8006544 <__swbuf_r+0x12>
 800653c:	6a03      	ldr	r3, [r0, #32]
 800653e:	b90b      	cbnz	r3, 8006544 <__swbuf_r+0x12>
 8006540:	f7ff fed8 	bl	80062f4 <__sinit>
 8006544:	69a3      	ldr	r3, [r4, #24]
 8006546:	60a3      	str	r3, [r4, #8]
 8006548:	89a3      	ldrh	r3, [r4, #12]
 800654a:	071a      	lsls	r2, r3, #28
 800654c:	d501      	bpl.n	8006552 <__swbuf_r+0x20>
 800654e:	6923      	ldr	r3, [r4, #16]
 8006550:	b943      	cbnz	r3, 8006564 <__swbuf_r+0x32>
 8006552:	4621      	mov	r1, r4
 8006554:	4628      	mov	r0, r5
 8006556:	f000 f82b 	bl	80065b0 <__swsetup_r>
 800655a:	b118      	cbz	r0, 8006564 <__swbuf_r+0x32>
 800655c:	f04f 37ff 	mov.w	r7, #4294967295
 8006560:	4638      	mov	r0, r7
 8006562:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006564:	6823      	ldr	r3, [r4, #0]
 8006566:	6922      	ldr	r2, [r4, #16]
 8006568:	1a98      	subs	r0, r3, r2
 800656a:	6963      	ldr	r3, [r4, #20]
 800656c:	b2f6      	uxtb	r6, r6
 800656e:	4283      	cmp	r3, r0
 8006570:	4637      	mov	r7, r6
 8006572:	dc05      	bgt.n	8006580 <__swbuf_r+0x4e>
 8006574:	4621      	mov	r1, r4
 8006576:	4628      	mov	r0, r5
 8006578:	f000 feb8 	bl	80072ec <_fflush_r>
 800657c:	2800      	cmp	r0, #0
 800657e:	d1ed      	bne.n	800655c <__swbuf_r+0x2a>
 8006580:	68a3      	ldr	r3, [r4, #8]
 8006582:	3b01      	subs	r3, #1
 8006584:	60a3      	str	r3, [r4, #8]
 8006586:	6823      	ldr	r3, [r4, #0]
 8006588:	1c5a      	adds	r2, r3, #1
 800658a:	6022      	str	r2, [r4, #0]
 800658c:	701e      	strb	r6, [r3, #0]
 800658e:	6962      	ldr	r2, [r4, #20]
 8006590:	1c43      	adds	r3, r0, #1
 8006592:	429a      	cmp	r2, r3
 8006594:	d004      	beq.n	80065a0 <__swbuf_r+0x6e>
 8006596:	89a3      	ldrh	r3, [r4, #12]
 8006598:	07db      	lsls	r3, r3, #31
 800659a:	d5e1      	bpl.n	8006560 <__swbuf_r+0x2e>
 800659c:	2e0a      	cmp	r6, #10
 800659e:	d1df      	bne.n	8006560 <__swbuf_r+0x2e>
 80065a0:	4621      	mov	r1, r4
 80065a2:	4628      	mov	r0, r5
 80065a4:	f000 fea2 	bl	80072ec <_fflush_r>
 80065a8:	2800      	cmp	r0, #0
 80065aa:	d0d9      	beq.n	8006560 <__swbuf_r+0x2e>
 80065ac:	e7d6      	b.n	800655c <__swbuf_r+0x2a>
	...

080065b0 <__swsetup_r>:
 80065b0:	b538      	push	{r3, r4, r5, lr}
 80065b2:	4b29      	ldr	r3, [pc, #164]	@ (8006658 <__swsetup_r+0xa8>)
 80065b4:	4605      	mov	r5, r0
 80065b6:	6818      	ldr	r0, [r3, #0]
 80065b8:	460c      	mov	r4, r1
 80065ba:	b118      	cbz	r0, 80065c4 <__swsetup_r+0x14>
 80065bc:	6a03      	ldr	r3, [r0, #32]
 80065be:	b90b      	cbnz	r3, 80065c4 <__swsetup_r+0x14>
 80065c0:	f7ff fe98 	bl	80062f4 <__sinit>
 80065c4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80065c8:	0719      	lsls	r1, r3, #28
 80065ca:	d422      	bmi.n	8006612 <__swsetup_r+0x62>
 80065cc:	06da      	lsls	r2, r3, #27
 80065ce:	d407      	bmi.n	80065e0 <__swsetup_r+0x30>
 80065d0:	2209      	movs	r2, #9
 80065d2:	602a      	str	r2, [r5, #0]
 80065d4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80065d8:	81a3      	strh	r3, [r4, #12]
 80065da:	f04f 30ff 	mov.w	r0, #4294967295
 80065de:	e033      	b.n	8006648 <__swsetup_r+0x98>
 80065e0:	0758      	lsls	r0, r3, #29
 80065e2:	d512      	bpl.n	800660a <__swsetup_r+0x5a>
 80065e4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80065e6:	b141      	cbz	r1, 80065fa <__swsetup_r+0x4a>
 80065e8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80065ec:	4299      	cmp	r1, r3
 80065ee:	d002      	beq.n	80065f6 <__swsetup_r+0x46>
 80065f0:	4628      	mov	r0, r5
 80065f2:	f000 f8d9 	bl	80067a8 <_free_r>
 80065f6:	2300      	movs	r3, #0
 80065f8:	6363      	str	r3, [r4, #52]	@ 0x34
 80065fa:	89a3      	ldrh	r3, [r4, #12]
 80065fc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006600:	81a3      	strh	r3, [r4, #12]
 8006602:	2300      	movs	r3, #0
 8006604:	6063      	str	r3, [r4, #4]
 8006606:	6923      	ldr	r3, [r4, #16]
 8006608:	6023      	str	r3, [r4, #0]
 800660a:	89a3      	ldrh	r3, [r4, #12]
 800660c:	f043 0308 	orr.w	r3, r3, #8
 8006610:	81a3      	strh	r3, [r4, #12]
 8006612:	6923      	ldr	r3, [r4, #16]
 8006614:	b94b      	cbnz	r3, 800662a <__swsetup_r+0x7a>
 8006616:	89a3      	ldrh	r3, [r4, #12]
 8006618:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800661c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006620:	d003      	beq.n	800662a <__swsetup_r+0x7a>
 8006622:	4621      	mov	r1, r4
 8006624:	4628      	mov	r0, r5
 8006626:	f000 feaf 	bl	8007388 <__smakebuf_r>
 800662a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800662e:	f013 0201 	ands.w	r2, r3, #1
 8006632:	d00a      	beq.n	800664a <__swsetup_r+0x9a>
 8006634:	2200      	movs	r2, #0
 8006636:	60a2      	str	r2, [r4, #8]
 8006638:	6962      	ldr	r2, [r4, #20]
 800663a:	4252      	negs	r2, r2
 800663c:	61a2      	str	r2, [r4, #24]
 800663e:	6922      	ldr	r2, [r4, #16]
 8006640:	b942      	cbnz	r2, 8006654 <__swsetup_r+0xa4>
 8006642:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8006646:	d1c5      	bne.n	80065d4 <__swsetup_r+0x24>
 8006648:	bd38      	pop	{r3, r4, r5, pc}
 800664a:	0799      	lsls	r1, r3, #30
 800664c:	bf58      	it	pl
 800664e:	6962      	ldrpl	r2, [r4, #20]
 8006650:	60a2      	str	r2, [r4, #8]
 8006652:	e7f4      	b.n	800663e <__swsetup_r+0x8e>
 8006654:	2000      	movs	r0, #0
 8006656:	e7f7      	b.n	8006648 <__swsetup_r+0x98>
 8006658:	20000018 	.word	0x20000018

0800665c <memset>:
 800665c:	4402      	add	r2, r0
 800665e:	4603      	mov	r3, r0
 8006660:	4293      	cmp	r3, r2
 8006662:	d100      	bne.n	8006666 <memset+0xa>
 8006664:	4770      	bx	lr
 8006666:	f803 1b01 	strb.w	r1, [r3], #1
 800666a:	e7f9      	b.n	8006660 <memset+0x4>

0800666c <strncpy>:
 800666c:	b510      	push	{r4, lr}
 800666e:	3901      	subs	r1, #1
 8006670:	4603      	mov	r3, r0
 8006672:	b132      	cbz	r2, 8006682 <strncpy+0x16>
 8006674:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8006678:	f803 4b01 	strb.w	r4, [r3], #1
 800667c:	3a01      	subs	r2, #1
 800667e:	2c00      	cmp	r4, #0
 8006680:	d1f7      	bne.n	8006672 <strncpy+0x6>
 8006682:	441a      	add	r2, r3
 8006684:	2100      	movs	r1, #0
 8006686:	4293      	cmp	r3, r2
 8006688:	d100      	bne.n	800668c <strncpy+0x20>
 800668a:	bd10      	pop	{r4, pc}
 800668c:	f803 1b01 	strb.w	r1, [r3], #1
 8006690:	e7f9      	b.n	8006686 <strncpy+0x1a>

08006692 <strstr>:
 8006692:	780a      	ldrb	r2, [r1, #0]
 8006694:	b570      	push	{r4, r5, r6, lr}
 8006696:	b96a      	cbnz	r2, 80066b4 <strstr+0x22>
 8006698:	bd70      	pop	{r4, r5, r6, pc}
 800669a:	429a      	cmp	r2, r3
 800669c:	d109      	bne.n	80066b2 <strstr+0x20>
 800669e:	460c      	mov	r4, r1
 80066a0:	4605      	mov	r5, r0
 80066a2:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d0f6      	beq.n	8006698 <strstr+0x6>
 80066aa:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 80066ae:	429e      	cmp	r6, r3
 80066b0:	d0f7      	beq.n	80066a2 <strstr+0x10>
 80066b2:	3001      	adds	r0, #1
 80066b4:	7803      	ldrb	r3, [r0, #0]
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	d1ef      	bne.n	800669a <strstr+0x8>
 80066ba:	4618      	mov	r0, r3
 80066bc:	e7ec      	b.n	8006698 <strstr+0x6>
	...

080066c0 <_close_r>:
 80066c0:	b538      	push	{r3, r4, r5, lr}
 80066c2:	4d06      	ldr	r5, [pc, #24]	@ (80066dc <_close_r+0x1c>)
 80066c4:	2300      	movs	r3, #0
 80066c6:	4604      	mov	r4, r0
 80066c8:	4608      	mov	r0, r1
 80066ca:	602b      	str	r3, [r5, #0]
 80066cc:	f7fa fea3 	bl	8001416 <_close>
 80066d0:	1c43      	adds	r3, r0, #1
 80066d2:	d102      	bne.n	80066da <_close_r+0x1a>
 80066d4:	682b      	ldr	r3, [r5, #0]
 80066d6:	b103      	cbz	r3, 80066da <_close_r+0x1a>
 80066d8:	6023      	str	r3, [r4, #0]
 80066da:	bd38      	pop	{r3, r4, r5, pc}
 80066dc:	20000410 	.word	0x20000410

080066e0 <_lseek_r>:
 80066e0:	b538      	push	{r3, r4, r5, lr}
 80066e2:	4d07      	ldr	r5, [pc, #28]	@ (8006700 <_lseek_r+0x20>)
 80066e4:	4604      	mov	r4, r0
 80066e6:	4608      	mov	r0, r1
 80066e8:	4611      	mov	r1, r2
 80066ea:	2200      	movs	r2, #0
 80066ec:	602a      	str	r2, [r5, #0]
 80066ee:	461a      	mov	r2, r3
 80066f0:	f7fa feb8 	bl	8001464 <_lseek>
 80066f4:	1c43      	adds	r3, r0, #1
 80066f6:	d102      	bne.n	80066fe <_lseek_r+0x1e>
 80066f8:	682b      	ldr	r3, [r5, #0]
 80066fa:	b103      	cbz	r3, 80066fe <_lseek_r+0x1e>
 80066fc:	6023      	str	r3, [r4, #0]
 80066fe:	bd38      	pop	{r3, r4, r5, pc}
 8006700:	20000410 	.word	0x20000410

08006704 <_read_r>:
 8006704:	b538      	push	{r3, r4, r5, lr}
 8006706:	4d07      	ldr	r5, [pc, #28]	@ (8006724 <_read_r+0x20>)
 8006708:	4604      	mov	r4, r0
 800670a:	4608      	mov	r0, r1
 800670c:	4611      	mov	r1, r2
 800670e:	2200      	movs	r2, #0
 8006710:	602a      	str	r2, [r5, #0]
 8006712:	461a      	mov	r2, r3
 8006714:	f7fa fe46 	bl	80013a4 <_read>
 8006718:	1c43      	adds	r3, r0, #1
 800671a:	d102      	bne.n	8006722 <_read_r+0x1e>
 800671c:	682b      	ldr	r3, [r5, #0]
 800671e:	b103      	cbz	r3, 8006722 <_read_r+0x1e>
 8006720:	6023      	str	r3, [r4, #0]
 8006722:	bd38      	pop	{r3, r4, r5, pc}
 8006724:	20000410 	.word	0x20000410

08006728 <_write_r>:
 8006728:	b538      	push	{r3, r4, r5, lr}
 800672a:	4d07      	ldr	r5, [pc, #28]	@ (8006748 <_write_r+0x20>)
 800672c:	4604      	mov	r4, r0
 800672e:	4608      	mov	r0, r1
 8006730:	4611      	mov	r1, r2
 8006732:	2200      	movs	r2, #0
 8006734:	602a      	str	r2, [r5, #0]
 8006736:	461a      	mov	r2, r3
 8006738:	f7fa fe51 	bl	80013de <_write>
 800673c:	1c43      	adds	r3, r0, #1
 800673e:	d102      	bne.n	8006746 <_write_r+0x1e>
 8006740:	682b      	ldr	r3, [r5, #0]
 8006742:	b103      	cbz	r3, 8006746 <_write_r+0x1e>
 8006744:	6023      	str	r3, [r4, #0]
 8006746:	bd38      	pop	{r3, r4, r5, pc}
 8006748:	20000410 	.word	0x20000410

0800674c <__errno>:
 800674c:	4b01      	ldr	r3, [pc, #4]	@ (8006754 <__errno+0x8>)
 800674e:	6818      	ldr	r0, [r3, #0]
 8006750:	4770      	bx	lr
 8006752:	bf00      	nop
 8006754:	20000018 	.word	0x20000018

08006758 <__libc_init_array>:
 8006758:	b570      	push	{r4, r5, r6, lr}
 800675a:	4d0d      	ldr	r5, [pc, #52]	@ (8006790 <__libc_init_array+0x38>)
 800675c:	4c0d      	ldr	r4, [pc, #52]	@ (8006794 <__libc_init_array+0x3c>)
 800675e:	1b64      	subs	r4, r4, r5
 8006760:	10a4      	asrs	r4, r4, #2
 8006762:	2600      	movs	r6, #0
 8006764:	42a6      	cmp	r6, r4
 8006766:	d109      	bne.n	800677c <__libc_init_array+0x24>
 8006768:	4d0b      	ldr	r5, [pc, #44]	@ (8006798 <__libc_init_array+0x40>)
 800676a:	4c0c      	ldr	r4, [pc, #48]	@ (800679c <__libc_init_array+0x44>)
 800676c:	f000 fed8 	bl	8007520 <_init>
 8006770:	1b64      	subs	r4, r4, r5
 8006772:	10a4      	asrs	r4, r4, #2
 8006774:	2600      	movs	r6, #0
 8006776:	42a6      	cmp	r6, r4
 8006778:	d105      	bne.n	8006786 <__libc_init_array+0x2e>
 800677a:	bd70      	pop	{r4, r5, r6, pc}
 800677c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006780:	4798      	blx	r3
 8006782:	3601      	adds	r6, #1
 8006784:	e7ee      	b.n	8006764 <__libc_init_array+0xc>
 8006786:	f855 3b04 	ldr.w	r3, [r5], #4
 800678a:	4798      	blx	r3
 800678c:	3601      	adds	r6, #1
 800678e:	e7f2      	b.n	8006776 <__libc_init_array+0x1e>
 8006790:	08007834 	.word	0x08007834
 8006794:	08007834 	.word	0x08007834
 8006798:	08007834 	.word	0x08007834
 800679c:	08007838 	.word	0x08007838

080067a0 <__retarget_lock_init_recursive>:
 80067a0:	4770      	bx	lr

080067a2 <__retarget_lock_acquire_recursive>:
 80067a2:	4770      	bx	lr

080067a4 <__retarget_lock_release_recursive>:
 80067a4:	4770      	bx	lr
	...

080067a8 <_free_r>:
 80067a8:	b538      	push	{r3, r4, r5, lr}
 80067aa:	4605      	mov	r5, r0
 80067ac:	2900      	cmp	r1, #0
 80067ae:	d041      	beq.n	8006834 <_free_r+0x8c>
 80067b0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80067b4:	1f0c      	subs	r4, r1, #4
 80067b6:	2b00      	cmp	r3, #0
 80067b8:	bfb8      	it	lt
 80067ba:	18e4      	addlt	r4, r4, r3
 80067bc:	f000 f8e0 	bl	8006980 <__malloc_lock>
 80067c0:	4a1d      	ldr	r2, [pc, #116]	@ (8006838 <_free_r+0x90>)
 80067c2:	6813      	ldr	r3, [r2, #0]
 80067c4:	b933      	cbnz	r3, 80067d4 <_free_r+0x2c>
 80067c6:	6063      	str	r3, [r4, #4]
 80067c8:	6014      	str	r4, [r2, #0]
 80067ca:	4628      	mov	r0, r5
 80067cc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80067d0:	f000 b8dc 	b.w	800698c <__malloc_unlock>
 80067d4:	42a3      	cmp	r3, r4
 80067d6:	d908      	bls.n	80067ea <_free_r+0x42>
 80067d8:	6820      	ldr	r0, [r4, #0]
 80067da:	1821      	adds	r1, r4, r0
 80067dc:	428b      	cmp	r3, r1
 80067de:	bf01      	itttt	eq
 80067e0:	6819      	ldreq	r1, [r3, #0]
 80067e2:	685b      	ldreq	r3, [r3, #4]
 80067e4:	1809      	addeq	r1, r1, r0
 80067e6:	6021      	streq	r1, [r4, #0]
 80067e8:	e7ed      	b.n	80067c6 <_free_r+0x1e>
 80067ea:	461a      	mov	r2, r3
 80067ec:	685b      	ldr	r3, [r3, #4]
 80067ee:	b10b      	cbz	r3, 80067f4 <_free_r+0x4c>
 80067f0:	42a3      	cmp	r3, r4
 80067f2:	d9fa      	bls.n	80067ea <_free_r+0x42>
 80067f4:	6811      	ldr	r1, [r2, #0]
 80067f6:	1850      	adds	r0, r2, r1
 80067f8:	42a0      	cmp	r0, r4
 80067fa:	d10b      	bne.n	8006814 <_free_r+0x6c>
 80067fc:	6820      	ldr	r0, [r4, #0]
 80067fe:	4401      	add	r1, r0
 8006800:	1850      	adds	r0, r2, r1
 8006802:	4283      	cmp	r3, r0
 8006804:	6011      	str	r1, [r2, #0]
 8006806:	d1e0      	bne.n	80067ca <_free_r+0x22>
 8006808:	6818      	ldr	r0, [r3, #0]
 800680a:	685b      	ldr	r3, [r3, #4]
 800680c:	6053      	str	r3, [r2, #4]
 800680e:	4408      	add	r0, r1
 8006810:	6010      	str	r0, [r2, #0]
 8006812:	e7da      	b.n	80067ca <_free_r+0x22>
 8006814:	d902      	bls.n	800681c <_free_r+0x74>
 8006816:	230c      	movs	r3, #12
 8006818:	602b      	str	r3, [r5, #0]
 800681a:	e7d6      	b.n	80067ca <_free_r+0x22>
 800681c:	6820      	ldr	r0, [r4, #0]
 800681e:	1821      	adds	r1, r4, r0
 8006820:	428b      	cmp	r3, r1
 8006822:	bf04      	itt	eq
 8006824:	6819      	ldreq	r1, [r3, #0]
 8006826:	685b      	ldreq	r3, [r3, #4]
 8006828:	6063      	str	r3, [r4, #4]
 800682a:	bf04      	itt	eq
 800682c:	1809      	addeq	r1, r1, r0
 800682e:	6021      	streq	r1, [r4, #0]
 8006830:	6054      	str	r4, [r2, #4]
 8006832:	e7ca      	b.n	80067ca <_free_r+0x22>
 8006834:	bd38      	pop	{r3, r4, r5, pc}
 8006836:	bf00      	nop
 8006838:	2000041c 	.word	0x2000041c

0800683c <sbrk_aligned>:
 800683c:	b570      	push	{r4, r5, r6, lr}
 800683e:	4e0f      	ldr	r6, [pc, #60]	@ (800687c <sbrk_aligned+0x40>)
 8006840:	460c      	mov	r4, r1
 8006842:	6831      	ldr	r1, [r6, #0]
 8006844:	4605      	mov	r5, r0
 8006846:	b911      	cbnz	r1, 800684e <sbrk_aligned+0x12>
 8006848:	f000 fe16 	bl	8007478 <_sbrk_r>
 800684c:	6030      	str	r0, [r6, #0]
 800684e:	4621      	mov	r1, r4
 8006850:	4628      	mov	r0, r5
 8006852:	f000 fe11 	bl	8007478 <_sbrk_r>
 8006856:	1c43      	adds	r3, r0, #1
 8006858:	d103      	bne.n	8006862 <sbrk_aligned+0x26>
 800685a:	f04f 34ff 	mov.w	r4, #4294967295
 800685e:	4620      	mov	r0, r4
 8006860:	bd70      	pop	{r4, r5, r6, pc}
 8006862:	1cc4      	adds	r4, r0, #3
 8006864:	f024 0403 	bic.w	r4, r4, #3
 8006868:	42a0      	cmp	r0, r4
 800686a:	d0f8      	beq.n	800685e <sbrk_aligned+0x22>
 800686c:	1a21      	subs	r1, r4, r0
 800686e:	4628      	mov	r0, r5
 8006870:	f000 fe02 	bl	8007478 <_sbrk_r>
 8006874:	3001      	adds	r0, #1
 8006876:	d1f2      	bne.n	800685e <sbrk_aligned+0x22>
 8006878:	e7ef      	b.n	800685a <sbrk_aligned+0x1e>
 800687a:	bf00      	nop
 800687c:	20000418 	.word	0x20000418

08006880 <_malloc_r>:
 8006880:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006884:	1ccd      	adds	r5, r1, #3
 8006886:	f025 0503 	bic.w	r5, r5, #3
 800688a:	3508      	adds	r5, #8
 800688c:	2d0c      	cmp	r5, #12
 800688e:	bf38      	it	cc
 8006890:	250c      	movcc	r5, #12
 8006892:	2d00      	cmp	r5, #0
 8006894:	4606      	mov	r6, r0
 8006896:	db01      	blt.n	800689c <_malloc_r+0x1c>
 8006898:	42a9      	cmp	r1, r5
 800689a:	d904      	bls.n	80068a6 <_malloc_r+0x26>
 800689c:	230c      	movs	r3, #12
 800689e:	6033      	str	r3, [r6, #0]
 80068a0:	2000      	movs	r0, #0
 80068a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80068a6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800697c <_malloc_r+0xfc>
 80068aa:	f000 f869 	bl	8006980 <__malloc_lock>
 80068ae:	f8d8 3000 	ldr.w	r3, [r8]
 80068b2:	461c      	mov	r4, r3
 80068b4:	bb44      	cbnz	r4, 8006908 <_malloc_r+0x88>
 80068b6:	4629      	mov	r1, r5
 80068b8:	4630      	mov	r0, r6
 80068ba:	f7ff ffbf 	bl	800683c <sbrk_aligned>
 80068be:	1c43      	adds	r3, r0, #1
 80068c0:	4604      	mov	r4, r0
 80068c2:	d158      	bne.n	8006976 <_malloc_r+0xf6>
 80068c4:	f8d8 4000 	ldr.w	r4, [r8]
 80068c8:	4627      	mov	r7, r4
 80068ca:	2f00      	cmp	r7, #0
 80068cc:	d143      	bne.n	8006956 <_malloc_r+0xd6>
 80068ce:	2c00      	cmp	r4, #0
 80068d0:	d04b      	beq.n	800696a <_malloc_r+0xea>
 80068d2:	6823      	ldr	r3, [r4, #0]
 80068d4:	4639      	mov	r1, r7
 80068d6:	4630      	mov	r0, r6
 80068d8:	eb04 0903 	add.w	r9, r4, r3
 80068dc:	f000 fdcc 	bl	8007478 <_sbrk_r>
 80068e0:	4581      	cmp	r9, r0
 80068e2:	d142      	bne.n	800696a <_malloc_r+0xea>
 80068e4:	6821      	ldr	r1, [r4, #0]
 80068e6:	1a6d      	subs	r5, r5, r1
 80068e8:	4629      	mov	r1, r5
 80068ea:	4630      	mov	r0, r6
 80068ec:	f7ff ffa6 	bl	800683c <sbrk_aligned>
 80068f0:	3001      	adds	r0, #1
 80068f2:	d03a      	beq.n	800696a <_malloc_r+0xea>
 80068f4:	6823      	ldr	r3, [r4, #0]
 80068f6:	442b      	add	r3, r5
 80068f8:	6023      	str	r3, [r4, #0]
 80068fa:	f8d8 3000 	ldr.w	r3, [r8]
 80068fe:	685a      	ldr	r2, [r3, #4]
 8006900:	bb62      	cbnz	r2, 800695c <_malloc_r+0xdc>
 8006902:	f8c8 7000 	str.w	r7, [r8]
 8006906:	e00f      	b.n	8006928 <_malloc_r+0xa8>
 8006908:	6822      	ldr	r2, [r4, #0]
 800690a:	1b52      	subs	r2, r2, r5
 800690c:	d420      	bmi.n	8006950 <_malloc_r+0xd0>
 800690e:	2a0b      	cmp	r2, #11
 8006910:	d917      	bls.n	8006942 <_malloc_r+0xc2>
 8006912:	1961      	adds	r1, r4, r5
 8006914:	42a3      	cmp	r3, r4
 8006916:	6025      	str	r5, [r4, #0]
 8006918:	bf18      	it	ne
 800691a:	6059      	strne	r1, [r3, #4]
 800691c:	6863      	ldr	r3, [r4, #4]
 800691e:	bf08      	it	eq
 8006920:	f8c8 1000 	streq.w	r1, [r8]
 8006924:	5162      	str	r2, [r4, r5]
 8006926:	604b      	str	r3, [r1, #4]
 8006928:	4630      	mov	r0, r6
 800692a:	f000 f82f 	bl	800698c <__malloc_unlock>
 800692e:	f104 000b 	add.w	r0, r4, #11
 8006932:	1d23      	adds	r3, r4, #4
 8006934:	f020 0007 	bic.w	r0, r0, #7
 8006938:	1ac2      	subs	r2, r0, r3
 800693a:	bf1c      	itt	ne
 800693c:	1a1b      	subne	r3, r3, r0
 800693e:	50a3      	strne	r3, [r4, r2]
 8006940:	e7af      	b.n	80068a2 <_malloc_r+0x22>
 8006942:	6862      	ldr	r2, [r4, #4]
 8006944:	42a3      	cmp	r3, r4
 8006946:	bf0c      	ite	eq
 8006948:	f8c8 2000 	streq.w	r2, [r8]
 800694c:	605a      	strne	r2, [r3, #4]
 800694e:	e7eb      	b.n	8006928 <_malloc_r+0xa8>
 8006950:	4623      	mov	r3, r4
 8006952:	6864      	ldr	r4, [r4, #4]
 8006954:	e7ae      	b.n	80068b4 <_malloc_r+0x34>
 8006956:	463c      	mov	r4, r7
 8006958:	687f      	ldr	r7, [r7, #4]
 800695a:	e7b6      	b.n	80068ca <_malloc_r+0x4a>
 800695c:	461a      	mov	r2, r3
 800695e:	685b      	ldr	r3, [r3, #4]
 8006960:	42a3      	cmp	r3, r4
 8006962:	d1fb      	bne.n	800695c <_malloc_r+0xdc>
 8006964:	2300      	movs	r3, #0
 8006966:	6053      	str	r3, [r2, #4]
 8006968:	e7de      	b.n	8006928 <_malloc_r+0xa8>
 800696a:	230c      	movs	r3, #12
 800696c:	6033      	str	r3, [r6, #0]
 800696e:	4630      	mov	r0, r6
 8006970:	f000 f80c 	bl	800698c <__malloc_unlock>
 8006974:	e794      	b.n	80068a0 <_malloc_r+0x20>
 8006976:	6005      	str	r5, [r0, #0]
 8006978:	e7d6      	b.n	8006928 <_malloc_r+0xa8>
 800697a:	bf00      	nop
 800697c:	2000041c 	.word	0x2000041c

08006980 <__malloc_lock>:
 8006980:	4801      	ldr	r0, [pc, #4]	@ (8006988 <__malloc_lock+0x8>)
 8006982:	f7ff bf0e 	b.w	80067a2 <__retarget_lock_acquire_recursive>
 8006986:	bf00      	nop
 8006988:	20000414 	.word	0x20000414

0800698c <__malloc_unlock>:
 800698c:	4801      	ldr	r0, [pc, #4]	@ (8006994 <__malloc_unlock+0x8>)
 800698e:	f7ff bf09 	b.w	80067a4 <__retarget_lock_release_recursive>
 8006992:	bf00      	nop
 8006994:	20000414 	.word	0x20000414

08006998 <__ssputs_r>:
 8006998:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800699c:	688e      	ldr	r6, [r1, #8]
 800699e:	461f      	mov	r7, r3
 80069a0:	42be      	cmp	r6, r7
 80069a2:	680b      	ldr	r3, [r1, #0]
 80069a4:	4682      	mov	sl, r0
 80069a6:	460c      	mov	r4, r1
 80069a8:	4690      	mov	r8, r2
 80069aa:	d82d      	bhi.n	8006a08 <__ssputs_r+0x70>
 80069ac:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80069b0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80069b4:	d026      	beq.n	8006a04 <__ssputs_r+0x6c>
 80069b6:	6965      	ldr	r5, [r4, #20]
 80069b8:	6909      	ldr	r1, [r1, #16]
 80069ba:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80069be:	eba3 0901 	sub.w	r9, r3, r1
 80069c2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80069c6:	1c7b      	adds	r3, r7, #1
 80069c8:	444b      	add	r3, r9
 80069ca:	106d      	asrs	r5, r5, #1
 80069cc:	429d      	cmp	r5, r3
 80069ce:	bf38      	it	cc
 80069d0:	461d      	movcc	r5, r3
 80069d2:	0553      	lsls	r3, r2, #21
 80069d4:	d527      	bpl.n	8006a26 <__ssputs_r+0x8e>
 80069d6:	4629      	mov	r1, r5
 80069d8:	f7ff ff52 	bl	8006880 <_malloc_r>
 80069dc:	4606      	mov	r6, r0
 80069de:	b360      	cbz	r0, 8006a3a <__ssputs_r+0xa2>
 80069e0:	6921      	ldr	r1, [r4, #16]
 80069e2:	464a      	mov	r2, r9
 80069e4:	f000 fd58 	bl	8007498 <memcpy>
 80069e8:	89a3      	ldrh	r3, [r4, #12]
 80069ea:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80069ee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80069f2:	81a3      	strh	r3, [r4, #12]
 80069f4:	6126      	str	r6, [r4, #16]
 80069f6:	6165      	str	r5, [r4, #20]
 80069f8:	444e      	add	r6, r9
 80069fa:	eba5 0509 	sub.w	r5, r5, r9
 80069fe:	6026      	str	r6, [r4, #0]
 8006a00:	60a5      	str	r5, [r4, #8]
 8006a02:	463e      	mov	r6, r7
 8006a04:	42be      	cmp	r6, r7
 8006a06:	d900      	bls.n	8006a0a <__ssputs_r+0x72>
 8006a08:	463e      	mov	r6, r7
 8006a0a:	6820      	ldr	r0, [r4, #0]
 8006a0c:	4632      	mov	r2, r6
 8006a0e:	4641      	mov	r1, r8
 8006a10:	f000 fcf6 	bl	8007400 <memmove>
 8006a14:	68a3      	ldr	r3, [r4, #8]
 8006a16:	1b9b      	subs	r3, r3, r6
 8006a18:	60a3      	str	r3, [r4, #8]
 8006a1a:	6823      	ldr	r3, [r4, #0]
 8006a1c:	4433      	add	r3, r6
 8006a1e:	6023      	str	r3, [r4, #0]
 8006a20:	2000      	movs	r0, #0
 8006a22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006a26:	462a      	mov	r2, r5
 8006a28:	f000 fd44 	bl	80074b4 <_realloc_r>
 8006a2c:	4606      	mov	r6, r0
 8006a2e:	2800      	cmp	r0, #0
 8006a30:	d1e0      	bne.n	80069f4 <__ssputs_r+0x5c>
 8006a32:	6921      	ldr	r1, [r4, #16]
 8006a34:	4650      	mov	r0, sl
 8006a36:	f7ff feb7 	bl	80067a8 <_free_r>
 8006a3a:	230c      	movs	r3, #12
 8006a3c:	f8ca 3000 	str.w	r3, [sl]
 8006a40:	89a3      	ldrh	r3, [r4, #12]
 8006a42:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006a46:	81a3      	strh	r3, [r4, #12]
 8006a48:	f04f 30ff 	mov.w	r0, #4294967295
 8006a4c:	e7e9      	b.n	8006a22 <__ssputs_r+0x8a>
	...

08006a50 <_svfiprintf_r>:
 8006a50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a54:	4698      	mov	r8, r3
 8006a56:	898b      	ldrh	r3, [r1, #12]
 8006a58:	061b      	lsls	r3, r3, #24
 8006a5a:	b09d      	sub	sp, #116	@ 0x74
 8006a5c:	4607      	mov	r7, r0
 8006a5e:	460d      	mov	r5, r1
 8006a60:	4614      	mov	r4, r2
 8006a62:	d510      	bpl.n	8006a86 <_svfiprintf_r+0x36>
 8006a64:	690b      	ldr	r3, [r1, #16]
 8006a66:	b973      	cbnz	r3, 8006a86 <_svfiprintf_r+0x36>
 8006a68:	2140      	movs	r1, #64	@ 0x40
 8006a6a:	f7ff ff09 	bl	8006880 <_malloc_r>
 8006a6e:	6028      	str	r0, [r5, #0]
 8006a70:	6128      	str	r0, [r5, #16]
 8006a72:	b930      	cbnz	r0, 8006a82 <_svfiprintf_r+0x32>
 8006a74:	230c      	movs	r3, #12
 8006a76:	603b      	str	r3, [r7, #0]
 8006a78:	f04f 30ff 	mov.w	r0, #4294967295
 8006a7c:	b01d      	add	sp, #116	@ 0x74
 8006a7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a82:	2340      	movs	r3, #64	@ 0x40
 8006a84:	616b      	str	r3, [r5, #20]
 8006a86:	2300      	movs	r3, #0
 8006a88:	9309      	str	r3, [sp, #36]	@ 0x24
 8006a8a:	2320      	movs	r3, #32
 8006a8c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006a90:	f8cd 800c 	str.w	r8, [sp, #12]
 8006a94:	2330      	movs	r3, #48	@ 0x30
 8006a96:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8006c34 <_svfiprintf_r+0x1e4>
 8006a9a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006a9e:	f04f 0901 	mov.w	r9, #1
 8006aa2:	4623      	mov	r3, r4
 8006aa4:	469a      	mov	sl, r3
 8006aa6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006aaa:	b10a      	cbz	r2, 8006ab0 <_svfiprintf_r+0x60>
 8006aac:	2a25      	cmp	r2, #37	@ 0x25
 8006aae:	d1f9      	bne.n	8006aa4 <_svfiprintf_r+0x54>
 8006ab0:	ebba 0b04 	subs.w	fp, sl, r4
 8006ab4:	d00b      	beq.n	8006ace <_svfiprintf_r+0x7e>
 8006ab6:	465b      	mov	r3, fp
 8006ab8:	4622      	mov	r2, r4
 8006aba:	4629      	mov	r1, r5
 8006abc:	4638      	mov	r0, r7
 8006abe:	f7ff ff6b 	bl	8006998 <__ssputs_r>
 8006ac2:	3001      	adds	r0, #1
 8006ac4:	f000 80a7 	beq.w	8006c16 <_svfiprintf_r+0x1c6>
 8006ac8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006aca:	445a      	add	r2, fp
 8006acc:	9209      	str	r2, [sp, #36]	@ 0x24
 8006ace:	f89a 3000 	ldrb.w	r3, [sl]
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	f000 809f 	beq.w	8006c16 <_svfiprintf_r+0x1c6>
 8006ad8:	2300      	movs	r3, #0
 8006ada:	f04f 32ff 	mov.w	r2, #4294967295
 8006ade:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006ae2:	f10a 0a01 	add.w	sl, sl, #1
 8006ae6:	9304      	str	r3, [sp, #16]
 8006ae8:	9307      	str	r3, [sp, #28]
 8006aea:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006aee:	931a      	str	r3, [sp, #104]	@ 0x68
 8006af0:	4654      	mov	r4, sl
 8006af2:	2205      	movs	r2, #5
 8006af4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006af8:	484e      	ldr	r0, [pc, #312]	@ (8006c34 <_svfiprintf_r+0x1e4>)
 8006afa:	f7f9 fb71 	bl	80001e0 <memchr>
 8006afe:	9a04      	ldr	r2, [sp, #16]
 8006b00:	b9d8      	cbnz	r0, 8006b3a <_svfiprintf_r+0xea>
 8006b02:	06d0      	lsls	r0, r2, #27
 8006b04:	bf44      	itt	mi
 8006b06:	2320      	movmi	r3, #32
 8006b08:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006b0c:	0711      	lsls	r1, r2, #28
 8006b0e:	bf44      	itt	mi
 8006b10:	232b      	movmi	r3, #43	@ 0x2b
 8006b12:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006b16:	f89a 3000 	ldrb.w	r3, [sl]
 8006b1a:	2b2a      	cmp	r3, #42	@ 0x2a
 8006b1c:	d015      	beq.n	8006b4a <_svfiprintf_r+0xfa>
 8006b1e:	9a07      	ldr	r2, [sp, #28]
 8006b20:	4654      	mov	r4, sl
 8006b22:	2000      	movs	r0, #0
 8006b24:	f04f 0c0a 	mov.w	ip, #10
 8006b28:	4621      	mov	r1, r4
 8006b2a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006b2e:	3b30      	subs	r3, #48	@ 0x30
 8006b30:	2b09      	cmp	r3, #9
 8006b32:	d94b      	bls.n	8006bcc <_svfiprintf_r+0x17c>
 8006b34:	b1b0      	cbz	r0, 8006b64 <_svfiprintf_r+0x114>
 8006b36:	9207      	str	r2, [sp, #28]
 8006b38:	e014      	b.n	8006b64 <_svfiprintf_r+0x114>
 8006b3a:	eba0 0308 	sub.w	r3, r0, r8
 8006b3e:	fa09 f303 	lsl.w	r3, r9, r3
 8006b42:	4313      	orrs	r3, r2
 8006b44:	9304      	str	r3, [sp, #16]
 8006b46:	46a2      	mov	sl, r4
 8006b48:	e7d2      	b.n	8006af0 <_svfiprintf_r+0xa0>
 8006b4a:	9b03      	ldr	r3, [sp, #12]
 8006b4c:	1d19      	adds	r1, r3, #4
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	9103      	str	r1, [sp, #12]
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	bfbb      	ittet	lt
 8006b56:	425b      	neglt	r3, r3
 8006b58:	f042 0202 	orrlt.w	r2, r2, #2
 8006b5c:	9307      	strge	r3, [sp, #28]
 8006b5e:	9307      	strlt	r3, [sp, #28]
 8006b60:	bfb8      	it	lt
 8006b62:	9204      	strlt	r2, [sp, #16]
 8006b64:	7823      	ldrb	r3, [r4, #0]
 8006b66:	2b2e      	cmp	r3, #46	@ 0x2e
 8006b68:	d10a      	bne.n	8006b80 <_svfiprintf_r+0x130>
 8006b6a:	7863      	ldrb	r3, [r4, #1]
 8006b6c:	2b2a      	cmp	r3, #42	@ 0x2a
 8006b6e:	d132      	bne.n	8006bd6 <_svfiprintf_r+0x186>
 8006b70:	9b03      	ldr	r3, [sp, #12]
 8006b72:	1d1a      	adds	r2, r3, #4
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	9203      	str	r2, [sp, #12]
 8006b78:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006b7c:	3402      	adds	r4, #2
 8006b7e:	9305      	str	r3, [sp, #20]
 8006b80:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8006c44 <_svfiprintf_r+0x1f4>
 8006b84:	7821      	ldrb	r1, [r4, #0]
 8006b86:	2203      	movs	r2, #3
 8006b88:	4650      	mov	r0, sl
 8006b8a:	f7f9 fb29 	bl	80001e0 <memchr>
 8006b8e:	b138      	cbz	r0, 8006ba0 <_svfiprintf_r+0x150>
 8006b90:	9b04      	ldr	r3, [sp, #16]
 8006b92:	eba0 000a 	sub.w	r0, r0, sl
 8006b96:	2240      	movs	r2, #64	@ 0x40
 8006b98:	4082      	lsls	r2, r0
 8006b9a:	4313      	orrs	r3, r2
 8006b9c:	3401      	adds	r4, #1
 8006b9e:	9304      	str	r3, [sp, #16]
 8006ba0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006ba4:	4824      	ldr	r0, [pc, #144]	@ (8006c38 <_svfiprintf_r+0x1e8>)
 8006ba6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006baa:	2206      	movs	r2, #6
 8006bac:	f7f9 fb18 	bl	80001e0 <memchr>
 8006bb0:	2800      	cmp	r0, #0
 8006bb2:	d036      	beq.n	8006c22 <_svfiprintf_r+0x1d2>
 8006bb4:	4b21      	ldr	r3, [pc, #132]	@ (8006c3c <_svfiprintf_r+0x1ec>)
 8006bb6:	bb1b      	cbnz	r3, 8006c00 <_svfiprintf_r+0x1b0>
 8006bb8:	9b03      	ldr	r3, [sp, #12]
 8006bba:	3307      	adds	r3, #7
 8006bbc:	f023 0307 	bic.w	r3, r3, #7
 8006bc0:	3308      	adds	r3, #8
 8006bc2:	9303      	str	r3, [sp, #12]
 8006bc4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006bc6:	4433      	add	r3, r6
 8006bc8:	9309      	str	r3, [sp, #36]	@ 0x24
 8006bca:	e76a      	b.n	8006aa2 <_svfiprintf_r+0x52>
 8006bcc:	fb0c 3202 	mla	r2, ip, r2, r3
 8006bd0:	460c      	mov	r4, r1
 8006bd2:	2001      	movs	r0, #1
 8006bd4:	e7a8      	b.n	8006b28 <_svfiprintf_r+0xd8>
 8006bd6:	2300      	movs	r3, #0
 8006bd8:	3401      	adds	r4, #1
 8006bda:	9305      	str	r3, [sp, #20]
 8006bdc:	4619      	mov	r1, r3
 8006bde:	f04f 0c0a 	mov.w	ip, #10
 8006be2:	4620      	mov	r0, r4
 8006be4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006be8:	3a30      	subs	r2, #48	@ 0x30
 8006bea:	2a09      	cmp	r2, #9
 8006bec:	d903      	bls.n	8006bf6 <_svfiprintf_r+0x1a6>
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d0c6      	beq.n	8006b80 <_svfiprintf_r+0x130>
 8006bf2:	9105      	str	r1, [sp, #20]
 8006bf4:	e7c4      	b.n	8006b80 <_svfiprintf_r+0x130>
 8006bf6:	fb0c 2101 	mla	r1, ip, r1, r2
 8006bfa:	4604      	mov	r4, r0
 8006bfc:	2301      	movs	r3, #1
 8006bfe:	e7f0      	b.n	8006be2 <_svfiprintf_r+0x192>
 8006c00:	ab03      	add	r3, sp, #12
 8006c02:	9300      	str	r3, [sp, #0]
 8006c04:	462a      	mov	r2, r5
 8006c06:	4b0e      	ldr	r3, [pc, #56]	@ (8006c40 <_svfiprintf_r+0x1f0>)
 8006c08:	a904      	add	r1, sp, #16
 8006c0a:	4638      	mov	r0, r7
 8006c0c:	f3af 8000 	nop.w
 8006c10:	1c42      	adds	r2, r0, #1
 8006c12:	4606      	mov	r6, r0
 8006c14:	d1d6      	bne.n	8006bc4 <_svfiprintf_r+0x174>
 8006c16:	89ab      	ldrh	r3, [r5, #12]
 8006c18:	065b      	lsls	r3, r3, #25
 8006c1a:	f53f af2d 	bmi.w	8006a78 <_svfiprintf_r+0x28>
 8006c1e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006c20:	e72c      	b.n	8006a7c <_svfiprintf_r+0x2c>
 8006c22:	ab03      	add	r3, sp, #12
 8006c24:	9300      	str	r3, [sp, #0]
 8006c26:	462a      	mov	r2, r5
 8006c28:	4b05      	ldr	r3, [pc, #20]	@ (8006c40 <_svfiprintf_r+0x1f0>)
 8006c2a:	a904      	add	r1, sp, #16
 8006c2c:	4638      	mov	r0, r7
 8006c2e:	f000 f9bb 	bl	8006fa8 <_printf_i>
 8006c32:	e7ed      	b.n	8006c10 <_svfiprintf_r+0x1c0>
 8006c34:	080077f8 	.word	0x080077f8
 8006c38:	08007802 	.word	0x08007802
 8006c3c:	00000000 	.word	0x00000000
 8006c40:	08006999 	.word	0x08006999
 8006c44:	080077fe 	.word	0x080077fe

08006c48 <__sfputc_r>:
 8006c48:	6893      	ldr	r3, [r2, #8]
 8006c4a:	3b01      	subs	r3, #1
 8006c4c:	2b00      	cmp	r3, #0
 8006c4e:	b410      	push	{r4}
 8006c50:	6093      	str	r3, [r2, #8]
 8006c52:	da08      	bge.n	8006c66 <__sfputc_r+0x1e>
 8006c54:	6994      	ldr	r4, [r2, #24]
 8006c56:	42a3      	cmp	r3, r4
 8006c58:	db01      	blt.n	8006c5e <__sfputc_r+0x16>
 8006c5a:	290a      	cmp	r1, #10
 8006c5c:	d103      	bne.n	8006c66 <__sfputc_r+0x1e>
 8006c5e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006c62:	f7ff bc66 	b.w	8006532 <__swbuf_r>
 8006c66:	6813      	ldr	r3, [r2, #0]
 8006c68:	1c58      	adds	r0, r3, #1
 8006c6a:	6010      	str	r0, [r2, #0]
 8006c6c:	7019      	strb	r1, [r3, #0]
 8006c6e:	4608      	mov	r0, r1
 8006c70:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006c74:	4770      	bx	lr

08006c76 <__sfputs_r>:
 8006c76:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c78:	4606      	mov	r6, r0
 8006c7a:	460f      	mov	r7, r1
 8006c7c:	4614      	mov	r4, r2
 8006c7e:	18d5      	adds	r5, r2, r3
 8006c80:	42ac      	cmp	r4, r5
 8006c82:	d101      	bne.n	8006c88 <__sfputs_r+0x12>
 8006c84:	2000      	movs	r0, #0
 8006c86:	e007      	b.n	8006c98 <__sfputs_r+0x22>
 8006c88:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006c8c:	463a      	mov	r2, r7
 8006c8e:	4630      	mov	r0, r6
 8006c90:	f7ff ffda 	bl	8006c48 <__sfputc_r>
 8006c94:	1c43      	adds	r3, r0, #1
 8006c96:	d1f3      	bne.n	8006c80 <__sfputs_r+0xa>
 8006c98:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006c9c <_vfiprintf_r>:
 8006c9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ca0:	460d      	mov	r5, r1
 8006ca2:	b09d      	sub	sp, #116	@ 0x74
 8006ca4:	4614      	mov	r4, r2
 8006ca6:	4698      	mov	r8, r3
 8006ca8:	4606      	mov	r6, r0
 8006caa:	b118      	cbz	r0, 8006cb4 <_vfiprintf_r+0x18>
 8006cac:	6a03      	ldr	r3, [r0, #32]
 8006cae:	b90b      	cbnz	r3, 8006cb4 <_vfiprintf_r+0x18>
 8006cb0:	f7ff fb20 	bl	80062f4 <__sinit>
 8006cb4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006cb6:	07d9      	lsls	r1, r3, #31
 8006cb8:	d405      	bmi.n	8006cc6 <_vfiprintf_r+0x2a>
 8006cba:	89ab      	ldrh	r3, [r5, #12]
 8006cbc:	059a      	lsls	r2, r3, #22
 8006cbe:	d402      	bmi.n	8006cc6 <_vfiprintf_r+0x2a>
 8006cc0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006cc2:	f7ff fd6e 	bl	80067a2 <__retarget_lock_acquire_recursive>
 8006cc6:	89ab      	ldrh	r3, [r5, #12]
 8006cc8:	071b      	lsls	r3, r3, #28
 8006cca:	d501      	bpl.n	8006cd0 <_vfiprintf_r+0x34>
 8006ccc:	692b      	ldr	r3, [r5, #16]
 8006cce:	b99b      	cbnz	r3, 8006cf8 <_vfiprintf_r+0x5c>
 8006cd0:	4629      	mov	r1, r5
 8006cd2:	4630      	mov	r0, r6
 8006cd4:	f7ff fc6c 	bl	80065b0 <__swsetup_r>
 8006cd8:	b170      	cbz	r0, 8006cf8 <_vfiprintf_r+0x5c>
 8006cda:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006cdc:	07dc      	lsls	r4, r3, #31
 8006cde:	d504      	bpl.n	8006cea <_vfiprintf_r+0x4e>
 8006ce0:	f04f 30ff 	mov.w	r0, #4294967295
 8006ce4:	b01d      	add	sp, #116	@ 0x74
 8006ce6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006cea:	89ab      	ldrh	r3, [r5, #12]
 8006cec:	0598      	lsls	r0, r3, #22
 8006cee:	d4f7      	bmi.n	8006ce0 <_vfiprintf_r+0x44>
 8006cf0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006cf2:	f7ff fd57 	bl	80067a4 <__retarget_lock_release_recursive>
 8006cf6:	e7f3      	b.n	8006ce0 <_vfiprintf_r+0x44>
 8006cf8:	2300      	movs	r3, #0
 8006cfa:	9309      	str	r3, [sp, #36]	@ 0x24
 8006cfc:	2320      	movs	r3, #32
 8006cfe:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006d02:	f8cd 800c 	str.w	r8, [sp, #12]
 8006d06:	2330      	movs	r3, #48	@ 0x30
 8006d08:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8006eb8 <_vfiprintf_r+0x21c>
 8006d0c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006d10:	f04f 0901 	mov.w	r9, #1
 8006d14:	4623      	mov	r3, r4
 8006d16:	469a      	mov	sl, r3
 8006d18:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006d1c:	b10a      	cbz	r2, 8006d22 <_vfiprintf_r+0x86>
 8006d1e:	2a25      	cmp	r2, #37	@ 0x25
 8006d20:	d1f9      	bne.n	8006d16 <_vfiprintf_r+0x7a>
 8006d22:	ebba 0b04 	subs.w	fp, sl, r4
 8006d26:	d00b      	beq.n	8006d40 <_vfiprintf_r+0xa4>
 8006d28:	465b      	mov	r3, fp
 8006d2a:	4622      	mov	r2, r4
 8006d2c:	4629      	mov	r1, r5
 8006d2e:	4630      	mov	r0, r6
 8006d30:	f7ff ffa1 	bl	8006c76 <__sfputs_r>
 8006d34:	3001      	adds	r0, #1
 8006d36:	f000 80a7 	beq.w	8006e88 <_vfiprintf_r+0x1ec>
 8006d3a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006d3c:	445a      	add	r2, fp
 8006d3e:	9209      	str	r2, [sp, #36]	@ 0x24
 8006d40:	f89a 3000 	ldrb.w	r3, [sl]
 8006d44:	2b00      	cmp	r3, #0
 8006d46:	f000 809f 	beq.w	8006e88 <_vfiprintf_r+0x1ec>
 8006d4a:	2300      	movs	r3, #0
 8006d4c:	f04f 32ff 	mov.w	r2, #4294967295
 8006d50:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006d54:	f10a 0a01 	add.w	sl, sl, #1
 8006d58:	9304      	str	r3, [sp, #16]
 8006d5a:	9307      	str	r3, [sp, #28]
 8006d5c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006d60:	931a      	str	r3, [sp, #104]	@ 0x68
 8006d62:	4654      	mov	r4, sl
 8006d64:	2205      	movs	r2, #5
 8006d66:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006d6a:	4853      	ldr	r0, [pc, #332]	@ (8006eb8 <_vfiprintf_r+0x21c>)
 8006d6c:	f7f9 fa38 	bl	80001e0 <memchr>
 8006d70:	9a04      	ldr	r2, [sp, #16]
 8006d72:	b9d8      	cbnz	r0, 8006dac <_vfiprintf_r+0x110>
 8006d74:	06d1      	lsls	r1, r2, #27
 8006d76:	bf44      	itt	mi
 8006d78:	2320      	movmi	r3, #32
 8006d7a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006d7e:	0713      	lsls	r3, r2, #28
 8006d80:	bf44      	itt	mi
 8006d82:	232b      	movmi	r3, #43	@ 0x2b
 8006d84:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006d88:	f89a 3000 	ldrb.w	r3, [sl]
 8006d8c:	2b2a      	cmp	r3, #42	@ 0x2a
 8006d8e:	d015      	beq.n	8006dbc <_vfiprintf_r+0x120>
 8006d90:	9a07      	ldr	r2, [sp, #28]
 8006d92:	4654      	mov	r4, sl
 8006d94:	2000      	movs	r0, #0
 8006d96:	f04f 0c0a 	mov.w	ip, #10
 8006d9a:	4621      	mov	r1, r4
 8006d9c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006da0:	3b30      	subs	r3, #48	@ 0x30
 8006da2:	2b09      	cmp	r3, #9
 8006da4:	d94b      	bls.n	8006e3e <_vfiprintf_r+0x1a2>
 8006da6:	b1b0      	cbz	r0, 8006dd6 <_vfiprintf_r+0x13a>
 8006da8:	9207      	str	r2, [sp, #28]
 8006daa:	e014      	b.n	8006dd6 <_vfiprintf_r+0x13a>
 8006dac:	eba0 0308 	sub.w	r3, r0, r8
 8006db0:	fa09 f303 	lsl.w	r3, r9, r3
 8006db4:	4313      	orrs	r3, r2
 8006db6:	9304      	str	r3, [sp, #16]
 8006db8:	46a2      	mov	sl, r4
 8006dba:	e7d2      	b.n	8006d62 <_vfiprintf_r+0xc6>
 8006dbc:	9b03      	ldr	r3, [sp, #12]
 8006dbe:	1d19      	adds	r1, r3, #4
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	9103      	str	r1, [sp, #12]
 8006dc4:	2b00      	cmp	r3, #0
 8006dc6:	bfbb      	ittet	lt
 8006dc8:	425b      	neglt	r3, r3
 8006dca:	f042 0202 	orrlt.w	r2, r2, #2
 8006dce:	9307      	strge	r3, [sp, #28]
 8006dd0:	9307      	strlt	r3, [sp, #28]
 8006dd2:	bfb8      	it	lt
 8006dd4:	9204      	strlt	r2, [sp, #16]
 8006dd6:	7823      	ldrb	r3, [r4, #0]
 8006dd8:	2b2e      	cmp	r3, #46	@ 0x2e
 8006dda:	d10a      	bne.n	8006df2 <_vfiprintf_r+0x156>
 8006ddc:	7863      	ldrb	r3, [r4, #1]
 8006dde:	2b2a      	cmp	r3, #42	@ 0x2a
 8006de0:	d132      	bne.n	8006e48 <_vfiprintf_r+0x1ac>
 8006de2:	9b03      	ldr	r3, [sp, #12]
 8006de4:	1d1a      	adds	r2, r3, #4
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	9203      	str	r2, [sp, #12]
 8006dea:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006dee:	3402      	adds	r4, #2
 8006df0:	9305      	str	r3, [sp, #20]
 8006df2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8006ec8 <_vfiprintf_r+0x22c>
 8006df6:	7821      	ldrb	r1, [r4, #0]
 8006df8:	2203      	movs	r2, #3
 8006dfa:	4650      	mov	r0, sl
 8006dfc:	f7f9 f9f0 	bl	80001e0 <memchr>
 8006e00:	b138      	cbz	r0, 8006e12 <_vfiprintf_r+0x176>
 8006e02:	9b04      	ldr	r3, [sp, #16]
 8006e04:	eba0 000a 	sub.w	r0, r0, sl
 8006e08:	2240      	movs	r2, #64	@ 0x40
 8006e0a:	4082      	lsls	r2, r0
 8006e0c:	4313      	orrs	r3, r2
 8006e0e:	3401      	adds	r4, #1
 8006e10:	9304      	str	r3, [sp, #16]
 8006e12:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006e16:	4829      	ldr	r0, [pc, #164]	@ (8006ebc <_vfiprintf_r+0x220>)
 8006e18:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006e1c:	2206      	movs	r2, #6
 8006e1e:	f7f9 f9df 	bl	80001e0 <memchr>
 8006e22:	2800      	cmp	r0, #0
 8006e24:	d03f      	beq.n	8006ea6 <_vfiprintf_r+0x20a>
 8006e26:	4b26      	ldr	r3, [pc, #152]	@ (8006ec0 <_vfiprintf_r+0x224>)
 8006e28:	bb1b      	cbnz	r3, 8006e72 <_vfiprintf_r+0x1d6>
 8006e2a:	9b03      	ldr	r3, [sp, #12]
 8006e2c:	3307      	adds	r3, #7
 8006e2e:	f023 0307 	bic.w	r3, r3, #7
 8006e32:	3308      	adds	r3, #8
 8006e34:	9303      	str	r3, [sp, #12]
 8006e36:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006e38:	443b      	add	r3, r7
 8006e3a:	9309      	str	r3, [sp, #36]	@ 0x24
 8006e3c:	e76a      	b.n	8006d14 <_vfiprintf_r+0x78>
 8006e3e:	fb0c 3202 	mla	r2, ip, r2, r3
 8006e42:	460c      	mov	r4, r1
 8006e44:	2001      	movs	r0, #1
 8006e46:	e7a8      	b.n	8006d9a <_vfiprintf_r+0xfe>
 8006e48:	2300      	movs	r3, #0
 8006e4a:	3401      	adds	r4, #1
 8006e4c:	9305      	str	r3, [sp, #20]
 8006e4e:	4619      	mov	r1, r3
 8006e50:	f04f 0c0a 	mov.w	ip, #10
 8006e54:	4620      	mov	r0, r4
 8006e56:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006e5a:	3a30      	subs	r2, #48	@ 0x30
 8006e5c:	2a09      	cmp	r2, #9
 8006e5e:	d903      	bls.n	8006e68 <_vfiprintf_r+0x1cc>
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	d0c6      	beq.n	8006df2 <_vfiprintf_r+0x156>
 8006e64:	9105      	str	r1, [sp, #20]
 8006e66:	e7c4      	b.n	8006df2 <_vfiprintf_r+0x156>
 8006e68:	fb0c 2101 	mla	r1, ip, r1, r2
 8006e6c:	4604      	mov	r4, r0
 8006e6e:	2301      	movs	r3, #1
 8006e70:	e7f0      	b.n	8006e54 <_vfiprintf_r+0x1b8>
 8006e72:	ab03      	add	r3, sp, #12
 8006e74:	9300      	str	r3, [sp, #0]
 8006e76:	462a      	mov	r2, r5
 8006e78:	4b12      	ldr	r3, [pc, #72]	@ (8006ec4 <_vfiprintf_r+0x228>)
 8006e7a:	a904      	add	r1, sp, #16
 8006e7c:	4630      	mov	r0, r6
 8006e7e:	f3af 8000 	nop.w
 8006e82:	4607      	mov	r7, r0
 8006e84:	1c78      	adds	r0, r7, #1
 8006e86:	d1d6      	bne.n	8006e36 <_vfiprintf_r+0x19a>
 8006e88:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006e8a:	07d9      	lsls	r1, r3, #31
 8006e8c:	d405      	bmi.n	8006e9a <_vfiprintf_r+0x1fe>
 8006e8e:	89ab      	ldrh	r3, [r5, #12]
 8006e90:	059a      	lsls	r2, r3, #22
 8006e92:	d402      	bmi.n	8006e9a <_vfiprintf_r+0x1fe>
 8006e94:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006e96:	f7ff fc85 	bl	80067a4 <__retarget_lock_release_recursive>
 8006e9a:	89ab      	ldrh	r3, [r5, #12]
 8006e9c:	065b      	lsls	r3, r3, #25
 8006e9e:	f53f af1f 	bmi.w	8006ce0 <_vfiprintf_r+0x44>
 8006ea2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006ea4:	e71e      	b.n	8006ce4 <_vfiprintf_r+0x48>
 8006ea6:	ab03      	add	r3, sp, #12
 8006ea8:	9300      	str	r3, [sp, #0]
 8006eaa:	462a      	mov	r2, r5
 8006eac:	4b05      	ldr	r3, [pc, #20]	@ (8006ec4 <_vfiprintf_r+0x228>)
 8006eae:	a904      	add	r1, sp, #16
 8006eb0:	4630      	mov	r0, r6
 8006eb2:	f000 f879 	bl	8006fa8 <_printf_i>
 8006eb6:	e7e4      	b.n	8006e82 <_vfiprintf_r+0x1e6>
 8006eb8:	080077f8 	.word	0x080077f8
 8006ebc:	08007802 	.word	0x08007802
 8006ec0:	00000000 	.word	0x00000000
 8006ec4:	08006c77 	.word	0x08006c77
 8006ec8:	080077fe 	.word	0x080077fe

08006ecc <_printf_common>:
 8006ecc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006ed0:	4616      	mov	r6, r2
 8006ed2:	4698      	mov	r8, r3
 8006ed4:	688a      	ldr	r2, [r1, #8]
 8006ed6:	690b      	ldr	r3, [r1, #16]
 8006ed8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006edc:	4293      	cmp	r3, r2
 8006ede:	bfb8      	it	lt
 8006ee0:	4613      	movlt	r3, r2
 8006ee2:	6033      	str	r3, [r6, #0]
 8006ee4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006ee8:	4607      	mov	r7, r0
 8006eea:	460c      	mov	r4, r1
 8006eec:	b10a      	cbz	r2, 8006ef2 <_printf_common+0x26>
 8006eee:	3301      	adds	r3, #1
 8006ef0:	6033      	str	r3, [r6, #0]
 8006ef2:	6823      	ldr	r3, [r4, #0]
 8006ef4:	0699      	lsls	r1, r3, #26
 8006ef6:	bf42      	ittt	mi
 8006ef8:	6833      	ldrmi	r3, [r6, #0]
 8006efa:	3302      	addmi	r3, #2
 8006efc:	6033      	strmi	r3, [r6, #0]
 8006efe:	6825      	ldr	r5, [r4, #0]
 8006f00:	f015 0506 	ands.w	r5, r5, #6
 8006f04:	d106      	bne.n	8006f14 <_printf_common+0x48>
 8006f06:	f104 0a19 	add.w	sl, r4, #25
 8006f0a:	68e3      	ldr	r3, [r4, #12]
 8006f0c:	6832      	ldr	r2, [r6, #0]
 8006f0e:	1a9b      	subs	r3, r3, r2
 8006f10:	42ab      	cmp	r3, r5
 8006f12:	dc26      	bgt.n	8006f62 <_printf_common+0x96>
 8006f14:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006f18:	6822      	ldr	r2, [r4, #0]
 8006f1a:	3b00      	subs	r3, #0
 8006f1c:	bf18      	it	ne
 8006f1e:	2301      	movne	r3, #1
 8006f20:	0692      	lsls	r2, r2, #26
 8006f22:	d42b      	bmi.n	8006f7c <_printf_common+0xb0>
 8006f24:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006f28:	4641      	mov	r1, r8
 8006f2a:	4638      	mov	r0, r7
 8006f2c:	47c8      	blx	r9
 8006f2e:	3001      	adds	r0, #1
 8006f30:	d01e      	beq.n	8006f70 <_printf_common+0xa4>
 8006f32:	6823      	ldr	r3, [r4, #0]
 8006f34:	6922      	ldr	r2, [r4, #16]
 8006f36:	f003 0306 	and.w	r3, r3, #6
 8006f3a:	2b04      	cmp	r3, #4
 8006f3c:	bf02      	ittt	eq
 8006f3e:	68e5      	ldreq	r5, [r4, #12]
 8006f40:	6833      	ldreq	r3, [r6, #0]
 8006f42:	1aed      	subeq	r5, r5, r3
 8006f44:	68a3      	ldr	r3, [r4, #8]
 8006f46:	bf0c      	ite	eq
 8006f48:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006f4c:	2500      	movne	r5, #0
 8006f4e:	4293      	cmp	r3, r2
 8006f50:	bfc4      	itt	gt
 8006f52:	1a9b      	subgt	r3, r3, r2
 8006f54:	18ed      	addgt	r5, r5, r3
 8006f56:	2600      	movs	r6, #0
 8006f58:	341a      	adds	r4, #26
 8006f5a:	42b5      	cmp	r5, r6
 8006f5c:	d11a      	bne.n	8006f94 <_printf_common+0xc8>
 8006f5e:	2000      	movs	r0, #0
 8006f60:	e008      	b.n	8006f74 <_printf_common+0xa8>
 8006f62:	2301      	movs	r3, #1
 8006f64:	4652      	mov	r2, sl
 8006f66:	4641      	mov	r1, r8
 8006f68:	4638      	mov	r0, r7
 8006f6a:	47c8      	blx	r9
 8006f6c:	3001      	adds	r0, #1
 8006f6e:	d103      	bne.n	8006f78 <_printf_common+0xac>
 8006f70:	f04f 30ff 	mov.w	r0, #4294967295
 8006f74:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006f78:	3501      	adds	r5, #1
 8006f7a:	e7c6      	b.n	8006f0a <_printf_common+0x3e>
 8006f7c:	18e1      	adds	r1, r4, r3
 8006f7e:	1c5a      	adds	r2, r3, #1
 8006f80:	2030      	movs	r0, #48	@ 0x30
 8006f82:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006f86:	4422      	add	r2, r4
 8006f88:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006f8c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006f90:	3302      	adds	r3, #2
 8006f92:	e7c7      	b.n	8006f24 <_printf_common+0x58>
 8006f94:	2301      	movs	r3, #1
 8006f96:	4622      	mov	r2, r4
 8006f98:	4641      	mov	r1, r8
 8006f9a:	4638      	mov	r0, r7
 8006f9c:	47c8      	blx	r9
 8006f9e:	3001      	adds	r0, #1
 8006fa0:	d0e6      	beq.n	8006f70 <_printf_common+0xa4>
 8006fa2:	3601      	adds	r6, #1
 8006fa4:	e7d9      	b.n	8006f5a <_printf_common+0x8e>
	...

08006fa8 <_printf_i>:
 8006fa8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006fac:	7e0f      	ldrb	r7, [r1, #24]
 8006fae:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006fb0:	2f78      	cmp	r7, #120	@ 0x78
 8006fb2:	4691      	mov	r9, r2
 8006fb4:	4680      	mov	r8, r0
 8006fb6:	460c      	mov	r4, r1
 8006fb8:	469a      	mov	sl, r3
 8006fba:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006fbe:	d807      	bhi.n	8006fd0 <_printf_i+0x28>
 8006fc0:	2f62      	cmp	r7, #98	@ 0x62
 8006fc2:	d80a      	bhi.n	8006fda <_printf_i+0x32>
 8006fc4:	2f00      	cmp	r7, #0
 8006fc6:	f000 80d1 	beq.w	800716c <_printf_i+0x1c4>
 8006fca:	2f58      	cmp	r7, #88	@ 0x58
 8006fcc:	f000 80b8 	beq.w	8007140 <_printf_i+0x198>
 8006fd0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006fd4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006fd8:	e03a      	b.n	8007050 <_printf_i+0xa8>
 8006fda:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006fde:	2b15      	cmp	r3, #21
 8006fe0:	d8f6      	bhi.n	8006fd0 <_printf_i+0x28>
 8006fe2:	a101      	add	r1, pc, #4	@ (adr r1, 8006fe8 <_printf_i+0x40>)
 8006fe4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006fe8:	08007041 	.word	0x08007041
 8006fec:	08007055 	.word	0x08007055
 8006ff0:	08006fd1 	.word	0x08006fd1
 8006ff4:	08006fd1 	.word	0x08006fd1
 8006ff8:	08006fd1 	.word	0x08006fd1
 8006ffc:	08006fd1 	.word	0x08006fd1
 8007000:	08007055 	.word	0x08007055
 8007004:	08006fd1 	.word	0x08006fd1
 8007008:	08006fd1 	.word	0x08006fd1
 800700c:	08006fd1 	.word	0x08006fd1
 8007010:	08006fd1 	.word	0x08006fd1
 8007014:	08007153 	.word	0x08007153
 8007018:	0800707f 	.word	0x0800707f
 800701c:	0800710d 	.word	0x0800710d
 8007020:	08006fd1 	.word	0x08006fd1
 8007024:	08006fd1 	.word	0x08006fd1
 8007028:	08007175 	.word	0x08007175
 800702c:	08006fd1 	.word	0x08006fd1
 8007030:	0800707f 	.word	0x0800707f
 8007034:	08006fd1 	.word	0x08006fd1
 8007038:	08006fd1 	.word	0x08006fd1
 800703c:	08007115 	.word	0x08007115
 8007040:	6833      	ldr	r3, [r6, #0]
 8007042:	1d1a      	adds	r2, r3, #4
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	6032      	str	r2, [r6, #0]
 8007048:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800704c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007050:	2301      	movs	r3, #1
 8007052:	e09c      	b.n	800718e <_printf_i+0x1e6>
 8007054:	6833      	ldr	r3, [r6, #0]
 8007056:	6820      	ldr	r0, [r4, #0]
 8007058:	1d19      	adds	r1, r3, #4
 800705a:	6031      	str	r1, [r6, #0]
 800705c:	0606      	lsls	r6, r0, #24
 800705e:	d501      	bpl.n	8007064 <_printf_i+0xbc>
 8007060:	681d      	ldr	r5, [r3, #0]
 8007062:	e003      	b.n	800706c <_printf_i+0xc4>
 8007064:	0645      	lsls	r5, r0, #25
 8007066:	d5fb      	bpl.n	8007060 <_printf_i+0xb8>
 8007068:	f9b3 5000 	ldrsh.w	r5, [r3]
 800706c:	2d00      	cmp	r5, #0
 800706e:	da03      	bge.n	8007078 <_printf_i+0xd0>
 8007070:	232d      	movs	r3, #45	@ 0x2d
 8007072:	426d      	negs	r5, r5
 8007074:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007078:	4858      	ldr	r0, [pc, #352]	@ (80071dc <_printf_i+0x234>)
 800707a:	230a      	movs	r3, #10
 800707c:	e011      	b.n	80070a2 <_printf_i+0xfa>
 800707e:	6821      	ldr	r1, [r4, #0]
 8007080:	6833      	ldr	r3, [r6, #0]
 8007082:	0608      	lsls	r0, r1, #24
 8007084:	f853 5b04 	ldr.w	r5, [r3], #4
 8007088:	d402      	bmi.n	8007090 <_printf_i+0xe8>
 800708a:	0649      	lsls	r1, r1, #25
 800708c:	bf48      	it	mi
 800708e:	b2ad      	uxthmi	r5, r5
 8007090:	2f6f      	cmp	r7, #111	@ 0x6f
 8007092:	4852      	ldr	r0, [pc, #328]	@ (80071dc <_printf_i+0x234>)
 8007094:	6033      	str	r3, [r6, #0]
 8007096:	bf14      	ite	ne
 8007098:	230a      	movne	r3, #10
 800709a:	2308      	moveq	r3, #8
 800709c:	2100      	movs	r1, #0
 800709e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80070a2:	6866      	ldr	r6, [r4, #4]
 80070a4:	60a6      	str	r6, [r4, #8]
 80070a6:	2e00      	cmp	r6, #0
 80070a8:	db05      	blt.n	80070b6 <_printf_i+0x10e>
 80070aa:	6821      	ldr	r1, [r4, #0]
 80070ac:	432e      	orrs	r6, r5
 80070ae:	f021 0104 	bic.w	r1, r1, #4
 80070b2:	6021      	str	r1, [r4, #0]
 80070b4:	d04b      	beq.n	800714e <_printf_i+0x1a6>
 80070b6:	4616      	mov	r6, r2
 80070b8:	fbb5 f1f3 	udiv	r1, r5, r3
 80070bc:	fb03 5711 	mls	r7, r3, r1, r5
 80070c0:	5dc7      	ldrb	r7, [r0, r7]
 80070c2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80070c6:	462f      	mov	r7, r5
 80070c8:	42bb      	cmp	r3, r7
 80070ca:	460d      	mov	r5, r1
 80070cc:	d9f4      	bls.n	80070b8 <_printf_i+0x110>
 80070ce:	2b08      	cmp	r3, #8
 80070d0:	d10b      	bne.n	80070ea <_printf_i+0x142>
 80070d2:	6823      	ldr	r3, [r4, #0]
 80070d4:	07df      	lsls	r7, r3, #31
 80070d6:	d508      	bpl.n	80070ea <_printf_i+0x142>
 80070d8:	6923      	ldr	r3, [r4, #16]
 80070da:	6861      	ldr	r1, [r4, #4]
 80070dc:	4299      	cmp	r1, r3
 80070de:	bfde      	ittt	le
 80070e0:	2330      	movle	r3, #48	@ 0x30
 80070e2:	f806 3c01 	strble.w	r3, [r6, #-1]
 80070e6:	f106 36ff 	addle.w	r6, r6, #4294967295
 80070ea:	1b92      	subs	r2, r2, r6
 80070ec:	6122      	str	r2, [r4, #16]
 80070ee:	f8cd a000 	str.w	sl, [sp]
 80070f2:	464b      	mov	r3, r9
 80070f4:	aa03      	add	r2, sp, #12
 80070f6:	4621      	mov	r1, r4
 80070f8:	4640      	mov	r0, r8
 80070fa:	f7ff fee7 	bl	8006ecc <_printf_common>
 80070fe:	3001      	adds	r0, #1
 8007100:	d14a      	bne.n	8007198 <_printf_i+0x1f0>
 8007102:	f04f 30ff 	mov.w	r0, #4294967295
 8007106:	b004      	add	sp, #16
 8007108:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800710c:	6823      	ldr	r3, [r4, #0]
 800710e:	f043 0320 	orr.w	r3, r3, #32
 8007112:	6023      	str	r3, [r4, #0]
 8007114:	4832      	ldr	r0, [pc, #200]	@ (80071e0 <_printf_i+0x238>)
 8007116:	2778      	movs	r7, #120	@ 0x78
 8007118:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800711c:	6823      	ldr	r3, [r4, #0]
 800711e:	6831      	ldr	r1, [r6, #0]
 8007120:	061f      	lsls	r7, r3, #24
 8007122:	f851 5b04 	ldr.w	r5, [r1], #4
 8007126:	d402      	bmi.n	800712e <_printf_i+0x186>
 8007128:	065f      	lsls	r7, r3, #25
 800712a:	bf48      	it	mi
 800712c:	b2ad      	uxthmi	r5, r5
 800712e:	6031      	str	r1, [r6, #0]
 8007130:	07d9      	lsls	r1, r3, #31
 8007132:	bf44      	itt	mi
 8007134:	f043 0320 	orrmi.w	r3, r3, #32
 8007138:	6023      	strmi	r3, [r4, #0]
 800713a:	b11d      	cbz	r5, 8007144 <_printf_i+0x19c>
 800713c:	2310      	movs	r3, #16
 800713e:	e7ad      	b.n	800709c <_printf_i+0xf4>
 8007140:	4826      	ldr	r0, [pc, #152]	@ (80071dc <_printf_i+0x234>)
 8007142:	e7e9      	b.n	8007118 <_printf_i+0x170>
 8007144:	6823      	ldr	r3, [r4, #0]
 8007146:	f023 0320 	bic.w	r3, r3, #32
 800714a:	6023      	str	r3, [r4, #0]
 800714c:	e7f6      	b.n	800713c <_printf_i+0x194>
 800714e:	4616      	mov	r6, r2
 8007150:	e7bd      	b.n	80070ce <_printf_i+0x126>
 8007152:	6833      	ldr	r3, [r6, #0]
 8007154:	6825      	ldr	r5, [r4, #0]
 8007156:	6961      	ldr	r1, [r4, #20]
 8007158:	1d18      	adds	r0, r3, #4
 800715a:	6030      	str	r0, [r6, #0]
 800715c:	062e      	lsls	r6, r5, #24
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	d501      	bpl.n	8007166 <_printf_i+0x1be>
 8007162:	6019      	str	r1, [r3, #0]
 8007164:	e002      	b.n	800716c <_printf_i+0x1c4>
 8007166:	0668      	lsls	r0, r5, #25
 8007168:	d5fb      	bpl.n	8007162 <_printf_i+0x1ba>
 800716a:	8019      	strh	r1, [r3, #0]
 800716c:	2300      	movs	r3, #0
 800716e:	6123      	str	r3, [r4, #16]
 8007170:	4616      	mov	r6, r2
 8007172:	e7bc      	b.n	80070ee <_printf_i+0x146>
 8007174:	6833      	ldr	r3, [r6, #0]
 8007176:	1d1a      	adds	r2, r3, #4
 8007178:	6032      	str	r2, [r6, #0]
 800717a:	681e      	ldr	r6, [r3, #0]
 800717c:	6862      	ldr	r2, [r4, #4]
 800717e:	2100      	movs	r1, #0
 8007180:	4630      	mov	r0, r6
 8007182:	f7f9 f82d 	bl	80001e0 <memchr>
 8007186:	b108      	cbz	r0, 800718c <_printf_i+0x1e4>
 8007188:	1b80      	subs	r0, r0, r6
 800718a:	6060      	str	r0, [r4, #4]
 800718c:	6863      	ldr	r3, [r4, #4]
 800718e:	6123      	str	r3, [r4, #16]
 8007190:	2300      	movs	r3, #0
 8007192:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007196:	e7aa      	b.n	80070ee <_printf_i+0x146>
 8007198:	6923      	ldr	r3, [r4, #16]
 800719a:	4632      	mov	r2, r6
 800719c:	4649      	mov	r1, r9
 800719e:	4640      	mov	r0, r8
 80071a0:	47d0      	blx	sl
 80071a2:	3001      	adds	r0, #1
 80071a4:	d0ad      	beq.n	8007102 <_printf_i+0x15a>
 80071a6:	6823      	ldr	r3, [r4, #0]
 80071a8:	079b      	lsls	r3, r3, #30
 80071aa:	d413      	bmi.n	80071d4 <_printf_i+0x22c>
 80071ac:	68e0      	ldr	r0, [r4, #12]
 80071ae:	9b03      	ldr	r3, [sp, #12]
 80071b0:	4298      	cmp	r0, r3
 80071b2:	bfb8      	it	lt
 80071b4:	4618      	movlt	r0, r3
 80071b6:	e7a6      	b.n	8007106 <_printf_i+0x15e>
 80071b8:	2301      	movs	r3, #1
 80071ba:	4632      	mov	r2, r6
 80071bc:	4649      	mov	r1, r9
 80071be:	4640      	mov	r0, r8
 80071c0:	47d0      	blx	sl
 80071c2:	3001      	adds	r0, #1
 80071c4:	d09d      	beq.n	8007102 <_printf_i+0x15a>
 80071c6:	3501      	adds	r5, #1
 80071c8:	68e3      	ldr	r3, [r4, #12]
 80071ca:	9903      	ldr	r1, [sp, #12]
 80071cc:	1a5b      	subs	r3, r3, r1
 80071ce:	42ab      	cmp	r3, r5
 80071d0:	dcf2      	bgt.n	80071b8 <_printf_i+0x210>
 80071d2:	e7eb      	b.n	80071ac <_printf_i+0x204>
 80071d4:	2500      	movs	r5, #0
 80071d6:	f104 0619 	add.w	r6, r4, #25
 80071da:	e7f5      	b.n	80071c8 <_printf_i+0x220>
 80071dc:	08007809 	.word	0x08007809
 80071e0:	0800781a 	.word	0x0800781a

080071e4 <__sflush_r>:
 80071e4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80071e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80071ec:	0716      	lsls	r6, r2, #28
 80071ee:	4605      	mov	r5, r0
 80071f0:	460c      	mov	r4, r1
 80071f2:	d454      	bmi.n	800729e <__sflush_r+0xba>
 80071f4:	684b      	ldr	r3, [r1, #4]
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	dc02      	bgt.n	8007200 <__sflush_r+0x1c>
 80071fa:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80071fc:	2b00      	cmp	r3, #0
 80071fe:	dd48      	ble.n	8007292 <__sflush_r+0xae>
 8007200:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007202:	2e00      	cmp	r6, #0
 8007204:	d045      	beq.n	8007292 <__sflush_r+0xae>
 8007206:	2300      	movs	r3, #0
 8007208:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800720c:	682f      	ldr	r7, [r5, #0]
 800720e:	6a21      	ldr	r1, [r4, #32]
 8007210:	602b      	str	r3, [r5, #0]
 8007212:	d030      	beq.n	8007276 <__sflush_r+0x92>
 8007214:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007216:	89a3      	ldrh	r3, [r4, #12]
 8007218:	0759      	lsls	r1, r3, #29
 800721a:	d505      	bpl.n	8007228 <__sflush_r+0x44>
 800721c:	6863      	ldr	r3, [r4, #4]
 800721e:	1ad2      	subs	r2, r2, r3
 8007220:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007222:	b10b      	cbz	r3, 8007228 <__sflush_r+0x44>
 8007224:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007226:	1ad2      	subs	r2, r2, r3
 8007228:	2300      	movs	r3, #0
 800722a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800722c:	6a21      	ldr	r1, [r4, #32]
 800722e:	4628      	mov	r0, r5
 8007230:	47b0      	blx	r6
 8007232:	1c43      	adds	r3, r0, #1
 8007234:	89a3      	ldrh	r3, [r4, #12]
 8007236:	d106      	bne.n	8007246 <__sflush_r+0x62>
 8007238:	6829      	ldr	r1, [r5, #0]
 800723a:	291d      	cmp	r1, #29
 800723c:	d82b      	bhi.n	8007296 <__sflush_r+0xb2>
 800723e:	4a2a      	ldr	r2, [pc, #168]	@ (80072e8 <__sflush_r+0x104>)
 8007240:	40ca      	lsrs	r2, r1
 8007242:	07d6      	lsls	r6, r2, #31
 8007244:	d527      	bpl.n	8007296 <__sflush_r+0xb2>
 8007246:	2200      	movs	r2, #0
 8007248:	6062      	str	r2, [r4, #4]
 800724a:	04d9      	lsls	r1, r3, #19
 800724c:	6922      	ldr	r2, [r4, #16]
 800724e:	6022      	str	r2, [r4, #0]
 8007250:	d504      	bpl.n	800725c <__sflush_r+0x78>
 8007252:	1c42      	adds	r2, r0, #1
 8007254:	d101      	bne.n	800725a <__sflush_r+0x76>
 8007256:	682b      	ldr	r3, [r5, #0]
 8007258:	b903      	cbnz	r3, 800725c <__sflush_r+0x78>
 800725a:	6560      	str	r0, [r4, #84]	@ 0x54
 800725c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800725e:	602f      	str	r7, [r5, #0]
 8007260:	b1b9      	cbz	r1, 8007292 <__sflush_r+0xae>
 8007262:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007266:	4299      	cmp	r1, r3
 8007268:	d002      	beq.n	8007270 <__sflush_r+0x8c>
 800726a:	4628      	mov	r0, r5
 800726c:	f7ff fa9c 	bl	80067a8 <_free_r>
 8007270:	2300      	movs	r3, #0
 8007272:	6363      	str	r3, [r4, #52]	@ 0x34
 8007274:	e00d      	b.n	8007292 <__sflush_r+0xae>
 8007276:	2301      	movs	r3, #1
 8007278:	4628      	mov	r0, r5
 800727a:	47b0      	blx	r6
 800727c:	4602      	mov	r2, r0
 800727e:	1c50      	adds	r0, r2, #1
 8007280:	d1c9      	bne.n	8007216 <__sflush_r+0x32>
 8007282:	682b      	ldr	r3, [r5, #0]
 8007284:	2b00      	cmp	r3, #0
 8007286:	d0c6      	beq.n	8007216 <__sflush_r+0x32>
 8007288:	2b1d      	cmp	r3, #29
 800728a:	d001      	beq.n	8007290 <__sflush_r+0xac>
 800728c:	2b16      	cmp	r3, #22
 800728e:	d11e      	bne.n	80072ce <__sflush_r+0xea>
 8007290:	602f      	str	r7, [r5, #0]
 8007292:	2000      	movs	r0, #0
 8007294:	e022      	b.n	80072dc <__sflush_r+0xf8>
 8007296:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800729a:	b21b      	sxth	r3, r3
 800729c:	e01b      	b.n	80072d6 <__sflush_r+0xf2>
 800729e:	690f      	ldr	r7, [r1, #16]
 80072a0:	2f00      	cmp	r7, #0
 80072a2:	d0f6      	beq.n	8007292 <__sflush_r+0xae>
 80072a4:	0793      	lsls	r3, r2, #30
 80072a6:	680e      	ldr	r6, [r1, #0]
 80072a8:	bf08      	it	eq
 80072aa:	694b      	ldreq	r3, [r1, #20]
 80072ac:	600f      	str	r7, [r1, #0]
 80072ae:	bf18      	it	ne
 80072b0:	2300      	movne	r3, #0
 80072b2:	eba6 0807 	sub.w	r8, r6, r7
 80072b6:	608b      	str	r3, [r1, #8]
 80072b8:	f1b8 0f00 	cmp.w	r8, #0
 80072bc:	dde9      	ble.n	8007292 <__sflush_r+0xae>
 80072be:	6a21      	ldr	r1, [r4, #32]
 80072c0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80072c2:	4643      	mov	r3, r8
 80072c4:	463a      	mov	r2, r7
 80072c6:	4628      	mov	r0, r5
 80072c8:	47b0      	blx	r6
 80072ca:	2800      	cmp	r0, #0
 80072cc:	dc08      	bgt.n	80072e0 <__sflush_r+0xfc>
 80072ce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80072d2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80072d6:	81a3      	strh	r3, [r4, #12]
 80072d8:	f04f 30ff 	mov.w	r0, #4294967295
 80072dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80072e0:	4407      	add	r7, r0
 80072e2:	eba8 0800 	sub.w	r8, r8, r0
 80072e6:	e7e7      	b.n	80072b8 <__sflush_r+0xd4>
 80072e8:	20400001 	.word	0x20400001

080072ec <_fflush_r>:
 80072ec:	b538      	push	{r3, r4, r5, lr}
 80072ee:	690b      	ldr	r3, [r1, #16]
 80072f0:	4605      	mov	r5, r0
 80072f2:	460c      	mov	r4, r1
 80072f4:	b913      	cbnz	r3, 80072fc <_fflush_r+0x10>
 80072f6:	2500      	movs	r5, #0
 80072f8:	4628      	mov	r0, r5
 80072fa:	bd38      	pop	{r3, r4, r5, pc}
 80072fc:	b118      	cbz	r0, 8007306 <_fflush_r+0x1a>
 80072fe:	6a03      	ldr	r3, [r0, #32]
 8007300:	b90b      	cbnz	r3, 8007306 <_fflush_r+0x1a>
 8007302:	f7fe fff7 	bl	80062f4 <__sinit>
 8007306:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800730a:	2b00      	cmp	r3, #0
 800730c:	d0f3      	beq.n	80072f6 <_fflush_r+0xa>
 800730e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007310:	07d0      	lsls	r0, r2, #31
 8007312:	d404      	bmi.n	800731e <_fflush_r+0x32>
 8007314:	0599      	lsls	r1, r3, #22
 8007316:	d402      	bmi.n	800731e <_fflush_r+0x32>
 8007318:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800731a:	f7ff fa42 	bl	80067a2 <__retarget_lock_acquire_recursive>
 800731e:	4628      	mov	r0, r5
 8007320:	4621      	mov	r1, r4
 8007322:	f7ff ff5f 	bl	80071e4 <__sflush_r>
 8007326:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007328:	07da      	lsls	r2, r3, #31
 800732a:	4605      	mov	r5, r0
 800732c:	d4e4      	bmi.n	80072f8 <_fflush_r+0xc>
 800732e:	89a3      	ldrh	r3, [r4, #12]
 8007330:	059b      	lsls	r3, r3, #22
 8007332:	d4e1      	bmi.n	80072f8 <_fflush_r+0xc>
 8007334:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007336:	f7ff fa35 	bl	80067a4 <__retarget_lock_release_recursive>
 800733a:	e7dd      	b.n	80072f8 <_fflush_r+0xc>

0800733c <__swhatbuf_r>:
 800733c:	b570      	push	{r4, r5, r6, lr}
 800733e:	460c      	mov	r4, r1
 8007340:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007344:	2900      	cmp	r1, #0
 8007346:	b096      	sub	sp, #88	@ 0x58
 8007348:	4615      	mov	r5, r2
 800734a:	461e      	mov	r6, r3
 800734c:	da0d      	bge.n	800736a <__swhatbuf_r+0x2e>
 800734e:	89a3      	ldrh	r3, [r4, #12]
 8007350:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007354:	f04f 0100 	mov.w	r1, #0
 8007358:	bf14      	ite	ne
 800735a:	2340      	movne	r3, #64	@ 0x40
 800735c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007360:	2000      	movs	r0, #0
 8007362:	6031      	str	r1, [r6, #0]
 8007364:	602b      	str	r3, [r5, #0]
 8007366:	b016      	add	sp, #88	@ 0x58
 8007368:	bd70      	pop	{r4, r5, r6, pc}
 800736a:	466a      	mov	r2, sp
 800736c:	f000 f862 	bl	8007434 <_fstat_r>
 8007370:	2800      	cmp	r0, #0
 8007372:	dbec      	blt.n	800734e <__swhatbuf_r+0x12>
 8007374:	9901      	ldr	r1, [sp, #4]
 8007376:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800737a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800737e:	4259      	negs	r1, r3
 8007380:	4159      	adcs	r1, r3
 8007382:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007386:	e7eb      	b.n	8007360 <__swhatbuf_r+0x24>

08007388 <__smakebuf_r>:
 8007388:	898b      	ldrh	r3, [r1, #12]
 800738a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800738c:	079d      	lsls	r5, r3, #30
 800738e:	4606      	mov	r6, r0
 8007390:	460c      	mov	r4, r1
 8007392:	d507      	bpl.n	80073a4 <__smakebuf_r+0x1c>
 8007394:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007398:	6023      	str	r3, [r4, #0]
 800739a:	6123      	str	r3, [r4, #16]
 800739c:	2301      	movs	r3, #1
 800739e:	6163      	str	r3, [r4, #20]
 80073a0:	b003      	add	sp, #12
 80073a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80073a4:	ab01      	add	r3, sp, #4
 80073a6:	466a      	mov	r2, sp
 80073a8:	f7ff ffc8 	bl	800733c <__swhatbuf_r>
 80073ac:	9f00      	ldr	r7, [sp, #0]
 80073ae:	4605      	mov	r5, r0
 80073b0:	4639      	mov	r1, r7
 80073b2:	4630      	mov	r0, r6
 80073b4:	f7ff fa64 	bl	8006880 <_malloc_r>
 80073b8:	b948      	cbnz	r0, 80073ce <__smakebuf_r+0x46>
 80073ba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80073be:	059a      	lsls	r2, r3, #22
 80073c0:	d4ee      	bmi.n	80073a0 <__smakebuf_r+0x18>
 80073c2:	f023 0303 	bic.w	r3, r3, #3
 80073c6:	f043 0302 	orr.w	r3, r3, #2
 80073ca:	81a3      	strh	r3, [r4, #12]
 80073cc:	e7e2      	b.n	8007394 <__smakebuf_r+0xc>
 80073ce:	89a3      	ldrh	r3, [r4, #12]
 80073d0:	6020      	str	r0, [r4, #0]
 80073d2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80073d6:	81a3      	strh	r3, [r4, #12]
 80073d8:	9b01      	ldr	r3, [sp, #4]
 80073da:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80073de:	b15b      	cbz	r3, 80073f8 <__smakebuf_r+0x70>
 80073e0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80073e4:	4630      	mov	r0, r6
 80073e6:	f000 f837 	bl	8007458 <_isatty_r>
 80073ea:	b128      	cbz	r0, 80073f8 <__smakebuf_r+0x70>
 80073ec:	89a3      	ldrh	r3, [r4, #12]
 80073ee:	f023 0303 	bic.w	r3, r3, #3
 80073f2:	f043 0301 	orr.w	r3, r3, #1
 80073f6:	81a3      	strh	r3, [r4, #12]
 80073f8:	89a3      	ldrh	r3, [r4, #12]
 80073fa:	431d      	orrs	r5, r3
 80073fc:	81a5      	strh	r5, [r4, #12]
 80073fe:	e7cf      	b.n	80073a0 <__smakebuf_r+0x18>

08007400 <memmove>:
 8007400:	4288      	cmp	r0, r1
 8007402:	b510      	push	{r4, lr}
 8007404:	eb01 0402 	add.w	r4, r1, r2
 8007408:	d902      	bls.n	8007410 <memmove+0x10>
 800740a:	4284      	cmp	r4, r0
 800740c:	4623      	mov	r3, r4
 800740e:	d807      	bhi.n	8007420 <memmove+0x20>
 8007410:	1e43      	subs	r3, r0, #1
 8007412:	42a1      	cmp	r1, r4
 8007414:	d008      	beq.n	8007428 <memmove+0x28>
 8007416:	f811 2b01 	ldrb.w	r2, [r1], #1
 800741a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800741e:	e7f8      	b.n	8007412 <memmove+0x12>
 8007420:	4402      	add	r2, r0
 8007422:	4601      	mov	r1, r0
 8007424:	428a      	cmp	r2, r1
 8007426:	d100      	bne.n	800742a <memmove+0x2a>
 8007428:	bd10      	pop	{r4, pc}
 800742a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800742e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007432:	e7f7      	b.n	8007424 <memmove+0x24>

08007434 <_fstat_r>:
 8007434:	b538      	push	{r3, r4, r5, lr}
 8007436:	4d07      	ldr	r5, [pc, #28]	@ (8007454 <_fstat_r+0x20>)
 8007438:	2300      	movs	r3, #0
 800743a:	4604      	mov	r4, r0
 800743c:	4608      	mov	r0, r1
 800743e:	4611      	mov	r1, r2
 8007440:	602b      	str	r3, [r5, #0]
 8007442:	f7f9 fff4 	bl	800142e <_fstat>
 8007446:	1c43      	adds	r3, r0, #1
 8007448:	d102      	bne.n	8007450 <_fstat_r+0x1c>
 800744a:	682b      	ldr	r3, [r5, #0]
 800744c:	b103      	cbz	r3, 8007450 <_fstat_r+0x1c>
 800744e:	6023      	str	r3, [r4, #0]
 8007450:	bd38      	pop	{r3, r4, r5, pc}
 8007452:	bf00      	nop
 8007454:	20000410 	.word	0x20000410

08007458 <_isatty_r>:
 8007458:	b538      	push	{r3, r4, r5, lr}
 800745a:	4d06      	ldr	r5, [pc, #24]	@ (8007474 <_isatty_r+0x1c>)
 800745c:	2300      	movs	r3, #0
 800745e:	4604      	mov	r4, r0
 8007460:	4608      	mov	r0, r1
 8007462:	602b      	str	r3, [r5, #0]
 8007464:	f7f9 fff3 	bl	800144e <_isatty>
 8007468:	1c43      	adds	r3, r0, #1
 800746a:	d102      	bne.n	8007472 <_isatty_r+0x1a>
 800746c:	682b      	ldr	r3, [r5, #0]
 800746e:	b103      	cbz	r3, 8007472 <_isatty_r+0x1a>
 8007470:	6023      	str	r3, [r4, #0]
 8007472:	bd38      	pop	{r3, r4, r5, pc}
 8007474:	20000410 	.word	0x20000410

08007478 <_sbrk_r>:
 8007478:	b538      	push	{r3, r4, r5, lr}
 800747a:	4d06      	ldr	r5, [pc, #24]	@ (8007494 <_sbrk_r+0x1c>)
 800747c:	2300      	movs	r3, #0
 800747e:	4604      	mov	r4, r0
 8007480:	4608      	mov	r0, r1
 8007482:	602b      	str	r3, [r5, #0]
 8007484:	f7f9 fffc 	bl	8001480 <_sbrk>
 8007488:	1c43      	adds	r3, r0, #1
 800748a:	d102      	bne.n	8007492 <_sbrk_r+0x1a>
 800748c:	682b      	ldr	r3, [r5, #0]
 800748e:	b103      	cbz	r3, 8007492 <_sbrk_r+0x1a>
 8007490:	6023      	str	r3, [r4, #0]
 8007492:	bd38      	pop	{r3, r4, r5, pc}
 8007494:	20000410 	.word	0x20000410

08007498 <memcpy>:
 8007498:	440a      	add	r2, r1
 800749a:	4291      	cmp	r1, r2
 800749c:	f100 33ff 	add.w	r3, r0, #4294967295
 80074a0:	d100      	bne.n	80074a4 <memcpy+0xc>
 80074a2:	4770      	bx	lr
 80074a4:	b510      	push	{r4, lr}
 80074a6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80074aa:	f803 4f01 	strb.w	r4, [r3, #1]!
 80074ae:	4291      	cmp	r1, r2
 80074b0:	d1f9      	bne.n	80074a6 <memcpy+0xe>
 80074b2:	bd10      	pop	{r4, pc}

080074b4 <_realloc_r>:
 80074b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80074b8:	4607      	mov	r7, r0
 80074ba:	4614      	mov	r4, r2
 80074bc:	460d      	mov	r5, r1
 80074be:	b921      	cbnz	r1, 80074ca <_realloc_r+0x16>
 80074c0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80074c4:	4611      	mov	r1, r2
 80074c6:	f7ff b9db 	b.w	8006880 <_malloc_r>
 80074ca:	b92a      	cbnz	r2, 80074d8 <_realloc_r+0x24>
 80074cc:	f7ff f96c 	bl	80067a8 <_free_r>
 80074d0:	4625      	mov	r5, r4
 80074d2:	4628      	mov	r0, r5
 80074d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80074d8:	f000 f81a 	bl	8007510 <_malloc_usable_size_r>
 80074dc:	4284      	cmp	r4, r0
 80074de:	4606      	mov	r6, r0
 80074e0:	d802      	bhi.n	80074e8 <_realloc_r+0x34>
 80074e2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80074e6:	d8f4      	bhi.n	80074d2 <_realloc_r+0x1e>
 80074e8:	4621      	mov	r1, r4
 80074ea:	4638      	mov	r0, r7
 80074ec:	f7ff f9c8 	bl	8006880 <_malloc_r>
 80074f0:	4680      	mov	r8, r0
 80074f2:	b908      	cbnz	r0, 80074f8 <_realloc_r+0x44>
 80074f4:	4645      	mov	r5, r8
 80074f6:	e7ec      	b.n	80074d2 <_realloc_r+0x1e>
 80074f8:	42b4      	cmp	r4, r6
 80074fa:	4622      	mov	r2, r4
 80074fc:	4629      	mov	r1, r5
 80074fe:	bf28      	it	cs
 8007500:	4632      	movcs	r2, r6
 8007502:	f7ff ffc9 	bl	8007498 <memcpy>
 8007506:	4629      	mov	r1, r5
 8007508:	4638      	mov	r0, r7
 800750a:	f7ff f94d 	bl	80067a8 <_free_r>
 800750e:	e7f1      	b.n	80074f4 <_realloc_r+0x40>

08007510 <_malloc_usable_size_r>:
 8007510:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007514:	1f18      	subs	r0, r3, #4
 8007516:	2b00      	cmp	r3, #0
 8007518:	bfbc      	itt	lt
 800751a:	580b      	ldrlt	r3, [r1, r0]
 800751c:	18c0      	addlt	r0, r0, r3
 800751e:	4770      	bx	lr

08007520 <_init>:
 8007520:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007522:	bf00      	nop
 8007524:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007526:	bc08      	pop	{r3}
 8007528:	469e      	mov	lr, r3
 800752a:	4770      	bx	lr

0800752c <_fini>:
 800752c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800752e:	bf00      	nop
 8007530:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007532:	bc08      	pop	{r3}
 8007534:	469e      	mov	lr, r3
 8007536:	4770      	bx	lr
