{
  "columns":
  ["", "ALUTs", "FFs", "RAMs", "DSPs", "MLABs", "Details"]
  , "debug_enabled":"true"
  , "type":"module"
  , "total_percent":
  [67.4137, 34.788, 34.6565, 106.697, 66.9444]
  , "total":
  [593268, 1293548, 12506, 3856, 2798]
  , "name":"Kernel System"
  , "max_resources":
  [1866240, 3732480, 11721, 5760, 93312]
  , "children":
  [
    {
      "name":"Static Partition"
      , "type":"partition"
      , "children":
      [
        {
          "name":"Board interface"
          , "type":"resource"
          , "data":
          [469340, 938680, 2768, 1047, 0]
          , "details":
          [
            {
              "type":"text"
              , "text":"Platform interface logic."
            }
          ]
        }
      ]
    }
    , {
      "name":"Global interconnect"
      , "type":"resource"
      , "data":
      [25148, 33496, 0, 0, 0]
      , "details":
      [
        {
          "type":"text"
          , "text":"Global interconnect for 20 global loads and 12 global stores. Reduce number of global loads and stores to simplify global interconnect."
        }
        , {
          "type":"brief"
          , "text":"For 20 global loads and 12 global stores."
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Global Memory Interconnect"
              , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/hnj1476724450050.html"
            }
          ]
        }
      ]
    }
    , {
      "name":"System description ROM"
      , "type":"resource"
      , "data":
      [2, 71, 2, 0, 0]
      , "details":
      [
        {
          "type":"text"
          , "text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program."
        }
        , {
          "type":"brief"
          , "text":"Contains information for the host."
        }
      ]
    }
    , {
      "name":"Pipe and channel resources"
      , "type":"group"
      , "children":
      [
        {
          "name":"hpl_torus_IEC_replicated_intel.cl:34 (ch_top_in)"
          , "type":"resource"
          , "data":
          [15, 776, 0, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":34
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Channel is implemented 256 bits wide by 1 deep."
            }
            , {
              "type":"brief"
              , "text":"256b wide by 1 deep."
            }
            , {
              "type":"text"
              , "text":"<b>Warning: </b>This OpenCL system is using both I/O channels and stallable global/local memory. Memory stalls may propagate to this I/O channel's accesses causing dropped data."
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Channels"
                  , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"
                }
              ]
            }
          ]
        }
        , {
          "name":"hpl_torus_IEC_replicated_intel.cl:35 (ch_bottom_in)"
          , "type":"resource"
          , "data":
          [15, 776, 0, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":35
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Channel is implemented 256 bits wide by 1 deep."
            }
            , {
              "type":"brief"
              , "text":"256b wide by 1 deep."
            }
            , {
              "type":"text"
              , "text":"<b>Warning: </b>This OpenCL system is using both I/O channels and stallable global/local memory. Memory stalls may propagate to this I/O channel's accesses causing dropped data."
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Channels"
                  , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"
                }
              ]
            }
          ]
        }
        , {
          "name":"hpl_torus_IEC_replicated_intel.cl:36 (ch_left_in)"
          , "type":"resource"
          , "data":
          [15, 776, 0, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":36
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Channel is implemented 256 bits wide by 1 deep."
            }
            , {
              "type":"brief"
              , "text":"256b wide by 1 deep."
            }
            , {
              "type":"text"
              , "text":"<b>Warning: </b>This OpenCL system is using both I/O channels and stallable global/local memory. Memory stalls may propagate to this I/O channel's accesses causing dropped data."
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Channels"
                  , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"
                }
              ]
            }
          ]
        }
        , {
          "name":"hpl_torus_IEC_replicated_intel.cl:37 (ch_right_in)"
          , "type":"resource"
          , "data":
          [15, 776, 0, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":37
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Channel is implemented 256 bits wide by 1 deep."
            }
            , {
              "type":"brief"
              , "text":"256b wide by 1 deep."
            }
            , {
              "type":"text"
              , "text":"<b>Warning: </b>This OpenCL system is using both I/O channels and stallable global/local memory. Memory stalls may propagate to this I/O channel's accesses causing dropped data."
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Channels"
                  , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"
                }
              ]
            }
          ]
        }
        , {
          "name":"hpl_torus_IEC_replicated_intel.cl:41 (ch_top_out)"
          , "type":"resource"
          , "data":
          [15, 776, 0, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":41
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Channel is implemented 256 bits wide by 1 deep."
            }
            , {
              "type":"brief"
              , "text":"256b wide by 1 deep."
            }
            , {
              "type":"text"
              , "text":"<b>Warning: </b>This OpenCL system is using both I/O channels and stallable global/local memory. Memory stalls may propagate to this I/O channel's accesses causing dropped data."
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Channels"
                  , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"
                }
              ]
            }
          ]
        }
        , {
          "name":"hpl_torus_IEC_replicated_intel.cl:42 (ch_bottom_out)"
          , "type":"resource"
          , "data":
          [15, 776, 0, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":42
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Channel is implemented 256 bits wide by 1 deep."
            }
            , {
              "type":"brief"
              , "text":"256b wide by 1 deep."
            }
            , {
              "type":"text"
              , "text":"<b>Warning: </b>This OpenCL system is using both I/O channels and stallable global/local memory. Memory stalls may propagate to this I/O channel's accesses causing dropped data."
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Channels"
                  , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"
                }
              ]
            }
          ]
        }
        , {
          "name":"hpl_torus_IEC_replicated_intel.cl:43 (ch_left_out)"
          , "type":"resource"
          , "data":
          [15, 776, 0, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":43
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Channel is implemented 256 bits wide by 1 deep."
            }
            , {
              "type":"brief"
              , "text":"256b wide by 1 deep."
            }
            , {
              "type":"text"
              , "text":"<b>Warning: </b>This OpenCL system is using both I/O channels and stallable global/local memory. Memory stalls may propagate to this I/O channel's accesses causing dropped data."
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Channels"
                  , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"
                }
              ]
            }
          ]
        }
        , {
          "name":"hpl_torus_IEC_replicated_intel.cl:44 (ch_right_out)"
          , "type":"resource"
          , "data":
          [15, 776, 0, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":44
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Channel is implemented 256 bits wide by 1 deep."
            }
            , {
              "type":"brief"
              , "text":"256b wide by 1 deep."
            }
            , {
              "type":"text"
              , "text":"<b>Warning: </b>This OpenCL system is using both I/O channels and stallable global/local memory. Memory stalls may propagate to this I/O channel's accesses causing dropped data."
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Channels"
                  , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"
                }
              ]
            }
          ]
        }
        , {
          "name":"hpl_torus_IEC_replicated_intel.cl:48 (ch_lu_col_out)"
          , "type":"resource"
          , "data":
          [11, 518, 0, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":48
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Channel is implemented 256 bits wide by 1 deep."
            }
            , {
              "type":"brief"
              , "text":"256b wide by 1 deep."
            }
            , {
              "type":"text"
              , "text":"Requested depth was 0."
            }
            , {
              "type":"text"
              , "text":"Channel depth was changed for the following reason:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"instruction scheduling requirements"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Channels"
                  , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"
                }
              ]
            }
          ]
        }
        , {
          "name":"hpl_torus_IEC_replicated_intel.cl:49 (ch_lu_row_out)"
          , "type":"resource"
          , "data":
          [11, 518, 0, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":49
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Channel is implemented 256 bits wide by 1 deep."
            }
            , {
              "type":"brief"
              , "text":"256b wide by 1 deep."
            }
            , {
              "type":"text"
              , "text":"Requested depth was 0."
            }
            , {
              "type":"text"
              , "text":"Channel depth was changed for the following reason:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"instruction scheduling requirements"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Channels"
                  , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"
                }
              ]
            }
          ]
        }
        , {
          "name":"hpl_torus_IEC_replicated_intel.cl:50 (ch_top_col_in)"
          , "type":"resource"
          , "data":
          [15, 776, 0, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":50
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Channel is implemented 256 bits wide by 1 deep."
            }
            , {
              "type":"brief"
              , "text":"256b wide by 1 deep."
            }
            , {
              "type":"text"
              , "text":"Requested depth was 0."
            }
            , {
              "type":"text"
              , "text":"Channel depth was changed for the following reason:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"instruction scheduling requirements"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Channels"
                  , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"
                }
              ]
            }
          ]
        }
        , {
          "name":"hpl_torus_IEC_replicated_intel.cl:51 (ch_top_row_out)"
          , "type":"resource"
          , "data":
          [11, 518, 0, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":51
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Channel is implemented 256 bits wide by 1 deep."
            }
            , {
              "type":"brief"
              , "text":"256b wide by 1 deep."
            }
            , {
              "type":"text"
              , "text":"Requested depth was 0."
            }
            , {
              "type":"text"
              , "text":"Channel depth was changed for the following reason:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"instruction scheduling requirements"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Channels"
                  , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"
                }
              ]
            }
          ]
        }
        , {
          "name":"hpl_torus_IEC_replicated_intel.cl:52 (ch_left_row_in)"
          , "type":"resource"
          , "data":
          [15, 776, 0, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":52
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Channel is implemented 256 bits wide by 1 deep."
            }
            , {
              "type":"brief"
              , "text":"256b wide by 1 deep."
            }
            , {
              "type":"text"
              , "text":"Requested depth was 0."
            }
            , {
              "type":"text"
              , "text":"Channel depth was changed for the following reason:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"instruction scheduling requirements"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Channels"
                  , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"
                }
              ]
            }
          ]
        }
        , {
          "name":"hpl_torus_IEC_replicated_intel.cl:53 (ch_left_col_out)"
          , "type":"resource"
          , "data":
          [11, 518, 0, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":53
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Channel is implemented 256 bits wide by 1 deep."
            }
            , {
              "type":"brief"
              , "text":"256b wide by 1 deep."
            }
            , {
              "type":"text"
              , "text":"Requested depth was 0."
            }
            , {
              "type":"text"
              , "text":"Channel depth was changed for the following reason:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"instruction scheduling requirements"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Channels"
                  , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"inner_update_mm0"
      , "compute_units":1
      , "type":"function"
      , "total_percent":
      [2.04684, 0.892275, 1.17777, 13.7104, 8.94097]
      , "total_kernel_resources":
      [9792, 43960, 1607, 515, 343]
      , "details":
      [
        {
          "type":"text"
          , "text":"Number of compute units: 1"
        }
        , {
          "type":"brief"
          , "text":"1 compute unit."
        }
      ]
      , "children":
      [
        {
          "name":"Function overhead"
          , "type":"resource"
          , "data":
          [1463, 1467, 0, 0, 6]
          , "details":
          [
            {
              "type":"text"
              , "text":"Kernel dispatch logic."
            }
            , {
              "type":"brief"
              , "text":"Kernel dispatch logic."
            }
          ]
        }
        , {
          "name":"Private Variable: \n - 'c' (hpl_torus_IEC_replicated_intel.cl:883)"
          , "type":"resource"
          , "data":
          [16, 102, 0, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":883
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Type: Register"
            }
            , {
              "type":"text"
              , "text":"1 register of width 19 bits"
            }
            , {
              "type":"text"
              , "text":"1 register of width 32 bits"
            }
            , {
              "type":"brief"
              , "text":"Register,\n1 reg, 19 width,\n1 reg, 32 width"
            }
          ]
        }
        , {
          "name":"hpl_torus_IEC_replicated_intel.cl:856 (a_buffer)"
          , "type":"resource"
          , "data":
          [0, 0, 512, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":856
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Local memory":"Stall-free"
              , "Requested size":"1048576 bytes"
              , "Implemented size":"1048576 bytes"
              , "Memory Usage":"512 RAMs"
              , "Number of banks":"1"
              , "Bank width":"2048 bits"
              , "Bank depth":"4096 words"
              , "Number of replicates":"1"
              , "Number of private copies":"1"
              , "Additional information":
              [
                {
                  "type":"text"
                  , "text":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 2 reads and 2 writes. "
                }
                , {
                  "type":"text"
                  , "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information."
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Local Memory"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Stall-free,\n1048576B requested,\n1048576B implemented."
            }
          ]
        }
        , {
          "name":"hpl_torus_IEC_replicated_intel.cl:857 (top_buffer)"
          , "type":"resource"
          , "data":
          [0, 0, 512, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":857
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Local memory":"Stall-free"
              , "Requested size":"1048576 bytes"
              , "Implemented size":"1048576 bytes"
              , "Memory Usage":"512 RAMs"
              , "Number of banks":"1"
              , "Bank width":"2048 bits"
              , "Bank depth":"4096 words"
              , "Number of replicates":"1"
              , "Number of private copies":"1"
              , "Additional information":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 1 read and 1 write. "
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information."
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Local Memory"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Stall-free,\n1048576B requested,\n1048576B implemented."
            }
          ]
        }
        , {
          "name":"hpl_torus_IEC_replicated_intel.cl:858 (left_buffer)"
          , "type":"resource"
          , "data":
          [0, 0, 512, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":858
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Local memory":"Stall-free"
              , "Requested size":"1048576 bytes"
              , "Implemented size":"1048576 bytes"
              , "Memory Usage":"512 RAMs"
              , "Number of banks":"1"
              , "Bank width":"2048 bits"
              , "Bank depth":"4096 words"
              , "Number of replicates":"1"
              , "Number of private copies":"1"
              , "Additional information":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 1 read and 1 write. "
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information."
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Local Memory"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Stall-free,\n1048576B requested,\n1048576B implemented."
            }
          ]
        }
        , {
          "name":"inner_update_mm0.B0"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [0, 32, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [0, 32, 0, 0, 0]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [7, 2, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [7, 2, 0, 0, 0]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [10, 8, 0, 0, 1]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
              ]
            }
          ]
        }
        , {
          "name":"inner_update_mm0.B1"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [122, 2263, 4, 0, 6]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [122, 2240, 4, 0, 6]
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:867"
                  , "type":"resource"
                  , "data":
                  [0, 23, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":867
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [122, 237, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_IEC_replicated_intel.cl:862"
                  , "type":"resource"
                  , "data":
                  [52, 87, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":862
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:863"
                  , "type":"resource"
                  , "data":
                  [34, 72, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":863
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:864"
                  , "type":"resource"
                  , "data":
                  [36, 78, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":864
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [168, 306, 0, 0, 16]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [32, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":""
                        , "line":0
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                  ]
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:862"
                  , "type":"resource"
                  , "data":
                  [36, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":862
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [26, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [2, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [6, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:863"
                  , "type":"resource"
                  , "data":
                  [50, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":863
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [42, 0, 0, 0, 0]
                    }
                    , {
                      "name":"4-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"4-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [6, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:864"
                  , "type":"resource"
                  , "data":
                  [22, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":864
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [16, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [2, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [4, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:867"
                  , "type":"resource"
                  , "data":
                  [739, 2288, 15, 1.5, 13]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":867
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":3
                      , "data":
                      [90, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Multiply"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [55, 46, 0, 1.5, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [560, 2218, 15, 0, 13]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Burst-coalesced LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Burst-coalesced LSU"
                        }
                      ]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [34, 24, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free write to memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_IEC_replicated_intel.cl"
                              , "line":"856"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:871"
                  , "type":"resource"
                  , "data":
                  [655, 2242, 15, 0, 13]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":871
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [61, 0, 0, 0, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [560, 2218, 15, 0, 13]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Burst-coalesced LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Burst-coalesced LSU"
                        }
                      ]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [34, 24, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free write to memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_IEC_replicated_intel.cl"
                              , "line":"857"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:875"
                  , "type":"resource"
                  , "data":
                  [594, 2242, 15, 0, 13]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":875
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [560, 2218, 15, 0, 13]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Burst-coalesced LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Burst-coalesced LSU"
                        }
                      ]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [34, 24, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free write to memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_IEC_replicated_intel.cl"
                              , "line":"858"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"inner_update_mm0.B4"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [32, 393, 0, 0, 2]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [32, 393, 0, 0, 2]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [122, 237, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_IEC_replicated_intel.cl:931"
                  , "type":"resource"
                  , "data":
                  [52, 87, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":931
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:932"
                  , "type":"resource"
                  , "data":
                  [34, 72, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":932
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:933"
                  , "type":"resource"
                  , "data":
                  [36, 78, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":933
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [174, 330, 0, 0, 17]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [32, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":""
                        , "line":0
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                  ]
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:931"
                  , "type":"resource"
                  , "data":
                  [37, 1, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":931
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"1-bit Xor"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [1, 1, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [26, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [2, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [6, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:932"
                  , "type":"resource"
                  , "data":
                  [50, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":932
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [42, 0, 0, 0, 0]
                    }
                    , {
                      "name":"4-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"4-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [6, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:933"
                  , "type":"resource"
                  , "data":
                  [22, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":933
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [16, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [2, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [4, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:936"
                  , "type":"resource"
                  , "data":
                  [635, 2747, 17, 1.5, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":936
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":3
                      , "data":
                      [93, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Multiply"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [55, 46, 0, 1.5, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [138, 265, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free read from memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_IEC_replicated_intel.cl"
                              , "line":"856"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [349, 2436, 17, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Burst-coalesced LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Burst-coalesced LSU"
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"inner_update_mm0.B5"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [5, 8, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_IEC_replicated_intel.cl:941"
                  , "type":"resource"
                  , "data":
                  [5, 8, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":941
                      }
                    ]
                  ]
                }
              ]
            }
          ]
        }
        , {
          "name":"inner_update_mm0.B6"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [1418, 22835, 2, 0, 256]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [1418, 22835, 2, 0, 256]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [68, 11, 2, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_IEC_replicated_intel.cl:883"
                  , "type":"resource"
                  , "data":
                  [42, 9, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":883
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:924"
                  , "type":"resource"
                  , "data":
                  [26, 2, 2, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":924
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [18, 14, 1, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"hpl_torus_IEC_replicated_intel.cl:883"
                  , "type":"resource"
                  , "data":
                  [7, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":883
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"19-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [6, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:896"
                  , "type":"resource"
                  , "data":
                  [1034, 2057, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":896
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1034, 2057, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free read from memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_IEC_replicated_intel.cl"
                              , "line":"857"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:904"
                  , "type":"resource"
                  , "data":
                  [1034, 2057, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":904
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1034, 2057, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free read from memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_IEC_replicated_intel.cl"
                              , "line":"858"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:915"
                  , "type":"resource"
                  , "data":
                  [1034, 2057, 0, 512, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":915
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Floating-point Multiply-Add"
                      , "type":"resource"
                      , "count":1024
                      , "data":
                      [0, 0, 0, 512, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1034, 2057, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free read from memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_IEC_replicated_intel.cl"
                              , "line":"856"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:924"
                  , "type":"resource"
                  , "data":
                  [34, 24, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":924
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [34, 24, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free write to memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_IEC_replicated_intel.cl"
                              , "line":"856"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"inner_update_mm1"
      , "compute_units":1
      , "type":"function"
      , "total_percent":
      [2.04684, 0.892275, 1.17777, 13.7104, 8.94097]
      , "total_kernel_resources":
      [9792, 43960, 1607, 515, 343]
      , "details":
      [
        {
          "type":"text"
          , "text":"Number of compute units: 1"
        }
        , {
          "type":"brief"
          , "text":"1 compute unit."
        }
      ]
      , "children":
      [
        {
          "name":"Function overhead"
          , "type":"resource"
          , "data":
          [1463, 1467, 0, 0, 6]
          , "details":
          [
            {
              "type":"text"
              , "text":"Kernel dispatch logic."
            }
            , {
              "type":"brief"
              , "text":"Kernel dispatch logic."
            }
          ]
        }
        , {
          "name":"Private Variable: \n - 'c' (hpl_torus_IEC_replicated_intel.cl:985)"
          , "type":"resource"
          , "data":
          [16, 102, 0, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":985
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Type: Register"
            }
            , {
              "type":"text"
              , "text":"1 register of width 19 bits"
            }
            , {
              "type":"text"
              , "text":"1 register of width 32 bits"
            }
            , {
              "type":"brief"
              , "text":"Register,\n1 reg, 19 width,\n1 reg, 32 width"
            }
          ]
        }
        , {
          "name":"hpl_torus_IEC_replicated_intel.cl:958 (a_buffer)"
          , "type":"resource"
          , "data":
          [0, 0, 512, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":958
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Local memory":"Stall-free"
              , "Requested size":"1048576 bytes"
              , "Implemented size":"1048576 bytes"
              , "Memory Usage":"512 RAMs"
              , "Number of banks":"1"
              , "Bank width":"2048 bits"
              , "Bank depth":"4096 words"
              , "Number of replicates":"1"
              , "Number of private copies":"1"
              , "Additional information":
              [
                {
                  "type":"text"
                  , "text":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 2 reads and 2 writes. "
                }
                , {
                  "type":"text"
                  , "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information."
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Local Memory"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Stall-free,\n1048576B requested,\n1048576B implemented."
            }
          ]
        }
        , {
          "name":"hpl_torus_IEC_replicated_intel.cl:959 (top_buffer)"
          , "type":"resource"
          , "data":
          [0, 0, 512, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":959
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Local memory":"Stall-free"
              , "Requested size":"1048576 bytes"
              , "Implemented size":"1048576 bytes"
              , "Memory Usage":"512 RAMs"
              , "Number of banks":"1"
              , "Bank width":"2048 bits"
              , "Bank depth":"4096 words"
              , "Number of replicates":"1"
              , "Number of private copies":"1"
              , "Additional information":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 1 read and 1 write. "
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information."
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Local Memory"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Stall-free,\n1048576B requested,\n1048576B implemented."
            }
          ]
        }
        , {
          "name":"hpl_torus_IEC_replicated_intel.cl:960 (left_buffer)"
          , "type":"resource"
          , "data":
          [0, 0, 512, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":960
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Local memory":"Stall-free"
              , "Requested size":"1048576 bytes"
              , "Implemented size":"1048576 bytes"
              , "Memory Usage":"512 RAMs"
              , "Number of banks":"1"
              , "Bank width":"2048 bits"
              , "Bank depth":"4096 words"
              , "Number of replicates":"1"
              , "Number of private copies":"1"
              , "Additional information":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 1 read and 1 write. "
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information."
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Local Memory"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Stall-free,\n1048576B requested,\n1048576B implemented."
            }
          ]
        }
        , {
          "name":"inner_update_mm1.B0"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [0, 32, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [0, 32, 0, 0, 0]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [7, 2, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [7, 2, 0, 0, 0]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [10, 8, 0, 0, 1]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
              ]
            }
          ]
        }
        , {
          "name":"inner_update_mm1.B1"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [122, 2263, 4, 0, 6]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [122, 2240, 4, 0, 6]
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:969"
                  , "type":"resource"
                  , "data":
                  [0, 23, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":969
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [122, 237, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_IEC_replicated_intel.cl:964"
                  , "type":"resource"
                  , "data":
                  [52, 87, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":964
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:965"
                  , "type":"resource"
                  , "data":
                  [34, 72, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":965
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:966"
                  , "type":"resource"
                  , "data":
                  [36, 78, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":966
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [168, 306, 0, 0, 16]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [32, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":""
                        , "line":0
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                  ]
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:964"
                  , "type":"resource"
                  , "data":
                  [36, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":964
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [26, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [2, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [6, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:965"
                  , "type":"resource"
                  , "data":
                  [50, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":965
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [42, 0, 0, 0, 0]
                    }
                    , {
                      "name":"4-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"4-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [6, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:966"
                  , "type":"resource"
                  , "data":
                  [22, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":966
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [16, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [2, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [4, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:969"
                  , "type":"resource"
                  , "data":
                  [739, 2288, 15, 1.5, 13]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":969
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":3
                      , "data":
                      [90, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Multiply"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [55, 46, 0, 1.5, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [560, 2218, 15, 0, 13]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Burst-coalesced LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Burst-coalesced LSU"
                        }
                      ]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [34, 24, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free write to memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_IEC_replicated_intel.cl"
                              , "line":"958"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:973"
                  , "type":"resource"
                  , "data":
                  [655, 2242, 15, 0, 13]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":973
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [61, 0, 0, 0, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [560, 2218, 15, 0, 13]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Burst-coalesced LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Burst-coalesced LSU"
                        }
                      ]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [34, 24, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free write to memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_IEC_replicated_intel.cl"
                              , "line":"959"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:977"
                  , "type":"resource"
                  , "data":
                  [594, 2242, 15, 0, 13]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":977
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [560, 2218, 15, 0, 13]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Burst-coalesced LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Burst-coalesced LSU"
                        }
                      ]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [34, 24, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free write to memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_IEC_replicated_intel.cl"
                              , "line":"960"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"inner_update_mm1.B4"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [32, 393, 0, 0, 2]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [32, 393, 0, 0, 2]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [122, 237, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_IEC_replicated_intel.cl:1033"
                  , "type":"resource"
                  , "data":
                  [52, 87, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":1033
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:1034"
                  , "type":"resource"
                  , "data":
                  [34, 72, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":1034
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:1035"
                  , "type":"resource"
                  , "data":
                  [36, 78, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":1035
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [174, 330, 0, 0, 17]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [32, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":""
                        , "line":0
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                  ]
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:1033"
                  , "type":"resource"
                  , "data":
                  [37, 1, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":1033
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"1-bit Xor"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [1, 1, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [26, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [2, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [6, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:1034"
                  , "type":"resource"
                  , "data":
                  [50, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":1034
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [42, 0, 0, 0, 0]
                    }
                    , {
                      "name":"4-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"4-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [6, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:1035"
                  , "type":"resource"
                  , "data":
                  [22, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":1035
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [16, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [2, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [4, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:1038"
                  , "type":"resource"
                  , "data":
                  [635, 2747, 17, 1.5, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":1038
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":3
                      , "data":
                      [93, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Multiply"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [55, 46, 0, 1.5, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [138, 265, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free read from memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_IEC_replicated_intel.cl"
                              , "line":"958"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [349, 2436, 17, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Burst-coalesced LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Burst-coalesced LSU"
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"inner_update_mm1.B5"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [5, 8, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_IEC_replicated_intel.cl:1043"
                  , "type":"resource"
                  , "data":
                  [5, 8, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":1043
                      }
                    ]
                  ]
                }
              ]
            }
          ]
        }
        , {
          "name":"inner_update_mm1.B6"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [1418, 22835, 2, 0, 256]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [1418, 22835, 2, 0, 256]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [68, 11, 2, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_IEC_replicated_intel.cl:1026"
                  , "type":"resource"
                  , "data":
                  [26, 2, 2, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":1026
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:985"
                  , "type":"resource"
                  , "data":
                  [42, 9, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":985
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [18, 14, 1, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"hpl_torus_IEC_replicated_intel.cl:985"
                  , "type":"resource"
                  , "data":
                  [7, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":985
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"19-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [6, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:998"
                  , "type":"resource"
                  , "data":
                  [1034, 2057, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":998
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1034, 2057, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free read from memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_IEC_replicated_intel.cl"
                              , "line":"959"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:1006"
                  , "type":"resource"
                  , "data":
                  [1034, 2057, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":1006
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1034, 2057, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free read from memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_IEC_replicated_intel.cl"
                              , "line":"960"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:1017"
                  , "type":"resource"
                  , "data":
                  [1034, 2057, 0, 512, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":1017
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Floating-point Multiply-Add"
                      , "type":"resource"
                      , "count":1024
                      , "data":
                      [0, 0, 0, 512, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1034, 2057, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free read from memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_IEC_replicated_intel.cl"
                              , "line":"958"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:1026"
                  , "type":"resource"
                  , "data":
                  [34, 24, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":1026
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [34, 24, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free write to memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_IEC_replicated_intel.cl"
                              , "line":"958"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"inner_update_mm2"
      , "compute_units":1
      , "type":"function"
      , "total_percent":
      [2.04684, 0.892275, 1.17777, 13.7104, 8.94097]
      , "total_kernel_resources":
      [9792, 43960, 1607, 515, 343]
      , "details":
      [
        {
          "type":"text"
          , "text":"Number of compute units: 1"
        }
        , {
          "type":"brief"
          , "text":"1 compute unit."
        }
      ]
      , "children":
      [
        {
          "name":"Function overhead"
          , "type":"resource"
          , "data":
          [1463, 1467, 0, 0, 6]
          , "details":
          [
            {
              "type":"text"
              , "text":"Kernel dispatch logic."
            }
            , {
              "type":"brief"
              , "text":"Kernel dispatch logic."
            }
          ]
        }
        , {
          "name":"Private Variable: \n - 'c' (hpl_torus_IEC_replicated_intel.cl:1087)"
          , "type":"resource"
          , "data":
          [16, 102, 0, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":1087
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Type: Register"
            }
            , {
              "type":"text"
              , "text":"1 register of width 19 bits"
            }
            , {
              "type":"text"
              , "text":"1 register of width 32 bits"
            }
            , {
              "type":"brief"
              , "text":"Register,\n1 reg, 19 width,\n1 reg, 32 width"
            }
          ]
        }
        , {
          "name":"hpl_torus_IEC_replicated_intel.cl:1060 (a_buffer)"
          , "type":"resource"
          , "data":
          [0, 0, 512, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":1060
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Local memory":"Stall-free"
              , "Requested size":"1048576 bytes"
              , "Implemented size":"1048576 bytes"
              , "Memory Usage":"512 RAMs"
              , "Number of banks":"1"
              , "Bank width":"2048 bits"
              , "Bank depth":"4096 words"
              , "Number of replicates":"1"
              , "Number of private copies":"1"
              , "Additional information":
              [
                {
                  "type":"text"
                  , "text":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 2 reads and 2 writes. "
                }
                , {
                  "type":"text"
                  , "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information."
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Local Memory"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Stall-free,\n1048576B requested,\n1048576B implemented."
            }
          ]
        }
        , {
          "name":"hpl_torus_IEC_replicated_intel.cl:1061 (top_buffer)"
          , "type":"resource"
          , "data":
          [0, 0, 512, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":1061
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Local memory":"Stall-free"
              , "Requested size":"1048576 bytes"
              , "Implemented size":"1048576 bytes"
              , "Memory Usage":"512 RAMs"
              , "Number of banks":"1"
              , "Bank width":"2048 bits"
              , "Bank depth":"4096 words"
              , "Number of replicates":"1"
              , "Number of private copies":"1"
              , "Additional information":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 1 read and 1 write. "
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information."
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Local Memory"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Stall-free,\n1048576B requested,\n1048576B implemented."
            }
          ]
        }
        , {
          "name":"hpl_torus_IEC_replicated_intel.cl:1062 (left_buffer)"
          , "type":"resource"
          , "data":
          [0, 0, 512, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":1062
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Local memory":"Stall-free"
              , "Requested size":"1048576 bytes"
              , "Implemented size":"1048576 bytes"
              , "Memory Usage":"512 RAMs"
              , "Number of banks":"1"
              , "Bank width":"2048 bits"
              , "Bank depth":"4096 words"
              , "Number of replicates":"1"
              , "Number of private copies":"1"
              , "Additional information":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 1 read and 1 write. "
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information."
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Local Memory"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Stall-free,\n1048576B requested,\n1048576B implemented."
            }
          ]
        }
        , {
          "name":"inner_update_mm2.B0"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [0, 32, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [0, 32, 0, 0, 0]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [7, 2, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [7, 2, 0, 0, 0]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [10, 8, 0, 0, 1]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
              ]
            }
          ]
        }
        , {
          "name":"inner_update_mm2.B1"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [122, 2263, 4, 0, 6]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [122, 2240, 4, 0, 6]
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:1071"
                  , "type":"resource"
                  , "data":
                  [0, 23, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":1071
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [122, 237, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_IEC_replicated_intel.cl:1066"
                  , "type":"resource"
                  , "data":
                  [52, 87, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":1066
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:1067"
                  , "type":"resource"
                  , "data":
                  [34, 72, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":1067
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:1068"
                  , "type":"resource"
                  , "data":
                  [36, 78, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":1068
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [168, 306, 0, 0, 16]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [32, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":""
                        , "line":0
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                  ]
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:1066"
                  , "type":"resource"
                  , "data":
                  [36, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":1066
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [26, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [2, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [6, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:1067"
                  , "type":"resource"
                  , "data":
                  [50, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":1067
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [42, 0, 0, 0, 0]
                    }
                    , {
                      "name":"4-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"4-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [6, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:1068"
                  , "type":"resource"
                  , "data":
                  [22, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":1068
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [16, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [2, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [4, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:1071"
                  , "type":"resource"
                  , "data":
                  [739, 2288, 15, 1.5, 13]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":1071
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":3
                      , "data":
                      [90, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Multiply"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [55, 46, 0, 1.5, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [560, 2218, 15, 0, 13]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Burst-coalesced LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Burst-coalesced LSU"
                        }
                      ]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [34, 24, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free write to memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_IEC_replicated_intel.cl"
                              , "line":"1060"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:1075"
                  , "type":"resource"
                  , "data":
                  [655, 2242, 15, 0, 13]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":1075
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [61, 0, 0, 0, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [560, 2218, 15, 0, 13]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Burst-coalesced LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Burst-coalesced LSU"
                        }
                      ]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [34, 24, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free write to memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_IEC_replicated_intel.cl"
                              , "line":"1061"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:1079"
                  , "type":"resource"
                  , "data":
                  [594, 2242, 15, 0, 13]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":1079
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [560, 2218, 15, 0, 13]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Burst-coalesced LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Burst-coalesced LSU"
                        }
                      ]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [34, 24, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free write to memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_IEC_replicated_intel.cl"
                              , "line":"1062"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"inner_update_mm2.B4"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [32, 393, 0, 0, 2]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [32, 393, 0, 0, 2]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [122, 237, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_IEC_replicated_intel.cl:1135"
                  , "type":"resource"
                  , "data":
                  [52, 87, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":1135
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:1136"
                  , "type":"resource"
                  , "data":
                  [34, 72, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":1136
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:1137"
                  , "type":"resource"
                  , "data":
                  [36, 78, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":1137
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [174, 330, 0, 0, 17]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [32, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":""
                        , "line":0
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                  ]
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:1135"
                  , "type":"resource"
                  , "data":
                  [37, 1, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":1135
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"1-bit Xor"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [1, 1, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [26, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [2, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [6, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:1136"
                  , "type":"resource"
                  , "data":
                  [50, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":1136
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [42, 0, 0, 0, 0]
                    }
                    , {
                      "name":"4-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"4-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [6, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:1137"
                  , "type":"resource"
                  , "data":
                  [22, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":1137
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [16, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [2, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [4, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:1140"
                  , "type":"resource"
                  , "data":
                  [635, 2747, 17, 1.5, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":1140
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":3
                      , "data":
                      [93, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Multiply"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [55, 46, 0, 1.5, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [138, 265, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free read from memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_IEC_replicated_intel.cl"
                              , "line":"1060"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [349, 2436, 17, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Burst-coalesced LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Burst-coalesced LSU"
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"inner_update_mm2.B5"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [5, 8, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_IEC_replicated_intel.cl:1145"
                  , "type":"resource"
                  , "data":
                  [5, 8, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":1145
                      }
                    ]
                  ]
                }
              ]
            }
          ]
        }
        , {
          "name":"inner_update_mm2.B6"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [1418, 22835, 2, 0, 256]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [1418, 22835, 2, 0, 256]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [68, 11, 2, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_IEC_replicated_intel.cl:1087"
                  , "type":"resource"
                  , "data":
                  [42, 9, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":1087
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:1128"
                  , "type":"resource"
                  , "data":
                  [26, 2, 2, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":1128
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [18, 14, 1, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"hpl_torus_IEC_replicated_intel.cl:1087"
                  , "type":"resource"
                  , "data":
                  [7, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":1087
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"19-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [6, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:1100"
                  , "type":"resource"
                  , "data":
                  [1034, 2057, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":1100
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1034, 2057, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free read from memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_IEC_replicated_intel.cl"
                              , "line":"1061"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:1108"
                  , "type":"resource"
                  , "data":
                  [1034, 2057, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":1108
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1034, 2057, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free read from memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_IEC_replicated_intel.cl"
                              , "line":"1062"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:1119"
                  , "type":"resource"
                  , "data":
                  [1034, 2057, 0, 512, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":1119
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Floating-point Multiply-Add"
                      , "type":"resource"
                      , "count":1024
                      , "data":
                      [0, 0, 0, 512, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1034, 2057, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free read from memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_IEC_replicated_intel.cl"
                              , "line":"1060"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:1128"
                  , "type":"resource"
                  , "data":
                  [34, 24, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":1128
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [34, 24, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free write to memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_IEC_replicated_intel.cl"
                              , "line":"1060"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"inner_update_mm3"
      , "compute_units":1
      , "type":"function"
      , "total_percent":
      [2.04684, 0.892275, 1.17777, 13.7104, 8.94097]
      , "total_kernel_resources":
      [9792, 43960, 1607, 515, 343]
      , "details":
      [
        {
          "type":"text"
          , "text":"Number of compute units: 1"
        }
        , {
          "type":"brief"
          , "text":"1 compute unit."
        }
      ]
      , "children":
      [
        {
          "name":"Function overhead"
          , "type":"resource"
          , "data":
          [1463, 1467, 0, 0, 6]
          , "details":
          [
            {
              "type":"text"
              , "text":"Kernel dispatch logic."
            }
            , {
              "type":"brief"
              , "text":"Kernel dispatch logic."
            }
          ]
        }
        , {
          "name":"Private Variable: \n - 'c' (hpl_torus_IEC_replicated_intel.cl:1189)"
          , "type":"resource"
          , "data":
          [16, 102, 0, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":1189
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Type: Register"
            }
            , {
              "type":"text"
              , "text":"1 register of width 19 bits"
            }
            , {
              "type":"text"
              , "text":"1 register of width 32 bits"
            }
            , {
              "type":"brief"
              , "text":"Register,\n1 reg, 19 width,\n1 reg, 32 width"
            }
          ]
        }
        , {
          "name":"hpl_torus_IEC_replicated_intel.cl:1162 (a_buffer)"
          , "type":"resource"
          , "data":
          [0, 0, 512, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":1162
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Local memory":"Stall-free"
              , "Requested size":"1048576 bytes"
              , "Implemented size":"1048576 bytes"
              , "Memory Usage":"512 RAMs"
              , "Number of banks":"1"
              , "Bank width":"2048 bits"
              , "Bank depth":"4096 words"
              , "Number of replicates":"1"
              , "Number of private copies":"1"
              , "Additional information":
              [
                {
                  "type":"text"
                  , "text":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 2 reads and 2 writes. "
                }
                , {
                  "type":"text"
                  , "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information."
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Local Memory"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Stall-free,\n1048576B requested,\n1048576B implemented."
            }
          ]
        }
        , {
          "name":"hpl_torus_IEC_replicated_intel.cl:1163 (top_buffer)"
          , "type":"resource"
          , "data":
          [0, 0, 512, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":1163
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Local memory":"Stall-free"
              , "Requested size":"1048576 bytes"
              , "Implemented size":"1048576 bytes"
              , "Memory Usage":"512 RAMs"
              , "Number of banks":"1"
              , "Bank width":"2048 bits"
              , "Bank depth":"4096 words"
              , "Number of replicates":"1"
              , "Number of private copies":"1"
              , "Additional information":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 1 read and 1 write. "
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information."
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Local Memory"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Stall-free,\n1048576B requested,\n1048576B implemented."
            }
          ]
        }
        , {
          "name":"hpl_torus_IEC_replicated_intel.cl:1164 (left_buffer)"
          , "type":"resource"
          , "data":
          [0, 0, 512, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":1164
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Local memory":"Stall-free"
              , "Requested size":"1048576 bytes"
              , "Implemented size":"1048576 bytes"
              , "Memory Usage":"512 RAMs"
              , "Number of banks":"1"
              , "Bank width":"2048 bits"
              , "Bank depth":"4096 words"
              , "Number of replicates":"1"
              , "Number of private copies":"1"
              , "Additional information":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 1 read and 1 write. "
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information."
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Local Memory"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Stall-free,\n1048576B requested,\n1048576B implemented."
            }
          ]
        }
        , {
          "name":"inner_update_mm3.B0"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [0, 32, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [0, 32, 0, 0, 0]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [7, 2, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [7, 2, 0, 0, 0]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [10, 8, 0, 0, 1]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
              ]
            }
          ]
        }
        , {
          "name":"inner_update_mm3.B1"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [122, 2263, 4, 0, 6]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [122, 2240, 4, 0, 6]
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:1173"
                  , "type":"resource"
                  , "data":
                  [0, 23, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":1173
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [122, 237, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_IEC_replicated_intel.cl:1168"
                  , "type":"resource"
                  , "data":
                  [52, 87, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":1168
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:1169"
                  , "type":"resource"
                  , "data":
                  [34, 72, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":1169
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:1170"
                  , "type":"resource"
                  , "data":
                  [36, 78, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":1170
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [168, 306, 0, 0, 16]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [32, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":""
                        , "line":0
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                  ]
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:1168"
                  , "type":"resource"
                  , "data":
                  [36, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":1168
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [26, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [2, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [6, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:1169"
                  , "type":"resource"
                  , "data":
                  [50, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":1169
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [42, 0, 0, 0, 0]
                    }
                    , {
                      "name":"4-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"4-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [6, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:1170"
                  , "type":"resource"
                  , "data":
                  [22, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":1170
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [16, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [2, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [4, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:1173"
                  , "type":"resource"
                  , "data":
                  [739, 2288, 15, 1.5, 13]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":1173
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":3
                      , "data":
                      [90, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Multiply"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [55, 46, 0, 1.5, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [560, 2218, 15, 0, 13]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Burst-coalesced LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Burst-coalesced LSU"
                        }
                      ]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [34, 24, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free write to memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_IEC_replicated_intel.cl"
                              , "line":"1162"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:1177"
                  , "type":"resource"
                  , "data":
                  [655, 2242, 15, 0, 13]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":1177
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [61, 0, 0, 0, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [560, 2218, 15, 0, 13]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Burst-coalesced LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Burst-coalesced LSU"
                        }
                      ]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [34, 24, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free write to memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_IEC_replicated_intel.cl"
                              , "line":"1163"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:1181"
                  , "type":"resource"
                  , "data":
                  [594, 2242, 15, 0, 13]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":1181
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [560, 2218, 15, 0, 13]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Burst-coalesced LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Burst-coalesced LSU"
                        }
                      ]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [34, 24, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free write to memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_IEC_replicated_intel.cl"
                              , "line":"1164"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"inner_update_mm3.B4"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [32, 393, 0, 0, 2]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [32, 393, 0, 0, 2]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [122, 237, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_IEC_replicated_intel.cl:1237"
                  , "type":"resource"
                  , "data":
                  [52, 87, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":1237
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:1238"
                  , "type":"resource"
                  , "data":
                  [34, 72, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":1238
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:1239"
                  , "type":"resource"
                  , "data":
                  [36, 78, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":1239
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [174, 330, 0, 0, 17]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [32, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":""
                        , "line":0
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                  ]
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:1237"
                  , "type":"resource"
                  , "data":
                  [37, 1, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":1237
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"1-bit Xor"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [1, 1, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [26, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [2, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [6, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:1238"
                  , "type":"resource"
                  , "data":
                  [50, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":1238
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [42, 0, 0, 0, 0]
                    }
                    , {
                      "name":"4-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"4-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [6, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:1239"
                  , "type":"resource"
                  , "data":
                  [22, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":1239
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [16, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [2, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [4, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:1242"
                  , "type":"resource"
                  , "data":
                  [635, 2747, 17, 1.5, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":1242
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":3
                      , "data":
                      [93, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Multiply"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [55, 46, 0, 1.5, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [138, 265, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free read from memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_IEC_replicated_intel.cl"
                              , "line":"1162"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [349, 2436, 17, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Burst-coalesced LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Burst-coalesced LSU"
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"inner_update_mm3.B5"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [5, 8, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_IEC_replicated_intel.cl:1247"
                  , "type":"resource"
                  , "data":
                  [5, 8, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":1247
                      }
                    ]
                  ]
                }
              ]
            }
          ]
        }
        , {
          "name":"inner_update_mm3.B6"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [1418, 22835, 2, 0, 256]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [1418, 22835, 2, 0, 256]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [68, 11, 2, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_IEC_replicated_intel.cl:1189"
                  , "type":"resource"
                  , "data":
                  [42, 9, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":1189
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:1230"
                  , "type":"resource"
                  , "data":
                  [26, 2, 2, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":1230
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [18, 14, 1, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"hpl_torus_IEC_replicated_intel.cl:1189"
                  , "type":"resource"
                  , "data":
                  [7, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":1189
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"19-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [6, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:1202"
                  , "type":"resource"
                  , "data":
                  [1034, 2057, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":1202
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1034, 2057, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free read from memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_IEC_replicated_intel.cl"
                              , "line":"1163"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:1210"
                  , "type":"resource"
                  , "data":
                  [1034, 2057, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":1210
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1034, 2057, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free read from memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_IEC_replicated_intel.cl"
                              , "line":"1164"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:1221"
                  , "type":"resource"
                  , "data":
                  [1034, 2057, 0, 512, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":1221
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Floating-point Multiply-Add"
                      , "type":"resource"
                      , "count":1024
                      , "data":
                      [0, 0, 0, 512, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1034, 2057, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free read from memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_IEC_replicated_intel.cl"
                              , "line":"1162"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:1230"
                  , "type":"resource"
                  , "data":
                  [34, 24, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":1230
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [34, 24, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free write to memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_IEC_replicated_intel.cl"
                              , "line":"1162"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"inner_update_mm4"
      , "compute_units":1
      , "type":"function"
      , "total_percent":
      [2.04684, 0.892275, 1.17777, 13.7104, 8.94097]
      , "total_kernel_resources":
      [9792, 43960, 1607, 515, 343]
      , "details":
      [
        {
          "type":"text"
          , "text":"Number of compute units: 1"
        }
        , {
          "type":"brief"
          , "text":"1 compute unit."
        }
      ]
      , "children":
      [
        {
          "name":"Function overhead"
          , "type":"resource"
          , "data":
          [1463, 1467, 0, 0, 6]
          , "details":
          [
            {
              "type":"text"
              , "text":"Kernel dispatch logic."
            }
            , {
              "type":"brief"
              , "text":"Kernel dispatch logic."
            }
          ]
        }
        , {
          "name":"Private Variable: \n - 'c' (hpl_torus_IEC_replicated_intel.cl:1291)"
          , "type":"resource"
          , "data":
          [16, 102, 0, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":1291
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Type: Register"
            }
            , {
              "type":"text"
              , "text":"1 register of width 19 bits"
            }
            , {
              "type":"text"
              , "text":"1 register of width 32 bits"
            }
            , {
              "type":"brief"
              , "text":"Register,\n1 reg, 19 width,\n1 reg, 32 width"
            }
          ]
        }
        , {
          "name":"hpl_torus_IEC_replicated_intel.cl:1264 (a_buffer)"
          , "type":"resource"
          , "data":
          [0, 0, 512, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":1264
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Local memory":"Stall-free"
              , "Requested size":"1048576 bytes"
              , "Implemented size":"1048576 bytes"
              , "Memory Usage":"512 RAMs"
              , "Number of banks":"1"
              , "Bank width":"2048 bits"
              , "Bank depth":"4096 words"
              , "Number of replicates":"1"
              , "Number of private copies":"1"
              , "Additional information":
              [
                {
                  "type":"text"
                  , "text":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 2 reads and 2 writes. "
                }
                , {
                  "type":"text"
                  , "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information."
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Local Memory"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Stall-free,\n1048576B requested,\n1048576B implemented."
            }
          ]
        }
        , {
          "name":"hpl_torus_IEC_replicated_intel.cl:1265 (top_buffer)"
          , "type":"resource"
          , "data":
          [0, 0, 512, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":1265
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Local memory":"Stall-free"
              , "Requested size":"1048576 bytes"
              , "Implemented size":"1048576 bytes"
              , "Memory Usage":"512 RAMs"
              , "Number of banks":"1"
              , "Bank width":"2048 bits"
              , "Bank depth":"4096 words"
              , "Number of replicates":"1"
              , "Number of private copies":"1"
              , "Additional information":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 1 read and 1 write. "
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information."
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Local Memory"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Stall-free,\n1048576B requested,\n1048576B implemented."
            }
          ]
        }
        , {
          "name":"hpl_torus_IEC_replicated_intel.cl:1266 (left_buffer)"
          , "type":"resource"
          , "data":
          [0, 0, 512, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":1266
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Local memory":"Stall-free"
              , "Requested size":"1048576 bytes"
              , "Implemented size":"1048576 bytes"
              , "Memory Usage":"512 RAMs"
              , "Number of banks":"1"
              , "Bank width":"2048 bits"
              , "Bank depth":"4096 words"
              , "Number of replicates":"1"
              , "Number of private copies":"1"
              , "Additional information":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 1 read and 1 write. "
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information."
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Local Memory"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Stall-free,\n1048576B requested,\n1048576B implemented."
            }
          ]
        }
        , {
          "name":"inner_update_mm4.B0"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [0, 32, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [0, 32, 0, 0, 0]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [7, 2, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [7, 2, 0, 0, 0]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [10, 8, 0, 0, 1]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
              ]
            }
          ]
        }
        , {
          "name":"inner_update_mm4.B1"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [122, 2263, 4, 0, 6]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [122, 2240, 4, 0, 6]
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:1275"
                  , "type":"resource"
                  , "data":
                  [0, 23, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":1275
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [122, 237, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_IEC_replicated_intel.cl:1270"
                  , "type":"resource"
                  , "data":
                  [52, 87, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":1270
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:1271"
                  , "type":"resource"
                  , "data":
                  [34, 72, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":1271
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:1272"
                  , "type":"resource"
                  , "data":
                  [36, 78, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":1272
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [168, 306, 0, 0, 16]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [32, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":""
                        , "line":0
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                  ]
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:1270"
                  , "type":"resource"
                  , "data":
                  [36, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":1270
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [26, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [2, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [6, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:1271"
                  , "type":"resource"
                  , "data":
                  [50, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":1271
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [42, 0, 0, 0, 0]
                    }
                    , {
                      "name":"4-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"4-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [6, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:1272"
                  , "type":"resource"
                  , "data":
                  [22, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":1272
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [16, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [2, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [4, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:1275"
                  , "type":"resource"
                  , "data":
                  [739, 2288, 15, 1.5, 13]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":1275
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":3
                      , "data":
                      [90, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Multiply"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [55, 46, 0, 1.5, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [560, 2218, 15, 0, 13]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Burst-coalesced LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Burst-coalesced LSU"
                        }
                      ]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [34, 24, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free write to memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_IEC_replicated_intel.cl"
                              , "line":"1264"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:1279"
                  , "type":"resource"
                  , "data":
                  [655, 2242, 15, 0, 13]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":1279
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [61, 0, 0, 0, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [560, 2218, 15, 0, 13]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Burst-coalesced LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Burst-coalesced LSU"
                        }
                      ]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [34, 24, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free write to memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_IEC_replicated_intel.cl"
                              , "line":"1265"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:1283"
                  , "type":"resource"
                  , "data":
                  [594, 2242, 15, 0, 13]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":1283
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [560, 2218, 15, 0, 13]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Burst-coalesced LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Burst-coalesced LSU"
                        }
                      ]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [34, 24, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free write to memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_IEC_replicated_intel.cl"
                              , "line":"1266"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"inner_update_mm4.B4"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [32, 393, 0, 0, 2]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [32, 393, 0, 0, 2]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [122, 237, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_IEC_replicated_intel.cl:1339"
                  , "type":"resource"
                  , "data":
                  [52, 87, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":1339
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:1340"
                  , "type":"resource"
                  , "data":
                  [34, 72, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":1340
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:1341"
                  , "type":"resource"
                  , "data":
                  [36, 78, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":1341
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [174, 330, 0, 0, 17]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [32, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":""
                        , "line":0
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                  ]
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:1339"
                  , "type":"resource"
                  , "data":
                  [37, 1, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":1339
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"1-bit Xor"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [1, 1, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [26, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [2, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [6, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:1340"
                  , "type":"resource"
                  , "data":
                  [50, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":1340
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [42, 0, 0, 0, 0]
                    }
                    , {
                      "name":"4-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"4-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [6, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:1341"
                  , "type":"resource"
                  , "data":
                  [22, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":1341
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [16, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [2, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [4, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:1344"
                  , "type":"resource"
                  , "data":
                  [635, 2747, 17, 1.5, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":1344
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":3
                      , "data":
                      [93, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Multiply"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [55, 46, 0, 1.5, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [138, 265, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free read from memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_IEC_replicated_intel.cl"
                              , "line":"1264"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [349, 2436, 17, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Burst-coalesced LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Burst-coalesced LSU"
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"inner_update_mm4.B5"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [5, 8, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_IEC_replicated_intel.cl:1349"
                  , "type":"resource"
                  , "data":
                  [5, 8, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":1349
                      }
                    ]
                  ]
                }
              ]
            }
          ]
        }
        , {
          "name":"inner_update_mm4.B6"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [1418, 22835, 2, 0, 256]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [1418, 22835, 2, 0, 256]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [68, 11, 2, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_IEC_replicated_intel.cl:1291"
                  , "type":"resource"
                  , "data":
                  [42, 9, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":1291
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:1332"
                  , "type":"resource"
                  , "data":
                  [26, 2, 2, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":1332
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [18, 14, 1, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"hpl_torus_IEC_replicated_intel.cl:1291"
                  , "type":"resource"
                  , "data":
                  [7, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":1291
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"19-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [6, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:1304"
                  , "type":"resource"
                  , "data":
                  [1034, 2057, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":1304
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1034, 2057, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free read from memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_IEC_replicated_intel.cl"
                              , "line":"1265"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:1312"
                  , "type":"resource"
                  , "data":
                  [1034, 2057, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":1312
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1034, 2057, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free read from memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_IEC_replicated_intel.cl"
                              , "line":"1266"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:1323"
                  , "type":"resource"
                  , "data":
                  [1034, 2057, 0, 512, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":1323
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Floating-point Multiply-Add"
                      , "type":"resource"
                      , "count":1024
                      , "data":
                      [0, 0, 0, 512, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1034, 2057, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free read from memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_IEC_replicated_intel.cl"
                              , "line":"1264"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:1332"
                  , "type":"resource"
                  , "data":
                  [34, 24, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":1332
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [34, 24, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free write to memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_IEC_replicated_intel.cl"
                              , "line":"1264"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"left_update"
      , "compute_units":1
      , "type":"function"
      , "total_percent":
      [1.07919, 0.586152, 0.532407, 5.09342, 1.16319]
      , "total_kernel_resources":
      [8099, 19872, 597, 67, 142]
      , "details":
      [
        {
          "type":"text"
          , "text":"Number of compute units: 1"
        }
        , {
          "type":"brief"
          , "text":"1 compute unit."
        }
      ]
      , "children":
      [
        {
          "name":"Function overhead"
          , "type":"resource"
          , "data":
          [1463, 1467, 0, 0, 6]
          , "details":
          [
            {
              "type":"text"
              , "text":"Kernel dispatch logic."
            }
            , {
              "type":"brief"
              , "text":"Kernel dispatch logic."
            }
          ]
        }
        , {
          "name":"Private Variable: \n - 'col' (hpl_torus_IEC_replicated_intel.cl:761)"
          , "type":"resource"
          , "data":
          [16, 78, 0, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":761
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Type: Register"
            }
            , {
              "type":"text"
              , "text":"1 register of width 7 bits"
            }
            , {
              "type":"text"
              , "text":"1 register of width 32 bits"
            }
            , {
              "type":"brief"
              , "text":"Register,\n1 reg, 7 width,\n1 reg, 32 width"
            }
          ]
        }
        , {
          "name":"hpl_torus_IEC_replicated_intel.cl:735 (a_buffer)"
          , "type":"resource"
          , "data":
          [0, 0, 512, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":735
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Local memory":"Stall-free"
              , "Requested size":"1048576 bytes"
              , "Implemented size":"1048576 bytes"
              , "Memory Usage":"512 RAMs"
              , "Number of banks":"4 (banked on bits 6, 7)"
              , "Bank width":"512 bits"
              , "Bank depth":"4096 words"
              , "Number of replicates":"1"
              , "Number of private copies":"1"
              , "Additional information":
              [
                {
                  "type":"text"
                  , "text":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 13 reads and 5 writes. "
                }
                , {
                  "type":"text"
                  , "text":"Banked on bits 6, 7 into 4 separate banks."
                }
                , {
                  "type":"text"
                  , "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information."
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Local Memory"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Stall-free,\n1048576B requested,\n1048576B implemented."
            }
          ]
        }
        , {
          "name":"hpl_torus_IEC_replicated_intel.cl:758 (current_lu_row)"
          , "type":"resource"
          , "data":
          [0, 0, 7, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":758
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Private memory":"Stall-free"
              , "Requested size":"2048 bytes"
              , "Implemented size":"2048 bytes"
              , "Memory Usage":"7 RAMs"
              , "Number of banks":"1"
              , "Bank width":"256 bits"
              , "Bank depth":"64 words"
              , "Number of replicates":"1"
              , "Number of private copies":"1"
              , "Additional information":
              [
                {
                  "type":"text"
                  , "text":"Requested size 2048 bytes, implemented size 2048 bytes, stall-free, 1 read and 1 write. "
                }
                , {
                  "type":"text"
                  , "text":"Private memory implemented in on-chip block RAM."
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information."
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Local Memory"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Stall-free,\n2048B requested,\n2048B implemented."
            }
          ]
        }
        , {
          "name":"hpl_torus_IEC_replicated_intel.cl:759 (current_col)"
          , "type":"resource"
          , "data":
          [0, 0, 7, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":759
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Private memory":"Stall-free"
              , "Requested size":"2048 bytes"
              , "Implemented size":"2048 bytes"
              , "Memory Usage":"7 RAMs"
              , "Number of banks":"1"
              , "Bank width":"256 bits"
              , "Bank depth":"64 words"
              , "Number of replicates":"1"
              , "Number of private copies":"1"
              , "Additional information":
              [
                {
                  "type":"text"
                  , "text":"Requested size 2048 bytes, implemented size 2048 bytes, stall-free, 1 read and 1 write. "
                }
                , {
                  "type":"text"
                  , "text":"Private memory implemented in on-chip block RAM."
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information."
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Local Memory"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Stall-free,\n2048B requested,\n2048B implemented."
            }
          ]
        }
        , {
          "name":"left_update.B0"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [0, 32, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [0, 32, 0, 0, 0]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [7, 2, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [7, 2, 0, 0, 0]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [10, 8, 0, 0, 1]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
              ]
            }
          ]
        }
        , {
          "name":"left_update.B1"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [0, 1, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_IEC_replicated_intel.cl:782"
                  , "type":"resource"
                  , "data":
                  [0, 1, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":782
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [10, 8, 0, 0, 1]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"hpl_torus_IEC_replicated_intel.cl:782"
                  , "type":"resource"
                  , "data":
                  [11, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":782
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [11, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"left_update.B10"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [5, 8, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_IEC_replicated_intel.cl:839"
                  , "type":"resource"
                  , "data":
                  [5, 8, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":839
                      }
                    ]
                  ]
                }
              ]
            }
          ]
        }
        , {
          "name":"left_update.B2"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [111, 743, 3, 0, 2]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [111, 720, 3, 0, 2]
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:744"
                  , "type":"resource"
                  , "data":
                  [0, 23, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":744
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [122, 237, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_IEC_replicated_intel.cl:739"
                  , "type":"resource"
                  , "data":
                  [52, 87, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":739
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:740"
                  , "type":"resource"
                  , "data":
                  [34, 72, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":740
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:741"
                  , "type":"resource"
                  , "data":
                  [36, 78, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":741
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [88, 146, 0, 0, 8]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [32, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":""
                        , "line":0
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                  ]
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:739"
                  , "type":"resource"
                  , "data":
                  [36, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":739
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [26, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [2, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [6, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:740"
                  , "type":"resource"
                  , "data":
                  [50, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":740
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [42, 0, 0, 0, 0]
                    }
                    , {
                      "name":"4-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"4-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [6, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:741"
                  , "type":"resource"
                  , "data":
                  [22, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":741
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [16, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [2, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [4, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:744"
                  , "type":"resource"
                  , "data":
                  [739, 2288, 15, 1.5, 13]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":744
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":3
                      , "data":
                      [90, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Multiply"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [55, 46, 0, 1.5, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [560, 2218, 15, 0, 13]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Burst-coalesced LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Burst-coalesced LSU"
                        }
                      ]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [34, 24, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free write to memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_IEC_replicated_intel.cl"
                              , "line":"735"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"left_update.B4"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [0, 158, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [0, 64, 0, 0, 0]
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:753"
                  , "type":"resource"
                  , "data":
                  [0, 32, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":753
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:755"
                  , "type":"resource"
                  , "data":
                  [0, 62, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":755
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [10, 8, 0, 0, 1]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"hpl_torus_IEC_replicated_intel.cl:753"
                  , "type":"resource"
                  , "data":
                  [16, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":753
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [16, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:755"
                  , "type":"resource"
                  , "data":
                  [30, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":755
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Subtract"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [30, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"left_update.B6"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [168, 1498, 4, 0, 22]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [168, 1498, 4, 0, 22]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [36, 9, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_IEC_replicated_intel.cl:761"
                  , "type":"resource"
                  , "data":
                  [36, 9, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":761
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [396, 758, 0, 0, 38]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [1, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":""
                        , "line":0
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                  ]
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:761"
                  , "type":"resource"
                  , "data":
                  [4, 1, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":761
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"1-bit Xor"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [1, 1, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [2, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:766"
                  , "type":"resource"
                  , "data":
                  [208, 328, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":766
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Load"
                      , "type":"resource"
                      , "count":8
                      , "data":
                      [208, 328, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free read from memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_IEC_replicated_intel.cl"
                              , "line":"735"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:774"
                  , "type":"resource"
                  , "data":
                  [34, 24, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":774
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [34, 24, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free write to memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_IEC_replicated_intel.cl"
                              , "line":"759"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:776"
                  , "type":"resource"
                  , "data":
                  [4, 3, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":776
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Channel Write"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [4, 3, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:781"
                  , "type":"resource"
                  , "data":
                  [67, 1, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":781
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [35, 1, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Subtract"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:782"
                  , "type":"resource"
                  , "data":
                  [1, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":782
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:783"
                  , "type":"resource"
                  , "data":
                  [1, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":783
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Channel Read"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:787"
                  , "type":"resource"
                  , "data":
                  [348, 2436, 17, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":787
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [348, 2436, 17, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Burst-coalesced LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Burst-coalesced LSU"
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:794"
                  , "type":"resource"
                  , "data":
                  [839, 2442, 15, 0, 13]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":794
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [29, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":8
                      , "data":
                      [250, 224, 0, 0, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [560, 2218, 15, 0, 13]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Burst-coalesced LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Burst-coalesced LSU"
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:799"
                  , "type":"resource"
                  , "data":
                  [292, 31, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":799
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":7
                      , "data":
                      [7, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Compare"
                      , "type":"resource"
                      , "count":8
                      , "data":
                      [43, 7, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":8
                      , "data":
                      [208, 0, 0, 0, 0]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [34, 24, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free write to memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_IEC_replicated_intel.cl"
                              , "line":"758"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"left_update.B7"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [52, 437, 0, 0, 16]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [52, 437, 0, 0, 16]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [101, 217, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_IEC_replicated_intel.cl:807"
                  , "type":"resource"
                  , "data":
                  [52, 87, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":807
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:810"
                  , "type":"resource"
                  , "data":
                  [49, 130, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":810
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [14, 10, 0, 0, 1]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"hpl_torus_IEC_replicated_intel.cl:807"
                  , "type":"resource"
                  , "data":
                  [36, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":807
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [26, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [2, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [6, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:810"
                  , "type":"resource"
                  , "data":
                  [81, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":810
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [16, 0, 0, 0, 0]
                    }
                    , {
                      "name":"33-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [11, 0, 0, 0, 0]
                    }
                    , {
                      "name":"33-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [54, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:814"
                  , "type":"resource"
                  , "data":
                  [138, 265, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":814
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [138, 265, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free read from memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_IEC_replicated_intel.cl"
                              , "line":"759"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:820"
                  , "type":"resource"
                  , "data":
                  [1350, 2445, 0, 64, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":820
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Floating-point Multiply-Add"
                      , "type":"resource"
                      , "count":128
                      , "data":
                      [0, 0, 0, 64, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [12, 0, 0, 0, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":5
                      , "data":
                      [1202, 2349, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free read from memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_IEC_replicated_intel.cl"
                              , "line":"735"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":4
                      , "data":
                      [136, 96, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free write to memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_IEC_replicated_intel.cl"
                              , "line":"735"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"left_update.B8"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [0, 65, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [0, 33, 0, 0, 0]
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:753"
                  , "type":"resource"
                  , "data":
                  [0, 32, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":753
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [11, 9, 0, 0, 1]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"hpl_torus_IEC_replicated_intel.cl:753"
                  , "type":"resource"
                  , "data":
                  [35, 1, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":753
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [35, 1, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"left_update.B9"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [32, 393, 0, 0, 2]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [32, 393, 0, 0, 2]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [122, 237, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_IEC_replicated_intel.cl:829"
                  , "type":"resource"
                  , "data":
                  [52, 87, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":829
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:830"
                  , "type":"resource"
                  , "data":
                  [34, 72, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":830
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:831"
                  , "type":"resource"
                  , "data":
                  [36, 78, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":831
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [174, 330, 0, 0, 17]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [32, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":""
                        , "line":0
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                  ]
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:829"
                  , "type":"resource"
                  , "data":
                  [37, 1, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":829
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"1-bit Xor"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [1, 1, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [26, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [2, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [6, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:830"
                  , "type":"resource"
                  , "data":
                  [50, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":830
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [42, 0, 0, 0, 0]
                    }
                    , {
                      "name":"4-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"4-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [6, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:831"
                  , "type":"resource"
                  , "data":
                  [22, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":831
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [16, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [2, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [4, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:834"
                  , "type":"resource"
                  , "data":
                  [635, 2747, 17, 1.5, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":834
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":3
                      , "data":
                      [93, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Multiply"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [55, 46, 0, 1.5, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [138, 265, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free read from memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_IEC_replicated_intel.cl"
                              , "line":"735"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [349, 2436, 17, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Burst-coalesced LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Burst-coalesced LSU"
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"lu"
      , "compute_units":1
      , "type":"function"
      , "total_percent":
      [2.89132, 2.10739, 1.01536, 4.03549, 1.59722]
      , "total_kernel_resources":
      [25429, 37898, 473, 91.5, 695]
      , "details":
      [
        {
          "type":"text"
          , "text":"Number of compute units: 1"
        }
        , {
          "type":"brief"
          , "text":"1 compute unit."
        }
      ]
      , "children":
      [
        {
          "name":"Function overhead"
          , "type":"resource"
          , "data":
          [1463, 1467, 0, 0, 6]
          , "details":
          [
            {
              "type":"text"
              , "text":"Kernel dispatch logic."
            }
            , {
              "type":"brief"
              , "text":"Kernel dispatch logic."
            }
          ]
        }
        , {
          "name":"Private Variable: \n - 'i' (hpl_torus_IEC_replicated_intel.cl:554)"
          , "type":"resource"
          , "data":
          [16, 130, 0, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":554
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Type: Register"
            }
            , {
              "type":"text"
              , "text":"1 register of width 32 bits"
            }
            , {
              "type":"text"
              , "text":"1 register of width 33 bits"
            }
            , {
              "type":"brief"
              , "text":"Register,\n1 reg, 32 width,\n1 reg, 33 width"
            }
          ]
        }
        , {
          "name":"Private Variable: \n - 'j' (hpl_torus_IEC_replicated_intel.cl:252)"
          , "type":"resource"
          , "data":
          [16, 72, 0, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":252
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Type: Register"
            }
            , {
              "type":"text"
              , "text":"1 register of width 4 bits"
            }
            , {
              "type":"text"
              , "text":"1 register of width 32 bits"
            }
            , {
              "type":"brief"
              , "text":"Register,\n1 reg, 4 width,\n1 reg, 32 width"
            }
          ]
        }
        , {
          "name":"Private Variable: \n - 'ttj' (hpl_torus_IEC_replicated_intel.cl:460)"
          , "type":"resource"
          , "data":
          [16, 130, 0, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":460
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Type: Register"
            }
            , {
              "type":"text"
              , "text":"1 register of width 32 bits"
            }
            , {
              "type":"text"
              , "text":"1 register of width 33 bits"
            }
            , {
              "type":"brief"
              , "text":"Register,\n1 reg, 32 width,\n1 reg, 33 width"
            }
          ]
        }
        , {
          "name":"hpl_torus_IEC_replicated_intel.cl:394 (a_buffer)"
          , "type":"resource"
          , "data":
          [0, 0, 416, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":394
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Local memory":"Stall-free"
              , "Requested size":"1048576 bytes"
              , "Implemented size":"1048576 bytes"
              , "Memory Usage":"416 RAMs"
              , "Number of banks":"8 (banked on bits 5, 6, 7)"
              , "Bank width":"256 bits"
              , "Bank depth":"4096 words"
              , "Number of replicates":"1"
              , "Number of private copies":"1"
              , "Additional information":
              [
                {
                  "type":"text"
                  , "text":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 26 reads and 17 writes. "
                }
                , {
                  "type":"text"
                  , "text":"Banked on bits 5, 6, 7 into 8 separate banks."
                }
                , {
                  "type":"text"
                  , "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information."
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Local Memory"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Stall-free,\n1048576B requested,\n1048576B implemented."
            }
          ]
        }
        , {
          "name":"hpl_torus_IEC_replicated_intel.cl:399 (top_buffer)"
          , "type":"resource"
          , "data":
          [0, 0, 7, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":399
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Local memory":"Stall-free"
              , "Requested size":"2048 bytes"
              , "Implemented size":"2048 bytes"
              , "Memory Usage":"7 RAMs"
              , "Number of banks":"1"
              , "Bank width":"256 bits"
              , "Bank depth":"64 words"
              , "Number of replicates":"1"
              , "Number of private copies":"1"
              , "Additional information":"Requested size 2048 bytes, implemented size 2048 bytes, stall-free, 1 read and 1 write. "
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information."
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Local Memory"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Stall-free,\n2048B requested,\n2048B implemented."
            }
          ]
        }
        , {
          "name":"hpl_torus_IEC_replicated_intel.cl:400 (left_buffer)"
          , "type":"resource"
          , "data":
          [0, 0, 0, 0, 13]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":400
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Local memory":"Stall-free"
              , "Requested size":"64 bytes"
              , "Implemented size":"64 bytes"
              , "Memory Usage":"13 MLABs"
              , "Number of banks":"1"
              , "Bank width":"256 bits"
              , "Bank depth":"2 words"
              , "Number of replicates":"1"
              , "Number of private copies":"1"
              , "Additional information":"Requested size 64 bytes, implemented size 64 bytes, stall-free, 1 read and 1 write. "
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information."
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Local Memory"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Stall-free,\n64B requested,\n64B implemented."
            }
          ]
        }
        , {
          "name":"hpl_torus_IEC_replicated_intel.cl:424 (lu_a_buffer_in)"
          , "type":"resource"
          , "data":
          [0, 0, 0, 0, 206]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":424
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Private memory":"Stall-free"
              , "Requested size":"256 bytes"
              , "Implemented size":"512 bytes"
              , "Memory Usage":"206 MLABs"
              , "Number of banks":"1"
              , "Bank width":"2048 bits"
              , "Bank depth":"1 word"
              , "Number of replicates":"2"
              , "Number of private copies":"1"
              , "Additional information":
              [
                {
                  "type":"text"
                  , "text":"Requested size 256 bytes, implemented size 512 bytes, stall-free, 3 reads and 1 write. "
                }
                , {
                  "type":"text"
                  , "text":"For each bank, 2 replicates were created to efficiently support multiple accesses. To reduce this factor, reduce number of read and write accesses."
                }
                , {
                  "type":"text"
                  , "text":"Private memory implemented in on-chip block RAM."
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information."
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Local Memory"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Stall-free,\n256B requested,\n512B implemented."
            }
          ]
        }
        , {
          "name":"hpl_torus_IEC_replicated_intel.cl:433 (lu_a_buffer_out)"
          , "type":"resource"
          , "data":
          [0, 0, 0, 0, 221]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":433
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Private memory":"Stall-free"
              , "Requested size":"256 bytes"
              , "Implemented size":"4352 bytes"
              , "Memory Usage":"221 MLABs"
              , "Number of banks":"1"
              , "Bank width":"256 bits"
              , "Bank depth":"8 words"
              , "Number of replicates":"17"
              , "Number of private copies":"1"
              , "Additional information":
              [
                {
                  "type":"text"
                  , "text":"Requested size 256 bytes, implemented size 4352 bytes, stall-free, 17 reads and 1 write. "
                }
                , {
                  "type":"text"
                  , "text":"For each bank, 17 replicates were created to efficiently support multiple accesses. To reduce this factor, reduce number of read and write accesses."
                }
                , {
                  "type":"text"
                  , "text":"Private memory implemented in on-chip block RAM."
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information."
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Local Memory"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Stall-free,\n256B requested,\n4352B implemented."
            }
          ]
        }
        , {
          "name":"lu.B0"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [0, 32, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [0, 32, 0, 0, 0]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [7, 2, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [7, 2, 0, 0, 0]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [10, 8, 0, 0, 1]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
              ]
            }
          ]
        }
        , {
          "name":"lu.B10"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [18, 351, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [18, 351, 0, 0, 0]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [49, 9, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_IEC_replicated_intel.cl:554"
                  , "type":"resource"
                  , "data":
                  [49, 9, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":554
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [270, 522, 0, 0, 26]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"hpl_torus_IEC_replicated_intel.cl:554"
                  , "type":"resource"
                  , "data":
                  [39, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":554
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"33-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [11, 0, 0, 0, 0]
                    }
                    , {
                      "name":"33-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [27, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:559"
                  , "type":"resource"
                  , "data":
                  [150, 265, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":559
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [12, 0, 0, 0, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [138, 265, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free read from memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_IEC_replicated_intel.cl"
                              , "line":"394"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:560"
                  , "type":"resource"
                  , "data":
                  [208, 328, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":560
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Load"
                      , "type":"resource"
                      , "count":8
                      , "data":
                      [208, 328, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free read from memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_IEC_replicated_intel.cl"
                              , "line":"394"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:562"
                  , "type":"resource"
                  , "data":
                  [3, 2, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":562
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Channel Write"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [3, 2, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:563"
                  , "type":"resource"
                  , "data":
                  [4, 2, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":563
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Channel Write"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [4, 2, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"lu.B11"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [32, 393, 0, 0, 2]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [32, 393, 0, 0, 2]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [122, 237, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_IEC_replicated_intel.cl:569"
                  , "type":"resource"
                  , "data":
                  [52, 87, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":569
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:570"
                  , "type":"resource"
                  , "data":
                  [34, 72, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":570
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:571"
                  , "type":"resource"
                  , "data":
                  [36, 78, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":571
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [174, 330, 0, 0, 17]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [32, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":""
                        , "line":0
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                  ]
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:569"
                  , "type":"resource"
                  , "data":
                  [37, 1, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":569
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"1-bit Xor"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [1, 1, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [26, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [2, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [6, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:570"
                  , "type":"resource"
                  , "data":
                  [50, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":570
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [42, 0, 0, 0, 0]
                    }
                    , {
                      "name":"4-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"4-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [6, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:571"
                  , "type":"resource"
                  , "data":
                  [22, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":571
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [16, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [2, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [4, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:574"
                  , "type":"resource"
                  , "data":
                  [635, 2747, 17, 1.5, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":574
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":3
                      , "data":
                      [93, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Multiply"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [55, 46, 0, 1.5, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [138, 265, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free read from memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_IEC_replicated_intel.cl"
                              , "line":"394"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [349, 2436, 17, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Burst-coalesced LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Burst-coalesced LSU"
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"lu.B12"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [5, 8, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_IEC_replicated_intel.cl:579"
                  , "type":"resource"
                  , "data":
                  [5, 8, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":579
                      }
                    ]
                  ]
                }
              ]
            }
          ]
        }
        , {
          "name":"lu.B2"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [111, 743, 3, 0, 2]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [111, 720, 3, 0, 2]
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:409"
                  , "type":"resource"
                  , "data":
                  [0, 23, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":409
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [122, 237, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_IEC_replicated_intel.cl:404"
                  , "type":"resource"
                  , "data":
                  [52, 87, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":404
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:405"
                  , "type":"resource"
                  , "data":
                  [34, 72, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":405
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:406"
                  , "type":"resource"
                  , "data":
                  [36, 78, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":406
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [88, 146, 0, 0, 8]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [32, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":""
                        , "line":0
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                  ]
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:404"
                  , "type":"resource"
                  , "data":
                  [36, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":404
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [26, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [2, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [6, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:405"
                  , "type":"resource"
                  , "data":
                  [50, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":405
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [42, 0, 0, 0, 0]
                    }
                    , {
                      "name":"4-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"4-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [6, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:406"
                  , "type":"resource"
                  , "data":
                  [22, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":406
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [16, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [2, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [4, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:409"
                  , "type":"resource"
                  , "data":
                  [739, 2288, 15, 1.5, 13]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":409
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":3
                      , "data":
                      [90, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Multiply"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [55, 46, 0, 1.5, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [560, 2218, 15, 0, 13]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Burst-coalesced LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Burst-coalesced LSU"
                        }
                      ]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [34, 24, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free write to memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_IEC_replicated_intel.cl"
                              , "line":"394"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"lu.B4"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [356, 2560, 0, 0, 16]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [356, 1671, 0, 0, 16]
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:418"
                  , "type":"resource"
                  , "data":
                  [0, 32, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":418
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:420"
                  , "type":"resource"
                  , "data":
                  [0, 62, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":420
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:421"
                  , "type":"resource"
                  , "data":
                  [0, 3.5, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":421
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:429"
                  , "type":"resource"
                  , "data":
                  [0, 494, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":429
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:437 > hpl_torus_IEC_replicated_intel.cl:237"
                  , "type":"resource"
                  , "data":
                  [0, 67, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":437
                      }
                      , {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":237
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:437 > hpl_torus_IEC_replicated_intel.cl:242"
                  , "type":"resource"
                  , "data":
                  [0, 230.5, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":437
                      }
                      , {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":242
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [14, 12, 1, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"hpl_torus_IEC_replicated_intel.cl:418"
                  , "type":"resource"
                  , "data":
                  [16, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":418
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [16, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:420"
                  , "type":"resource"
                  , "data":
                  [30, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":420
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Subtract"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [30, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:421"
                  , "type":"resource"
                  , "data":
                  [0.5, 0.5, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":421
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [0.5, 0.5, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:429"
                  , "type":"resource"
                  , "data":
                  [1138, 2144, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":429
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Load"
                      , "type":"resource"
                      , "count":8
                      , "data":
                      [1104, 2120, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free read from memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_IEC_replicated_intel.cl"
                              , "line":"394"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [34, 24, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free write to memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_IEC_replicated_intel.cl"
                              , "line":"424"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:437 > hpl_torus_IEC_replicated_intel.cl:233"
                  , "type":"resource"
                  , "data":
                  [138, 265, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":437
                      }
                      , {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":233
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [138, 265, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free read from memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_IEC_replicated_intel.cl"
                              , "line":"424"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:437 > hpl_torus_IEC_replicated_intel.cl:237"
                  , "type":"resource"
                  , "data":
                  [684, 772, 3, 2.5, 4]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":437
                      }
                      , {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":237
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Floating-point Divide"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [530, 740, 3, 2.5, 4]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [26, 0, 0, 0, 0]
                    }
                    , {
                      "name":"llvm.fpga.case"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [128, 32, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:437 > hpl_torus_IEC_replicated_intel.cl:242"
                  , "type":"resource"
                  , "data":
                  [213.5, 5.5, 0, 3, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":437
                      }
                      , {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":242
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Floating-point Multiply"
                      , "type":"resource"
                      , "count":3
                      , "data":
                      [0, 0, 0, 3, 0]
                    }
                    , {
                      "name":"32-bit Integer Compare"
                      , "type":"resource"
                      , "count":7
                      , "data":
                      [31.5, 5.5, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":7
                      , "data":
                      [182, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:437 > hpl_torus_IEC_replicated_intel.cl:243"
                  , "type":"resource"
                  , "data":
                  [0, 0, 0, 4, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":437
                      }
                      , {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":243
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Floating-point Multiply"
                      , "type":"resource"
                      , "count":4
                      , "data":
                      [0, 0, 0, 4, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"lu.B5"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [271, 1577, 0, 0, 1]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [271, 1571, 0, 0, 1]
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:421"
                  , "type":"resource"
                  , "data":
                  [0, 3, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":421
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:437 > hpl_torus_IEC_replicated_intel.cl:237"
                  , "type":"resource"
                  , "data":
                  [0, 3, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":437
                      }
                      , {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":237
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [34, 9, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_IEC_replicated_intel.cl:437 > hpl_torus_IEC_replicated_intel.cl:252"
                  , "type":"resource"
                  , "data":
                  [34, 9, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":437
                      }
                      , {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":252
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [14, 10, 0, 0, 1]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"hpl_torus_IEC_replicated_intel.cl:421"
                  , "type":"resource"
                  , "data":
                  [33, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":421
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Compare"
                      , "type":"resource"
                      , "count":6
                      , "data":
                      [33, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:437 > hpl_torus_IEC_replicated_intel.cl:237"
                  , "type":"resource"
                  , "data":
                  [226, 1, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":437
                      }
                      , {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":237
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Compare"
                      , "type":"resource"
                      , "count":7
                      , "data":
                      [44, 1, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":7
                      , "data":
                      [182, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:437 > hpl_torus_IEC_replicated_intel.cl:252"
                  , "type":"resource"
                  , "data":
                  [3, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":437
                      }
                      , {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":252
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"4-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:437 > hpl_torus_IEC_replicated_intel.cl:253"
                  , "type":"resource"
                  , "data":
                  [26, 41, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":437
                      }
                      , {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":253
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [26, 41, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free read from memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_IEC_replicated_intel.cl"
                              , "line":"424"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:437 > hpl_torus_IEC_replicated_intel.cl:256"
                  , "type":"resource"
                  , "data":
                  [11, 1, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":437
                      }
                      , {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":256
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [11, 1, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:437 > hpl_torus_IEC_replicated_intel.cl:259"
                  , "type":"resource"
                  , "data":
                  [610, 322, 0, 7, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":437
                      }
                      , {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":259
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":7
                      , "data":
                      [7, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Floating-point Multiply-Add"
                      , "type":"resource"
                      , "count":7
                      , "data":
                      [0, 0, 0, 7, 0]
                    }
                    , {
                      "name":"32-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [35, 1, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":15
                      , "data":
                      [396, 32, 0, 0, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [138, 265, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free read from memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_IEC_replicated_intel.cl"
                              , "line":"424"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [34, 24, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free write to memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_IEC_replicated_intel.cl"
                              , "line":"433"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"lu.B6"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [0, 146, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [0, 112, 0, 0, 0]
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:456"
                  , "type":"resource"
                  , "data":
                  [0, 33, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":456
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:460"
                  , "type":"resource"
                  , "data":
                  [0, 1, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":460
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [10, 8, 0, 0, 1]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"hpl_torus_IEC_replicated_intel.cl:442"
                  , "type":"resource"
                  , "data":
                  [1376, 2312, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":442
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Load"
                      , "type":"resource"
                      , "count":8
                      , "data":
                      [1104, 2120, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free read from memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_IEC_replicated_intel.cl"
                              , "line":"433"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":8
                      , "data":
                      [272, 192, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free write to memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_IEC_replicated_intel.cl"
                              , "line":"394"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:456"
                  , "type":"resource"
                  , "data":
                  [77, 2, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":456
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Compare"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [64, 2, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [13, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:460"
                  , "type":"resource"
                  , "data":
                  [50, 1, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":460
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [26, 1, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Subtract"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [23, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"lu.B7"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [1826, 11145, 0, 0, 156]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [1826, 11145, 0, 0, 156]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [309, 20, 10, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_IEC_replicated_intel.cl:460"
                  , "type":"resource"
                  , "data":
                  [49, 9, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":460
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:533"
                  , "type":"resource"
                  , "data":
                  [26, 2, 1, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":533
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:539"
                  , "type":"resource"
                  , "data":
                  [26, 1, 1, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":539
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:546"
                  , "type":"resource"
                  , "data":
                  [208, 8, 8, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":546
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [18, 14, 1, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [2, 1, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":""
                        , "line":0
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 1, 0, 0, 0]
                    }
                    , {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                  ]
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:420"
                  , "type":"resource"
                  , "data":
                  [3.91667, 0.333333, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":420
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [0.25, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [3.66667, 0.333333, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:421"
                  , "type":"resource"
                  , "data":
                  [79.3334, 4, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":421
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":7
                      , "data":
                      [1.83333, 0, 0, 0, 0]
                    }
                    , {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":6
                      , "data":
                      [2, 2, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Compare"
                      , "type":"resource"
                      , "count":5
                      , "data":
                      [75.5, 2, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:437 > hpl_torus_IEC_replicated_intel.cl:237"
                  , "type":"resource"
                  , "data":
                  [3.83333, 2, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":437
                      }
                      , {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":237
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":7
                      , "data":
                      [1.83333, 0, 0, 0, 0]
                    }
                    , {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":6
                      , "data":
                      [2, 2, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:437 > hpl_torus_IEC_replicated_intel.cl:242"
                  , "type":"resource"
                  , "data":
                  [0.583333, 0.333333, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":437
                      }
                      , {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":242
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [0.25, 0, 0, 0, 0]
                    }
                    , {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [0.333333, 0.333333, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:447"
                  , "type":"resource"
                  , "data":
                  [138, 265, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":447
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [138, 265, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free read from memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_IEC_replicated_intel.cl"
                              , "line":"433"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:451"
                  , "type":"resource"
                  , "data":
                  [208, 328, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":451
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Load"
                      , "type":"resource"
                      , "count":8
                      , "data":
                      [208, 328, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free read from memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_IEC_replicated_intel.cl"
                              , "line":"433"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:460"
                  , "type":"resource"
                  , "data":
                  [55, 3.5, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":460
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":13
                      , "data":
                      [12, 3.5, 0, 0, 0]
                    }
                    , {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":10
                      , "data":
                      [5, 0, 0, 0, 0]
                    }
                    , {
                      "name":"33-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [11, 0, 0, 0, 0]
                    }
                    , {
                      "name":"33-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [27, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:462"
                  , "type":"resource"
                  , "data":
                  [3.91667, 0.333333, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":462
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [0.25, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [3.66667, 0.333333, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:463"
                  , "type":"resource"
                  , "data":
                  [26, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":463
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [26, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:467"
                  , "type":"resource"
                  , "data":
                  [70, 2, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":467
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Compare"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [70, 2, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:475"
                  , "type":"resource"
                  , "data":
                  [25.9167, 0.333333, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":475
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [0.25, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [3.66667, 0.333333, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [22, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:479"
                  , "type":"resource"
                  , "data":
                  [31, 1, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":479
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [30, 1, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:490"
                  , "type":"resource"
                  , "data":
                  [154.667, 85.3333, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":490
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":16
                      , "data":
                      [154.667, 85.3333, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:493"
                  , "type":"resource"
                  , "data":
                  [12.25, 1, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":493
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [0.25, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [11, 1, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:497"
                  , "type":"resource"
                  , "data":
                  [154.667, 85.3333, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":497
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":16
                      , "data":
                      [154.667, 85.3333, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:504"
                  , "type":"resource"
                  , "data":
                  [292.667, 350.333, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":504
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":16
                      , "data":
                      [154.667, 85.3333, 0, 0, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [138, 265, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free read from memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_IEC_replicated_intel.cl"
                              , "line":"400"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:512"
                  , "type":"resource"
                  , "data":
                  [1104, 2120, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":512
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Load"
                      , "type":"resource"
                      , "count":8
                      , "data":
                      [1104, 2120, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free read from memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_IEC_replicated_intel.cl"
                              , "line":"394"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:516"
                  , "type":"resource"
                  , "data":
                  [36, 1.5, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":516
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [1, 0.5, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [35, 1, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:519"
                  , "type":"resource"
                  , "data":
                  [138, 265, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":519
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [138, 265, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free read from memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_IEC_replicated_intel.cl"
                              , "line":"399"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:523 > hpl_torus_IEC_replicated_intel.cl:295"
                  , "type":"resource"
                  , "data":
                  [1, 1, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":523
                      }
                      , {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":295
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 1, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:523 > hpl_torus_IEC_replicated_intel.cl:309"
                  , "type":"resource"
                  , "data":
                  [2563.33, 405.333, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":523
                      }
                      , {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":309
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":175
                      , "data":
                      [2563.33, 405.333, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:523 > hpl_torus_IEC_replicated_intel.cl:316"
                  , "type":"resource"
                  , "data":
                  [3.83333, 2, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":523
                      }
                      , {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":316
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":7
                      , "data":
                      [1.83333, 0, 0, 0, 0]
                    }
                    , {
                      "name":"1-bit Xor"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 1, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 1, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:523 > hpl_torus_IEC_replicated_intel.cl:325"
                  , "type":"resource"
                  , "data":
                  [2482.67, 917.334, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":523
                      }
                      , {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":325
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":136
                      , "data":
                      [1458.67, 661.333, 0, 0, 0]
                    }
                    , {
                      "name":"llvm.fpga.case"
                      , "type":"resource"
                      , "count":8
                      , "data":
                      [1024, 256, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:523 > hpl_torus_IEC_replicated_intel.cl:331"
                  , "type":"resource"
                  , "data":
                  [128, 0, 0, 8, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":523
                      }
                      , {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":331
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Floating-point Multiply"
                      , "type":"resource"
                      , "count":8
                      , "data":
                      [0, 0, 0, 8, 0]
                    }
                    , {
                      "name":"llvm.fpga.case"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [128, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:523 > hpl_torus_IEC_replicated_intel.cl:342"
                  , "type":"resource"
                  , "data":
                  [433.333, 0, 0, 64, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":523
                      }
                      , {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":342
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Floating-point Multiply-Add"
                      , "type":"resource"
                      , "count":128
                      , "data":
                      [0, 0, 0, 64, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":64
                      , "data":
                      [433.333, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:523 > hpl_torus_IEC_replicated_intel.cl:350"
                  , "type":"resource"
                  , "data":
                  [141.417, 75, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":523
                      }
                      , {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":350
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [0.25, 0, 0, 0, 0]
                    }
                    , {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [0.333333, 0.333333, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [5.5, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":16
                      , "data":
                      [135.333, 74.6667, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:523 > hpl_torus_IEC_replicated_intel.cl:356"
                  , "type":"resource"
                  , "data":
                  [931.667, 334, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":523
                      }
                      , {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":356
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":4
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":4
                      , "data":
                      [1.33333, 1.33333, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Compare"
                      , "type":"resource"
                      , "count":4
                      , "data":
                      [70, 2, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":104
                      , "data":
                      [859.334, 330.667, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:523 > hpl_torus_IEC_replicated_intel.cl:380"
                  , "type":"resource"
                  , "data":
                  [1638, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":523
                      }
                      , {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":380
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":63
                      , "data":
                      [1638, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:528"
                  , "type":"resource"
                  , "data":
                  [1, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":528
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:529"
                  , "type":"resource"
                  , "data":
                  [34, 1, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":529
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [8, 1, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [25, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:533"
                  , "type":"resource"
                  , "data":
                  [1058, 280, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":533
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [34, 24, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free write to memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_IEC_replicated_intel.cl"
                              , "line":"399"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "name":"llvm.fpga.case"
                      , "type":"resource"
                      , "count":8
                      , "data":
                      [1024, 256, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:536"
                  , "type":"resource"
                  , "data":
                  [35, 1, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":536
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [35, 1, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:539"
                  , "type":"resource"
                  , "data":
                  [1058, 280, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":539
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [34, 24, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free write to memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_IEC_replicated_intel.cl"
                              , "line":"400"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "name":"llvm.fpga.case"
                      , "type":"resource"
                      , "count":8
                      , "data":
                      [1024, 256, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:546"
                  , "type":"resource"
                  , "data":
                  [272, 192, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":546
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Store"
                      , "type":"resource"
                      , "count":8
                      , "data":
                      [272, 192, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free write to memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_IEC_replicated_intel.cl"
                              , "line":"394"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"lu.B9"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [0, 65, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [0, 33, 0, 0, 0]
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:418"
                  , "type":"resource"
                  , "data":
                  [0, 32, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":418
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [11, 9, 0, 0, 1]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"hpl_torus_IEC_replicated_intel.cl:418"
                  , "type":"resource"
                  , "data":
                  [35, 1, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":418
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [35, 1, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"network_layer_bottomright"
      , "compute_units":1
      , "type":"function"
      , "total_percent":
      [0.208736, 0.167717, 0.0613801, 0, 0]
      , "total_kernel_resources":
      [2450, 2291, 0, 0, 34]
      , "details":
      [
        {
          "type":"text"
          , "text":"Number of compute units: 1"
        }
        , {
          "type":"brief"
          , "text":"1 compute unit."
        }
      ]
      , "children":
      [
        {
          "name":"Function overhead"
          , "type":"resource"
          , "data":
          [1463, 1467, 0, 0, 6]
          , "details":
          [
            {
              "type":"text"
              , "text":"Kernel dispatch logic."
            }
            , {
              "type":"brief"
              , "text":"Kernel dispatch logic."
            }
          ]
        }
        , {
          "name":"network_layer_bottomright.B0"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [0, 7, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_IEC_replicated_intel.cl:107"
                  , "type":"resource"
                  , "data":
                  [0, 1, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":107
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:110"
                  , "type":"resource"
                  , "data":
                  [0, 1, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":110
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:115"
                  , "type":"resource"
                  , "data":
                  [0, 1, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":115
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:118"
                  , "type":"resource"
                  , "data":
                  [0, 1, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":118
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:87"
                  , "type":"resource"
                  , "data":
                  [0, 1, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":87
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:93"
                  , "type":"resource"
                  , "data":
                  [0, 1, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":93
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:99"
                  , "type":"resource"
                  , "data":
                  [0, 1, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":99
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [7, 2, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [7, 2, 0, 0, 0]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [10, 8, 0, 0, 1]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"hpl_torus_IEC_replicated_intel.cl:93"
                  , "type":"resource"
                  , "data":
                  [1, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":93
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:99"
                  , "type":"resource"
                  , "data":
                  [1, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":99
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"network_layer_bottomright.B1"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [15, 78, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [15, 78, 0, 0, 0]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [89, 171, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_IEC_replicated_intel.cl:79"
                  , "type":"resource"
                  , "data":
                  [53, 93, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":79
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:81"
                  , "type":"resource"
                  , "data":
                  [36, 78, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":81
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [291, 541, 0, 0, 27]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"hpl_torus_IEC_replicated_intel.cl:79"
                  , "type":"resource"
                  , "data":
                  [39, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":79
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"10-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [3, 0, 0, 0, 0]
                    }
                    , {
                      "name":"10-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [8, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [26, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:81"
                  , "type":"resource"
                  , "data":
                  [22, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":81
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [16, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [2, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [4, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:87"
                  , "type":"resource"
                  , "data":
                  [66, 1, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":87
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [35, 1, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Subtract"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [30, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:88"
                  , "type":"resource"
                  , "data":
                  [105, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":88
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":8
                      , "data":
                      [104, 0, 0, 0, 0]
                    }
                    , {
                      "name":"Channel Read"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:89"
                  , "type":"resource"
                  , "data":
                  [105, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":89
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":8
                      , "data":
                      [104, 0, 0, 0, 0]
                    }
                    , {
                      "name":"Channel Read"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:93"
                  , "type":"resource"
                  , "data":
                  [2, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":93
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [2, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:94"
                  , "type":"resource"
                  , "data":
                  [105, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":94
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":8
                      , "data":
                      [104, 0, 0, 0, 0]
                    }
                    , {
                      "name":"Channel Read"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:99"
                  , "type":"resource"
                  , "data":
                  [2, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":99
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [2, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:100"
                  , "type":"resource"
                  , "data":
                  [105, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":100
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":8
                      , "data":
                      [104, 0, 0, 0, 0]
                    }
                    , {
                      "name":"Channel Read"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:107"
                  , "type":"resource"
                  , "data":
                  [1, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":107
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:108"
                  , "type":"resource"
                  , "data":
                  [3, 2, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":108
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Channel Write"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [3, 2, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:110"
                  , "type":"resource"
                  , "data":
                  [1, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":110
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:111"
                  , "type":"resource"
                  , "data":
                  [3, 2, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":111
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Channel Write"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [3, 2, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:115"
                  , "type":"resource"
                  , "data":
                  [1, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":115
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:116"
                  , "type":"resource"
                  , "data":
                  [4, 2, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":116
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Channel Write"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [4, 2, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:118"
                  , "type":"resource"
                  , "data":
                  [1, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":118
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:119"
                  , "type":"resource"
                  , "data":
                  [3, 2, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":119
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Channel Write"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [3, 2, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"network_layer_bottomright.B2"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [5, 8, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_IEC_replicated_intel.cl:123"
                  , "type":"resource"
                  , "data":
                  [5, 8, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":123
                      }
                    ]
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"network_layer_left"
      , "compute_units":1
      , "type":"function"
      , "total_percent":
      [0.334353, 0.188347, 0.159787, 0.145039, 0]
      , "total_kernel_resources":
      [2755, 5964, 17, 0, 38]
      , "details":
      [
        {
          "type":"text"
          , "text":"Number of compute units: 1"
        }
        , {
          "type":"brief"
          , "text":"1 compute unit."
        }
      ]
      , "children":
      [
        {
          "name":"Function overhead"
          , "type":"resource"
          , "data":
          [1463, 1467, 0, 0, 6]
          , "details":
          [
            {
              "type":"text"
              , "text":"Kernel dispatch logic."
            }
            , {
              "type":"brief"
              , "text":"Kernel dispatch logic."
            }
          ]
        }
        , {
          "name":"network_layer_left.B0"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [0, 4, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_IEC_replicated_intel.cl:189"
                  , "type":"resource"
                  , "data":
                  [0, 1, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":189
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:194"
                  , "type":"resource"
                  , "data":
                  [0, 1, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":194
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:200"
                  , "type":"resource"
                  , "data":
                  [0, 1, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":200
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:207"
                  , "type":"resource"
                  , "data":
                  [0, 1, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":207
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [7, 2, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [7, 2, 0, 0, 0]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [10, 8, 0, 0, 1]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"hpl_torus_IEC_replicated_intel.cl:194"
                  , "type":"resource"
                  , "data":
                  [1, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":194
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"network_layer_left.B1"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [160, 1007, 0, 0, 1]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [160, 1007, 0, 0, 1]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [89, 171, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_IEC_replicated_intel.cl:182"
                  , "type":"resource"
                  , "data":
                  [53, 93, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":182
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:184"
                  , "type":"resource"
                  , "data":
                  [36, 78, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":184
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [319, 601, 0, 0, 30]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [1, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":""
                        , "line":0
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                  ]
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:182"
                  , "type":"resource"
                  , "data":
                  [39, 1, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":182
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 1, 0, 0, 0]
                    }
                    , {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"10-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [3, 0, 0, 0, 0]
                    }
                    , {
                      "name":"10-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [8, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [26, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:184"
                  , "type":"resource"
                  , "data":
                  [22, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":184
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [16, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [2, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [4, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:190"
                  , "type":"resource"
                  , "data":
                  [129, 128, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":190
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":8
                      , "data":
                      [128, 128, 0, 0, 0]
                    }
                    , {
                      "name":"Channel Read"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:195"
                  , "type":"resource"
                  , "data":
                  [129, 128, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":195
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":8
                      , "data":
                      [128, 128, 0, 0, 0]
                    }
                    , {
                      "name":"Channel Read"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:203"
                  , "type":"resource"
                  , "data":
                  [377, 2436, 17, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":203
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [29, 0, 0, 0, 0]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [348, 2436, 17, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Burst-coalesced LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Burst-coalesced LSU"
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:208"
                  , "type":"resource"
                  , "data":
                  [4, 3, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":208
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Channel Write"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [4, 3, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"network_layer_left.B2"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [5, 8, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_IEC_replicated_intel.cl:212"
                  , "type":"resource"
                  , "data":
                  [5, 8, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":212
                      }
                    ]
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"network_layer_top"
      , "compute_units":1
      , "type":"function"
      , "total_percent":
      [0.332467, 0.188347, 0.158072, 0.145039, 0]
      , "total_kernel_resources":
      [2755, 5900, 17, 0, 38]
      , "details":
      [
        {
          "type":"text"
          , "text":"Number of compute units: 1"
        }
        , {
          "type":"brief"
          , "text":"1 compute unit."
        }
      ]
      , "children":
      [
        {
          "name":"Function overhead"
          , "type":"resource"
          , "data":
          [1463, 1467, 0, 0, 6]
          , "details":
          [
            {
              "type":"text"
              , "text":"Kernel dispatch logic."
            }
            , {
              "type":"brief"
              , "text":"Kernel dispatch logic."
            }
          ]
        }
        , {
          "name":"network_layer_top.B0"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [0, 4, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_IEC_replicated_intel.cl:145"
                  , "type":"resource"
                  , "data":
                  [0, 1, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":145
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:149"
                  , "type":"resource"
                  , "data":
                  [0, 1, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":149
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:155"
                  , "type":"resource"
                  , "data":
                  [0, 1, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":155
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:162"
                  , "type":"resource"
                  , "data":
                  [0, 1, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":162
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [7, 2, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [7, 2, 0, 0, 0]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [10, 8, 0, 0, 1]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"hpl_torus_IEC_replicated_intel.cl:149"
                  , "type":"resource"
                  , "data":
                  [1, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":149
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"network_layer_top.B1"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [160, 943, 0, 0, 1]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [160, 943, 0, 0, 1]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [89, 171, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_IEC_replicated_intel.cl:138"
                  , "type":"resource"
                  , "data":
                  [53, 93, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":138
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:140"
                  , "type":"resource"
                  , "data":
                  [36, 78, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":140
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [319, 601, 0, 0, 30]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [1, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":""
                        , "line":0
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                  ]
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:138"
                  , "type":"resource"
                  , "data":
                  [39, 1, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":138
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 1, 0, 0, 0]
                    }
                    , {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"10-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [3, 0, 0, 0, 0]
                    }
                    , {
                      "name":"10-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [8, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [26, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:140"
                  , "type":"resource"
                  , "data":
                  [22, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":140
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [16, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [2, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [4, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:146"
                  , "type":"resource"
                  , "data":
                  [129, 128, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":146
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":8
                      , "data":
                      [128, 128, 0, 0, 0]
                    }
                    , {
                      "name":"Channel Read"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:150"
                  , "type":"resource"
                  , "data":
                  [129, 128, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":150
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":8
                      , "data":
                      [128, 128, 0, 0, 0]
                    }
                    , {
                      "name":"Channel Read"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:158"
                  , "type":"resource"
                  , "data":
                  [377, 2436, 17, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":158
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [29, 0, 0, 0, 0]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [348, 2436, 17, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Burst-coalesced LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Burst-coalesced LSU"
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:163"
                  , "type":"resource"
                  , "data":
                  [4, 3, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":163
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Channel Write"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [4, 3, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"network_layer_top.B2"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [5, 8, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_IEC_replicated_intel.cl:167"
                  , "type":"resource"
                  , "data":
                  [5, 8, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":167
                      }
                    ]
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"top_update"
      , "compute_units":1
      , "type":"function"
      , "total_percent":
      [1.07167, 0.581704, 0.528978, 5.09342, 1.30208]
      , "total_kernel_resources":
      [8136, 19744, 597, 75, 136]
      , "details":
      [
        {
          "type":"text"
          , "text":"Number of compute units: 1"
        }
        , {
          "type":"brief"
          , "text":"1 compute unit."
        }
      ]
      , "children":
      [
        {
          "name":"Function overhead"
          , "type":"resource"
          , "data":
          [1463, 1467, 0, 0, 6]
          , "details":
          [
            {
              "type":"text"
              , "text":"Kernel dispatch logic."
            }
            , {
              "type":"brief"
              , "text":"Kernel dispatch logic."
            }
          ]
        }
        , {
          "name":"Private Variable: \n - 'col' (hpl_torus_IEC_replicated_intel.cl:623)"
          , "type":"resource"
          , "data":
          [16, 78, 0, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":623
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Type: Register"
            }
            , {
              "type":"text"
              , "text":"1 register of width 7 bits"
            }
            , {
              "type":"text"
              , "text":"1 register of width 32 bits"
            }
            , {
              "type":"brief"
              , "text":"Register,\n1 reg, 7 width,\n1 reg, 32 width"
            }
          ]
        }
        , {
          "name":"Private Variable: \n - 'current_scale' (hpl_torus_IEC_replicated_intel.cl:621)"
          , "type":"resource"
          , "data":
          [8, 64, 0, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":621
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Type: Register"
            }
            , {
              "type":"text"
              , "text":"1 register of width 32 bits"
            }
            , {
              "type":"brief"
              , "text":"Register,\n1 reg, 32 width"
            }
          ]
        }
        , {
          "name":"hpl_torus_IEC_replicated_intel.cl:595 (a_buffer)"
          , "type":"resource"
          , "data":
          [0, 0, 512, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":595
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Local memory":"Stall-free"
              , "Requested size":"1048576 bytes"
              , "Implemented size":"1048576 bytes"
              , "Memory Usage":"512 RAMs"
              , "Number of banks":"1"
              , "Bank width":"2048 bits"
              , "Bank depth":"4096 words"
              , "Number of replicates":"1"
              , "Number of private copies":"1"
              , "Additional information":
              [
                {
                  "type":"text"
                  , "text":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 3 reads and 3 writes. "
                }
                , {
                  "type":"text"
                  , "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information."
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Local Memory"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Stall-free,\n1048576B requested,\n1048576B implemented."
            }
          ]
        }
        , {
          "name":"hpl_torus_IEC_replicated_intel.cl:619 (current_lu_col)"
          , "type":"resource"
          , "data":
          [0, 0, 7, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":619
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Private memory":"Stall-free"
              , "Requested size":"2048 bytes"
              , "Implemented size":"2048 bytes"
              , "Memory Usage":"7 RAMs"
              , "Number of banks":"1"
              , "Bank width":"256 bits"
              , "Bank depth":"64 words"
              , "Number of replicates":"1"
              , "Number of private copies":"1"
              , "Additional information":
              [
                {
                  "type":"text"
                  , "text":"Requested size 2048 bytes, implemented size 2048 bytes, stall-free, 1 read and 1 write. "
                }
                , {
                  "type":"text"
                  , "text":"Private memory implemented in on-chip block RAM."
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information."
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Local Memory"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Stall-free,\n2048B requested,\n2048B implemented."
            }
          ]
        }
        , {
          "name":"hpl_torus_IEC_replicated_intel.cl:620 (current_row)"
          , "type":"resource"
          , "data":
          [0, 0, 7, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":620
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Private memory":"Stall-free"
              , "Requested size":"2048 bytes"
              , "Implemented size":"2048 bytes"
              , "Memory Usage":"7 RAMs"
              , "Number of banks":"1"
              , "Bank width":"256 bits"
              , "Bank depth":"64 words"
              , "Number of replicates":"1"
              , "Number of private copies":"1"
              , "Additional information":
              [
                {
                  "type":"text"
                  , "text":"Requested size 2048 bytes, implemented size 2048 bytes, stall-free, 1 read and 1 write. "
                }
                , {
                  "type":"text"
                  , "text":"Private memory implemented in on-chip block RAM."
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information."
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Local Memory"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Stall-free,\n2048B requested,\n2048B implemented."
            }
          ]
        }
        , {
          "name":"top_update.B0"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [0, 32, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [0, 32, 0, 0, 0]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [7, 2, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [7, 2, 0, 0, 0]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [10, 8, 0, 0, 1]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
              ]
            }
          ]
        }
        , {
          "name":"top_update.B1"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [0, 1, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_IEC_replicated_intel.cl:636"
                  , "type":"resource"
                  , "data":
                  [0, 1, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":636
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [10, 8, 0, 0, 1]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"hpl_torus_IEC_replicated_intel.cl:636"
                  , "type":"resource"
                  , "data":
                  [11, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":636
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [11, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"top_update.B10"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [5, 8, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_IEC_replicated_intel.cl:719"
                  , "type":"resource"
                  , "data":
                  [5, 8, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":719
                      }
                    ]
                  ]
                }
              ]
            }
          ]
        }
        , {
          "name":"top_update.B2"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [111, 743, 3, 0, 2]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [111, 720, 3, 0, 2]
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:605"
                  , "type":"resource"
                  , "data":
                  [0, 23, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":605
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [122, 237, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_IEC_replicated_intel.cl:600"
                  , "type":"resource"
                  , "data":
                  [52, 87, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":600
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:601"
                  , "type":"resource"
                  , "data":
                  [34, 72, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":601
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:602"
                  , "type":"resource"
                  , "data":
                  [36, 78, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":602
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [88, 146, 0, 0, 8]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [32, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":""
                        , "line":0
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                  ]
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:600"
                  , "type":"resource"
                  , "data":
                  [36, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":600
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [26, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [2, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [6, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:601"
                  , "type":"resource"
                  , "data":
                  [50, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":601
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [42, 0, 0, 0, 0]
                    }
                    , {
                      "name":"4-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"4-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [6, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:602"
                  , "type":"resource"
                  , "data":
                  [22, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":602
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [16, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [2, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [4, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:605"
                  , "type":"resource"
                  , "data":
                  [739, 2288, 15, 1.5, 13]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":605
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":3
                      , "data":
                      [90, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Multiply"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [55, 46, 0, 1.5, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [560, 2218, 15, 0, 13]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Burst-coalesced LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Burst-coalesced LSU"
                        }
                      ]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [34, 24, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free write to memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_IEC_replicated_intel.cl"
                              , "line":"595"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"top_update.B4"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [0, 158, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [0, 64, 0, 0, 0]
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:614"
                  , "type":"resource"
                  , "data":
                  [0, 32, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":614
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:616"
                  , "type":"resource"
                  , "data":
                  [0, 62, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":616
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [10, 8, 0, 0, 1]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"hpl_torus_IEC_replicated_intel.cl:614"
                  , "type":"resource"
                  , "data":
                  [16, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":614
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [16, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:616"
                  , "type":"resource"
                  , "data":
                  [30, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":616
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Subtract"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [30, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"top_update.B6"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [197, 1633, 4, 0, 28]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [197, 1633, 4, 0, 28]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [62, 9, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_IEC_replicated_intel.cl:621"
                  , "type":"resource"
                  , "data":
                  [26, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":621
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:623"
                  , "type":"resource"
                  , "data":
                  [36, 9, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":623
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [398, 760, 0, 0, 38]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [1, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":""
                        , "line":0
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                  ]
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:623"
                  , "type":"resource"
                  , "data":
                  [4, 1, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":623
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"1-bit Xor"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [1, 1, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [2, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:631"
                  , "type":"resource"
                  , "data":
                  [138, 265, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":631
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [138, 265, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free read from memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_IEC_replicated_intel.cl"
                              , "line":"595"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:635"
                  , "type":"resource"
                  , "data":
                  [67, 1, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":635
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [35, 1, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Subtract"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:636"
                  , "type":"resource"
                  , "data":
                  [1, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":636
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:637"
                  , "type":"resource"
                  , "data":
                  [257, 256, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":637
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":8
                      , "data":
                      [256, 256, 0, 0, 0]
                    }
                    , {
                      "name":"Channel Read"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:641"
                  , "type":"resource"
                  , "data":
                  [348, 2436, 17, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":641
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [348, 2436, 17, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Burst-coalesced LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Burst-coalesced LSU"
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:648"
                  , "type":"resource"
                  , "data":
                  [589, 2218, 15, 0, 13]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":648
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [29, 0, 0, 0, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [560, 2218, 15, 0, 13]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Burst-coalesced LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Burst-coalesced LSU"
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:651"
                  , "type":"resource"
                  , "data":
                  [11, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":651
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [11, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:652"
                  , "type":"resource"
                  , "data":
                  [155, 32, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":652
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [26, 0, 0, 0, 0]
                    }
                    , {
                      "name":"llvm.fpga.case"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [128, 32, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:656"
                  , "type":"resource"
                  , "data":
                  [292, 31, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":656
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":7
                      , "data":
                      [7, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Compare"
                      , "type":"resource"
                      , "count":8
                      , "data":
                      [43, 7, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":8
                      , "data":
                      [208, 0, 0, 0, 0]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [34, 24, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free write to memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_IEC_replicated_intel.cl"
                              , "line":"619"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:663"
                  , "type":"resource"
                  , "data":
                  [0, 0, 0, 8, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":663
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Floating-point Multiply"
                      , "type":"resource"
                      , "count":8
                      , "data":
                      [0, 0, 0, 8, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:672"
                  , "type":"resource"
                  , "data":
                  [4, 3, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":672
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Channel Write"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [4, 3, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:676"
                  , "type":"resource"
                  , "data":
                  [34, 24, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":676
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [34, 24, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free write to memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_IEC_replicated_intel.cl"
                              , "line":"620"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:682"
                  , "type":"resource"
                  , "data":
                  [34, 24, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":682
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [34, 24, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free write to memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_IEC_replicated_intel.cl"
                              , "line":"595"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"top_update.B7"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [28, 182, 0, 0, 4]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [28, 182, 0, 0, 4]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [101, 217, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_IEC_replicated_intel.cl:688"
                  , "type":"resource"
                  , "data":
                  [65, 139, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":688
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:690"
                  , "type":"resource"
                  , "data":
                  [36, 78, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":690
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [14, 10, 0, 0, 1]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"hpl_torus_IEC_replicated_intel.cl:688"
                  , "type":"resource"
                  , "data":
                  [93, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":688
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [26, 0, 0, 0, 0]
                    }
                    , {
                      "name":"33-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [11, 0, 0, 0, 0]
                    }
                    , {
                      "name":"33-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [54, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:690"
                  , "type":"resource"
                  , "data":
                  [22, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":690
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [16, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [2, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [4, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:694"
                  , "type":"resource"
                  , "data":
                  [138, 265, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":694
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [138, 265, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free read from memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_IEC_replicated_intel.cl"
                              , "line":"619"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:700"
                  , "type":"resource"
                  , "data":
                  [1212, 2346, 0, 64, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":700
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Floating-point Multiply-Add"
                      , "type":"resource"
                      , "count":128
                      , "data":
                      [0, 0, 0, 64, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [6, 0, 0, 0, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [1172, 2322, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free read from memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_IEC_replicated_intel.cl"
                              , "line":"595"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [34, 24, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free write to memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_IEC_replicated_intel.cl"
                              , "line":"595"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"top_update.B8"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [0, 65, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [0, 33, 0, 0, 0]
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:614"
                  , "type":"resource"
                  , "data":
                  [0, 32, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":614
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [11, 9, 0, 0, 1]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"hpl_torus_IEC_replicated_intel.cl:614"
                  , "type":"resource"
                  , "data":
                  [35, 1, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":614
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [35, 1, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"top_update.B9"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [32, 393, 0, 0, 2]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [32, 393, 0, 0, 2]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [122, 237, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_IEC_replicated_intel.cl:709"
                  , "type":"resource"
                  , "data":
                  [52, 87, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":709
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:710"
                  , "type":"resource"
                  , "data":
                  [34, 72, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":710
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:711"
                  , "type":"resource"
                  , "data":
                  [36, 78, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":711
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [174, 330, 0, 0, 17]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [32, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":""
                        , "line":0
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                  ]
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:709"
                  , "type":"resource"
                  , "data":
                  [37, 1, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":709
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"1-bit Xor"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [1, 1, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [26, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [2, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [6, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:710"
                  , "type":"resource"
                  , "data":
                  [50, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":710
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [42, 0, 0, 0, 0]
                    }
                    , {
                      "name":"4-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"4-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [6, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:711"
                  , "type":"resource"
                  , "data":
                  [22, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":711
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [16, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [2, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [4, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_IEC_replicated_intel.cl:714"
                  , "type":"resource"
                  , "data":
                  [635, 2747, 17, 1.5, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                        , "line":714
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":3
                      , "data":
                      [93, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Multiply"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [55, 46, 0, 1.5, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [138, 265, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free read from memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_IEC_replicated_intel.cl"
                              , "line":"595"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [349, 2436, 17, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Burst-coalesced LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Burst-coalesced LSU"
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
      ]
    }
  ]
}
