

================================================================
== Vivado HLS Report for 'store_result'
================================================================
* Date:           Tue Apr 19 22:13:57 2022

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        lab5_vadd_dma_azaz
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.186 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4099|     4099| 40.990 us | 40.990 us |  4099|  4099|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- mem_wr  |     4097|     4097|         3|          1|          1|  4096|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.18>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %out_data_V, i4* %out_keep_V, i4* %out_strb_V, i4* %out_user_V, i1* %out_last_V, i5* %out_id_V, i5* %out_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 10, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %out_data_V, i4* %out_keep_V, i4* %out_strb_V, i4* %out_user_V, i1* %out_last_V, i5* %out_id_V, i5* %out_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 10, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %out_data_V, i4* %out_keep_V, i4* %out_strb_V, i4* %out_user_V, i1* %out_last_V, i5* %out_id_V, i5* %out_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 10, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %out_data_V, i4* %out_keep_V, i4* %out_strb_V, i4* %out_user_V, i1* %out_last_V, i5* %out_id_V, i5* %out_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 10, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %out_data_V, i4* %out_keep_V, i4* %out_strb_V, i4* %out_user_V, i1* %out_last_V, i5* %out_id_V, i5* %out_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 10, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %out_data_V, i4* %out_keep_V, i4* %out_strb_V, i4* %out_user_V, i1* %out_last_V, i5* %out_id_V, i5* %out_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 10, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %out_data_V, i4* %out_keep_V, i4* %out_strb_V, i4* %out_user_V, i1* %out_last_V, i5* %out_id_V, i5* %out_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 10, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @out_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str22, i32 0, i32 0, [1 x i8]* @p_str23, [1 x i8]* @p_str24, [1 x i8]* @p_str25, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str26, [1 x i8]* @p_str27)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %size, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str128, i32 0, i32 0, [1 x i8]* @p_str129, [1 x i8]* @p_str130, [1 x i8]* @p_str131, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str132, [11 x i8]* @ScalarProp_str)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (3.63ns)   --->   "%size_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %size)" [lab5_vadd_dma_azaz/vadd_dma.cpp:32]   --->   Operation 15 'read' 'size_read' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @out_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str22, i32 0, i32 0, [1 x i8]* @p_str23, [1 x i8]* @p_str24, [1 x i8]* @p_str25, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str26, [1 x i8]* @p_str27)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %out_data_V, i4* %out_keep_V, i4* %out_strb_V, i4* %out_user_V, i1* %out_last_V, i5* %out_id_V, i5* %out_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 10, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (2.55ns)   --->   "%add_ln37 = add nsw i32 %size_read, -1" [lab5_vadd_dma_azaz/vadd_dma.cpp:37->lab5_vadd_dma_azaz/vadd_dma.cpp:60]   --->   Operation 18 'add' 'add_ln37' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (1.76ns)   --->   "br label %0" [lab5_vadd_dma_azaz/vadd_dma.cpp:34->lab5_vadd_dma_azaz/vadd_dma.cpp:60]   --->   Operation 19 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.45>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%i_0_i_i = phi i31 [ 0, %entry ], [ %i, %mem_wr ]"   --->   Operation 20 'phi' 'i_0_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i31 %i_0_i_i to i32" [lab5_vadd_dma_azaz/vadd_dma.cpp:34->lab5_vadd_dma_azaz/vadd_dma.cpp:60]   --->   Operation 21 'zext' 'zext_ln34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (2.47ns)   --->   "%icmp_ln34 = icmp slt i32 %zext_ln34, %size_read" [lab5_vadd_dma_azaz/vadd_dma.cpp:34->lab5_vadd_dma_azaz/vadd_dma.cpp:60]   --->   Operation 22 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (2.52ns)   --->   "%i = add i31 %i_0_i_i, 1" [lab5_vadd_dma_azaz/vadd_dma.cpp:34->lab5_vadd_dma_azaz/vadd_dma.cpp:60]   --->   Operation 23 'add' 'i' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %icmp_ln34, label %mem_wr, label %.exit" [lab5_vadd_dma_azaz/vadd_dma.cpp:34->lab5_vadd_dma_azaz/vadd_dma.cpp:60]   --->   Operation 24 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (2.47ns)   --->   "%icmp_ln37 = icmp eq i32 %zext_ln34, %add_ln37" [lab5_vadd_dma_azaz/vadd_dma.cpp:37->lab5_vadd_dma_azaz/vadd_dma.cpp:60]   --->   Operation 25 'icmp' 'icmp_ln37' <Predicate = (icmp_ln34)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.63>
ST_3 : Operation 26 [1/1] (3.63ns)   --->   "%tmp = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* @out_stream_V)" [lab5_vadd_dma_azaz/vadd_dma.cpp:37->lab5_vadd_dma_azaz/vadd_dma.cpp:60]   --->   Operation 26 'read' 'tmp' <Predicate = (icmp_ln34)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%bitcast_ln53 = bitcast float %tmp to i32" [lab5_vadd_dma_azaz/vadd_dma.h:53->lab5_vadd_dma_azaz/vadd_dma.cpp:37->lab5_vadd_dma_azaz/vadd_dma.cpp:60]   --->   Operation 27 'bitcast' 'bitcast_ln53' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 28 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %out_data_V, i4* %out_keep_V, i4* %out_strb_V, i4* %out_user_V, i1* %out_last_V, i5* %out_id_V, i5* %out_dest_V, i32 %bitcast_ln53, i4 -1, i4 -1, i4 0, i1 %icmp_ln37, i5 0, i5 0)" [lab5_vadd_dma_azaz/vadd_dma.cpp:32->lab5_vadd_dma_azaz/vadd_dma.cpp:60]   --->   Operation 28 'write' <Predicate = (icmp_ln34)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str8) nounwind" [lab5_vadd_dma_azaz/vadd_dma.cpp:34->lab5_vadd_dma_azaz/vadd_dma.cpp:60]   --->   Operation 29 'specloopname' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_1_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str8)" [lab5_vadd_dma_azaz/vadd_dma.cpp:34->lab5_vadd_dma_azaz/vadd_dma.cpp:60]   --->   Operation 30 'specregionbegin' 'tmp_1_i_i' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 4096, i32 4096, i32 0, [1 x i8]* @p_str2) nounwind" [lab5_vadd_dma_azaz/vadd_dma.cpp:35->lab5_vadd_dma_azaz/vadd_dma.cpp:60]   --->   Operation 31 'speclooptripcount' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [lab5_vadd_dma_azaz/vadd_dma.cpp:36->lab5_vadd_dma_azaz/vadd_dma.cpp:60]   --->   Operation 32 'specpipeline' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_4 : Operation 33 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %out_data_V, i4* %out_keep_V, i4* %out_strb_V, i4* %out_user_V, i1* %out_last_V, i5* %out_id_V, i5* %out_dest_V, i32 %bitcast_ln53, i4 -1, i4 -1, i4 0, i1 %icmp_ln37, i5 0, i5 0)" [lab5_vadd_dma_azaz/vadd_dma.cpp:32->lab5_vadd_dma_azaz/vadd_dma.cpp:60]   --->   Operation 33 'write' <Predicate = (icmp_ln34)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str8, i32 %tmp_1_i_i)" [lab5_vadd_dma_azaz/vadd_dma.cpp:38->lab5_vadd_dma_azaz/vadd_dma.cpp:60]   --->   Operation 34 'specregionend' 'empty' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "br label %0" [lab5_vadd_dma_azaz/vadd_dma.cpp:34->lab5_vadd_dma_azaz/vadd_dma.cpp:60]   --->   Operation 35 'br' <Predicate = (icmp_ln34)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "ret void" [lab5_vadd_dma_azaz/vadd_dma.cpp:60]   --->   Operation 36 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 6.19ns
The critical path consists of the following:
	fifo read on port 'size' (lab5_vadd_dma_azaz/vadd_dma.cpp:32) [20]  (3.63 ns)
	'add' operation ('add_ln37', lab5_vadd_dma_azaz/vadd_dma.cpp:37->lab5_vadd_dma_azaz/vadd_dma.cpp:60) [23]  (2.55 ns)

 <State 2>: 3.45ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln34', lab5_vadd_dma_azaz/vadd_dma.cpp:34->lab5_vadd_dma_azaz/vadd_dma.cpp:60) [28]  (2.47 ns)
	blocking operation 0.978 ns on control path)

 <State 3>: 3.63ns
The critical path consists of the following:
	fifo read on port 'out_stream_V' (lab5_vadd_dma_azaz/vadd_dma.cpp:37->lab5_vadd_dma_azaz/vadd_dma.cpp:60) [36]  (3.63 ns)

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
