//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-19805474
// Cuda compilation tools, release 7.5, V7.5.16
// Based on LLVM 3.4svn
//

.version 4.3
.target sm_20
.address_size 64

	// .globl	memSetKernel

.visible .entry memSetKernel(
	.param .u32 memSetKernel_param_0,
	.param .u32 memSetKernel_param_1,
	.param .u32 memSetKernel_param_2,
	.param .u32 memSetKernel_param_3,
	.param .u32 memSetKernel_param_4,
	.param .u32 memSetKernel_param_5,
	.param .f32 memSetKernel_param_6,
	.param .u64 memSetKernel_param_7,
	.param .u64 memSetKernel_param_8,
	.param .u64 memSetKernel_param_9,
	.param .u64 memSetKernel_param_10,
	.param .u64 memSetKernel_param_11,
	.param .u64 memSetKernel_param_12,
	.param .u64 memSetKernel_param_13,
	.param .u64 memSetKernel_param_14,
	.param .u64 memSetKernel_param_15,
	.param .u64 memSetKernel_param_16,
	.param .u64 memSetKernel_param_17,
	.param .u64 memSetKernel_param_18,
	.param .u64 memSetKernel_param_19,
	.param .u64 memSetKernel_param_20,
	.param .u64 memSetKernel_param_21,
	.param .u64 memSetKernel_param_22,
	.param .u64 memSetKernel_param_23,
	.param .u64 memSetKernel_param_24,
	.param .u64 memSetKernel_param_25
)
{
	.reg .pred 	%p<23>;
	.reg .f32 	%f<14>;
	.reg .b32 	%r<154>;
	.reg .b64 	%rd<103>;


	ld.param.u32 	%r36, [memSetKernel_param_0];
	ld.param.u32 	%r37, [memSetKernel_param_1];
	ld.param.u32 	%r38, [memSetKernel_param_2];
	ld.param.u32 	%r39, [memSetKernel_param_3];
	ld.param.u32 	%r40, [memSetKernel_param_5];
	ld.param.f32 	%f3, [memSetKernel_param_6];
	ld.param.u64 	%rd28, [memSetKernel_param_7];
	ld.param.u64 	%rd29, [memSetKernel_param_8];
	ld.param.u64 	%rd30, [memSetKernel_param_9];
	ld.param.u64 	%rd31, [memSetKernel_param_10];
	ld.param.u64 	%rd32, [memSetKernel_param_11];
	ld.param.u64 	%rd33, [memSetKernel_param_12];
	ld.param.u64 	%rd34, [memSetKernel_param_13];
	ld.param.u64 	%rd35, [memSetKernel_param_14];
	ld.param.u64 	%rd36, [memSetKernel_param_15];
	ld.param.u64 	%rd37, [memSetKernel_param_16];
	ld.param.u64 	%rd38, [memSetKernel_param_17];
	ld.param.u64 	%rd39, [memSetKernel_param_18];
	ld.param.u64 	%rd40, [memSetKernel_param_19];
	ld.param.u64 	%rd41, [memSetKernel_param_20];
	ld.param.u64 	%rd42, [memSetKernel_param_21];
	ld.param.u64 	%rd43, [memSetKernel_param_22];
	ld.param.u64 	%rd44, [memSetKernel_param_23];
	ld.param.u64 	%rd45, [memSetKernel_param_24];
	ld.param.u64 	%rd46, [memSetKernel_param_25];
	mov.u32 	%r41, %ctaid.x;
	mov.u32 	%r42, %ntid.x;
	mov.u32 	%r43, %tid.x;
	mad.lo.s32 	%r44, %r42, %r41, %r43;
	setp.ge.s32	%p1, %r44, %r36;
	@%p1 bra 	BB0_31;

	setp.lt.s32	%p2, %r37, 1;
	@%p2 bra 	BB0_7;

	mul.lo.s32 	%r50, %r37, %r44;
	add.s32 	%r51, %r38, -1;
	mad.lo.s32 	%r52, %r39, %r51, 1;
	mul.lo.s32 	%r53, %r50, %r52;
	cvta.to.global.u64 	%rd47, %rd31;
	mul.wide.s32 	%rd48, %r53, 4;
	add.s64 	%rd96, %rd47, %rd48;
	mov.u32 	%r142, 0;

BB0_3:
	mov.u32 	%r54, 1065353216;
	st.global.u32 	[%rd96], %r54;
	add.s64 	%rd96, %rd96, 4;
	add.s32 	%r142, %r142, 1;
	setp.lt.s32	%p3, %r142, %r37;
	@%p3 bra 	BB0_3;

	@%p2 bra 	BB0_7;

	mad.lo.s32 	%r62, %r44, %r52, 1;
	mul.lo.s32 	%r63, %r37, %r62;
	mul.wide.s32 	%rd50, %r63, 4;
	add.s64 	%rd97, %rd47, %rd50;
	mov.u32 	%r55, 0;
	mov.u32 	%r143, %r55;

BB0_6:
	mov.u32 	%r3, %r143;
	st.global.u32 	[%rd97], %r55;
	add.s64 	%rd97, %rd97, 4;
	add.s32 	%r4, %r3, 1;
	setp.lt.s32	%p5, %r4, %r37;
	mov.u32 	%r143, %r4;
	@%p5 bra 	BB0_6;

BB0_7:
	setp.lt.s32	%p6, %r39, 1;
	@%p6 bra 	BB0_18;

	shr.u32 	%r66, %r36, 31;
	add.s32 	%r67, %r36, %r66;
	shr.s32 	%r68, %r67, 1;
	rem.s32 	%r5, %r44, %r68;
	shr.u32 	%r73, %r37, 31;
	add.s32 	%r74, %r37, %r73;
	shr.s32 	%r6, %r74, 1;
	setp.lt.s32	%p7, %r44, %r68;
	selp.b64	%rd51, %rd28, %rd29, %p7;
	cvta.to.global.u64 	%rd7, %rd51;
	cvta.to.global.u64 	%rd8, %rd31;
	mov.u32 	%r144, 0;

BB0_9:
	mov.u32 	%r7, %r144;
	add.s32 	%r144, %r7, 1;
	mul.lo.s32 	%r9, %r144, %r40;
	setp.lt.s32	%p8, %r9, 1;
	@%p8 bra 	BB0_14;

	sub.s32 	%r76, %r39, %r144;
	mad.lo.s32 	%r10, %r6, %r76, %r5;
	mul.lo.s32 	%r82, %r44, %r37;
	add.s32 	%r83, %r38, -1;
	mad.lo.s32 	%r84, %r83, %r39, 1;
	mul.lo.s32 	%r85, %r82, %r84;
	mad.lo.s32 	%r11, %r144, %r37, %r85;
	mov.u32 	%r75, 0;
	mov.u32 	%r147, %r75;
	@%p2 bra 	BB0_17;

BB0_11:
	mov.u32 	%r12, %r147;
	add.s32 	%r13, %r10, %r12;
	mov.u32 	%r146, %r75;

BB0_12:
	add.s32 	%r87, %r11, %r146;
	mul.wide.s32 	%rd52, %r87, 4;
	add.s64 	%rd53, %rd8, %rd52;
	mad.lo.s32 	%r88, %r146, %r9, %r13;
	mul.wide.s32 	%rd54, %r88, 4;
	add.s64 	%rd55, %rd7, %rd54;
	ld.global.f32 	%f4, [%rd55];
	ld.global.f32 	%f5, [%rd53];
	add.f32 	%f6, %f5, %f4;
	st.global.f32 	[%rd53], %f6;
	add.s32 	%r146, %r146, 1;
	setp.lt.s32	%p10, %r146, %r37;
	@%p10 bra 	BB0_12;

	add.s32 	%r16, %r12, 1;
	setp.lt.s32	%p11, %r16, %r9;
	mov.u32 	%r147, %r16;
	@%p11 bra 	BB0_11;

BB0_14:
	@%p2 bra 	BB0_17;

	cvt.rn.f32.s32	%f1, %r9;
	add.s32 	%r94, %r38, -1;
	mad.lo.s32 	%r95, %r39, %r94, 1;
	mad.lo.s32 	%r96, %r44, %r95, 1;
	mul.lo.s32 	%r97, %r37, %r7;
	mad.lo.s32 	%r98, %r37, %r96, %r97;
	mul.wide.s32 	%rd57, %r98, 4;
	add.s64 	%rd98, %rd8, %rd57;
	mov.u32 	%r148, 0;

BB0_16:
	ld.global.f32 	%f7, [%rd98];
	div.rn.f32 	%f8, %f7, %f1;
	st.global.f32 	[%rd98], %f8;
	add.s64 	%rd98, %rd98, 4;
	add.s32 	%r148, %r148, 1;
	setp.lt.s32	%p13, %r148, %r37;
	@%p13 bra 	BB0_16;

BB0_17:
	setp.lt.s32	%p14, %r144, %r39;
	@%p14 bra 	BB0_9;

BB0_18:
	setp.lt.s32	%p15, %r38, 3;
	@%p15 bra 	BB0_24;

	mul.lo.s32 	%r20, %r39, %r37;
	setp.lt.s32	%p16, %r20, 1;
	@%p16 bra 	BB0_24;

	mul.lo.s32 	%r104, %r44, %r37;
	add.s32 	%r105, %r38, -1;
	mad.lo.s32 	%r106, %r105, %r39, 1;
	mad.lo.s32 	%r21, %r104, %r106, %r37;
	mad.lo.s32 	%r107, %r39, %r105, 1;
	shl.b32 	%r108, %r39, 1;
	mad.lo.s32 	%r109, %r44, %r107, %r108;
	add.s32 	%r110, %r109, 1;
	mul.lo.s32 	%r23, %r37, %r110;
	cvta.to.global.u64 	%rd12, %rd31;
	mov.u32 	%r99, 0;
	mov.u32 	%r151, %r99;

BB0_21:
	mad.lo.s32 	%r112, %r20, %r151, %r23;
	mul.wide.s32 	%rd58, %r112, 4;
	add.s64 	%rd99, %rd12, %rd58;
	add.s32 	%r113, %r151, 2;
	mul.lo.s32 	%r114, %r20, %r113;
	add.s32 	%r115, %r21, %r113;
	mul.wide.s32 	%rd59, %r115, 4;
	add.s64 	%rd14, %rd12, %rd59;
	sub.s32 	%r116, %r114, %r37;
	add.s32 	%r117, %r116, %r115;
	mul.wide.s32 	%rd60, %r117, 4;
	add.s64 	%rd15, %rd12, %rd60;
	mov.u32 	%r150, %r99;

BB0_22:
	mov.u32 	%r25, %r150;
	ld.global.f32 	%f9, [%rd15];
	ld.global.f32 	%f10, [%rd14];
	mul.f32 	%f11, %f10, %f9;
	st.global.f32 	[%rd99], %f11;
	add.s64 	%rd99, %rd99, 4;
	add.s32 	%r26, %r25, 1;
	setp.lt.s32	%p17, %r26, %r20;
	mov.u32 	%r150, %r26;
	@%p17 bra 	BB0_22;

	add.s32 	%r118, %r151, 3;
	setp.lt.s32	%p18, %r118, %r38;
	add.s32 	%r151, %r151, 1;
	@%p18 bra 	BB0_21;

BB0_24:
	@%p2 bra 	BB0_27;

	mul.lo.s32 	%r124, %r37, %r44;
	cvta.to.global.u64 	%rd61, %rd37;
	mul.wide.s32 	%rd62, %r124, 4;
	add.s64 	%rd101, %rd61, %rd62;
	cvta.to.global.u64 	%rd63, %rd32;
	add.s64 	%rd100, %rd63, %rd62;
	cvta.to.global.u64 	%rd102, %rd30;
	mov.u32 	%r152, 0;

BB0_26:
	ld.global.f32 	%f12, [%rd102];
	st.global.f32 	[%rd100], %f12;
	ld.global.f32 	%f13, [%rd102];
	st.global.f32 	[%rd101], %f13;
	add.s64 	%rd102, %rd102, 4;
	add.s64 	%rd101, %rd101, 4;
	add.s64 	%rd100, %rd100, 4;
	add.s32 	%r152, %r152, 1;
	setp.lt.s32	%p20, %r152, %r37;
	@%p20 bra 	BB0_26;

BB0_27:
	add.s32 	%r125, %r38, -1;
	mad.lo.s32 	%r126, %r125, %r39, 1;
	mul.lo.s32 	%r30, %r44, %r126;
	mul.lo.s32 	%r31, %r30, %r126;
	mul.lo.s32 	%r32, %r126, %r126;
	setp.eq.s32	%p21, %r32, 0;
	@%p21 bra 	BB0_30;

	mul.f32 	%f2, %f3, %f3;
	mad.lo.s32 	%r33, %r125, %r39, 2;
	cvta.to.global.u64 	%rd27, %rd33;
	mov.u32 	%r153, 0;

BB0_29:
	add.s32 	%r133, %r153, %r31;
	mul.wide.s32 	%rd64, %r133, 4;
	add.s64 	%rd65, %rd27, %rd64;
	st.global.f32 	[%rd65], %f2;
	add.s32 	%r153, %r33, %r153;
	setp.lt.s32	%p22, %r153, %r32;
	@%p22 bra 	BB0_29;

BB0_30:
	mul.lo.s32 	%r138, %r44, %r37;
	mul.lo.s32 	%r141, %r138, %r126;
	mul.wide.s32 	%rd66, %r141, 4;
	add.s64 	%rd67, %rd31, %rd66;
	cvta.to.global.u64 	%rd68, %rd39;
	mul.wide.s32 	%rd69, %r44, 8;
	add.s64 	%rd70, %rd68, %rd69;
	st.global.u64 	[%rd70], %rd67;
	mul.wide.s32 	%rd71, %r138, 4;
	add.s64 	%rd72, %rd32, %rd71;
	cvta.to.global.u64 	%rd73, %rd40;
	add.s64 	%rd74, %rd73, %rd69;
	st.global.u64 	[%rd74], %rd72;
	mul.wide.s32 	%rd75, %r31, 4;
	add.s64 	%rd76, %rd33, %rd75;
	cvta.to.global.u64 	%rd77, %rd41;
	add.s64 	%rd78, %rd77, %rd69;
	st.global.u64 	[%rd78], %rd76;
	mul.wide.s32 	%rd79, %r30, 4;
	add.s64 	%rd80, %rd34, %rd79;
	cvta.to.global.u64 	%rd81, %rd42;
	add.s64 	%rd82, %rd81, %rd69;
	st.global.u64 	[%rd82], %rd80;
	add.s64 	%rd83, %rd35, %rd75;
	cvta.to.global.u64 	%rd84, %rd43;
	add.s64 	%rd85, %rd84, %rd69;
	st.global.u64 	[%rd85], %rd83;
	add.s64 	%rd86, %rd36, %rd79;
	cvta.to.global.u64 	%rd87, %rd44;
	add.s64 	%rd88, %rd87, %rd69;
	st.global.u64 	[%rd88], %rd86;
	add.s64 	%rd89, %rd37, %rd71;
	cvta.to.global.u64 	%rd90, %rd45;
	add.s64 	%rd91, %rd90, %rd69;
	st.global.u64 	[%rd91], %rd89;
	mul.wide.s32 	%rd92, %r44, 4;
	add.s64 	%rd93, %rd38, %rd92;
	cvta.to.global.u64 	%rd94, %rd46;
	add.s64 	%rd95, %rd94, %rd69;
	st.global.u64 	[%rd95], %rd93;

BB0_31:
	ret;
}


