Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Fri Feb 15 01:46:27 2019
| Host         : travis-job-78f99a49-fd83-42e4-920b-63cee7c0ab3b running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
---------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: soc_dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 33 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 60 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.131        0.000                      0                12190        0.046        0.000                      0                12186        0.264        0.000                       0                  4093  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                ------------         ----------      --------------
clk100               {0.000 5.000}        10.000          100.000         
  soc_eth_clk        {0.000 20.000}       40.000          25.000          
  soc_pll_clk200     {0.000 2.500}        5.000           200.000         
  soc_pll_fb         {0.000 5.000}        10.000          100.000         
  soc_pll_sys        {0.000 5.000}        10.000          100.000         
  soc_pll_sys4x      {0.000 1.250}        2.500           400.000         
  soc_pll_sys4x_dqs  {0.625 1.875}        2.500           400.000         
eth_rx_clk           {0.000 20.000}       40.000          25.000          
eth_tx_clk           {0.000 20.000}       40.000          25.000          
sys_clk              {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                                 3.000        0.000                       0                     2  
  soc_eth_clk                                                                                                                                                         37.845        0.000                       0                     1  
  soc_pll_clk200           2.620        0.000                      0                   13        0.221        0.000                      0                   13        0.264        0.000                       0                    10  
  soc_pll_fb                                                                                                                                                           8.751        0.000                       0                     2  
  soc_pll_sys                                                                                                                                                          7.845        0.000                       0                     2  
  soc_pll_sys4x                                                                                                                                                        0.345        0.000                       0                    77  
  soc_pll_sys4x_dqs                                                                                                                                                    0.345        0.000                       0                     4  
eth_rx_clk                31.577        0.000                      0                  443        0.046        0.000                      0                  443       18.750        0.000                       0                   154  
eth_tx_clk                27.680        0.000                      0                  223        0.121        0.000                      0                  223       19.500        0.000                       0                   103  
sys_clk                    0.131        0.000                      0                11507        0.069        0.000                      0                11507        3.750        0.000                       0                  3738  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock      To Clock            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------      --------            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
                soc_pll_clk200        3.643        0.000                      0                    1                                                                        
                eth_rx_clk            2.459        0.000                      0                    1                                                                        
                eth_tx_clk            2.458        0.000                      0                    1                                                                        
                sys_clk               2.366        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFR/I            n/a            1.666         10.000      8.334      BUFR_X1Y5       BUFR/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  soc_eth_clk
  To Clock:  soc_eth_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_eth_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { BUFR/O }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         40.000      37.845     BUFGCTRL_X0Y20  BUFG_6/I



---------------------------------------------------------------------------------------------------
From Clock:  soc_pll_clk200
  To Clock:  soc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        2.620ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.221ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.620ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.600ns  (logic 0.478ns (29.884%)  route 1.122ns (70.116%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.861ns = ( 10.861 - 5.000 ) 
    Source Clock Delay      (SCD):    6.219ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.637     6.219    clk200_clk
    SLICE_X64Y38         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y38         FDPE (Prop_fdpe_C_Q)         0.478     6.697 r  FDPE_3/Q
                         net (fo=5, routed)           1.122     7.818    clk200_rst
    SLICE_X64Y29         FDSE                                         r  soc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.511    10.861    clk200_clk
    SLICE_X64Y29         FDSE                                         r  soc_reset_counter_reg[0]/C
                         clock pessimism              0.325    11.186    
                         clock uncertainty           -0.053    11.133    
    SLICE_X64Y29         FDSE (Setup_fdse_C_S)       -0.695    10.438    soc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.438    
                         arrival time                          -7.818    
  -------------------------------------------------------------------
                         slack                                  2.620    

Slack (MET) :             2.620ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.600ns  (logic 0.478ns (29.884%)  route 1.122ns (70.116%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.861ns = ( 10.861 - 5.000 ) 
    Source Clock Delay      (SCD):    6.219ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.637     6.219    clk200_clk
    SLICE_X64Y38         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y38         FDPE (Prop_fdpe_C_Q)         0.478     6.697 r  FDPE_3/Q
                         net (fo=5, routed)           1.122     7.818    clk200_rst
    SLICE_X64Y29         FDSE                                         r  soc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.511    10.861    clk200_clk
    SLICE_X64Y29         FDSE                                         r  soc_reset_counter_reg[1]/C
                         clock pessimism              0.325    11.186    
                         clock uncertainty           -0.053    11.133    
    SLICE_X64Y29         FDSE (Setup_fdse_C_S)       -0.695    10.438    soc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.438    
                         arrival time                          -7.818    
  -------------------------------------------------------------------
                         slack                                  2.620    

Slack (MET) :             2.620ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.600ns  (logic 0.478ns (29.884%)  route 1.122ns (70.116%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.861ns = ( 10.861 - 5.000 ) 
    Source Clock Delay      (SCD):    6.219ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.637     6.219    clk200_clk
    SLICE_X64Y38         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y38         FDPE (Prop_fdpe_C_Q)         0.478     6.697 r  FDPE_3/Q
                         net (fo=5, routed)           1.122     7.818    clk200_rst
    SLICE_X64Y29         FDSE                                         r  soc_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.511    10.861    clk200_clk
    SLICE_X64Y29         FDSE                                         r  soc_reset_counter_reg[2]/C
                         clock pessimism              0.325    11.186    
                         clock uncertainty           -0.053    11.133    
    SLICE_X64Y29         FDSE (Setup_fdse_C_S)       -0.695    10.438    soc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.438    
                         arrival time                          -7.818    
  -------------------------------------------------------------------
                         slack                                  2.620    

Slack (MET) :             2.620ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.600ns  (logic 0.478ns (29.884%)  route 1.122ns (70.116%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.861ns = ( 10.861 - 5.000 ) 
    Source Clock Delay      (SCD):    6.219ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.637     6.219    clk200_clk
    SLICE_X64Y38         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y38         FDPE (Prop_fdpe_C_Q)         0.478     6.697 r  FDPE_3/Q
                         net (fo=5, routed)           1.122     7.818    clk200_rst
    SLICE_X64Y29         FDSE                                         r  soc_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.511    10.861    clk200_clk
    SLICE_X64Y29         FDSE                                         r  soc_reset_counter_reg[3]/C
                         clock pessimism              0.325    11.186    
                         clock uncertainty           -0.053    11.133    
    SLICE_X64Y29         FDSE (Setup_fdse_C_S)       -0.695    10.438    soc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.438    
                         arrival time                          -7.818    
  -------------------------------------------------------------------
                         slack                                  2.620    

Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 soc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.464%)  route 1.072ns (62.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.861ns = ( 10.861 - 5.000 ) 
    Source Clock Delay      (SCD):    6.209ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.627     6.209    clk200_clk
    SLICE_X64Y29         FDSE                                         r  soc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDSE (Prop_fdse_C_Q)         0.518     6.727 r  soc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882     7.609    soc_reset_counter[2]
    SLICE_X64Y29         LUT4 (Prop_lut4_I2_O)        0.124     7.733 r  soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     7.922    soc_reset_counter[3]_i_1_n_0
    SLICE_X64Y29         FDSE                                         r  soc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.511    10.861    clk200_clk
    SLICE_X64Y29         FDSE                                         r  soc_reset_counter_reg[0]/C
                         clock pessimism              0.348    11.209    
                         clock uncertainty           -0.053    11.156    
    SLICE_X64Y29         FDSE (Setup_fdse_C_CE)      -0.169    10.987    soc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.987    
                         arrival time                          -7.922    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 soc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.464%)  route 1.072ns (62.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.861ns = ( 10.861 - 5.000 ) 
    Source Clock Delay      (SCD):    6.209ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.627     6.209    clk200_clk
    SLICE_X64Y29         FDSE                                         r  soc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDSE (Prop_fdse_C_Q)         0.518     6.727 r  soc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882     7.609    soc_reset_counter[2]
    SLICE_X64Y29         LUT4 (Prop_lut4_I2_O)        0.124     7.733 r  soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     7.922    soc_reset_counter[3]_i_1_n_0
    SLICE_X64Y29         FDSE                                         r  soc_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.511    10.861    clk200_clk
    SLICE_X64Y29         FDSE                                         r  soc_reset_counter_reg[1]/C
                         clock pessimism              0.348    11.209    
                         clock uncertainty           -0.053    11.156    
    SLICE_X64Y29         FDSE (Setup_fdse_C_CE)      -0.169    10.987    soc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.987    
                         arrival time                          -7.922    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 soc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.464%)  route 1.072ns (62.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.861ns = ( 10.861 - 5.000 ) 
    Source Clock Delay      (SCD):    6.209ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.627     6.209    clk200_clk
    SLICE_X64Y29         FDSE                                         r  soc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDSE (Prop_fdse_C_Q)         0.518     6.727 r  soc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882     7.609    soc_reset_counter[2]
    SLICE_X64Y29         LUT4 (Prop_lut4_I2_O)        0.124     7.733 r  soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     7.922    soc_reset_counter[3]_i_1_n_0
    SLICE_X64Y29         FDSE                                         r  soc_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.511    10.861    clk200_clk
    SLICE_X64Y29         FDSE                                         r  soc_reset_counter_reg[2]/C
                         clock pessimism              0.348    11.209    
                         clock uncertainty           -0.053    11.156    
    SLICE_X64Y29         FDSE (Setup_fdse_C_CE)      -0.169    10.987    soc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.987    
                         arrival time                          -7.922    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 soc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.464%)  route 1.072ns (62.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.861ns = ( 10.861 - 5.000 ) 
    Source Clock Delay      (SCD):    6.209ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.627     6.209    clk200_clk
    SLICE_X64Y29         FDSE                                         r  soc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDSE (Prop_fdse_C_Q)         0.518     6.727 r  soc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882     7.609    soc_reset_counter[2]
    SLICE_X64Y29         LUT4 (Prop_lut4_I2_O)        0.124     7.733 r  soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     7.922    soc_reset_counter[3]_i_1_n_0
    SLICE_X64Y29         FDSE                                         r  soc_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.511    10.861    clk200_clk
    SLICE_X64Y29         FDSE                                         r  soc_reset_counter_reg[3]/C
                         clock pessimism              0.348    11.209    
                         clock uncertainty           -0.053    11.156    
    SLICE_X64Y29         FDSE (Setup_fdse_C_CE)      -0.169    10.987    soc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.987    
                         arrival time                          -7.922    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.183ns  (required time - arrival time)
  Source:                 soc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.845ns  (logic 0.773ns (41.898%)  route 1.072ns (58.102%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.861ns = ( 10.861 - 5.000 ) 
    Source Clock Delay      (SCD):    6.209ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.627     6.209    clk200_clk
    SLICE_X64Y29         FDSE                                         r  soc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDSE (Prop_fdse_C_Q)         0.478     6.687 r  soc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.072     7.759    soc_reset_counter[1]
    SLICE_X64Y29         LUT3 (Prop_lut3_I0_O)        0.295     8.054 r  soc_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     8.054    soc_reset_counter[2]_i_1_n_0
    SLICE_X64Y29         FDSE                                         r  soc_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.511    10.861    clk200_clk
    SLICE_X64Y29         FDSE                                         r  soc_reset_counter_reg[2]/C
                         clock pessimism              0.348    11.209    
                         clock uncertainty           -0.053    11.156    
    SLICE_X64Y29         FDSE (Setup_fdse_C_D)        0.081    11.237    soc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.237    
                         arrival time                          -8.054    
  -------------------------------------------------------------------
                         slack                                  3.183    

Slack (MET) :             3.190ns  (required time - arrival time)
  Source:                 soc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.875ns  (logic 0.795ns (42.401%)  route 1.080ns (57.599%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.861ns = ( 10.861 - 5.000 ) 
    Source Clock Delay      (SCD):    6.209ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.627     6.209    clk200_clk
    SLICE_X64Y29         FDSE                                         r  soc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDSE (Prop_fdse_C_Q)         0.478     6.687 r  soc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.080     7.767    soc_reset_counter[1]
    SLICE_X64Y29         LUT2 (Prop_lut2_I1_O)        0.317     8.084 r  soc_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     8.084    soc_reset_counter[1]_i_1_n_0
    SLICE_X64Y29         FDSE                                         r  soc_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.511    10.861    clk200_clk
    SLICE_X64Y29         FDSE                                         r  soc_reset_counter_reg[1]/C
                         clock pessimism              0.348    11.209    
                         clock uncertainty           -0.053    11.156    
    SLICE_X64Y29         FDSE (Setup_fdse_C_D)        0.118    11.274    soc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.274    
                         arrival time                          -8.084    
  -------------------------------------------------------------------
                         slack                                  3.190    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 soc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.219%)  route 0.116ns (35.781%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.410ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.588     1.861    clk200_clk
    SLICE_X64Y29         FDSE                                         r  soc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDSE (Prop_fdse_C_Q)         0.164     2.025 r  soc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.116     2.142    soc_reset_counter[0]
    SLICE_X65Y29         LUT6 (Prop_lut6_I1_O)        0.045     2.187 r  soc_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     2.187    soc_ic_reset_i_1_n_0
    SLICE_X65Y29         FDRE                                         r  soc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.857     2.410    clk200_clk
    SLICE_X65Y29         FDRE                                         r  soc_ic_reset_reg/C
                         clock pessimism             -0.536     1.874    
    SLICE_X65Y29         FDRE (Hold_fdre_C_D)         0.091     1.965    soc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.965    
                         arrival time                           2.187    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 soc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.212ns (54.927%)  route 0.174ns (45.073%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.410ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.588     1.861    clk200_clk
    SLICE_X64Y29         FDSE                                         r  soc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDSE (Prop_fdse_C_Q)         0.164     2.025 r  soc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.174     2.199    soc_reset_counter[2]
    SLICE_X64Y29         LUT4 (Prop_lut4_I0_O)        0.048     2.247 r  soc_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.247    soc_reset_counter[3]_i_2_n_0
    SLICE_X64Y29         FDSE                                         r  soc_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.857     2.410    clk200_clk
    SLICE_X64Y29         FDSE                                         r  soc_reset_counter_reg[3]/C
                         clock pessimism             -0.549     1.861    
    SLICE_X64Y29         FDSE (Hold_fdse_C_D)         0.131     1.992    soc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.247    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 soc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.574%)  route 0.174ns (45.426%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.410ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.588     1.861    clk200_clk
    SLICE_X64Y29         FDSE                                         r  soc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDSE (Prop_fdse_C_Q)         0.164     2.025 r  soc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.174     2.199    soc_reset_counter[2]
    SLICE_X64Y29         LUT3 (Prop_lut3_I2_O)        0.045     2.244 r  soc_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.244    soc_reset_counter[2]_i_1_n_0
    SLICE_X64Y29         FDSE                                         r  soc_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.857     2.410    clk200_clk
    SLICE_X64Y29         FDSE                                         r  soc_reset_counter_reg[2]/C
                         clock pessimism             -0.549     1.861    
    SLICE_X64Y29         FDSE (Hold_fdse_C_D)         0.121     1.982    soc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.982    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 soc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.207ns (51.181%)  route 0.197ns (48.819%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.410ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.588     1.861    clk200_clk
    SLICE_X64Y29         FDSE                                         r  soc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDSE (Prop_fdse_C_Q)         0.164     2.025 r  soc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.197     2.223    soc_reset_counter[0]
    SLICE_X64Y29         LUT2 (Prop_lut2_I0_O)        0.043     2.266 r  soc_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.266    soc_reset_counter[1]_i_1_n_0
    SLICE_X64Y29         FDSE                                         r  soc_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.857     2.410    clk200_clk
    SLICE_X64Y29         FDSE                                         r  soc_reset_counter_reg[1]/C
                         clock pessimism             -0.549     1.861    
    SLICE_X64Y29         FDSE (Hold_fdse_C_D)         0.131     1.992    soc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 soc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.421%)  route 0.197ns (48.579%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.410ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.588     1.861    clk200_clk
    SLICE_X64Y29         FDSE                                         r  soc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDSE (Prop_fdse_C_Q)         0.164     2.025 f  soc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.197     2.223    soc_reset_counter[0]
    SLICE_X64Y29         LUT1 (Prop_lut1_I0_O)        0.045     2.268 r  soc_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.268    soc_reset_counter0[0]
    SLICE_X64Y29         FDSE                                         r  soc_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.857     2.410    clk200_clk
    SLICE_X64Y29         FDSE                                         r  soc_reset_counter_reg[0]/C
                         clock pessimism             -0.549     1.861    
    SLICE_X64Y29         FDSE (Hold_fdse_C_D)         0.120     1.981    soc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.981    
                         arrival time                           2.268    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 soc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.247ns (58.156%)  route 0.178ns (41.844%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.410ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.588     1.861    clk200_clk
    SLICE_X64Y29         FDSE                                         r  soc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDSE (Prop_fdse_C_Q)         0.148     2.009 r  soc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.122     2.131    soc_reset_counter[3]
    SLICE_X64Y29         LUT4 (Prop_lut4_I3_O)        0.099     2.230 r  soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.286    soc_reset_counter[3]_i_1_n_0
    SLICE_X64Y29         FDSE                                         r  soc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.857     2.410    clk200_clk
    SLICE_X64Y29         FDSE                                         r  soc_reset_counter_reg[0]/C
                         clock pessimism             -0.549     1.861    
    SLICE_X64Y29         FDSE (Hold_fdse_C_CE)       -0.016     1.845    soc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           2.286    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 soc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.247ns (58.156%)  route 0.178ns (41.844%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.410ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.588     1.861    clk200_clk
    SLICE_X64Y29         FDSE                                         r  soc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDSE (Prop_fdse_C_Q)         0.148     2.009 r  soc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.122     2.131    soc_reset_counter[3]
    SLICE_X64Y29         LUT4 (Prop_lut4_I3_O)        0.099     2.230 r  soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.286    soc_reset_counter[3]_i_1_n_0
    SLICE_X64Y29         FDSE                                         r  soc_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.857     2.410    clk200_clk
    SLICE_X64Y29         FDSE                                         r  soc_reset_counter_reg[1]/C
                         clock pessimism             -0.549     1.861    
    SLICE_X64Y29         FDSE (Hold_fdse_C_CE)       -0.016     1.845    soc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           2.286    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 soc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.247ns (58.156%)  route 0.178ns (41.844%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.410ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.588     1.861    clk200_clk
    SLICE_X64Y29         FDSE                                         r  soc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDSE (Prop_fdse_C_Q)         0.148     2.009 r  soc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.122     2.131    soc_reset_counter[3]
    SLICE_X64Y29         LUT4 (Prop_lut4_I3_O)        0.099     2.230 r  soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.286    soc_reset_counter[3]_i_1_n_0
    SLICE_X64Y29         FDSE                                         r  soc_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.857     2.410    clk200_clk
    SLICE_X64Y29         FDSE                                         r  soc_reset_counter_reg[2]/C
                         clock pessimism             -0.549     1.861    
    SLICE_X64Y29         FDSE (Hold_fdse_C_CE)       -0.016     1.845    soc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           2.286    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 soc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.247ns (58.156%)  route 0.178ns (41.844%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.410ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.588     1.861    clk200_clk
    SLICE_X64Y29         FDSE                                         r  soc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDSE (Prop_fdse_C_Q)         0.148     2.009 r  soc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.122     2.131    soc_reset_counter[3]
    SLICE_X64Y29         LUT4 (Prop_lut4_I3_O)        0.099     2.230 r  soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.286    soc_reset_counter[3]_i_1_n_0
    SLICE_X64Y29         FDSE                                         r  soc_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.857     2.410    clk200_clk
    SLICE_X64Y29         FDSE                                         r  soc_reset_counter_reg[3]/C
                         clock pessimism             -0.549     1.861    
    SLICE_X64Y29         FDSE (Hold_fdse_C_CE)       -0.016     1.845    soc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           2.286    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.629ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.148ns (25.020%)  route 0.444ns (74.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.410ns
    Source Clock Delay      (SCD):    1.868ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.595     1.868    clk200_clk
    SLICE_X64Y38         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y38         FDPE (Prop_fdpe_C_Q)         0.148     2.016 r  FDPE_3/Q
                         net (fo=5, routed)           0.444     2.460    clk200_rst
    SLICE_X64Y29         FDSE                                         r  soc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.857     2.410    clk200_clk
    SLICE_X64Y29         FDSE                                         r  soc_reset_counter_reg[0]/C
                         clock pessimism             -0.535     1.875    
    SLICE_X64Y29         FDSE (Hold_fdse_C_S)        -0.044     1.831    soc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           2.460    
  -------------------------------------------------------------------
                         slack                                  0.629    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y18   BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y1   PLLE2_BASE/CLKOUT3
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X64Y38     FDPE_2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X64Y38     FDPE_3/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X65Y29     soc_ic_reset_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y29     soc_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y29     soc_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y29     soc_reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y29     soc_reset_counter_reg[3]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y1   PLLE2_BASE/CLKOUT3
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y38     FDPE_2/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y38     FDPE_3/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y38     FDPE_2/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y38     FDPE_3/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y29     soc_ic_reset_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y29     soc_ic_reset_reg/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y29     soc_reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y29     soc_reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y29     soc_reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y29     soc_reset_counter_reg[1]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y38     FDPE_2/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y38     FDPE_3/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y29     soc_ic_reset_reg/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y29     soc_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y29     soc_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y29     soc_reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y29     soc_reset_counter_reg[3]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y38     FDPE_2/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y38     FDPE_3/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y29     soc_ic_reset_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  soc_pll_fb
  To Clock:  soc_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  soc_pll_sys
  To Clock:  soc_pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  BUFG/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  soc_pll_sys4x
  To Clock:  soc_pll_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_pll_sys4x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y17  BUFG_1/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y40    ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y40    ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y35    ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  soc_pll_sys4x_dqs
  To Clock:  soc_pll_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_pll_sys4x_dqs
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y19  BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y44    OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y32    OSERDESE2_28/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  eth_rx_clk
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack       31.577ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.577ns  (required time - arrival time)
  Source:                 soc_rx_cdc_graycounter0_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_liteethphymiirx_converter_converter_source_payload_data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.978ns  (logic 1.418ns (17.774%)  route 6.560ns (82.226%))
  Logic Levels:           6  (LUT2=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 41.448 - 40.000 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.560     1.560    eth_rx_clk
    SLICE_X30Y15         FDRE                                         r  soc_rx_cdc_graycounter0_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y15         FDRE (Prop_fdre_C_Q)         0.478     2.038 r  soc_rx_cdc_graycounter0_q_reg[1]/Q
                         net (fo=2, routed)           0.975     3.014    soc_rx_cdc_graycounter0_q[1]
    SLICE_X32Y15         LUT6 (Prop_lut6_I2_O)        0.295     3.309 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.724     4.032    storage_12_reg_i_8_n_0
    SLICE_X31Y17         LUT4 (Prop_lut4_I0_O)        0.124     4.156 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           1.446     5.602    p_2_in3_in
    SLICE_X28Y32         LUT2 (Prop_lut2_I0_O)        0.124     5.726 r  storage_10_reg_0_7_0_5_i_3/O
                         net (fo=4, routed)           1.170     6.896    storage_10_reg_0_7_0_5_i_3_n_0
    SLICE_X28Y41         LUT4 (Prop_lut4_I3_O)        0.124     7.020 f  soc_liteethphymiirx_converter_converter_source_payload_data[7]_i_4/O
                         net (fo=1, routed)           0.801     7.821    soc_liteethphymiirx_converter_converter_source_payload_data[7]_i_4_n_0
    SLICE_X28Y42         LUT4 (Prop_lut4_I1_O)        0.124     7.945 r  soc_liteethphymiirx_converter_converter_source_payload_data[7]_i_3/O
                         net (fo=5, routed)           0.823     8.768    soc_liteethphymiirx_converter_converter_load_part
    SLICE_X28Y43         LUT2 (Prop_lut2_I1_O)        0.149     8.917 r  soc_liteethphymiirx_converter_converter_source_payload_data[7]_i_2/O
                         net (fo=4, routed)           0.622     9.539    soc_liteethphymiirx_converter_converter_source_payload_data[7]_i_2_n_0
    SLICE_X30Y44         FDRE                                         r  soc_liteethphymiirx_converter_converter_source_payload_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.448    41.448    eth_rx_clk
    SLICE_X30Y44         FDRE                                         r  soc_liteethphymiirx_converter_converter_source_payload_data_reg[4]/C
                         clock pessimism              0.079    41.527    
                         clock uncertainty           -0.035    41.492    
    SLICE_X30Y44         FDRE (Setup_fdre_C_CE)      -0.377    41.115    soc_liteethphymiirx_converter_converter_source_payload_data_reg[4]
  -------------------------------------------------------------------
                         required time                         41.115    
                         arrival time                          -9.539    
  -------------------------------------------------------------------
                         slack                                 31.577    

Slack (MET) :             31.577ns  (required time - arrival time)
  Source:                 soc_rx_cdc_graycounter0_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_liteethphymiirx_converter_converter_source_payload_data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.978ns  (logic 1.418ns (17.774%)  route 6.560ns (82.226%))
  Logic Levels:           6  (LUT2=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 41.448 - 40.000 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.560     1.560    eth_rx_clk
    SLICE_X30Y15         FDRE                                         r  soc_rx_cdc_graycounter0_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y15         FDRE (Prop_fdre_C_Q)         0.478     2.038 r  soc_rx_cdc_graycounter0_q_reg[1]/Q
                         net (fo=2, routed)           0.975     3.014    soc_rx_cdc_graycounter0_q[1]
    SLICE_X32Y15         LUT6 (Prop_lut6_I2_O)        0.295     3.309 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.724     4.032    storage_12_reg_i_8_n_0
    SLICE_X31Y17         LUT4 (Prop_lut4_I0_O)        0.124     4.156 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           1.446     5.602    p_2_in3_in
    SLICE_X28Y32         LUT2 (Prop_lut2_I0_O)        0.124     5.726 r  storage_10_reg_0_7_0_5_i_3/O
                         net (fo=4, routed)           1.170     6.896    storage_10_reg_0_7_0_5_i_3_n_0
    SLICE_X28Y41         LUT4 (Prop_lut4_I3_O)        0.124     7.020 f  soc_liteethphymiirx_converter_converter_source_payload_data[7]_i_4/O
                         net (fo=1, routed)           0.801     7.821    soc_liteethphymiirx_converter_converter_source_payload_data[7]_i_4_n_0
    SLICE_X28Y42         LUT4 (Prop_lut4_I1_O)        0.124     7.945 r  soc_liteethphymiirx_converter_converter_source_payload_data[7]_i_3/O
                         net (fo=5, routed)           0.823     8.768    soc_liteethphymiirx_converter_converter_load_part
    SLICE_X28Y43         LUT2 (Prop_lut2_I1_O)        0.149     8.917 r  soc_liteethphymiirx_converter_converter_source_payload_data[7]_i_2/O
                         net (fo=4, routed)           0.622     9.539    soc_liteethphymiirx_converter_converter_source_payload_data[7]_i_2_n_0
    SLICE_X30Y44         FDRE                                         r  soc_liteethphymiirx_converter_converter_source_payload_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.448    41.448    eth_rx_clk
    SLICE_X30Y44         FDRE                                         r  soc_liteethphymiirx_converter_converter_source_payload_data_reg[5]/C
                         clock pessimism              0.079    41.527    
                         clock uncertainty           -0.035    41.492    
    SLICE_X30Y44         FDRE (Setup_fdre_C_CE)      -0.377    41.115    soc_liteethphymiirx_converter_converter_source_payload_data_reg[5]
  -------------------------------------------------------------------
                         required time                         41.115    
                         arrival time                          -9.539    
  -------------------------------------------------------------------
                         slack                                 31.577    

Slack (MET) :             31.577ns  (required time - arrival time)
  Source:                 soc_rx_cdc_graycounter0_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_liteethphymiirx_converter_converter_source_payload_data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.978ns  (logic 1.418ns (17.774%)  route 6.560ns (82.226%))
  Logic Levels:           6  (LUT2=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 41.448 - 40.000 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.560     1.560    eth_rx_clk
    SLICE_X30Y15         FDRE                                         r  soc_rx_cdc_graycounter0_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y15         FDRE (Prop_fdre_C_Q)         0.478     2.038 r  soc_rx_cdc_graycounter0_q_reg[1]/Q
                         net (fo=2, routed)           0.975     3.014    soc_rx_cdc_graycounter0_q[1]
    SLICE_X32Y15         LUT6 (Prop_lut6_I2_O)        0.295     3.309 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.724     4.032    storage_12_reg_i_8_n_0
    SLICE_X31Y17         LUT4 (Prop_lut4_I0_O)        0.124     4.156 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           1.446     5.602    p_2_in3_in
    SLICE_X28Y32         LUT2 (Prop_lut2_I0_O)        0.124     5.726 r  storage_10_reg_0_7_0_5_i_3/O
                         net (fo=4, routed)           1.170     6.896    storage_10_reg_0_7_0_5_i_3_n_0
    SLICE_X28Y41         LUT4 (Prop_lut4_I3_O)        0.124     7.020 f  soc_liteethphymiirx_converter_converter_source_payload_data[7]_i_4/O
                         net (fo=1, routed)           0.801     7.821    soc_liteethphymiirx_converter_converter_source_payload_data[7]_i_4_n_0
    SLICE_X28Y42         LUT4 (Prop_lut4_I1_O)        0.124     7.945 r  soc_liteethphymiirx_converter_converter_source_payload_data[7]_i_3/O
                         net (fo=5, routed)           0.823     8.768    soc_liteethphymiirx_converter_converter_load_part
    SLICE_X28Y43         LUT2 (Prop_lut2_I1_O)        0.149     8.917 r  soc_liteethphymiirx_converter_converter_source_payload_data[7]_i_2/O
                         net (fo=4, routed)           0.622     9.539    soc_liteethphymiirx_converter_converter_source_payload_data[7]_i_2_n_0
    SLICE_X30Y44         FDRE                                         r  soc_liteethphymiirx_converter_converter_source_payload_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.448    41.448    eth_rx_clk
    SLICE_X30Y44         FDRE                                         r  soc_liteethphymiirx_converter_converter_source_payload_data_reg[6]/C
                         clock pessimism              0.079    41.527    
                         clock uncertainty           -0.035    41.492    
    SLICE_X30Y44         FDRE (Setup_fdre_C_CE)      -0.377    41.115    soc_liteethphymiirx_converter_converter_source_payload_data_reg[6]
  -------------------------------------------------------------------
                         required time                         41.115    
                         arrival time                          -9.539    
  -------------------------------------------------------------------
                         slack                                 31.577    

Slack (MET) :             31.577ns  (required time - arrival time)
  Source:                 soc_rx_cdc_graycounter0_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_liteethphymiirx_converter_converter_source_payload_data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.978ns  (logic 1.418ns (17.774%)  route 6.560ns (82.226%))
  Logic Levels:           6  (LUT2=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 41.448 - 40.000 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.560     1.560    eth_rx_clk
    SLICE_X30Y15         FDRE                                         r  soc_rx_cdc_graycounter0_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y15         FDRE (Prop_fdre_C_Q)         0.478     2.038 r  soc_rx_cdc_graycounter0_q_reg[1]/Q
                         net (fo=2, routed)           0.975     3.014    soc_rx_cdc_graycounter0_q[1]
    SLICE_X32Y15         LUT6 (Prop_lut6_I2_O)        0.295     3.309 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.724     4.032    storage_12_reg_i_8_n_0
    SLICE_X31Y17         LUT4 (Prop_lut4_I0_O)        0.124     4.156 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           1.446     5.602    p_2_in3_in
    SLICE_X28Y32         LUT2 (Prop_lut2_I0_O)        0.124     5.726 r  storage_10_reg_0_7_0_5_i_3/O
                         net (fo=4, routed)           1.170     6.896    storage_10_reg_0_7_0_5_i_3_n_0
    SLICE_X28Y41         LUT4 (Prop_lut4_I3_O)        0.124     7.020 f  soc_liteethphymiirx_converter_converter_source_payload_data[7]_i_4/O
                         net (fo=1, routed)           0.801     7.821    soc_liteethphymiirx_converter_converter_source_payload_data[7]_i_4_n_0
    SLICE_X28Y42         LUT4 (Prop_lut4_I1_O)        0.124     7.945 r  soc_liteethphymiirx_converter_converter_source_payload_data[7]_i_3/O
                         net (fo=5, routed)           0.823     8.768    soc_liteethphymiirx_converter_converter_load_part
    SLICE_X28Y43         LUT2 (Prop_lut2_I1_O)        0.149     8.917 r  soc_liteethphymiirx_converter_converter_source_payload_data[7]_i_2/O
                         net (fo=4, routed)           0.622     9.539    soc_liteethphymiirx_converter_converter_source_payload_data[7]_i_2_n_0
    SLICE_X30Y44         FDRE                                         r  soc_liteethphymiirx_converter_converter_source_payload_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.448    41.448    eth_rx_clk
    SLICE_X30Y44         FDRE                                         r  soc_liteethphymiirx_converter_converter_source_payload_data_reg[7]/C
                         clock pessimism              0.079    41.527    
                         clock uncertainty           -0.035    41.492    
    SLICE_X30Y44         FDRE (Setup_fdre_C_CE)      -0.377    41.115    soc_liteethphymiirx_converter_converter_source_payload_data_reg[7]
  -------------------------------------------------------------------
                         required time                         41.115    
                         arrival time                          -9.539    
  -------------------------------------------------------------------
                         slack                                 31.577    

Slack (MET) :             31.589ns  (required time - arrival time)
  Source:                 soc_rx_cdc_graycounter0_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_liteethphymiirx_converter_converter_strobe_all_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        8.376ns  (logic 1.747ns (20.857%)  route 6.629ns (79.143%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 41.450 - 40.000 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.560     1.560    eth_rx_clk
    SLICE_X30Y15         FDRE                                         r  soc_rx_cdc_graycounter0_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y15         FDRE (Prop_fdre_C_Q)         0.478     2.038 r  soc_rx_cdc_graycounter0_q_reg[1]/Q
                         net (fo=2, routed)           0.975     3.014    soc_rx_cdc_graycounter0_q[1]
    SLICE_X32Y15         LUT6 (Prop_lut6_I2_O)        0.295     3.309 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.724     4.032    storage_12_reg_i_8_n_0
    SLICE_X31Y17         LUT4 (Prop_lut4_I0_O)        0.124     4.156 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           1.446     5.602    p_2_in3_in
    SLICE_X28Y32         LUT2 (Prop_lut2_I0_O)        0.124     5.726 r  storage_10_reg_0_7_0_5_i_3/O
                         net (fo=4, routed)           1.170     6.896    storage_10_reg_0_7_0_5_i_3_n_0
    SLICE_X28Y41         LUT4 (Prop_lut4_I3_O)        0.124     7.020 f  soc_liteethphymiirx_converter_converter_source_payload_data[7]_i_4/O
                         net (fo=1, routed)           0.801     7.821    soc_liteethphymiirx_converter_converter_source_payload_data[7]_i_4_n_0
    SLICE_X28Y42         LUT4 (Prop_lut4_I1_O)        0.124     7.945 r  soc_liteethphymiirx_converter_converter_source_payload_data[7]_i_3/O
                         net (fo=5, routed)           0.819     8.764    soc_liteethphymiirx_converter_converter_load_part
    SLICE_X28Y43         LUT3 (Prop_lut3_I0_O)        0.152     8.916 r  soc_liteethphymiirx_converter_converter_strobe_all_i_2/O
                         net (fo=1, routed)           0.694     9.610    soc_liteethphymiirx_converter_converter_strobe_all41_out
    SLICE_X28Y43         LUT6 (Prop_lut6_I1_O)        0.326     9.936 r  soc_liteethphymiirx_converter_converter_strobe_all_i_1/O
                         net (fo=1, routed)           0.000     9.936    soc_liteethphymiirx_converter_converter_strobe_all_i_1_n_0
    SLICE_X28Y43         FDRE                                         r  soc_liteethphymiirx_converter_converter_strobe_all_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.450    41.450    eth_rx_clk
    SLICE_X28Y43         FDRE                                         r  soc_liteethphymiirx_converter_converter_strobe_all_reg/C
                         clock pessimism              0.079    41.529    
                         clock uncertainty           -0.035    41.494    
    SLICE_X28Y43         FDRE (Setup_fdre_C_D)        0.031    41.525    soc_liteethphymiirx_converter_converter_strobe_all_reg
  -------------------------------------------------------------------
                         required time                         41.525    
                         arrival time                          -9.936    
  -------------------------------------------------------------------
                         slack                                 31.589    

Slack (MET) :             31.731ns  (required time - arrival time)
  Source:                 soc_crc32_checker_crc_reg_reg[29]/C
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_rx_converter_converter_source_payload_data_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        8.157ns  (logic 1.498ns (18.364%)  route 6.659ns (81.636%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 41.439 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.567     1.567    eth_rx_clk
    SLICE_X30Y43         FDSE                                         r  soc_crc32_checker_crc_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDSE (Prop_fdse_C_Q)         0.518     2.085 r  soc_crc32_checker_crc_reg_reg[29]/Q
                         net (fo=11, routed)          1.173     3.259    p_14_in
    SLICE_X34Y43         LUT2 (Prop_lut2_I1_O)        0.153     3.412 r  soc_crc32_checker_crc_reg[28]_i_2/O
                         net (fo=4, routed)           0.439     3.851    soc_crc32_checker_crc_reg[28]_i_2_n_0
    SLICE_X35Y43         LUT6 (Prop_lut6_I4_O)        0.331     4.182 r  soc_crc32_checker_crc_reg[28]_i_1/O
                         net (fo=2, routed)           1.032     5.213    soc_crc32_checker_crc_next_reg[28]
    SLICE_X32Y44         LUT6 (Prop_lut6_I5_O)        0.124     5.337 r  soc_rx_converter_converter_source_payload_data[39]_i_14/O
                         net (fo=1, routed)           0.645     5.982    soc_rx_converter_converter_source_payload_data[39]_i_14_n_0
    SLICE_X32Y43         LUT6 (Prop_lut6_I4_O)        0.124     6.106 r  soc_rx_converter_converter_source_payload_data[39]_i_6/O
                         net (fo=1, routed)           0.721     6.827    soc_rx_converter_converter_source_payload_data[39]_i_6_n_0
    SLICE_X32Y44         LUT6 (Prop_lut6_I0_O)        0.124     6.951 r  soc_rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.561     7.512    soc_rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X31Y44         LUT6 (Prop_lut6_I0_O)        0.124     7.636 r  soc_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           2.088     9.724    soc_crc32_checker_source_source_payload_error
    SLICE_X12Y22         FDRE                                         r  soc_rx_converter_converter_source_payload_data_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.439    41.439    eth_rx_clk
    SLICE_X12Y22         FDRE                                         r  soc_rx_converter_converter_source_payload_data_reg[39]/C
                         clock pessimism              0.079    41.518    
                         clock uncertainty           -0.035    41.483    
    SLICE_X12Y22         FDRE (Setup_fdre_C_D)       -0.028    41.455    soc_rx_converter_converter_source_payload_data_reg[39]
  -------------------------------------------------------------------
                         required time                         41.455    
                         arrival time                          -9.724    
  -------------------------------------------------------------------
                         slack                                 31.731    

Slack (MET) :             31.870ns  (required time - arrival time)
  Source:                 soc_crc32_checker_crc_reg_reg[29]/C
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_rx_converter_converter_source_payload_data_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        8.016ns  (logic 1.498ns (18.687%)  route 6.518ns (81.313%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 41.438 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.567     1.567    eth_rx_clk
    SLICE_X30Y43         FDSE                                         r  soc_crc32_checker_crc_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDSE (Prop_fdse_C_Q)         0.518     2.085 r  soc_crc32_checker_crc_reg_reg[29]/Q
                         net (fo=11, routed)          1.173     3.259    p_14_in
    SLICE_X34Y43         LUT2 (Prop_lut2_I1_O)        0.153     3.412 r  soc_crc32_checker_crc_reg[28]_i_2/O
                         net (fo=4, routed)           0.439     3.851    soc_crc32_checker_crc_reg[28]_i_2_n_0
    SLICE_X35Y43         LUT6 (Prop_lut6_I4_O)        0.331     4.182 r  soc_crc32_checker_crc_reg[28]_i_1/O
                         net (fo=2, routed)           1.032     5.213    soc_crc32_checker_crc_next_reg[28]
    SLICE_X32Y44         LUT6 (Prop_lut6_I5_O)        0.124     5.337 r  soc_rx_converter_converter_source_payload_data[39]_i_14/O
                         net (fo=1, routed)           0.645     5.982    soc_rx_converter_converter_source_payload_data[39]_i_14_n_0
    SLICE_X32Y43         LUT6 (Prop_lut6_I4_O)        0.124     6.106 r  soc_rx_converter_converter_source_payload_data[39]_i_6/O
                         net (fo=1, routed)           0.721     6.827    soc_rx_converter_converter_source_payload_data[39]_i_6_n_0
    SLICE_X32Y44         LUT6 (Prop_lut6_I0_O)        0.124     6.951 r  soc_rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.561     7.512    soc_rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X31Y44         LUT6 (Prop_lut6_I0_O)        0.124     7.636 r  soc_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.947     9.584    soc_crc32_checker_source_source_payload_error
    SLICE_X12Y23         FDRE                                         r  soc_rx_converter_converter_source_payload_data_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.438    41.438    eth_rx_clk
    SLICE_X12Y23         FDRE                                         r  soc_rx_converter_converter_source_payload_data_reg[19]/C
                         clock pessimism              0.079    41.517    
                         clock uncertainty           -0.035    41.482    
    SLICE_X12Y23         FDRE (Setup_fdre_C_D)       -0.028    41.454    soc_rx_converter_converter_source_payload_data_reg[19]
  -------------------------------------------------------------------
                         required time                         41.454    
                         arrival time                          -9.584    
  -------------------------------------------------------------------
                         slack                                 31.870    

Slack (MET) :             31.919ns  (required time - arrival time)
  Source:                 soc_rx_cdc_graycounter0_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_liteethphymiirx_converter_converter_source_payload_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.808ns  (logic 1.393ns (17.840%)  route 6.415ns (82.160%))
  Logic Levels:           6  (LUT2=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 41.448 - 40.000 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.560     1.560    eth_rx_clk
    SLICE_X30Y15         FDRE                                         r  soc_rx_cdc_graycounter0_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y15         FDRE (Prop_fdre_C_Q)         0.478     2.038 r  soc_rx_cdc_graycounter0_q_reg[1]/Q
                         net (fo=2, routed)           0.975     3.014    soc_rx_cdc_graycounter0_q[1]
    SLICE_X32Y15         LUT6 (Prop_lut6_I2_O)        0.295     3.309 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.724     4.032    storage_12_reg_i_8_n_0
    SLICE_X31Y17         LUT4 (Prop_lut4_I0_O)        0.124     4.156 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           1.446     5.602    p_2_in3_in
    SLICE_X28Y32         LUT2 (Prop_lut2_I0_O)        0.124     5.726 r  storage_10_reg_0_7_0_5_i_3/O
                         net (fo=4, routed)           1.170     6.896    storage_10_reg_0_7_0_5_i_3_n_0
    SLICE_X28Y41         LUT4 (Prop_lut4_I3_O)        0.124     7.020 f  soc_liteethphymiirx_converter_converter_source_payload_data[7]_i_4/O
                         net (fo=1, routed)           0.801     7.821    soc_liteethphymiirx_converter_converter_source_payload_data[7]_i_4_n_0
    SLICE_X28Y42         LUT4 (Prop_lut4_I1_O)        0.124     7.945 r  soc_liteethphymiirx_converter_converter_source_payload_data[7]_i_3/O
                         net (fo=5, routed)           0.823     8.768    soc_liteethphymiirx_converter_converter_load_part
    SLICE_X28Y43         LUT2 (Prop_lut2_I0_O)        0.124     8.892 r  soc_liteethphymiirx_converter_converter_source_payload_data[3]_i_1/O
                         net (fo=4, routed)           0.477     9.369    soc_liteethphymiirx_converter_converter_source_payload_data[3]_i_1_n_0
    SLICE_X31Y44         FDRE                                         r  soc_liteethphymiirx_converter_converter_source_payload_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.448    41.448    eth_rx_clk
    SLICE_X31Y44         FDRE                                         r  soc_liteethphymiirx_converter_converter_source_payload_data_reg[0]/C
                         clock pessimism              0.079    41.527    
                         clock uncertainty           -0.035    41.492    
    SLICE_X31Y44         FDRE (Setup_fdre_C_CE)      -0.205    41.287    soc_liteethphymiirx_converter_converter_source_payload_data_reg[0]
  -------------------------------------------------------------------
                         required time                         41.287    
                         arrival time                          -9.369    
  -------------------------------------------------------------------
                         slack                                 31.919    

Slack (MET) :             31.919ns  (required time - arrival time)
  Source:                 soc_rx_cdc_graycounter0_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_liteethphymiirx_converter_converter_source_payload_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.808ns  (logic 1.393ns (17.840%)  route 6.415ns (82.160%))
  Logic Levels:           6  (LUT2=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 41.448 - 40.000 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.560     1.560    eth_rx_clk
    SLICE_X30Y15         FDRE                                         r  soc_rx_cdc_graycounter0_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y15         FDRE (Prop_fdre_C_Q)         0.478     2.038 r  soc_rx_cdc_graycounter0_q_reg[1]/Q
                         net (fo=2, routed)           0.975     3.014    soc_rx_cdc_graycounter0_q[1]
    SLICE_X32Y15         LUT6 (Prop_lut6_I2_O)        0.295     3.309 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.724     4.032    storage_12_reg_i_8_n_0
    SLICE_X31Y17         LUT4 (Prop_lut4_I0_O)        0.124     4.156 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           1.446     5.602    p_2_in3_in
    SLICE_X28Y32         LUT2 (Prop_lut2_I0_O)        0.124     5.726 r  storage_10_reg_0_7_0_5_i_3/O
                         net (fo=4, routed)           1.170     6.896    storage_10_reg_0_7_0_5_i_3_n_0
    SLICE_X28Y41         LUT4 (Prop_lut4_I3_O)        0.124     7.020 f  soc_liteethphymiirx_converter_converter_source_payload_data[7]_i_4/O
                         net (fo=1, routed)           0.801     7.821    soc_liteethphymiirx_converter_converter_source_payload_data[7]_i_4_n_0
    SLICE_X28Y42         LUT4 (Prop_lut4_I1_O)        0.124     7.945 r  soc_liteethphymiirx_converter_converter_source_payload_data[7]_i_3/O
                         net (fo=5, routed)           0.823     8.768    soc_liteethphymiirx_converter_converter_load_part
    SLICE_X28Y43         LUT2 (Prop_lut2_I0_O)        0.124     8.892 r  soc_liteethphymiirx_converter_converter_source_payload_data[3]_i_1/O
                         net (fo=4, routed)           0.477     9.369    soc_liteethphymiirx_converter_converter_source_payload_data[3]_i_1_n_0
    SLICE_X31Y44         FDRE                                         r  soc_liteethphymiirx_converter_converter_source_payload_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.448    41.448    eth_rx_clk
    SLICE_X31Y44         FDRE                                         r  soc_liteethphymiirx_converter_converter_source_payload_data_reg[1]/C
                         clock pessimism              0.079    41.527    
                         clock uncertainty           -0.035    41.492    
    SLICE_X31Y44         FDRE (Setup_fdre_C_CE)      -0.205    41.287    soc_liteethphymiirx_converter_converter_source_payload_data_reg[1]
  -------------------------------------------------------------------
                         required time                         41.287    
                         arrival time                          -9.369    
  -------------------------------------------------------------------
                         slack                                 31.919    

Slack (MET) :             31.919ns  (required time - arrival time)
  Source:                 soc_rx_cdc_graycounter0_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_liteethphymiirx_converter_converter_source_payload_data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.808ns  (logic 1.393ns (17.840%)  route 6.415ns (82.160%))
  Logic Levels:           6  (LUT2=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 41.448 - 40.000 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.560     1.560    eth_rx_clk
    SLICE_X30Y15         FDRE                                         r  soc_rx_cdc_graycounter0_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y15         FDRE (Prop_fdre_C_Q)         0.478     2.038 r  soc_rx_cdc_graycounter0_q_reg[1]/Q
                         net (fo=2, routed)           0.975     3.014    soc_rx_cdc_graycounter0_q[1]
    SLICE_X32Y15         LUT6 (Prop_lut6_I2_O)        0.295     3.309 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.724     4.032    storage_12_reg_i_8_n_0
    SLICE_X31Y17         LUT4 (Prop_lut4_I0_O)        0.124     4.156 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           1.446     5.602    p_2_in3_in
    SLICE_X28Y32         LUT2 (Prop_lut2_I0_O)        0.124     5.726 r  storage_10_reg_0_7_0_5_i_3/O
                         net (fo=4, routed)           1.170     6.896    storage_10_reg_0_7_0_5_i_3_n_0
    SLICE_X28Y41         LUT4 (Prop_lut4_I3_O)        0.124     7.020 f  soc_liteethphymiirx_converter_converter_source_payload_data[7]_i_4/O
                         net (fo=1, routed)           0.801     7.821    soc_liteethphymiirx_converter_converter_source_payload_data[7]_i_4_n_0
    SLICE_X28Y42         LUT4 (Prop_lut4_I1_O)        0.124     7.945 r  soc_liteethphymiirx_converter_converter_source_payload_data[7]_i_3/O
                         net (fo=5, routed)           0.823     8.768    soc_liteethphymiirx_converter_converter_load_part
    SLICE_X28Y43         LUT2 (Prop_lut2_I0_O)        0.124     8.892 r  soc_liteethphymiirx_converter_converter_source_payload_data[3]_i_1/O
                         net (fo=4, routed)           0.477     9.369    soc_liteethphymiirx_converter_converter_source_payload_data[3]_i_1_n_0
    SLICE_X31Y44         FDRE                                         r  soc_liteethphymiirx_converter_converter_source_payload_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.448    41.448    eth_rx_clk
    SLICE_X31Y44         FDRE                                         r  soc_liteethphymiirx_converter_converter_source_payload_data_reg[2]/C
                         clock pessimism              0.079    41.527    
                         clock uncertainty           -0.035    41.492    
    SLICE_X31Y44         FDRE (Setup_fdre_C_CE)      -0.205    41.287    soc_liteethphymiirx_converter_converter_source_payload_data_reg[2]
  -------------------------------------------------------------------
                         required time                         41.287    
                         arrival time                          -9.369    
  -------------------------------------------------------------------
                         slack                                 31.919    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 soc_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.564     0.564    eth_rx_clk
    SLICE_X31Y41         FDRE                                         r  soc_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  soc_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.228     0.933    storage_10_reg_0_7_0_5/ADDRD0
    SLICE_X30Y41         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.833     0.833    storage_10_reg_0_7_0_5/WCLK
    SLICE_X30Y41         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.256     0.577    
    SLICE_X30Y41         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.887    storage_10_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.933    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 soc_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.564     0.564    eth_rx_clk
    SLICE_X31Y41         FDRE                                         r  soc_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  soc_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.228     0.933    storage_10_reg_0_7_0_5/ADDRD0
    SLICE_X30Y41         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.833     0.833    storage_10_reg_0_7_0_5/WCLK
    SLICE_X30Y41         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism             -0.256     0.577    
    SLICE_X30Y41         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.887    storage_10_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.933    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 soc_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.564     0.564    eth_rx_clk
    SLICE_X31Y41         FDRE                                         r  soc_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  soc_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.228     0.933    storage_10_reg_0_7_0_5/ADDRD0
    SLICE_X30Y41         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.833     0.833    storage_10_reg_0_7_0_5/WCLK
    SLICE_X30Y41         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMB/CLK
                         clock pessimism             -0.256     0.577    
    SLICE_X30Y41         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.887    storage_10_reg_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.933    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 soc_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.564     0.564    eth_rx_clk
    SLICE_X31Y41         FDRE                                         r  soc_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  soc_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.228     0.933    storage_10_reg_0_7_0_5/ADDRD0
    SLICE_X30Y41         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.833     0.833    storage_10_reg_0_7_0_5/WCLK
    SLICE_X30Y41         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMB_D1/CLK
                         clock pessimism             -0.256     0.577    
    SLICE_X30Y41         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.887    storage_10_reg_0_7_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.933    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 soc_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.564     0.564    eth_rx_clk
    SLICE_X31Y41         FDRE                                         r  soc_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  soc_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.228     0.933    storage_10_reg_0_7_0_5/ADDRD0
    SLICE_X30Y41         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.833     0.833    storage_10_reg_0_7_0_5/WCLK
    SLICE_X30Y41         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMC/CLK
                         clock pessimism             -0.256     0.577    
    SLICE_X30Y41         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.887    storage_10_reg_0_7_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.933    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 soc_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.564     0.564    eth_rx_clk
    SLICE_X31Y41         FDRE                                         r  soc_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  soc_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.228     0.933    storage_10_reg_0_7_0_5/ADDRD0
    SLICE_X30Y41         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.833     0.833    storage_10_reg_0_7_0_5/WCLK
    SLICE_X30Y41         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMC_D1/CLK
                         clock pessimism             -0.256     0.577    
    SLICE_X30Y41         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.887    storage_10_reg_0_7_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.933    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 soc_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.564     0.564    eth_rx_clk
    SLICE_X31Y41         FDRE                                         r  soc_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  soc_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.228     0.933    storage_10_reg_0_7_0_5/ADDRD0
    SLICE_X30Y41         RAMS32                                       r  storage_10_reg_0_7_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.833     0.833    storage_10_reg_0_7_0_5/WCLK
    SLICE_X30Y41         RAMS32                                       r  storage_10_reg_0_7_0_5/RAMD/CLK
                         clock pessimism             -0.256     0.577    
    SLICE_X30Y41         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.887    storage_10_reg_0_7_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.933    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 soc_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.564     0.564    eth_rx_clk
    SLICE_X31Y41         FDRE                                         r  soc_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  soc_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.228     0.933    storage_10_reg_0_7_0_5/ADDRD0
    SLICE_X30Y41         RAMS32                                       r  storage_10_reg_0_7_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.833     0.833    storage_10_reg_0_7_0_5/WCLK
    SLICE_X30Y41         RAMS32                                       r  storage_10_reg_0_7_0_5/RAMD_D1/CLK
                         clock pessimism             -0.256     0.577    
    SLICE_X30Y41         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.887    storage_10_reg_0_7_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.933    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 soc_rx_converter_converter_source_payload_data_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/DIADI[31]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.164ns (37.829%)  route 0.270ns (62.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.558     0.558    eth_rx_clk
    SLICE_X12Y22         FDRE                                         r  soc_rx_converter_converter_source_payload_data_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y22         FDRE (Prop_fdre_C_Q)         0.164     0.722 r  soc_rx_converter_converter_source_payload_data_reg[37]/Q
                         net (fo=1, routed)           0.270     0.991    soc_rx_converter_converter_source_payload_data[37]
    RAMB36_X0Y3          RAMB36E1                                     r  storage_12_reg/DIADI[31]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.873     0.873    eth_rx_clk
    RAMB36_X0Y3          RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.234     0.639    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[31])
                                                      0.296     0.935    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.935    
                         arrival time                           0.991    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 soc_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.470%)  route 0.280ns (66.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.564     0.564    eth_rx_clk
    SLICE_X31Y41         FDRE                                         r  soc_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  soc_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.280     0.985    storage_10_reg_0_7_6_7/ADDRD1
    SLICE_X30Y40         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.833     0.833    storage_10_reg_0_7_6_7/WCLK
    SLICE_X30Y40         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA/CLK
                         clock pessimism             -0.253     0.580    
    SLICE_X30Y40         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.889    storage_10_reg_0_7_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           0.985    
  -------------------------------------------------------------------
                         slack                                  0.096    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_rx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { eth_clocks_rx_IBUF_BUFG_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y3   storage_12_reg/CLKBWRCLK
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X28Y45  FDPE_10/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X28Y45  FDPE_11/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X10Y26  soc_rx_converter_converter_source_payload_data_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X9Y25   soc_rx_converter_converter_source_payload_data_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X9Y25   soc_rx_converter_converter_source_payload_data_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X9Y25   soc_rx_converter_converter_source_payload_data_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X12Y23  soc_rx_converter_converter_source_payload_data_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X9Y25   soc_rx_converter_converter_source_payload_data_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X9Y25   soc_rx_converter_converter_source_payload_data_reg[15]/C
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y41  storage_10_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y41  storage_10_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y41  storage_10_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y41  storage_10_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y41  storage_10_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y41  storage_10_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y41  storage_10_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y41  storage_10_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y40  storage_10_reg_0_7_6_7/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y40  storage_10_reg_0_7_6_7/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y41  storage_10_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y41  storage_10_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y41  storage_10_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y41  storage_10_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y41  storage_10_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y41  storage_10_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y41  storage_10_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y41  storage_10_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y41  storage_10_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y41  storage_10_reg_0_7_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  eth_tx_clk
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack       27.680ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.680ns  (required time - arrival time)
  Source:                 soc_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        11.733ns  (logic 1.814ns (15.460%)  route 9.919ns (84.540%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 41.495 - 40.000 ) 
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.559     1.559    eth_tx_clk
    SLICE_X29Y17         FDRE                                         r  soc_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y17         FDRE (Prop_fdre_C_Q)         0.419     1.978 r  soc_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           1.142     3.120    soc_tx_cdc_graycounter1_q[2]
    SLICE_X29Y13         LUT4 (Prop_lut4_I0_O)        0.299     3.419 f  soc_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.811     4.230    soc_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X28Y14         LUT6 (Prop_lut6_I0_O)        0.124     4.354 f  soc_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           1.468     5.822    soc_tx_cdc_asyncfifo_readable
    SLICE_X13Y21         LUT3 (Prop_lut3_I0_O)        0.124     5.946 f  soc_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.872     6.819    soc_padding_inserter_source_valid
    SLICE_X12Y25         LUT3 (Prop_lut3_I0_O)        0.124     6.943 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.866     7.809    soc_crc32_inserter_source_valid
    SLICE_X13Y24         LUT5 (Prop_lut5_I2_O)        0.124     7.933 r  soc_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.982     8.915    soc_preamble_inserter_sink_ready
    SLICE_X13Y21         LUT6 (Prop_lut6_I5_O)        0.124     9.039 r  soc_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.439    10.479    soc_tx_converter_converter_mux0
    SLICE_X28Y18         LUT3 (Prop_lut3_I2_O)        0.150    10.629 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           1.052    11.680    soc_tx_converter_converter_mux__0
    SLICE_X29Y17         LUT6 (Prop_lut6_I1_O)        0.326    12.006 r  storage_11_reg_i_3/O
                         net (fo=2, routed)           1.287    13.293    soc_tx_cdc_graycounter1_q_next_binary[4]
    RAMB36_X0Y1          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.495    41.495    eth_tx_clk
    RAMB36_X0Y1          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.574    
                         clock uncertainty           -0.035    41.539    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    40.973    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.973    
                         arrival time                         -13.293    
  -------------------------------------------------------------------
                         slack                                 27.680    

Slack (MET) :             27.903ns  (required time - arrival time)
  Source:                 soc_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        11.510ns  (logic 1.586ns (13.779%)  route 9.924ns (86.221%))
  Logic Levels:           8  (LUT3=2 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 41.495 - 40.000 ) 
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.559     1.559    eth_tx_clk
    SLICE_X29Y17         FDRE                                         r  soc_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y17         FDRE (Prop_fdre_C_Q)         0.419     1.978 r  soc_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           1.142     3.120    soc_tx_cdc_graycounter1_q[2]
    SLICE_X29Y13         LUT4 (Prop_lut4_I0_O)        0.299     3.419 f  soc_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.811     4.230    soc_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X28Y14         LUT6 (Prop_lut6_I0_O)        0.124     4.354 f  soc_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           1.468     5.822    soc_tx_cdc_asyncfifo_readable
    SLICE_X13Y21         LUT3 (Prop_lut3_I0_O)        0.124     5.946 f  soc_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.872     6.819    soc_padding_inserter_source_valid
    SLICE_X12Y25         LUT3 (Prop_lut3_I0_O)        0.124     6.943 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.866     7.809    soc_crc32_inserter_source_valid
    SLICE_X13Y24         LUT5 (Prop_lut5_I2_O)        0.124     7.933 r  soc_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.982     8.915    soc_preamble_inserter_sink_ready
    SLICE_X13Y21         LUT6 (Prop_lut6_I5_O)        0.124     9.039 r  soc_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.298    10.338    soc_tx_converter_converter_mux0
    SLICE_X28Y17         LUT6 (Prop_lut6_I1_O)        0.124    10.462 r  storage_11_reg_i_46/O
                         net (fo=4, routed)           0.829    11.291    storage_11_reg_i_46_n_0
    SLICE_X29Y16         LUT4 (Prop_lut4_I1_O)        0.124    11.415 r  storage_11_reg_i_2/O
                         net (fo=2, routed)           1.655    13.069    soc_tx_cdc_graycounter1_q_next_binary[5]
    RAMB36_X0Y1          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.495    41.495    eth_tx_clk
    RAMB36_X0Y1          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.574    
                         clock uncertainty           -0.035    41.539    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    40.973    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.973    
                         arrival time                         -13.069    
  -------------------------------------------------------------------
                         slack                                 27.903    

Slack (MET) :             27.910ns  (required time - arrival time)
  Source:                 soc_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        11.503ns  (logic 1.814ns (15.770%)  route 9.689ns (84.230%))
  Logic Levels:           8  (LUT3=3 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 41.495 - 40.000 ) 
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.559     1.559    eth_tx_clk
    SLICE_X29Y17         FDRE                                         r  soc_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y17         FDRE (Prop_fdre_C_Q)         0.419     1.978 r  soc_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           1.142     3.120    soc_tx_cdc_graycounter1_q[2]
    SLICE_X29Y13         LUT4 (Prop_lut4_I0_O)        0.299     3.419 f  soc_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.811     4.230    soc_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X28Y14         LUT6 (Prop_lut6_I0_O)        0.124     4.354 f  soc_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           1.468     5.822    soc_tx_cdc_asyncfifo_readable
    SLICE_X13Y21         LUT3 (Prop_lut3_I0_O)        0.124     5.946 f  soc_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.872     6.819    soc_padding_inserter_source_valid
    SLICE_X12Y25         LUT3 (Prop_lut3_I0_O)        0.124     6.943 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.866     7.809    soc_crc32_inserter_source_valid
    SLICE_X13Y24         LUT5 (Prop_lut5_I2_O)        0.124     7.933 r  soc_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.982     8.915    soc_preamble_inserter_sink_ready
    SLICE_X13Y21         LUT6 (Prop_lut6_I5_O)        0.124     9.039 r  soc_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.439    10.479    soc_tx_converter_converter_mux0
    SLICE_X28Y18         LUT3 (Prop_lut3_I2_O)        0.150    10.629 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           1.084    11.713    soc_tx_converter_converter_mux__0
    SLICE_X15Y16         LUT4 (Prop_lut4_I0_O)        0.326    12.039 r  storage_11_reg_i_5/O
                         net (fo=2, routed)           1.024    13.063    soc_tx_cdc_graycounter1_q_next_binary[2]
    RAMB36_X0Y1          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.495    41.495    eth_tx_clk
    RAMB36_X0Y1          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.574    
                         clock uncertainty           -0.035    41.539    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    40.973    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.973    
                         arrival time                         -13.063    
  -------------------------------------------------------------------
                         slack                                 27.910    

Slack (MET) :             28.086ns  (required time - arrival time)
  Source:                 soc_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        11.327ns  (logic 1.814ns (16.015%)  route 9.513ns (83.985%))
  Logic Levels:           8  (LUT3=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 41.495 - 40.000 ) 
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.559     1.559    eth_tx_clk
    SLICE_X29Y17         FDRE                                         r  soc_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y17         FDRE (Prop_fdre_C_Q)         0.419     1.978 r  soc_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           1.142     3.120    soc_tx_cdc_graycounter1_q[2]
    SLICE_X29Y13         LUT4 (Prop_lut4_I0_O)        0.299     3.419 f  soc_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.811     4.230    soc_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X28Y14         LUT6 (Prop_lut6_I0_O)        0.124     4.354 f  soc_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           1.468     5.822    soc_tx_cdc_asyncfifo_readable
    SLICE_X13Y21         LUT3 (Prop_lut3_I0_O)        0.124     5.946 f  soc_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.872     6.819    soc_padding_inserter_source_valid
    SLICE_X12Y25         LUT3 (Prop_lut3_I0_O)        0.124     6.943 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.866     7.809    soc_crc32_inserter_source_valid
    SLICE_X13Y24         LUT5 (Prop_lut5_I2_O)        0.124     7.933 r  soc_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.982     8.915    soc_preamble_inserter_sink_ready
    SLICE_X13Y21         LUT6 (Prop_lut6_I5_O)        0.124     9.039 r  soc_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.439    10.479    soc_tx_converter_converter_mux0
    SLICE_X28Y18         LUT3 (Prop_lut3_I2_O)        0.150    10.629 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           1.082    11.711    soc_tx_converter_converter_mux__0
    SLICE_X15Y16         LUT3 (Prop_lut3_I1_O)        0.326    12.037 r  storage_11_reg_i_6/O
                         net (fo=2, routed)           0.850    12.886    soc_tx_cdc_graycounter1_q_next_binary[1]
    RAMB36_X0Y1          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.495    41.495    eth_tx_clk
    RAMB36_X0Y1          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.574    
                         clock uncertainty           -0.035    41.539    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    40.973    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.973    
                         arrival time                         -12.886    
  -------------------------------------------------------------------
                         slack                                 28.086    

Slack (MET) :             28.089ns  (required time - arrival time)
  Source:                 soc_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        11.324ns  (logic 1.814ns (16.019%)  route 9.510ns (83.981%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 41.495 - 40.000 ) 
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.559     1.559    eth_tx_clk
    SLICE_X29Y17         FDRE                                         r  soc_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y17         FDRE (Prop_fdre_C_Q)         0.419     1.978 r  soc_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           1.142     3.120    soc_tx_cdc_graycounter1_q[2]
    SLICE_X29Y13         LUT4 (Prop_lut4_I0_O)        0.299     3.419 f  soc_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.811     4.230    soc_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X28Y14         LUT6 (Prop_lut6_I0_O)        0.124     4.354 f  soc_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           1.468     5.822    soc_tx_cdc_asyncfifo_readable
    SLICE_X13Y21         LUT3 (Prop_lut3_I0_O)        0.124     5.946 f  soc_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.872     6.819    soc_padding_inserter_source_valid
    SLICE_X12Y25         LUT3 (Prop_lut3_I0_O)        0.124     6.943 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.866     7.809    soc_crc32_inserter_source_valid
    SLICE_X13Y24         LUT5 (Prop_lut5_I2_O)        0.124     7.933 r  soc_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.982     8.915    soc_preamble_inserter_sink_ready
    SLICE_X13Y21         LUT6 (Prop_lut6_I5_O)        0.124     9.039 r  soc_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.439    10.479    soc_tx_converter_converter_mux0
    SLICE_X28Y18         LUT3 (Prop_lut3_I2_O)        0.150    10.629 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.648    11.276    soc_tx_converter_converter_mux__0
    SLICE_X29Y17         LUT5 (Prop_lut5_I2_O)        0.326    11.602 r  storage_11_reg_i_4/O
                         net (fo=2, routed)           1.281    12.883    soc_tx_cdc_graycounter1_q_next_binary[3]
    RAMB36_X0Y1          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.495    41.495    eth_tx_clk
    RAMB36_X0Y1          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.574    
                         clock uncertainty           -0.035    41.539    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    40.973    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.973    
                         arrival time                         -12.883    
  -------------------------------------------------------------------
                         slack                                 28.089    

Slack (MET) :             28.147ns  (required time - arrival time)
  Source:                 soc_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        11.266ns  (logic 1.814ns (16.102%)  route 9.452ns (83.898%))
  Logic Levels:           8  (LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 41.495 - 40.000 ) 
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.559     1.559    eth_tx_clk
    SLICE_X29Y17         FDRE                                         r  soc_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y17         FDRE (Prop_fdre_C_Q)         0.419     1.978 r  soc_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           1.142     3.120    soc_tx_cdc_graycounter1_q[2]
    SLICE_X29Y13         LUT4 (Prop_lut4_I0_O)        0.299     3.419 f  soc_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.811     4.230    soc_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X28Y14         LUT6 (Prop_lut6_I0_O)        0.124     4.354 f  soc_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           1.468     5.822    soc_tx_cdc_asyncfifo_readable
    SLICE_X13Y21         LUT3 (Prop_lut3_I0_O)        0.124     5.946 f  soc_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.872     6.819    soc_padding_inserter_source_valid
    SLICE_X12Y25         LUT3 (Prop_lut3_I0_O)        0.124     6.943 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.866     7.809    soc_crc32_inserter_source_valid
    SLICE_X13Y24         LUT5 (Prop_lut5_I2_O)        0.124     7.933 r  soc_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.982     8.915    soc_preamble_inserter_sink_ready
    SLICE_X13Y21         LUT6 (Prop_lut6_I5_O)        0.124     9.039 r  soc_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.439    10.479    soc_tx_converter_converter_mux0
    SLICE_X28Y18         LUT3 (Prop_lut3_I2_O)        0.150    10.629 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.800    11.429    soc_tx_converter_converter_mux__0
    SLICE_X15Y16         LUT2 (Prop_lut2_I1_O)        0.326    11.755 r  storage_11_reg_i_7/O
                         net (fo=2, routed)           1.071    12.825    soc_tx_cdc_graycounter1_q_next_binary[0]
    RAMB36_X0Y1          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.495    41.495    eth_tx_clk
    RAMB36_X0Y1          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.574    
                         clock uncertainty           -0.035    41.539    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    40.973    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.973    
                         arrival time                         -12.825    
  -------------------------------------------------------------------
                         slack                                 28.147    

Slack (MET) :             28.928ns  (required time - arrival time)
  Source:                 soc_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_tx_cdc_graycounter1_q_binary_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        10.967ns  (logic 1.814ns (16.541%)  route 9.153ns (83.459%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 41.443 - 40.000 ) 
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.559     1.559    eth_tx_clk
    SLICE_X29Y17         FDRE                                         r  soc_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y17         FDRE (Prop_fdre_C_Q)         0.419     1.978 r  soc_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           1.142     3.120    soc_tx_cdc_graycounter1_q[2]
    SLICE_X29Y13         LUT4 (Prop_lut4_I0_O)        0.299     3.419 f  soc_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.811     4.230    soc_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X28Y14         LUT6 (Prop_lut6_I0_O)        0.124     4.354 f  soc_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           1.468     5.822    soc_tx_cdc_asyncfifo_readable
    SLICE_X13Y21         LUT3 (Prop_lut3_I0_O)        0.124     5.946 f  soc_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.872     6.819    soc_padding_inserter_source_valid
    SLICE_X12Y25         LUT3 (Prop_lut3_I0_O)        0.124     6.943 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.866     7.809    soc_crc32_inserter_source_valid
    SLICE_X13Y24         LUT5 (Prop_lut5_I2_O)        0.124     7.933 r  soc_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.982     8.915    soc_preamble_inserter_sink_ready
    SLICE_X13Y21         LUT6 (Prop_lut6_I5_O)        0.124     9.039 r  soc_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.439    10.479    soc_tx_converter_converter_mux0
    SLICE_X28Y18         LUT3 (Prop_lut3_I2_O)        0.150    10.629 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           1.052    11.680    soc_tx_converter_converter_mux__0
    SLICE_X29Y17         LUT6 (Prop_lut6_I1_O)        0.326    12.006 r  storage_11_reg_i_3/O
                         net (fo=2, routed)           0.520    12.526    soc_tx_cdc_graycounter1_q_next_binary[4]
    SLICE_X28Y16         FDRE                                         r  soc_tx_cdc_graycounter1_q_binary_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.443    41.443    eth_tx_clk
    SLICE_X28Y16         FDRE                                         r  soc_tx_cdc_graycounter1_q_binary_reg[4]/C
                         clock pessimism              0.093    41.536    
                         clock uncertainty           -0.035    41.501    
    SLICE_X28Y16         FDRE (Setup_fdre_C_D)       -0.047    41.454    soc_tx_cdc_graycounter1_q_binary_reg[4]
  -------------------------------------------------------------------
                         required time                         41.454    
                         arrival time                         -12.526    
  -------------------------------------------------------------------
                         slack                                 28.928    

Slack (MET) :             28.999ns  (required time - arrival time)
  Source:                 soc_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_tx_cdc_graycounter1_q_binary_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        10.871ns  (logic 1.814ns (16.687%)  route 9.057ns (83.313%))
  Logic Levels:           8  (LUT3=3 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 41.446 - 40.000 ) 
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.559     1.559    eth_tx_clk
    SLICE_X29Y17         FDRE                                         r  soc_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y17         FDRE (Prop_fdre_C_Q)         0.419     1.978 r  soc_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           1.142     3.120    soc_tx_cdc_graycounter1_q[2]
    SLICE_X29Y13         LUT4 (Prop_lut4_I0_O)        0.299     3.419 f  soc_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.811     4.230    soc_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X28Y14         LUT6 (Prop_lut6_I0_O)        0.124     4.354 f  soc_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           1.468     5.822    soc_tx_cdc_asyncfifo_readable
    SLICE_X13Y21         LUT3 (Prop_lut3_I0_O)        0.124     5.946 f  soc_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.872     6.819    soc_padding_inserter_source_valid
    SLICE_X12Y25         LUT3 (Prop_lut3_I0_O)        0.124     6.943 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.866     7.809    soc_crc32_inserter_source_valid
    SLICE_X13Y24         LUT5 (Prop_lut5_I2_O)        0.124     7.933 r  soc_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.982     8.915    soc_preamble_inserter_sink_ready
    SLICE_X13Y21         LUT6 (Prop_lut6_I5_O)        0.124     9.039 r  soc_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.439    10.479    soc_tx_converter_converter_mux0
    SLICE_X28Y18         LUT3 (Prop_lut3_I2_O)        0.150    10.629 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           1.084    11.713    soc_tx_converter_converter_mux__0
    SLICE_X15Y16         LUT4 (Prop_lut4_I0_O)        0.326    12.039 r  storage_11_reg_i_5/O
                         net (fo=2, routed)           0.392    12.430    soc_tx_cdc_graycounter1_q_next_binary[2]
    SLICE_X15Y16         FDRE                                         r  soc_tx_cdc_graycounter1_q_binary_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.446    41.446    eth_tx_clk
    SLICE_X15Y16         FDRE                                         r  soc_tx_cdc_graycounter1_q_binary_reg[2]/C
                         clock pessimism              0.079    41.525    
                         clock uncertainty           -0.035    41.490    
    SLICE_X15Y16         FDRE (Setup_fdre_C_D)       -0.061    41.429    soc_tx_cdc_graycounter1_q_binary_reg[2]
  -------------------------------------------------------------------
                         required time                         41.429    
                         arrival time                         -12.430    
  -------------------------------------------------------------------
                         slack                                 28.999    

Slack (MET) :             29.328ns  (required time - arrival time)
  Source:                 soc_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_tx_cdc_graycounter1_q_binary_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        10.535ns  (logic 1.814ns (17.218%)  route 8.721ns (82.782%))
  Logic Levels:           8  (LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 41.446 - 40.000 ) 
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.559     1.559    eth_tx_clk
    SLICE_X29Y17         FDRE                                         r  soc_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y17         FDRE (Prop_fdre_C_Q)         0.419     1.978 r  soc_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           1.142     3.120    soc_tx_cdc_graycounter1_q[2]
    SLICE_X29Y13         LUT4 (Prop_lut4_I0_O)        0.299     3.419 f  soc_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.811     4.230    soc_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X28Y14         LUT6 (Prop_lut6_I0_O)        0.124     4.354 f  soc_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           1.468     5.822    soc_tx_cdc_asyncfifo_readable
    SLICE_X13Y21         LUT3 (Prop_lut3_I0_O)        0.124     5.946 f  soc_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.872     6.819    soc_padding_inserter_source_valid
    SLICE_X12Y25         LUT3 (Prop_lut3_I0_O)        0.124     6.943 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.866     7.809    soc_crc32_inserter_source_valid
    SLICE_X13Y24         LUT5 (Prop_lut5_I2_O)        0.124     7.933 r  soc_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.982     8.915    soc_preamble_inserter_sink_ready
    SLICE_X13Y21         LUT6 (Prop_lut6_I5_O)        0.124     9.039 r  soc_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.439    10.479    soc_tx_converter_converter_mux0
    SLICE_X28Y18         LUT3 (Prop_lut3_I2_O)        0.150    10.629 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.800    11.429    soc_tx_converter_converter_mux__0
    SLICE_X15Y16         LUT2 (Prop_lut2_I1_O)        0.326    11.755 r  storage_11_reg_i_7/O
                         net (fo=2, routed)           0.340    12.095    soc_tx_cdc_graycounter1_q_next_binary[0]
    SLICE_X15Y16         FDRE                                         r  soc_tx_cdc_graycounter1_q_binary_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.446    41.446    eth_tx_clk
    SLICE_X15Y16         FDRE                                         r  soc_tx_cdc_graycounter1_q_binary_reg[0]/C
                         clock pessimism              0.079    41.525    
                         clock uncertainty           -0.035    41.490    
    SLICE_X15Y16         FDRE (Setup_fdre_C_D)       -0.067    41.423    soc_tx_cdc_graycounter1_q_binary_reg[0]
  -------------------------------------------------------------------
                         required time                         41.423    
                         arrival time                         -12.095    
  -------------------------------------------------------------------
                         slack                                 29.328    

Slack (MET) :             29.427ns  (required time - arrival time)
  Source:                 soc_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_tx_cdc_graycounter1_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        10.251ns  (logic 1.612ns (15.726%)  route 8.639ns (84.274%))
  Logic Levels:           8  (LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 41.443 - 40.000 ) 
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.559     1.559    eth_tx_clk
    SLICE_X29Y17         FDRE                                         r  soc_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y17         FDRE (Prop_fdre_C_Q)         0.419     1.978 r  soc_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           1.142     3.120    soc_tx_cdc_graycounter1_q[2]
    SLICE_X29Y13         LUT4 (Prop_lut4_I0_O)        0.299     3.419 f  soc_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.811     4.230    soc_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X28Y14         LUT6 (Prop_lut6_I0_O)        0.124     4.354 f  soc_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           1.468     5.822    soc_tx_cdc_asyncfifo_readable
    SLICE_X13Y21         LUT3 (Prop_lut3_I0_O)        0.124     5.946 f  soc_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.872     6.819    soc_padding_inserter_source_valid
    SLICE_X12Y25         LUT3 (Prop_lut3_I0_O)        0.124     6.943 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.866     7.809    soc_crc32_inserter_source_valid
    SLICE_X13Y24         LUT5 (Prop_lut5_I2_O)        0.124     7.933 r  soc_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.982     8.915    soc_preamble_inserter_sink_ready
    SLICE_X13Y21         LUT6 (Prop_lut6_I5_O)        0.124     9.039 r  soc_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.298    10.338    soc_tx_converter_converter_mux0
    SLICE_X28Y17         LUT6 (Prop_lut6_I1_O)        0.124    10.462 r  storage_11_reg_i_46/O
                         net (fo=4, routed)           0.651    11.113    storage_11_reg_i_46_n_0
    SLICE_X29Y16         LUT5 (Prop_lut5_I1_O)        0.150    11.263 r  soc_tx_cdc_graycounter1_q[6]_i_1/O
                         net (fo=2, routed)           0.547    11.810    soc_tx_cdc_graycounter1_q_next_binary__0[6]
    SLICE_X29Y16         FDRE                                         r  soc_tx_cdc_graycounter1_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.443    41.443    eth_tx_clk
    SLICE_X29Y16         FDRE                                         r  soc_tx_cdc_graycounter1_q_reg[6]/C
                         clock pessimism              0.093    41.536    
                         clock uncertainty           -0.035    41.501    
    SLICE_X29Y16         FDRE (Setup_fdre_C_D)       -0.264    41.237    soc_tx_cdc_graycounter1_q_reg[6]
  -------------------------------------------------------------------
                         required time                         41.237    
                         arrival time                         -11.810    
  -------------------------------------------------------------------
                         slack                                 29.427    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl5_regs0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl5_regs1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.561     0.561    eth_tx_clk
    SLICE_X29Y14         FDRE                                         r  vns_xilinxmultiregimpl5_regs0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y14         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  vns_xilinxmultiregimpl5_regs0_reg[6]/Q
                         net (fo=1, routed)           0.056     0.757    vns_xilinxmultiregimpl5_regs0[6]
    SLICE_X29Y14         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.830     0.830    eth_tx_clk
    SLICE_X29Y14         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[6]/C
                         clock pessimism             -0.269     0.561    
    SLICE_X29Y14         FDRE (Hold_fdre_C_D)         0.076     0.637    vns_xilinxmultiregimpl5_regs1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.637    
                         arrival time                           0.757    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl5_regs0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl5_regs1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.561     0.561    eth_tx_clk
    SLICE_X29Y14         FDRE                                         r  vns_xilinxmultiregimpl5_regs0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y14         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  vns_xilinxmultiregimpl5_regs0_reg[0]/Q
                         net (fo=1, routed)           0.056     0.757    vns_xilinxmultiregimpl5_regs0[0]
    SLICE_X29Y14         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.830     0.830    eth_tx_clk
    SLICE_X29Y14         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[0]/C
                         clock pessimism             -0.269     0.561    
    SLICE_X29Y14         FDRE (Hold_fdre_C_D)         0.075     0.636    vns_xilinxmultiregimpl5_regs1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.636    
                         arrival time                           0.757    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl5_regs0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl5_regs1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.562     0.562    eth_tx_clk
    SLICE_X29Y12         FDRE                                         r  vns_xilinxmultiregimpl5_regs0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y12         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  vns_xilinxmultiregimpl5_regs0_reg[1]/Q
                         net (fo=1, routed)           0.056     0.758    vns_xilinxmultiregimpl5_regs0[1]
    SLICE_X29Y12         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.831     0.831    eth_tx_clk
    SLICE_X29Y12         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[1]/C
                         clock pessimism             -0.269     0.562    
    SLICE_X29Y12         FDRE (Hold_fdre_C_D)         0.075     0.637    vns_xilinxmultiregimpl5_regs1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.637    
                         arrival time                           0.758    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl5_regs0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl5_regs1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.562     0.562    eth_tx_clk
    SLICE_X29Y12         FDRE                                         r  vns_xilinxmultiregimpl5_regs0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y12         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  vns_xilinxmultiregimpl5_regs0_reg[2]/Q
                         net (fo=1, routed)           0.056     0.758    vns_xilinxmultiregimpl5_regs0[2]
    SLICE_X29Y12         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.831     0.831    eth_tx_clk
    SLICE_X29Y12         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[2]/C
                         clock pessimism             -0.269     0.562    
    SLICE_X29Y12         FDRE (Hold_fdre_C_D)         0.071     0.633    vns_xilinxmultiregimpl5_regs1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.633    
                         arrival time                           0.758    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl5_regs0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl5_regs1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.561     0.561    eth_tx_clk
    SLICE_X29Y14         FDRE                                         r  vns_xilinxmultiregimpl5_regs0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y14         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  vns_xilinxmultiregimpl5_regs0_reg[5]/Q
                         net (fo=1, routed)           0.056     0.757    vns_xilinxmultiregimpl5_regs0[5]
    SLICE_X29Y14         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.830     0.830    eth_tx_clk
    SLICE_X29Y14         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[5]/C
                         clock pessimism             -0.269     0.561    
    SLICE_X29Y14         FDRE (Hold_fdre_C_D)         0.071     0.632    vns_xilinxmultiregimpl5_regs1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.632    
                         arrival time                           0.757    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl5_regs0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl5_regs1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.561     0.561    eth_tx_clk
    SLICE_X28Y14         FDRE                                         r  vns_xilinxmultiregimpl5_regs0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y14         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  vns_xilinxmultiregimpl5_regs0_reg[4]/Q
                         net (fo=1, routed)           0.058     0.759    vns_xilinxmultiregimpl5_regs0[4]
    SLICE_X28Y14         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.830     0.830    eth_tx_clk
    SLICE_X28Y14         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[4]/C
                         clock pessimism             -0.269     0.561    
    SLICE_X28Y14         FDRE (Hold_fdre_C_D)         0.071     0.632    vns_xilinxmultiregimpl5_regs1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.632    
                         arrival time                           0.759    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl5_regs0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl5_regs1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.561     0.561    eth_tx_clk
    SLICE_X28Y14         FDRE                                         r  vns_xilinxmultiregimpl5_regs0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y14         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  vns_xilinxmultiregimpl5_regs0_reg[3]/Q
                         net (fo=1, routed)           0.065     0.767    vns_xilinxmultiregimpl5_regs0[3]
    SLICE_X28Y14         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.830     0.830    eth_tx_clk
    SLICE_X28Y14         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[3]/C
                         clock pessimism             -0.269     0.561    
    SLICE_X28Y14         FDRE (Hold_fdre_C_D)         0.075     0.636    vns_xilinxmultiregimpl5_regs1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.636    
                         arrival time                           0.767    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 soc_tx_cdc_graycounter1_q_binary_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_tx_cdc_graycounter1_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.186ns (71.492%)  route 0.074ns (28.508%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.560     0.560    eth_tx_clk
    SLICE_X28Y16         FDRE                                         r  soc_tx_cdc_graycounter1_q_binary_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y16         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  soc_tx_cdc_graycounter1_q_binary_reg[5]/Q
                         net (fo=4, routed)           0.074     0.775    soc_tx_cdc_graycounter1_q_binary_reg__0[5]
    SLICE_X29Y16         LUT4 (Prop_lut4_I0_O)        0.045     0.820 r  soc_tx_cdc_graycounter1_q[4]_i_1/O
                         net (fo=1, routed)           0.000     0.820    soc_tx_cdc_graycounter1_q_next[4]
    SLICE_X29Y16         FDRE                                         r  soc_tx_cdc_graycounter1_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.828     0.828    eth_tx_clk
    SLICE_X29Y16         FDRE                                         r  soc_tx_cdc_graycounter1_q_reg[4]/C
                         clock pessimism             -0.255     0.573    
    SLICE_X29Y16         FDRE (Hold_fdre_C_D)         0.092     0.665    soc_tx_cdc_graycounter1_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.665    
                         arrival time                           0.820    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 soc_crc32_inserter_reg_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_crc32_inserter_reg_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.209ns (62.570%)  route 0.125ns (37.430%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.558     0.558    eth_tx_clk
    SLICE_X8Y22          FDSE                                         r  soc_crc32_inserter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDSE (Prop_fdse_C_Q)         0.164     0.722 r  soc_crc32_inserter_reg_reg[0]/Q
                         net (fo=2, routed)           0.125     0.847    soc_crc32_inserter_reg_reg_n_0_[0]
    SLICE_X10Y22         LUT5 (Prop_lut5_I4_O)        0.045     0.892 r  soc_crc32_inserter_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     0.892    soc_crc32_inserter_next_reg[8]
    SLICE_X10Y22         FDSE                                         r  soc_crc32_inserter_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.825     0.825    eth_tx_clk
    SLICE_X10Y22         FDSE                                         r  soc_crc32_inserter_reg_reg[8]/C
                         clock pessimism             -0.234     0.591    
    SLICE_X10Y22         FDSE (Hold_fdse_C_D)         0.121     0.712    soc_crc32_inserter_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.712    
                         arrival time                           0.892    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 soc_crc32_inserter_reg_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_crc32_inserter_reg_reg[18]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.969%)  route 0.152ns (45.031%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.558     0.558    eth_tx_clk
    SLICE_X11Y22         FDSE                                         r  soc_crc32_inserter_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y22         FDSE (Prop_fdse_C_Q)         0.141     0.699 r  soc_crc32_inserter_reg_reg[10]/Q
                         net (fo=2, routed)           0.152     0.851    p_25_in
    SLICE_X9Y22          LUT4 (Prop_lut4_I3_O)        0.045     0.896 r  soc_crc32_inserter_reg[18]_i_1/O
                         net (fo=1, routed)           0.000     0.896    soc_crc32_inserter_next_reg[18]
    SLICE_X9Y22          FDSE                                         r  soc_crc32_inserter_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.825     0.825    eth_tx_clk
    SLICE_X9Y22          FDSE                                         r  soc_crc32_inserter_reg_reg[18]/C
                         clock pessimism             -0.234     0.591    
    SLICE_X9Y22          FDSE (Hold_fdse_C_D)         0.092     0.683    soc_crc32_inserter_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.683    
                         arrival time                           0.896    
  -------------------------------------------------------------------
                         slack                                  0.213    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_tx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { eth_clocks_tx_IBUF_BUFG_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y1   storage_11_reg/CLKARDCLK
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X28Y42  FDPE_8/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X28Y42  FDPE_9/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X15Y16  soc_tx_cdc_graycounter1_q_binary_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X15Y16  soc_tx_cdc_graycounter1_q_binary_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X15Y16  soc_tx_cdc_graycounter1_q_binary_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X29Y17  soc_tx_cdc_graycounter1_q_binary_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X28Y16  soc_tx_cdc_graycounter1_q_binary_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X28Y16  soc_tx_cdc_graycounter1_q_binary_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X28Y16  soc_tx_cdc_graycounter1_q_binary_reg[6]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X28Y42  FDPE_8/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X28Y42  FDPE_9/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X15Y16  soc_tx_cdc_graycounter1_q_binary_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X15Y16  soc_tx_cdc_graycounter1_q_binary_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X15Y16  soc_tx_cdc_graycounter1_q_binary_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y17  soc_tx_cdc_graycounter1_q_binary_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y17  soc_tx_cdc_graycounter1_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y17  soc_tx_cdc_graycounter1_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y29  soc_tx_gap_inserter_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y29  soc_tx_gap_inserter_counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y21  soc_tx_converter_converter_mux_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y21  soc_tx_last_be_ongoing_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y28  vns_liteethmacgap_state_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X15Y28  soc_padding_inserter_counter_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X15Y28  soc_padding_inserter_counter_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X15Y28  soc_padding_inserter_counter_reg[15]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X28Y42  FDPE_8/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X28Y42  FDPE_8/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X28Y42  FDPE_9/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X28Y42  FDPE_9/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32/decoded_rs1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.301ns  (logic 4.162ns (44.749%)  route 5.139ns (55.251%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 11.440 - 10.000 ) 
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3738, routed)        1.602     1.602    sys_clk
    RAMB18_X2Y10         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     4.056 r  tag_mem_reg/DOADO[13]
                         net (fo=2, routed)           1.165     5.220    picorv32/tag_mem_reg[13]
    SLICE_X57Y28         LUT6 (Prop_lut6_I1_O)        0.124     5.344 r  picorv32/tag_mem_reg_i_8/O
                         net (fo=1, routed)           0.000     5.344    picorv32/tag_mem_reg_i_8_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.876 r  picorv32/tag_mem_reg_i_3/CO[3]
                         net (fo=6, routed)           0.939     6.815    picorv32/soc_netsoc_interface0_wb_sdram_ack0
    SLICE_X52Y25         LUT6 (Prop_lut6_I4_O)        0.124     6.939 r  picorv32/vns_netsoc_count[0]_i_4/O
                         net (fo=3, routed)           0.445     7.384    picorv32/vns_netsoc_count[0]_i_4_n_0
    SLICE_X53Y23         LUT4 (Prop_lut4_I2_O)        0.124     7.508 r  picorv32/mem_rdata_q[31]_i_2/O
                         net (fo=52, routed)          0.529     8.037    picorv32/mem_rdata_q[23]_i_2_n_0
    SLICE_X50Y24         LUT3 (Prop_lut3_I1_O)        0.116     8.153 r  picorv32/mem_rdata_q[3]_i_1/O
                         net (fo=13, routed)          0.697     8.850    picorv32/mem_rdata_q[3]_i_1_n_0
    SLICE_X51Y24         LUT2 (Prop_lut2_I1_O)        0.356     9.206 f  picorv32/decoded_rs1[0]_i_2/O
                         net (fo=2, routed)           0.884    10.090    picorv32/decoded_rs1[0]_i_2_n_0
    SLICE_X52Y24         LUT6 (Prop_lut6_I3_O)        0.332    10.422 r  picorv32/decoded_rs1[0]_i_1/O
                         net (fo=5, routed)           0.480    10.903    picorv32/decoded_rs1[0]_i_1_n_0
    SLICE_X53Y23         FDRE                                         r  picorv32/decoded_rs1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3738, routed)        1.440    11.440    picorv32/clk100
    SLICE_X53Y23         FDRE                                         r  picorv32/decoded_rs1_reg[0]/C
                         clock pessimism              0.079    11.519    
                         clock uncertainty           -0.057    11.463    
    SLICE_X53Y23         FDRE (Setup_fdre_C_R)       -0.429    11.034    picorv32/decoded_rs1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.034    
                         arrival time                         -10.903    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32/decoded_rs1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.301ns  (logic 4.162ns (44.749%)  route 5.139ns (55.251%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 11.440 - 10.000 ) 
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3738, routed)        1.602     1.602    sys_clk
    RAMB18_X2Y10         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     4.056 r  tag_mem_reg/DOADO[13]
                         net (fo=2, routed)           1.165     5.220    picorv32/tag_mem_reg[13]
    SLICE_X57Y28         LUT6 (Prop_lut6_I1_O)        0.124     5.344 r  picorv32/tag_mem_reg_i_8/O
                         net (fo=1, routed)           0.000     5.344    picorv32/tag_mem_reg_i_8_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.876 r  picorv32/tag_mem_reg_i_3/CO[3]
                         net (fo=6, routed)           0.939     6.815    picorv32/soc_netsoc_interface0_wb_sdram_ack0
    SLICE_X52Y25         LUT6 (Prop_lut6_I4_O)        0.124     6.939 r  picorv32/vns_netsoc_count[0]_i_4/O
                         net (fo=3, routed)           0.445     7.384    picorv32/vns_netsoc_count[0]_i_4_n_0
    SLICE_X53Y23         LUT4 (Prop_lut4_I2_O)        0.124     7.508 r  picorv32/mem_rdata_q[31]_i_2/O
                         net (fo=52, routed)          0.529     8.037    picorv32/mem_rdata_q[23]_i_2_n_0
    SLICE_X50Y24         LUT3 (Prop_lut3_I1_O)        0.116     8.153 r  picorv32/mem_rdata_q[3]_i_1/O
                         net (fo=13, routed)          0.697     8.850    picorv32/mem_rdata_q[3]_i_1_n_0
    SLICE_X51Y24         LUT2 (Prop_lut2_I1_O)        0.356     9.206 f  picorv32/decoded_rs1[0]_i_2/O
                         net (fo=2, routed)           0.884    10.090    picorv32/decoded_rs1[0]_i_2_n_0
    SLICE_X52Y24         LUT6 (Prop_lut6_I3_O)        0.332    10.422 r  picorv32/decoded_rs1[0]_i_1/O
                         net (fo=5, routed)           0.480    10.903    picorv32/decoded_rs1[0]_i_1_n_0
    SLICE_X53Y23         FDRE                                         r  picorv32/decoded_rs1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3738, routed)        1.440    11.440    picorv32/clk100
    SLICE_X53Y23         FDRE                                         r  picorv32/decoded_rs1_reg[1]/C
                         clock pessimism              0.079    11.519    
                         clock uncertainty           -0.057    11.463    
    SLICE_X53Y23         FDRE (Setup_fdre_C_R)       -0.429    11.034    picorv32/decoded_rs1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.034    
                         arrival time                         -10.903    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32/decoded_rs1_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.301ns  (logic 4.162ns (44.749%)  route 5.139ns (55.251%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 11.440 - 10.000 ) 
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3738, routed)        1.602     1.602    sys_clk
    RAMB18_X2Y10         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     4.056 r  tag_mem_reg/DOADO[13]
                         net (fo=2, routed)           1.165     5.220    picorv32/tag_mem_reg[13]
    SLICE_X57Y28         LUT6 (Prop_lut6_I1_O)        0.124     5.344 r  picorv32/tag_mem_reg_i_8/O
                         net (fo=1, routed)           0.000     5.344    picorv32/tag_mem_reg_i_8_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.876 r  picorv32/tag_mem_reg_i_3/CO[3]
                         net (fo=6, routed)           0.939     6.815    picorv32/soc_netsoc_interface0_wb_sdram_ack0
    SLICE_X52Y25         LUT6 (Prop_lut6_I4_O)        0.124     6.939 r  picorv32/vns_netsoc_count[0]_i_4/O
                         net (fo=3, routed)           0.445     7.384    picorv32/vns_netsoc_count[0]_i_4_n_0
    SLICE_X53Y23         LUT4 (Prop_lut4_I2_O)        0.124     7.508 r  picorv32/mem_rdata_q[31]_i_2/O
                         net (fo=52, routed)          0.529     8.037    picorv32/mem_rdata_q[23]_i_2_n_0
    SLICE_X50Y24         LUT3 (Prop_lut3_I1_O)        0.116     8.153 r  picorv32/mem_rdata_q[3]_i_1/O
                         net (fo=13, routed)          0.697     8.850    picorv32/mem_rdata_q[3]_i_1_n_0
    SLICE_X51Y24         LUT2 (Prop_lut2_I1_O)        0.356     9.206 f  picorv32/decoded_rs1[0]_i_2/O
                         net (fo=2, routed)           0.884    10.090    picorv32/decoded_rs1[0]_i_2_n_0
    SLICE_X52Y24         LUT6 (Prop_lut6_I3_O)        0.332    10.422 r  picorv32/decoded_rs1[0]_i_1/O
                         net (fo=5, routed)           0.480    10.903    picorv32/decoded_rs1[0]_i_1_n_0
    SLICE_X53Y23         FDRE                                         r  picorv32/decoded_rs1_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3738, routed)        1.440    11.440    picorv32/clk100
    SLICE_X53Y23         FDRE                                         r  picorv32/decoded_rs1_reg[2]/C
                         clock pessimism              0.079    11.519    
                         clock uncertainty           -0.057    11.463    
    SLICE_X53Y23         FDRE (Setup_fdre_C_R)       -0.429    11.034    picorv32/decoded_rs1_reg[2]
  -------------------------------------------------------------------
                         required time                         11.034    
                         arrival time                         -10.903    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32/decoded_rs1_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.301ns  (logic 4.162ns (44.749%)  route 5.139ns (55.251%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 11.440 - 10.000 ) 
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3738, routed)        1.602     1.602    sys_clk
    RAMB18_X2Y10         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     4.056 r  tag_mem_reg/DOADO[13]
                         net (fo=2, routed)           1.165     5.220    picorv32/tag_mem_reg[13]
    SLICE_X57Y28         LUT6 (Prop_lut6_I1_O)        0.124     5.344 r  picorv32/tag_mem_reg_i_8/O
                         net (fo=1, routed)           0.000     5.344    picorv32/tag_mem_reg_i_8_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.876 r  picorv32/tag_mem_reg_i_3/CO[3]
                         net (fo=6, routed)           0.939     6.815    picorv32/soc_netsoc_interface0_wb_sdram_ack0
    SLICE_X52Y25         LUT6 (Prop_lut6_I4_O)        0.124     6.939 r  picorv32/vns_netsoc_count[0]_i_4/O
                         net (fo=3, routed)           0.445     7.384    picorv32/vns_netsoc_count[0]_i_4_n_0
    SLICE_X53Y23         LUT4 (Prop_lut4_I2_O)        0.124     7.508 r  picorv32/mem_rdata_q[31]_i_2/O
                         net (fo=52, routed)          0.529     8.037    picorv32/mem_rdata_q[23]_i_2_n_0
    SLICE_X50Y24         LUT3 (Prop_lut3_I1_O)        0.116     8.153 r  picorv32/mem_rdata_q[3]_i_1/O
                         net (fo=13, routed)          0.697     8.850    picorv32/mem_rdata_q[3]_i_1_n_0
    SLICE_X51Y24         LUT2 (Prop_lut2_I1_O)        0.356     9.206 f  picorv32/decoded_rs1[0]_i_2/O
                         net (fo=2, routed)           0.884    10.090    picorv32/decoded_rs1[0]_i_2_n_0
    SLICE_X52Y24         LUT6 (Prop_lut6_I3_O)        0.332    10.422 r  picorv32/decoded_rs1[0]_i_1/O
                         net (fo=5, routed)           0.480    10.903    picorv32/decoded_rs1[0]_i_1_n_0
    SLICE_X53Y23         FDRE                                         r  picorv32/decoded_rs1_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3738, routed)        1.440    11.440    picorv32/clk100
    SLICE_X53Y23         FDRE                                         r  picorv32/decoded_rs1_reg[3]/C
                         clock pessimism              0.079    11.519    
                         clock uncertainty           -0.057    11.463    
    SLICE_X53Y23         FDRE (Setup_fdre_C_R)       -0.429    11.034    picorv32/decoded_rs1_reg[3]
  -------------------------------------------------------------------
                         required time                         11.034    
                         arrival time                         -10.903    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32/decoded_rs1_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.301ns  (logic 4.162ns (44.749%)  route 5.139ns (55.251%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 11.440 - 10.000 ) 
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3738, routed)        1.602     1.602    sys_clk
    RAMB18_X2Y10         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     4.056 r  tag_mem_reg/DOADO[13]
                         net (fo=2, routed)           1.165     5.220    picorv32/tag_mem_reg[13]
    SLICE_X57Y28         LUT6 (Prop_lut6_I1_O)        0.124     5.344 r  picorv32/tag_mem_reg_i_8/O
                         net (fo=1, routed)           0.000     5.344    picorv32/tag_mem_reg_i_8_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.876 r  picorv32/tag_mem_reg_i_3/CO[3]
                         net (fo=6, routed)           0.939     6.815    picorv32/soc_netsoc_interface0_wb_sdram_ack0
    SLICE_X52Y25         LUT6 (Prop_lut6_I4_O)        0.124     6.939 r  picorv32/vns_netsoc_count[0]_i_4/O
                         net (fo=3, routed)           0.445     7.384    picorv32/vns_netsoc_count[0]_i_4_n_0
    SLICE_X53Y23         LUT4 (Prop_lut4_I2_O)        0.124     7.508 r  picorv32/mem_rdata_q[31]_i_2/O
                         net (fo=52, routed)          0.529     8.037    picorv32/mem_rdata_q[23]_i_2_n_0
    SLICE_X50Y24         LUT3 (Prop_lut3_I1_O)        0.116     8.153 r  picorv32/mem_rdata_q[3]_i_1/O
                         net (fo=13, routed)          0.697     8.850    picorv32/mem_rdata_q[3]_i_1_n_0
    SLICE_X51Y24         LUT2 (Prop_lut2_I1_O)        0.356     9.206 f  picorv32/decoded_rs1[0]_i_2/O
                         net (fo=2, routed)           0.884    10.090    picorv32/decoded_rs1[0]_i_2_n_0
    SLICE_X52Y24         LUT6 (Prop_lut6_I3_O)        0.332    10.422 r  picorv32/decoded_rs1[0]_i_1/O
                         net (fo=5, routed)           0.480    10.903    picorv32/decoded_rs1[0]_i_1_n_0
    SLICE_X53Y23         FDRE                                         r  picorv32/decoded_rs1_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3738, routed)        1.440    11.440    picorv32/clk100
    SLICE_X53Y23         FDRE                                         r  picorv32/decoded_rs1_reg[4]/C
                         clock pessimism              0.079    11.519    
                         clock uncertainty           -0.057    11.463    
    SLICE_X53Y23         FDRE (Setup_fdre_C_R)       -0.429    11.034    picorv32/decoded_rs1_reg[4]
  -------------------------------------------------------------------
                         required time                         11.034    
                         arrival time                         -10.903    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.369ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32/reg_op1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.205ns  (logic 3.933ns (42.726%)  route 5.272ns (57.274%))
  Logic Levels:           7  (CARRY4=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.430ns = ( 11.430 - 10.000 ) 
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3738, routed)        1.602     1.602    sys_clk
    RAMB18_X2Y10         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     4.056 r  tag_mem_reg/DOADO[13]
                         net (fo=2, routed)           1.165     5.220    picorv32/tag_mem_reg[13]
    SLICE_X57Y28         LUT6 (Prop_lut6_I1_O)        0.124     5.344 r  picorv32/tag_mem_reg_i_8/O
                         net (fo=1, routed)           0.000     5.344    picorv32/tag_mem_reg_i_8_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.876 r  picorv32/tag_mem_reg_i_3/CO[3]
                         net (fo=6, routed)           0.939     6.815    picorv32/soc_netsoc_interface0_wb_sdram_ack0
    SLICE_X52Y25         LUT6 (Prop_lut6_I4_O)        0.124     6.939 r  picorv32/vns_netsoc_count[0]_i_4/O
                         net (fo=3, routed)           0.445     7.384    picorv32/vns_netsoc_count[0]_i_4_n_0
    SLICE_X53Y23         LUT4 (Prop_lut4_I2_O)        0.124     7.508 r  picorv32/mem_rdata_q[31]_i_2/O
                         net (fo=52, routed)          0.676     8.184    picorv32/mem_rdata_q[23]_i_2_n_0
    SLICE_X50Y27         LUT6 (Prop_lut6_I3_O)        0.124     8.308 f  picorv32/instr_retirq_i_3/O
                         net (fo=7, routed)           0.809     9.117    picorv32/instr_retirq_i_3_n_0
    SLICE_X47Y26         LUT4 (Prop_lut4_I1_O)        0.119     9.236 r  picorv32/reg_op1[31]_i_3/O
                         net (fo=1, routed)           0.266     9.502    picorv32/reg_op1[31]_i_3_n_0
    SLICE_X47Y26         LUT5 (Prop_lut5_I2_O)        0.332     9.834 r  picorv32/reg_op1[31]_i_1/O
                         net (fo=32, routed)          0.973    10.807    picorv32/reg_op1[31]_i_1_n_0
    SLICE_X35Y24         FDRE                                         r  picorv32/reg_op1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3738, routed)        1.430    11.430    picorv32/clk100
    SLICE_X35Y24         FDRE                                         r  picorv32/reg_op1_reg[0]/C
                         clock pessimism              0.007    11.437    
                         clock uncertainty           -0.057    11.381    
    SLICE_X35Y24         FDRE (Setup_fdre_C_CE)      -0.205    11.176    picorv32/reg_op1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.176    
                         arrival time                         -10.807    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.369ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32/reg_op1_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.205ns  (logic 3.933ns (42.726%)  route 5.272ns (57.274%))
  Logic Levels:           7  (CARRY4=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.430ns = ( 11.430 - 10.000 ) 
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3738, routed)        1.602     1.602    sys_clk
    RAMB18_X2Y10         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     4.056 r  tag_mem_reg/DOADO[13]
                         net (fo=2, routed)           1.165     5.220    picorv32/tag_mem_reg[13]
    SLICE_X57Y28         LUT6 (Prop_lut6_I1_O)        0.124     5.344 r  picorv32/tag_mem_reg_i_8/O
                         net (fo=1, routed)           0.000     5.344    picorv32/tag_mem_reg_i_8_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.876 r  picorv32/tag_mem_reg_i_3/CO[3]
                         net (fo=6, routed)           0.939     6.815    picorv32/soc_netsoc_interface0_wb_sdram_ack0
    SLICE_X52Y25         LUT6 (Prop_lut6_I4_O)        0.124     6.939 r  picorv32/vns_netsoc_count[0]_i_4/O
                         net (fo=3, routed)           0.445     7.384    picorv32/vns_netsoc_count[0]_i_4_n_0
    SLICE_X53Y23         LUT4 (Prop_lut4_I2_O)        0.124     7.508 r  picorv32/mem_rdata_q[31]_i_2/O
                         net (fo=52, routed)          0.676     8.184    picorv32/mem_rdata_q[23]_i_2_n_0
    SLICE_X50Y27         LUT6 (Prop_lut6_I3_O)        0.124     8.308 f  picorv32/instr_retirq_i_3/O
                         net (fo=7, routed)           0.809     9.117    picorv32/instr_retirq_i_3_n_0
    SLICE_X47Y26         LUT4 (Prop_lut4_I1_O)        0.119     9.236 r  picorv32/reg_op1[31]_i_3/O
                         net (fo=1, routed)           0.266     9.502    picorv32/reg_op1[31]_i_3_n_0
    SLICE_X47Y26         LUT5 (Prop_lut5_I2_O)        0.332     9.834 r  picorv32/reg_op1[31]_i_1/O
                         net (fo=32, routed)          0.973    10.807    picorv32/reg_op1[31]_i_1_n_0
    SLICE_X35Y24         FDRE                                         r  picorv32/reg_op1_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3738, routed)        1.430    11.430    picorv32/clk100
    SLICE_X35Y24         FDRE                                         r  picorv32/reg_op1_reg[8]/C
                         clock pessimism              0.007    11.437    
                         clock uncertainty           -0.057    11.381    
    SLICE_X35Y24         FDRE (Setup_fdre_C_CE)      -0.205    11.176    picorv32/reg_op1_reg[8]
  -------------------------------------------------------------------
                         required time                         11.176    
                         arrival time                         -10.807    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.383ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32/reg_op1_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.192ns  (logic 3.933ns (42.786%)  route 5.259ns (57.214%))
  Logic Levels:           7  (CARRY4=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.431ns = ( 11.431 - 10.000 ) 
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3738, routed)        1.602     1.602    sys_clk
    RAMB18_X2Y10         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     4.056 r  tag_mem_reg/DOADO[13]
                         net (fo=2, routed)           1.165     5.220    picorv32/tag_mem_reg[13]
    SLICE_X57Y28         LUT6 (Prop_lut6_I1_O)        0.124     5.344 r  picorv32/tag_mem_reg_i_8/O
                         net (fo=1, routed)           0.000     5.344    picorv32/tag_mem_reg_i_8_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.876 r  picorv32/tag_mem_reg_i_3/CO[3]
                         net (fo=6, routed)           0.939     6.815    picorv32/soc_netsoc_interface0_wb_sdram_ack0
    SLICE_X52Y25         LUT6 (Prop_lut6_I4_O)        0.124     6.939 r  picorv32/vns_netsoc_count[0]_i_4/O
                         net (fo=3, routed)           0.445     7.384    picorv32/vns_netsoc_count[0]_i_4_n_0
    SLICE_X53Y23         LUT4 (Prop_lut4_I2_O)        0.124     7.508 r  picorv32/mem_rdata_q[31]_i_2/O
                         net (fo=52, routed)          0.676     8.184    picorv32/mem_rdata_q[23]_i_2_n_0
    SLICE_X50Y27         LUT6 (Prop_lut6_I3_O)        0.124     8.308 f  picorv32/instr_retirq_i_3/O
                         net (fo=7, routed)           0.809     9.117    picorv32/instr_retirq_i_3_n_0
    SLICE_X47Y26         LUT4 (Prop_lut4_I1_O)        0.119     9.236 r  picorv32/reg_op1[31]_i_3/O
                         net (fo=1, routed)           0.266     9.502    picorv32/reg_op1[31]_i_3_n_0
    SLICE_X47Y26         LUT5 (Prop_lut5_I2_O)        0.332     9.834 r  picorv32/reg_op1[31]_i_1/O
                         net (fo=32, routed)          0.960    10.794    picorv32/reg_op1[31]_i_1_n_0
    SLICE_X33Y25         FDRE                                         r  picorv32/reg_op1_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3738, routed)        1.431    11.431    picorv32/clk100
    SLICE_X33Y25         FDRE                                         r  picorv32/reg_op1_reg[15]/C
                         clock pessimism              0.007    11.438    
                         clock uncertainty           -0.057    11.382    
    SLICE_X33Y25         FDRE (Setup_fdre_C_CE)      -0.205    11.177    picorv32/reg_op1_reg[15]
  -------------------------------------------------------------------
                         required time                         11.177    
                         arrival time                         -10.794    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.383ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32/reg_op1_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.192ns  (logic 3.933ns (42.786%)  route 5.259ns (57.214%))
  Logic Levels:           7  (CARRY4=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.431ns = ( 11.431 - 10.000 ) 
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3738, routed)        1.602     1.602    sys_clk
    RAMB18_X2Y10         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     4.056 r  tag_mem_reg/DOADO[13]
                         net (fo=2, routed)           1.165     5.220    picorv32/tag_mem_reg[13]
    SLICE_X57Y28         LUT6 (Prop_lut6_I1_O)        0.124     5.344 r  picorv32/tag_mem_reg_i_8/O
                         net (fo=1, routed)           0.000     5.344    picorv32/tag_mem_reg_i_8_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.876 r  picorv32/tag_mem_reg_i_3/CO[3]
                         net (fo=6, routed)           0.939     6.815    picorv32/soc_netsoc_interface0_wb_sdram_ack0
    SLICE_X52Y25         LUT6 (Prop_lut6_I4_O)        0.124     6.939 r  picorv32/vns_netsoc_count[0]_i_4/O
                         net (fo=3, routed)           0.445     7.384    picorv32/vns_netsoc_count[0]_i_4_n_0
    SLICE_X53Y23         LUT4 (Prop_lut4_I2_O)        0.124     7.508 r  picorv32/mem_rdata_q[31]_i_2/O
                         net (fo=52, routed)          0.676     8.184    picorv32/mem_rdata_q[23]_i_2_n_0
    SLICE_X50Y27         LUT6 (Prop_lut6_I3_O)        0.124     8.308 f  picorv32/instr_retirq_i_3/O
                         net (fo=7, routed)           0.809     9.117    picorv32/instr_retirq_i_3_n_0
    SLICE_X47Y26         LUT4 (Prop_lut4_I1_O)        0.119     9.236 r  picorv32/reg_op1[31]_i_3/O
                         net (fo=1, routed)           0.266     9.502    picorv32/reg_op1[31]_i_3_n_0
    SLICE_X47Y26         LUT5 (Prop_lut5_I2_O)        0.332     9.834 r  picorv32/reg_op1[31]_i_1/O
                         net (fo=32, routed)          0.960    10.794    picorv32/reg_op1[31]_i_1_n_0
    SLICE_X33Y25         FDRE                                         r  picorv32/reg_op1_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3738, routed)        1.431    11.431    picorv32/clk100
    SLICE_X33Y25         FDRE                                         r  picorv32/reg_op1_reg[17]/C
                         clock pessimism              0.007    11.438    
                         clock uncertainty           -0.057    11.382    
    SLICE_X33Y25         FDRE (Setup_fdre_C_CE)      -0.205    11.177    picorv32/reg_op1_reg[17]
  -------------------------------------------------------------------
                         required time                         11.177    
                         arrival time                         -10.794    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.405ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32/reg_op1_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.205ns  (logic 3.933ns (42.726%)  route 5.272ns (57.274%))
  Logic Levels:           7  (CARRY4=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.430ns = ( 11.430 - 10.000 ) 
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3738, routed)        1.602     1.602    sys_clk
    RAMB18_X2Y10         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     4.056 r  tag_mem_reg/DOADO[13]
                         net (fo=2, routed)           1.165     5.220    picorv32/tag_mem_reg[13]
    SLICE_X57Y28         LUT6 (Prop_lut6_I1_O)        0.124     5.344 r  picorv32/tag_mem_reg_i_8/O
                         net (fo=1, routed)           0.000     5.344    picorv32/tag_mem_reg_i_8_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.876 r  picorv32/tag_mem_reg_i_3/CO[3]
                         net (fo=6, routed)           0.939     6.815    picorv32/soc_netsoc_interface0_wb_sdram_ack0
    SLICE_X52Y25         LUT6 (Prop_lut6_I4_O)        0.124     6.939 r  picorv32/vns_netsoc_count[0]_i_4/O
                         net (fo=3, routed)           0.445     7.384    picorv32/vns_netsoc_count[0]_i_4_n_0
    SLICE_X53Y23         LUT4 (Prop_lut4_I2_O)        0.124     7.508 r  picorv32/mem_rdata_q[31]_i_2/O
                         net (fo=52, routed)          0.676     8.184    picorv32/mem_rdata_q[23]_i_2_n_0
    SLICE_X50Y27         LUT6 (Prop_lut6_I3_O)        0.124     8.308 f  picorv32/instr_retirq_i_3/O
                         net (fo=7, routed)           0.809     9.117    picorv32/instr_retirq_i_3_n_0
    SLICE_X47Y26         LUT4 (Prop_lut4_I1_O)        0.119     9.236 r  picorv32/reg_op1[31]_i_3/O
                         net (fo=1, routed)           0.266     9.502    picorv32/reg_op1[31]_i_3_n_0
    SLICE_X47Y26         LUT5 (Prop_lut5_I2_O)        0.332     9.834 r  picorv32/reg_op1[31]_i_1/O
                         net (fo=32, routed)          0.973    10.807    picorv32/reg_op1[31]_i_1_n_0
    SLICE_X34Y24         FDRE                                         r  picorv32/reg_op1_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3738, routed)        1.430    11.430    picorv32/clk100
    SLICE_X34Y24         FDRE                                         r  picorv32/reg_op1_reg[13]/C
                         clock pessimism              0.007    11.437    
                         clock uncertainty           -0.057    11.381    
    SLICE_X34Y24         FDRE (Setup_fdre_C_CE)      -0.169    11.212    picorv32/reg_op1_reg[13]
  -------------------------------------------------------------------
                         required time                         11.212    
                         arrival time                         -10.807    
  -------------------------------------------------------------------
                         slack                                  0.405    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_9_reg_0_7_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.864%)  route 0.275ns (66.136%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3738, routed)        0.567     0.567    sys_clk
    SLICE_X48Y7          FDRE                                         r  soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y7          FDRE (Prop_fdre_C_Q)         0.141     0.708 r  soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[1]/Q
                         net (fo=34, routed)          0.275     0.983    storage_9_reg_0_7_0_5/ADDRD1
    SLICE_X50Y6          RAMD32                                       r  storage_9_reg_0_7_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3738, routed)        0.839     0.839    storage_9_reg_0_7_0_5/WCLK
    SLICE_X50Y6          RAMD32                                       r  storage_9_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.234     0.605    
    SLICE_X50Y6          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.914    storage_9_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.914    
                         arrival time                           0.983    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_9_reg_0_7_0_5/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.864%)  route 0.275ns (66.136%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3738, routed)        0.567     0.567    sys_clk
    SLICE_X48Y7          FDRE                                         r  soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y7          FDRE (Prop_fdre_C_Q)         0.141     0.708 r  soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[1]/Q
                         net (fo=34, routed)          0.275     0.983    storage_9_reg_0_7_0_5/ADDRD1
    SLICE_X50Y6          RAMD32                                       r  storage_9_reg_0_7_0_5/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3738, routed)        0.839     0.839    storage_9_reg_0_7_0_5/WCLK
    SLICE_X50Y6          RAMD32                                       r  storage_9_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism             -0.234     0.605    
    SLICE_X50Y6          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.914    storage_9_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.914    
                         arrival time                           0.983    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_9_reg_0_7_0_5/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.864%)  route 0.275ns (66.136%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3738, routed)        0.567     0.567    sys_clk
    SLICE_X48Y7          FDRE                                         r  soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y7          FDRE (Prop_fdre_C_Q)         0.141     0.708 r  soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[1]/Q
                         net (fo=34, routed)          0.275     0.983    storage_9_reg_0_7_0_5/ADDRD1
    SLICE_X50Y6          RAMD32                                       r  storage_9_reg_0_7_0_5/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3738, routed)        0.839     0.839    storage_9_reg_0_7_0_5/WCLK
    SLICE_X50Y6          RAMD32                                       r  storage_9_reg_0_7_0_5/RAMB/CLK
                         clock pessimism             -0.234     0.605    
    SLICE_X50Y6          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.914    storage_9_reg_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.914    
                         arrival time                           0.983    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_9_reg_0_7_0_5/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.864%)  route 0.275ns (66.136%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3738, routed)        0.567     0.567    sys_clk
    SLICE_X48Y7          FDRE                                         r  soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y7          FDRE (Prop_fdre_C_Q)         0.141     0.708 r  soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[1]/Q
                         net (fo=34, routed)          0.275     0.983    storage_9_reg_0_7_0_5/ADDRD1
    SLICE_X50Y6          RAMD32                                       r  storage_9_reg_0_7_0_5/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3738, routed)        0.839     0.839    storage_9_reg_0_7_0_5/WCLK
    SLICE_X50Y6          RAMD32                                       r  storage_9_reg_0_7_0_5/RAMB_D1/CLK
                         clock pessimism             -0.234     0.605    
    SLICE_X50Y6          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.914    storage_9_reg_0_7_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.914    
                         arrival time                           0.983    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_9_reg_0_7_0_5/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.864%)  route 0.275ns (66.136%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3738, routed)        0.567     0.567    sys_clk
    SLICE_X48Y7          FDRE                                         r  soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y7          FDRE (Prop_fdre_C_Q)         0.141     0.708 r  soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[1]/Q
                         net (fo=34, routed)          0.275     0.983    storage_9_reg_0_7_0_5/ADDRD1
    SLICE_X50Y6          RAMD32                                       r  storage_9_reg_0_7_0_5/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3738, routed)        0.839     0.839    storage_9_reg_0_7_0_5/WCLK
    SLICE_X50Y6          RAMD32                                       r  storage_9_reg_0_7_0_5/RAMC/CLK
                         clock pessimism             -0.234     0.605    
    SLICE_X50Y6          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.914    storage_9_reg_0_7_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.914    
                         arrival time                           0.983    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_9_reg_0_7_0_5/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.864%)  route 0.275ns (66.136%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3738, routed)        0.567     0.567    sys_clk
    SLICE_X48Y7          FDRE                                         r  soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y7          FDRE (Prop_fdre_C_Q)         0.141     0.708 r  soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[1]/Q
                         net (fo=34, routed)          0.275     0.983    storage_9_reg_0_7_0_5/ADDRD1
    SLICE_X50Y6          RAMD32                                       r  storage_9_reg_0_7_0_5/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3738, routed)        0.839     0.839    storage_9_reg_0_7_0_5/WCLK
    SLICE_X50Y6          RAMD32                                       r  storage_9_reg_0_7_0_5/RAMC_D1/CLK
                         clock pessimism             -0.234     0.605    
    SLICE_X50Y6          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.914    storage_9_reg_0_7_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.914    
                         arrival time                           0.983    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_9_reg_0_7_0_5/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.864%)  route 0.275ns (66.136%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3738, routed)        0.567     0.567    sys_clk
    SLICE_X48Y7          FDRE                                         r  soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y7          FDRE (Prop_fdre_C_Q)         0.141     0.708 r  soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[1]/Q
                         net (fo=34, routed)          0.275     0.983    storage_9_reg_0_7_0_5/ADDRD1
    SLICE_X50Y6          RAMS32                                       r  storage_9_reg_0_7_0_5/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3738, routed)        0.839     0.839    storage_9_reg_0_7_0_5/WCLK
    SLICE_X50Y6          RAMS32                                       r  storage_9_reg_0_7_0_5/RAMD/CLK
                         clock pessimism             -0.234     0.605    
    SLICE_X50Y6          RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     0.914    storage_9_reg_0_7_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -0.914    
                         arrival time                           0.983    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_9_reg_0_7_0_5/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.864%)  route 0.275ns (66.136%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3738, routed)        0.567     0.567    sys_clk
    SLICE_X48Y7          FDRE                                         r  soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y7          FDRE (Prop_fdre_C_Q)         0.141     0.708 r  soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[1]/Q
                         net (fo=34, routed)          0.275     0.983    storage_9_reg_0_7_0_5/ADDRD1
    SLICE_X50Y6          RAMS32                                       r  storage_9_reg_0_7_0_5/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3738, routed)        0.839     0.839    storage_9_reg_0_7_0_5/WCLK
    SLICE_X50Y6          RAMS32                                       r  storage_9_reg_0_7_0_5/RAMD_D1/CLK
                         clock pessimism             -0.234     0.605    
    SLICE_X50Y6          RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     0.914    storage_9_reg_0_7_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.914    
                         arrival time                           0.983    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 soc_reader_fifo_produce_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_14_reg_0_1_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.090%)  route 0.273ns (65.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3738, routed)        0.553     0.553    sys_clk
    SLICE_X33Y26         FDRE                                         r  soc_reader_fifo_produce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  soc_reader_fifo_produce_reg/Q
                         net (fo=17, routed)          0.273     0.966    storage_14_reg_0_1_0_5/ADDRD0
    SLICE_X34Y26         RAMD32                                       r  storage_14_reg_0_1_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3738, routed)        0.818     0.818    storage_14_reg_0_1_0_5/WCLK
    SLICE_X34Y26         RAMD32                                       r  storage_14_reg_0_1_0_5/RAMA/CLK
                         clock pessimism             -0.234     0.584    
    SLICE_X34Y26         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.894    storage_14_reg_0_1_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.894    
                         arrival time                           0.966    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 soc_reader_fifo_produce_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_14_reg_0_1_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.090%)  route 0.273ns (65.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3738, routed)        0.553     0.553    sys_clk
    SLICE_X33Y26         FDRE                                         r  soc_reader_fifo_produce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  soc_reader_fifo_produce_reg/Q
                         net (fo=17, routed)          0.273     0.966    storage_14_reg_0_1_0_5/ADDRD0
    SLICE_X34Y26         RAMD32                                       r  storage_14_reg_0_1_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3738, routed)        0.818     0.818    storage_14_reg_0_1_0_5/WCLK
    SLICE_X34Y26         RAMD32                                       r  storage_14_reg_0_1_0_5/RAMA_D1/CLK
                         clock pessimism             -0.234     0.584    
    SLICE_X34Y26         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.894    storage_14_reg_0_1_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.894    
                         arrival time                           0.966    
  -------------------------------------------------------------------
                         slack                                  0.073    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0     XADC/DCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y7   mem_4_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y7   mem_4_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y6   mem_3_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y6   mem_3_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y0   data_mem_grain13_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y14  data_mem_grain14_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y8   mem_1_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y12  mem_1_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y8   memadr_reg_1/CLKARDCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y28  storage_13_reg_0_1_24_29/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y28  storage_13_reg_0_1_24_29/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y28  storage_13_reg_0_1_24_29/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y28  storage_13_reg_0_1_24_29/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y28  storage_13_reg_0_1_24_29/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y28  storage_13_reg_0_1_24_29/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y28  storage_13_reg_0_1_24_29/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y28  storage_13_reg_0_1_24_29/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y29  storage_13_reg_0_1_30_32/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y29  storage_13_reg_0_1_30_32/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y24  storage_13_reg_0_1_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y24  storage_13_reg_0_1_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y24  storage_13_reg_0_1_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y24  storage_13_reg_0_1_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y24  storage_13_reg_0_1_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y24  storage_13_reg_0_1_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y24  storage_13_reg_0_1_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y24  storage_13_reg_0_1_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y25  storage_13_reg_0_1_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y25  storage_13_reg_0_1_12_17/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  soc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        3.643ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.643ns  (required time - arrival time)
  Source:                 FDPE_2/Q
                            (internal pin)
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.868ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.868ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y38         FDPE                         0.000     0.000 r  FDPE_2/Q
                         net (fo=1, routed)           0.066     0.066    vns_xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X64Y38         FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     2.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     3.248    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.274 r  BUFG_3/O
                         net (fo=8, routed)           0.595     3.868    clk200_clk
    SLICE_X64Y38         FDPE                                         r  FDPE_3/C
                         clock pessimism              0.000     3.868    
                         clock uncertainty           -0.125     3.744    
    SLICE_X64Y38         FDPE (Setup_fdpe_C_D)       -0.035     3.709    FDPE_3
  -------------------------------------------------------------------
                         required time                          3.709    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  3.643    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.459ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.459ns  (required time - arrival time)
  Source:                 FDPE_10/Q
                            (internal pin)
  Destination:            FDPE_11/D
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.075ns  (logic 0.000ns (0.000%)  route 0.075ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.565ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.565ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y45         FDPE                         0.000     0.000 r  FDPE_10/Q
                         net (fo=1, routed)           0.075     0.075    vns_xilinxasyncresetsynchronizerimpl5_rst_meta
    SLICE_X28Y45         FDPE                                         r  FDPE_11/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y21       BUFG                         0.000     2.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.565     2.565    eth_rx_clk
    SLICE_X28Y45         FDPE                                         r  FDPE_11/C
                         clock pessimism              0.000     2.565    
                         clock uncertainty           -0.025     2.540    
    SLICE_X28Y45         FDPE (Setup_fdpe_C_D)       -0.005     2.535    FDPE_11
  -------------------------------------------------------------------
                         required time                          2.535    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  2.459    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.458ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.458ns  (required time - arrival time)
  Source:                 FDPE_8/Q
                            (internal pin)
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.075ns  (logic 0.000ns (0.000%)  route 0.075ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.564ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y42         FDPE                         0.000     0.000 r  FDPE_8/Q
                         net (fo=1, routed)           0.075     0.075    vns_xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X28Y42         FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y22       BUFG                         0.000     2.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.564     2.564    eth_tx_clk
    SLICE_X28Y42         FDPE                                         r  FDPE_9/C
                         clock pessimism              0.000     2.564    
                         clock uncertainty           -0.025     2.539    
    SLICE_X28Y42         FDPE (Setup_fdpe_C_D)       -0.005     2.534    FDPE_9
  -------------------------------------------------------------------
                         required time                          2.534    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  2.458    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.366ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.366ns  (required time - arrival time)
  Source:                 FDPE/Q
                            (internal pin)
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.597ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.597ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDPE                         0.000     0.000 r  FDPE/Q
                         net (fo=1, routed)           0.066     0.066    vns_xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X64Y45         FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y16       BUFG                         0.000     2.000 r  BUFG/O
                         net (fo=3738, routed)        0.597     2.597    sys_clk
    SLICE_X64Y45         FDPE                                         r  FDPE_1/C
                         clock pessimism              0.000     2.597    
                         clock uncertainty           -0.129     2.467    
    SLICE_X64Y45         FDPE (Setup_fdpe_C_D)       -0.035     2.432    FDPE_1
  -------------------------------------------------------------------
                         required time                          2.432    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.366    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

-----------+------------------+----------------+----------+---------------+---------+---------------+---------+----------------+
Reference  | Input            | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal       |
Clock      | Port             | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock          |
-----------+------------------+----------------+----------+---------------+---------+---------------+---------+----------------+
clk100     | cpu_reset        | FDPE           | -        |     0.119 (r) | FAST    |     2.090 (r) | SLOW    | soc_pll_clk200 |
clk100     | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.187 (r) | FAST    |     4.906 (r) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.115 (f) | FAST    |     4.906 (f) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.183 (r) | FAST    |     4.903 (r) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.111 (f) | FAST    |     4.903 (f) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.185 (r) | FAST    |     4.904 (r) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.113 (f) | FAST    |     4.904 (f) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.186 (r) | FAST    |     4.905 (r) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.114 (f) | FAST    |     4.905 (f) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.184 (r) | FAST    |     4.904 (r) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.112 (f) | FAST    |     4.904 (f) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.169 (r) | FAST    |     4.889 (r) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.097 (f) | FAST    |     4.889 (f) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.184 (r) | FAST    |     4.903 (r) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.112 (f) | FAST    |     4.903 (f) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.184 (r) | FAST    |     4.904 (r) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.112 (f) | FAST    |     4.904 (f) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.131 (r) | FAST    |     4.845 (r) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.059 (f) | FAST    |     4.845 (f) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.153 (r) | FAST    |     4.865 (r) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.081 (f) | FAST    |     4.865 (f) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.125 (r) | FAST    |     4.842 (r) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.053 (f) | FAST    |     4.842 (f) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.137 (r) | FAST    |     4.850 (r) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.065 (f) | FAST    |     4.850 (f) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.138 (r) | FAST    |     4.856 (r) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.066 (f) | FAST    |     4.856 (f) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.157 (r) | FAST    |     4.870 (r) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.085 (f) | FAST    |     4.870 (f) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.126 (r) | FAST    |     4.843 (r) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.054 (f) | FAST    |     4.843 (f) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.158 (r) | FAST    |     4.872 (r) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.086 (f) | FAST    |     4.872 (f) | SLOW    | soc_pll_sys4x  |
eth_rx_clk | eth_rx_data[0]   | FDRE           | -        |     2.028 (r) | SLOW    |    -0.242 (r) | FAST    |                |
eth_rx_clk | eth_rx_data[1]   | FDRE           | -        |     2.301 (r) | SLOW    |    -0.302 (r) | FAST    |                |
eth_rx_clk | eth_rx_data[2]   | FDRE           | -        |     2.224 (r) | SLOW    |    -0.268 (r) | FAST    |                |
eth_rx_clk | eth_rx_data[3]   | FDRE           | -        |     2.105 (r) | SLOW    |    -0.221 (r) | FAST    |                |
eth_rx_clk | eth_rx_dv        | FDRE           | -        |     3.620 (r) | SLOW    |    -0.440 (r) | FAST    |                |
sys_clk    | cpu_reset        | FDPE           | -        |     2.877 (r) | SLOW    |    -0.459 (r) | FAST    |                |
sys_clk    | eth_mdio         | FDRE           | -        |     2.367 (r) | SLOW    |    -0.347 (r) | FAST    |                |
sys_clk    | serial_rx        | FDRE           | -        |     3.798 (r) | SLOW    |    -1.013 (r) | FAST    |                |
sys_clk    | spiflash_1x_miso | FDRE           | -        |     2.622 (r) | SLOW    |    -0.275 (r) | FAST    |                |
sys_clk    | user_btn0        | FDRE           | -        |     6.474 (r) | SLOW    |    -1.622 (r) | FAST    |                |
sys_clk    | user_btn1        | FDRE           | -        |     6.269 (r) | SLOW    |    -1.602 (r) | FAST    |                |
sys_clk    | user_btn2        | FDRE           | -        |     6.976 (r) | SLOW    |    -1.798 (r) | FAST    |                |
sys_clk    | user_btn3        | FDRE           | -        |     6.441 (r) | SLOW    |    -1.721 (r) | FAST    |                |
sys_clk    | user_sw0         | FDRE           | -        |     5.148 (r) | SLOW    |    -1.463 (r) | FAST    |                |
sys_clk    | user_sw1         | FDRE           | -        |     5.118 (r) | SLOW    |    -1.404 (r) | FAST    |                |
sys_clk    | user_sw2         | FDRE           | -        |     4.479 (r) | SLOW    |    -1.237 (r) | FAST    |                |
sys_clk    | user_sw3         | FDRE           | -        |     5.003 (r) | SLOW    |    -1.423 (r) | FAST    |                |
-----------+------------------+----------------+----------+---------------+---------+---------------+---------+----------------+


Output Ports Clock-to-out

-----------+------------------+----------------+-------+----------------+---------+----------------+---------+-------------------+
Reference  | Output           | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal          |
Clock      | Port             | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock             |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+-------------------+
clk100     | eth_ref_clk      | BUFR           | -     |     10.330 (r) | SLOW    |      2.981 (r) | FAST    | soc_eth_clk       |
clk100     | eth_ref_clk      | BUFR           | -     |     10.330 (f) | SLOW    |      2.981 (f) | FAST    | soc_eth_clk       |
clk100     | ddram_a[0]       | OSERDESE2 (IO) | -     |      8.351 (r) | SLOW    |      2.462 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_a[1]       | OSERDESE2 (IO) | -     |      8.354 (r) | SLOW    |      2.460 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_a[2]       | OSERDESE2 (IO) | -     |      8.344 (r) | SLOW    |      2.453 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_a[3]       | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.463 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_a[4]       | OSERDESE2 (IO) | -     |      8.349 (r) | SLOW    |      2.455 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_a[5]       | OSERDESE2 (IO) | -     |      8.375 (r) | SLOW    |      2.479 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_a[6]       | OSERDESE2 (IO) | -     |      8.380 (r) | SLOW    |      2.485 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_a[7]       | OSERDESE2 (IO) | -     |      8.377 (r) | SLOW    |      2.481 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_a[8]       | OSERDESE2 (IO) | -     |      8.368 (r) | SLOW    |      2.473 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_a[9]       | OSERDESE2 (IO) | -     |      8.383 (r) | SLOW    |      2.488 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_a[10]      | OSERDESE2 (IO) | -     |      8.367 (r) | SLOW    |      2.472 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_a[11]      | OSERDESE2 (IO) | -     |      8.376 (r) | SLOW    |      2.480 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_a[12]      | OSERDESE2 (IO) | -     |      8.374 (r) | SLOW    |      2.479 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_a[13]      | OSERDESE2 (IO) | -     |      8.364 (r) | SLOW    |      2.468 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_ba[0]      | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.464 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_ba[1]      | OSERDESE2 (IO) | -     |      8.349 (r) | SLOW    |      2.460 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_ba[2]      | OSERDESE2 (IO) | -     |      8.352 (r) | SLOW    |      2.463 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_cas_n      | OSERDESE2 (IO) | -     |      8.345 (r) | SLOW    |      2.454 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_cke        | OSERDESE2 (IO) | -     |      8.337 (r) | SLOW    |      2.449 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_clk_n      | OSERDESE2 (IO) | -     |      8.501 (r) | SLOW    |      2.450 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_clk_p      | OSERDESE2 (IO) | -     |      8.508 (r) | SLOW    |      2.457 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_cs_n       | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.460 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dm[0]      | OSERDESE2 (IO) | -     |      8.375 (r) | SLOW    |      2.479 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dm[1]      | OSERDESE2 (IO) | -     |      8.397 (r) | SLOW    |      2.503 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dq[0]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.143 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dq[1]      | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.150 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dq[2]      | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.148 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dq[3]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.144 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dq[4]      | OSERDESE2 (IO) | -     |      9.299 (r) | SLOW    |      2.146 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dq[5]      | OSERDESE2 (IO) | -     |      9.301 (r) | SLOW    |      2.166 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dq[6]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.146 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dq[7]      | OSERDESE2 (IO) | -     |      9.299 (r) | SLOW    |      2.147 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dq[8]      | OSERDESE2 (IO) | -     |      9.287 (r) | SLOW    |      2.189 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dq[9]      | OSERDESE2 (IO) | -     |      9.284 (r) | SLOW    |      2.164 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dq[10]     | OSERDESE2 (IO) | -     |      9.294 (r) | SLOW    |      2.201 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dq[11]     | OSERDESE2 (IO) | -     |      9.287 (r) | SLOW    |      2.183 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dq[12]     | OSERDESE2 (IO) | -     |      9.295 (r) | SLOW    |      2.188 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dq[13]     | OSERDESE2 (IO) | -     |      9.286 (r) | SLOW    |      2.161 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dq[14]     | OSERDESE2 (IO) | -     |      9.294 (r) | SLOW    |      2.200 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dq[15]     | OSERDESE2 (IO) | -     |      9.286 (r) | SLOW    |      2.160 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_odt        | OSERDESE2 (IO) | -     |      8.363 (r) | SLOW    |      2.468 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_ras_n      | OSERDESE2 (IO) | -     |      8.345 (r) | SLOW    |      2.457 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_reset_n    | OSERDESE2 (IO) | -     |      8.335 (r) | SLOW    |      2.440 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_we_n       | OSERDESE2 (IO) | -     |      8.338 (r) | SLOW    |      2.450 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dqs_n[0]   | OSERDESE2 (IO) | -     |      9.923 (r) | SLOW    |      2.754 (r) | FAST    | soc_pll_sys4x_dqs |
clk100     | ddram_dqs_n[1]   | OSERDESE2 (IO) | -     |      9.916 (r) | SLOW    |      2.780 (r) | FAST    | soc_pll_sys4x_dqs |
clk100     | ddram_dqs_p[0]   | OSERDESE2 (IO) | -     |      9.924 (r) | SLOW    |      2.761 (r) | FAST    | soc_pll_sys4x_dqs |
clk100     | ddram_dqs_p[1]   | OSERDESE2 (IO) | -     |      9.917 (r) | SLOW    |      2.776 (r) | FAST    | soc_pll_sys4x_dqs |
eth_tx_clk | eth_tx_data[0]   | FDRE           | -     |      9.061 (r) | SLOW    |      3.082 (r) | FAST    |                   |
eth_tx_clk | eth_tx_data[1]   | FDRE           | -     |      8.720 (r) | SLOW    |      2.918 (r) | FAST    |                   |
eth_tx_clk | eth_tx_data[2]   | FDRE           | -     |      8.842 (r) | SLOW    |      2.990 (r) | FAST    |                   |
eth_tx_clk | eth_tx_data[3]   | FDRE           | -     |      8.673 (r) | SLOW    |      2.890 (r) | FAST    |                   |
eth_tx_clk | eth_tx_en        | FDRE           | -     |      8.313 (r) | SLOW    |      2.727 (r) | FAST    |                   |
sys_clk    | ddram_dq[0]      | FDRE           | -     |      6.551 (r) | SLOW    |      1.564 (r) | FAST    |                   |
sys_clk    | ddram_dq[1]      | FDRE           | -     |      6.864 (r) | SLOW    |      1.722 (r) | FAST    |                   |
sys_clk    | ddram_dq[2]      | FDRE           | -     |      6.857 (r) | SLOW    |      1.715 (r) | FAST    |                   |
sys_clk    | ddram_dq[3]      | FDRE           | -     |      6.230 (r) | SLOW    |      1.441 (r) | FAST    |                   |
sys_clk    | ddram_dq[4]      | FDRE           | -     |      6.552 (r) | SLOW    |      1.575 (r) | FAST    |                   |
sys_clk    | ddram_dq[5]      | FDRE           | -     |      7.007 (r) | SLOW    |      1.796 (r) | FAST    |                   |
sys_clk    | ddram_dq[6]      | FDRE           | -     |      6.240 (r) | SLOW    |      1.431 (r) | FAST    |                   |
sys_clk    | ddram_dq[7]      | FDRE           | -     |      6.402 (r) | SLOW    |      1.511 (r) | FAST    |                   |
sys_clk    | ddram_dq[8]      | FDRE           | -     |      7.005 (r) | SLOW    |      1.808 (r) | FAST    |                   |
sys_clk    | ddram_dq[9]      | FDRE           | -     |      7.318 (r) | SLOW    |      1.912 (r) | FAST    |                   |
sys_clk    | ddram_dq[10]     | FDRE           | -     |      6.680 (r) | SLOW    |      1.681 (r) | FAST    |                   |
sys_clk    | ddram_dq[11]     | FDRE           | -     |      7.145 (r) | SLOW    |      1.858 (r) | FAST    |                   |
sys_clk    | ddram_dq[12]     | FDRE           | -     |      6.380 (r) | SLOW    |      1.534 (r) | FAST    |                   |
sys_clk    | ddram_dq[13]     | FDRE           | -     |      7.165 (r) | SLOW    |      1.860 (r) | FAST    |                   |
sys_clk    | ddram_dq[14]     | FDRE           | -     |      6.540 (r) | SLOW    |      1.625 (r) | FAST    |                   |
sys_clk    | ddram_dq[15]     | FDRE           | -     |      7.305 (r) | SLOW    |      1.914 (r) | FAST    |                   |
sys_clk    | ddram_dqs_n[0]   | FDRE           | -     |      6.713 (r) | SLOW    |      1.637 (r) | FAST    |                   |
sys_clk    | ddram_dqs_n[1]   | FDRE           | -     |      6.703 (r) | SLOW    |      1.640 (r) | FAST    |                   |
sys_clk    | ddram_dqs_p[0]   | FDRE           | -     |      6.714 (r) | SLOW    |      1.645 (r) | FAST    |                   |
sys_clk    | ddram_dqs_p[1]   | FDRE           | -     |      6.704 (r) | SLOW    |      1.635 (r) | FAST    |                   |
sys_clk    | eth_mdc          | FDRE           | -     |      9.008 (r) | SLOW    |      2.908 (r) | FAST    |                   |
sys_clk    | eth_mdio         | FDRE           | -     |      8.873 (r) | SLOW    |      2.604 (r) | FAST    |                   |
sys_clk    | eth_rst_n        | FDRE           | -     |     10.578 (r) | SLOW    |      2.960 (r) | FAST    |                   |
sys_clk    | serial_tx        | FDSE           | -     |     10.060 (r) | SLOW    |      3.320 (r) | FAST    |                   |
sys_clk    | spiflash_1x_cs_n | FDRE           | -     |      9.763 (r) | SLOW    |      2.954 (r) | FAST    |                   |
sys_clk    | spiflash_1x_mosi | FDRE           | -     |      9.674 (r) | SLOW    |      2.952 (r) | FAST    |                   |
sys_clk    | user_led0        | FDRE           | -     |      8.434 (r) | SLOW    |      2.682 (r) | FAST    |                   |
sys_clk    | user_led1        | FDRE           | -     |      8.503 (r) | SLOW    |      2.680 (r) | FAST    |                   |
sys_clk    | user_led2        | FDRE           | -     |      9.846 (r) | SLOW    |      3.347 (r) | FAST    |                   |
sys_clk    | user_led3        | FDRE           | -     |      9.815 (r) | SLOW    |      3.342 (r) | FAST    |                   |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+-------------------+


Setup between Clocks

-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source     | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock      | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100     | clk100      |         2.380 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | eth_rx_clk  |         8.423 | SLOW    |               |         |               |         |               |         |
sys_clk    | eth_rx_clk  |         3.585 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | eth_tx_clk  |        12.320 | SLOW    |               |         |               |         |               |         |
sys_clk    | eth_tx_clk  |         3.871 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | sys_clk     |         1.631 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | sys_clk     |         1.655 | SLOW    |               |         |               |         |               |         |
sys_clk    | sys_clk     |         9.869 | SLOW    |               |         |               |         |               |         |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 3.853 ns
Ideal Clock Offset to Actual Clock: 2.980 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        |  -1.187 (r) | FAST    |   4.906 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        |  -1.115 (f) | FAST    |   4.906 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.183 (r) | FAST    |   4.903 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.111 (f) | FAST    |   4.903 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.185 (r) | FAST    |   4.904 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.113 (f) | FAST    |   4.904 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.186 (r) | FAST    |   4.905 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.114 (f) | FAST    |   4.905 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.184 (r) | FAST    |   4.904 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.112 (f) | FAST    |   4.904 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.169 (r) | FAST    |   4.889 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.097 (f) | FAST    |   4.889 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.184 (r) | FAST    |   4.903 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.112 (f) | FAST    |   4.903 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.184 (r) | FAST    |   4.904 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.112 (f) | FAST    |   4.904 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.131 (r) | FAST    |   4.845 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.059 (f) | FAST    |   4.845 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.153 (r) | FAST    |   4.865 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.081 (f) | FAST    |   4.865 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.125 (r) | FAST    |   4.842 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.053 (f) | FAST    |   4.842 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.137 (r) | FAST    |   4.850 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.065 (f) | FAST    |   4.850 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.138 (r) | FAST    |   4.856 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.066 (f) | FAST    |   4.856 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.157 (r) | FAST    |   4.870 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.085 (f) | FAST    |   4.870 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.126 (r) | FAST    |   4.843 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.054 (f) | FAST    |   4.843 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.158 (r) | FAST    |   4.872 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.086 (f) | FAST    |   4.872 (f) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  -1.053 (f) | FAST    |   4.906 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: eth_rx_clk
Worst Case Data Window: 2.081 ns
Ideal Clock Offset to Actual Clock: -1.261 ns
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
                   |             | Process |            | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |   Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
eth_rx_data[0]     |   2.028 (r) | SLOW    | -0.242 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     |   2.301 (r) | SLOW    | -0.302 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[2]     |   2.224 (r) | SLOW    | -0.268 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[3]     |   2.105 (r) | SLOW    | -0.221 (r) | FAST    |       inf |       inf |             - |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
Worst Case Summary |   2.301 (r) | SLOW    | -0.221 (r) | FAST    |       inf |       inf |             - |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.039 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   8.351 (r) | SLOW    |   2.462 (r) | FAST    |    0.009 |
ddram_a[1]         |   8.354 (r) | SLOW    |   2.460 (r) | FAST    |    0.009 |
ddram_a[2]         |   8.344 (r) | SLOW    |   2.453 (r) | FAST    |    0.000 |
ddram_a[3]         |   8.356 (r) | SLOW    |   2.463 (r) | FAST    |    0.011 |
ddram_a[4]         |   8.349 (r) | SLOW    |   2.455 (r) | FAST    |    0.004 |
ddram_a[5]         |   8.375 (r) | SLOW    |   2.479 (r) | FAST    |    0.031 |
ddram_a[6]         |   8.380 (r) | SLOW    |   2.485 (r) | FAST    |    0.036 |
ddram_a[7]         |   8.377 (r) | SLOW    |   2.481 (r) | FAST    |    0.033 |
ddram_a[8]         |   8.368 (r) | SLOW    |   2.473 (r) | FAST    |    0.024 |
ddram_a[9]         |   8.383 (r) | SLOW    |   2.488 (r) | FAST    |    0.039 |
ddram_a[10]        |   8.367 (r) | SLOW    |   2.472 (r) | FAST    |    0.022 |
ddram_a[11]        |   8.376 (r) | SLOW    |   2.480 (r) | FAST    |    0.032 |
ddram_a[12]        |   8.374 (r) | SLOW    |   2.479 (r) | FAST    |    0.030 |
ddram_a[13]        |   8.364 (r) | SLOW    |   2.468 (r) | FAST    |    0.020 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.383 (r) | SLOW    |   2.453 (r) | FAST    |    0.039 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.008 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   8.356 (r) | SLOW    |   2.464 (r) | FAST    |    0.008 |
ddram_ba[1]        |   8.349 (r) | SLOW    |   2.460 (r) | FAST    |    0.000 |
ddram_ba[2]        |   8.352 (r) | SLOW    |   2.463 (r) | FAST    |    0.003 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.356 (r) | SLOW    |   2.460 (r) | FAST    |    0.008 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.023 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   8.375 (r) | SLOW    |   2.479 (r) | FAST    |    0.000 |
ddram_dm[1]        |   8.397 (r) | SLOW    |   2.503 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.397 (r) | SLOW    |   2.479 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.058 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   9.298 (r) | SLOW    |   2.143 (r) | FAST    |    0.014 |
ddram_dq[1]        |   9.300 (r) | SLOW    |   2.150 (r) | FAST    |    0.016 |
ddram_dq[2]        |   9.300 (r) | SLOW    |   2.148 (r) | FAST    |    0.016 |
ddram_dq[3]        |   9.298 (r) | SLOW    |   2.144 (r) | FAST    |    0.014 |
ddram_dq[4]        |   9.299 (r) | SLOW    |   2.146 (r) | FAST    |    0.015 |
ddram_dq[5]        |   9.301 (r) | SLOW    |   2.166 (r) | FAST    |    0.022 |
ddram_dq[6]        |   9.298 (r) | SLOW    |   2.146 (r) | FAST    |    0.014 |
ddram_dq[7]        |   9.299 (r) | SLOW    |   2.147 (r) | FAST    |    0.015 |
ddram_dq[8]        |   9.287 (r) | SLOW    |   2.189 (r) | FAST    |    0.045 |
ddram_dq[9]        |   9.284 (r) | SLOW    |   2.164 (r) | FAST    |    0.020 |
ddram_dq[10]       |   9.294 (r) | SLOW    |   2.201 (r) | FAST    |    0.058 |
ddram_dq[11]       |   9.287 (r) | SLOW    |   2.183 (r) | FAST    |    0.040 |
ddram_dq[12]       |   9.295 (r) | SLOW    |   2.188 (r) | FAST    |    0.045 |
ddram_dq[13]       |   9.286 (r) | SLOW    |   2.161 (r) | FAST    |    0.018 |
ddram_dq[14]       |   9.294 (r) | SLOW    |   2.200 (r) | FAST    |    0.057 |
ddram_dq[15]       |   9.286 (r) | SLOW    |   2.160 (r) | FAST    |    0.017 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.301 (r) | SLOW    |   2.143 (r) | FAST    |    0.058 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.088 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   6.551 (r) | SLOW    |   1.564 (r) | FAST    |    0.321 |
ddram_dq[1]        |   6.864 (r) | SLOW    |   1.722 (r) | FAST    |    0.634 |
ddram_dq[2]        |   6.857 (r) | SLOW    |   1.715 (r) | FAST    |    0.626 |
ddram_dq[3]        |   6.230 (r) | SLOW    |   1.441 (r) | FAST    |    0.010 |
ddram_dq[4]        |   6.552 (r) | SLOW    |   1.575 (r) | FAST    |    0.322 |
ddram_dq[5]        |   7.007 (r) | SLOW    |   1.796 (r) | FAST    |    0.776 |
ddram_dq[6]        |   6.240 (r) | SLOW    |   1.431 (r) | FAST    |    0.009 |
ddram_dq[7]        |   6.402 (r) | SLOW    |   1.511 (r) | FAST    |    0.172 |
ddram_dq[8]        |   7.005 (r) | SLOW    |   1.808 (r) | FAST    |    0.775 |
ddram_dq[9]        |   7.318 (r) | SLOW    |   1.912 (r) | FAST    |    1.088 |
ddram_dq[10]       |   6.680 (r) | SLOW    |   1.681 (r) | FAST    |    0.450 |
ddram_dq[11]       |   7.145 (r) | SLOW    |   1.858 (r) | FAST    |    0.915 |
ddram_dq[12]       |   6.380 (r) | SLOW    |   1.534 (r) | FAST    |    0.150 |
ddram_dq[13]       |   7.165 (r) | SLOW    |   1.860 (r) | FAST    |    0.935 |
ddram_dq[14]       |   6.540 (r) | SLOW    |   1.625 (r) | FAST    |    0.310 |
ddram_dq[15]       |   7.305 (r) | SLOW    |   1.914 (r) | FAST    |    1.075 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.318 (r) | SLOW    |   1.431 (r) | FAST    |    1.088 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.027 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   9.923 (r) | SLOW    |   2.754 (r) | FAST    |    0.007 |
ddram_dqs_n[1]     |   9.916 (r) | SLOW    |   2.780 (r) | FAST    |    0.027 |
ddram_dqs_p[0]     |   9.924 (r) | SLOW    |   2.761 (r) | FAST    |    0.008 |
ddram_dqs_p[1]     |   9.917 (r) | SLOW    |   2.776 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.924 (r) | SLOW    |   2.754 (r) | FAST    |    0.027 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 0.012 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   6.713 (r) | SLOW    |   1.637 (r) | FAST    |    0.011 |
ddram_dqs_n[1]     |   6.703 (r) | SLOW    |   1.640 (r) | FAST    |    0.005 |
ddram_dqs_p[0]     |   6.714 (r) | SLOW    |   1.645 (r) | FAST    |    0.012 |
ddram_dqs_p[1]     |   6.704 (r) | SLOW    |   1.635 (r) | FAST    |    0.001 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   6.714 (r) | SLOW    |   1.635 (r) | FAST    |    0.012 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: eth_tx_clk
Bus Skew: 0.388 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
eth_tx_data[0]     |   9.061 (r) | SLOW    |   3.082 (r) | FAST    |    0.388 |
eth_tx_data[1]     |   8.720 (r) | SLOW    |   2.918 (r) | FAST    |    0.047 |
eth_tx_data[2]     |   8.842 (r) | SLOW    |   2.990 (r) | FAST    |    0.169 |
eth_tx_data[3]     |   8.673 (r) | SLOW    |   2.890 (r) | FAST    |    0.000 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.061 (r) | SLOW    |   2.890 (r) | FAST    |    0.388 |
-------------------+-------------+---------+-------------+---------+----------+




