<h1 align="center">Hi, I'm Suhaas ğŸ‘‹</h1>
<h3 align="center">Design Verification Engineer | UVM | SystemVerilog | SystemVerilog Assertions | Formal Verification</h3>

<p align="center">
  <img src="https://www.svgrepo.com/show/374115/systemverilog.svg" width="90">
  &nbsp;&nbsp;
  <img src="https://www.svgrepo.com/show/374171/verilog.svg" width="90">
  &nbsp;&nbsp;
  <img src="https://www.accellera.org/images/logo.png" width="140">
  &nbsp;&nbsp;
  <img src="https://media.giphy.com/media/kH1DBkPNyZPOk0BxrM/giphy.gif" width="90">
</p>

---

## ğŸ‘¨â€ğŸ’» About Me  
I am a **Design Verification Engineer** with hands-on experience in **IP-level Verification**, **SystemVerilog/UVM**, **functional coverage**, and **formal verification (FRV/FPV)**.  
I specialize in building scalable, reusable verification environments and debugging complex issues across RTL and gate-level simulations.

- ğŸ¯ **1+ year of experience** across IP verification and UVM infrastructure at Synopsys  
- ğŸ§ª Expertise in: **SystemVerilog, UVM, SV, SVA, Formal Verification, RTL Debug**  
- ğŸ›  Experienced with **Synopsys VCS, Verdi, VC Formal**  
- ğŸ“š Strong fundamentals in digital design, coverage-driven verification, and constrained-random testbenches  
- ğŸŒ± Currently deepening expertise in **high-speed PHY/IP verification, memories and formal methods**

---

## ğŸ¢ Professional Experience

### ğŸ”¹ **IP Design Verification Intern â€” Synopsys**  
*Oct 2024 â€“ Nov 2025 | Hyderabad*  
- Verified **MIPI CD-PHY**, focusing on high-speed camera/display interface functionality.  
- Debugged complex bugs across **RTL & GLS** using Verdi.  
- Performed **functional + toggle coverage**, closed coverage gaps, and improved test quality.  
- Executed **FRV/FPV** on Testchip registers ensuring protocol correctness, access rules, and reset behavior.  
- Collaborated with design teams to root-cause failures and refine verification plans.

### ğŸ”¹ **Design & Verification Trainee â€” Maven Silicon**  
*Feb 2024 â€“ Oct 2024 | Bangalore*  
- Completed industry-focused training in **Digital Design, RTL coding, Synthesis, Linting, and UVM**.  
- Developed multiple RTL designs and corresponding SystemVerilog/UVM testbenches.  
- Strengthened practical understanding of real-world verification challenges.

### ğŸ”¹ **AI Model Response Reviewer â€” Remotasks**  
*Dec 2023 â€“ Jan 2024 | Remote*  
- Reviewed 300+ model-generated responses on **Verilog, Digital Logic, and hardware fundamentals**.  
- Reported 50+ critical issues, improving technical correctness and safety of outputs.

---

## ğŸš€ Projects

### ğŸ”¸ **MIPI CD-PHY Verification **  
- Tools: **VCS, Verdi, VC Formal, SystemVerilog, UVM, SVA**  
- Performed **RTL + GLS simulations**, debugging edge-case issues.  
- Executed **FRV/FPV** on registers, checking reset values, access permissions, and data integrity.  
- Improved functional & toggle coverage by identifying missing scenarios.  
- Coordinated with design teams to validate spec compliance.

### ğŸ”¸ **SDRAM Controller Verification **  
- Tools: **SystemVerilog, UVM, SVA, VCS, Verdi**  
- Verified **FSM flow** across ACTIVATE, READ, WRITE, and NOP sequences using assertions.  
- Validated **row/column/bank addressing** and bus-to-SDRAM protocol mapping.  
- Built a **scoreboard-based data integrity checker** for read/write correctness.  

### ğŸ”¸ **AXI Verification IP **  
- Tools: **SystemVerilog, UVM, SVA, VCS, Verdi**  
- Written driver and monitor logic according to the input and output protocol of AXI.  
- Verified data transfers for different burst types (Fixed, Incrementing, Wrap)..  
- Developed assertions & covergroups.  
---

## ğŸ§° Technical Skills

**Languages:**  
`SystemVerilog` `Verilog` `C++` `Python`

**Verification Methodologies:**  
`UVM` `Constrained Random` `Assertions (SVA)` `Functional Coverage` `Formal Verification (FRV/FPV)`

**Tools:**  
`Synopsys VCS` `Verdi` `VC Formal` `Perforce` `Git` `Jira` `Linux`

---

## ğŸ“¬ Connect with Me

<p align="left">
  <a href="https://www.linkedin.com/in/jaya-anand-suhaas-vegi/"><img src="https://cdn-icons-png.flaticon.com/512/174/174857.png" height="28"></a>
  &nbsp;&nbsp;
  <a href="https://github.com/suhaas02"><img src="https://img.shields.io/badge/GitHub-24292e?style=flat&logo=github&logoColor=white"/></a>
  &nbsp;&nbsp;
  <a href="mailto:vsuhaas02@gmail.com"><img src="https://img.shields.io/badge/Email-%23D44638.svg?style=flat&logo=gmail&logoColor=white"/></a>
</p>

---

## ğŸ“Š GitHub Analytics

<p align="left">
  <img src="https://github-readme-stats.vercel.app/api?username=suhaas02&show_icons=true&theme=tokyonight" height="160">
  <img src="https://github-readme-stats.vercel.app/api/top-langs/?username=suhaas02&layout=compact&theme=tokyonight" height="160">
</p>

<p align="center">
  <img src="https://github-readme-streak-stats.herokuapp.com/?user=suhaas02&theme=tokyonight" height="180">
</p>

---

## â­ Current Focus
- PHY-level IP Verification
- Advanced UVM Techniques
- Formal Verification (FRV/FPV) 
- High-speed interfaces & Memory protocols  

---

<p align="center">
  <img src="https://raw.githubusercontent.com/BrunnerLivio/brunnerlivio/master/images/marquee.svg" width="100%">
</p>
