#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Wed Sep 25 23:13:09 2024
# Process ID: 28720
# Current directory: D:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.runs/design_1_xbar_0_synth_1
# Command line: vivado.exe -log design_1_xbar_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_xbar_0.tcl
# Log file: D:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.runs/design_1_xbar_0_synth_1/design_1_xbar_0.vds
# Journal file: D:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.runs/design_1_xbar_0_synth_1\vivado.jou
# Running On: THX_HP, OS: Windows, CPU Frequency: 1996 MHz, CPU Physical cores: 12, Host memory: 33622 MB
#-----------------------------------------------------------
source design_1_xbar_0.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 455.953 ; gain = 184.445
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Semester1/CEG5203/workspace/ceg5203assignment2/vitis2023'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Program/Xilinx/Vivado/2023.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.cache/ip 
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_xbar_0
Command: synth_design -top design_1_xbar_0 -part xck26-sfvc784-2LV-c -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 20940
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1870.680 ; gain = 379.730
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_0' [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ip/design_1_xbar_0/synth/design_1_xbar_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_30_axi_crossbar' [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4871]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_30_crossbar' [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:2232]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_30_si_transactor' [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:3791]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_30_addr_decoder' [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:790]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_1_comparator_static' [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_1_carry_and' [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:60]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_1_carry_and' (0#1) [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:60]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_1_comparator_static' (0#1) [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_1_comparator_static__parameterized0' [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_1_comparator_static__parameterized0' (0#1) [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_1_comparator_static__parameterized1' [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_1_comparator_static__parameterized1' (0#1) [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_30_addr_decoder' (0#1) [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:790]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_28_axic_srl_fifo' [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:694]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_28_ndeep_srl' [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:1129]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_28_ndeep_srl' (0#1) [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:1129]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_28_axic_srl_fifo' (0#1) [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:694]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_30_arbiter_resp' [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:1020]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_30_arbiter_resp' (0#1) [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:1020]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_1_mux_enc' [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_1_mux_enc' (0#1) [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_30_si_transactor' (0#1) [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:3791]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_30_si_transactor__parameterized0' [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:3791]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_1_mux_enc__parameterized0' [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_1_mux_enc__parameterized0' (0#1) [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_30_si_transactor__parameterized0' (0#1) [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:3791]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_30_splitter' [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4451]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_30_splitter' (0#1) [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4451]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_30_wdata_router' [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4724]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_28_axic_reg_srl_fifo' [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:884]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_28_ndeep_srl__parameterized0' [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:1129]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_28_ndeep_srl__parameterized0' (0#1) [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:1129]
INFO: [Synth 8-155] case statement is not full and has no default [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:982]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_28_axic_reg_srl_fifo' (0#1) [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:884]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_30_wdata_router' (0#1) [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4724]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_28_axic_srl_fifo__parameterized0' [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:694]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_28_axic_srl_fifo__parameterized0' (0#1) [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:694]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_30_wdata_mux' [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4550]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_30_wdata_mux' (0#1) [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4550]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axi_register_slice' [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:3718]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (0#1) [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (0#1) [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice' [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice' (0#1) [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized0' [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized0' (0#1) [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized1' [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized1' (0#1) [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized2' [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized2' (0#1) [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axi_register_slice' (0#1) [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:3718]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_29_axi_register_slice' is unconnected for instance 'reg_slice_mi' [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_29_axi_register_slice' has 93 connections declared, but only 92 given [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_29_axi_register_slice' is unconnected for instance 'reg_slice_mi' [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_29_axi_register_slice' has 93 connections declared, but only 92 given [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_29_axi_register_slice' is unconnected for instance 'reg_slice_mi' [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_29_axi_register_slice' has 93 connections declared, but only 92 given [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_28_axic_srl_fifo__parameterized1' [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:694]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_28_ndeep_srl__parameterized1' [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:1129]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_28_ndeep_srl__parameterized1' (0#1) [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:1129]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_28_axic_srl_fifo__parameterized1' (0#1) [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:694]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_30_wdata_mux__parameterized0' [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4550]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_30_wdata_mux__parameterized0' (0#1) [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4550]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_29_axi_register_slice' is unconnected for instance 'reg_slice_mi' [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_29_axi_register_slice' has 93 connections declared, but only 92 given [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_30_decerr_slave' [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:3493]
INFO: [Synth 8-155] case statement is not full and has no default [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:3626]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_30_decerr_slave' (0#1) [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:3493]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_30_addr_arbiter' [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:420]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_30_addr_arbiter' (0#1) [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:420]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_30_crossbar' (0#1) [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:2232]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_30_axi_crossbar' (0#1) [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4871]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_0' (0#1) [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ip/design_1_xbar_0/synth/design_1_xbar_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:747]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:786]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[0].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[1].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[2].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[3].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[4].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[5].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[6].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[7].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[0].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[1].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[2].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[3].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[4].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[5].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[6].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[7].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:747]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:786]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:747]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:786]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[0].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:2991]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[1].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:2991]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[2].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:2991]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[3].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:2991]
WARNING: [Synth 8-7129] Port ACLK in module axi_register_slice_v2_1_29_axic_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axi_register_slice_v2_1_29_axic_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module axi_register_slice_v2_1_29_axic_register_slice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axi_register_slice_v2_1_29_axic_register_slice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[15] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[14] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[13] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[12] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[11] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[10] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[9] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[8] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[7] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[6] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[5] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[4] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[3] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[2] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[1] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk2x in module axi_register_slice_v2_1_29_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module axi_crossbar_v2_1_30_wdata_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axi_crossbar_v2_1_30_wdata_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ASELECT[0] in module axi_crossbar_v2_1_30_wdata_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AVALID in module axi_crossbar_v2_1_30_wdata_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module axi_crossbar_v2_1_30_wdata_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axi_crossbar_v2_1_30_wdata_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ASELECT[0] in module axi_crossbar_v2_1_30_wdata_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AVALID in module axi_crossbar_v2_1_30_wdata_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[1] in module axi_crossbar_v2_1_30_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[0] in module axi_crossbar_v2_1_30_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[1] in module axi_crossbar_v2_1_30_si_transactor__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[0] in module axi_crossbar_v2_1_30_si_transactor__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[1] in module axi_crossbar_v2_1_30_si_transactor is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[0] in module axi_crossbar_v2_1_30_si_transactor is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[15] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[14] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[13] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[12] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[11] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[10] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[9] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[8] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[7] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[6] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[5] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[4] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[3] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[2] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[1] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[0] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[15] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[14] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[13] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[12] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[11] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[10] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[9] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[8] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[7] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[6] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[5] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[4] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[3] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[2] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[1] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[0] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 2136.707 ; gain = 645.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 2136.707 ; gain = 645.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 2136.707 ; gain = 645.758
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.241 . Memory (MB): peak = 2136.707 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0_ooc.xdc] for cell 'inst'
create_clock: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2136.707 ; gain = 0.000
Finished Parsing XDC File [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0_ooc.xdc] for cell 'inst'
Parsing XDC File [D:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.runs/design_1_xbar_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.runs/design_1_xbar_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2136.707 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.267 . Memory (MB): peak = 2136.707 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:00:36 . Memory (MB): peak = 2136.707 ; gain = 645.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:00:36 . Memory (MB): peak = 2136.707 ; gain = 645.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  D:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.runs/design_1_xbar_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:36 . Memory (MB): peak = 2136.707 ; gain = 645.758
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_28_axic_reg_srl_fifo'
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.write_cs_reg' in module 'axi_crossbar_v2_1_30_decerr_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_28_axic_reg_srl_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.write_cs_reg' using encoding 'one-hot' in module 'axi_crossbar_v2_1_30_decerr_slave'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 2136.707 ; gain = 645.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 3     
	   2 Input    4 Bit       Adders := 40    
	   2 Input    3 Bit       Adders := 5     
	   2 Input    2 Bit       Adders := 1     
	   2 Input    1 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
+---Registers : 
	              102 Bit    Registers := 2     
	               52 Bit    Registers := 8     
	               19 Bit    Registers := 4     
	               16 Bit    Registers := 18    
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 24    
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 11    
	                1 Bit    Registers := 52    
+---Muxes : 
	   2 Input   64 Bit        Muxes := 16    
	   2 Input   52 Bit        Muxes := 8     
	   2 Input   32 Bit        Muxes := 8     
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 11    
	   3 Input    4 Bit        Muxes := 17    
	   2 Input    3 Bit        Muxes := 4     
	   2 Input    2 Bit        Muxes := 48    
	   2 Input    1 Bit        Muxes := 61    
	   4 Input    1 Bit        Muxes := 3     
	   3 Input    1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port aclk2x in module axi_register_slice_v2_1_29_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[15] in module axi_register_slice_v2_1_29_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[14] in module axi_register_slice_v2_1_29_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[13] in module axi_register_slice_v2_1_29_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[12] in module axi_register_slice_v2_1_29_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[11] in module axi_register_slice_v2_1_29_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[10] in module axi_register_slice_v2_1_29_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[9] in module axi_register_slice_v2_1_29_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[8] in module axi_register_slice_v2_1_29_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[7] in module axi_register_slice_v2_1_29_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[6] in module axi_register_slice_v2_1_29_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[5] in module axi_register_slice_v2_1_29_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[4] in module axi_register_slice_v2_1_29_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[3] in module axi_register_slice_v2_1_29_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[2] in module axi_register_slice_v2_1_29_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[1] in module axi_register_slice_v2_1_29_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[0] in module axi_register_slice_v2_1_29_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[1] in module axi_crossbar_v2_1_30_si_transactor__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[0] in module axi_crossbar_v2_1_30_si_transactor__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[1] in module axi_crossbar_v2_1_30_si_transactor is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[0] in module axi_crossbar_v2_1_30_si_transactor is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[15] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[14] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[13] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[12] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[11] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[10] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[9] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[8] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[7] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[6] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[5] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[4] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[2]) is unused and will be removed from module axi_crossbar_v2_1_30_axi_crossbar.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:55 . Memory (MB): peak = 2136.707 ; gain = 645.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:53 ; elapsed = 00:01:07 . Memory (MB): peak = 2558.484 ; gain = 1067.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:03 ; elapsed = 00:01:18 . Memory (MB): peak = 2660.406 ; gain = 1169.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:04 ; elapsed = 00:01:20 . Memory (MB): peak = 2675.895 ; gain = 1184.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:08 ; elapsed = 00:01:24 . Memory (MB): peak = 2675.895 ; gain = 1184.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:08 ; elapsed = 00:01:24 . Memory (MB): peak = 2675.895 ; gain = 1184.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:09 ; elapsed = 00:01:24 . Memory (MB): peak = 2675.895 ; gain = 1184.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:09 ; elapsed = 00:01:24 . Memory (MB): peak = 2675.895 ; gain = 1184.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:09 ; elapsed = 00:01:24 . Memory (MB): peak = 2675.895 ; gain = 1184.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:09 ; elapsed = 00:01:24 . Memory (MB): peak = 2675.895 ; gain = 1184.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+------------------------------------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name                                       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+------------------------------------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | gen_rtl_shifter.gen_inferred_srl.shift_reg_reg | 32     | 1          | 0      | 1       | 0      | 0      | 0      | 
|dsrl__1     | gen_rtl_shifter.gen_inferred_srl.shift_reg_reg | 32     | 1          | 0      | 1       | 0      | 0      | 0      | 
|dsrl__2     | gen_rtl_shifter.gen_inferred_srl.shift_reg_reg | 32     | 1          | 0      | 1       | 0      | 0      | 0      | 
+------------+------------------------------------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |LUT1    |    32|
|2     |LUT2    |    16|
|3     |LUT3    |   203|
|4     |LUT4    |   102|
|5     |LUT5    |   104|
|6     |LUT6    |   443|
|7     |SRLC32E |     2|
|8     |FDRE    |  1088|
|9     |FDSE    |    14|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:09 ; elapsed = 00:01:24 . Memory (MB): peak = 2675.895 ; gain = 1184.945
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 54 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:47 ; elapsed = 00:01:14 . Memory (MB): peak = 2675.895 ; gain = 1184.945
Synthesis Optimization Complete : Time (s): cpu = 00:01:09 ; elapsed = 00:01:25 . Memory (MB): peak = 2675.895 ; gain = 1184.945
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 2678.777 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2692.633 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: ee44cb43
INFO: [Common 17-83] Releasing license: Synthesis
92 Infos, 136 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:16 ; elapsed = 00:01:36 . Memory (MB): peak = 2692.633 ; gain = 2181.008
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2692.633 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.runs/design_1_xbar_0_synth_1/design_1_xbar_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_xbar_0, cache-ID = d452d539dcdc0227
INFO: [Coretcl 2-1174] Renamed 27 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2692.633 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.runs/design_1_xbar_0_synth_1/design_1_xbar_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_xbar_0_utilization_synth.rpt -pb design_1_xbar_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Sep 25 23:14:59 2024...
