@startuml
package "Gestion_Verin" {
	[Interface Avalon]
	[PWM module]
	[Gestion ADC]
	[Gestion Butees]
}
clk_50MHz --> [Gestion ADC]
clk_50MHz --> [PWM module] 
[Gestion ADC] --> ADC : clk_adc
ADC --> [Gestion ADC] : serial_adc_data
Position_Verin --> [Interface Avalon] : analog_position
[Interface Avalon] --> [PWM module] : freq
[Interface Avalon] --> [PWM module] : duty
[Gestion ADC] --> [Gestion Butees] : angle_barre[11:0]
[PWM module] --> [Gestion Butees] : pwm_singal
[Gestion Butees] --> H_Bridge : pwm_power
[Gestion Butees] --> H_Bridge : sens
[Interface Avalon] --> [Gestion Butees] : butee_g
[Interface Avalon] --> [Gestion Butees] : butee_g
[Interface Avalon] --> [Gestion Butees] : sens
Chip_signal --> [Interface Avalon] : chip_select
Chip_signal --> [Interface Avalon] : write_n
Chip_signal --> [Interface Avalon] : read_n
Chip_signal --> [Interface Avalon] : write_data
Chip_signal --> [Interface Avalon] : address

@enduml
