
*** Running vivado
    with args -log Top_FFT.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top_FFT.tcl


****** Vivado v2017.4.1 (64-bit)
  **** SW Build 2117270 on Tue Jan 30 15:32:00 MST 2018
  **** IP Build 2095745 on Tue Jan 30 17:13:15 MST 2018
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script 'C:/Users/mbin9/AppData/Roaming/Xilinx/Vivado/Vivado_init.tcl'
source Top_FFT.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 333.645 ; gain = 107.625
Command: synth_design -top Top_FFT -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 23716 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 440.512 ; gain = 95.258
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Top_FFT' [C:/Users/mbin9/Documents/19-2-project/19_2_soc_design/work/FFFFFT/FFFFFT.srcs/sources_1/imports/Lab_SD2019_2_prob/Top_FFT.v:34]
	Parameter in_BW bound to: 16 - type: integer 
	Parameter out_BW bound to: 22 - type: integer 
	Parameter cut_BW bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Counter' [C:/Users/mbin9/Documents/19-2-project/19_2_soc_design/work/FFFFFT/FFFFFT.srcs/sources_1/imports/Lab_SD2019_2_prob/Counter.v:34]
INFO: [Synth 8-256] done synthesizing module 'Counter' (1#1) [C:/Users/mbin9/Documents/19-2-project/19_2_soc_design/work/FFFFFT/FFFFFT.srcs/sources_1/imports/Lab_SD2019_2_prob/Counter.v:34]
INFO: [Synth 8-638] synthesizing module 'Stage' [C:/Users/mbin9/Documents/19-2-project/19_2_soc_design/work/FFFFFT/FFFFFT.srcs/sources_1/imports/Lab_SD2019_2_prob/Stage.v:34]
	Parameter BW bound to: 17 - type: integer 
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Shift_Reg' [C:/Users/mbin9/Documents/19-2-project/19_2_soc_design/work/FFFFFT/FFFFFT.srcs/sources_1/imports/Lab_SD2019_2_prob/Shift_Reg.v:34]
	Parameter BW bound to: 17 - type: integer 
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Shift_Reg' (2#1) [C:/Users/mbin9/Documents/19-2-project/19_2_soc_design/work/FFFFFT/FFFFFT.srcs/sources_1/imports/Lab_SD2019_2_prob/Shift_Reg.v:34]
INFO: [Synth 8-638] synthesizing module 'BF' [C:/Users/mbin9/Documents/19-2-project/19_2_soc_design/work/FFFFFT/FFFFFT.srcs/sources_1/imports/Lab_SD2019_2_prob/BF.v:34]
	Parameter BW bound to: 17 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BF' (3#1) [C:/Users/mbin9/Documents/19-2-project/19_2_soc_design/work/FFFFFT/FFFFFT.srcs/sources_1/imports/Lab_SD2019_2_prob/BF.v:34]
INFO: [Synth 8-638] synthesizing module 'MULT' [C:/Users/mbin9/Documents/19-2-project/19_2_soc_design/work/FFFFFT/FFFFFT.srcs/sources_1/imports/Lab_SD2019_2_prob/MULT.v:34]
	Parameter BW bound to: 17 - type: integer 
	Parameter N bound to: 32 - type: integer 
	Parameter W_re0 bound to: 12'sb010000000000 
	Parameter W_re1 bound to: 12'sb001111111011 
	Parameter W_re2 bound to: 12'sb001111101100 
	Parameter W_re3 bound to: 12'sb001111010011 
	Parameter W_re4 bound to: 12'sb001110110010 
	Parameter W_re5 bound to: 12'sb001110000111 
	Parameter W_re6 bound to: 12'sb001101010011 
	Parameter W_re7 bound to: 12'sb001100010111 
	Parameter W_re8 bound to: 12'sb001011010100 
	Parameter W_re9 bound to: 12'sb001010001001 
	Parameter W_re10 bound to: 12'sb001000111000 
	Parameter W_re11 bound to: 12'sb000111100010 
	Parameter W_re12 bound to: 12'sb000110000111 
	Parameter W_re13 bound to: 12'sb000100101001 
	Parameter W_re14 bound to: 12'sb000011000111 
	Parameter W_re15 bound to: 12'sb000001100100 
	Parameter W_re16 bound to: 12'sb000000000000 
	Parameter W_re17 bound to: 12'sb111110011011 
	Parameter W_re18 bound to: 12'sb111100111000 
	Parameter W_re19 bound to: 12'sb111011010110 
	Parameter W_re20 bound to: 12'sb111001111000 
	Parameter W_re21 bound to: 12'sb111000011101 
	Parameter W_re22 bound to: 12'sb110111000111 
	Parameter W_re23 bound to: 12'sb110101110110 
	Parameter W_re24 bound to: 12'sb110100101011 
	Parameter W_re25 bound to: 12'sb110011101000 
	Parameter W_re26 bound to: 12'sb110010101100 
	Parameter W_re27 bound to: 12'sb110001111000 
	Parameter W_re28 bound to: 12'sb110001001101 
	Parameter W_re29 bound to: 12'sb110000101100 
	Parameter W_re30 bound to: 12'sb110000010011 
	Parameter W_re31 bound to: 12'sb110000000100 
	Parameter W_im0 bound to: 12'sb000000000000 
	Parameter W_im1 bound to: 12'sb111110011011 
	Parameter W_im2 bound to: 12'sb111100111000 
	Parameter W_im3 bound to: 12'sb111011010110 
	Parameter W_im4 bound to: 12'sb111001111000 
	Parameter W_im5 bound to: 12'sb111000011101 
	Parameter W_im6 bound to: 12'sb110111000111 
	Parameter W_im7 bound to: 12'sb110101110110 
	Parameter W_im8 bound to: 12'sb110100101011 
	Parameter W_im9 bound to: 12'sb110011101000 
	Parameter W_im10 bound to: 12'sb110010101100 
	Parameter W_im11 bound to: 12'sb110001111000 
	Parameter W_im12 bound to: 12'sb110001001101 
	Parameter W_im13 bound to: 12'sb110000101100 
	Parameter W_im14 bound to: 12'sb110000010011 
	Parameter W_im15 bound to: 12'sb110000000100 
	Parameter W_im16 bound to: 12'sb110000000000 
	Parameter W_im17 bound to: 12'sb110000000100 
	Parameter W_im18 bound to: 12'sb110000010011 
	Parameter W_im19 bound to: 12'sb110000101100 
	Parameter W_im20 bound to: 12'sb110001001101 
	Parameter W_im21 bound to: 12'sb110001111000 
	Parameter W_im22 bound to: 12'sb110010101100 
	Parameter W_im23 bound to: 12'sb110011101000 
	Parameter W_im24 bound to: 12'sb110100101011 
	Parameter W_im25 bound to: 12'sb110101110110 
	Parameter W_im26 bound to: 12'sb110111000111 
	Parameter W_im27 bound to: 12'sb111000011101 
	Parameter W_im28 bound to: 12'sb111001111000 
	Parameter W_im29 bound to: 12'sb111011010110 
	Parameter W_im30 bound to: 12'sb111100111000 
	Parameter W_im31 bound to: 12'sb111110011011 
INFO: [Synth 8-256] done synthesizing module 'MULT' (4#1) [C:/Users/mbin9/Documents/19-2-project/19_2_soc_design/work/FFFFFT/FFFFFT.srcs/sources_1/imports/Lab_SD2019_2_prob/MULT.v:34]
INFO: [Synth 8-256] done synthesizing module 'Stage' (5#1) [C:/Users/mbin9/Documents/19-2-project/19_2_soc_design/work/FFFFFT/FFFFFT.srcs/sources_1/imports/Lab_SD2019_2_prob/Stage.v:34]
INFO: [Synth 8-638] synthesizing module 'Stage__parameterized0' [C:/Users/mbin9/Documents/19-2-project/19_2_soc_design/work/FFFFFT/FFFFFT.srcs/sources_1/imports/Lab_SD2019_2_prob/Stage.v:34]
	Parameter BW bound to: 18 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Shift_Reg__parameterized0' [C:/Users/mbin9/Documents/19-2-project/19_2_soc_design/work/FFFFFT/FFFFFT.srcs/sources_1/imports/Lab_SD2019_2_prob/Shift_Reg.v:34]
	Parameter BW bound to: 18 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Shift_Reg__parameterized0' (5#1) [C:/Users/mbin9/Documents/19-2-project/19_2_soc_design/work/FFFFFT/FFFFFT.srcs/sources_1/imports/Lab_SD2019_2_prob/Shift_Reg.v:34]
INFO: [Synth 8-638] synthesizing module 'BF__parameterized0' [C:/Users/mbin9/Documents/19-2-project/19_2_soc_design/work/FFFFFT/FFFFFT.srcs/sources_1/imports/Lab_SD2019_2_prob/BF.v:34]
	Parameter BW bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BF__parameterized0' (5#1) [C:/Users/mbin9/Documents/19-2-project/19_2_soc_design/work/FFFFFT/FFFFFT.srcs/sources_1/imports/Lab_SD2019_2_prob/BF.v:34]
INFO: [Synth 8-638] synthesizing module 'MULT__parameterized0' [C:/Users/mbin9/Documents/19-2-project/19_2_soc_design/work/FFFFFT/FFFFFT.srcs/sources_1/imports/Lab_SD2019_2_prob/MULT.v:34]
	Parameter BW bound to: 18 - type: integer 
	Parameter N bound to: 16 - type: integer 
	Parameter W_re0 bound to: 12'sb010000000000 
	Parameter W_re1 bound to: 12'sb001111111011 
	Parameter W_re2 bound to: 12'sb001111101100 
	Parameter W_re3 bound to: 12'sb001111010011 
	Parameter W_re4 bound to: 12'sb001110110010 
	Parameter W_re5 bound to: 12'sb001110000111 
	Parameter W_re6 bound to: 12'sb001101010011 
	Parameter W_re7 bound to: 12'sb001100010111 
	Parameter W_re8 bound to: 12'sb001011010100 
	Parameter W_re9 bound to: 12'sb001010001001 
	Parameter W_re10 bound to: 12'sb001000111000 
	Parameter W_re11 bound to: 12'sb000111100010 
	Parameter W_re12 bound to: 12'sb000110000111 
	Parameter W_re13 bound to: 12'sb000100101001 
	Parameter W_re14 bound to: 12'sb000011000111 
	Parameter W_re15 bound to: 12'sb000001100100 
	Parameter W_re16 bound to: 12'sb000000000000 
	Parameter W_re17 bound to: 12'sb111110011011 
	Parameter W_re18 bound to: 12'sb111100111000 
	Parameter W_re19 bound to: 12'sb111011010110 
	Parameter W_re20 bound to: 12'sb111001111000 
	Parameter W_re21 bound to: 12'sb111000011101 
	Parameter W_re22 bound to: 12'sb110111000111 
	Parameter W_re23 bound to: 12'sb110101110110 
	Parameter W_re24 bound to: 12'sb110100101011 
	Parameter W_re25 bound to: 12'sb110011101000 
	Parameter W_re26 bound to: 12'sb110010101100 
	Parameter W_re27 bound to: 12'sb110001111000 
	Parameter W_re28 bound to: 12'sb110001001101 
	Parameter W_re29 bound to: 12'sb110000101100 
	Parameter W_re30 bound to: 12'sb110000010011 
	Parameter W_re31 bound to: 12'sb110000000100 
	Parameter W_im0 bound to: 12'sb000000000000 
	Parameter W_im1 bound to: 12'sb111110011011 
	Parameter W_im2 bound to: 12'sb111100111000 
	Parameter W_im3 bound to: 12'sb111011010110 
	Parameter W_im4 bound to: 12'sb111001111000 
	Parameter W_im5 bound to: 12'sb111000011101 
	Parameter W_im6 bound to: 12'sb110111000111 
	Parameter W_im7 bound to: 12'sb110101110110 
	Parameter W_im8 bound to: 12'sb110100101011 
	Parameter W_im9 bound to: 12'sb110011101000 
	Parameter W_im10 bound to: 12'sb110010101100 
	Parameter W_im11 bound to: 12'sb110001111000 
	Parameter W_im12 bound to: 12'sb110001001101 
	Parameter W_im13 bound to: 12'sb110000101100 
	Parameter W_im14 bound to: 12'sb110000010011 
	Parameter W_im15 bound to: 12'sb110000000100 
	Parameter W_im16 bound to: 12'sb110000000000 
	Parameter W_im17 bound to: 12'sb110000000100 
	Parameter W_im18 bound to: 12'sb110000010011 
	Parameter W_im19 bound to: 12'sb110000101100 
	Parameter W_im20 bound to: 12'sb110001001101 
	Parameter W_im21 bound to: 12'sb110001111000 
	Parameter W_im22 bound to: 12'sb110010101100 
	Parameter W_im23 bound to: 12'sb110011101000 
	Parameter W_im24 bound to: 12'sb110100101011 
	Parameter W_im25 bound to: 12'sb110101110110 
	Parameter W_im26 bound to: 12'sb110111000111 
	Parameter W_im27 bound to: 12'sb111000011101 
	Parameter W_im28 bound to: 12'sb111001111000 
	Parameter W_im29 bound to: 12'sb111011010110 
	Parameter W_im30 bound to: 12'sb111100111000 
	Parameter W_im31 bound to: 12'sb111110011011 
INFO: [Synth 8-256] done synthesizing module 'MULT__parameterized0' (5#1) [C:/Users/mbin9/Documents/19-2-project/19_2_soc_design/work/FFFFFT/FFFFFT.srcs/sources_1/imports/Lab_SD2019_2_prob/MULT.v:34]
INFO: [Synth 8-256] done synthesizing module 'Stage__parameterized0' (5#1) [C:/Users/mbin9/Documents/19-2-project/19_2_soc_design/work/FFFFFT/FFFFFT.srcs/sources_1/imports/Lab_SD2019_2_prob/Stage.v:34]
INFO: [Synth 8-638] synthesizing module 'Stage__parameterized1' [C:/Users/mbin9/Documents/19-2-project/19_2_soc_design/work/FFFFFT/FFFFFT.srcs/sources_1/imports/Lab_SD2019_2_prob/Stage.v:34]
	Parameter BW bound to: 19 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Shift_Reg__parameterized1' [C:/Users/mbin9/Documents/19-2-project/19_2_soc_design/work/FFFFFT/FFFFFT.srcs/sources_1/imports/Lab_SD2019_2_prob/Shift_Reg.v:34]
	Parameter BW bound to: 19 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Shift_Reg__parameterized1' (5#1) [C:/Users/mbin9/Documents/19-2-project/19_2_soc_design/work/FFFFFT/FFFFFT.srcs/sources_1/imports/Lab_SD2019_2_prob/Shift_Reg.v:34]
INFO: [Synth 8-638] synthesizing module 'BF__parameterized1' [C:/Users/mbin9/Documents/19-2-project/19_2_soc_design/work/FFFFFT/FFFFFT.srcs/sources_1/imports/Lab_SD2019_2_prob/BF.v:34]
	Parameter BW bound to: 19 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BF__parameterized1' (5#1) [C:/Users/mbin9/Documents/19-2-project/19_2_soc_design/work/FFFFFT/FFFFFT.srcs/sources_1/imports/Lab_SD2019_2_prob/BF.v:34]
INFO: [Synth 8-638] synthesizing module 'MULT__parameterized1' [C:/Users/mbin9/Documents/19-2-project/19_2_soc_design/work/FFFFFT/FFFFFT.srcs/sources_1/imports/Lab_SD2019_2_prob/MULT.v:34]
	Parameter BW bound to: 19 - type: integer 
	Parameter N bound to: 8 - type: integer 
	Parameter W_re0 bound to: 12'sb010000000000 
	Parameter W_re1 bound to: 12'sb001111111011 
	Parameter W_re2 bound to: 12'sb001111101100 
	Parameter W_re3 bound to: 12'sb001111010011 
	Parameter W_re4 bound to: 12'sb001110110010 
	Parameter W_re5 bound to: 12'sb001110000111 
	Parameter W_re6 bound to: 12'sb001101010011 
	Parameter W_re7 bound to: 12'sb001100010111 
	Parameter W_re8 bound to: 12'sb001011010100 
	Parameter W_re9 bound to: 12'sb001010001001 
	Parameter W_re10 bound to: 12'sb001000111000 
	Parameter W_re11 bound to: 12'sb000111100010 
	Parameter W_re12 bound to: 12'sb000110000111 
	Parameter W_re13 bound to: 12'sb000100101001 
	Parameter W_re14 bound to: 12'sb000011000111 
	Parameter W_re15 bound to: 12'sb000001100100 
	Parameter W_re16 bound to: 12'sb000000000000 
	Parameter W_re17 bound to: 12'sb111110011011 
	Parameter W_re18 bound to: 12'sb111100111000 
	Parameter W_re19 bound to: 12'sb111011010110 
	Parameter W_re20 bound to: 12'sb111001111000 
	Parameter W_re21 bound to: 12'sb111000011101 
	Parameter W_re22 bound to: 12'sb110111000111 
	Parameter W_re23 bound to: 12'sb110101110110 
	Parameter W_re24 bound to: 12'sb110100101011 
	Parameter W_re25 bound to: 12'sb110011101000 
	Parameter W_re26 bound to: 12'sb110010101100 
	Parameter W_re27 bound to: 12'sb110001111000 
	Parameter W_re28 bound to: 12'sb110001001101 
	Parameter W_re29 bound to: 12'sb110000101100 
	Parameter W_re30 bound to: 12'sb110000010011 
	Parameter W_re31 bound to: 12'sb110000000100 
	Parameter W_im0 bound to: 12'sb000000000000 
	Parameter W_im1 bound to: 12'sb111110011011 
	Parameter W_im2 bound to: 12'sb111100111000 
	Parameter W_im3 bound to: 12'sb111011010110 
	Parameter W_im4 bound to: 12'sb111001111000 
	Parameter W_im5 bound to: 12'sb111000011101 
	Parameter W_im6 bound to: 12'sb110111000111 
	Parameter W_im7 bound to: 12'sb110101110110 
	Parameter W_im8 bound to: 12'sb110100101011 
	Parameter W_im9 bound to: 12'sb110011101000 
	Parameter W_im10 bound to: 12'sb110010101100 
	Parameter W_im11 bound to: 12'sb110001111000 
	Parameter W_im12 bound to: 12'sb110001001101 
	Parameter W_im13 bound to: 12'sb110000101100 
	Parameter W_im14 bound to: 12'sb110000010011 
	Parameter W_im15 bound to: 12'sb110000000100 
	Parameter W_im16 bound to: 12'sb110000000000 
	Parameter W_im17 bound to: 12'sb110000000100 
	Parameter W_im18 bound to: 12'sb110000010011 
	Parameter W_im19 bound to: 12'sb110000101100 
	Parameter W_im20 bound to: 12'sb110001001101 
	Parameter W_im21 bound to: 12'sb110001111000 
	Parameter W_im22 bound to: 12'sb110010101100 
	Parameter W_im23 bound to: 12'sb110011101000 
	Parameter W_im24 bound to: 12'sb110100101011 
	Parameter W_im25 bound to: 12'sb110101110110 
	Parameter W_im26 bound to: 12'sb110111000111 
	Parameter W_im27 bound to: 12'sb111000011101 
	Parameter W_im28 bound to: 12'sb111001111000 
	Parameter W_im29 bound to: 12'sb111011010110 
	Parameter W_im30 bound to: 12'sb111100111000 
	Parameter W_im31 bound to: 12'sb111110011011 
INFO: [Synth 8-256] done synthesizing module 'MULT__parameterized1' (5#1) [C:/Users/mbin9/Documents/19-2-project/19_2_soc_design/work/FFFFFT/FFFFFT.srcs/sources_1/imports/Lab_SD2019_2_prob/MULT.v:34]
INFO: [Synth 8-256] done synthesizing module 'Stage__parameterized1' (5#1) [C:/Users/mbin9/Documents/19-2-project/19_2_soc_design/work/FFFFFT/FFFFFT.srcs/sources_1/imports/Lab_SD2019_2_prob/Stage.v:34]
INFO: [Synth 8-638] synthesizing module 'Stage__parameterized2' [C:/Users/mbin9/Documents/19-2-project/19_2_soc_design/work/FFFFFT/FFFFFT.srcs/sources_1/imports/Lab_SD2019_2_prob/Stage.v:34]
	Parameter BW bound to: 20 - type: integer 
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Shift_Reg__parameterized2' [C:/Users/mbin9/Documents/19-2-project/19_2_soc_design/work/FFFFFT/FFFFFT.srcs/sources_1/imports/Lab_SD2019_2_prob/Shift_Reg.v:34]
	Parameter BW bound to: 20 - type: integer 
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Shift_Reg__parameterized2' (5#1) [C:/Users/mbin9/Documents/19-2-project/19_2_soc_design/work/FFFFFT/FFFFFT.srcs/sources_1/imports/Lab_SD2019_2_prob/Shift_Reg.v:34]
INFO: [Synth 8-638] synthesizing module 'BF__parameterized2' [C:/Users/mbin9/Documents/19-2-project/19_2_soc_design/work/FFFFFT/FFFFFT.srcs/sources_1/imports/Lab_SD2019_2_prob/BF.v:34]
	Parameter BW bound to: 20 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BF__parameterized2' (5#1) [C:/Users/mbin9/Documents/19-2-project/19_2_soc_design/work/FFFFFT/FFFFFT.srcs/sources_1/imports/Lab_SD2019_2_prob/BF.v:34]
INFO: [Synth 8-638] synthesizing module 'MULT__parameterized2' [C:/Users/mbin9/Documents/19-2-project/19_2_soc_design/work/FFFFFT/FFFFFT.srcs/sources_1/imports/Lab_SD2019_2_prob/MULT.v:34]
	Parameter BW bound to: 20 - type: integer 
	Parameter N bound to: 4 - type: integer 
	Parameter W_re0 bound to: 12'sb010000000000 
	Parameter W_re1 bound to: 12'sb001111111011 
	Parameter W_re2 bound to: 12'sb001111101100 
	Parameter W_re3 bound to: 12'sb001111010011 
	Parameter W_re4 bound to: 12'sb001110110010 
	Parameter W_re5 bound to: 12'sb001110000111 
	Parameter W_re6 bound to: 12'sb001101010011 
	Parameter W_re7 bound to: 12'sb001100010111 
	Parameter W_re8 bound to: 12'sb001011010100 
	Parameter W_re9 bound to: 12'sb001010001001 
	Parameter W_re10 bound to: 12'sb001000111000 
	Parameter W_re11 bound to: 12'sb000111100010 
	Parameter W_re12 bound to: 12'sb000110000111 
	Parameter W_re13 bound to: 12'sb000100101001 
	Parameter W_re14 bound to: 12'sb000011000111 
	Parameter W_re15 bound to: 12'sb000001100100 
	Parameter W_re16 bound to: 12'sb000000000000 
	Parameter W_re17 bound to: 12'sb111110011011 
	Parameter W_re18 bound to: 12'sb111100111000 
	Parameter W_re19 bound to: 12'sb111011010110 
	Parameter W_re20 bound to: 12'sb111001111000 
	Parameter W_re21 bound to: 12'sb111000011101 
	Parameter W_re22 bound to: 12'sb110111000111 
	Parameter W_re23 bound to: 12'sb110101110110 
	Parameter W_re24 bound to: 12'sb110100101011 
	Parameter W_re25 bound to: 12'sb110011101000 
	Parameter W_re26 bound to: 12'sb110010101100 
	Parameter W_re27 bound to: 12'sb110001111000 
	Parameter W_re28 bound to: 12'sb110001001101 
	Parameter W_re29 bound to: 12'sb110000101100 
	Parameter W_re30 bound to: 12'sb110000010011 
	Parameter W_re31 bound to: 12'sb110000000100 
	Parameter W_im0 bound to: 12'sb000000000000 
	Parameter W_im1 bound to: 12'sb111110011011 
	Parameter W_im2 bound to: 12'sb111100111000 
	Parameter W_im3 bound to: 12'sb111011010110 
	Parameter W_im4 bound to: 12'sb111001111000 
	Parameter W_im5 bound to: 12'sb111000011101 
	Parameter W_im6 bound to: 12'sb110111000111 
	Parameter W_im7 bound to: 12'sb110101110110 
	Parameter W_im8 bound to: 12'sb110100101011 
	Parameter W_im9 bound to: 12'sb110011101000 
	Parameter W_im10 bound to: 12'sb110010101100 
	Parameter W_im11 bound to: 12'sb110001111000 
	Parameter W_im12 bound to: 12'sb110001001101 
	Parameter W_im13 bound to: 12'sb110000101100 
	Parameter W_im14 bound to: 12'sb110000010011 
	Parameter W_im15 bound to: 12'sb110000000100 
	Parameter W_im16 bound to: 12'sb110000000000 
	Parameter W_im17 bound to: 12'sb110000000100 
	Parameter W_im18 bound to: 12'sb110000010011 
	Parameter W_im19 bound to: 12'sb110000101100 
	Parameter W_im20 bound to: 12'sb110001001101 
	Parameter W_im21 bound to: 12'sb110001111000 
	Parameter W_im22 bound to: 12'sb110010101100 
	Parameter W_im23 bound to: 12'sb110011101000 
	Parameter W_im24 bound to: 12'sb110100101011 
	Parameter W_im25 bound to: 12'sb110101110110 
	Parameter W_im26 bound to: 12'sb110111000111 
	Parameter W_im27 bound to: 12'sb111000011101 
	Parameter W_im28 bound to: 12'sb111001111000 
	Parameter W_im29 bound to: 12'sb111011010110 
	Parameter W_im30 bound to: 12'sb111100111000 
	Parameter W_im31 bound to: 12'sb111110011011 
INFO: [Synth 8-256] done synthesizing module 'MULT__parameterized2' (5#1) [C:/Users/mbin9/Documents/19-2-project/19_2_soc_design/work/FFFFFT/FFFFFT.srcs/sources_1/imports/Lab_SD2019_2_prob/MULT.v:34]
INFO: [Synth 8-256] done synthesizing module 'Stage__parameterized2' (5#1) [C:/Users/mbin9/Documents/19-2-project/19_2_soc_design/work/FFFFFT/FFFFFT.srcs/sources_1/imports/Lab_SD2019_2_prob/Stage.v:34]
INFO: [Synth 8-638] synthesizing module 'Stage__parameterized3' [C:/Users/mbin9/Documents/19-2-project/19_2_soc_design/work/FFFFFT/FFFFFT.srcs/sources_1/imports/Lab_SD2019_2_prob/Stage.v:34]
	Parameter BW bound to: 21 - type: integer 
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Shift_Reg__parameterized3' [C:/Users/mbin9/Documents/19-2-project/19_2_soc_design/work/FFFFFT/FFFFFT.srcs/sources_1/imports/Lab_SD2019_2_prob/Shift_Reg.v:34]
	Parameter BW bound to: 21 - type: integer 
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Shift_Reg__parameterized3' (5#1) [C:/Users/mbin9/Documents/19-2-project/19_2_soc_design/work/FFFFFT/FFFFFT.srcs/sources_1/imports/Lab_SD2019_2_prob/Shift_Reg.v:34]
INFO: [Synth 8-638] synthesizing module 'BF__parameterized3' [C:/Users/mbin9/Documents/19-2-project/19_2_soc_design/work/FFFFFT/FFFFFT.srcs/sources_1/imports/Lab_SD2019_2_prob/BF.v:34]
	Parameter BW bound to: 21 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BF__parameterized3' (5#1) [C:/Users/mbin9/Documents/19-2-project/19_2_soc_design/work/FFFFFT/FFFFFT.srcs/sources_1/imports/Lab_SD2019_2_prob/BF.v:34]
INFO: [Synth 8-638] synthesizing module 'MULT__parameterized3' [C:/Users/mbin9/Documents/19-2-project/19_2_soc_design/work/FFFFFT/FFFFFT.srcs/sources_1/imports/Lab_SD2019_2_prob/MULT.v:34]
	Parameter BW bound to: 21 - type: integer 
	Parameter N bound to: 2 - type: integer 
	Parameter W_re0 bound to: 12'sb010000000000 
	Parameter W_re1 bound to: 12'sb001111111011 
	Parameter W_re2 bound to: 12'sb001111101100 
	Parameter W_re3 bound to: 12'sb001111010011 
	Parameter W_re4 bound to: 12'sb001110110010 
	Parameter W_re5 bound to: 12'sb001110000111 
	Parameter W_re6 bound to: 12'sb001101010011 
	Parameter W_re7 bound to: 12'sb001100010111 
	Parameter W_re8 bound to: 12'sb001011010100 
	Parameter W_re9 bound to: 12'sb001010001001 
	Parameter W_re10 bound to: 12'sb001000111000 
	Parameter W_re11 bound to: 12'sb000111100010 
	Parameter W_re12 bound to: 12'sb000110000111 
	Parameter W_re13 bound to: 12'sb000100101001 
	Parameter W_re14 bound to: 12'sb000011000111 
	Parameter W_re15 bound to: 12'sb000001100100 
	Parameter W_re16 bound to: 12'sb000000000000 
	Parameter W_re17 bound to: 12'sb111110011011 
	Parameter W_re18 bound to: 12'sb111100111000 
	Parameter W_re19 bound to: 12'sb111011010110 
	Parameter W_re20 bound to: 12'sb111001111000 
	Parameter W_re21 bound to: 12'sb111000011101 
	Parameter W_re22 bound to: 12'sb110111000111 
	Parameter W_re23 bound to: 12'sb110101110110 
	Parameter W_re24 bound to: 12'sb110100101011 
	Parameter W_re25 bound to: 12'sb110011101000 
	Parameter W_re26 bound to: 12'sb110010101100 
	Parameter W_re27 bound to: 12'sb110001111000 
	Parameter W_re28 bound to: 12'sb110001001101 
	Parameter W_re29 bound to: 12'sb110000101100 
	Parameter W_re30 bound to: 12'sb110000010011 
	Parameter W_re31 bound to: 12'sb110000000100 
	Parameter W_im0 bound to: 12'sb000000000000 
	Parameter W_im1 bound to: 12'sb111110011011 
	Parameter W_im2 bound to: 12'sb111100111000 
	Parameter W_im3 bound to: 12'sb111011010110 
	Parameter W_im4 bound to: 12'sb111001111000 
	Parameter W_im5 bound to: 12'sb111000011101 
	Parameter W_im6 bound to: 12'sb110111000111 
	Parameter W_im7 bound to: 12'sb110101110110 
	Parameter W_im8 bound to: 12'sb110100101011 
	Parameter W_im9 bound to: 12'sb110011101000 
	Parameter W_im10 bound to: 12'sb110010101100 
	Parameter W_im11 bound to: 12'sb110001111000 
	Parameter W_im12 bound to: 12'sb110001001101 
	Parameter W_im13 bound to: 12'sb110000101100 
	Parameter W_im14 bound to: 12'sb110000010011 
	Parameter W_im15 bound to: 12'sb110000000100 
	Parameter W_im16 bound to: 12'sb110000000000 
	Parameter W_im17 bound to: 12'sb110000000100 
	Parameter W_im18 bound to: 12'sb110000010011 
	Parameter W_im19 bound to: 12'sb110000101100 
	Parameter W_im20 bound to: 12'sb110001001101 
	Parameter W_im21 bound to: 12'sb110001111000 
	Parameter W_im22 bound to: 12'sb110010101100 
	Parameter W_im23 bound to: 12'sb110011101000 
	Parameter W_im24 bound to: 12'sb110100101011 
	Parameter W_im25 bound to: 12'sb110101110110 
	Parameter W_im26 bound to: 12'sb110111000111 
	Parameter W_im27 bound to: 12'sb111000011101 
	Parameter W_im28 bound to: 12'sb111001111000 
	Parameter W_im29 bound to: 12'sb111011010110 
	Parameter W_im30 bound to: 12'sb111100111000 
	Parameter W_im31 bound to: 12'sb111110011011 
INFO: [Synth 8-256] done synthesizing module 'MULT__parameterized3' (5#1) [C:/Users/mbin9/Documents/19-2-project/19_2_soc_design/work/FFFFFT/FFFFFT.srcs/sources_1/imports/Lab_SD2019_2_prob/MULT.v:34]
INFO: [Synth 8-256] done synthesizing module 'Stage__parameterized3' (5#1) [C:/Users/mbin9/Documents/19-2-project/19_2_soc_design/work/FFFFFT/FFFFFT.srcs/sources_1/imports/Lab_SD2019_2_prob/Stage.v:34]
INFO: [Synth 8-638] synthesizing module 'Stage6' [C:/Users/mbin9/Documents/19-2-project/19_2_soc_design/work/FFFFFT/FFFFFT.srcs/sources_1/imports/Lab_SD2019_2_prob/Stage6.v:34]
	Parameter BW bound to: 22 - type: integer 
	Parameter N bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'BF__parameterized4' [C:/Users/mbin9/Documents/19-2-project/19_2_soc_design/work/FFFFFT/FFFFFT.srcs/sources_1/imports/Lab_SD2019_2_prob/BF.v:34]
	Parameter BW bound to: 22 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BF__parameterized4' (5#1) [C:/Users/mbin9/Documents/19-2-project/19_2_soc_design/work/FFFFFT/FFFFFT.srcs/sources_1/imports/Lab_SD2019_2_prob/BF.v:34]
INFO: [Synth 8-256] done synthesizing module 'Stage6' (6#1) [C:/Users/mbin9/Documents/19-2-project/19_2_soc_design/work/FFFFFT/FFFFFT.srcs/sources_1/imports/Lab_SD2019_2_prob/Stage6.v:34]
INFO: [Synth 8-638] synthesizing module 'Reordering' [C:/Users/mbin9/Documents/19-2-project/19_2_soc_design/work/FFFFFT/FFFFFT.srcs/sources_1/imports/Lab_SD2019_2_prob/Reordering.v:1]
	Parameter BW bound to: 16 - type: integer 
	Parameter N bound to: 64 - type: integer 
	Parameter Delay bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Shift_Reg__parameterized4' [C:/Users/mbin9/Documents/19-2-project/19_2_soc_design/work/FFFFFT/FFFFFT.srcs/sources_1/imports/Lab_SD2019_2_prob/Shift_Reg.v:34]
	Parameter BW bound to: 6 - type: integer 
	Parameter N bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Shift_Reg__parameterized4' (6#1) [C:/Users/mbin9/Documents/19-2-project/19_2_soc_design/work/FFFFFT/FFFFFT.srcs/sources_1/imports/Lab_SD2019_2_prob/Shift_Reg.v:34]
INFO: [Synth 8-638] synthesizing module 'Reorder_Reg' [C:/Users/mbin9/Documents/19-2-project/19_2_soc_design/work/FFFFFT/FFFFFT.srcs/sources_1/imports/Lab_SD2019_2_prob/Reorder_Reg.v:1]
	Parameter BW bound to: 16 - type: integer 
	Parameter N bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Reorder_Reg' (7#1) [C:/Users/mbin9/Documents/19-2-project/19_2_soc_design/work/FFFFFT/FFFFFT.srcs/sources_1/imports/Lab_SD2019_2_prob/Reorder_Reg.v:1]
INFO: [Synth 8-256] done synthesizing module 'Reordering' (8#1) [C:/Users/mbin9/Documents/19-2-project/19_2_soc_design/work/FFFFFT/FFFFFT.srcs/sources_1/imports/Lab_SD2019_2_prob/Reordering.v:1]
WARNING: [Synth 8-689] width (17) of port connection 'inReal' does not match port width (16) of module 'Reordering' [C:/Users/mbin9/Documents/19-2-project/19_2_soc_design/work/FFFFFT/FFFFFT.srcs/sources_1/imports/Lab_SD2019_2_prob/Top_FFT.v:71]
WARNING: [Synth 8-689] width (17) of port connection 'inImag' does not match port width (16) of module 'Reordering' [C:/Users/mbin9/Documents/19-2-project/19_2_soc_design/work/FFFFFT/FFFFFT.srcs/sources_1/imports/Lab_SD2019_2_prob/Top_FFT.v:71]
WARNING: [Synth 8-689] width (17) of port connection 'outReal' does not match port width (16) of module 'Reordering' [C:/Users/mbin9/Documents/19-2-project/19_2_soc_design/work/FFFFFT/FFFFFT.srcs/sources_1/imports/Lab_SD2019_2_prob/Top_FFT.v:71]
WARNING: [Synth 8-689] width (17) of port connection 'outImag' does not match port width (16) of module 'Reordering' [C:/Users/mbin9/Documents/19-2-project/19_2_soc_design/work/FFFFFT/FFFFFT.srcs/sources_1/imports/Lab_SD2019_2_prob/Top_FFT.v:71]
INFO: [Synth 8-256] done synthesizing module 'Top_FFT' (9#1) [C:/Users/mbin9/Documents/19-2-project/19_2_soc_design/work/FFFFFT/FFFFFT.srcs/sources_1/imports/Lab_SD2019_2_prob/Top_FFT.v:34]
WARNING: [Synth 8-3331] design MULT__parameterized3 has unconnected port cnt[4]
WARNING: [Synth 8-3331] design MULT__parameterized3 has unconnected port cnt[3]
WARNING: [Synth 8-3331] design MULT__parameterized3 has unconnected port cnt[2]
WARNING: [Synth 8-3331] design MULT__parameterized3 has unconnected port cnt[1]
WARNING: [Synth 8-3331] design Stage__parameterized3 has unconnected port cnt[5]
WARNING: [Synth 8-3331] design MULT__parameterized2 has unconnected port cnt[4]
WARNING: [Synth 8-3331] design MULT__parameterized2 has unconnected port cnt[3]
WARNING: [Synth 8-3331] design MULT__parameterized2 has unconnected port cnt[2]
WARNING: [Synth 8-3331] design Stage__parameterized2 has unconnected port cnt[5]
WARNING: [Synth 8-3331] design MULT__parameterized1 has unconnected port cnt[4]
WARNING: [Synth 8-3331] design MULT__parameterized1 has unconnected port cnt[3]
WARNING: [Synth 8-3331] design Stage__parameterized1 has unconnected port cnt[5]
WARNING: [Synth 8-3331] design MULT__parameterized0 has unconnected port cnt[4]
WARNING: [Synth 8-3331] design Stage__parameterized0 has unconnected port cnt[5]
WARNING: [Synth 8-3331] design Stage has unconnected port cnt[5]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 494.371 ; gain = 149.117
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 494.371 ; gain = 149.117
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/mbin9/Documents/19-2-project/19_2_soc_design/work/FFFFFT/FFFFFT.srcs/constrs_1/new/FFT.xdc]
Finished Parsing XDC File [C:/Users/mbin9/Documents/19-2-project/19_2_soc_design/work/FFFFFT/FFFFFT.srcs/constrs_1/new/FFT.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.212 . Memory (MB): peak = 879.109 ; gain = 2.406
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 879.109 ; gain = 533.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 879.109 ; gain = 533.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 879.109 ; gain = 533.855
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element cnt_reg was removed.  [C:/Users/mbin9/Documents/19-2-project/19_2_soc_design/work/FFFFFT/FFFFFT.srcs/sources_1/imports/Lab_SD2019_2_prob/Counter.v:42]
INFO: [Synth 8-5546] ROM "regOutFlag" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 879.109 ; gain = 533.855
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 2     
	   3 Input     22 Bit       Adders := 2     
	   2 Input     21 Bit       Adders := 2     
	   3 Input     21 Bit       Adders := 2     
	   2 Input     20 Bit       Adders := 2     
	   3 Input     20 Bit       Adders := 2     
	   2 Input     19 Bit       Adders := 2     
	   3 Input     19 Bit       Adders := 2     
	   2 Input     18 Bit       Adders := 2     
	   3 Input     18 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 2     
	   3 Input     17 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 2     
	               21 Bit    Registers := 6     
	               20 Bit    Registers := 10    
	               19 Bit    Registers := 18    
	               18 Bit    Registers := 34    
	               17 Bit    Registers := 66    
	               16 Bit    Registers := 258   
	                6 Bit    Registers := 8     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 4     
	   2 Input     21 Bit        Muxes := 6     
	   2 Input     20 Bit        Muxes := 6     
	   2 Input     19 Bit        Muxes := 6     
	   2 Input     18 Bit        Muxes := 6     
	   2 Input     17 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 6     
	   8 Input     12 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   8 Input     11 Bit        Muxes := 1     
	   4 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Top_FFT 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Shift_Reg 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 32    
Module BF 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 2     
	   3 Input     17 Bit       Adders := 2     
Module Stage 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 6     
Module Shift_Reg__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 16    
Module BF__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 2     
	   3 Input     18 Bit       Adders := 2     
Module Stage__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 6     
Module Shift_Reg__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 8     
Module BF__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 2     
	   3 Input     19 Bit       Adders := 2     
Module MULT__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input     12 Bit        Muxes := 1     
	   8 Input     11 Bit        Muxes := 1     
Module Stage__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 6     
Module Shift_Reg__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 4     
Module BF__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 2     
	   3 Input     20 Bit       Adders := 2     
Module MULT__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     12 Bit        Muxes := 1     
	   4 Input     11 Bit        Muxes := 1     
Module Stage__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 2     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 6     
Module Shift_Reg__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 2     
Module BF__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 2     
	   3 Input     21 Bit       Adders := 2     
Module MULT__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Stage__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 2     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 6     
Module BF__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 2     
	   3 Input     22 Bit       Adders := 2     
Module Stage6 
Detailed RTL Component Info : 
+---Registers : 
	               22 Bit    Registers := 2     
	               21 Bit    Registers := 2     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 4     
Module Shift_Reg__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 3     
Module Reorder_Reg 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 64    
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Reordering 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element cnt0/cnt_reg was removed.  [C:/Users/mbin9/Documents/19-2-project/19_2_soc_design/work/FFFFFT/FFFFFT.srcs/sources_1/imports/Lab_SD2019_2_prob/Counter.v:42]
DSP Report: Generating DSP stage1/mult0/buf_im0, operation Mode is: A*B.
DSP Report: operator stage1/mult0/buf_im0 is absorbed into DSP stage1/mult0/buf_im0.
DSP Report: Generating DSP stage1/mult0/buf_im, operation Mode is: PCIN+A*B.
DSP Report: operator stage1/mult0/buf_im is absorbed into DSP stage1/mult0/buf_im.
DSP Report: operator stage1/mult0/buf_im0 is absorbed into DSP stage1/mult0/buf_im.
DSP Report: Generating DSP stage1/mult0/buf_re0, operation Mode is: A*B.
DSP Report: operator stage1/mult0/buf_re0 is absorbed into DSP stage1/mult0/buf_re0.
DSP Report: Generating DSP stage1/mult0/buf_re, operation Mode is: PCIN-A*B.
DSP Report: operator stage1/mult0/buf_re is absorbed into DSP stage1/mult0/buf_re.
DSP Report: operator stage1/mult0/buf_re0 is absorbed into DSP stage1/mult0/buf_re.
DSP Report: Generating DSP stage2/mult0/buf_im0, operation Mode is: A*B.
DSP Report: operator stage2/mult0/buf_im0 is absorbed into DSP stage2/mult0/buf_im0.
DSP Report: Generating DSP stage2/mult0/buf_im, operation Mode is: PCIN+A*B.
DSP Report: operator stage2/mult0/buf_im is absorbed into DSP stage2/mult0/buf_im.
DSP Report: operator stage2/mult0/buf_im0 is absorbed into DSP stage2/mult0/buf_im.
DSP Report: Generating DSP stage2/mult0/buf_re0, operation Mode is: A*B.
DSP Report: operator stage2/mult0/buf_re0 is absorbed into DSP stage2/mult0/buf_re0.
DSP Report: Generating DSP stage2/mult0/buf_re, operation Mode is: PCIN-A*B.
DSP Report: operator stage2/mult0/buf_re is absorbed into DSP stage2/mult0/buf_re.
DSP Report: operator stage2/mult0/buf_re0 is absorbed into DSP stage2/mult0/buf_re.
DSP Report: Generating DSP stage3/mult0/buf_im0, operation Mode is: A*B.
DSP Report: operator stage3/mult0/buf_im0 is absorbed into DSP stage3/mult0/buf_im0.
DSP Report: Generating DSP stage3/mult0/buf_im, operation Mode is: PCIN+A*B.
DSP Report: operator stage3/mult0/buf_im is absorbed into DSP stage3/mult0/buf_im.
DSP Report: operator stage3/mult0/buf_im0 is absorbed into DSP stage3/mult0/buf_im.
DSP Report: Generating DSP stage3/mult0/buf_re0, operation Mode is: A*B.
DSP Report: operator stage3/mult0/buf_re0 is absorbed into DSP stage3/mult0/buf_re0.
DSP Report: Generating DSP stage3/mult0/buf_re, operation Mode is: PCIN-A*B.
DSP Report: operator stage3/mult0/buf_re is absorbed into DSP stage3/mult0/buf_re.
DSP Report: operator stage3/mult0/buf_re0 is absorbed into DSP stage3/mult0/buf_re.
DSP Report: Generating DSP stage4/mult0/buf_im0, operation Mode is: A*B.
DSP Report: operator stage4/mult0/buf_im0 is absorbed into DSP stage4/mult0/buf_im0.
DSP Report: Generating DSP stage4/mult0/buf_im, operation Mode is: PCIN+A*B.
DSP Report: operator stage4/mult0/buf_im is absorbed into DSP stage4/mult0/buf_im.
DSP Report: operator stage4/mult0/buf_im0 is absorbed into DSP stage4/mult0/buf_im.
DSP Report: Generating DSP stage4/mult0/buf_re0, operation Mode is: A*B.
DSP Report: operator stage4/mult0/buf_re0 is absorbed into DSP stage4/mult0/buf_re0.
DSP Report: Generating DSP stage4/mult0/buf_re, operation Mode is: PCIN-A*B.
DSP Report: operator stage4/mult0/buf_re is absorbed into DSP stage4/mult0/buf_re.
DSP Report: operator stage4/mult0/buf_re0 is absorbed into DSP stage4/mult0/buf_re.
DSP Report: Generating DSP stage5/mult0/buf_re0, operation Mode is: A*B.
DSP Report: operator stage5/mult0/buf_re0 is absorbed into DSP stage5/mult0/buf_re0.
DSP Report: Generating DSP stage5/mult0/buf_re, operation Mode is: PCIN-A*B.
DSP Report: operator stage5/mult0/buf_re is absorbed into DSP stage5/mult0/buf_re.
DSP Report: operator stage5/mult0/buf_re0 is absorbed into DSP stage5/mult0/buf_re.
DSP Report: Generating DSP stage5/mult0/buf_im0, operation Mode is: A*B.
DSP Report: operator stage5/mult0/buf_im0 is absorbed into DSP stage5/mult0/buf_im0.
DSP Report: Generating DSP stage5/mult0/buf_im, operation Mode is: PCIN+A*B.
DSP Report: operator stage5/mult0/buf_im is absorbed into DSP stage5/mult0/buf_im.
DSP Report: operator stage5/mult0/buf_im0 is absorbed into DSP stage5/mult0/buf_im.
INFO: [Synth 8-3886] merging instance 'reorder/rr01/revCnt_reg[0]' (FDRE) to 'reorder/rr11/revCnt_reg[0]'
INFO: [Synth 8-3886] merging instance 'reorder/rr01/revCnt_reg[1]' (FDRE) to 'reorder/rr11/revCnt_reg[1]'
INFO: [Synth 8-3886] merging instance 'reorder/rr01/revCnt_reg[2]' (FDRE) to 'reorder/rr11/revCnt_reg[2]'
INFO: [Synth 8-3886] merging instance 'reorder/rr01/revCnt_reg[3]' (FDRE) to 'reorder/rr11/revCnt_reg[3]'
INFO: [Synth 8-3886] merging instance 'reorder/rr01/revCnt_reg[4]' (FDRE) to 'reorder/rr11/revCnt_reg[4]'
INFO: [Synth 8-3886] merging instance 'reorder/rr01/revCnt_reg[5]' (FDRE) to 'reorder/rr11/revCnt_reg[5]'
INFO: [Synth 8-3886] merging instance 'reorder/rr11/revCnt_reg[0]' (FDRE) to 'reorder/rr00/revCnt_reg[0]'
INFO: [Synth 8-3886] merging instance 'reorder/rr11/revCnt_reg[1]' (FDRE) to 'reorder/rr00/revCnt_reg[1]'
INFO: [Synth 8-3886] merging instance 'reorder/rr11/revCnt_reg[2]' (FDRE) to 'reorder/rr00/revCnt_reg[2]'
INFO: [Synth 8-3886] merging instance 'reorder/rr11/revCnt_reg[3]' (FDRE) to 'reorder/rr00/revCnt_reg[3]'
INFO: [Synth 8-3886] merging instance 'reorder/rr11/revCnt_reg[4]' (FDRE) to 'reorder/rr00/revCnt_reg[4]'
INFO: [Synth 8-3886] merging instance 'reorder/rr11/revCnt_reg[5]' (FDRE) to 'reorder/rr00/revCnt_reg[5]'
INFO: [Synth 8-3886] merging instance 'reorder/rr00/revCnt_reg[0]' (FDRE) to 'reorder/rr10/revCnt_reg[0]'
INFO: [Synth 8-3886] merging instance 'reorder/rr00/revCnt_reg[1]' (FDRE) to 'reorder/rr10/revCnt_reg[1]'
INFO: [Synth 8-3886] merging instance 'reorder/rr00/revCnt_reg[2]' (FDRE) to 'reorder/rr10/revCnt_reg[2]'
INFO: [Synth 8-3886] merging instance 'reorder/rr00/revCnt_reg[3]' (FDRE) to 'reorder/rr10/revCnt_reg[3]'
INFO: [Synth 8-3886] merging instance 'reorder/rr00/revCnt_reg[4]' (FDRE) to 'reorder/rr10/revCnt_reg[4]'
INFO: [Synth 8-3886] merging instance 'reorder/rr00/revCnt_reg[5]' (FDRE) to 'reorder/rr10/revCnt_reg[5]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 879.109 ; gain = 533.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+----------------------+---------------+----------------+
|Module Name | RTL Object           | Depth x Width | Implemented As | 
+------------+----------------------+---------------+----------------+
|MULT        | temp_re              | 32x12         | LUT            | 
|MULT        | temp_im              | 32x11         | LUT            | 
|Top_FFT     | stage1/mult0/temp_re | 32x12         | LUT            | 
|Top_FFT     | stage1/mult0/temp_im | 32x11         | LUT            | 
+------------+----------------------+---------------+----------------+


DSP: Preliminary Mapping  Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|MULT        | A*B         | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MULT        | PCIN+A*B    | 17     | 12     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MULT        | A*B         | 17     | 12     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MULT        | PCIN-A*B    | 17     | 11     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MULT        | A*B         | 18     | 11     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MULT        | PCIN+A*B    | 18     | 12     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MULT        | A*B         | 18     | 12     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MULT        | PCIN-A*B    | 18     | 11     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MULT        | A*B         | 19     | 11     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MULT        | PCIN+A*B    | 19     | 12     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MULT        | A*B         | 19     | 12     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MULT        | PCIN-A*B    | 19     | 11     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MULT        | A*B         | 20     | 11     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MULT        | PCIN+A*B    | 20     | 12     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MULT        | A*B         | 20     | 12     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MULT        | PCIN-A*B    | 20     | 11     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MULT        | A*B         | 21     | 12     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MULT        | PCIN-A*B    | 21     | 11     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MULT        | A*B         | 21     | 11     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MULT        | PCIN+A*B    | 21     | 12     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 921.160 ; gain = 575.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:59 ; elapsed = 00:01:02 . Memory (MB): peak = 948.922 ; gain = 603.668
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'en_s2_reg' (FDRE) to 'reorder/sr0/sr_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'en_s3_reg[0]' (FDRE) to 'reorder/sr0/sr_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'en_s3_reg[1]' (FDRE) to 'reorder/sr0/sr_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'en_s4_reg[0]' (FDRE) to 'reorder/sr0/sr_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'en_s4_reg[1]' (FDRE) to 'reorder/sr0/sr_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'en_s4_reg[2]' (FDRE) to 'reorder/sr0/sr_reg[2][2]'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:04 ; elapsed = 00:01:08 . Memory (MB): peak = 985.809 ; gain = 640.555
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:06 ; elapsed = 00:01:09 . Memory (MB): peak = 985.809 ; gain = 640.555
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:06 ; elapsed = 00:01:09 . Memory (MB): peak = 985.809 ; gain = 640.555
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:08 ; elapsed = 00:01:11 . Memory (MB): peak = 985.809 ; gain = 640.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:08 ; elapsed = 00:01:11 . Memory (MB): peak = 985.809 ; gain = 640.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:08 ; elapsed = 00:01:11 . Memory (MB): peak = 985.809 ; gain = 640.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:08 ; elapsed = 00:01:11 . Memory (MB): peak = 985.809 ; gain = 640.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+---------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                  | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+---------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Top_FFT     | stage1/sr1/sr_reg[31][16] | 32     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|Top_FFT     | stage1/sr0/sr_reg[31][16] | 32     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|Top_FFT     | stage2/sr1/sr_reg[15][17] | 16     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|Top_FFT     | stage2/sr0/sr_reg[15][17] | 16     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|Top_FFT     | stage3/sr1/sr_reg[7][18]  | 8      | 19    | YES          | NO                 | YES               | 19     | 0       | 
|Top_FFT     | stage3/sr0/sr_reg[7][18]  | 8      | 19    | YES          | NO                 | YES               | 19     | 0       | 
|Top_FFT     | stage4/sr1/sr_reg[3][19]  | 4      | 20    | YES          | NO                 | YES               | 20     | 0       | 
|Top_FFT     | stage4/sr0/sr_reg[3][19]  | 4      | 20    | YES          | NO                 | YES               | 20     | 0       | 
+------------+---------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |   180|
|3     |DSP48E1 |    20|
|4     |LUT1    |    14|
|5     |LUT2    |   784|
|6     |LUT3    |   471|
|7     |LUT4    |   213|
|8     |LUT5    |    24|
|9     |LUT6    |  1186|
|10    |MUXF7   |   512|
|11    |SRL16E  |   114|
|12    |SRLC32E |    34|
|13    |FDRE    |  4815|
|14    |FDSE    |     8|
|15    |IBUF    |    36|
|16    |OBUF    |    32|
+------+--------+------+

Report Instance Areas: 
+------+----------+----------------------------+------+
|      |Instance  |Module                      |Cells |
+------+----------+----------------------------+------+
|1     |top       |                            |  8444|
|2     |  cnt0    |Counter                     |    49|
|3     |  reorder |Reordering                  |  5839|
|4     |    rr00  |Reorder_Reg                 |  1440|
|5     |    rr01  |Reorder_Reg_5               |  1457|
|6     |    rr10  |Reorder_Reg_6               |  1481|
|7     |    rr11  |Reorder_Reg_7               |  1440|
|8     |    sr0   |Shift_Reg__parameterized4   |    20|
|9     |  stage1  |Stage                       |   433|
|10    |    bf0   |BF                          |    18|
|11    |    mult0 |MULT                        |    48|
|12    |    sr0   |Shift_Reg                   |   102|
|13    |    sr1   |Shift_Reg_4                 |   133|
|14    |  stage2  |Stage__parameterized0       |   446|
|15    |    bf0   |BF__parameterized0          |    20|
|16    |    mult0 |MULT__parameterized0        |    72|
|17    |    sr0   |Shift_Reg__parameterized0   |   107|
|18    |    sr1   |Shift_Reg__parameterized0_3 |   107|
|19    |  stage3  |Stage__parameterized1       |   455|
|20    |    bf0   |BF__parameterized1          |    20|
|21    |    mult0 |MULT__parameterized1        |    61|
|22    |    sr0   |Shift_Reg__parameterized1   |   113|
|23    |    sr1   |Shift_Reg__parameterized1_2 |   113|
|24    |  stage4  |Stage__parameterized2       |   468|
|25    |    bf0   |BF__parameterized2          |    20|
|26    |    mult0 |MULT__parameterized2        |    54|
|27    |    sr0   |Shift_Reg__parameterized2   |   119|
|28    |    sr1   |Shift_Reg__parameterized2_1 |   119|
|29    |  stage5  |Stage__parameterized3       |   412|
|30    |    bf0   |BF__parameterized3          |    22|
|31    |    mult0 |MULT__parameterized3        |    58|
|32    |    sr0   |Shift_Reg__parameterized3   |    84|
|33    |    sr1   |Shift_Reg__parameterized3_0 |    84|
|34    |  stage6  |Stage6                      |   273|
|35    |    bf0   |BF__parameterized4          |    24|
+------+----------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:08 ; elapsed = 00:01:11 . Memory (MB): peak = 985.809 ; gain = 640.555
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:48 ; elapsed = 00:00:59 . Memory (MB): peak = 985.809 ; gain = 255.816
Synthesis Optimization Complete : Time (s): cpu = 00:01:08 ; elapsed = 00:01:11 . Memory (MB): peak = 985.809 ; gain = 640.555
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 748 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
90 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:12 ; elapsed = 00:01:17 . Memory (MB): peak = 985.809 ; gain = 652.164
INFO: [Common 17-1381] The checkpoint 'C:/Users/mbin9/Documents/19-2-project/19_2_soc_design/work/FFFFFT/FFFFFT.runs/synth_1/Top_FFT.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_FFT_utilization_synth.rpt -pb Top_FFT_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.112 . Memory (MB): peak = 985.809 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Nov 20 16:18:28 2019...
