/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [10:0] _02_;
  wire [10:0] _03_;
  wire [4:0] _04_;
  wire [6:0] _05_;
  reg [12:0] _06_;
  wire [7:0] _07_;
  wire [2:0] _08_;
  reg [9:0] _09_;
  wire [16:0] celloutsig_0_0z;
  wire [5:0] celloutsig_0_10z;
  wire [8:0] celloutsig_0_11z;
  wire [19:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [3:0] celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire [3:0] celloutsig_0_20z;
  wire [5:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [5:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [9:0] celloutsig_0_25z;
  wire [9:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [5:0] celloutsig_0_28z;
  wire [6:0] celloutsig_0_29z;
  wire [12:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [7:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [5:0] celloutsig_0_43z;
  wire celloutsig_0_45z;
  wire [10:0] celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire [9:0] celloutsig_0_5z;
  wire celloutsig_0_70z;
  wire celloutsig_0_76z;
  wire [8:0] celloutsig_0_77z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire [7:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [4:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire [4:0] celloutsig_1_8z;
  wire [6:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_7z = ~(celloutsig_0_1z & celloutsig_0_4z);
  assign celloutsig_1_4z = ~(celloutsig_1_1z[0] & celloutsig_1_2z);
  assign celloutsig_0_24z = ~(_00_ & celloutsig_0_9z);
  assign celloutsig_0_9z = ~(celloutsig_0_8z | celloutsig_0_4z);
  assign celloutsig_0_22z = ~(celloutsig_0_2z[9] | _01_);
  assign celloutsig_0_8z = ~((in_data[45] | celloutsig_0_3z) & celloutsig_0_7z);
  assign celloutsig_1_3z = ~((celloutsig_1_2z | celloutsig_1_1z[2]) & celloutsig_1_1z[3]);
  assign celloutsig_0_30z = celloutsig_0_23z[5] | ~(celloutsig_0_4z);
  assign celloutsig_0_32z = celloutsig_0_26z[4] | ~(celloutsig_0_0z[14]);
  assign celloutsig_0_49z = celloutsig_0_26z[9] | ~(_00_);
  assign celloutsig_0_70z = celloutsig_0_20z[2] | ~(celloutsig_0_14z);
  assign celloutsig_0_17z = { celloutsig_0_13z[7:5], celloutsig_0_9z } + celloutsig_0_0z[15:12];
  assign celloutsig_0_2z = celloutsig_0_0z[13:1] + in_data[15:3];
  reg [6:0] _23_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[96])
    if (clkin_data[96]) _23_ <= 7'h00;
    else _23_ <= celloutsig_0_0z[14:8];
  assign { _05_[6], _03_[10:6], _05_[0] } = _23_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[128])
    if (clkin_data[128]) _06_ <= 13'h0000;
    else _06_ <= { celloutsig_1_9z[6:5], celloutsig_1_6z, celloutsig_1_9z };
  reg [7:0] _25_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[96])
    if (!clkin_data[96]) _25_ <= 8'h00;
    else _25_ <= { celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_7z };
  assign { _07_[7:6], _04_[4:2], _07_[2:1], _01_ } = _25_;
  reg [4:0] _26_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[64])
    if (!clkin_data[64]) _26_ <= 5'h00;
    else _26_ <= { celloutsig_0_0z[14:12], celloutsig_0_15z, celloutsig_0_8z };
  assign _02_[5:1] = _26_;
  reg [2:0] _27_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[64])
    if (clkin_data[64]) _27_ <= 3'h0;
    else _27_ <= celloutsig_0_5z[6:4];
  assign { _08_[2:1], _00_ } = _27_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[96])
    if (!clkin_data[96]) _09_ <= 10'h000;
    else _09_ <= { celloutsig_0_0z[14:12], celloutsig_0_14z, _02_[5:1], celloutsig_0_14z };
  assign celloutsig_0_28z = celloutsig_0_26z[8:3] / { 1'h1, celloutsig_0_25z[7:3] };
  assign celloutsig_0_29z = { _07_[1], _01_, celloutsig_0_8z, celloutsig_0_17z } / { 1'h1, celloutsig_0_21z[3], celloutsig_0_20z, celloutsig_0_27z };
  assign celloutsig_0_77z = { celloutsig_0_43z, celloutsig_0_70z, celloutsig_0_38z, celloutsig_0_8z } / { 1'h1, celloutsig_0_48z[9:5], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_49z };
  assign celloutsig_1_1z = in_data[111:108] / { 1'h1, in_data[131:129] };
  assign celloutsig_1_6z = { celloutsig_1_1z[2:1], celloutsig_1_2z, celloutsig_1_3z } / { 1'h1, celloutsig_1_1z[2:1], celloutsig_1_5z };
  assign celloutsig_1_7z = { celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_4z } / { 1'h1, celloutsig_1_4z, celloutsig_1_5z };
  assign celloutsig_1_9z = { celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_3z } / { 1'h1, celloutsig_1_1z[2], celloutsig_1_5z, celloutsig_1_1z };
  assign celloutsig_1_15z = { celloutsig_1_9z[4:1], celloutsig_1_4z } / { 1'h1, celloutsig_1_1z[2:0], celloutsig_1_14z };
  assign celloutsig_0_23z = { _09_[9:5], celloutsig_0_14z } / { 1'h1, celloutsig_0_13z[5:1] };
  assign celloutsig_0_25z = { celloutsig_0_0z[12:11], celloutsig_0_23z, celloutsig_0_22z, celloutsig_0_9z } / { 1'h1, celloutsig_0_5z[8:3], celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_4z };
  assign celloutsig_0_40z = { celloutsig_0_31z[2:1], celloutsig_0_27z, celloutsig_0_15z } >= { _09_[3:2], celloutsig_0_27z, celloutsig_0_30z };
  assign celloutsig_0_38z = celloutsig_0_31z[4:1] > celloutsig_0_29z[6:3];
  assign celloutsig_1_14z = _06_[12:10] > { celloutsig_1_7z[1], celloutsig_1_0z, celloutsig_1_11z };
  assign celloutsig_0_4z = in_data[21:7] && celloutsig_0_0z[14:0];
  assign celloutsig_0_45z = { celloutsig_0_32z, celloutsig_0_1z, celloutsig_0_43z } && celloutsig_0_25z[8:1];
  assign celloutsig_1_11z = { celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_3z } && { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_3z };
  assign celloutsig_0_1z = in_data[33:21] && in_data[13:1];
  assign celloutsig_0_15z = { _05_[6], _03_[10:6], _05_[0], _07_[7:6], _04_[4:2], _07_[2:1], _01_, celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_11z[8:1], celloutsig_0_1z, celloutsig_0_1z, _07_[7:6], _04_[4:2], _07_[2:1], _01_ } && { celloutsig_0_13z[9:1], celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_1_5z = celloutsig_1_1z[2:0] < in_data[151:149];
  assign celloutsig_0_27z = { _03_[7:6], _05_[0], _08_[2:1], _00_, celloutsig_0_14z, _07_[7:6], _04_[4:2], _07_[2:1], _01_, celloutsig_0_8z, celloutsig_0_10z } < { celloutsig_0_25z, celloutsig_0_23z, celloutsig_0_23z };
  assign celloutsig_0_76z = celloutsig_0_20z[1] & ~(celloutsig_0_25z[0]);
  assign celloutsig_1_2z = celloutsig_1_1z[0] & ~(in_data[111]);
  assign celloutsig_0_48z = celloutsig_0_40z ? { celloutsig_0_28z[5:2], celloutsig_0_29z } : { in_data[51:43], celloutsig_0_15z, celloutsig_0_45z };
  assign celloutsig_0_11z[8:1] = celloutsig_0_9z ? { celloutsig_0_0z[12], celloutsig_0_10z, celloutsig_0_4z } : { celloutsig_0_0z[2], _05_[6], _03_[10:6], _05_[0] };
  assign celloutsig_0_21z = _07_[6] ? celloutsig_0_11z[7:2] : in_data[53:48];
  assign celloutsig_0_10z = celloutsig_0_2z[11:6] >> { _03_[8:6], _05_[0], celloutsig_0_9z, celloutsig_0_8z };
  assign celloutsig_0_0z = in_data[73:57] >> in_data[20:4];
  assign celloutsig_0_43z = _09_[5:0] >> { _03_[10:6], _05_[0] };
  assign celloutsig_0_5z = { celloutsig_0_2z[12:4], celloutsig_0_1z } >> celloutsig_0_0z[14:5];
  assign celloutsig_1_8z = { celloutsig_1_7z[1], celloutsig_1_1z } >> { celloutsig_1_1z[3:1], celloutsig_1_5z, celloutsig_1_0z };
  assign celloutsig_1_13z = { celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_6z } >> { celloutsig_1_6z[3:2], celloutsig_1_8z, celloutsig_1_3z };
  assign celloutsig_0_26z = celloutsig_0_25z >> { _02_[2:1], _07_[7:6], _04_[4:2], _07_[2:1], _01_ };
  assign celloutsig_0_31z = { celloutsig_0_13z[6:1], celloutsig_0_24z, celloutsig_0_4z } ^ celloutsig_0_13z[12:5];
  assign celloutsig_0_13z = in_data[55:36] ^ { _03_[10:9], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_20z = { in_data[26:25], celloutsig_0_14z, celloutsig_0_4z } ^ { celloutsig_0_17z[1:0], celloutsig_0_7z, celloutsig_0_15z };
  assign celloutsig_0_3z = ~((celloutsig_0_2z[9] & in_data[22]) | celloutsig_0_1z);
  assign celloutsig_1_0z = ~((in_data[157] & in_data[175]) | in_data[142]);
  assign celloutsig_1_18z = ~((celloutsig_1_13z[6] & celloutsig_1_15z[4]) | celloutsig_1_5z);
  assign celloutsig_1_19z = ~((celloutsig_1_14z & celloutsig_1_7z[2]) | celloutsig_1_18z);
  assign celloutsig_0_14z = ~((celloutsig_0_13z[10] & _01_) | celloutsig_0_10z[0]);
  assign { _02_[10:8], _02_[0] } = { celloutsig_0_5z[3:1], celloutsig_0_40z };
  assign _03_[1:0] = { celloutsig_0_4z, celloutsig_0_3z };
  assign _05_[5:1] = _03_[10:6];
  assign { _07_[5:3], _07_[0] } = { _04_[4:2], _01_ };
  assign _08_[0] = _00_;
  assign celloutsig_0_11z[0] = celloutsig_0_1z;
  assign { out_data[128], out_data[96], out_data[32], out_data[8:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_76z, celloutsig_0_77z };
endmodule
