 
****************************************
Report : area
Design : UART_TX
Version: K-2015.06
Date   : Tue Sep  5 20:32:13 2023
****************************************

Information: Updating design information... (UID-85)
Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/Labs/Ass_DFT_1.0/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)

Number of ports:                           29
Number of nets:                            71
Number of cells:                           41
Number of combinational cells:             33
Number of sequential cells:                 6
Number of macros/black boxes:               0
Number of buf/inv:                          3
Number of references:                      28

Combinational area:                357.716802
Buf/Inv area:                       20.003900
Noncombinational area:             216.512794
Macro/Black Box area:                0.000000
Net Interconnect area:           18760.094391

Total cell area:                   574.229596
Total area:                      19334.323987

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  --------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-    Noncombi-  Black-
                                  Total      Total    national  national   boxes   Design
--------------------------------  ---------  -------  --------  ---------  ------  ---------
UART_TX                            574.2296    100.0  331.8294   216.5128  0.0000  UART_TX
clk_mux                             12.9437      2.3   12.9437     0.0000  0.0000  mux2X1_0
rst_mux                             12.9437      2.3   12.9437     0.0000  0.0000  mux2X1_1
--------------------------------  ---------  -------  --------  ---------  ------  ---------
Total                                                 357.7168   216.5128  0.0000

1
