static unsigned long F_1 ( struct V_1 * V_2 , T_1 V_3 )\r\n{\r\nstruct V_4 * V_5 = V_2 -> V_6 ;\r\nstruct V_7 * V_8 = V_5 -> V_9 ;\r\nT_1 V_10 ;\r\n#if 0\r\nif (INTEL_INFO(dev)->gen > 3 || IS_G33(dev)) {\r\npci_read_config_dword(pdev, 0xA4, &base);\r\n} else {\r\npci_bus_read_config_dword(pdev->bus, 2, 0x5C, &base);\r\n}\r\n#else\r\nif ( F_2 ( V_2 ) -> V_11 > 3 || F_3 ( V_2 ) ) {\r\nT_2 V_12 ;\r\nF_4 ( V_8 , 0xb0 , & V_12 ) ;\r\nV_10 = V_12 >> 4 << 20 ;\r\n} else {\r\nT_3 V_12 ;\r\nF_5 ( V_8 , 0x9c , & V_12 ) ;\r\nV_10 = V_12 >> 3 << 27 ;\r\n}\r\nV_10 -= V_5 -> V_13 . V_14 -> V_15 ;\r\n#endif\r\nreturn V_10 + V_3 ;\r\n}\r\nstatic void F_6 ( struct V_1 * V_2 )\r\n{\r\nF_7 ( L_1 ) ;\r\nF_7 ( L_2 ) ;\r\n}\r\nstatic void F_8 ( struct V_1 * V_2 , int V_16 )\r\n{\r\nstruct V_4 * V_5 = V_2 -> V_6 ;\r\nstruct V_17 * V_18 , * V_19 ( V_20 ) ;\r\nunsigned long V_21 ;\r\nunsigned long V_22 = 0 ;\r\nF_9 ( V_2 ) ;\r\nV_18 = F_10 ( & V_5 -> V_13 . V_23 , V_16 , 4096 , 0 ) ;\r\nif ( V_18 )\r\nV_18 = F_11 ( V_18 , V_16 , 4096 ) ;\r\nif ( ! V_18 )\r\ngoto V_24;\r\nV_21 = F_1 ( V_2 , V_18 -> V_25 ) ;\r\nif ( ! V_21 )\r\ngoto V_26;\r\nif ( ! ( F_12 ( V_2 ) || F_13 ( V_2 ) ) ) {\r\nV_20 = F_10 ( & V_5 -> V_13 . V_23 ,\r\n4096 , 4096 , 0 ) ;\r\nif ( V_20 )\r\nV_20 = F_11 ( V_20 ,\r\n4096 , 4096 ) ;\r\nif ( ! V_20 )\r\ngoto V_26;\r\nV_22 = F_1 ( V_2 , V_20 -> V_25 ) ;\r\nif ( ! V_22 )\r\ngoto V_27;\r\n}\r\nV_5 -> V_28 = V_16 ;\r\nV_5 -> V_18 = V_18 ;\r\nif ( F_13 ( V_2 ) )\r\nF_14 ( V_29 , V_18 -> V_25 ) ;\r\nelse if ( F_12 ( V_2 ) ) {\r\nF_14 ( V_30 , V_18 -> V_25 ) ;\r\n} else {\r\nF_14 ( V_31 , V_21 ) ;\r\nF_14 ( V_32 , V_22 ) ;\r\nV_5 -> V_20 = V_20 ;\r\n}\r\nF_15 ( L_3 ,\r\nV_21 , V_22 , V_16 >> 20 ) ;\r\nreturn;\r\nV_27:\r\nF_16 ( V_20 ) ;\r\nV_26:\r\nF_16 ( V_18 ) ;\r\nV_24:\r\nV_5 -> V_33 = V_34 ;\r\nF_6 ( V_2 ) ;\r\n}\r\nstatic void F_17 ( struct V_1 * V_2 )\r\n{\r\nstruct V_4 * V_5 = V_2 -> V_6 ;\r\nF_16 ( V_5 -> V_18 ) ;\r\nif ( V_5 -> V_20 )\r\nF_16 ( V_5 -> V_20 ) ;\r\n}\r\nvoid F_18 ( struct V_1 * V_2 )\r\n{\r\nif ( F_19 ( V_2 ) && V_35 )\r\nF_17 ( V_2 ) ;\r\n}\r\nint F_20 ( struct V_1 * V_2 )\r\n{\r\nstruct V_4 * V_5 = V_2 -> V_6 ;\r\nunsigned long V_36 = V_5 -> V_13 . V_14 -> V_15 ;\r\nF_21 ( & V_5 -> V_13 . V_23 , 0 , V_36 ) ;\r\nif ( F_19 ( V_2 ) && V_35 ) {\r\nint V_28 ;\r\nif ( V_36 > ( 36 * 1024 * 1024 ) )\r\nV_28 = 32 * 1024 * 1024 ;\r\nelse\r\nV_28 = V_36 * 7 / 8 ;\r\nF_8 ( V_2 , V_28 ) ;\r\n}\r\nreturn 0 ;\r\n}
