<?xml version="1.0" encoding="UTF-8" ?>
<!-- *************************************************************************************
FILE DESCRIPTION
Max Top 5 critical clocks will be reported. For rest user needs to refer to Detailed report
*******************************************************************************************-->
<report_table display_priority="2" name="Timing Summary">
<report_link name="Detailed report">
<data>C:\Users\Fabian\HTWG\DigiSys\Libero_Projects\Aufgabe1\Aufgabe1\synthesis\synlog\aufgabe1_fpga_mapper.srr</data>
<title>START OF TIMING REPORT</title>
</report_link>
<row>
<data tcl_name="clock_name">Clock Name</data>
<data tcl_name="req_freq">Req Freq</data>
<data tcl_name="est_freq">Est Freq</data>
<data tcl_name="slack">Slack</data>
</row>
<row>
<data>aufgabe1|btn[1]</data>
<data>50.0 MHz</data>
<data>827.1 MHz</data>
<data>18.791</data>
</row>
<row>
<data>aufgabe1|btn[2]</data>
<data>50.0 MHz</data>
<data>827.1 MHz</data>
<data>18.791</data>
</row>
<row>
<data>aufgabe1|btn[3]</data>
<data>50.0 MHz</data>
<data>827.1 MHz</data>
<data>18.791</data>
</row>
<row>
<data>aufgabe1|btn[4]</data>
<data>50.0 MHz</data>
<data>827.1 MHz</data>
<data>18.791</data>
</row>
<row>
<data>aufgabe1|clk</data>
<data>50.0 MHz</data>
<data>355.8 MHz</data>
<data>17.190</data>
</row>
</report_table>
