{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1642240777808 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1642240777808 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 15 10:59:37 2022 " "Processing started: Sat Jan 15 10:59:37 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1642240777808 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642240777808 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642240777808 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1642240778176 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1642240778176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/siedl/desktop/fpga-cpu/src/ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/siedl/desktop/fpga-cpu/src/ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-Behavioral " "Found design unit 1: ram-Behavioral" {  } { { "../src/ram.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/ram.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642240785699 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "../src/ram.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/ram.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642240785699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642240785699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/siedl/desktop/fpga-cpu/src/io.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/siedl/desktop/fpga-cpu/src/io.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 io-Behavioral " "Found design unit 1: io-Behavioral" {  } { { "../src/io.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/io.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642240785699 ""} { "Info" "ISGN_ENTITY_NAME" "1 io " "Found entity 1: io" {  } { { "../src/io.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/io.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642240785699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642240785699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/siedl/desktop/fpga-cpu/src/flash.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/siedl/desktop/fpga-cpu/src/flash.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FLASH-Behavioral " "Found design unit 1: FLASH-Behavioral" {  } { { "../src/flash.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/flash.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642240785699 ""} { "Info" "ISGN_ENTITY_NAME" "1 FLASH " "Found entity 1: FLASH" {  } { { "../src/flash.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/flash.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642240785699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642240785699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/siedl/desktop/fpga-cpu/src/cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/siedl/desktop/fpga-cpu/src/cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu-Behavioral " "Found design unit 1: cpu-Behavioral" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642240785721 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642240785721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642240785721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/siedl/desktop/fpga-cpu/src/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/siedl/desktop/fpga-cpu/src/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-Behavioral " "Found design unit 1: alu-Behavioral" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642240785721 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642240785721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642240785721 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1642240785776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:ALU_C " "Elaborating entity \"alu\" for hierarchy \"alu:ALU_C\"" {  } { { "../src/cpu.vhd" "ALU_C" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642240785792 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FLASH_OUT alu.vhd(1262) " "VHDL Process Statement warning at alu.vhd(1262): signal \"FLASH_OUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 1262 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642240785839 "|cpu|alu:ALU_C"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FLASH alu:ALU_C\|FLASH:FLASH_C " "Elaborating entity \"FLASH\" for hierarchy \"alu:ALU_C\|FLASH:FLASH_C\"" {  } { { "../src/alu.vhd" "FLASH_C" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642240785839 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "FLASH flash.vhd(57) " "VHDL Signal Declaration warning at flash.vhd(57): used explicit default value for signal \"FLASH\" because signal was never assigned a value" {  } { { "../src/flash.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/flash.vhd" 57 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1642240785839 "|cpu|alu:ALU_C|FLASH:FLASH_C"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram alu:ALU_C\|ram:RAM_C " "Elaborating entity \"ram\" for hierarchy \"alu:ALU_C\|ram:RAM_C\"" {  } { { "../src/alu.vhd" "RAM_C" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642240786120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io alu:ALU_C\|io:IO_C " "Elaborating entity \"io\" for hierarchy \"alu:ALU_C\|io:IO_C\"" {  } { { "../src/alu.vhd" "IO_C" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642240786261 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "alu:ALU_C\|ram:RAM_C\|RAM_rtl_0 " "Inferred RAM node \"alu:ALU_C\|ram:RAM_C\|RAM_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1642240795952 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "alu:ALU_C\|ram:RAM_C\|RAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"alu:ALU_C\|ram:RAM_C\|RAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642240800609 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642240800609 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642240800609 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642240800609 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642240800609 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642240800609 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642240800609 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642240800609 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642240800609 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642240800609 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642240800609 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642240800609 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642240800609 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642240800609 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642240800609 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1642240800609 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1642240800609 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "alu:ALU_C\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"alu:ALU_C\|Mod0\"" {  } { { "../src/alu.vhd" "Mod0" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 509 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1642240800609 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "alu:ALU_C\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"alu:ALU_C\|Div0\"" {  } { { "../src/alu.vhd" "Div0" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 508 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1642240800609 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1642240800609 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:ALU_C\|ram:RAM_C\|altsyncram:RAM_rtl_0 " "Elaborated megafunction instantiation \"alu:ALU_C\|ram:RAM_C\|altsyncram:RAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642240800656 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:ALU_C\|ram:RAM_C\|altsyncram:RAM_rtl_0 " "Instantiated megafunction \"alu:ALU_C\|ram:RAM_C\|altsyncram:RAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642240800656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642240800656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642240800656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642240800656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642240800656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 12 " "Parameter \"WIDTHAD_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642240800656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4096 " "Parameter \"NUMWORDS_B\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642240800656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642240800656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642240800656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642240800656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642240800656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642240800656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642240800656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642240800656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642240800656 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1642240800656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2eg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2eg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2eg1 " "Found entity 1: altsyncram_2eg1" {  } { { "db/altsyncram_2eg1.tdf" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/hw/db/altsyncram_2eg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642240800703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642240800703 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:ALU_C\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"alu:ALU_C\|lpm_divide:Mod0\"" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 509 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642240800719 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:ALU_C\|lpm_divide:Mod0 " "Instantiated megafunction \"alu:ALU_C\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642240800719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642240800719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642240800719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642240800719 ""}  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 509 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1642240800719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_anl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_anl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_anl " "Found entity 1: lpm_divide_anl" {  } { { "db/lpm_divide_anl.tdf" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/hw/db/lpm_divide_anl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642240800750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642240800750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/hw/db/sign_div_unsign_9nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642240800765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642240800765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ske.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ske.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ske " "Found entity 1: alt_u_div_ske" {  } { { "db/alt_u_div_ske.tdf" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/hw/db/alt_u_div_ske.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642240800812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642240800812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/hw/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642240800875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642240800875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/hw/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642240800906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642240800906 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:ALU_C\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"alu:ALU_C\|lpm_divide:Div0\"" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 508 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642240800906 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:ALU_C\|lpm_divide:Div0 " "Instantiated megafunction \"alu:ALU_C\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642240800906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642240800906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642240800906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642240800906 ""}  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 508 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1642240800906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_7vl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_7vl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_7vl " "Found entity 1: lpm_divide_7vl" {  } { { "db/lpm_divide_7vl.tdf" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/hw/db/lpm_divide_7vl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642240800954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642240800954 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1642240801454 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "PINS\[0\] " "Inserted always-enabled tri-state buffer between \"PINS\[0\]\" and its non-tri-state driver." {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1642240801532 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "PINS\[1\] " "Inserted always-enabled tri-state buffer between \"PINS\[1\]\" and its non-tri-state driver." {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1642240801532 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "PINS\[2\] " "Inserted always-enabled tri-state buffer between \"PINS\[2\]\" and its non-tri-state driver." {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1642240801532 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "PINS\[3\] " "Inserted always-enabled tri-state buffer between \"PINS\[3\]\" and its non-tri-state driver." {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1642240801532 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "PINS\[4\] " "Inserted always-enabled tri-state buffer between \"PINS\[4\]\" and its non-tri-state driver." {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1642240801532 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "PINS\[5\] " "Inserted always-enabled tri-state buffer between \"PINS\[5\]\" and its non-tri-state driver." {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1642240801532 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "PINS\[6\] " "Inserted always-enabled tri-state buffer between \"PINS\[6\]\" and its non-tri-state driver." {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1642240801532 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "PINS\[7\] " "Inserted always-enabled tri-state buffer between \"PINS\[7\]\" and its non-tri-state driver." {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1642240801532 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "PINS\[8\] " "Inserted always-enabled tri-state buffer between \"PINS\[8\]\" and its non-tri-state driver." {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1642240801532 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "PINS\[9\] " "Inserted always-enabled tri-state buffer between \"PINS\[9\]\" and its non-tri-state driver." {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1642240801532 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "PINS\[10\] " "Inserted always-enabled tri-state buffer between \"PINS\[10\]\" and its non-tri-state driver." {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1642240801532 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "PINS\[11\] " "Inserted always-enabled tri-state buffer between \"PINS\[11\]\" and its non-tri-state driver." {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1642240801532 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "PINS\[12\] " "Inserted always-enabled tri-state buffer between \"PINS\[12\]\" and its non-tri-state driver." {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1642240801532 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "PINS\[13\] " "Inserted always-enabled tri-state buffer between \"PINS\[13\]\" and its non-tri-state driver." {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1642240801532 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "PINS\[14\] " "Inserted always-enabled tri-state buffer between \"PINS\[14\]\" and its non-tri-state driver." {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1642240801532 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "PINS\[15\] " "Inserted always-enabled tri-state buffer between \"PINS\[15\]\" and its non-tri-state driver." {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1642240801532 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "PINS\[16\] " "Inserted always-enabled tri-state buffer between \"PINS\[16\]\" and its non-tri-state driver." {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1642240801532 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "PINS\[17\] " "Inserted always-enabled tri-state buffer between \"PINS\[17\]\" and its non-tri-state driver." {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1642240801532 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "PINS\[18\] " "Inserted always-enabled tri-state buffer between \"PINS\[18\]\" and its non-tri-state driver." {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1642240801532 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1642240801532 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "PINS\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"PINS\[0\]\" is moved to its source" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1642240801532 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "PINS\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"PINS\[1\]\" is moved to its source" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1642240801532 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "PINS\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"PINS\[2\]\" is moved to its source" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1642240801532 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "PINS\[3\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"PINS\[3\]\" is moved to its source" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1642240801532 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "PINS\[4\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"PINS\[4\]\" is moved to its source" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1642240801532 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "PINS\[5\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"PINS\[5\]\" is moved to its source" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1642240801532 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "PINS\[6\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"PINS\[6\]\" is moved to its source" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1642240801532 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "PINS\[7\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"PINS\[7\]\" is moved to its source" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1642240801532 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "PINS\[8\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"PINS\[8\]\" is moved to its source" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1642240801532 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "PINS\[9\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"PINS\[9\]\" is moved to its source" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1642240801532 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "PINS\[10\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"PINS\[10\]\" is moved to its source" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1642240801532 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "PINS\[11\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"PINS\[11\]\" is moved to its source" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1642240801532 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "PINS\[12\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"PINS\[12\]\" is moved to its source" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1642240801532 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "PINS\[13\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"PINS\[13\]\" is moved to its source" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1642240801532 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "PINS\[14\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"PINS\[14\]\" is moved to its source" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1642240801532 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "PINS\[15\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"PINS\[15\]\" is moved to its source" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1642240801532 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "PINS\[16\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"PINS\[16\]\" is moved to its source" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1642240801532 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "PINS\[17\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"PINS\[17\]\" is moved to its source" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1642240801532 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "PINS\[18\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"PINS\[18\]\" is moved to its source" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1642240801532 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Analysis & Synthesis" 0 -1 1642240801532 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "PINS\[0\]~synth " "Node \"PINS\[0\]~synth\"" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642240805706 ""} { "Warning" "WMLS_MLS_NODE_NAME" "PINS\[1\]~synth " "Node \"PINS\[1\]~synth\"" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642240805706 ""} { "Warning" "WMLS_MLS_NODE_NAME" "PINS\[2\]~synth " "Node \"PINS\[2\]~synth\"" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642240805706 ""} { "Warning" "WMLS_MLS_NODE_NAME" "PINS\[3\]~synth " "Node \"PINS\[3\]~synth\"" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642240805706 ""} { "Warning" "WMLS_MLS_NODE_NAME" "PINS\[4\]~synth " "Node \"PINS\[4\]~synth\"" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642240805706 ""} { "Warning" "WMLS_MLS_NODE_NAME" "PINS\[5\]~synth " "Node \"PINS\[5\]~synth\"" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642240805706 ""} { "Warning" "WMLS_MLS_NODE_NAME" "PINS\[6\]~synth " "Node \"PINS\[6\]~synth\"" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642240805706 ""} { "Warning" "WMLS_MLS_NODE_NAME" "PINS\[7\]~synth " "Node \"PINS\[7\]~synth\"" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642240805706 ""} { "Warning" "WMLS_MLS_NODE_NAME" "PINS\[8\]~synth " "Node \"PINS\[8\]~synth\"" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642240805706 ""} { "Warning" "WMLS_MLS_NODE_NAME" "PINS\[9\]~synth " "Node \"PINS\[9\]~synth\"" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642240805706 ""} { "Warning" "WMLS_MLS_NODE_NAME" "PINS\[10\]~synth " "Node \"PINS\[10\]~synth\"" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642240805706 ""} { "Warning" "WMLS_MLS_NODE_NAME" "PINS\[11\]~synth " "Node \"PINS\[11\]~synth\"" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642240805706 ""} { "Warning" "WMLS_MLS_NODE_NAME" "PINS\[12\]~synth " "Node \"PINS\[12\]~synth\"" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642240805706 ""} { "Warning" "WMLS_MLS_NODE_NAME" "PINS\[13\]~synth " "Node \"PINS\[13\]~synth\"" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642240805706 ""} { "Warning" "WMLS_MLS_NODE_NAME" "PINS\[14\]~synth " "Node \"PINS\[14\]~synth\"" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642240805706 ""} { "Warning" "WMLS_MLS_NODE_NAME" "PINS\[15\]~synth " "Node \"PINS\[15\]~synth\"" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642240805706 ""} { "Warning" "WMLS_MLS_NODE_NAME" "PINS\[16\]~synth " "Node \"PINS\[16\]~synth\"" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642240805706 ""} { "Warning" "WMLS_MLS_NODE_NAME" "PINS\[17\]~synth " "Node \"PINS\[17\]~synth\"" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642240805706 ""} { "Warning" "WMLS_MLS_NODE_NAME" "PINS\[18\]~synth " "Node \"PINS\[18\]~synth\"" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642240805706 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1642240805706 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1642240805816 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "96 " "96 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1642240807348 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1642240807629 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642240807629 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3653 " "Implemented 3653 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1642240807801 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1642240807801 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "19 " "Implemented 19 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1642240807801 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3624 " "Implemented 3624 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1642240807801 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1642240807801 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1642240807801 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 45 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5075 " "Peak virtual memory: 5075 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1642240807816 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 15 11:00:07 2022 " "Processing ended: Sat Jan 15 11:00:07 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1642240807816 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1642240807816 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1642240807816 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1642240807816 ""}
