Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_DFIR_Karatsuba_behav xil_defaultlib.tb_DFIR_Karatsuba xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'c' [C:/Users/Suraj/FIR_Filter_Mac_Unit/FIR_Filter_Mac_Unit.srcs/sources_1/new/FIR_Filter.v:23]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 16 for port 'c' [C:/Users/Suraj/FIR_Filter_Mac_Unit/FIR_Filter_Mac_Unit.srcs/sources_1/new/FIR_Filter.v:24]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 16 for port 'c' [C:/Users/Suraj/FIR_Filter_Mac_Unit/FIR_Filter_Mac_Unit.srcs/sources_1/new/FIR_Filter.v:25]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
