# Generated by Yosys 0.9+1 (git sha1 8a4c6e65, clang 3.8.1-24+rpi1 -fPIC -Os)

.model top
.inputs clk rst data_in[0] data_in[1]
.outputs data_bit_out data_out_complete_bit
.names $false
.names $true
1
.names $undef
.gate SB_LUT4 I0=$false I1=$abc$3947$techmap\u1.$add$top.v:501$394_Y[1] I2=$abc$3947$new_n264_ I3=$abc$3947$new_n269_ O=$abc$3947$auto$ice40_ffinit.cc:140:execute$3584
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$abc$3947$new_n268_ I1=$abc$3947$new_n267_ I2=$abc$3947$new_n266_ I3=$abc$3947$new_n265_ O=$abc$3947$new_n264_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2392[29] I1=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2392[28] I2=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2392[27] I3=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2392[26] O=$abc$3947$new_n265_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2392[25] I1=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2392[24] I2=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2392[23] I3=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2392[22] O=$abc$3947$new_n266_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$3947$techmap\u1.$add$top.v:501$394_Y[8] I1=$abc$3947$techmap\u1.$add$top.v:501$394_Y[5] I2=$abc$3947$techmap\u1.$add$top.v:501$394_Y[2] I3=$abc$3947$techmap\u1.$add$top.v:501$394_Y[0] O=$abc$3947$new_n267_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$3947$techmap\u1.$add$top.v:501$394_Y[6] I1=$abc$3947$techmap\u1.$add$top.v:501$394_Y[1] I2=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2392[31] I3=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2392[30] O=$abc$3947$new_n268_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$abc$3947$new_n273_ I1=$abc$3947$new_n272_ I2=$abc$3947$new_n271_ I3=$abc$3947$new_n270_ O=$abc$3947$new_n269_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2392[9] I1=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2392[7] I2=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2392[4] I3=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2392[3] O=$abc$3947$new_n270_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2392[13] I1=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2392[12] I2=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2392[11] I3=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2392[10] O=$abc$3947$new_n271_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2392[21] I1=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2392[20] I2=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2392[19] I3=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2392[18] O=$abc$3947$new_n272_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2392[17] I1=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2392[16] I2=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2392[15] I3=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2392[14] O=$abc$3947$new_n273_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$abc$3947$techmap\u1.$add$top.v:501$394_Y[6] I2=$abc$3947$new_n264_ I3=$abc$3947$new_n269_ O=$abc$3947$auto$ice40_ffinit.cc:140:execute$3596
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$false I1=$false I2=$abc$3947$new_n281_ I3=$abc$3947$new_n276_ O=$abc$3947$auto$rtlil.cc:1981:NotGate$3663
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$3947$new_n280_ I1=$abc$3947$new_n279_ I2=$abc$3947$new_n278_ I3=$abc$3947$new_n277_ O=$abc$3947$new_n276_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$3947$add$top.v:58$6_Y[29] I1=$abc$3947$add$top.v:58$6_Y[28] I2=$abc$3947$add$top.v:58$6_Y[27] I3=$abc$3947$add$top.v:58$6_Y[26] O=$abc$3947$new_n277_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$3947$add$top.v:58$6_Y[25] I1=$abc$3947$add$top.v:58$6_Y[24] I2=$abc$3947$add$top.v:58$6_Y[23] I3=$abc$3947$add$top.v:58$6_Y[22] O=$abc$3947$new_n278_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$3947$add$top.v:58$6_Y[9] I1=$abc$3947$add$top.v:58$6_Y[8] I2=$abc$3947$add$top.v:58$6_Y[7] I3=$abc$3947$add$top.v:58$6_Y[6] O=$abc$3947$new_n279_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$3947$add$top.v:58$6_Y[5] I1=$abc$3947$add$top.v:58$6_Y[3] I2=$abc$3947$add$top.v:58$6_Y[31] I3=$abc$3947$add$top.v:58$6_Y[30] O=$abc$3947$new_n280_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$abc$3947$new_n285_ I1=$abc$3947$new_n284_ I2=$abc$3947$new_n283_ I3=$abc$3947$new_n282_ O=$abc$3947$new_n281_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$3947$add$top.v:58$6_Y[13] I1=$abc$3947$add$top.v:58$6_Y[12] I2=$abc$3947$add$top.v:58$6_Y[11] I3=$abc$3947$add$top.v:58$6_Y[10] O=$abc$3947$new_n282_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$3947$add$top.v:58$6_Y[4] I1=$abc$3947$add$top.v:58$6_Y[2] I2=$abc$3947$add$top.v:58$6_Y[1] I3=$abc$3947$add$top.v:58$6_Y[0] O=$abc$3947$new_n283_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$3947$add$top.v:58$6_Y[21] I1=$abc$3947$add$top.v:58$6_Y[20] I2=$abc$3947$add$top.v:58$6_Y[19] I3=$abc$3947$add$top.v:58$6_Y[18] O=$abc$3947$new_n284_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$3947$add$top.v:58$6_Y[17] I1=$abc$3947$add$top.v:58$6_Y[16] I2=$abc$3947$add$top.v:58$6_Y[15] I3=$abc$3947$add$top.v:58$6_Y[14] O=$abc$3947$new_n285_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=$abc$3947$new_n292_ I3=$abc$3947$new_n287_ O=$abc$3947$auto$rtlil.cc:1981:NotGate$3729
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$3947$new_n291_ I1=$abc$3947$new_n290_ I2=$abc$3947$new_n289_ I3=$abc$3947$new_n288_ O=$abc$3947$new_n287_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$3947$add$top.v:50$2_Y[24] I1=$abc$3947$add$top.v:50$2_Y[23] I2=$abc$3947$add$top.v:50$2_Y[22] I3=$abc$3947$add$top.v:50$2_Y[21] O=$abc$3947$new_n288_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$3947$add$top.v:50$2_Y[20] I1=$abc$3947$add$top.v:50$2_Y[19] I2=$abc$3947$add$top.v:50$2_Y[18] I3=$abc$3947$add$top.v:50$2_Y[17] O=$abc$3947$new_n289_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$3947$add$top.v:50$2_Y[2] I1=$abc$3947$add$top.v:50$2_Y[31] I2=$abc$3947$add$top.v:50$2_Y[30] I3=$abc$3947$add$top.v:50$2_Y[29] O=$abc$3947$new_n290_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=$abc$3947$add$top.v:50$2_Y[28] I1=$abc$3947$add$top.v:50$2_Y[27] I2=$abc$3947$add$top.v:50$2_Y[26] I3=$abc$3947$add$top.v:50$2_Y[25] O=$abc$3947$new_n291_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$3947$new_n296_ I1=$abc$3947$new_n295_ I2=$abc$3947$new_n294_ I3=$abc$3947$new_n293_ O=$abc$3947$new_n292_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$3947$add$top.v:50$2_Y[8] I1=$abc$3947$add$top.v:50$2_Y[7] I2=$abc$3947$add$top.v:50$2_Y[6] I3=$abc$3947$add$top.v:50$2_Y[5] O=$abc$3947$new_n293_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$3947$add$top.v:50$2_Y[4] I1=$abc$3947$add$top.v:50$2_Y[3] I2=$abc$3947$add$top.v:50$2_Y[1] I3=$abc$3947$add$top.v:50$2_Y[0] O=$abc$3947$new_n294_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$3947$add$top.v:50$2_Y[16] I1=$abc$3947$add$top.v:50$2_Y[15] I2=$abc$3947$add$top.v:50$2_Y[14] I3=$abc$3947$add$top.v:50$2_Y[13] O=$abc$3947$new_n295_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$3947$add$top.v:50$2_Y[12] I1=$abc$3947$add$top.v:50$2_Y[11] I2=$abc$3947$add$top.v:50$2_Y[10] I3=$abc$3947$add$top.v:50$2_Y[9] O=$abc$3947$new_n296_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=$abc$3947$new_n303_ I3=$abc$3947$new_n298_ O=$0\data_out_complete_bit[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$3947$new_n302_ I1=$abc$3947$new_n301_ I2=$abc$3947$new_n300_ I3=$abc$3947$new_n299_ O=$abc$3947$new_n298_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$3947$add$top.v:67$9_Y[24] I1=$abc$3947$add$top.v:67$9_Y[23] I2=$abc$3947$add$top.v:67$9_Y[22] I3=$abc$3947$add$top.v:67$9_Y[21] O=$abc$3947$new_n299_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$3947$add$top.v:67$9_Y[20] I1=$abc$3947$add$top.v:67$9_Y[19] I2=$abc$3947$add$top.v:67$9_Y[18] I3=$abc$3947$add$top.v:67$9_Y[17] O=$abc$3947$new_n300_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$3947$add$top.v:67$9_Y[3] I1=$abc$3947$add$top.v:67$9_Y[31] I2=$abc$3947$add$top.v:67$9_Y[30] I3=$abc$3947$add$top.v:67$9_Y[29] O=$abc$3947$new_n301_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=$abc$3947$add$top.v:67$9_Y[28] I1=$abc$3947$add$top.v:67$9_Y[27] I2=$abc$3947$add$top.v:67$9_Y[26] I3=$abc$3947$add$top.v:67$9_Y[25] O=$abc$3947$new_n302_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$3947$new_n307_ I1=$abc$3947$new_n306_ I2=$abc$3947$new_n305_ I3=$abc$3947$new_n304_ O=$abc$3947$new_n303_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$3947$add$top.v:67$9_Y[8] I1=$abc$3947$add$top.v:67$9_Y[7] I2=$abc$3947$add$top.v:67$9_Y[6] I3=$abc$3947$add$top.v:67$9_Y[5] O=$abc$3947$new_n304_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$3947$add$top.v:67$9_Y[4] I1=$abc$3947$add$top.v:67$9_Y[2] I2=$abc$3947$add$top.v:67$9_Y[1] I3=$abc$3947$add$top.v:67$9_Y[0] O=$abc$3947$new_n305_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$3947$add$top.v:67$9_Y[16] I1=$abc$3947$add$top.v:67$9_Y[15] I2=$abc$3947$add$top.v:67$9_Y[14] I3=$abc$3947$add$top.v:67$9_Y[13] O=$abc$3947$new_n306_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$3947$add$top.v:67$9_Y[12] I1=$abc$3947$add$top.v:67$9_Y[11] I2=$abc$3947$add$top.v:67$9_Y[10] I3=$abc$3947$add$top.v:67$9_Y[9] O=$abc$3947$new_n307_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=$abc$3947$new_n269_ I3=$abc$3947$new_n264_ O=$abc$3947$auto$rtlil.cc:1981:NotGate$3857
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$3947$new_n315_ I3=$abc$3947$new_n310_ O=$abc$3947$auto$rtlil.cc:1981:NotGate$3791
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$3947$new_n314_ I1=$abc$3947$new_n313_ I2=$abc$3947$new_n312_ I3=$abc$3947$new_n311_ O=$abc$3947$new_n310_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2469[29] I1=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2469[28] I2=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2469[27] I3=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2469[26] O=$abc$3947$new_n311_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2469[25] I1=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2469[24] I2=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2469[23] I3=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2469[22] O=$abc$3947$new_n312_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$3947$techmap\u1.$add$top.v:491$390_Y[8] I1=$abc$3947$techmap\u1.$add$top.v:491$390_Y[6] I2=$abc$3947$techmap\u1.$add$top.v:491$390_Y[5] I3=$abc$3947$techmap\u1.$add$top.v:491$390_Y[2] O=$abc$3947$new_n313_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$3947$techmap\u1.$add$top.v:491$390_Y[1] I1=$abc$3947$techmap\u1.$add$top.v:491$390_Y[0] I2=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2469[31] I3=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2469[30] O=$abc$3947$new_n314_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$abc$3947$new_n319_ I1=$abc$3947$new_n318_ I2=$abc$3947$new_n317_ I3=$abc$3947$new_n316_ O=$abc$3947$new_n315_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2469[13] I1=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2469[12] I2=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2469[11] I3=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2469[10] O=$abc$3947$new_n316_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2469[9] I1=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2469[7] I2=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2469[4] I3=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2469[3] O=$abc$3947$new_n317_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2469[21] I1=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2469[20] I2=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2469[19] I3=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2469[18] O=$abc$3947$new_n318_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2469[17] I1=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2469[16] I2=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2469[15] I3=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2469[14] O=$abc$3947$new_n319_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=data_in_sampled[1] I2=$abc$3947$techmap\uu1.$2\sin_part[7:0][0] I3=u1.data_sin[0] O=$abc$3947$techmap\uu1.$3\sin_part[7:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=data_in_sampled[1] I2=u1.data_sin[1] I3=$abc$3947$techmap\uu1.$2\sin_part[7:0][1] O=$abc$3947$techmap\uu1.$3\sin_part[7:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=data_in_sampled[1] I2=u1.data_sin[2] I3=$abc$3947$techmap\uu1.$2\sin_part[7:0][2] O=$abc$3947$techmap\uu1.$3\sin_part[7:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=data_in_sampled[1] I2=u1.data_sin[3] I3=$abc$3947$techmap\uu1.$2\sin_part[7:0][3] O=$abc$3947$techmap\uu1.$3\sin_part[7:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=data_in_sampled[1] I2=u1.data_sin[4] I3=$abc$3947$techmap\uu1.$2\sin_part[7:0][4] O=$abc$3947$techmap\uu1.$3\sin_part[7:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=data_in_sampled[1] I2=u1.data_sin[5] I3=$abc$3947$techmap\uu1.$2\sin_part[7:0][5] O=$abc$3947$techmap\uu1.$3\sin_part[7:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=data_in_sampled[1] I2=u1.data_sin[6] I3=$abc$3947$techmap\uu1.$2\sin_part[7:0][6] O=$abc$3947$techmap\uu1.$3\sin_part[7:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=data_in_sampled[0] I2=$abc$3947$techmap\uu1.$2\cos_part[7:0][0] I3=u1.data_cos[0] O=$abc$3947$techmap\uu1.$3\cos_part[7:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=data_in_sampled[0] I2=u1.data_cos[1] I3=$abc$3947$techmap\uu1.$2\cos_part[7:0][1] O=$abc$3947$techmap\uu1.$3\cos_part[7:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=data_in_sampled[0] I2=u1.data_cos[2] I3=$abc$3947$techmap\uu1.$2\cos_part[7:0][2] O=$abc$3947$techmap\uu1.$3\cos_part[7:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=data_in_sampled[0] I2=u1.data_cos[3] I3=$abc$3947$techmap\uu1.$2\cos_part[7:0][3] O=$abc$3947$techmap\uu1.$3\cos_part[7:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=data_in_sampled[0] I2=u1.data_cos[4] I3=$abc$3947$techmap\uu1.$2\cos_part[7:0][4] O=$abc$3947$techmap\uu1.$3\cos_part[7:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=data_in_sampled[0] I2=u1.data_cos[5] I3=$abc$3947$techmap\uu1.$2\cos_part[7:0][5] O=$abc$3947$techmap\uu1.$3\cos_part[7:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=data_in_sampled[0] I2=u1.data_cos[6] I3=$abc$3947$techmap\uu1.$2\cos_part[7:0][6] O=$abc$3947$techmap\uu1.$3\cos_part[7:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$abc$3947$sub$top.v:68$10_Y[1] I1=$abc$3947$new_n369_ I2=$abc$3947$new_n341_ I3=$abc$3947$new_n340_ O=$0\data_bit_out[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101110110001
.gate SB_LUT4 I0=$abc$3947$sub$top.v:68$10_Y[2] I1=$abc$3947$sub$top.v:68$10_Y[0] I2=signal_out_qam_mixer[7] I3=signal_out_qam_mixer[6] O=$abc$3947$new_n340_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$3947$sub$top.v:68$10_Y[0] I1=$abc$3947$sub$top.v:68$10_Y[2] I2=signal_out_qam_mixer[3] I3=signal_out_qam_mixer[2] O=$abc$3947$new_n341_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2392[3] O=$abc$3947$auto$ice40_ffinit.cc:140:execute$3588
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2392[4] O=$abc$3947$auto$ice40_ffinit.cc:140:execute$3592
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$abc$3947$auto$ice40_ffinit.cc:141:execute$3585 O=u1.i_cos[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$abc$3947$auto$ice40_ffinit.cc:141:execute$3589 O=u1.i_cos[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$abc$3947$auto$ice40_ffinit.cc:141:execute$3593 O=u1.i_cos[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$abc$3947$auto$ice40_ffinit.cc:141:execute$3597 O=u1.i_cos[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=rst O=$abc$3947$auto$rtlil.cc:1981:NotGate$3601
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=clk_qam_mixer O=$0\clk_qam_mixer[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=u1.data_cos[0] O=$abc$3947$auto$alumacc.cc:474:replace_alu$1575.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=u1.data_cos[1] O=$abc$3947$auto$alumacc.cc:474:replace_alu$1575.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=u1.data_cos[2] O=$abc$3947$auto$alumacc.cc:474:replace_alu$1575.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=u1.data_cos[3] O=$abc$3947$auto$alumacc.cc:474:replace_alu$1575.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=u1.data_cos[4] O=$abc$3947$auto$alumacc.cc:474:replace_alu$1575.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=u1.data_cos[5] O=$abc$3947$auto$alumacc.cc:474:replace_alu$1575.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=u1.data_cos[6] O=$abc$3947$auto$alumacc.cc:474:replace_alu$1575.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=u1.data_sin[0] O=$abc$3947$auto$alumacc.cc:474:replace_alu$1581.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=u1.data_sin[1] O=$abc$3947$auto$alumacc.cc:474:replace_alu$1581.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=u1.data_sin[2] O=$abc$3947$auto$alumacc.cc:474:replace_alu$1581.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=u1.data_sin[3] O=$abc$3947$auto$alumacc.cc:474:replace_alu$1581.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=u1.data_sin[4] O=$abc$3947$auto$alumacc.cc:474:replace_alu$1581.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=u1.data_sin[5] O=$abc$3947$auto$alumacc.cc:474:replace_alu$1581.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=u1.data_sin[6] O=$abc$3947$auto$alumacc.cc:474:replace_alu$1581.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$3947$new_n281_ I3=$abc$3947$new_n276_ O=$abc$3947$auto$dff2dffe.cc:158:make_patterns_logic$3375
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$3947$new_n292_ I3=$abc$3947$new_n287_ O=$abc$3947$auto$dff2dffe.cc:158:make_patterns_logic$3387
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$3947$sub$top.v:68$10_Y[2] I1=$abc$3947$sub$top.v:68$10_Y[0] I2=signal_out_qam_mixer[5] I3=signal_out_qam_mixer[1] O=$abc$3947$new_n368_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101001101110
.gate SB_LUT4 I0=$abc$3947$new_n368_ I1=$abc$3947$sub$top.v:68$10_Y[0] I2=signal_out_qam_mixer[4] I3=signal_out_qam_mixer[0] O=$abc$3947$new_n369_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101010011011
.gate SB_CARRY CI=$false CO=$auto$alumacc.cc:474:replace_alu$1557.C[1] I0=$true I1=clk_mixer_counter[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:50|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$true I2=clk_mixer_counter[0] I3=$false O=$abc$3947$add$top.v:50$2_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:50|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1557.C[10] CO=$auto$alumacc.cc:474:replace_alu$1557.C[11] I0=$false I1=clk_mixer_counter[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:50|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clk_mixer_counter[10] I3=$auto$alumacc.cc:474:replace_alu$1557.C[10] O=$abc$3947$add$top.v:50$2_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:50|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1557.C[11] CO=$auto$alumacc.cc:474:replace_alu$1557.C[12] I0=$false I1=clk_mixer_counter[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:50|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clk_mixer_counter[11] I3=$auto$alumacc.cc:474:replace_alu$1557.C[11] O=$abc$3947$add$top.v:50$2_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:50|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1557.C[12] CO=$auto$alumacc.cc:474:replace_alu$1557.C[13] I0=$false I1=clk_mixer_counter[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:50|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clk_mixer_counter[12] I3=$auto$alumacc.cc:474:replace_alu$1557.C[12] O=$abc$3947$add$top.v:50$2_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:50|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1557.C[13] CO=$auto$alumacc.cc:474:replace_alu$1557.C[14] I0=$false I1=clk_mixer_counter[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:50|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clk_mixer_counter[13] I3=$auto$alumacc.cc:474:replace_alu$1557.C[13] O=$abc$3947$add$top.v:50$2_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:50|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1557.C[14] CO=$auto$alumacc.cc:474:replace_alu$1557.C[15] I0=$false I1=clk_mixer_counter[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:50|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clk_mixer_counter[14] I3=$auto$alumacc.cc:474:replace_alu$1557.C[14] O=$abc$3947$add$top.v:50$2_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:50|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1557.C[15] CO=$auto$alumacc.cc:474:replace_alu$1557.C[16] I0=$false I1=clk_mixer_counter[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:50|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clk_mixer_counter[15] I3=$auto$alumacc.cc:474:replace_alu$1557.C[15] O=$abc$3947$add$top.v:50$2_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:50|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1557.C[16] CO=$auto$alumacc.cc:474:replace_alu$1557.C[17] I0=$false I1=clk_mixer_counter[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:50|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clk_mixer_counter[16] I3=$auto$alumacc.cc:474:replace_alu$1557.C[16] O=$abc$3947$add$top.v:50$2_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:50|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1557.C[17] CO=$auto$alumacc.cc:474:replace_alu$1557.C[18] I0=$false I1=clk_mixer_counter[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:50|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clk_mixer_counter[17] I3=$auto$alumacc.cc:474:replace_alu$1557.C[17] O=$abc$3947$add$top.v:50$2_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:50|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1557.C[18] CO=$auto$alumacc.cc:474:replace_alu$1557.C[19] I0=$false I1=clk_mixer_counter[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:50|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clk_mixer_counter[18] I3=$auto$alumacc.cc:474:replace_alu$1557.C[18] O=$abc$3947$add$top.v:50$2_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:50|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1557.C[19] CO=$auto$alumacc.cc:474:replace_alu$1557.C[20] I0=$false I1=clk_mixer_counter[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:50|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clk_mixer_counter[19] I3=$auto$alumacc.cc:474:replace_alu$1557.C[19] O=$abc$3947$add$top.v:50$2_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:50|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1557.C[1] CO=$auto$alumacc.cc:474:replace_alu$1557.C[2] I0=$false I1=clk_mixer_counter[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:50|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clk_mixer_counter[1] I3=$auto$alumacc.cc:474:replace_alu$1557.C[1] O=$abc$3947$add$top.v:50$2_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:50|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1557.C[20] CO=$auto$alumacc.cc:474:replace_alu$1557.C[21] I0=$false I1=clk_mixer_counter[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:50|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clk_mixer_counter[20] I3=$auto$alumacc.cc:474:replace_alu$1557.C[20] O=$abc$3947$add$top.v:50$2_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:50|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1557.C[21] CO=$auto$alumacc.cc:474:replace_alu$1557.C[22] I0=$false I1=clk_mixer_counter[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:50|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clk_mixer_counter[21] I3=$auto$alumacc.cc:474:replace_alu$1557.C[21] O=$abc$3947$add$top.v:50$2_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:50|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1557.C[22] CO=$auto$alumacc.cc:474:replace_alu$1557.C[23] I0=$false I1=clk_mixer_counter[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:50|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clk_mixer_counter[22] I3=$auto$alumacc.cc:474:replace_alu$1557.C[22] O=$abc$3947$add$top.v:50$2_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:50|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1557.C[23] CO=$auto$alumacc.cc:474:replace_alu$1557.C[24] I0=$false I1=clk_mixer_counter[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:50|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clk_mixer_counter[23] I3=$auto$alumacc.cc:474:replace_alu$1557.C[23] O=$abc$3947$add$top.v:50$2_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:50|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1557.C[24] CO=$auto$alumacc.cc:474:replace_alu$1557.C[25] I0=$false I1=clk_mixer_counter[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:50|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clk_mixer_counter[24] I3=$auto$alumacc.cc:474:replace_alu$1557.C[24] O=$abc$3947$add$top.v:50$2_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:50|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1557.C[25] CO=$auto$alumacc.cc:474:replace_alu$1557.C[26] I0=$false I1=clk_mixer_counter[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:50|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clk_mixer_counter[25] I3=$auto$alumacc.cc:474:replace_alu$1557.C[25] O=$abc$3947$add$top.v:50$2_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:50|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1557.C[26] CO=$auto$alumacc.cc:474:replace_alu$1557.C[27] I0=$false I1=clk_mixer_counter[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:50|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clk_mixer_counter[26] I3=$auto$alumacc.cc:474:replace_alu$1557.C[26] O=$abc$3947$add$top.v:50$2_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:50|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1557.C[27] CO=$auto$alumacc.cc:474:replace_alu$1557.C[28] I0=$false I1=clk_mixer_counter[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:50|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clk_mixer_counter[27] I3=$auto$alumacc.cc:474:replace_alu$1557.C[27] O=$abc$3947$add$top.v:50$2_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:50|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1557.C[28] CO=$auto$alumacc.cc:474:replace_alu$1557.C[29] I0=$false I1=clk_mixer_counter[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:50|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clk_mixer_counter[28] I3=$auto$alumacc.cc:474:replace_alu$1557.C[28] O=$abc$3947$add$top.v:50$2_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:50|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1557.C[29] CO=$auto$alumacc.cc:474:replace_alu$1557.C[30] I0=$false I1=clk_mixer_counter[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:50|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clk_mixer_counter[29] I3=$auto$alumacc.cc:474:replace_alu$1557.C[29] O=$abc$3947$add$top.v:50$2_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:50|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1557.C[2] CO=$auto$alumacc.cc:474:replace_alu$1557.C[3] I0=$false I1=clk_mixer_counter[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:50|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clk_mixer_counter[2] I3=$auto$alumacc.cc:474:replace_alu$1557.C[2] O=$abc$3947$add$top.v:50$2_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:50|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1557.C[30] CO=$auto$alumacc.cc:474:replace_alu$1557.C[31] I0=$false I1=clk_mixer_counter[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:50|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clk_mixer_counter[30] I3=$auto$alumacc.cc:474:replace_alu$1557.C[30] O=$abc$3947$add$top.v:50$2_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:50|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=clk_mixer_counter[31] I3=$auto$alumacc.cc:474:replace_alu$1557.C[31] O=$abc$3947$add$top.v:50$2_Y[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:50|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1557.C[3] CO=$auto$alumacc.cc:474:replace_alu$1557.C[4] I0=$false I1=clk_mixer_counter[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:50|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clk_mixer_counter[3] I3=$auto$alumacc.cc:474:replace_alu$1557.C[3] O=$abc$3947$add$top.v:50$2_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:50|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1557.C[4] CO=$auto$alumacc.cc:474:replace_alu$1557.C[5] I0=$false I1=clk_mixer_counter[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:50|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clk_mixer_counter[4] I3=$auto$alumacc.cc:474:replace_alu$1557.C[4] O=$abc$3947$add$top.v:50$2_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:50|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1557.C[5] CO=$auto$alumacc.cc:474:replace_alu$1557.C[6] I0=$false I1=clk_mixer_counter[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:50|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clk_mixer_counter[5] I3=$auto$alumacc.cc:474:replace_alu$1557.C[5] O=$abc$3947$add$top.v:50$2_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:50|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1557.C[6] CO=$auto$alumacc.cc:474:replace_alu$1557.C[7] I0=$false I1=clk_mixer_counter[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:50|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clk_mixer_counter[6] I3=$auto$alumacc.cc:474:replace_alu$1557.C[6] O=$abc$3947$add$top.v:50$2_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:50|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1557.C[7] CO=$auto$alumacc.cc:474:replace_alu$1557.C[8] I0=$false I1=clk_mixer_counter[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:50|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clk_mixer_counter[7] I3=$auto$alumacc.cc:474:replace_alu$1557.C[7] O=$abc$3947$add$top.v:50$2_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:50|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1557.C[8] CO=$auto$alumacc.cc:474:replace_alu$1557.C[9] I0=$false I1=clk_mixer_counter[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:50|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clk_mixer_counter[8] I3=$auto$alumacc.cc:474:replace_alu$1557.C[8] O=$abc$3947$add$top.v:50$2_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:50|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1557.C[9] CO=$auto$alumacc.cc:474:replace_alu$1557.C[10] I0=$false I1=clk_mixer_counter[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:50|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clk_mixer_counter[9] I3=$auto$alumacc.cc:474:replace_alu$1557.C[9] O=$abc$3947$add$top.v:50$2_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:50|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$alumacc.cc:474:replace_alu$1560.C[1] I0=$true I1=data_in_counter[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:58|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$true I2=data_in_counter[0] I3=$false O=$abc$3947$add$top.v:58$6_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:58|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1560.C[10] CO=$auto$alumacc.cc:474:replace_alu$1560.C[11] I0=$false I1=data_in_counter[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:58|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=data_in_counter[10] I3=$auto$alumacc.cc:474:replace_alu$1560.C[10] O=$abc$3947$add$top.v:58$6_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:58|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1560.C[11] CO=$auto$alumacc.cc:474:replace_alu$1560.C[12] I0=$false I1=data_in_counter[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:58|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=data_in_counter[11] I3=$auto$alumacc.cc:474:replace_alu$1560.C[11] O=$abc$3947$add$top.v:58$6_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:58|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1560.C[12] CO=$auto$alumacc.cc:474:replace_alu$1560.C[13] I0=$false I1=data_in_counter[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:58|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=data_in_counter[12] I3=$auto$alumacc.cc:474:replace_alu$1560.C[12] O=$abc$3947$add$top.v:58$6_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:58|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1560.C[13] CO=$auto$alumacc.cc:474:replace_alu$1560.C[14] I0=$false I1=data_in_counter[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:58|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=data_in_counter[13] I3=$auto$alumacc.cc:474:replace_alu$1560.C[13] O=$abc$3947$add$top.v:58$6_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:58|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1560.C[14] CO=$auto$alumacc.cc:474:replace_alu$1560.C[15] I0=$false I1=data_in_counter[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:58|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=data_in_counter[14] I3=$auto$alumacc.cc:474:replace_alu$1560.C[14] O=$abc$3947$add$top.v:58$6_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:58|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1560.C[15] CO=$auto$alumacc.cc:474:replace_alu$1560.C[16] I0=$false I1=data_in_counter[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:58|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=data_in_counter[15] I3=$auto$alumacc.cc:474:replace_alu$1560.C[15] O=$abc$3947$add$top.v:58$6_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:58|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1560.C[16] CO=$auto$alumacc.cc:474:replace_alu$1560.C[17] I0=$false I1=data_in_counter[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:58|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=data_in_counter[16] I3=$auto$alumacc.cc:474:replace_alu$1560.C[16] O=$abc$3947$add$top.v:58$6_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:58|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1560.C[17] CO=$auto$alumacc.cc:474:replace_alu$1560.C[18] I0=$false I1=data_in_counter[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:58|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=data_in_counter[17] I3=$auto$alumacc.cc:474:replace_alu$1560.C[17] O=$abc$3947$add$top.v:58$6_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:58|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1560.C[18] CO=$auto$alumacc.cc:474:replace_alu$1560.C[19] I0=$false I1=data_in_counter[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:58|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=data_in_counter[18] I3=$auto$alumacc.cc:474:replace_alu$1560.C[18] O=$abc$3947$add$top.v:58$6_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:58|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1560.C[19] CO=$auto$alumacc.cc:474:replace_alu$1560.C[20] I0=$false I1=data_in_counter[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:58|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=data_in_counter[19] I3=$auto$alumacc.cc:474:replace_alu$1560.C[19] O=$abc$3947$add$top.v:58$6_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:58|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1560.C[1] CO=$auto$alumacc.cc:474:replace_alu$1560.C[2] I0=$false I1=data_in_counter[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:58|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=data_in_counter[1] I3=$auto$alumacc.cc:474:replace_alu$1560.C[1] O=$abc$3947$add$top.v:58$6_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:58|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1560.C[20] CO=$auto$alumacc.cc:474:replace_alu$1560.C[21] I0=$false I1=data_in_counter[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:58|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=data_in_counter[20] I3=$auto$alumacc.cc:474:replace_alu$1560.C[20] O=$abc$3947$add$top.v:58$6_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:58|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1560.C[21] CO=$auto$alumacc.cc:474:replace_alu$1560.C[22] I0=$false I1=data_in_counter[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:58|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=data_in_counter[21] I3=$auto$alumacc.cc:474:replace_alu$1560.C[21] O=$abc$3947$add$top.v:58$6_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:58|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1560.C[22] CO=$auto$alumacc.cc:474:replace_alu$1560.C[23] I0=$false I1=data_in_counter[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:58|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=data_in_counter[22] I3=$auto$alumacc.cc:474:replace_alu$1560.C[22] O=$abc$3947$add$top.v:58$6_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:58|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1560.C[23] CO=$auto$alumacc.cc:474:replace_alu$1560.C[24] I0=$false I1=data_in_counter[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:58|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=data_in_counter[23] I3=$auto$alumacc.cc:474:replace_alu$1560.C[23] O=$abc$3947$add$top.v:58$6_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:58|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1560.C[24] CO=$auto$alumacc.cc:474:replace_alu$1560.C[25] I0=$false I1=data_in_counter[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:58|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=data_in_counter[24] I3=$auto$alumacc.cc:474:replace_alu$1560.C[24] O=$abc$3947$add$top.v:58$6_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:58|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1560.C[25] CO=$auto$alumacc.cc:474:replace_alu$1560.C[26] I0=$false I1=data_in_counter[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:58|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=data_in_counter[25] I3=$auto$alumacc.cc:474:replace_alu$1560.C[25] O=$abc$3947$add$top.v:58$6_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:58|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1560.C[26] CO=$auto$alumacc.cc:474:replace_alu$1560.C[27] I0=$false I1=data_in_counter[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:58|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=data_in_counter[26] I3=$auto$alumacc.cc:474:replace_alu$1560.C[26] O=$abc$3947$add$top.v:58$6_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:58|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1560.C[27] CO=$auto$alumacc.cc:474:replace_alu$1560.C[28] I0=$false I1=data_in_counter[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:58|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=data_in_counter[27] I3=$auto$alumacc.cc:474:replace_alu$1560.C[27] O=$abc$3947$add$top.v:58$6_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:58|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1560.C[28] CO=$auto$alumacc.cc:474:replace_alu$1560.C[29] I0=$false I1=data_in_counter[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:58|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=data_in_counter[28] I3=$auto$alumacc.cc:474:replace_alu$1560.C[28] O=$abc$3947$add$top.v:58$6_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:58|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1560.C[29] CO=$auto$alumacc.cc:474:replace_alu$1560.C[30] I0=$false I1=data_in_counter[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:58|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=data_in_counter[29] I3=$auto$alumacc.cc:474:replace_alu$1560.C[29] O=$abc$3947$add$top.v:58$6_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:58|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1560.C[2] CO=$auto$alumacc.cc:474:replace_alu$1560.C[3] I0=$false I1=data_in_counter[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:58|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=data_in_counter[2] I3=$auto$alumacc.cc:474:replace_alu$1560.C[2] O=$abc$3947$add$top.v:58$6_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:58|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1560.C[30] CO=$auto$alumacc.cc:474:replace_alu$1560.C[31] I0=$false I1=data_in_counter[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:58|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=data_in_counter[30] I3=$auto$alumacc.cc:474:replace_alu$1560.C[30] O=$abc$3947$add$top.v:58$6_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:58|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=data_in_counter[31] I3=$auto$alumacc.cc:474:replace_alu$1560.C[31] O=$abc$3947$add$top.v:58$6_Y[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:58|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1560.C[3] CO=$auto$alumacc.cc:474:replace_alu$1560.C[4] I0=$false I1=data_in_counter[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:58|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=data_in_counter[3] I3=$auto$alumacc.cc:474:replace_alu$1560.C[3] O=$abc$3947$add$top.v:58$6_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:58|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1560.C[4] CO=$auto$alumacc.cc:474:replace_alu$1560.C[5] I0=$false I1=data_in_counter[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:58|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=data_in_counter[4] I3=$auto$alumacc.cc:474:replace_alu$1560.C[4] O=$abc$3947$add$top.v:58$6_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:58|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1560.C[5] CO=$auto$alumacc.cc:474:replace_alu$1560.C[6] I0=$false I1=data_in_counter[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:58|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=data_in_counter[5] I3=$auto$alumacc.cc:474:replace_alu$1560.C[5] O=$abc$3947$add$top.v:58$6_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:58|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1560.C[6] CO=$auto$alumacc.cc:474:replace_alu$1560.C[7] I0=$false I1=data_in_counter[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:58|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=data_in_counter[6] I3=$auto$alumacc.cc:474:replace_alu$1560.C[6] O=$abc$3947$add$top.v:58$6_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:58|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1560.C[7] CO=$auto$alumacc.cc:474:replace_alu$1560.C[8] I0=$false I1=data_in_counter[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:58|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=data_in_counter[7] I3=$auto$alumacc.cc:474:replace_alu$1560.C[7] O=$abc$3947$add$top.v:58$6_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:58|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1560.C[8] CO=$auto$alumacc.cc:474:replace_alu$1560.C[9] I0=$false I1=data_in_counter[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:58|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=data_in_counter[8] I3=$auto$alumacc.cc:474:replace_alu$1560.C[8] O=$abc$3947$add$top.v:58$6_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:58|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1560.C[9] CO=$auto$alumacc.cc:474:replace_alu$1560.C[10] I0=$false I1=data_in_counter[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:58|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=data_in_counter[9] I3=$auto$alumacc.cc:474:replace_alu$1560.C[9] O=$abc$3947$add$top.v:58$6_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:58|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$alumacc.cc:474:replace_alu$1563.C[1] I0=$true I1=data_out_net_counter[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:67|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$true I2=data_out_net_counter[0] I3=$false O=$abc$3947$add$top.v:67$9_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:67|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1563.C[10] CO=$auto$alumacc.cc:474:replace_alu$1563.C[11] I0=$false I1=data_out_net_counter[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:67|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=data_out_net_counter[10] I3=$auto$alumacc.cc:474:replace_alu$1563.C[10] O=$abc$3947$add$top.v:67$9_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:67|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1563.C[11] CO=$auto$alumacc.cc:474:replace_alu$1563.C[12] I0=$false I1=data_out_net_counter[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:67|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=data_out_net_counter[11] I3=$auto$alumacc.cc:474:replace_alu$1563.C[11] O=$abc$3947$add$top.v:67$9_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:67|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1563.C[12] CO=$auto$alumacc.cc:474:replace_alu$1563.C[13] I0=$false I1=data_out_net_counter[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:67|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=data_out_net_counter[12] I3=$auto$alumacc.cc:474:replace_alu$1563.C[12] O=$abc$3947$add$top.v:67$9_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:67|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1563.C[13] CO=$auto$alumacc.cc:474:replace_alu$1563.C[14] I0=$false I1=data_out_net_counter[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:67|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=data_out_net_counter[13] I3=$auto$alumacc.cc:474:replace_alu$1563.C[13] O=$abc$3947$add$top.v:67$9_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:67|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1563.C[14] CO=$auto$alumacc.cc:474:replace_alu$1563.C[15] I0=$false I1=data_out_net_counter[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:67|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=data_out_net_counter[14] I3=$auto$alumacc.cc:474:replace_alu$1563.C[14] O=$abc$3947$add$top.v:67$9_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:67|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1563.C[15] CO=$auto$alumacc.cc:474:replace_alu$1563.C[16] I0=$false I1=data_out_net_counter[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:67|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=data_out_net_counter[15] I3=$auto$alumacc.cc:474:replace_alu$1563.C[15] O=$abc$3947$add$top.v:67$9_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:67|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1563.C[16] CO=$auto$alumacc.cc:474:replace_alu$1563.C[17] I0=$false I1=data_out_net_counter[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:67|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=data_out_net_counter[16] I3=$auto$alumacc.cc:474:replace_alu$1563.C[16] O=$abc$3947$add$top.v:67$9_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:67|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1563.C[17] CO=$auto$alumacc.cc:474:replace_alu$1563.C[18] I0=$false I1=data_out_net_counter[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:67|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=data_out_net_counter[17] I3=$auto$alumacc.cc:474:replace_alu$1563.C[17] O=$abc$3947$add$top.v:67$9_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:67|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1563.C[18] CO=$auto$alumacc.cc:474:replace_alu$1563.C[19] I0=$false I1=data_out_net_counter[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:67|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=data_out_net_counter[18] I3=$auto$alumacc.cc:474:replace_alu$1563.C[18] O=$abc$3947$add$top.v:67$9_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:67|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1563.C[19] CO=$auto$alumacc.cc:474:replace_alu$1563.C[20] I0=$false I1=data_out_net_counter[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:67|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=data_out_net_counter[19] I3=$auto$alumacc.cc:474:replace_alu$1563.C[19] O=$abc$3947$add$top.v:67$9_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:67|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1563.C[1] CO=$auto$alumacc.cc:474:replace_alu$1563.C[2] I0=$false I1=data_out_net_counter[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:67|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=data_out_net_counter[1] I3=$auto$alumacc.cc:474:replace_alu$1563.C[1] O=$abc$3947$add$top.v:67$9_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:67|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1563.C[20] CO=$auto$alumacc.cc:474:replace_alu$1563.C[21] I0=$false I1=data_out_net_counter[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:67|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=data_out_net_counter[20] I3=$auto$alumacc.cc:474:replace_alu$1563.C[20] O=$abc$3947$add$top.v:67$9_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:67|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1563.C[21] CO=$auto$alumacc.cc:474:replace_alu$1563.C[22] I0=$false I1=data_out_net_counter[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:67|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=data_out_net_counter[21] I3=$auto$alumacc.cc:474:replace_alu$1563.C[21] O=$abc$3947$add$top.v:67$9_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:67|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1563.C[22] CO=$auto$alumacc.cc:474:replace_alu$1563.C[23] I0=$false I1=data_out_net_counter[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:67|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=data_out_net_counter[22] I3=$auto$alumacc.cc:474:replace_alu$1563.C[22] O=$abc$3947$add$top.v:67$9_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:67|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1563.C[23] CO=$auto$alumacc.cc:474:replace_alu$1563.C[24] I0=$false I1=data_out_net_counter[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:67|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=data_out_net_counter[23] I3=$auto$alumacc.cc:474:replace_alu$1563.C[23] O=$abc$3947$add$top.v:67$9_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:67|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1563.C[24] CO=$auto$alumacc.cc:474:replace_alu$1563.C[25] I0=$false I1=data_out_net_counter[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:67|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=data_out_net_counter[24] I3=$auto$alumacc.cc:474:replace_alu$1563.C[24] O=$abc$3947$add$top.v:67$9_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:67|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1563.C[25] CO=$auto$alumacc.cc:474:replace_alu$1563.C[26] I0=$false I1=data_out_net_counter[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:67|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=data_out_net_counter[25] I3=$auto$alumacc.cc:474:replace_alu$1563.C[25] O=$abc$3947$add$top.v:67$9_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:67|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1563.C[26] CO=$auto$alumacc.cc:474:replace_alu$1563.C[27] I0=$false I1=data_out_net_counter[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:67|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=data_out_net_counter[26] I3=$auto$alumacc.cc:474:replace_alu$1563.C[26] O=$abc$3947$add$top.v:67$9_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:67|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1563.C[27] CO=$auto$alumacc.cc:474:replace_alu$1563.C[28] I0=$false I1=data_out_net_counter[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:67|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=data_out_net_counter[27] I3=$auto$alumacc.cc:474:replace_alu$1563.C[27] O=$abc$3947$add$top.v:67$9_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:67|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1563.C[28] CO=$auto$alumacc.cc:474:replace_alu$1563.C[29] I0=$false I1=data_out_net_counter[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:67|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=data_out_net_counter[28] I3=$auto$alumacc.cc:474:replace_alu$1563.C[28] O=$abc$3947$add$top.v:67$9_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:67|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1563.C[29] CO=$auto$alumacc.cc:474:replace_alu$1563.C[30] I0=$false I1=data_out_net_counter[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:67|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=data_out_net_counter[29] I3=$auto$alumacc.cc:474:replace_alu$1563.C[29] O=$abc$3947$add$top.v:67$9_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:67|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1563.C[2] CO=$auto$alumacc.cc:474:replace_alu$1563.C[3] I0=$false I1=data_out_net_counter[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:67|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=data_out_net_counter[2] I3=$auto$alumacc.cc:474:replace_alu$1563.C[2] O=$abc$3947$add$top.v:67$9_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:67|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1563.C[30] CO=$auto$alumacc.cc:474:replace_alu$1563.C[31] I0=$false I1=data_out_net_counter[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:67|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=data_out_net_counter[30] I3=$auto$alumacc.cc:474:replace_alu$1563.C[30] O=$abc$3947$add$top.v:67$9_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:67|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=data_out_net_counter[31] I3=$auto$alumacc.cc:474:replace_alu$1563.C[31] O=$abc$3947$add$top.v:67$9_Y[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:67|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1563.C[3] CO=$auto$alumacc.cc:474:replace_alu$1563.C[4] I0=$false I1=data_out_net_counter[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:67|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=data_out_net_counter[3] I3=$auto$alumacc.cc:474:replace_alu$1563.C[3] O=$abc$3947$add$top.v:67$9_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:67|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1563.C[4] CO=$auto$alumacc.cc:474:replace_alu$1563.C[5] I0=$false I1=data_out_net_counter[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:67|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=data_out_net_counter[4] I3=$auto$alumacc.cc:474:replace_alu$1563.C[4] O=$abc$3947$add$top.v:67$9_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:67|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1563.C[5] CO=$auto$alumacc.cc:474:replace_alu$1563.C[6] I0=$false I1=data_out_net_counter[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:67|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=data_out_net_counter[5] I3=$auto$alumacc.cc:474:replace_alu$1563.C[5] O=$abc$3947$add$top.v:67$9_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:67|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1563.C[6] CO=$auto$alumacc.cc:474:replace_alu$1563.C[7] I0=$false I1=data_out_net_counter[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:67|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=data_out_net_counter[6] I3=$auto$alumacc.cc:474:replace_alu$1563.C[6] O=$abc$3947$add$top.v:67$9_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:67|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1563.C[7] CO=$auto$alumacc.cc:474:replace_alu$1563.C[8] I0=$false I1=data_out_net_counter[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:67|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=data_out_net_counter[7] I3=$auto$alumacc.cc:474:replace_alu$1563.C[7] O=$abc$3947$add$top.v:67$9_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:67|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1563.C[8] CO=$auto$alumacc.cc:474:replace_alu$1563.C[9] I0=$false I1=data_out_net_counter[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:67|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=data_out_net_counter[8] I3=$auto$alumacc.cc:474:replace_alu$1563.C[8] O=$abc$3947$add$top.v:67$9_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:67|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1563.C[9] CO=$auto$alumacc.cc:474:replace_alu$1563.C[10] I0=$false I1=data_out_net_counter[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:67|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=data_out_net_counter[9] I3=$auto$alumacc.cc:474:replace_alu$1563.C[9] O=$abc$3947$add$top.v:67$9_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:67|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$true CO=$auto$alumacc.cc:474:replace_alu$1566.C[1] I0=$abc$3947$add$top.v:67$9_Y[0] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:68|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$3947$add$top.v:67$9_Y[0] I2=$false I3=$true O=$abc$3947$sub$top.v:68$10_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:68|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1566.C[1] CO=$auto$alumacc.cc:474:replace_alu$1566.C[2] I0=$abc$3947$add$top.v:67$9_Y[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:68|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$3947$add$top.v:67$9_Y[1] I2=$true I3=$auto$alumacc.cc:474:replace_alu$1566.C[1] O=$abc$3947$sub$top.v:68$10_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:68|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$abc$3947$add$top.v:67$9_Y[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$1566.C[2] O=$abc$3947$sub$top.v:68$10_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:68|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$alumacc.cc:474:replace_alu$1569.C[1] I0=$true I1=u1.i_sin[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:491|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$true I2=u1.i_sin[0] I3=$false O=$abc$3947$techmap\u1.$add$top.v:491$390_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:491|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1569.C[10] CO=$auto$alumacc.cc:474:replace_alu$1569.C[11] I0=$false I1=u1.i_sin[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:491|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=u1.i_sin[10] I3=$auto$alumacc.cc:474:replace_alu$1569.C[10] O=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2469[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:491|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1569.C[11] CO=$auto$alumacc.cc:474:replace_alu$1569.C[12] I0=$false I1=u1.i_sin[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:491|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=u1.i_sin[11] I3=$auto$alumacc.cc:474:replace_alu$1569.C[11] O=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2469[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:491|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1569.C[12] CO=$auto$alumacc.cc:474:replace_alu$1569.C[13] I0=$false I1=u1.i_sin[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:491|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=u1.i_sin[12] I3=$auto$alumacc.cc:474:replace_alu$1569.C[12] O=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2469[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:491|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1569.C[13] CO=$auto$alumacc.cc:474:replace_alu$1569.C[14] I0=$false I1=u1.i_sin[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:491|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=u1.i_sin[13] I3=$auto$alumacc.cc:474:replace_alu$1569.C[13] O=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2469[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:491|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1569.C[14] CO=$auto$alumacc.cc:474:replace_alu$1569.C[15] I0=$false I1=u1.i_sin[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:491|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=u1.i_sin[14] I3=$auto$alumacc.cc:474:replace_alu$1569.C[14] O=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2469[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:491|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1569.C[15] CO=$auto$alumacc.cc:474:replace_alu$1569.C[16] I0=$false I1=u1.i_sin[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:491|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=u1.i_sin[15] I3=$auto$alumacc.cc:474:replace_alu$1569.C[15] O=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2469[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:491|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1569.C[16] CO=$auto$alumacc.cc:474:replace_alu$1569.C[17] I0=$false I1=u1.i_sin[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:491|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=u1.i_sin[16] I3=$auto$alumacc.cc:474:replace_alu$1569.C[16] O=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2469[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:491|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1569.C[17] CO=$auto$alumacc.cc:474:replace_alu$1569.C[18] I0=$false I1=u1.i_sin[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:491|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=u1.i_sin[17] I3=$auto$alumacc.cc:474:replace_alu$1569.C[17] O=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2469[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:491|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1569.C[18] CO=$auto$alumacc.cc:474:replace_alu$1569.C[19] I0=$false I1=u1.i_sin[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:491|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=u1.i_sin[18] I3=$auto$alumacc.cc:474:replace_alu$1569.C[18] O=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2469[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:491|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1569.C[19] CO=$auto$alumacc.cc:474:replace_alu$1569.C[20] I0=$false I1=u1.i_sin[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:491|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=u1.i_sin[19] I3=$auto$alumacc.cc:474:replace_alu$1569.C[19] O=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2469[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:491|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1569.C[1] CO=$auto$alumacc.cc:474:replace_alu$1569.C[2] I0=$false I1=u1.i_sin[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:491|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=u1.i_sin[1] I3=$auto$alumacc.cc:474:replace_alu$1569.C[1] O=$abc$3947$techmap\u1.$add$top.v:491$390_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:491|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1569.C[20] CO=$auto$alumacc.cc:474:replace_alu$1569.C[21] I0=$false I1=u1.i_sin[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:491|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=u1.i_sin[20] I3=$auto$alumacc.cc:474:replace_alu$1569.C[20] O=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2469[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:491|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1569.C[21] CO=$auto$alumacc.cc:474:replace_alu$1569.C[22] I0=$false I1=u1.i_sin[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:491|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=u1.i_sin[21] I3=$auto$alumacc.cc:474:replace_alu$1569.C[21] O=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2469[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:491|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1569.C[22] CO=$auto$alumacc.cc:474:replace_alu$1569.C[23] I0=$false I1=u1.i_sin[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:491|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=u1.i_sin[22] I3=$auto$alumacc.cc:474:replace_alu$1569.C[22] O=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2469[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:491|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1569.C[23] CO=$auto$alumacc.cc:474:replace_alu$1569.C[24] I0=$false I1=u1.i_sin[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:491|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=u1.i_sin[23] I3=$auto$alumacc.cc:474:replace_alu$1569.C[23] O=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2469[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:491|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1569.C[24] CO=$auto$alumacc.cc:474:replace_alu$1569.C[25] I0=$false I1=u1.i_sin[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:491|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=u1.i_sin[24] I3=$auto$alumacc.cc:474:replace_alu$1569.C[24] O=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2469[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:491|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1569.C[25] CO=$auto$alumacc.cc:474:replace_alu$1569.C[26] I0=$false I1=u1.i_sin[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:491|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=u1.i_sin[25] I3=$auto$alumacc.cc:474:replace_alu$1569.C[25] O=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2469[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:491|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1569.C[26] CO=$auto$alumacc.cc:474:replace_alu$1569.C[27] I0=$false I1=u1.i_sin[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:491|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=u1.i_sin[26] I3=$auto$alumacc.cc:474:replace_alu$1569.C[26] O=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2469[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:491|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1569.C[27] CO=$auto$alumacc.cc:474:replace_alu$1569.C[28] I0=$false I1=u1.i_sin[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:491|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=u1.i_sin[27] I3=$auto$alumacc.cc:474:replace_alu$1569.C[27] O=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2469[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:491|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1569.C[28] CO=$auto$alumacc.cc:474:replace_alu$1569.C[29] I0=$false I1=u1.i_sin[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:491|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=u1.i_sin[28] I3=$auto$alumacc.cc:474:replace_alu$1569.C[28] O=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2469[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:491|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1569.C[29] CO=$auto$alumacc.cc:474:replace_alu$1569.C[30] I0=$false I1=u1.i_sin[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:491|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=u1.i_sin[29] I3=$auto$alumacc.cc:474:replace_alu$1569.C[29] O=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2469[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:491|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1569.C[2] CO=$auto$alumacc.cc:474:replace_alu$1569.C[3] I0=$false I1=u1.i_sin[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:491|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=u1.i_sin[2] I3=$auto$alumacc.cc:474:replace_alu$1569.C[2] O=$abc$3947$techmap\u1.$add$top.v:491$390_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:491|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1569.C[30] CO=$auto$alumacc.cc:474:replace_alu$1569.C[31] I0=$false I1=u1.i_sin[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:491|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=u1.i_sin[30] I3=$auto$alumacc.cc:474:replace_alu$1569.C[30] O=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2469[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:491|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=u1.i_sin[31] I3=$auto$alumacc.cc:474:replace_alu$1569.C[31] O=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2469[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:491|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1569.C[3] CO=$auto$alumacc.cc:474:replace_alu$1569.C[4] I0=$false I1=u1.i_sin[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:491|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=u1.i_sin[3] I3=$auto$alumacc.cc:474:replace_alu$1569.C[3] O=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2469[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:491|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1569.C[4] CO=$auto$alumacc.cc:474:replace_alu$1569.C[5] I0=$false I1=u1.i_sin[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:491|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=u1.i_sin[4] I3=$auto$alumacc.cc:474:replace_alu$1569.C[4] O=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2469[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:491|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1569.C[5] CO=$auto$alumacc.cc:474:replace_alu$1569.C[6] I0=$false I1=u1.i_sin[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:491|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=u1.i_sin[5] I3=$auto$alumacc.cc:474:replace_alu$1569.C[5] O=$abc$3947$techmap\u1.$add$top.v:491$390_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:491|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1569.C[6] CO=$auto$alumacc.cc:474:replace_alu$1569.C[7] I0=$false I1=u1.i_sin[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:491|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=u1.i_sin[6] I3=$auto$alumacc.cc:474:replace_alu$1569.C[6] O=$abc$3947$techmap\u1.$add$top.v:491$390_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:491|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1569.C[7] CO=$auto$alumacc.cc:474:replace_alu$1569.C[8] I0=$false I1=u1.i_sin[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:491|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=u1.i_sin[7] I3=$auto$alumacc.cc:474:replace_alu$1569.C[7] O=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2469[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:491|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1569.C[8] CO=$auto$alumacc.cc:474:replace_alu$1569.C[9] I0=$false I1=u1.i_sin[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:491|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=u1.i_sin[8] I3=$auto$alumacc.cc:474:replace_alu$1569.C[8] O=$abc$3947$techmap\u1.$add$top.v:491$390_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:491|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1569.C[9] CO=$auto$alumacc.cc:474:replace_alu$1569.C[10] I0=$false I1=u1.i_sin[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:491|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=u1.i_sin[9] I3=$auto$alumacc.cc:474:replace_alu$1569.C[9] O=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2469[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:491|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$alumacc.cc:474:replace_alu$1572.C[1] I0=$true I1=u1.i_cos[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:501|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$true I2=u1.i_cos[0] I3=$false O=$abc$3947$techmap\u1.$add$top.v:501$394_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:501|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1572.C[10] CO=$auto$alumacc.cc:474:replace_alu$1572.C[11] I0=$false I1=u1.i_cos[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:501|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=u1.i_cos[10] I3=$auto$alumacc.cc:474:replace_alu$1572.C[10] O=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2392[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:501|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1572.C[11] CO=$auto$alumacc.cc:474:replace_alu$1572.C[12] I0=$false I1=u1.i_cos[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:501|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=u1.i_cos[11] I3=$auto$alumacc.cc:474:replace_alu$1572.C[11] O=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2392[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:501|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1572.C[12] CO=$auto$alumacc.cc:474:replace_alu$1572.C[13] I0=$false I1=u1.i_cos[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:501|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=u1.i_cos[12] I3=$auto$alumacc.cc:474:replace_alu$1572.C[12] O=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2392[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:501|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1572.C[13] CO=$auto$alumacc.cc:474:replace_alu$1572.C[14] I0=$false I1=u1.i_cos[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:501|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=u1.i_cos[13] I3=$auto$alumacc.cc:474:replace_alu$1572.C[13] O=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2392[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:501|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1572.C[14] CO=$auto$alumacc.cc:474:replace_alu$1572.C[15] I0=$false I1=u1.i_cos[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:501|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=u1.i_cos[14] I3=$auto$alumacc.cc:474:replace_alu$1572.C[14] O=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2392[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:501|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1572.C[15] CO=$auto$alumacc.cc:474:replace_alu$1572.C[16] I0=$false I1=u1.i_cos[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:501|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=u1.i_cos[15] I3=$auto$alumacc.cc:474:replace_alu$1572.C[15] O=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2392[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:501|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1572.C[16] CO=$auto$alumacc.cc:474:replace_alu$1572.C[17] I0=$false I1=u1.i_cos[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:501|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=u1.i_cos[16] I3=$auto$alumacc.cc:474:replace_alu$1572.C[16] O=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2392[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:501|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1572.C[17] CO=$auto$alumacc.cc:474:replace_alu$1572.C[18] I0=$false I1=u1.i_cos[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:501|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=u1.i_cos[17] I3=$auto$alumacc.cc:474:replace_alu$1572.C[17] O=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2392[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:501|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1572.C[18] CO=$auto$alumacc.cc:474:replace_alu$1572.C[19] I0=$false I1=u1.i_cos[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:501|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=u1.i_cos[18] I3=$auto$alumacc.cc:474:replace_alu$1572.C[18] O=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2392[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:501|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1572.C[19] CO=$auto$alumacc.cc:474:replace_alu$1572.C[20] I0=$false I1=u1.i_cos[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:501|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=u1.i_cos[19] I3=$auto$alumacc.cc:474:replace_alu$1572.C[19] O=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2392[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:501|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1572.C[1] CO=$auto$alumacc.cc:474:replace_alu$1572.C[2] I0=$false I1=u1.i_cos[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:501|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=u1.i_cos[1] I3=$auto$alumacc.cc:474:replace_alu$1572.C[1] O=$abc$3947$techmap\u1.$add$top.v:501$394_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:501|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1572.C[20] CO=$auto$alumacc.cc:474:replace_alu$1572.C[21] I0=$false I1=u1.i_cos[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:501|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=u1.i_cos[20] I3=$auto$alumacc.cc:474:replace_alu$1572.C[20] O=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2392[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:501|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1572.C[21] CO=$auto$alumacc.cc:474:replace_alu$1572.C[22] I0=$false I1=u1.i_cos[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:501|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=u1.i_cos[21] I3=$auto$alumacc.cc:474:replace_alu$1572.C[21] O=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2392[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:501|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1572.C[22] CO=$auto$alumacc.cc:474:replace_alu$1572.C[23] I0=$false I1=u1.i_cos[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:501|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=u1.i_cos[22] I3=$auto$alumacc.cc:474:replace_alu$1572.C[22] O=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2392[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:501|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1572.C[23] CO=$auto$alumacc.cc:474:replace_alu$1572.C[24] I0=$false I1=u1.i_cos[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:501|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=u1.i_cos[23] I3=$auto$alumacc.cc:474:replace_alu$1572.C[23] O=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2392[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:501|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1572.C[24] CO=$auto$alumacc.cc:474:replace_alu$1572.C[25] I0=$false I1=u1.i_cos[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:501|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=u1.i_cos[24] I3=$auto$alumacc.cc:474:replace_alu$1572.C[24] O=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2392[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:501|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1572.C[25] CO=$auto$alumacc.cc:474:replace_alu$1572.C[26] I0=$false I1=u1.i_cos[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:501|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=u1.i_cos[25] I3=$auto$alumacc.cc:474:replace_alu$1572.C[25] O=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2392[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:501|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1572.C[26] CO=$auto$alumacc.cc:474:replace_alu$1572.C[27] I0=$false I1=u1.i_cos[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:501|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=u1.i_cos[26] I3=$auto$alumacc.cc:474:replace_alu$1572.C[26] O=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2392[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:501|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1572.C[27] CO=$auto$alumacc.cc:474:replace_alu$1572.C[28] I0=$false I1=u1.i_cos[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:501|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=u1.i_cos[27] I3=$auto$alumacc.cc:474:replace_alu$1572.C[27] O=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2392[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:501|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1572.C[28] CO=$auto$alumacc.cc:474:replace_alu$1572.C[29] I0=$false I1=u1.i_cos[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:501|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=u1.i_cos[28] I3=$auto$alumacc.cc:474:replace_alu$1572.C[28] O=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2392[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:501|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1572.C[29] CO=$auto$alumacc.cc:474:replace_alu$1572.C[30] I0=$false I1=u1.i_cos[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:501|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=u1.i_cos[29] I3=$auto$alumacc.cc:474:replace_alu$1572.C[29] O=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2392[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:501|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1572.C[2] CO=$auto$alumacc.cc:474:replace_alu$1572.C[3] I0=$false I1=u1.i_cos[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:501|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=u1.i_cos[2] I3=$auto$alumacc.cc:474:replace_alu$1572.C[2] O=$abc$3947$techmap\u1.$add$top.v:501$394_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:501|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1572.C[30] CO=$auto$alumacc.cc:474:replace_alu$1572.C[31] I0=$false I1=u1.i_cos[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:501|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=u1.i_cos[30] I3=$auto$alumacc.cc:474:replace_alu$1572.C[30] O=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2392[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:501|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=u1.i_cos[31] I3=$auto$alumacc.cc:474:replace_alu$1572.C[31] O=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2392[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:501|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1572.C[3] CO=$auto$alumacc.cc:474:replace_alu$1572.C[4] I0=$false I1=u1.i_cos[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:501|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=u1.i_cos[3] I3=$auto$alumacc.cc:474:replace_alu$1572.C[3] O=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2392[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:501|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1572.C[4] CO=$auto$alumacc.cc:474:replace_alu$1572.C[5] I0=$false I1=u1.i_cos[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:501|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=u1.i_cos[4] I3=$auto$alumacc.cc:474:replace_alu$1572.C[4] O=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2392[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:501|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1572.C[5] CO=$auto$alumacc.cc:474:replace_alu$1572.C[6] I0=$false I1=u1.i_cos[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:501|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=u1.i_cos[5] I3=$auto$alumacc.cc:474:replace_alu$1572.C[5] O=$abc$3947$techmap\u1.$add$top.v:501$394_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:501|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1572.C[6] CO=$auto$alumacc.cc:474:replace_alu$1572.C[7] I0=$false I1=u1.i_cos[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:501|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=u1.i_cos[6] I3=$auto$alumacc.cc:474:replace_alu$1572.C[6] O=$abc$3947$techmap\u1.$add$top.v:501$394_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:501|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1572.C[7] CO=$auto$alumacc.cc:474:replace_alu$1572.C[8] I0=$false I1=u1.i_cos[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:501|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=u1.i_cos[7] I3=$auto$alumacc.cc:474:replace_alu$1572.C[7] O=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2392[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:501|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1572.C[8] CO=$auto$alumacc.cc:474:replace_alu$1572.C[9] I0=$false I1=u1.i_cos[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:501|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=u1.i_cos[8] I3=$auto$alumacc.cc:474:replace_alu$1572.C[8] O=$abc$3947$techmap\u1.$add$top.v:501$394_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:501|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1572.C[9] CO=$auto$alumacc.cc:474:replace_alu$1572.C[10] I0=$false I1=u1.i_cos[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:501|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=u1.i_cos[9] I3=$auto$alumacc.cc:474:replace_alu$1572.C[9] O=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2392[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:501|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$alumacc.cc:474:replace_alu$1575.C[1] I0=$true I1=$abc$3947$auto$alumacc.cc:474:replace_alu$1575.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:28|top.v:101|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$true I2=$abc$3947$auto$alumacc.cc:474:replace_alu$1575.BB[0] I3=$false O=$abc$3947$techmap\uu1.$2\cos_part[7:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:28|top.v:101|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1575.C[1] CO=$auto$alumacc.cc:474:replace_alu$1575.C[2] I0=$false I1=$abc$3947$auto$alumacc.cc:474:replace_alu$1575.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:28|top.v:101|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$3947$auto$alumacc.cc:474:replace_alu$1575.BB[1] I3=$auto$alumacc.cc:474:replace_alu$1575.C[1] O=$abc$3947$techmap\uu1.$2\cos_part[7:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:28|top.v:101|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1575.C[2] CO=$auto$alumacc.cc:474:replace_alu$1575.C[3] I0=$false I1=$abc$3947$auto$alumacc.cc:474:replace_alu$1575.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:28|top.v:101|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$3947$auto$alumacc.cc:474:replace_alu$1575.BB[2] I3=$auto$alumacc.cc:474:replace_alu$1575.C[2] O=$abc$3947$techmap\uu1.$2\cos_part[7:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:28|top.v:101|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1575.C[3] CO=$auto$alumacc.cc:474:replace_alu$1575.C[4] I0=$false I1=$abc$3947$auto$alumacc.cc:474:replace_alu$1575.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:28|top.v:101|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$3947$auto$alumacc.cc:474:replace_alu$1575.BB[3] I3=$auto$alumacc.cc:474:replace_alu$1575.C[3] O=$abc$3947$techmap\uu1.$2\cos_part[7:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:28|top.v:101|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1575.C[4] CO=$auto$alumacc.cc:474:replace_alu$1575.C[5] I0=$false I1=$abc$3947$auto$alumacc.cc:474:replace_alu$1575.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:28|top.v:101|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$3947$auto$alumacc.cc:474:replace_alu$1575.BB[4] I3=$auto$alumacc.cc:474:replace_alu$1575.C[4] O=$abc$3947$techmap\uu1.$2\cos_part[7:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:28|top.v:101|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1575.C[5] CO=$auto$alumacc.cc:474:replace_alu$1575.C[6] I0=$false I1=$abc$3947$auto$alumacc.cc:474:replace_alu$1575.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:28|top.v:101|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$3947$auto$alumacc.cc:474:replace_alu$1575.BB[5] I3=$auto$alumacc.cc:474:replace_alu$1575.C[5] O=$abc$3947$techmap\uu1.$2\cos_part[7:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:28|top.v:101|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1575.C[6] CO=$auto$alumacc.cc:474:replace_alu$1575.C[7] I0=$false I1=$abc$3947$auto$alumacc.cc:474:replace_alu$1575.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:28|top.v:101|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$3947$auto$alumacc.cc:474:replace_alu$1575.BB[6] I3=$auto$alumacc.cc:474:replace_alu$1575.C[6] O=$abc$3947$techmap\uu1.$2\cos_part[7:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:28|top.v:101|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=data_in_sampled[0] I1=u1.data_cos[7] I2=$false I3=$auto$alumacc.cc:474:replace_alu$1575.C[7] O=$abc$3947$techmap\uu1.$3\cos_part[7:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:28|top.v:101|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100110010011001
.gate SB_CARRY CI=$false CO=$auto$alumacc.cc:474:replace_alu$1578.C[1] I0=uu1.cos_part[0] I1=uu1.sin_part[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:28|top.v:106|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=uu1.cos_part[0] I2=uu1.sin_part[0] I3=$false O=signal_out_qam_mixer[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:28|top.v:106|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1578.C[1] CO=$auto$alumacc.cc:474:replace_alu$1578.C[2] I0=uu1.cos_part[1] I1=uu1.sin_part[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:28|top.v:106|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=uu1.cos_part[1] I2=uu1.sin_part[1] I3=$auto$alumacc.cc:474:replace_alu$1578.C[1] O=signal_out_qam_mixer[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:28|top.v:106|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1578.C[2] CO=$auto$alumacc.cc:474:replace_alu$1578.C[3] I0=uu1.cos_part[2] I1=uu1.sin_part[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:28|top.v:106|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=uu1.cos_part[2] I2=uu1.sin_part[2] I3=$auto$alumacc.cc:474:replace_alu$1578.C[2] O=signal_out_qam_mixer[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:28|top.v:106|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1578.C[3] CO=$auto$alumacc.cc:474:replace_alu$1578.C[4] I0=uu1.cos_part[3] I1=uu1.sin_part[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:28|top.v:106|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=uu1.cos_part[3] I2=uu1.sin_part[3] I3=$auto$alumacc.cc:474:replace_alu$1578.C[3] O=signal_out_qam_mixer[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:28|top.v:106|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1578.C[4] CO=$auto$alumacc.cc:474:replace_alu$1578.C[5] I0=uu1.cos_part[4] I1=uu1.sin_part[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:28|top.v:106|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=uu1.cos_part[4] I2=uu1.sin_part[4] I3=$auto$alumacc.cc:474:replace_alu$1578.C[4] O=signal_out_qam_mixer[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:28|top.v:106|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1578.C[5] CO=$auto$alumacc.cc:474:replace_alu$1578.C[6] I0=uu1.cos_part[5] I1=uu1.sin_part[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:28|top.v:106|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=uu1.cos_part[5] I2=uu1.sin_part[5] I3=$auto$alumacc.cc:474:replace_alu$1578.C[5] O=signal_out_qam_mixer[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:28|top.v:106|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1578.C[6] CO=$auto$alumacc.cc:474:replace_alu$1578.C[7] I0=uu1.cos_part[6] I1=uu1.sin_part[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:28|top.v:106|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=uu1.cos_part[6] I2=uu1.sin_part[6] I3=$auto$alumacc.cc:474:replace_alu$1578.C[6] O=signal_out_qam_mixer[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:28|top.v:106|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=uu1.cos_part[7] I2=uu1.sin_part[7] I3=$auto$alumacc.cc:474:replace_alu$1578.C[7] O=signal_out_qam_mixer[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:28|top.v:106|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$alumacc.cc:474:replace_alu$1581.C[1] I0=$true I1=$abc$3947$auto$alumacc.cc:474:replace_alu$1581.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:28|top.v:99|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$true I2=$abc$3947$auto$alumacc.cc:474:replace_alu$1581.BB[0] I3=$false O=$abc$3947$techmap\uu1.$2\sin_part[7:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:28|top.v:99|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1581.C[1] CO=$auto$alumacc.cc:474:replace_alu$1581.C[2] I0=$false I1=$abc$3947$auto$alumacc.cc:474:replace_alu$1581.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:28|top.v:99|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$3947$auto$alumacc.cc:474:replace_alu$1581.BB[1] I3=$auto$alumacc.cc:474:replace_alu$1581.C[1] O=$abc$3947$techmap\uu1.$2\sin_part[7:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:28|top.v:99|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1581.C[2] CO=$auto$alumacc.cc:474:replace_alu$1581.C[3] I0=$false I1=$abc$3947$auto$alumacc.cc:474:replace_alu$1581.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:28|top.v:99|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$3947$auto$alumacc.cc:474:replace_alu$1581.BB[2] I3=$auto$alumacc.cc:474:replace_alu$1581.C[2] O=$abc$3947$techmap\uu1.$2\sin_part[7:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:28|top.v:99|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1581.C[3] CO=$auto$alumacc.cc:474:replace_alu$1581.C[4] I0=$false I1=$abc$3947$auto$alumacc.cc:474:replace_alu$1581.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:28|top.v:99|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$3947$auto$alumacc.cc:474:replace_alu$1581.BB[3] I3=$auto$alumacc.cc:474:replace_alu$1581.C[3] O=$abc$3947$techmap\uu1.$2\sin_part[7:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:28|top.v:99|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1581.C[4] CO=$auto$alumacc.cc:474:replace_alu$1581.C[5] I0=$false I1=$abc$3947$auto$alumacc.cc:474:replace_alu$1581.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:28|top.v:99|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$3947$auto$alumacc.cc:474:replace_alu$1581.BB[4] I3=$auto$alumacc.cc:474:replace_alu$1581.C[4] O=$abc$3947$techmap\uu1.$2\sin_part[7:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:28|top.v:99|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1581.C[5] CO=$auto$alumacc.cc:474:replace_alu$1581.C[6] I0=$false I1=$abc$3947$auto$alumacc.cc:474:replace_alu$1581.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:28|top.v:99|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$3947$auto$alumacc.cc:474:replace_alu$1581.BB[5] I3=$auto$alumacc.cc:474:replace_alu$1581.C[5] O=$abc$3947$techmap\uu1.$2\sin_part[7:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:28|top.v:99|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1581.C[6] CO=$auto$alumacc.cc:474:replace_alu$1581.C[7] I0=$false I1=$abc$3947$auto$alumacc.cc:474:replace_alu$1581.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:28|top.v:99|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$3947$auto$alumacc.cc:474:replace_alu$1581.BB[6] I3=$auto$alumacc.cc:474:replace_alu$1581.C[6] O=$abc$3947$techmap\uu1.$2\sin_part[7:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:28|top.v:99|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=data_in_sampled[1] I1=u1.data_sin[7] I2=$false I3=$auto$alumacc.cc:474:replace_alu$1581.C[7] O=$abc$3947$techmap\uu1.$3\sin_part[7:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:28|top.v:99|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100110010011001
.gate SB_DFF C=clk D=$0\data_bit_out[0:0] Q=data_bit_out
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$0\data_out_complete_bit[0:0] Q=data_out_complete_bit
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$add$top.v:67$9_Y[0] Q=data_out_net_counter[0] R=$0\data_out_complete_bit[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$add$top.v:67$9_Y[1] Q=data_out_net_counter[1] R=$0\data_out_complete_bit[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$add$top.v:67$9_Y[2] Q=data_out_net_counter[2] R=$0\data_out_complete_bit[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$add$top.v:67$9_Y[3] Q=data_out_net_counter[3] R=$0\data_out_complete_bit[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$add$top.v:67$9_Y[4] Q=data_out_net_counter[4] R=$0\data_out_complete_bit[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$add$top.v:67$9_Y[5] Q=data_out_net_counter[5] R=$0\data_out_complete_bit[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$add$top.v:67$9_Y[6] Q=data_out_net_counter[6] R=$0\data_out_complete_bit[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$add$top.v:67$9_Y[7] Q=data_out_net_counter[7] R=$0\data_out_complete_bit[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$add$top.v:67$9_Y[8] Q=data_out_net_counter[8] R=$0\data_out_complete_bit[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$add$top.v:67$9_Y[9] Q=data_out_net_counter[9] R=$0\data_out_complete_bit[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$add$top.v:67$9_Y[10] Q=data_out_net_counter[10] R=$0\data_out_complete_bit[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$add$top.v:67$9_Y[11] Q=data_out_net_counter[11] R=$0\data_out_complete_bit[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$add$top.v:67$9_Y[12] Q=data_out_net_counter[12] R=$0\data_out_complete_bit[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$add$top.v:67$9_Y[13] Q=data_out_net_counter[13] R=$0\data_out_complete_bit[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$add$top.v:67$9_Y[14] Q=data_out_net_counter[14] R=$0\data_out_complete_bit[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$add$top.v:67$9_Y[15] Q=data_out_net_counter[15] R=$0\data_out_complete_bit[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$add$top.v:67$9_Y[16] Q=data_out_net_counter[16] R=$0\data_out_complete_bit[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$add$top.v:67$9_Y[17] Q=data_out_net_counter[17] R=$0\data_out_complete_bit[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$add$top.v:67$9_Y[18] Q=data_out_net_counter[18] R=$0\data_out_complete_bit[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$add$top.v:67$9_Y[19] Q=data_out_net_counter[19] R=$0\data_out_complete_bit[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$add$top.v:67$9_Y[20] Q=data_out_net_counter[20] R=$0\data_out_complete_bit[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$add$top.v:67$9_Y[21] Q=data_out_net_counter[21] R=$0\data_out_complete_bit[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$add$top.v:67$9_Y[22] Q=data_out_net_counter[22] R=$0\data_out_complete_bit[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$add$top.v:67$9_Y[23] Q=data_out_net_counter[23] R=$0\data_out_complete_bit[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$add$top.v:67$9_Y[24] Q=data_out_net_counter[24] R=$0\data_out_complete_bit[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$add$top.v:67$9_Y[25] Q=data_out_net_counter[25] R=$0\data_out_complete_bit[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$add$top.v:67$9_Y[26] Q=data_out_net_counter[26] R=$0\data_out_complete_bit[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$add$top.v:67$9_Y[27] Q=data_out_net_counter[27] R=$0\data_out_complete_bit[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$add$top.v:67$9_Y[28] Q=data_out_net_counter[28] R=$0\data_out_complete_bit[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$add$top.v:67$9_Y[29] Q=data_out_net_counter[29] R=$0\data_out_complete_bit[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$add$top.v:67$9_Y[30] Q=data_out_net_counter[30] R=$0\data_out_complete_bit[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$add$top.v:67$9_Y[31] Q=data_out_net_counter[31] R=$0\data_out_complete_bit[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$add$top.v:58$6_Y[0] Q=data_in_counter[0] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3663
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$add$top.v:58$6_Y[1] Q=data_in_counter[1] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3663
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$add$top.v:58$6_Y[2] Q=data_in_counter[2] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3663
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$add$top.v:58$6_Y[3] Q=data_in_counter[3] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3663
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$add$top.v:58$6_Y[4] Q=data_in_counter[4] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3663
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$add$top.v:58$6_Y[5] Q=data_in_counter[5] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3663
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$add$top.v:58$6_Y[6] Q=data_in_counter[6] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3663
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$add$top.v:58$6_Y[7] Q=data_in_counter[7] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3663
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$add$top.v:58$6_Y[8] Q=data_in_counter[8] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3663
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$add$top.v:58$6_Y[9] Q=data_in_counter[9] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3663
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$add$top.v:58$6_Y[10] Q=data_in_counter[10] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3663
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$add$top.v:58$6_Y[11] Q=data_in_counter[11] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3663
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$add$top.v:58$6_Y[12] Q=data_in_counter[12] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3663
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$add$top.v:58$6_Y[13] Q=data_in_counter[13] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3663
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$add$top.v:58$6_Y[14] Q=data_in_counter[14] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3663
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$add$top.v:58$6_Y[15] Q=data_in_counter[15] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3663
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$add$top.v:58$6_Y[16] Q=data_in_counter[16] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3663
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$add$top.v:58$6_Y[17] Q=data_in_counter[17] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3663
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$add$top.v:58$6_Y[18] Q=data_in_counter[18] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3663
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$add$top.v:58$6_Y[19] Q=data_in_counter[19] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3663
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$add$top.v:58$6_Y[20] Q=data_in_counter[20] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3663
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$add$top.v:58$6_Y[21] Q=data_in_counter[21] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3663
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$add$top.v:58$6_Y[22] Q=data_in_counter[22] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3663
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$add$top.v:58$6_Y[23] Q=data_in_counter[23] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3663
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$add$top.v:58$6_Y[24] Q=data_in_counter[24] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3663
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$add$top.v:58$6_Y[25] Q=data_in_counter[25] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3663
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$add$top.v:58$6_Y[26] Q=data_in_counter[26] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3663
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$add$top.v:58$6_Y[27] Q=data_in_counter[27] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3663
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$add$top.v:58$6_Y[28] Q=data_in_counter[28] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3663
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$add$top.v:58$6_Y[29] Q=data_in_counter[29] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3663
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$add$top.v:58$6_Y[30] Q=data_in_counter[30] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3663
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$add$top.v:58$6_Y[31] Q=data_in_counter[31] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3663
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=clk D=data_in[0] E=$abc$3947$auto$dff2dffe.cc:158:make_patterns_logic$3375 Q=data_in_sampled[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=data_in[1] E=$abc$3947$auto$dff2dffe.cc:158:make_patterns_logic$3375 Q=data_in_sampled[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:57|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\clk_qam_mixer[0:0] E=$abc$3947$auto$dff2dffe.cc:158:make_patterns_logic$3387 Q=clk_qam_mixer
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:49|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk D=$abc$3947$add$top.v:50$2_Y[0] Q=clk_mixer_counter[0] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3729
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:49|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$add$top.v:50$2_Y[1] Q=clk_mixer_counter[1] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3729
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:49|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$add$top.v:50$2_Y[2] Q=clk_mixer_counter[2] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3729
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:49|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$add$top.v:50$2_Y[3] Q=clk_mixer_counter[3] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3729
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:49|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$add$top.v:50$2_Y[4] Q=clk_mixer_counter[4] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3729
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:49|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$add$top.v:50$2_Y[5] Q=clk_mixer_counter[5] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3729
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:49|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$add$top.v:50$2_Y[6] Q=clk_mixer_counter[6] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3729
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:49|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$add$top.v:50$2_Y[7] Q=clk_mixer_counter[7] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3729
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:49|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$add$top.v:50$2_Y[8] Q=clk_mixer_counter[8] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3729
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:49|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$add$top.v:50$2_Y[9] Q=clk_mixer_counter[9] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3729
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:49|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$add$top.v:50$2_Y[10] Q=clk_mixer_counter[10] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3729
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:49|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$add$top.v:50$2_Y[11] Q=clk_mixer_counter[11] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3729
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:49|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$add$top.v:50$2_Y[12] Q=clk_mixer_counter[12] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3729
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:49|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$add$top.v:50$2_Y[13] Q=clk_mixer_counter[13] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3729
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:49|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$add$top.v:50$2_Y[14] Q=clk_mixer_counter[14] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3729
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:49|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$add$top.v:50$2_Y[15] Q=clk_mixer_counter[15] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3729
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:49|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$add$top.v:50$2_Y[16] Q=clk_mixer_counter[16] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3729
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:49|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$add$top.v:50$2_Y[17] Q=clk_mixer_counter[17] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3729
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:49|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$add$top.v:50$2_Y[18] Q=clk_mixer_counter[18] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3729
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:49|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$add$top.v:50$2_Y[19] Q=clk_mixer_counter[19] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3729
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:49|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$add$top.v:50$2_Y[20] Q=clk_mixer_counter[20] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3729
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:49|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$add$top.v:50$2_Y[21] Q=clk_mixer_counter[21] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3729
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:49|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$add$top.v:50$2_Y[22] Q=clk_mixer_counter[22] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3729
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:49|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$add$top.v:50$2_Y[23] Q=clk_mixer_counter[23] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3729
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:49|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$add$top.v:50$2_Y[24] Q=clk_mixer_counter[24] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3729
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:49|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$add$top.v:50$2_Y[25] Q=clk_mixer_counter[25] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3729
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:49|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$add$top.v:50$2_Y[26] Q=clk_mixer_counter[26] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3729
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:49|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$add$top.v:50$2_Y[27] Q=clk_mixer_counter[27] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3729
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:49|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$add$top.v:50$2_Y[28] Q=clk_mixer_counter[28] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3729
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:49|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$add$top.v:50$2_Y[29] Q=clk_mixer_counter[29] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3729
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:49|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$add$top.v:50$2_Y[30] Q=clk_mixer_counter[30] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3729
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:49|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$add$top.v:50$2_Y[31] Q=clk_mixer_counter[31] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3729
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:49|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$techmap\u1.$add$top.v:491$390_Y[0] Q=u1.i_sin[0] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3791
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:488|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$techmap\u1.$add$top.v:491$390_Y[1] Q=u1.i_sin[1] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3791
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:488|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$techmap\u1.$add$top.v:491$390_Y[2] Q=u1.i_sin[2] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3791
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:488|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2469[3] Q=u1.i_sin[3] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3791
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:488|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2469[4] Q=u1.i_sin[4] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3791
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:488|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$techmap\u1.$add$top.v:491$390_Y[5] Q=u1.i_sin[5] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3791
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:488|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$techmap\u1.$add$top.v:491$390_Y[6] Q=u1.i_sin[6] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3791
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:488|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2469[7] Q=u1.i_sin[7] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3791
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:488|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$techmap\u1.$add$top.v:491$390_Y[8] Q=u1.i_sin[8] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3791
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:488|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2469[9] Q=u1.i_sin[9] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3791
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:488|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2469[10] Q=u1.i_sin[10] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3791
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:488|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2469[11] Q=u1.i_sin[11] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3791
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:488|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2469[12] Q=u1.i_sin[12] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3791
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:488|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2469[13] Q=u1.i_sin[13] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3791
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:488|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2469[14] Q=u1.i_sin[14] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3791
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:488|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2469[15] Q=u1.i_sin[15] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3791
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:488|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2469[16] Q=u1.i_sin[16] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3791
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:488|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2469[17] Q=u1.i_sin[17] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3791
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:488|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2469[18] Q=u1.i_sin[18] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3791
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:488|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2469[19] Q=u1.i_sin[19] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3791
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:488|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2469[20] Q=u1.i_sin[20] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3791
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:488|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2469[21] Q=u1.i_sin[21] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3791
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:488|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2469[22] Q=u1.i_sin[22] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3791
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:488|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2469[23] Q=u1.i_sin[23] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3791
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:488|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2469[24] Q=u1.i_sin[24] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3791
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:488|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2469[25] Q=u1.i_sin[25] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3791
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:488|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2469[26] Q=u1.i_sin[26] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3791
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:488|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2469[27] Q=u1.i_sin[27] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3791
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:488|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2469[28] Q=u1.i_sin[28] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3791
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:488|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2469[29] Q=u1.i_sin[29] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3791
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:488|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2469[30] Q=u1.i_sin[30] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3791
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:488|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2469[31] Q=u1.i_sin[31] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3791
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:488|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$techmap\u1.$add$top.v:501$394_Y[0] Q=u1.i_cos[0] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3857
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:498|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$3947$auto$ice40_ffinit.cc:140:execute$3584 Q=$abc$3947$auto$ice40_ffinit.cc:141:execute$3585
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:498|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$techmap\u1.$add$top.v:501$394_Y[2] Q=u1.i_cos[2] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3857
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:498|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$3947$auto$ice40_ffinit.cc:140:execute$3588 Q=$abc$3947$auto$ice40_ffinit.cc:141:execute$3589
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:498|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$3947$auto$ice40_ffinit.cc:140:execute$3592 Q=$abc$3947$auto$ice40_ffinit.cc:141:execute$3593
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:498|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$techmap\u1.$add$top.v:501$394_Y[5] Q=u1.i_cos[5] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3857
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:498|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$3947$auto$ice40_ffinit.cc:140:execute$3596 Q=$abc$3947$auto$ice40_ffinit.cc:141:execute$3597
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:498|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2392[7] Q=u1.i_cos[7] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3857
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:498|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$techmap\u1.$add$top.v:501$394_Y[8] Q=u1.i_cos[8] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3857
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:498|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2392[9] Q=u1.i_cos[9] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3857
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:498|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2392[10] Q=u1.i_cos[10] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3857
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:498|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2392[11] Q=u1.i_cos[11] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3857
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:498|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2392[12] Q=u1.i_cos[12] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3857
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:498|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2392[13] Q=u1.i_cos[13] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3857
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:498|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2392[14] Q=u1.i_cos[14] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3857
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:498|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2392[15] Q=u1.i_cos[15] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3857
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:498|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2392[16] Q=u1.i_cos[16] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3857
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:498|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2392[17] Q=u1.i_cos[17] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3857
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:498|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2392[18] Q=u1.i_cos[18] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3857
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:498|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2392[19] Q=u1.i_cos[19] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3857
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:498|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2392[20] Q=u1.i_cos[20] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3857
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:498|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2392[21] Q=u1.i_cos[21] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3857
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:498|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2392[22] Q=u1.i_cos[22] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3857
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:498|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2392[23] Q=u1.i_cos[23] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3857
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:498|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2392[24] Q=u1.i_cos[24] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3857
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:498|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2392[25] Q=u1.i_cos[25] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3857
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:498|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2392[26] Q=u1.i_cos[26] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3857
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:498|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2392[27] Q=u1.i_cos[27] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3857
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:498|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2392[28] Q=u1.i_cos[28] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3857
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:498|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2392[29] Q=u1.i_cos[29] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3857
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:498|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2392[30] Q=u1.i_cos[30] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3857
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:498|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3947$auto$simplemap.cc:250:simplemap_eqne$2392[31] Q=u1.i_cos[31] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3857
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|top.v:498|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_qam_mixer D=$abc$3947$techmap\uu1.$3\sin_part[7:0][0] Q=uu1.sin_part[0] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3601
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:28|top.v:90|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_qam_mixer D=$abc$3947$techmap\uu1.$3\sin_part[7:0][1] Q=uu1.sin_part[1] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3601
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:28|top.v:90|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_qam_mixer D=$abc$3947$techmap\uu1.$3\sin_part[7:0][2] Q=uu1.sin_part[2] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3601
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:28|top.v:90|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_qam_mixer D=$abc$3947$techmap\uu1.$3\sin_part[7:0][3] Q=uu1.sin_part[3] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3601
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:28|top.v:90|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_qam_mixer D=$abc$3947$techmap\uu1.$3\sin_part[7:0][4] Q=uu1.sin_part[4] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3601
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:28|top.v:90|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_qam_mixer D=$abc$3947$techmap\uu1.$3\sin_part[7:0][5] Q=uu1.sin_part[5] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3601
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:28|top.v:90|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_qam_mixer D=$abc$3947$techmap\uu1.$3\sin_part[7:0][6] Q=uu1.sin_part[6] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3601
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:28|top.v:90|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_qam_mixer D=$abc$3947$techmap\uu1.$3\sin_part[7:0][7] Q=uu1.sin_part[7] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3601
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:28|top.v:90|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_qam_mixer D=$abc$3947$techmap\uu1.$3\cos_part[7:0][0] Q=uu1.cos_part[0] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3601
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:28|top.v:90|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_qam_mixer D=$abc$3947$techmap\uu1.$3\cos_part[7:0][1] Q=uu1.cos_part[1] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3601
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:28|top.v:90|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_qam_mixer D=$abc$3947$techmap\uu1.$3\cos_part[7:0][2] Q=uu1.cos_part[2] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3601
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:28|top.v:90|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_qam_mixer D=$abc$3947$techmap\uu1.$3\cos_part[7:0][3] Q=uu1.cos_part[3] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3601
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:28|top.v:90|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_qam_mixer D=$abc$3947$techmap\uu1.$3\cos_part[7:0][4] Q=uu1.cos_part[4] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3601
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:28|top.v:90|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_qam_mixer D=$abc$3947$techmap\uu1.$3\cos_part[7:0][5] Q=uu1.cos_part[5] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3601
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:28|top.v:90|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_qam_mixer D=$abc$3947$techmap\uu1.$3\cos_part[7:0][6] Q=uu1.cos_part[6] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3601
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:28|top.v:90|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_qam_mixer D=$abc$3947$techmap\uu1.$3\cos_part[7:0][7] Q=uu1.cos_part[7] R=$abc$3947$auto$rtlil.cc:1981:NotGate$3601
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:28|top.v:90|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=u1.i_cos[0] RADDR[1]=u1.i_cos[1] RADDR[2]=u1.i_cos[2] RADDR[3]=u1.i_cos[3] RADDR[4]=u1.i_cos[4] RADDR[5]=u1.i_cos[5] RADDR[6]=u1.i_cos[6] RADDR[7]=u1.i_cos[7] RADDR[8]=u1.i_cos[8] RADDR[9]=$false RADDR[10]=$false RCLK=clk RCLKE=$true RDATA[0]=u1.data_cos[0] RDATA[1]=$techmap1593\u1.sine.0.0.0.A1DATA_16[1] RDATA[2]=u1.data_cos[1] RDATA[3]=$techmap1593\u1.sine.0.0.0.A1DATA_16[3] RDATA[4]=u1.data_cos[2] RDATA[5]=$techmap1593\u1.sine.0.0.0.A1DATA_16[5] RDATA[6]=u1.data_cos[3] RDATA[7]=$techmap1593\u1.sine.0.0.0.A1DATA_16[7] RDATA[8]=u1.data_cos[4] RDATA[9]=$techmap1593\u1.sine.0.0.0.A1DATA_16[9] RDATA[10]=u1.data_cos[5] RDATA[11]=$techmap1593\u1.sine.0.0.0.A1DATA_16[11] RDATA[12]=u1.data_cos[6] RDATA[13]=$techmap1593\u1.sine.0.0.0.A1DATA_16[13] RDATA[14]=u1.data_cos[7] RDATA[15]=$techmap1593\u1.sine.0.0.0.A1DATA_16[15] RE=$true WADDR[0]=$false WADDR[1]=$false WADDR[2]=$false WADDR[3]=$false WADDR[4]=$false WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=$false WCLKE=$false WDATA[0]=$false WDATA[1]=$undef WDATA[2]=$false WDATA[3]=$undef WDATA[4]=$false WDATA[5]=$undef WDATA[6]=$false WDATA[7]=$undef WDATA[8]=$false WDATA[9]=$undef WDATA[10]=$false WDATA[11]=$undef WDATA[12]=$false WDATA[13]=$undef WDATA[14]=$false WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 1010000100000010101000000101011110100000010101101010000001010011101000000101001010100000010001111010000001000110101000000100001010100000000101111010000000010110101000000001001110100000000100101010000000001101101000000000110010100000000010011010000000001000
.param INIT_1 1010010000001010101000010101111110100001010111111010000101011100101000010101100110100001010110001010000101001101101000010100011010100001010000111010000100010111101000010001011010100001000100111010000100010010101000010000011110100001000001101010000100000011
.param INIT_2 1010010011011110101001001101110010100100110110011010010011010010101001001100011110100100110001001010010001101011101001000110101110100100011010001010010000111101101001000011110010100100001100111010010000110010101001000010010110100100001001001010010000100001
.param INIT_3 1010011101101011101001110110100010100111001101111010011100110101101001110001111010100111000111001010011100011001101001110001001110100111000100001010010110101111101001011010111110100101101011001010010110100011101001011010001110100101101000001010010011011111
.param INIT_4 1010110101110110101011010111010010101101010111101010110101011100101011010101001110101101010100011010110101010001101001111111101010100111111110001010011111110010101001111110010110100111110011111010011111001100101001111100011010100111110001001010011101101011
.param INIT_5 1010111101111101101011110111011110101111011101011010111101011111101011110101110110101111010101111010111101010101101011011111111110101101111111011010110111110111101011011111010110101101110111111010110111011101101011011101011110101101011111111010110101111101
.param INIT_6 x0x0x1x1x1x0x1x1x0x0x1x1x1x1x0x0x0x0x1x1x1x1x0x0x0x0x1x1x1x1x0x0x0x0x1x1x1x1x0x1x0x0x1x1x1x1x0x1x0x0x1x1x1x1x0x1x0x0x1x1x1x1x1x010101111111111101010111111111100101011111111011010101111111101011010111111011111101011111101110110101111110101111010111111010101
.param INIT_7 x0x0x1x1x0x0x1x1x0x0x1x1x0x0x1x1x0x0x1x1x0x1x0x0x0x0x1x1x0x1x0x1x0x0x1x1x0x1x0x1x0x0x1x1x0x1x1x0x0x0x1x1x0x1x1x0x0x0x1x1x0x1x1x1x0x0x1x1x0x1x1x1x0x0x1x1x1x0x0x0x0x0x1x1x1x0x0x1x0x0x1x1x1x0x0x1x0x0x1x1x1x0x1x0x0x0x1x1x1x0x1x0x0x0x1x1x1x0x1x0x0x0x1x1x1x0x1x1
.param INIT_8 x0x0x1x0x0x1x1x0x0x0x1x0x0x1x1x1x0x0x1x0x1x0x0x0x0x0x1x0x1x0x0x1x0x0x1x0x1x0x0x1x0x0x1x0x1x0x1x0x0x0x1x0x1x0x1x1x0x0x1x0x1x1x0x0x0x0x1x0x1x1x0x1x0x0x1x0x1x1x1x0x0x0x1x0x1x1x1x0x0x0x1x0x1x1x1x1x0x0x1x1x0x0x0x0x0x0x1x1x0x0x0x1x0x0x1x1x0x0x0x1x0x0x1x1x0x0x1x0
.param INIT_9 x0x0x0x1x0x1x1x0x0x0x0x1x0x1x1x1x0x0x0x1x1x0x0x1x0x0x0x1x1x0x1x0x0x0x0x1x1x0x1x1x0x0x0x1x1x1x0x0x0x0x0x1x1x1x0x1x0x0x0x1x1x1x1x0x0x0x0x1x1x1x1x1x0x0x1x0x0x0x0x0x0x0x1x0x0x0x0x0x0x0x1x0x0x0x0x1x0x0x1x0x0x0x1x0x0x0x1x0x0x0x1x1x0x0x1x0x0x1x0x0x0x0x1x0x0x1x0x1
.param INIT_A x0x0x0x0x0x1x0x1x0x0x0x0x0x1x1x0x0x0x0x0x0x1x1x1x0x0x0x0x1x0x0x0x0x0x0x0x1x0x1x0x0x0x0x0x1x0x1x1x0x0x0x0x1x1x0x0x0x0x0x0x1x1x0x1x0x0x0x0x1x1x1x0x0x0x0x0x1x1x1x1x0x0x0x1x0x0x0x0x0x0x0x1x0x0x0x1x0x0x0x1x0x0x1x0x0x0x0x1x0x0x1x1x0x0x0x1x0x1x0x0x0x0x0x1x0x1x0x1
.param INIT_B x1x1x1x1x0x1x0x0x1x1x1x1x0x1x0x1x1x1x1x1x0x1x1x0x1x1x1x1x1x0x0x0x1x1x1x1x1x0x0x1x1x1x1x1x1x0x1x0x1x1x1x1x1x0x1x1x1x1x1x1x1x1x0x0x1x1x1x1x1x1x0x1x1x1x1x1x1x1x1x0x1x1x1x1x1x1x1x1x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x1x0x0x0x0x0x0x1x0x0x0x0x0x0x0x1x1x0x0x0x0x0x1x0x0
.param INIT_C x1x1x1x0x0x0x1x1x1x1x1x0x0x1x0x0x1x1x1x0x0x1x0x1x1x1x1x0x0x1x1x0x1x1x1x0x0x1x1x1x1x1x1x0x1x0x0x1x1x1x1x0x1x0x1x0x1x1x1x0x1x0x1x1x1x1x1x0x1x1x0x0x1x1x1x0x1x1x0x1x1x1x1x0x1x1x1x0x1x1x1x0x1x1x1x1x1x1x1x1x0x0x0x0x1x1x1x1x0x0x0x1x1x1x1x1x0x0x1x0x1x1x1x1x0x0x1x1
.param INIT_D x1x1x0x1x0x1x0x1x1x1x0x1x0x1x1x0x1x1x0x1x0x1x1x1x1x1x0x1x0x1x1x1x1x1x0x1x1x0x0x0x1x1x0x1x1x0x0x1x1x1x0x1x1x0x1x0x1x1x0x1x1x0x1x1x1x1x0x1x1x1x0x0x1x1x0x1x1x1x0x1x1x1x0x1x1x1x1x0x1x1x0x1x1x1x1x1x1x1x1x0x0x0x0x0x1x1x1x0x0x0x0x1x1x1x1x0x0x0x0x1x1x1x1x0x0x0x1x0
.param INIT_E x1x1x0x0x1x0x1x0x1x1x0x0x1x0x1x0x1x1x0x0x1x0x1x1x1x1x0x0x1x0x1x1x1x1x0x0x1x1x0x0x1x1x0x0x1x1x0x1x1x1x0x0x1x1x0x1x1x1x0x0x1x1x1x0x1x1x0x0x1x1x1x1x1x1x0x0x1x1x1x1x1x1x0x1x0x0x0x0x1x1x0x1x0x0x0x1x1x1x0x1x0x0x1x0x1x1x0x1x0x0x1x0x1x1x0x1x0x0x1x1x1x1x0x1x0x1x0x0
.param INIT_F x1x1x0x0x0x0x1x1x1x1x0x0x0x0x1x1x1x1x0x0x0x0x1x1x1x1x0x0x0x1x0x0x1x1x0x0x0x1x0x0x1x1x0x0x0x1x0x0x1x1x0x0x0x1x0x1x1x1x0x0x0x1x0x1x1x1x0x0x0x1x1x0x1x1x0x0x0x1x1x0x1x1x0x0x0x1x1x0x1x1x0x0x0x1x1x1x1x1x0x0x0x1x1x1x1x1x0x0x1x0x0x0x1x1x0x0x1x0x0x1x1x1x0x0x1x0x0x1
.param READ_MODE 01
.param WRITE_MODE 01
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=u1.i_sin[0] RADDR[1]=u1.i_sin[1] RADDR[2]=u1.i_sin[2] RADDR[3]=u1.i_sin[3] RADDR[4]=u1.i_sin[4] RADDR[5]=u1.i_sin[5] RADDR[6]=u1.i_sin[6] RADDR[7]=u1.i_sin[7] RADDR[8]=u1.i_sin[8] RADDR[9]=$false RADDR[10]=$false RCLK=clk RCLKE=$true RDATA[0]=u1.data_sin[0] RDATA[1]=$techmap1594\u1.sine.0.0.1.A1DATA_16[1] RDATA[2]=u1.data_sin[1] RDATA[3]=$techmap1594\u1.sine.0.0.1.A1DATA_16[3] RDATA[4]=u1.data_sin[2] RDATA[5]=$techmap1594\u1.sine.0.0.1.A1DATA_16[5] RDATA[6]=u1.data_sin[3] RDATA[7]=$techmap1594\u1.sine.0.0.1.A1DATA_16[7] RDATA[8]=u1.data_sin[4] RDATA[9]=$techmap1594\u1.sine.0.0.1.A1DATA_16[9] RDATA[10]=u1.data_sin[5] RDATA[11]=$techmap1594\u1.sine.0.0.1.A1DATA_16[11] RDATA[12]=u1.data_sin[6] RDATA[13]=$techmap1594\u1.sine.0.0.1.A1DATA_16[13] RDATA[14]=u1.data_sin[7] RDATA[15]=$techmap1594\u1.sine.0.0.1.A1DATA_16[15] RE=$true WADDR[0]=$false WADDR[1]=$false WADDR[2]=$false WADDR[3]=$false WADDR[4]=$false WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=$false WCLKE=$false WDATA[0]=$false WDATA[1]=$undef WDATA[2]=$false WDATA[3]=$undef WDATA[4]=$false WDATA[5]=$undef WDATA[6]=$false WDATA[7]=$undef WDATA[8]=$false WDATA[9]=$undef WDATA[10]=$false WDATA[11]=$undef WDATA[12]=$false WDATA[13]=$undef WDATA[14]=$false WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 1010000100000010101000000101011110100000010101101010000001010011101000000101001010100000010001111010000001000110101000000100001010100000000101111010000000010110101000000001001110100000000100101010000000001101101000000000110010100000000010011010000000001000
.param INIT_1 1010010000001010101000010101111110100001010111111010000101011100101000010101100110100001010110001010000101001101101000010100011010100001010000111010000100010111101000010001011010100001000100111010000100010010101000010000011110100001000001101010000100000011
.param INIT_2 1010010011011110101001001101110010100100110110011010010011010010101001001100011110100100110001001010010001101011101001000110101110100100011010001010010000111101101001000011110010100100001100111010010000110010101001000010010110100100001001001010010000100001
.param INIT_3 1010011101101011101001110110100010100111001101111010011100110101101001110001111010100111000111001010011100011001101001110001001110100111000100001010010110101111101001011010111110100101101011001010010110100011101001011010001110100101101000001010010011011111
.param INIT_4 1010110101110110101011010111010010101101010111101010110101011100101011010101001110101101010100011010110101010001101001111111101010100111111110001010011111110010101001111110010110100111110011111010011111001100101001111100011010100111110001001010011101101011
.param INIT_5 1010111101111101101011110111011110101111011101011010111101011111101011110101110110101111010101111010111101010101101011011111111110101101111111011010110111110111101011011111010110101101110111111010110111011101101011011101011110101101011111111010110101111101
.param INIT_6 x0x0x1x1x1x0x1x1x0x0x1x1x1x1x0x0x0x0x1x1x1x1x0x0x0x0x1x1x1x1x0x0x0x0x1x1x1x1x0x1x0x0x1x1x1x1x0x1x0x0x1x1x1x1x0x1x0x0x1x1x1x1x1x010101111111111101010111111111100101011111111011010101111111101011010111111011111101011111101110110101111110101111010111111010101
.param INIT_7 x0x0x1x1x0x0x1x1x0x0x1x1x0x0x1x1x0x0x1x1x0x1x0x0x0x0x1x1x0x1x0x1x0x0x1x1x0x1x0x1x0x0x1x1x0x1x1x0x0x0x1x1x0x1x1x0x0x0x1x1x0x1x1x1x0x0x1x1x0x1x1x1x0x0x1x1x1x0x0x0x0x0x1x1x1x0x0x1x0x0x1x1x1x0x0x1x0x0x1x1x1x0x1x0x0x0x1x1x1x0x1x0x0x0x1x1x1x0x1x0x0x0x1x1x1x0x1x1
.param INIT_8 x0x0x1x0x0x1x1x0x0x0x1x0x0x1x1x1x0x0x1x0x1x0x0x0x0x0x1x0x1x0x0x1x0x0x1x0x1x0x0x1x0x0x1x0x1x0x1x0x0x0x1x0x1x0x1x1x0x0x1x0x1x1x0x0x0x0x1x0x1x1x0x1x0x0x1x0x1x1x1x0x0x0x1x0x1x1x1x0x0x0x1x0x1x1x1x1x0x0x1x1x0x0x0x0x0x0x1x1x0x0x0x1x0x0x1x1x0x0x0x1x0x0x1x1x0x0x1x0
.param INIT_9 x0x0x0x1x0x1x1x0x0x0x0x1x0x1x1x1x0x0x0x1x1x0x0x1x0x0x0x1x1x0x1x0x0x0x0x1x1x0x1x1x0x0x0x1x1x1x0x0x0x0x0x1x1x1x0x1x0x0x0x1x1x1x1x0x0x0x0x1x1x1x1x1x0x0x1x0x0x0x0x0x0x0x1x0x0x0x0x0x0x0x1x0x0x0x0x1x0x0x1x0x0x0x1x0x0x0x1x0x0x0x1x1x0x0x1x0x0x1x0x0x0x0x1x0x0x1x0x1
.param INIT_A x0x0x0x0x0x1x0x1x0x0x0x0x0x1x1x0x0x0x0x0x0x1x1x1x0x0x0x0x1x0x0x0x0x0x0x0x1x0x1x0x0x0x0x0x1x0x1x1x0x0x0x0x1x1x0x0x0x0x0x0x1x1x0x1x0x0x0x0x1x1x1x0x0x0x0x0x1x1x1x1x0x0x0x1x0x0x0x0x0x0x0x1x0x0x0x1x0x0x0x1x0x0x1x0x0x0x0x1x0x0x1x1x0x0x0x1x0x1x0x0x0x0x0x1x0x1x0x1
.param INIT_B x1x1x1x1x0x1x0x0x1x1x1x1x0x1x0x1x1x1x1x1x0x1x1x0x1x1x1x1x1x0x0x0x1x1x1x1x1x0x0x1x1x1x1x1x1x0x1x0x1x1x1x1x1x0x1x1x1x1x1x1x1x1x0x0x1x1x1x1x1x1x0x1x1x1x1x1x1x1x1x0x1x1x1x1x1x1x1x1x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x1x0x0x0x0x0x0x1x0x0x0x0x0x0x0x1x1x0x0x0x0x0x1x0x0
.param INIT_C x1x1x1x0x0x0x1x1x1x1x1x0x0x1x0x0x1x1x1x0x0x1x0x1x1x1x1x0x0x1x1x0x1x1x1x0x0x1x1x1x1x1x1x0x1x0x0x1x1x1x1x0x1x0x1x0x1x1x1x0x1x0x1x1x1x1x1x0x1x1x0x0x1x1x1x0x1x1x0x1x1x1x1x0x1x1x1x0x1x1x1x0x1x1x1x1x1x1x1x1x0x0x0x0x1x1x1x1x0x0x0x1x1x1x1x1x0x0x1x0x1x1x1x1x0x0x1x1
.param INIT_D x1x1x0x1x0x1x0x1x1x1x0x1x0x1x1x0x1x1x0x1x0x1x1x1x1x1x0x1x0x1x1x1x1x1x0x1x1x0x0x0x1x1x0x1x1x0x0x1x1x1x0x1x1x0x1x0x1x1x0x1x1x0x1x1x1x1x0x1x1x1x0x0x1x1x0x1x1x1x0x1x1x1x0x1x1x1x1x0x1x1x0x1x1x1x1x1x1x1x1x0x0x0x0x0x1x1x1x0x0x0x0x1x1x1x1x0x0x0x0x1x1x1x1x0x0x0x1x0
.param INIT_E x1x1x0x0x1x0x1x0x1x1x0x0x1x0x1x0x1x1x0x0x1x0x1x1x1x1x0x0x1x0x1x1x1x1x0x0x1x1x0x0x1x1x0x0x1x1x0x1x1x1x0x0x1x1x0x1x1x1x0x0x1x1x1x0x1x1x0x0x1x1x1x1x1x1x0x0x1x1x1x1x1x1x0x1x0x0x0x0x1x1x0x1x0x0x0x1x1x1x0x1x0x0x1x0x1x1x0x1x0x0x1x0x1x1x0x1x0x0x1x1x1x1x0x1x0x1x0x0
.param INIT_F x1x1x0x0x0x0x1x1x1x1x0x0x0x0x1x1x1x1x0x0x0x0x1x1x1x1x0x0x0x1x0x0x1x1x0x0x0x1x0x0x1x1x0x0x0x1x0x0x1x1x0x0x0x1x0x1x1x1x0x0x0x1x0x1x1x1x0x0x0x1x1x0x1x1x0x0x0x1x1x0x1x1x0x0x0x1x1x0x1x1x0x0x0x1x1x1x1x1x0x0x0x1x1x1x1x1x0x0x1x0x0x0x1x1x0x0x1x0x0x1x1x1x0x0x1x0x0x1
.param READ_MODE 01
.param WRITE_MODE 01
.names $false $auto$alumacc.cc:474:replace_alu$1557.C[0]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$1560.C[0]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$1563.C[0]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$1566.C[0]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$1569.C[0]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$1572.C[0]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$1575.C[0]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$1578.C[0]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$1581.C[0]
1 1
.names u1.data_cos[0] $techmap1593\u1.sine.0.0.0.A1DATA_16[0]
1 1
.names u1.data_cos[1] $techmap1593\u1.sine.0.0.0.A1DATA_16[2]
1 1
.names u1.data_cos[2] $techmap1593\u1.sine.0.0.0.A1DATA_16[4]
1 1
.names u1.data_cos[3] $techmap1593\u1.sine.0.0.0.A1DATA_16[6]
1 1
.names u1.data_cos[4] $techmap1593\u1.sine.0.0.0.A1DATA_16[8]
1 1
.names u1.data_cos[5] $techmap1593\u1.sine.0.0.0.A1DATA_16[10]
1 1
.names u1.data_cos[6] $techmap1593\u1.sine.0.0.0.A1DATA_16[12]
1 1
.names u1.data_cos[7] $techmap1593\u1.sine.0.0.0.A1DATA_16[14]
1 1
.names u1.data_sin[0] $techmap1594\u1.sine.0.0.1.A1DATA_16[0]
1 1
.names u1.data_sin[1] $techmap1594\u1.sine.0.0.1.A1DATA_16[2]
1 1
.names u1.data_sin[2] $techmap1594\u1.sine.0.0.1.A1DATA_16[4]
1 1
.names u1.data_sin[3] $techmap1594\u1.sine.0.0.1.A1DATA_16[6]
1 1
.names u1.data_sin[4] $techmap1594\u1.sine.0.0.1.A1DATA_16[8]
1 1
.names u1.data_sin[5] $techmap1594\u1.sine.0.0.1.A1DATA_16[10]
1 1
.names u1.data_sin[6] $techmap1594\u1.sine.0.0.1.A1DATA_16[12]
1 1
.names u1.data_sin[7] $techmap1594\u1.sine.0.0.1.A1DATA_16[14]
1 1
.names $false clk_mixer_count[0]
1 1
.names $false clk_mixer_count[1]
1 1
.names $true clk_mixer_count[2]
1 1
.names $false clk_mixer_count[3]
1 1
.names $false clk_mixer_count[4]
1 1
.names $false clk_mixer_count[5]
1 1
.names $false clk_mixer_count[6]
1 1
.names $false clk_mixer_count[7]
1 1
.names $false clk_mixer_count[8]
1 1
.names $false clk_mixer_count[9]
1 1
.names $false clk_mixer_count[10]
1 1
.names $false clk_mixer_count[11]
1 1
.names $false clk_mixer_count[12]
1 1
.names $false clk_mixer_count[13]
1 1
.names $false clk_mixer_count[14]
1 1
.names $false clk_mixer_count[15]
1 1
.names $false clk_mixer_count[16]
1 1
.names $false clk_mixer_count[17]
1 1
.names $false clk_mixer_count[18]
1 1
.names $false clk_mixer_count[19]
1 1
.names $false clk_mixer_count[20]
1 1
.names $false clk_mixer_count[21]
1 1
.names $false clk_mixer_count[22]
1 1
.names $false clk_mixer_count[23]
1 1
.names $false clk_mixer_count[24]
1 1
.names $false clk_mixer_count[25]
1 1
.names $false clk_mixer_count[26]
1 1
.names $false clk_mixer_count[27]
1 1
.names $false clk_mixer_count[28]
1 1
.names $false clk_mixer_count[29]
1 1
.names $false clk_mixer_count[30]
1 1
.names $false clk_mixer_count[31]
1 1
.names u1.data_cos[0] cos_out_sampled[0]
1 1
.names u1.data_cos[1] cos_out_sampled[1]
1 1
.names u1.data_cos[2] cos_out_sampled[2]
1 1
.names u1.data_cos[3] cos_out_sampled[3]
1 1
.names u1.data_cos[4] cos_out_sampled[4]
1 1
.names u1.data_cos[5] cos_out_sampled[5]
1 1
.names u1.data_cos[6] cos_out_sampled[6]
1 1
.names u1.data_cos[7] cos_out_sampled[7]
1 1
.names $false data_in_count[0]
1 1
.names $false data_in_count[1]
1 1
.names $false data_in_count[2]
1 1
.names $true data_in_count[3]
1 1
.names $false data_in_count[4]
1 1
.names $true data_in_count[5]
1 1
.names $true data_in_count[6]
1 1
.names $true data_in_count[7]
1 1
.names $true data_in_count[8]
1 1
.names $true data_in_count[9]
1 1
.names $false data_in_count[10]
1 1
.names $false data_in_count[11]
1 1
.names $false data_in_count[12]
1 1
.names $false data_in_count[13]
1 1
.names $false data_in_count[14]
1 1
.names $false data_in_count[15]
1 1
.names $false data_in_count[16]
1 1
.names $false data_in_count[17]
1 1
.names $false data_in_count[18]
1 1
.names $false data_in_count[19]
1 1
.names $false data_in_count[20]
1 1
.names $false data_in_count[21]
1 1
.names $false data_in_count[22]
1 1
.names $false data_in_count[23]
1 1
.names $false data_in_count[24]
1 1
.names $false data_in_count[25]
1 1
.names $false data_in_count[26]
1 1
.names $false data_in_count[27]
1 1
.names $false data_in_count[28]
1 1
.names $false data_in_count[29]
1 1
.names $false data_in_count[30]
1 1
.names $false data_in_count[31]
1 1
.names $false data_out_net_count[0]
1 1
.names $false data_out_net_count[1]
1 1
.names $false data_out_net_count[2]
1 1
.names $true data_out_net_count[3]
1 1
.names $false data_out_net_count[4]
1 1
.names $false data_out_net_count[5]
1 1
.names $false data_out_net_count[6]
1 1
.names $false data_out_net_count[7]
1 1
.names $false data_out_net_count[8]
1 1
.names $false data_out_net_count[9]
1 1
.names $false data_out_net_count[10]
1 1
.names $false data_out_net_count[11]
1 1
.names $false data_out_net_count[12]
1 1
.names $false data_out_net_count[13]
1 1
.names $false data_out_net_count[14]
1 1
.names $false data_out_net_count[15]
1 1
.names $false data_out_net_count[16]
1 1
.names $false data_out_net_count[17]
1 1
.names $false data_out_net_count[18]
1 1
.names $false data_out_net_count[19]
1 1
.names $false data_out_net_count[20]
1 1
.names $false data_out_net_count[21]
1 1
.names $false data_out_net_count[22]
1 1
.names $false data_out_net_count[23]
1 1
.names $false data_out_net_count[24]
1 1
.names $false data_out_net_count[25]
1 1
.names $false data_out_net_count[26]
1 1
.names $false data_out_net_count[27]
1 1
.names $false data_out_net_count[28]
1 1
.names $false data_out_net_count[29]
1 1
.names $false data_out_net_count[30]
1 1
.names $false data_out_net_count[31]
1 1
.names u1.data_sin[0] sin_out_sampled[0]
1 1
.names u1.data_sin[1] sin_out_sampled[1]
1 1
.names u1.data_sin[2] sin_out_sampled[2]
1 1
.names u1.data_sin[3] sin_out_sampled[3]
1 1
.names u1.data_sin[4] sin_out_sampled[4]
1 1
.names u1.data_sin[5] sin_out_sampled[5]
1 1
.names u1.data_sin[6] sin_out_sampled[6]
1 1
.names u1.data_sin[7] sin_out_sampled[7]
1 1
.names clk u1.Clk
1 1
.names clk_qam_mixer uu1.clk
1 1
.names u1.data_cos[0] uu1.cos_in[0]
1 1
.names u1.data_cos[1] uu1.cos_in[1]
1 1
.names u1.data_cos[2] uu1.cos_in[2]
1 1
.names u1.data_cos[3] uu1.cos_in[3]
1 1
.names u1.data_cos[4] uu1.cos_in[4]
1 1
.names u1.data_cos[5] uu1.cos_in[5]
1 1
.names u1.data_cos[6] uu1.cos_in[6]
1 1
.names u1.data_cos[7] uu1.cos_in[7]
1 1
.names data_in_sampled[0] uu1.data_in[0]
1 1
.names data_in_sampled[1] uu1.data_in[1]
1 1
.names rst uu1.rst
1 1
.names signal_out_qam_mixer[0] uu1.signal_out[0]
1 1
.names signal_out_qam_mixer[1] uu1.signal_out[1]
1 1
.names signal_out_qam_mixer[2] uu1.signal_out[2]
1 1
.names signal_out_qam_mixer[3] uu1.signal_out[3]
1 1
.names signal_out_qam_mixer[4] uu1.signal_out[4]
1 1
.names signal_out_qam_mixer[5] uu1.signal_out[5]
1 1
.names signal_out_qam_mixer[6] uu1.signal_out[6]
1 1
.names signal_out_qam_mixer[7] uu1.signal_out[7]
1 1
.names u1.data_sin[0] uu1.sin_in[0]
1 1
.names u1.data_sin[1] uu1.sin_in[1]
1 1
.names u1.data_sin[2] uu1.sin_in[2]
1 1
.names u1.data_sin[3] uu1.sin_in[3]
1 1
.names u1.data_sin[4] uu1.sin_in[4]
1 1
.names u1.data_sin[5] uu1.sin_in[5]
1 1
.names u1.data_sin[6] uu1.sin_in[6]
1 1
.names u1.data_sin[7] uu1.sin_in[7]
1 1
.end
