Taxonomy of Discrete Event Driven Simulation

Modeling primitives and abstraction
  - FRP

Language

Runtime algorithm
  - A-port style
  - Global synchronization style for lockstep time advancement

Runtime hardware platform
- FPGA vs GPU vs CPU vs multicore CPU

Synthezzable vs testbench verilog
systemverilog

Ability to fork off process within a processing of an event
Are all updates triggred by an event?
Notion of ports and modules (encapsulation / hierarchy modeling primitives)
Intended usecase
