#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Oct 27 15:16:22 2021
# Process ID: 896767
# Current directory: /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM
# Command line: vivado -mode batch -source make.tcl
# Log file: /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/vivado.log
# Journal file: /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/vivado.jou
#-----------------------------------------------------------
source make.tcl
# set part "xc7k160tffg676-3"
# source ../../tcl/fit.tcl
## namespace eval fit {
##     proc update_ip_properties {} {
## 	foreach p [get_ips] {
## 	    puts "INFO: updating ./ipcore_properties/${p}.txt"
## 	    report_property -quiet -regexp -file [file normalize "./ipcore_properties/${p}.txt"] [get_ips $p] "(CONFIG.*|IPDEF)"
## 	}
##     }
## 
##     ## makes ipcores with properties taken from txt files in the directory "./ipcore_properties"
##     proc make_ipcores {targetDir} {
## 	proc generate_ipcore {targetDir ps} {
## 	    set module_name [dict get $ps "CONFIG.Component_Name"]
## 	    set ps [dict remove $ps CONFIG.Component_Name]
## 
## 	    file mkdir ${targetDir}
## 	    set module_xcix "${targetDir}/${module_name}.xcix"
## 	    file delete -force ${module_xcix}
## 
## 	    set module_xci "${targetDir}/${module_name}/${module_name}.xci"
## 	    set ipdef [split [dict get $ps "IPDEF"] ":"]
## 	    create_ip \
## 		-vendor  [lindex $ipdef 0] \
## 		-library [lindex $ipdef 1] \
## 		-name    [lindex $ipdef 2] \
## 		-module_name ${module_name} \
## 		-dir ${targetDir}
## 	    set ps [dict remove $ps IPDEF]
## 
## 	    set_property -dict $ps [get_ips ${module_name}]
## 
## 	    generate_target {instantiation_template} [get_files ${module_xci}]
## 	    generate_target all [get_files  ${module_xci}]
## 	    catch {
## 		config_ip_cache -export [get_ips -all ${module_name}]
## 	    }
## 	    export_ip_user_files -of_objects [get_files ${module_xci}] -no_script -sync -force -quiet
## 	}
## 
## 	proc ipcore_property_file_to_dict fn {
## 	    set fp [open $fn]
## 	    set headers {Property Type Read-only Value}
## 	    array set idx {}
## 	    foreach h $headers {
## 		set idx($h) -1
## 	    }
## 	    set ps [dict create]
## 	    while {-1 != [gets $fp line]} {
## 		##puts "The current line is '$line'."
## 		if {$idx(Property) == -1} {
## 		    foreach h $headers {
## 			set idx($h) [string first $h $line]
## 		    }
## 		} else {
## 		    set key [string trim [string range $line $idx(Property) \
## 					      [expr $idx(Type) - 1]]]
## 		    set val [string trim [string range $line $idx(Value) \
## 					      [expr [string length $line] - 1]]]
## 		    dict set ps $key $val
## 		}
## 	    }
## 	    close $fp
## 	    return $ps
## 	}
## 
## 	foreach f [glob ipcore_properties/*.txt] {
## 	    puts "INFO: generating IP core from ${f}"
## 	    generate_ipcore ${targetDir} [ipcore_property_file_to_dict $f]
## 	}
##     }
## }
# set origin_dir "."
# if { [info exists ::origin_dir_loc] } {
#   set origin_dir $::origin_dir_loc
# }
# set project_name "PM12"
# if { [info exists ::user_project_name] } {
#   set project_name $::user_project_name
# }
# variable script_file
# set script_file "make.tcl"
# proc help {} {
#   variable script_file
#   puts "\nDescription:"
#   puts "Recreate a Vivado project from this script. The created project will be"
#   puts "functionally equivalent to the original project for which this script was"
#   puts "generated. The script contains commands for creating a project, filesets,"
#   puts "runs, adding/importing sources and setting properties on various objects.\n"
#   puts "Syntax:"
#   puts "$script_file"
#   puts "$script_file -tclargs \[--origin_dir <path>\]"
#   puts "$script_file -tclargs \[--project_name <name>\]"
#   puts "$script_file -tclargs \[--help\]\n"
#   puts "Usage:"
#   puts "Name                   Description"
#   puts "-------------------------------------------------------------------------"
#   puts "\[--origin_dir <path>\]  Determine source file paths wrt this path. Default"
#   puts "                       origin_dir path value is \".\", otherwise, the value"
#   puts "                       that was set with the \"-paths_relative_to\" switch"
#   puts "                       when this script was generated.\n"
#   puts "\[--project_name <name>\] Create project with the specified name. Default"
#   puts "                       name is the name of the project from where this"
#   puts "                       script was generated.\n"
#   puts "\[--help\]               Print help information for this script"
#   puts "-------------------------------------------------------------------------\n"
#   exit 0
# }
# if { $::argc > 0 } {
#   for {set i 0} {$i < $::argc} {incr i} {
#     set option [string trim [lindex $::argv $i]]
#     switch -regexp -- $option {
#       "--origin_dir"   { incr i; set origin_dir [lindex $::argv $i] }
#       "--project_name" { incr i; set project_name [lindex $::argv $i] }
#       "--help"         { help }
#       default {
#         if { [regexp {^-} $option] } {
#           puts "ERROR: Unknown option '$option' specified, please type '$script_file -tclargs --help' for usage info.\n"
#           return 1
#         }
#       }
#     }
#   }
# }
# set orig_proj_dir "[file normalize "$origin_dir/build"]"
# if {[string equal [open_project -quiet "build/PM12.xpr"] ""]} {
#     set proj_create "yes"
#     puts ${proj_create}
#     puts ${project_name}
#     create_project ${project_name} ./build -part $part
# } else {
#     set proj_create "no"
#     puts ${proj_create}
# }
yes
PM12
# puts "ok"
ok
# puts current_project
current_project
# set proj_dir [get_property directory [current_project]]
# set_property \
#     -dict [list \
# 	       "corecontainer.enable"  "1" \
# 	       "default_lib"           "xil_defaultlib" \
# 	       "ip_cache_permissions"  "read write" \
# 	       "ip_output_repo"        "$proj_dir/${project_name}.cache/ip" \
# 	       "part"                  $part \
# 	       "sim.ip.auto_export_scripts" "1" \
# 	       "simulator_language"    "Mixed" \
# 	       "source_mgmt_mode"      "DisplayOnly" \
# 	       "target_language"       "VHDL" \
# 	       "xpm_libraries"         "XPM_CDC XPM_MEMORY" \
# 	       "xsim.array_display_limit" "64"] \
#     [current_project]
# if {[string equal [get_filesets -quiet sources_1] ""]} {
#   create_fileset -srcset sources_1
# }
# set files [list \
#  [file normalize "${origin_dir}/hdl/Channel.vhd" ]\
#  [file normalize "${origin_dir}/hdl/TDCCHAN.vhd" ]\
#  [file normalize "${origin_dir}/hdl/counters.vhd" ]\
#  [file normalize "${origin_dir}/hdl/trigger.vhd" ]\
#  [file normalize "${origin_dir}/hdl/pin_capt.vhd" ]\
#  [file normalize "${origin_dir}/hdl/autophase.vhd" ]\
#  [file normalize "${origin_dir}/hdl/Flash_prog.vhd" ]\
#  [file normalize "${origin_dir}/hdl/fit.vhd" ]\
#   [file normalize "${origin_dir}/hdl/hyst.vhd" ]\
#    [file normalize "${origin_dir}/hdl/PM12_pkg.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/xlx_k7v7_gbt_bank_package.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/xlx_k7v7_gbt_banks_user_setup.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_bank_package.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/core_sources/phaligner_mmcm_controller.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/core_sources/rxframeclk_phalgnr/phaligner_phase_computing.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/core_sources/rxframeclk_phalgnr/phaligner_phase_comparator.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/core_sources/xlx_k7v7_phalgnr_std_mmcm.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/core_sources/rxframeclk_phalgnr/gbt_rx_frameclk_phalgnr.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/core_sources/gbt_bank_reset.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_scrambler_21bit.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_scrambler.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_encoder_gbtframe_polydiv.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_encoder_gbtframe_rsencode.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_encoder_gbtframe_intlver.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_encoder.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_gearbox_std_rdwrctrl.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_gearbox_std.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_gearbox.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_gearbox_phasemon.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip.vhd" ]\
#   [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/mgt/mgt_latopt_bitslipctrl.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/xlx_k7v7_mgt_latopt.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/mgt/multi_gigabit_transceivers.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_framealigner_wraddr.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_framealigner_pattsearch.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_framealigner_bscounter.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_framealigner_rightshift.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_framealigner.vhd" ]\
#   [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_gearbox_latopt.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_gearbox.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_deintlver.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_syndrom.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_lmbddet.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_errlcpoly.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_elpeval.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_chnsrch.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_rs2errcor.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_rsdec.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_descrambler_21bit.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_descrambler.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_status.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_bank.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_auto_phase_align.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_cpll_railing.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_gt.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_init.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_multi_gt.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_rx_startup_fsm.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_sync_block.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_sync_pulse.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_tx_manual_phase_align.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_tx_startup_fsm.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/gbt_tx/xlx_k7v7_gbt_tx_gearbox_std_dpram.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-readout/hdl/GBT_TXRX5.vhd"] \
#  [file normalize "${origin_dir}/../../common/gbt-readout/hdl/DataConverter_PM.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-readout/hdl/ltu_rx_decoder.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-readout/hdl/bc_indicator.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-readout/hdl/Reset_Generator.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-readout/hdl/fit_gbt_boardPM_package.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-readout/hdl/FIT_GBT_project.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-readout/hdl/Module_Data_Gen_PM.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-readout/hdl/cru_ltu_emu.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-readout/hdl/TX_Data_Gen.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-readout/hdl/Event_selector.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-readout/hdl/fit_gbt_common_package.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-readout/hdl/RXDataClkSync.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-readout/hdl/CRU_packet_Builder.vhd" ]\
# ]
# add_files -norecurse -fileset sources_1 $files
# if {[string equal $proj_create "yes"]} {
#     # Set 'sources_1' fileset object
#     set obj [get_filesets sources_1]
#     add_files -norecurse -fileset $obj $files
#     set_property -name "file_type" -value "VHDL" -objects [get_files [list "*.vhd"]]
# 	
#     fit::make_ipcores "${proj_dir}/generated"
# 
#     # the following is needed in order to have parallel IP synthesis and implementation runs
#     set_property GENERATE_SYNTH_CHECKPOINT TRUE [get_files "*.xci"]
#     
#     # Set 'sources_1' fileset properties
#     set_property \
# 	-dict [list \
# 		   "top"                     "PM12"\
# 		   "edif_extra_search_paths" "D:/proj/PM/ipcore_dir"] \
# 	[get_filesets sources_1]
# 
#     # Create 'constrs_1' fileset (if not found)
#     if {[string equal [get_filesets -quiet constrs_1] ""]} {
# 	create_fileset -constrset constrs_1
#     }
# 
#     # Add/Import constrs file and set constrs file properties
#     set constr_files [list \
# 			  [file normalize "$origin_dir/xdc/Timing.xdc"]\
# 			  [file normalize "$origin_dir/xdc/fit.xdc"]\
# 			  [file normalize "$origin_dir/xdc/ios.xdc"]\
# 			  [file normalize "$origin_dir/xdc/chipscope.xdc"]\
# 			 ]
#     add_files -fileset constrs_1 ${constr_files}
# 
#     set_property -name "file_type" -value "XDC" -objects [get_files -of_objects [get_filesets constrs_1] [list "*/xdc/*.xdc"]]
# 
#     set file_obj [get_files -of_objects [get_filesets constrs_1] [list "*/xdc/Timing.xdc"]]
#     set_property -name "used_in" -value "implementation" -objects $file_obj
#     set_property -name "used_in_synthesis" -value "0" -objects $file_obj
# 
#     set file_obj [get_files -of_objects [get_filesets constrs_1] [list "*/xdc/fit.xdc"]]
#     set_property -name "processing_order" -value "EARLY" -objects $file_obj
# 
#     set file_obj [get_files -of_objects [get_filesets constrs_1] [list "*/xdc/ios.xdc"]]
#     set_property -name "processing_order" -value "NORMAL" -objects $file_obj
#     
#     # Set 'constrs_1' fileset properties
#     set obj [get_filesets constrs_1]
#     set_property -name "target_constrs_file" -value "[get_files *xdc/chipscope.xdc]" -objects $obj
# }
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/Channel.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/TDCCHAN.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/counters.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/trigger.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/pin_capt.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/autophase.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/Flash_prog.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/hyst.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/PM12_pkg.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/xlx_k7v7_gbt_bank_package.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/xlx_k7v7_gbt_banks_user_setup.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_bank_package.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/core_sources/phaligner_mmcm_controller.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/core_sources/rxframeclk_phalgnr/phaligner_phase_computing.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/core_sources/rxframeclk_phalgnr/phaligner_phase_comparator.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/core_sources/xlx_k7v7_phalgnr_std_mmcm.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/core_sources/rxframeclk_phalgnr/gbt_rx_frameclk_phalgnr.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/core_sources/gbt_bank_reset.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_scrambler_21bit.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_scrambler.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_encoder_gbtframe_polydiv.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_encoder_gbtframe_rsencode.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_encoder_gbtframe_intlver.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_encoder.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_gearbox_std_rdwrctrl.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_gearbox_std.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_gearbox.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_gearbox_phasemon.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/mgt/mgt_latopt_bitslipctrl.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/xlx_k7v7_mgt_latopt.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/mgt/multi_gigabit_transceivers.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_framealigner_wraddr.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_framealigner_pattsearch.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_framealigner_bscounter.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_framealigner_rightshift.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_framealigner.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_gearbox_latopt.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_gearbox.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_deintlver.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_syndrom.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_lmbddet.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_errlcpoly.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_elpeval.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_chnsrch.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_rs2errcor.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_rsdec.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_descrambler_21bit.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_descrambler.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_status.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_bank.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_auto_phase_align.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_cpll_railing.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_gt.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_init.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_multi_gt.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_rx_startup_fsm.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_sync_block.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_sync_pulse.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_tx_manual_phase_align.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_tx_startup_fsm.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/gbt_tx/xlx_k7v7_gbt_tx_gearbox_std_dpram.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/GBT_TXRX5.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/DataConverter_PM.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/ltu_rx_decoder.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/bc_indicator.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/Reset_Generator.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/fit_gbt_boardPM_package.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/FIT_GBT_project.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/Module_Data_Gen_PM.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/cru_ltu_emu.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/TX_Data_Gen.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/Event_selector.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/fit_gbt_common_package.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/RXDataClkSync.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/CRU_packet_Builder.vhd' cannot be added to the project because it already exists in the project, skipping this file
INFO: generating IP core from ipcore_properties/CHAN_RD_FIFO.txt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.2/data/ip'.
INFO: [filemgmt 56-101] Creating core container '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO.xcix' for IP 'CHAN_RD_FIFO'
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'CHAN_RD_FIFO'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'CHAN_RD_FIFO'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'CHAN_RD_FIFO'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'CHAN_RD_FIFO'...
INFO: generating IP core from ipcore_properties/EVENT_FIFO.txt
INFO: [filemgmt 56-101] Creating core container '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO.xcix' for IP 'EVENT_FIFO'
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'EVENT_FIFO'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'EVENT_FIFO'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'EVENT_FIFO'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'EVENT_FIFO'...
INFO: generating IP core from ipcore_properties/PLL320.txt
INFO: [filemgmt 56-101] Creating core container '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/PLL320.xcix' for IP 'PLL320'
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'PLL320'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'PLL320'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'PLL320'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'PLL320'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'PLL320'...
INFO: generating IP core from ipcore_properties/xlx_k7v7_tx_dpram.txt
INFO: [filemgmt 56-101] Creating core container '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/xlx_k7v7_tx_dpram.xcix' for IP 'xlx_k7v7_tx_dpram'
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'xlx_k7v7_tx_dpram'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'xlx_k7v7_tx_dpram'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'xlx_k7v7_tx_dpram'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'xlx_k7v7_tx_dpram'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'xlx_k7v7_tx_dpram'...
INFO: generating IP core from ipcore_properties/TDC_FIFO.txt
INFO: [filemgmt 56-101] Creating core container '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO.xcix' for IP 'TDC_FIFO'
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'TDC_FIFO'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'TDC_FIFO'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'TDC_FIFO'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'TDC_FIFO'...
INFO: generating IP core from ipcore_properties/CLK600_pll.txt
INFO: [filemgmt 56-101] Creating core container '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CLK600_pll.xcix' for IP 'CLK600_pll'
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'CLK600_pll'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'CLK600_pll'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'CLK600_pll'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'CLK600_pll'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'CLK600_pll'...
INFO: generating IP core from ipcore_properties/hyst_mem512.txt
INFO: [filemgmt 56-101] Creating core container '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/hyst_mem512.xcix' for IP 'hyst_mem512'
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hyst_mem512'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hyst_mem512'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hyst_mem512'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'hyst_mem512'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hyst_mem512'...
INFO: generating IP core from ipcore_properties/slct_data_fifo.txt
INFO: [filemgmt 56-101] Creating core container '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/slct_data_fifo.xcix' for IP 'slct_data_fifo'
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'slct_data_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'slct_data_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'slct_data_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'slct_data_fifo'...
INFO: generating IP core from ipcore_properties/hyst_mem8k.txt
INFO: [filemgmt 56-101] Creating core container '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/hyst_mem8k.xcix' for IP 'hyst_mem8k'
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hyst_mem8k'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hyst_mem8k'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hyst_mem8k'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'hyst_mem8k'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hyst_mem8k'...
INFO: generating IP core from ipcore_properties/SENSOR.txt
INFO: [filemgmt 56-101] Creating core container '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/SENSOR.xcix' for IP 'SENSOR'
INFO: [Device 21-403] Loading part xc7k160tffg676-3
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'SENSOR'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'SENSOR'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'SENSOR'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'SENSOR'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'SENSOR'...
INFO: generating IP core from ipcore_properties/cntpck_fifo_comp.txt
INFO: [filemgmt 56-101] Creating core container '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/cntpck_fifo_comp.xcix' for IP 'cntpck_fifo_comp'
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'cntpck_fifo_comp'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cntpck_fifo_comp'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cntpck_fifo_comp'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'cntpck_fifo_comp'...
INFO: generating IP core from ipcore_properties/EVENTID_FIFO.txt
INFO: [filemgmt 56-101] Creating core container '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENTID_FIFO.xcix' for IP 'EVENTID_FIFO'
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'EVENTID_FIFO'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'EVENTID_FIFO'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'EVENTID_FIFO'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'EVENTID_FIFO'...
INFO: generating IP core from ipcore_properties/hyst_mem4k.txt
INFO: [filemgmt 56-101] Creating core container '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/hyst_mem4k.xcix' for IP 'hyst_mem4k'
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hyst_mem4k'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hyst_mem4k'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hyst_mem4k'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'hyst_mem4k'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hyst_mem4k'...
INFO: generating IP core from ipcore_properties/raw_data_fifo.txt
INFO: [filemgmt 56-101] Creating core container '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/raw_data_fifo.xcix' for IP 'raw_data_fifo'
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'raw_data_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'raw_data_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'raw_data_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'raw_data_fifo'...
INFO: generating IP core from ipcore_properties/trg_fifo_comp.txt
INFO: [filemgmt 56-101] Creating core container '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/trg_fifo_comp.xcix' for IP 'trg_fifo_comp'
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'trg_fifo_comp'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'trg_fifo_comp'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'trg_fifo_comp'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'trg_fifo_comp'...
INFO: generating IP core from ipcore_properties/FLASH_FIFO.txt
INFO: [filemgmt 56-101] Creating core container '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/FLASH_FIFO.xcix' for IP 'FLASH_FIFO'
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'FLASH_FIFO'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'FLASH_FIFO'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'FLASH_FIFO'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'FLASH_FIFO'...
INFO: generating IP core from ipcore_properties/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm.txt
WARNING: [IP_Flow 19-4832] The IP name 'xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [filemgmt 56-101] Creating core container '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm.xcix' for IP 'xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm'
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm'...
INFO: generating IP core from ipcore_properties/Xmega_buf.txt
INFO: [filemgmt 56-101] Creating core container '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/Xmega_buf.xcix' for IP 'Xmega_buf'
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Xmega_buf'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Xmega_buf'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Xmega_buf'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'Xmega_buf'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'Xmega_buf'...
# config_webtalk -user off
# generate_target synthesis [get_ips] -force
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'CHAN_RD_FIFO'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'CLK600_pll'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'CLK600_pll'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'EVENTID_FIFO'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'EVENT_FIFO'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'FLASH_FIFO'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'PLL320'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'PLL320'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'SENSOR'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'TDC_FIFO'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Xmega_buf'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cntpck_fifo_comp'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hyst_mem4k'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hyst_mem512'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hyst_mem8k'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'raw_data_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'slct_data_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'trg_fifo_comp'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm'...
INFO: [Common 17-14] Message 'IP_Flow 19-1686' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
generate_target: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1879.703 ; gain = 0.000 ; free physical = 19439 ; free virtual = 57810
# foreach ip [get_ips] {
#     puts $ip
#     create_ip_run [get_files ${ip}.xci]
# 	set_property generate_synth_checkpoint false [get_files ${ip}.xci]
#     generate_target all [get_files ${ip}.xci]}
CHAN_RD_FIFO
delete_ip_run [get_files -of_objects [get_fileset CHAN_RD_FIFO] /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xci]
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xci' from fileset 'CHAN_RD_FIFO' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO.xcix' from fileset 'CHAN_RD_FIFO' to fileset 'sources_1'.
CLK600_pll
delete_ip_run [get_files -of_objects [get_fileset CLK600_pll] /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CLK600_pll/CLK600_pll.xci]
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CLK600_pll/CLK600_pll.xci' from fileset 'CLK600_pll' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CLK600_pll.xcix' from fileset 'CLK600_pll' to fileset 'sources_1'.
EVENTID_FIFO
delete_ip_run [get_files -of_objects [get_fileset EVENTID_FIFO] /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENTID_FIFO/EVENTID_FIFO.xci]
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENTID_FIFO/EVENTID_FIFO.xci' from fileset 'EVENTID_FIFO' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENTID_FIFO.xcix' from fileset 'EVENTID_FIFO' to fileset 'sources_1'.
EVENT_FIFO
delete_ip_run [get_files -of_objects [get_fileset EVENT_FIFO] /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xci]
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xci' from fileset 'EVENT_FIFO' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO.xcix' from fileset 'EVENT_FIFO' to fileset 'sources_1'.
FLASH_FIFO
delete_ip_run [get_files -of_objects [get_fileset FLASH_FIFO] /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/FLASH_FIFO/FLASH_FIFO.xci]
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/FLASH_FIFO/FLASH_FIFO.xci' from fileset 'FLASH_FIFO' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/FLASH_FIFO.xcix' from fileset 'FLASH_FIFO' to fileset 'sources_1'.
PLL320
delete_ip_run [get_files -of_objects [get_fileset PLL320] /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/PLL320/PLL320.xci]
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/PLL320/PLL320.xci' from fileset 'PLL320' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/PLL320.xcix' from fileset 'PLL320' to fileset 'sources_1'.
SENSOR
delete_ip_run [get_files -of_objects [get_fileset SENSOR] /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/SENSOR/SENSOR.xci]
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/SENSOR/SENSOR.xci' from fileset 'SENSOR' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/SENSOR.xcix' from fileset 'SENSOR' to fileset 'sources_1'.
TDC_FIFO
delete_ip_run [get_files -of_objects [get_fileset TDC_FIFO] /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xci]
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xci' from fileset 'TDC_FIFO' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO.xcix' from fileset 'TDC_FIFO' to fileset 'sources_1'.
Xmega_buf
delete_ip_run [get_files -of_objects [get_fileset Xmega_buf] /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/Xmega_buf/Xmega_buf.xci]
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/Xmega_buf/Xmega_buf.xci' from fileset 'Xmega_buf' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/Xmega_buf.xcix' from fileset 'Xmega_buf' to fileset 'sources_1'.
cntpck_fifo_comp
delete_ip_run [get_files -of_objects [get_fileset cntpck_fifo_comp] /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/cntpck_fifo_comp/cntpck_fifo_comp.xci]
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/cntpck_fifo_comp/cntpck_fifo_comp.xci' from fileset 'cntpck_fifo_comp' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/cntpck_fifo_comp.xcix' from fileset 'cntpck_fifo_comp' to fileset 'sources_1'.
hyst_mem4k
delete_ip_run [get_files -of_objects [get_fileset hyst_mem4k] /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/hyst_mem4k/hyst_mem4k.xci]
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/hyst_mem4k/hyst_mem4k.xci' from fileset 'hyst_mem4k' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/hyst_mem4k.xcix' from fileset 'hyst_mem4k' to fileset 'sources_1'.
hyst_mem512
delete_ip_run [get_files -of_objects [get_fileset hyst_mem512] /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/hyst_mem512/hyst_mem512.xci]
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/hyst_mem512/hyst_mem512.xci' from fileset 'hyst_mem512' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/hyst_mem512.xcix' from fileset 'hyst_mem512' to fileset 'sources_1'.
hyst_mem8k
delete_ip_run [get_files -of_objects [get_fileset hyst_mem8k] /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/hyst_mem8k/hyst_mem8k.xci]
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/hyst_mem8k/hyst_mem8k.xci' from fileset 'hyst_mem8k' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/hyst_mem8k.xcix' from fileset 'hyst_mem8k' to fileset 'sources_1'.
raw_data_fifo
delete_ip_run [get_files -of_objects [get_fileset raw_data_fifo] /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/raw_data_fifo/raw_data_fifo.xci]
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/raw_data_fifo/raw_data_fifo.xci' from fileset 'raw_data_fifo' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/raw_data_fifo.xcix' from fileset 'raw_data_fifo' to fileset 'sources_1'.
slct_data_fifo
delete_ip_run [get_files -of_objects [get_fileset slct_data_fifo] /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/slct_data_fifo/slct_data_fifo.xci]
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/slct_data_fifo/slct_data_fifo.xci' from fileset 'slct_data_fifo' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/slct_data_fifo.xcix' from fileset 'slct_data_fifo' to fileset 'sources_1'.
trg_fifo_comp
delete_ip_run [get_files -of_objects [get_fileset trg_fifo_comp] /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/trg_fifo_comp/trg_fifo_comp.xci]
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/trg_fifo_comp/trg_fifo_comp.xci' from fileset 'trg_fifo_comp' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/trg_fifo_comp.xcix' from fileset 'trg_fifo_comp' to fileset 'sources_1'.
xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm
delete_ip_run [get_files -of_objects [get_fileset xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm] /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm.xci]
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm.xci' from fileset 'xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm.xcix' from fileset 'xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm' to fileset 'sources_1'.
xlx_k7v7_tx_dpram
delete_ip_run [get_files -of_objects [get_fileset xlx_k7v7_tx_dpram] /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/xlx_k7v7_tx_dpram/xlx_k7v7_tx_dpram.xci]
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/xlx_k7v7_tx_dpram/xlx_k7v7_tx_dpram.xci' from fileset 'xlx_k7v7_tx_dpram' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/xlx_k7v7_tx_dpram.xcix' from fileset 'xlx_k7v7_tx_dpram' to fileset 'sources_1'.
# if {[string equal [get_filesets -quiet sim_1] ""]} {
#     create_fileset -simset sim_1
# }
# set obj [get_filesets sim_1]
# set obj [get_filesets sim_1]
# set files [list \
#  [file normalize "${origin_dir}/../../common/gbt-readout/sim/readout_simulation.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-readout/sim/main_signals.wcfg" ]\
# ]
# add_files -norecurse -fileset sim_1 $files
# set obj [get_filesets sim_1]
# set_property -name "top" -value "testbench_readout" -objects $obj
# config_webtalk -user off
# if {[string equal [get_runs -quiet synth_1] ""]} {
#     create_run -name synth_1 -part $part -flow {Vivado Synthesis 2019} -strategy "Flow_PerfOptimized_high" -report_strategy {Timing Closure Reports} -constrset constrs_1
# } else {
#     set_property strategy "Flow_PerfOptimized_high" [get_runs synth_1]
#     set_property flow "Vivado Synthesis 2019" [get_runs synth_1]
# }
# set obj [get_runs synth_1]
# set_property set_report_strategy_name 1 $obj
# set_property report_strategy {Vivado Synthesis Default Reports} $obj
# set_property set_report_strategy_name 0 $obj
# proc gen_report {name type steps runs} {
#     if { [ string equal [get_report_configs -of_objects [get_runs ${runs}] ${name}] "" ] } {
# 	create_report_config -report_name ${name} -report_type ${type} -steps ${steps} -runs ${runs}
#     }
#     set obj [get_report_configs -of_objects [get_runs ${runs}] ${name}]
#     if { $obj != "" } {
# 	set_property -name "is_enabled" -value "0" -objects $obj
#     }
# }
# gen_report synth_1_synth_report_utilization_0 report_utilization:1.0 synth_design synth_1
# set obj [get_runs synth_1]
# set_property -name "part" -value ${part} -objects $obj
# set_property -name "strategy" -value "Flow_PerfOptimized_high" -objects $obj
# set_property -name "steps.synth_design.args.fanout_limit" -value "400" -objects $obj
# set_property -name "steps.synth_design.args.fsm_extraction" -value "one_hot" -objects $obj
# set_property -name "steps.synth_design.args.keep_equivalent_registers" -value "1" -objects $obj
# set_property -name "steps.synth_design.args.resource_sharing" -value "off" -objects $obj
# set_property -name "steps.synth_design.args.no_lc" -value "1" -objects $obj
# set_property -name "steps.synth_design.args.shreg_min_size" -value "5" -objects $obj
# current_run -synthesis [get_runs synth_1]
# if {[string equal [get_runs -quiet impl_1] ""]} {
#     create_run -name impl_1 -part ${part} -flow {Vivado Synthesis 2019} -strategy "Performance_NetDelay_low" -report_strategy {Timing Closure Reports} -constrset constrs_1 -parent_run synth_1
# } else {
#   set_property strategy "Performance_NetDelay_low" [get_runs impl_1]
#   set_property flow {Vivado Implementation 2019} [get_runs impl_1]
# }
# set obj [get_runs impl_1]
# set_property set_report_strategy_name 1 $obj
# set_property report_strategy {Vivado Implementation Default Reports} $obj
# set_property set_report_strategy_name 0 $obj
# gen_report impl_1_init_report_timing_summary_0 report_timing_summary:1.0 init_design impl_1
# gen_report impl_1_opt_report_drc_0 report_drc:1.0 opt_design impl_1
# gen_report impl_1_opt_report_timing_summary_0 report_timing_summary:1.0 opt_design impl_1
# gen_report impl_1_power_opt_report_timing_summary_0 report_timing_summary:1.0 power_opt_design impl_1
# gen_report impl_1_place_report_io_0 report_io:1.0 place_design impl_1
# gen_report impl_1_place_report_utilization_0 report_utilization:1.0 place_design impl_1
# gen_report impl_1_place_report_control_sets_0 report_control_sets:1.0 place_design impl_1
# gen_report impl_1_place_report_incremental_reuse_0 report_incremental_reuse:1.0 place_design impl_1
# gen_report impl_1_place_report_incremental_reuse_1 report_incremental_reuse:1.0 place_design impl_1
# gen_report impl_1_place_report_timing_summary_0 report_timing_summary:1.0 place_design impl_1
# gen_report impl_1_post_place_power_opt_report_timing_summary_0 report_timing_summary:1.0 post_place_power_opt_design impl_1
# gen_report impl_1_phys_opt_report_timing_summary_0 report_timing_summary:1.0 phys_opt_design impl_1
# gen_report impl_1_route_report_drc_0 report_drc:1.0 route_design impl_1
# gen_report impl_1_route_report_methodology_0 report_methodology:1.0 route_design impl_1
# gen_report impl_1_route_report_power_0 report_power:1.0 route_design impl_1
# gen_report impl_1_route_report_route_status_0 report_route_status:1.0 route_design impl_1
# gen_report impl_1_route_report_timing_summary_0 report_timing_summary:1.0 route_design impl_1
# gen_report impl_1_route_report_incremental_reuse_0 report_incremental_reuse:1.0 route_design impl_1
# gen_report impl_1_route_report_clock_utilization_0 report_clock_utilization:1.0 route_design impl_1
# gen_report impl_1_route_report_bus_skew_0 report_bus_skew:1.1 route_design impl_1
# gen_report impl_1_post_route_phys_opt_report_timing_summary_0 report_timing_summary:1.0 post_route_phys_opt_design impl_1
# gen_report impl_1_post_route_phys_opt_report_bus_skew_0 report_bus_skew:1.1 post_route_phys_opt_design impl_1
# set obj [get_runs impl_1]
# set_property -name "part" -value ${part} -objects $obj
# set_property -name "strategy" -value "Performance_NetDelay_low" -objects $obj
# set_property -name "steps.opt_design.args.directive" -value "Explore" -objects $obj
# set_property -name "steps.place_design.args.directive" -value "ExtraNetDelay_low" -objects $obj
# set_property -name "steps.phys_opt_design.is_enabled" -value "1" -objects $obj
# set_property -name "steps.phys_opt_design.args.directive" -value "AggressiveExplore" -objects $obj
# set_property -name "steps.route_design.args.directive" -value "NoTimingRelaxation" -objects $obj
# set_property -name "steps.write_bitstream.args.readback_file" -value "0" -objects $obj
# set_property -name "steps.write_bitstream.args.verbose" -value "0" -objects $obj
# set_property -name "steps.write_bitstream.args.bin_file" -value "1" -objects $obj
# current_run -implementation [get_runs impl_1]
# puts "INFO: Project created:${project_name}"
INFO: Project created:PM12
# update_compile_order -fileset sources_1
# reset_run -quiet synth_1
# launch_runs impl_1 -to_step write_bitstream  -jobs 7
[Wed Oct 27 15:17:15 2021] Launched synth_1...
Run output will be captured here: /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/PM12.runs/synth_1/runme.log
[Wed Oct 27 15:17:15 2021] Launched impl_1...
Run output will be captured here: /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/PM12.runs/impl_1/runme.log
# wait_on_run impl_1
[Wed Oct 27 15:17:15 2021] Waiting for impl_1 to finish...

*** Running vivado
    with args -log PM12.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source PM12.tcl -notrace


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source PM12.tcl -notrace
Command: link_design -top PM12 -part xc7k160tffg676-3
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7k160tffg676-3
Netlist sorting complete. Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.31 . Memory (MB): peak = 1790.387 ; gain = 0.000 ; free physical = 13589 ; free virtual = 52344
INFO: [Netlist 29-17] Analyzing 3097 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc:22]
INFO: [Timing 38-2] Deriving generated clocks [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc:22]
create_generated_clock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2565.664 ; gain = 568.875 ; free physical = 12930 ; free virtual = 51686
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc]
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/SENSOR/SENSOR.xdc] for cell 'SNS/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/SENSOR/SENSOR.xdc] for cell 'SNS/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENTID_FIFO/EVENTID_FIFO.xdc] for cell 'EV_FIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENTID_FIFO/EVENTID_FIFO.xdc] for cell 'EV_FIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL1A/RD_FIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL1A/RD_FIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL1B/RD_FIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL1B/RD_FIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL1C/RD_FIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL1C/RD_FIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL1D/RD_FIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL1D/RD_FIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL2A/RD_FIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL2A/RD_FIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL2B/RD_FIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL2B/RD_FIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL2C/RD_FIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL2C/RD_FIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL2D/RD_FIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL2D/RD_FIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL3A/RD_FIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL3A/RD_FIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL3B/RD_FIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL3B/RD_FIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL3C/RD_FIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL3C/RD_FIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL3D/RD_FIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL3D/RD_FIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL1A/EVENTFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL1A/EVENTFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL1B/EVENTFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL1B/EVENTFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL1C/EVENTFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL1C/EVENTFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL1D/EVENTFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL1D/EVENTFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL2A/EVENTFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL2A/EVENTFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL2B/EVENTFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL2B/EVENTFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL2C/EVENTFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL2C/EVENTFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL2D/EVENTFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL2D/EVENTFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL3A/EVENTFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL3A/EVENTFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL3B/EVENTFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL3B/EVENTFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL3C/EVENTFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL3C/EVENTFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL3D/EVENTFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL3D/EVENTFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC1_CHA/TDCFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC1_CHA/TDCFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC1_CHB/TDCFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC1_CHB/TDCFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC1_CHC/TDCFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC1_CHC/TDCFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC1_CHD/TDCFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC1_CHD/TDCFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC2_CHA/TDCFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC2_CHA/TDCFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC2_CHB/TDCFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC2_CHB/TDCFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC2_CHC/TDCFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC2_CHC/TDCFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC2_CHD/TDCFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC2_CHD/TDCFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC3_CHA/TDCFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC3_CHA/TDCFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC3_CHB/TDCFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC3_CHB/TDCFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC3_CHC/TDCFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC3_CHC/TDCFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC3_CHD/TDCFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC3_CHD/TDCFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/PLL320/PLL320_board.xdc] for cell 'PLL4/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/PLL320/PLL320_board.xdc] for cell 'PLL4/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/PLL320/PLL320.xdc] for cell 'PLL4/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/PLL320/PLL320.xdc] for cell 'PLL4/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CLK600_pll/CLK600_pll_board.xdc] for cell 'PLL1/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CLK600_pll/CLK600_pll_board.xdc] for cell 'PLL1/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CLK600_pll/CLK600_pll_board.xdc] for cell 'PLL2/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CLK600_pll/CLK600_pll_board.xdc] for cell 'PLL2/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CLK600_pll/CLK600_pll_board.xdc] for cell 'PLL3/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CLK600_pll/CLK600_pll_board.xdc] for cell 'PLL3/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CLK600_pll/CLK600_pll.xdc] for cell 'PLL1/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CLK600_pll/CLK600_pll.xdc] for cell 'PLL1/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CLK600_pll/CLK600_pll.xdc] for cell 'PLL2/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CLK600_pll/CLK600_pll.xdc] for cell 'PLL2/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CLK600_pll/CLK600_pll.xdc] for cell 'PLL3/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CLK600_pll/CLK600_pll.xdc] for cell 'PLL3/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm_board.xdc] for cell 'FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm_board.xdc] for cell 'FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm.xdc] for cell 'FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm.xdc] for cell 'FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/slct_data_fifo/slct_data_fifo.xdc] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/slct_data_fifo/slct_data_fifo.xdc] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/cntpck_fifo_comp/cntpck_fifo_comp.xdc] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/cntpck_fifo_comp/cntpck_fifo_comp.xdc] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/trg_fifo_comp/trg_fifo_comp.xdc] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/trg_fifo_comp/trg_fifo_comp.xdc] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/raw_data_fifo/raw_data_fifo.xdc] for cell 'FitGbtPrg/DataConverter_comp/raw_data_fifo_comp/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/raw_data_fifo/raw_data_fifo.xdc] for cell 'FitGbtPrg/DataConverter_comp/raw_data_fifo_comp/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/raw_data_fifo/raw_data_fifo.xdc] for cell 'FitGbtPrg/DataConverter_comp/raw_header_fifo_comp/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/raw_data_fifo/raw_data_fifo.xdc] for cell 'FitGbtPrg/DataConverter_comp/raw_header_fifo_comp/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/FLASH_FIFO/FLASH_FIFO.xdc] for cell 'fl_upg/BF/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/FLASH_FIFO/FLASH_FIFO.xdc] for cell 'fl_upg/BF/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/Timing.xdc]
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/Timing.xdc]
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/ios.xdc]
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/ios.xdc]
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/chipscope.xdc]
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/chipscope.xdc]
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/PLL320/PLL320_late.xdc] for cell 'PLL4/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/PLL320/PLL320_late.xdc] for cell 'PLL4/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CLK600_pll/CLK600_pll_late.xdc] for cell 'PLL1/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CLK600_pll/CLK600_pll_late.xdc] for cell 'PLL1/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CLK600_pll/CLK600_pll_late.xdc] for cell 'PLL2/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CLK600_pll/CLK600_pll_late.xdc] for cell 'PLL2/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CLK600_pll/CLK600_pll_late.xdc] for cell 'PLL3/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CLK600_pll/CLK600_pll_late.xdc] for cell 'PLL3/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm_late.xdc] for cell 'FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm_late.xdc] for cell 'FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/slct_data_fifo/slct_data_fifo_clocks.xdc] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/slct_data_fifo/slct_data_fifo_clocks.xdc] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/cntpck_fifo_comp/cntpck_fifo_comp_clocks.xdc] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/cntpck_fifo_comp/cntpck_fifo_comp_clocks.xdc] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/trg_fifo_comp/trg_fifo_comp_clocks.xdc] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/trg_fifo_comp/trg_fifo_comp_clocks.xdc] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2565.664 ; gain = 0.000 ; free physical = 12984 ; free virtual = 51740
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 142 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 142 instances

9 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:28 . Memory (MB): peak = 2565.664 ; gain = 1094.258 ; free physical = 12984 ; free virtual = 51740
Command: opt_design -directive Explore
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.94 . Memory (MB): peak = 2629.695 ; gain = 64.031 ; free physical = 12984 ; free virtual = 51740

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1600493d5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.70 . Memory (MB): peak = 2629.695 ; gain = 0.000 ; free physical = 12897 ; free virtual = 51653

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 26 inverter(s) to 64 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 21b16e8ef

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2717.680 ; gain = 0.000 ; free physical = 12758 ; free virtual = 51514
INFO: [Opt 31-389] Phase Retarget created 72 cells and removed 202 cells
INFO: [Opt 31-1021] In phase Retarget, 136 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 2b757e405

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2717.680 ; gain = 0.000 ; free physical = 12751 ; free virtual = 51507
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 3 cells
INFO: [Opt 31-1021] In phase Constant propagation, 108 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 22156a9c5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2717.680 ; gain = 0.000 ; free physical = 12718 ; free virtual = 51474
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 242 cells
INFO: [Opt 31-1021] In phase Sweep, 540 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-193] Inserted 3 BUFG(s) on clock nets
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 2261f89b1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2717.680 ; gain = 0.000 ; free physical = 12772 ; free virtual = 51528
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 2261f89b1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2717.680 ; gain = 0.000 ; free physical = 12774 ; free virtual = 51530
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 22156a9c5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2717.680 ; gain = 0.000 ; free physical = 12774 ; free virtual = 51530
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 140 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              72  |             202  |                                            136  |
|  Constant propagation         |               0  |               3  |                                            108  |
|  Sweep                        |               0  |             242  |                                            540  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            140  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2717.680 ; gain = 0.000 ; free physical = 12776 ; free virtual = 51532
Ending Logic Optimization Task | Checksum: 1c97dc558

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2717.680 ; gain = 0.000 ; free physical = 12776 ; free virtual = 51532

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.457 | TNS=-5.277 |
INFO: [Power 33-23] Power model is not available for UA2
INFO: [Power 33-23] Power model is not available for SE2
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 79 BRAM(s) out of a total of 169 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-201] Structural ODC has moved 10 WE to EN ports
Number of BRAM Ports augmented: 48 newly gated: 38 Total Ports: 338
Ending PowerOpt Patch Enables Task | Checksum: 1de0dc3b5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3477.410 ; gain = 0.000 ; free physical = 12102 ; free virtual = 50971
Ending Power Optimization Task | Checksum: 1de0dc3b5

Time (s): cpu = 00:00:27 ; elapsed = 00:00:15 . Memory (MB): peak = 3477.410 ; gain = 759.730 ; free physical = 12101 ; free virtual = 50970

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1de0dc3b5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3477.410 ; gain = 0.000 ; free physical = 12070 ; free virtual = 50939

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3477.410 ; gain = 0.000 ; free physical = 12053 ; free virtual = 50922
Ending Netlist Obfuscation Task | Checksum: 24dcff489

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3477.410 ; gain = 0.000 ; free physical = 12033 ; free virtual = 50902
INFO: [Common 17-83] Releasing license: Implementation
44 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:23 . Memory (MB): peak = 3477.410 ; gain = 911.746 ; free physical = 12015 ; free virtual = 50884
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3477.410 ; gain = 0.000 ; free physical = 11998 ; free virtual = 50867
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3477.410 ; gain = 0.000 ; free physical = 11961 ; free virtual = 50833
INFO: [Common 17-1381] The checkpoint '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/PM12.runs/impl_1/PM12_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3477.410 ; gain = 0.000 ; free physical = 11955 ; free virtual = 50745
Command: place_design -directive ExtraNetDelay_low
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'ExtraNetDelay_low' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3477.410 ; gain = 0.000 ; free physical = 11939 ; free virtual = 50728
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 161f66c33

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3477.410 ; gain = 0.000 ; free physical = 11944 ; free virtual = 50733
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3477.410 ; gain = 0.000 ; free physical = 11954 ; free virtual = 50743

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f13fd4cd

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3477.410 ; gain = 0.000 ; free physical = 11731 ; free virtual = 50653

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1940c0584

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 3477.410 ; gain = 0.000 ; free physical = 15744 ; free virtual = 54666

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1940c0584

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 3477.410 ; gain = 0.000 ; free physical = 15744 ; free virtual = 54666
Phase 1 Placer Initialization | Checksum: 1940c0584

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 3477.410 ; gain = 0.000 ; free physical = 15742 ; free virtual = 54664

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 15c48edb1

Time (s): cpu = 00:00:30 ; elapsed = 00:00:17 . Memory (MB): peak = 3477.410 ; gain = 0.000 ; free physical = 15722 ; free virtual = 54645

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 3347 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 1370 nets or cells. Created 0 new cell, deleted 1370 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-76] Pass 1. Identified 5 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net h0/hyst_addr[6]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net h0/hyst_addr[10]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net h0/hyst_addr[7]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net h0/hyst_addr[4]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net FitGbtPrg/Reset_Generator_comp/Reset_SClk_O. Replicated 9 times.
INFO: [Physopt 32-232] Optimized 5 nets. Created 45 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 5 nets or cells. Created 45 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3477.410 ; gain = 0.000 ; free physical = 16271 ; free virtual = 54761
INFO: [Physopt 32-117] Net h0/mem[7].mem8k_i_5_n_0 could not be optimized because driver h0/mem[7].mem8k_i_5 could not be replicated
INFO: [Physopt 32-117] Net h0/mem[7].mem8k_i_2_n_0 could not be optimized because driver h0/mem[7].mem8k_i_2 could not be replicated
INFO: [Physopt 32-117] Net h0/mem[7].mem8k_i_7_n_0 could not be optimized because driver h0/mem[7].mem8k_i_7 could not be replicated
INFO: [Physopt 32-117] Net h0/mem[7].mem8k_i_8_n_0 could not be optimized because driver h0/mem[7].mem8k_i_8 could not be replicated
INFO: [Physopt 32-117] Net h0/mem[7].mem8k_i_3_n_0 could not be optimized because driver h0/mem[7].mem8k_i_3 could not be replicated
INFO: [Physopt 32-117] Net h0/mem[7].mem8k_i_4_n_0 could not be optimized because driver h0/mem[7].mem8k_i_4 could not be replicated
INFO: [Physopt 32-117] Net h0/mem[7].mem8k_i_6_n_0 could not be optimized because driver h0/mem[7].mem8k_i_6 could not be replicated
INFO: [Physopt 32-117] Net h0/mem[6].mem8k_i_7_n_0 could not be optimized because driver h0/mem[6].mem8k_i_7 could not be replicated
INFO: [Physopt 32-117] Net h0/mem[6].mem8k_i_8_n_0 could not be optimized because driver h0/mem[6].mem8k_i_8 could not be replicated
INFO: [Physopt 32-117] Net h0/mem[6].mem8k_i_3_n_0 could not be optimized because driver h0/mem[6].mem8k_i_3 could not be replicated
INFO: [Physopt 32-117] Net h0/mem[6].mem8k_i_2_n_0 could not be optimized because driver h0/mem[6].mem8k_i_2 could not be replicated
INFO: [Physopt 32-117] Net h0/mem[3].mem8k_i_2_n_0 could not be optimized because driver h0/mem[3].mem8k_i_2 could not be replicated
INFO: [Physopt 32-117] Net h0/mem[6].mem8k_i_6_n_0 could not be optimized because driver h0/mem[6].mem8k_i_6 could not be replicated
INFO: [Physopt 32-117] Net h0/mem[6].mem8k_i_5_n_0 could not be optimized because driver h0/mem[6].mem8k_i_5 could not be replicated
INFO: [Physopt 32-117] Net h0/mem[6].mem8k_i_4_n_0 could not be optimized because driver h0/mem[6].mem8k_i_4 could not be replicated
INFO: [Physopt 32-117] Net h0/mem[4].mem8k_i_4_n_0 could not be optimized because driver h0/mem[4].mem8k_i_4 could not be replicated
INFO: [Physopt 32-117] Net h0/mem[4].mem8k_i_2_n_0 could not be optimized because driver h0/mem[4].mem8k_i_2 could not be replicated
INFO: [Physopt 32-117] Net h0/mem[4].mem8k_i_6_n_0 could not be optimized because driver h0/mem[4].mem8k_i_6 could not be replicated
INFO: [Physopt 32-117] Net h0/mem[4].mem8k_i_3_n_0 could not be optimized because driver h0/mem[4].mem8k_i_3 could not be replicated
INFO: [Physopt 32-117] Net h0/mem[4].mem8k_i_5_n_0 could not be optimized because driver h0/mem[4].mem8k_i_5 could not be replicated
INFO: [Physopt 32-117] Net h0/mem[3].mem8k_i_4_n_0 could not be optimized because driver h0/mem[3].mem8k_i_4 could not be replicated
INFO: [Physopt 32-117] Net h0/mem[8].mem8k_i_15_n_0 could not be optimized because driver h0/mem[8].mem8k_i_15 could not be replicated
INFO: [Physopt 32-117] Net h0/mem[1].mem8k_i_3_n_0 could not be optimized because driver h0/mem[1].mem8k_i_3 could not be replicated
INFO: [Physopt 32-117] Net h0/mem[3].mem8k_i_7_n_0 could not be optimized because driver h0/mem[3].mem8k_i_7 could not be replicated
INFO: [Physopt 32-117] Net h0/mem[1].mem8k_i_7_n_0 could not be optimized because driver h0/mem[1].mem8k_i_7 could not be replicated
INFO: [Physopt 32-117] Net h0/mem[1].mem8k_i_8_n_0 could not be optimized because driver h0/mem[1].mem8k_i_8 could not be replicated
INFO: [Physopt 32-117] Net h0/mem[3].mem8k_i_6_n_0 could not be optimized because driver h0/mem[3].mem8k_i_6 could not be replicated
INFO: [Physopt 32-117] Net h0/mem[1].mem8k_i_5_n_0 could not be optimized because driver h0/mem[1].mem8k_i_5 could not be replicated
INFO: [Physopt 32-117] Net h0/mem[3].mem8k_i_8_n_0 could not be optimized because driver h0/mem[3].mem8k_i_8 could not be replicated
INFO: [Physopt 32-117] Net h0/mem[1].mem8k_i_6_n_0 could not be optimized because driver h0/mem[1].mem8k_i_6 could not be replicated
INFO: [Physopt 32-117] Net h0/mem[4].mem8k_i_7_n_0 could not be optimized because driver h0/mem[4].mem8k_i_7 could not be replicated
INFO: [Physopt 32-117] Net h0/mem[4].mem8k_i_8_n_0 could not be optimized because driver h0/mem[4].mem8k_i_8 could not be replicated
INFO: [Physopt 32-117] Net h0/mem[1].mem8k_i_2_n_0 could not be optimized because driver h0/mem[1].mem8k_i_2 could not be replicated
INFO: [Physopt 32-117] Net h0/mem[3].mem8k_i_3_n_0 could not be optimized because driver h0/mem[3].mem8k_i_3 could not be replicated
INFO: [Physopt 32-117] Net h0/mem[3].mem8k_i_5_n_0 could not be optimized because driver h0/mem[3].mem8k_i_5 could not be replicated
INFO: [Physopt 32-117] Net h0/mem[8].mem8k_i_9_n_0 could not be optimized because driver h0/mem[8].mem8k_i_9 could not be replicated
INFO: [Physopt 32-117] Net h0/mem[1].mem8k_i_14_n_0 could not be optimized because driver h0/mem[1].mem8k_i_14 could not be replicated
INFO: [Physopt 32-117] Net h0/mem[8].mem8k_i_10_n_0 could not be optimized because driver h0/mem[8].mem8k_i_10 could not be replicated
INFO: [Physopt 32-117] Net h0/mem[1].mem8k_i_4_n_0 could not be optimized because driver h0/mem[1].mem8k_i_4 could not be replicated
INFO: [Physopt 32-117] Net h0/mem[8].mem8k_i_13_n_0 could not be optimized because driver h0/mem[8].mem8k_i_13 could not be replicated
INFO: [Physopt 32-117] Net h0/mem[1].mem8k_i_10_n_0 could not be optimized because driver h0/mem[1].mem8k_i_10 could not be replicated
INFO: [Physopt 32-117] Net h0/mem[8].mem8k_i_11_n_0 could not be optimized because driver h0/mem[8].mem8k_i_11 could not be replicated
INFO: [Physopt 32-117] Net h0/mem[1].mem8k_i_16_n_0 could not be optimized because driver h0/mem[1].mem8k_i_16 could not be replicated
INFO: [Physopt 32-117] Net h0/mem[8].mem8k_i_12_n_0 could not be optimized because driver h0/mem[8].mem8k_i_12 could not be replicated
INFO: [Physopt 32-117] Net h0/mem[1].mem8k_i_17_n_0 could not be optimized because driver h0/mem[1].mem8k_i_17 could not be replicated
INFO: [Physopt 32-117] Net h0/mem[8].mem8k_i_16_n_0 could not be optimized because driver h0/mem[8].mem8k_i_16 could not be replicated
INFO: [Physopt 32-117] Net h0/mem[8].mem8k_i_17_n_0 could not be optimized because driver h0/mem[8].mem8k_i_17 could not be replicated
INFO: [Physopt 32-117] Net h0/mem[1].mem8k_i_15_n_0 could not be optimized because driver h0/mem[1].mem8k_i_15 could not be replicated
INFO: [Physopt 32-117] Net h0/mem[1].mem8k_i_9_n_0 could not be optimized because driver h0/mem[1].mem8k_i_9 could not be replicated
INFO: [Physopt 32-117] Net h0/mem[1].mem8k_i_12_n_0 could not be optimized because driver h0/mem[1].mem8k_i_12 could not be replicated
INFO: [Physopt 32-117] Net h0/mem[8].mem8k_i_14_n_0 could not be optimized because driver h0/mem[8].mem8k_i_14 could not be replicated
INFO: [Physopt 32-117] Net h0/mem[1].mem8k_i_11_n_0 could not be optimized because driver h0/mem[1].mem8k_i_11 could not be replicated
INFO: [Physopt 32-117] Net h0/mem[1].mem8k_i_13_n_0 could not be optimized because driver h0/mem[1].mem8k_i_13 could not be replicated
INFO: [Physopt 32-117] Net h0/wr_mem_a[8]_88 could not be optimized because driver h0/mem[8].mem8k_i_1 could not be replicated
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-665] Processed cell h0/mem[7].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[7].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 7 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[7].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[9].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[7].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 7 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[9].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[6].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 7 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[3].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[9].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 7 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[2].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[2].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 7 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[2].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 7 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[4].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 7 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[9].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 7 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[3].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 7 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[0].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 7 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[5].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 7 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[6].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 7 registers were pushed out.
INFO: [Physopt 32-666] Processed cell h0/mem[8].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. No change.
INFO: [Physopt 32-665] Processed cell h0/mem[8].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 7 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[1].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 7 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[11].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 7 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[3].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[9].mem4k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 7 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[1].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 7 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[5].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[10].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[3].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 7 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[1].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[1].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[4].mem4k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 7 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[4].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 7 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[7].mem512/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[6].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[0].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[10].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 7 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[0].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[5].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[4].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[0].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 7 registers were pushed out.
INFO: [Physopt 32-666] Processed cell h0/mem[8].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. No change.
INFO: [Physopt 32-665] Processed cell h0/mem[11].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[2].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[8].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 7 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[10].mem4k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 7 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[10].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[10].mem4k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[4].mem4k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[5].mem4k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 7 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[2].mem4k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 7 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[5].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 7 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[4].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[6].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[7].mem4k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[11].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 7 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[0].mem512/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[5].mem512/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[8].mem4k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 7 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[9].mem4k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[6].mem4k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 7 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[11].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[7].mem4k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 7 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[1].mem4k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 7 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[6].mem4k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[5].mem4k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[1].mem4k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[11].mem4k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 7 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[1].mem512/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[6].mem512/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[8].mem4k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[3].mem4k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 7 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[2].mem512/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[10].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 7 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[4].mem512/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[8].mem512/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[3].mem4k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[3].mem512/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[11].mem4k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[11].mem512/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[0].mem4k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 7 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[2].mem4k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-775] End 1 Pass. Optimized 79 nets or cells. Created 709 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3477.410 ; gain = 0.000 ; free physical = 17457 ; free virtual = 55947
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3477.410 ; gain = 0.000 ; free physical = 17458 ; free virtual = 55948

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |           1370  |                  1370  |           0  |           1  |  00:00:01  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Fanout                                           |           45  |              0  |                     5  |           0  |           1  |  00:00:01  |
|  Critical Cell                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |          709  |              0  |                    79  |           0  |           1  |  00:00:05  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          754  |           1370  |                  1454  |           0  |           9  |  00:00:07  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1244fb4a3

Time (s): cpu = 00:02:31 ; elapsed = 00:00:49 . Memory (MB): peak = 3477.410 ; gain = 0.000 ; free physical = 17360 ; free virtual = 55850
Phase 2.2 Global Placement Core | Checksum: b077b7ae

Time (s): cpu = 00:03:28 ; elapsed = 00:00:59 . Memory (MB): peak = 3477.410 ; gain = 0.000 ; free physical = 17203 ; free virtual = 55693
Phase 2 Global Placement | Checksum: b077b7ae

Time (s): cpu = 00:03:28 ; elapsed = 00:00:59 . Memory (MB): peak = 3477.410 ; gain = 0.000 ; free physical = 17216 ; free virtual = 55706

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 16d42e3c4

Time (s): cpu = 00:03:31 ; elapsed = 00:01:00 . Memory (MB): peak = 3477.410 ; gain = 0.000 ; free physical = 17208 ; free virtual = 55698

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1e5a707c6

Time (s): cpu = 00:03:36 ; elapsed = 00:01:02 . Memory (MB): peak = 3477.410 ; gain = 0.000 ; free physical = 17208 ; free virtual = 55698

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 15598917b

Time (s): cpu = 00:03:37 ; elapsed = 00:01:02 . Memory (MB): peak = 3477.410 ; gain = 0.000 ; free physical = 17208 ; free virtual = 55698

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 200dfc6df

Time (s): cpu = 00:03:37 ; elapsed = 00:01:02 . Memory (MB): peak = 3477.410 ; gain = 0.000 ; free physical = 17208 ; free virtual = 55698

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 21b4f4b5a

Time (s): cpu = 00:03:43 ; elapsed = 00:01:04 . Memory (MB): peak = 3477.410 ; gain = 0.000 ; free physical = 17101 ; free virtual = 55591

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: a3be3347

Time (s): cpu = 00:03:50 ; elapsed = 00:01:10 . Memory (MB): peak = 3477.410 ; gain = 0.000 ; free physical = 16849 ; free virtual = 55339

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 142a792cf

Time (s): cpu = 00:03:51 ; elapsed = 00:01:11 . Memory (MB): peak = 3477.410 ; gain = 0.000 ; free physical = 16853 ; free virtual = 55343

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 12084c245

Time (s): cpu = 00:03:51 ; elapsed = 00:01:11 . Memory (MB): peak = 3477.410 ; gain = 0.000 ; free physical = 16842 ; free virtual = 55332

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: ef0d948a

Time (s): cpu = 00:03:59 ; elapsed = 00:01:14 . Memory (MB): peak = 3477.410 ; gain = 0.000 ; free physical = 16710 ; free virtual = 55200
Phase 3 Detail Placement | Checksum: ef0d948a

Time (s): cpu = 00:03:59 ; elapsed = 00:01:15 . Memory (MB): peak = 3477.410 ; gain = 0.000 ; free physical = 16704 ; free virtual = 55194

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: d970cd86

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: d970cd86

Time (s): cpu = 00:04:09 ; elapsed = 00:01:18 . Memory (MB): peak = 3477.410 ; gain = 0.000 ; free physical = 16641 ; free virtual = 55131
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.189. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 155199d43

Time (s): cpu = 00:05:04 ; elapsed = 00:02:12 . Memory (MB): peak = 3477.410 ; gain = 0.000 ; free physical = 15876 ; free virtual = 54378
Phase 4.1 Post Commit Optimization | Checksum: 155199d43

Time (s): cpu = 00:05:04 ; elapsed = 00:02:12 . Memory (MB): peak = 3477.410 ; gain = 0.000 ; free physical = 15876 ; free virtual = 54378

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 155199d43

Time (s): cpu = 00:05:04 ; elapsed = 00:02:12 . Memory (MB): peak = 3477.410 ; gain = 0.000 ; free physical = 15876 ; free virtual = 54379

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 155199d43

Time (s): cpu = 00:05:05 ; elapsed = 00:02:13 . Memory (MB): peak = 3477.410 ; gain = 0.000 ; free physical = 15881 ; free virtual = 54383

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3477.410 ; gain = 0.000 ; free physical = 15881 ; free virtual = 54383
Phase 4.4 Final Placement Cleanup | Checksum: 172c11cdd

Time (s): cpu = 00:05:05 ; elapsed = 00:02:13 . Memory (MB): peak = 3477.410 ; gain = 0.000 ; free physical = 15881 ; free virtual = 54383
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 172c11cdd

Time (s): cpu = 00:05:05 ; elapsed = 00:02:13 . Memory (MB): peak = 3477.410 ; gain = 0.000 ; free physical = 15881 ; free virtual = 54383
Ending Placer Task | Checksum: 7443c491

Time (s): cpu = 00:05:05 ; elapsed = 00:02:13 . Memory (MB): peak = 3477.410 ; gain = 0.000 ; free physical = 15881 ; free virtual = 54383
INFO: [Common 17-83] Releasing license: Implementation
219 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:05:08 ; elapsed = 00:02:14 . Memory (MB): peak = 3477.410 ; gain = 0.000 ; free physical = 15930 ; free virtual = 54432
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3477.410 ; gain = 0.000 ; free physical = 15930 ; free virtual = 54432
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3477.410 ; gain = 0.000 ; free physical = 15865 ; free virtual = 54417
INFO: [Common 17-1381] The checkpoint '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/PM12.runs/impl_1/PM12_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3477.410 ; gain = 0.000 ; free physical = 15915 ; free virtual = 54433
Command: phys_opt_design -directive AggressiveExplore
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: AggressiveExplore
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3477.410 ; gain = 0.000 ; free physical = 15883 ; free virtual = 54400

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.189 | TNS=-1.156 |
Phase 1 Physical Synthesis Initialization | Checksum: 1b07c6e66

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3477.410 ; gain = 0.000 ; free physical = 15865 ; free virtual = 54382

Phase 2 SLR Crossing Optimization
Phase 2 SLR Crossing Optimization | Checksum: 1b07c6e66

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3477.410 ; gain = 0.000 ; free physical = 15864 ; free virtual = 54381
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.189 | TNS=-1.156 |

Phase 3 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 47 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net CHANNEL2C/Z_reg_n_0_[6] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net CHANNEL2B/Z_reg_n_0_[6]. Replicated 2 times.
INFO: [Physopt 32-572] Net CHANNEL2C/Z_reg_n_0_[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net CH11_0_rc[0]_i_1_n_0. Replicated 4 times.
INFO: [Physopt 32-81] Processed net spi_wr_req. Replicated 2 times.
INFO: [Physopt 32-572] Net CH_N1[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net CHANNEL3C/Z_reg_n_0_[6]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net CHANNEL1B/Z_reg_n_0_[1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net FitGbtPrg/Reset_Generator_comp/E[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net CHANNEL3B/Z_reg_n_0_[6]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net mt_cou_reg[2]_rep_n_0. Replicated 3 times.
INFO: [Physopt 32-81] Processed net mt_cou[2]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net CHANNEL1C/Z_reg_n_0_[6]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net CHANNEL3B/Z_reg_n_0_[1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net FitGbtPrg/Event_Selector_comp/slct_fifo_wren_ff. Replicated 1 times.
INFO: [Physopt 32-81] Processed net mt_cou_reg[1]_rep_n_0. Replicated 3 times.
INFO: [Physopt 32-572] Net CHANNEL3C/Z_reg_n_0_[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net mt_cou[1]. Replicated 3 times.
INFO: [Physopt 32-572] Net CHANNEL1B/Z_reg_n_0_[6] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net CHANNEL2A/Z_reg_n_0_[6]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net FitGbtPrg/ltu_rx_decoder_comp/Orbit_ID. Replicated 1 times.
INFO: [Physopt 32-572] Net CHANNEL3C/Event_ready_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net mt_cou[0]. Replicated 1 times.
INFO: [Physopt 32-572] Net CHANNEL3D/Z_reg_n_0_[6] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 17 nets. Created 32 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 17 nets or cells. Created 32 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.189 | TNS=-1.156 |
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3477.410 ; gain = 0.000 ; free physical = 15704 ; free virtual = 54222
Phase 3 Fanout Optimization | Checksum: 21f8bc030

Time (s): cpu = 00:02:09 ; elapsed = 00:00:27 . Memory (MB): peak = 3477.410 ; gain = 0.000 ; free physical = 15701 ; free virtual = 54219

Phase 4 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 250 candidate nets for placement-based optimization.
INFO: [Physopt 32-663] Processed net CHANNEL1C/Z_reg_n_0_[5].  Re-placed instance CHANNEL1C/Z_reg[5]
INFO: [Physopt 32-662] Processed net CHANNEL1C/ZS0[14]_i_2_n_0.  Did not re-place instance CHANNEL1C/ZS0[14]_i_2
INFO: [Physopt 32-662] Processed net CHANNEL1C/ZS0[15]_i_16__9_n_0.  Did not re-place instance CHANNEL1C/ZS0[15]_i_16__9
INFO: [Physopt 32-662] Processed net CHANNEL1C/ZS0[14]_i_6_n_0.  Did not re-place instance CHANNEL1C/ZS0[14]_i_6
INFO: [Physopt 32-662] Processed net CHANNEL1C/ZS0[15]_i_19_n_0.  Did not re-place instance CHANNEL1C/ZS0[15]_i_19
INFO: [Physopt 32-662] Processed net CHANNEL1C/ZS0[15].  Did not re-place instance CHANNEL1C/ZS0_reg[15]
INFO: [Physopt 32-662] Processed net CHANNEL2C/Z_reg_n_0_[4].  Did not re-place instance CHANNEL2C/Z_reg[4]
INFO: [Physopt 32-662] Processed net CHANNEL2C/ZS0[14]_i_2_n_0.  Did not re-place instance CHANNEL2C/ZS0[14]_i_2
INFO: [Physopt 32-662] Processed net CHANNEL2C/ZS0[15]_i_16__0_n_0.  Did not re-place instance CHANNEL2C/ZS0[15]_i_16__0
INFO: [Physopt 32-662] Processed net CHANNEL2C/ZS0[14]_i_6_n_0.  Did not re-place instance CHANNEL2C/ZS0[14]_i_6
INFO: [Physopt 32-662] Processed net CHANNEL2C/ZS0[15]_i_19_n_0.  Did not re-place instance CHANNEL2C/ZS0[15]_i_19
INFO: [Physopt 32-662] Processed net CHANNEL2C/ZS0[15].  Did not re-place instance CHANNEL2C/ZS0_reg[15]
INFO: [Physopt 32-662] Processed net CHANNEL2C/Z_reg_n_0_[5].  Did not re-place instance CHANNEL2C/Z_reg[5]
INFO: [Physopt 32-662] Processed net CHANNEL2B/Z_reg_n_0_[4].  Did not re-place instance CHANNEL2B/Z_reg[4]
INFO: [Physopt 32-662] Processed net CHANNEL2B/ZS0[14]_i_2_n_0.  Did not re-place instance CHANNEL2B/ZS0[14]_i_2
INFO: [Physopt 32-662] Processed net CHANNEL2B/ZS0[15]_i_16_n_0.  Did not re-place instance CHANNEL2B/ZS0[15]_i_16
INFO: [Physopt 32-662] Processed net CHANNEL2B/ZS0[14]_i_6_n_0.  Did not re-place instance CHANNEL2B/ZS0[14]_i_6
INFO: [Physopt 32-662] Processed net CHANNEL2B/ZS0[15]_i_19_n_0.  Did not re-place instance CHANNEL2B/ZS0[15]_i_19
INFO: [Physopt 32-662] Processed net CHANNEL2B/ZS0[15].  Did not re-place instance CHANNEL2B/ZS0_reg[15]
INFO: [Physopt 32-662] Processed net CHANNEL1C/Z_reg_n_0_[4].  Did not re-place instance CHANNEL1C/Z_reg[4]
INFO: [Physopt 32-662] Processed net CHANNEL2B/Z_reg_n_0_[5].  Did not re-place instance CHANNEL2B/Z_reg[5]
INFO: [Physopt 32-663] Processed net CHANNEL2D/Z_reg_n_0_[4].  Re-placed instance CHANNEL2D/Z_reg[4]
INFO: [Physopt 32-662] Processed net CHANNEL2D/ZS0[14]_i_2_n_0.  Did not re-place instance CHANNEL2D/ZS0[14]_i_2
INFO: [Physopt 32-662] Processed net CHANNEL2D/ZS0[15]_i_16__1_n_0.  Did not re-place instance CHANNEL2D/ZS0[15]_i_16__1
INFO: [Physopt 32-662] Processed net CHANNEL2D/ZS0[14]_i_6_n_0.  Did not re-place instance CHANNEL2D/ZS0[14]_i_6
INFO: [Physopt 32-662] Processed net CHANNEL2D/ZS0[15]_i_19_n_0.  Did not re-place instance CHANNEL2D/ZS0[15]_i_19
INFO: [Physopt 32-662] Processed net CHANNEL2D/ZS0[15].  Did not re-place instance CHANNEL2D/ZS0_reg[15]
INFO: [Physopt 32-663] Processed net CHANNEL2D/Z_reg_n_0_[5].  Re-placed instance CHANNEL2D/Z_reg[5]
INFO: [Physopt 32-663] Processed net CHANNEL3C/Z_reg_n_0_[5].  Re-placed instance CHANNEL3C/Z_reg[5]
INFO: [Physopt 32-662] Processed net CHANNEL3C/ZS0[14]_i_2_n_0.  Did not re-place instance CHANNEL3C/ZS0[14]_i_2
INFO: [Physopt 32-662] Processed net CHANNEL3C/ZS0[15]_i_16__3_n_0.  Did not re-place instance CHANNEL3C/ZS0[15]_i_16__3
INFO: [Physopt 32-662] Processed net CHANNEL3C/ZS0[14]_i_6_n_0.  Did not re-place instance CHANNEL3C/ZS0[14]_i_6
INFO: [Physopt 32-662] Processed net CHANNEL3C/ZS0[15]_i_19_n_0.  Did not re-place instance CHANNEL3C/ZS0[15]_i_19
INFO: [Physopt 32-662] Processed net CHANNEL3C/ZS0[15].  Did not re-place instance CHANNEL3C/ZS0_reg[15]
INFO: [Physopt 32-662] Processed net CHANNEL1B/Z_reg_n_0_[4].  Did not re-place instance CHANNEL1B/Z_reg[4]
INFO: [Physopt 32-662] Processed net CHANNEL1B/ZS0[14]_i_2_n_0.  Did not re-place instance CHANNEL1B/ZS0[14]_i_2
INFO: [Physopt 32-662] Processed net CHANNEL1B/ZS0[15]_i_16__10_n_0.  Did not re-place instance CHANNEL1B/ZS0[15]_i_16__10
INFO: [Physopt 32-662] Processed net CHANNEL1B/ZS0[14]_i_6_n_0.  Did not re-place instance CHANNEL1B/ZS0[14]_i_6
INFO: [Physopt 32-662] Processed net CHANNEL1B/ZS0[15]_i_19_n_0.  Did not re-place instance CHANNEL1B/ZS0[15]_i_19
INFO: [Physopt 32-662] Processed net CHANNEL1B/ZS0[15].  Did not re-place instance CHANNEL1B/ZS0_reg[15]
INFO: [Physopt 32-662] Processed net CHANNEL1B/Z_reg_n_0_[5].  Did not re-place instance CHANNEL1B/Z_reg[5]
INFO: [Physopt 32-662] Processed net CHANNEL2B/CH_0_reg_n_0_[0].  Did not re-place instance CHANNEL2B/CH_0_reg[0]
INFO: [Physopt 32-663] Processed net CHANNEL2B/A[10].  Re-placed instance CHANNEL2B/Ampl_corr_i_15
INFO: [Physopt 32-662] Processed net CHANNEL2B/Ampl_corr_i_53_n_0.  Did not re-place instance CHANNEL2B/Ampl_corr_i_53
INFO: [Physopt 32-663] Processed net CHANNEL2B/din_0[21].  Re-placed instance CHANNEL2B/EVENTFIFO_i_2
INFO: [Physopt 32-663] Processed net CHANNEL2C/A[12].  Re-placed instance CHANNEL2C/Ampl_corr_i_13__0
INFO: [Physopt 32-662] Processed net CHANNEL2C/CH1_Z_reg_n_0_[10].  Did not re-place instance CHANNEL2C/CH1_Z_reg[10]
INFO: [Physopt 32-662] Processed net CHANNEL2C/Ampl_corr_i_57__0_n_0.  Did not re-place instance CHANNEL2C/Ampl_corr_i_57__0
INFO: [Physopt 32-663] Processed net CHANNEL2C/din_0[12].  Re-placed instance CHANNEL2C/EVENTFIFO_i_11__0
INFO: [Physopt 32-662] Processed net CHANNEL2A/Z_reg_n_0_[4].  Did not re-place instance CHANNEL2A/Z_reg[4]
INFO: [Physopt 32-662] Processed net CHANNEL2A/ZS0[14]_i_2_n_0.  Did not re-place instance CHANNEL2A/ZS0[14]_i_2
INFO: [Physopt 32-662] Processed net CHANNEL2A/ZS0[15]_i_16__6_n_0.  Did not re-place instance CHANNEL2A/ZS0[15]_i_16__6
INFO: [Physopt 32-662] Processed net CHANNEL2A/ZS0[14]_i_6_n_0.  Did not re-place instance CHANNEL2A/ZS0[14]_i_6
INFO: [Physopt 32-662] Processed net CHANNEL2A/ZS0[15]_i_19_n_0.  Did not re-place instance CHANNEL2A/ZS0[15]_i_19
INFO: [Physopt 32-662] Processed net CHANNEL2A/ZS0[15].  Did not re-place instance CHANNEL2A/ZS0_reg[15]
INFO: [Physopt 32-662] Processed net CHANNEL3B/Z_reg_n_0_[4].  Did not re-place instance CHANNEL3B/Z_reg[4]
INFO: [Physopt 32-662] Processed net CHANNEL3B/ZS0[14]_i_2_n_0.  Did not re-place instance CHANNEL3B/ZS0[14]_i_2
INFO: [Physopt 32-662] Processed net CHANNEL3B/ZS0[15]_i_16__5_n_0.  Did not re-place instance CHANNEL3B/ZS0[15]_i_16__5
INFO: [Physopt 32-662] Processed net CHANNEL3B/ZS0[14]_i_6_n_0.  Did not re-place instance CHANNEL3B/ZS0[14]_i_6
INFO: [Physopt 32-662] Processed net CHANNEL3B/ZS0[15]_i_19_n_0.  Did not re-place instance CHANNEL3B/ZS0[15]_i_19
INFO: [Physopt 32-662] Processed net CHANNEL3B/ZS0[15].  Did not re-place instance CHANNEL3B/ZS0_reg[15]
INFO: [Physopt 32-662] Processed net CHANNEL2A/Z_reg_n_0_[5].  Did not re-place instance CHANNEL2A/Z_reg[5]
INFO: [Physopt 32-662] Processed net CHANNEL3B/Z_reg_n_0_[5].  Did not re-place instance CHANNEL3B/Z_reg[5]
INFO: [Physopt 32-662] Processed net CHANNEL3B/R[0].  Did not re-place instance CHANNEL3B/CH0_Z_reg[10]
INFO: [Physopt 32-663] Processed net CHANNEL3B/A[9].  Re-placed instance CHANNEL3B/Ampl_corr_i_16__5
INFO: [Physopt 32-662] Processed net CHANNEL3B/Ampl_corr_i_57__5_n_0.  Did not re-place instance CHANNEL3B/Ampl_corr_i_57__5
INFO: [Physopt 32-663] Processed net CHANNEL3B/din[21].  Re-placed instance CHANNEL3B/EVENTFIFO_i_2__5
INFO: [Physopt 32-663] Processed net CHANNEL1D/Z_reg_n_0_[5].  Re-placed instance CHANNEL1D/Z_reg[5]
INFO: [Physopt 32-662] Processed net CHANNEL1D/ZS0[14]_i_2_n_0.  Did not re-place instance CHANNEL1D/ZS0[14]_i_2
INFO: [Physopt 32-662] Processed net CHANNEL1D/ZS0[15]_i_16__8_n_0.  Did not re-place instance CHANNEL1D/ZS0[15]_i_16__8
INFO: [Physopt 32-662] Processed net CHANNEL1D/ZS0[14]_i_6_n_0.  Did not re-place instance CHANNEL1D/ZS0[14]_i_6
INFO: [Physopt 32-662] Processed net CHANNEL1D/ZS0[15]_i_19_n_0.  Did not re-place instance CHANNEL1D/ZS0[15]_i_19
INFO: [Physopt 32-662] Processed net CHANNEL1D/ZS0[15].  Did not re-place instance CHANNEL1D/ZS0_reg[15]
INFO: [Physopt 32-662] Processed net CHANNEL3B/CH_0_reg_n_0_[1].  Did not re-place instance CHANNEL3B/CH_0_reg[1]
INFO: [Physopt 32-663] Processed net CHANNEL2C/din_0[21].  Re-placed instance CHANNEL2C/EVENTFIFO_i_2__0
INFO: [Physopt 32-662] Processed net CHANNEL3B/Ampl_corr_i_52__5_n_0.  Did not re-place instance CHANNEL3B/Ampl_corr_i_52__5
INFO: [Physopt 32-663] Processed net CHANNEL3D/Z_reg_n_0_[5].  Re-placed instance CHANNEL3D/Z_reg[5]
INFO: [Physopt 32-662] Processed net CHANNEL3D/ZS0[14]_i_2_n_0.  Did not re-place instance CHANNEL3D/ZS0[14]_i_2
INFO: [Physopt 32-662] Processed net CHANNEL3D/ZS0[15]_i_16__4_n_0.  Did not re-place instance CHANNEL3D/ZS0[15]_i_16__4
INFO: [Physopt 32-662] Processed net CHANNEL3D/ZS0[14]_i_6_n_0.  Did not re-place instance CHANNEL3D/ZS0[14]_i_6
INFO: [Physopt 32-662] Processed net CHANNEL3D/ZS0[15]_i_19_n_0.  Did not re-place instance CHANNEL3D/ZS0[15]_i_19
INFO: [Physopt 32-662] Processed net CHANNEL3D/ZS0[15].  Did not re-place instance CHANNEL3D/ZS0_reg[15]
INFO: [Physopt 32-663] Processed net CHANNEL3A/Z_reg_n_0_[4].  Re-placed instance CHANNEL3A/Z_reg[4]
INFO: [Physopt 32-662] Processed net CHANNEL3A/ZS0[14]_i_2_n_0.  Did not re-place instance CHANNEL3A/ZS0[14]_i_2
INFO: [Physopt 32-662] Processed net CHANNEL3A/ZS0[15]_i_16__2_n_0.  Did not re-place instance CHANNEL3A/ZS0[15]_i_16__2
INFO: [Physopt 32-662] Processed net CHANNEL3A/ZS0[14]_i_6_n_0.  Did not re-place instance CHANNEL3A/ZS0[14]_i_6
INFO: [Physopt 32-662] Processed net CHANNEL3A/ZS0[15]_i_19_n_0.  Did not re-place instance CHANNEL3A/ZS0[15]_i_19
INFO: [Physopt 32-662] Processed net CHANNEL3A/ZS0[15].  Did not re-place instance CHANNEL3A/ZS0_reg[15]
INFO: [Physopt 32-662] Processed net CHANNEL3B/CH_0_reg_n_0_[0].  Did not re-place instance CHANNEL3B/CH_0_reg[0]
INFO: [Physopt 32-662] Processed net CHANNEL3B/Ampl_corr_i_53__5_n_0.  Did not re-place instance CHANNEL3B/Ampl_corr_i_53__5
INFO: [Physopt 32-662] Processed net CHANNEL3A/Z_reg_n_0_[5].  Did not re-place instance CHANNEL3A/Z_reg[5]
INFO: [Physopt 32-662] Processed net CHANNEL3B/CH_0_reg_n_0_[5].  Did not re-place instance CHANNEL3B/CH_0_reg[5]
INFO: [Physopt 32-662] Processed net CHANNEL3B/Ampl_corr_i_44__5_n_0.  Did not re-place instance CHANNEL3B/Ampl_corr_i_44__5
INFO: [Physopt 32-663] Processed net CHANNEL3C/CH_0_reg_n_0_[1].  Re-placed instance CHANNEL3C/CH_0_reg[1]
INFO: [Physopt 32-663] Processed net CHANNEL3C/A[5].  Re-placed instance CHANNEL3C/Ampl_corr_i_20__3
INFO: [Physopt 32-662] Processed net CHANNEL3C/Ampl_corr_i_52__3_n_0.  Did not re-place instance CHANNEL3C/Ampl_corr_i_52__3
INFO: [Physopt 32-663] Processed net CHANNEL3C/din[21].  Re-placed instance CHANNEL3C/EVENTFIFO_i_2__3
INFO: [Physopt 32-662] Processed net CHANNEL1C/ZS0[14].  Did not re-place instance CHANNEL1C/ZS0_reg[14]
INFO: [Physopt 32-662] Processed net CHANNEL3C/Z_reg_n_0_[4].  Did not re-place instance CHANNEL3C/Z_reg[4]
INFO: [Physopt 32-662] Processed net CHANNEL2B/CH_0_reg_n_0_[4].  Did not re-place instance CHANNEL2B/CH_0_reg[4]
INFO: [Physopt 32-662] Processed net CHANNEL2B/Ampl_corr_i_45_n_0.  Did not re-place instance CHANNEL2B/Ampl_corr_i_45
INFO: [Physopt 32-662] Processed net CHANNEL3B/CH_0_reg_n_0_[4].  Did not re-place instance CHANNEL3B/CH_0_reg[4]
INFO: [Physopt 32-663] Processed net CHANNEL1D/A[11].  Re-placed instance CHANNEL1D/Ampl_corr_i_14__8
INFO: [Physopt 32-663] Processed net CHANNEL2B/A[11].  Re-placed instance CHANNEL2B/Ampl_corr_i_14
INFO: [Physopt 32-662] Processed net CHANNEL1D/CH1_Z_reg_n_0_[10].  Did not re-place instance CHANNEL1D/CH1_Z_reg[10]
INFO: [Physopt 32-662] Processed net CHANNEL1D/Ampl_corr_i_57__8_n_0.  Did not re-place instance CHANNEL1D/Ampl_corr_i_57__8
INFO: [Physopt 32-663] Processed net CHANNEL1D/din_0[21].  Re-placed instance CHANNEL1D/EVENTFIFO_i_2__8
INFO: [Physopt 32-662] Processed net CHANNEL3B/Ampl_corr_i_45__5_n_0.  Did not re-place instance CHANNEL3B/Ampl_corr_i_45__5
INFO: [Physopt 32-663] Processed net CHANNEL3B/A[11].  Re-placed instance CHANNEL3B/Ampl_corr_i_14__5
INFO: [Physopt 32-662] Processed net CHANNEL1C/ZS0[10]_i_21_n_0.  Did not re-place instance CHANNEL1C/ZS0[10]_i_21
INFO: [Physopt 32-662] Processed net CHANNEL2C/ZS0[14].  Did not re-place instance CHANNEL2C/ZS0_reg[14]
INFO: [Physopt 32-663] Processed net CHANNEL2B/A[7].  Re-placed instance CHANNEL2B/Ampl_corr_i_18
INFO: [Physopt 32-663] Processed net CHANNEL2C/CH1_Z_reg_n_0_[14].  Re-placed instance CHANNEL2C/CH1_Z_reg[14]
INFO: [Physopt 32-662] Processed net CHANNEL2C/Ampl_corr_i_49__0_n_0.  Did not re-place instance CHANNEL2C/Ampl_corr_i_49__0
INFO: [Physopt 32-662] Processed net CHANNEL1D/CH_0_reg_n_0_[0].  Did not re-place instance CHANNEL1D/CH_0_reg[0]
INFO: [Physopt 32-663] Processed net CHANNEL1D/A[6].  Re-placed instance CHANNEL1D/Ampl_corr_i_19__8
INFO: [Physopt 32-662] Processed net CHANNEL1D/Ampl_corr_i_53__8_n_0.  Did not re-place instance CHANNEL1D/Ampl_corr_i_53__8
INFO: [Physopt 32-663] Processed net CHANNEL2B/CH_0_reg_n_0_[8].  Re-placed instance CHANNEL2B/CH_0_reg[8]
INFO: [Physopt 32-662] Processed net CHANNEL2B/Ampl_corr_i_41_n_0.  Did not re-place instance CHANNEL2B/Ampl_corr_i_41
INFO: [Physopt 32-663] Processed net TDC3_CHD/TDC3D[5].  Re-placed instance TDC3_CHD/TDC_reg[5]
INFO: [Physopt 32-662] Processed net CHANNEL3D/CH_trig_f_reg_0.  Did not re-place instance CHANNEL3D/CH_trig_f_reg
INFO: [Physopt 32-663] Processed net TDC3_CHD/dout_i_reg[4][0].  Re-placed instance TDC3_CHD/CH_TIME1[11]_i_3__4
INFO: [Physopt 32-663] Processed net CHANNEL3D/CH_t_trig0.  Re-placed instance CHANNEL3D/CH_t_trig1_i_2__4
INFO: [Physopt 32-662] Processed net CHANNEL3D/CH_trig_f_i_1__4_n_0.  Did not re-place instance CHANNEL3D/CH_trig_f_i_1__4
INFO: [Physopt 32-662] Processed net CHANNEL3D/CH_trig_f_i_2__4_n_0.  Did not re-place instance CHANNEL3D/CH_trig_f_i_2__4
INFO: [Physopt 32-662] Processed net CHANNEL3D/CH_trig_f_i_3__4_n_0.  Did not re-place instance CHANNEL3D/CH_trig_f_i_3__4
INFO: [Physopt 32-662] Processed net CH_t_trig1_i_6__4_n_0.  Did not re-place instance CH_t_trig1_i_6__4
INFO: [Physopt 32-662] Processed net TDC3_CHD/CH_TIME1[11]_i_7__4_n_0.  Did not re-place instance TDC3_CHD/CH_TIME1[11]_i_7__4
INFO: [Physopt 32-662] Processed net CHANNEL1D/CH_0_reg_n_0_[1].  Did not re-place instance CHANNEL1D/CH_0_reg[1]
INFO: [Physopt 32-662] Processed net CHANNEL1D/Ampl_corr_i_52__8_n_0.  Did not re-place instance CHANNEL1D/Ampl_corr_i_52__8
INFO: [Physopt 32-662] Processed net CHANNEL1C/CH_0_reg_n_0_[1].  Did not re-place instance CHANNEL1C/CH_0_reg[1]
INFO: [Physopt 32-663] Processed net CHANNEL3C/A[8].  Re-placed instance CHANNEL3C/Ampl_corr_i_17__3
INFO: [Physopt 32-663] Processed net TDC2_CHB/PINCAPT/ISER_COUL_0__0.  Re-placed instance TDC2_CHB/PINCAPT/ISER_COUL_0
INFO: [Physopt 32-663] Processed net CHANNEL2C/CH1_Z_reg_n_0_[12].  Re-placed instance CHANNEL2C/CH1_Z_reg[12]
INFO: [Physopt 32-663] Processed net CHANNEL1C/A[8].  Re-placed instance CHANNEL1C/Ampl_corr_i_17__9
INFO: [Physopt 32-662] Processed net CHANNEL1C/Ampl_corr_i_56__9_n_0.  Did not re-place instance CHANNEL1C/Ampl_corr_i_56__9
INFO: [Physopt 32-663] Processed net CHANNEL1C/din_0[21].  Re-placed instance CHANNEL1C/EVENTFIFO_i_2__9
INFO: [Physopt 32-662] Processed net CHANNEL2C/Ampl_corr_i_55__0_n_0.  Did not re-place instance CHANNEL2C/Ampl_corr_i_55__0
INFO: [Physopt 32-662] Processed net TDC2_CHB/PINCAPT/ptime[0]_i_1_n_0.  Did not re-place instance TDC2_CHB/PINCAPT/ptime[0]_i_1
INFO: [Physopt 32-662] Processed net TDC2_CHB/PINCAPT/D[0].  Did not re-place instance TDC2_CHB/PINCAPT/ptime_reg[0]
INFO: [Physopt 32-662] Processed net CHANNEL2C/Z_reg_n_0_[6].  Did not re-place instance CHANNEL2C/Z_reg[6]
INFO: [Physopt 32-663] Processed net CHANNEL3D/RD_FIFO_i_18__4_n_0.  Re-placed instance CHANNEL3D/RD_FIFO_i_18__4
INFO: [Physopt 32-663] Processed net TRG0/tas_c[3]_i_15_n_0.  Re-placed instance TRG0/tas_c[3]_i_15
INFO: [Physopt 32-663] Processed net TRG0/plusOp45_out[0].  Re-placed instance TRG0/tas_c[0]_i_9
INFO: [Physopt 32-663] Processed net TRG0/R40_in.  Re-placed instance TRG0/CH_ampl_reg[8][1]
INFO: [Physopt 32-662] Processed net TRG0/tas_c[1]_i_4_n_0.  Did not re-place instance TRG0/tas_c[1]_i_4
INFO: [Physopt 32-663] Processed net TRG0/tas_c[3]_i_4_n_0.  Re-placed instance TRG0/tas_c[3]_i_4
INFO: [Physopt 32-663] Processed net TRG0/tas_c[0]_i_6_n_0.  Re-placed instance TRG0/tas_c[0]_i_6
INFO: [Physopt 32-663] Processed net CHANNEL2C/ZS0[15]_i_24_n_0.  Re-placed instance CHANNEL2C/ZS0[15]_i_24
INFO: [Physopt 32-663] Processed net CHANNEL2C/din_0[9].  Re-placed instance CHANNEL2C/EVENTFIFO_i_14__0
INFO: [Physopt 32-663] Processed net CHANNEL3D/EVENTFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout[23].  Re-placed instance CHANNEL3D/EVENTFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[23]
INFO: [Physopt 32-662] Processed net CHANNEL3D/RD_FIFO_i_19__4_n_0.  Did not re-place instance CHANNEL3D/RD_FIFO_i_19__4
INFO: [Physopt 32-663] Processed net CHANNEL3D/RD_FIFO_i_25__3_n_0.  Re-placed instance CHANNEL3D/RD_FIFO_i_25__3
INFO: [Physopt 32-662] Processed net CHANNEL3D/plusOp[3].  Did not re-place instance CHANNEL3D/RD_FIFO_i_2__4
INFO: [Physopt 32-662] Processed net TRG0/tas_c[2]_i_1_n_0.  Did not re-place instance TRG0/tas_c[2]_i_1
INFO: [Physopt 32-662] Processed net TRG0/tas_c_reg_n_0_[2].  Did not re-place instance TRG0/tas_c_reg[2]
INFO: [Physopt 32-663] Processed net TDC3_CHD/CH_TIME1[11]_i_9__4_n_0.  Re-placed instance TDC3_CHD/CH_TIME1[11]_i_9__4
INFO: [Physopt 32-662] Processed net TDC3_CHD/dout_i_reg[4][1].  Did not re-place instance TDC3_CHD/CH_TIME1[11]_i_2__4
INFO: [Physopt 32-663] Processed net CHANNEL2D/Z_reg_n_0_[3].  Re-placed instance CHANNEL2D/Z_reg[3]
INFO: [Physopt 32-663] Processed net CHANNEL3B/CH1_Z_reg_n_0_[15].  Re-placed instance CHANNEL3B/CH1_Z_reg[15]
INFO: [Physopt 32-663] Processed net CHANNEL2C/din_0[13].  Re-placed instance CHANNEL2C/EVENTFIFO_i_10__0
INFO: [Physopt 32-663] Processed net CHANNEL2D/ZS0[10]_i_20_n_0.  Re-placed instance CHANNEL2D/ZS0[10]_i_20
INFO: [Physopt 32-662] Processed net TRG0/tas_c[3]_i_2_n_0.  Did not re-place instance TRG0/tas_c[3]_i_2
INFO: [Physopt 32-662] Processed net TRG0/tas_c_reg_n_0_[3].  Did not re-place instance TRG0/tas_c_reg[3]
INFO: [Physopt 32-663] Processed net CHANNEL2C/ZS0[10]_i_21_n_0.  Re-placed instance CHANNEL2C/ZS0[10]_i_21
INFO: [Physopt 32-663] Processed net CHANNEL2C/din_0[15].  Re-placed instance CHANNEL2C/EVENTFIFO_i_8__0
INFO: [Physopt 32-663] Processed net CHANNEL2B/CH_0_reg_n_0_[5].  Re-placed instance CHANNEL2B/CH_0_reg[5]
INFO: [Physopt 32-662] Processed net CHANNEL2B/Ampl_corr_i_48_n_0.  Did not re-place instance CHANNEL2B/Ampl_corr_i_48
INFO: [Physopt 32-663] Processed net CHANNEL1D/A[9].  Re-placed instance CHANNEL1D/Ampl_corr_i_16__8
INFO: [Physopt 32-662] Processed net CHANNEL3B/Z_reg_n_0_[7].  Did not re-place instance CHANNEL3B/Z_reg[7]
INFO: [Physopt 32-663] Processed net CHANNEL3B/ZS0[14]_i_26_n_0.  Re-placed instance CHANNEL3B/ZS0[14]_i_26
INFO: [Physopt 32-662] Processed net CHANNEL3C/Z_reg_n_0_[2].  Did not re-place instance CHANNEL3C/Z_reg[2]
INFO: [Physopt 32-663] Processed net CHANNEL3C/ZS0[15]_i_9_n_0.  Re-placed instance CHANNEL3C/ZS0[15]_i_9
INFO: [Physopt 32-663] Processed net CHANNEL3B/CH1_Z_reg_n_0_[14].  Re-placed instance CHANNEL3B/CH1_Z_reg[14]
INFO: [Physopt 32-662] Processed net CHANNEL3C/ZS0[15]_i_13_n_0.  Did not re-place instance CHANNEL3C/ZS0[15]_i_13
INFO: [Physopt 32-662] Processed net EV_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0].  Did not re-place instance EV_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/gpr1.dout_i[55]_i_1
INFO: [Physopt 32-663] Processed net CH_N0[3]_i_4_n_0.  Re-placed instance CH_N0[3]_i_4
INFO: [Physopt 32-663] Processed net p_0_in73_in.  Re-placed instance CH_do_reg[3]
INFO: [Physopt 32-662] Processed net rd_en.  Did not re-place instance EV_FIFO_i_8
INFO: [Physopt 32-663] Processed net CHANNEL2B/CH1_Z_reg_n_0_[11].  Re-placed instance CHANNEL2B/CH1_Z_reg[11]
INFO: [Physopt 32-663] Processed net EV_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout[10].  Re-placed instance EV_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]
INFO: [Physopt 32-662] Processed net EV_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout[11].  Did not re-place instance EV_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]
INFO: [Physopt 32-663] Processed net EV_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout[6].  Re-placed instance EV_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]
INFO: [Physopt 32-662] Processed net EV_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout[7].  Did not re-place instance EV_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]
INFO: [Physopt 32-663] Processed net EV_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout[8].  Re-placed instance EV_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]
INFO: [Physopt 32-662] Processed net EV_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout[9].  Did not re-place instance EV_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]
INFO: [Physopt 32-663] Processed net CHANNEL3B/A[2].  Re-placed instance CHANNEL3B/Ampl_corr_i_23__5
INFO: [Physopt 32-662] Processed net eqOp191_in.  Did not re-place instance EV_FIFO_i_10
INFO: [Physopt 32-662] Processed net CHANNEL2B/Ampl_corr_i_56_n_0.  Did not re-place instance CHANNEL2B/Ampl_corr_i_56
INFO: [Physopt 32-663] Processed net EV_FIFO_i_12_n_0.  Re-placed instance EV_FIFO_i_12
INFO: [Physopt 32-662] Processed net CHANNEL2A/ZS0[10]_i_4_n_0.  Did not re-place instance CHANNEL2A/ZS0[10]_i_4
INFO: [Physopt 32-663] Processed net CHANNEL2C/CH1_Z_reg_n_0_[13].  Re-placed instance CHANNEL2C/CH1_Z_reg[13]
INFO: [Physopt 32-662] Processed net CHANNEL2A/ZS0[10]_i_18__6_n_0.  Did not re-place instance CHANNEL2A/ZS0[10]_i_18__6
INFO: [Physopt 32-663] Processed net CHANNEL2A/ZS0[10]_i_29_n_0.  Re-placed instance CHANNEL2A/ZS0[10]_i_29
INFO: [Physopt 32-662] Processed net CHANNEL2A/ZS0[10]_i_8_n_0.  Did not re-place instance CHANNEL2A/ZS0[10]_i_8
INFO: [Physopt 32-662] Processed net CHANNEL2C/Ampl_corr_i_54__0_n_0.  Did not re-place instance CHANNEL2C/Ampl_corr_i_54__0
INFO: [Physopt 32-662] Processed net CHANNEL2A/ZS0[12].  Did not re-place instance CHANNEL2A/ZS0_reg[12]
INFO: [Physopt 32-663] Processed net CHANNEL3B/A[5].  Re-placed instance CHANNEL3B/Ampl_corr_i_20__5
INFO: [Physopt 32-663] Processed net CHANNEL2C/CH1_Z_reg_n_0_[11].  Re-placed instance CHANNEL2C/CH1_Z_reg[11]
INFO: [Physopt 32-662] Processed net CHANNEL2B/Ampl_corr_i_57_n_0.  Did not re-place instance CHANNEL2B/Ampl_corr_i_57
INFO: [Physopt 32-662] Processed net CHANNEL2C/Ampl_corr_i_56__0_n_0.  Did not re-place instance CHANNEL2C/Ampl_corr_i_56__0
INFO: [Physopt 32-662] Processed net CHANNEL2C/Z_reg_n_0_[1].  Did not re-place instance CHANNEL2C/Z_reg[1]
INFO: [Physopt 32-662] Processed net CHANNEL1D/Ampl_corr_i_56__8_n_0.  Did not re-place instance CHANNEL1D/Ampl_corr_i_56__8
INFO: [Physopt 32-662] Processed net CHANNEL2C/din_0[17].  Did not re-place instance CHANNEL2C/EVENTFIFO_i_6__0
INFO: [Physopt 32-663] Processed net TDC2_CHB/PINCAPT/ISER_BITS1_reg_n_0_[0].  Re-placed instance TDC2_CHB/PINCAPT/ISER_BITS1_reg[0]
INFO: [Physopt 32-663] Processed net TDC3_CHD/TDC3D[6].  Re-placed instance TDC3_CHD/TDC_reg[6]
INFO: [Physopt 32-662] Processed net CHANNEL2B/Z_reg_n_0_[3].  Did not re-place instance CHANNEL2B/Z_reg[3]
INFO: [Physopt 32-663] Processed net CHANNEL2B/Z_reg_n_0_[8].  Re-placed instance CHANNEL2B/Z_reg[8]
INFO: [Physopt 32-662] Processed net CHANNEL2B/ZS0[15]_i_8_n_0.  Did not re-place instance CHANNEL2B/ZS0[15]_i_8
INFO: [Physopt 32-663] Processed net TDC1_CHB/PINCAPT/ISER_COUL_0.  Re-placed instance TDC1_CHB/PINCAPT/ISER_COUL_0__1__1
INFO: [Physopt 32-663] Processed net CHANNEL1D/A[4].  Re-placed instance CHANNEL1D/Ampl_corr_i_21__8
INFO: [Physopt 32-663] Processed net CHANNEL2B/ZS0[14]_i_26_n_0.  Re-placed instance CHANNEL2B/ZS0[14]_i_26
INFO: [Physopt 32-662] Processed net CHANNEL2B/ZS0[15]_i_12_n_0.  Did not re-place instance CHANNEL2B/ZS0[15]_i_12
INFO: [Physopt 32-663] Processed net CHANNEL2C/ZS0[14]_i_25_n_0.  Re-placed instance CHANNEL2C/ZS0[14]_i_25
INFO: [Physopt 32-663] Processed net TDC1_CHB/PINCAPT/ISER_BITS1_reg_n_0_[0].  Re-placed instance TDC1_CHB/PINCAPT/ISER_BITS1_reg[0]
INFO: [Physopt 32-663] Processed net CHANNEL2C/CH_0_reg_n_0_[0].  Re-placed instance CHANNEL2C/CH_0_reg[0]
INFO: [Physopt 32-662] Processed net CHANNEL2D/ZS0[10]_i_4_n_0.  Did not re-place instance CHANNEL2D/ZS0[10]_i_4
INFO: [Physopt 32-662] Processed net CHANNEL2C/Ampl_corr_i_53__0_n_0.  Did not re-place instance CHANNEL2C/Ampl_corr_i_53__0
INFO: [Physopt 32-662] Processed net CHANNEL2D/ZS0[10]_i_8_n_0.  Did not re-place instance CHANNEL2D/ZS0[10]_i_8
INFO: [Physopt 32-663] Processed net CH_N1[0].  Re-placed instance CH_N1_reg[0]
INFO: [Physopt 32-663] Processed net TDC1_CHA/PINCAPT/ISER_COUL_0.  Re-placed instance TDC1_CHA/PINCAPT/ISER_COUL_0__1__0
INFO: [Physopt 32-662] Processed net CHANNEL3C/Event_ready_reg_2[64].  Did not re-place instance CHANNEL3C/DATA80_in[64]_i_1
INFO: [Physopt 32-663] Processed net CHANNEL3C/gpr1.dout_i_reg[24].  Re-placed instance CHANNEL3C/DATA80_in[64]_i_6
INFO: [Physopt 32-662] Processed net CHANNEL3D/CH_N1_reg[0]_7.  Did not re-place instance CHANNEL3D/DATA80_in[64]_i_4
INFO: [Physopt 32-662] Processed net DATA80_in[64].  Did not re-place instance DATA80_in_reg[64]
INFO: [Physopt 32-663] Processed net TDC1_CHA/PINCAPT/ISER_BITS1_reg_n_0_[0].  Re-placed instance TDC1_CHA/PINCAPT/ISER_BITS1_reg[0]
INFO: [Physopt 32-663] Processed net PINCAPT_M40_1/ISER_COUL_0__0.  Re-placed instance PINCAPT_M40_1/ISER_COUL_0
INFO: [Physopt 32-663] Processed net PINCAPT_M40_1/ISER_BITS1_reg_n_0_[0].  Re-placed instance PINCAPT_M40_1/ISER_BITS1_reg[0]
INFO: [Physopt 32-663] Processed net CHANNEL2C/Z_reg_n_0_[8].  Re-placed instance CHANNEL2C/Z_reg[8]
INFO: [Physopt 32-662] Processed net CHANNEL2A/ZS0[14].  Did not re-place instance CHANNEL2A/ZS0_reg[14]
INFO: [Physopt 32-662] Processed net CHANNEL3B/CH_0_reg_n_0_[3].  Did not re-place instance CHANNEL3B/CH_0_reg[3]
INFO: [Physopt 32-662] Processed net CHANNEL1D/CH1_Z_reg_n_0_[15].  Did not re-place instance CHANNEL1D/CH1_Z_reg[15]
INFO: [Physopt 32-662] Processed net CHANNEL1D/Ampl_corr_i_48__8_n_0.  Did not re-place instance CHANNEL1D/Ampl_corr_i_48__8
INFO: [Physopt 32-662] Processed net CHANNEL3B/Ampl_corr_i_50__5_n_0.  Did not re-place instance CHANNEL3B/Ampl_corr_i_50__5
INFO: [Physopt 32-662] Processed net CHANNEL3B/CH_0_reg_n_0_[2].  Did not re-place instance CHANNEL3B/CH_0_reg[2]
INFO: [Physopt 32-662] Processed net CHANNEL3B/CH_0_reg_n_0_[6].  Did not re-place instance CHANNEL3B/CH_0_reg[6]
INFO: [Physopt 32-662] Processed net CHANNEL2C/din_0[10].  Did not re-place instance CHANNEL2C/EVENTFIFO_i_13__0
INFO: [Physopt 32-662] Processed net CHANNEL3B/Ampl_corr_i_43__5_n_0.  Did not re-place instance CHANNEL3B/Ampl_corr_i_43__5
INFO: [Physopt 32-662] Processed net CHANNEL3B/Ampl_corr_i_51__5_n_0.  Did not re-place instance CHANNEL3B/Ampl_corr_i_51__5
INFO: [Physopt 32-662] Processed net CHANNEL1C/CH_0_reg_n_0_[0].  Did not re-place instance CHANNEL1C/CH_0_reg[0]
INFO: [Physopt 32-663] Processed net CHANNEL3B/CH_0_reg_n_0_[9].  Re-placed instance CHANNEL3B/CH_0_reg[9]
INFO: [Physopt 32-663] Processed net CHANNEL1C/A[9].  Re-placed instance CHANNEL1C/Ampl_corr_i_16__9
INFO: [Physopt 32-663] Processed net CHANNEL1C/A[7].  Re-placed instance CHANNEL1C/Ampl_corr_i_18__9
INFO: [Physopt 32-663] Processed net CHANNEL3B/A[10].  Re-placed instance CHANNEL3B/Ampl_corr_i_15__5
INFO: [Physopt 32-662] Processed net CHANNEL1C/Ampl_corr_i_53__9_n_0.  Did not re-place instance CHANNEL1C/Ampl_corr_i_53__9
INFO: [Physopt 32-662] Processed net CHANNEL3B/Ampl_corr_i_36__5_n_0.  Did not re-place instance CHANNEL3B/Ampl_corr_i_36__5
INFO: [Physopt 32-663] Processed net FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i.  Re-placed instance FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
INFO: [Physopt 32-663] Processed net FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ENA_I_32.  Re-placed instance FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__32
INFO: [Physopt 32-663] Processed net FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_28.  Re-placed instance FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_52
INFO: [Physopt 32-662] Processed net CHANNEL1B/Z_reg_n_0_[3].  Did not re-place instance CHANNEL1B/Z_reg[3]
INFO: [Physopt 32-661] Optimized 90 nets.  Re-placed 90 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 90 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 90 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.173 | TNS=-0.832 |
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3477.410 ; gain = 0.000 ; free physical = 15724 ; free virtual = 54241
Phase 4 Single Cell Placement Optimization | Checksum: 149718d48

Time (s): cpu = 00:09:48 ; elapsed = 00:01:58 . Memory (MB): peak = 3477.410 ; gain = 0.000 ; free physical = 15728 ; free virtual = 54246

Phase 5 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 5 Multi Cell Placement Optimization | Checksum: 149718d48

Time (s): cpu = 00:09:48 ; elapsed = 00:01:59 . Memory (MB): peak = 3477.410 ; gain = 0.000 ; free physical = 15731 ; free virtual = 54248

Phase 6 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3477.410 ; gain = 0.000 ; free physical = 15731 ; free virtual = 54248
Phase 6 Rewire | Checksum: 149718d48

Time (s): cpu = 00:09:48 ; elapsed = 00:01:59 . Memory (MB): peak = 3477.410 ; gain = 0.000 ; free physical = 15731 ; free virtual = 54248

Phase 7 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 30 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net CHANNEL2C/Z_reg_n_0_[4]. Replicated 1 times.
INFO: [Physopt 32-571] Net CHANNEL2C/ZS0[15]_i_16__0_n_0 was not replicated.
INFO: [Physopt 32-572] Net CHANNEL1C/Z_reg_n_0_[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-571] Net CHANNEL1C/ZS0[15]_i_16__9_n_0 was not replicated.
INFO: [Physopt 32-572] Net CHANNEL2C/Z_reg_n_0_[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net CHANNEL2B/Z_reg_n_0_[4]. Replicated 1 times.
INFO: [Physopt 32-571] Net CHANNEL2B/ZS0[15]_i_16_n_0 was not replicated.
INFO: [Physopt 32-572] Net CHANNEL1C/Z_reg_n_0_[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net CHANNEL2B/Z_reg_n_0_[5]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net CHANNEL2D/Z_reg_n_0_[4]. Replicated 1 times.
INFO: [Physopt 32-571] Net CHANNEL2D/ZS0[15]_i_16__1_n_0 was not replicated.
INFO: [Physopt 32-572] Net CHANNEL2D/Z_reg_n_0_[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net CHANNEL1B/Z_reg_n_0_[4]. Replicated 1 times.
INFO: [Physopt 32-571] Net CHANNEL1B/ZS0[15]_i_16__10_n_0 was not replicated.
INFO: [Physopt 32-81] Processed net CHANNEL1B/Z_reg_n_0_[5]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net CHANNEL2A/Z_reg_n_0_[4]. Replicated 1 times.
INFO: [Physopt 32-571] Net CHANNEL2A/ZS0[15]_i_16__6_n_0 was not replicated.
INFO: [Physopt 32-572] Net CHANNEL3C/Z_reg_n_0_[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-571] Net CHANNEL3C/ZS0[15]_i_16__3_n_0 was not replicated.
INFO: [Physopt 32-81] Processed net CHANNEL3B/Z_reg_n_0_[4]. Replicated 1 times.
INFO: [Physopt 32-571] Net CHANNEL3B/ZS0[15]_i_16__5_n_0 was not replicated.
INFO: [Physopt 32-81] Processed net CHANNEL2A/Z_reg_n_0_[5]. Replicated 1 times.
INFO: [Physopt 32-232] Optimized 9 nets. Created 9 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 9 nets or cells. Created 9 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.171 | TNS=-0.772 |
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3477.410 ; gain = 0.000 ; free physical = 15684 ; free virtual = 54201
Phase 7 Critical Cell Optimization | Checksum: 1ea49effa

Time (s): cpu = 00:10:47 ; elapsed = 00:02:09 . Memory (MB): peak = 3477.410 ; gain = 0.000 ; free physical = 15694 ; free virtual = 54211

Phase 8 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 3 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net mt_cou_reg[0]_rep__0_n_0. Replicated 4 times.
INFO: [Physopt 32-572] Net CHANNEL2C/Z_reg_n_0_[6] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net CHANNEL2C/Z_reg_n_0_[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 1 net. Created 4 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 4 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.171 | TNS=-0.772 |
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3477.410 ; gain = 0.000 ; free physical = 15695 ; free virtual = 54213
Phase 8 Fanout Optimization | Checksum: 2a7ae28cb

Time (s): cpu = 00:11:04 ; elapsed = 00:02:13 . Memory (MB): peak = 3477.410 ; gain = 0.000 ; free physical = 15695 ; free virtual = 54213

Phase 9 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 250 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net CHANNEL1C/Z_reg_n_0_[5].  Did not re-place instance CHANNEL1C/Z_reg[5]
INFO: [Physopt 32-662] Processed net CHANNEL1C/ZS0[14]_i_2_n_0.  Did not re-place instance CHANNEL1C/ZS0[14]_i_2
INFO: [Physopt 32-662] Processed net CHANNEL1C/ZS0[15]_i_16__9_n_0.  Did not re-place instance CHANNEL1C/ZS0[15]_i_16__9
INFO: [Physopt 32-662] Processed net CHANNEL1C/ZS0[14]_i_6_n_0.  Did not re-place instance CHANNEL1C/ZS0[14]_i_6
INFO: [Physopt 32-662] Processed net CHANNEL1C/ZS0[15]_i_19_n_0.  Did not re-place instance CHANNEL1C/ZS0[15]_i_19
INFO: [Physopt 32-662] Processed net CHANNEL1C/ZS0[15].  Did not re-place instance CHANNEL1C/ZS0_reg[15]
INFO: [Physopt 32-662] Processed net CHANNEL2C/Z_reg_n_0_[5].  Did not re-place instance CHANNEL2C/Z_reg[5]
INFO: [Physopt 32-662] Processed net CHANNEL2C/ZS0[14]_i_2_n_0.  Did not re-place instance CHANNEL2C/ZS0[14]_i_2
INFO: [Physopt 32-662] Processed net CHANNEL2C/ZS0[15]_i_16__0_n_0.  Did not re-place instance CHANNEL2C/ZS0[15]_i_16__0
INFO: [Physopt 32-662] Processed net CHANNEL2C/ZS0[14]_i_6_n_0.  Did not re-place instance CHANNEL2C/ZS0[14]_i_6
INFO: [Physopt 32-662] Processed net CHANNEL2C/ZS0[15]_i_19_n_0.  Did not re-place instance CHANNEL2C/ZS0[15]_i_19
INFO: [Physopt 32-662] Processed net CHANNEL2C/ZS0[15].  Did not re-place instance CHANNEL2C/ZS0_reg[15]
INFO: [Physopt 32-662] Processed net CHANNEL2C/Z_reg_n_0_[4]_repN.  Did not re-place instance CHANNEL2C/Z_reg[4]_replica
INFO: [Physopt 32-662] Processed net CHANNEL1C/Z_reg_n_0_[4].  Did not re-place instance CHANNEL1C/Z_reg[4]
INFO: [Physopt 32-662] Processed net CHANNEL2B/Z_reg_n_0_[4]_repN.  Did not re-place instance CHANNEL2B/Z_reg[4]_replica
INFO: [Physopt 32-662] Processed net CHANNEL2B/ZS0[14]_i_2_n_0.  Did not re-place instance CHANNEL2B/ZS0[14]_i_2
INFO: [Physopt 32-662] Processed net CHANNEL2B/ZS0[15]_i_16_n_0.  Did not re-place instance CHANNEL2B/ZS0[15]_i_16
INFO: [Physopt 32-662] Processed net CHANNEL2B/ZS0[14]_i_6_n_0.  Did not re-place instance CHANNEL2B/ZS0[14]_i_6
INFO: [Physopt 32-662] Processed net CHANNEL2B/ZS0[15]_i_19_n_0.  Did not re-place instance CHANNEL2B/ZS0[15]_i_19
INFO: [Physopt 32-662] Processed net CHANNEL2B/ZS0[15].  Did not re-place instance CHANNEL2B/ZS0_reg[15]
INFO: [Physopt 32-662] Processed net CHANNEL2B/Z_reg_n_0_[5]_repN.  Did not re-place instance CHANNEL2B/Z_reg[5]_replica
INFO: [Physopt 32-662] Processed net CHANNEL2D/Z_reg_n_0_[5].  Did not re-place instance CHANNEL2D/Z_reg[5]
INFO: [Physopt 32-662] Processed net CHANNEL2D/ZS0[14]_i_2_n_0.  Did not re-place instance CHANNEL2D/ZS0[14]_i_2
INFO: [Physopt 32-662] Processed net CHANNEL2D/ZS0[15]_i_16__1_n_0.  Did not re-place instance CHANNEL2D/ZS0[15]_i_16__1
INFO: [Physopt 32-662] Processed net CHANNEL2D/ZS0[14]_i_6_n_0.  Did not re-place instance CHANNEL2D/ZS0[14]_i_6
INFO: [Physopt 32-662] Processed net CHANNEL2D/ZS0[15]_i_19_n_0.  Did not re-place instance CHANNEL2D/ZS0[15]_i_19
INFO: [Physopt 32-662] Processed net CHANNEL2D/ZS0[15].  Did not re-place instance CHANNEL2D/ZS0_reg[15]
INFO: [Physopt 32-662] Processed net CHANNEL2D/Z_reg_n_0_[4]_repN.  Did not re-place instance CHANNEL2D/Z_reg[4]_replica
INFO: [Physopt 32-662] Processed net CHANNEL1B/Z_reg_n_0_[4]_repN.  Did not re-place instance CHANNEL1B/Z_reg[4]_replica
INFO: [Physopt 32-662] Processed net CHANNEL1B/ZS0[14]_i_2_n_0.  Did not re-place instance CHANNEL1B/ZS0[14]_i_2
INFO: [Physopt 32-662] Processed net CHANNEL1B/ZS0[15]_i_16__10_n_0.  Did not re-place instance CHANNEL1B/ZS0[15]_i_16__10
INFO: [Physopt 32-662] Processed net CHANNEL1B/ZS0[14]_i_6_n_0.  Did not re-place instance CHANNEL1B/ZS0[14]_i_6
INFO: [Physopt 32-662] Processed net CHANNEL1B/ZS0[15]_i_19_n_0.  Did not re-place instance CHANNEL1B/ZS0[15]_i_19
INFO: [Physopt 32-662] Processed net CHANNEL1B/ZS0[15].  Did not re-place instance CHANNEL1B/ZS0_reg[15]
INFO: [Physopt 32-662] Processed net CHANNEL3C/Z_reg_n_0_[5].  Did not re-place instance CHANNEL3C/Z_reg[5]
INFO: [Physopt 32-662] Processed net CHANNEL3C/ZS0[14]_i_2_n_0.  Did not re-place instance CHANNEL3C/ZS0[14]_i_2
INFO: [Physopt 32-662] Processed net CHANNEL3C/ZS0[15]_i_16__3_n_0.  Did not re-place instance CHANNEL3C/ZS0[15]_i_16__3
INFO: [Physopt 32-662] Processed net CHANNEL3C/ZS0[14]_i_6_n_0.  Did not re-place instance CHANNEL3C/ZS0[14]_i_6
INFO: [Physopt 32-662] Processed net CHANNEL3C/ZS0[15]_i_19_n_0.  Did not re-place instance CHANNEL3C/ZS0[15]_i_19
INFO: [Physopt 32-662] Processed net CHANNEL3C/ZS0[15].  Did not re-place instance CHANNEL3C/ZS0_reg[15]
INFO: [Physopt 32-662] Processed net CHANNEL1B/Z_reg_n_0_[5]_repN.  Did not re-place instance CHANNEL1B/Z_reg[5]_replica
INFO: [Physopt 32-662] Processed net CHANNEL2A/Z_reg_n_0_[4]_repN.  Did not re-place instance CHANNEL2A/Z_reg[4]_replica
INFO: [Physopt 32-662] Processed net CHANNEL2A/ZS0[14]_i_2_n_0.  Did not re-place instance CHANNEL2A/ZS0[14]_i_2
INFO: [Physopt 32-662] Processed net CHANNEL2A/ZS0[15]_i_16__6_n_0.  Did not re-place instance CHANNEL2A/ZS0[15]_i_16__6
INFO: [Physopt 32-662] Processed net CHANNEL2A/ZS0[14]_i_6_n_0.  Did not re-place instance CHANNEL2A/ZS0[14]_i_6
INFO: [Physopt 32-662] Processed net CHANNEL2A/ZS0[15]_i_19_n_0.  Did not re-place instance CHANNEL2A/ZS0[15]_i_19
INFO: [Physopt 32-662] Processed net CHANNEL2A/ZS0[15].  Did not re-place instance CHANNEL2A/ZS0_reg[15]
INFO: [Physopt 32-662] Processed net CHANNEL3B/Z_reg_n_0_[5].  Did not re-place instance CHANNEL3B/Z_reg[5]
INFO: [Physopt 32-662] Processed net CHANNEL3B/ZS0[14]_i_2_n_0.  Did not re-place instance CHANNEL3B/ZS0[14]_i_2
INFO: [Physopt 32-662] Processed net CHANNEL3B/ZS0[15]_i_16__5_n_0.  Did not re-place instance CHANNEL3B/ZS0[15]_i_16__5
INFO: [Physopt 32-662] Processed net CHANNEL3B/ZS0[14]_i_6_n_0.  Did not re-place instance CHANNEL3B/ZS0[14]_i_6
INFO: [Physopt 32-662] Processed net CHANNEL3B/ZS0[15]_i_19_n_0.  Did not re-place instance CHANNEL3B/ZS0[15]_i_19
INFO: [Physopt 32-662] Processed net CHANNEL3B/ZS0[15].  Did not re-place instance CHANNEL3B/ZS0_reg[15]
INFO: [Physopt 32-662] Processed net CHANNEL2A/Z_reg_n_0_[5]_repN.  Did not re-place instance CHANNEL2A/Z_reg[5]_replica
INFO: [Physopt 32-662] Processed net CHANNEL3B/Z_reg_n_0_[4]_repN.  Did not re-place instance CHANNEL3B/Z_reg[4]_replica
INFO: [Physopt 32-662] Processed net CHANNEL3A/Z_reg_n_0_[5].  Did not re-place instance CHANNEL3A/Z_reg[5]
INFO: [Physopt 32-662] Processed net CHANNEL3A/ZS0[14]_i_2_n_0.  Did not re-place instance CHANNEL3A/ZS0[14]_i_2
INFO: [Physopt 32-662] Processed net CHANNEL3A/ZS0[15]_i_16__2_n_0.  Did not re-place instance CHANNEL3A/ZS0[15]_i_16__2
INFO: [Physopt 32-662] Processed net CHANNEL3A/ZS0[14]_i_6_n_0.  Did not re-place instance CHANNEL3A/ZS0[14]_i_6
INFO: [Physopt 32-662] Processed net CHANNEL3A/ZS0[15]_i_19_n_0.  Did not re-place instance CHANNEL3A/ZS0[15]_i_19
INFO: [Physopt 32-662] Processed net CHANNEL3A/ZS0[15].  Did not re-place instance CHANNEL3A/ZS0_reg[15]
INFO: [Physopt 32-662] Processed net CHANNEL3C/Z_reg_n_0_[4].  Did not re-place instance CHANNEL3C/Z_reg[4]
INFO: [Physopt 32-662] Processed net CHANNEL3D/Z_reg_n_0_[5].  Did not re-place instance CHANNEL3D/Z_reg[5]
INFO: [Physopt 32-662] Processed net CHANNEL3D/ZS0[14]_i_2_n_0.  Did not re-place instance CHANNEL3D/ZS0[14]_i_2
INFO: [Physopt 32-662] Processed net CHANNEL3D/ZS0[15]_i_16__4_n_0.  Did not re-place instance CHANNEL3D/ZS0[15]_i_16__4
INFO: [Physopt 32-662] Processed net CHANNEL3D/ZS0[14]_i_6_n_0.  Did not re-place instance CHANNEL3D/ZS0[14]_i_6
INFO: [Physopt 32-662] Processed net CHANNEL3D/ZS0[15]_i_19_n_0.  Did not re-place instance CHANNEL3D/ZS0[15]_i_19
INFO: [Physopt 32-662] Processed net CHANNEL3D/ZS0[15].  Did not re-place instance CHANNEL3D/ZS0_reg[15]
INFO: [Physopt 32-662] Processed net CHANNEL3A/Z_reg_n_0_[4].  Did not re-place instance CHANNEL3A/Z_reg[4]
INFO: [Physopt 32-662] Processed net CHANNEL1D/Z_reg_n_0_[5].  Did not re-place instance CHANNEL1D/Z_reg[5]
INFO: [Physopt 32-662] Processed net CHANNEL1D/ZS0[14]_i_2_n_0.  Did not re-place instance CHANNEL1D/ZS0[14]_i_2
INFO: [Physopt 32-662] Processed net CHANNEL1D/ZS0[15]_i_16__8_n_0.  Did not re-place instance CHANNEL1D/ZS0[15]_i_16__8
INFO: [Physopt 32-662] Processed net CHANNEL1D/ZS0[14]_i_6_n_0.  Did not re-place instance CHANNEL1D/ZS0[14]_i_6
INFO: [Physopt 32-662] Processed net CHANNEL1D/ZS0[15]_i_19_n_0.  Did not re-place instance CHANNEL1D/ZS0[15]_i_19
INFO: [Physopt 32-662] Processed net CHANNEL1D/ZS0[15].  Did not re-place instance CHANNEL1D/ZS0_reg[15]
INFO: [Physopt 32-662] Processed net CHANNEL1C/ZS0[10]_i_21_n_0.  Did not re-place instance CHANNEL1C/ZS0[10]_i_21
INFO: [Physopt 32-662] Processed net CHANNEL1C/ZS0[14].  Did not re-place instance CHANNEL1C/ZS0_reg[14]
INFO: [Physopt 32-662] Processed net CHANNEL2C/ZS0[14].  Did not re-place instance CHANNEL2C/ZS0_reg[14]
INFO: [Physopt 32-662] Processed net CHANNEL2B/Z_reg_n_0_[3].  Did not re-place instance CHANNEL2B/Z_reg[3]
INFO: [Physopt 32-662] Processed net CHANNEL2B/ZS0[15]_i_8_n_0.  Did not re-place instance CHANNEL2B/ZS0[15]_i_8
INFO: [Physopt 32-662] Processed net CHANNEL2B/ZS0[15]_i_12_n_0.  Did not re-place instance CHANNEL2B/ZS0[15]_i_12
INFO: [Physopt 32-662] Processed net CHANNEL1B/Z_reg_n_0_[3].  Did not re-place instance CHANNEL1B/Z_reg[3]
INFO: [Physopt 32-663] Processed net CHANNEL1B/ZS0[10]_i_14__10_n_0.  Re-placed instance CHANNEL1B/ZS0[10]_i_14__10
INFO: [Physopt 32-662] Processed net CHANNEL1B/ZS0[10]_i_4_n_0.  Did not re-place instance CHANNEL1B/ZS0[10]_i_4
INFO: [Physopt 32-662] Processed net CHANNEL1B/ZS0[10]_i_18__10_n_0.  Did not re-place instance CHANNEL1B/ZS0[10]_i_18__10
INFO: [Physopt 32-662] Processed net CHANNEL1B/ZS0[10]_i_8_n_0.  Did not re-place instance CHANNEL1B/ZS0[10]_i_8
INFO: [Physopt 32-662] Processed net CHANNEL1B/ZS0[12].  Did not re-place instance CHANNEL1B/ZS0_reg[12]
INFO: [Physopt 32-662] Processed net CHANNEL2C/Z_reg_n_0_[7].  Did not re-place instance CHANNEL2C/Z_reg[7]
INFO: [Physopt 32-662] Processed net CHANNEL3D/Z_reg_n_0_[4].  Did not re-place instance CHANNEL3D/Z_reg[4]
INFO: [Physopt 32-663] Processed net CHANNEL3B/RD_FIFO_i_17__5_n_0.  Re-placed instance CHANNEL3B/RD_FIFO_i_17__5
INFO: [Physopt 32-663] Processed net CHANNEL2C/ZS0[15]_i_9_n_0.  Re-placed instance CHANNEL2C/ZS0[15]_i_9
INFO: [Physopt 32-662] Processed net CHANNEL2C/ZS0[15]_i_13_n_0.  Did not re-place instance CHANNEL2C/ZS0[15]_i_13
INFO: [Physopt 32-663] Processed net CHANNEL3B/EVENTFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout[24].  Re-placed instance CHANNEL3B/EVENTFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[24]
INFO: [Physopt 32-663] Processed net CHANNEL3B/RD_FIFO_i_19__5_n_0.  Re-placed instance CHANNEL3B/RD_FIFO_i_19__5
INFO: [Physopt 32-662] Processed net CHANNEL3B/RD_FIFO_i_25__4_n_0.  Did not re-place instance CHANNEL3B/RD_FIFO_i_25__4
INFO: [Physopt 32-662] Processed net CHANNEL3B/plusOp[3].  Did not re-place instance CHANNEL3B/RD_FIFO_i_3__5
INFO: [Physopt 32-662] Processed net CHANNEL3A/CH_trig_f_reg_0.  Did not re-place instance CHANNEL3A/CH_trig_f_reg
INFO: [Physopt 32-662] Processed net TDC3_CHA/TDCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/dout[1].  Did not re-place instance TDC3_CHA/TDCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/dout_i_reg[1]
INFO: [Physopt 32-663] Processed net CHANNEL3A/CH_t_trig0.  Re-placed instance CHANNEL3A/CH_t_trig1_i_2__2
INFO: [Physopt 32-662] Processed net CHANNEL3A/CH_trig_f_i_1__2_n_0.  Did not re-place instance CHANNEL3A/CH_trig_f_i_1__2
INFO: [Physopt 32-662] Processed net CHANNEL3A/CH_trig_f_i_2__2_n_0.  Did not re-place instance CHANNEL3A/CH_trig_f_i_2__2
INFO: [Physopt 32-662] Processed net CHANNEL3A/CH_trig_f_i_3__2_n_0.  Did not re-place instance CHANNEL3A/CH_trig_f_i_3__2
INFO: [Physopt 32-662] Processed net CH_t_trig1_i_6__2_n_0.  Did not re-place instance CH_t_trig1_i_6__2
INFO: [Physopt 32-663] Processed net TDC3_CHA/TDC3A[8].  Re-placed instance TDC3_CHA/CH_TIME1[11]_i_4__2
INFO: [Physopt 32-662] Processed net CHANNEL3A/ZS0[15]_i_13_n_0.  Did not re-place instance CHANNEL3A/ZS0[15]_i_13
INFO: [Physopt 32-663] Processed net CHANNEL3A/ZS0[15]_i_23_n_0.  Re-placed instance CHANNEL3A/ZS0[15]_i_23
INFO: [Physopt 32-663] Processed net CHANNEL2A/A[12].  Re-placed instance CHANNEL2A/Ampl_corr_i_13__6
INFO: [Physopt 32-663] Processed net CHANNEL2D/Z_reg_n_0_[7].  Re-placed instance CHANNEL2D/Z_reg[7]
INFO: [Common 17-14] Message 'Physopt 32-663' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-662] Processed net CHANNEL2D/ZS0[15]_i_8_n_0.  Did not re-place instance CHANNEL2D/ZS0[15]_i_8
INFO: [Physopt 32-662] Processed net CHANNEL2A/Ampl_corr_i_57__6_n_0.  Did not re-place instance CHANNEL2A/Ampl_corr_i_57__6
INFO: [Physopt 32-662] Processed net CHANNEL2D/ZS0[15]_i_12_n_0.  Did not re-place instance CHANNEL2D/ZS0[15]_i_12
INFO: [Physopt 32-662] Processed net CHANNEL3B/ZS0[15]_i_13_n_0.  Did not re-place instance CHANNEL3B/ZS0[15]_i_13
INFO: [Physopt 32-662] Processed net CHANNEL1B/ZS0[14].  Did not re-place instance CHANNEL1B/ZS0_reg[14]
INFO: [Physopt 32-662] Processed net CHANNEL2D/RD_FIFO_i_18__1_n_0.  Did not re-place instance CHANNEL2D/RD_FIFO_i_18__1
INFO: [Physopt 32-662] Processed net CHANNEL2D/plusOp[3].  Did not re-place instance CHANNEL2D/RD_FIFO_i_2__1
INFO: [Physopt 32-662] Processed net CHANNEL1D/Z_reg_n_0_[4].  Did not re-place instance CHANNEL1D/Z_reg[4]
INFO: [Physopt 32-662] Processed net CHANNEL3C/Z_reg_n_0_[2].  Did not re-place instance CHANNEL3C/Z_reg[2]
INFO: [Physopt 32-662] Processed net CHANNEL3C/ZS0[15]_i_9_n_0.  Did not re-place instance CHANNEL3C/ZS0[15]_i_9
INFO: [Physopt 32-662] Processed net CHANNEL3C/ZS0[15]_i_13_n_0.  Did not re-place instance CHANNEL3C/ZS0[15]_i_13
INFO: [Physopt 32-662] Processed net CHANNEL3C/Z_reg_n_0_[3].  Did not re-place instance CHANNEL3C/Z_reg[3]
INFO: [Physopt 32-662] Processed net CHANNEL2B/Z_reg_n_0_[7].  Did not re-place instance CHANNEL2B/Z_reg[7]
INFO: [Physopt 32-662] Processed net CHANNEL2C/ZS0[15]_i_8_n_0.  Did not re-place instance CHANNEL2C/ZS0[15]_i_8
INFO: [Physopt 32-662] Processed net CHANNEL3C/ZS0[15]_i_8_n_0.  Did not re-place instance CHANNEL3C/ZS0[15]_i_8
INFO: [Physopt 32-662] Processed net CHANNEL2C/ZS0[15]_i_12_n_0.  Did not re-place instance CHANNEL2C/ZS0[15]_i_12
INFO: [Physopt 32-662] Processed net CHANNEL3B/ZS0[15]_i_12_n_0.  Did not re-place instance CHANNEL3B/ZS0[15]_i_12
INFO: [Physopt 32-662] Processed net CHANNEL3C/ZS0[15]_i_12_n_0.  Did not re-place instance CHANNEL3C/ZS0[15]_i_12
INFO: [Physopt 32-662] Processed net CHANNEL1C/ZS0[10]_i_20_n_0.  Did not re-place instance CHANNEL1C/ZS0[10]_i_20
INFO: [Physopt 32-662] Processed net CHANNEL3B/ZS0[14]_i_7_n_0.  Did not re-place instance CHANNEL3B/ZS0[14]_i_7
INFO: [Physopt 32-662] Processed net PINCAPT_M40_3/ptime[0]_i_1_n_0.  Did not re-place instance PINCAPT_M40_3/ptime[0]_i_1
INFO: [Physopt 32-662] Processed net PINCAPT_M40_3/D[0].  Did not re-place instance PINCAPT_M40_3/ptime_reg[0]
INFO: [Physopt 32-662] Processed net CHANNEL2B/Z_reg_n_0_[2].  Did not re-place instance CHANNEL2B/Z_reg[2]
INFO: [Physopt 32-662] Processed net CHANNEL2B/ZS0[15]_i_9_n_0.  Did not re-place instance CHANNEL2B/ZS0[15]_i_9
INFO: [Physopt 32-662] Processed net CHANNEL1A/Ampl_corr_i_49__7_n_0.  Did not re-place instance CHANNEL1A/Ampl_corr_i_49__7
INFO: [Physopt 32-662] Processed net CHANNEL2A/Z_reg_n_0_[2].  Did not re-place instance CHANNEL2A/Z_reg[2]
INFO: [Physopt 32-662] Processed net TDC1_CHA/PINCAPT/ISER_COUL_0.  Did not re-place instance TDC1_CHA/PINCAPT/ISER_COUL_0__1__0
INFO: [Physopt 32-662] Processed net CHANNEL2A/ZS0[15]_i_13_n_0.  Did not re-place instance CHANNEL2A/ZS0[15]_i_13
INFO: [Physopt 32-662] Processed net TDC1_CHA/PINCAPT/ptime[0]_i_1__7_n_0.  Did not re-place instance TDC1_CHA/PINCAPT/ptime[0]_i_1__7
INFO: [Physopt 32-662] Processed net TDC1_CHA/PINCAPT/D[0].  Did not re-place instance TDC1_CHA/PINCAPT/ptime_reg[0]
INFO: [Physopt 32-662] Processed net CHANNEL3C/ZS0[14]_i_25_n_0.  Did not re-place instance CHANNEL3C/ZS0[14]_i_25
INFO: [Physopt 32-662] Processed net CHANNEL2C/Z_reg_n_0_[6].  Did not re-place instance CHANNEL2C/Z_reg[6]
INFO: [Physopt 32-662] Processed net CHANNEL1B/ZS0[15]_i_8_n_0.  Did not re-place instance CHANNEL1B/ZS0[15]_i_8
INFO: [Physopt 32-662] Processed net CHANNEL1B/ZS0[15]_i_12_n_0.  Did not re-place instance CHANNEL1B/ZS0[15]_i_12
INFO: [Physopt 32-662] Processed net CHANNEL2C/ZS0[15]_i_24_n_0.  Did not re-place instance CHANNEL2C/ZS0[15]_i_24
INFO: [Physopt 32-662] Processed net TRG0/TT_mode_reg_0[1].  Did not re-place instance TRG0/tao[1]_i_1
INFO: [Physopt 32-662] Processed net TRG0/p_1_in[1].  Did not re-place instance TRG0/tao[1]_i_2
INFO: [Physopt 32-662] Processed net CHANNEL1B/CH_0_reg_n_0_[1].  Did not re-place instance CHANNEL1B/CH_0_reg[1]
INFO: [Physopt 32-662] Processed net CHANNEL1B/Ampl_corr_i_52__10_n_0.  Did not re-place instance CHANNEL1B/Ampl_corr_i_52__10
INFO: [Physopt 32-662] Processed net FitGbtPrg/Event_Selector_comp/FSM_STATE[1]_i_2_n_0.  Did not re-place instance FitGbtPrg/Event_Selector_comp/FSM_STATE[1]_i_2
INFO: [Physopt 32-662] Processed net FitGbtPrg/Event_Selector_comp/FSM_STATE[1]_i_3_n_0.  Did not re-place instance FitGbtPrg/Event_Selector_comp/FSM_STATE[1]_i_3
INFO: [Physopt 32-662] Processed net FitGbtPrg/Event_Selector_comp/rdh_close_cmd.  Did not re-place instance FitGbtPrg/Event_Selector_comp/rdh_close_cmd_reg
INFO: [Physopt 32-662] Processed net FitGbtPrg/Event_Selector_comp/is_hbtrg_cmd.  Did not re-place instance FitGbtPrg/Event_Selector_comp/is_hbtrg_cmd_reg
INFO: [Physopt 32-662] Processed net CHANNEL1A/Ampl_corr_i_55__7_n_0.  Did not re-place instance CHANNEL1A/Ampl_corr_i_55__7
INFO: [Physopt 32-662] Processed net CHANNEL2B/ZS0[14].  Did not re-place instance CHANNEL2B/ZS0_reg[14]
INFO: [Physopt 32-662] Processed net CHANNEL1A/Z_reg_n_0_[4].  Did not re-place instance CHANNEL1A/Z_reg[4]
INFO: [Physopt 32-662] Processed net CHANNEL1A/ZS0[14]_i_2_n_0.  Did not re-place instance CHANNEL1A/ZS0[14]_i_2
INFO: [Physopt 32-662] Processed net CHANNEL1A/ZS0[15]_i_16__7_n_0.  Did not re-place instance CHANNEL1A/ZS0[15]_i_16__7
INFO: [Physopt 32-662] Processed net CHANNEL1A/ZS0[14]_i_6_n_0.  Did not re-place instance CHANNEL1A/ZS0[14]_i_6
INFO: [Physopt 32-662] Processed net CHANNEL1A/ZS0[15]_i_19_n_0.  Did not re-place instance CHANNEL1A/ZS0[15]_i_19
INFO: [Physopt 32-662] Processed net CHANNEL1A/ZS0[15].  Did not re-place instance CHANNEL1A/ZS0_reg[15]
INFO: [Physopt 32-662] Processed net CHANNEL3C/Z_reg_n_0_[8].  Did not re-place instance CHANNEL3C/Z_reg[8]
INFO: [Physopt 32-662] Processed net TDC2_CHA/PINCAPT/ptime[0]_i_1__6_n_0.  Did not re-place instance TDC2_CHA/PINCAPT/ptime[0]_i_1__6
INFO: [Physopt 32-662] Processed net TDC2_CHA/PINCAPT/D[0].  Did not re-place instance TDC2_CHA/PINCAPT/ptime_reg[0]
INFO: [Physopt 32-662] Processed net CHANNEL2D/ZS0[15]_i_13_n_0.  Did not re-place instance CHANNEL2D/ZS0[15]_i_13
INFO: [Physopt 32-662] Processed net CHANNEL1C/Z_reg_n_0_[3].  Did not re-place instance CHANNEL1C/Z_reg[3]
INFO: [Physopt 32-662] Processed net CHANNEL1B/ZS0[15]_i_9_n_0.  Did not re-place instance CHANNEL1B/ZS0[15]_i_9
INFO: [Physopt 32-662] Processed net CHANNEL1C/ZS0[14]_i_25_n_0.  Did not re-place instance CHANNEL1C/ZS0[14]_i_25
INFO: [Physopt 32-662] Processed net CHANNEL1D/ZS0[15]_i_9_n_0.  Did not re-place instance CHANNEL1D/ZS0[15]_i_9
INFO: [Physopt 32-662] Processed net FitGbtPrg/Event_Selector_comp/read_trigger_cmd.  Did not re-place instance FitGbtPrg/Event_Selector_comp/read_trigger_cmd_reg
INFO: [Physopt 32-662] Processed net CHANNEL1D/ZS0[15]_i_13_n_0.  Did not re-place instance CHANNEL1D/ZS0[15]_i_13
INFO: [Physopt 32-662] Processed net FitGbtPrg/Event_Selector_comp/data_reject_cmd.  Did not re-place instance FitGbtPrg/Event_Selector_comp/data_reject_cmd_reg
INFO: [Physopt 32-662] Processed net CHANNEL2D/ZS0[14].  Did not re-place instance CHANNEL2D/ZS0_reg[14]
INFO: [Physopt 32-662] Processed net CHANNEL2D/ZS0[10]_i_14__1_n_0.  Did not re-place instance CHANNEL2D/ZS0[10]_i_14__1
INFO: [Physopt 32-662] Processed net CHANNEL2D/ZS0[10]_i_4_n_0.  Did not re-place instance CHANNEL2D/ZS0[10]_i_4
INFO: [Physopt 32-662] Processed net CHANNEL2D/ZS0[10]_i_18__1_n_0.  Did not re-place instance CHANNEL2D/ZS0[10]_i_18__1
INFO: [Physopt 32-662] Processed net CHANNEL2D/ZS0[10]_i_8_n_0.  Did not re-place instance CHANNEL2D/ZS0[10]_i_8
INFO: [Physopt 32-662] Processed net CHANNEL1C/Z_reg_n_0_[6]_repN.  Did not re-place instance CHANNEL1C/Z_reg[6]_replica
INFO: [Physopt 32-662] Processed net CHANNEL1C/CH_0_reg_n_0_[0].  Did not re-place instance CHANNEL1C/CH_0_reg[0]
INFO: [Physopt 32-662] Processed net CHANNEL1C/p_4_out[6].  Did not re-place instance CHANNEL1C/Z[6]_i_1__9
INFO: [Physopt 32-662] Processed net TDC1_CHB/PINCAPT/ISER_COUL_0.  Did not re-place instance TDC1_CHB/PINCAPT/ISER_COUL_0__1__1
INFO: [Physopt 32-662] Processed net CHANNEL1A/Ampl_corr_i_56__7_n_0.  Did not re-place instance CHANNEL1A/Ampl_corr_i_56__7
INFO: [Physopt 32-662] Processed net CHANNEL1C/Ampl_corr_i_53__9_n_0.  Did not re-place instance CHANNEL1C/Ampl_corr_i_53__9
INFO: [Physopt 32-662] Processed net TDC1_CHB/PINCAPT/ptime[0]_i_1__10_n_0.  Did not re-place instance TDC1_CHB/PINCAPT/ptime[0]_i_1__10
INFO: [Physopt 32-662] Processed net CHANNEL2D/ZS0[12].  Did not re-place instance CHANNEL2D/ZS0_reg[12]
INFO: [Physopt 32-662] Processed net TDC1_CHB/PINCAPT/D[0].  Did not re-place instance TDC1_CHB/PINCAPT/ptime_reg[0]
INFO: [Physopt 32-662] Processed net CHANNEL3C/Z_reg_n_0_[1].  Did not re-place instance CHANNEL3C/Z_reg[1]
INFO: [Physopt 32-662] Processed net CHANNEL3D/Ampl_corr_i_56__4_n_0.  Did not re-place instance CHANNEL3D/Ampl_corr_i_56__4
INFO: [Physopt 32-662] Processed net CHANNEL2B/Z_reg_n_0_[4].  Did not re-place instance CHANNEL2B/Z_reg[4]
INFO: [Physopt 32-662] Processed net FitGbtPrg/Event_Selector_comp/data_ndwords_cmd_reg_n_0_[0].  Did not re-place instance FitGbtPrg/Event_Selector_comp/data_ndwords_cmd_reg[0]
INFO: [Physopt 32-662] Processed net CHANNEL2B/ZS0[15]_i_13_n_0.  Did not re-place instance CHANNEL2B/ZS0[15]_i_13
INFO: [Physopt 32-662] Processed net PINCAPT_M40_1/ISER_COUL_0__0.  Did not re-place instance PINCAPT_M40_1/ISER_COUL_0
INFO: [Physopt 32-662] Processed net PINCAPT_M40_1/ptime[0]_i_1_n_0.  Did not re-place instance PINCAPT_M40_1/ptime[0]_i_1
INFO: [Physopt 32-662] Processed net PINCAPT_M40_1/D[0].  Did not re-place instance PINCAPT_M40_1/ptime_reg[0]
INFO: [Physopt 32-661] Optimized 68 nets.  Re-placed 68 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 68 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 68 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.171 | TNS=-0.772 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3477.410 ; gain = 0.000 ; free physical = 15681 ; free virtual = 54198
Phase 9 Single Cell Placement Optimization | Checksum: 277721ee2

Time (s): cpu = 00:19:23 ; elapsed = 00:03:39 . Memory (MB): peak = 3477.410 ; gain = 0.000 ; free physical = 15681 ; free virtual = 54198

Phase 10 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 10 Multi Cell Placement Optimization | Checksum: 277721ee2

Time (s): cpu = 00:19:23 ; elapsed = 00:03:39 . Memory (MB): peak = 3477.410 ; gain = 0.000 ; free physical = 15681 ; free virtual = 54198

Phase 11 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3477.410 ; gain = 0.000 ; free physical = 15681 ; free virtual = 54198
Phase 11 Rewire | Checksum: 277721ee2

Time (s): cpu = 00:19:24 ; elapsed = 00:03:39 . Memory (MB): peak = 3477.410 ; gain = 0.000 ; free physical = 15681 ; free virtual = 54198

Phase 12 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 30 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net CHANNEL2C/Z_reg_n_0_[5]. Replicated 1 times.
INFO: [Physopt 32-572] Net CHANNEL2C/Z_reg_n_0_[4]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net CHANNEL2B/Z_reg_n_0_[4]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-571] Net CHANNEL2B/ZS0[15]_i_16_n_0 was not replicated.
INFO: [Physopt 32-81] Processed net CHANNEL2B/Z_reg_n_0_[5]_repN. Replicated 1 times.
INFO: [Physopt 32-572] Net CHANNEL2D/Z_reg_n_0_[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net CHANNEL2D/Z_reg_n_0_[4]_repN. Replicated 1 times.
INFO: [Physopt 32-572] Net CHANNEL1B/Z_reg_n_0_[4]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-571] Net CHANNEL1B/ZS0[15]_i_16__10_n_0 was not replicated.
INFO: [Physopt 32-572] Net CHANNEL3C/Z_reg_n_0_[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net CHANNEL1B/Z_reg_n_0_[5]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net CHANNEL2A/Z_reg_n_0_[4]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-571] Net CHANNEL2A/ZS0[15]_i_16__6_n_0 was not replicated.
INFO: [Physopt 32-572] Net CHANNEL3B/Z_reg_n_0_[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net CHANNEL2A/Z_reg_n_0_[5]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net CHANNEL3B/Z_reg_n_0_[4]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net CHANNEL3A/Z_reg_n_0_[5]. Replicated 1 times.
INFO: [Physopt 32-571] Net CHANNEL3A/ZS0[15]_i_16__2_n_0 was not replicated.
INFO: [Physopt 32-572] Net CHANNEL3C/Z_reg_n_0_[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net CHANNEL3D/Z_reg_n_0_[5]. Replicated 1 times.
INFO: [Physopt 32-232] Optimized 5 nets. Created 5 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 5 nets or cells. Created 5 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.171 | TNS=-0.746 |
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3477.410 ; gain = 0.000 ; free physical = 15694 ; free virtual = 54236
Phase 12 Critical Cell Optimization | Checksum: 1a3140f8a

Time (s): cpu = 00:20:27 ; elapsed = 00:03:52 . Memory (MB): peak = 3477.410 ; gain = 0.000 ; free physical = 15692 ; free virtual = 54235

Phase 13 SLR Crossing Optimization
Phase 13 SLR Crossing Optimization | Checksum: 1a3140f8a

Time (s): cpu = 00:20:27 ; elapsed = 00:03:52 . Memory (MB): peak = 3477.410 ; gain = 0.000 ; free physical = 15689 ; free virtual = 54235

Phase 14 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 14 Fanout Optimization | Checksum: 1a3140f8a

Time (s): cpu = 00:20:28 ; elapsed = 00:03:52 . Memory (MB): peak = 3477.410 ; gain = 0.000 ; free physical = 15678 ; free virtual = 54233

Phase 15 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 187 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net CHANNEL1C/Z_reg_n_0_[5].  Did not re-place instance CHANNEL1C/Z_reg[5]
INFO: [Physopt 32-662] Processed net CHANNEL1C/ZS0[14]_i_2_n_0.  Did not re-place instance CHANNEL1C/ZS0[14]_i_2
INFO: [Physopt 32-662] Processed net CHANNEL1C/ZS0[15]_i_16__9_n_0.  Did not re-place instance CHANNEL1C/ZS0[15]_i_16__9
INFO: [Physopt 32-662] Processed net CHANNEL1C/ZS0[14]_i_6_n_0.  Did not re-place instance CHANNEL1C/ZS0[14]_i_6
INFO: [Physopt 32-662] Processed net CHANNEL1C/ZS0[15]_i_19_n_0.  Did not re-place instance CHANNEL1C/ZS0[15]_i_19
INFO: [Physopt 32-662] Processed net CHANNEL1C/ZS0[15].  Did not re-place instance CHANNEL1C/ZS0_reg[15]
INFO: [Physopt 32-662] Processed net CHANNEL2C/Z_reg_n_0_[4]_repN.  Did not re-place instance CHANNEL2C/Z_reg[4]_replica
INFO: [Physopt 32-662] Processed net CHANNEL2C/ZS0[14]_i_2_n_0.  Did not re-place instance CHANNEL2C/ZS0[14]_i_2
INFO: [Physopt 32-662] Processed net CHANNEL2C/ZS0[15]_i_16__0_n_0.  Did not re-place instance CHANNEL2C/ZS0[15]_i_16__0
INFO: [Physopt 32-662] Processed net CHANNEL2C/ZS0[14]_i_6_n_0.  Did not re-place instance CHANNEL2C/ZS0[14]_i_6
INFO: [Physopt 32-662] Processed net CHANNEL2C/ZS0[15]_i_19_n_0.  Did not re-place instance CHANNEL2C/ZS0[15]_i_19
INFO: [Physopt 32-662] Processed net CHANNEL2C/ZS0[15].  Did not re-place instance CHANNEL2C/ZS0_reg[15]
INFO: [Physopt 32-662] Processed net CHANNEL2C/Z_reg_n_0_[5]_repN.  Did not re-place instance CHANNEL2C/Z_reg[5]_replica
INFO: [Physopt 32-662] Processed net CHANNEL1C/Z_reg_n_0_[4].  Did not re-place instance CHANNEL1C/Z_reg[4]
INFO: [Physopt 32-662] Processed net CHANNEL2B/Z_reg_n_0_[4]_repN.  Did not re-place instance CHANNEL2B/Z_reg[4]_replica
INFO: [Physopt 32-662] Processed net CHANNEL2B/ZS0[14]_i_2_n_0.  Did not re-place instance CHANNEL2B/ZS0[14]_i_2
INFO: [Physopt 32-662] Processed net CHANNEL2B/ZS0[15]_i_16_n_0.  Did not re-place instance CHANNEL2B/ZS0[15]_i_16
INFO: [Physopt 32-662] Processed net CHANNEL2B/ZS0[14]_i_6_n_0.  Did not re-place instance CHANNEL2B/ZS0[14]_i_6
INFO: [Physopt 32-662] Processed net CHANNEL2B/ZS0[15]_i_19_n_0.  Did not re-place instance CHANNEL2B/ZS0[15]_i_19
INFO: [Physopt 32-662] Processed net CHANNEL2B/ZS0[15].  Did not re-place instance CHANNEL2B/ZS0_reg[15]
INFO: [Physopt 32-662] Processed net CHANNEL2B/Z_reg_n_0_[5]_repN_1.  Did not re-place instance CHANNEL2B/Z_reg[5]_replica_1
INFO: [Physopt 32-662] Processed net CHANNEL2D/Z_reg_n_0_[5].  Did not re-place instance CHANNEL2D/Z_reg[5]
INFO: [Physopt 32-662] Processed net CHANNEL2D/ZS0[14]_i_2_n_0.  Did not re-place instance CHANNEL2D/ZS0[14]_i_2
INFO: [Physopt 32-662] Processed net CHANNEL2D/ZS0[15]_i_16__1_n_0.  Did not re-place instance CHANNEL2D/ZS0[15]_i_16__1
INFO: [Physopt 32-662] Processed net CHANNEL2D/ZS0[14]_i_6_n_0.  Did not re-place instance CHANNEL2D/ZS0[14]_i_6
INFO: [Physopt 32-662] Processed net CHANNEL2D/ZS0[15]_i_19_n_0.  Did not re-place instance CHANNEL2D/ZS0[15]_i_19
INFO: [Physopt 32-662] Processed net CHANNEL2D/ZS0[15].  Did not re-place instance CHANNEL2D/ZS0_reg[15]
INFO: [Physopt 32-662] Processed net CHANNEL2D/Z_reg_n_0_[4]_repN_1.  Did not re-place instance CHANNEL2D/Z_reg[4]_replica_1
INFO: [Physopt 32-662] Processed net CHANNEL1B/Z_reg_n_0_[4]_repN.  Did not re-place instance CHANNEL1B/Z_reg[4]_replica
INFO: [Physopt 32-662] Processed net CHANNEL1B/ZS0[14]_i_2_n_0.  Did not re-place instance CHANNEL1B/ZS0[14]_i_2
INFO: [Physopt 32-662] Processed net CHANNEL1B/ZS0[15]_i_16__10_n_0.  Did not re-place instance CHANNEL1B/ZS0[15]_i_16__10
INFO: [Physopt 32-662] Processed net CHANNEL1B/ZS0[14]_i_6_n_0.  Did not re-place instance CHANNEL1B/ZS0[14]_i_6
INFO: [Physopt 32-662] Processed net CHANNEL1B/ZS0[15]_i_19_n_0.  Did not re-place instance CHANNEL1B/ZS0[15]_i_19
INFO: [Physopt 32-662] Processed net CHANNEL1B/ZS0[15].  Did not re-place instance CHANNEL1B/ZS0_reg[15]
INFO: [Physopt 32-662] Processed net CHANNEL3C/Z_reg_n_0_[5].  Did not re-place instance CHANNEL3C/Z_reg[5]
INFO: [Physopt 32-662] Processed net CHANNEL3C/ZS0[14]_i_2_n_0.  Did not re-place instance CHANNEL3C/ZS0[14]_i_2
INFO: [Physopt 32-662] Processed net CHANNEL3C/ZS0[15]_i_16__3_n_0.  Did not re-place instance CHANNEL3C/ZS0[15]_i_16__3
INFO: [Physopt 32-662] Processed net CHANNEL3C/ZS0[14]_i_6_n_0.  Did not re-place instance CHANNEL3C/ZS0[14]_i_6
INFO: [Physopt 32-662] Processed net CHANNEL3C/ZS0[15]_i_19_n_0.  Did not re-place instance CHANNEL3C/ZS0[15]_i_19
INFO: [Physopt 32-662] Processed net CHANNEL3C/ZS0[15].  Did not re-place instance CHANNEL3C/ZS0_reg[15]
INFO: [Physopt 32-662] Processed net CHANNEL1B/Z_reg_n_0_[5]_repN.  Did not re-place instance CHANNEL1B/Z_reg[5]_replica
INFO: [Physopt 32-662] Processed net CHANNEL2A/Z_reg_n_0_[4]_repN.  Did not re-place instance CHANNEL2A/Z_reg[4]_replica
INFO: [Physopt 32-662] Processed net CHANNEL2A/ZS0[14]_i_2_n_0.  Did not re-place instance CHANNEL2A/ZS0[14]_i_2
INFO: [Physopt 32-662] Processed net CHANNEL2A/ZS0[15]_i_16__6_n_0.  Did not re-place instance CHANNEL2A/ZS0[15]_i_16__6
INFO: [Physopt 32-662] Processed net CHANNEL2A/ZS0[14]_i_6_n_0.  Did not re-place instance CHANNEL2A/ZS0[14]_i_6
INFO: [Physopt 32-662] Processed net CHANNEL2A/ZS0[15]_i_19_n_0.  Did not re-place instance CHANNEL2A/ZS0[15]_i_19
INFO: [Physopt 32-662] Processed net CHANNEL2A/ZS0[15].  Did not re-place instance CHANNEL2A/ZS0_reg[15]
INFO: [Physopt 32-662] Processed net CHANNEL3B/Z_reg_n_0_[5].  Did not re-place instance CHANNEL3B/Z_reg[5]
INFO: [Physopt 32-662] Processed net CHANNEL3B/ZS0[14]_i_2_n_0.  Did not re-place instance CHANNEL3B/ZS0[14]_i_2
INFO: [Physopt 32-662] Processed net CHANNEL3B/ZS0[15]_i_16__5_n_0.  Did not re-place instance CHANNEL3B/ZS0[15]_i_16__5
INFO: [Physopt 32-662] Processed net CHANNEL3B/ZS0[14]_i_6_n_0.  Did not re-place instance CHANNEL3B/ZS0[14]_i_6
INFO: [Physopt 32-662] Processed net CHANNEL3B/ZS0[15]_i_19_n_0.  Did not re-place instance CHANNEL3B/ZS0[15]_i_19
INFO: [Physopt 32-662] Processed net CHANNEL3B/ZS0[15].  Did not re-place instance CHANNEL3B/ZS0_reg[15]
INFO: [Physopt 32-662] Processed net CHANNEL2A/Z_reg_n_0_[5]_repN.  Did not re-place instance CHANNEL2A/Z_reg[5]_replica
INFO: [Physopt 32-662] Processed net CHANNEL3B/Z_reg_n_0_[4]_repN.  Did not re-place instance CHANNEL3B/Z_reg[4]_replica
INFO: [Physopt 32-662] Processed net CHANNEL3C/Z_reg_n_0_[4].  Did not re-place instance CHANNEL3C/Z_reg[4]
INFO: [Physopt 32-662] Processed net CHANNEL3A/Z_reg_n_0_[4].  Did not re-place instance CHANNEL3A/Z_reg[4]
INFO: [Physopt 32-662] Processed net CHANNEL3A/ZS0[14]_i_2_n_0.  Did not re-place instance CHANNEL3A/ZS0[14]_i_2
INFO: [Physopt 32-662] Processed net CHANNEL3A/ZS0[15]_i_16__2_n_0.  Did not re-place instance CHANNEL3A/ZS0[15]_i_16__2
INFO: [Physopt 32-662] Processed net CHANNEL3A/ZS0[14]_i_6_n_0.  Did not re-place instance CHANNEL3A/ZS0[14]_i_6
INFO: [Physopt 32-662] Processed net CHANNEL3A/ZS0[15]_i_19_n_0.  Did not re-place instance CHANNEL3A/ZS0[15]_i_19
INFO: [Physopt 32-662] Processed net CHANNEL3A/ZS0[15].  Did not re-place instance CHANNEL3A/ZS0_reg[15]
INFO: [Physopt 32-662] Processed net CHANNEL3D/Z_reg_n_0_[5]_repN.  Did not re-place instance CHANNEL3D/Z_reg[5]_replica
INFO: [Physopt 32-662] Processed net CHANNEL3D/ZS0[14]_i_2_n_0.  Did not re-place instance CHANNEL3D/ZS0[14]_i_2
INFO: [Physopt 32-662] Processed net CHANNEL3D/ZS0[15]_i_16__4_n_0.  Did not re-place instance CHANNEL3D/ZS0[15]_i_16__4
INFO: [Physopt 32-662] Processed net CHANNEL3D/ZS0[14]_i_6_n_0.  Did not re-place instance CHANNEL3D/ZS0[14]_i_6
INFO: [Physopt 32-662] Processed net CHANNEL3D/ZS0[15]_i_19_n_0.  Did not re-place instance CHANNEL3D/ZS0[15]_i_19
INFO: [Physopt 32-662] Processed net CHANNEL3D/ZS0[15].  Did not re-place instance CHANNEL3D/ZS0_reg[15]
INFO: [Physopt 32-662] Processed net CHANNEL1D/Z_reg_n_0_[5].  Did not re-place instance CHANNEL1D/Z_reg[5]
INFO: [Physopt 32-662] Processed net CHANNEL1D/ZS0[14]_i_2_n_0.  Did not re-place instance CHANNEL1D/ZS0[14]_i_2
INFO: [Physopt 32-662] Processed net CHANNEL1D/ZS0[15]_i_16__8_n_0.  Did not re-place instance CHANNEL1D/ZS0[15]_i_16__8
INFO: [Physopt 32-662] Processed net CHANNEL1D/ZS0[14]_i_6_n_0.  Did not re-place instance CHANNEL1D/ZS0[14]_i_6
INFO: [Physopt 32-662] Processed net CHANNEL1D/ZS0[15]_i_19_n_0.  Did not re-place instance CHANNEL1D/ZS0[15]_i_19
INFO: [Physopt 32-662] Processed net CHANNEL1D/ZS0[15].  Did not re-place instance CHANNEL1D/ZS0_reg[15]
INFO: [Physopt 32-662] Processed net CHANNEL1C/ZS0[14].  Did not re-place instance CHANNEL1C/ZS0_reg[14]
INFO: [Physopt 32-662] Processed net CHANNEL2C/CH1_Z_reg_n_0_[10].  Did not re-place instance CHANNEL2C/CH1_Z_reg[10]
INFO: [Physopt 32-662] Processed net CHANNEL2C/Ampl_corr_i_57__0_n_0.  Did not re-place instance CHANNEL2C/Ampl_corr_i_57__0
INFO: [Physopt 32-662] Processed net CHANNEL2C/ZS0[14].  Did not re-place instance CHANNEL2C/ZS0_reg[14]
INFO: [Physopt 32-662] Processed net CHANNEL2B/Z_reg_n_0_[3].  Did not re-place instance CHANNEL2B/Z_reg[3]
INFO: [Physopt 32-662] Processed net CHANNEL2B/ZS0[15]_i_8_n_0.  Did not re-place instance CHANNEL2B/ZS0[15]_i_8
INFO: [Physopt 32-662] Processed net CHANNEL2B/ZS0[15]_i_12_n_0.  Did not re-place instance CHANNEL2B/ZS0[15]_i_12
INFO: [Physopt 32-662] Processed net CHANNEL3A/Z_reg_n_0_[5]_repN.  Did not re-place instance CHANNEL3A/Z_reg[5]_replica
INFO: [Physopt 32-662] Processed net CHANNEL3D/Z_reg_n_0_[4].  Did not re-place instance CHANNEL3D/Z_reg[4]
INFO: [Physopt 32-662] Processed net CHANNEL2C/Ampl_corr_i_48__0_n_0.  Did not re-place instance CHANNEL2C/Ampl_corr_i_48__0
INFO: [Physopt 32-662] Processed net CHANNEL1D/Z_reg_n_0_[4].  Did not re-place instance CHANNEL1D/Z_reg[4]
INFO: [Physopt 32-662] Processed net CHANNEL3C/Z_reg_n_0_[2].  Did not re-place instance CHANNEL3C/Z_reg[2]
INFO: [Physopt 32-662] Processed net CHANNEL3C/ZS0[15]_i_9_n_0.  Did not re-place instance CHANNEL3C/ZS0[15]_i_9
INFO: [Physopt 32-662] Processed net CHANNEL3C/ZS0[15]_i_13_n_0.  Did not re-place instance CHANNEL3C/ZS0[15]_i_13
INFO: [Physopt 32-662] Processed net CHANNEL3C/Z_reg_n_0_[3].  Did not re-place instance CHANNEL3C/Z_reg[3]
INFO: [Physopt 32-662] Processed net CHANNEL2B/Z_reg_n_0_[7].  Did not re-place instance CHANNEL2B/Z_reg[7]
INFO: [Physopt 32-662] Processed net CHANNEL3C/ZS0[15]_i_8_n_0.  Did not re-place instance CHANNEL3C/ZS0[15]_i_8
INFO: [Physopt 32-662] Processed net CHANNEL3C/ZS0[15]_i_12_n_0.  Did not re-place instance CHANNEL3C/ZS0[15]_i_12
INFO: [Physopt 32-662] Processed net CHANNEL1C/ZS0[10]_i_20_n_0.  Did not re-place instance CHANNEL1C/ZS0[10]_i_20
INFO: [Physopt 32-662] Processed net CHANNEL2B/Z_reg_n_0_[2].  Did not re-place instance CHANNEL2B/Z_reg[2]
INFO: [Physopt 32-662] Processed net CHANNEL2B/ZS0[15]_i_9_n_0.  Did not re-place instance CHANNEL2B/ZS0[15]_i_9
INFO: [Physopt 32-662] Processed net TDC1_CHA/PINCAPT/ISER_COUL_0.  Did not re-place instance TDC1_CHA/PINCAPT/ISER_COUL_0__1__0
INFO: [Physopt 32-662] Processed net TDC1_CHA/PINCAPT/ptime[0]_i_1__7_n_0.  Did not re-place instance TDC1_CHA/PINCAPT/ptime[0]_i_1__7
INFO: [Physopt 32-662] Processed net TDC1_CHA/PINCAPT/D[0].  Did not re-place instance TDC1_CHA/PINCAPT/ptime_reg[0]
INFO: [Physopt 32-662] Processed net CHANNEL2B/ZS0[14].  Did not re-place instance CHANNEL2B/ZS0_reg[14]
INFO: [Physopt 32-662] Processed net CHANNEL1A/Z_reg_n_0_[4].  Did not re-place instance CHANNEL1A/Z_reg[4]
INFO: [Physopt 32-662] Processed net CHANNEL1A/ZS0[14]_i_2_n_0.  Did not re-place instance CHANNEL1A/ZS0[14]_i_2
INFO: [Physopt 32-662] Processed net CHANNEL1A/ZS0[15]_i_16__7_n_0.  Did not re-place instance CHANNEL1A/ZS0[15]_i_16__7
INFO: [Physopt 32-662] Processed net CHANNEL1A/ZS0[14]_i_6_n_0.  Did not re-place instance CHANNEL1A/ZS0[14]_i_6
INFO: [Physopt 32-662] Processed net CHANNEL1A/ZS0[15]_i_19_n_0.  Did not re-place instance CHANNEL1A/ZS0[15]_i_19
INFO: [Physopt 32-662] Processed net CHANNEL1A/ZS0[15].  Did not re-place instance CHANNEL1A/ZS0_reg[15]
INFO: [Physopt 32-662] Processed net CHANNEL2C/ZS0[15]_i_8_n_0.  Did not re-place instance CHANNEL2C/ZS0[15]_i_8
INFO: [Physopt 32-662] Processed net CHANNEL2C/ZS0[15]_i_12_n_0.  Did not re-place instance CHANNEL2C/ZS0[15]_i_12
INFO: [Physopt 32-662] Processed net CHANNEL2C/Z_reg_n_0_[5].  Did not re-place instance CHANNEL2C/Z_reg[5]
INFO: [Physopt 32-662] Processed net CHANNEL1C/Z_reg_n_0_[3].  Did not re-place instance CHANNEL1C/Z_reg[3]
INFO: [Physopt 32-662] Processed net CHANNEL1C/ZS0[14]_i_25_n_0.  Did not re-place instance CHANNEL1C/ZS0[14]_i_25
INFO: [Physopt 32-662] Processed net CHANNEL3B/Z_reg_n_0_[3].  Did not re-place instance CHANNEL3B/Z_reg[3]
INFO: [Physopt 32-662] Processed net CHANNEL2D/ZS0[14].  Did not re-place instance CHANNEL2D/ZS0_reg[14]
INFO: [Physopt 32-662] Processed net TDC1_CHB/PINCAPT/ISER_COUL_0.  Did not re-place instance TDC1_CHB/PINCAPT/ISER_COUL_0__1__1
INFO: [Physopt 32-662] Processed net TDC1_CHB/PINCAPT/ptime[0]_i_1__10_n_0.  Did not re-place instance TDC1_CHB/PINCAPT/ptime[0]_i_1__10
INFO: [Physopt 32-662] Processed net TDC1_CHB/PINCAPT/D[0].  Did not re-place instance TDC1_CHB/PINCAPT/ptime_reg[0]
INFO: [Physopt 32-662] Processed net CHANNEL2C/ZS0[15]_i_24_n_0.  Did not re-place instance CHANNEL2C/ZS0[15]_i_24
INFO: [Physopt 32-662] Processed net CHANNEL2B/ZS0[15]_i_13_n_0.  Did not re-place instance CHANNEL2B/ZS0[15]_i_13
INFO: [Physopt 32-662] Processed net CHANNEL2C/ZS0[15]_i_9_n_0.  Did not re-place instance CHANNEL2C/ZS0[15]_i_9
INFO: [Physopt 32-662] Processed net CHANNEL2D/ZS0[15]_i_8_n_0.  Did not re-place instance CHANNEL2D/ZS0[15]_i_8
INFO: [Physopt 32-662] Processed net PINCAPT_M40_1/ISER_COUL_0__0.  Did not re-place instance PINCAPT_M40_1/ISER_COUL_0
INFO: [Physopt 32-662] Processed net CHANNEL2D/ZS0[15]_i_12_n_0.  Did not re-place instance CHANNEL2D/ZS0[15]_i_12
INFO: [Physopt 32-662] Processed net PINCAPT_M40_1/ptime[0]_i_1_n_0.  Did not re-place instance PINCAPT_M40_1/ptime[0]_i_1
INFO: [Physopt 32-662] Processed net PINCAPT_M40_1/D[0].  Did not re-place instance PINCAPT_M40_1/ptime_reg[0]
INFO: [Physopt 32-662] Processed net CHANNEL3C/Z_reg_n_0_[8].  Did not re-place instance CHANNEL3C/Z_reg[8]
INFO: [Physopt 32-662] Processed net FitGbtPrg/Event_Selector_comp/read_trigger18_out.  Did not re-place instance FitGbtPrg/Event_Selector_comp/read_trigger_cmd_i_2
INFO: [Physopt 32-662] Processed net CHANNEL1C/ZS0[15]_i_8_n_0.  Did not re-place instance CHANNEL1C/ZS0[15]_i_8
INFO: [Physopt 32-662] Processed net CHANNEL1C/ZS0[15]_i_12_n_0.  Did not re-place instance CHANNEL1C/ZS0[15]_i_12
INFO: [Physopt 32-662] Processed net CHANNEL3C/ZS0[14]_i_25_n_0.  Did not re-place instance CHANNEL3C/ZS0[14]_i_25
INFO: [Physopt 32-662] Processed net FitGbtPrg/Event_Selector_comp/read_trigger_cmd_i_3_n_0.  Did not re-place instance FitGbtPrg/Event_Selector_comp/read_trigger_cmd_i_3
INFO: [Physopt 32-662] Processed net FitGbtPrg/Event_Selector_comp/read_trigger_cmd_i_51_n_0.  Did not re-place instance FitGbtPrg/Event_Selector_comp/read_trigger_cmd_i_51
INFO: [Physopt 32-662] Processed net FitGbtPrg/Event_Selector_comp/start_select0.  Did not re-place instance FitGbtPrg/Event_Selector_comp/start_select_i_1
INFO: [Physopt 32-662] Processed net FitGbtPrg/Event_Selector_comp/start_select.  Did not re-place instance FitGbtPrg/Event_Selector_comp/start_select_reg
INFO: [Physopt 32-662] Processed net h0/mem[8].mem8k_i_18_n_0.  Did not re-place instance h0/mem[8].mem8k_i_18
INFO: [Physopt 32-662] Processed net h0/mem[8].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1].  Did not re-place instance h0/mem[8].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0
INFO: [Physopt 32-662] Processed net h0/mem[8].mem8k_i_9_n_0.  Did not re-place instance h0/mem[8].mem8k_i_9
INFO: [Physopt 32-662] Processed net TRG0/req_act_i_1_n_0.  Did not re-place instance TRG0/req_act_i_1
INFO: [Physopt 32-662] Processed net TRG0/req_act.  Did not re-place instance TRG0/req_act_reg
INFO: [Physopt 32-662] Processed net CHANNEL3C/Z_reg_n_0_[7].  Did not re-place instance CHANNEL3C/Z_reg[7]
INFO: [Physopt 32-662] Processed net TDC2_CHD/PINCAPT/ISER_COUL_0.  Did not re-place instance TDC2_CHD/PINCAPT/ISER_COUL_0__1
INFO: [Physopt 32-662] Processed net TDC2_CHD/PINCAPT/ptime[0]_i_1__1_n_0.  Did not re-place instance TDC2_CHD/PINCAPT/ptime[0]_i_1__1
INFO: [Physopt 32-662] Processed net TDC2_CHD/PINCAPT/D[0].  Did not re-place instance TDC2_CHD/PINCAPT/ptime_reg[0]
INFO: [Physopt 32-662] Processed net CHANNEL2D/Z_reg_n_0_[3].  Did not re-place instance CHANNEL2D/Z_reg[3]
INFO: [Physopt 32-662] Processed net CHANNEL2C/ZS0[15]_i_13_n_0.  Did not re-place instance CHANNEL2C/ZS0[15]_i_13
INFO: [Physopt 32-662] Processed net PINCAPT_M40_3/ISER_COUL_0__0.  Did not re-place instance PINCAPT_M40_3/ISER_COUL_0
INFO: [Physopt 32-662] Processed net PINCAPT_M40_3/ptime[0]_i_1_n_0.  Did not re-place instance PINCAPT_M40_3/ptime[0]_i_1
INFO: [Physopt 32-662] Processed net PINCAPT_M40_3/D[0].  Did not re-place instance PINCAPT_M40_3/ptime_reg[0]
INFO: [Physopt 32-662] Processed net CHANNEL1C/Z_reg_n_0_[0].  Did not re-place instance CHANNEL1C/Z_reg[0]
INFO: [Physopt 32-662] Processed net CHANNEL1A/Z_reg_n_0_[5].  Did not re-place instance CHANNEL1A/Z_reg[5]
INFO: [Physopt 32-662] Processed net CHANNEL1C/CH_0_reg_n_0_[1].  Did not re-place instance CHANNEL1C/CH_0_reg[1]
INFO: [Physopt 32-662] Processed net CHANNEL1C/Ampl_corr_i_56__9_n_0.  Did not re-place instance CHANNEL1C/Ampl_corr_i_56__9
INFO: [Physopt 32-662] Processed net CHANNEL1C/p_4_out[5].  Did not re-place instance CHANNEL1C/Z[5]_i_1__9
INFO: [Physopt 32-662] Processed net CHANNEL3C/Z_reg_n_0_[6]_repN.  Did not re-place instance CHANNEL3C/Z_reg[6]_replica
INFO: [Physopt 32-662] Processed net CHANNEL1D/CH1_Z_reg_n_0_[10].  Did not re-place instance CHANNEL1D/CH1_Z_reg[10]
INFO: [Physopt 32-662] Processed net CHANNEL1D/Ampl_corr_i_57__8_n_0.  Did not re-place instance CHANNEL1D/Ampl_corr_i_57__8
INFO: [Physopt 32-662] Processed net CHANNEL1D/CH_BS1_reg_n_0_[8].  Did not re-place instance CHANNEL1D/CH_BS1_reg[8]
INFO: [Physopt 32-662] Processed net CHANNEL1C/p_4_out[6].  Did not re-place instance CHANNEL1C/Z[6]_i_1__9
INFO: [Physopt 32-662] Processed net CHANNEL3C/ZS0[10]_i_4_n_0.  Did not re-place instance CHANNEL3C/ZS0[10]_i_4
INFO: [Physopt 32-662] Processed net CHANNEL3C/ZS0[10]_i_18__3_n_0.  Did not re-place instance CHANNEL3C/ZS0[10]_i_18__3
INFO: [Physopt 32-662] Processed net CHANNEL3C/ZS0[10]_i_8_n_0.  Did not re-place instance CHANNEL3C/ZS0[10]_i_8
INFO: [Physopt 32-662] Processed net CHANNEL3C/ZS0[12].  Did not re-place instance CHANNEL3C/ZS0_reg[12]
INFO: [Physopt 32-662] Processed net CHANNEL1D/CH_BS0_reg_n_0_[8].  Did not re-place instance CHANNEL1D/CH_BS0_reg[8]
INFO: [Physopt 32-661] Optimized 26 nets.  Re-placed 26 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 26 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 26 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.171 | TNS=-0.746 |
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 3477.410 ; gain = 0.000 ; free physical = 15650 ; free virtual = 54185
Phase 15 Single Cell Placement Optimization | Checksum: 19e525ea8

Time (s): cpu = 00:25:33 ; elapsed = 00:05:11 . Memory (MB): peak = 3477.410 ; gain = 0.000 ; free physical = 15650 ; free virtual = 54185

Phase 16 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 16 Multi Cell Placement Optimization | Checksum: 19e525ea8

Time (s): cpu = 00:25:33 ; elapsed = 00:05:11 . Memory (MB): peak = 3477.410 ; gain = 0.000 ; free physical = 15650 ; free virtual = 54185

Phase 17 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3477.410 ; gain = 0.000 ; free physical = 15650 ; free virtual = 54185
Phase 17 Rewire | Checksum: 19e525ea8

Time (s): cpu = 00:25:33 ; elapsed = 00:05:11 . Memory (MB): peak = 3477.410 ; gain = 0.000 ; free physical = 15650 ; free virtual = 54185

Phase 18 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 30 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net CHANNEL1C/Z_reg_n_0_[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net CHANNEL2C/Z_reg_n_0_[4]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-571] Net CHANNEL2C/ZS0[15]_i_16__0_n_0 was not replicated.
INFO: [Physopt 32-572] Net CHANNEL2C/Z_reg_n_0_[5]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net CHANNEL1C/Z_reg_n_0_[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net CHANNEL2B/Z_reg_n_0_[4]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-571] Net CHANNEL2B/ZS0[15]_i_16_n_0 was not replicated.
INFO: [Physopt 32-572] Net CHANNEL2B/Z_reg_n_0_[5]_repN_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net CHANNEL2D/Z_reg_n_0_[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net CHANNEL2D/Z_reg_n_0_[4]_repN_1. Replicated 1 times.
INFO: [Physopt 32-81] Processed net CHANNEL3A/Z_reg_n_0_[4]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net CHANNEL3D/Z_reg_n_0_[5]_repN. Replicated 1 times.
INFO: [Physopt 32-571] Net CHANNEL3D/ZS0[15]_i_16__4_n_0 was not replicated.
INFO: [Physopt 32-571] Net CHANNEL1D/Z_reg_n_0_[5] was not replicated.
INFO: [Physopt 32-571] Net CHANNEL1D/ZS0[15]_i_16__8_n_0 was not replicated.
INFO: [Physopt 32-571] Net CHANNEL2B/Z_reg_n_0_[3] was not replicated.
INFO: [Physopt 32-571] Net CHANNEL2B/ZS0[15]_i_8_n_0 was not replicated.
INFO: [Physopt 32-571] Net CHANNEL3A/Z_reg_n_0_[5]_repN was not replicated.
INFO: [Physopt 32-571] Net CHANNEL3D/Z_reg_n_0_[4] was not replicated.
INFO: [Physopt 32-232] Optimized 3 nets. Created 3 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 3 nets or cells. Created 3 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.171 | TNS=-0.738 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3477.410 ; gain = 0.000 ; free physical = 15650 ; free virtual = 54185
Phase 18 Critical Cell Optimization | Checksum: 196ac4007

Time (s): cpu = 00:26:13 ; elapsed = 00:05:22 . Memory (MB): peak = 3477.410 ; gain = 0.000 ; free physical = 15650 ; free virtual = 54185

Phase 19 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 19 DSP Register Optimization | Checksum: 196ac4007

Time (s): cpu = 00:26:13 ; elapsed = 00:05:22 . Memory (MB): peak = 3477.410 ; gain = 0.000 ; free physical = 15650 ; free virtual = 54185

Phase 20 BRAM Register Optimization
INFO: [Physopt 32-666] Processed cell FitGbtPrg/DataConverter_comp/raw_header_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram. No change.
INFO: [Physopt 32-666] Processed cell h0/mem[7].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. No change.
INFO: [Physopt 32-666] Processed cell FitGbtPrg/DataConverter_comp/raw_header_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram. No change.
INFO: [Physopt 32-666] Processed cell FitGbtPrg/DataConverter_comp/raw_header_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram. No change.
INFO: [Physopt 32-665] Processed cell h0/mem[9].mem512/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[0].mem4k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[10].mem512/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 16 registers were pushed out.
INFO: [Physopt 32-775] End 1 Pass. Optimized 3 nets or cells. Created 41 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.171 | TNS=-0.738 |
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3477.410 ; gain = 0.000 ; free physical = 15647 ; free virtual = 54182
Phase 20 BRAM Register Optimization | Checksum: 13946d354

Time (s): cpu = 00:27:12 ; elapsed = 00:05:39 . Memory (MB): peak = 3477.410 ; gain = 0.000 ; free physical = 15647 ; free virtual = 54182

Phase 21 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 21 URAM Register Optimization | Checksum: 13946d354

Time (s): cpu = 00:27:12 ; elapsed = 00:05:39 . Memory (MB): peak = 3477.410 ; gain = 0.000 ; free physical = 15647 ; free virtual = 54182

Phase 22 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 22 Shift Register Optimization | Checksum: 13946d354

Time (s): cpu = 00:27:12 ; elapsed = 00:05:39 . Memory (MB): peak = 3477.410 ; gain = 0.000 ; free physical = 15647 ; free virtual = 54182

Phase 23 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 23 DSP Register Optimization | Checksum: 13946d354

Time (s): cpu = 00:27:12 ; elapsed = 00:05:39 . Memory (MB): peak = 3477.410 ; gain = 0.000 ; free physical = 15647 ; free virtual = 54182

Phase 24 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 24 BRAM Register Optimization | Checksum: 13946d354

Time (s): cpu = 00:27:12 ; elapsed = 00:05:39 . Memory (MB): peak = 3477.410 ; gain = 0.000 ; free physical = 15647 ; free virtual = 54182

Phase 25 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 25 URAM Register Optimization | Checksum: 13946d354

Time (s): cpu = 00:27:12 ; elapsed = 00:05:40 . Memory (MB): peak = 3477.410 ; gain = 0.000 ; free physical = 15647 ; free virtual = 54182

Phase 26 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 26 Shift Register Optimization | Checksum: 13946d354

Time (s): cpu = 00:27:13 ; elapsed = 00:05:40 . Memory (MB): peak = 3477.410 ; gain = 0.000 ; free physical = 15647 ; free virtual = 54182

Phase 27 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 20 candidate nets for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 20 nets.  Swapped 523 pins.
INFO: [Physopt 32-775] End 1 Pass. Optimized 20 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 523 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.052 | TNS=-0.177 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3477.410 ; gain = 0.000 ; free physical = 15647 ; free virtual = 54182
Phase 27 Critical Pin Optimization | Checksum: 13946d354

Time (s): cpu = 00:27:13 ; elapsed = 00:05:40 . Memory (MB): peak = 3477.410 ; gain = 0.000 ; free physical = 15647 ; free virtual = 54182

Phase 28 Very High Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 6 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net CHANNEL2A/E[0]. Replicated 2 times.
INFO: [Physopt 32-572] Net cnt_rst_reg_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net CHANNEL1D/srst. Replicated 1 times.
INFO: [Physopt 32-81] Processed net count1/hrd_vector_reg[0]0. Replicated 1 times.
INFO: [Physopt 32-572] Net count1/rd_vector_reg[0]0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 3 nets. Created 4 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 3 nets or cells. Created 4 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.052 | TNS=-0.177 |
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3477.410 ; gain = 0.000 ; free physical = 15646 ; free virtual = 54181
Phase 28 Very High Fanout Optimization | Checksum: 2137ea86a

Time (s): cpu = 00:27:39 ; elapsed = 00:05:49 . Memory (MB): peak = 3477.410 ; gain = 0.000 ; free physical = 15646 ; free virtual = 54181

Phase 29 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 250 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net CHANNEL3C/Z_reg_n_0_[5].  Did not re-place instance CHANNEL3C/Z_reg[5]
INFO: [Physopt 32-662] Processed net CHANNEL3C/ZS0[14]_i_2_n_0.  Did not re-place instance CHANNEL3C/ZS0[14]_i_2
INFO: [Physopt 32-662] Processed net CHANNEL3C/ZS0[15]_i_16__3_n_0.  Did not re-place instance CHANNEL3C/ZS0[15]_i_16__3
INFO: [Physopt 32-662] Processed net CHANNEL3C/ZS0[14]_i_6_n_0.  Did not re-place instance CHANNEL3C/ZS0[14]_i_6
INFO: [Physopt 32-662] Processed net CHANNEL3C/ZS0[15]_i_19_n_0.  Did not re-place instance CHANNEL3C/ZS0[15]_i_19
INFO: [Physopt 32-662] Processed net CHANNEL3C/ZS0[15].  Did not re-place instance CHANNEL3C/ZS0_reg[15]
INFO: [Physopt 32-662] Processed net CHANNEL1B/ZS0[14]_i_3_n_0.  Did not re-place instance CHANNEL1B/ZS0[14]_i_3
INFO: [Physopt 32-662] Processed net CHANNEL1B/ZS0[10]_i_16_n_0.  Did not re-place instance CHANNEL1B/ZS0[10]_i_16
INFO: [Physopt 32-662] Processed net CHANNEL1B/ZS0[14]_i_7_n_0.  Did not re-place instance CHANNEL1B/ZS0[14]_i_7
INFO: [Physopt 32-662] Processed net CHANNEL1B/ZS0[15].  Did not re-place instance CHANNEL1B/ZS0_reg[15]
INFO: [Physopt 32-662] Processed net CHANNEL2A/Z_reg_n_0_[4]_repN.  Did not re-place instance CHANNEL2A/Z_reg[4]_replica
INFO: [Physopt 32-662] Processed net CHANNEL2A/ZS0[14]_i_2_n_0.  Did not re-place instance CHANNEL2A/ZS0[14]_i_2
INFO: [Physopt 32-662] Processed net CHANNEL2A/ZS0[15]_i_16__6_n_0.  Did not re-place instance CHANNEL2A/ZS0[15]_i_16__6
INFO: [Physopt 32-662] Processed net CHANNEL2A/ZS0[14]_i_6_n_0.  Did not re-place instance CHANNEL2A/ZS0[14]_i_6
INFO: [Physopt 32-662] Processed net CHANNEL2A/ZS0[15]_i_19_n_0.  Did not re-place instance CHANNEL2A/ZS0[15]_i_19
INFO: [Physopt 32-662] Processed net CHANNEL2A/ZS0[15].  Did not re-place instance CHANNEL2A/ZS0_reg[15]
INFO: [Physopt 32-662] Processed net CHANNEL3B/Z_reg_n_0_[5].  Did not re-place instance CHANNEL3B/Z_reg[5]
INFO: [Physopt 32-662] Processed net CHANNEL3B/ZS0[14]_i_2_n_0.  Did not re-place instance CHANNEL3B/ZS0[14]_i_2
INFO: [Physopt 32-662] Processed net CHANNEL3B/ZS0[15]_i_16__5_n_0.  Did not re-place instance CHANNEL3B/ZS0[15]_i_16__5
INFO: [Physopt 32-662] Processed net CHANNEL3B/ZS0[14]_i_6_n_0.  Did not re-place instance CHANNEL3B/ZS0[14]_i_6
INFO: [Physopt 32-662] Processed net CHANNEL3B/ZS0[15]_i_19_n_0.  Did not re-place instance CHANNEL3B/ZS0[15]_i_19
INFO: [Physopt 32-662] Processed net CHANNEL3B/ZS0[15].  Did not re-place instance CHANNEL3B/ZS0_reg[15]
INFO: [Physopt 32-662] Processed net CHANNEL2A/Z_reg_n_0_[5]_repN.  Did not re-place instance CHANNEL2A/Z_reg[5]_replica
INFO: [Physopt 32-662] Processed net CHANNEL3B/Z_reg_n_0_[4]_repN.  Did not re-place instance CHANNEL3B/Z_reg[4]_replica
INFO: [Physopt 32-662] Processed net CHANNEL3C/Z_reg_n_0_[4].  Did not re-place instance CHANNEL3C/Z_reg[4]
INFO: [Physopt 32-662] Processed net CHANNEL1D/Z_reg_n_0_[5].  Did not re-place instance CHANNEL1D/Z_reg[5]
INFO: [Physopt 32-662] Processed net CHANNEL1D/ZS0[14]_i_2_n_0.  Did not re-place instance CHANNEL1D/ZS0[14]_i_2
INFO: [Physopt 32-662] Processed net CHANNEL1D/ZS0[15]_i_16__8_n_0.  Did not re-place instance CHANNEL1D/ZS0[15]_i_16__8
INFO: [Physopt 32-662] Processed net CHANNEL1D/ZS0[14]_i_6_n_0.  Did not re-place instance CHANNEL1D/ZS0[14]_i_6
INFO: [Physopt 32-662] Processed net CHANNEL1D/ZS0[15]_i_19_n_0.  Did not re-place instance CHANNEL1D/ZS0[15]_i_19
INFO: [Physopt 32-662] Processed net CHANNEL1D/ZS0[15].  Did not re-place instance CHANNEL1D/ZS0_reg[15]
INFO: [Physopt 32-662] Processed net CHANNEL3A/Z_reg_n_0_[4]_repN.  Did not re-place instance CHANNEL3A/Z_reg[4]_replica
INFO: [Physopt 32-662] Processed net CHANNEL3A/ZS0[14]_i_2_n_0.  Did not re-place instance CHANNEL3A/ZS0[14]_i_2
INFO: [Physopt 32-662] Processed net CHANNEL3A/ZS0[15]_i_16__2_n_0.  Did not re-place instance CHANNEL3A/ZS0[15]_i_16__2
INFO: [Physopt 32-662] Processed net CHANNEL3A/ZS0[14]_i_6_n_0.  Did not re-place instance CHANNEL3A/ZS0[14]_i_6
INFO: [Physopt 32-662] Processed net CHANNEL3A/ZS0[15]_i_19_n_0.  Did not re-place instance CHANNEL3A/ZS0[15]_i_19
INFO: [Physopt 32-662] Processed net CHANNEL3A/ZS0[15].  Did not re-place instance CHANNEL3A/ZS0_reg[15]
INFO: [Physopt 32-662] Processed net CHANNEL1B/ZS0[10]_i_18__10_n_0.  Did not re-place instance CHANNEL1B/ZS0[10]_i_18__10
INFO: [Physopt 32-662] Processed net CHANNEL1B/Z_reg_n_0_[2].  Did not re-place instance CHANNEL1B/Z_reg[2]
INFO: [Physopt 32-662] Processed net CHANNEL3D/Z_reg_n_0_[5]_repN_1.  Did not re-place instance CHANNEL3D/Z_reg[5]_replica_1
INFO: [Physopt 32-662] Processed net CHANNEL3D/ZS0[14]_i_2_n_0.  Did not re-place instance CHANNEL3D/ZS0[14]_i_2
INFO: [Physopt 32-662] Processed net CHANNEL3D/ZS0[15]_i_16__4_n_0.  Did not re-place instance CHANNEL3D/ZS0[15]_i_16__4
INFO: [Physopt 32-662] Processed net CHANNEL3D/ZS0[14]_i_6_n_0.  Did not re-place instance CHANNEL3D/ZS0[14]_i_6
INFO: [Physopt 32-662] Processed net CHANNEL3D/ZS0[15]_i_19_n_0.  Did not re-place instance CHANNEL3D/ZS0[15]_i_19
INFO: [Physopt 32-662] Processed net CHANNEL3D/ZS0[15].  Did not re-place instance CHANNEL3D/ZS0_reg[15]
INFO: [Physopt 32-662] Processed net CHANNEL1B/ZS0[10]_i_17__10_n_0.  Did not re-place instance CHANNEL1B/ZS0[10]_i_17__10
INFO: [Physopt 32-662] Processed net CHANNEL2C/ZS0[10]_i_14__0_n_0.  Did not re-place instance CHANNEL2C/ZS0[10]_i_14__0
INFO: [Physopt 32-662] Processed net CHANNEL2C/ZS0[10]_i_18__0_n_0.  Did not re-place instance CHANNEL2C/ZS0[10]_i_18__0
INFO: [Physopt 32-662] Processed net CHANNEL2C/ZS0[14]_i_7_n_0.  Did not re-place instance CHANNEL2C/ZS0[14]_i_7
INFO: [Physopt 32-662] Processed net CHANNEL2C/ZS0[15].  Did not re-place instance CHANNEL2C/ZS0_reg[15]
INFO: [Physopt 32-662] Processed net CHANNEL2C/ZS0[10]_i_16_n_0.  Did not re-place instance CHANNEL2C/ZS0[10]_i_16
INFO: [Physopt 32-662] Processed net CHANNEL3A/Z_reg_n_0_[5]_repN.  Did not re-place instance CHANNEL3A/Z_reg[5]_replica
INFO: [Physopt 32-662] Processed net CHANNEL3D/Z_reg_n_0_[4].  Did not re-place instance CHANNEL3D/Z_reg[4]
INFO: [Physopt 32-662] Processed net CHANNEL1D/Z_reg_n_0_[4].  Did not re-place instance CHANNEL1D/Z_reg[4]
INFO: [Physopt 32-662] Processed net CHANNEL3C/Z_reg_n_0_[2].  Did not re-place instance CHANNEL3C/Z_reg[2]
INFO: [Physopt 32-662] Processed net CHANNEL3C/ZS0[15]_i_9_n_0.  Did not re-place instance CHANNEL3C/ZS0[15]_i_9
INFO: [Physopt 32-662] Processed net CHANNEL3C/ZS0[15]_i_13_n_0.  Did not re-place instance CHANNEL3C/ZS0[15]_i_13
INFO: [Physopt 32-662] Processed net CHANNEL3C/Z_reg_n_0_[3].  Did not re-place instance CHANNEL3C/Z_reg[3]
INFO: [Physopt 32-662] Processed net CHANNEL3C/ZS0[15]_i_8_n_0.  Did not re-place instance CHANNEL3C/ZS0[15]_i_8
INFO: [Physopt 32-662] Processed net CHANNEL3C/ZS0[15]_i_12_n_0.  Did not re-place instance CHANNEL3C/ZS0[15]_i_12
INFO: [Physopt 32-662] Processed net TDC1_CHA/PINCAPT/ISER_COUL_0.  Did not re-place instance TDC1_CHA/PINCAPT/ISER_COUL_0__1__0
INFO: [Physopt 32-662] Processed net TDC1_CHA/PINCAPT/ptime[0]_i_1__7_n_0.  Did not re-place instance TDC1_CHA/PINCAPT/ptime[0]_i_1__7
INFO: [Physopt 32-662] Processed net TDC1_CHA/PINCAPT/D[0].  Did not re-place instance TDC1_CHA/PINCAPT/ptime_reg[0]
INFO: [Physopt 32-662] Processed net CHANNEL1A/Z_reg_n_0_[4].  Did not re-place instance CHANNEL1A/Z_reg[4]
INFO: [Physopt 32-662] Processed net CHANNEL1A/ZS0[14]_i_2_n_0.  Did not re-place instance CHANNEL1A/ZS0[14]_i_2
INFO: [Physopt 32-662] Processed net CHANNEL1A/ZS0[15]_i_16__7_n_0.  Did not re-place instance CHANNEL1A/ZS0[15]_i_16__7
INFO: [Physopt 32-662] Processed net CHANNEL1A/ZS0[14]_i_6_n_0.  Did not re-place instance CHANNEL1A/ZS0[14]_i_6
INFO: [Physopt 32-662] Processed net CHANNEL1A/ZS0[15]_i_19_n_0.  Did not re-place instance CHANNEL1A/ZS0[15]_i_19
INFO: [Physopt 32-662] Processed net CHANNEL1A/ZS0[15].  Did not re-place instance CHANNEL1A/ZS0_reg[15]
INFO: [Physopt 32-662] Processed net CHANNEL1B/ZS0[14].  Did not re-place instance CHANNEL1B/ZS0_reg[14]
INFO: [Physopt 32-662] Processed net TDC1_CHB/PINCAPT/ISER_COUL_0.  Did not re-place instance TDC1_CHB/PINCAPT/ISER_COUL_0__1__1
INFO: [Physopt 32-662] Processed net TDC1_CHB/PINCAPT/ptime[0]_i_1__10_n_0.  Did not re-place instance TDC1_CHB/PINCAPT/ptime[0]_i_1__10
INFO: [Physopt 32-662] Processed net TDC1_CHB/PINCAPT/D[0].  Did not re-place instance TDC1_CHB/PINCAPT/ptime_reg[0]
INFO: [Physopt 32-662] Processed net CHANNEL3A/Ampl_corr_i_48__2_n_0.  Did not re-place instance CHANNEL3A/Ampl_corr_i_48__2
INFO: [Physopt 32-662] Processed net PINCAPT_M40_1/ISER_COUL_0__0.  Did not re-place instance PINCAPT_M40_1/ISER_COUL_0
INFO: [Physopt 32-662] Processed net CHANNEL3A/CH1_Z_reg_n_0_[11].  Did not re-place instance CHANNEL3A/CH1_Z_reg[11]
INFO: [Physopt 32-662] Processed net CHANNEL3A/Ampl_corr_i_56__2_n_0.  Did not re-place instance CHANNEL3A/Ampl_corr_i_56__2
INFO: [Physopt 32-662] Processed net PINCAPT_M40_1/ptime[0]_i_1_n_0.  Did not re-place instance PINCAPT_M40_1/ptime[0]_i_1
INFO: [Physopt 32-662] Processed net PINCAPT_M40_1/D[0].  Did not re-place instance PINCAPT_M40_1/ptime_reg[0]
INFO: [Physopt 32-662] Processed net CHANNEL3C/Z_reg_n_0_[8].  Did not re-place instance CHANNEL3C/Z_reg[8]
INFO: [Physopt 32-662] Processed net CHANNEL3C/ZS0[14]_i_25_n_0.  Did not re-place instance CHANNEL3C/ZS0[14]_i_25
INFO: [Physopt 32-662] Processed net h0/mem[8].mem8k_i_18_n_0.  Did not re-place instance h0/mem[8].mem8k_i_18
INFO: [Physopt 32-662] Processed net h0/mem[8].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1].  Did not re-place instance h0/mem[8].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0
INFO: [Physopt 32-662] Processed net h0/mem[8].mem8k_i_9_n_0.  Did not re-place instance h0/mem[8].mem8k_i_9
INFO: [Physopt 32-662] Processed net CHANNEL3C/Z_reg_n_0_[7].  Did not re-place instance CHANNEL3C/Z_reg[7]
INFO: [Physopt 32-662] Processed net TDC2_CHD/PINCAPT/ISER_COUL_0.  Did not re-place instance TDC2_CHD/PINCAPT/ISER_COUL_0__1
INFO: [Physopt 32-662] Processed net TDC2_CHD/PINCAPT/ptime[0]_i_1__1_n_0.  Did not re-place instance TDC2_CHD/PINCAPT/ptime[0]_i_1__1
INFO: [Physopt 32-662] Processed net TDC2_CHD/PINCAPT/D[0].  Did not re-place instance TDC2_CHD/PINCAPT/ptime_reg[0]
INFO: [Physopt 32-662] Processed net PINCAPT_M40_3/ISER_COUL_0__0.  Did not re-place instance PINCAPT_M40_3/ISER_COUL_0
INFO: [Physopt 32-662] Processed net CHANNEL3A/Ampl_corr_i_49__2_n_0.  Did not re-place instance CHANNEL3A/Ampl_corr_i_49__2
INFO: [Physopt 32-662] Processed net PINCAPT_M40_3/ptime[0]_i_1_n_0.  Did not re-place instance PINCAPT_M40_3/ptime[0]_i_1
INFO: [Physopt 32-662] Processed net PINCAPT_M40_3/D[0].  Did not re-place instance PINCAPT_M40_3/ptime_reg[0]
INFO: [Physopt 32-662] Processed net CHANNEL1A/Z_reg_n_0_[5].  Did not re-place instance CHANNEL1A/Z_reg[5]
INFO: [Physopt 32-662] Processed net CHANNEL3A/Z_reg_n_0_[3].  Did not re-place instance CHANNEL3A/Z_reg[3]
INFO: [Physopt 32-662] Processed net CHANNEL2A/RD_FIFO_i_23__6_n_0.  Did not re-place instance CHANNEL2A/RD_FIFO_i_23__6
INFO: [Physopt 32-662] Processed net CHANNEL2A/RD_FIFO_i_18__6_n_0.  Did not re-place instance CHANNEL2A/RD_FIFO_i_18__6
INFO: [Physopt 32-662] Processed net CHANNEL2A/RD_FIFO_i_25__5_n_0.  Did not re-place instance CHANNEL2A/RD_FIFO_i_25__5
INFO: [Physopt 32-662] Processed net CHANNEL3C/Z_reg_n_0_[6]_repN.  Did not re-place instance CHANNEL3C/Z_reg[6]_replica
INFO: [Physopt 32-662] Processed net CHANNEL3C/Z[8]_i_4__3_n_0.  Did not re-place instance CHANNEL3C/Z[8]_i_4__3
INFO: [Physopt 32-662] Processed net CHANNEL3C/p_4_out[6].  Did not re-place instance CHANNEL3C/Z[6]_i_1__3
INFO: [Physopt 32-662] Processed net CHANNEL3C/Ampl_corr_i_56__3_n_0.  Did not re-place instance CHANNEL3C/Ampl_corr_i_56__3
INFO: [Physopt 32-662] Processed net CHANNEL1D/ZS0[10]_i_4_n_0.  Did not re-place instance CHANNEL1D/ZS0[10]_i_4
INFO: [Physopt 32-662] Processed net CHANNEL1D/ZS0[10]_i_18__8_n_0.  Did not re-place instance CHANNEL1D/ZS0[10]_i_18__8
INFO: [Physopt 32-662] Processed net CHANNEL1D/ZS0[10]_i_8_n_0.  Did not re-place instance CHANNEL1D/ZS0[10]_i_8
INFO: [Physopt 32-662] Processed net CHANNEL3C/Z_reg_n_0_[1].  Did not re-place instance CHANNEL3C/Z_reg[1]
INFO: [Physopt 32-662] Processed net CHANNEL1D/din[0].  Did not re-place instance CHANNEL1D/EV_FIFO_i_3
INFO: [Physopt 32-662] Processed net CHANNEL2C/wr_en.  Did not re-place instance CHANNEL2C/EV_FIFO_i_7
INFO: [Physopt 32-662] Processed net CHANNEL2C/EV_FIFO_i_9_n_0.  Did not re-place instance CHANNEL2C/EV_FIFO_i_9
INFO: [Physopt 32-662] Processed net CHANNEL1D/ZS0[12].  Did not re-place instance CHANNEL1D/ZS0_reg[12]
INFO: [Physopt 32-662] Processed net TDC2_CHA/PINCAPT/ISER_COUL_0.  Did not re-place instance TDC2_CHA/PINCAPT/ISER_COUL_0__0__0
INFO: [Physopt 32-662] Processed net CHANNEL3B/ZS0[15]_i_12_n_0.  Did not re-place instance CHANNEL3B/ZS0[15]_i_12
INFO: [Physopt 32-662] Processed net TDC2_CHA/PINCAPT/ptime[0]_i_1__6_n_0.  Did not re-place instance TDC2_CHA/PINCAPT/ptime[0]_i_1__6
INFO: [Physopt 32-662] Processed net TDC2_CHA/PINCAPT/D[0].  Did not re-place instance TDC2_CHA/PINCAPT/ptime_reg[0]
INFO: [Physopt 32-662] Processed net CH_N0[0]_i_1_n_0.  Did not re-place instance CH_N0[0]_i_1
INFO: [Physopt 32-662] Processed net p_0_in52_in.  Did not re-place instance CH_do_reg[10]
INFO: [Physopt 32-662] Processed net CHANNEL2A/ZS0[10]_i_4_n_0.  Did not re-place instance CHANNEL2A/ZS0[10]_i_4
INFO: [Physopt 32-662] Processed net CHANNEL2A/ZS0[10]_i_18__6_n_0.  Did not re-place instance CHANNEL2A/ZS0[10]_i_18__6
INFO: [Physopt 32-662] Processed net CHANNEL2A/ZS0[10]_i_8_n_0.  Did not re-place instance CHANNEL2A/ZS0[10]_i_8
INFO: [Physopt 32-662] Processed net CHANNEL2A/ZS0[12].  Did not re-place instance CHANNEL2A/ZS0_reg[12]
INFO: [Physopt 32-662] Processed net TDC1_CHA/PINCAPT/ISER_BITS1_reg_n_0_[0].  Did not re-place instance TDC1_CHA/PINCAPT/ISER_BITS1_reg[0]
INFO: [Physopt 32-662] Processed net CHANNEL3B/RD_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0].  Did not re-place instance CHANNEL3B/RD_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/gpr1.dout_i[32]_i_1
INFO: [Physopt 32-662] Processed net CHANNEL3C/Event_ready_0.  Did not re-place instance CHANNEL3C/RD_FIFO_i_25__7
INFO: [Physopt 32-662] Processed net CHANNEL3C/Z_reg_n_0_[6].  Did not re-place instance CHANNEL3C/Z_reg[6]
INFO: [Physopt 32-662] Processed net CHANNEL3C/Event_ready_reg_1.  Did not re-place instance CHANNEL3C/RD_FIFO_i_15__6
INFO: [Physopt 32-662] Processed net CHANNEL3D/ZS0[10]_i_4_n_0.  Did not re-place instance CHANNEL3D/ZS0[10]_i_4
INFO: [Physopt 32-662] Processed net CHANNEL3D/ZS0[10]_i_18__4_n_0.  Did not re-place instance CHANNEL3D/ZS0[10]_i_18__4
INFO: [Physopt 32-662] Processed net CHANNEL3D/ZS0[10]_i_8_n_0.  Did not re-place instance CHANNEL3D/ZS0[10]_i_8
INFO: [Physopt 32-662] Processed net CHANNEL2A/Z_reg_n_0_[3].  Did not re-place instance CHANNEL2A/Z_reg[3]
INFO: [Physopt 32-662] Processed net CHANNEL2A/ZS0[10]_i_14__6_n_0.  Did not re-place instance CHANNEL2A/ZS0[10]_i_14__6
INFO: [Physopt 32-662] Processed net CHANNEL1D/ZS0[14]_i_7_n_0.  Did not re-place instance CHANNEL1D/ZS0[14]_i_7
INFO: [Physopt 32-662] Processed net CHANNEL1D/ZS0[14].  Did not re-place instance CHANNEL1D/ZS0_reg[14]
INFO: [Physopt 32-662] Processed net CHANNEL2A/ZS0[14]_i_7_n_0.  Did not re-place instance CHANNEL2A/ZS0[14]_i_7
INFO: [Physopt 32-662] Processed net CHANNEL3C/ZS0[14]_i_7_n_0.  Did not re-place instance CHANNEL3C/ZS0[14]_i_7
INFO: [Physopt 32-662] Processed net CHANNEL2A/Z_reg_n_0_[2].  Did not re-place instance CHANNEL2A/Z_reg[2]
INFO: [Physopt 32-662] Processed net CHANNEL3A/ZS0[10]_i_4_n_0.  Did not re-place instance CHANNEL3A/ZS0[10]_i_4
INFO: [Physopt 32-662] Processed net CHANNEL3A/ZS0[10]_i_8_n_0.  Did not re-place instance CHANNEL3A/ZS0[10]_i_8
INFO: [Physopt 32-662] Processed net CHANNEL2A/ZS0[14].  Did not re-place instance CHANNEL2A/ZS0_reg[14]
INFO: [Physopt 32-662] Processed net CHANNEL3A/ZS0[12].  Did not re-place instance CHANNEL3A/ZS0_reg[12]
INFO: [Physopt 32-662] Processed net CHANNEL3C/p_4_out[5].  Did not re-place instance CHANNEL3C/Z[5]_i_1__3
INFO: [Physopt 32-662] Processed net CHANNEL1C/ZS0[10]_i_14__9_n_0.  Did not re-place instance CHANNEL1C/ZS0[10]_i_14__9
INFO: [Physopt 32-662] Processed net CHANNEL3A/CH1_Z_reg_n_0_[10].  Did not re-place instance CHANNEL3A/CH1_Z_reg[10]
INFO: [Physopt 32-662] Processed net CHANNEL1C/ZS0[10]_i_18__9_n_0.  Did not re-place instance CHANNEL1C/ZS0[10]_i_18__9
INFO: [Physopt 32-662] Processed net CHANNEL1C/ZS0[14]_i_7_n_0.  Did not re-place instance CHANNEL1C/ZS0[14]_i_7
INFO: [Physopt 32-662] Processed net CHANNEL3A/Ampl_corr_i_57__2_n_0.  Did not re-place instance CHANNEL3A/Ampl_corr_i_57__2
INFO: [Physopt 32-662] Processed net CHANNEL3C/Ampl_corr_i_57__3_n_0.  Did not re-place instance CHANNEL3C/Ampl_corr_i_57__3
INFO: [Physopt 32-662] Processed net CHANNEL1C/ZS0[15].  Did not re-place instance CHANNEL1C/ZS0_reg[15]
INFO: [Physopt 32-662] Processed net CHANNEL3D/Z_reg_n_0_[8].  Did not re-place instance CHANNEL3D/Z_reg[8]
INFO: [Physopt 32-662] Processed net h0/mem[8].mem8k_i_17_n_0.  Did not re-place instance h0/mem[8].mem8k_i_17
INFO: [Physopt 32-662] Processed net h0/mem[2].mem8k_i_18_n_0.  Did not re-place instance h0/mem[2].mem8k_i_18
INFO: [Physopt 32-662] Processed net h0/mem[2].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14].  Did not re-place instance h0/mem[2].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0
INFO: [Physopt 32-662] Processed net h0/mem[2].mem8k_i_23_n_0.  Did not re-place instance h0/mem[2].mem8k_i_23
INFO: [Physopt 32-662] Processed net CHANNEL2D/Z_reg_n_0_[3].  Did not re-place instance CHANNEL2D/Z_reg[3]
INFO: [Physopt 32-662] Processed net CHANNEL2C/ZS0[15]_i_9_n_0.  Did not re-place instance CHANNEL2C/ZS0[15]_i_9
INFO: [Physopt 32-662] Processed net CHANNEL2D/ZS0[10]_i_4_n_0.  Did not re-place instance CHANNEL2D/ZS0[10]_i_4
INFO: [Physopt 32-662] Processed net CHANNEL2C/ZS0[15]_i_13_n_0.  Did not re-place instance CHANNEL2C/ZS0[15]_i_13
INFO: [Physopt 32-662] Processed net CHANNEL2D/ZS0[10]_i_20_n_0.  Did not re-place instance CHANNEL2D/ZS0[10]_i_20
INFO: [Physopt 32-662] Processed net CHANNEL2D/ZS0[10]_i_8_n_0.  Did not re-place instance CHANNEL2D/ZS0[10]_i_8
INFO: [Physopt 32-662] Processed net CHANNEL2D/ZS0[15].  Did not re-place instance CHANNEL2D/ZS0_reg[15]
INFO: [Physopt 32-662] Processed net CHANNEL3A/ZS0[14].  Did not re-place instance CHANNEL3A/ZS0_reg[14]
INFO: [Physopt 32-662] Processed net CHANNEL2D/ZS0[12].  Did not re-place instance CHANNEL2D/ZS0_reg[12]
INFO: [Physopt 32-662] Processed net CHANNEL1B/ZS0[10]_i_4_n_0.  Did not re-place instance CHANNEL1B/ZS0[10]_i_4
INFO: [Physopt 32-662] Processed net CHANNEL1B/ZS0[10]_i_8_n_0.  Did not re-place instance CHANNEL1B/ZS0[10]_i_8
INFO: [Physopt 32-662] Processed net CHANNEL1B/ZS0[12].  Did not re-place instance CHANNEL1B/ZS0_reg[12]
INFO: [Physopt 32-662] Processed net PINCAPT_M40_3/ISER_BITS1_reg_n_0_[0].  Did not re-place instance PINCAPT_M40_3/ISER_BITS1_reg[0]
INFO: [Physopt 32-662] Processed net CHANNEL1D/A[12].  Did not re-place instance CHANNEL1D/Ampl_corr_i_13__8
INFO: [Physopt 32-662] Processed net CHANNEL1D/CH1_Z_reg_n_0_[10].  Did not re-place instance CHANNEL1D/CH1_Z_reg[10]
INFO: [Physopt 32-662] Processed net CHANNEL1D/Ampl_corr_i_57__8_n_0.  Did not re-place instance CHANNEL1D/Ampl_corr_i_57__8
INFO: [Physopt 32-662] Processed net CHANNEL1D/din_0[16].  Did not re-place instance CHANNEL1D/EVENTFIFO_i_7__8
INFO: [Physopt 32-662] Processed net TDC3_CHA/PINCAPT/ptime[0]_i_1__2_n_0.  Did not re-place instance TDC3_CHA/PINCAPT/ptime[0]_i_1__2
INFO: [Physopt 32-662] Processed net CHANNEL3C/ZS0[14].  Did not re-place instance CHANNEL3C/ZS0_reg[14]
INFO: [Physopt 32-662] Processed net TDC3_CHA/PINCAPT/D[0].  Did not re-place instance TDC3_CHA/PINCAPT/ptime_reg[0]
INFO: [Physopt 32-662] Processed net CHANNEL2C/ZS0[14]_i_28_n_0.  Did not re-place instance CHANNEL2C/ZS0[14]_i_28
INFO: [Physopt 32-662] Processed net TDC1_CHC/PINCAPT/ptime[0]_i_1__9_n_0.  Did not re-place instance TDC1_CHC/PINCAPT/ptime[0]_i_1__9
INFO: [Physopt 32-662] Processed net CHANNEL1B/ZS0[13].  Did not re-place instance CHANNEL1B/ZS0_reg[13]
INFO: [Physopt 32-662] Processed net TDC1_CHC/PINCAPT/D[0].  Did not re-place instance TDC1_CHC/PINCAPT/ptime_reg[0]
INFO: [Physopt 32-662] Processed net CHANNEL1C/ZS0[10]_i_4_n_0.  Did not re-place instance CHANNEL1C/ZS0[10]_i_4
INFO: [Physopt 32-661] Optimized 74 nets.  Re-placed 74 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 74 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 74 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.052 | TNS=-0.126 |
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3477.410 ; gain = 0.000 ; free physical = 15642 ; free virtual = 54177
Phase 29 Single Cell Placement Optimization | Checksum: 1a06ea838

Time (s): cpu = 00:34:44 ; elapsed = 00:07:44 . Memory (MB): peak = 3477.410 ; gain = 0.000 ; free physical = 15642 ; free virtual = 54177

Phase 30 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 30 Multi Cell Placement Optimization | Checksum: 1a06ea838

Time (s): cpu = 00:34:44 ; elapsed = 00:07:44 . Memory (MB): peak = 3477.410 ; gain = 0.000 ; free physical = 15642 ; free virtual = 54177

Phase 31 SLR Crossing Optimization
Phase 31 SLR Crossing Optimization | Checksum: 1a06ea838

Time (s): cpu = 00:34:44 ; elapsed = 00:07:44 . Memory (MB): peak = 3477.410 ; gain = 0.000 ; free physical = 15642 ; free virtual = 54177

Phase 32 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.052 | TNS=-0.126 |
INFO: [Physopt 32-702] Processed net CHANNEL3C/ZS0[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net CHANNEL3C/Z_reg_n_0_[5]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net CHANNEL3C/Z_reg_n_0_[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.044 | TNS=-0.152 |
INFO: [Physopt 32-572] Net CHANNEL3C/Z_reg_n_0_[5]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net CHANNEL3C/Z_reg_n_0_[5]_repN.  Did not re-place instance CHANNEL3C/Z_reg[5]_replica
INFO: [Physopt 32-572] Net CHANNEL3C/Z_reg_n_0_[5]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net CHANNEL3C/Z_reg_n_0_[5]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CHANNEL3C/ZS0_reg[14]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net CHANNEL3C/ZS0[14]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.039 | TNS=-0.108 |
INFO: [Physopt 32-702] Processed net CHANNEL2A/ZS0[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net CHANNEL2A/Z_reg_n_0_[4]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net CHANNEL2A/Z_reg_n_0_[4]_repN.  Did not re-place instance CHANNEL2A/Z_reg[4]_replica
INFO: [Physopt 32-572] Net CHANNEL2A/Z_reg_n_0_[4]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net CHANNEL2A/Z_reg_n_0_[4]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CHANNEL2A/ZS0_reg[14]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net CHANNEL2A/ZS0[14]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.036 | TNS=-0.070 |
INFO: [Physopt 32-702] Processed net CHANNEL3B/ZS0[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net CHANNEL3B/Z_reg_n_0_[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net CHANNEL3B/Z_reg_n_0_[5].  Did not re-place instance CHANNEL3B/Z_reg[5]
INFO: [Physopt 32-572] Net CHANNEL3B/Z_reg_n_0_[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net CHANNEL3B/Z_reg_n_0_[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CHANNEL3B/ZS0_reg[14]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net CHANNEL3B/ZS0[14]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.034 | TNS=-0.034 |
INFO: [Physopt 32-735] Processed net CHANNEL3C/CH_0_reg_n_0_[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.002 | TNS=-0.002 |
INFO: [Physopt 32-735] Processed net CHANNEL3C/CH1_Z_reg_n_0_[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.001 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.001 | TNS=0.000 |
Phase 32 Critical Path Optimization | Checksum: 1d2d01a1b

Time (s): cpu = 00:35:18 ; elapsed = 00:07:54 . Memory (MB): peak = 3477.410 ; gain = 0.000 ; free physical = 15643 ; free virtual = 54179

Phase 33 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.001 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.001 | TNS=0.000 |
Phase 33 Critical Path Optimization | Checksum: 1d2d01a1b

Time (s): cpu = 00:35:18 ; elapsed = 00:07:54 . Memory (MB): peak = 3477.410 ; gain = 0.000 ; free physical = 15643 ; free virtual = 54178

Phase 34 BRAM Enable Optimization
Phase 34 BRAM Enable Optimization | Checksum: 1d2d01a1b

Time (s): cpu = 00:35:19 ; elapsed = 00:07:54 . Memory (MB): peak = 3477.410 ; gain = 0.000 ; free physical = 15643 ; free virtual = 54178

Phase 35 Hold Fix Optimization
INFO: [Physopt 32-668] Estimated Timing Summary | WNS=0.001 | TNS=0.000 | WHS=-0.280 | THS=-89.631 |
INFO: [Physopt 32-45] Identified 28 candidate nets for hold slack optimization.
INFO: [Physopt 32-234] Optimized 28 nets. Inserted 0 new ZHOLD_DELAYs. Calibrated 0 existing ZHOLD_DELAYs. Inserted 28 buffers.

INFO: [Physopt 32-668] Estimated Timing Summary | WNS=0.001 | TNS=0.000 | WHS=-0.250 | THS=-82.368 |
Phase 35 Hold Fix Optimization | Checksum: 1d3d19bdc

Time (s): cpu = 00:35:25 ; elapsed = 00:07:58 . Memory (MB): peak = 3477.410 ; gain = 0.000 ; free physical = 15612 ; free virtual = 54147
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3477.410 ; gain = 0.000 ; free physical = 15615 ; free virtual = 54150
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=0.001 | TNS=0.000 | WHS=-0.250 | THS=-82.368 |

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization            |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout                  |          0.000  |          0.000  |           36  |              0  |                    18  |          39  |           3  |  00:00:28  |
|  Single Cell Placement   |          0.016  |          0.375  |            0  |              0  |                   258  |           0  |           4  |  00:06:10  |
|  Multi Cell Placement    |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           4  |  00:00:01  |
|  Rewire                  |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
|  Critical Cell           |          0.002  |          0.094  |           17  |              0  |                    17  |           0  |           3  |  00:00:34  |
|  SLR Crossing            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
|  DSP Register            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  BRAM Register           |          0.000  |          0.000  |           41  |              0  |                     3  |           0  |           2  |  00:00:17  |
|  URAM Register           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  Shift Register          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  Critical Pin            |          0.119  |          0.561  |            0  |              0  |                    20  |           0  |           1  |  00:00:00  |
|  Very High Fanout        |          0.000  |          0.000  |            4  |              0  |                     3  |           0  |           1  |  00:00:09  |
|  BRAM Enable             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path           |          0.053  |          0.126  |            1  |              0  |                     6  |           0  |           2  |  00:00:10  |
|  Total                   |          0.190  |          1.156  |           99  |              0  |                   325  |          39  |          33  |  00:07:49  |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------


Summary of Hold Fix Optimizations
=================================


--------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization               |  WHS Gain (ns)  |  THS Gain (ns)  |  Added LUTs  |  Added FFs  |  Optimized Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
--------------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT1 and ZHOLD Insertion   |          0.030  |          7.263  |          28  |          0  |              28  |           0  |           1  |  00:00:01  |
|  Total                      |          0.030  |          7.263  |          28  |          0  |              28  |           0  |           1  |  00:00:01  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3477.410 ; gain = 0.000 ; free physical = 15615 ; free virtual = 54150
Ending Physical Synthesis Task | Checksum: 1898bd9a3

Time (s): cpu = 00:35:26 ; elapsed = 00:07:58 . Memory (MB): peak = 3477.410 ; gain = 0.000 ; free physical = 15632 ; free virtual = 54168
INFO: [Common 17-83] Releasing license: Implementation
1234 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:35:33 ; elapsed = 00:08:00 . Memory (MB): peak = 3477.410 ; gain = 0.000 ; free physical = 15656 ; free virtual = 54192
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3477.410 ; gain = 0.000 ; free physical = 15656 ; free virtual = 54192
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3477.410 ; gain = 0.000 ; free physical = 15592 ; free virtual = 54177
INFO: [Common 17-1381] The checkpoint '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/PM12.runs/impl_1/PM12_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3477.410 ; gain = 0.000 ; free physical = 15641 ; free virtual = 54192
Command: route_design -directive NoTimingRelaxation
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'NoTimingRelaxation'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 7e39a89 ConstDB: 0 ShapeSum: e076e8bc RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 13f9df9ee

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 3477.410 ; gain = 0.000 ; free physical = 15454 ; free virtual = 54005
Post Restoration Checksum: NetGraph: 8bad525d NumContArr: b3f0a791 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 13f9df9ee

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 3477.410 ; gain = 0.000 ; free physical = 15455 ; free virtual = 54005

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 13f9df9ee

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 3477.410 ; gain = 0.000 ; free physical = 15414 ; free virtual = 53964

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 13f9df9ee

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 3477.410 ; gain = 0.000 ; free physical = 15414 ; free virtual = 53964
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 95ccd792

Time (s): cpu = 00:00:34 ; elapsed = 00:00:20 . Memory (MB): peak = 3477.410 ; gain = 0.000 ; free physical = 15382 ; free virtual = 53933
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.000  | TNS=0.000  | WHS=-0.362 | THS=-1809.542|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 1320b04fe

Time (s): cpu = 00:00:43 ; elapsed = 00:00:25 . Memory (MB): peak = 3477.410 ; gain = 0.000 ; free physical = 15376 ; free virtual = 53927
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.000  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 13f309307

Time (s): cpu = 00:00:43 ; elapsed = 00:00:25 . Memory (MB): peak = 3477.410 ; gain = 0.000 ; free physical = 15374 ; free virtual = 53925
Phase 2 Router Initialization | Checksum: 21c5e8492

Time (s): cpu = 00:00:43 ; elapsed = 00:00:25 . Memory (MB): peak = 3477.410 ; gain = 0.000 ; free physical = 15374 ; free virtual = 53925

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 35810
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 35809
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 10f2f1fcf

Time (s): cpu = 00:01:09 ; elapsed = 00:00:35 . Memory (MB): peak = 3630.359 ; gain = 152.949 ; free physical = 15357 ; free virtual = 53908
INFO: [Route 35-580] Design has 17 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|                   TX_CLK |                   CLK320 |                                                                                            TR_to_reg[4]/D|
|                   TX_CLK |                   CLK320 |                                                                                            TR_to_reg[2]/D|
|                 CLK600_1 |                 CLK300_1 |                                                                                     TDC1_CHA/C_STR1_reg/D|
|                 CLK600_2 |                 CLK300_2 |                                                                                     TDC2_CHA/C_STR1_reg/D|
|                 CLK600_1 |                 CLK300_1 |                                                                                     TDC1_CHC/C_STR1_reg/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 6993
 Number of Nodes with overlaps = 1957
 Number of Nodes with overlaps = 744
 Number of Nodes with overlaps = 218
 Number of Nodes with overlaps = 72
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.071 | TNS=-0.168 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1faa60743

Time (s): cpu = 00:02:04 ; elapsed = 00:01:10 . Memory (MB): peak = 3630.359 ; gain = 152.949 ; free physical = 15356 ; free virtual = 53907

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 644
 Number of Nodes with overlaps = 296
 Number of Nodes with overlaps = 100
 Number of Nodes with overlaps = 54
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.067 | TNS=-0.090 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 107252d2c

Time (s): cpu = 00:02:18 ; elapsed = 00:01:21 . Memory (MB): peak = 3630.359 ; gain = 152.949 ; free physical = 15352 ; free virtual = 53903

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 272
 Number of Nodes with overlaps = 55
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.108 | TNS=-0.156 | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1ae258815

Time (s): cpu = 00:02:23 ; elapsed = 00:01:26 . Memory (MB): peak = 3630.359 ; gain = 152.949 ; free physical = 15353 ; free virtual = 53904
Phase 4 Rip-up And Reroute | Checksum: 1ae258815

Time (s): cpu = 00:02:23 ; elapsed = 00:01:26 . Memory (MB): peak = 3630.359 ; gain = 152.949 ; free physical = 15353 ; free virtual = 53904

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1c791b2d9

Time (s): cpu = 00:02:27 ; elapsed = 00:01:28 . Memory (MB): peak = 3630.359 ; gain = 152.949 ; free physical = 15355 ; free virtual = 53905
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.006  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 19717dd2b

Time (s): cpu = 00:02:27 ; elapsed = 00:01:28 . Memory (MB): peak = 3630.359 ; gain = 152.949 ; free physical = 15353 ; free virtual = 53904

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 19717dd2b

Time (s): cpu = 00:02:27 ; elapsed = 00:01:28 . Memory (MB): peak = 3630.359 ; gain = 152.949 ; free physical = 15353 ; free virtual = 53904
Phase 5 Delay and Skew Optimization | Checksum: 19717dd2b

Time (s): cpu = 00:02:27 ; elapsed = 00:01:28 . Memory (MB): peak = 3630.359 ; gain = 152.949 ; free physical = 15353 ; free virtual = 53904

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 277c149cc

Time (s): cpu = 00:02:31 ; elapsed = 00:01:30 . Memory (MB): peak = 3630.359 ; gain = 152.949 ; free physical = 15357 ; free virtual = 53907
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.006  | TNS=0.000  | WHS=0.038  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1b3f3291a

Time (s): cpu = 00:02:32 ; elapsed = 00:01:30 . Memory (MB): peak = 3630.359 ; gain = 152.949 ; free physical = 15357 ; free virtual = 53907
Phase 6 Post Hold Fix | Checksum: 1b3f3291a

Time (s): cpu = 00:02:32 ; elapsed = 00:01:30 . Memory (MB): peak = 3630.359 ; gain = 152.949 ; free physical = 15357 ; free virtual = 53907

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 6.89965 %
  Global Horizontal Routing Utilization  = 7.62702 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 18f6556c7

Time (s): cpu = 00:02:32 ; elapsed = 00:01:30 . Memory (MB): peak = 3630.359 ; gain = 152.949 ; free physical = 15357 ; free virtual = 53907

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 18f6556c7

Time (s): cpu = 00:02:32 ; elapsed = 00:01:30 . Memory (MB): peak = 3630.359 ; gain = 152.949 ; free physical = 15355 ; free virtual = 53906

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 117bd9472

Time (s): cpu = 00:02:34 ; elapsed = 00:01:32 . Memory (MB): peak = 3630.359 ; gain = 152.949 ; free physical = 15352 ; free virtual = 53903

Phase 10 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.006  | TNS=0.000  | WHS=0.039  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 10 Post Router Timing | Checksum: 115d4caad

Time (s): cpu = 00:02:46 ; elapsed = 00:01:37 . Memory (MB): peak = 3630.359 ; gain = 152.949 ; free physical = 15321 ; free virtual = 53872
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:46 ; elapsed = 00:01:37 . Memory (MB): peak = 3630.359 ; gain = 152.949 ; free physical = 15481 ; free virtual = 54031

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
1257 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:50 ; elapsed = 00:01:39 . Memory (MB): peak = 3630.359 ; gain = 152.949 ; free physical = 15481 ; free virtual = 54031
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3630.359 ; gain = 0.000 ; free physical = 15481 ; free virtual = 54031
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3630.359 ; gain = 0.000 ; free physical = 15395 ; free virtual = 54008
INFO: [Common 17-1381] The checkpoint '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/PM12.runs/impl_1/PM12_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 3630.359 ; gain = 0.000 ; free physical = 15457 ; free virtual = 54026
Command: write_bitstream -force PM12.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP CHANNEL1A/Ampl_corr input CHANNEL1A/Ampl_corr/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CHANNEL1A/Ampl_corr input CHANNEL1A/Ampl_corr/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CHANNEL1B/Ampl_corr input CHANNEL1B/Ampl_corr/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CHANNEL1B/Ampl_corr input CHANNEL1B/Ampl_corr/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CHANNEL1C/Ampl_corr input CHANNEL1C/Ampl_corr/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CHANNEL1C/Ampl_corr input CHANNEL1C/Ampl_corr/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CHANNEL1D/Ampl_corr input CHANNEL1D/Ampl_corr/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CHANNEL1D/Ampl_corr input CHANNEL1D/Ampl_corr/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CHANNEL2A/Ampl_corr input CHANNEL2A/Ampl_corr/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CHANNEL2A/Ampl_corr input CHANNEL2A/Ampl_corr/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CHANNEL2B/Ampl_corr input CHANNEL2B/Ampl_corr/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CHANNEL2B/Ampl_corr input CHANNEL2B/Ampl_corr/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CHANNEL2C/Ampl_corr input CHANNEL2C/Ampl_corr/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CHANNEL2C/Ampl_corr input CHANNEL2C/Ampl_corr/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CHANNEL2D/Ampl_corr input CHANNEL2D/Ampl_corr/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CHANNEL2D/Ampl_corr input CHANNEL2D/Ampl_corr/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CHANNEL3A/Ampl_corr input CHANNEL3A/Ampl_corr/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CHANNEL3A/Ampl_corr input CHANNEL3A/Ampl_corr/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CHANNEL3B/Ampl_corr input CHANNEL3B/Ampl_corr/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CHANNEL3B/Ampl_corr input CHANNEL3B/Ampl_corr/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CHANNEL3C/Ampl_corr input CHANNEL3C/Ampl_corr/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CHANNEL3C/Ampl_corr input CHANNEL3C/Ampl_corr/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CHANNEL3D/Ampl_corr input CHANNEL3D/Ampl_corr/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CHANNEL3D/Ampl_corr input CHANNEL3D/Ampl_corr/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP CHANNEL1A/Ampl_corr output CHANNEL1A/Ampl_corr/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP CHANNEL1B/Ampl_corr output CHANNEL1B/Ampl_corr/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP CHANNEL1C/Ampl_corr output CHANNEL1C/Ampl_corr/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP CHANNEL1D/Ampl_corr output CHANNEL1D/Ampl_corr/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP CHANNEL2A/Ampl_corr output CHANNEL2A/Ampl_corr/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP CHANNEL2B/Ampl_corr output CHANNEL2B/Ampl_corr/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP CHANNEL2C/Ampl_corr output CHANNEL2C/Ampl_corr/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP CHANNEL2D/Ampl_corr output CHANNEL2D/Ampl_corr/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP CHANNEL3A/Ampl_corr output CHANNEL3A/Ampl_corr/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP CHANNEL3B/Ampl_corr output CHANNEL3B/Ampl_corr/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP CHANNEL3C/Ampl_corr output CHANNEL3C/Ampl_corr/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP CHANNEL3D/Ampl_corr output CHANNEL3D/Ampl_corr/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CHANNEL1A/Ampl_corr multiplier stage CHANNEL1A/Ampl_corr/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CHANNEL1B/Ampl_corr multiplier stage CHANNEL1B/Ampl_corr/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CHANNEL1C/Ampl_corr multiplier stage CHANNEL1C/Ampl_corr/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CHANNEL1D/Ampl_corr multiplier stage CHANNEL1D/Ampl_corr/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CHANNEL2A/Ampl_corr multiplier stage CHANNEL2A/Ampl_corr/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CHANNEL2B/Ampl_corr multiplier stage CHANNEL2B/Ampl_corr/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CHANNEL2C/Ampl_corr multiplier stage CHANNEL2C/Ampl_corr/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CHANNEL2D/Ampl_corr multiplier stage CHANNEL2D/Ampl_corr/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CHANNEL3A/Ampl_corr multiplier stage CHANNEL3A/Ampl_corr/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CHANNEL3B/Ampl_corr multiplier stage CHANNEL3B/Ampl_corr/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CHANNEL3C/Ampl_corr multiplier stage CHANNEL3C/Ampl_corr/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CHANNEL3D/Ampl_corr multiplier stage CHANNEL3D/Ampl_corr/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC PDRC-62] SLICEM_5lutO5_B5: Dangling output pin O5 on site SLICE_X62Y162:B5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-63] SLICEM_5lutO5_A5: Dangling output pin O5 on site SLICE_X58Y163:A5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC RTSTAT-10] No routable loads: 149 net(s) have no routable loads. The problem bus(es) and/or net(s) are FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENA_dly_D, FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/ENA_dly_D, FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENA_dly_D, FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENA_dly_D, FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/ENA_dly_D, FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/ENA_dly_D, FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/ENA_dly_D, FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/ENA_dly_D, FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/ENA_dly_D, FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/ENA_dly_D, FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, FitGbtPrg/DataConverter_comp/raw_header_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, fl_upg/BF/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i... and (the first 15 of 137 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 51 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Overwriting "TIMESTAMP" with "DD2AF935" for option USR_ACCESS
TIMESTAMP = Wed Oct 27 15:36:53 2021

Creating bitmap...
Creating bitstream...
Writing bitstream ./PM12.bit...
Writing bitstream ./PM12.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
1267 Infos, 51 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:44 ; elapsed = 00:00:25 . Memory (MB): peak = 3894.488 ; gain = 0.000 ; free physical = 15202 ; free virtual = 53801
INFO: [Common 17-206] Exiting Vivado at Wed Oct 27 15:37:02 2021...
[Wed Oct 27 15:37:02 2021] impl_1 finished
wait_on_run: Time (s): cpu = 00:50:50 ; elapsed = 00:19:47 . Memory (MB): peak = 2173.777 ; gain = 0.000 ; free physical = 17106 ; free virtual = 55705
# open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2173.777 ; gain = 0.000 ; free physical = 16922 ; free virtual = 55521
INFO: [Netlist 29-17] Analyzing 3081 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2704.367 ; gain = 32.039 ; free physical = 16248 ; free virtual = 54846
Restored from archive | CPU: 1.550000 secs | Memory: 44.789734 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2704.367 ; gain = 32.039 ; free physical = 16248 ; free virtual = 54846
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2704.367 ; gain = 0.000 ; free physical = 16274 ; free virtual = 54873
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 214 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 142 instances
  SRLC16E => SRL16E: 72 instances

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 2704.367 ; gain = 530.590 ; free physical = 16274 ; free virtual = 54873
# report_timing_summary -file impl_1_timing_summary.log
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [Common 17-206] Exiting Vivado at Wed Oct 27 15:37:31 2021...
