Oh no...

Cycle: 5
MARS instruction number: 4	Instruction: add $8,$8,$1
Expected:	Register Write to Reg: 0x08 Val: 0xFFFFFFFF
Got     :	Register Write to Reg: 0x09 Val: 0xFFFFFFFF
Incorrect write

Cycle: 7
MARS instruction number: 5	Instruction: add $9,$0,$0
Expected:	Register Write to Reg: 0x09 Val: 0x00000000
Got     :	Register Write to Reg: 0x08 Val: 0xFFFF0000
Incorrect write

Cycle: 8
MARS instruction number: 6	Instruction: addiu $9,$9,-1
Expected:	Register Write to Reg: 0x09 Val: 0xFFFFFFFF
Got     :	Register Write to Reg: 0x08 Val: 0xFFFF0000
Incorrect write

You have reached the maximum mismatches (3)

Helpful resources for Debugging:
ms.trace : output from the VHDL testbench during program execution on your processor
mars.trace : output from MARS containing expected output
vsim.wlf: waveform file generated by processor simulation, you can display this simulation in ModelSim without resimulating your processor by hand


