LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.std_logic_unsigned.ALL;

entity exp4_lx is
port(
	clk : in std_logic;
	swco :out std_logic_vector(3 downto 0);
	swro : in std_logic_vector(3 downto 0);
	a,b,c,d,e,f,g : OUT std_logic
);
end exp4_lx;

architecture exp4_lx_ar of exp4_lx is
component exp3_lx_decode_47 IS
    PORT (
            in0 :IN std_logic_vector(3 downto 0);
            a,b,c,d,e,f,g : OUT std_logic
    );
end component;

component exp4_lx_clock IS
PORT(
clk : in std_logic;
counter_out : out std_logic_vector(1 downto 0)
);
end component;

component exp4_lx_scancode IS
port(
	counter : in std_logic_vector(1 downto 0);
	scancode : out std_logic_vector(3 downto 0)
);
end component;
component exp4_lx_readstatus is
port(
	counter : in std_logic_vector(1 downto 0);
	swro : in std_logic_vector(3 downto 0);
	status : out std_logic_vector(3 downto 0)
);
end component;
component exp4_lx_dis is
port(
	counter : in std_logic_vector(1 downto 0);
	status : in std_logic_vector(3 downto 0);
	datacode : out std_logic_vector(3 downto 0)
);
end component;
signal counter_out : std_logic_vector(1 downto 0);
signal status,datacode : std_logic_vector(3 downto 0);
begin
exp4_clk : exp4_lx_clock port map(clk,counter_out);
exp4_scan : exp4_lx_scancode port map(counter_out,swco);
exp4_read : exp4_lx_readstatus port map(counter_out,swro,status);
exp4_dis : exp4_lx_dis port map(counter_out,status,datacode);
exp4_47 : exp3_lx_decode_47 port map(datacode,a,b,c,d,e,f,g);
end exp4_lx_ar;