arch = "AArch64"
name = "gcipi1"
symbolic = ["trap", "done", "gcPreempt", "fragile", "gic"]

page_table_setup = """
    physical pa1 pa2 pa3 pa4 pa5;
    trap |-> pa1;
    done |-> pa2;
    gcPreempt |-> pa3;
    fragile |-> pa4;
    gic |-> pa5;

    identity 0x1000 with code;

    *pa1 = 0;
    *pa2 = 0;
    *pa3 = 0;
    *pa4 = 0;
    *pa5 = 0;
"""

[thread.0]
init = {}
code = """
    STR X0,[X1] // W trap 1
    DMB ISH
    STR X2,[X3] // this corresponds to the IPI
    LDR X4,[X5] // R done 1
    CBZ X4, exit
    DMB ISH
    LDR X6,[X7] // R gcPreempt 0
    CBNZ X6, exit
    LDR X8,[X9] // do GC
exit:
    NOP
"""

[thread.0.reset]
R0 = "extz(0b1, 64)"
R1 = "trap"
R2 = "extz(0b1, 64)"
R3 = "gic"
R4 = "extz(0b0, 64)"
R5 = "done"
R6 = "extz(0b0, 64)"
R7 = "gcPreempt"
R8 = "extz(0b0, 64)"
R9 = "fragile"

"PSTATE.EL" = "0b01"

[thread.1]
init = {}
code = """
    SVC #0
    STR X0,[X1] // W gcPreempt 1
    LDR X2,[X3] // R trap 0
    CBZ X2, do_sensitive
    B end
do_sensitive:
    STR X4,[X5] // W fragile 1
end:
    NOP // 
"""

[thread.1.reset]
R0 = "extz(0b1, 64)"
R1 = "gcPreempt"
R2 = "extz(0b0, 64)"
R3 = "trap"
R4 = "extz(0b1, 64)"
R5 = "fragile"
R6 = "extz(0b0, 64)"
R7 = "gic"
R8 = "extz(0b1, 64)"
R9 = "done"
VBAR_EL1 = "extz(0x1000, 64)"

"PSTATE.SP" = "0b0"
"PSTATE.EL" = "0b00"

[section.thread1_el1_handler]
address = "0x1400"
code = """
    LDR X6,[X7]
    CBZ X6, return
    DMB ISH
    STR X8,[X9]
return:
    ERET
"""

[final]
# "1:trap = 0, 0:done=1, 0:gcPreempt = 0, 1:X0=0"
assertion = "0:X8 = 1"

