// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module layers_test_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        pool0_to_conv1_dout,
        pool0_to_conv1_empty_n,
        pool0_to_conv1_read,
        pool0_to_conv1_num_data_valid,
        pool0_to_conv1_fifo_cap,
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_8_address1,
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_8_ce1,
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_8_we1,
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_8_d1,
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_7_address1,
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_7_ce1,
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_7_we1,
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_7_d1,
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_6_address1,
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_6_ce1,
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_6_we1,
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_6_d1,
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_5_address1,
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_5_ce1,
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_5_we1,
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_5_d1,
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_4_address1,
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_4_ce1,
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_4_we1,
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_4_d1,
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_3_address1,
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_3_ce1,
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_3_we1,
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_3_d1,
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_2_address1,
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_2_ce1,
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_2_we1,
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_2_d1,
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_1_address1,
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_1_ce1,
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_1_we1,
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_1_d1,
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_address1,
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_ce1,
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_we1,
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_d1
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [7:0] pool0_to_conv1_dout;
input   pool0_to_conv1_empty_n;
output   pool0_to_conv1_read;
input  [11:0] pool0_to_conv1_num_data_valid;
input  [11:0] pool0_to_conv1_fifo_cap;
output  [7:0] p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_8_address1;
output   p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_8_ce1;
output   p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_8_we1;
output  [7:0] p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_8_d1;
output  [7:0] p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_7_address1;
output   p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_7_ce1;
output   p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_7_we1;
output  [7:0] p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_7_d1;
output  [7:0] p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_6_address1;
output   p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_6_ce1;
output   p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_6_we1;
output  [7:0] p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_6_d1;
output  [7:0] p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_5_address1;
output   p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_5_ce1;
output   p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_5_we1;
output  [7:0] p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_5_d1;
output  [7:0] p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_4_address1;
output   p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_4_ce1;
output   p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_4_we1;
output  [7:0] p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_4_d1;
output  [7:0] p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_3_address1;
output   p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_3_ce1;
output   p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_3_we1;
output  [7:0] p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_3_d1;
output  [7:0] p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_2_address1;
output   p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_2_ce1;
output   p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_2_we1;
output  [7:0] p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_2_d1;
output  [7:0] p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_1_address1;
output   p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_1_ce1;
output   p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_1_we1;
output  [7:0] p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_1_d1;
output  [7:0] p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_address1;
output   p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_ce1;
output   p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_we1;
output  [7:0] p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_d1;

reg ap_idle;
reg pool0_to_conv1_read;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_idle_pp0;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln33_fu_318_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    pool0_to_conv1_blk_n;
wire    ap_block_pp0_stage0_grp1;
wire    ap_block_pp0_stage0_11001_grp0;
wire    ap_block_pp0_stage0_subdone_grp0;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln34_fu_330_p2;
reg   [0:0] icmp_ln34_reg_632;
reg   [0:0] icmp_ln34_reg_632_pp0_iter1_reg;
reg   [0:0] icmp_ln34_reg_632_pp0_iter2_reg;
reg   [0:0] icmp_ln34_reg_632_pp0_iter3_reg;
reg   [0:0] icmp_ln34_reg_632_pp0_iter4_reg;
reg   [0:0] icmp_ln34_reg_632_pp0_iter5_reg;
wire   [3:0] icol_mid2_fu_401_p3;
reg   [3:0] icol_mid2_reg_640;
reg    ap_block_pp0_stage0_11001_grp1;
wire   [3:0] select_ln34_fu_409_p3;
reg   [3:0] select_ln34_reg_646;
reg   [2:0] tmp_76_reg_652;
reg   [2:0] tmp_76_reg_652_pp0_iter3_reg;
reg   [2:0] tmp_76_reg_652_pp0_iter4_reg;
reg   [2:0] tmp_76_reg_652_pp0_iter5_reg;
reg   [2:0] tmp_76_reg_652_pp0_iter6_reg;
reg   [2:0] tmp_77_reg_657;
reg   [2:0] tmp_77_reg_657_pp0_iter3_reg;
reg   [2:0] tmp_77_reg_657_pp0_iter4_reg;
reg   [2:0] tmp_77_reg_657_pp0_iter5_reg;
reg   [2:0] tmp_77_reg_657_pp0_iter6_reg;
wire   [3:0] select_ln33_1_fu_492_p3;
reg   [3:0] select_ln33_1_reg_662;
wire   [7:0] add_ln37_4_fu_558_p2;
reg   [7:0] add_ln37_4_reg_668;
wire   [63:0] zext_ln37_4_fu_568_p1;
reg   [3:0] icol_fu_92;
wire   [3:0] add_ln35_fu_429_p2;
wire    ap_loop_init;
reg   [3:0] irow_fu_96;
reg   [7:0] indvar_flatten_fu_100;
wire   [7:0] select_ln34_1_fu_342_p3;
reg   [7:0] ap_sig_allocacmp_indvar_flatten_load;
wire    ap_block_pp0_stage0;
reg   [3:0] ich_fu_104;
reg   [10:0] indvar_flatten12_fu_108;
wire   [10:0] add_ln33_1_fu_324_p2;
reg   [10:0] ap_sig_allocacmp_indvar_flatten12_load;
reg    p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_4_we1_local;
wire   [1:0] trunc_ln34_fu_564_p1;
wire   [1:0] trunc_ln35_fu_580_p1;
reg    p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_4_ce1_local;
reg    p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_5_we1_local;
reg    p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_5_ce1_local;
reg    p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_3_we1_local;
reg    p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_3_ce1_local;
reg    p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_7_we1_local;
reg    p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_7_ce1_local;
reg    p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_8_we1_local;
reg    p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_8_ce1_local;
reg    p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_6_we1_local;
reg    p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_6_ce1_local;
reg    p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_1_we1_local;
reg    p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_1_ce1_local;
reg    p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_2_we1_local;
reg    p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_2_ce1_local;
reg    p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_we1_local;
reg    p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_ce1_local;
wire   [7:0] add_ln34_1_fu_336_p2;
wire   [0:0] icmp_ln35_fu_378_p2;
wire   [0:0] xor_ln33_fu_373_p2;
wire   [3:0] select_ln33_fu_366_p3;
wire   [0:0] and_ln33_fu_384_p2;
wire   [0:0] empty_fu_396_p2;
wire   [3:0] add_ln34_fu_390_p2;
wire   [3:0] grp_fu_417_p0;
wire   [2:0] grp_fu_417_p1;
wire   [2:0] grp_fu_423_p1;
wire   [3:0] mul_ln34_fu_448_p0;
wire   [5:0] mul_ln34_fu_448_p1;
wire   [8:0] mul_ln34_fu_448_p2;
wire   [3:0] mul_ln35_fu_467_p0;
wire   [5:0] mul_ln35_fu_467_p1;
wire   [8:0] mul_ln35_fu_467_p2;
wire   [3:0] add_ln33_fu_486_p2;
wire   [5:0] tmp_fu_507_p3;
wire   [6:0] zext_ln37_1_fu_514_p1;
wire   [6:0] zext_ln37_fu_504_p1;
wire   [6:0] add_ln37_3_fu_518_p2;
wire   [6:0] zext_ln37_2_fu_524_p1;
wire   [6:0] add_ln37_fu_527_p2;
wire   [5:0] trunc_ln37_fu_537_p1;
wire   [7:0] p_shl_fu_541_p3;
wire   [7:0] zext_ln34_1_fu_533_p1;
wire   [7:0] add_ln34_2_fu_549_p2;
wire   [7:0] zext_ln37_3_fu_555_p1;
wire   [1:0] grp_fu_417_p2;
wire   [1:0] grp_fu_423_p2;
reg    grp_fu_417_ce;
reg    grp_fu_423_ce;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire   [8:0] mul_ln34_fu_448_p00;
wire   [8:0] mul_ln35_fu_467_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 icol_fu_92 = 4'd0;
#0 irow_fu_96 = 4'd0;
#0 indvar_flatten_fu_100 = 8'd0;
#0 ich_fu_104 = 4'd0;
#0 indvar_flatten12_fu_108 = 11'd0;
#0 ap_done_reg = 1'b0;
end

layers_test_urem_4ns_3ns_2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 2 ))
urem_4ns_3ns_2_8_1_U106(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_417_p0),
    .din1(grp_fu_417_p1),
    .ce(grp_fu_417_ce),
    .dout(grp_fu_417_p2)
);

layers_test_urem_4ns_3ns_2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 2 ))
urem_4ns_3ns_2_8_1_U107(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(icol_mid2_fu_401_p3),
    .din1(grp_fu_423_p1),
    .ce(grp_fu_423_ce),
    .dout(grp_fu_423_p2)
);

layers_test_mul_4ns_6ns_9_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 9 ))
mul_4ns_6ns_9_1_1_U108(
    .din0(mul_ln34_fu_448_p0),
    .din1(mul_ln34_fu_448_p1),
    .dout(mul_ln34_fu_448_p2)
);

layers_test_mul_4ns_6ns_9_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 9 ))
mul_4ns_6ns_9_1_1_U109(
    .din0(mul_ln35_fu_467_p0),
    .din1(mul_ln35_fu_467_p1),
    .dout(mul_ln35_fu_467_p2)
);

layers_test_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter7_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ich_fu_104 <= 4'd0;
        end else if ((ap_enable_reg_pp0_iter6 == 1'b1)) begin
            ich_fu_104 <= select_ln33_1_fu_492_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            icol_fu_92 <= 4'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            icol_fu_92 <= add_ln35_fu_429_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln33_fu_318_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            indvar_flatten12_fu_108 <= add_ln33_1_fu_324_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten12_fu_108 <= 11'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln33_fu_318_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            indvar_flatten_fu_100 <= select_ln34_1_fu_342_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_100 <= 8'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            irow_fu_96 <= 4'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            irow_fu_96 <= select_ln34_fu_409_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        add_ln37_4_reg_668 <= add_ln37_4_fu_558_p2;
        select_ln33_1_reg_662 <= select_ln33_1_fu_492_p3;
        tmp_76_reg_652 <= {{mul_ln34_fu_448_p2[8:6]}};
        tmp_76_reg_652_pp0_iter3_reg <= tmp_76_reg_652;
        tmp_76_reg_652_pp0_iter4_reg <= tmp_76_reg_652_pp0_iter3_reg;
        tmp_76_reg_652_pp0_iter5_reg <= tmp_76_reg_652_pp0_iter4_reg;
        tmp_76_reg_652_pp0_iter6_reg <= tmp_76_reg_652_pp0_iter5_reg;
        tmp_77_reg_657 <= {{mul_ln35_fu_467_p2[8:6]}};
        tmp_77_reg_657_pp0_iter3_reg <= tmp_77_reg_657;
        tmp_77_reg_657_pp0_iter4_reg <= tmp_77_reg_657_pp0_iter3_reg;
        tmp_77_reg_657_pp0_iter5_reg <= tmp_77_reg_657_pp0_iter4_reg;
        tmp_77_reg_657_pp0_iter6_reg <= tmp_77_reg_657_pp0_iter5_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        icmp_ln34_reg_632 <= icmp_ln34_fu_330_p2;
        icmp_ln34_reg_632_pp0_iter1_reg <= icmp_ln34_reg_632;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        icmp_ln34_reg_632_pp0_iter2_reg <= icmp_ln34_reg_632_pp0_iter1_reg;
        icmp_ln34_reg_632_pp0_iter3_reg <= icmp_ln34_reg_632_pp0_iter2_reg;
        icmp_ln34_reg_632_pp0_iter4_reg <= icmp_ln34_reg_632_pp0_iter3_reg;
        icmp_ln34_reg_632_pp0_iter5_reg <= icmp_ln34_reg_632_pp0_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icol_mid2_reg_640 <= icol_mid2_fu_401_p3;
        select_ln34_reg_646 <= select_ln34_fu_409_p3;
    end
end

always @ (*) begin
    if (((icmp_ln33_fu_318_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter7_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten12_load = 11'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten12_load = indvar_flatten12_fu_108;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten_load = 8'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_100;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_417_ce = 1'b1;
    end else begin
        grp_fu_417_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_423_ce = 1'b1;
    end else begin
        grp_fu_423_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_1_ce1_local = 1'b1;
    end else begin
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_1_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln34_fu_564_p1 == 2'd0) & ~(trunc_ln34_fu_564_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (trunc_ln35_fu_580_p1 == 2'd1))) begin
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_1_we1_local = 1'b1;
    end else begin
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_1_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_2_ce1_local = 1'b1;
    end else begin
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_2_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln34_fu_564_p1 == 2'd0) & ~(trunc_ln34_fu_564_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (trunc_ln35_fu_580_p1 == 2'd0))) begin
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_2_we1_local = 1'b1;
    end else begin
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_2_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_3_ce1_local = 1'b1;
    end else begin
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_3_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln35_fu_580_p1 == 2'd0) & ~(trunc_ln35_fu_580_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (trunc_ln34_fu_564_p1 == 2'd1))) begin
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_3_we1_local = 1'b1;
    end else begin
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_3_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_4_ce1_local = 1'b1;
    end else begin
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_4_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (trunc_ln35_fu_580_p1 == 2'd1) & (trunc_ln34_fu_564_p1 == 2'd1))) begin
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_4_we1_local = 1'b1;
    end else begin
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_4_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_5_ce1_local = 1'b1;
    end else begin
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_5_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (trunc_ln35_fu_580_p1 == 2'd0) & (trunc_ln34_fu_564_p1 == 2'd1))) begin
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_5_we1_local = 1'b1;
    end else begin
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_5_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_6_ce1_local = 1'b1;
    end else begin
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_6_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln35_fu_580_p1 == 2'd0) & ~(trunc_ln35_fu_580_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (trunc_ln34_fu_564_p1 == 2'd0))) begin
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_6_we1_local = 1'b1;
    end else begin
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_6_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_7_ce1_local = 1'b1;
    end else begin
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_7_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (trunc_ln35_fu_580_p1 == 2'd1) & (trunc_ln34_fu_564_p1 == 2'd0))) begin
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_7_we1_local = 1'b1;
    end else begin
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_7_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_8_ce1_local = 1'b1;
    end else begin
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_8_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (trunc_ln35_fu_580_p1 == 2'd0) & (trunc_ln34_fu_564_p1 == 2'd0))) begin
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_8_we1_local = 1'b1;
    end else begin
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_8_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_ce1_local = 1'b1;
    end else begin
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln34_fu_564_p1 == 2'd0) & ~(trunc_ln35_fu_580_p1 == 2'd0) & ~(trunc_ln35_fu_580_p1 == 2'd1) & ~(trunc_ln34_fu_564_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_we1_local = 1'b1;
    end else begin
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_grp1) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        pool0_to_conv1_blk_n = pool0_to_conv1_empty_n;
    end else begin
        pool0_to_conv1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        pool0_to_conv1_read = 1'b1;
    end else begin
        pool0_to_conv1_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln33_1_fu_324_p2 = (ap_sig_allocacmp_indvar_flatten12_load + 11'd1);

assign add_ln33_fu_486_p2 = (ich_fu_104 + 4'd1);

assign add_ln34_1_fu_336_p2 = (ap_sig_allocacmp_indvar_flatten_load + 8'd1);

assign add_ln34_2_fu_549_p2 = (p_shl_fu_541_p3 + zext_ln34_1_fu_533_p1);

assign add_ln34_fu_390_p2 = (select_ln33_fu_366_p3 + 4'd1);

assign add_ln35_fu_429_p2 = (icol_mid2_fu_401_p3 + 4'd1);

assign add_ln37_3_fu_518_p2 = (zext_ln37_1_fu_514_p1 + zext_ln37_fu_504_p1);

assign add_ln37_4_fu_558_p2 = (add_ln34_2_fu_549_p2 + zext_ln37_3_fu_555_p1);

assign add_ln37_fu_527_p2 = (add_ln37_3_fu_518_p2 + zext_ln37_2_fu_524_p1);

assign and_ln33_fu_384_p2 = (xor_ln33_fu_373_p2 & icmp_ln35_fu_378_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((pool0_to_conv1_empty_n == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b1));
end

assign ap_block_pp0_stage0_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001_grp1 = ((pool0_to_conv1_empty_n == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b1));
end

assign ap_block_pp0_stage0_grp1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((pool0_to_conv1_empty_n == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b1));
end

assign ap_block_pp0_stage0_subdone_grp0 = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign empty_fu_396_p2 = (icmp_ln34_reg_632 | and_ln33_fu_384_p2);

assign grp_fu_417_p0 = ((and_ln33_fu_384_p2[0:0] == 1'b1) ? add_ln34_fu_390_p2 : select_ln33_fu_366_p3);

assign grp_fu_417_p1 = 4'd3;

assign grp_fu_423_p1 = 4'd3;

assign icmp_ln33_fu_318_p2 = ((ap_sig_allocacmp_indvar_flatten12_load == 11'd1568) ? 1'b1 : 1'b0);

assign icmp_ln34_fu_330_p2 = ((ap_sig_allocacmp_indvar_flatten_load == 8'd196) ? 1'b1 : 1'b0);

assign icmp_ln35_fu_378_p2 = ((icol_fu_92 == 4'd14) ? 1'b1 : 1'b0);

assign icol_mid2_fu_401_p3 = ((empty_fu_396_p2[0:0] == 1'b1) ? 4'd0 : icol_fu_92);

assign mul_ln34_fu_448_p0 = mul_ln34_fu_448_p00;

assign mul_ln34_fu_448_p00 = select_ln34_reg_646;

assign mul_ln34_fu_448_p1 = 9'd22;

assign mul_ln35_fu_467_p0 = mul_ln35_fu_467_p00;

assign mul_ln35_fu_467_p00 = icol_mid2_reg_640;

assign mul_ln35_fu_467_p1 = 9'd22;

assign p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_1_address1 = zext_ln37_4_fu_568_p1;

assign p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_1_ce1 = p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_1_ce1_local;

assign p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_1_d1 = pool0_to_conv1_dout;

assign p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_1_we1 = p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_1_we1_local;

assign p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_2_address1 = zext_ln37_4_fu_568_p1;

assign p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_2_ce1 = p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_2_ce1_local;

assign p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_2_d1 = pool0_to_conv1_dout;

assign p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_2_we1 = p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_2_we1_local;

assign p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_3_address1 = zext_ln37_4_fu_568_p1;

assign p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_3_ce1 = p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_3_ce1_local;

assign p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_3_d1 = pool0_to_conv1_dout;

assign p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_3_we1 = p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_3_we1_local;

assign p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_4_address1 = zext_ln37_4_fu_568_p1;

assign p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_4_ce1 = p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_4_ce1_local;

assign p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_4_d1 = pool0_to_conv1_dout;

assign p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_4_we1 = p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_4_we1_local;

assign p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_5_address1 = zext_ln37_4_fu_568_p1;

assign p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_5_ce1 = p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_5_ce1_local;

assign p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_5_d1 = pool0_to_conv1_dout;

assign p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_5_we1 = p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_5_we1_local;

assign p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_6_address1 = zext_ln37_4_fu_568_p1;

assign p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_6_ce1 = p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_6_ce1_local;

assign p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_6_d1 = pool0_to_conv1_dout;

assign p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_6_we1 = p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_6_we1_local;

assign p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_7_address1 = zext_ln37_4_fu_568_p1;

assign p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_7_ce1 = p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_7_ce1_local;

assign p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_7_d1 = pool0_to_conv1_dout;

assign p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_7_we1 = p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_7_we1_local;

assign p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_8_address1 = zext_ln37_4_fu_568_p1;

assign p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_8_ce1 = p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_8_ce1_local;

assign p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_8_d1 = pool0_to_conv1_dout;

assign p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_8_we1 = p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_8_we1_local;

assign p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_address1 = zext_ln37_4_fu_568_p1;

assign p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_ce1 = p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_ce1_local;

assign p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_d1 = pool0_to_conv1_dout;

assign p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_we1 = p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_we1_local;

assign p_shl_fu_541_p3 = {{trunc_ln37_fu_537_p1}, {2'd0}};

assign select_ln33_1_fu_492_p3 = ((icmp_ln34_reg_632_pp0_iter5_reg[0:0] == 1'b1) ? add_ln33_fu_486_p2 : ich_fu_104);

assign select_ln33_fu_366_p3 = ((icmp_ln34_reg_632[0:0] == 1'b1) ? 4'd0 : irow_fu_96);

assign select_ln34_1_fu_342_p3 = ((icmp_ln34_fu_330_p2[0:0] == 1'b1) ? 8'd1 : add_ln34_1_fu_336_p2);

assign select_ln34_fu_409_p3 = ((and_ln33_fu_384_p2[0:0] == 1'b1) ? add_ln34_fu_390_p2 : select_ln33_fu_366_p3);

assign tmp_fu_507_p3 = {{select_ln33_1_reg_662}, {2'd0}};

assign trunc_ln34_fu_564_p1 = grp_fu_417_p2[1:0];

assign trunc_ln35_fu_580_p1 = grp_fu_423_p2[1:0];

assign trunc_ln37_fu_537_p1 = add_ln37_fu_527_p2[5:0];

assign xor_ln33_fu_373_p2 = (icmp_ln34_reg_632 ^ 1'd1);

assign zext_ln34_1_fu_533_p1 = add_ln37_fu_527_p2;

assign zext_ln37_1_fu_514_p1 = tmp_fu_507_p3;

assign zext_ln37_2_fu_524_p1 = tmp_76_reg_652_pp0_iter6_reg;

assign zext_ln37_3_fu_555_p1 = tmp_77_reg_657_pp0_iter6_reg;

assign zext_ln37_4_fu_568_p1 = add_ln37_4_reg_668;

assign zext_ln37_fu_504_p1 = select_ln33_1_reg_662;

endmodule //layers_test_conv_layer_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3
