[0x7FFE67E370E3] ANOMALY: use of REX.w is meaningless (default operand size is 64)

****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -1209 day(s)
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/Users/rjuan/Desktop/ISEProjects/lab5/experiment3/pa.fromNetlist.tcl
# create_project -name experiment3 -dir "C:/Users/rjuan/Desktop/ISEProjects/lab5/experiment3/planAhead_run_3" -part xc3s100ecp132-4
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "C:/Users/rjuan/Desktop/ISEProjects/lab5/experiment3/twosCompDesign.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {C:/Users/rjuan/Desktop/ISEProjects/lab5/experiment3} }
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "twosCompDesign.ucf" [current_fileset -constrset]
Adding file 'C:/Users/rjuan/Desktop/ISEProjects/lab5/experiment3/twosCompDesign.ucf' to fileset 'constrs_1'
# add_files [list {twosCompDesign.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc3s100ecp132-4
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design twosCompDesign.ngc ...
WARNING:NetListWriters:298 - No output is written to twosCompDesign.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file twosCompDesign.edif ...
ngc2edif: Total memory usage is 86668 kilobytes

[0x7FFE67E370E3] ANOMALY: use of REX.w is meaningless (default operand size is 64)
[0x7FFE67E370E3] ANOMALY: use of REX.w is meaningless (default operand size is 64)
Parsing EDIF File [./planAhead_run_3/experiment3.data/cache/twosCompDesign_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_3/experiment3.data/cache/twosCompDesign_ngc_zx.edif]
INFO: [Designutils 20-910] Reading macro library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s100e/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s100e/ClockBuffers.xml
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s100e/cp132/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s100e/cp132/SSORules.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [Timing 38-77] Reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
INFO: [Timing 38-34] Done reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
Parsing UCF File [C:/Users/rjuan/Desktop/ISEProjects/lab5/experiment3/twosCompDesign.ucf]
Finished Parsing UCF File [C:/Users/rjuan/Desktop/ISEProjects/lab5/experiment3/twosCompDesign.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: a095574e
link_design: Time (s): elapsed = 00:00:11 . Memory (MB): peak = 572.660 ; gain = 119.402
set_property package_pin "" [get_ports [list  {A[3]}]]
set_property package_pin "" [get_ports [list  {A[2]}]]
set_property package_pin "" [get_ports [list  {A[1]}]]
set_property package_pin "" [get_ports [list  {A[0]}]]
set_property package_pin "" [get_ports [list  {B[3]}]]
set_property package_pin "" [get_ports [list  {B[2]}]]
set_property package_pin "" [get_ports [list  {B[1]}]]
set_property package_pin "" [get_ports [list  {B[0]}]]
startgroup
set_property package_pin B4 [get_ports {A[3]}]
endgroup
startgroup
set_property package_pin K3 [get_ports {A[2]}]
endgroup
startgroup
set_property package_pin L3 [get_ports {A[1]}]
endgroup
startgroup
set_property package_pin P11 [get_ports {A[0]}]
endgroup
startgroup
set_property package_pin N3 [get_ports {B[3]}]
endgroup
startgroup
set_property package_pin E2 [get_ports {B[2]}]
endgroup
startgroup
set_property package_pin F3 [get_ports {B[1]}]
endgroup
startgroup
set_property package_pin G3 [get_ports {B[0]}]
endgroup
save_constraints
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Tue Feb 21 11:26:35 2017...
INFO: [Common 17-83] Releasing license: PlanAhead
[0x7FFE67E370E3] ANOMALY: use of REX.w is meaningless (default operand size is 64)
