clk_div_mask,FUNC_0
clk_hw_is_enabled,FUNC_1
divider_get_val,FUNC_2
readl,FUNC_3
spin_lock_irqsave,FUNC_4
spin_unlock_irqrestore,FUNC_5
to_clk_divider,FUNC_6
to_clk_divider_gate,FUNC_7
writel,FUNC_8
clk_divider_gate_set_rate,FUNC_9
hw,VAR_0
rate,VAR_1
parent_rate,VAR_2
div_gate,VAR_3
div,VAR_4
flags,VAR_5
value,VAR_6
val,VAR_7
