##################################################
# Testbench for ALU logic and shift instructions
##################################################

##################################################
# EXECUTION:
# r0 = 0
# r1 = 1
# r2 = -1
# r3 = 256
# r4 = -256
# r5 = 1024
# r6 = -1024
# r7 = 0
# r8 = -1
# r9 = -3072
# r10 = 0
# r11 = -1023
# r12 = -1023
# r13 = -1020
# r14 = -1020
# r15 = -1020
# r16 = -256
# r17 = -256
# r18 = -256
# r19 = 0
# r20 = 0
##################################################
    
addi r1, r0, #1 
addi r2, r0, #-1
addi r3, r0, #256
addi r4, r0, #-256
addi r5, r0, #1024
addi r6, r0, #-1024

andi r7, r3, #1024
ori r8, r3, #-1
xori r9, r6, #2048
and r10, r1, r6
or r11, r1, r6
xor r12, r1, r6

slli r13, r6, #4
srli r14, r6, #4
srai r15, r6, #4
sll r16, r4, r0
srl r17, r4, r0
sra r18, r4, r0
