
*** Running vivado
    with args -log ampel_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ampel_top.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ampel_top.tcl -notrace
Command: synth_design -top ampel_top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 204410 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1525.375 ; gain = 53.902 ; free physical = 102034 ; free virtual = 117186
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ampel_top' [/home/labor/digilab1/digilab1_301/VHDL_kurs/V4/src/ampel_top.vhd:43]
	Parameter divide_value bound to: 99999999 - type: integer 
	Parameter divide_value bound to: 99999999 - type: integer 
INFO: [Synth 8-3491] module 'timer' declared at '/home/labor/digilab1/digilab1_301/VHDL_kurs/V4/src/timer.vhd:33' bound to instance 'timer_component' of component 'timer' [/home/labor/digilab1/digilab1_301/VHDL_kurs/V4/src/ampel_top.vhd:81]
INFO: [Synth 8-638] synthesizing module 'timer' [/home/labor/digilab1/digilab1_301/VHDL_kurs/V4/src/timer.vhd:44]
	Parameter divide_value bound to: 99999999 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'timer' (1#1) [/home/labor/digilab1/digilab1_301/VHDL_kurs/V4/src/timer.vhd:44]
INFO: [Synth 8-3491] module 'ampel_sm' declared at '/home/labor/digilab1/digilab1_301/VHDL_kurs/V4/src/ampel_sm.vhd:54' bound to instance 'ampel_sm_component' of component 'ampel_sm' [/home/labor/digilab1/digilab1_301/VHDL_kurs/V4/src/ampel_top.vhd:90]
INFO: [Synth 8-638] synthesizing module 'ampel_sm' [/home/labor/digilab1/digilab1_301/VHDL_kurs/V4/src/ampel_sm.vhd:67]
INFO: [Synth 8-226] default block is never used [/home/labor/digilab1/digilab1_301/VHDL_kurs/V4/src/ampel_sm.vhd:94]
INFO: [Synth 8-256] done synthesizing module 'ampel_sm' (2#1) [/home/labor/digilab1/digilab1_301/VHDL_kurs/V4/src/ampel_sm.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'ampel_top' (3#1) [/home/labor/digilab1/digilab1_301/VHDL_kurs/V4/src/ampel_top.vhd:43]
WARNING: [Synth 8-3917] design ampel_top has port led_out[8] driven by constant 1
WARNING: [Synth 8-3917] design ampel_top has port led_out[7] driven by constant 0
WARNING: [Synth 8-3917] design ampel_top has port led_out[6] driven by constant 0
WARNING: [Synth 8-3917] design ampel_top has port led_out[5] driven by constant 1
WARNING: [Synth 8-3917] design ampel_top has port led_out[4] driven by constant 0
WARNING: [Synth 8-3917] design ampel_top has port led_out[3] driven by constant 1
WARNING: [Synth 8-3917] design ampel_top has port led_out[2] driven by constant 1
WARNING: [Synth 8-3917] design ampel_top has port led_out[1] driven by constant 0
WARNING: [Synth 8-3917] design ampel_top has port led_out[0] driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1570.133 ; gain = 98.660 ; free physical = 102073 ; free virtual = 117225
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1570.133 ; gain = 98.660 ; free physical = 102072 ; free virtual = 117224
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1570.133 ; gain = 98.660 ; free physical = 102072 ; free virtual = 117224
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/labor/digilab1/digilab1_301/VHDL_kurs/V4/src/ampel_top.xdc]
Finished Parsing XDC File [/home/labor/digilab1/digilab1_301/VHDL_kurs/V4/src/ampel_top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/labor/digilab1/digilab1_301/VHDL_kurs/V4/src/ampel_top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ampel_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ampel_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1927.137 ; gain = 0.000 ; free physical = 101752 ; free virtual = 116904
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1927.137 ; gain = 0.000 ; free physical = 101752 ; free virtual = 116904
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1927.137 ; gain = 0.000 ; free physical = 101752 ; free virtual = 116904
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1927.137 ; gain = 0.000 ; free physical = 101752 ; free virtual = 116904
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1927.137 ; gain = 455.664 ; free physical = 101885 ; free virtual = 117037
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1927.137 ; gain = 455.664 ; free physical = 101885 ; free virtual = 117037
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1927.137 ; gain = 455.664 ; free physical = 101887 ; free virtual = 117039
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "sec_puls" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-4471] merging register 'haupt2_reg[2:0]' into 'haupt1_reg[2:0]' [/home/labor/digilab1/digilab1_301/VHDL_kurs/V4/src/ampel_sm.vhd:85]
INFO: [Synth 8-4471] merging register 'neben4_reg[2:0]' into 'neben3_reg[2:0]' [/home/labor/digilab1/digilab1_301/VHDL_kurs/V4/src/ampel_sm.vhd:87]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ampel_sm'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "neben3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "haupt1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
                 iSTATE0 |                              001 |                              001
                 iSTATE1 |                              010 |                              010
                 iSTATE2 |                              011 |                              011
                 iSTATE3 |                              100 |                              100
                 iSTATE4 |                              101 |                              101
                 iSTATE5 |                              110 |                              110
                 iSTATE6 |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ampel_sm'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1927.137 ; gain = 455.664 ; free physical = 101878 ; free virtual = 117030
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   8 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
	   8 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module timer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ampel_sm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
	   8 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
	   8 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "timer_component/sec_puls" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design ampel_top has port led_out[8] driven by constant 1
WARNING: [Synth 8-3917] design ampel_top has port led_out[7] driven by constant 0
WARNING: [Synth 8-3917] design ampel_top has port led_out[6] driven by constant 0
WARNING: [Synth 8-3917] design ampel_top has port led_out[5] driven by constant 1
WARNING: [Synth 8-3917] design ampel_top has port led_out[4] driven by constant 0
WARNING: [Synth 8-3917] design ampel_top has port led_out[3] driven by constant 1
WARNING: [Synth 8-3917] design ampel_top has port led_out[2] driven by constant 1
WARNING: [Synth 8-3917] design ampel_top has port led_out[1] driven by constant 0
WARNING: [Synth 8-3917] design ampel_top has port led_out[0] driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1927.137 ; gain = 455.664 ; free physical = 101867 ; free virtual = 117021
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1927.137 ; gain = 455.664 ; free physical = 101743 ; free virtual = 116896
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1927.137 ; gain = 455.664 ; free physical = 101741 ; free virtual = 116895
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1927.137 ; gain = 455.664 ; free physical = 101741 ; free virtual = 116895
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1927.137 ; gain = 455.664 ; free physical = 101741 ; free virtual = 116895
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1927.137 ; gain = 455.664 ; free physical = 101741 ; free virtual = 116895
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1927.137 ; gain = 455.664 ; free physical = 101741 ; free virtual = 116895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1927.137 ; gain = 455.664 ; free physical = 101741 ; free virtual = 116895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1927.137 ; gain = 455.664 ; free physical = 101741 ; free virtual = 116895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1927.137 ; gain = 455.664 ; free physical = 101741 ; free virtual = 116895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     7|
|3     |LUT1   |     2|
|4     |LUT2   |     4|
|5     |LUT3   |     5|
|6     |LUT4   |    32|
|7     |LUT5   |     4|
|8     |LUT6   |     4|
|9     |FDCE   |    39|
|10    |FDPE   |     2|
|11    |IBUF   |     2|
|12    |OBUF   |    21|
+------+-------+------+

Report Instance Areas: 
+------+---------------------+---------+------+
|      |Instance             |Module   |Cells |
+------+---------------------+---------+------+
|1     |top                  |         |   123|
|2     |  ampel_sm_component |ampel_sm |    26|
|3     |  timer_component    |timer    |    73|
+------+---------------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1927.137 ; gain = 455.664 ; free physical = 101741 ; free virtual = 116895
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1927.137 ; gain = 98.660 ; free physical = 101795 ; free virtual = 116949
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1927.137 ; gain = 455.664 ; free physical = 101795 ; free virtual = 116949
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1935.148 ; gain = 0.000 ; free physical = 101735 ; free virtual = 116889
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1935.148 ; gain = 463.770 ; free physical = 101790 ; free virtual = 116944
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1935.148 ; gain = 0.000 ; free physical = 101791 ; free virtual = 116945
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/labor/digilab1/digilab1_301/VHDL_kurs/V4/ampel_vivado/ampel_vivado.runs/synth_1/ampel_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ampel_top_utilization_synth.rpt -pb ampel_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jan 10 15:03:31 2024...
