<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="utf-8">
  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  <meta name="generator" content="mm0-doc">
  <meta name="description" content="Documentation for theorem `readSIB_T` in `../examples/x86.mm1`.">
  <meta name="keywords" content="mm0, metamath-zero">
  <title>readSIB_T - ../examples/x86.mm1 - Metamath Zero</title>
  <link rel="stylesheet" type="text/css" href="../stylesheet.css" />
  <!-- <link rel="shortcut icon" href="../favicon.ico"> -->
</head>
<body>
  <section class="main">
    <h1 class="title">Theorem <a class="thm" href="">readSIB_T</a></h1>
    <pre>pub theorem readSIB_T (rex mod rm l: nat):
  $ readSIB rex mod rm l ->
    mod e. ns (Bits 2) /\ mod != 3 /\ rm e. RM /\ l e. List (ns (u8)) $;</pre>
    <table class="proof">
      <tbody>
        <tr class="proof-head"><th>Step</th><th>Hyp</th><th>Ref</th><th>Expression</th></tr>
        <tr class="st">
          <td><a name="1"/>1</td>
          <td></td>
          <td><a href="readSIBDisplacementT.html">readSIBDisplacementT</a></td>
          <td><pre>rex_reg (REX_B rex) bs e. ns (Regs) /\ readSIBDisplacement mod (rex_reg (REX_B rex) bs) disp bbase l2 -> mod e. ns (Bits 2) /\ mod != 3 /\ disp e. ns (u64) /\ bbase e. Base /\ l2 e. List (ns (u8))</pre></td>
        </tr>        <tr class="st">
          <td><a name="2"/>2</td>
          <td></td>
          <td><a href="rex_regT.html">rex_regT</a></td>
          <td><pre>bool (REX_B rex) /\ bs e. ns (Bits 3) -> rex_reg (REX_B rex) bs e. ns (Regs)</pre></td>
        </tr>        <tr class="st">
          <td><a name="3"/>3</td>
          <td></td>
          <td><a href="REX_B_T.html">REX_B_T</a></td>
          <td><pre>bool (REX_B rex)</pre></td>
        </tr>        <tr class="st">
          <td><a name="4"/>4</td>
          <td><a href="#3">3</a></td>
          <td><a href="a1i.html">a1i</a></td>
          <td><pre>(3 <> bs) : (3 <> ix) : (2 <> sc) : 0 e. List (Bitvec) /\
    ofBits ((3 <> bs) : (3 <> ix) : (2 <> sc) : 0) = x1 /\
    x2 = rex_reg (REX_X rex) ix /\
    readSIBDisplacement mod (rex_reg (REX_B rex) bs) disp bbase l2 /\
    rm = RM_mem (if (x2 = RSP) 0 (suc (sc <> x2))) bbase disp /\
    l = x1 : l2 ->
  bool (REX_B rex)</pre></td>
        </tr>        <tr class="st">
          <td><a name="5"/>5</td>
          <td></td>
          <td><a href="elBitvec2.html">elBitvec2</a></td>
          <td><pre>3 <> bs e. Bitvec <-> bs e. ns (Bits 3)</pre></td>
        </tr>        <tr class="st">
          <td><a name="6"/>6</td>
          <td></td>
          <td><a href="elListS.html">elListS</a></td>
          <td><pre>(3 <> bs) : (3 <> ix) : (2 <> sc) : 0 e. List (Bitvec) <-> 3 <> bs e. Bitvec /\ (3 <> ix) : (2 <> sc) : 0 e. List (Bitvec)</pre></td>
        </tr>        <tr class="st">
          <td><a name="7"/>7</td>
          <td></td>
          <td><a href="an4l.html">an4l</a></td>
          <td><pre>(3 <> bs) : (3 <> ix) : (2 <> sc) : 0 e. List (Bitvec) /\
    ofBits ((3 <> bs) : (3 <> ix) : (2 <> sc) : 0) = x1 /\
    x2 = rex_reg (REX_X rex) ix /\
    readSIBDisplacement mod (rex_reg (REX_B rex) bs) disp bbase l2 /\
    rm = RM_mem (if (x2 = RSP) 0 (suc (sc <> x2))) bbase disp /\
    l = x1 : l2 ->
  (3 <> bs) : (3 <> ix) : (2 <> sc) : 0 e. List (Bitvec) /\ ofBits ((3 <> bs) : (3 <> ix) : (2 <> sc) : 0) = x1</pre></td>
        </tr>        <tr class="st">
          <td><a name="8"/>8</td>
          <td><a href="#7">7</a></td>
          <td><a href="anld.html">anld</a></td>
          <td><pre>(3 <> bs) : (3 <> ix) : (2 <> sc) : 0 e. List (Bitvec) /\
    ofBits ((3 <> bs) : (3 <> ix) : (2 <> sc) : 0) = x1 /\
    x2 = rex_reg (REX_X rex) ix /\
    readSIBDisplacement mod (rex_reg (REX_B rex) bs) disp bbase l2 /\
    rm = RM_mem (if (x2 = RSP) 0 (suc (sc <> x2))) bbase disp /\
    l = x1 : l2 ->
  (3 <> bs) : (3 <> ix) : (2 <> sc) : 0 e. List (Bitvec)</pre></td>
        </tr>        <tr class="st">
          <td><a name="9"/>9</td>
          <td><a href="#6">6</a>, <a href="#8">8</a></td>
          <td><a href="sylib.html">sylib</a></td>
          <td><pre>(3 <> bs) : (3 <> ix) : (2 <> sc) : 0 e. List (Bitvec) /\
    ofBits ((3 <> bs) : (3 <> ix) : (2 <> sc) : 0) = x1 /\
    x2 = rex_reg (REX_X rex) ix /\
    readSIBDisplacement mod (rex_reg (REX_B rex) bs) disp bbase l2 /\
    rm = RM_mem (if (x2 = RSP) 0 (suc (sc <> x2))) bbase disp /\
    l = x1 : l2 ->
  3 <> bs e. Bitvec /\ (3 <> ix) : (2 <> sc) : 0 e. List (Bitvec)</pre></td>
        </tr>        <tr class="st">
          <td><a name="10"/>10</td>
          <td><a href="#9">9</a></td>
          <td><a href="anld.html">anld</a></td>
          <td><pre>(3 <> bs) : (3 <> ix) : (2 <> sc) : 0 e. List (Bitvec) /\
    ofBits ((3 <> bs) : (3 <> ix) : (2 <> sc) : 0) = x1 /\
    x2 = rex_reg (REX_X rex) ix /\
    readSIBDisplacement mod (rex_reg (REX_B rex) bs) disp bbase l2 /\
    rm = RM_mem (if (x2 = RSP) 0 (suc (sc <> x2))) bbase disp /\
    l = x1 : l2 ->
  3 <> bs e. Bitvec</pre></td>
        </tr>        <tr class="st">
          <td><a name="11"/>11</td>
          <td><a href="#5">5</a>, <a href="#10">10</a></td>
          <td><a href="sylib.html">sylib</a></td>
          <td><pre>(3 <> bs) : (3 <> ix) : (2 <> sc) : 0 e. List (Bitvec) /\
    ofBits ((3 <> bs) : (3 <> ix) : (2 <> sc) : 0) = x1 /\
    x2 = rex_reg (REX_X rex) ix /\
    readSIBDisplacement mod (rex_reg (REX_B rex) bs) disp bbase l2 /\
    rm = RM_mem (if (x2 = RSP) 0 (suc (sc <> x2))) bbase disp /\
    l = x1 : l2 ->
  bs e. ns (Bits 3)</pre></td>
        </tr>        <tr class="st">
          <td><a name="12"/>12</td>
          <td><a href="#2">2</a>, <a href="#4">4</a>, <a href="#11">11</a></td>
          <td><a href="sylan.html">sylan</a></td>
          <td><pre>(3 <> bs) : (3 <> ix) : (2 <> sc) : 0 e. List (Bitvec) /\
    ofBits ((3 <> bs) : (3 <> ix) : (2 <> sc) : 0) = x1 /\
    x2 = rex_reg (REX_X rex) ix /\
    readSIBDisplacement mod (rex_reg (REX_B rex) bs) disp bbase l2 /\
    rm = RM_mem (if (x2 = RSP) 0 (suc (sc <> x2))) bbase disp /\
    l = x1 : l2 ->
  rex_reg (REX_B rex) bs e. ns (Regs)</pre></td>
        </tr>        <tr class="st">
          <td><a name="13"/>13</td>
          <td></td>
          <td><a href="anllr.html">anllr</a></td>
          <td><pre>(3 <> bs) : (3 <> ix) : (2 <> sc) : 0 e. List (Bitvec) /\
    ofBits ((3 <> bs) : (3 <> ix) : (2 <> sc) : 0) = x1 /\
    x2 = rex_reg (REX_X rex) ix /\
    readSIBDisplacement mod (rex_reg (REX_B rex) bs) disp bbase l2 /\
    rm = RM_mem (if (x2 = RSP) 0 (suc (sc <> x2))) bbase disp /\
    l = x1 : l2 ->
  readSIBDisplacement mod (rex_reg (REX_B rex) bs) disp bbase l2</pre></td>
        </tr>        <tr class="st">
          <td><a name="14"/>14</td>
          <td><a href="#1">1</a>, <a href="#12">12</a>, <a href="#13">13</a></td>
          <td><a href="sylan.html">sylan</a></td>
          <td><pre>(3 <> bs) : (3 <> ix) : (2 <> sc) : 0 e. List (Bitvec) /\
    ofBits ((3 <> bs) : (3 <> ix) : (2 <> sc) : 0) = x1 /\
    x2 = rex_reg (REX_X rex) ix /\
    readSIBDisplacement mod (rex_reg (REX_B rex) bs) disp bbase l2 /\
    rm = RM_mem (if (x2 = RSP) 0 (suc (sc <> x2))) bbase disp /\
    l = x1 : l2 ->
  mod e. ns (Bits 2) /\ mod != 3 /\ disp e. ns (u64) /\ bbase e. Base /\ l2 e. List (ns (u8))</pre></td>
        </tr>        <tr class="sc">
          <td><a name="15"/>15</td>
          <td><a href="#14">14</a></td>
          <td><i>conv</i></td>
          <td><pre>splitBits ((3 <> bs) : (3 <> ix) : (2 <> sc) : 0) x1 /\
    x2 = rex_reg (REX_X rex) ix /\
    readSIBDisplacement mod (rex_reg (REX_B rex) bs) disp bbase l2 /\
    rm = RM_mem (if (x2 = RSP) 0 (suc (sc <> x2))) bbase disp /\
    l = x1 : l2 ->
  mod e. ns (Bits 2) /\ mod != 3 /\ disp e. ns (u64) /\ bbase e. Base /\ l2 e. List (ns (u8))</pre></td>
        </tr>        <tr class="st">
          <td><a name="16"/>16</td>
          <td></td>
          <td><a href="an3l.html">an3l</a></td>
          <td><pre>mod e. ns (Bits 2) /\ mod != 3 /\ disp e. ns (u64) /\ bbase e. Base /\ l2 e. List (ns (u8)) -> mod e. ns (Bits 2) /\ mod != 3</pre></td>
        </tr>        <tr class="st">
          <td><a name="17"/>17</td>
          <td><a href="#15">15</a>, <a href="#16">16</a></td>
          <td><a href="rsyl.html">rsyl</a></td>
          <td><pre>splitBits ((3 <> bs) : (3 <> ix) : (2 <> sc) : 0) x1 /\
    x2 = rex_reg (REX_X rex) ix /\
    readSIBDisplacement mod (rex_reg (REX_B rex) bs) disp bbase l2 /\
    rm = RM_mem (if (x2 = RSP) 0 (suc (sc <> x2))) bbase disp /\
    l = x1 : l2 ->
  mod e. ns (Bits 2) /\ mod != 3</pre></td>
        </tr>        <tr class="st">
          <td><a name="18"/>18</td>
          <td></td>
          <td><a href="anlr.html">anlr</a></td>
          <td><pre>splitBits ((3 <> bs) : (3 <> ix) : (2 <> sc) : 0) x1 /\
    x2 = rex_reg (REX_X rex) ix /\
    readSIBDisplacement mod (rex_reg (REX_B rex) bs) disp bbase l2 /\
    rm = RM_mem (if (x2 = RSP) 0 (suc (sc <> x2))) bbase disp /\
    l = x1 : l2 ->
  rm = RM_mem (if (x2 = RSP) 0 (suc (sc <> x2))) bbase disp</pre></td>
        </tr>        <tr class="st">
          <td><a name="19"/>19</td>
          <td><a href="#18">18</a></td>
          <td><a href="eleq1d.html">eleq1d</a></td>
          <td><pre>splitBits ((3 <> bs) : (3 <> ix) : (2 <> sc) : 0) x1 /\
    x2 = rex_reg (REX_X rex) ix /\
    readSIBDisplacement mod (rex_reg (REX_B rex) bs) disp bbase l2 /\
    rm = RM_mem (if (x2 = RSP) 0 (suc (sc <> x2))) bbase disp /\
    l = x1 : l2 ->
  (rm e. RM <-> RM_mem (if (x2 = RSP) 0 (suc (sc <> x2))) bbase disp e. RM)</pre></td>
        </tr>        <tr class="st">
          <td><a name="20"/>20</td>
          <td></td>
          <td><a href="RM_memT.html">RM_memT</a></td>
          <td><pre>RM_mem (if (x2 = RSP) 0 (suc (sc <> x2))) bbase disp e. RM <-> if (x2 = RSP) 0 (suc (sc <> x2)) e. Option (ScaleIndex) /\ bbase e. Base /\ disp e. ns (u64)</pre></td>
        </tr>        <tr class="st">
          <td><a name="21"/>21</td>
          <td></td>
          <td><a href="ifT.html">ifT</a></td>
          <td><pre>0 e. Option (ScaleIndex) /\ suc (sc <> x2) e. Option (ScaleIndex) -> if (x2 = RSP) 0 (suc (sc <> x2)) e. Option (ScaleIndex)</pre></td>
        </tr>        <tr class="st">
          <td><a name="22"/>22</td>
          <td></td>
          <td><a href="opt0.html">opt0</a></td>
          <td><pre>0 e. Option (ScaleIndex)</pre></td>
        </tr>        <tr class="st">
          <td><a name="23"/>23</td>
          <td><a href="#22">22</a></td>
          <td><a href="a1i.html">a1i</a></td>
          <td><pre>splitBits ((3 <> bs) : (3 <> ix) : (2 <> sc) : 0) x1 /\
    x2 = rex_reg (REX_X rex) ix /\
    readSIBDisplacement mod (rex_reg (REX_B rex) bs) disp bbase l2 /\
    rm = RM_mem (if (x2 = RSP) 0 (suc (sc <> x2))) bbase disp /\
    l = x1 : l2 ->
  0 e. Option (ScaleIndex)</pre></td>
        </tr>        <tr class="st">
          <td><a name="24"/>24</td>
          <td></td>
          <td><a href="elBitvec2.html">elBitvec2</a></td>
          <td><pre>2 <> sc e. Bitvec <-> sc e. ns (Bits 2)</pre></td>
        </tr>        <tr class="st">
          <td><a name="25"/>25</td>
          <td></td>
          <td><a href="elListS.html">elListS</a></td>
          <td><pre>(2 <> sc) : 0 e. List (Bitvec) <-> 2 <> sc e. Bitvec /\ 0 e. List (Bitvec)</pre></td>
        </tr>        <tr class="st">
          <td><a name="26"/>26</td>
          <td></td>
          <td><a href="elListS.html">elListS</a></td>
          <td><pre>(3 <> ix) : (2 <> sc) : 0 e. List (Bitvec) <-> 3 <> ix e. Bitvec /\ (2 <> sc) : 0 e. List (Bitvec)</pre></td>
        </tr>        <tr class="st">
          <td><a name="27"/>27</td>
          <td><a href="#9">9</a></td>
          <td><a href="anrd.html">anrd</a></td>
          <td><pre>(3 <> bs) : (3 <> ix) : (2 <> sc) : 0 e. List (Bitvec) /\
    ofBits ((3 <> bs) : (3 <> ix) : (2 <> sc) : 0) = x1 /\
    x2 = rex_reg (REX_X rex) ix /\
    readSIBDisplacement mod (rex_reg (REX_B rex) bs) disp bbase l2 /\
    rm = RM_mem (if (x2 = RSP) 0 (suc (sc <> x2))) bbase disp /\
    l = x1 : l2 ->
  (3 <> ix) : (2 <> sc) : 0 e. List (Bitvec)</pre></td>
        </tr>        <tr class="st">
          <td><a name="28"/>28</td>
          <td><a href="#26">26</a>, <a href="#27">27</a></td>
          <td><a href="sylib.html">sylib</a></td>
          <td><pre>(3 <> bs) : (3 <> ix) : (2 <> sc) : 0 e. List (Bitvec) /\
    ofBits ((3 <> bs) : (3 <> ix) : (2 <> sc) : 0) = x1 /\
    x2 = rex_reg (REX_X rex) ix /\
    readSIBDisplacement mod (rex_reg (REX_B rex) bs) disp bbase l2 /\
    rm = RM_mem (if (x2 = RSP) 0 (suc (sc <> x2))) bbase disp /\
    l = x1 : l2 ->
  3 <> ix e. Bitvec /\ (2 <> sc) : 0 e. List (Bitvec)</pre></td>
        </tr>        <tr class="st">
          <td><a name="29"/>29</td>
          <td><a href="#28">28</a></td>
          <td><a href="anrd.html">anrd</a></td>
          <td><pre>(3 <> bs) : (3 <> ix) : (2 <> sc) : 0 e. List (Bitvec) /\
    ofBits ((3 <> bs) : (3 <> ix) : (2 <> sc) : 0) = x1 /\
    x2 = rex_reg (REX_X rex) ix /\
    readSIBDisplacement mod (rex_reg (REX_B rex) bs) disp bbase l2 /\
    rm = RM_mem (if (x2 = RSP) 0 (suc (sc <> x2))) bbase disp /\
    l = x1 : l2 ->
  (2 <> sc) : 0 e. List (Bitvec)</pre></td>
        </tr>        <tr class="st">
          <td><a name="30"/>30</td>
          <td><a href="#25">25</a>, <a href="#29">29</a></td>
          <td><a href="sylib.html">sylib</a></td>
          <td><pre>(3 <> bs) : (3 <> ix) : (2 <> sc) : 0 e. List (Bitvec) /\
    ofBits ((3 <> bs) : (3 <> ix) : (2 <> sc) : 0) = x1 /\
    x2 = rex_reg (REX_X rex) ix /\
    readSIBDisplacement mod (rex_reg (REX_B rex) bs) disp bbase l2 /\
    rm = RM_mem (if (x2 = RSP) 0 (suc (sc <> x2))) bbase disp /\
    l = x1 : l2 ->
  2 <> sc e. Bitvec /\ 0 e. List (Bitvec)</pre></td>
        </tr>        <tr class="sc">
          <td><a name="31"/>31</td>
          <td><a href="#30">30</a></td>
          <td><i>conv</i></td>
          <td><pre>splitBits ((3 <> bs) : (3 <> ix) : (2 <> sc) : 0) x1 /\
    x2 = rex_reg (REX_X rex) ix /\
    readSIBDisplacement mod (rex_reg (REX_B rex) bs) disp bbase l2 /\
    rm = RM_mem (if (x2 = RSP) 0 (suc (sc <> x2))) bbase disp /\
    l = x1 : l2 ->
  2 <> sc e. Bitvec /\ 0 e. List (Bitvec)</pre></td>
        </tr>        <tr class="st">
          <td><a name="32"/>32</td>
          <td><a href="#31">31</a></td>
          <td><a href="anld.html">anld</a></td>
          <td><pre>splitBits ((3 <> bs) : (3 <> ix) : (2 <> sc) : 0) x1 /\
    x2 = rex_reg (REX_X rex) ix /\
    readSIBDisplacement mod (rex_reg (REX_B rex) bs) disp bbase l2 /\
    rm = RM_mem (if (x2 = RSP) 0 (suc (sc <> x2))) bbase disp /\
    l = x1 : l2 ->
  2 <> sc e. Bitvec</pre></td>
        </tr>        <tr class="st">
          <td><a name="33"/>33</td>
          <td><a href="#24">24</a>, <a href="#32">32</a></td>
          <td><a href="sylib.html">sylib</a></td>
          <td><pre>splitBits ((3 <> bs) : (3 <> ix) : (2 <> sc) : 0) x1 /\
    x2 = rex_reg (REX_X rex) ix /\
    readSIBDisplacement mod (rex_reg (REX_B rex) bs) disp bbase l2 /\
    rm = RM_mem (if (x2 = RSP) 0 (suc (sc <> x2))) bbase disp /\
    l = x1 : l2 ->
  sc e. ns (Bits 2)</pre></td>
        </tr>        <tr class="st">
          <td><a name="34"/>34</td>
          <td></td>
          <td><a href="an3lr.html">an3lr</a></td>
          <td><pre>splitBits ((3 <> bs) : (3 <> ix) : (2 <> sc) : 0) x1 /\
    x2 = rex_reg (REX_X rex) ix /\
    readSIBDisplacement mod (rex_reg (REX_B rex) bs) disp bbase l2 /\
    rm = RM_mem (if (x2 = RSP) 0 (suc (sc <> x2))) bbase disp /\
    l = x1 : l2 ->
  x2 = rex_reg (REX_X rex) ix</pre></td>
        </tr>        <tr class="st">
          <td><a name="35"/>35</td>
          <td><a href="#34">34</a></td>
          <td><a href="eleq1d.html">eleq1d</a></td>
          <td><pre>splitBits ((3 <> bs) : (3 <> ix) : (2 <> sc) : 0) x1 /\
    x2 = rex_reg (REX_X rex) ix /\
    readSIBDisplacement mod (rex_reg (REX_B rex) bs) disp bbase l2 /\
    rm = RM_mem (if (x2 = RSP) 0 (suc (sc <> x2))) bbase disp /\
    l = x1 : l2 ->
  (x2 e. ns (Regs) <-> rex_reg (REX_X rex) ix e. ns (Regs))</pre></td>
        </tr>        <tr class="st">
          <td><a name="36"/>36</td>
          <td></td>
          <td><a href="rex_regT.html">rex_regT</a></td>
          <td><pre>bool (REX_X rex) /\ ix e. ns (Bits 3) -> rex_reg (REX_X rex) ix e. ns (Regs)</pre></td>
        </tr>        <tr class="st">
          <td><a name="37"/>37</td>
          <td></td>
          <td><a href="REX_X_T.html">REX_X_T</a></td>
          <td><pre>bool (REX_X rex)</pre></td>
        </tr>        <tr class="st">
          <td><a name="38"/>38</td>
          <td><a href="#37">37</a></td>
          <td><a href="a1i.html">a1i</a></td>
          <td><pre>splitBits ((3 <> bs) : (3 <> ix) : (2 <> sc) : 0) x1 /\
    x2 = rex_reg (REX_X rex) ix /\
    readSIBDisplacement mod (rex_reg (REX_B rex) bs) disp bbase l2 /\
    rm = RM_mem (if (x2 = RSP) 0 (suc (sc <> x2))) bbase disp /\
    l = x1 : l2 ->
  bool (REX_X rex)</pre></td>
        </tr>        <tr class="st">
          <td><a name="39"/>39</td>
          <td></td>
          <td><a href="elBitvec2.html">elBitvec2</a></td>
          <td><pre>3 <> ix e. Bitvec <-> ix e. ns (Bits 3)</pre></td>
        </tr>        <tr class="sc">
          <td><a name="40"/>40</td>
          <td><a href="#28">28</a></td>
          <td><i>conv</i></td>
          <td><pre>splitBits ((3 <> bs) : (3 <> ix) : (2 <> sc) : 0) x1 /\
    x2 = rex_reg (REX_X rex) ix /\
    readSIBDisplacement mod (rex_reg (REX_B rex) bs) disp bbase l2 /\
    rm = RM_mem (if (x2 = RSP) 0 (suc (sc <> x2))) bbase disp /\
    l = x1 : l2 ->
  3 <> ix e. Bitvec /\ (2 <> sc) : 0 e. List (Bitvec)</pre></td>
        </tr>        <tr class="st">
          <td><a name="41"/>41</td>
          <td><a href="#40">40</a></td>
          <td><a href="anld.html">anld</a></td>
          <td><pre>splitBits ((3 <> bs) : (3 <> ix) : (2 <> sc) : 0) x1 /\
    x2 = rex_reg (REX_X rex) ix /\
    readSIBDisplacement mod (rex_reg (REX_B rex) bs) disp bbase l2 /\
    rm = RM_mem (if (x2 = RSP) 0 (suc (sc <> x2))) bbase disp /\
    l = x1 : l2 ->
  3 <> ix e. Bitvec</pre></td>
        </tr>        <tr class="st">
          <td><a name="42"/>42</td>
          <td><a href="#39">39</a>, <a href="#41">41</a></td>
          <td><a href="sylib.html">sylib</a></td>
          <td><pre>splitBits ((3 <> bs) : (3 <> ix) : (2 <> sc) : 0) x1 /\
    x2 = rex_reg (REX_X rex) ix /\
    readSIBDisplacement mod (rex_reg (REX_B rex) bs) disp bbase l2 /\
    rm = RM_mem (if (x2 = RSP) 0 (suc (sc <> x2))) bbase disp /\
    l = x1 : l2 ->
  ix e. ns (Bits 3)</pre></td>
        </tr>        <tr class="st">
          <td><a name="43"/>43</td>
          <td><a href="#36">36</a>, <a href="#38">38</a>, <a href="#42">42</a></td>
          <td><a href="sylan.html">sylan</a></td>
          <td><pre>splitBits ((3 <> bs) : (3 <> ix) : (2 <> sc) : 0) x1 /\
    x2 = rex_reg (REX_X rex) ix /\
    readSIBDisplacement mod (rex_reg (REX_B rex) bs) disp bbase l2 /\
    rm = RM_mem (if (x2 = RSP) 0 (suc (sc <> x2))) bbase disp /\
    l = x1 : l2 ->
  rex_reg (REX_X rex) ix e. ns (Regs)</pre></td>
        </tr>        <tr class="st">
          <td><a name="44"/>44</td>
          <td><a href="#35">35</a>, <a href="#43">43</a></td>
          <td><a href="mpbird.html">mpbird</a></td>
          <td><pre>splitBits ((3 <> bs) : (3 <> ix) : (2 <> sc) : 0) x1 /\
    x2 = rex_reg (REX_X rex) ix /\
    readSIBDisplacement mod (rex_reg (REX_B rex) bs) disp bbase l2 /\
    rm = RM_mem (if (x2 = RSP) 0 (suc (sc <> x2))) bbase disp /\
    l = x1 : l2 ->
  x2 e. ns (Regs)</pre></td>
        </tr>        <tr class="st">
          <td><a name="45"/>45</td>
          <td><a href="#33">33</a>, <a href="#44">44</a></td>
          <td><a href="xpTd.html">xpTd</a></td>
          <td><pre>splitBits ((3 <> bs) : (3 <> ix) : (2 <> sc) : 0) x1 /\
    x2 = rex_reg (REX_X rex) ix /\
    readSIBDisplacement mod (rex_reg (REX_B rex) bs) disp bbase l2 /\
    rm = RM_mem (if (x2 = RSP) 0 (suc (sc <> x2))) bbase disp /\
    l = x1 : l2 ->
  sc <> x2 e. Xp (ns (Bits 2)) (ns (Regs))</pre></td>
        </tr>        <tr class="sc">
          <td><a name="46"/>46</td>
          <td><a href="#45">45</a></td>
          <td><i>conv</i></td>
          <td><pre>splitBits ((3 <> bs) : (3 <> ix) : (2 <> sc) : 0) x1 /\
    x2 = rex_reg (REX_X rex) ix /\
    readSIBDisplacement mod (rex_reg (REX_B rex) bs) disp bbase l2 /\
    rm = RM_mem (if (x2 = RSP) 0 (suc (sc <> x2))) bbase disp /\
    l = x1 : l2 ->
  sc <> x2 e. ScaleIndex</pre></td>
        </tr>        <tr class="st">
          <td><a name="47"/>47</td>
          <td><a href="#46">46</a></td>
          <td><a href="optSd.html">optSd</a></td>
          <td><pre>splitBits ((3 <> bs) : (3 <> ix) : (2 <> sc) : 0) x1 /\
    x2 = rex_reg (REX_X rex) ix /\
    readSIBDisplacement mod (rex_reg (REX_B rex) bs) disp bbase l2 /\
    rm = RM_mem (if (x2 = RSP) 0 (suc (sc <> x2))) bbase disp /\
    l = x1 : l2 ->
  suc (sc <> x2) e. Option (ScaleIndex)</pre></td>
        </tr>        <tr class="st">
          <td><a name="48"/>48</td>
          <td><a href="#21">21</a>, <a href="#23">23</a>, <a href="#47">47</a></td>
          <td><a href="sylan.html">sylan</a></td>
          <td><pre>splitBits ((3 <> bs) : (3 <> ix) : (2 <> sc) : 0) x1 /\
    x2 = rex_reg (REX_X rex) ix /\
    readSIBDisplacement mod (rex_reg (REX_B rex) bs) disp bbase l2 /\
    rm = RM_mem (if (x2 = RSP) 0 (suc (sc <> x2))) bbase disp /\
    l = x1 : l2 ->
  if (x2 = RSP) 0 (suc (sc <> x2)) e. Option (ScaleIndex)</pre></td>
        </tr>        <tr class="st">
          <td><a name="49"/>49</td>
          <td></td>
          <td><a href="anlr.html">anlr</a></td>
          <td><pre>mod e. ns (Bits 2) /\ mod != 3 /\ disp e. ns (u64) /\ bbase e. Base /\ l2 e. List (ns (u8)) -> bbase e. Base</pre></td>
        </tr>        <tr class="st">
          <td><a name="50"/>50</td>
          <td><a href="#15">15</a>, <a href="#49">49</a></td>
          <td><a href="rsyl.html">rsyl</a></td>
          <td><pre>splitBits ((3 <> bs) : (3 <> ix) : (2 <> sc) : 0) x1 /\
    x2 = rex_reg (REX_X rex) ix /\
    readSIBDisplacement mod (rex_reg (REX_B rex) bs) disp bbase l2 /\
    rm = RM_mem (if (x2 = RSP) 0 (suc (sc <> x2))) bbase disp /\
    l = x1 : l2 ->
  bbase e. Base</pre></td>
        </tr>        <tr class="st">
          <td><a name="51"/>51</td>
          <td><a href="#48">48</a>, <a href="#50">50</a></td>
          <td><a href="iand.html">iand</a></td>
          <td><pre>splitBits ((3 <> bs) : (3 <> ix) : (2 <> sc) : 0) x1 /\
    x2 = rex_reg (REX_X rex) ix /\
    readSIBDisplacement mod (rex_reg (REX_B rex) bs) disp bbase l2 /\
    rm = RM_mem (if (x2 = RSP) 0 (suc (sc <> x2))) bbase disp /\
    l = x1 : l2 ->
  if (x2 = RSP) 0 (suc (sc <> x2)) e. Option (ScaleIndex) /\ bbase e. Base</pre></td>
        </tr>        <tr class="st">
          <td><a name="52"/>52</td>
          <td></td>
          <td><a href="anllr.html">anllr</a></td>
          <td><pre>mod e. ns (Bits 2) /\ mod != 3 /\ disp e. ns (u64) /\ bbase e. Base /\ l2 e. List (ns (u8)) -> disp e. ns (u64)</pre></td>
        </tr>        <tr class="st">
          <td><a name="53"/>53</td>
          <td><a href="#15">15</a>, <a href="#52">52</a></td>
          <td><a href="rsyl.html">rsyl</a></td>
          <td><pre>splitBits ((3 <> bs) : (3 <> ix) : (2 <> sc) : 0) x1 /\
    x2 = rex_reg (REX_X rex) ix /\
    readSIBDisplacement mod (rex_reg (REX_B rex) bs) disp bbase l2 /\
    rm = RM_mem (if (x2 = RSP) 0 (suc (sc <> x2))) bbase disp /\
    l = x1 : l2 ->
  disp e. ns (u64)</pre></td>
        </tr>        <tr class="st">
          <td><a name="54"/>54</td>
          <td><a href="#51">51</a>, <a href="#53">53</a></td>
          <td><a href="iand.html">iand</a></td>
          <td><pre>splitBits ((3 <> bs) : (3 <> ix) : (2 <> sc) : 0) x1 /\
    x2 = rex_reg (REX_X rex) ix /\
    readSIBDisplacement mod (rex_reg (REX_B rex) bs) disp bbase l2 /\
    rm = RM_mem (if (x2 = RSP) 0 (suc (sc <> x2))) bbase disp /\
    l = x1 : l2 ->
  if (x2 = RSP) 0 (suc (sc <> x2)) e. Option (ScaleIndex) /\ bbase e. Base /\ disp e. ns (u64)</pre></td>
        </tr>        <tr class="st">
          <td><a name="55"/>55</td>
          <td><a href="#20">20</a>, <a href="#54">54</a></td>
          <td><a href="sylibr.html">sylibr</a></td>
          <td><pre>splitBits ((3 <> bs) : (3 <> ix) : (2 <> sc) : 0) x1 /\
    x2 = rex_reg (REX_X rex) ix /\
    readSIBDisplacement mod (rex_reg (REX_B rex) bs) disp bbase l2 /\
    rm = RM_mem (if (x2 = RSP) 0 (suc (sc <> x2))) bbase disp /\
    l = x1 : l2 ->
  RM_mem (if (x2 = RSP) 0 (suc (sc <> x2))) bbase disp e. RM</pre></td>
        </tr>        <tr class="st">
          <td><a name="56"/>56</td>
          <td><a href="#19">19</a>, <a href="#55">55</a></td>
          <td><a href="mpbird.html">mpbird</a></td>
          <td><pre>splitBits ((3 <> bs) : (3 <> ix) : (2 <> sc) : 0) x1 /\
    x2 = rex_reg (REX_X rex) ix /\
    readSIBDisplacement mod (rex_reg (REX_B rex) bs) disp bbase l2 /\
    rm = RM_mem (if (x2 = RSP) 0 (suc (sc <> x2))) bbase disp /\
    l = x1 : l2 ->
  rm e. RM</pre></td>
        </tr>        <tr class="st">
          <td><a name="57"/>57</td>
          <td><a href="#17">17</a>, <a href="#56">56</a></td>
          <td><a href="iand.html">iand</a></td>
          <td><pre>splitBits ((3 <> bs) : (3 <> ix) : (2 <> sc) : 0) x1 /\
    x2 = rex_reg (REX_X rex) ix /\
    readSIBDisplacement mod (rex_reg (REX_B rex) bs) disp bbase l2 /\
    rm = RM_mem (if (x2 = RSP) 0 (suc (sc <> x2))) bbase disp /\
    l = x1 : l2 ->
  mod e. ns (Bits 2) /\ mod != 3 /\ rm e. RM</pre></td>
        </tr>        <tr class="st">
          <td><a name="58"/>58</td>
          <td></td>
          <td><a href="anr.html">anr</a></td>
          <td><pre>splitBits ((3 <> bs) : (3 <> ix) : (2 <> sc) : 0) x1 /\
    x2 = rex_reg (REX_X rex) ix /\
    readSIBDisplacement mod (rex_reg (REX_B rex) bs) disp bbase l2 /\
    rm = RM_mem (if (x2 = RSP) 0 (suc (sc <> x2))) bbase disp /\
    l = x1 : l2 ->
  l = x1 : l2</pre></td>
        </tr>        <tr class="st">
          <td><a name="59"/>59</td>
          <td><a href="#58">58</a></td>
          <td><a href="eleq1d.html">eleq1d</a></td>
          <td><pre>splitBits ((3 <> bs) : (3 <> ix) : (2 <> sc) : 0) x1 /\
    x2 = rex_reg (REX_X rex) ix /\
    readSIBDisplacement mod (rex_reg (REX_B rex) bs) disp bbase l2 /\
    rm = RM_mem (if (x2 = RSP) 0 (suc (sc <> x2))) bbase disp /\
    l = x1 : l2 ->
  (l e. List (ns (u8)) <-> x1 : l2 e. List (ns (u8)))</pre></td>
        </tr>        <tr class="st">
          <td><a name="60"/>60</td>
          <td></td>
          <td><a href="elListS.html">elListS</a></td>
          <td><pre>x1 : l2 e. List (ns (u8)) <-> x1 e. ns (u8) /\ l2 e. List (ns (u8))</pre></td>
        </tr>        <tr class="st">
          <td><a name="61"/>61</td>
          <td></td>
          <td><a href="eqtr.html">eqtr</a></td>
          <td><pre>bvSize ((3 <> bs) : (3 <> ix) : (2 <> sc) : 0) = 3 + bvSize ((3 <> ix) : (2 <> sc) : 0) -> 3 + bvSize ((3 <> ix) : (2 <> sc) : 0) = 8 -> bvSize ((3 <> bs) : (3 <> ix) : (2 <> sc) : 0) = 8</pre></td>
        </tr>        <tr class="st">
          <td><a name="62"/>62</td>
          <td></td>
          <td><a href="bvSizeS.html">bvSizeS</a></td>
          <td><pre>bvSize ((3 <> bs) : (3 <> ix) : (2 <> sc) : 0) = 3 + bvSize ((3 <> ix) : (2 <> sc) : 0)</pre></td>
        </tr>        <tr class="st">
          <td><a name="63"/>63</td>
          <td><a href="#61">61</a>, <a href="#62">62</a></td>
          <td><a href="ax_mp.html">ax_mp</a></td>
          <td><pre>3 + bvSize ((3 <> ix) : (2 <> sc) : 0) = 8 -> bvSize ((3 <> bs) : (3 <> ix) : (2 <> sc) : 0) = 8</pre></td>
        </tr>        <tr class="st">
          <td><a name="64"/>64</td>
          <td></td>
          <td><a href="eqtr.html">eqtr</a></td>
          <td><pre>3 + bvSize ((3 <> ix) : (2 <> sc) : 0) = 3 + h2n (x5) -> 3 + h2n (x5) = 8 -> 3 + bvSize ((3 <> ix) : (2 <> sc) : 0) = 8</pre></td>
        </tr>        <tr class="st">
          <td><a name="65"/>65</td>
          <td></td>
          <td><a href="addeq2.html">addeq2</a></td>
          <td><pre>bvSize ((3 <> ix) : (2 <> sc) : 0) = h2n (x5) -> 3 + bvSize ((3 <> ix) : (2 <> sc) : 0) = 3 + h2n (x5)</pre></td>
        </tr>        <tr class="st">
          <td><a name="66"/>66</td>
          <td></td>
          <td><a href="eqtr.html">eqtr</a></td>
          <td><pre>bvSize ((3 <> ix) : (2 <> sc) : 0) = 3 + bvSize ((2 <> sc) : 0) -> 3 + bvSize ((2 <> sc) : 0) = h2n (x5) -> bvSize ((3 <> ix) : (2 <> sc) : 0) = h2n (x5)</pre></td>
        </tr>        <tr class="st">
          <td><a name="67"/>67</td>
          <td></td>
          <td><a href="bvSizeS.html">bvSizeS</a></td>
          <td><pre>bvSize ((3 <> ix) : (2 <> sc) : 0) = 3 + bvSize ((2 <> sc) : 0)</pre></td>
        </tr>        <tr class="st">
          <td><a name="68"/>68</td>
          <td><a href="#66">66</a>, <a href="#67">67</a></td>
          <td><a href="ax_mp.html">ax_mp</a></td>
          <td><pre>3 + bvSize ((2 <> sc) : 0) = h2n (x5) -> bvSize ((3 <> ix) : (2 <> sc) : 0) = h2n (x5)</pre></td>
        </tr>        <tr class="st">
          <td><a name="69"/>69</td>
          <td></td>
          <td><a href="eqtr.html">eqtr</a></td>
          <td><pre>3 + bvSize ((2 <> sc) : 0) = 3 + h2n (x2) -> 3 + h2n (x2) = h2n (x5) -> 3 + bvSize ((2 <> sc) : 0) = h2n (x5)</pre></td>
        </tr>        <tr class="st">
          <td><a name="70"/>70</td>
          <td></td>
          <td><a href="addeq2.html">addeq2</a></td>
          <td><pre>bvSize ((2 <> sc) : 0) = h2n (x2) -> 3 + bvSize ((2 <> sc) : 0) = 3 + h2n (x2)</pre></td>
        </tr>        <tr class="st">
          <td><a name="71"/>71</td>
          <td></td>
          <td><a href="eqtr.html">eqtr</a></td>
          <td><pre>bvSize ((2 <> sc) : 0) = 2 + bvSize 0 -> 2 + bvSize 0 = h2n (x2) -> bvSize ((2 <> sc) : 0) = h2n (x2)</pre></td>
        </tr>        <tr class="st">
          <td><a name="72"/>72</td>
          <td></td>
          <td><a href="bvSizeS.html">bvSizeS</a></td>
          <td><pre>bvSize ((2 <> sc) : 0) = 2 + bvSize 0</pre></td>
        </tr>        <tr class="st">
          <td><a name="73"/>73</td>
          <td><a href="#71">71</a>, <a href="#72">72</a></td>
          <td><a href="ax_mp.html">ax_mp</a></td>
          <td><pre>2 + bvSize 0 = h2n (x2) -> bvSize ((2 <> sc) : 0) = h2n (x2)</pre></td>
        </tr>        <tr class="st">
          <td><a name="74"/>74</td>
          <td></td>
          <td><a href="eqtr.html">eqtr</a></td>
          <td><pre>2 + bvSize 0 = 2 + 0 -> 2 + 0 = h2n (x2) -> 2 + bvSize 0 = h2n (x2)</pre></td>
        </tr>        <tr class="st">
          <td><a name="75"/>75</td>
          <td></td>
          <td><a href="addeq2.html">addeq2</a></td>
          <td><pre>bvSize 0 = 0 -> 2 + bvSize 0 = 2 + 0</pre></td>
        </tr>        <tr class="st">
          <td><a name="76"/>76</td>
          <td></td>
          <td><a href="bvSize0.html">bvSize0</a></td>
          <td><pre>bvSize 0 = 0</pre></td>
        </tr>        <tr class="st">
          <td><a name="77"/>77</td>
          <td><a href="#75">75</a>, <a href="#76">76</a></td>
          <td><a href="ax_mp.html">ax_mp</a></td>
          <td><pre>2 + bvSize 0 = 2 + 0</pre></td>
        </tr>        <tr class="st">
          <td><a name="78"/>78</td>
          <td><a href="#74">74</a>, <a href="#77">77</a></td>
          <td><a href="ax_mp.html">ax_mp</a></td>
          <td><pre>2 + 0 = h2n (x2) -> 2 + bvSize 0 = h2n (x2)</pre></td>
        </tr>        <tr class="st">
          <td><a name="79"/>79</td>
          <td></td>
          <td><a href="dec2.html">dec2</a></td>
          <td><pre>2 = h2n (x2)</pre></td>
        </tr>        <tr class="st">
          <td><a name="80"/>80</td>
          <td></td>
          <td><a href="dec0.html">dec0</a></td>
          <td><pre>0 = h2n (x0)</pre></td>
        </tr>        <tr class="st">
          <td><a name="81"/>81</td>
          <td></td>
          <td><a href="decadd20.html">decadd20</a></td>
          <td><pre>h2n (x2) + h2n (x0) = h2n (x2)</pre></td>
        </tr>        <tr class="st">
          <td><a name="82"/>82</td>
          <td><a href="#79">79</a>, <a href="#80">80</a>, <a href="#81">81</a></td>
          <td><a href="addeql.html">addeql</a></td>
          <td><pre>2 + 0 = h2n (x2)</pre></td>
        </tr>        <tr class="st">
          <td><a name="83"/>83</td>
          <td><a href="#78">78</a>, <a href="#82">82</a></td>
          <td><a href="ax_mp.html">ax_mp</a></td>
          <td><pre>2 + bvSize 0 = h2n (x2)</pre></td>
        </tr>        <tr class="st">
          <td><a name="84"/>84</td>
          <td><a href="#73">73</a>, <a href="#83">83</a></td>
          <td><a href="ax_mp.html">ax_mp</a></td>
          <td><pre>bvSize ((2 <> sc) : 0) = h2n (x2)</pre></td>
        </tr>        <tr class="st">
          <td><a name="85"/>85</td>
          <td><a href="#70">70</a>, <a href="#84">84</a></td>
          <td><a href="ax_mp.html">ax_mp</a></td>
          <td><pre>3 + bvSize ((2 <> sc) : 0) = 3 + h2n (x2)</pre></td>
        </tr>        <tr class="st">
          <td><a name="86"/>86</td>
          <td><a href="#69">69</a>, <a href="#85">85</a></td>
          <td><a href="ax_mp.html">ax_mp</a></td>
          <td><pre>3 + h2n (x2) = h2n (x5) -> 3 + bvSize ((2 <> sc) : 0) = h2n (x5)</pre></td>
        </tr>        <tr class="st">
          <td><a name="87"/>87</td>
          <td></td>
          <td><a href="dec3.html">dec3</a></td>
          <td><pre>3 = h2n (x3)</pre></td>
        </tr>        <tr class="st">
          <td><a name="88"/>88</td>
          <td></td>
          <td><a href="eqid.html">eqid</a></td>
          <td><pre>h2n (x2) = h2n (x2)</pre></td>
        </tr>        <tr class="st">
          <td><a name="89"/>89</td>
          <td></td>
          <td><a href="decadd32.html">decadd32</a></td>
          <td><pre>h2n (x3) + h2n (x2) = h2n (x5)</pre></td>
        </tr>        <tr class="st">
          <td><a name="90"/>90</td>
          <td><a href="#87">87</a>, <a href="#88">88</a>, <a href="#89">89</a></td>
          <td><a href="addeql.html">addeql</a></td>
          <td><pre>3 + h2n (x2) = h2n (x5)</pre></td>
        </tr>        <tr class="st">
          <td><a name="91"/>91</td>
          <td><a href="#86">86</a>, <a href="#90">90</a></td>
          <td><a href="ax_mp.html">ax_mp</a></td>
          <td><pre>3 + bvSize ((2 <> sc) : 0) = h2n (x5)</pre></td>
        </tr>        <tr class="st">
          <td><a name="92"/>92</td>
          <td><a href="#68">68</a>, <a href="#91">91</a></td>
          <td><a href="ax_mp.html">ax_mp</a></td>
          <td><pre>bvSize ((3 <> ix) : (2 <> sc) : 0) = h2n (x5)</pre></td>
        </tr>        <tr class="st">
          <td><a name="93"/>93</td>
          <td><a href="#65">65</a>, <a href="#92">92</a></td>
          <td><a href="ax_mp.html">ax_mp</a></td>
          <td><pre>3 + bvSize ((3 <> ix) : (2 <> sc) : 0) = 3 + h2n (x5)</pre></td>
        </tr>        <tr class="st">
          <td><a name="94"/>94</td>
          <td><a href="#64">64</a>, <a href="#93">93</a></td>
          <td><a href="ax_mp.html">ax_mp</a></td>
          <td><pre>3 + h2n (x5) = 8 -> 3 + bvSize ((3 <> ix) : (2 <> sc) : 0) = 8</pre></td>
        </tr>        <tr class="st">
          <td><a name="95"/>95</td>
          <td></td>
          <td><a href="eqid.html">eqid</a></td>
          <td><pre>h2n (x5) = h2n (x5)</pre></td>
        </tr>        <tr class="st">
          <td><a name="96"/>96</td>
          <td></td>
          <td><a href="decadd35.html">decadd35</a></td>
          <td><pre>h2n (x3) + h2n (x5) = h2n (x8)</pre></td>
        </tr>        <tr class="st">
          <td><a name="97"/>97</td>
          <td><a href="#87">87</a>, <a href="#95">95</a>, <a href="#96">96</a></td>
          <td><a href="addeql.html">addeql</a></td>
          <td><pre>3 + h2n (x5) = h2n (x8)</pre></td>
        </tr>        <tr class="st">
          <td><a name="98"/>98</td>
          <td></td>
          <td><a href="dec8.html">dec8</a></td>
          <td><pre>8 = h2n (x8)</pre></td>
        </tr>        <tr class="st">
          <td><a name="99"/>99</td>
          <td><a href="#97">97</a>, <a href="#98">98</a></td>
          <td><a href="eqtr4i.html">eqtr4i</a></td>
          <td><pre>3 + h2n (x5) = 8</pre></td>
        </tr>        <tr class="st">
          <td><a name="100"/>100</td>
          <td><a href="#94">94</a>, <a href="#99">99</a></td>
          <td><a href="ax_mp.html">ax_mp</a></td>
          <td><pre>3 + bvSize ((3 <> ix) : (2 <> sc) : 0) = 8</pre></td>
        </tr>        <tr class="st">
          <td><a name="101"/>101</td>
          <td><a href="#63">63</a>, <a href="#100">100</a></td>
          <td><a href="ax_mp.html">ax_mp</a></td>
          <td><pre>bvSize ((3 <> bs) : (3 <> ix) : (2 <> sc) : 0) = 8</pre></td>
        </tr>        <tr class="st">
          <td><a name="102"/>102</td>
          <td><a href="#101">101</a></td>
          <td><a href="splitBitsTi.html">splitBitsTi</a></td>
          <td><pre>splitBits ((3 <> bs) : (3 <> ix) : (2 <> sc) : 0) x1 -> x1 e. ns (Bits 8)</pre></td>
        </tr>        <tr class="sc">
          <td><a name="103"/>103</td>
          <td><a href="#102">102</a></td>
          <td><i>conv</i></td>
          <td><pre>splitBits ((3 <> bs) : (3 <> ix) : (2 <> sc) : 0) x1 -> x1 e. ns (u8)</pre></td>
        </tr>        <tr class="st">
          <td><a name="104"/>104</td>
          <td><a href="#103">103</a></td>
          <td><a href="anw4l.html">anw4l</a></td>
          <td><pre>splitBits ((3 <> bs) : (3 <> ix) : (2 <> sc) : 0) x1 /\
    x2 = rex_reg (REX_X rex) ix /\
    readSIBDisplacement mod (rex_reg (REX_B rex) bs) disp bbase l2 /\
    rm = RM_mem (if (x2 = RSP) 0 (suc (sc <> x2))) bbase disp /\
    l = x1 : l2 ->
  x1 e. ns (u8)</pre></td>
        </tr>        <tr class="st">
          <td><a name="105"/>105</td>
          <td><a href="#15">15</a></td>
          <td><a href="anrd.html">anrd</a></td>
          <td><pre>splitBits ((3 <> bs) : (3 <> ix) : (2 <> sc) : 0) x1 /\
    x2 = rex_reg (REX_X rex) ix /\
    readSIBDisplacement mod (rex_reg (REX_B rex) bs) disp bbase l2 /\
    rm = RM_mem (if (x2 = RSP) 0 (suc (sc <> x2))) bbase disp /\
    l = x1 : l2 ->
  l2 e. List (ns (u8))</pre></td>
        </tr>        <tr class="st">
          <td><a name="106"/>106</td>
          <td><a href="#104">104</a>, <a href="#105">105</a></td>
          <td><a href="iand.html">iand</a></td>
          <td><pre>splitBits ((3 <> bs) : (3 <> ix) : (2 <> sc) : 0) x1 /\
    x2 = rex_reg (REX_X rex) ix /\
    readSIBDisplacement mod (rex_reg (REX_B rex) bs) disp bbase l2 /\
    rm = RM_mem (if (x2 = RSP) 0 (suc (sc <> x2))) bbase disp /\
    l = x1 : l2 ->
  x1 e. ns (u8) /\ l2 e. List (ns (u8))</pre></td>
        </tr>        <tr class="st">
          <td><a name="107"/>107</td>
          <td><a href="#60">60</a>, <a href="#106">106</a></td>
          <td><a href="sylibr.html">sylibr</a></td>
          <td><pre>splitBits ((3 <> bs) : (3 <> ix) : (2 <> sc) : 0) x1 /\
    x2 = rex_reg (REX_X rex) ix /\
    readSIBDisplacement mod (rex_reg (REX_B rex) bs) disp bbase l2 /\
    rm = RM_mem (if (x2 = RSP) 0 (suc (sc <> x2))) bbase disp /\
    l = x1 : l2 ->
  x1 : l2 e. List (ns (u8))</pre></td>
        </tr>        <tr class="st">
          <td><a name="108"/>108</td>
          <td><a href="#59">59</a>, <a href="#107">107</a></td>
          <td><a href="mpbird.html">mpbird</a></td>
          <td><pre>splitBits ((3 <> bs) : (3 <> ix) : (2 <> sc) : 0) x1 /\
    x2 = rex_reg (REX_X rex) ix /\
    readSIBDisplacement mod (rex_reg (REX_B rex) bs) disp bbase l2 /\
    rm = RM_mem (if (x2 = RSP) 0 (suc (sc <> x2))) bbase disp /\
    l = x1 : l2 ->
  l e. List (ns (u8))</pre></td>
        </tr>        <tr class="st">
          <td><a name="109"/>109</td>
          <td><a href="#57">57</a>, <a href="#108">108</a></td>
          <td><a href="iand.html">iand</a></td>
          <td><pre>splitBits ((3 <> bs) : (3 <> ix) : (2 <> sc) : 0) x1 /\
    x2 = rex_reg (REX_X rex) ix /\
    readSIBDisplacement mod (rex_reg (REX_B rex) bs) disp bbase l2 /\
    rm = RM_mem (if (x2 = RSP) 0 (suc (sc <> x2))) bbase disp /\
    l = x1 : l2 ->
  mod e. ns (Bits 2) /\ mod != 3 /\ rm e. RM /\ l e. List (ns (u8))</pre></td>
        </tr>        <tr class="st">
          <td><a name="110"/>110</td>
          <td><a href="#109">109</a></td>
          <td><a href="eex.html">eex</a></td>
          <td><pre>E. x2 (splitBits ((3 <> bs) : (3 <> ix) : (2 <> sc) : 0) x1 /\
    x2 = rex_reg (REX_X rex) ix /\
    readSIBDisplacement mod (rex_reg (REX_B rex) bs) disp bbase l2 /\
    rm = RM_mem (if (x2 = RSP) 0 (suc (sc <> x2))) bbase disp /\
    l = x1 : l2) ->
  mod e. ns (Bits 2) /\ mod != 3 /\ rm e. RM /\ l e. List (ns (u8))</pre></td>
        </tr>        <tr class="st">
          <td><a name="111"/>111</td>
          <td><a href="#110">110</a></td>
          <td><a href="eex.html">eex</a></td>
          <td><pre>E. bbase E. x2 (splitBits ((3 <> bs) : (3 <> ix) : (2 <> sc) : 0) x1 /\
    x2 = rex_reg (REX_X rex) ix /\
    readSIBDisplacement mod (rex_reg (REX_B rex) bs) disp bbase l2 /\
    rm = RM_mem (if (x2 = RSP) 0 (suc (sc <> x2))) bbase disp /\
    l = x1 : l2) ->
  mod e. ns (Bits 2) /\ mod != 3 /\ rm e. RM /\ l e. List (ns (u8))</pre></td>
        </tr>        <tr class="st">
          <td><a name="112"/>112</td>
          <td><a href="#111">111</a></td>
          <td><a href="eex.html">eex</a></td>
          <td><pre>E. disp E. bbase E. x2 (splitBits ((3 <> bs) : (3 <> ix) : (2 <> sc) : 0) x1 /\
    x2 = rex_reg (REX_X rex) ix /\
    readSIBDisplacement mod (rex_reg (REX_B rex) bs) disp bbase l2 /\
    rm = RM_mem (if (x2 = RSP) 0 (suc (sc <> x2))) bbase disp /\
    l = x1 : l2) ->
  mod e. ns (Bits 2) /\ mod != 3 /\ rm e. RM /\ l e. List (ns (u8))</pre></td>
        </tr>        <tr class="st">
          <td><a name="113"/>113</td>
          <td><a href="#112">112</a></td>
          <td><a href="eex.html">eex</a></td>
          <td><pre>E. sc E. disp E. bbase E. x2 (splitBits ((3 <> bs) : (3 <> ix) : (2 <> sc) : 0) x1 /\
    x2 = rex_reg (REX_X rex) ix /\
    readSIBDisplacement mod (rex_reg (REX_B rex) bs) disp bbase l2 /\
    rm = RM_mem (if (x2 = RSP) 0 (suc (sc <> x2))) bbase disp /\
    l = x1 : l2) ->
  mod e. ns (Bits 2) /\ mod != 3 /\ rm e. RM /\ l e. List (ns (u8))</pre></td>
        </tr>        <tr class="st">
          <td><a name="114"/>114</td>
          <td><a href="#113">113</a></td>
          <td><a href="eex.html">eex</a></td>
          <td><pre>E. ix E. sc E. disp E. bbase E. x2 (splitBits ((3 <> bs) : (3 <> ix) : (2 <> sc) : 0) x1 /\
    x2 = rex_reg (REX_X rex) ix /\
    readSIBDisplacement mod (rex_reg (REX_B rex) bs) disp bbase l2 /\
    rm = RM_mem (if (x2 = RSP) 0 (suc (sc <> x2))) bbase disp /\
    l = x1 : l2) ->
  mod e. ns (Bits 2) /\ mod != 3 /\ rm e. RM /\ l e. List (ns (u8))</pre></td>
        </tr>        <tr class="st">
          <td><a name="115"/>115</td>
          <td><a href="#114">114</a></td>
          <td><a href="eex.html">eex</a></td>
          <td><pre>E. bs E. ix E. sc E. disp E. bbase E. x2 (splitBits ((3 <> bs) : (3 <> ix) : (2 <> sc) : 0) x1 /\
    x2 = rex_reg (REX_X rex) ix /\
    readSIBDisplacement mod (rex_reg (REX_B rex) bs) disp bbase l2 /\
    rm = RM_mem (if (x2 = RSP) 0 (suc (sc <> x2))) bbase disp /\
    l = x1 : l2) ->
  mod e. ns (Bits 2) /\ mod != 3 /\ rm e. RM /\ l e. List (ns (u8))</pre></td>
        </tr>        <tr class="st">
          <td><a name="116"/>116</td>
          <td><a href="#115">115</a></td>
          <td><a href="eex.html">eex</a></td>
          <td><pre>E. l2 E. bs E. ix E. sc E. disp E. bbase E. x2 (splitBits ((3 <> bs) : (3 <> ix) : (2 <> sc) : 0) x1 /\
    x2 = rex_reg (REX_X rex) ix /\
    readSIBDisplacement mod (rex_reg (REX_B rex) bs) disp bbase l2 /\
    rm = RM_mem (if (x2 = RSP) 0 (suc (sc <> x2))) bbase disp /\
    l = x1 : l2) ->
  mod e. ns (Bits 2) /\ mod != 3 /\ rm e. RM /\ l e. List (ns (u8))</pre></td>
        </tr>        <tr class="st">
          <td><a name="117"/>117</td>
          <td><a href="#116">116</a></td>
          <td><a href="eex.html">eex</a></td>
          <td><pre>E. x1 E. l2 E. bs E. ix E. sc E. disp E. bbase E. x2 (splitBits ((3 <> bs) : (3 <> ix) : (2 <> sc) : 0) x1 /\
    x2 = rex_reg (REX_X rex) ix /\
    readSIBDisplacement mod (rex_reg (REX_B rex) bs) disp bbase l2 /\
    rm = RM_mem (if (x2 = RSP) 0 (suc (sc <> x2))) bbase disp /\
    l = x1 : l2) ->
  mod e. ns (Bits 2) /\ mod != 3 /\ rm e. RM /\ l e. List (ns (u8))</pre></td>
        </tr>        <tr class="sc">
          <td><a name="118"/>118</td>
          <td><a href="#117">117</a></td>
          <td><i>conv</i></td>
          <td><pre>readSIB rex mod rm l -> mod e. ns (Bits 2) /\ mod != 3 /\ rm e. RM /\ l e. List (ns (u8))</pre></td>
        </tr>      </tbody>
    </table>
    <h2 class="axioms">Axiom use</h2>
    <a href="ax_1.html">ax_1</a>,
    <a href="ax_2.html">ax_2</a>,
    <a href="ax_3.html">ax_3</a>,
    <a href="ax_mp.html">ax_mp</a>,
    <a href="itru.html">itru</a>,
    <a href="ax_gen.html">ax_gen</a>,
    <a href="ax_4.html">ax_4</a>,
    <a href="ax_5.html">ax_5</a>,
    <a href="ax_6.html">ax_6</a>,
    <a href="ax_7.html">ax_7</a>,
    <a href="ax_10.html">ax_10</a>,
    <a href="ax_11.html">ax_11</a>,
    <a href="ax_12.html">ax_12</a>,
    <a href="elab.html">elab</a>,
    <a href="ax_8.html">ax_8</a>,
    <a href="peano1.html">peano1</a>,
    <a href="peano2.html">peano2</a>,
    <a href="peano5.html">peano5</a>,
    <a href="theid.html">theid</a>,
    <a href="the0.html">the0</a>,
    <a href="addeq.html">addeq</a>,
    <a href="muleq.html">muleq</a>,
    <a href="add0.html">add0</a>,
    <a href="addS.html">addS</a>,
    <a href="mul0.html">mul0</a>,
    <a href="mulS.html">mulS</a>,
    <a href="h2n0.html">h2n0</a>,
    <a href="h2n1.html">h2n1</a>,
    <a href="h2n2.html">h2n2</a>,
    <a href="h2n3.html">h2n3</a>,
    <a href="h2n4.html">h2n4</a>,
    <a href="h2n5.html">h2n5</a>,
    <a href="h2n6.html">h2n6</a>,
    <a href="h2n7.html">h2n7</a>,
    <a href="h2n8.html">h2n8</a>,
    <a href="h2n9.html">h2n9</a>,
    <a href="h2na.html">h2na</a>,
    <a href="h2nb.html">h2nb</a>,
    <a href="h2nc.html">h2nc</a>,
    <a href="h2nd.html">h2nd</a>,
    <a href="h2ne.html">h2ne</a>,
    <a href="h2nf.html">h2nf</a>,
    <a href="h2nlt.html">h2nlt</a>  </section>
</body>
</html>
