// Seed: 160167849
module module_0 ();
  id_1(
      .id_0(id_2 - id_2), .id_1(1'd0)
  );
endmodule
module module_1;
  wire id_2;
  module_0(); id_4(
      .id_0(id_2), .id_1(id_1), .id_2(1), .id_3(1)
  );
  wire id_5;
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  logic [7:0] id_3;
  assign id_3[1] = id_1;
  module_0();
  wire id_4;
endmodule
