[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2846913 heartbeat IPC: 3.513 cumulative IPC: 3.513 (Simulation time: 00 hr 00 min 41 sec)
Warmup finished CPU 0 instructions: 10000003 cycles: 2846913 cumulative IPC: 3.513 (Simulation time: 00 hr 00 min 41 sec)
Warmup complete CPU 0 instructions: 10000003 cycles: 2846913 cumulative IPC: 3.513 (Simulation time: 00 hr 00 min 41 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 11486581 heartbeat IPC: 1.157 cumulative IPC: 1.157 (Simulation time: 00 hr 01 min 46 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 18630386 heartbeat IPC: 1.4 cumulative IPC: 1.267 (Simulation time: 00 hr 02 min 44 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 26602695 heartbeat IPC: 1.254 cumulative IPC: 1.263 (Simulation time: 00 hr 03 min 46 sec)
Simulation finished CPU 0 instructions: 40000000 cycles: 31307536 cumulative IPC: 1.278 (Simulation time: 00 hr 04 min 45 sec)
Simulation complete CPU 0 instructions: 40000000 cycles: 31307536 cumulative IPC: 1.278 (Simulation time: 00 hr 04 min 45 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs perlbench_53B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.278 instructions: 40000000 cycles: 31307536
CPU 0 Branch Prediction Accuracy: 95.25% MPKI: 10.72 Average ROB Occupancy at Mispredict: 44.59
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1511
BRANCH_INDIRECT: 0.7227
BRANCH_CONDITIONAL: 8.851
BRANCH_DIRECT_CALL: 0.0047
BRANCH_INDIRECT_CALL: 0.9015
BRANCH_RETURN: 0.09323

cpu0->cpu0_STLB TOTAL        ACCESS:     197818 HIT:     194209 MISS:       3609 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     197818 HIT:     194209 MISS:       3609 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 147.4 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     568415 HIT:     460968 MISS:     107447 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     430607 HIT:     343836 MISS:      86771 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      35339 HIT:      21725 MISS:      13614 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      95391 HIT:      95152 MISS:        239 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       7078 HIT:        255 MISS:       6823 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 26.14 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    3302491 HIT:    3033868 MISS:     268623 MSHR_MERGE:      68883
cpu0->cpu0_L1I LOAD         ACCESS:    3302491 HIT:    3033868 MISS:     268623 MSHR_MERGE:      68883
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 8.405 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   13285644 HIT:   12868080 MISS:     417564 MSHR_MERGE:     144274
cpu0->cpu0_L1D LOAD         ACCESS:    7392243 HIT:    7095546 MISS:     296697 MSHR_MERGE:      65827
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    5885660 HIT:    5771885 MISS:     113775 MSHR_MERGE:      78433
cpu0->cpu0_L1D TRANSLATION  ACCESS:       7741 HIT:        649 MISS:       7092 MSHR_MERGE:         14
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 17.76 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    2919866 HIT:    2875635 MISS:      44231 MSHR_MERGE:      28353
cpu0->cpu0_ITLB LOAD         ACCESS:    2919866 HIT:    2875635 MISS:      44231 MSHR_MERGE:      28353
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 6.348 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   12561095 HIT:   12320406 MISS:     240689 MSHR_MERGE:      58749
cpu0->cpu0_DTLB LOAD         ACCESS:   12561095 HIT:   12320406 MISS:     240689 MSHR_MERGE:      58749
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 7.826 cycles
cpu0->LLC TOTAL        ACCESS:     135687 HIT:     128359 MISS:       7328 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      86771 HIT:      83603 MISS:       3168 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      13614 HIT:      10903 MISS:       2711 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      28479 HIT:      28375 MISS:        104 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       6823 HIT:       5478 MISS:       1345 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 162.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        505
  ROW_BUFFER_MISS:       6719
  AVG DBUS CONGESTED CYCLE: 5.226
Channel 0 WQ ROW_BUFFER_HIT:          9
  ROW_BUFFER_MISS:        130
  FULL:          0
Channel 0 REFRESHES ISSUED:       2609
