+ proj=hd44780
+ '[' hello == '' ']'
+ '[' hello '!=' sim ']'
+ '[' hello '!=' '' ']'
+ target=hello
+ echo 'Non-sim build! Target is hello'
Non-sim build! Target is hello
+ device=up5k
+ package=sg48
+ '[' hello == timer ']'
+ '[' hello == nybsen ']'
+ '[' hello == bytesen ']'
+ '[' hello == ram ']'
+ '[' hello == ctrlr ']'
+ '[' hello == hello ']'
+ echo building hello top
building hello top
+ YS_BUILD_TARGET=LCD_TARGET_HELLO
+ yosys -p 'read_verilog hd44780_timer.v; read_verilog hd44780_nybsen.v; read_verilog hd44780_syscon.v; 			read_verilog hd44780_ram.v; read_verilog hd44780_controller.v; read_verilog hd44780_hello.v; 			synth_ice40 -top hd44780_hello; write_json hd44780_hello.json'

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2018  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.8 (git sha1 5706e908, clang 6.0.0-1ubuntu2 -fPIC -Os)


-- Running command `read_verilog hd44780_timer.v; read_verilog hd44780_nybsen.v; read_verilog hd44780_syscon.v; 			read_verilog hd44780_ram.v; read_verilog hd44780_controller.v; read_verilog hd44780_hello.v; 			synth_ice40 -top hd44780_hello; write_json hd44780_hello.json' --

1. Executing Verilog-2005 frontend.
Parsing Verilog input from `hd44780_timer.v' to AST representation.
Generating RTLIL representation for module `\hd44780_state_timer'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend.
Parsing Verilog input from `hd44780_nybsen.v' to AST representation.
Generating RTLIL representation for module `\hd44780_nybble_sender'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend.
Parsing Verilog input from `hd44780_syscon.v' to AST representation.
Generating RTLIL representation for module `\hd44780_syscon'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend.
Parsing Verilog input from `hd44780_ram.v' to AST representation.
Generating RTLIL representation for module `\hd44780_ram'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend.
Parsing Verilog input from `hd44780_controller.v' to AST representation.
Generating RTLIL representation for module `\hd44780_controller'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend.
Parsing Verilog input from `hd44780_hello.v' to AST representation.
Generating RTLIL representation for module `\hd44780_hello'.
Successfully finished Verilog frontend.

7. Executing SYNTH_ICE40 pass.

7.1. Executing Verilog-2005 frontend.
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_MAC16'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Successfully finished Verilog frontend.

7.2. Executing HIERARCHY pass (managing design hierarchy).

7.2.1. Analyzing design hierarchy..
Top module:  \hd44780_hello
Used module:     \hd44780_controller
Used module:         \hd44780_state_timer
Used module:         \hd44780_nybble_sender
Used module:     \hd44780_ram
Used module:     \hd44780_syscon

7.2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\hd44780_ram'.
Parameter \initfile = 192'011100110110010101110100011101000110100101101110011001110111001100101111011010010110111001101001011101000010110101110100011011110111010001101111011100100110111100101110011011010110010101101101
Parameter \filehex = 0
Parameter \addr_width = 8
Parameter \data_width = 16
Generating RTLIL representation for module `$paramod$449c39b706927090254fd19ada28f4d30987b83b\hd44780_ram'.

7.2.3. Analyzing design hierarchy..
Top module:  \hd44780_hello
Used module:     \hd44780_controller
Used module:         \hd44780_state_timer
Used module:         \hd44780_nybble_sender
Used module:     $paramod$449c39b706927090254fd19ada28f4d30987b83b\hd44780_ram
Used module:     \hd44780_syscon

7.2.4. Analyzing design hierarchy..
Top module:  \hd44780_hello
Used module:     \hd44780_controller
Used module:         \hd44780_state_timer
Used module:         \hd44780_nybble_sender
Used module:     $paramod$449c39b706927090254fd19ada28f4d30987b83b\hd44780_ram
Used module:     \hd44780_syscon
Removing unused module `\hd44780_ram'.
Removed 1 unused modules.

7.2.5. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_RGBA_DRV'.
Parameter \CURRENT_MODE = 24'001100000110001000110001
Parameter \RGB0_CURRENT = 64'0011000001100010001100000011000000110000001100000011000000110001
Parameter \RGB1_CURRENT = 64'0011000001100010001100000011000000110000001100000011000000110001
Parameter \RGB2_CURRENT = 64'0011000001100010001100000011000000110000001100000011000000110001
Generating RTLIL representation for module `$paramod$9e50ca266fbd3700c8696e9d5d7bb3ff642c62df\SB_RGBA_DRV'.

7.2.6. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_IO'.
Parameter \PIN_TYPE = 6'000001
Parameter \PULLUP = 1'1
Generating RTLIL representation for module `$paramod\SB_IO\PIN_TYPE=6'000001\PULLUP=1'1'.

7.2.7. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_HFOSC'.
Parameter \CLKHF_DIV = 811741489
Generating RTLIL representation for module `$paramod\SB_HFOSC\CLKHF_DIV=811741489'.

7.3. Executing PROC pass (convert processes to netlists).

7.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `hd44780_hello.$proc$hd44780_hello.v:242$75'.
Found and cleaned up 1 empty switch in `$paramod$449c39b706927090254fd19ada28f4d30987b83b\hd44780_ram.$proc$hd44780_ram.v:29$110'.
Removing empty process `$paramod$449c39b706927090254fd19ada28f4d30987b83b\hd44780_ram.$proc$hd44780_ram.v:29$110'.
Cleaned up 1 empty switch.

7.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

7.3.3. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\hd44780_hello.$proc$hd44780_hello.v:263$98'.
  Set init value: \reg_led2 = 1'0
Found init rule in `\hd44780_hello.$proc$hd44780_hello.v:262$97'.
  Set init value: \reg_led1 = 1'0
Found init rule in `\hd44780_hello.$proc$hd44780_hello.v:261$96'.
  Set init value: \reg_led0 = 1'0
Found init rule in `\hd44780_hello.$proc$hd44780_hello.v:251$95'.
  Set init value: \greenblinkct = 22'0000000000000000000000
Found init rule in `\hd44780_hello.$proc$hd44780_hello.v:160$88'.
  Set init value: \logan_strobe_reg = 1'0
Found init rule in `\hd44780_hello.$proc$hd44780_hello.v:159$87'.
  Set init value: \button_has_been_pressed = 1'0
Found init rule in `\hd44780_hello.$proc$hd44780_hello.v:129$86'.
  Set init value: \pwmctr = 3'000
Found init rule in `\hd44780_hello.$proc$hd44780_hello.v:106$85'.
  Set init value: \led_b_pwm_reg = 1'0
Found init rule in `\hd44780_hello.$proc$hd44780_hello.v:105$84'.
  Set init value: \led_g_pwm_reg = 1'0
Found init rule in `\hd44780_hello.$proc$hd44780_hello.v:104$83'.
  Set init value: \led_r_pwm_reg = 1'0
Found init rule in `\hd44780_hello.$proc$hd44780_hello.v:264$99'.
  Set init value: \reg_led3 = 1'0
Found init rule in `\hd44780_controller.$proc$hd44780_controller.v:244$61'.
  Set init value: \ctrl_state = 4'0000
Found init rule in `\hd44780_controller.$proc$hd44780_controller.v:227$60'.
  Set init value: \cur_addr_reg = 8'00000000
Found init rule in `\hd44780_controller.$proc$hd44780_controller.v:221$58'.
  Set init value: \cont_error = 1'0
Found init rule in `\hd44780_controller.$proc$hd44780_controller.v:220$57'.
  Set init value: \cont_busy = 1'0
Found init rule in `\hd44780_controller.$proc$hd44780_controller.v:191$56'.
  Set init value: \timer_stb_reg = 1'0
Found init rule in `\hd44780_controller.$proc$hd44780_controller.v:190$55'.
  Set init value: \time_len = 20'00000000000000000000
Found init rule in `\hd44780_controller.$proc$hd44780_controller.v:174$53'.
  Set init value: \ns_nybbin = 4'0000
Found init rule in `\hd44780_controller.$proc$hd44780_controller.v:172$52'.
  Set init value: \ns_ststrobe = 1'0
Found init rule in `\hd44780_controller.$proc$hd44780_controller.v:147$51'.
  Set init value: \single_nybble = 1'0
Found init rule in `\hd44780_controller.$proc$hd44780_controller.v:146$50'.
  Set init value: \lcd_byte_reg = 8'00000000
Found init rule in `\hd44780_controller.$proc$hd44780_controller.v:145$49'.
  Set init value: \lcd_rs_reg = 1'0
Found init rule in `\hd44780_syscon.$proc$hd44780_syscon.v:15$25'.
  Set init value: \rst_cnt = 4'0000
Found init rule in `\hd44780_nybble_sender.$proc$hd44780_nybsen.v:48$21'.
  Set init value: \rs_reg = 1'0
Found init rule in `\hd44780_nybble_sender.$proc$hd44780_nybsen.v:46$20'.
  Set init value: \o_lcd_reg = 4'0000
Found init rule in `\hd44780_nybble_sender.$proc$hd44780_nybsen.v:45$19'.
  Set init value: \busy_reg = 1'0
Found init rule in `\hd44780_nybble_sender.$proc$hd44780_nybsen.v:44$18'.
  Set init value: \e_reg = 1'0
Found init rule in `\hd44780_nybble_sender.$proc$hd44780_nybsen.v:43$17'.
  Set init value: \STDC = 4'0000
Found init rule in `\hd44780_state_timer.$proc$hd44780_timer.v:46$6'.
  Set init value: \busy_reg = 1'0
Found init rule in `\hd44780_state_timer.$proc$hd44780_timer.v:45$5'.
  Set init value: \st_count = 20'00000000000000000000

7.3.4. Executing PROC_ARST pass (detect async resets in processes).

7.3.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\hd44780_hello.$proc$hd44780_hello.v:263$98'.
     1/1: $1\reg_led2[0:0]
Creating decoders for process `\hd44780_hello.$proc$hd44780_hello.v:262$97'.
     1/1: $1\reg_led1[0:0]
Creating decoders for process `\hd44780_hello.$proc$hd44780_hello.v:261$96'.
     1/1: $1\reg_led0[0:0]
Creating decoders for process `\hd44780_hello.$proc$hd44780_hello.v:251$95'.
     1/1: $1\greenblinkct[21:0]
Creating decoders for process `\hd44780_hello.$proc$hd44780_hello.v:238$94'.
     1/1: $0\hello_state[1:0]
Creating decoders for process `\hd44780_hello.$proc$hd44780_hello.v:211$93'.
     1/1: $0\cont_stb[0:0]
Creating decoders for process `\hd44780_hello.$proc$hd44780_hello.v:198$92'.
     1/1: $0\ram_wen[0:0]
Creating decoders for process `\hd44780_hello.$proc$hd44780_hello.v:195$91'.
     1/1: $0\data_w_reg[15:0]
Creating decoders for process `\hd44780_hello.$proc$hd44780_hello.v:192$90'.
     1/1: $0\addr_w_reg[7:0]
Creating decoders for process `\hd44780_hello.$proc$hd44780_hello.v:191$89'.
     1/1: $0\start_addr[7:0]
Creating decoders for process `\hd44780_hello.$proc$hd44780_hello.v:160$88'.
     1/1: $1\logan_strobe_reg[0:0]
Creating decoders for process `\hd44780_hello.$proc$hd44780_hello.v:159$87'.
     1/1: $1\button_has_been_pressed[0:0]
Creating decoders for process `\hd44780_hello.$proc$hd44780_hello.v:129$86'.
     1/1: $1\pwmctr[2:0]
Creating decoders for process `\hd44780_hello.$proc$hd44780_hello.v:106$85'.
     1/1: $1\led_b_pwm_reg[0:0]
Creating decoders for process `\hd44780_hello.$proc$hd44780_hello.v:105$84'.
     1/1: $1\led_g_pwm_reg[0:0]
Creating decoders for process `\hd44780_hello.$proc$hd44780_hello.v:104$83'.
     1/1: $1\led_r_pwm_reg[0:0]
Creating decoders for process `\hd44780_hello.$proc$hd44780_hello.v:268$80'.
     1/4: $0\reg_led3[0:0]
     2/4: $0\reg_led2[0:0]
     3/4: $0\reg_led1[0:0]
     4/4: $0\reg_led0[0:0]
Creating decoders for process `\hd44780_hello.$proc$hd44780_hello.v:252$76'.
     1/1: $0\greenblinkct[21:0]
Creating decoders for process `\hd44780_hello.$proc$hd44780_hello.v:264$99'.
     1/1: $1\reg_led3[0:0]
Creating decoders for process `\hd44780_hello.$proc$hd44780_hello.v:162$71'.
     1/2: $0\logan_strobe_reg[0:0]
     2/2: $0\button_has_been_pressed[0:0]
Creating decoders for process `\hd44780_hello.$proc$hd44780_hello.v:130$63'.
     1/4: $0\pwmctr[2:0]
     2/4: $0\led_r_pwm_reg[0:0]
     3/4: $0\led_b_pwm_reg[0:0]
     4/4: $0\led_g_pwm_reg[0:0]
Creating decoders for process `\hd44780_controller.$proc$hd44780_controller.v:244$61'.
     1/1: $1\ctrl_state[3:0]
Creating decoders for process `\hd44780_controller.$proc$hd44780_controller.v:227$60'.
     1/1: $1\cur_addr_reg[7:0]
Creating decoders for process `\hd44780_controller.$proc$hd44780_controller.v:225$59'.
     1/1: $0\read_addr_reg[7:0]
Creating decoders for process `\hd44780_controller.$proc$hd44780_controller.v:221$58'.
     1/1: $1\cont_error[0:0]
Creating decoders for process `\hd44780_controller.$proc$hd44780_controller.v:220$57'.
     1/1: $1\cont_busy[0:0]
Creating decoders for process `\hd44780_controller.$proc$hd44780_controller.v:191$56'.
     1/1: $1\timer_stb_reg[0:0]
Creating decoders for process `\hd44780_controller.$proc$hd44780_controller.v:190$55'.
     1/1: $1\time_len[19:0]
Creating decoders for process `\hd44780_controller.$proc$hd44780_controller.v:175$54'.
     1/1: $0\byts_rs_reg[0:0]
Creating decoders for process `\hd44780_controller.$proc$hd44780_controller.v:174$53'.
     1/1: $1\ns_nybbin[3:0]
Creating decoders for process `\hd44780_controller.$proc$hd44780_controller.v:172$52'.
     1/1: $1\ns_ststrobe[0:0]
Creating decoders for process `\hd44780_controller.$proc$hd44780_controller.v:147$51'.
     1/1: $1\single_nybble[0:0]
Creating decoders for process `\hd44780_controller.$proc$hd44780_controller.v:146$50'.
     1/1: $1\lcd_byte_reg[7:0]
Creating decoders for process `\hd44780_controller.$proc$hd44780_controller.v:145$49'.
     1/1: $1\lcd_rs_reg[0:0]
Creating decoders for process `\hd44780_controller.$proc$hd44780_controller.v:246$36'.
     1/12: $0\ctrl_state[3:0]
     2/12: $0\read_data_reg[15:0]
     3/12: $0\cur_addr_reg[7:0]
     4/12: $0\cont_error[0:0]
     5/12: $0\cont_busy[0:0]
     6/12: $0\timer_stb_reg[0:0]
     7/12: $0\time_len[19:0]
     8/12: $0\ns_nybbin[3:0]
     9/12: $0\ns_ststrobe[0:0]
    10/12: $0\single_nybble[0:0]
    11/12: $0\lcd_byte_reg[7:0]
    12/12: $0\lcd_rs_reg[0:0]
Creating decoders for process `$paramod$449c39b706927090254fd19ada28f4d30987b83b\hd44780_ram.$proc$hd44780_ram.v:24$105'.
     1/1: $0\dout[15:0]
Creating decoders for process `$paramod$449c39b706927090254fd19ada28f4d30987b83b\hd44780_ram.$proc$hd44780_ram.v:20$101'.
     1/3: $0$memwr$\mem$hd44780_ram.v:22$100_EN[15:0]$104
     2/3: $0$memwr$\mem$hd44780_ram.v:22$100_DATA[15:0]$103
     3/3: $0$memwr$\mem$hd44780_ram.v:22$100_ADDR[7:0]$102
Creating decoders for process `\hd44780_syscon.$proc$hd44780_syscon.v:15$25'.
     1/1: $1\rst_cnt[3:0]
Creating decoders for process `\hd44780_syscon.$proc$hd44780_syscon.v:18$23'.
     1/1: $0\rst_cnt[3:0]
Creating decoders for process `\hd44780_nybble_sender.$proc$hd44780_nybsen.v:48$21'.
     1/1: $1\rs_reg[0:0]
Creating decoders for process `\hd44780_nybble_sender.$proc$hd44780_nybsen.v:46$20'.
     1/1: $1\o_lcd_reg[3:0]
Creating decoders for process `\hd44780_nybble_sender.$proc$hd44780_nybsen.v:45$19'.
     1/1: $1\busy_reg[0:0]
Creating decoders for process `\hd44780_nybble_sender.$proc$hd44780_nybsen.v:44$18'.
     1/1: $1\e_reg[0:0]
Creating decoders for process `\hd44780_nybble_sender.$proc$hd44780_nybsen.v:43$17'.
     1/1: $1\STDC[3:0]
Creating decoders for process `\hd44780_nybble_sender.$proc$hd44780_nybsen.v:50$7'.
     1/5: $0\rs_reg[0:0]
     2/5: $0\o_lcd_reg[3:0]
     3/5: $0\e_reg[0:0]
     4/5: $0\STDC[3:0]
     5/5: $0\busy_reg[0:0]
Creating decoders for process `\hd44780_state_timer.$proc$hd44780_timer.v:46$6'.
     1/1: $1\busy_reg[0:0]
Creating decoders for process `\hd44780_state_timer.$proc$hd44780_timer.v:45$5'.
     1/1: $1\st_count[19:0]
Creating decoders for process `\hd44780_state_timer.$proc$hd44780_timer.v:48$1'.
     1/2: $0\busy_reg[0:0]
     2/2: $0\st_count[19:0]

7.3.6. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\hd44780_hello.\hello_state' from process `\hd44780_hello.$proc$hd44780_hello.v:238$94'.
No latch inferred for signal `\hd44780_hello.\cont_stb' from process `\hd44780_hello.$proc$hd44780_hello.v:211$93'.
No latch inferred for signal `\hd44780_hello.\ram_wen' from process `\hd44780_hello.$proc$hd44780_hello.v:198$92'.
No latch inferred for signal `\hd44780_hello.\data_w_reg' from process `\hd44780_hello.$proc$hd44780_hello.v:195$91'.
No latch inferred for signal `\hd44780_hello.\addr_w_reg' from process `\hd44780_hello.$proc$hd44780_hello.v:192$90'.
No latch inferred for signal `\hd44780_hello.\start_addr' from process `\hd44780_hello.$proc$hd44780_hello.v:191$89'.
No latch inferred for signal `\hd44780_controller.\read_addr_reg' from process `\hd44780_controller.$proc$hd44780_controller.v:225$59'.
No latch inferred for signal `\hd44780_controller.\byts_rs_reg' from process `\hd44780_controller.$proc$hd44780_controller.v:175$54'.

7.3.7. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\hd44780_hello.\reg_led0' using process `\hd44780_hello.$proc$hd44780_hello.v:268$80'.
  created $dff cell `$procdff$534' with positive edge clock.
Creating register for signal `\hd44780_hello.\reg_led1' using process `\hd44780_hello.$proc$hd44780_hello.v:268$80'.
  created $dff cell `$procdff$535' with positive edge clock.
Creating register for signal `\hd44780_hello.\reg_led2' using process `\hd44780_hello.$proc$hd44780_hello.v:268$80'.
  created $dff cell `$procdff$536' with positive edge clock.
Creating register for signal `\hd44780_hello.\reg_led3' using process `\hd44780_hello.$proc$hd44780_hello.v:268$80'.
  created $dff cell `$procdff$537' with positive edge clock.
Creating register for signal `\hd44780_hello.\greenblinkct' using process `\hd44780_hello.$proc$hd44780_hello.v:252$76'.
  created $dff cell `$procdff$538' with positive edge clock.
Creating register for signal `\hd44780_hello.\button_has_been_pressed' using process `\hd44780_hello.$proc$hd44780_hello.v:162$71'.
  created $dff cell `$procdff$539' with positive edge clock.
Creating register for signal `\hd44780_hello.\logan_strobe_reg' using process `\hd44780_hello.$proc$hd44780_hello.v:162$71'.
  created $dff cell `$procdff$540' with positive edge clock.
Creating register for signal `\hd44780_hello.\led_r_pwm_reg' using process `\hd44780_hello.$proc$hd44780_hello.v:130$63'.
  created $dff cell `$procdff$541' with positive edge clock.
Creating register for signal `\hd44780_hello.\led_g_pwm_reg' using process `\hd44780_hello.$proc$hd44780_hello.v:130$63'.
  created $dff cell `$procdff$542' with positive edge clock.
Creating register for signal `\hd44780_hello.\led_b_pwm_reg' using process `\hd44780_hello.$proc$hd44780_hello.v:130$63'.
  created $dff cell `$procdff$543' with positive edge clock.
Creating register for signal `\hd44780_hello.\pwmctr' using process `\hd44780_hello.$proc$hd44780_hello.v:130$63'.
  created $dff cell `$procdff$544' with positive edge clock.
Creating register for signal `\hd44780_controller.\lcd_rs_reg' using process `\hd44780_controller.$proc$hd44780_controller.v:246$36'.
  created $dff cell `$procdff$545' with positive edge clock.
Creating register for signal `\hd44780_controller.\lcd_byte_reg' using process `\hd44780_controller.$proc$hd44780_controller.v:246$36'.
  created $dff cell `$procdff$546' with positive edge clock.
Creating register for signal `\hd44780_controller.\single_nybble' using process `\hd44780_controller.$proc$hd44780_controller.v:246$36'.
  created $dff cell `$procdff$547' with positive edge clock.
Creating register for signal `\hd44780_controller.\ns_ststrobe' using process `\hd44780_controller.$proc$hd44780_controller.v:246$36'.
  created $dff cell `$procdff$548' with positive edge clock.
Creating register for signal `\hd44780_controller.\ns_nybbin' using process `\hd44780_controller.$proc$hd44780_controller.v:246$36'.
  created $dff cell `$procdff$549' with positive edge clock.
Creating register for signal `\hd44780_controller.\time_len' using process `\hd44780_controller.$proc$hd44780_controller.v:246$36'.
  created $dff cell `$procdff$550' with positive edge clock.
Creating register for signal `\hd44780_controller.\timer_stb_reg' using process `\hd44780_controller.$proc$hd44780_controller.v:246$36'.
  created $dff cell `$procdff$551' with positive edge clock.
Creating register for signal `\hd44780_controller.\cont_busy' using process `\hd44780_controller.$proc$hd44780_controller.v:246$36'.
  created $dff cell `$procdff$552' with positive edge clock.
Creating register for signal `\hd44780_controller.\cont_error' using process `\hd44780_controller.$proc$hd44780_controller.v:246$36'.
  created $dff cell `$procdff$553' with positive edge clock.
Creating register for signal `\hd44780_controller.\cur_addr_reg' using process `\hd44780_controller.$proc$hd44780_controller.v:246$36'.
  created $dff cell `$procdff$554' with positive edge clock.
Creating register for signal `\hd44780_controller.\read_data_reg' using process `\hd44780_controller.$proc$hd44780_controller.v:246$36'.
  created $dff cell `$procdff$555' with positive edge clock.
Creating register for signal `\hd44780_controller.\ctrl_state' using process `\hd44780_controller.$proc$hd44780_controller.v:246$36'.
  created $dff cell `$procdff$556' with positive edge clock.
Creating register for signal `$paramod$449c39b706927090254fd19ada28f4d30987b83b\hd44780_ram.\dout' using process `$paramod$449c39b706927090254fd19ada28f4d30987b83b\hd44780_ram.$proc$hd44780_ram.v:24$105'.
  created $dff cell `$procdff$557' with positive edge clock.
Creating register for signal `$paramod$449c39b706927090254fd19ada28f4d30987b83b\hd44780_ram.$memwr$\mem$hd44780_ram.v:22$100_ADDR' using process `$paramod$449c39b706927090254fd19ada28f4d30987b83b\hd44780_ram.$proc$hd44780_ram.v:20$101'.
  created $dff cell `$procdff$558' with positive edge clock.
Creating register for signal `$paramod$449c39b706927090254fd19ada28f4d30987b83b\hd44780_ram.$memwr$\mem$hd44780_ram.v:22$100_DATA' using process `$paramod$449c39b706927090254fd19ada28f4d30987b83b\hd44780_ram.$proc$hd44780_ram.v:20$101'.
  created $dff cell `$procdff$559' with positive edge clock.
Creating register for signal `$paramod$449c39b706927090254fd19ada28f4d30987b83b\hd44780_ram.$memwr$\mem$hd44780_ram.v:22$100_EN' using process `$paramod$449c39b706927090254fd19ada28f4d30987b83b\hd44780_ram.$proc$hd44780_ram.v:20$101'.
  created $dff cell `$procdff$560' with positive edge clock.
Creating register for signal `\hd44780_syscon.\rst_cnt' using process `\hd44780_syscon.$proc$hd44780_syscon.v:18$23'.
  created $dff cell `$procdff$561' with positive edge clock.
Creating register for signal `\hd44780_nybble_sender.\busy_reg' using process `\hd44780_nybble_sender.$proc$hd44780_nybsen.v:50$7'.
  created $dff cell `$procdff$562' with positive edge clock.
Creating register for signal `\hd44780_nybble_sender.\STDC' using process `\hd44780_nybble_sender.$proc$hd44780_nybsen.v:50$7'.
  created $dff cell `$procdff$563' with positive edge clock.
Creating register for signal `\hd44780_nybble_sender.\e_reg' using process `\hd44780_nybble_sender.$proc$hd44780_nybsen.v:50$7'.
  created $dff cell `$procdff$564' with positive edge clock.
Creating register for signal `\hd44780_nybble_sender.\o_lcd_reg' using process `\hd44780_nybble_sender.$proc$hd44780_nybsen.v:50$7'.
  created $dff cell `$procdff$565' with positive edge clock.
Creating register for signal `\hd44780_nybble_sender.\rs_reg' using process `\hd44780_nybble_sender.$proc$hd44780_nybsen.v:50$7'.
  created $dff cell `$procdff$566' with positive edge clock.
Creating register for signal `\hd44780_state_timer.\st_count' using process `\hd44780_state_timer.$proc$hd44780_timer.v:48$1'.
  created $dff cell `$procdff$567' with positive edge clock.
Creating register for signal `\hd44780_state_timer.\busy_reg' using process `\hd44780_state_timer.$proc$hd44780_timer.v:48$1'.
  created $dff cell `$procdff$568' with positive edge clock.

7.3.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `hd44780_hello.$proc$hd44780_hello.v:263$98'.
Removing empty process `hd44780_hello.$proc$hd44780_hello.v:262$97'.
Removing empty process `hd44780_hello.$proc$hd44780_hello.v:261$96'.
Removing empty process `hd44780_hello.$proc$hd44780_hello.v:251$95'.
Removing empty process `hd44780_hello.$proc$hd44780_hello.v:238$94'.
Removing empty process `hd44780_hello.$proc$hd44780_hello.v:211$93'.
Removing empty process `hd44780_hello.$proc$hd44780_hello.v:198$92'.
Removing empty process `hd44780_hello.$proc$hd44780_hello.v:195$91'.
Removing empty process `hd44780_hello.$proc$hd44780_hello.v:192$90'.
Removing empty process `hd44780_hello.$proc$hd44780_hello.v:191$89'.
Removing empty process `hd44780_hello.$proc$hd44780_hello.v:160$88'.
Removing empty process `hd44780_hello.$proc$hd44780_hello.v:159$87'.
Removing empty process `hd44780_hello.$proc$hd44780_hello.v:129$86'.
Removing empty process `hd44780_hello.$proc$hd44780_hello.v:106$85'.
Removing empty process `hd44780_hello.$proc$hd44780_hello.v:105$84'.
Removing empty process `hd44780_hello.$proc$hd44780_hello.v:104$83'.
Found and cleaned up 1 empty switch in `\hd44780_hello.$proc$hd44780_hello.v:268$80'.
Removing empty process `hd44780_hello.$proc$hd44780_hello.v:268$80'.
Removing empty process `hd44780_hello.$proc$hd44780_hello.v:252$76'.
Removing empty process `hd44780_hello.$proc$hd44780_hello.v:264$99'.
Found and cleaned up 2 empty switches in `\hd44780_hello.$proc$hd44780_hello.v:162$71'.
Removing empty process `hd44780_hello.$proc$hd44780_hello.v:162$71'.
Removing empty process `hd44780_hello.$proc$hd44780_hello.v:130$63'.
Removing empty process `hd44780_controller.$proc$hd44780_controller.v:244$61'.
Removing empty process `hd44780_controller.$proc$hd44780_controller.v:227$60'.
Removing empty process `hd44780_controller.$proc$hd44780_controller.v:225$59'.
Removing empty process `hd44780_controller.$proc$hd44780_controller.v:221$58'.
Removing empty process `hd44780_controller.$proc$hd44780_controller.v:220$57'.
Removing empty process `hd44780_controller.$proc$hd44780_controller.v:191$56'.
Removing empty process `hd44780_controller.$proc$hd44780_controller.v:190$55'.
Removing empty process `hd44780_controller.$proc$hd44780_controller.v:175$54'.
Removing empty process `hd44780_controller.$proc$hd44780_controller.v:174$53'.
Removing empty process `hd44780_controller.$proc$hd44780_controller.v:172$52'.
Removing empty process `hd44780_controller.$proc$hd44780_controller.v:147$51'.
Removing empty process `hd44780_controller.$proc$hd44780_controller.v:146$50'.
Removing empty process `hd44780_controller.$proc$hd44780_controller.v:145$49'.
Found and cleaned up 14 empty switches in `\hd44780_controller.$proc$hd44780_controller.v:246$36'.
Removing empty process `hd44780_controller.$proc$hd44780_controller.v:246$36'.
Removing empty process `$paramod$449c39b706927090254fd19ada28f4d30987b83b\hd44780_ram.$proc$hd44780_ram.v:24$105'.
Found and cleaned up 1 empty switch in `$paramod$449c39b706927090254fd19ada28f4d30987b83b\hd44780_ram.$proc$hd44780_ram.v:20$101'.
Removing empty process `$paramod$449c39b706927090254fd19ada28f4d30987b83b\hd44780_ram.$proc$hd44780_ram.v:20$101'.
Removing empty process `hd44780_syscon.$proc$hd44780_syscon.v:15$25'.
Found and cleaned up 1 empty switch in `\hd44780_syscon.$proc$hd44780_syscon.v:18$23'.
Removing empty process `hd44780_syscon.$proc$hd44780_syscon.v:18$23'.
Removing empty process `hd44780_nybble_sender.$proc$hd44780_nybsen.v:48$21'.
Removing empty process `hd44780_nybble_sender.$proc$hd44780_nybsen.v:46$20'.
Removing empty process `hd44780_nybble_sender.$proc$hd44780_nybsen.v:45$19'.
Removing empty process `hd44780_nybble_sender.$proc$hd44780_nybsen.v:44$18'.
Removing empty process `hd44780_nybble_sender.$proc$hd44780_nybsen.v:43$17'.
Found and cleaned up 6 empty switches in `\hd44780_nybble_sender.$proc$hd44780_nybsen.v:50$7'.
Removing empty process `hd44780_nybble_sender.$proc$hd44780_nybsen.v:50$7'.
Removing empty process `hd44780_state_timer.$proc$hd44780_timer.v:46$6'.
Removing empty process `hd44780_state_timer.$proc$hd44780_timer.v:45$5'.
Found and cleaned up 3 empty switches in `\hd44780_state_timer.$proc$hd44780_timer.v:48$1'.
Removing empty process `hd44780_state_timer.$proc$hd44780_timer.v:48$1'.
Cleaned up 28 empty switches.

7.4. Executing FLATTEN pass (flatten design).
Mapping hd44780_hello.syscon using hd44780_syscon.
Mapping hd44780_hello.ctrlr using hd44780_controller.
Mapping hd44780_hello.rammy using $paramod$449c39b706927090254fd19ada28f4d30987b83b\hd44780_ram.
Mapping hd44780_hello.ctrlr.stimey using hd44780_state_timer.
Mapping hd44780_hello.ctrlr.nybsen using hd44780_nybble_sender.
No more expansions possible.
Deleting now unused module hd44780_controller.
Deleting now unused module $paramod$449c39b706927090254fd19ada28f4d30987b83b\hd44780_ram.
Deleting now unused module hd44780_syscon.
Deleting now unused module hd44780_nybble_sender.
Deleting now unused module hd44780_state_timer.

7.5. Executing TRIBUF pass.

7.6. Executing DEMINOUT pass (demote inout ports to input or output).

7.7. Executing SYNTH pass.

7.7.1. Executing PROC pass (convert processes to netlists).

7.7.1.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

7.7.1.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

7.7.1.3. Executing PROC_INIT pass (extract init attributes).

7.7.1.4. Executing PROC_ARST pass (detect async resets in processes).

7.7.1.5. Executing PROC_MUX pass (convert decision trees to multiplexers).

7.7.1.6. Executing PROC_DLATCH pass (convert process syncs to latches).

7.7.1.7. Executing PROC_DFF pass (convert process syncs to FFs).

7.7.1.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

7.7.2. Executing OPT_EXPR pass (perform const folding).
Optimizing away select inverter for $mux cell `$procmux$125' in module `hd44780_hello'.
Optimizing away select inverter for $mux cell `$techmap\syscon.$procmux$466' in module `hd44780_hello'.
Optimizing away select inverter for $mux cell `$procmux$127' in module `hd44780_hello'.
Optimizing away select inverter for $mux cell `$procmux$131' in module `hd44780_hello'.
Optimizing away select inverter for $mux cell `$procmux$133' in module `hd44780_hello'.
Replacing $and cell `$techmap\ctrlr.$and$hd44780_controller.v:258$38' (const_and) in module `\hd44780_hello' with constant driver `$techmap\ctrlr.$and$hd44780_controller.v:258$38_Y = 1'0'.
Replacing $mux cell `$techmap\ctrlr.$procmux$451' (0) in module `\hd44780_hello' with constant driver `$techmap\ctrlr.$procmux$451_Y = $techmap\ctrlr.$procmux$448_Y'.
Replacing $mux cell `$techmap\ctrlr.$procmux$431' (0) in module `\hd44780_hello' with constant driver `$techmap\ctrlr.$procmux$431_Y = $techmap\ctrlr.$procmux$428_Y'.
Replacing $mux cell `$techmap\ctrlr.$procmux$408' (0) in module `\hd44780_hello' with constant driver `$techmap\ctrlr.$procmux$408_Y = $techmap\ctrlr.$procmux$402_Y'.
Optimizing away select inverter for $mux cell `$techmap\ctrlr.$procmux$387' in module `hd44780_hello'.
Optimizing away select inverter for $mux cell `$techmap\ctrlr.$procmux$382' in module `hd44780_hello'.
Replacing $mux cell `$techmap\ctrlr.$procmux$391' (0) in module `\hd44780_hello' with constant driver `$techmap\ctrlr.$procmux$391_Y = $techmap\ctrlr.$procmux$384_Y'.
Replacing $eq cell `$techmap\ctrlr.$procmux$364_CMP0' in module `hd44780_hello' with $logic_not.
Replacing $mux cell `$techmap\ctrlr.$procmux$368' (0) in module `\hd44780_hello' with constant driver `$techmap\ctrlr.$procmux$368_Y = $techmap\ctrlr.$procmux$365_Y'.
Replacing $eq cell `$techmap\ctrlr.$eq$hd44780_controller.v:381$45' in module `hd44780_hello' with $logic_not.
Optimizing away select inverter for $mux cell `$techmap\ctrlr.$procmux$336' in module `hd44780_hello'.
Replacing $mux cell `$techmap\ctrlr.$procmux$340' (0) in module `\hd44780_hello' with constant driver `$techmap\ctrlr.$procmux$340_Y = $techmap\ctrlr.$procmux$330_Y'.
Replacing $eq cell `$techmap\ctrlr.$procmux$313_CMP0' in module `hd44780_hello' with $logic_not.
Optimizing away select inverter for $mux cell `$techmap\ctrlr.$procmux$297' in module `hd44780_hello'.
Optimizing away select inverter for $mux cell `$techmap\ctrlr.$procmux$286' in module `hd44780_hello'.
Replacing $mux cell `$techmap\ctrlr.$procmux$321' (0) in module `\hd44780_hello' with constant driver `$techmap\ctrlr.$procmux$321_Y = $techmap\ctrlr.$procmux$279_Y'.
Replacing $eq cell `$techmap\ctrlr.$procmux$271_CMP0' in module `hd44780_hello' with $logic_not.
Replacing $eq cell `$techmap\ctrlr.$procmux$264_CMP0' in module `hd44780_hello' with $logic_not.
Replacing $mux cell `$techmap\ctrlr.$procmux$273' (0) in module `\hd44780_hello' with constant driver `$techmap\ctrlr.$procmux$273_Y = $techmap\ctrlr.$procmux$246_Y'.
Optimizing away select inverter for $mux cell `$techmap\ctrlr.$procmux$235' in module `hd44780_hello'.
Optimizing away select inverter for $mux cell `$techmap\ctrlr.$procmux$224' in module `hd44780_hello'.
Replacing $mux cell `$techmap\ctrlr.$procmux$239' (0) in module `\hd44780_hello' with constant driver `$techmap\ctrlr.$procmux$239_Y = $techmap\ctrlr.$procmux$226_Y'.
Replacing $mux cell `$techmap\ctrlr.$procmux$212' (0) in module `\hd44780_hello' with constant driver `$techmap\ctrlr.$procmux$212_Y = $techmap\ctrlr.$procmux$209_Y'.
Replacing $eq cell `$techmap\ctrlr.$procmux$189_CMP0' in module `hd44780_hello' with $logic_not.
Replacing $not cell `$techmap\ctrlr.$not$hd44780_controller.v:276$39' (1'0) in module `\hd44780_hello' with constant driver `$techmap\ctrlr.$not$hd44780_controller.v:276$39_Y = 1'1'.
Replacing $mux cell `$techmap\ctrlr.$procmux$186' (1) in module `\hd44780_hello' with constant driver `$techmap\ctrlr.$procmux$186_Y = 4'0010'.
Optimizing away select inverter for $mux cell `$techmap\ctrlr.$procmux$181' in module `hd44780_hello'.
Optimizing away select inverter for $mux cell `$techmap\ctrlr.$procmux$166' in module `hd44780_hello'.
Optimizing away select inverter for $mux cell `$techmap\ctrlr.$procmux$160' in module `hd44780_hello'.
Optimizing away select inverter for $mux cell `$techmap\ctrlr.$procmux$154' in module `hd44780_hello'.
Optimizing away select inverter for $mux cell `$techmap\ctrlr.$procmux$143' in module `hd44780_hello'.
Replacing $mux cell `$techmap\ctrlr.$procmux$191' (0) in module `\hd44780_hello' with constant driver `$techmap\ctrlr.$procmux$191_Y = $techmap\ctrlr.$procmux$137_Y'.
Replacing $eq cell `$techmap\ctrlr.$procmux$176_CMP0' in module `hd44780_hello' with $logic_not.
Replacing $mux cell `$techmap\rammy.$procmux$463' (0) in module `\hd44780_hello' with constant driver `$techmap\rammy.$procmux$463_Y = 8'xxxxxxxx'.
Replacing $mux cell `$techmap\rammy.$procmux$460' (0) in module `\hd44780_hello' with constant driver `$techmap\rammy.$procmux$460_Y = 16'xxxxxxxxxxxxxxxx'.
Replacing $mux cell `$techmap\rammy.$procmux$457' (0) in module `\hd44780_hello' with constant driver `$techmap\rammy.$procmux$457_Y = 16'0000000000000000'.
Replacing $eq cell `$techmap\ctrlr.stimey.$eq$hd44780_timer.v:49$2' (1) in module `\hd44780_hello' with constant driver `$techmap\ctrlr.stimey.$eq$hd44780_timer.v:49$2_Y = \ctrlr.stimey.RST_I'.
Optimizing away select inverter for $mux cell `$techmap\ctrlr.nybsen.$procmux$505' in module `hd44780_hello'.

7.7.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hd44780_hello..
  removing unused `$not' cell `$not$hd44780_hello.v:97$62'.
  removing unused `$not' cell `$not$hd44780_hello.v:163$72'.
  removing unused `$dff' cell `$techmap\ctrlr.$procdff$553'.
  removing unused `$dff' cell `$techmap\ctrlr.$procdff$552'.
  removing unused `$dff' cell `$techmap\ctrlr.$procdff$547'.
  removing unused `$mux' cell `$techmap\ctrlr.$procmux$414'.
  removing unused `$mux' cell `$techmap\ctrlr.$procmux$324'.
  removing unused `$eq' cell `$techmap\ctrlr.$procmux$319_CMP0'.
  removing unused `$eq' cell `$techmap\ctrlr.$procmux$318_CMP0'.
  removing unused `$eq' cell `$techmap\ctrlr.$procmux$317_CMP0'.
  removing unused `$mux' cell `$techmap\ctrlr.$procmux$315'.
  removing unused `$logic_not' cell `$techmap\ctrlr.$procmux$313_CMP0'.
  removing unused `$eq' cell `$techmap\ctrlr.$procmux$312_CMP0'.
  removing unused `$eq' cell `$techmap\ctrlr.$procmux$311_CMP0'.
  removing unused `$eq' cell `$techmap\ctrlr.$procmux$310_CMP0'.
  removing unused `$eq' cell `$techmap\ctrlr.$procmux$309_CMP0'.
  removing unused `$pmux' cell `$techmap\ctrlr.$procmux$307'.
  removing unused `$eq' cell `$techmap\ctrlr.$procmux$308_CMP0'.
  removing unused `$eq' cell `$techmap\ctrlr.$procmux$305_CMP0'.
  removing unused `$eq' cell `$techmap\ctrlr.$procmux$304_CMP0'.
  removing unused `$eq' cell `$techmap\ctrlr.$procmux$303_CMP0'.
  removing unused `$eq' cell `$techmap\ctrlr.$procmux$302_CMP0'.
  removing unused `$eq' cell `$techmap\ctrlr.$procmux$301_CMP0'.
  removing unused `$eq' cell `$techmap\ctrlr.$procmux$300_CMP0'.
  removing unused `$eq' cell `$techmap\ctrlr.$procmux$299_CMP0'.
  removing unused `$mux' cell `$techmap\ctrlr.$procmux$297'.
  removing unused `$mux' cell `$techmap\ctrlr.$procmux$295'.
  removing unused `$mux' cell `$techmap\ctrlr.$procmux$293'.
  removing unused `$eq' cell `$techmap\ctrlr.$procmux$289_CMP0'.
  removing unused `$eq' cell `$techmap\ctrlr.$procmux$288_CMP0'.
  removing unused `$mux' cell `$techmap\ctrlr.$procmux$286'.
  removing unused `$mux' cell `$techmap\ctrlr.$procmux$284'.
  removing unused `$eq' cell `$techmap\ctrlr.$procmux$281_CMP0'.
  removing unused `$pmux' cell `$techmap\ctrlr.$procmux$279'.
  removing unused `$eq' cell `$techmap\ctrlr.$procmux$280_CMP0'.
  removing unused `$mux' cell `$techmap\ctrlr.$procmux$276'.
  removing unused `$logic_not' cell `$techmap\ctrlr.$procmux$271_CMP0'.
  removing unused `$eq' cell `$techmap\ctrlr.$procmux$270_CMP0'.
  removing unused `$eq' cell `$techmap\ctrlr.$procmux$269_CMP0'.
  removing unused `$eq' cell `$techmap\ctrlr.$procmux$268_CMP0'.
  removing unused `$mux' cell `$techmap\ctrlr.$procmux$266'.
  removing unused `$logic_not' cell `$techmap\ctrlr.$procmux$264_CMP0'.
  removing unused `$eq' cell `$techmap\ctrlr.$procmux$263_CMP0'.
  removing unused `$eq' cell `$techmap\ctrlr.$procmux$262_CMP0'.
  removing unused `$eq' cell `$techmap\ctrlr.$procmux$261_CMP0'.
  removing unused `$eq' cell `$techmap\ctrlr.$procmux$260_CMP0'.
  removing unused `$pmux' cell `$techmap\ctrlr.$procmux$258'.
  removing unused `$eq' cell `$techmap\ctrlr.$procmux$259_CMP0'.
  removing unused `$eq' cell `$techmap\ctrlr.$procmux$256_CMP0'.
  removing unused `$eq' cell `$techmap\ctrlr.$procmux$255_CMP0'.
  removing unused `$eq' cell `$techmap\ctrlr.$procmux$254_CMP0'.
  removing unused `$eq' cell `$techmap\ctrlr.$procmux$253_CMP0'.
  removing unused `$eq' cell `$techmap\ctrlr.$procmux$252_CMP0'.
  removing unused `$eq' cell `$techmap\ctrlr.$procmux$251_CMP0'.
  removing unused `$eq' cell `$techmap\ctrlr.$procmux$250_CMP0'.
  removing unused `$eq' cell `$techmap\ctrlr.$procmux$249_CMP0'.
  removing unused `$eq' cell `$techmap\ctrlr.$procmux$248_CMP0'.
  removing unused `$pmux' cell `$techmap\ctrlr.$procmux$246'.
  removing unused `$eq' cell `$techmap\ctrlr.$procmux$247_CMP0'.
  removing unused `$mux' cell `$techmap\ctrlr.$procmux$178'.
  removing unused `$logic_not' cell `$techmap\ctrlr.$procmux$176_CMP0'.
  removing unused `$eq' cell `$techmap\ctrlr.$procmux$175_CMP0'.
  removing unused `$eq' cell `$techmap\ctrlr.$procmux$174_CMP0'.
  removing unused `$eq' cell `$techmap\ctrlr.$procmux$173_CMP0'.
  removing unused `$eq' cell `$techmap\ctrlr.$procmux$172_CMP0'.
  removing unused `$pmux' cell `$techmap\ctrlr.$procmux$170'.
  removing unused `$eq' cell `$techmap\ctrlr.$procmux$171_CMP0'.
  removing unused `$not' cell `$techmap\ctrlr.$not$hd44780_controller.v:405$47'.
  removing unused `$not' cell `$techmap\ctrlr.$not$hd44780_controller.v:379$44'.
  removing unused `$not' cell `$techmap\ctrlr.$not$hd44780_controller.v:362$43'.
  removing unused `$not' cell `$techmap\ctrlr.$not$hd44780_controller.v:342$42'.
  removing unused `$not' cell `$techmap\ctrlr.$not$hd44780_controller.v:329$41'.
  removing unused `$reduce_or' cell `$techmap\ctrlr.$reduce_or$hd44780_controller.v:322$40'.
  removing unused `$not' cell `$techmap\ctrlr.$not$hd44780_controller.v:258$37'.
  removing unused `$not' cell `$techmap\ctrlr.nybsen.$not$hd44780_nybsen.v:136$16'.
  removing unused non-port wire \rammy.waddr.
  removing unused non-port wire \rammy.din.
  removing unused non-port wire \rammy.write_en.
  removing unused non-port wire \ctrlr.STB_I.
  removing unused non-port wire \ctrlr.i_start_addr.
  removing unused non-port wire \ctrlr.busy.
  removing unused non-port wire \ctrlr.error.
  removing unused non-port wire \ctrlr.single_nybble.
  removing unused non-port wire \ctrlr.byts_rs_reg.
  removing unused non-port wire \ctrlr.cont_busy.
  removing unused non-port wire \ctrlr.cont_error.
  removing unused non-port wire \ctrlr.read_addr_reg.
  removing unused non-port wire \hello_state.
  removing unused non-port wire \cont_error.
  removing unused non-port wire \cont_busy.
  removing unused non-port wire \cont_stb.
  removing unused non-port wire \ram_wen.
  removing unused non-port wire \data_w_reg.
  removing unused non-port wire \addr_w_reg.
  removing unused non-port wire \start_addr.
  removing unused non-port wire \button_acthi.
  removed 269 unused temporary wires.
Removed 75 unused cells and 269 unused wires.

7.7.4. Executing CHECK pass (checking for obvious problems).
checking module hd44780_hello..
found and reported 0 problems.

7.7.5. Executing OPT pass (performing simple optimizations).

7.7.5.1. Executing OPT_EXPR pass (perform const folding).

7.7.5.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hd44780_hello'.
  Cell `$reduce_and$hd44780_hello.v:135$66' is identical to cell `$reduce_and$hd44780_hello.v:134$64'.
    Redirecting output \Y: $reduce_and$hd44780_hello.v:135$66_Y = $reduce_and$hd44780_hello.v:134$64_Y
    Removing $reduce_and cell `$reduce_and$hd44780_hello.v:135$66' from module `\hd44780_hello'.
  Cell `$reduce_and$hd44780_hello.v:136$68' is identical to cell `$reduce_and$hd44780_hello.v:134$64'.
    Redirecting output \Y: $reduce_and$hd44780_hello.v:136$68_Y = $reduce_and$hd44780_hello.v:134$64_Y
    Removing $reduce_and cell `$reduce_and$hd44780_hello.v:136$68' from module `\hd44780_hello'.
  Cell `$techmap\ctrlr.$add$hd44780_controller.v:413$48' is identical to cell `$techmap\ctrlr.$add$hd44780_controller.v:388$46'.
    Redirecting output \Y: $techmap\ctrlr.$add$hd44780_controller.v:413$48_Y = $techmap\ctrlr.$add$hd44780_controller.v:388$46_Y
    Removing $add cell `$techmap\ctrlr.$add$hd44780_controller.v:413$48' from module `\hd44780_hello'.
  Cell `$techmap\ctrlr.$procmux$210_CMP0' is identical to cell `$techmap\ctrlr.$procmux$184_CMP0'.
    Redirecting output \Y: $techmap\ctrlr.$procmux$210_CMP = $techmap\ctrlr.$procmux$184_CMP
    Removing $eq cell `$techmap\ctrlr.$procmux$210_CMP0' from module `\hd44780_hello'.
  Cell `$techmap\ctrlr.$procmux$227_CMP0' is identical to cell `$techmap\ctrlr.$procmux$145_CMP0'.
    Redirecting output \Y: $techmap\ctrlr.$procmux$227_CMP = $techmap\ctrlr.$procmux$145_CMP
    Removing $eq cell `$techmap\ctrlr.$procmux$227_CMP0' from module `\hd44780_hello'.
  Cell `$techmap\ctrlr.$procmux$237_CMP0' is identical to cell `$techmap\ctrlr.$procmux$156_CMP0'.
    Redirecting output \Y: $techmap\ctrlr.$procmux$237_CMP = $techmap\ctrlr.$procmux$156_CMP
    Removing $eq cell `$techmap\ctrlr.$procmux$237_CMP0' from module `\hd44780_hello'.
  Cell `$techmap\ctrlr.$procmux$331_CMP0' is identical to cell `$techmap\ctrlr.$procmux$146_CMP0'.
    Redirecting output \Y: $techmap\ctrlr.$procmux$331_CMP = $techmap\ctrlr.$procmux$146_CMP
    Removing $eq cell `$techmap\ctrlr.$procmux$331_CMP0' from module `\hd44780_hello'.
  Cell `$techmap\ctrlr.$procmux$338_CMP0' is identical to cell `$techmap\ctrlr.$procmux$156_CMP0'.
    Redirecting output \Y: $techmap\ctrlr.$procmux$338_CMP = $techmap\ctrlr.$procmux$156_CMP
    Removing $eq cell `$techmap\ctrlr.$procmux$338_CMP0' from module `\hd44780_hello'.
  Cell `$techmap\ctrlr.$procmux$366_CMP0' is identical to cell `$techmap\ctrlr.$procmux$183_CMP0'.
    Redirecting output \Y: $techmap\ctrlr.$procmux$366_CMP = $techmap\ctrlr.$procmux$183_CMP
    Removing $eq cell `$techmap\ctrlr.$procmux$366_CMP0' from module `\hd44780_hello'.
  Cell `$techmap\ctrlr.$procmux$385_CMP0' is identical to cell `$techmap\ctrlr.$procmux$162_CMP0'.
    Redirecting output \Y: $techmap\ctrlr.$procmux$385_CMP = $techmap\ctrlr.$procmux$162_CMP
    Removing $eq cell `$techmap\ctrlr.$procmux$385_CMP0' from module `\hd44780_hello'.
  Cell `$techmap\ctrlr.$procmux$389_CMP0' is identical to cell `$techmap\ctrlr.$procmux$168_CMP0'.
    Redirecting output \Y: $techmap\ctrlr.$procmux$389_CMP = $techmap\ctrlr.$procmux$168_CMP
    Removing $eq cell `$techmap\ctrlr.$procmux$389_CMP0' from module `\hd44780_hello'.
  Cell `$techmap\ctrlr.$procmux$403_CMP0' is identical to cell `$techmap\ctrlr.$procmux$157_CMP0'.
    Redirecting output \Y: $techmap\ctrlr.$procmux$403_CMP = $techmap\ctrlr.$procmux$157_CMP
    Removing $eq cell `$techmap\ctrlr.$procmux$403_CMP0' from module `\hd44780_hello'.
  Cell `$techmap\ctrlr.$procmux$404_CMP0' is identical to cell `$techmap\ctrlr.$procmux$158_CMP0'.
    Redirecting output \Y: $techmap\ctrlr.$procmux$404_CMP = $techmap\ctrlr.$procmux$158_CMP
    Removing $eq cell `$techmap\ctrlr.$procmux$404_CMP0' from module `\hd44780_hello'.
  Cell `$techmap\ctrlr.$procmux$405_CMP0' is identical to cell `$techmap\ctrlr.$procmux$163_CMP0'.
    Redirecting output \Y: $techmap\ctrlr.$procmux$405_CMP = $techmap\ctrlr.$procmux$163_CMP
    Removing $eq cell `$techmap\ctrlr.$procmux$405_CMP0' from module `\hd44780_hello'.
  Cell `$techmap\ctrlr.$procmux$406_CMP0' is identical to cell `$techmap\ctrlr.$procmux$164_CMP0'.
    Redirecting output \Y: $techmap\ctrlr.$procmux$406_CMP = $techmap\ctrlr.$procmux$164_CMP
    Removing $eq cell `$techmap\ctrlr.$procmux$406_CMP0' from module `\hd44780_hello'.
  Cell `$techmap\ctrlr.$procmux$429_CMP0' is identical to cell `$techmap\ctrlr.$procmux$183_CMP0'.
    Redirecting output \Y: $techmap\ctrlr.$procmux$429_CMP = $techmap\ctrlr.$procmux$183_CMP
    Removing $eq cell `$techmap\ctrlr.$procmux$429_CMP0' from module `\hd44780_hello'.
  Cell `$techmap\ctrlr.$procmux$449_CMP0' is identical to cell `$techmap\ctrlr.$procmux$183_CMP0'.
    Redirecting output \Y: $techmap\ctrlr.$procmux$449_CMP = $techmap\ctrlr.$procmux$183_CMP
    Removing $eq cell `$techmap\ctrlr.$procmux$449_CMP0' from module `\hd44780_hello'.
Removed a total of 17 cells.

7.7.5.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hd44780_hello..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$112 (pure)
    Root of a mux tree: $procmux$115 (pure)
    Root of a mux tree: $procmux$118 (pure)
    Root of a mux tree: $procmux$121 (pure)
    Root of a mux tree: $procmux$127 (pure)
    Root of a mux tree: $procmux$133 (pure)
      Replacing known input bits on port B of cell $procmux$133: \button_has_been_pressed -> 1'1
      Replacing known input bits on port B of cell $procmux$131: \button_has_been_pressed -> 1'0
    Root of a mux tree: $techmap\ctrlr.$procmux$194 (pure)
    Root of a mux tree: $techmap\ctrlr.$procmux$215 (pure)
    Root of a mux tree: $techmap\ctrlr.$procmux$242 (pure)
    Root of a mux tree: $techmap\ctrlr.$procmux$343 (pure)
    Root of a mux tree: $techmap\ctrlr.$procmux$371 (pure)
    Root of a mux tree: $techmap\ctrlr.$procmux$394 (pure)
    Root of a mux tree: $techmap\ctrlr.$procmux$411 (pure)
    Root of a mux tree: $techmap\ctrlr.$procmux$434 (pure)
    Root of a mux tree: $techmap\ctrlr.$procmux$454 (pure)
    Root of a mux tree: $techmap\ctrlr.nybsen.$procmux$472 (pure)
    Root of a mux tree: $techmap\ctrlr.nybsen.$procmux$478 (pure)
    Root of a mux tree: $techmap\ctrlr.nybsen.$procmux$493 (pure)
    Root of a mux tree: $techmap\ctrlr.nybsen.$procmux$502 (pure)
    Root of a mux tree: $techmap\ctrlr.nybsen.$procmux$514 (pure)
    Root of a mux tree: $techmap\ctrlr.stimey.$procmux$523 (pure)
    Root of a mux tree: $techmap\ctrlr.stimey.$procmux$532 (pure)
    Root of a mux tree: $techmap\syscon.$procmux$466 (pure)
      Replacing known input bits on port B of cell $techmap\syscon.$procmux$466: \syscon.rst_cnt -> { 1'1 \syscon.rst_cnt [2:0] }
  Analyzing evaluation results.
Removed 0 multiplexer ports.

7.7.5.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hd44780_hello.
    New input vector for $reduce_or cell $techmap\ctrlr.stimey.$reduce_or$hd44780_timer.v:57$3: { \ctrlr.stimey.st_count [0] \ctrlr.stimey.st_count [1] \ctrlr.stimey.st_count [2] \ctrlr.stimey.st_count [3] \ctrlr.stimey.st_count [4] \ctrlr.stimey.st_count [5] \ctrlr.stimey.st_count [6] \ctrlr.stimey.st_count [7] \ctrlr.stimey.st_count [8] \ctrlr.stimey.st_count [9] \ctrlr.stimey.st_count [10] \ctrlr.stimey.st_count [11] \ctrlr.stimey.st_count [12] \ctrlr.stimey.st_count [13] \ctrlr.stimey.st_count [14] \ctrlr.stimey.st_count [15] \ctrlr.stimey.st_count [16] \ctrlr.stimey.st_count [17] \ctrlr.stimey.st_count [18] \ctrlr.stimey.st_count [19] }
    New input vector for $reduce_or cell $techmap\ctrlr.nybsen.$reduce_or$hd44780_nybsen.v:66$11: { \ctrlr.nybsen.STDC [0] \ctrlr.nybsen.STDC [1] \ctrlr.nybsen.STDC [2] \ctrlr.nybsen.STDC [3] }
    New input vector for $reduce_and cell $reduce_and$hd44780_hello.v:134$64: { \pwmctr [0] \pwmctr [1] \pwmctr [2] }
    New ctrl vector for $pmux cell $techmap\ctrlr.$procmux$137: { $techmap\ctrlr.$procmux$189_CMP $techmap\ctrlr.$procmux$184_CMP $techmap\ctrlr.$procmux$183_CMP $techmap\ctrlr.$procmux$168_CMP $techmap\ctrlr.$procmux$164_CMP $techmap\ctrlr.$procmux$163_CMP $techmap\ctrlr.$procmux$162_CMP $techmap\ctrlr.$procmux$158_CMP $techmap\ctrlr.$procmux$157_CMP $techmap\ctrlr.$procmux$156_CMP $techmap\ctrlr.$procmux$146_CMP $techmap\ctrlr.$procmux$145_CMP $auto$opt_reduce.cc:132:opt_mux$570 }
    New ctrl vector for $pmux cell $techmap\ctrlr.$procmux$402: { $auto$opt_reduce.cc:132:opt_mux$574 $auto$opt_reduce.cc:132:opt_mux$572 }
  Optimizing cells in module \hd44780_hello.
Performed a total of 5 changes.

7.7.5.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hd44780_hello'.
  Cell `$techmap\ctrlr.$procmux$150' is identical to cell `$techmap\ctrlr.$procmux$141'.
    Redirecting output \Y: $techmap\ctrlr.$procmux$150_Y = $techmap\ctrlr.$procmux$141_Y
    Removing $mux cell `$techmap\ctrlr.$procmux$150' from module `\hd44780_hello'.
  Cell `$techmap\ctrlr.$procmux$231' is identical to cell `$techmap\ctrlr.$procmux$222'.
    Redirecting output \Y: $techmap\ctrlr.$procmux$231_Y = $techmap\ctrlr.$procmux$222_Y
    Removing $mux cell `$techmap\ctrlr.$procmux$231' from module `\hd44780_hello'.
Removed a total of 2 cells.

7.7.5.6. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $techmap\rammy.$procdff$558 ($dff) from module hd44780_hello.
Removing $techmap\rammy.$procdff$559 ($dff) from module hd44780_hello.
Removing $techmap\rammy.$procdff$560 ($dff) from module hd44780_hello.
Replaced 3 DFF cells.

7.7.5.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hd44780_hello..
  removed 22 unused temporary wires.
Removed 75 unused cells and 291 unused wires.

7.7.5.8. Executing OPT_EXPR pass (perform const folding).

7.7.5.9. Rerunning OPT passes. (Maybe there is more to do..)

7.7.5.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hd44780_hello..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$112 (pure)
    Root of a mux tree: $procmux$115 (pure)
    Root of a mux tree: $procmux$118 (pure)
    Root of a mux tree: $procmux$121 (pure)
    Root of a mux tree: $procmux$127 (pure)
    Root of a mux tree: $procmux$133 (pure)
    Root of a mux tree: $techmap\ctrlr.$procmux$141
    Root of a mux tree: $techmap\ctrlr.$procmux$194 (pure)
    Root of a mux tree: $techmap\ctrlr.$procmux$215 (pure)
    Root of a mux tree: $techmap\ctrlr.$procmux$222
    Root of a mux tree: $techmap\ctrlr.$procmux$242 (pure)
    Root of a mux tree: $techmap\ctrlr.$procmux$343 (pure)
    Root of a mux tree: $techmap\ctrlr.$procmux$371 (pure)
    Root of a mux tree: $techmap\ctrlr.$procmux$394 (pure)
    Root of a mux tree: $techmap\ctrlr.$procmux$411 (pure)
    Root of a mux tree: $techmap\ctrlr.$procmux$434 (pure)
    Root of a mux tree: $techmap\ctrlr.$procmux$454 (pure)
    Root of a mux tree: $techmap\ctrlr.nybsen.$procmux$472 (pure)
    Root of a mux tree: $techmap\ctrlr.nybsen.$procmux$478 (pure)
    Root of a mux tree: $techmap\ctrlr.nybsen.$procmux$493 (pure)
    Root of a mux tree: $techmap\ctrlr.nybsen.$procmux$502 (pure)
    Root of a mux tree: $techmap\ctrlr.nybsen.$procmux$514 (pure)
    Root of a mux tree: $techmap\ctrlr.stimey.$procmux$523 (pure)
    Root of a mux tree: $techmap\ctrlr.stimey.$procmux$532 (pure)
    Root of a mux tree: $techmap\syscon.$procmux$466 (pure)
  Analyzing evaluation results.
Removed 0 multiplexer ports.

7.7.5.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hd44780_hello.
Performed a total of 0 changes.

7.7.5.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hd44780_hello'.
Removed a total of 0 cells.

7.7.5.13. Executing OPT_RMDFF pass (remove dff with constant values).

7.7.5.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hd44780_hello..
Removed 75 unused cells and 291 unused wires.

7.7.5.15. Executing OPT_EXPR pass (perform const folding).

7.7.5.16. Finished OPT passes. (There is nothing left to do.)

7.7.6. Executing WREDUCE pass (reducing word size of cells).
Removed top 24 address bits (of 32) from memory init port hd44780_hello.$techmap\rammy.$meminit$\mem$hd44780_ram.v:34$107 (rammy.mem).
Removed top 24 address bits (of 32) from memory init port hd44780_hello.$techmap\rammy.$meminit$\mem$hd44780_ram.v:34$108 (rammy.mem).
Removed top 31 bits (of 32) from port B of cell hd44780_hello.$techmap\syscon.$add$hd44780_syscon.v:20$24 ($add).
Removed top 28 bits (of 32) from port Y of cell hd44780_hello.$techmap\syscon.$add$hd44780_syscon.v:20$24 ($add).
Removed top 31 bits (of 32) from port B of cell hd44780_hello.$add$hd44780_hello.v:137$70 ($add).
Removed top 29 bits (of 32) from port Y of cell hd44780_hello.$add$hd44780_hello.v:137$70 ($add).
Removed top 31 bits (of 32) from port B of cell hd44780_hello.$add$hd44780_hello.v:253$77 ($add).
Removed top 10 bits (of 32) from port Y of cell hd44780_hello.$add$hd44780_hello.v:253$77 ($add).
Removed top 2 bits (of 3) from port B of cell hd44780_hello.$techmap\ctrlr.$procmux$363_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell hd44780_hello.$techmap\ctrlr.$procmux$362_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell hd44780_hello.$techmap\ctrlr.$procmux$361_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell hd44780_hello.$techmap\ctrlr.$procmux$188_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell hd44780_hello.$techmap\ctrlr.$procmux$184_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell hd44780_hello.$techmap\ctrlr.$procmux$183_CMP0 ($eq).
Removed top 2 bits (of 4) from mux cell hd44780_hello.$techmap\ctrlr.$procmux$181 ($mux).
Removed top 1 bits (of 4) from port B of cell hd44780_hello.$techmap\ctrlr.$procmux$168_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell hd44780_hello.$techmap\ctrlr.$procmux$164_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell hd44780_hello.$techmap\ctrlr.$procmux$163_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell hd44780_hello.$techmap\ctrlr.$procmux$162_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell hd44780_hello.$techmap\ctrlr.$add$hd44780_controller.v:388$46 ($add).
Removed top 24 bits (of 32) from port Y of cell hd44780_hello.$techmap\ctrlr.$add$hd44780_controller.v:388$46 ($add).
Removed top 31 bits (of 32) from port B of cell hd44780_hello.$techmap\ctrlr.stimey.$sub$hd44780_timer.v:58$4 ($sub).
Removed top 12 bits (of 32) from port Y of cell hd44780_hello.$techmap\ctrlr.stimey.$sub$hd44780_timer.v:58$4 ($sub).
Removed top 1 bits (of 4) from port B of cell hd44780_hello.$techmap\ctrlr.nybsen.$eq$hd44780_nybsen.v:131$15 ($eq).
Removed top 31 bits (of 32) from port B of cell hd44780_hello.$techmap\ctrlr.nybsen.$sub$hd44780_nybsen.v:67$13 ($sub).
Removed top 28 bits (of 32) from port Y of cell hd44780_hello.$techmap\ctrlr.nybsen.$sub$hd44780_nybsen.v:67$13 ($sub).
Removed top 24 bits (of 32) from wire hd44780_hello.$techmap\ctrlr.$add$hd44780_controller.v:388$46_Y.
Removed top 2 bits (of 4) from wire hd44780_hello.$techmap\ctrlr.$procmux$181_Y.
Removed top 28 bits (of 32) from wire hd44780_hello.$techmap\ctrlr.nybsen.$sub$hd44780_nybsen.v:67$13_Y.
Removed top 12 bits (of 32) from wire hd44780_hello.$techmap\ctrlr.stimey.$sub$hd44780_timer.v:58$4_Y.
Removed top 28 bits (of 32) from wire hd44780_hello.$techmap\syscon.$add$hd44780_syscon.v:20$24_Y.

7.7.7. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module hd44780_hello:
  creating $macc model for $add$hd44780_hello.v:137$70 ($add).
  creating $macc model for $add$hd44780_hello.v:253$77 ($add).
  creating $macc model for $techmap\ctrlr.$add$hd44780_controller.v:388$46 ($add).
  creating $macc model for $techmap\ctrlr.nybsen.$sub$hd44780_nybsen.v:67$13 ($sub).
  creating $macc model for $techmap\ctrlr.stimey.$sub$hd44780_timer.v:58$4 ($sub).
  creating $macc model for $techmap\syscon.$add$hd44780_syscon.v:20$24 ($add).
  creating $alu model for $macc $techmap\syscon.$add$hd44780_syscon.v:20$24.
  creating $alu model for $macc $techmap\ctrlr.stimey.$sub$hd44780_timer.v:58$4.
  creating $alu model for $macc $techmap\ctrlr.nybsen.$sub$hd44780_nybsen.v:67$13.
  creating $alu model for $macc $techmap\ctrlr.$add$hd44780_controller.v:388$46.
  creating $alu model for $macc $add$hd44780_hello.v:253$77.
  creating $alu model for $macc $add$hd44780_hello.v:137$70.
  creating $alu cell for $add$hd44780_hello.v:137$70: $auto$alumacc.cc:474:replace_alu$580
  creating $alu cell for $add$hd44780_hello.v:253$77: $auto$alumacc.cc:474:replace_alu$583
  creating $alu cell for $techmap\ctrlr.$add$hd44780_controller.v:388$46: $auto$alumacc.cc:474:replace_alu$586
  creating $alu cell for $techmap\ctrlr.nybsen.$sub$hd44780_nybsen.v:67$13: $auto$alumacc.cc:474:replace_alu$589
  creating $alu cell for $techmap\ctrlr.stimey.$sub$hd44780_timer.v:58$4: $auto$alumacc.cc:474:replace_alu$592
  creating $alu cell for $techmap\syscon.$add$hd44780_syscon.v:20$24: $auto$alumacc.cc:474:replace_alu$595
  created 6 $alu and 0 $macc cells.

7.7.8. Executing SHARE pass (SAT-based resource sharing).

7.7.9. Executing OPT pass (performing simple optimizations).

7.7.9.1. Executing OPT_EXPR pass (perform const folding).

7.7.9.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hd44780_hello'.
Removed a total of 0 cells.

7.7.9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hd44780_hello..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$112 (pure)
    Root of a mux tree: $procmux$115 (pure)
    Root of a mux tree: $procmux$118 (pure)
    Root of a mux tree: $procmux$121 (pure)
    Root of a mux tree: $procmux$127 (pure)
    Root of a mux tree: $procmux$133 (pure)
    Root of a mux tree: $techmap\ctrlr.$procmux$141
    Root of a mux tree: $techmap\ctrlr.$procmux$194 (pure)
    Root of a mux tree: $techmap\ctrlr.$procmux$215 (pure)
    Root of a mux tree: $techmap\ctrlr.$procmux$222
    Root of a mux tree: $techmap\ctrlr.$procmux$242 (pure)
    Root of a mux tree: $techmap\ctrlr.$procmux$343 (pure)
    Root of a mux tree: $techmap\ctrlr.$procmux$371 (pure)
    Root of a mux tree: $techmap\ctrlr.$procmux$394 (pure)
    Root of a mux tree: $techmap\ctrlr.$procmux$411 (pure)
    Root of a mux tree: $techmap\ctrlr.$procmux$434 (pure)
    Root of a mux tree: $techmap\ctrlr.$procmux$454 (pure)
    Root of a mux tree: $techmap\ctrlr.nybsen.$procmux$472 (pure)
    Root of a mux tree: $techmap\ctrlr.nybsen.$procmux$478 (pure)
    Root of a mux tree: $techmap\ctrlr.nybsen.$procmux$493 (pure)
    Root of a mux tree: $techmap\ctrlr.nybsen.$procmux$502 (pure)
    Root of a mux tree: $techmap\ctrlr.nybsen.$procmux$514 (pure)
    Root of a mux tree: $techmap\ctrlr.stimey.$procmux$523 (pure)
    Root of a mux tree: $techmap\ctrlr.stimey.$procmux$532 (pure)
    Root of a mux tree: $techmap\syscon.$procmux$466 (pure)
  Analyzing evaluation results.
Removed 0 multiplexer ports.

7.7.9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hd44780_hello.
Performed a total of 0 changes.

7.7.9.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hd44780_hello'.
Removed a total of 0 cells.

7.7.9.6. Executing OPT_RMDFF pass (remove dff with constant values).

7.7.9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hd44780_hello..
  removed 7 unused temporary wires.
Removed 75 unused cells and 298 unused wires.

7.7.9.8. Executing OPT_EXPR pass (perform const folding).

7.7.9.9. Finished OPT passes. (There is nothing left to do.)

7.7.10. Executing FSM pass (extract and optimize FSM).

7.7.10.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking hd44780_hello.ctrlr.ctrl_state as FSM state register:
    Register has an initialization value.Not marking hd44780_hello.ctrlr.time_len as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.

7.7.10.2. Executing FSM_EXTRACT pass (extracting FSM from design).

7.7.10.3. Executing FSM_OPT pass (simple optimizations of FSMs).

7.7.10.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hd44780_hello..
Removed 75 unused cells and 298 unused wires.

7.7.10.5. Executing FSM_OPT pass (simple optimizations of FSMs).

7.7.10.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

7.7.10.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

7.7.10.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

7.7.11. Executing OPT pass (performing simple optimizations).

7.7.11.1. Executing OPT_EXPR pass (perform const folding).

7.7.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hd44780_hello'.
Removed a total of 0 cells.

7.7.11.3. Executing OPT_RMDFF pass (remove dff with constant values).

7.7.11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hd44780_hello..
Removed 75 unused cells and 298 unused wires.

7.7.11.5. Finished fast OPT passes.

7.7.12. Executing MEMORY pass.

7.7.12.1. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).
Checking cell `$techmap\rammy.$memwr$\mem$hd44780_ram.v:22$109' in module `\hd44780_hello': no (compatible) $dff found.
Checking cell `$techmap\rammy.$memrd$\mem$hd44780_ram.v:25$106' in module `\hd44780_hello': merged data $dff to cell.

7.7.12.2. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hd44780_hello..
  removing unused `$dff' cell `$techmap\rammy.$procdff$557'.
  removed 2 unused temporary wires.
Removed 76 unused cells and 300 unused wires.

7.7.12.3. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

7.7.12.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hd44780_hello..
Removed 76 unused cells and 300 unused wires.

7.7.12.5. Executing MEMORY_COLLECT pass (generating $mem cells).
Collecting $memrd, $memwr and $meminit for memory `\rammy.mem' in module `\hd44780_hello':
  $techmap\rammy.$meminit$\mem$hd44780_ram.v:34$107 ($meminit)
  $techmap\rammy.$meminit$\mem$hd44780_ram.v:34$108 ($meminit)
  $techmap\rammy.$memwr$\mem$hd44780_ram.v:22$109 ($memwr)
  $techmap\rammy.$memrd$\mem$hd44780_ram.v:25$106 ($memrd)

7.7.13. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hd44780_hello..
Removed 76 unused cells and 300 unused wires.

7.8. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).
Processing hd44780_hello.rammy.mem:
  Properties: ports=1 bits=4096 rports=1 wports=0 dbits=16 abits=8 words=256
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=256 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=2048 efficiency=50
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=768 dwaste=0 bwaste=3072 waste=3072 efficiency=25
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3072 efficiency=25
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1792 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3584 efficiency=12
      Storing for later selection.
  Selecting best of 4 rules:
    Efficiency for rule 2.3: efficiency=12, cells=8, acells=1
    Efficiency for rule 2.2: efficiency=25, cells=4, acells=1
    Efficiency for rule 2.1: efficiency=50, cells=2, acells=1
    Efficiency for rule 1.1: efficiency=100, cells=1, acells=1
    Selected rule 1.1 with efficiency 100.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M0 cell at grid position <0 0 0>: rammy.mem.0.0.0

7.9. Executing TECHMAP pass (map to technology primitives).

7.9.1. Executing Verilog-2005 frontend.
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M0'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M123'.
Successfully finished Verilog frontend.

7.9.2. Executing AST frontend in derive mode using pre-parsed AST for module `\$__ICE40_RAM4K_M0'.
Parameter \CLKPOL2 = 1
Parameter \INIT = 4096'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx001001010010000100000101110110110000010111000100000001011100010000000100100111000000010100101100000001010110111100000101011011000000010101101100000001010110010100000101010010000000010010000111xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx000001000000110000000100000001100000110000000001000001000000100000000100001010000000101000000010000010100000001100001010000000110001001000000011
Generating RTLIL representation for module `$paramod$9afd121bfaaa97e2f1075cd7b3eab33fd83aa570\$__ICE40_RAM4K_M0'.

7.9.3. Continuing TECHMAP pass.
Mapping hd44780_hello.rammy.mem.0.0.0 using $paramod$9afd121bfaaa97e2f1075cd7b3eab33fd83aa570\$__ICE40_RAM4K_M0.

7.9.4. Executing AST frontend in derive mode using pre-parsed AST for module `\$__ICE40_RAM4K'.
Parameter \READ_MODE = 0
Parameter \WRITE_MODE = 0
Parameter \NEGCLK_R = 1'0
Parameter \NEGCLK_W = 1'0
Parameter \INIT_0 = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx000001000000110000000100000001100000110000000001000001000000100000000100001010000000101000000010000010100000001100001010000000110001001000000011
Parameter \INIT_1 = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx001001010010000100000101110110110000010111000100000001011100010000000100100111000000010100101100000001010110111100000101011011000000010101101100000001010110010100000101010010000000010010000111
Parameter \INIT_2 = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_3 = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_4 = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_5 = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_6 = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_7 = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_8 = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_9 = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_A = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_B = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_C = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_D = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_E = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_F = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Generating RTLIL representation for module `$paramod$82af05839b48bc1a30d4aa3824d0c7f224907c0e\$__ICE40_RAM4K'.

7.9.5. Continuing TECHMAP pass.
Mapping hd44780_hello.rammy.mem.0.0.0 using $paramod$82af05839b48bc1a30d4aa3824d0c7f224907c0e\$__ICE40_RAM4K.
No more expansions possible.

7.10. Executing OPT pass (performing simple optimizations).

7.10.1. Executing OPT_EXPR pass (perform const folding).
Replacing port A of $reduce_or cell `$techmap$techmap606\rammy.mem.0.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:222$605' in module `\hd44780_hello' with shorter expression: 16'0000000000000000 -> 1'0
Replacing $reduce_or cell `$techmap$techmap606\rammy.mem.0.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:222$605' (1'0) in module `\hd44780_hello' with constant driver `$techmap$techmap606\rammy.mem.0.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:222$605_Y = 1'0'.
Replacing $not cell `$techmap$techmap606\rammy.mem.0.0.0.$not$/usr/local/bin/../share/yosys/ice40/brams_map.v:220$604' in module `hd44780_hello' with cells using grouped bits:
  New cell `$auto$opt_expr.cc:158:group_cell_inputs$609': A=1'0
Replacing $not cell `$auto$opt_expr.cc:158:group_cell_inputs$609' (1'0) in module `\hd44780_hello' with constant driver `$auto$opt_expr.cc:145:group_cell_inputs$608 = 1'1'.

7.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hd44780_hello'.
Removed a total of 0 cells.

7.10.3. Executing OPT_RMDFF pass (remove dff with constant values).

7.10.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hd44780_hello..
  removed 25 unused temporary wires.
Removed 76 unused cells and 325 unused wires.

7.10.5. Finished fast OPT passes.

7.11. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).

7.12. Executing OPT pass (performing simple optimizations).

7.12.1. Executing OPT_EXPR pass (perform const folding).

7.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hd44780_hello'.
Removed a total of 0 cells.

7.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hd44780_hello..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$112 (pure)
    Root of a mux tree: $procmux$115 (pure)
    Root of a mux tree: $procmux$118 (pure)
    Root of a mux tree: $procmux$121 (pure)
    Root of a mux tree: $procmux$127 (pure)
    Root of a mux tree: $procmux$133 (pure)
    Root of a mux tree: $techmap\ctrlr.$procmux$141
    Root of a mux tree: $techmap\ctrlr.$procmux$194 (pure)
    Root of a mux tree: $techmap\ctrlr.$procmux$215 (pure)
    Root of a mux tree: $techmap\ctrlr.$procmux$222
    Root of a mux tree: $techmap\ctrlr.$procmux$242 (pure)
    Root of a mux tree: $techmap\ctrlr.$procmux$343 (pure)
    Root of a mux tree: $techmap\ctrlr.$procmux$371 (pure)
    Root of a mux tree: $techmap\ctrlr.$procmux$394 (pure)
    Root of a mux tree: $techmap\ctrlr.$procmux$411 (pure)
    Root of a mux tree: $techmap\ctrlr.$procmux$434 (pure)
    Root of a mux tree: $techmap\ctrlr.$procmux$454 (pure)
    Root of a mux tree: $techmap\ctrlr.nybsen.$procmux$472 (pure)
    Root of a mux tree: $techmap\ctrlr.nybsen.$procmux$478 (pure)
    Root of a mux tree: $techmap\ctrlr.nybsen.$procmux$493 (pure)
    Root of a mux tree: $techmap\ctrlr.nybsen.$procmux$502 (pure)
    Root of a mux tree: $techmap\ctrlr.nybsen.$procmux$514 (pure)
    Root of a mux tree: $techmap\ctrlr.stimey.$procmux$523 (pure)
    Root of a mux tree: $techmap\ctrlr.stimey.$procmux$532 (pure)
    Root of a mux tree: $techmap\syscon.$procmux$466 (pure)
  Analyzing evaluation results.
Removed 0 multiplexer ports.

7.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hd44780_hello.
    Consolidated identical input bits for $mux cell $techmap\ctrlr.$procmux$141:
      Old ports: A=4'1101, B=4'0000, Y=$techmap\ctrlr.$procmux$141_Y
      New ports: A=1'1, B=1'0, Y=$techmap\ctrlr.$procmux$141_Y [0]
      New connections: $techmap\ctrlr.$procmux$141_Y [3:1] = { $techmap\ctrlr.$procmux$141_Y [0] $techmap\ctrlr.$procmux$141_Y [0] 1'0 }
    Consolidated identical input bits for $mux cell $techmap\ctrlr.$procmux$181:
      Old ports: A=2'00, B=2'11, Y=$auto$wreduce.cc:347:run$576 [1:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:347:run$576 [0]
      New connections: $auto$wreduce.cc:347:run$576 [1] = $auto$wreduce.cc:347:run$576 [0]
  Optimizing cells in module \hd44780_hello.
    Consolidated identical input bits for $mux cell $techmap\ctrlr.$procmux$152:
      Old ports: A=4'1011, B=$techmap\ctrlr.$procmux$141_Y, Y=$techmap\ctrlr.$procmux$152_Y
      New ports: A=3'011, B={ $techmap\ctrlr.$procmux$141_Y [0] 1'0 $techmap\ctrlr.$procmux$141_Y [0] }, Y=$techmap\ctrlr.$procmux$152_Y [2:0]
      New connections: $techmap\ctrlr.$procmux$152_Y [3] = $techmap\ctrlr.$procmux$152_Y [0]
  Optimizing cells in module \hd44780_hello.
Performed a total of 3 changes.

7.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hd44780_hello'.
Removed a total of 0 cells.

7.12.6. Executing OPT_RMDFF pass (remove dff with constant values).

7.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hd44780_hello..
Removed 76 unused cells and 325 unused wires.

7.12.8. Executing OPT_EXPR pass (perform const folding).

7.12.9. Rerunning OPT passes. (Maybe there is more to do..)

7.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hd44780_hello..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$112 (pure)
    Root of a mux tree: $procmux$115 (pure)
    Root of a mux tree: $procmux$118 (pure)
    Root of a mux tree: $procmux$121 (pure)
    Root of a mux tree: $procmux$127 (pure)
    Root of a mux tree: $procmux$133 (pure)
    Root of a mux tree: $techmap\ctrlr.$procmux$141
    Root of a mux tree: $techmap\ctrlr.$procmux$194 (pure)
    Root of a mux tree: $techmap\ctrlr.$procmux$215 (pure)
    Root of a mux tree: $techmap\ctrlr.$procmux$222
    Root of a mux tree: $techmap\ctrlr.$procmux$242 (pure)
    Root of a mux tree: $techmap\ctrlr.$procmux$343 (pure)
    Root of a mux tree: $techmap\ctrlr.$procmux$371 (pure)
    Root of a mux tree: $techmap\ctrlr.$procmux$394 (pure)
    Root of a mux tree: $techmap\ctrlr.$procmux$411 (pure)
    Root of a mux tree: $techmap\ctrlr.$procmux$434 (pure)
    Root of a mux tree: $techmap\ctrlr.$procmux$454 (pure)
    Root of a mux tree: $techmap\ctrlr.nybsen.$procmux$472 (pure)
    Root of a mux tree: $techmap\ctrlr.nybsen.$procmux$478 (pure)
    Root of a mux tree: $techmap\ctrlr.nybsen.$procmux$493 (pure)
    Root of a mux tree: $techmap\ctrlr.nybsen.$procmux$502 (pure)
    Root of a mux tree: $techmap\ctrlr.nybsen.$procmux$514 (pure)
    Root of a mux tree: $techmap\ctrlr.stimey.$procmux$523 (pure)
    Root of a mux tree: $techmap\ctrlr.stimey.$procmux$532 (pure)
    Root of a mux tree: $techmap\syscon.$procmux$466 (pure)
  Analyzing evaluation results.
Removed 0 multiplexer ports.

7.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hd44780_hello.
Performed a total of 0 changes.

7.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hd44780_hello'.
Removed a total of 0 cells.

7.12.13. Executing OPT_RMDFF pass (remove dff with constant values).

7.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hd44780_hello..
Removed 76 unused cells and 325 unused wires.

7.12.15. Executing OPT_EXPR pass (perform const folding).

7.12.16. Finished OPT passes. (There is nothing left to do.)

7.13. Executing TECHMAP pass (map to technology primitives).

7.13.1. Executing Verilog-2005 frontend.
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

7.13.2. Executing Verilog-2005 frontend.
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.
Mapping hd44780_hello.$procmux$118 ($mux) with simplemap.
Mapping hd44780_hello.$procmux$115 ($mux) with simplemap.
Mapping hd44780_hello.$procmux$125 ($mux) with simplemap.
Mapping hd44780_hello.$procmux$121 ($mux) with simplemap.
Mapping hd44780_hello.$techmap\syscon.$procmux$466 ($mux) with simplemap.
Mapping hd44780_hello.$techmap\syscon.$procdff$561 ($dff) with simplemap.
Mapping hd44780_hello.$techmap\syscon.$not$hd44780_syscon.v:16$22 ($not) with simplemap.

7.13.3. Executing AST frontend in derive mode using pre-parsed AST for module `\_80_ice40_alu'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 1
Parameter \B_WIDTH = 4
Parameter \Y_WIDTH = 4
Generating RTLIL representation for module `$paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=4\Y_WIDTH=4'.

7.13.4. Continuing TECHMAP pass.
Mapping hd44780_hello.$auto$alumacc.cc:474:replace_alu$595 using $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=4\Y_WIDTH=4.
Mapping hd44780_hello.$reduce_and$hd44780_hello.v:134$64 ($reduce_and) with simplemap.
Mapping hd44780_hello.$and$hd44780_hello.v:134$65 ($and) with simplemap.
Mapping hd44780_hello.$and$hd44780_hello.v:135$67 ($and) with simplemap.
Mapping hd44780_hello.$and$hd44780_hello.v:136$69 ($and) with simplemap.
Mapping hd44780_hello.$not$hd44780_hello.v:176$73 ($not) with simplemap.
Mapping hd44780_hello.$or$hd44780_hello.v:176$74 ($or) with simplemap.
Mapping hd44780_hello.$not$hd44780_hello.v:256$78 ($not) with simplemap.
Mapping hd44780_hello.$not$hd44780_hello.v:258$79 ($not) with simplemap.
Mapping hd44780_hello.$not$hd44780_hello.v:273$81 ($not) with simplemap.
Mapping hd44780_hello.$not$hd44780_hello.v:275$82 ($not) with simplemap.

7.13.5. Executing AST frontend in derive mode using pre-parsed AST for module `\_80_ice40_alu'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 20
Parameter \B_WIDTH = 1
Parameter \Y_WIDTH = 20
Generating RTLIL representation for module `$paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=20\B_WIDTH=1\Y_WIDTH=20'.

7.13.6. Continuing TECHMAP pass.
Mapping hd44780_hello.$auto$alumacc.cc:474:replace_alu$592 using $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=20\B_WIDTH=1\Y_WIDTH=20.

7.13.7. Executing AST frontend in derive mode using pre-parsed AST for module `\_80_ice40_alu'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 4
Parameter \B_WIDTH = 1
Parameter \Y_WIDTH = 4
Generating RTLIL representation for module `$paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=4\B_WIDTH=1\Y_WIDTH=4'.

7.13.8. Continuing TECHMAP pass.
Mapping hd44780_hello.$auto$alumacc.cc:474:replace_alu$589 using $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=4\B_WIDTH=1\Y_WIDTH=4.
Mapping hd44780_hello.$procmux$112 ($mux) with simplemap.
Mapping hd44780_hello.$procmux$127 ($mux) with simplemap.
Mapping hd44780_hello.$procmux$131 ($mux) with simplemap.
Mapping hd44780_hello.$procmux$133 ($mux) with simplemap.
Mapping hd44780_hello.$procdff$534 ($dff) with simplemap.
Mapping hd44780_hello.$procdff$535 ($dff) with simplemap.
Mapping hd44780_hello.$procdff$536 ($dff) with simplemap.
Mapping hd44780_hello.$procdff$537 ($dff) with simplemap.
Mapping hd44780_hello.$procdff$538 ($dff) with simplemap.
Mapping hd44780_hello.$procdff$539 ($dff) with simplemap.
Mapping hd44780_hello.$procdff$540 ($dff) with simplemap.
Mapping hd44780_hello.$procdff$541 ($dff) with simplemap.
Mapping hd44780_hello.$procdff$542 ($dff) with simplemap.
Mapping hd44780_hello.$procdff$543 ($dff) with simplemap.
Mapping hd44780_hello.$procdff$544 ($dff) with simplemap.

7.13.9. Executing AST frontend in derive mode using pre-parsed AST for module `\_80_ice40_alu'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 1
Parameter \B_WIDTH = 8
Parameter \Y_WIDTH = 8
Generating RTLIL representation for module `$paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=8\Y_WIDTH=8'.

7.13.10. Continuing TECHMAP pass.
Mapping hd44780_hello.$auto$alumacc.cc:474:replace_alu$586 using $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=8\Y_WIDTH=8.

7.13.11. Executing AST frontend in derive mode using pre-parsed AST for module `\_80_ice40_alu'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 1
Parameter \B_WIDTH = 22
Parameter \Y_WIDTH = 22
Generating RTLIL representation for module `$paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=22\Y_WIDTH=22'.

7.13.12. Continuing TECHMAP pass.
Mapping hd44780_hello.$auto$alumacc.cc:474:replace_alu$583 using $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=22\Y_WIDTH=22.

7.13.13. Executing AST frontend in derive mode using pre-parsed AST for module `\_80_ice40_alu'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 1
Parameter \B_WIDTH = 3
Parameter \Y_WIDTH = 3
Generating RTLIL representation for module `$paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=3\Y_WIDTH=3'.

7.13.14. Continuing TECHMAP pass.
Mapping hd44780_hello.$auto$alumacc.cc:474:replace_alu$580 using $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=3\Y_WIDTH=3.
Mapping hd44780_hello.$techmap\ctrlr.$procdff$555 ($dff) with simplemap.
Mapping hd44780_hello.$techmap\ctrlr.$procdff$556 ($dff) with simplemap.
Mapping hd44780_hello.$techmap\ctrlr.$procdff$554 ($dff) with simplemap.
Mapping hd44780_hello.$techmap\ctrlr.$procdff$551 ($dff) with simplemap.
Mapping hd44780_hello.$techmap\ctrlr.$procdff$550 ($dff) with simplemap.
Mapping hd44780_hello.$techmap\ctrlr.$procdff$549 ($dff) with simplemap.
Mapping hd44780_hello.$techmap\ctrlr.$procdff$548 ($dff) with simplemap.
Mapping hd44780_hello.$techmap\ctrlr.$procdff$546 ($dff) with simplemap.
Mapping hd44780_hello.$techmap\ctrlr.$procdff$545 ($dff) with simplemap.
Mapping hd44780_hello.$techmap\ctrlr.$procmux$454 ($mux) with simplemap.
Mapping hd44780_hello.$techmap\ctrlr.$procmux$448 ($mux) with simplemap.
Mapping hd44780_hello.$auto$opt_reduce.cc:126:opt_mux$569 ($reduce_or) with simplemap.
Mapping hd44780_hello.$techmap\ctrlr.$procmux$434 ($mux) with simplemap.
Mapping hd44780_hello.$techmap\ctrlr.$procmux$428 ($mux) with simplemap.
Mapping hd44780_hello.$auto$opt_reduce.cc:126:opt_mux$571 ($reduce_or) with simplemap.
Mapping hd44780_hello.$techmap\ctrlr.$procmux$411 ($mux) with simplemap.
Mapping hd44780_hello.$auto$opt_reduce.cc:126:opt_mux$573 ($reduce_or) with simplemap.

7.13.15. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_pmux'.
Parameter \WIDTH = 1
Parameter \S_WIDTH = 2
Generating RTLIL representation for module `$paramod\_90_pmux\WIDTH=1\S_WIDTH=2'.

7.13.16. Continuing TECHMAP pass.
Mapping hd44780_hello.$techmap\ctrlr.$procmux$402 using $paramod\_90_pmux\WIDTH=1\S_WIDTH=2.
Mapping hd44780_hello.$techmap\ctrlr.$procmux$394 ($mux) with simplemap.
Mapping hd44780_hello.$techmap\ctrlr.$procmux$387 ($mux) with simplemap.

7.13.17. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_pmux'.
Parameter \WIDTH = 4
Parameter \S_WIDTH = 2
Generating RTLIL representation for module `$paramod\_90_pmux\WIDTH=4\S_WIDTH=2'.

7.13.18. Continuing TECHMAP pass.
Mapping hd44780_hello.$techmap\ctrlr.$procmux$384 using $paramod\_90_pmux\WIDTH=4\S_WIDTH=2.
Mapping hd44780_hello.$techmap\ctrlr.$procmux$382 ($mux) with simplemap.
Mapping hd44780_hello.$techmap\ctrlr.$procmux$371 ($mux) with simplemap.
Mapping hd44780_hello.$techmap\ctrlr.$procmux$365 ($mux) with simplemap.
Mapping hd44780_hello.$techmap\ctrlr.$procmux$364_CMP0 ($logic_not) with simplemap.
Mapping hd44780_hello.$techmap\ctrlr.$procmux$363_CMP0 ($eq) with simplemap.
Mapping hd44780_hello.$techmap\ctrlr.$procmux$362_CMP0 ($eq) with simplemap.
Mapping hd44780_hello.$techmap\ctrlr.$procmux$361_CMP0 ($eq) with simplemap.
Mapping hd44780_hello.$techmap\ctrlr.$procmux$360_CMP0 ($eq) with simplemap.

7.13.19. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_pmux'.
Parameter \WIDTH = 20
Parameter \S_WIDTH = 6
Generating RTLIL representation for module `$paramod\_90_pmux\WIDTH=20\S_WIDTH=6'.

7.13.20. Continuing TECHMAP pass.
Mapping hd44780_hello.$techmap\ctrlr.$procmux$358 using $paramod\_90_pmux\WIDTH=20\S_WIDTH=6.
Mapping hd44780_hello.$techmap\ctrlr.$procmux$359_CMP0 ($eq) with simplemap.
Mapping hd44780_hello.$techmap\ctrlr.$procmux$343 ($mux) with simplemap.
Mapping hd44780_hello.$techmap\ctrlr.$procmux$336 ($mux) with simplemap.
Mapping hd44780_hello.$techmap\ctrlr.$procmux$334 ($mux) with simplemap.
Mapping hd44780_hello.$techmap\ctrlr.$procmux$330 using $paramod\_90_pmux\WIDTH=1\S_WIDTH=2.
Mapping hd44780_hello.$techmap\ctrlr.$procmux$242 ($mux) with simplemap.
Mapping hd44780_hello.$techmap\ctrlr.$procmux$235 ($mux) with simplemap.
Mapping hd44780_hello.$techmap\ctrlr.$procmux$233 ($mux) with simplemap.

7.13.21. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_pmux'.
Parameter \WIDTH = 8
Parameter \S_WIDTH = 2
Generating RTLIL representation for module `$paramod\_90_pmux\WIDTH=8\S_WIDTH=2'.

7.13.22. Continuing TECHMAP pass.
Mapping hd44780_hello.$techmap\ctrlr.$procmux$226 using $paramod\_90_pmux\WIDTH=8\S_WIDTH=2.
Mapping hd44780_hello.$techmap\ctrlr.$procmux$224 ($mux) with simplemap.
Mapping hd44780_hello.$techmap\ctrlr.$procmux$222 ($mux) with simplemap.
Mapping hd44780_hello.$techmap\ctrlr.$procmux$215 ($mux) with simplemap.
Mapping hd44780_hello.$techmap\ctrlr.$procmux$209 ($mux) with simplemap.
Mapping hd44780_hello.$techmap\ctrlr.$procmux$194 ($mux) with simplemap.
Mapping hd44780_hello.$techmap\ctrlr.$procmux$189_CMP0 ($logic_not) with simplemap.
Mapping hd44780_hello.$techmap\ctrlr.$procmux$188_CMP0 ($eq) with simplemap.
Mapping hd44780_hello.$techmap\ctrlr.$procmux$184_CMP0 ($eq) with simplemap.
Mapping hd44780_hello.$techmap\ctrlr.$procmux$183_CMP0 ($eq) with simplemap.
Mapping hd44780_hello.$techmap\ctrlr.$procmux$181 ($mux) with simplemap.
Mapping hd44780_hello.$techmap\ctrlr.$procmux$168_CMP0 ($eq) with simplemap.
Mapping hd44780_hello.$techmap\ctrlr.$procmux$166 ($mux) with simplemap.
Mapping hd44780_hello.$techmap\ctrlr.$procmux$164_CMP0 ($eq) with simplemap.
Mapping hd44780_hello.$techmap\ctrlr.$procmux$163_CMP0 ($eq) with simplemap.
Mapping hd44780_hello.$techmap\ctrlr.$procmux$162_CMP0 ($eq) with simplemap.
Mapping hd44780_hello.$techmap\ctrlr.$procmux$160 ($mux) with simplemap.
Mapping hd44780_hello.$techmap\ctrlr.$procmux$158_CMP0 ($eq) with simplemap.
Mapping hd44780_hello.$techmap\ctrlr.$procmux$157_CMP0 ($eq) with simplemap.
Mapping hd44780_hello.$techmap\ctrlr.$procmux$156_CMP0 ($eq) with simplemap.
Mapping hd44780_hello.$techmap\ctrlr.$procmux$154 ($mux) with simplemap.
Mapping hd44780_hello.$techmap\ctrlr.$procmux$152 ($mux) with simplemap.
Mapping hd44780_hello.$techmap\ctrlr.$procmux$146_CMP0 ($eq) with simplemap.
Mapping hd44780_hello.$techmap\ctrlr.$procmux$145_CMP0 ($eq) with simplemap.
Mapping hd44780_hello.$techmap\ctrlr.$procmux$143 ($mux) with simplemap.
Mapping hd44780_hello.$techmap\ctrlr.$procmux$141 ($mux) with simplemap.

7.13.23. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_pmux'.
Parameter \WIDTH = 4
Parameter \S_WIDTH = 13
Generating RTLIL representation for module `$paramod\_90_pmux\WIDTH=4\S_WIDTH=13'.

7.13.24. Continuing TECHMAP pass.
Mapping hd44780_hello.$techmap\ctrlr.$procmux$137 using $paramod\_90_pmux\WIDTH=4\S_WIDTH=13.
Mapping hd44780_hello.$techmap\ctrlr.$procmux$138_CMP0 ($eq) with simplemap.
Mapping hd44780_hello.$techmap\ctrlr.$eq$hd44780_controller.v:381$45 ($logic_not) with simplemap.
Mapping hd44780_hello.$techmap\ctrlr.stimey.$procdff$567 ($dff) with simplemap.
Mapping hd44780_hello.$techmap\ctrlr.stimey.$procdff$568 ($dff) with simplemap.
Mapping hd44780_hello.$techmap\ctrlr.stimey.$procmux$532 ($mux) with simplemap.
Mapping hd44780_hello.$techmap\ctrlr.stimey.$procmux$529 ($mux) with simplemap.
Mapping hd44780_hello.$techmap\ctrlr.stimey.$procmux$526 ($mux) with simplemap.
Mapping hd44780_hello.$techmap\ctrlr.stimey.$procmux$523 ($mux) with simplemap.
Mapping hd44780_hello.$techmap\ctrlr.stimey.$procmux$520 ($mux) with simplemap.
Mapping hd44780_hello.$techmap\ctrlr.stimey.$procmux$517 ($mux) with simplemap.
Mapping hd44780_hello.$techmap\ctrlr.stimey.$reduce_or$hd44780_timer.v:57$3 ($reduce_or) with simplemap.
Mapping hd44780_hello.$techmap\ctrlr.nybsen.$procdff$565 ($dff) with simplemap.
Mapping hd44780_hello.$techmap\ctrlr.nybsen.$procdff$566 ($dff) with simplemap.
Mapping hd44780_hello.$techmap\ctrlr.nybsen.$procdff$564 ($dff) with simplemap.
Mapping hd44780_hello.$techmap\ctrlr.nybsen.$procdff$563 ($dff) with simplemap.
Mapping hd44780_hello.$techmap\ctrlr.nybsen.$procdff$562 ($dff) with simplemap.
Mapping hd44780_hello.$techmap\ctrlr.nybsen.$procmux$514 ($mux) with simplemap.
Mapping hd44780_hello.$techmap\ctrlr.nybsen.$procmux$511 ($mux) with simplemap.
Mapping hd44780_hello.$techmap\ctrlr.nybsen.$procmux$508 ($mux) with simplemap.
Mapping hd44780_hello.$techmap\ctrlr.nybsen.$procmux$505 ($mux) with simplemap.
Mapping hd44780_hello.$techmap\ctrlr.nybsen.$procmux$502 ($mux) with simplemap.
Mapping hd44780_hello.$techmap\ctrlr.nybsen.$procmux$499 ($mux) with simplemap.
Mapping hd44780_hello.$techmap\ctrlr.nybsen.$procmux$496 ($mux) with simplemap.
Mapping hd44780_hello.$techmap\ctrlr.nybsen.$procmux$493 ($mux) with simplemap.
Mapping hd44780_hello.$techmap\ctrlr.nybsen.$procmux$490 ($mux) with simplemap.
Mapping hd44780_hello.$techmap\ctrlr.nybsen.$procmux$487 ($mux) with simplemap.
Mapping hd44780_hello.$techmap\ctrlr.nybsen.$procmux$485 ($mux) with simplemap.
Mapping hd44780_hello.$techmap\ctrlr.nybsen.$procmux$482 ($mux) with simplemap.
Mapping hd44780_hello.$techmap\ctrlr.nybsen.$procmux$478 ($mux) with simplemap.
Mapping hd44780_hello.$techmap\ctrlr.nybsen.$procmux$475 ($mux) with simplemap.
Mapping hd44780_hello.$techmap\ctrlr.nybsen.$procmux$472 ($mux) with simplemap.
Mapping hd44780_hello.$techmap\ctrlr.nybsen.$procmux$469 ($mux) with simplemap.
Mapping hd44780_hello.$techmap\ctrlr.nybsen.$eq$hd44780_nybsen.v:131$15 ($eq) with simplemap.
Mapping hd44780_hello.$techmap\ctrlr.nybsen.$eq$hd44780_nybsen.v:129$14 ($eq) with simplemap.
Mapping hd44780_hello.$techmap\ctrlr.nybsen.$and$hd44780_nybsen.v:66$12 ($and) with simplemap.
Mapping hd44780_hello.$techmap\ctrlr.nybsen.$reduce_or$hd44780_nybsen.v:66$11 ($reduce_or) with simplemap.
Mapping hd44780_hello.$techmap\ctrlr.nybsen.$not$hd44780_nybsen.v:66$10 ($not) with simplemap.
Mapping hd44780_hello.$techmap\ctrlr.nybsen.$and$hd44780_nybsen.v:58$9 ($and) with simplemap.
Mapping hd44780_hello.$techmap\ctrlr.nybsen.$not$hd44780_nybsen.v:58$8 ($not) with simplemap.
Mapping hd44780_hello.$auto$alumacc.cc:474:replace_alu$580.B_conv ($pos) with simplemap.
Mapping hd44780_hello.$techmap$auto$alumacc.cc:474:replace_alu$580.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$736 ($not) with simplemap.
Mapping hd44780_hello.$techmap$techmap\ctrlr.$procmux$330.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$827 ($reduce_or) with simplemap.
Mapping hd44780_hello.$techmap$techmap\ctrlr.$procmux$330.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$828 ($mux) with simplemap.
Mapping hd44780_hello.$techmap$techmap\ctrlr.$procmux$330.$and$/usr/local/bin/../share/yosys/techmap.v:434$829 ($and) with simplemap.
Mapping hd44780_hello.$techmap$techmap\ctrlr.$procmux$330.$and$/usr/local/bin/../share/yosys/techmap.v:434$830 ($and) with simplemap.
Mapping hd44780_hello.$techmap$techmap\ctrlr.$procmux$330.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$831 ($reduce_or) with simplemap.
Mapping hd44780_hello.$techmap$techmap\ctrlr.$procmux$358.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$949 ($reduce_or) with simplemap.
Mapping hd44780_hello.$techmap$techmap\ctrlr.$procmux$358.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$950 ($mux) with simplemap.
Mapping hd44780_hello.$techmap$techmap\ctrlr.$procmux$358.$and$/usr/local/bin/../share/yosys/techmap.v:434$951 ($and) with simplemap.
Mapping hd44780_hello.$techmap$techmap\ctrlr.$procmux$358.$and$/usr/local/bin/../share/yosys/techmap.v:434$952 ($and) with simplemap.
Mapping hd44780_hello.$techmap$techmap\ctrlr.$procmux$358.$and$/usr/local/bin/../share/yosys/techmap.v:434$953 ($and) with simplemap.
Mapping hd44780_hello.$techmap$techmap\ctrlr.$procmux$358.$and$/usr/local/bin/../share/yosys/techmap.v:434$954 ($and) with simplemap.
Mapping hd44780_hello.$techmap$techmap\ctrlr.$procmux$358.$and$/usr/local/bin/../share/yosys/techmap.v:434$955 ($and) with simplemap.
Mapping hd44780_hello.$techmap$techmap\ctrlr.$procmux$358.$and$/usr/local/bin/../share/yosys/techmap.v:434$956 ($and) with simplemap.
Mapping hd44780_hello.$techmap$techmap\ctrlr.$procmux$358.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$957 ($reduce_or) with simplemap.
Mapping hd44780_hello.$techmap$techmap\ctrlr.$procmux$358.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$958 ($reduce_or) with simplemap.
Mapping hd44780_hello.$techmap$techmap\ctrlr.$procmux$358.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$959 ($reduce_or) with simplemap.
Mapping hd44780_hello.$techmap$techmap\ctrlr.$procmux$358.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$960 ($reduce_or) with simplemap.
Mapping hd44780_hello.$techmap$techmap\ctrlr.$procmux$358.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$961 ($reduce_or) with simplemap.
Mapping hd44780_hello.$techmap$techmap\ctrlr.$procmux$358.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$962 ($reduce_or) with simplemap.
Mapping hd44780_hello.$techmap$techmap\ctrlr.$procmux$384.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$840 ($reduce_or) with simplemap.
Mapping hd44780_hello.$techmap$techmap\ctrlr.$procmux$384.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$841 ($mux) with simplemap.
Mapping hd44780_hello.$techmap$techmap\ctrlr.$procmux$358.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$963 ($reduce_or) with simplemap.
Mapping hd44780_hello.$techmap$techmap\ctrlr.$procmux$384.$and$/usr/local/bin/../share/yosys/techmap.v:434$842 ($and) with simplemap.
Mapping hd44780_hello.$techmap$techmap\ctrlr.$procmux$358.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$964 ($reduce_or) with simplemap.
Mapping hd44780_hello.$techmap$techmap\ctrlr.$procmux$384.$and$/usr/local/bin/../share/yosys/techmap.v:434$843 ($and) with simplemap.
Mapping hd44780_hello.$techmap$techmap\ctrlr.$procmux$384.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$844 ($reduce_or) with simplemap.
Mapping hd44780_hello.$techmap$techmap\ctrlr.$procmux$358.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$965 ($reduce_or) with simplemap.
Mapping hd44780_hello.$techmap$techmap\ctrlr.$procmux$384.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$845 ($reduce_or) with simplemap.
Mapping hd44780_hello.$techmap$techmap\ctrlr.$procmux$384.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$846 ($reduce_or) with simplemap.
Mapping hd44780_hello.$techmap$techmap\ctrlr.$procmux$358.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$966 ($reduce_or) with simplemap.
Mapping hd44780_hello.$techmap$techmap\ctrlr.$procmux$358.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$967 ($reduce_or) with simplemap.
Mapping hd44780_hello.$techmap$techmap\ctrlr.$procmux$384.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$847 ($reduce_or) with simplemap.
Mapping hd44780_hello.$techmap$techmap\ctrlr.$procmux$358.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$968 ($reduce_or) with simplemap.
Mapping hd44780_hello.$techmap$techmap\ctrlr.$procmux$358.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$969 ($reduce_or) with simplemap.
Mapping hd44780_hello.$techmap$techmap\ctrlr.$procmux$358.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$970 ($reduce_or) with simplemap.
Mapping hd44780_hello.$techmap$techmap\ctrlr.$procmux$358.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$971 ($reduce_or) with simplemap.
Mapping hd44780_hello.$techmap$techmap\ctrlr.$procmux$358.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$972 ($reduce_or) with simplemap.
Mapping hd44780_hello.$techmap$techmap\ctrlr.$procmux$358.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$973 ($reduce_or) with simplemap.
Mapping hd44780_hello.$techmap$techmap\ctrlr.$procmux$358.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$974 ($reduce_or) with simplemap.
Mapping hd44780_hello.$techmap$techmap\ctrlr.$procmux$358.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$975 ($reduce_or) with simplemap.
Mapping hd44780_hello.$techmap$techmap\ctrlr.$procmux$358.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$976 ($reduce_or) with simplemap.
Mapping hd44780_hello.$techmap$techmap\ctrlr.$procmux$402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$827 ($reduce_or) with simplemap.
Mapping hd44780_hello.$techmap$techmap\ctrlr.$procmux$402.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$828 ($mux) with simplemap.
Mapping hd44780_hello.$techmap$techmap\ctrlr.$procmux$402.$and$/usr/local/bin/../share/yosys/techmap.v:434$829 ($and) with simplemap.
Mapping hd44780_hello.$techmap$techmap\ctrlr.$procmux$402.$and$/usr/local/bin/../share/yosys/techmap.v:434$830 ($and) with simplemap.
Mapping hd44780_hello.$techmap$techmap\ctrlr.$procmux$402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$831 ($reduce_or) with simplemap.
Mapping hd44780_hello.$auto$alumacc.cc:474:replace_alu$580.A_conv ($pos) with simplemap.
Mapping hd44780_hello.$techmap$auto$alumacc.cc:474:replace_alu$580.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$737 ($mux) with simplemap.
Mapping hd44780_hello.$auto$alumacc.cc:474:replace_alu$583.A_conv ($pos) with simplemap.
Mapping hd44780_hello.$auto$alumacc.cc:474:replace_alu$583.B_conv ($pos) with simplemap.
Mapping hd44780_hello.$techmap$auto$alumacc.cc:474:replace_alu$583.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$733 ($not) with simplemap.
Mapping hd44780_hello.$techmap$auto$alumacc.cc:474:replace_alu$583.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$734 ($mux) with simplemap.
Mapping hd44780_hello.$techmap$auto$alumacc.cc:474:replace_alu$583.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$735 ($xor) with simplemap.
Mapping hd44780_hello.$auto$alumacc.cc:474:replace_alu$586.A_conv ($pos) with simplemap.
Mapping hd44780_hello.$auto$alumacc.cc:474:replace_alu$586.B_conv ($pos) with simplemap.
Mapping hd44780_hello.$techmap$auto$alumacc.cc:474:replace_alu$586.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$730 ($not) with simplemap.
Mapping hd44780_hello.$techmap$auto$alumacc.cc:474:replace_alu$586.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$731 ($mux) with simplemap.
Mapping hd44780_hello.$techmap$auto$alumacc.cc:474:replace_alu$586.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$732 ($xor) with simplemap.
Mapping hd44780_hello.$techmap$auto$alumacc.cc:474:replace_alu$580.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$738 ($xor) with simplemap.
Mapping hd44780_hello.$auto$alumacc.cc:474:replace_alu$595.A_conv ($pos) with simplemap.
Mapping hd44780_hello.$auto$alumacc.cc:474:replace_alu$595.B_conv ($pos) with simplemap.
Mapping hd44780_hello.$techmap$auto$alumacc.cc:474:replace_alu$595.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$670 ($not) with simplemap.
Mapping hd44780_hello.$techmap$auto$alumacc.cc:474:replace_alu$595.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$671 ($mux) with simplemap.
Mapping hd44780_hello.$techmap$auto$alumacc.cc:474:replace_alu$595.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$672 ($xor) with simplemap.
Mapping hd44780_hello.$auto$alumacc.cc:474:replace_alu$589.A_conv ($pos) with simplemap.
Mapping hd44780_hello.$auto$alumacc.cc:474:replace_alu$589.B_conv ($pos) with simplemap.
Mapping hd44780_hello.$techmap$auto$alumacc.cc:474:replace_alu$589.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$689 ($not) with simplemap.
Mapping hd44780_hello.$techmap$auto$alumacc.cc:474:replace_alu$589.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$690 ($mux) with simplemap.
Mapping hd44780_hello.$techmap$auto$alumacc.cc:474:replace_alu$589.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$691 ($xor) with simplemap.
Mapping hd44780_hello.$auto$alumacc.cc:474:replace_alu$592.A_conv ($pos) with simplemap.
Mapping hd44780_hello.$auto$alumacc.cc:474:replace_alu$592.B_conv ($pos) with simplemap.
Mapping hd44780_hello.$techmap$auto$alumacc.cc:474:replace_alu$592.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$686 ($not) with simplemap.
Mapping hd44780_hello.$techmap$auto$alumacc.cc:474:replace_alu$592.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$687 ($mux) with simplemap.
Mapping hd44780_hello.$techmap$auto$alumacc.cc:474:replace_alu$592.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$688 ($xor) with simplemap.
Mapping hd44780_hello.$techmap$techmap\ctrlr.$procmux$226.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$1028 ($reduce_or) with simplemap.
Mapping hd44780_hello.$techmap$techmap\ctrlr.$procmux$226.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$1027 ($reduce_or) with simplemap.
Mapping hd44780_hello.$techmap$techmap\ctrlr.$procmux$226.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$1026 ($reduce_or) with simplemap.
Mapping hd44780_hello.$techmap$techmap\ctrlr.$procmux$226.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$1025 ($reduce_or) with simplemap.
Mapping hd44780_hello.$techmap$techmap\ctrlr.$procmux$226.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$1024 ($reduce_or) with simplemap.
Mapping hd44780_hello.$techmap$techmap\ctrlr.$procmux$226.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$1023 ($reduce_or) with simplemap.
Mapping hd44780_hello.$techmap$techmap\ctrlr.$procmux$226.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$1022 ($reduce_or) with simplemap.
Mapping hd44780_hello.$techmap$techmap\ctrlr.$procmux$226.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$1021 ($reduce_or) with simplemap.
Mapping hd44780_hello.$techmap$techmap\ctrlr.$procmux$226.$and$/usr/local/bin/../share/yosys/techmap.v:434$1020 ($and) with simplemap.
Mapping hd44780_hello.$techmap$techmap\ctrlr.$procmux$226.$and$/usr/local/bin/../share/yosys/techmap.v:434$1019 ($and) with simplemap.
Mapping hd44780_hello.$techmap$techmap\ctrlr.$procmux$226.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$1018 ($mux) with simplemap.
Mapping hd44780_hello.$techmap$techmap\ctrlr.$procmux$226.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$1017 ($reduce_or) with simplemap.
Mapping hd44780_hello.$techmap$techmap\ctrlr.$procmux$137.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$1306 ($reduce_or) with simplemap.
Mapping hd44780_hello.$techmap$techmap\ctrlr.$procmux$137.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$1305 ($reduce_or) with simplemap.
Mapping hd44780_hello.$techmap$techmap\ctrlr.$procmux$137.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$1304 ($reduce_or) with simplemap.
Mapping hd44780_hello.$techmap$techmap\ctrlr.$procmux$137.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$1303 ($reduce_or) with simplemap.
Mapping hd44780_hello.$techmap$techmap\ctrlr.$procmux$137.$and$/usr/local/bin/../share/yosys/techmap.v:434$1302 ($and) with simplemap.
Mapping hd44780_hello.$techmap$techmap\ctrlr.$procmux$137.$and$/usr/local/bin/../share/yosys/techmap.v:434$1301 ($and) with simplemap.
Mapping hd44780_hello.$techmap$techmap\ctrlr.$procmux$137.$and$/usr/local/bin/../share/yosys/techmap.v:434$1300 ($and) with simplemap.
Mapping hd44780_hello.$techmap$techmap\ctrlr.$procmux$137.$and$/usr/local/bin/../share/yosys/techmap.v:434$1299 ($and) with simplemap.
Mapping hd44780_hello.$techmap$techmap\ctrlr.$procmux$137.$and$/usr/local/bin/../share/yosys/techmap.v:434$1298 ($and) with simplemap.
Mapping hd44780_hello.$techmap$techmap\ctrlr.$procmux$137.$and$/usr/local/bin/../share/yosys/techmap.v:434$1297 ($and) with simplemap.
Mapping hd44780_hello.$techmap$techmap\ctrlr.$procmux$137.$and$/usr/local/bin/../share/yosys/techmap.v:434$1296 ($and) with simplemap.
Mapping hd44780_hello.$techmap$techmap\ctrlr.$procmux$137.$and$/usr/local/bin/../share/yosys/techmap.v:434$1295 ($and) with simplemap.
Mapping hd44780_hello.$techmap$techmap\ctrlr.$procmux$137.$and$/usr/local/bin/../share/yosys/techmap.v:434$1294 ($and) with simplemap.
Mapping hd44780_hello.$techmap$techmap\ctrlr.$procmux$137.$and$/usr/local/bin/../share/yosys/techmap.v:434$1293 ($and) with simplemap.
Mapping hd44780_hello.$techmap$techmap\ctrlr.$procmux$137.$and$/usr/local/bin/../share/yosys/techmap.v:434$1292 ($and) with simplemap.
Mapping hd44780_hello.$techmap$techmap\ctrlr.$procmux$137.$and$/usr/local/bin/../share/yosys/techmap.v:434$1291 ($and) with simplemap.
Mapping hd44780_hello.$techmap$techmap\ctrlr.$procmux$137.$and$/usr/local/bin/../share/yosys/techmap.v:434$1290 ($and) with simplemap.
Mapping hd44780_hello.$techmap$techmap\ctrlr.$procmux$137.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$1289 ($mux) with simplemap.
Mapping hd44780_hello.$techmap$techmap\ctrlr.$procmux$137.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$1288 ($reduce_or) with simplemap.
No more expansions possible.

7.14. Executing ICE40_OPT pass (performing simple optimizations).

7.14.1. Running ICE40 specific optimizations.

7.14.2. Executing OPT_EXPR pass (perform const folding).
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1012' in module `hd44780_hello'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1011' in module `hd44780_hello'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1010' in module `hd44780_hello'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1009' in module `hd44780_hello'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1016' in module `hd44780_hello'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1015' in module `hd44780_hello'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$939' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$936 [1] = \ctrlr.read_data_reg [11]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$938' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$936 [0] = \ctrlr.read_data_reg [10]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1014' in module `hd44780_hello'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1013' in module `hd44780_hello'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1233' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1231 [0] = \ctrlr.ctrl_state [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1235' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1231 [2] = \ctrlr.ctrl_state [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1270' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1268 [0] = \ctrlr.ctrl_state [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1271' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1268 [1] = \ctrlr.ctrl_state [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$927' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$923 [2] = \ctrlr.read_data_reg [12]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$912' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$910 [0] = \ctrlr.read_data_reg [10]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$914' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$910 [2] = \ctrlr.read_data_reg [12]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$900' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$897 [1] = \ctrlr.read_data_reg [11]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$901' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$897 [2] = \ctrlr.read_data_reg [12]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1121' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1117 [2] = \ctrlr.ctrl_state [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1122' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1117 [3] = \ctrlr.ctrl_state [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$980' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$977 [1] = \ctrlr.read_data_reg [11]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1672' (const_and) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$and$/usr/local/bin/../share/yosys/techmap.v:434$955_Y [18] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1692' (const_and) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$and$/usr/local/bin/../share/yosys/techmap.v:434$956_Y [18] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1863' (00) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$1860 [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1592' (const_and) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$and$/usr/local/bin/../share/yosys/techmap.v:434$951_Y [18] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1612' (const_and) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$and$/usr/local/bin/../share/yosys/techmap.v:434$952_Y [18] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1861' (00) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$1860 [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1632' (const_and) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$and$/usr/local/bin/../share/yosys/techmap.v:434$953_Y [18] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1652' (const_and) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$and$/usr/local/bin/../share/yosys/techmap.v:434$954_Y [18] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1862' (00) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$1860 [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1865' (00) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$1864 = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1867' (00) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$975_Y = 1'0'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$890' in module `hd44780_hello'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1673' (const_and) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$and$/usr/local/bin/../share/yosys/techmap.v:434$955_Y [19] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1693' (const_and) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$and$/usr/local/bin/../share/yosys/techmap.v:434$956_Y [19] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1871' (00) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$1868 [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1593' (and_or_buffer) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$and$/usr/local/bin/../share/yosys/techmap.v:434$951_Y [19] = $techmap\ctrlr.$procmux$359_CMP'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1613' (const_and) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$and$/usr/local/bin/../share/yosys/techmap.v:434$952_Y [19] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1869' (and_or_buffer) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$1868 [0] = $techmap\ctrlr.$procmux$359_CMP'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1633' (const_and) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$and$/usr/local/bin/../share/yosys/techmap.v:434$953_Y [19] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1653' (const_and) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$and$/usr/local/bin/../share/yosys/techmap.v:434$954_Y [19] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1870' (00) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$1868 [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1873' (and_or_buffer) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$1872 = $techmap\ctrlr.$procmux$359_CMP'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1875' (and_or_buffer) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$976_Y = $techmap\ctrlr.$procmux$359_CMP'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$891' in module `hd44780_hello'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1671' (const_and) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$and$/usr/local/bin/../share/yosys/techmap.v:434$955_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1691' (const_and) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$and$/usr/local/bin/../share/yosys/techmap.v:434$956_Y [17] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1855' (00) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$1852 [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1591' (const_and) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$and$/usr/local/bin/../share/yosys/techmap.v:434$951_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1611' (const_and) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$and$/usr/local/bin/../share/yosys/techmap.v:434$952_Y [17] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1853' (00) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$1852 [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1631' (const_and) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$and$/usr/local/bin/../share/yosys/techmap.v:434$953_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1651' (const_and) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$and$/usr/local/bin/../share/yosys/techmap.v:434$954_Y [17] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1854' (00) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$1852 [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1857' (00) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$1856 = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1859' (00) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$974_Y = 1'0'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$889' in module `hd44780_hello'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1670' (const_and) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$and$/usr/local/bin/../share/yosys/techmap.v:434$955_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1690' (const_and) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$and$/usr/local/bin/../share/yosys/techmap.v:434$956_Y [16] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1847' (00) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$1844 [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1590' (and_or_buffer) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$and$/usr/local/bin/../share/yosys/techmap.v:434$951_Y [16] = $techmap\ctrlr.$procmux$359_CMP'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1610' (const_and) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$and$/usr/local/bin/../share/yosys/techmap.v:434$952_Y [16] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1845' (and_or_buffer) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$1844 [0] = $techmap\ctrlr.$procmux$359_CMP'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1630' (const_and) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$and$/usr/local/bin/../share/yosys/techmap.v:434$953_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1650' (const_and) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$and$/usr/local/bin/../share/yosys/techmap.v:434$954_Y [16] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1846' (00) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$1844 [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1849' (and_or_buffer) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$1848 = $techmap\ctrlr.$procmux$359_CMP'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1851' (and_or_buffer) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$973_Y = $techmap\ctrlr.$procmux$359_CMP'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$888' in module `hd44780_hello'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1669' (const_and) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$and$/usr/local/bin/../share/yosys/techmap.v:434$955_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1689' (const_and) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$and$/usr/local/bin/../share/yosys/techmap.v:434$956_Y [15] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1839' (00) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$1836 [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1589' (const_and) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$and$/usr/local/bin/../share/yosys/techmap.v:434$951_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1609' (const_and) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$and$/usr/local/bin/../share/yosys/techmap.v:434$952_Y [15] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1837' (00) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$1836 [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1629' (const_and) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$and$/usr/local/bin/../share/yosys/techmap.v:434$953_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1649' (const_and) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$and$/usr/local/bin/../share/yosys/techmap.v:434$954_Y [15] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1838' (00) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$1836 [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1841' (00) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$1840 = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1843' (00) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$972_Y = 1'0'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$887' in module `hd44780_hello'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1668' (const_and) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$and$/usr/local/bin/../share/yosys/techmap.v:434$955_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1688' (const_and) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$and$/usr/local/bin/../share/yosys/techmap.v:434$956_Y [14] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1831' (00) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$1828 [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1588' (const_and) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$and$/usr/local/bin/../share/yosys/techmap.v:434$951_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1608' (and_or_buffer) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$and$/usr/local/bin/../share/yosys/techmap.v:434$952_Y [14] = $techmap\ctrlr.$procmux$360_CMP'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1829' (and_or_buffer) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$1828 [0] = $techmap\ctrlr.$procmux$360_CMP'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1628' (and_or_buffer) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$and$/usr/local/bin/../share/yosys/techmap.v:434$953_Y [14] = $techmap\ctrlr.$procmux$361_CMP'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1648' (const_and) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$and$/usr/local/bin/../share/yosys/techmap.v:434$954_Y [14] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1830' (and_or_buffer) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$1828 [1] = $techmap\ctrlr.$procmux$361_CMP'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1835' (and_or_buffer) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$971_Y = $auto$simplemap.cc:127:simplemap_reduce$1832'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$886' in module `hd44780_hello'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1667' (const_and) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$and$/usr/local/bin/../share/yosys/techmap.v:434$955_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1687' (const_and) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$and$/usr/local/bin/../share/yosys/techmap.v:434$956_Y [13] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1823' (00) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$1820 [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1587' (and_or_buffer) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$and$/usr/local/bin/../share/yosys/techmap.v:434$951_Y [13] = $techmap\ctrlr.$procmux$359_CMP'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1607' (and_or_buffer) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$and$/usr/local/bin/../share/yosys/techmap.v:434$952_Y [13] = $techmap\ctrlr.$procmux$360_CMP'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1627' (const_and) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$and$/usr/local/bin/../share/yosys/techmap.v:434$953_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1647' (const_and) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$and$/usr/local/bin/../share/yosys/techmap.v:434$954_Y [13] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1822' (00) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$1820 [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1825' (and_or_buffer) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$1824 = $auto$simplemap.cc:127:simplemap_reduce$1820 [0]'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1827' (and_or_buffer) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$970_Y = $auto$simplemap.cc:127:simplemap_reduce$1820 [0]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$885' in module `hd44780_hello'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$992' in module `hd44780_hello'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1666' (const_and) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$and$/usr/local/bin/../share/yosys/techmap.v:434$955_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1686' (const_and) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$and$/usr/local/bin/../share/yosys/techmap.v:434$956_Y [12] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1815' (00) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$1812 [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1586' (const_and) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$and$/usr/local/bin/../share/yosys/techmap.v:434$951_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1606' (const_and) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$and$/usr/local/bin/../share/yosys/techmap.v:434$952_Y [12] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1813' (00) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$1812 [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1626' (const_and) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$and$/usr/local/bin/../share/yosys/techmap.v:434$953_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1646' (const_and) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$and$/usr/local/bin/../share/yosys/techmap.v:434$954_Y [12] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1814' (00) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$1812 [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1817' (00) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$1816 = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1819' (00) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$969_Y = 1'0'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$884' in module `hd44780_hello'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1665' (const_and) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$and$/usr/local/bin/../share/yosys/techmap.v:434$955_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1685' (const_and) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$and$/usr/local/bin/../share/yosys/techmap.v:434$956_Y [11] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1807' (00) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$1804 [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1585' (const_and) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$and$/usr/local/bin/../share/yosys/techmap.v:434$951_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1605' (const_and) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$and$/usr/local/bin/../share/yosys/techmap.v:434$952_Y [11] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1805' (00) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$1804 [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1625' (const_and) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$and$/usr/local/bin/../share/yosys/techmap.v:434$953_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1645' (const_and) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$and$/usr/local/bin/../share/yosys/techmap.v:434$954_Y [11] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1806' (00) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$1804 [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1809' (00) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$1808 = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1811' (00) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$968_Y = 1'0'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$883' in module `hd44780_hello'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1664' (const_and) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$and$/usr/local/bin/../share/yosys/techmap.v:434$955_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1684' (const_and) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$and$/usr/local/bin/../share/yosys/techmap.v:434$956_Y [10] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1797' (00) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$1794 [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1584' (and_or_buffer) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$and$/usr/local/bin/../share/yosys/techmap.v:434$951_Y [10] = $techmap\ctrlr.$procmux$359_CMP'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1604' (const_and) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$and$/usr/local/bin/../share/yosys/techmap.v:434$952_Y [10] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1795' (and_or_buffer) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$1794 [0] = $techmap\ctrlr.$procmux$359_CMP'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1624' (and_or_buffer) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$and$/usr/local/bin/../share/yosys/techmap.v:434$953_Y [10] = $techmap\ctrlr.$procmux$361_CMP'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1644' (const_and) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$and$/usr/local/bin/../share/yosys/techmap.v:434$954_Y [10] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1796' (and_or_buffer) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$1794 [1] = $techmap\ctrlr.$procmux$361_CMP'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1801' (and_or_buffer) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$967_Y = $auto$simplemap.cc:127:simplemap_reduce$1798'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$882' in module `hd44780_hello'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1662' (and_or_buffer) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$and$/usr/local/bin/../share/yosys/techmap.v:434$955_Y [8] = $techmap\ctrlr.$procmux$363_CMP'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1682' (const_and) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$and$/usr/local/bin/../share/yosys/techmap.v:434$956_Y [8] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1777' (and_or_buffer) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$1774 [2] = $techmap\ctrlr.$procmux$363_CMP'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1582' (and_or_buffer) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$and$/usr/local/bin/../share/yosys/techmap.v:434$951_Y [8] = $techmap\ctrlr.$procmux$359_CMP'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1602' (const_and) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$and$/usr/local/bin/../share/yosys/techmap.v:434$952_Y [8] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1775' (and_or_buffer) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$1774 [0] = $techmap\ctrlr.$procmux$359_CMP'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1622' (const_and) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$and$/usr/local/bin/../share/yosys/techmap.v:434$953_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1642' (const_and) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$and$/usr/local/bin/../share/yosys/techmap.v:434$954_Y [8] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1776' (00) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$1774 [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1779' (and_or_buffer) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$1778 = $techmap\ctrlr.$procmux$359_CMP'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$880' in module `hd44780_hello'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1663' (const_and) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$and$/usr/local/bin/../share/yosys/techmap.v:434$955_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1683' (const_and) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$and$/usr/local/bin/../share/yosys/techmap.v:434$956_Y [9] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1789' (00) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$1786 [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1583' (and_or_buffer) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$and$/usr/local/bin/../share/yosys/techmap.v:434$951_Y [9] = $techmap\ctrlr.$procmux$359_CMP'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1603' (const_and) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$and$/usr/local/bin/../share/yosys/techmap.v:434$952_Y [9] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1787' (and_or_buffer) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$1786 [0] = $techmap\ctrlr.$procmux$359_CMP'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1623' (and_or_buffer) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$and$/usr/local/bin/../share/yosys/techmap.v:434$953_Y [9] = $techmap\ctrlr.$procmux$361_CMP'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1643' (and_or_buffer) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$and$/usr/local/bin/../share/yosys/techmap.v:434$954_Y [9] = $techmap\ctrlr.$procmux$362_CMP'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1793' (and_or_buffer) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$966_Y = $auto$simplemap.cc:127:simplemap_reduce$1790'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$881' in module `hd44780_hello'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1660' (const_and) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$and$/usr/local/bin/../share/yosys/techmap.v:434$955_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1680' (const_and) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$and$/usr/local/bin/../share/yosys/techmap.v:434$956_Y [6] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1751' (00) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$1748 [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1580' (and_or_buffer) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$and$/usr/local/bin/../share/yosys/techmap.v:434$951_Y [6] = $techmap\ctrlr.$procmux$359_CMP'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1600' (const_and) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$and$/usr/local/bin/../share/yosys/techmap.v:434$952_Y [6] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1749' (and_or_buffer) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$1748 [0] = $techmap\ctrlr.$procmux$359_CMP'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1620' (and_or_buffer) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$and$/usr/local/bin/../share/yosys/techmap.v:434$953_Y [6] = $techmap\ctrlr.$procmux$361_CMP'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1640' (and_or_buffer) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$and$/usr/local/bin/../share/yosys/techmap.v:434$954_Y [6] = $techmap\ctrlr.$procmux$362_CMP'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1755' (and_or_buffer) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$963_Y = $auto$simplemap.cc:127:simplemap_reduce$1752'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$878' in module `hd44780_hello'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1661' (const_and) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$and$/usr/local/bin/../share/yosys/techmap.v:434$955_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1681' (const_and) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$and$/usr/local/bin/../share/yosys/techmap.v:434$956_Y [7] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1763' (00) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$1760 [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1581' (and_or_buffer) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$and$/usr/local/bin/../share/yosys/techmap.v:434$951_Y [7] = $techmap\ctrlr.$procmux$359_CMP'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1601' (const_and) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$and$/usr/local/bin/../share/yosys/techmap.v:434$952_Y [7] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1761' (and_or_buffer) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$1760 [0] = $techmap\ctrlr.$procmux$359_CMP'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1621' (const_and) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$and$/usr/local/bin/../share/yosys/techmap.v:434$953_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1641' (const_and) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$and$/usr/local/bin/../share/yosys/techmap.v:434$954_Y [7] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1762' (00) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$1760 [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1765' (and_or_buffer) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$1764 = $techmap\ctrlr.$procmux$359_CMP'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1767' (and_or_buffer) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$964_Y = $techmap\ctrlr.$procmux$359_CMP'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$879' in module `hd44780_hello'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1659' (and_or_buffer) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$and$/usr/local/bin/../share/yosys/techmap.v:434$955_Y [5] = $techmap\ctrlr.$procmux$363_CMP'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1679' (const_and) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$and$/usr/local/bin/../share/yosys/techmap.v:434$956_Y [5] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1737' (and_or_buffer) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$1734 [2] = $techmap\ctrlr.$procmux$363_CMP'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1579' (const_and) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$and$/usr/local/bin/../share/yosys/techmap.v:434$951_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1599' (const_and) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$and$/usr/local/bin/../share/yosys/techmap.v:434$952_Y [5] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1735' (00) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$1734 [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1619' (const_and) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$and$/usr/local/bin/../share/yosys/techmap.v:434$953_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1639' (const_and) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$and$/usr/local/bin/../share/yosys/techmap.v:434$954_Y [5] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1736' (00) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$1734 [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1739' (00) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$1738 = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1741' (and_or_buffer) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$962_Y = $techmap\ctrlr.$procmux$363_CMP'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$877' in module `hd44780_hello'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1658' (and_or_buffer) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$and$/usr/local/bin/../share/yosys/techmap.v:434$955_Y [4] = $techmap\ctrlr.$procmux$363_CMP'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1678' (const_and) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$and$/usr/local/bin/../share/yosys/techmap.v:434$956_Y [4] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1729' (and_or_buffer) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$1726 [2] = $techmap\ctrlr.$procmux$363_CMP'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1578' (const_and) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$and$/usr/local/bin/../share/yosys/techmap.v:434$951_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1598' (and_or_buffer) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$and$/usr/local/bin/../share/yosys/techmap.v:434$952_Y [4] = $techmap\ctrlr.$procmux$360_CMP'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1727' (and_or_buffer) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$1726 [0] = $techmap\ctrlr.$procmux$360_CMP'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1618' (and_or_buffer) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$and$/usr/local/bin/../share/yosys/techmap.v:434$953_Y [4] = $techmap\ctrlr.$procmux$361_CMP'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1638' (and_or_buffer) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$and$/usr/local/bin/../share/yosys/techmap.v:434$954_Y [4] = $techmap\ctrlr.$procmux$362_CMP'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$876' in module `hd44780_hello'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1257' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1253 [2] = \ctrlr.ctrl_state [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1542' (const_and) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$330.$and$/usr/local/bin/../share/yosys/techmap.v:434$829_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1545' (and_or_buffer) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$330.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$831_Y = $techmap$techmap\ctrlr.$procmux$330.$and$/usr/local/bin/../share/yosys/techmap.v:434$830_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1656' (and_or_buffer) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$and$/usr/local/bin/../share/yosys/techmap.v:434$955_Y [2] = $techmap\ctrlr.$procmux$363_CMP'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1676' (const_and) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$and$/usr/local/bin/../share/yosys/techmap.v:434$956_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1713' (and_or_buffer) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$1710 [2] = $techmap\ctrlr.$procmux$363_CMP'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1576' (const_and) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$and$/usr/local/bin/../share/yosys/techmap.v:434$951_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1596' (const_and) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$and$/usr/local/bin/../share/yosys/techmap.v:434$952_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1711' (00) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$1710 [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1616' (const_and) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$and$/usr/local/bin/../share/yosys/techmap.v:434$953_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1636' (const_and) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$and$/usr/local/bin/../share/yosys/techmap.v:434$954_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1712' (00) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$1710 [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1715' (00) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$1714 = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1717' (and_or_buffer) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$959_Y = $techmap\ctrlr.$procmux$363_CMP'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$874' in module `hd44780_hello'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1657' (and_or_buffer) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$and$/usr/local/bin/../share/yosys/techmap.v:434$955_Y [3] = $techmap\ctrlr.$procmux$363_CMP'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1677' (const_and) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$and$/usr/local/bin/../share/yosys/techmap.v:434$956_Y [3] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1721' (and_or_buffer) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$1718 [2] = $techmap\ctrlr.$procmux$363_CMP'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1577' (const_and) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$and$/usr/local/bin/../share/yosys/techmap.v:434$951_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1597' (and_or_buffer) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$and$/usr/local/bin/../share/yosys/techmap.v:434$952_Y [3] = $techmap\ctrlr.$procmux$360_CMP'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1719' (and_or_buffer) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$1718 [0] = $techmap\ctrlr.$procmux$360_CMP'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1617' (const_and) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$and$/usr/local/bin/../share/yosys/techmap.v:434$953_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1637' (and_or_buffer) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$and$/usr/local/bin/../share/yosys/techmap.v:434$954_Y [3] = $techmap\ctrlr.$procmux$362_CMP'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1720' (and_or_buffer) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$1718 [1] = $techmap\ctrlr.$procmux$362_CMP'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$875' in module `hd44780_hello'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1655' (and_or_buffer) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$and$/usr/local/bin/../share/yosys/techmap.v:434$955_Y [1] = $techmap\ctrlr.$procmux$363_CMP'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1675' (const_and) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$and$/usr/local/bin/../share/yosys/techmap.v:434$956_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1705' (and_or_buffer) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$1702 [2] = $techmap\ctrlr.$procmux$363_CMP'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1575' (const_and) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$and$/usr/local/bin/../share/yosys/techmap.v:434$951_Y [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1595' (const_and) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$and$/usr/local/bin/../share/yosys/techmap.v:434$952_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1703' (00) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$1702 [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1615' (const_and) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$and$/usr/local/bin/../share/yosys/techmap.v:434$953_Y [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1635' (const_and) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$and$/usr/local/bin/../share/yosys/techmap.v:434$954_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1704' (00) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$1702 [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1707' (00) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$1706 = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1709' (and_or_buffer) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$958_Y = $techmap\ctrlr.$procmux$363_CMP'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$873' in module `hd44780_hello'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1654' (const_and) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$and$/usr/local/bin/../share/yosys/techmap.v:434$955_Y [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1674' (const_and) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$and$/usr/local/bin/../share/yosys/techmap.v:434$956_Y [0] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1697' (00) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$1694 [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1574' (const_and) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$and$/usr/local/bin/../share/yosys/techmap.v:434$951_Y [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1594' (const_and) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$and$/usr/local/bin/../share/yosys/techmap.v:434$952_Y [0] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1695' (00) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$1694 [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1614' (const_and) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$and$/usr/local/bin/../share/yosys/techmap.v:434$953_Y [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1634' (const_and) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$and$/usr/local/bin/../share/yosys/techmap.v:434$954_Y [0] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1696' (00) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$1694 [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1699' (00) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$1698 = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1701' (00) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$957_Y = 1'0'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$872' in module `hd44780_hello'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1135' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1133 [0] = \ctrlr.ctrl_state [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1136' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1133 [1] = \ctrlr.ctrl_state [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1138' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1133 [3] = \ctrlr.ctrl_state [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1187' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1182 [3] = \ctrlr.ctrl_state [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1155' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1152 [1] = \ctrlr.ctrl_state [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1157' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1152 [3] = \ctrlr.ctrl_state [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1203' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1201 [0] = \ctrlr.ctrl_state [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1204' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1201 [1] = \ctrlr.ctrl_state [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1205' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1201 [2] = \ctrlr.ctrl_state [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1169' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1167 [0] = \ctrlr.ctrl_state [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1172' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1167 [3] = \ctrlr.ctrl_state [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1219' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1216 [1] = \ctrlr.ctrl_state [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1220' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1216 [2] = \ctrlr.ctrl_state [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1879' (const_and) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$402.$and$/usr/local/bin/../share/yosys/techmap.v:434$829_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1880' (and_or_buffer) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$402.$and$/usr/local/bin/../share/yosys/techmap.v:434$830_Y = $auto$opt_reduce.cc:132:opt_mux$574'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1882' (and_or_buffer) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$831_Y = $auto$opt_reduce.cc:132:opt_mux$574'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$821' in module `hd44780_hello'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$820' in module `hd44780_hello'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$819' in module `hd44780_hello'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$818' in module `hd44780_hello'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$817' in module `hd44780_hello'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$816' in module `hd44780_hello'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$814' in module `hd44780_hello'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$815' in module `hd44780_hello'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1090' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1087 [1] = \ctrlr.ctrl_state [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1091' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1087 [2] = \ctrlr.ctrl_state [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1092' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1087 [3] = \ctrlr.ctrl_state [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1310' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1307 [1] = \ctrlr.ctrl_state [1]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$803' in module `hd44780_hello'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1104' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1102 [0] = \ctrlr.ctrl_state [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1106' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1102 [2] = \ctrlr.ctrl_state [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1107' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1102 [3] = \ctrlr.ctrl_state [3]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1061' in module `hd44780_hello'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1062' in module `hd44780_hello'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1063' in module `hd44780_hello'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1064' in module `hd44780_hello'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1065' in module `hd44780_hello'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1066' in module `hd44780_hello'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1067' in module `hd44780_hello'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1068' in module `hd44780_hello'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1069' in module `hd44780_hello'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1070' in module `hd44780_hello'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1071' in module `hd44780_hello'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1072' in module `hd44780_hello'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1073' in module `hd44780_hello'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1074' in module `hd44780_hello'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1075' in module `hd44780_hello'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1076' in module `hd44780_hello'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2217' (const_and) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$137.$and$/usr/local/bin/../share/yosys/techmap.v:434$1290_Y [0] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2154' (and_or_buffer) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$2153 [0] = $techmap$techmap\ctrlr.$procmux$137.$and$/usr/local/bin/../share/yosys/techmap.v:434$1291_Y [0]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1250' in module `hd44780_hello'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2209' (const_and) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$137.$and$/usr/local/bin/../share/yosys/techmap.v:434$1292_Y [0] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2155' (and_or_buffer) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$2153 [1] = $techmap$techmap\ctrlr.$procmux$137.$and$/usr/local/bin/../share/yosys/techmap.v:434$1293_Y [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2197' (and_or_buffer) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$137.$and$/usr/local/bin/../share/yosys/techmap.v:434$1295_Y [0] = $techmap\ctrlr.$procmux$158_CMP'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2201' (const_and) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$137.$and$/usr/local/bin/../share/yosys/techmap.v:434$1294_Y [0] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2156' (and_or_buffer) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$2153 [2] = $techmap\ctrlr.$procmux$158_CMP'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2189' (and_or_buffer) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$137.$and$/usr/local/bin/../share/yosys/techmap.v:434$1297_Y [0] = $techmap\ctrlr.$procmux$163_CMP'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2185' (const_and) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$137.$and$/usr/local/bin/../share/yosys/techmap.v:434$1298_Y [0] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2158' (and_or_buffer) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$2153 [4] = $techmap$techmap\ctrlr.$procmux$137.$and$/usr/local/bin/../share/yosys/techmap.v:434$1299_Y [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2173' (and_or_buffer) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$137.$and$/usr/local/bin/../share/yosys/techmap.v:434$1301_Y [0] = $techmap\ctrlr.$procmux$184_CMP'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1132' (01?) in module `\hd44780_hello' with constant driver `$auto$wreduce.cc:347:run$576 [1] = \ctrlr.read_data_reg [9]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2218' (and_or_buffer) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$137.$and$/usr/local/bin/../share/yosys/techmap.v:434$1290_Y [1] = $auto$opt_reduce.cc:132:opt_mux$570'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1251' in module `hd44780_hello'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2210' (const_and) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$137.$and$/usr/local/bin/../share/yosys/techmap.v:434$1292_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2139' (and_or_buffer) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$2137 [1] = $techmap$techmap\ctrlr.$procmux$137.$and$/usr/local/bin/../share/yosys/techmap.v:434$1293_Y [1]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2198' (const_and) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$137.$and$/usr/local/bin/../share/yosys/techmap.v:434$1295_Y [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2202' (and_or_buffer) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$137.$and$/usr/local/bin/../share/yosys/techmap.v:434$1294_Y [1] = $techmap\ctrlr.$procmux$157_CMP'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2140' (and_or_buffer) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$2137 [2] = $techmap\ctrlr.$procmux$157_CMP'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2190' (and_or_buffer) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$137.$and$/usr/local/bin/../share/yosys/techmap.v:434$1297_Y [1] = $techmap\ctrlr.$procmux$163_CMP'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2186' (and_or_buffer) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$137.$and$/usr/local/bin/../share/yosys/techmap.v:434$1298_Y [1] = $techmap\ctrlr.$procmux$164_CMP'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2174' (and_or_buffer) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$137.$and$/usr/local/bin/../share/yosys/techmap.v:434$1301_Y [1] = $techmap\ctrlr.$procmux$184_CMP'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2219' (const_and) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$137.$and$/usr/local/bin/../share/yosys/techmap.v:434$1290_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2122' (and_or_buffer) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$2121 [0] = $techmap$techmap\ctrlr.$procmux$137.$and$/usr/local/bin/../share/yosys/techmap.v:434$1291_Y [2]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1252' in module `hd44780_hello'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2211' (and_or_buffer) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$137.$and$/usr/local/bin/../share/yosys/techmap.v:434$1292_Y [2] = $techmap\ctrlr.$procmux$146_CMP'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2199' (const_and) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$137.$and$/usr/local/bin/../share/yosys/techmap.v:434$1295_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2203' (const_and) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$137.$and$/usr/local/bin/../share/yosys/techmap.v:434$1294_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2124' (00) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$2121 [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2191' (and_or_buffer) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$137.$and$/usr/local/bin/../share/yosys/techmap.v:434$1297_Y [2] = $techmap\ctrlr.$procmux$163_CMP'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2130' (and_or_buffer) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$2128 [1] = $auto$simplemap.cc:127:simplemap_reduce$2121 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2187' (and_or_buffer) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$137.$and$/usr/local/bin/../share/yosys/techmap.v:434$1298_Y [2] = $techmap\ctrlr.$procmux$164_CMP'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2175' (const_and) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$137.$and$/usr/local/bin/../share/yosys/techmap.v:434$1301_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2179' (and_or_buffer) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$137.$and$/usr/local/bin/../share/yosys/techmap.v:434$1300_Y [2] = $techmap\ctrlr.$procmux$183_CMP'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2127' (and_or_buffer) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$2121 [5] = $techmap\ctrlr.$procmux$183_CMP'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2220' (const_and) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$137.$and$/usr/local/bin/../share/yosys/techmap.v:434$1290_Y [3] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2106' (and_or_buffer) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$2105 [0] = $techmap$techmap\ctrlr.$procmux$137.$and$/usr/local/bin/../share/yosys/techmap.v:434$1291_Y [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2212' (and_or_buffer) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$137.$and$/usr/local/bin/../share/yosys/techmap.v:434$1292_Y [3] = $techmap\ctrlr.$procmux$146_CMP'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2200' (and_or_buffer) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$137.$and$/usr/local/bin/../share/yosys/techmap.v:434$1295_Y [3] = $techmap\ctrlr.$procmux$158_CMP'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2204' (and_or_buffer) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$137.$and$/usr/local/bin/../share/yosys/techmap.v:434$1294_Y [3] = $techmap\ctrlr.$procmux$157_CMP'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2192' (const_and) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$137.$and$/usr/local/bin/../share/yosys/techmap.v:434$1297_Y [3] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2109' (and_or_buffer) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$2105 [3] = $techmap$techmap\ctrlr.$procmux$137.$and$/usr/local/bin/../share/yosys/techmap.v:434$1296_Y [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2188' (const_and) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$137.$and$/usr/local/bin/../share/yosys/techmap.v:434$1298_Y [3] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2110' (and_or_buffer) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$2105 [4] = $techmap$techmap\ctrlr.$procmux$137.$and$/usr/local/bin/../share/yosys/techmap.v:434$1299_Y [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2176' (const_and) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$137.$and$/usr/local/bin/../share/yosys/techmap.v:434$1301_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2180' (const_and) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$137.$and$/usr/local/bin/../share/yosys/techmap.v:434$1300_Y [3] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2111' (00) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$2105 [5] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2115' (and_or_buffer) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$2112 [2] = $techmap$techmap\ctrlr.$procmux$137.$and$/usr/local/bin/../share/yosys/techmap.v:434$1299_Y [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1500' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1497 [1] = \ctrlr.nybsen.STDC [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1502' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1497 [3] = \ctrlr.nybsen.STDC [3]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1486' in module `hd44780_hello'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1514' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1512 [0] = \ctrlr.nybsen.STDC [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1515' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1512 [1] = \ctrlr.nybsen.STDC [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1516' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1512 [2] = \ctrlr.nybsen.STDC [2]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1485' in module `hd44780_hello'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1883' (??0) in module `\hd44780_hello' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$580.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$737_Y [0] = \pwmctr [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1884' (??0) in module `\hd44780_hello' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$580.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$737_Y [1] = \pwmctr [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1885' (??0) in module `\hd44780_hello' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$580.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$737_Y [2] = \pwmctr [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1908' (??0) in module `\hd44780_hello' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$583.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$734_Y [0] = \greenblinkct [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1909' (??0) in module `\hd44780_hello' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$583.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$734_Y [1] = \greenblinkct [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1910' (??0) in module `\hd44780_hello' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$583.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$734_Y [2] = \greenblinkct [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1911' (??0) in module `\hd44780_hello' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$583.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$734_Y [3] = \greenblinkct [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1912' (??0) in module `\hd44780_hello' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$583.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$734_Y [4] = \greenblinkct [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1913' (??0) in module `\hd44780_hello' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$583.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$734_Y [5] = \greenblinkct [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1914' (??0) in module `\hd44780_hello' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$583.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$734_Y [6] = \greenblinkct [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1915' (??0) in module `\hd44780_hello' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$583.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$734_Y [7] = \greenblinkct [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1916' (??0) in module `\hd44780_hello' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$583.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$734_Y [8] = \greenblinkct [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1917' (??0) in module `\hd44780_hello' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$583.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$734_Y [9] = \greenblinkct [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1918' (??0) in module `\hd44780_hello' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$583.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$734_Y [10] = \greenblinkct [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1919' (??0) in module `\hd44780_hello' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$583.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$734_Y [11] = \greenblinkct [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1920' (??0) in module `\hd44780_hello' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$583.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$734_Y [12] = \greenblinkct [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1921' (??0) in module `\hd44780_hello' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$583.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$734_Y [13] = \greenblinkct [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1922' (??0) in module `\hd44780_hello' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$583.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$734_Y [14] = \greenblinkct [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1923' (??0) in module `\hd44780_hello' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$583.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$734_Y [15] = \greenblinkct [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1924' (??0) in module `\hd44780_hello' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$583.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$734_Y [16] = \greenblinkct [16]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1925' (??0) in module `\hd44780_hello' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$583.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$734_Y [17] = \greenblinkct [17]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1926' (??0) in module `\hd44780_hello' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$583.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$734_Y [18] = \greenblinkct [18]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1927' (??0) in module `\hd44780_hello' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$583.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$734_Y [19] = \greenblinkct [19]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1928' (??0) in module `\hd44780_hello' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$583.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$734_Y [20] = \greenblinkct [20]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1929' (??0) in module `\hd44780_hello' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$583.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$734_Y [21] = \greenblinkct [21]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1931' (0?) in module `\hd44780_hello' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$583.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$735_Y [1] = \greenblinkct [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1932' (0?) in module `\hd44780_hello' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$583.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$735_Y [2] = \greenblinkct [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1933' (0?) in module `\hd44780_hello' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$583.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$735_Y [3] = \greenblinkct [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1934' (0?) in module `\hd44780_hello' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$583.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$735_Y [4] = \greenblinkct [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1935' (0?) in module `\hd44780_hello' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$583.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$735_Y [5] = \greenblinkct [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1936' (0?) in module `\hd44780_hello' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$583.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$735_Y [6] = \greenblinkct [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1937' (0?) in module `\hd44780_hello' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$583.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$735_Y [7] = \greenblinkct [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1938' (0?) in module `\hd44780_hello' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$583.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$735_Y [8] = \greenblinkct [8]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1939' (0?) in module `\hd44780_hello' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$583.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$735_Y [9] = \greenblinkct [9]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1940' (0?) in module `\hd44780_hello' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$583.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$735_Y [10] = \greenblinkct [10]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1941' (0?) in module `\hd44780_hello' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$583.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$735_Y [11] = \greenblinkct [11]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1942' (0?) in module `\hd44780_hello' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$583.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$735_Y [12] = \greenblinkct [12]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1943' (0?) in module `\hd44780_hello' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$583.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$735_Y [13] = \greenblinkct [13]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1944' (0?) in module `\hd44780_hello' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$583.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$735_Y [14] = \greenblinkct [14]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1945' (0?) in module `\hd44780_hello' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$583.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$735_Y [15] = \greenblinkct [15]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1946' (0?) in module `\hd44780_hello' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$583.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$735_Y [16] = \greenblinkct [16]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1947' (0?) in module `\hd44780_hello' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$583.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$735_Y [17] = \greenblinkct [17]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1948' (0?) in module `\hd44780_hello' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$583.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$735_Y [18] = \greenblinkct [18]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1949' (0?) in module `\hd44780_hello' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$583.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$735_Y [19] = \greenblinkct [19]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1950' (0?) in module `\hd44780_hello' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$583.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$735_Y [20] = \greenblinkct [20]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1951' (0?) in module `\hd44780_hello' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$583.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$735_Y [21] = \greenblinkct [21]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1960' (??0) in module `\hd44780_hello' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$586.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$731_Y [0] = \ctrlr.cur_addr_reg [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1961' (??0) in module `\hd44780_hello' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$586.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$731_Y [1] = \ctrlr.cur_addr_reg [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1962' (??0) in module `\hd44780_hello' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$586.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$731_Y [2] = \ctrlr.cur_addr_reg [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1963' (??0) in module `\hd44780_hello' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$586.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$731_Y [3] = \ctrlr.cur_addr_reg [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1964' (??0) in module `\hd44780_hello' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$586.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$731_Y [4] = \ctrlr.cur_addr_reg [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1965' (??0) in module `\hd44780_hello' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$586.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$731_Y [5] = \ctrlr.cur_addr_reg [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1966' (??0) in module `\hd44780_hello' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$586.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$731_Y [6] = \ctrlr.cur_addr_reg [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1967' (??0) in module `\hd44780_hello' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$586.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$731_Y [7] = \ctrlr.cur_addr_reg [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1969' (0?) in module `\hd44780_hello' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$586.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$732_Y [1] = \ctrlr.cur_addr_reg [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1970' (0?) in module `\hd44780_hello' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$586.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$732_Y [2] = \ctrlr.cur_addr_reg [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1971' (0?) in module `\hd44780_hello' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$586.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$732_Y [3] = \ctrlr.cur_addr_reg [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1972' (0?) in module `\hd44780_hello' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$586.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$732_Y [4] = \ctrlr.cur_addr_reg [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1973' (0?) in module `\hd44780_hello' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$586.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$732_Y [5] = \ctrlr.cur_addr_reg [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1974' (0?) in module `\hd44780_hello' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$586.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$732_Y [6] = \ctrlr.cur_addr_reg [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1975' (0?) in module `\hd44780_hello' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$586.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$732_Y [7] = \ctrlr.cur_addr_reg [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1977' (0?) in module `\hd44780_hello' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$580.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$738_Y [1] = \pwmctr [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1978' (0?) in module `\hd44780_hello' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$580.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$738_Y [2] = \pwmctr [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1983' (??0) in module `\hd44780_hello' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$595.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$671_Y [0] = \syscon.rst_cnt [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1984' (??0) in module `\hd44780_hello' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$595.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$671_Y [1] = \syscon.rst_cnt [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1985' (??0) in module `\hd44780_hello' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$595.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$671_Y [2] = \syscon.rst_cnt [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1986' (??0) in module `\hd44780_hello' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$595.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$671_Y [3] = \syscon.rst_cnt [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1988' (0?) in module `\hd44780_hello' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$595.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$672_Y [1] = \syscon.rst_cnt [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1989' (0?) in module `\hd44780_hello' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$595.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$672_Y [2] = \syscon.rst_cnt [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1990' (0?) in module `\hd44780_hello' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$595.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$672_Y [3] = \syscon.rst_cnt [3]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1991' (1) in module `\hd44780_hello' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$589.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$689_Y [0] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1992' (0) in module `\hd44780_hello' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$589.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$689_Y [1] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1993' (0) in module `\hd44780_hello' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$589.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$689_Y [2] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1994' (0) in module `\hd44780_hello' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$589.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$689_Y [3] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1995' (101) in module `\hd44780_hello' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$589.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$690_Y [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1996' (011) in module `\hd44780_hello' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$589.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$690_Y [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1997' (011) in module `\hd44780_hello' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$589.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$690_Y [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1998' (011) in module `\hd44780_hello' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$589.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$690_Y [3] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1999' (?0) in module `\hd44780_hello' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$589.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$691_Y [0] = \ctrlr.nybsen.STDC [0]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2003' (1) in module `\hd44780_hello' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$592.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$686_Y [0] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2004' (0) in module `\hd44780_hello' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$592.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$686_Y [1] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2005' (0) in module `\hd44780_hello' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$592.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$686_Y [2] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2006' (0) in module `\hd44780_hello' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$592.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$686_Y [3] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2007' (0) in module `\hd44780_hello' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$592.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$686_Y [4] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2008' (0) in module `\hd44780_hello' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$592.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$686_Y [5] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2009' (0) in module `\hd44780_hello' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$592.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$686_Y [6] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2010' (0) in module `\hd44780_hello' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$592.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$686_Y [7] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2011' (0) in module `\hd44780_hello' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$592.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$686_Y [8] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2012' (0) in module `\hd44780_hello' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$592.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$686_Y [9] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2013' (0) in module `\hd44780_hello' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$592.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$686_Y [10] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2014' (0) in module `\hd44780_hello' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$592.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$686_Y [11] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2015' (0) in module `\hd44780_hello' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$592.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$686_Y [12] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2016' (0) in module `\hd44780_hello' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$592.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$686_Y [13] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2017' (0) in module `\hd44780_hello' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$592.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$686_Y [14] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2018' (0) in module `\hd44780_hello' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$592.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$686_Y [15] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2019' (0) in module `\hd44780_hello' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$592.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$686_Y [16] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2020' (0) in module `\hd44780_hello' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$592.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$686_Y [17] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2021' (0) in module `\hd44780_hello' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$592.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$686_Y [18] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2022' (0) in module `\hd44780_hello' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$592.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$686_Y [19] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2023' (101) in module `\hd44780_hello' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$592.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$687_Y [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2024' (011) in module `\hd44780_hello' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$592.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$687_Y [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2025' (011) in module `\hd44780_hello' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$592.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$687_Y [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2026' (011) in module `\hd44780_hello' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$592.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$687_Y [3] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2027' (011) in module `\hd44780_hello' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$592.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$687_Y [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2028' (011) in module `\hd44780_hello' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$592.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$687_Y [5] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2029' (011) in module `\hd44780_hello' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$592.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$687_Y [6] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2030' (011) in module `\hd44780_hello' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$592.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$687_Y [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2031' (011) in module `\hd44780_hello' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$592.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$687_Y [8] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2032' (011) in module `\hd44780_hello' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$592.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$687_Y [9] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2033' (011) in module `\hd44780_hello' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$592.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$687_Y [10] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2034' (011) in module `\hd44780_hello' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$592.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$687_Y [11] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2035' (011) in module `\hd44780_hello' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$592.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$687_Y [12] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2036' (011) in module `\hd44780_hello' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$592.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$687_Y [13] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2037' (011) in module `\hd44780_hello' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$592.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$687_Y [14] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2038' (011) in module `\hd44780_hello' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$592.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$687_Y [15] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2039' (011) in module `\hd44780_hello' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$592.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$687_Y [16] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2040' (011) in module `\hd44780_hello' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$592.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$687_Y [17] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2041' (011) in module `\hd44780_hello' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$592.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$687_Y [18] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2042' (011) in module `\hd44780_hello' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$592.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$687_Y [19] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2043' (?0) in module `\hd44780_hello' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$592.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$688_Y [0] = \ctrlr.stimey.st_count [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1251' (01?) in module `\hd44780_hello' with constant driver `$techmap\ctrlr.$procmux$152_Y [1] = $auto$simplemap.cc:168:logic_reduce$1344'.

7.14.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1548' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1750'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1546 [1] = $auto$simplemap.cc:127:simplemap_reduce$1748 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1548' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1821' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1547'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1820 [0] = $auto$simplemap.cc:127:simplemap_reduce$1546 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1821' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1272' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1311'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1268 [2] = $auto$simplemap.cc:250:simplemap_eqne$1307 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1272' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1273' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1312'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1268 [3] = $auto$simplemap.cc:250:simplemap_eqne$1307 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1273' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1255' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1309'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1253 [0] = $auto$simplemap.cc:250:simplemap_eqne$1307 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1255' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1258' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1312'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1253 [3] = $auto$simplemap.cc:250:simplemap_eqne$1307 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1258' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1234' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1256'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1231 [1] = $auto$simplemap.cc:250:simplemap_eqne$1253 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1234' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1236' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1312'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1231 [3] = $auto$simplemap.cc:250:simplemap_eqne$1307 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1236' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1218' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1309'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1216 [0] = $auto$simplemap.cc:250:simplemap_eqne$1307 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1218' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1221' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1312'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1216 [3] = $auto$simplemap.cc:250:simplemap_eqne$1307 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1221' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1210' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1277'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1209 [0] = $auto$simplemap.cc:127:simplemap_reduce$1276 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1210' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1206' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1312'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1201 [3] = $auto$simplemap.cc:250:simplemap_eqne$1307 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1206' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1186' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1311'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1182 [2] = $auto$simplemap.cc:250:simplemap_eqne$1307 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1186' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1185' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1256'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1182 [1] = $auto$simplemap.cc:250:simplemap_eqne$1253 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1185' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1184' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1309'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1182 [0] = $auto$simplemap.cc:250:simplemap_eqne$1307 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1184' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1171' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1311'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1167 [2] = $auto$simplemap.cc:250:simplemap_eqne$1307 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1171' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1170' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1256'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1167 [1] = $auto$simplemap.cc:250:simplemap_eqne$1253 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1170' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1156' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1311'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1152 [2] = $auto$simplemap.cc:250:simplemap_eqne$1307 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1156' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1154' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1309'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1152 [0] = $auto$simplemap.cc:250:simplemap_eqne$1307 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1154' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1149' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1198'.
    Redirecting output \Y: $techmap\ctrlr.$procmux$166_Y [1] = $techmap\ctrlr.$procmux$160_Y [1]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1149' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1142' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1277'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1141 [0] = $auto$simplemap.cc:127:simplemap_reduce$1276 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1142' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1137' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1311'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1133 [2] = $auto$simplemap.cc:250:simplemap_eqne$1307 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1137' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1120' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1256'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1117 [1] = $auto$simplemap.cc:250:simplemap_eqne$1253 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1120' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1119' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1309'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1117 [0] = $auto$simplemap.cc:250:simplemap_eqne$1307 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1119' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1112' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1127'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1110 [1] = $auto$simplemap.cc:127:simplemap_reduce$1125 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1112' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1105' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1256'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1102 [1] = $auto$simplemap.cc:250:simplemap_eqne$1253 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1105' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1097' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1127'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1095 [1] = $auto$simplemap.cc:127:simplemap_reduce$1125 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1097' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1089' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1309'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1087 [0] = $auto$simplemap.cc:250:simplemap_eqne$1307 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1089' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:177:logic_reduce$1083' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1127'.
    Redirecting output \Y: $auto$simplemap.cc:168:logic_reduce$1081 [1] = $auto$simplemap.cc:127:simplemap_reduce$1125 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:177:logic_reduce$1083' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:177:logic_reduce$1082' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1277'.
    Redirecting output \Y: $auto$simplemap.cc:168:logic_reduce$1081 [0] = $auto$simplemap.cc:127:simplemap_reduce$1276 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:177:logic_reduce$1082' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2177' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2178'.
    Redirecting output \Y: $techmap$techmap\ctrlr.$procmux$137.$and$/usr/local/bin/../share/yosys/techmap.v:434$1300_Y [0] = $techmap$techmap\ctrlr.$procmux$137.$and$/usr/local/bin/../share/yosys/techmap.v:434$1300_Y [1]
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2177' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$940' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$981'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$936 [2] = $auto$simplemap.cc:250:simplemap_eqne$977 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$940' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$925' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$979'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$923 [0] = $auto$simplemap.cc:250:simplemap_eqne$977 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$925' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$913' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$926'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$910 [1] = $auto$simplemap.cc:250:simplemap_eqne$923 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$913' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$899' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$979'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$897 [0] = $auto$simplemap.cc:250:simplemap_eqne$977 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$899' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:177:logic_reduce$893' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$944'.
    Redirecting output \Y: $auto$simplemap.cc:168:logic_reduce$892 = $auto$simplemap.cc:127:simplemap_reduce$943
    Removing $_OR_ cell `$auto$simplemap.cc:177:logic_reduce$893' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1788' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1750'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1786 [1] = $auto$simplemap.cc:127:simplemap_reduce$1748 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1788' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1530' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1521'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1528 [1] = $auto$simplemap.cc:127:simplemap_reduce$1520 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1530' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1728' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1750'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1726 [1] = $auto$simplemap.cc:127:simplemap_reduce$1748 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1728' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2002' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1517'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$589.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$691_Y [3] = $auto$simplemap.cc:250:simplemap_eqne$1512 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2002' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2108' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2228'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2105 [2] = $auto$simplemap.cc:127:simplemap_reduce$2225 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2108' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2001' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1501'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$589.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$691_Y [2] = $auto$simplemap.cc:250:simplemap_eqne$1497 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2001' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:37:simplemap_not$682' is identical to cell `$auto$simplemap.cc:37:simplemap_not$1907'.
    Redirecting output \Y: \led_g_outwire = $techmap$auto$alumacc.cc:474:replace_alu$583.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$733_Y [21]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$682' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:37:simplemap_not$683' is identical to cell `$auto$simplemap.cc:37:simplemap_not$1906'.
    Redirecting output \Y: \led_r_outwire = $techmap$auto$alumacc.cc:474:replace_alu$583.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$733_Y [20]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$683' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:37:simplemap_not$684' is identical to cell `$auto$simplemap.cc:37:simplemap_not$1905'.
    Redirecting output \Y: $not$hd44780_hello.v:273$81_Y = $techmap$auto$alumacc.cc:474:replace_alu$583.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$733_Y [19]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$684' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:37:simplemap_not$685' is identical to cell `$auto$simplemap.cc:37:simplemap_not$1904'.
    Redirecting output \Y: $not$hd44780_hello.v:275$82_Y = $techmap$auto$alumacc.cc:474:replace_alu$583.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$733_Y [18]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$685' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1540' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2227'.
    Redirecting output \Y: $techmap$techmap\ctrlr.$procmux$330.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$827_Y = $auto$simplemap.cc:127:simplemap_reduce$2225 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1540' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:37:simplemap_not$669' is identical to cell `$auto$simplemap.cc:37:simplemap_not$1982'.
    Redirecting output \Y: \syscon_reset = $techmap$auto$alumacc.cc:474:replace_alu$595.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$670_Y [3]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$669' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1278' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1317'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1276 [1] = $auto$simplemap.cc:127:simplemap_reduce$1315 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1278' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1241' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1263'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1239 [1] = $auto$simplemap.cc:127:simplemap_reduce$1261 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1241' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1226' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1263'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1224 [1] = $auto$simplemap.cc:127:simplemap_reduce$1261 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1226' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1225' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1316'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1224 [0] = $auto$simplemap.cc:127:simplemap_reduce$1315 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1225' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1211' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1263'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1209 [1] = $auto$simplemap.cc:127:simplemap_reduce$1261 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1211' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1191' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1262'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1190 [0] = $auto$simplemap.cc:127:simplemap_reduce$1261 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1191' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1177' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1192'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1175 [1] = $auto$simplemap.cc:127:simplemap_reduce$1190 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1177' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1176' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1240'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1175 [0] = $auto$simplemap.cc:127:simplemap_reduce$1239 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1176' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1162' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1192'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1160 [1] = $auto$simplemap.cc:127:simplemap_reduce$1190 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1162' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1161' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1316'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1160 [0] = $auto$simplemap.cc:127:simplemap_reduce$1315 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1161' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1143' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1192'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1141 [1] = $auto$simplemap.cc:127:simplemap_reduce$1190 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1143' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1126' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1262'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1125 [0] = $auto$simplemap.cc:127:simplemap_reduce$1261 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1126' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1111' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1240'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1110 [0] = $auto$simplemap.cc:127:simplemap_reduce$1239 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1111' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1096' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1316'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1095 [0] = $auto$simplemap.cc:127:simplemap_reduce$1315 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1096' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1791' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1753'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1790 = $auto$simplemap.cc:127:simplemap_reduce$1752
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1791' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2143' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2159'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2137 [5] = $auto$simplemap.cc:127:simplemap_reduce$2153 [5]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2143' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$905' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$985'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$904 = $auto$simplemap.cc:127:simplemap_reduce$984
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$905' from module `\hd44780_hello'.
Removed a total of 65 cells.

7.14.4. Executing OPT_RMDFF pass (remove dff with constant values).

7.14.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hd44780_hello..
  removing unused `\SB_CARRY' cell `$auto$alumacc.cc:474:replace_alu$586.slice[7].carry'.
  removing unused `\SB_CARRY' cell `$auto$alumacc.cc:474:replace_alu$580.slice[2].carry'.
  removing unused `\SB_CARRY' cell `$auto$alumacc.cc:474:replace_alu$592.slice[19].carry'.
  removing unused `$_DFF_P_' cell `$auto$simplemap.cc:420:simplemap_dff$754'.
  removing unused `$_DFF_P_' cell `$auto$simplemap.cc:420:simplemap_dff$753'.
  removing unused `\SB_CARRY' cell `$auto$alumacc.cc:474:replace_alu$583.slice[21].carry'.
  removing unused `\SB_CARRY' cell `$auto$alumacc.cc:474:replace_alu$595.slice[3].carry'.
  removing unused `\SB_CARRY' cell `$auto$alumacc.cc:474:replace_alu$589.slice[3].carry'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1059'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1060'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1075'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1076'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:206:simplemap_lognot$1346'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:206:simplemap_lognot$1511'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:206:simplemap_lognot$1526'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1536'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1537'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1538'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1886'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1887'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1888'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1889'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1890'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1891'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1892'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1893'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1894'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1895'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1896'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1897'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1898'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1899'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1900'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1901'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1902'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1903'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$1930'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1952'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1953'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1954'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1955'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1956'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1957'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1958'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1959'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$1968'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$1976'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1979'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1980'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1981'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$1987'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$2000'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$2044'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$2045'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$2046'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$2047'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$2048'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$2049'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$2050'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$2051'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$2052'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$2053'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$2054'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$2055'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$2056'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$2057'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$2058'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$2059'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$2060'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$2061'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$2062'.
  removed 352 unused temporary wires.
Removed 147 unused cells and 677 unused wires.

7.14.6. Rerunning OPT passes. (Removed registers in this run.)

7.14.7. Running ICE40 specific optimizations.
Optimized away SB_CARRY cell hd44780_hello.$auto$alumacc.cc:474:replace_alu$580.slice[0].carry: CO=\pwmctr [0]
Optimized away SB_CARRY cell hd44780_hello.$auto$alumacc.cc:474:replace_alu$583.slice[0].carry: CO=\greenblinkct [0]
Optimized away SB_CARRY cell hd44780_hello.$auto$alumacc.cc:474:replace_alu$586.slice[0].carry: CO=\ctrlr.cur_addr_reg [0]
Optimized away SB_CARRY cell hd44780_hello.$auto$alumacc.cc:474:replace_alu$589.slice[0].carry: CO=\ctrlr.nybsen.STDC [0]
Optimized away SB_CARRY cell hd44780_hello.$auto$alumacc.cc:474:replace_alu$592.slice[0].carry: CO=\ctrlr.stimey.st_count [0]
Optimized away SB_CARRY cell hd44780_hello.$auto$alumacc.cc:474:replace_alu$595.slice[0].carry: CO=\syscon.rst_cnt [0]
Mapping SB_LUT4 cell hd44780_hello.$auto$alumacc.cc:474:replace_alu$580.slice[1].adder back to logic.
Mapping SB_LUT4 cell hd44780_hello.$auto$alumacc.cc:474:replace_alu$583.slice[1].adder back to logic.
Mapping SB_LUT4 cell hd44780_hello.$auto$alumacc.cc:474:replace_alu$586.slice[1].adder back to logic.
Mapping SB_LUT4 cell hd44780_hello.$auto$alumacc.cc:474:replace_alu$589.slice[1].adder back to logic.
Mapping SB_LUT4 cell hd44780_hello.$auto$alumacc.cc:474:replace_alu$592.slice[1].adder back to logic.
Mapping SB_LUT4 cell hd44780_hello.$auto$alumacc.cc:474:replace_alu$595.slice[1].adder back to logic.

7.14.8. Executing OPT_EXPR pass (perform const folding).
Setting undriven signal in hd44780_hello to undef: \ctrlr.read_data_reg [14]
Setting undriven signal in hd44780_hello to undef: \ctrlr.read_data_reg [15]
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2287' (100) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2279 [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2286' (010) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2279 [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2292' (010) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2288 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2285' (010) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2279 [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2284' (100) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2279 [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2291' (100) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2288 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2283' (010) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2279 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2282' (100) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2279 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2290' (100) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2288 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2281' (100) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2279 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2280' (010) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2279 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2289' (010) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2288 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2294' (01?) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2293 [0] = \ctrlr.cur_addr_reg [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2343' (010) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2336 [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2344' (100) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2336 [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2349' (010) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2345 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2342' (010) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2336 [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2341' (100) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2336 [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2348' (100) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2345 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2337' (010) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2336 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2338' (100) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2336 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2346' (010) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2345 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2340' (010) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2336 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2339' (100) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2336 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2347' (100) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2345 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2351' (01?) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2350 [0] = \syscon.rst_cnt [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2325' (100) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2317 [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2324' (010) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2317 [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2330' (01?) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2326 [3] = \ctrlr.stimey.st_count [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2322' (100) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2317 [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2323' (010) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2317 [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2333' (??1) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2331 [1] = \ctrlr.stimey.st_count [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2321' (010) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2317 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2320' (100) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2317 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2319' (100) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2317 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2318' (010) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2317 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2327' (01?) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2326 [0] = \ctrlr.stimey.st_count [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2332' (??1) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2331 [0] = $auto$simplemap.cc:309:simplemap_lut$2326 [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2306' (100) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2298 [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2305' (010) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2298 [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2311' (01?) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2307 [3] = \ctrlr.nybsen.STDC [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2304' (010) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2298 [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2303' (100) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2298 [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2314' (??1) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2312 [1] = \ctrlr.nybsen.STDC [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2302' (010) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2298 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2301' (100) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2298 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2300' (100) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2298 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2299' (010) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2298 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2308' (01?) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2307 [0] = \ctrlr.nybsen.STDC [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2313' (??1) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2312 [0] = $auto$simplemap.cc:309:simplemap_lut$2307 [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2268' (100) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2260 [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2267' (010) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2260 [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2273' (010) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2269 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2266' (010) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2260 [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2265' (100) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2260 [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2272' (100) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2269 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2264' (010) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2260 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2263' (100) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2260 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2271' (100) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2269 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2262' (100) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2260 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2261' (010) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2260 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2270' (010) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2269 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2275' (01?) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2274 [0] = \greenblinkct [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2249' (100) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2241 [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2248' (010) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2241 [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2254' (010) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2250 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2247' (010) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2241 [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2246' (100) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2241 [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2253' (100) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2250 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2245' (010) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2241 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2244' (100) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2241 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2252' (100) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2250 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2243' (100) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2241 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2242' (010) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2241 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2251' (010) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2250 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2256' (01?) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2255 [0] = \pwmctr [1]'.

7.14.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:311:simplemap_lut$2310' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$2309'.
    Redirecting output \Y: $auto$simplemap.cc:309:simplemap_lut$2307 [2] = $auto$simplemap.cc:309:simplemap_lut$2307 [1]
    Removing $_NOT_ cell `$auto$simplemap.cc:311:simplemap_lut$2310' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:311:simplemap_lut$2329' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$2328'.
    Redirecting output \Y: $auto$simplemap.cc:309:simplemap_lut$2326 [2] = $auto$simplemap.cc:309:simplemap_lut$2326 [1]
    Removing $_NOT_ cell `$auto$simplemap.cc:311:simplemap_lut$2329' from module `\hd44780_hello'.
Removed a total of 2 cells.

7.14.10. Executing OPT_RMDFF pass (remove dff with constant values).

7.14.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hd44780_hello..
  removed 14 unused temporary wires.
Removed 147 unused cells and 691 unused wires.

7.14.12. Rerunning OPT passes. (Removed registers in this run.)

7.14.13. Running ICE40 specific optimizations.

7.14.14. Executing OPT_EXPR pass (perform const folding).

7.14.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hd44780_hello'.
Removed a total of 0 cells.

7.14.16. Executing OPT_RMDFF pass (remove dff with constant values).

7.14.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hd44780_hello..
Removed 147 unused cells and 691 unused wires.

7.14.18. Finished OPT passes. (There is nothing left to do.)

7.15. Executing DFFSR2DFF pass (mapping DFFSR cells to simpler FFs).

7.16. Executing DFF2DFFE pass (transform $dff to $dffe where applicable).
Selected cell types for direct conversion:
  $_DFF_PP1_ -> $__DFFE_PP1
  $_DFF_PP0_ -> $__DFFE_PP0
  $_DFF_PN1_ -> $__DFFE_PN1
  $_DFF_PN0_ -> $__DFFE_PN0
  $_DFF_NP1_ -> $__DFFE_NP1
  $_DFF_NP0_ -> $__DFFE_NP0
  $_DFF_NN1_ -> $__DFFE_NN1
  $_DFF_NN0_ -> $__DFFE_NN0
  $_DFF_N_ -> $_DFFE_NP_
  $_DFF_P_ -> $_DFFE_PP_
Transforming FF to FF+Enable cells in module hd44780_hello:
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1347 to $_DFFE_PP_ for $techmap\ctrlr.stimey.$0\st_count[19:0] [0] -> \ctrlr.stimey.st_count [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1348 to $_DFFE_PP_ for $techmap\ctrlr.stimey.$0\st_count[19:0] [1] -> \ctrlr.stimey.st_count [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1349 to $_DFFE_PP_ for $techmap\ctrlr.stimey.$0\st_count[19:0] [2] -> \ctrlr.stimey.st_count [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1350 to $_DFFE_PP_ for $techmap\ctrlr.stimey.$0\st_count[19:0] [3] -> \ctrlr.stimey.st_count [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1351 to $_DFFE_PP_ for $techmap\ctrlr.stimey.$0\st_count[19:0] [4] -> \ctrlr.stimey.st_count [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1352 to $_DFFE_PP_ for $techmap\ctrlr.stimey.$0\st_count[19:0] [5] -> \ctrlr.stimey.st_count [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1353 to $_DFFE_PP_ for $techmap\ctrlr.stimey.$0\st_count[19:0] [6] -> \ctrlr.stimey.st_count [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1354 to $_DFFE_PP_ for $techmap\ctrlr.stimey.$0\st_count[19:0] [7] -> \ctrlr.stimey.st_count [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1355 to $_DFFE_PP_ for $techmap\ctrlr.stimey.$0\st_count[19:0] [8] -> \ctrlr.stimey.st_count [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1356 to $_DFFE_PP_ for $techmap\ctrlr.stimey.$0\st_count[19:0] [9] -> \ctrlr.stimey.st_count [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1357 to $_DFFE_PP_ for $techmap\ctrlr.stimey.$0\st_count[19:0] [10] -> \ctrlr.stimey.st_count [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1358 to $_DFFE_PP_ for $techmap\ctrlr.stimey.$0\st_count[19:0] [11] -> \ctrlr.stimey.st_count [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1359 to $_DFFE_PP_ for $techmap\ctrlr.stimey.$0\st_count[19:0] [12] -> \ctrlr.stimey.st_count [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1360 to $_DFFE_PP_ for $techmap\ctrlr.stimey.$0\st_count[19:0] [13] -> \ctrlr.stimey.st_count [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1361 to $_DFFE_PP_ for $techmap\ctrlr.stimey.$0\st_count[19:0] [14] -> \ctrlr.stimey.st_count [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1362 to $_DFFE_PP_ for $techmap\ctrlr.stimey.$0\st_count[19:0] [15] -> \ctrlr.stimey.st_count [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1363 to $_DFFE_PP_ for $techmap\ctrlr.stimey.$0\st_count[19:0] [16] -> \ctrlr.stimey.st_count [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1364 to $_DFFE_PP_ for $techmap\ctrlr.stimey.$0\st_count[19:0] [17] -> \ctrlr.stimey.st_count [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1365 to $_DFFE_PP_ for $techmap\ctrlr.stimey.$0\st_count[19:0] [18] -> \ctrlr.stimey.st_count [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1366 to $_DFFE_PP_ for $techmap\ctrlr.stimey.$0\st_count[19:0] [19] -> \ctrlr.stimey.st_count [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1367 to $_DFFE_PP_ for $techmap\ctrlr.stimey.$0\busy_reg[0:0] -> \ctrlr.stimey.busy_reg.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1455 to $_DFFE_PP_ for $techmap\ctrlr.nybsen.$0\o_lcd_reg[3:0] [0] -> \ctrlr.nybsen.o_lcd_reg [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1456 to $_DFFE_PP_ for $techmap\ctrlr.nybsen.$0\o_lcd_reg[3:0] [1] -> \ctrlr.nybsen.o_lcd_reg [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1457 to $_DFFE_PP_ for $techmap\ctrlr.nybsen.$0\o_lcd_reg[3:0] [2] -> \ctrlr.nybsen.o_lcd_reg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1458 to $_DFFE_PP_ for $techmap\ctrlr.nybsen.$0\o_lcd_reg[3:0] [3] -> \ctrlr.nybsen.o_lcd_reg [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1459 to $_DFFE_PP_ for $techmap\ctrlr.nybsen.$0\rs_reg[0:0] -> \ctrlr.nybsen.rs_reg.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1460 to $_DFFE_PP_ for $techmap\ctrlr.nybsen.$0\e_reg[0:0] -> \ctrlr.nybsen.e_reg.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1461 to $_DFFE_PP_ for $techmap\ctrlr.nybsen.$0\STDC[3:0] [0] -> \ctrlr.nybsen.STDC [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1462 to $_DFFE_PP_ for $techmap\ctrlr.nybsen.$0\STDC[3:0] [1] -> \ctrlr.nybsen.STDC [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1463 to $_DFFE_PP_ for $techmap\ctrlr.nybsen.$0\STDC[3:0] [2] -> \ctrlr.nybsen.STDC [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1464 to $_DFFE_PP_ for $techmap\ctrlr.nybsen.$0\STDC[3:0] [3] -> \ctrlr.nybsen.STDC [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1465 to $_DFFE_PP_ for $techmap\ctrlr.nybsen.$0\busy_reg[0:0] -> \ctrlr.nybsen.busy_reg.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$665 to $_DFFE_PP_ for $techmap\syscon.$0\rst_cnt[3:0] [0] -> \syscon.rst_cnt [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$666 to $_DFFE_PP_ for $techmap\syscon.$0\rst_cnt[3:0] [1] -> \syscon.rst_cnt [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$667 to $_DFFE_PP_ for $techmap\syscon.$0\rst_cnt[3:0] [2] -> \syscon.rst_cnt [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$701 to $_DFFE_PP_ for $0\greenblinkct[21:0] [1] -> \greenblinkct [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$723 to $_DFFE_PP_ for $0\logan_strobe_reg[0:0] -> \logan_strobe_reg.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$728 to $_DFFE_PP_ for $0\pwmctr[2:0] [1] -> \pwmctr [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$739 to $_DFFE_PP_ for $techmap\ctrlr.$0\read_data_reg[15:0] [0] -> \ctrlr.read_data_reg [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$740 to $_DFFE_PP_ for $techmap\ctrlr.$0\read_data_reg[15:0] [1] -> \ctrlr.read_data_reg [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$741 to $_DFFE_PP_ for $techmap\ctrlr.$0\read_data_reg[15:0] [2] -> \ctrlr.read_data_reg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$742 to $_DFFE_PP_ for $techmap\ctrlr.$0\read_data_reg[15:0] [3] -> \ctrlr.read_data_reg [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$743 to $_DFFE_PP_ for $techmap\ctrlr.$0\read_data_reg[15:0] [4] -> \ctrlr.read_data_reg [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$744 to $_DFFE_PP_ for $techmap\ctrlr.$0\read_data_reg[15:0] [5] -> \ctrlr.read_data_reg [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$745 to $_DFFE_PP_ for $techmap\ctrlr.$0\read_data_reg[15:0] [6] -> \ctrlr.read_data_reg [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$746 to $_DFFE_PP_ for $techmap\ctrlr.$0\read_data_reg[15:0] [7] -> \ctrlr.read_data_reg [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$747 to $_DFFE_PP_ for $techmap\ctrlr.$0\read_data_reg[15:0] [8] -> \ctrlr.read_data_reg [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$748 to $_DFFE_PP_ for $techmap\ctrlr.$0\read_data_reg[15:0] [9] -> \ctrlr.read_data_reg [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$749 to $_DFFE_PP_ for $techmap\ctrlr.$0\read_data_reg[15:0] [10] -> \ctrlr.read_data_reg [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$750 to $_DFFE_PP_ for $techmap\ctrlr.$0\read_data_reg[15:0] [11] -> \ctrlr.read_data_reg [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$751 to $_DFFE_PP_ for $techmap\ctrlr.$0\read_data_reg[15:0] [12] -> \ctrlr.read_data_reg [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$752 to $_DFFE_PP_ for $techmap\ctrlr.$0\read_data_reg[15:0] [13] -> \ctrlr.read_data_reg [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$759 to $_DFFE_PP_ for $techmap\ctrlr.$0\cur_addr_reg[7:0] [0] -> \ctrlr.cur_addr_reg [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$760 to $_DFFE_PP_ for $techmap\ctrlr.$0\cur_addr_reg[7:0] [1] -> \ctrlr.cur_addr_reg [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$761 to $_DFFE_PP_ for $techmap\ctrlr.$0\cur_addr_reg[7:0] [2] -> \ctrlr.cur_addr_reg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$762 to $_DFFE_PP_ for $techmap\ctrlr.$0\cur_addr_reg[7:0] [3] -> \ctrlr.cur_addr_reg [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$763 to $_DFFE_PP_ for $techmap\ctrlr.$0\cur_addr_reg[7:0] [4] -> \ctrlr.cur_addr_reg [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$764 to $_DFFE_PP_ for $techmap\ctrlr.$0\cur_addr_reg[7:0] [5] -> \ctrlr.cur_addr_reg [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$765 to $_DFFE_PP_ for $techmap\ctrlr.$0\cur_addr_reg[7:0] [6] -> \ctrlr.cur_addr_reg [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$766 to $_DFFE_PP_ for $techmap\ctrlr.$0\cur_addr_reg[7:0] [7] -> \ctrlr.cur_addr_reg [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$767 to $_DFFE_PP_ for $techmap\ctrlr.$0\timer_stb_reg[0:0] -> \ctrlr.timer_stb_reg.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$768 to $_DFFE_PP_ for $techmap\ctrlr.$0\time_len[19:0] [0] -> \ctrlr.time_len [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$769 to $_DFFE_PP_ for $techmap\ctrlr.$0\time_len[19:0] [1] -> \ctrlr.time_len [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$770 to $_DFFE_PP_ for $techmap\ctrlr.$0\time_len[19:0] [2] -> \ctrlr.time_len [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$771 to $_DFFE_PP_ for $techmap\ctrlr.$0\time_len[19:0] [3] -> \ctrlr.time_len [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$772 to $_DFFE_PP_ for $techmap\ctrlr.$0\time_len[19:0] [4] -> \ctrlr.time_len [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$773 to $_DFFE_PP_ for $techmap\ctrlr.$0\time_len[19:0] [5] -> \ctrlr.time_len [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$774 to $_DFFE_PP_ for $techmap\ctrlr.$0\time_len[19:0] [6] -> \ctrlr.time_len [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$775 to $_DFFE_PP_ for $techmap\ctrlr.$0\time_len[19:0] [7] -> \ctrlr.time_len [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$776 to $_DFFE_PP_ for $techmap\ctrlr.$0\time_len[19:0] [8] -> \ctrlr.time_len [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$777 to $_DFFE_PP_ for $techmap\ctrlr.$0\time_len[19:0] [9] -> \ctrlr.time_len [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$778 to $_DFFE_PP_ for $techmap\ctrlr.$0\time_len[19:0] [10] -> \ctrlr.time_len [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$779 to $_DFFE_PP_ for $techmap\ctrlr.$0\time_len[19:0] [11] -> \ctrlr.time_len [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$780 to $_DFFE_PP_ for $techmap\ctrlr.$0\time_len[19:0] [12] -> \ctrlr.time_len [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$781 to $_DFFE_PP_ for $techmap\ctrlr.$0\time_len[19:0] [13] -> \ctrlr.time_len [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$782 to $_DFFE_PP_ for $techmap\ctrlr.$0\time_len[19:0] [14] -> \ctrlr.time_len [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$783 to $_DFFE_PP_ for $techmap\ctrlr.$0\time_len[19:0] [15] -> \ctrlr.time_len [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$784 to $_DFFE_PP_ for $techmap\ctrlr.$0\time_len[19:0] [16] -> \ctrlr.time_len [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$785 to $_DFFE_PP_ for $techmap\ctrlr.$0\time_len[19:0] [17] -> \ctrlr.time_len [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$786 to $_DFFE_PP_ for $techmap\ctrlr.$0\time_len[19:0] [18] -> \ctrlr.time_len [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$787 to $_DFFE_PP_ for $techmap\ctrlr.$0\time_len[19:0] [19] -> \ctrlr.time_len [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$788 to $_DFFE_PP_ for $techmap\ctrlr.$0\ns_nybbin[3:0] [0] -> \ctrlr.ns_nybbin [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$789 to $_DFFE_PP_ for $techmap\ctrlr.$0\ns_nybbin[3:0] [1] -> \ctrlr.ns_nybbin [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$790 to $_DFFE_PP_ for $techmap\ctrlr.$0\ns_nybbin[3:0] [2] -> \ctrlr.ns_nybbin [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$791 to $_DFFE_PP_ for $techmap\ctrlr.$0\ns_nybbin[3:0] [3] -> \ctrlr.ns_nybbin [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$792 to $_DFFE_PP_ for $techmap\ctrlr.$0\ns_ststrobe[0:0] -> \ctrlr.ns_ststrobe.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$793 to $_DFFE_PP_ for $techmap\ctrlr.$0\lcd_byte_reg[7:0] [0] -> \ctrlr.lcd_byte_reg [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$794 to $_DFFE_PP_ for $techmap\ctrlr.$0\lcd_byte_reg[7:0] [1] -> \ctrlr.lcd_byte_reg [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$795 to $_DFFE_PP_ for $techmap\ctrlr.$0\lcd_byte_reg[7:0] [2] -> \ctrlr.lcd_byte_reg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$796 to $_DFFE_PP_ for $techmap\ctrlr.$0\lcd_byte_reg[7:0] [3] -> \ctrlr.lcd_byte_reg [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$797 to $_DFFE_PP_ for $techmap\ctrlr.$0\lcd_byte_reg[7:0] [4] -> \ctrlr.lcd_byte_reg [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$798 to $_DFFE_PP_ for $techmap\ctrlr.$0\lcd_byte_reg[7:0] [5] -> \ctrlr.lcd_byte_reg [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$799 to $_DFFE_PP_ for $techmap\ctrlr.$0\lcd_byte_reg[7:0] [6] -> \ctrlr.lcd_byte_reg [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$800 to $_DFFE_PP_ for $techmap\ctrlr.$0\lcd_byte_reg[7:0] [7] -> \ctrlr.lcd_byte_reg [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$801 to $_DFFE_PP_ for $techmap\ctrlr.$0\lcd_rs_reg[0:0] -> \ctrlr.lcd_rs_reg.

7.17. Executing TECHMAP pass (map to technology primitives).

7.17.1. Executing Verilog-2005 frontend.
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Successfully finished Verilog frontend.
Mapping hd44780_hello.$auto$simplemap.cc:420:simplemap_dff$739 using \$_DFFE_PP_.
Mapping hd44780_hello.$auto$simplemap.cc:420:simplemap_dff$740 using \$_DFFE_PP_.
Mapping hd44780_hello.$auto$simplemap.cc:420:simplemap_dff$741 using \$_DFFE_PP_.
Mapping hd44780_hello.$auto$simplemap.cc:420:simplemap_dff$742 using \$_DFFE_PP_.
Mapping hd44780_hello.$auto$simplemap.cc:420:simplemap_dff$743 using \$_DFFE_PP_.
Mapping hd44780_hello.$auto$simplemap.cc:420:simplemap_dff$765 using \$_DFFE_PP_.
Mapping hd44780_hello.$auto$simplemap.cc:420:simplemap_dff$764 using \$_DFFE_PP_.
Mapping hd44780_hello.$auto$simplemap.cc:420:simplemap_dff$763 using \$_DFFE_PP_.
Mapping hd44780_hello.$auto$simplemap.cc:420:simplemap_dff$762 using \$_DFFE_PP_.
Mapping hd44780_hello.$auto$simplemap.cc:420:simplemap_dff$761 using \$_DFFE_PP_.
Mapping hd44780_hello.$auto$simplemap.cc:420:simplemap_dff$760 using \$_DFFE_PP_.
Mapping hd44780_hello.$auto$simplemap.cc:420:simplemap_dff$759 using \$_DFFE_PP_.
Mapping hd44780_hello.$auto$simplemap.cc:420:simplemap_dff$781 using \$_DFFE_PP_.
Mapping hd44780_hello.$auto$simplemap.cc:420:simplemap_dff$780 using \$_DFFE_PP_.
Mapping hd44780_hello.$auto$simplemap.cc:420:simplemap_dff$779 using \$_DFFE_PP_.
Mapping hd44780_hello.$auto$simplemap.cc:420:simplemap_dff$778 using \$_DFFE_PP_.
Mapping hd44780_hello.$auto$simplemap.cc:420:simplemap_dff$777 using \$_DFFE_PP_.
Mapping hd44780_hello.$auto$simplemap.cc:420:simplemap_dff$718 using \$_DFF_P_.
Mapping hd44780_hello.$auto$simplemap.cc:420:simplemap_dff$717 using \$_DFF_P_.
Mapping hd44780_hello.$auto$simplemap.cc:420:simplemap_dff$758 using \$_DFF_P_.
Mapping hd44780_hello.$auto$simplemap.cc:420:simplemap_dff$757 using \$_DFF_P_.
Mapping hd44780_hello.$auto$simplemap.cc:420:simplemap_dff$756 using \$_DFF_P_.
Mapping hd44780_hello.$auto$simplemap.cc:420:simplemap_dff$755 using \$_DFF_P_.
Mapping hd44780_hello.$auto$simplemap.cc:420:simplemap_dff$752 using \$_DFFE_PP_.
Mapping hd44780_hello.$auto$simplemap.cc:420:simplemap_dff$751 using \$_DFFE_PP_.
Mapping hd44780_hello.$auto$simplemap.cc:420:simplemap_dff$776 using \$_DFFE_PP_.
Mapping hd44780_hello.$auto$simplemap.cc:420:simplemap_dff$775 using \$_DFFE_PP_.
Mapping hd44780_hello.$auto$simplemap.cc:420:simplemap_dff$774 using \$_DFFE_PP_.
Mapping hd44780_hello.$auto$simplemap.cc:420:simplemap_dff$773 using \$_DFFE_PP_.
Mapping hd44780_hello.$auto$simplemap.cc:420:simplemap_dff$801 using \$_DFFE_PP_.
Mapping hd44780_hello.$auto$simplemap.cc:420:simplemap_dff$800 using \$_DFFE_PP_.
Mapping hd44780_hello.$auto$simplemap.cc:420:simplemap_dff$799 using \$_DFFE_PP_.
Mapping hd44780_hello.$auto$simplemap.cc:420:simplemap_dff$798 using \$_DFFE_PP_.
Mapping hd44780_hello.$auto$simplemap.cc:420:simplemap_dff$797 using \$_DFFE_PP_.
Mapping hd44780_hello.$auto$simplemap.cc:420:simplemap_dff$796 using \$_DFFE_PP_.
Mapping hd44780_hello.$auto$simplemap.cc:420:simplemap_dff$794 using \$_DFFE_PP_.
Mapping hd44780_hello.$auto$simplemap.cc:420:simplemap_dff$795 using \$_DFFE_PP_.
Mapping hd44780_hello.$auto$simplemap.cc:420:simplemap_dff$793 using \$_DFFE_PP_.
Mapping hd44780_hello.$auto$simplemap.cc:420:simplemap_dff$792 using \$_DFFE_PP_.
Mapping hd44780_hello.$auto$simplemap.cc:420:simplemap_dff$791 using \$_DFFE_PP_.
Mapping hd44780_hello.$auto$simplemap.cc:420:simplemap_dff$790 using \$_DFFE_PP_.
Mapping hd44780_hello.$auto$simplemap.cc:420:simplemap_dff$789 using \$_DFFE_PP_.
Mapping hd44780_hello.$auto$simplemap.cc:420:simplemap_dff$788 using \$_DFFE_PP_.
Mapping hd44780_hello.$auto$simplemap.cc:420:simplemap_dff$787 using \$_DFFE_PP_.
Mapping hd44780_hello.$auto$simplemap.cc:420:simplemap_dff$786 using \$_DFFE_PP_.
Mapping hd44780_hello.$auto$simplemap.cc:420:simplemap_dff$785 using \$_DFFE_PP_.
Mapping hd44780_hello.$auto$simplemap.cc:420:simplemap_dff$784 using \$_DFFE_PP_.
Mapping hd44780_hello.$auto$simplemap.cc:420:simplemap_dff$783 using \$_DFFE_PP_.
Mapping hd44780_hello.$auto$simplemap.cc:420:simplemap_dff$782 using \$_DFFE_PP_.
Mapping hd44780_hello.$auto$simplemap.cc:420:simplemap_dff$749 using \$_DFFE_PP_.
Mapping hd44780_hello.$auto$simplemap.cc:420:simplemap_dff$750 using \$_DFFE_PP_.
Mapping hd44780_hello.$auto$simplemap.cc:420:simplemap_dff$772 using \$_DFFE_PP_.
Mapping hd44780_hello.$auto$simplemap.cc:420:simplemap_dff$747 using \$_DFFE_PP_.
Mapping hd44780_hello.$auto$simplemap.cc:420:simplemap_dff$748 using \$_DFFE_PP_.
Mapping hd44780_hello.$auto$simplemap.cc:420:simplemap_dff$771 using \$_DFFE_PP_.
Mapping hd44780_hello.$auto$simplemap.cc:420:simplemap_dff$746 using \$_DFFE_PP_.
Mapping hd44780_hello.$auto$simplemap.cc:420:simplemap_dff$770 using \$_DFFE_PP_.
Mapping hd44780_hello.$auto$simplemap.cc:420:simplemap_dff$744 using \$_DFFE_PP_.
Mapping hd44780_hello.$auto$simplemap.cc:420:simplemap_dff$745 using \$_DFFE_PP_.
Mapping hd44780_hello.$auto$simplemap.cc:420:simplemap_dff$769 using \$_DFFE_PP_.
Mapping hd44780_hello.$auto$simplemap.cc:420:simplemap_dff$768 using \$_DFFE_PP_.
Mapping hd44780_hello.$auto$simplemap.cc:420:simplemap_dff$767 using \$_DFFE_PP_.
Mapping hd44780_hello.$auto$simplemap.cc:420:simplemap_dff$766 using \$_DFFE_PP_.
Mapping hd44780_hello.$auto$simplemap.cc:420:simplemap_dff$668 using \$_DFF_P_.
Mapping hd44780_hello.$auto$simplemap.cc:420:simplemap_dff$667 using \$_DFFE_PP_.
Mapping hd44780_hello.$auto$simplemap.cc:420:simplemap_dff$666 using \$_DFFE_PP_.
Mapping hd44780_hello.$auto$simplemap.cc:420:simplemap_dff$665 using \$_DFFE_PP_.
Mapping hd44780_hello.$auto$simplemap.cc:420:simplemap_dff$716 using \$_DFF_P_.
Mapping hd44780_hello.$auto$simplemap.cc:420:simplemap_dff$715 using \$_DFF_P_.
Mapping hd44780_hello.$auto$simplemap.cc:420:simplemap_dff$714 using \$_DFF_P_.
Mapping hd44780_hello.$auto$simplemap.cc:420:simplemap_dff$713 using \$_DFF_P_.
Mapping hd44780_hello.$auto$simplemap.cc:420:simplemap_dff$712 using \$_DFF_P_.
Mapping hd44780_hello.$auto$simplemap.cc:420:simplemap_dff$729 using \$_DFF_P_.
Mapping hd44780_hello.$auto$simplemap.cc:420:simplemap_dff$711 using \$_DFF_P_.
Mapping hd44780_hello.$auto$simplemap.cc:420:simplemap_dff$710 using \$_DFF_P_.
Mapping hd44780_hello.$auto$simplemap.cc:420:simplemap_dff$709 using \$_DFF_P_.
Mapping hd44780_hello.$auto$simplemap.cc:420:simplemap_dff$708 using \$_DFF_P_.
Mapping hd44780_hello.$auto$simplemap.cc:420:simplemap_dff$707 using \$_DFF_P_.
Mapping hd44780_hello.$auto$simplemap.cc:420:simplemap_dff$706 using \$_DFF_P_.
Mapping hd44780_hello.$auto$simplemap.cc:420:simplemap_dff$705 using \$_DFF_P_.
Mapping hd44780_hello.$auto$simplemap.cc:420:simplemap_dff$704 using \$_DFF_P_.
Mapping hd44780_hello.$auto$simplemap.cc:420:simplemap_dff$703 using \$_DFF_P_.
Mapping hd44780_hello.$auto$simplemap.cc:420:simplemap_dff$702 using \$_DFF_P_.
Mapping hd44780_hello.$auto$simplemap.cc:420:simplemap_dff$701 using \$_DFFE_PP_.
Mapping hd44780_hello.$auto$simplemap.cc:420:simplemap_dff$700 using \$_DFF_P_.
Mapping hd44780_hello.$auto$simplemap.cc:420:simplemap_dff$699 using \$_DFF_P_.
Mapping hd44780_hello.$auto$simplemap.cc:420:simplemap_dff$728 using \$_DFFE_PP_.
Mapping hd44780_hello.$auto$simplemap.cc:420:simplemap_dff$696 using \$_DFF_P_.
Mapping hd44780_hello.$auto$simplemap.cc:420:simplemap_dff$697 using \$_DFF_P_.
Mapping hd44780_hello.$auto$simplemap.cc:420:simplemap_dff$698 using \$_DFF_P_.
Mapping hd44780_hello.$auto$simplemap.cc:420:simplemap_dff$727 using \$_DFF_P_.
Mapping hd44780_hello.$auto$simplemap.cc:420:simplemap_dff$726 using \$_DFF_P_.
Mapping hd44780_hello.$auto$simplemap.cc:420:simplemap_dff$723 using \$_DFFE_PP_.
Mapping hd44780_hello.$auto$simplemap.cc:420:simplemap_dff$724 using \$_DFF_P_.
Mapping hd44780_hello.$auto$simplemap.cc:420:simplemap_dff$725 using \$_DFF_P_.
Mapping hd44780_hello.$auto$simplemap.cc:420:simplemap_dff$722 using \$_DFF_P_.
Mapping hd44780_hello.$auto$simplemap.cc:420:simplemap_dff$721 using \$_DFF_P_.
Mapping hd44780_hello.$auto$simplemap.cc:420:simplemap_dff$720 using \$_DFF_P_.
Mapping hd44780_hello.$auto$simplemap.cc:420:simplemap_dff$719 using \$_DFF_P_.
Mapping hd44780_hello.$auto$simplemap.cc:420:simplemap_dff$1347 using \$_DFFE_PP_.
Mapping hd44780_hello.$auto$simplemap.cc:420:simplemap_dff$1348 using \$_DFFE_PP_.
Mapping hd44780_hello.$auto$simplemap.cc:420:simplemap_dff$1349 using \$_DFFE_PP_.
Mapping hd44780_hello.$auto$simplemap.cc:420:simplemap_dff$1350 using \$_DFFE_PP_.
Mapping hd44780_hello.$auto$simplemap.cc:420:simplemap_dff$1351 using \$_DFFE_PP_.
Mapping hd44780_hello.$auto$simplemap.cc:420:simplemap_dff$1352 using \$_DFFE_PP_.
Mapping hd44780_hello.$auto$simplemap.cc:420:simplemap_dff$1353 using \$_DFFE_PP_.
Mapping hd44780_hello.$auto$simplemap.cc:420:simplemap_dff$1354 using \$_DFFE_PP_.
Mapping hd44780_hello.$auto$simplemap.cc:420:simplemap_dff$1355 using \$_DFFE_PP_.
Mapping hd44780_hello.$auto$simplemap.cc:420:simplemap_dff$1356 using \$_DFFE_PP_.
Mapping hd44780_hello.$auto$simplemap.cc:420:simplemap_dff$1357 using \$_DFFE_PP_.
Mapping hd44780_hello.$auto$simplemap.cc:420:simplemap_dff$1358 using \$_DFFE_PP_.
Mapping hd44780_hello.$auto$simplemap.cc:420:simplemap_dff$1359 using \$_DFFE_PP_.
Mapping hd44780_hello.$auto$simplemap.cc:420:simplemap_dff$1360 using \$_DFFE_PP_.
Mapping hd44780_hello.$auto$simplemap.cc:420:simplemap_dff$1361 using \$_DFFE_PP_.
Mapping hd44780_hello.$auto$simplemap.cc:420:simplemap_dff$1362 using \$_DFFE_PP_.
Mapping hd44780_hello.$auto$simplemap.cc:420:simplemap_dff$1363 using \$_DFFE_PP_.
Mapping hd44780_hello.$auto$simplemap.cc:420:simplemap_dff$1364 using \$_DFFE_PP_.
Mapping hd44780_hello.$auto$simplemap.cc:420:simplemap_dff$1365 using \$_DFFE_PP_.
Mapping hd44780_hello.$auto$simplemap.cc:420:simplemap_dff$1366 using \$_DFFE_PP_.
Mapping hd44780_hello.$auto$simplemap.cc:420:simplemap_dff$1367 using \$_DFFE_PP_.
Mapping hd44780_hello.$auto$simplemap.cc:420:simplemap_dff$1455 using \$_DFFE_PP_.
Mapping hd44780_hello.$auto$simplemap.cc:420:simplemap_dff$1456 using \$_DFFE_PP_.
Mapping hd44780_hello.$auto$simplemap.cc:420:simplemap_dff$1457 using \$_DFFE_PP_.
Mapping hd44780_hello.$auto$simplemap.cc:420:simplemap_dff$1458 using \$_DFFE_PP_.
Mapping hd44780_hello.$auto$simplemap.cc:420:simplemap_dff$1459 using \$_DFFE_PP_.
Mapping hd44780_hello.$auto$simplemap.cc:420:simplemap_dff$1460 using \$_DFFE_PP_.
Mapping hd44780_hello.$auto$simplemap.cc:420:simplemap_dff$1461 using \$_DFFE_PP_.
Mapping hd44780_hello.$auto$simplemap.cc:420:simplemap_dff$1462 using \$_DFFE_PP_.
Mapping hd44780_hello.$auto$simplemap.cc:420:simplemap_dff$1463 using \$_DFFE_PP_.
Mapping hd44780_hello.$auto$simplemap.cc:420:simplemap_dff$1464 using \$_DFFE_PP_.
Mapping hd44780_hello.$auto$simplemap.cc:420:simplemap_dff$1465 using \$_DFFE_PP_.
No more expansions possible.

7.18. Executing OPT_EXPR pass (perform const folding).
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2360' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2357 [1] = \ctrlr.RST_I'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2359' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2357 [0] = \ctrlr.timer_stb_reg'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3611' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3608 [1] = \ctrlr.RST_I'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3610' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3608 [0] = $techmap$techmap\ctrlr.$procmux$358.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$949_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3612' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3608 [2] = $auto$simplemap.cc:256:simplemap_eqne$1123'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2910' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2908 [0] = \ctrlr.RST_I'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2675' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2672 [1] = $techmap\ctrlr.nybsen.$and$hd44780_nybsen.v:66$12_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2731' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2729 [0] = \ctrlr.RST_I'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2686' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2684 [0] = \ctrlr.RST_I'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2630' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2627 [1] = $techmap\ctrlr.nybsen.$and$hd44780_nybsen.v:58$9_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2629' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2627 [0] = \ctrlr.RST_I'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2638' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2636 [0] = \ctrlr.RST_I'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2639' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2636 [1] = $techmap\ctrlr.nybsen.$and$hd44780_nybsen.v:58$9_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2361' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2357 [2] = $techmap\ctrlr.stimey.$procmux$518_CMP'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2721' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2717 [2] = $techmap\ctrlr.nybsen.$and$hd44780_nybsen.v:58$9_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2719' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2717 [0] = \ctrlr.RST_I'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2720' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2717 [1] = $techmap\ctrlr.nybsen.$and$hd44780_nybsen.v:66$12_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3645' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3641 [2] = $auto$simplemap.cc:256:simplemap_eqne$1123'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1469' (0x?) in module `\hd44780_hello' with constant driver `$techmap\ctrlr.nybsen.$procmux$505_Y = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1468' (0x?) in module `\hd44780_hello' with constant driver `$techmap\ctrlr.nybsen.$procmux$508_Y = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1467' (01?) in module `\hd44780_hello' with constant driver `$techmap\ctrlr.nybsen.$procmux$511_Y = $techmap\ctrlr.nybsen.$and$hd44780_nybsen.v:58$9_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3643' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3641 [0] = $techmap$techmap\ctrlr.$procmux$358.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$949_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2102' (x??) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$226.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$1018_Y [7] = $techmap$techmap\ctrlr.$procmux$226.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$1028_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2101' (x??) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$226.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$1018_Y [6] = $techmap$techmap\ctrlr.$procmux$226.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$1027_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2100' (x??) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$226.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$1018_Y [5] = $techmap$techmap\ctrlr.$procmux$226.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$1026_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2099' (x??) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$226.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$1018_Y [4] = $techmap$techmap\ctrlr.$procmux$226.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$1025_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2593' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2591 [0] = \ctrlr.timer_stb_reg'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2955' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2953 [0] = \ctrlr.RST_I'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2595' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2591 [2] = $techmap\ctrlr.stimey.$procmux$518_CMP'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2762' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2759 [1] = $techmap\ctrlr.nybsen.$and$hd44780_nybsen.v:66$12_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2761' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2759 [0] = \ctrlr.RST_I'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2709' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2705 [2] = $techmap\ctrlr.nybsen.$and$hd44780_nybsen.v:58$9_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2707' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2705 [0] = \ctrlr.RST_I'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2708' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2705 [1] = $techmap\ctrlr.nybsen.$and$hd44780_nybsen.v:66$12_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2787' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2785 [0] = \ctrlr.RST_I'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2901' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2899 [0] = \ctrlr.RST_I'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3800' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3797 [1] = \ctrlr.RST_I'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3799' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3797 [0] = $techmap$techmap\ctrlr.$procmux$384.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$840_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2594' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2591 [1] = \ctrlr.RST_I'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3589' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3587 [0] = \ctrlr.RST_I'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3577' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3575 [0] = $techmap$techmap\ctrlr.$procmux$358.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$949_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3578' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3575 [1] = \ctrlr.RST_I'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3579' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3575 [2] = $auto$simplemap.cc:256:simplemap_eqne$1123'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3622' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3620 [0] = \ctrlr.RST_I'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2509' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2507 [0] = \ctrlr.timer_stb_reg'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2095' (x??) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$226.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$1018_Y [0] = $techmap$techmap\ctrlr.$procmux$226.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$1021_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2510' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2507 [1] = \ctrlr.RST_I'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2096' (x??) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$226.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$1018_Y [1] = $techmap$techmap\ctrlr.$procmux$226.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$1022_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2511' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2507 [2] = $techmap\ctrlr.stimey.$procmux$518_CMP'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2097' (x??) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$226.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$1018_Y [2] = $techmap$techmap\ctrlr.$procmux$226.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$1023_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2098' (x??) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$226.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$1018_Y [3] = $techmap$techmap\ctrlr.$procmux$226.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$1024_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1572' (x0?) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$950_Y [18] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$890' (0x?) in module `\hd44780_hello' with constant driver `$techmap\ctrlr.$procmux$365_Y [18] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1573' (x??) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$950_Y [19] = $auto$simplemap.cc:127:simplemap_reduce$1748 [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$891' (?x?) in module `\hd44780_hello' with constant driver `$techmap\ctrlr.$procmux$365_Y [19] = $auto$simplemap.cc:127:simplemap_reduce$1748 [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1571' (x0?) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$950_Y [17] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$889' (0x?) in module `\hd44780_hello' with constant driver `$techmap\ctrlr.$procmux$365_Y [17] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1570' (x??) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$950_Y [16] = $auto$simplemap.cc:127:simplemap_reduce$1748 [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$888' (?x?) in module `\hd44780_hello' with constant driver `$techmap\ctrlr.$procmux$365_Y [16] = $auto$simplemap.cc:127:simplemap_reduce$1748 [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1569' (x0?) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$950_Y [15] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$887' (0x?) in module `\hd44780_hello' with constant driver `$techmap\ctrlr.$procmux$365_Y [15] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1568' (x??) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$950_Y [14] = $auto$simplemap.cc:127:simplemap_reduce$1832'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$886' (?x?) in module `\hd44780_hello' with constant driver `$techmap\ctrlr.$procmux$365_Y [14] = $auto$simplemap.cc:127:simplemap_reduce$1832'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2521' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2519 [0] = \ctrlr.timer_stb_reg'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1567' (x??) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$950_Y [13] = $auto$simplemap.cc:127:simplemap_reduce$1546 [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$885' (?x?) in module `\hd44780_hello' with constant driver `$techmap\ctrlr.$procmux$365_Y [13] = $auto$simplemap.cc:127:simplemap_reduce$1546 [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1566' (x0?) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$950_Y [12] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$884' (0x?) in module `\hd44780_hello' with constant driver `$techmap\ctrlr.$procmux$365_Y [12] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1565' (x0?) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$950_Y [11] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$883' (0x?) in module `\hd44780_hello' with constant driver `$techmap\ctrlr.$procmux$365_Y [11] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1564' (x??) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$950_Y [10] = $auto$simplemap.cc:127:simplemap_reduce$1798'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$882' (?x?) in module `\hd44780_hello' with constant driver `$techmap\ctrlr.$procmux$365_Y [10] = $auto$simplemap.cc:127:simplemap_reduce$1798'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1562' (x??) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$950_Y [8] = $techmap$techmap\ctrlr.$procmux$358.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$965_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$880' (?x?) in module `\hd44780_hello' with constant driver `$techmap\ctrlr.$procmux$365_Y [8] = $techmap$techmap\ctrlr.$procmux$358.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$965_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1563' (x??) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$950_Y [9] = $auto$simplemap.cc:127:simplemap_reduce$1752'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$881' (?x?) in module `\hd44780_hello' with constant driver `$techmap\ctrlr.$procmux$365_Y [9] = $auto$simplemap.cc:127:simplemap_reduce$1752'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2522' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2519 [1] = \ctrlr.RST_I'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1560' (x??) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$950_Y [6] = $auto$simplemap.cc:127:simplemap_reduce$1752'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$878' (?x?) in module `\hd44780_hello' with constant driver `$techmap\ctrlr.$procmux$365_Y [6] = $auto$simplemap.cc:127:simplemap_reduce$1752'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1561' (x??) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$950_Y [7] = $auto$simplemap.cc:127:simplemap_reduce$1748 [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$879' (?x?) in module `\hd44780_hello' with constant driver `$techmap\ctrlr.$procmux$365_Y [7] = $auto$simplemap.cc:127:simplemap_reduce$1748 [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1559' (x??) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$950_Y [5] = $auto$simplemap.cc:127:simplemap_reduce$1702 [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$877' (?x?) in module `\hd44780_hello' with constant driver `$techmap\ctrlr.$procmux$365_Y [5] = $auto$simplemap.cc:127:simplemap_reduce$1702 [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2523' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2519 [2] = $techmap\ctrlr.stimey.$procmux$518_CMP'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1558' (x??) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$950_Y [4] = $techmap$techmap\ctrlr.$procmux$358.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$961_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$876' (?x?) in module `\hd44780_hello' with constant driver `$techmap\ctrlr.$procmux$365_Y [4] = $techmap$techmap\ctrlr.$procmux$358.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$961_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1541' (x??) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$330.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$828_Y = $techmap$techmap\ctrlr.$procmux$330.$and$/usr/local/bin/../share/yosys/techmap.v:434$830_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$990' (?x?) in module `\hd44780_hello' with constant driver `$techmap\ctrlr.$0\timer_stb_reg[0:0] = $techmap$techmap\ctrlr.$procmux$330.$and$/usr/local/bin/../share/yosys/techmap.v:434$830_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1556' (x??) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$950_Y [2] = $auto$simplemap.cc:127:simplemap_reduce$1702 [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$874' (?x?) in module `\hd44780_hello' with constant driver `$techmap\ctrlr.$procmux$365_Y [2] = $auto$simplemap.cc:127:simplemap_reduce$1702 [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1557' (x??) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$950_Y [3] = $techmap$techmap\ctrlr.$procmux$358.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$960_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$875' (?x?) in module `\hd44780_hello' with constant driver `$techmap\ctrlr.$procmux$365_Y [3] = $techmap$techmap\ctrlr.$procmux$358.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$960_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1555' (x??) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$950_Y [1] = $auto$simplemap.cc:127:simplemap_reduce$1702 [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$873' (?x?) in module `\hd44780_hello' with constant driver `$techmap\ctrlr.$procmux$365_Y [1] = $auto$simplemap.cc:127:simplemap_reduce$1702 [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1554' (x0?) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$358.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$950_Y [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$872' (0x?) in module `\hd44780_hello' with constant driver `$techmap\ctrlr.$procmux$365_Y [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$871' (?x?) in module `\hd44780_hello' with constant driver `$techmap\ctrlr.$0\time_len[19:0] [19] = $auto$simplemap.cc:127:simplemap_reduce$1748 [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$870' (0x?) in module `\hd44780_hello' with constant driver `$techmap\ctrlr.$0\time_len[19:0] [18] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$869' (0x?) in module `\hd44780_hello' with constant driver `$techmap\ctrlr.$0\time_len[19:0] [17] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$868' (?x?) in module `\hd44780_hello' with constant driver `$techmap\ctrlr.$0\time_len[19:0] [16] = $auto$simplemap.cc:127:simplemap_reduce$1748 [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$867' (0x?) in module `\hd44780_hello' with constant driver `$techmap\ctrlr.$0\time_len[19:0] [15] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$866' (?x?) in module `\hd44780_hello' with constant driver `$techmap\ctrlr.$0\time_len[19:0] [14] = $auto$simplemap.cc:127:simplemap_reduce$1832'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$865' (?x?) in module `\hd44780_hello' with constant driver `$techmap\ctrlr.$0\time_len[19:0] [13] = $auto$simplemap.cc:127:simplemap_reduce$1546 [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$864' (0x?) in module `\hd44780_hello' with constant driver `$techmap\ctrlr.$0\time_len[19:0] [12] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$863' (0x?) in module `\hd44780_hello' with constant driver `$techmap\ctrlr.$0\time_len[19:0] [11] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$862' (?x?) in module `\hd44780_hello' with constant driver `$techmap\ctrlr.$0\time_len[19:0] [10] = $auto$simplemap.cc:127:simplemap_reduce$1798'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3781' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3778 [1] = \ctrlr.RST_I'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3780' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3778 [0] = $techmap$techmap\ctrlr.$procmux$384.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$840_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$860' (?x?) in module `\hd44780_hello' with constant driver `$techmap\ctrlr.$0\time_len[19:0] [8] = $techmap$techmap\ctrlr.$procmux$358.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$965_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$861' (?x?) in module `\hd44780_hello' with constant driver `$techmap\ctrlr.$0\time_len[19:0] [9] = $auto$simplemap.cc:127:simplemap_reduce$1752'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$859' (?x?) in module `\hd44780_hello' with constant driver `$techmap\ctrlr.$0\time_len[19:0] [7] = $auto$simplemap.cc:127:simplemap_reduce$1748 [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$858' (?x?) in module `\hd44780_hello' with constant driver `$techmap\ctrlr.$0\time_len[19:0] [6] = $auto$simplemap.cc:127:simplemap_reduce$1752'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$857' (?x?) in module `\hd44780_hello' with constant driver `$techmap\ctrlr.$0\time_len[19:0] [5] = $auto$simplemap.cc:127:simplemap_reduce$1702 [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$856' (?x?) in module `\hd44780_hello' with constant driver `$techmap\ctrlr.$0\time_len[19:0] [4] = $techmap$techmap\ctrlr.$procmux$358.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$961_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$854' (?x?) in module `\hd44780_hello' with constant driver `$techmap\ctrlr.$0\time_len[19:0] [2] = $auto$simplemap.cc:127:simplemap_reduce$1702 [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$855' (?x?) in module `\hd44780_hello' with constant driver `$techmap\ctrlr.$0\time_len[19:0] [3] = $techmap$techmap\ctrlr.$procmux$358.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$960_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$853' (?x?) in module `\hd44780_hello' with constant driver `$techmap\ctrlr.$0\time_len[19:0] [1] = $auto$simplemap.cc:127:simplemap_reduce$1702 [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$852' (0x?) in module `\hd44780_hello' with constant driver `$techmap\ctrlr.$0\time_len[19:0] [0] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3762' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3759 [1] = \ctrlr.RST_I'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3761' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3759 [0] = $techmap$techmap\ctrlr.$procmux$384.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$840_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3743' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3740 [1] = \ctrlr.RST_I'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3742' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3740 [0] = $techmap$techmap\ctrlr.$procmux$384.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$840_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2605' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2603 [0] = \ctrlr.timer_stb_reg'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2606' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2603 [1] = \ctrlr.RST_I'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2607' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2603 [2] = $techmap\ctrlr.stimey.$procmux$518_CMP'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2533' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2531 [0] = \ctrlr.timer_stb_reg'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2534' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2531 [1] = \ctrlr.RST_I'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2535' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2531 [2] = $techmap\ctrlr.stimey.$procmux$518_CMP'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2545' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2543 [0] = \ctrlr.timer_stb_reg'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2546' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2543 [1] = \ctrlr.RST_I'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2547' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2543 [2] = $techmap\ctrlr.stimey.$procmux$518_CMP'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2557' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2555 [0] = \ctrlr.timer_stb_reg'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2558' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2555 [1] = \ctrlr.RST_I'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2559' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2555 [2] = $techmap\ctrlr.stimey.$procmux$518_CMP'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1744' (x??) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$384.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$841_Y [0] = $techmap$techmap\ctrlr.$procmux$384.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$844_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$832' (?x?) in module `\hd44780_hello' with constant driver `$techmap\ctrlr.$0\ns_nybbin[3:0] [0] = $techmap$techmap\ctrlr.$procmux$384.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$844_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1745' (x??) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$384.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$841_Y [1] = $techmap$techmap\ctrlr.$procmux$384.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$845_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$833' (?x?) in module `\hd44780_hello' with constant driver `$techmap\ctrlr.$0\ns_nybbin[3:0] [1] = $techmap$techmap\ctrlr.$procmux$384.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$845_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2569' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2567 [0] = \ctrlr.timer_stb_reg'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2617' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2615 [0] = \ctrlr.timer_stb_reg'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1746' (x??) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$384.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$841_Y [2] = $techmap$techmap\ctrlr.$procmux$384.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$846_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$834' (?x?) in module `\hd44780_hello' with constant driver `$techmap\ctrlr.$0\ns_nybbin[3:0] [2] = $techmap$techmap\ctrlr.$procmux$384.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$846_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2570' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2567 [1] = \ctrlr.RST_I'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1747' (x??) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$384.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$841_Y [3] = $techmap$techmap\ctrlr.$procmux$384.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$847_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$835' (?x?) in module `\hd44780_hello' with constant driver `$techmap\ctrlr.$0\ns_nybbin[3:0] [3] = $techmap$techmap\ctrlr.$procmux$384.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$847_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2571' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2567 [2] = $techmap\ctrlr.stimey.$procmux$518_CMP'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2618' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2615 [1] = \ctrlr.RST_I'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2581' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2579 [0] = \ctrlr.timer_stb_reg'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2582' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2579 [1] = \ctrlr.RST_I'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2583' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2579 [2] = $techmap\ctrlr.stimey.$procmux$518_CMP'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1878' (x??) in module `\hd44780_hello' with constant driver `$techmap$techmap\ctrlr.$procmux$402.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$828_Y = $auto$opt_reduce.cc:132:opt_mux$574'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$824' (?x?) in module `\hd44780_hello' with constant driver `$techmap\ctrlr.$0\ns_ststrobe[0:0] = $auto$opt_reduce.cc:132:opt_mux$574'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$821' (?x?) in module `\hd44780_hello' with constant driver `$techmap\ctrlr.$procmux$428_Y [7] = \ctrlr.read_data_reg [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$820' (?x?) in module `\hd44780_hello' with constant driver `$techmap\ctrlr.$procmux$428_Y [6] = \ctrlr.read_data_reg [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$819' (?x?) in module `\hd44780_hello' with constant driver `$techmap\ctrlr.$procmux$428_Y [5] = \ctrlr.read_data_reg [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$818' (?x?) in module `\hd44780_hello' with constant driver `$techmap\ctrlr.$procmux$428_Y [4] = \ctrlr.read_data_reg [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$817' (?x?) in module `\hd44780_hello' with constant driver `$techmap\ctrlr.$procmux$428_Y [3] = \ctrlr.read_data_reg [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$816' (?x?) in module `\hd44780_hello' with constant driver `$techmap\ctrlr.$procmux$428_Y [2] = \ctrlr.read_data_reg [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$814' (?x?) in module `\hd44780_hello' with constant driver `$techmap\ctrlr.$procmux$428_Y [0] = \ctrlr.read_data_reg [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$815' (?x?) in module `\hd44780_hello' with constant driver `$techmap\ctrlr.$procmux$428_Y [1] = \ctrlr.read_data_reg [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$803' (?x?) in module `\hd44780_hello' with constant driver `$techmap\ctrlr.$procmux$448_Y = \ctrlr.read_data_reg [8]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2647' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2645 [0] = \ctrlr.RST_I'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2656' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2654 [0] = \ctrlr.RST_I'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2648' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2645 [1] = $techmap\ctrlr.nybsen.$and$hd44780_nybsen.v:58$9_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2657' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2654 [1] = $techmap\ctrlr.nybsen.$and$hd44780_nybsen.v:58$9_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3721' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3719 [0] = \ctrlr.RST_I'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3710' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3707 [1] = \ctrlr.RST_I'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3709' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3707 [0] = $techmap$techmap\ctrlr.$procmux$358.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$949_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3711' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3707 [2] = $auto$simplemap.cc:256:simplemap_eqne$1123'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2665' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2663 [0] = \ctrlr.RST_I'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2666' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2663 [1] = $techmap\ctrlr.nybsen.$and$hd44780_nybsen.v:58$9_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2674' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2672 [0] = \ctrlr.RST_I'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2373' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2369 [2] = $techmap\ctrlr.stimey.$procmux$518_CMP'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2676' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2672 [2] = $techmap\ctrlr.nybsen.$and$hd44780_nybsen.v:58$9_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2372' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2369 [1] = \ctrlr.RST_I'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2763' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2759 [2] = $techmap\ctrlr.nybsen.$and$hd44780_nybsen.v:58$9_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2789' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2785 [2] = $techmap\ctrlr.nybsen.$and$hd44780_nybsen.v:58$9_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2751' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2747 [2] = $techmap\ctrlr.nybsen.$and$hd44780_nybsen.v:58$9_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2749' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2747 [0] = \ctrlr.RST_I'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2750' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2747 [1] = $techmap\ctrlr.nybsen.$and$hd44780_nybsen.v:66$12_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2776' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2771 [3] = $techmap\ctrlr.nybsen.$and$hd44780_nybsen.v:58$9_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2775' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2771 [2] = $techmap\ctrlr.nybsen.$and$hd44780_nybsen.v:66$12_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2774' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2771 [1] = \ctrlr.RST_I'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2937' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2935 [0] = \ctrlr.RST_I'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2733' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2729 [2] = $techmap\ctrlr.nybsen.$and$hd44780_nybsen.v:58$9_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$663' (?x?) in module `\hd44780_hello' with constant driver `$techmap\syscon.$0\rst_cnt[3:0] [2] = $auto$wreduce.cc:347:run$579 [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2354' (x??) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2353 = $auto$simplemap.cc:309:simplemap_lut$2350 [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$662' (?x?) in module `\hd44780_hello' with constant driver `$techmap\syscon.$0\rst_cnt[3:0] [1] = $auto$simplemap.cc:309:simplemap_lut$2350 [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$661' (?x?) in module `\hd44780_hello' with constant driver `$techmap\syscon.$0\rst_cnt[3:0] [0] = $auto$wreduce.cc:347:run$579 [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$659' (1x?) in module `\hd44780_hello' with constant driver `$procmux$125_Y = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3644' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3641 [1] = \ctrlr.RST_I'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2371' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2369 [0] = \ctrlr.timer_stb_reg'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2688' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2684 [2] = $techmap\ctrlr.nybsen.$and$hd44780_nybsen.v:58$9_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$693' (1x?) in module `\hd44780_hello' with constant driver `$0\logan_strobe_reg[0:0] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3688' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3686 [0] = \ctrlr.RST_I'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3677' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3674 [1] = \ctrlr.RST_I'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3676' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3674 [0] = $techmap$techmap\ctrlr.$procmux$358.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$949_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3678' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3674 [2] = $auto$simplemap.cc:256:simplemap_eqne$1123'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3909' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3907 [0] = \ctrlr.RST_I'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3900' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3898 [0] = \ctrlr.RST_I'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3891' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3889 [0] = \ctrlr.RST_I'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3882' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3880 [0] = \ctrlr.RST_I'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3873' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3871 [0] = \ctrlr.RST_I'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3864' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3862 [0] = \ctrlr.RST_I'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3855' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3853 [0] = \ctrlr.RST_I'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3846' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3844 [0] = \ctrlr.RST_I'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3837' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3835 [0] = \ctrlr.RST_I'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3819' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3816 [1] = \ctrlr.RST_I'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3818' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3816 [0] = $techmap$techmap\ctrlr.$procmux$402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$827_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2498' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2495 [1] = \ctrlr.RST_I'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2497' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2495 [0] = \ctrlr.timer_stb_reg'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2499' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2495 [2] = $techmap\ctrlr.stimey.$procmux$518_CMP'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2485' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2483 [0] = \ctrlr.timer_stb_reg'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2486' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2483 [1] = \ctrlr.RST_I'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2487' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2483 [2] = $techmap\ctrlr.stimey.$procmux$518_CMP'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1061' (?x?) in module `\hd44780_hello' with constant driver `$techmap\ctrlr.$procmux$209_Y [0] = \rammy.dout [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1062' (?x?) in module `\hd44780_hello' with constant driver `$techmap\ctrlr.$procmux$209_Y [1] = \rammy.dout [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1063' (?x?) in module `\hd44780_hello' with constant driver `$techmap\ctrlr.$procmux$209_Y [2] = \rammy.dout [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1064' (?x?) in module `\hd44780_hello' with constant driver `$techmap\ctrlr.$procmux$209_Y [3] = \rammy.dout [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1065' (?x?) in module `\hd44780_hello' with constant driver `$techmap\ctrlr.$procmux$209_Y [4] = \rammy.dout [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1066' (?x?) in module `\hd44780_hello' with constant driver `$techmap\ctrlr.$procmux$209_Y [5] = \rammy.dout [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1067' (?x?) in module `\hd44780_hello' with constant driver `$techmap\ctrlr.$procmux$209_Y [6] = \rammy.dout [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1068' (?x?) in module `\hd44780_hello' with constant driver `$techmap\ctrlr.$procmux$209_Y [7] = \rammy.dout [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1069' (?x?) in module `\hd44780_hello' with constant driver `$techmap\ctrlr.$procmux$209_Y [8] = \rammy.dout [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1070' (?x?) in module `\hd44780_hello' with constant driver `$techmap\ctrlr.$procmux$209_Y [9] = \rammy.dout [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1071' (?x?) in module `\hd44780_hello' with constant driver `$techmap\ctrlr.$procmux$209_Y [10] = \rammy.dout [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1072' (?x?) in module `\hd44780_hello' with constant driver `$techmap\ctrlr.$procmux$209_Y [11] = \rammy.dout [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1073' (?x?) in module `\hd44780_hello' with constant driver `$techmap\ctrlr.$procmux$209_Y [12] = \rammy.dout [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1074' (?x?) in module `\hd44780_hello' with constant driver `$techmap\ctrlr.$procmux$209_Y [13] = \rammy.dout [13]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2892' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2890 [0] = \ctrlr.RST_I'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2964' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2962 [0] = \ctrlr.RST_I'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3259' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3257 [0] = \ctrlr.RST_I'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2973' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2971 [0] = \ctrlr.RST_I'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2919' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2917 [0] = \ctrlr.RST_I'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3281' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3278 [1] = \ctrlr.RST_I'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3280' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3278 [0] = $techmap$techmap\ctrlr.$procmux$358.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$949_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3282' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3278 [2] = $auto$simplemap.cc:256:simplemap_eqne$1123'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2475' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2471 [2] = $techmap\ctrlr.stimey.$procmux$518_CMP'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2473' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2471 [0] = \ctrlr.timer_stb_reg'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2474' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2471 [1] = \ctrlr.RST_I'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2982' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2980 [0] = \ctrlr.RST_I'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2438' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2435 [1] = \ctrlr.RST_I'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2437' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2435 [0] = \ctrlr.timer_stb_reg'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2928' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2926 [0] = \ctrlr.RST_I'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2451' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2447 [2] = $techmap\ctrlr.stimey.$procmux$518_CMP'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2991' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2989 [0] = \ctrlr.RST_I'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2992' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2989 [1] = $techmap$techmap\ctrlr.$procmux$226.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$1017_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2450' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2447 [1] = \ctrlr.RST_I'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2449' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2447 [0] = \ctrlr.timer_stb_reg'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3009' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3007 [0] = \ctrlr.RST_I'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3001' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2998 [1] = $techmap$techmap\ctrlr.$procmux$226.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$1017_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3000' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2998 [0] = \ctrlr.RST_I'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2439' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2435 [2] = $techmap\ctrlr.stimey.$procmux$518_CMP'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2335' (?x?) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2334 = $auto$simplemap.cc:309:simplemap_lut$2326 [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2426' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2423 [1] = \ctrlr.RST_I'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2427' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2423 [2] = $techmap\ctrlr.stimey.$procmux$518_CMP'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3655' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3653 [0] = \ctrlr.RST_I'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2425' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2423 [0] = \ctrlr.timer_stb_reg'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1408' (x??) in module `\hd44780_hello' with constant driver `$techmap\ctrlr.stimey.$procmux$526_Y [0] = $auto$wreduce.cc:347:run$578 [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1409' (x??) in module `\hd44780_hello' with constant driver `$techmap\ctrlr.stimey.$procmux$526_Y [1] = $auto$simplemap.cc:309:simplemap_lut$2326 [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1410' (x??) in module `\hd44780_hello' with constant driver `$techmap\ctrlr.stimey.$procmux$526_Y [2] = $auto$wreduce.cc:347:run$578 [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1411' (x??) in module `\hd44780_hello' with constant driver `$techmap\ctrlr.stimey.$procmux$526_Y [3] = $auto$wreduce.cc:347:run$578 [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1412' (x??) in module `\hd44780_hello' with constant driver `$techmap\ctrlr.stimey.$procmux$526_Y [4] = $auto$wreduce.cc:347:run$578 [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1413' (x??) in module `\hd44780_hello' with constant driver `$techmap\ctrlr.stimey.$procmux$526_Y [5] = $auto$wreduce.cc:347:run$578 [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1414' (x??) in module `\hd44780_hello' with constant driver `$techmap\ctrlr.stimey.$procmux$526_Y [6] = $auto$wreduce.cc:347:run$578 [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1415' (x??) in module `\hd44780_hello' with constant driver `$techmap\ctrlr.stimey.$procmux$526_Y [7] = $auto$wreduce.cc:347:run$578 [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1416' (x??) in module `\hd44780_hello' with constant driver `$techmap\ctrlr.stimey.$procmux$526_Y [8] = $auto$wreduce.cc:347:run$578 [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1417' (x??) in module `\hd44780_hello' with constant driver `$techmap\ctrlr.stimey.$procmux$526_Y [9] = $auto$wreduce.cc:347:run$578 [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1418' (x??) in module `\hd44780_hello' with constant driver `$techmap\ctrlr.stimey.$procmux$526_Y [10] = $auto$wreduce.cc:347:run$578 [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1419' (x??) in module `\hd44780_hello' with constant driver `$techmap\ctrlr.stimey.$procmux$526_Y [11] = $auto$wreduce.cc:347:run$578 [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1420' (x??) in module `\hd44780_hello' with constant driver `$techmap\ctrlr.stimey.$procmux$526_Y [12] = $auto$wreduce.cc:347:run$578 [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1421' (x??) in module `\hd44780_hello' with constant driver `$techmap\ctrlr.stimey.$procmux$526_Y [13] = $auto$wreduce.cc:347:run$578 [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1422' (x??) in module `\hd44780_hello' with constant driver `$techmap\ctrlr.stimey.$procmux$526_Y [14] = $auto$wreduce.cc:347:run$578 [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1423' (x??) in module `\hd44780_hello' with constant driver `$techmap\ctrlr.stimey.$procmux$526_Y [15] = $auto$wreduce.cc:347:run$578 [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1424' (x??) in module `\hd44780_hello' with constant driver `$techmap\ctrlr.stimey.$procmux$526_Y [16] = $auto$wreduce.cc:347:run$578 [16]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1425' (x??) in module `\hd44780_hello' with constant driver `$techmap\ctrlr.stimey.$procmux$526_Y [17] = $auto$wreduce.cc:347:run$578 [17]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1426' (x??) in module `\hd44780_hello' with constant driver `$techmap\ctrlr.stimey.$procmux$526_Y [18] = $auto$wreduce.cc:347:run$578 [18]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1427' (x??) in module `\hd44780_hello' with constant driver `$techmap\ctrlr.stimey.$procmux$526_Y [19] = $auto$wreduce.cc:347:run$578 [19]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1430' (0x?) in module `\hd44780_hello' with constant driver `$techmap\ctrlr.stimey.$procmux$517_Y = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1429' (01?) in module `\hd44780_hello' with constant driver `$techmap\ctrlr.stimey.$procmux$520_Y = \ctrlr.timer_stb_reg'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1478' (x??) in module `\hd44780_hello' with constant driver `$techmap\ctrlr.nybsen.$procmux$496_Y [0] = $auto$wreduce.cc:347:run$577 [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2316' (?x?) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2315 = $auto$simplemap.cc:309:simplemap_lut$2307 [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1479' (x??) in module `\hd44780_hello' with constant driver `$techmap\ctrlr.nybsen.$procmux$496_Y [1] = $auto$simplemap.cc:309:simplemap_lut$2307 [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1480' (x??) in module `\hd44780_hello' with constant driver `$techmap\ctrlr.nybsen.$procmux$496_Y [2] = $auto$wreduce.cc:347:run$577 [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1481' (x??) in module `\hd44780_hello' with constant driver `$techmap\ctrlr.nybsen.$procmux$496_Y [3] = $auto$wreduce.cc:347:run$577 [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1486' (0x?) in module `\hd44780_hello' with constant driver `$techmap\ctrlr.nybsen.$procmux$482_Y = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1484' (x??) in module `\hd44780_hello' with constant driver `$techmap\ctrlr.nybsen.$procmux$487_Y = $techmap\ctrlr.nybsen.$procmux$485_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1491' (x??) in module `\hd44780_hello' with constant driver `$techmap\ctrlr.nybsen.$procmux$475_Y [0] = \ctrlr.ns_nybbin [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1492' (x??) in module `\hd44780_hello' with constant driver `$techmap\ctrlr.nybsen.$procmux$475_Y [1] = \ctrlr.ns_nybbin [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1493' (x??) in module `\hd44780_hello' with constant driver `$techmap\ctrlr.nybsen.$procmux$475_Y [2] = \ctrlr.ns_nybbin [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1494' (x??) in module `\hd44780_hello' with constant driver `$techmap\ctrlr.nybsen.$procmux$475_Y [3] = \ctrlr.ns_nybbin [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1496' (x??) in module `\hd44780_hello' with constant driver `$techmap\ctrlr.nybsen.$procmux$469_Y = \ctrlr.lcd_rs_reg'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3182' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3179 [1] = \ctrlr.RST_I'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3181' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3179 [0] = $techmap$techmap\ctrlr.$procmux$358.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$949_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3183' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3179 [2] = $auto$simplemap.cc:256:simplemap_eqne$1123'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2883' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2881 [0] = \ctrlr.RST_I'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2414' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2411 [1] = \ctrlr.RST_I'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2413' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2411 [0] = \ctrlr.timer_stb_reg'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3347' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3344 [1] = \ctrlr.RST_I'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3346' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3344 [0] = $techmap$techmap\ctrlr.$procmux$358.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$949_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3348' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3344 [2] = $auto$simplemap.cc:256:simplemap_eqne$1123'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3292' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3290 [0] = \ctrlr.RST_I'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3314' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3311 [1] = \ctrlr.RST_I'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3313' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3311 [0] = $techmap$techmap\ctrlr.$procmux$358.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$949_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3358' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3356 [0] = \ctrlr.RST_I'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3379' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3377 [0] = $techmap$techmap\ctrlr.$procmux$358.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$949_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3414' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3410 [2] = $auto$simplemap.cc:256:simplemap_eqne$1123'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3412' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3410 [0] = $techmap$techmap\ctrlr.$procmux$358.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$949_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3413' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3410 [1] = \ctrlr.RST_I'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3424' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3422 [0] = \ctrlr.RST_I'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3480' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3476 [2] = $auto$simplemap.cc:256:simplemap_eqne$1123'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3490' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3488 [0] = \ctrlr.RST_I'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3556' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3554 [0] = \ctrlr.RST_I'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3325' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3323 [0] = \ctrlr.RST_I'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3447' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3443 [2] = $auto$simplemap.cc:256:simplemap_eqne$1123'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3479' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3476 [1] = \ctrlr.RST_I'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3523' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3521 [0] = \ctrlr.RST_I'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3445' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3443 [0] = $techmap$techmap\ctrlr.$procmux$358.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$949_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3513' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3509 [2] = $auto$simplemap.cc:256:simplemap_eqne$1123'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3512' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3509 [1] = \ctrlr.RST_I'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3511' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3509 [0] = $techmap$techmap\ctrlr.$procmux$358.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$949_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3545' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3542 [1] = \ctrlr.RST_I'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3544' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3542 [0] = $techmap$techmap\ctrlr.$procmux$358.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$949_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3546' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3542 [2] = $auto$simplemap.cc:256:simplemap_eqne$1123'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3381' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3377 [2] = $auto$simplemap.cc:256:simplemap_eqne$1123'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3380' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3377 [1] = \ctrlr.RST_I'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3391' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3389 [0] = \ctrlr.RST_I'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3478' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3476 [0] = $techmap$techmap\ctrlr.$procmux$358.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$949_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3315' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3311 [2] = $auto$simplemap.cc:256:simplemap_eqne$1123'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3446' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3443 [1] = \ctrlr.RST_I'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3457' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3455 [0] = \ctrlr.RST_I'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2415' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2411 [2] = $techmap\ctrlr.stimey.$procmux$518_CMP'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2946' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2944 [0] = \ctrlr.RST_I'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2461' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2459 [0] = \ctrlr.timer_stb_reg'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2462' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2459 [1] = \ctrlr.RST_I'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2463' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2459 [2] = $techmap\ctrlr.stimey.$procmux$518_CMP'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2278' (x??) in module `\hd44780_hello' with constant driver `$0\greenblinkct[21:0] [1] = $auto$simplemap.cc:309:simplemap_lut$2274 [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2384' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2381 [1] = \ctrlr.RST_I'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2383' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2381 [0] = \ctrlr.timer_stb_reg'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2402' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2399 [1] = \ctrlr.RST_I'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2401' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2399 [0] = \ctrlr.timer_stb_reg'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2403' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2399 [2] = $techmap\ctrlr.stimey.$procmux$518_CMP'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2259' (x??) in module `\hd44780_hello' with constant driver `$0\pwmctr[2:0] [1] = $auto$simplemap.cc:309:simplemap_lut$2255 [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3249' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3245 [2] = $auto$simplemap.cc:256:simplemap_eqne$1123'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3247' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3245 [0] = $techmap$techmap\ctrlr.$procmux$358.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$949_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3248' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3245 [1] = \ctrlr.RST_I'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2874' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2872 [0] = \ctrlr.RST_I'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2865' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2863 [0] = \ctrlr.RST_I'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2859' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2857 = \pwmctr [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3160' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3158 [0] = \ctrlr.RST_I'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3149' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3146 [1] = \ctrlr.RST_I'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3148' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3146 [0] = $techmap$techmap\ctrlr.$procmux$358.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$949_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3150' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3146 [2] = $auto$simplemap.cc:256:simplemap_eqne$1123'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3127' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3125 [0] = \ctrlr.RST_I'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3116' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3113 [1] = \ctrlr.RST_I'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3115' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3113 [0] = $techmap$techmap\ctrlr.$procmux$358.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$949_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3117' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3113 [2] = $auto$simplemap.cc:256:simplemap_eqne$1123'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2841' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2838 [1] = \button_has_been_pressed'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3094' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3092 [0] = \ctrlr.RST_I'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3083' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3080 [1] = \ctrlr.RST_I'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3082' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3080 [0] = $techmap$techmap\ctrlr.$procmux$358.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$949_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3084' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3080 [2] = $auto$simplemap.cc:256:simplemap_eqne$1123'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2834' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2832 = \greenblinkct [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3064' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3061 [1] = $auto$simplemap.cc:127:simplemap_reduce$2225 [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3063' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3061 [0] = \ctrlr.RST_I'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3055' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3052 [1] = $techmap$techmap\ctrlr.$procmux$226.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$1017_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3054' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3052 [0] = \ctrlr.RST_I'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3046' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3043 [1] = $techmap$techmap\ctrlr.$procmux$226.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$1017_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3045' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3043 [0] = \ctrlr.RST_I'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3037' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3034 [1] = $techmap$techmap\ctrlr.$procmux$226.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$1017_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3036' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3034 [0] = \ctrlr.RST_I'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3028' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3025 [1] = $techmap$techmap\ctrlr.$procmux$226.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$1017_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3027' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3025 [0] = \ctrlr.RST_I'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3019' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3016 [1] = $techmap$techmap\ctrlr.$procmux$226.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$1017_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3018' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3016 [0] = \ctrlr.RST_I'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3010' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3007 [1] = $techmap$techmap\ctrlr.$procmux$226.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$1017_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2810' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2807 [1] = \syscon.rst_cnt [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2809' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2807 [0] = \syscon.rst_cnt [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3193' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3191 [0] = \ctrlr.RST_I'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3226' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3224 [0] = \ctrlr.RST_I'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3215' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3212 [1] = \ctrlr.RST_I'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3214' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3212 [0] = $techmap$techmap\ctrlr.$procmux$358.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$949_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3216' (?0) in module `\hd44780_hello' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3212 [2] = $auto$simplemap.cc:256:simplemap_eqne$1123'.

7.19. Executing SIMPLEMAP pass (map simple cells to gate primitives).

7.20. Executing ICE40_FFINIT pass (implement FF init values).
Handling FF init values in hd44780_hello.
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1465 (SB_DFFE): \ctrlr.nybsen.busy_reg = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$719 (SB_DFF): \greenblinkct [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1347 (SB_DFFE): \ctrlr.stimey.st_count [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1348 (SB_DFFE): \ctrlr.stimey.st_count [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1349 (SB_DFFE): \ctrlr.stimey.st_count [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1350 (SB_DFFE): \ctrlr.stimey.st_count [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1351 (SB_DFFE): \ctrlr.stimey.st_count [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1352 (SB_DFFE): \ctrlr.stimey.st_count [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1353 (SB_DFFE): \ctrlr.stimey.st_count [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1354 (SB_DFFE): \ctrlr.stimey.st_count [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1355 (SB_DFFE): \ctrlr.stimey.st_count [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1356 (SB_DFFE): \ctrlr.stimey.st_count [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1357 (SB_DFFE): \ctrlr.stimey.st_count [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1358 (SB_DFFE): \ctrlr.stimey.st_count [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1359 (SB_DFFE): \ctrlr.stimey.st_count [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1360 (SB_DFFE): \ctrlr.stimey.st_count [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1361 (SB_DFFE): \ctrlr.stimey.st_count [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1362 (SB_DFFE): \ctrlr.stimey.st_count [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1363 (SB_DFFE): \ctrlr.stimey.st_count [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1364 (SB_DFFE): \ctrlr.stimey.st_count [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1365 (SB_DFFE): \ctrlr.stimey.st_count [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1366 (SB_DFFE): \ctrlr.stimey.st_count [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1367 (SB_DFFE): \ctrlr.stimey.busy_reg = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1455 (SB_DFFE): \ctrlr.nybsen.o_lcd_reg [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1456 (SB_DFFE): \ctrlr.nybsen.o_lcd_reg [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1457 (SB_DFFE): \ctrlr.nybsen.o_lcd_reg [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1458 (SB_DFFE): \ctrlr.nybsen.o_lcd_reg [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1459 (SB_DFFE): \ctrlr.nybsen.rs_reg = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1460 (SB_DFFE): \ctrlr.nybsen.e_reg = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1461 (SB_DFFE): \ctrlr.nybsen.STDC [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1462 (SB_DFFE): \ctrlr.nybsen.STDC [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1463 (SB_DFFE): \ctrlr.nybsen.STDC [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1464 (SB_DFFE): \ctrlr.nybsen.STDC [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$666 (SB_DFFE): \syscon.rst_cnt [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$667 (SB_DFFE): \syscon.rst_cnt [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$668 (SB_DFF): \syscon.rst_cnt [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$766 (SB_DFFE): \ctrlr.cur_addr_reg [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$728 (SB_DFFE): \pwmctr [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$696 (SB_DFF): \reg_led0 = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$697 (SB_DFF): \reg_led1 = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$700 (SB_DFF): \greenblinkct [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$701 (SB_DFFE): \greenblinkct [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$702 (SB_DFF): \greenblinkct [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$703 (SB_DFF): \greenblinkct [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$704 (SB_DFF): \greenblinkct [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$705 (SB_DFF): \greenblinkct [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$706 (SB_DFF): \greenblinkct [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$707 (SB_DFF): \greenblinkct [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$708 (SB_DFF): \greenblinkct [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$709 (SB_DFF): \greenblinkct [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$710 (SB_DFF): \greenblinkct [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$711 (SB_DFF): \greenblinkct [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$729 (SB_DFF): \pwmctr [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$713 (SB_DFF): \greenblinkct [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$714 (SB_DFF): \greenblinkct [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$715 (SB_DFF): \greenblinkct [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$716 (SB_DFF): \greenblinkct [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$665 (SB_DFFE): \syscon.rst_cnt [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$718 (SB_DFF): \greenblinkct [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$777 (SB_DFFE): \ctrlr.time_len [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$720 (SB_DFF): \greenblinkct [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$721 (SB_DFF): \greenblinkct [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$722 (SB_DFF): \button_has_been_pressed = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$725 (SB_DFF): \led_g_pwm_reg = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$726 (SB_DFF): \led_b_pwm_reg = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$723 (SB_DFFE): \logan_strobe_reg = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$724 (SB_DFF): \led_r_pwm_reg = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$727 (SB_DFF): \pwmctr [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$698 (SB_DFF): \reg_led2 = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$699 (SB_DFF): \reg_led3 = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$712 (SB_DFF): \greenblinkct [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$770 (SB_DFFE): \ctrlr.time_len [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$771 (SB_DFFE): \ctrlr.time_len [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$772 (SB_DFFE): \ctrlr.time_len [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$782 (SB_DFFE): \ctrlr.time_len [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$755 (SB_DFF): \ctrlr.ctrl_state [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$756 (SB_DFF): \ctrlr.ctrl_state [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$757 (SB_DFF): \ctrlr.ctrl_state [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$758 (SB_DFF): \ctrlr.ctrl_state [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$717 (SB_DFF): \greenblinkct [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$760 (SB_DFFE): \ctrlr.cur_addr_reg [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$761 (SB_DFFE): \ctrlr.cur_addr_reg [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$762 (SB_DFFE): \ctrlr.cur_addr_reg [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$763 (SB_DFFE): \ctrlr.cur_addr_reg [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$764 (SB_DFFE): \ctrlr.cur_addr_reg [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$765 (SB_DFFE): \ctrlr.cur_addr_reg [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$767 (SB_DFFE): \ctrlr.timer_stb_reg = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$768 (SB_DFFE): \ctrlr.time_len [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$769 (SB_DFFE): \ctrlr.time_len [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$774 (SB_DFFE): \ctrlr.time_len [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$775 (SB_DFFE): \ctrlr.time_len [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$776 (SB_DFFE): \ctrlr.time_len [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$778 (SB_DFFE): \ctrlr.time_len [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$779 (SB_DFFE): \ctrlr.time_len [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$780 (SB_DFFE): \ctrlr.time_len [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$781 (SB_DFFE): \ctrlr.time_len [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$759 (SB_DFFE): \ctrlr.cur_addr_reg [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$783 (SB_DFFE): \ctrlr.time_len [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$784 (SB_DFFE): \ctrlr.time_len [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$785 (SB_DFFE): \ctrlr.time_len [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$786 (SB_DFFE): \ctrlr.time_len [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$787 (SB_DFFE): \ctrlr.time_len [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$788 (SB_DFFE): \ctrlr.ns_nybbin [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$789 (SB_DFFE): \ctrlr.ns_nybbin [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$790 (SB_DFFE): \ctrlr.ns_nybbin [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$791 (SB_DFFE): \ctrlr.ns_nybbin [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$792 (SB_DFFE): \ctrlr.ns_ststrobe = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$793 (SB_DFFE): \ctrlr.lcd_byte_reg [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$795 (SB_DFFE): \ctrlr.lcd_byte_reg [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$796 (SB_DFFE): \ctrlr.lcd_byte_reg [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$794 (SB_DFFE): \ctrlr.lcd_byte_reg [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$797 (SB_DFFE): \ctrlr.lcd_byte_reg [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$798 (SB_DFFE): \ctrlr.lcd_byte_reg [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$799 (SB_DFFE): \ctrlr.lcd_byte_reg [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$800 (SB_DFFE): \ctrlr.lcd_byte_reg [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$801 (SB_DFFE): \ctrlr.lcd_rs_reg = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$773 (SB_DFFE): \ctrlr.time_len [5] = 0

7.21. Executing ICE40_FFSSR pass (merge synchronous set/reset into FF cells).
Merging set/reset $_MUX_ cells into SB_FFs in hd44780_hello.
  Merging $auto$simplemap.cc:277:simplemap_mux$1466 (A=$techmap\ctrlr.nybsen.$and$hd44780_nybsen.v:58$9_Y, B=1'0, S=\ctrlr.RST_I) into $auto$simplemap.cc:420:simplemap_dff$1465 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1368 (A=$techmap\ctrlr.stimey.$procmux$529_Y [0], B=1'0, S=\ctrlr.RST_I) into $auto$simplemap.cc:420:simplemap_dff$1347 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1369 (A=$techmap\ctrlr.stimey.$procmux$529_Y [1], B=1'0, S=\ctrlr.RST_I) into $auto$simplemap.cc:420:simplemap_dff$1348 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1370 (A=$techmap\ctrlr.stimey.$procmux$529_Y [2], B=1'0, S=\ctrlr.RST_I) into $auto$simplemap.cc:420:simplemap_dff$1349 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1371 (A=$techmap\ctrlr.stimey.$procmux$529_Y [3], B=1'0, S=\ctrlr.RST_I) into $auto$simplemap.cc:420:simplemap_dff$1350 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1372 (A=$techmap\ctrlr.stimey.$procmux$529_Y [4], B=1'0, S=\ctrlr.RST_I) into $auto$simplemap.cc:420:simplemap_dff$1351 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1373 (A=$techmap\ctrlr.stimey.$procmux$529_Y [5], B=1'0, S=\ctrlr.RST_I) into $auto$simplemap.cc:420:simplemap_dff$1352 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1374 (A=$techmap\ctrlr.stimey.$procmux$529_Y [6], B=1'0, S=\ctrlr.RST_I) into $auto$simplemap.cc:420:simplemap_dff$1353 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1375 (A=$techmap\ctrlr.stimey.$procmux$529_Y [7], B=1'0, S=\ctrlr.RST_I) into $auto$simplemap.cc:420:simplemap_dff$1354 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1376 (A=$techmap\ctrlr.stimey.$procmux$529_Y [8], B=1'0, S=\ctrlr.RST_I) into $auto$simplemap.cc:420:simplemap_dff$1355 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1377 (A=$techmap\ctrlr.stimey.$procmux$529_Y [9], B=1'0, S=\ctrlr.RST_I) into $auto$simplemap.cc:420:simplemap_dff$1356 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1378 (A=$techmap\ctrlr.stimey.$procmux$529_Y [10], B=1'0, S=\ctrlr.RST_I) into $auto$simplemap.cc:420:simplemap_dff$1357 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1379 (A=$techmap\ctrlr.stimey.$procmux$529_Y [11], B=1'0, S=\ctrlr.RST_I) into $auto$simplemap.cc:420:simplemap_dff$1358 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1380 (A=$techmap\ctrlr.stimey.$procmux$529_Y [12], B=1'0, S=\ctrlr.RST_I) into $auto$simplemap.cc:420:simplemap_dff$1359 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1381 (A=$techmap\ctrlr.stimey.$procmux$529_Y [13], B=1'0, S=\ctrlr.RST_I) into $auto$simplemap.cc:420:simplemap_dff$1360 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1382 (A=$techmap\ctrlr.stimey.$procmux$529_Y [14], B=1'0, S=\ctrlr.RST_I) into $auto$simplemap.cc:420:simplemap_dff$1361 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1383 (A=$techmap\ctrlr.stimey.$procmux$529_Y [15], B=1'0, S=\ctrlr.RST_I) into $auto$simplemap.cc:420:simplemap_dff$1362 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1384 (A=$techmap\ctrlr.stimey.$procmux$529_Y [16], B=1'0, S=\ctrlr.RST_I) into $auto$simplemap.cc:420:simplemap_dff$1363 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1385 (A=$techmap\ctrlr.stimey.$procmux$529_Y [17], B=1'0, S=\ctrlr.RST_I) into $auto$simplemap.cc:420:simplemap_dff$1364 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1386 (A=$techmap\ctrlr.stimey.$procmux$529_Y [18], B=1'0, S=\ctrlr.RST_I) into $auto$simplemap.cc:420:simplemap_dff$1365 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1387 (A=$techmap\ctrlr.stimey.$procmux$529_Y [19], B=1'0, S=\ctrlr.RST_I) into $auto$simplemap.cc:420:simplemap_dff$1366 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1428 (A=\ctrlr.timer_stb_reg, B=1'0, S=\ctrlr.RST_I) into $auto$simplemap.cc:420:simplemap_dff$1367 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1487 (A=\ctrlr.ns_nybbin [0], B=1'0, S=\ctrlr.RST_I) into $auto$simplemap.cc:420:simplemap_dff$1455 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1488 (A=\ctrlr.ns_nybbin [1], B=1'0, S=\ctrlr.RST_I) into $auto$simplemap.cc:420:simplemap_dff$1456 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1489 (A=\ctrlr.ns_nybbin [2], B=1'0, S=\ctrlr.RST_I) into $auto$simplemap.cc:420:simplemap_dff$1457 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1490 (A=\ctrlr.ns_nybbin [3], B=1'0, S=\ctrlr.RST_I) into $auto$simplemap.cc:420:simplemap_dff$1458 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1495 (A=\ctrlr.lcd_rs_reg, B=1'0, S=\ctrlr.RST_I) into $auto$simplemap.cc:420:simplemap_dff$1459 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1482 (A=$techmap\ctrlr.nybsen.$procmux$490_Y, B=1'0, S=\ctrlr.RST_I) into $auto$simplemap.cc:420:simplemap_dff$1460 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1470 (A=$techmap\ctrlr.nybsen.$procmux$499_Y [0], B=1'0, S=\ctrlr.RST_I) into $auto$simplemap.cc:420:simplemap_dff$1461 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1471 (A=$techmap\ctrlr.nybsen.$procmux$499_Y [1], B=1'0, S=\ctrlr.RST_I) into $auto$simplemap.cc:420:simplemap_dff$1462 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1472 (A=$techmap\ctrlr.nybsen.$procmux$499_Y [2], B=1'0, S=\ctrlr.RST_I) into $auto$simplemap.cc:420:simplemap_dff$1463 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1473 (A=$techmap\ctrlr.nybsen.$procmux$499_Y [3], B=1'0, S=\ctrlr.RST_I) into $auto$simplemap.cc:420:simplemap_dff$1464 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$664 (A=$auto$wreduce.cc:347:run$579 [3], B=1'1, S=\syscon.rst_cnt [3]) into $auto$simplemap.cc:420:simplemap_dff$668 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1000 (A=$techmap$techmap\ctrlr.$procmux$226.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$1028_Y, B=1'0, S=\ctrlr.RST_I) into $auto$simplemap.cc:420:simplemap_dff$766 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$660 (A=1'1, B=\greenblinkct [20], S=\button_has_been_pressed) into $auto$simplemap.cc:420:simplemap_dff$696 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$657 (A=1'1, B=$not$hd44780_hello.v:273$81_Y, S=\button_has_been_pressed) into $auto$simplemap.cc:420:simplemap_dff$697 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$695 (A=$procmux$131_Y, B=1'1, S=\button_has_been_pressed) into $auto$simplemap.cc:420:simplemap_dff$722 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$658 (A=1'1, B=\greenblinkct [19], S=\button_has_been_pressed) into $auto$simplemap.cc:420:simplemap_dff$698 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$692 (A=1'1, B=$not$hd44780_hello.v:275$82_Y, S=\button_has_been_pressed) into $auto$simplemap.cc:420:simplemap_dff$699 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1045 (A=\rammy.dout [0], B=1'0, S=\ctrlr.RST_I) into $auto$simplemap.cc:420:simplemap_dff$739 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1046 (A=\rammy.dout [1], B=1'0, S=\ctrlr.RST_I) into $auto$simplemap.cc:420:simplemap_dff$740 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1047 (A=\rammy.dout [2], B=1'0, S=\ctrlr.RST_I) into $auto$simplemap.cc:420:simplemap_dff$741 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1048 (A=\rammy.dout [3], B=1'0, S=\ctrlr.RST_I) into $auto$simplemap.cc:420:simplemap_dff$742 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1050 (A=\rammy.dout [5], B=1'0, S=\ctrlr.RST_I) into $auto$simplemap.cc:420:simplemap_dff$744 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1053 (A=\rammy.dout [8], B=1'0, S=\ctrlr.RST_I) into $auto$simplemap.cc:420:simplemap_dff$747 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1055 (A=\rammy.dout [10], B=1'0, S=\ctrlr.RST_I) into $auto$simplemap.cc:420:simplemap_dff$749 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1058 (A=\rammy.dout [13], B=1'0, S=\ctrlr.RST_I) into $auto$simplemap.cc:420:simplemap_dff$752 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1077 (A=$techmap$techmap\ctrlr.$procmux$137.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$1289_Y [0], B=1'0, S=\ctrlr.RST_I) into $auto$simplemap.cc:420:simplemap_dff$755 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1078 (A=$techmap$techmap\ctrlr.$procmux$137.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$1289_Y [1], B=1'0, S=\ctrlr.RST_I) into $auto$simplemap.cc:420:simplemap_dff$756 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1079 (A=$techmap$techmap\ctrlr.$procmux$137.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$1289_Y [2], B=1'0, S=\ctrlr.RST_I) into $auto$simplemap.cc:420:simplemap_dff$757 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1080 (A=$techmap$techmap\ctrlr.$procmux$137.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$1289_Y [3], B=1'0, S=\ctrlr.RST_I) into $auto$simplemap.cc:420:simplemap_dff$758 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$994 (A=$techmap$techmap\ctrlr.$procmux$226.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$1022_Y, B=1'0, S=\ctrlr.RST_I) into $auto$simplemap.cc:420:simplemap_dff$760 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$995 (A=$techmap$techmap\ctrlr.$procmux$226.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$1023_Y, B=1'0, S=\ctrlr.RST_I) into $auto$simplemap.cc:420:simplemap_dff$761 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$996 (A=$techmap$techmap\ctrlr.$procmux$226.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$1024_Y, B=1'0, S=\ctrlr.RST_I) into $auto$simplemap.cc:420:simplemap_dff$762 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$997 (A=$techmap$techmap\ctrlr.$procmux$226.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$1025_Y, B=1'0, S=\ctrlr.RST_I) into $auto$simplemap.cc:420:simplemap_dff$763 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$998 (A=$techmap$techmap\ctrlr.$procmux$226.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$1026_Y, B=1'0, S=\ctrlr.RST_I) into $auto$simplemap.cc:420:simplemap_dff$764 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$999 (A=$techmap$techmap\ctrlr.$procmux$226.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$1027_Y, B=1'0, S=\ctrlr.RST_I) into $auto$simplemap.cc:420:simplemap_dff$765 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1049 (A=\rammy.dout [4], B=1'0, S=\ctrlr.RST_I) into $auto$simplemap.cc:420:simplemap_dff$743 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1051 (A=\rammy.dout [6], B=1'0, S=\ctrlr.RST_I) into $auto$simplemap.cc:420:simplemap_dff$745 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1052 (A=\rammy.dout [7], B=1'0, S=\ctrlr.RST_I) into $auto$simplemap.cc:420:simplemap_dff$746 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1054 (A=\rammy.dout [9], B=1'0, S=\ctrlr.RST_I) into $auto$simplemap.cc:420:simplemap_dff$748 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1056 (A=\rammy.dout [11], B=1'0, S=\ctrlr.RST_I) into $auto$simplemap.cc:420:simplemap_dff$750 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1057 (A=\rammy.dout [12], B=1'0, S=\ctrlr.RST_I) into $auto$simplemap.cc:420:simplemap_dff$751 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$993 (A=$techmap$techmap\ctrlr.$procmux$226.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$1021_Y, B=1'0, S=\ctrlr.RST_I) into $auto$simplemap.cc:420:simplemap_dff$759 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$806 (A=\ctrlr.read_data_reg [0], B=1'0, S=\ctrlr.RST_I) into $auto$simplemap.cc:420:simplemap_dff$793 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$808 (A=\ctrlr.read_data_reg [2], B=1'0, S=\ctrlr.RST_I) into $auto$simplemap.cc:420:simplemap_dff$795 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$809 (A=\ctrlr.read_data_reg [3], B=1'0, S=\ctrlr.RST_I) into $auto$simplemap.cc:420:simplemap_dff$796 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$807 (A=\ctrlr.read_data_reg [1], B=1'0, S=\ctrlr.RST_I) into $auto$simplemap.cc:420:simplemap_dff$794 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$810 (A=\ctrlr.read_data_reg [4], B=1'0, S=\ctrlr.RST_I) into $auto$simplemap.cc:420:simplemap_dff$797 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$811 (A=\ctrlr.read_data_reg [5], B=1'0, S=\ctrlr.RST_I) into $auto$simplemap.cc:420:simplemap_dff$798 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$812 (A=\ctrlr.read_data_reg [6], B=1'0, S=\ctrlr.RST_I) into $auto$simplemap.cc:420:simplemap_dff$799 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$813 (A=\ctrlr.read_data_reg [7], B=1'0, S=\ctrlr.RST_I) into $auto$simplemap.cc:420:simplemap_dff$800 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$802 (A=\ctrlr.read_data_reg [8], B=1'0, S=\ctrlr.RST_I) into $auto$simplemap.cc:420:simplemap_dff$801 (SB_DFFE).

7.22. Executing ICE40_OPT pass (performing simple optimizations).

7.22.1. Running ICE40 specific optimizations.

7.22.2. Executing OPT_EXPR pass (perform const folding).
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$992' in module `hd44780_hello' with or-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$664' in module `hd44780_hello' with or-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$695' in module `hd44780_hello' with or-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1250' in module `hd44780_hello' with or-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1197' in module `hd44780_hello' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1284' in module `hd44780_hello' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1198' in module `hd44780_hello' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1199' in module `hd44780_hello' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1151' in module `hd44780_hello' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1474' in module `hd44780_hello' with or-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1477' in module `hd44780_hello' with or-gate.

7.22.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hd44780_hello'.
  Cell `$auto$ice40_ffssr.cc:106:execute$4059' is identical to cell `$auto$ice40_ffssr.cc:106:execute$4061'.
    Redirecting output \Y: $auto$rtlil.cc:1804:NotGate$4060 = $auto$rtlil.cc:1804:NotGate$4062
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$4059' from module `\hd44780_hello'.
  Cell `$auto$ice40_ffssr.cc:106:execute$4057' is identical to cell `$auto$ice40_ffssr.cc:106:execute$4061'.
    Redirecting output \Y: $auto$rtlil.cc:1804:NotGate$4058 = $auto$rtlil.cc:1804:NotGate$4062
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$4057' from module `\hd44780_hello'.
  Cell `$auto$ice40_ffssr.cc:106:execute$4055' is identical to cell `$auto$ice40_ffssr.cc:106:execute$4061'.
    Redirecting output \Y: $auto$rtlil.cc:1804:NotGate$4056 = $auto$rtlil.cc:1804:NotGate$4062
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$4055' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3865' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3892'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3862 [1] = $auto$simplemap.cc:250:simplemap_eqne$3889 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3865' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2712' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2724'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2711 = $auto$simplemap.cc:127:simplemap_reduce$2723
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2712' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2687' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2732'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2684 [1] = $auto$simplemap.cc:250:simplemap_eqne$2729 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2687' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2679' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2724'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2678 = $auto$simplemap.cc:127:simplemap_reduce$2723
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2679' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3400' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3808'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3398 = $auto$simplemap.cc:250:simplemap_eqne$3806
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3400' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2660' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2669'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$2652 = $auto$dff2dffe.cc:158:make_patterns_logic$2661
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2660' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3417' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3153'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3416 = $auto$simplemap.cc:127:simplemap_reduce$3152
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3417' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2651' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2669'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$2643 = $auto$dff2dffe.cc:158:make_patterns_logic$2661
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2651' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2642' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2669'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$2634 = $auto$dff2dffe.cc:158:make_patterns_logic$2661
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2642' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3883' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3892'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3880 [1] = $auto$simplemap.cc:250:simplemap_eqne$3889 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3883' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2633' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2669'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$2625 = $auto$dff2dffe.cc:158:make_patterns_logic$2661
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2633' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3483' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3153'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3482 = $auto$simplemap.cc:127:simplemap_reduce$3152
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3483' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3524' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3892'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3521 [1] = $auto$simplemap.cc:250:simplemap_eqne$3889 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3524' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2610' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2622'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2609 = $auto$simplemap.cc:127:simplemap_reduce$2621
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2610' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3789' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3808'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3787 = $auto$simplemap.cc:250:simplemap_eqne$3806
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3789' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3827' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3808'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3825 = $auto$simplemap.cc:250:simplemap_eqne$3806
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3827' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2598' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2622'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2597 = $auto$simplemap.cc:127:simplemap_reduce$2621
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2598' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2938' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2974'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2935 [1] = $auto$simplemap.cc:250:simplemap_eqne$2971 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2938' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2902' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2974'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2899 [1] = $auto$simplemap.cc:250:simplemap_eqne$2971 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2902' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2947' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2974'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2944 [1] = $auto$simplemap.cc:250:simplemap_eqne$2971 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2947' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2586' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2622'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2585 = $auto$simplemap.cc:127:simplemap_reduce$2621
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2586' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3466' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3808'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3464 = $auto$simplemap.cc:250:simplemap_eqne$3806
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3466' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2574' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2622'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2573 = $auto$simplemap.cc:127:simplemap_reduce$2621
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2574' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2956' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2974'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2953 [1] = $auto$simplemap.cc:250:simplemap_eqne$2971 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2956' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3499' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3808'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3497 = $auto$simplemap.cc:250:simplemap_eqne$3806
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3499' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3491' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3892'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3488 [1] = $auto$simplemap.cc:250:simplemap_eqne$3889 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3491' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2562' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2622'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2561 = $auto$simplemap.cc:127:simplemap_reduce$2621
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2562' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3516' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3153'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3515 = $auto$simplemap.cc:127:simplemap_reduce$3152
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3516' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2550' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2622'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2549 = $auto$simplemap.cc:127:simplemap_reduce$2621
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2550' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2929' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2974'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2926 [1] = $auto$simplemap.cc:250:simplemap_eqne$2971 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2929' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3161' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3892'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3158 [1] = $auto$simplemap.cc:250:simplemap_eqne$3889 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3161' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2538' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2622'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2537 = $auto$simplemap.cc:127:simplemap_reduce$2621
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2538' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3664' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3808'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3662 = $auto$simplemap.cc:250:simplemap_eqne$3806
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3664' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3868' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3895'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$3860 = $auto$dff2dffe.cc:158:make_patterns_logic$3887
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3868' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2526' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2622'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2525 = $auto$simplemap.cc:127:simplemap_reduce$2621
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2526' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3751' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3808'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3749 = $auto$simplemap.cc:250:simplemap_eqne$3806
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3751' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2514' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2622'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2513 = $auto$simplemap.cc:127:simplemap_reduce$2621
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2514' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3359' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3892'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3356 [1] = $auto$simplemap.cc:250:simplemap_eqne$3889 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3359' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3260' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3892'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3257 [1] = $auto$simplemap.cc:250:simplemap_eqne$3889 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3260' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3263' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3895'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$3255 = $auto$dff2dffe.cc:158:make_patterns_logic$3887
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3263' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2502' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2622'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2501 = $auto$simplemap.cc:127:simplemap_reduce$2621
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2502' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2490' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2622'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2489 = $auto$simplemap.cc:127:simplemap_reduce$2621
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2490' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3186' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3153'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3185 = $auto$simplemap.cc:127:simplemap_reduce$3152
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3186' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2478' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2622'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2477 = $auto$simplemap.cc:127:simplemap_reduce$2621
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2478' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2884' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2974'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2881 [1] = $auto$simplemap.cc:250:simplemap_eqne$2971 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2884' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2466' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2622'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2465 = $auto$simplemap.cc:127:simplemap_reduce$2621
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2466' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3164' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3895'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$3156 = $auto$dff2dffe.cc:158:make_patterns_logic$3887
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3164' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2454' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2622'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2453 = $auto$simplemap.cc:127:simplemap_reduce$2621
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2454' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3169' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3808'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3167 = $auto$simplemap.cc:250:simplemap_eqne$3806
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3169' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3136' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3808'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3134 = $auto$simplemap.cc:250:simplemap_eqne$3806
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3136' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2442' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2622'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2441 = $auto$simplemap.cc:127:simplemap_reduce$2621
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2442' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3128' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3892'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3125 [1] = $auto$simplemap.cc:250:simplemap_eqne$3889 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3128' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3131' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3895'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$3123 = $auto$dff2dffe.cc:158:make_patterns_logic$3887
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3131' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2430' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2622'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2429 = $auto$simplemap.cc:127:simplemap_reduce$2621
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2430' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3004' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3013'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$2996 = $auto$dff2dffe.cc:158:make_patterns_logic$3005
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3004' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2418' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2622'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2417 = $auto$simplemap.cc:127:simplemap_reduce$2621
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2418' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2866' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2974'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2863 [1] = $auto$simplemap.cc:250:simplemap_eqne$2971 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2866' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2406' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2622'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2405 = $auto$simplemap.cc:127:simplemap_reduce$2621
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2406' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2389' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2622'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2388 [0] = $auto$simplemap.cc:127:simplemap_reduce$2621
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2389' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2385' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2619'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2381 [2] = $auto$simplemap.cc:250:simplemap_eqne$2615 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2385' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2875' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2974'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2872 [1] = $auto$simplemap.cc:250:simplemap_eqne$2971 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2875' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2983' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2974'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2980 [1] = $auto$simplemap.cc:250:simplemap_eqne$2971 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2983' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3384' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3153'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3383 = $auto$simplemap.cc:127:simplemap_reduce$3152
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3384' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2376' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2622'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2375 = $auto$simplemap.cc:127:simplemap_reduce$2621
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2376' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3910' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3892'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3907 [1] = $auto$simplemap.cc:250:simplemap_eqne$3889 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3910' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3874' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3892'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3871 [1] = $auto$simplemap.cc:250:simplemap_eqne$3889 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3874' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2364' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2622'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2363 = $auto$simplemap.cc:127:simplemap_reduce$2621
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2364' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3252' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3153'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3251 = $auto$simplemap.cc:127:simplemap_reduce$3152
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3252' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3235' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3808'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3233 = $auto$simplemap.cc:250:simplemap_eqne$3806
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3235' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2754' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2724'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2753 = $auto$simplemap.cc:127:simplemap_reduce$2723
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2754' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3227' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3892'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3224 [1] = $auto$simplemap.cc:250:simplemap_eqne$3889 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3227' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3230' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3895'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$3222 = $auto$dff2dffe.cc:158:make_patterns_logic$3887
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3230' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3219' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3153'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3218 = $auto$simplemap.cc:127:simplemap_reduce$3152
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3219' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2803' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2818'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2801 = $auto$simplemap.cc:250:simplemap_eqne$2816
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2803' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3120' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3153'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3119 = $auto$simplemap.cc:127:simplemap_reduce$3152
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3120' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3103' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3808'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3101 = $auto$simplemap.cc:250:simplemap_eqne$3806
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3103' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3095' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3892'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3092 [1] = $auto$simplemap.cc:250:simplemap_eqne$3889 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3095' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3098' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3895'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$3090 = $auto$dff2dffe.cc:158:make_patterns_logic$3887
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3098' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2788' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2732'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2785 [1] = $auto$simplemap.cc:250:simplemap_eqne$2729 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2788' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3194' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3892'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3191 [1] = $auto$simplemap.cc:250:simplemap_eqne$3889 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3194' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3087' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3153'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3086 = $auto$simplemap.cc:127:simplemap_reduce$3152
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3087' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3072' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3808'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3070 = $auto$simplemap.cc:250:simplemap_eqne$3806
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3072' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2995' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3013'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$2987 = $auto$dff2dffe.cc:158:make_patterns_logic$3005
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2995' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3058' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3013'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$3050 = $auto$dff2dffe.cc:158:make_patterns_logic$3005
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3058' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2828' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2818'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2826 = $auto$simplemap.cc:250:simplemap_eqne$2816
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2828' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3856' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3892'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3853 [1] = $auto$simplemap.cc:250:simplemap_eqne$3889 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3856' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2756' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2726'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$2745 = $auto$dff2dffe.cc:158:make_patterns_logic$2715
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2756' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3049' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3013'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$3041 = $auto$dff2dffe.cc:158:make_patterns_logic$3005
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3049' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3040' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3013'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$3032 = $auto$dff2dffe.cc:158:make_patterns_logic$3005
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3040' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3268' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3808'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3266 = $auto$simplemap.cc:250:simplemap_eqne$3806
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3268' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3031' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3013'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$3023 = $auto$dff2dffe.cc:158:make_patterns_logic$3005
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3031' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2766' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2724'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2765 = $auto$simplemap.cc:127:simplemap_reduce$2723
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2766' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3367' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3808'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3365 = $auto$simplemap.cc:250:simplemap_eqne$3806
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3367' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3022' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3013'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$3014 = $auto$dff2dffe.cc:158:make_patterns_logic$3005
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3022' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3901' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3892'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3898 [1] = $auto$simplemap.cc:250:simplemap_eqne$3889 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3901' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3913' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3895'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$3905 = $auto$dff2dffe.cc:158:make_patterns_logic$3887
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3913' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3770' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3808'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3768 = $auto$simplemap.cc:250:simplemap_eqne$3806
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3770' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3648' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3153'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3647 = $auto$simplemap.cc:127:simplemap_reduce$3152
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3648' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3122' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3155'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$3111 = $auto$dff2dffe.cc:158:make_patterns_logic$3144
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3122' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3301' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3808'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3299 = $auto$simplemap.cc:250:simplemap_eqne$3806
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3301' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3318' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3153'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3317 = $auto$simplemap.cc:127:simplemap_reduce$3152
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3318' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3386' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3155'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$3375 = $auto$dff2dffe.cc:158:make_patterns_logic$3144
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3386' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3392' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3892'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3389 [1] = $auto$simplemap.cc:250:simplemap_eqne$3889 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3392' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2911' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2974'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2908 [1] = $auto$simplemap.cc:250:simplemap_eqne$2971 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2911' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3746' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3765'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$3738 = $auto$dff2dffe.cc:158:make_patterns_logic$3757
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3746' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3494' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3895'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$3486 = $auto$dff2dffe.cc:158:make_patterns_logic$3887
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3494' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2950' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2941'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$2942 = $auto$dff2dffe.cc:158:make_patterns_logic$2933
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2950' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2905' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2941'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$2897 = $auto$dff2dffe.cc:158:make_patterns_logic$2933
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2905' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3450' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3153'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3449 = $auto$simplemap.cc:127:simplemap_reduce$3152
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3450' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3351' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3153'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3350 = $auto$simplemap.cc:127:simplemap_reduce$3152
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3351' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3532' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3808'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3530 = $auto$simplemap.cc:250:simplemap_eqne$3806
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3532' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3838' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3892'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3835 [1] = $auto$simplemap.cc:250:simplemap_eqne$3889 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3838' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3847' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3892'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3844 [1] = $auto$simplemap.cc:250:simplemap_eqne$3889 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3847' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3326' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3892'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3323 [1] = $auto$simplemap.cc:250:simplemap_eqne$3889 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3326' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2893' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2974'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2890 [1] = $auto$simplemap.cc:250:simplemap_eqne$2971 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2893' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3803' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3765'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$3795 = $auto$dff2dffe.cc:158:make_patterns_logic$3757
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3803' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2977' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2941'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$2969 = $auto$dff2dffe.cc:158:make_patterns_logic$2933
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2977' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2965' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2974'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2962 [1] = $auto$simplemap.cc:250:simplemap_eqne$2971 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2965' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3202' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3808'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3200 = $auto$simplemap.cc:250:simplemap_eqne$3806
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3202' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3419' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3155'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$3408 = $auto$dff2dffe.cc:158:make_patterns_logic$3144
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3419' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3425' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3892'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3422 [1] = $auto$simplemap.cc:250:simplemap_eqne$3889 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3425' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2968' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2941'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$2960 = $auto$dff2dffe.cc:158:make_patterns_logic$2933
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2968' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3433' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3808'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3431 = $auto$simplemap.cc:250:simplemap_eqne$3806
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3433' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3485' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3155'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$3474 = $auto$dff2dffe.cc:158:make_patterns_logic$3144
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3485' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2914' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2941'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$2906 = $auto$dff2dffe.cc:158:make_patterns_logic$2933
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2914' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3458' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3892'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3455 [1] = $auto$simplemap.cc:250:simplemap_eqne$3889 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3458' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3549' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3153'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3548 = $auto$simplemap.cc:127:simplemap_reduce$3152
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3549' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2920' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2974'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2917 [1] = $auto$simplemap.cc:250:simplemap_eqne$2971 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2920' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2932' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2941'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$2924 = $auto$dff2dffe.cc:158:make_patterns_logic$2933
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2932' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3197' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3895'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$3189 = $auto$dff2dffe.cc:158:make_patterns_logic$3887
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3197' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3551' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3155'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$3540 = $auto$dff2dffe.cc:158:make_patterns_logic$3144
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3551' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3557' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3892'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3554 [1] = $auto$simplemap.cc:250:simplemap_eqne$3889 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3557' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2959' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2941'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$2951 = $auto$dff2dffe.cc:158:make_patterns_logic$2933
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2959' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3565' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3808'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3563 = $auto$simplemap.cc:250:simplemap_eqne$3806
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3565' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3775' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3756'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$3772 = $auto$dff2dffe.cc:175:make_patterns_logic$3753
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$3775' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3582' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3153'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3581 = $auto$simplemap.cc:127:simplemap_reduce$3152
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3582' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3784' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3765'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$3776 = $auto$dff2dffe.cc:158:make_patterns_logic$3757
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3784' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3584' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3155'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$3573 = $auto$dff2dffe.cc:158:make_patterns_logic$3144
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3584' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3590' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3892'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3587 [1] = $auto$simplemap.cc:250:simplemap_eqne$3889 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3590' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3598' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3808'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3596 = $auto$simplemap.cc:250:simplemap_eqne$3806
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3598' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3615' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3153'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3614 = $auto$simplemap.cc:127:simplemap_reduce$3152
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3615' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3293' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3892'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3290 [1] = $auto$simplemap.cc:250:simplemap_eqne$3889 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3293' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3623' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3892'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3620 [1] = $auto$simplemap.cc:250:simplemap_eqne$3889 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3623' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3617' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3155'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$3606 = $auto$dff2dffe.cc:158:make_patterns_logic$3144
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3617' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3285' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3153'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3284 = $auto$simplemap.cc:127:simplemap_reduce$3152
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3285' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3656' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3892'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3653 [1] = $auto$simplemap.cc:250:simplemap_eqne$3889 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3656' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3650' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3155'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$3639 = $auto$dff2dffe.cc:158:make_patterns_logic$3144
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3650' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3681' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3153'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3680 = $auto$simplemap.cc:127:simplemap_reduce$3152
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3681' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3683' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3155'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$3672 = $auto$dff2dffe.cc:158:make_patterns_logic$3144
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3683' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3689' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3892'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3686 [1] = $auto$simplemap.cc:250:simplemap_eqne$3889 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3689' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3697' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3808'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3695 = $auto$simplemap.cc:250:simplemap_eqne$3806
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3697' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3714' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3153'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3713 = $auto$simplemap.cc:127:simplemap_reduce$3152
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3714' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3395' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3895'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$3387 = $auto$dff2dffe.cc:158:make_patterns_logic$3887
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3395' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3716' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3155'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$3705 = $auto$dff2dffe.cc:158:make_patterns_logic$3144
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3716' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3722' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3892'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3719 [1] = $auto$simplemap.cc:250:simplemap_eqne$3889 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3722' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3730' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3808'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3728 = $auto$simplemap.cc:250:simplemap_eqne$3806
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3730' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3631' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3808'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3629 = $auto$simplemap.cc:250:simplemap_eqne$3806
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3631' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2869' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2941'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$2861 = $auto$dff2dffe.cc:158:make_patterns_logic$2933
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2869' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2887' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2941'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$2879 = $auto$dff2dffe.cc:158:make_patterns_logic$2933
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2887' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3362' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3895'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$3354 = $auto$dff2dffe.cc:158:make_patterns_logic$3887
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3362' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3334' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3808'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3332 = $auto$simplemap.cc:250:simplemap_eqne$3806
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3334' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:37:simplemap_not$680' is identical to cell `$auto$ice40_ffssr.cc:106:execute$4061'.
    Redirecting output \Y: $not$hd44780_hello.v:176$73_Y = $auto$rtlil.cc:1804:NotGate$4062
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$680' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1499' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2734'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1497 [0] = $auto$simplemap.cc:250:simplemap_eqne$2729 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1499' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3895' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3461'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$3887 = $auto$dff2dffe.cc:158:make_patterns_logic$3453
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3895' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2552' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2564'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$2541 = $auto$dff2dffe.cc:158:make_patterns_logic$2553
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2552' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3089' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3221'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$3078 = $auto$dff2dffe.cc:158:make_patterns_logic$3210
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3089' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3296' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3461'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$3288 = $auto$dff2dffe.cc:158:make_patterns_logic$3453
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3296' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2923' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2986'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$2915 = $auto$dff2dffe.cc:158:make_patterns_logic$2978
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2923' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2540' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2564'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$2529 = $auto$dff2dffe.cc:158:make_patterns_logic$2553
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2540' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2941' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2986'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$2933 = $auto$dff2dffe.cc:158:make_patterns_logic$2978
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2941' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3859' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3461'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$3851 = $auto$dff2dffe.cc:158:make_patterns_logic$3453
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3859' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3904' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3461'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$3896 = $auto$dff2dffe.cc:158:make_patterns_logic$3453
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3904' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2528' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2564'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$2517 = $auto$dff2dffe.cc:158:make_patterns_logic$2553
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2528' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3155' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3221'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$3144 = $auto$dff2dffe.cc:158:make_patterns_logic$3210
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3155' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2768' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2681'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$2757 = $auto$dff2dffe.cc:158:make_patterns_logic$2670
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2768' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2516' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2564'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$2505 = $auto$dff2dffe.cc:158:make_patterns_logic$2553
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2516' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2504' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2564'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$2493 = $auto$dff2dffe.cc:158:make_patterns_logic$2553
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2504' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3626' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3461'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$3618 = $auto$dff2dffe.cc:158:make_patterns_logic$3453
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3626' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2726' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2681'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$2715 = $auto$dff2dffe.cc:158:make_patterns_logic$2670
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2726' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3320' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3221'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$3309 = $auto$dff2dffe.cc:158:make_patterns_logic$3210
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3320' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3659' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3461'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$3651 = $auto$dff2dffe.cc:158:make_patterns_logic$3453
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3659' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3669' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3405'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3668 = $auto$simplemap.cc:127:simplemap_reduce$3404
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$3669' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3692' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3461'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$3684 = $auto$dff2dffe.cc:158:make_patterns_logic$3453
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3692' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3886' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3461'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$3878 = $auto$dff2dffe.cc:158:make_patterns_logic$3453
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3886' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2492' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2564'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$2481 = $auto$dff2dffe.cc:158:make_patterns_logic$2553
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2492' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3725' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3461'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$3717 = $auto$dff2dffe.cc:158:make_patterns_logic$3453
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3725' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3254' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3221'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$3243 = $auto$dff2dffe.cc:158:make_patterns_logic$3210
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3254' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3188' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3221'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$3177 = $auto$dff2dffe.cc:158:make_patterns_logic$3210
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3188' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2480' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2564'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$2469 = $auto$dff2dffe.cc:158:make_patterns_logic$2553
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2480' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3174' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3405'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3173 = $auto$simplemap.cc:127:simplemap_reduce$3404
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$3174' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3756' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3794'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$3753 = $auto$dff2dffe.cc:175:make_patterns_logic$3791
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$3756' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3877' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3461'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$3869 = $auto$dff2dffe.cc:158:make_patterns_logic$3453
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3877' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2468' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2564'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$2457 = $auto$dff2dffe.cc:158:make_patterns_logic$2553
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2468' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3273' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3405'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3272 = $auto$simplemap.cc:127:simplemap_reduce$3404
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$3273' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3850' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3461'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$3842 = $auto$dff2dffe.cc:158:make_patterns_logic$3453
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3850' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3329' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3461'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$3321 = $auto$dff2dffe.cc:158:make_patterns_logic$3453
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3329' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2896' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2986'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$2888 = $auto$dff2dffe.cc:158:make_patterns_logic$2978
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2896' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3287' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3221'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$3276 = $auto$dff2dffe.cc:158:make_patterns_logic$3210
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3287' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2456' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2564'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$2445 = $auto$dff2dffe.cc:158:make_patterns_logic$2553
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2456' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3428' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3461'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$3420 = $auto$dff2dffe.cc:158:make_patterns_logic$3453
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3428' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3452' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3221'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$3441 = $auto$dff2dffe.cc:158:make_patterns_logic$3210
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3452' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2444' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2564'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$2433 = $auto$dff2dffe.cc:158:make_patterns_logic$2553
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2444' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2714' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2681'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$2703 = $auto$dff2dffe.cc:158:make_patterns_logic$2670
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2714' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3438' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3405'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3437 = $auto$simplemap.cc:127:simplemap_reduce$3404
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$3438' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2792' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2737'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2791 = $auto$simplemap.cc:127:simplemap_reduce$2736 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2792' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2432' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2564'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$2421 = $auto$dff2dffe.cc:158:make_patterns_logic$2553
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2432' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2612' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2564'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$2601 = $auto$dff2dffe.cc:158:make_patterns_logic$2553
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2612' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3353' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3221'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$3342 = $auto$dff2dffe.cc:158:make_patterns_logic$3210
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3353' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3527' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3461'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$3519 = $auto$dff2dffe.cc:158:make_patterns_logic$3453
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3527' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3560' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3461'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$3552 = $auto$dff2dffe.cc:158:make_patterns_logic$3453
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3560' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2420' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2564'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$2409 = $auto$dff2dffe.cc:158:make_patterns_logic$2553
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2420' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3141' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3405'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3140 = $auto$simplemap.cc:127:simplemap_reduce$3404
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$3141' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3518' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3221'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$3507 = $auto$dff2dffe.cc:158:make_patterns_logic$3210
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3518' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3813' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3794'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$3810 = $auto$dff2dffe.cc:175:make_patterns_logic$3791
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$3813' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2408' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2564'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$2397 = $auto$dff2dffe.cc:158:make_patterns_logic$2553
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2408' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2878' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2986'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$2870 = $auto$dff2dffe.cc:158:make_patterns_logic$2978
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2878' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3593' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3461'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$3585 = $auto$dff2dffe.cc:158:make_patterns_logic$3453
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3593' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3570' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3405'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3569 = $auto$simplemap.cc:127:simplemap_reduce$3404
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$3570' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2600' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2564'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$2589 = $auto$dff2dffe.cc:158:make_patterns_logic$2553
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2600' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3603' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3405'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3602 = $auto$simplemap.cc:127:simplemap_reduce$3404
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$3603' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3841' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3461'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$3833 = $auto$dff2dffe.cc:158:make_patterns_logic$3453
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3841' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3636' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3405'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3635 = $auto$simplemap.cc:127:simplemap_reduce$3404
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$3636' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3339' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3405'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3338 = $auto$simplemap.cc:127:simplemap_reduce$3404
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$3339' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3671' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3407'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$3666 = $auto$dff2dffe.cc:175:make_patterns_logic$3402
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$3671' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2378' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2564'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$2367 = $auto$dff2dffe.cc:158:make_patterns_logic$2553
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2378' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2588' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2564'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$2577 = $auto$dff2dffe.cc:158:make_patterns_logic$2553
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2588' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2693' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2737'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2692 [0] = $auto$simplemap.cc:127:simplemap_reduce$2736 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2693' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2366' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2564'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$2355 = $auto$dff2dffe.cc:158:make_patterns_logic$2553
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2366' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3735' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3405'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3734 = $auto$simplemap.cc:127:simplemap_reduce$3404
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$3735' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2576' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2564'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$2565 = $auto$dff2dffe.cc:158:make_patterns_logic$2553
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2576' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3176' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3407'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$3171 = $auto$dff2dffe.cc:175:make_patterns_logic$3402
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$3176' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3207' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3240'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3206 = $auto$simplemap.cc:127:simplemap_reduce$3239
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$3207' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3108' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3240'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3107 = $auto$simplemap.cc:127:simplemap_reduce$3239
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$3108' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3110' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3242'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$3105 = $auto$dff2dffe.cc:175:make_patterns_logic$3237
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$3110' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3504' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3240'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3503 = $auto$simplemap.cc:127:simplemap_reduce$3239
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$3504' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3506' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3242'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$3501 = $auto$dff2dffe.cc:175:make_patterns_logic$3237
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$3506' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3372' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3240'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3371 = $auto$simplemap.cc:127:simplemap_reduce$3239
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$3372' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3702' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3240'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3701 = $auto$simplemap.cc:127:simplemap_reduce$3239
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$3702' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3405' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3240'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3404 = $auto$simplemap.cc:127:simplemap_reduce$3239
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$3405' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3638' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3242'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$3633 = $auto$dff2dffe.cc:175:make_patterns_logic$3237
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$3638' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3407' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3242'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$3402 = $auto$dff2dffe.cc:175:make_patterns_logic$3237
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$3407' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3306' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3240'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3305 = $auto$simplemap.cc:127:simplemap_reduce$3239
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$3306' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3704' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3242'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$3699 = $auto$dff2dffe.cc:175:make_patterns_logic$3237
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$3704' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3737' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3242'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$3732 = $auto$dff2dffe.cc:175:make_patterns_logic$3237
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$3737' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3471' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3240'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3470 = $auto$simplemap.cc:127:simplemap_reduce$3239
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$3471' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3537' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3240'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3536 = $auto$simplemap.cc:127:simplemap_reduce$3239
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$3537' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3143' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3242'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$3138 = $auto$dff2dffe.cc:175:make_patterns_logic$3237
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$3143' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3341' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3242'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$3336 = $auto$dff2dffe.cc:175:make_patterns_logic$3237
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$3341' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3440' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3242'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$3435 = $auto$dff2dffe.cc:175:make_patterns_logic$3237
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$3440' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3473' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3242'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$3468 = $auto$dff2dffe.cc:175:make_patterns_logic$3237
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$3473' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3572' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3242'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$3567 = $auto$dff2dffe.cc:175:make_patterns_logic$3237
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$3572' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3209' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3242'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$3204 = $auto$dff2dffe.cc:175:make_patterns_logic$3237
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$3209' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3605' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3242'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$3600 = $auto$dff2dffe.cc:175:make_patterns_logic$3237
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$3605' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3308' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3242'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$3303 = $auto$dff2dffe.cc:175:make_patterns_logic$3237
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$3308' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3374' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3242'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$3369 = $auto$dff2dffe.cc:175:make_patterns_logic$3237
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$3374' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3275' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3242'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$3270 = $auto$dff2dffe.cc:175:make_patterns_logic$3237
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$3275' from module `\hd44780_hello'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3539' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3242'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$3534 = $auto$dff2dffe.cc:175:make_patterns_logic$3237
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$3539' from module `\hd44780_hello'.
Removed a total of 260 cells.

7.22.4. Executing OPT_RMDFF pass (remove dff with constant values).

7.22.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hd44780_hello..
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1466'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1000'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$999'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$998'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$997'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$993'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$994'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$995'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$996'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$813'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$812'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$810'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$811'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$809'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$808'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$807'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$806'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$802'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:277:simplemap_mux$664'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$660'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$658'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$657'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$692'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:277:simplemap_mux$695'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1045'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1046'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1047'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1048'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1049'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1050'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1051'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1052'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1053'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1054'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1055'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1056'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1057'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1058'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1077'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1078'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1079'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1080'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1368'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1369'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1370'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1371'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1372'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1373'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1374'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1375'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1376'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1377'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1378'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1379'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1380'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1381'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1382'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1383'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1384'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1385'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1386'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1387'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1428'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1470'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1471'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1472'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1473'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1482'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1487'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1488'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1489'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1490'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1495'.
  removed 1041 unused temporary wires.
Removed 220 unused cells and 1732 unused wires.

7.22.6. Rerunning OPT passes. (Removed registers in this run.)

7.22.7. Running ICE40 specific optimizations.

7.22.8. Executing OPT_EXPR pass (perform const folding).

7.22.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hd44780_hello'.
Removed a total of 0 cells.

7.22.10. Executing OPT_RMDFF pass (remove dff with constant values).

7.22.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hd44780_hello..
Removed 220 unused cells and 1732 unused wires.

7.22.12. Finished OPT passes. (There is nothing left to do.)

7.23. Executing TECHMAP pass (map to technology primitives).

7.23.1. Executing Verilog-2005 frontend.
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.
No more expansions possible.

7.24. Executing ABC pass (technology mapping using ABC).

7.24.1. Extracting gate netlist of module `\hd44780_hello' to `<abc-temp-dir>/input.blif'..
Extracted 393 gates and 514 wires to a netlist network with 119 inputs and 82 outputs.

7.24.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + write_blif <abc-temp-dir>/output.blif 

7.24.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:      264
ABC RESULTS:        internal signals:      313
ABC RESULTS:           input signals:      119
ABC RESULTS:          output signals:       82
Removing temp directory.
Removed 0 unused cells and 313 unused wires.

7.25. Executing TECHMAP pass (map to technology primitives).

7.25.1. Executing Verilog-2005 frontend.
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

7.25.2. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0100000000000000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0100000000000000'.

7.25.3. Continuing TECHMAP pass.
Mapping hd44780_hello.$abc$4066$auto$blifparse.cc:492:parse_blif$4187 using $paramod\$lut\WIDTH=4\LUT=16'0100000000000000.

7.25.4. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 1
Parameter \LUT = 2'01
Generating RTLIL representation for module `$paramod\$lut\WIDTH=1\LUT=2'01'.

7.25.5. Continuing TECHMAP pass.
Mapping hd44780_hello.$abc$4066$auto$blifparse.cc:492:parse_blif$4194 using $paramod\$lut\WIDTH=1\LUT=2'01.

7.25.6. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'10000000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'10000000'.

7.25.7. Continuing TECHMAP pass.
Mapping hd44780_hello.$abc$4066$auto$blifparse.cc:492:parse_blif$4178 using $paramod\$lut\WIDTH=3\LUT=8'10000000.

7.25.8. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0001000000000000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0001000000000000'.

7.25.9. Continuing TECHMAP pass.
Mapping hd44780_hello.$abc$4066$auto$blifparse.cc:492:parse_blif$4101 using $paramod\$lut\WIDTH=4\LUT=16'0001000000000000.

7.25.10. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0000000001001111
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0000000001001111'.

7.25.11. Continuing TECHMAP pass.
Mapping hd44780_hello.$abc$4066$auto$blifparse.cc:492:parse_blif$4198 using $paramod\$lut\WIDTH=4\LUT=16'0000000001001111.
Mapping hd44780_hello.$abc$4066$auto$blifparse.cc:492:parse_blif$4192 using $paramod\$lut\WIDTH=1\LUT=2'01.

7.25.12. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1110110111110011
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1110110111110011'.

7.25.13. Continuing TECHMAP pass.
Mapping hd44780_hello.$abc$4066$auto$blifparse.cc:492:parse_blif$4146 using $paramod\$lut\WIDTH=4\LUT=16'1110110111110011.

7.25.14. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 2
Parameter \LUT = 4'0111
Generating RTLIL representation for module `$paramod\$lut\WIDTH=2\LUT=4'0111'.

7.25.15. Continuing TECHMAP pass.
Mapping hd44780_hello.$abc$4066$auto$blifparse.cc:492:parse_blif$4123 using $paramod\$lut\WIDTH=2\LUT=4'0111.

7.25.16. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 2
Parameter \LUT = 4'0100
Generating RTLIL representation for module `$paramod\$lut\WIDTH=2\LUT=4'0100'.

7.25.17. Continuing TECHMAP pass.
Mapping hd44780_hello.$abc$4066$auto$blifparse.cc:492:parse_blif$4103 using $paramod\$lut\WIDTH=2\LUT=4'0100.

7.25.18. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'01000000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'01000000'.

7.25.19. Continuing TECHMAP pass.
Mapping hd44780_hello.$abc$4066$auto$blifparse.cc:492:parse_blif$4140 using $paramod\$lut\WIDTH=3\LUT=8'01000000.
Mapping hd44780_hello.$abc$4066$auto$blifparse.cc:492:parse_blif$4102 using $paramod\$lut\WIDTH=3\LUT=8'01000000.

7.25.20. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'11111110
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'11111110'.

7.25.21. Continuing TECHMAP pass.
Mapping hd44780_hello.$abc$4066$auto$blifparse.cc:492:parse_blif$4139 using $paramod\$lut\WIDTH=3\LUT=8'11111110.

7.25.22. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0000000000000001
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0000000000000001'.

7.25.23. Continuing TECHMAP pass.
Mapping hd44780_hello.$abc$4066$auto$blifparse.cc:492:parse_blif$4094 using $paramod\$lut\WIDTH=4\LUT=16'0000000000000001.
Mapping hd44780_hello.$abc$4066$auto$blifparse.cc:492:parse_blif$4095 using $paramod\$lut\WIDTH=4\LUT=16'0000000000000001.

7.25.24. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 2
Parameter \LUT = 4'1000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=2\LUT=4'1000'.

7.25.25. Continuing TECHMAP pass.
Mapping hd44780_hello.$abc$4066$auto$blifparse.cc:492:parse_blif$4093 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping hd44780_hello.$abc$4066$auto$blifparse.cc:492:parse_blif$4098 using $paramod\$lut\WIDTH=4\LUT=16'0000000000000001.
Mapping hd44780_hello.$abc$4066$auto$blifparse.cc:492:parse_blif$4097 using $paramod\$lut\WIDTH=4\LUT=16'0000000000000001.
Mapping hd44780_hello.$abc$4066$auto$blifparse.cc:492:parse_blif$4099 using $paramod\$lut\WIDTH=4\LUT=16'0000000000000001.
Mapping hd44780_hello.$abc$4066$auto$blifparse.cc:492:parse_blif$4096 using $paramod\$lut\WIDTH=3\LUT=8'10000000.
Mapping hd44780_hello.$abc$4066$auto$blifparse.cc:492:parse_blif$4174 using $paramod\$lut\WIDTH=2\LUT=4'1000.

7.25.26. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1111000100000000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1111000100000000'.

7.25.27. Continuing TECHMAP pass.
Mapping hd44780_hello.$abc$4066$auto$blifparse.cc:492:parse_blif$4186 using $paramod\$lut\WIDTH=4\LUT=16'1111000100000000.
Mapping hd44780_hello.$abc$4066$auto$blifparse.cc:492:parse_blif$4092 using $paramod\$lut\WIDTH=3\LUT=8'01000000.
Mapping hd44780_hello.$abc$4066$auto$blifparse.cc:492:parse_blif$4100 using $paramod\$lut\WIDTH=2\LUT=4'0100.

7.25.28. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0000000011111000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0000000011111000'.

7.25.29. Continuing TECHMAP pass.
Mapping hd44780_hello.$abc$4066$auto$blifparse.cc:492:parse_blif$4108 using $paramod\$lut\WIDTH=4\LUT=16'0000000011111000.
Mapping hd44780_hello.$abc$4066$auto$blifparse.cc:492:parse_blif$4078 using $paramod\$lut\WIDTH=2\LUT=4'1000.

7.25.30. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1101110000001111
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1101110000001111'.

7.25.31. Continuing TECHMAP pass.
Mapping hd44780_hello.$abc$4066$auto$blifparse.cc:492:parse_blif$4183 using $paramod\$lut\WIDTH=4\LUT=16'1101110000001111.

7.25.32. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'10111111
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'10111111'.

7.25.33. Continuing TECHMAP pass.
Mapping hd44780_hello.$abc$4066$auto$blifparse.cc:492:parse_blif$4182 using $paramod\$lut\WIDTH=3\LUT=8'10111111.

7.25.34. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'11001010
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'11001010'.

7.25.35. Continuing TECHMAP pass.
Mapping hd44780_hello.$abc$4066$auto$blifparse.cc:492:parse_blif$4150 using $paramod\$lut\WIDTH=3\LUT=8'11001010.
Mapping hd44780_hello.$abc$4066$auto$blifparse.cc:492:parse_blif$4077 using $paramod\$lut\WIDTH=2\LUT=4'0100.

7.25.36. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'01101111
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'01101111'.

7.25.37. Continuing TECHMAP pass.
Mapping hd44780_hello.$abc$4066$auto$blifparse.cc:492:parse_blif$4080 using $paramod\$lut\WIDTH=3\LUT=8'01101111.

7.25.38. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 2
Parameter \LUT = 4'0001
Generating RTLIL representation for module `$paramod\$lut\WIDTH=2\LUT=4'0001'.

7.25.39. Continuing TECHMAP pass.
Mapping hd44780_hello.$abc$4066$auto$blifparse.cc:492:parse_blif$4144 using $paramod\$lut\WIDTH=2\LUT=4'0001.

7.25.40. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'00010000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'00010000'.

7.25.41. Continuing TECHMAP pass.
Mapping hd44780_hello.$abc$4066$auto$blifparse.cc:492:parse_blif$4142 using $paramod\$lut\WIDTH=3\LUT=8'00010000.

7.25.42. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0000011100000000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0000011100000000'.

7.25.43. Continuing TECHMAP pass.
Mapping hd44780_hello.$abc$4066$auto$blifparse.cc:492:parse_blif$4143 using $paramod\$lut\WIDTH=4\LUT=16'0000011100000000.
Mapping hd44780_hello.$abc$4066$auto$blifparse.cc:492:parse_blif$4145 using $paramod\$lut\WIDTH=2\LUT=4'0001.
Mapping hd44780_hello.$abc$4066$auto$blifparse.cc:492:parse_blif$4154 using $paramod\$lut\WIDTH=3\LUT=8'11001010.

7.25.44. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'10100011
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'10100011'.

7.25.45. Continuing TECHMAP pass.
Mapping hd44780_hello.$abc$4066$auto$blifparse.cc:492:parse_blif$4148 using $paramod\$lut\WIDTH=3\LUT=8'10100011.
Mapping hd44780_hello.$abc$4066$auto$blifparse.cc:492:parse_blif$4147 using $paramod\$lut\WIDTH=3\LUT=8'11001010.
Mapping hd44780_hello.$abc$4066$auto$blifparse.cc:492:parse_blif$4149 using $paramod\$lut\WIDTH=3\LUT=8'11001010.
Mapping hd44780_hello.$abc$4066$auto$blifparse.cc:492:parse_blif$4176 using $paramod\$lut\WIDTH=3\LUT=8'10000000.
Mapping hd44780_hello.$abc$4066$auto$blifparse.cc:492:parse_blif$4158 using $paramod\$lut\WIDTH=3\LUT=8'11001010.
Mapping hd44780_hello.$abc$4066$auto$blifparse.cc:492:parse_blif$4151 using $paramod\$lut\WIDTH=3\LUT=8'11001010.
Mapping hd44780_hello.$abc$4066$auto$blifparse.cc:492:parse_blif$4152 using $paramod\$lut\WIDTH=3\LUT=8'11001010.
Mapping hd44780_hello.$abc$4066$auto$blifparse.cc:492:parse_blif$4162 using $paramod\$lut\WIDTH=3\LUT=8'11001010.
Mapping hd44780_hello.$abc$4066$auto$blifparse.cc:492:parse_blif$4156 using $paramod\$lut\WIDTH=3\LUT=8'11001010.
Mapping hd44780_hello.$abc$4066$auto$blifparse.cc:492:parse_blif$4155 using $paramod\$lut\WIDTH=3\LUT=8'11001010.
Mapping hd44780_hello.$abc$4066$auto$blifparse.cc:492:parse_blif$4157 using $paramod\$lut\WIDTH=3\LUT=8'11001010.

7.25.46. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'00001011
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'00001011'.

7.25.47. Continuing TECHMAP pass.
Mapping hd44780_hello.$abc$4066$auto$blifparse.cc:492:parse_blif$4177 using $paramod\$lut\WIDTH=3\LUT=8'00001011.
Mapping hd44780_hello.$abc$4066$auto$blifparse.cc:492:parse_blif$4166 using $paramod\$lut\WIDTH=3\LUT=8'11001010.
Mapping hd44780_hello.$abc$4066$auto$blifparse.cc:492:parse_blif$4138 using $paramod\$lut\WIDTH=3\LUT=8'00010000.

7.25.48. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0000000000000111
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0000000000000111'.

7.25.49. Continuing TECHMAP pass.
Mapping hd44780_hello.$abc$4066$auto$blifparse.cc:492:parse_blif$4175 using $paramod\$lut\WIDTH=4\LUT=16'0000000000000111.
Mapping hd44780_hello.$abc$4066$auto$blifparse.cc:492:parse_blif$4153 using $paramod\$lut\WIDTH=3\LUT=8'11001010.

7.25.50. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 2
Parameter \LUT = 4'1110
Generating RTLIL representation for module `$paramod\$lut\WIDTH=2\LUT=4'1110'.

7.25.51. Continuing TECHMAP pass.
Mapping hd44780_hello.$abc$4066$auto$blifparse.cc:492:parse_blif$4141 using $paramod\$lut\WIDTH=2\LUT=4'1110.
Mapping hd44780_hello.$abc$4066$auto$blifparse.cc:492:parse_blif$4196 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping hd44780_hello.$abc$4066$auto$blifparse.cc:492:parse_blif$4195 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping hd44780_hello.$abc$4066$auto$blifparse.cc:492:parse_blif$4197 using $paramod\$lut\WIDTH=1\LUT=2'01.

7.25.52. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1000000000000000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1000000000000000'.

7.25.53. Continuing TECHMAP pass.
Mapping hd44780_hello.$abc$4066$auto$blifparse.cc:492:parse_blif$4188 using $paramod\$lut\WIDTH=4\LUT=16'1000000000000000.
Mapping hd44780_hello.$abc$4066$auto$blifparse.cc:492:parse_blif$4193 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping hd44780_hello.$abc$4066$auto$blifparse.cc:492:parse_blif$4189 using $paramod\$lut\WIDTH=4\LUT=16'0100000000000000.
Mapping hd44780_hello.$abc$4066$auto$blifparse.cc:492:parse_blif$4191 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping hd44780_hello.$abc$4066$auto$blifparse.cc:492:parse_blif$4190 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping hd44780_hello.$abc$4066$auto$blifparse.cc:492:parse_blif$4160 using $paramod\$lut\WIDTH=3\LUT=8'11001010.
Mapping hd44780_hello.$abc$4066$auto$blifparse.cc:492:parse_blif$4159 using $paramod\$lut\WIDTH=3\LUT=8'11001010.
Mapping hd44780_hello.$abc$4066$auto$blifparse.cc:492:parse_blif$4161 using $paramod\$lut\WIDTH=3\LUT=8'11001010.
Mapping hd44780_hello.$abc$4066$auto$blifparse.cc:492:parse_blif$4126 using $paramod\$lut\WIDTH=2\LUT=4'0100.
Mapping hd44780_hello.$abc$4066$auto$blifparse.cc:492:parse_blif$4170 using $paramod\$lut\WIDTH=2\LUT=4'1110.
Mapping hd44780_hello.$abc$4066$auto$blifparse.cc:492:parse_blif$4164 using $paramod\$lut\WIDTH=3\LUT=8'11001010.
Mapping hd44780_hello.$abc$4066$auto$blifparse.cc:492:parse_blif$4163 using $paramod\$lut\WIDTH=3\LUT=8'11001010.
Mapping hd44780_hello.$abc$4066$auto$blifparse.cc:492:parse_blif$4165 using $paramod\$lut\WIDTH=3\LUT=8'11001010.
Mapping hd44780_hello.$abc$4066$auto$blifparse.cc:492:parse_blif$4168 using $paramod\$lut\WIDTH=2\LUT=4'0001.
Mapping hd44780_hello.$abc$4066$auto$blifparse.cc:492:parse_blif$4167 using $paramod\$lut\WIDTH=2\LUT=4'1110.
Mapping hd44780_hello.$abc$4066$auto$blifparse.cc:492:parse_blif$4169 using $paramod\$lut\WIDTH=2\LUT=4'0100.

7.25.54. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1111100011111111
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1111100011111111'.

7.25.55. Continuing TECHMAP pass.
Mapping hd44780_hello.$abc$4066$auto$blifparse.cc:492:parse_blif$4173 using $paramod\$lut\WIDTH=4\LUT=16'1111100011111111.

7.25.56. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0000000100000000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0000000100000000'.

7.25.57. Continuing TECHMAP pass.
Mapping hd44780_hello.$abc$4066$auto$blifparse.cc:492:parse_blif$4079 using $paramod\$lut\WIDTH=4\LUT=16'0000000100000000.

7.25.58. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0000000011101111
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0000000011101111'.

7.25.59. Continuing TECHMAP pass.
Mapping hd44780_hello.$abc$4066$auto$blifparse.cc:492:parse_blif$4179 using $paramod\$lut\WIDTH=4\LUT=16'0000000011101111.

7.25.60. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0111111111111111
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0111111111111111'.

7.25.61. Continuing TECHMAP pass.
Mapping hd44780_hello.$abc$4066$auto$blifparse.cc:492:parse_blif$4172 using $paramod\$lut\WIDTH=4\LUT=16'0111111111111111.
Mapping hd44780_hello.$abc$4066$auto$blifparse.cc:492:parse_blif$4135 using $paramod\$lut\WIDTH=2\LUT=4'0100.
Mapping hd44780_hello.$abc$4066$auto$blifparse.cc:492:parse_blif$4136 using $paramod\$lut\WIDTH=2\LUT=4'0001.
Mapping hd44780_hello.$abc$4066$auto$blifparse.cc:492:parse_blif$4131 using $paramod\$lut\WIDTH=4\LUT=16'0000000100000000.
Mapping hd44780_hello.$abc$4066$auto$blifparse.cc:492:parse_blif$4171 using $paramod\$lut\WIDTH=2\LUT=4'0100.

7.25.62. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'11110100
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'11110100'.

7.25.63. Continuing TECHMAP pass.
Mapping hd44780_hello.$abc$4066$auto$blifparse.cc:492:parse_blif$4137 using $paramod\$lut\WIDTH=3\LUT=8'11110100.
Mapping hd44780_hello.$abc$4066$auto$blifparse.cc:492:parse_blif$4127 using $paramod\$lut\WIDTH=2\LUT=4'1110.
Mapping hd44780_hello.$abc$4066$auto$blifparse.cc:492:parse_blif$4129 using $paramod\$lut\WIDTH=4\LUT=16'0000000000000001.

7.25.64. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'11110001
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'11110001'.

7.25.65. Continuing TECHMAP pass.
Mapping hd44780_hello.$abc$4066$auto$blifparse.cc:492:parse_blif$4128 using $paramod\$lut\WIDTH=3\LUT=8'11110001.
Mapping hd44780_hello.$abc$4066$auto$blifparse.cc:492:parse_blif$4132 using $paramod\$lut\WIDTH=4\LUT=16'0001000000000000.

7.25.66. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1111111000000000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1111111000000000'.

7.25.67. Continuing TECHMAP pass.
Mapping hd44780_hello.$abc$4066$auto$blifparse.cc:492:parse_blif$4130 using $paramod\$lut\WIDTH=4\LUT=16'1111111000000000.
Mapping hd44780_hello.$abc$4066$auto$blifparse.cc:492:parse_blif$4134 using $paramod\$lut\WIDTH=3\LUT=8'11110100.
Mapping hd44780_hello.$abc$4066$auto$blifparse.cc:492:parse_blif$4122 using $paramod\$lut\WIDTH=4\LUT=16'0000000000000001.
Mapping hd44780_hello.$abc$4066$auto$blifparse.cc:492:parse_blif$4120 using $paramod\$lut\WIDTH=4\LUT=16'0000000000000001.
Mapping hd44780_hello.$abc$4066$auto$blifparse.cc:492:parse_blif$4119 using $paramod\$lut\WIDTH=4\LUT=16'0000000000000001.
Mapping hd44780_hello.$abc$4066$auto$blifparse.cc:492:parse_blif$4121 using $paramod\$lut\WIDTH=4\LUT=16'0000000000000001.
Mapping hd44780_hello.$abc$4066$auto$blifparse.cc:492:parse_blif$4118 using $paramod\$lut\WIDTH=4\LUT=16'0000000000000001.
Mapping hd44780_hello.$abc$4066$auto$blifparse.cc:492:parse_blif$4117 using $paramod\$lut\WIDTH=4\LUT=16'1000000000000000.
Mapping hd44780_hello.$abc$4066$auto$blifparse.cc:492:parse_blif$4116 using $paramod\$lut\WIDTH=2\LUT=4'1000.

7.25.68. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1111111111110001
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1111111111110001'.

7.25.69. Continuing TECHMAP pass.
Mapping hd44780_hello.$abc$4066$auto$blifparse.cc:492:parse_blif$4124 using $paramod\$lut\WIDTH=4\LUT=16'1111111111110001.
Mapping hd44780_hello.$abc$4066$auto$blifparse.cc:492:parse_blif$4125 using $paramod\$lut\WIDTH=3\LUT=8'11111110.

7.25.70. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'11010000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'11010000'.

7.25.71. Continuing TECHMAP pass.
Mapping hd44780_hello.$abc$4066$auto$blifparse.cc:492:parse_blif$4133 using $paramod\$lut\WIDTH=3\LUT=8'11010000.

7.25.72. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'11101111
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'11101111'.

7.25.73. Continuing TECHMAP pass.
Mapping hd44780_hello.$abc$4066$auto$blifparse.cc:492:parse_blif$4115 using $paramod\$lut\WIDTH=3\LUT=8'11101111.

7.25.74. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'11100000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'11100000'.

7.25.75. Continuing TECHMAP pass.
Mapping hd44780_hello.$abc$4066$auto$blifparse.cc:492:parse_blif$4107 using $paramod\$lut\WIDTH=3\LUT=8'11100000.
Mapping hd44780_hello.$abc$4066$auto$blifparse.cc:492:parse_blif$4106 using $paramod\$lut\WIDTH=4\LUT=16'0000000001001111.

7.25.76. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1000111110001000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1000111110001000'.

7.25.77. Continuing TECHMAP pass.
Mapping hd44780_hello.$abc$4066$auto$blifparse.cc:492:parse_blif$4110 using $paramod\$lut\WIDTH=4\LUT=16'1000111110001000.
Mapping hd44780_hello.$abc$4066$auto$blifparse.cc:492:parse_blif$4112 using $paramod\$lut\WIDTH=4\LUT=16'1000111110001000.

7.25.78. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1011111100000000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1011111100000000'.

7.25.79. Continuing TECHMAP pass.
Mapping hd44780_hello.$abc$4066$auto$blifparse.cc:492:parse_blif$4104 using $paramod\$lut\WIDTH=4\LUT=16'1011111100000000.
Mapping hd44780_hello.$abc$4066$auto$blifparse.cc:492:parse_blif$4111 using $paramod\$lut\WIDTH=4\LUT=16'1000111110001000.
Mapping hd44780_hello.$abc$4066$auto$blifparse.cc:492:parse_blif$4114 using $paramod\$lut\WIDTH=4\LUT=16'1000111110001000.

7.25.80. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'00000111
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'00000111'.

7.25.81. Continuing TECHMAP pass.
Mapping hd44780_hello.$abc$4066$auto$blifparse.cc:492:parse_blif$4091 using $paramod\$lut\WIDTH=3\LUT=8'00000111.

7.25.82. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0011011101000000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0011011101000000'.

7.25.83. Continuing TECHMAP pass.
Mapping hd44780_hello.$abc$4066$auto$blifparse.cc:492:parse_blif$4113 using $paramod\$lut\WIDTH=4\LUT=16'0011011101000000.
Mapping hd44780_hello.$abc$4066$auto$blifparse.cc:492:parse_blif$4109 using $paramod\$lut\WIDTH=4\LUT=16'1000111110001000.
Mapping hd44780_hello.$abc$4066$auto$blifparse.cc:492:parse_blif$4105 using $paramod\$lut\WIDTH=4\LUT=16'1000111110001000.

7.25.84. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'00011110
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'00011110'.

7.25.85. Continuing TECHMAP pass.
Mapping hd44780_hello.$abc$4066$auto$blifparse.cc:492:parse_blif$4072 using $paramod\$lut\WIDTH=3\LUT=8'00011110.
Mapping hd44780_hello.$abc$4066$auto$blifparse.cc:492:parse_blif$4076 using $paramod\$lut\WIDTH=3\LUT=8'01000000.

7.25.86. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0000011101110111
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0000011101110111'.

7.25.87. Continuing TECHMAP pass.
Mapping hd44780_hello.$abc$4066$auto$blifparse.cc:492:parse_blif$4087 using $paramod\$lut\WIDTH=4\LUT=16'0000011101110111.

7.25.88. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'00010110
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'00010110'.

7.25.89. Continuing TECHMAP pass.
Mapping hd44780_hello.$abc$4066$auto$blifparse.cc:492:parse_blif$4071 using $paramod\$lut\WIDTH=3\LUT=8'00010110.

7.25.90. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'01000010
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'01000010'.

7.25.91. Continuing TECHMAP pass.
Mapping hd44780_hello.$abc$4066$auto$blifparse.cc:492:parse_blif$4088 using $paramod\$lut\WIDTH=3\LUT=8'01000010.

7.25.92. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'00101100
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'00101100'.

7.25.93. Continuing TECHMAP pass.
Mapping hd44780_hello.$abc$4066$auto$blifparse.cc:492:parse_blif$4073 using $paramod\$lut\WIDTH=3\LUT=8'00101100.
Mapping hd44780_hello.$abc$4066$auto$blifparse.cc:492:parse_blif$4082 using $paramod\$lut\WIDTH=4\LUT=16'0000011101110111.
Mapping hd44780_hello.$abc$4066$auto$blifparse.cc:492:parse_blif$4075 using $paramod\$lut\WIDTH=4\LUT=16'0000011101110111.

7.25.94. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0100000011111111
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0100000011111111'.

7.25.95. Continuing TECHMAP pass.
Mapping hd44780_hello.$abc$4066$auto$blifparse.cc:492:parse_blif$4086 using $paramod\$lut\WIDTH=4\LUT=16'0100000011111111.
Mapping hd44780_hello.$abc$4066$auto$blifparse.cc:492:parse_blif$4081 using $paramod\$lut\WIDTH=4\LUT=16'0100000011111111.

7.25.96. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0100010011110000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0100010011110000'.

7.25.97. Continuing TECHMAP pass.
Mapping hd44780_hello.$abc$4066$auto$blifparse.cc:492:parse_blif$4090 using $paramod\$lut\WIDTH=4\LUT=16'0100010011110000.
Mapping hd44780_hello.$abc$4066$auto$blifparse.cc:492:parse_blif$4084 using $paramod\$lut\WIDTH=4\LUT=16'0000011101110111.
Mapping hd44780_hello.$abc$4066$auto$blifparse.cc:492:parse_blif$4068 using $paramod\$lut\WIDTH=2\LUT=4'0100.
Mapping hd44780_hello.$abc$4066$auto$blifparse.cc:492:parse_blif$4070 using $paramod\$lut\WIDTH=2\LUT=4'0100.
Mapping hd44780_hello.$abc$4066$auto$blifparse.cc:492:parse_blif$4083 using $paramod\$lut\WIDTH=4\LUT=16'0100000011111111.
Mapping hd44780_hello.$abc$4066$auto$blifparse.cc:492:parse_blif$4074 using $paramod\$lut\WIDTH=4\LUT=16'0100000011111111.

7.25.98. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'01100000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'01100000'.

7.25.99. Continuing TECHMAP pass.
Mapping hd44780_hello.$abc$4066$auto$blifparse.cc:492:parse_blif$4085 using $paramod\$lut\WIDTH=3\LUT=8'01100000.
Mapping hd44780_hello.$abc$4066$auto$blifparse.cc:492:parse_blif$4067 using $paramod\$lut\WIDTH=2\LUT=4'1000.

7.25.100. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0000000101000000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0000000101000000'.

7.25.101. Continuing TECHMAP pass.
Mapping hd44780_hello.$abc$4066$auto$blifparse.cc:492:parse_blif$4089 using $paramod\$lut\WIDTH=4\LUT=16'0000000101000000.

7.25.102. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1110111100000000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1110111100000000'.

7.25.103. Continuing TECHMAP pass.
Mapping hd44780_hello.$abc$4066$auto$blifparse.cc:492:parse_blif$4185 using $paramod\$lut\WIDTH=4\LUT=16'1110111100000000.

7.25.104. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1110111111111111
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1110111111111111'.

7.25.105. Continuing TECHMAP pass.
Mapping hd44780_hello.$abc$4066$auto$blifparse.cc:492:parse_blif$4184 using $paramod\$lut\WIDTH=4\LUT=16'1110111111111111.

7.25.106. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0000101100000000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0000101100000000'.

7.25.107. Continuing TECHMAP pass.
Mapping hd44780_hello.$abc$4066$auto$blifparse.cc:492:parse_blif$4181 using $paramod\$lut\WIDTH=4\LUT=16'0000101100000000.

7.25.108. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 2
Parameter \LUT = 4'1011
Generating RTLIL representation for module `$paramod\$lut\WIDTH=2\LUT=4'1011'.

7.25.109. Continuing TECHMAP pass.
Mapping hd44780_hello.$abc$4066$auto$blifparse.cc:492:parse_blif$4180 using $paramod\$lut\WIDTH=2\LUT=4'1011.
Mapping hd44780_hello.$abc$4066$auto$blifparse.cc:492:parse_blif$4069 using $paramod\$lut\WIDTH=2\LUT=4'0100.
No more expansions possible.
Removed 0 unused cells and 264 unused wires.

7.26. Executing HIERARCHY pass (managing design hierarchy).

7.26.1. Analyzing design hierarchy..
Top module:  \hd44780_hello

7.26.2. Analyzing design hierarchy..
Top module:  \hd44780_hello
Removed 0 unused modules.

7.26.3. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 4'1000
Generating RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=4'1000'.

7.26.4. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 4'0100
Generating RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=4'0100'.

7.26.5. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 4'0100
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=4'0100'.

7.26.6. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 4'0100
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=4'0100'.

7.26.7. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 8'00010110
Generating RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=8'00010110'.

7.26.8. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 8'00011110
Generating RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=8'00011110'.

7.26.9. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 8'00101100
Generating RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=8'00101100'.

7.26.10. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0100000011111111
Generating RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0100000011111111'.

7.26.11. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0000011101110111
Generating RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0000011101110111'.

7.26.12. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 8'01000000
Generating RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=8'01000000'.

7.26.13. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 4'0100
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=4'0100'.

7.26.14. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 4'1000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=4'1000'.

7.26.15. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0000000100000000
Generating RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0000000100000000'.

7.26.16. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 8'01101111
Generating RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=8'01101111'.

7.26.17. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0100000011111111
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0100000011111111'.

7.26.18. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0000011101110111
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0000011101110111'.

7.26.19. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0100000011111111
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0100000011111111'.

7.26.20. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0000011101110111
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0000011101110111'.

7.26.21. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 8'01100000
Generating RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=8'01100000'.

7.26.22. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0100000011111111
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0100000011111111'.

7.26.23. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0000011101110111
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0000011101110111'.

7.26.24. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 8'01000010
Generating RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=8'01000010'.

7.26.25. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0000000101000000
Generating RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0000000101000000'.

7.26.26. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0100010011110000
Generating RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0100010011110000'.

7.26.27. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 8'00000111
Generating RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=8'00000111'.

7.26.28. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 8'01000000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=8'01000000'.

7.26.29. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 4'1000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=4'1000'.

7.26.30. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0000000000000001
Generating RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0000000000000001'.

7.26.31. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0000000000000001
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0000000000000001'.

7.26.32. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 8'10000000
Generating RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=8'10000000'.

7.26.33. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0000000000000001
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0000000000000001'.

7.26.34. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0000000000000001
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0000000000000001'.

7.26.35. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0000000000000001
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0000000000000001'.

7.26.36. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 4'0100
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=4'0100'.

7.26.37. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0001000000000000
Generating RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0001000000000000'.

7.26.38. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 8'01000000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=8'01000000'.

7.26.39. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 4'0100
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=4'0100'.

7.26.40. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'1011111100000000
Generating RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'1011111100000000'.

7.26.41. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'1000111110001000
Generating RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'1000111110001000'.

7.26.42. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0000000001001111
Generating RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0000000001001111'.

7.26.43. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 8'11100000
Generating RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=8'11100000'.

7.26.44. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0000000011111000
Generating RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0000000011111000'.

7.26.45. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'1000111110001000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'1000111110001000'.

7.26.46. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'1000111110001000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'1000111110001000'.

7.26.47. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'1000111110001000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'1000111110001000'.

7.26.48. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'1000111110001000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'1000111110001000'.

7.26.49. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0011011101000000
Generating RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0011011101000000'.

7.26.50. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'1000111110001000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'1000111110001000'.

7.26.51. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 8'11101111
Generating RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=8'11101111'.

7.26.52. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 4'1000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=4'1000'.

7.26.53. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'1000000000000000
Generating RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'1000000000000000'.

7.26.54. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0000000000000001
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0000000000000001'.

7.26.55. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0000000000000001
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0000000000000001'.

7.26.56. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0000000000000001
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0000000000000001'.

7.26.57. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0000000000000001
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0000000000000001'.

7.26.58. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0000000000000001
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0000000000000001'.

7.26.59. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 4'0111
Generating RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=4'0111'.

7.26.60. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'1111111111110001
Generating RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'1111111111110001'.

7.26.61. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 8'11111110
Generating RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=8'11111110'.

7.26.62. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 4'0100
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=4'0100'.

7.26.63. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 4'1110
Generating RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=4'1110'.

7.26.64. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 8'11110001
Generating RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=8'11110001'.

7.26.65. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0000000000000001
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0000000000000001'.

7.26.66. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'1111111000000000
Generating RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'1111111000000000'.

7.26.67. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0000000100000000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0000000100000000'.

7.26.68. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0001000000000000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0001000000000000'.

7.26.69. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 8'11010000
Generating RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=8'11010000'.

7.26.70. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 8'11110100
Generating RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=8'11110100'.

7.26.71. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 4'0100
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=4'0100'.

7.26.72. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 4'0001
Generating RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=4'0001'.

7.26.73. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 8'11110100
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=8'11110100'.

7.26.74. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 8'00010000
Generating RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=8'00010000'.

7.26.75. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 8'11111110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=8'11111110'.

7.26.76. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 8'01000000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=8'01000000'.

7.26.77. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 4'1110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=4'1110'.

7.26.78. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 8'00010000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=8'00010000'.

7.26.79. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0000011100000000
Generating RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0000011100000000'.

7.26.80. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 4'0001
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=4'0001'.

7.26.81. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 4'0001
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=4'0001'.

7.26.82. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'1110110111110011
Generating RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'1110110111110011'.

7.26.83. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 8'11001010
Generating RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=8'11001010'.

7.26.84. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 8'10100011
Generating RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=8'10100011'.

7.26.85. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 8'11001010
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=8'11001010'.

7.26.86. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 8'11001010
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=8'11001010'.

7.26.87. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 8'11001010
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=8'11001010'.

7.26.88. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 8'11001010
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=8'11001010'.

7.26.89. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 8'11001010
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=8'11001010'.

7.26.90. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 8'11001010
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=8'11001010'.

7.26.91. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 8'11001010
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=8'11001010'.

7.26.92. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 8'11001010
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=8'11001010'.

7.26.93. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 8'11001010
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=8'11001010'.

7.26.94. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 8'11001010
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=8'11001010'.

7.26.95. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 8'11001010
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=8'11001010'.

7.26.96. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 8'11001010
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=8'11001010'.

7.26.97. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 8'11001010
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=8'11001010'.

7.26.98. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 8'11001010
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=8'11001010'.

7.26.99. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 8'11001010
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=8'11001010'.

7.26.100. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 8'11001010
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=8'11001010'.

7.26.101. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 8'11001010
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=8'11001010'.

7.26.102. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 8'11001010
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=8'11001010'.

7.26.103. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 4'1110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=4'1110'.

7.26.104. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 4'0001
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=4'0001'.

7.26.105. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 4'0100
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=4'0100'.

7.26.106. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 4'1110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=4'1110'.

7.26.107. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 4'0100
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=4'0100'.

7.26.108. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0111111111111111
Generating RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0111111111111111'.

7.26.109. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'1111100011111111
Generating RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'1111100011111111'.

7.26.110. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 4'1000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=4'1000'.

7.26.111. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0000000000000111
Generating RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0000000000000111'.

7.26.112. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 8'10000000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=8'10000000'.

7.26.113. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 8'00001011
Generating RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=8'00001011'.

7.26.114. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 8'10000000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=8'10000000'.

7.26.115. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0000000011101111
Generating RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0000000011101111'.

7.26.116. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 4'1011
Generating RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=4'1011'.

7.26.117. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0000101100000000
Generating RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0000101100000000'.

7.26.118. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 8'10111111
Generating RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=8'10111111'.

7.26.119. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'1101110000001111
Generating RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'1101110000001111'.

7.26.120. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'1110111111111111
Generating RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'1110111111111111'.

7.26.121. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'1110111100000000
Generating RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'1110111100000000'.

7.26.122. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'1111000100000000
Generating RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'1111000100000000'.

7.26.123. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0100000000000000
Generating RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0100000000000000'.

7.26.124. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'1000000000000000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'1000000000000000'.

7.26.125. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0100000000000000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0100000000000000'.

7.26.126. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 2'01
Generating RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=2'01'.

7.26.127. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 2'01
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=2'01'.

7.26.128. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 2'01
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=2'01'.

7.26.129. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 2'01
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=2'01'.

7.26.130. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 2'01
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=2'01'.

7.26.131. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 2'01
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=2'01'.

7.26.132. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 2'01
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=2'01'.

7.26.133. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 2'01
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=2'01'.

7.26.134. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0000000001001111
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0000000001001111'.

7.26.135. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0110100110010110
Generating RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0110100110010110'.

7.26.136. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0110100110010110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0110100110010110'.

7.26.137. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0110100110010110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0110100110010110'.

7.26.138. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0110100110010110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0110100110010110'.

7.26.139. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0110100110010110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0110100110010110'.

7.26.140. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0110100110010110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0110100110010110'.

7.26.141. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0110100110010110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0110100110010110'.

7.26.142. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0110100110010110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0110100110010110'.

7.26.143. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0110100110010110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0110100110010110'.

7.26.144. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0110100110010110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0110100110010110'.

7.26.145. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0110100110010110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0110100110010110'.

7.26.146. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0110100110010110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0110100110010110'.

7.26.147. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0110100110010110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0110100110010110'.

7.26.148. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0110100110010110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0110100110010110'.

7.26.149. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0110100110010110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0110100110010110'.

7.26.150. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0110100110010110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0110100110010110'.

7.26.151. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0110100110010110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0110100110010110'.

7.26.152. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0110100110010110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0110100110010110'.

7.26.153. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0110100110010110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0110100110010110'.

7.26.154. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0110100110010110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0110100110010110'.

7.26.155. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0110100110010110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0110100110010110'.

7.26.156. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0110100110010110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0110100110010110'.

7.26.157. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0110100110010110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0110100110010110'.

7.26.158. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0110100110010110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0110100110010110'.

7.26.159. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0110100110010110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0110100110010110'.

7.26.160. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0110100110010110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0110100110010110'.

7.26.161. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0110100110010110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0110100110010110'.

7.26.162. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0110100110010110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0110100110010110'.

7.26.163. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0110100110010110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0110100110010110'.

7.26.164. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0110100110010110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0110100110010110'.

7.26.165. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0110100110010110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0110100110010110'.

7.26.166. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0110100110010110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0110100110010110'.

7.26.167. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0110100110010110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0110100110010110'.

7.26.168. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0110100110010110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0110100110010110'.

7.26.169. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0110100110010110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0110100110010110'.

7.26.170. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0110100110010110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0110100110010110'.

7.26.171. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0110100110010110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0110100110010110'.

7.26.172. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0110100110010110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0110100110010110'.

7.26.173. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0110100110010110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0110100110010110'.

7.26.174. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0110100110010110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0110100110010110'.

7.26.175. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0110100110010110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0110100110010110'.

7.26.176. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0110100110010110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0110100110010110'.

7.26.177. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0110100110010110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0110100110010110'.

7.26.178. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0110100110010110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0110100110010110'.

7.26.179. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0110100110010110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0110100110010110'.

7.26.180. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0110100110010110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0110100110010110'.

7.26.181. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0110100110010110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0110100110010110'.

7.26.182. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0110100110010110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0110100110010110'.

7.26.183. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0110100110010110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0110100110010110'.

7.26.184. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0110100110010110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0110100110010110'.

7.26.185. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0110100110010110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0110100110010110'.

7.26.186. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0110100110010110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0110100110010110'.

7.26.187. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0110100110010110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0110100110010110'.

7.26.188. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0110100110010110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0110100110010110'.

7.26.189. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0110100110010110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0110100110010110'.

7.26.190. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_IO'.
Parameter \PIN_TYPE = 6'000001
Parameter \PULLUP = 1'1
Generating RTLIL representation for module `$paramod\SB_IO\PIN_TYPE=6'000001\PULLUP=1'1'.

7.26.191. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_RAM40_4K'.
Parameter \WRITE_MODE = 0
Parameter \READ_MODE = 0
Parameter \INIT_0 = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx000001000000110000000100000001100000110000000001000001000000100000000100001010000000101000000010000010100000001100001010000000110001001000000011
Parameter \INIT_1 = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx001001010010000100000101110110110000010111000100000001011100010000000100100111000000010100101100000001010110111100000101011011000000010101101100000001010110010100000101010010000000010010000111
Parameter \INIT_2 = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_3 = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_4 = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_5 = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_6 = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_7 = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_8 = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_9 = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_A = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_B = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_C = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_D = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_E = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_F = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Generating RTLIL representation for module `$paramod$5718edc9078e32bbb4b26bf1e3856aeadd6f164b\SB_RAM40_4K'.

7.26.192. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_RGBA_DRV'.
Parameter \CURRENT_MODE = 24'001100000110001000110001
Parameter \RGB0_CURRENT = 64'0011000001100010001100000011000000110000001100000011000000110001
Parameter \RGB1_CURRENT = 64'0011000001100010001100000011000000110000001100000011000000110001
Parameter \RGB2_CURRENT = 64'0011000001100010001100000011000000110000001100000011000000110001
Generating RTLIL representation for module `$paramod$9e50ca266fbd3700c8696e9d5d7bb3ff642c62df\SB_RGBA_DRV'.

7.26.193. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_HFOSC'.
Parameter \CLKHF_DIV = 811741489
Generating RTLIL representation for module `$paramod\SB_HFOSC\CLKHF_DIV=811741489'.

7.27. Printing statistics.

=== hd44780_hello ===

   Number of wires:                243
   Number of wire bits:            554
   Number of public wires:          76
   Number of public wire bits:     278
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                371
     SB_CARRY                       49
     SB_DFF                         26
     SB_DFFE                        32
     SB_DFFESR                      63
     SB_DFFSR                        4
     SB_DFFSS                        6
     SB_HFOSC                        1
     SB_IO                           1
     SB_LUT4                       187
     SB_RAM40_4K                     1
     SB_RGBA_DRV                     1

7.28. Executing CHECK pass (checking for obvious problems).
checking module hd44780_hello..
found and reported 0 problems.

8. Executing JSON backend.

End of script. Logfile hash: 0af71227cd
CPU: user 1.10s system 0.03s, MEM: 72.21 MB total, 40.92 MB resident
Yosys 0.8 (git sha1 5706e908, clang 6.0.0-1ubuntu2 -fPIC -Os)
Time spent: 15% 17x opt_expr (0 sec), 14% 20x read_verilog (0 sec), ...
+ nextpnr-ice40 --up5k --package sg48 --json hd44780_hello.json --pcf hd44780_hello.pcf --asc hd44780_hello.asc
Info: Importing module hd44780_hello
Info: Rule checker, verifying imported design
Info: Checksum: 0x5d003efc

ERROR: failed to open PCF file
ERROR: Loading PCF failed.
0 warnings, 2 errors
