

================================================================
== Vivado HLS Report for 'top'
================================================================
* Date:           Wed Dec 10 22:44:38 2014

* Version:        2013.2 (build date: Thu Jun 13 16:07:59 PM 2013)
* Project:        hls.prj
* Solution:       solution2
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.75|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  323|  323|         1|          1|          1|   323|    yes   |
        |- Loop 2  |  256|  256|         2|          1|          1|   256|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
|ShiftMemory      |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 13
* Pipeline: 2
  Pipeline-0: II = 1, D = 1, States = { 7 }
  Pipeline-1: II = 1, D = 2, States = { 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / (tmp_s & tmp_36) | (tmp_37 & tmp_39)
	11  / (!tmp_s & !tmp_37) | (!tmp_s & !tmp_39) | (!tmp_36 & !tmp_37) | (!tmp_36 & !tmp_39)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / (exitcond)
	7  / (!exitcond)
8 --> 
	10  / (exitcond8)
	9  / (!exitcond8)
9 --> 
	8  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
* FSM state operations: 

 <State 1>: 2.39ns
ST_1: input_read [1/1] 0.00ns
entry:0  %input_read = call i16 @_ssdm_op_WireRead.i16(i16 %input_r) nounwind ; <i16> [#uses=1]

ST_1: input0_V [1/1] 0.00ns
entry:1  %input0_V = call i22 @_ssdm_op_BitConcatenate.i22.i16.i6(i16 %input_read, i6 0) ; <i22> [#uses=1]

ST_1: stg_16 [2/2] 2.39ns
entry:2  call fastcc void @input_transfer(i22 %input0_V) nounwind


 <State 2>: 0.00ns
ST_2: stg_17 [1/2] 0.00ns
entry:2  call fastcc void @input_transfer(i22 %input0_V) nounwind


 <State 3>: 8.28ns
ST_3: initialize_load [1/1] 0.00ns
entry:3  %initialize_load = load i32* @initialize, align 4 ; <i32> [#uses=2]

ST_3: tmp_s [1/1] 2.52ns
entry:4  %tmp_s = icmp eq i32 %initialize_load, 0        ; <i1> [#uses=1]

ST_3: stg_20 [1/1] 0.00ns
entry:5  br i1 %tmp_s, label %bb, label %bb1

ST_3: input_buffer_pointer_load [1/1] 0.00ns
bb:0  %input_buffer_pointer_load = load i32* @input_buffer_pointer, align 4 ; <i32> [#uses=1]

ST_3: tmp_36 [1/1] 2.52ns
bb:1  %tmp_36 = icmp eq i32 %input_buffer_pointer_load, 1023 ; <i1> [#uses=1]

ST_3: stg_23 [1/1] 0.00ns
bb:2  br i1 %tmp_36, label %bb3, label %bb1

ST_3: tmp_37 [1/1] 2.52ns
bb1:0  %tmp_37 = icmp eq i32 %initialize_load, 1       ; <i1> [#uses=1]

ST_3: stg_25 [1/1] 0.00ns
bb1:1  br i1 %tmp_37, label %bb2, label %bb10_ifconv

ST_3: input_buffer_pointer_load_1 [1/1] 0.00ns
bb2:0  %input_buffer_pointer_load_1 = load i32* @input_buffer_pointer, align 4 ; <i32> [#uses=3]

ST_3: tmp_101 [1/1] 0.00ns
bb2:1  %tmp_101 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %input_buffer_pointer_load_1, i32 31) ; <i1> [#uses=1]

ST_3: tmp_102 [1/1] 0.00ns
bb2:2  %tmp_102 = trunc i32 %input_buffer_pointer_load_1 to i8 ; <i8> [#uses=1]

ST_3: p_and_f [1/1] 0.00ns
bb2:3  %p_and_f = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 0, i8 %tmp_102) ; <i32> [#uses=1]

ST_3: p_neg [1/1] 2.44ns
bb2:4  %p_neg = sub i32 0, %input_buffer_pointer_load_1 ; <i32> [#uses=1]

ST_3: tmp_103 [1/1] 0.00ns
bb2:5  %tmp_103 = trunc i32 %p_neg to i8               ; <i8> [#uses=1]

ST_3: p_and_t [1/1] 0.00ns
bb2:6  %p_and_t = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 0, i8 %tmp_103) ; <i32> [#uses=1]

ST_3: p_neg_t [1/1] 2.44ns
bb2:7  %p_neg_t = sub i32 0, %p_and_t                  ; <i32> [#uses=1]

ST_3: tmp_38 [1/1] 1.37ns
bb2:8  %tmp_38 = select i1 %tmp_101, i32 %p_neg_t, i32 %p_and_f ; <i32> [#uses=1]

ST_3: tmp_104 [1/1] 0.00ns
bb2:9  %tmp_104 = trunc i32 %tmp_38 to i9              ; <i9> [#uses=1]

ST_3: tmp_39 [1/1] 2.03ns
bb2:10  %tmp_39 = icmp eq i9 %tmp_104, 255              ; <i1> [#uses=1]

ST_3: stg_37 [1/1] 0.00ns
bb2:11  br i1 %tmp_39, label %bb3, label %bb10_ifconv

ST_3: stg_38 [2/2] 0.00ns
bb3:0  call fastcc void @combine() nounwind


 <State 4>: 0.00ns
ST_4: stg_39 [1/2] 0.00ns
bb3:0  call fastcc void @combine() nounwind


 <State 5>: 0.00ns
ST_5: stg_40 [2/2] 0.00ns
bb3:1  call fastcc void @output_transfer() nounwind


 <State 6>: 1.39ns
ST_6: stg_41 [1/2] 0.00ns
bb3:1  call fastcc void @output_transfer() nounwind

ST_6: stg_42 [1/1] 1.39ns
bb3:2  br label %bb5


 <State 7>: 3.44ns
ST_7: ii_2 [1/1] 0.00ns
bb5:0  %ii_2 = phi i9 [ 0, %bb3 ], [ %ii, %bb4 ]       ; <i9> [#uses=4]

ST_7: exitcond [1/1] 2.03ns
bb5:1  %exitcond = icmp eq i9 %ii_2, -189              ; <i1> [#uses=1]

ST_7: ii [1/1] 1.84ns
bb5:2  %ii = add i9 %ii_2, 1                           ; <i9> [#uses=1]

ST_7: stg_46 [1/1] 1.40ns
bb5:3  br i1 %exitcond, label %bb8, label %bb4

ST_7: empty [1/1] 0.00ns
bb4:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 323, i64 323, i64 323) nounwind ; <i32> [#uses=0]

ST_7: tmp_40 [1/1] 0.00ns
bb4:1  %tmp_40 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str28) nounwind ; <i32> [#uses=1]

ST_7: stg_49 [1/1] 0.00ns
bb4:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, [1 x i8]* @p_str70) nounwind

ST_7: tmp_41 [1/1] 0.00ns
bb4:3  %tmp_41 = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %ii_2, i6 0) ; <i15> [#uses=1]

ST_7: tmp_52_cast [1/1] 0.00ns
bb4:4  %tmp_52_cast = zext i15 %tmp_41 to i32          ; <i32> [#uses=1]

ST_7: tmp_42 [1/1] 0.00ns
bb4:5  %tmp_42 = zext i9 %ii_2 to i64                  ; <i64> [#uses=1]

ST_7: index_input_V_addr [1/1] 0.00ns
bb4:6  %index_input_V_addr = getelementptr [323 x i32]* @index_input_V, i64 0, i64 %tmp_42 ; <i32*> [#uses=1]

ST_7: stg_54 [1/1] 2.39ns
bb4:7  store i32 %tmp_52_cast, i32* %index_input_V_addr, align 4

ST_7: empty_93 [1/1] 0.00ns
bb4:8  %empty_93 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str28, i32 %tmp_40) nounwind ; <i32> [#uses=0]

ST_7: stg_56 [1/1] 0.00ns
bb4:9  br label %bb5


 <State 8>: 6.66ns
ST_8: jj [1/1] 0.00ns
bb8:0  %jj = phi i9 [ %jj_2, %bb7 ], [ 0, %bb5 ]       ; <i9> [#uses=3]

ST_8: phi_mul [1/1] 0.00ns
bb8:1  %phi_mul = phi i17 [ %next_mul, %bb7 ], [ 0, %bb5 ] ; <i17> [#uses=2]

ST_8: exitcond8 [1/1] 2.03ns
bb8:2  %exitcond8 = icmp eq i9 %jj, -256               ; <i1> [#uses=1]

ST_8: jj_2 [1/1] 1.84ns
bb8:3  %jj_2 = add i9 %jj, 1                           ; <i9> [#uses=1]

ST_8: stg_61 [1/1] 0.00ns
bb8:4  br i1 %exitcond8, label %bb9, label %bb7

ST_8: next_mul [1/1] 2.08ns
bb7:3  %next_mul = add i17 %phi_mul, 322               ; <i17> [#uses=1]

ST_8: tmp [1/1] 0.00ns
bb7:4  %tmp = zext i17 %phi_mul to i36                 ; <i36> [#uses=1]

ST_8: mul_cast5 [1/1] 6.66ns
bb7:5  %mul_cast5 = mul i36 %tmp, 526345               ; <i36> [#uses=1]

ST_8: tmp_44 [1/1] 0.00ns
bb7:6  %tmp_44 = call i9 @_ssdm_op_PartSelect.i9.i36.i32.i32(i36 %mul_cast5, i32 27, i32 35) ; <i9> [#uses=1]


 <State 9>: 2.39ns
ST_9: empty_94 [1/1] 0.00ns
bb7:0  %empty_94 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256) nounwind ; <i32> [#uses=0]

ST_9: tmp_43 [1/1] 0.00ns
bb7:1  %tmp_43 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str29) nounwind ; <i32> [#uses=1]

ST_9: stg_68 [1/1] 0.00ns
bb7:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, [1 x i8]* @p_str70) nounwind

ST_9: tmp_45 [1/1] 0.00ns
bb7:7  %tmp_45 = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %tmp_44, i6 0) ; <i15> [#uses=1]

ST_9: tmp_54_cast [1/1] 0.00ns
bb7:8  %tmp_54_cast = zext i15 %tmp_45 to i32          ; <i32> [#uses=1]

ST_9: tmp_46 [1/1] 0.00ns
bb7:9  %tmp_46 = zext i9 %jj to i64                    ; <i64> [#uses=1]

ST_9: index_output_V_addr [1/1] 0.00ns
bb7:10  %index_output_V_addr = getelementptr [256 x i32]* @index_output_V, i64 0, i64 %tmp_46 ; <i32*> [#uses=1]

ST_9: stg_73 [1/1] 2.39ns
bb7:11  store i32 %tmp_54_cast, i32* %index_output_V_addr, align 4

ST_9: empty_95 [1/1] 0.00ns
bb7:12  %empty_95 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str29, i32 %tmp_43) nounwind ; <i32> [#uses=0]

ST_9: stg_75 [1/1] 0.00ns
bb7:13  br label %bb8


 <State 10>: 0.00ns
ST_10: stg_76 [2/2] 0.00ns
bb9:0  call fastcc void @interp1() nounwind


 <State 11>: 0.00ns
ST_11: stg_77 [1/2] 0.00ns
bb9:0  call fastcc void @interp1() nounwind

ST_11: stg_78 [1/1] 0.00ns
bb9:1  br label %bb10_ifconv


 <State 12>: 5.18ns
ST_12: output_count_load [1/1] 0.00ns
bb10_ifconv:0  %output_count_load = load i32* @output_count, align 4 ; <i32> [#uses=3]

ST_12: tmp_47 [1/1] 0.00ns
bb10_ifconv:1  %tmp_47 = sext i32 %output_count_load to i64    ; <i64> [#uses=1]

ST_12: output_realtime_V_addr [1/1] 0.00ns
bb10_ifconv:2  %output_realtime_V_addr = getelementptr [256 x i32]* @output_realtime_V, i64 0, i64 %tmp_47 ; <i32*> [#uses=1]

ST_12: p_Val2_284 [2/2] 2.39ns
bb10_ifconv:3  %p_Val2_284 = load i32* %output_realtime_V_addr, align 4 ; <i32> [#uses=3]

ST_12: tmp_49 [1/1] 2.44ns
bb10_ifconv:13  %tmp_49 = add nsw i32 %output_count_load, 1     ; <i32> [#uses=2]

ST_12: tmp_108 [1/1] 0.00ns
bb10_ifconv:14  %tmp_108 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_49, i32 31) ; <i1> [#uses=1]

ST_12: tmp_109 [1/1] 0.00ns
bb10_ifconv:15  %tmp_109 = trunc i32 %tmp_49 to i8              ; <i8> [#uses=1]

ST_12: p_and_f4 [1/1] 0.00ns
bb10_ifconv:16  %p_and_f4 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 0, i8 %tmp_109) ; <i32> [#uses=1]

ST_12: p_neg5 [1/1] 1.37ns
bb10_ifconv:17  %p_neg5 = xor i32 %output_count_load, -1        ; <i32> [#uses=1]

ST_12: tmp_110 [1/1] 0.00ns
bb10_ifconv:18  %tmp_110 = trunc i32 %p_neg5 to i8              ; <i8> [#uses=1]

ST_12: p_and_t6 [1/1] 0.00ns
bb10_ifconv:19  %p_and_t6 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 0, i8 %tmp_110) ; <i32> [#uses=1]

ST_12: p_neg_t7 [1/1] 2.44ns
bb10_ifconv:20  %p_neg_t7 = sub i32 0, %p_and_t6                ; <i32> [#uses=1]

ST_12: tmp_50 [1/1] 1.37ns
bb10_ifconv:21  %tmp_50 = select i1 %tmp_108, i32 %p_neg_t7, i32 %p_and_f4 ; <i32> [#uses=1]

ST_12: stg_92 [1/1] 0.00ns
bb10_ifconv:22  store i32 %tmp_50, i32* @output_count, align 4


 <State 13>: 7.45ns
ST_13: p_Val2_284 [1/2] 2.39ns
bb10_ifconv:3  %p_Val2_284 = load i32* %output_realtime_V_addr, align 4 ; <i32> [#uses=3]

ST_13: ret_V [1/1] 0.00ns
bb10_ifconv:4  %ret_V = call i26 @_ssdm_op_PartSelect.i26.i32.i32.i32(i32 %p_Val2_284, i32 6, i32 31) ; <i26> [#uses=3]

ST_13: tmp_105 [1/1] 0.00ns
bb10_ifconv:5  %tmp_105 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_284, i32 31) ; <i1> [#uses=1]

ST_13: tmp_106 [1/1] 0.00ns
bb10_ifconv:6  %tmp_106 = trunc i32 %p_Val2_284 to i6          ; <i6> [#uses=1]

ST_13: ret_V_3 [1/1] 2.32ns
bb10_ifconv:7  %ret_V_3 = add nsw i26 %ret_V, 1                ; <i26> [#uses=1]

ST_13: tmp_48 [1/1] 1.94ns
bb10_ifconv:8  %tmp_48 = icmp eq i6 %tmp_106, 0                ; <i1> [#uses=1]

ST_13: p_s [1/1] 1.37ns
bb10_ifconv:9  %p_s = select i1 %tmp_48, i26 %ret_V, i26 %ret_V_3 ; <i26> [#uses=1]

ST_13: ret_V_4 [1/1] 1.37ns
bb10_ifconv:10  %ret_V_4 = select i1 %tmp_105, i26 %p_s, i26 %ret_V ; <i26> [#uses=1]

ST_13: tmp_107 [1/1] 0.00ns
bb10_ifconv:11  %tmp_107 = trunc i26 %ret_V_4 to i16            ; <i16> [#uses=1]

ST_13: stg_102 [1/1] 0.00ns
bb10_ifconv:12  call void @_ssdm_op_WireWrite.i16P(i16* %output_r, i16 %tmp_107) nounwind

ST_13: stg_103 [1/1] 0.00ns
bb10_ifconv:23  ret void



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
