{
  "name": "core::core_arch::aarch64::neon::generated::vmul_lane_f64",
  "span": "$library/core/src/../../stdarch/crates/core_arch/src/aarch64/neon/generated.rs:14732:1: 14732:85",
  "mir": "fn core::core_arch::aarch64::neon::generated::vmul_lane_f64(_1: core_arch::aarch64::neon::float64x1_t, _2: core_arch::aarch64::neon::float64x1_t) -> core_arch::aarch64::neon::float64x1_t {\n    let mut _0: core_arch::aarch64::neon::float64x1_t;\n    let mut _3: core_arch::aarch64::neon::float64x1_t;\n    let mut _4: f64;\n    debug a => _1;\n    debug b => _2;\n    bb0: {\n        StorageLive(_3);\n        StorageLive(_4);\n        _4 = intrinsics::simd::simd_extract::<core_arch::aarch64::neon::float64x1_t, f64>(_2, core_arch::aarch64::neon::generated::vmul_lane_f64::<LANE>::{constant#1}) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        _3 = move _4 as core_arch::aarch64::neon::float64x1_t;\n        StorageDead(_4);\n        _0 = intrinsics::simd::simd_mul::<core_arch::aarch64::neon::float64x1_t>(_1, move _3) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        StorageDead(_3);\n        return;\n    }\n}\n"
}