// Seed: 2660132903
module module_0 ();
  assign id_1 = 1'b0;
  assign module_1.type_3 = 0;
  wire id_2;
  wire id_3;
  wire id_4, id_5;
  wire id_6;
endmodule
module module_1 (
    input tri id_0,
    input tri id_1,
    input uwire id_2,
    output logic id_3,
    output logic id_4,
    output wire id_5,
    output supply1 id_6,
    input supply1 id_7,
    input supply1 id_8,
    output tri0 id_9,
    input wand id_10
);
  initial begin : LABEL_0
    id_4 <= (1);
  end
  always id_5 = id_7;
  always @(negedge id_1 or posedge id_7) wait (id_0) id_3 <= 1;
  id_12(
      1, {id_1}, id_10
  );
  wire id_13, id_14;
  wire id_15;
  assign id_5 = 1;
  wor id_16 = 1;
  always begin : LABEL_0
    id_3 <= 1;
    id_4 <= 1;
  end
  module_0 modCall_1 ();
endmodule
