$date
	Thu Jun 29 00:53:44 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module memory_tb $end
$var wire 8 ! data [7:0] $end
$var reg 3 " address [2:0] $end
$var reg 1 # clk $end
$var reg 8 $ out [7:0] $end
$var reg 1 % wr_rd $end
$scope module dut $end
$var wire 3 & address [2:0] $end
$var wire 1 # clk $end
$var wire 8 ' data [7:0] $end
$var wire 1 % wr_rd $end
$var reg 8 ( out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx (
b1 '
b0 &
0%
b1 $
0#
b0 "
b1 !
$end
#5
1#
#10
0#
b10 !
b10 '
b10 $
b1 "
b1 &
#15
1#
#20
0#
b11 !
b11 '
b11 $
b10 "
b10 &
#25
1#
#30
bx !
bx '
0#
1%
#35
b11 !
b11 '
b11 (
1#
#40
0#
b0 "
b0 &
#45
b0x1 !
b0x1 '
b1 (
1#
#50
0#
b1 "
b1 &
#55
b1x !
b1x '
b10 (
1#
#60
0#
b10 "
b10 &
