// Seed: 3898219980
module module_0;
  uwire id_1;
  wire  id_2;
  ;
  assign id_1 = 1'b0;
endmodule
module module_1 #(
    parameter id_3 = 32'd46
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  input wire _id_3;
  module_0 modCall_1 ();
  output wire id_2;
  input logic [7:0] id_1;
  assign id_2 = id_1[id_3];
endmodule
module module_2 #(
    parameter id_0 = 32'd8
) (
    input wor _id_0
);
  wire id_2[id_0 : -1  -  1];
  module_0 modCall_1 ();
endmodule
