#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Nov  3 11:18:30 2018
# Process ID: 5568
# Current directory: C:/Users/EnglishOnly/Desktop/Vivado/lab4/lab4_1_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12528 C:\Users\EnglishOnly\Desktop\Vivado\lab4\lab4_1_1\lab4_1_1.xpr
# Log file: C:/Users/EnglishOnly/Desktop/Vivado/lab4/lab4_1_1/vivado.log
# Journal file: C:/Users/EnglishOnly/Desktop/Vivado/lab4/lab4_1_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/EnglishOnly/Desktop/Vivado/lab4/lab4_1_1/lab4_1_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Applications/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 827.758 ; gain = 98.113
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/EnglishOnly/Desktop/Vivado/lab4/lab4_1_1/lab4_1_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'add_two_values_task_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/EnglishOnly/Desktop/Vivado/lab4/lab4_1_1/lab4_1_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj add_two_values_task_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/EnglishOnly/Desktop/Vivado/lab4/lab4_1_1/lab4_1_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Applications/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ae65a723a5c542c1b962d305118da96d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot add_two_values_task_tb_behav xil_defaultlib.add_two_values_task_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/EnglishOnly/Desktop/Vivado/lab4/lab4_1_1/lab4_1_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "add_two_values_task_tb_behav -key {Behavioral:sim_1:Functional:add_two_values_task_tb} -tclbatch {add_two_values_task_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source add_two_values_task_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 50ns
ain=0110, bin=1010, cout=x, sum=xxxx at time=                   0
ain=0110, bin=1010, cout=1, sum=0000 at time=                5000
ain=0111, bin=1011, cout=1, sum=0000 at time=               10000
ain=1001, bin=1101, cout=1, sum=0010 at time=               15000
ain=1100, bin=0000, cout=1, sum=0110 at time=               20000
ain=0000, bin=0100, cout=0, sum=1100 at time=               25000
Simulation Done
INFO: [USF-XSim-96] XSim completed. Design snapshot 'add_two_values_task_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 50ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 852.008 ; gain = 21.461
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Nov  3 11:29:59 2018...
