> **[ğŸ‡¬ğŸ‡§ English Version](top_level.md)**

# ÛŒÚ©Ù¾Ø§Ø±Ú†Ù‡â€ŒØ³Ø§Ø²ÛŒ Ø³ÛŒØ³ØªÙ… Top Level

**ÙØ§ÛŒÙ„**: `src/top_level.vhd`
**ØªØ¹Ø¯Ø§Ø¯ Ø®Ø·ÙˆØ·**: Û±ÛµÛ´
**Ù‡Ø¯Ù**: Integration Ù‡Ù…Ù‡ componentâ€ŒÙ‡Ø§ Ø¯Ø± ÛŒÚ© Ø³ÛŒØ³ØªÙ… Ú©Ø§Ù…Ù„ Ø¢Ù…Ø§Ø¯Ù‡ Ø¨Ø±Ø§ÛŒ synthesis

---

## ÙÙ‡Ø±Ø³Øª Ù…Ø·Ø§Ù„Ø¨

- [Ù…Ù‚Ø¯Ù…Ù‡](#Ù…Ù‚Ø¯Ù…Ù‡)
- [System Block Diagram](#system-block-diagram)
- [Entity Interface](#entity-interface)
- [Architecture](#architecture)
- [Component Connectionâ€ŒÙ‡Ø§](#component-connectionÙ‡Ø§)
- [Ø±Ø§Ù‡Ù†Ù…Ø§ÛŒ Configuration](#Ø±Ø§Ù‡Ù†Ù…Ø§ÛŒ-configuration)
- [FPGA Pin Mapping](#fpga-pin-mapping)
- [Ù…Ø«Ø§Ù„â€ŒÙ‡Ø§ÛŒ Ø§Ø³ØªÙØ§Ø¯Ù‡](#Ù…Ø«Ø§Ù„â€ŒÙ‡Ø§ÛŒ-Ø§Ø³ØªÙØ§Ø¯Ù‡)

---

## Ù…Ù‚Ø¯Ù…Ù‡

Module `top_level` Ø³ÛŒØ³ØªÙ… Ù‚ÙÙ„ Ø¯ÛŒØ¬ÛŒØªØ§Ù„ Ù…Ø¨ØªÙ†ÛŒ Ø¨Ø± Ø§Ù„Ú¯ÙˆÛŒ Ú©Ø§Ù…Ù„ Ø§Ø³Øª. Ø§ÛŒÙ† module connect Ù…ÛŒâ€ŒÚ©Ù†Ø¯:

1. **Ú†Ù‡Ø§Ø± Button Debouncer**: Ù¾Ø§Ú©â€ŒØ³Ø§Ø²ÛŒ ÙˆØ±ÙˆØ¯ÛŒâ€ŒÙ‡Ø§ÛŒ raw Ø¯Ú©Ù…Ù‡
2. **ÛŒÚ© FSM Controller**: Ù¾Ø±Ø¯Ø§Ø²Ø´ Ø¯Ú©Ù…Ù‡â€ŒÙ‡Ø§ÛŒ debounce Ø´Ø¯Ù‡ Ùˆ Ù…Ø¯ÛŒØ±ÛŒØª lock state
3. **Output Signalâ€ŒÙ‡Ø§**: Ø§Ø±Ø§Ø¦Ù‡ lock status Ø¨Ù‡ LED ÛŒØ§ Ø³Ø§ÛŒØ± indicatorâ€ŒÙ‡Ø§

Ø§ÛŒÙ† moduleâ€ŒØ§ÛŒ Ø§Ø³Øª Ú©Ù‡ synthesis Ù…ÛŒâ€ŒÚ©Ù†ÛŒØ¯ Ùˆ Ø±ÙˆÛŒ FPGA deploy Ù…ÛŒâ€ŒÙ†Ù…Ø§ÛŒÛŒØ¯.

<details>
<summary>Top Level Module Ú†ÛŒØ³ØªØŸ</summary>

Ø¯Ø± ÛŒÚ© hardware designØŒ **top level module** Ø®Ø§Ø±Ø¬ÛŒâ€ŒØªØ±ÛŒÙ† container Ø§Ø³Øª Ú©Ù‡:
- Pinâ€ŒÙ‡Ø§ÛŒÛŒ Ø¯Ø§Ø±Ø¯ Ú©Ù‡ Ø¨Ù‡ Ø¯Ù†ÛŒØ§ÛŒ Ø¨ÛŒØ±ÙˆÙ† connect Ù…ÛŒâ€ŒØ´ÙˆÙ†Ø¯ (Ø¯Ú©Ù…Ù‡â€ŒÙ‡Ø§ØŒ LEDâ€ŒÙ‡Ø§ Ùˆ ØºÛŒØ±Ù‡)
- Ù‡Ù…Ù‡ moduleâ€ŒÙ‡Ø§ÛŒ Ø¯ÛŒÚ¯Ø± Ø±Ø§ Ø¨Ù‡ Ø¹Ù†ÙˆØ§Ù† sub-component Ø¯Ø± Ø¨Ø± Ù…ÛŒâ€ŒÚ¯ÛŒØ±Ø¯
- Ú†ÛŒØ²ÛŒ Ø§Ø³Øª Ú©Ù‡ ÙˆØ§Ù‚Ø¹Ø§Ù‹ synthesis Ù…ÛŒâ€ŒÚ©Ù†ÛŒØ¯ Ùˆ Ø±ÙˆÛŒ FPGA load Ù…ÛŒâ€ŒÙ†Ù…Ø§ÛŒÛŒØ¯

Ø¢Ù† Ø±Ø§ Ù…Ø§Ù†Ù†Ø¯ function Â«main()Â» Ø¯Ø± Ù†Ø±Ù…â€ŒØ§ÙØ²Ø§Ø± Ø¯Ø± Ù†Ø¸Ø± Ø¨Ú¯ÛŒØ±ÛŒØ¯ - Ø¬Ø§ÛŒÛŒ Ø§Ø³Øª Ú©Ù‡ Ù‡Ù…Ù‡ Ú†ÛŒØ² Ú¯Ø±Ø¯ Ù‡Ù… Ù…ÛŒâ€ŒØ¢ÛŒØ¯.

</details>

---

## System Block Diagram

![System Block Diagram](../presentation/assets/System-Block-Diagram.png)

---

## Entity Interface

```vhdl
entity top_level is
    Generic (
        DEBOUNCE_TIME : integer := 10;
        UNLOCK_TIME   : integer := 5
    );
    Port (
        clk          : in  std_logic;
        reset        : in  std_logic;
        button_A_raw : in  std_logic;
        button_B_raw : in  std_logic;
        button_C_raw : in  std_logic;
        button_D_raw : in  std_logic;
        lock_status  : out std_logic;
        led          : out std_logic
    );
end top_level;
```

### Generic Parameterâ€ŒÙ‡Ø§

| Parameter | Ù†ÙˆØ¹ | Ù…Ù‚Ø¯Ø§Ø± Ù¾ÛŒØ´â€ŒÙØ±Ø¶ | ØªÙˆØ¶ÛŒØ­Ø§Øª |
|---------|-----|---------------|---------|
| `DEBOUNCE_TIME` | integer | Û±Û° | Clock cycleâ€ŒÙ‡Ø§ Ø¨Ø±Ø§ÛŒ button debounce |
| `UNLOCK_TIME` | integer | Ûµ | Clock cycleâ€ŒÙ‡Ø§ Ù‚Ø¨Ù„ Ø§Ø² auto-lock |

### Portâ€ŒÙ‡Ø§

| Port | Ø¬Ù‡Øª | Ù†ÙˆØ¹ | ØªÙˆØ¶ÛŒØ­Ø§Øª |
|------|-----|-----|---------|
| `clk` | in | std_logic | System clock (Ù…Ø«Ù„Ø§Ù‹ Û±Û°Û° Ù…Ú¯Ø§Ù‡Ø±ØªØ² Ø§Ø² FPGA oscillator) |
| `reset` | in | std_logic | System resetØŒ active-high |
| `button_A_raw` | in | std_logic | ÙˆØ±ÙˆØ¯ÛŒ raw Ø¯Ú©Ù…Ù‡ A (Ø§Ø² physical button) |
| `button_B_raw` | in | std_logic | ÙˆØ±ÙˆØ¯ÛŒ raw Ø¯Ú©Ù…Ù‡ B |
| `button_C_raw` | in | std_logic | ÙˆØ±ÙˆØ¯ÛŒ raw Ø¯Ú©Ù…Ù‡ C |
| `button_D_raw` | in | std_logic | ÙˆØ±ÙˆØ¯ÛŒ raw Ø¯Ú©Ù…Ù‡ D (decoy) |
| `lock_status` | out | std_logic | '1' = unlockedØŒ '0' = locked |
| `led` | out | std_logic | Ù‡Ù…Ø§Ù† lock_status (Ø¨Ø±Ø§ÛŒ LED indicator) |

<details>
<summary>Ú†Ø±Ø§ Ø¯Ùˆ output ÛŒÚ©Ø³Ø§Ù† (lock_status Ùˆ led)ØŸ</summary>

Ø¯Ø§Ø´ØªÙ† outputâ€ŒÙ‡Ø§ÛŒ Ø¬Ø¯Ø§Ú¯Ø§Ù†Ù‡ Ø¨Ø±Ø§ÛŒ Ù‡Ù…Ø§Ù† signal ÙØ±Ø§Ù‡Ù… Ù…ÛŒâ€ŒÚ©Ù†Ø¯:
- **Clarity**: Ù†Ø§Ù…â€ŒÙ‡Ø§ÛŒ Ù…Ø®ØªÙ„Ù Ø¨Ø±Ø§ÛŒ purposeâ€ŒÙ‡Ø§ÛŒ Ù…Ø®ØªÙ„Ù
- **Flexibility**: Ù…ÛŒâ€ŒØªÙˆØ§Ù† behaviorâ€ŒÙ‡Ø§ÛŒ Ù…Ø®ØªÙ„Ù Ø¨Ø¹Ø¯Ø§Ù‹ Ø§Ø¶Ø§ÙÙ‡ Ú©Ø±Ø¯
- **FPGA Mapping**: Ù…Ù…Ú©Ù† Ø§Ø³Øª Ø¨Ø®ÙˆØ§Ù‡ÛŒØ¯ Ø¨Ù‡ pinâ€ŒÙ‡Ø§ÛŒ Ù…Ø®ØªÙ„Ù route Ú©Ù†ÛŒØ¯

Ø¯Ø± implementation ÙØ¹Ù„ÛŒØŒ Ù‡Ø± Ø¯Ùˆ ÛŒÚ©Ø³Ø§Ù† Ù‡Ø³ØªÙ†Ø¯: `led <= lock_status`

</details>

---

## Architecture

### Internal Signalâ€ŒÙ‡Ø§

```vhdl
signal button_A_debounced : std_logic;
signal button_B_debounced : std_logic;
signal button_C_debounced : std_logic;
signal button_D_debounced : std_logic;
signal lock_status_internal : std_logic;
```

| Signal | ØªÙˆØ¶ÛŒØ­Ø§Øª |
|--------|---------|
| `button_X_debounced` | Signalâ€ŒÙ‡Ø§ÛŒ ØªÙ…ÛŒØ² Ùˆ single-pulse Ø§Ø² debouncerâ€ŒÙ‡Ø§ |
| `lock_status_internal` | Internal lock status (Ù‚Ø¨Ù„ Ø§Ø² output buffer) |

### Component Declarationâ€ŒÙ‡Ø§

```vhdl
component button_debouncer
    Generic (DEBOUNCE_TIME : integer := 10);
    Port (
        clk        : in  std_logic;
        reset      : in  std_logic;
        button_in  : in  std_logic;
        button_out : out std_logic
    );
end component;

component digital_lock
    Generic (UNLOCK_TIME : integer := 5);
    Port (
        clk          : in  std_logic;
        reset        : in  std_logic;
        button_A     : in  std_logic;
        button_B     : in  std_logic;
        button_C     : in  std_logic;
        button_D     : in  std_logic;
        lock_status  : out std_logic
    );
end component;
```

<details>
<summary>Component Declaration Ú†ÛŒØ³ØªØŸ</summary>

Ø¯Ø± VHDLØŒ Ù‚Ø¨Ù„ Ø§Ø² Ø§ÛŒÙ†Ú©Ù‡ Ø¨ØªÙˆØ§Ù†ÛŒØ¯ ÛŒÚ© module Ø±Ø§ Ø§Ø³ØªÙØ§Ø¯Ù‡ (instantiate) Ú©Ù†ÛŒØ¯ØŒ Ø¨Ø§ÛŒØ¯ Ø¨Ù‡ compiler Ø¨Ú¯ÙˆÛŒÛŒØ¯ Ú©Ù‡ Ú†Ù‡ Ø´Ú©Ù„ÛŒ Ø¯Ø§Ø±Ø¯. ÛŒÚ© **component declaration** Ù…Ø§Ù†Ù†Ø¯ ÛŒÚ© forward declaration Ø¯Ø± C Ø§Ø³Øª - Ù…ÛŒâ€ŒÚ¯ÙˆÛŒØ¯ Â«Ø§ÛŒÙ† Ú†ÛŒØ² ÙˆØ¬ÙˆØ¯ Ø¯Ø§Ø±Ø¯ Ùˆ Ø§ÛŒÙ† portâ€ŒÙ‡Ø§ Ø±Ø§ Ø¯Ø§Ø±Ø¯.Â»

Ø¨Ø¹Ø¯Ø§Ù‹ØŒ component Ø±Ø§ **instantiate** Ù…ÛŒâ€ŒÚ©Ù†ÛŒØ¯ Ùˆ ÛŒÚ© actual instance Ø§Ø² Ø¢Ù† Ø§ÛŒØ¬Ø§Ø¯ Ù…ÛŒâ€ŒÚ©Ù†ÛŒØ¯.

</details>

---

## Component Connectionâ€ŒÙ‡Ø§

### Debouncer Instantiationâ€ŒÙ‡Ø§

```vhdl
debounce_A: button_debouncer
    generic map (DEBOUNCE_TIME => DEBOUNCE_TIME)
    port map (
        clk        => clk,
        reset      => reset,
        button_in  => button_A_raw,
        button_out => button_A_debounced
    );

-- Ù…Ø´Ø§Ø¨Ù‡ Ø¨Ø±Ø§ÛŒ BØŒ CØŒ D...
```

**Data Flow**:
```
button_A_raw (noisy) â†’ Debouncer A â†’ button_A_debounced (clean pulse)
```

### FSM Controller Instantiation

```vhdl
lock_fsm: digital_lock
    generic map (UNLOCK_TIME => UNLOCK_TIME)
    port map (
        clk          => clk,
        reset        => reset,
        button_A     => button_A_debounced,
        button_B     => button_B_debounced,
        button_C     => button_C_debounced,
        button_D     => button_D_debounced,
        lock_status  => lock_status_internal
    );
```

### Output Assignmentâ€ŒÙ‡Ø§

```vhdl
lock_status <= lock_status_internal;
led <= lock_status_internal;
```

---

## Ø±Ø§Ù‡Ù†Ù…Ø§ÛŒ Configuration

### Ø¨Ø±Ø§ÛŒ Simulation

Ø§Ø² Ù…Ù‚Ø§Ø¯ÛŒØ± Ú©ÙˆÚ†Ú© Ø¨Ø±Ø§ÛŒ simulation Ø³Ø±ÛŒØ¹ Ø§Ø³ØªÙØ§Ø¯Ù‡ Ú©Ù†ÛŒØ¯:

```vhdl
-- Ø¯Ø± testbench instantiation
uut: entity work.top_level
    generic map (
        DEBOUNCE_TIME => 5,    -- Ûµ clock cycle
        UNLOCK_TIME   => 3     -- Û³ clock cycle
    )
    port map (...);
```

### Ø¨Ø±Ø§ÛŒ Ø³Ø®Øªâ€ŒØ§ÙØ²Ø§Ø± ÙˆØ§Ù‚Ø¹ÛŒ

Ù…Ù‚Ø§Ø¯ÛŒØ± Ù…Ù†Ø§Ø³Ø¨ Ø±Ø§ Ø¨Ø± Ø§Ø³Ø§Ø³ clock Ø®ÙˆØ¯ Ù…Ø­Ø§Ø³Ø¨Ù‡ Ú©Ù†ÛŒØ¯:

| Clock | Debounce (Û²Û° Ù…ÛŒÙ„ÛŒâ€ŒØ«Ø§Ù†ÛŒÙ‡) | Unlock (Ûµ Ø«Ø§Ù†ÛŒÙ‡) |
|------|---------------------------|-------------------|
| ÛµÛ° Ù…Ú¯Ø§Ù‡Ø±ØªØ² | Û±Ù¬Û°Û°Û°Ù¬Û°Û°Û° | Û²ÛµÛ°Ù¬Û°Û°Û°Ù¬Û°Û°Û° |
| Û±Û°Û° Ù…Ú¯Ø§Ù‡Ø±ØªØ² | Û²Ù¬Û°Û°Û°Ù¬Û°Û°Û° | ÛµÛ°Û°Ù¬Û°Û°Û°Ù¬Û°Û°Û° |
| Û±Û²Ûµ Ù…Ú¯Ø§Ù‡Ø±ØªØ² | Û²Ù¬ÛµÛ°Û°Ù¬Û°Û°Û° | Û¶Û²ÛµÙ¬Û°Û°Û°Ù¬Û°Û°Û° |

<details>
<summary>ÙØ±Ù…ÙˆÙ„â€ŒÙ‡Ø§ÛŒ Ù…Ø­Ø§Ø³Ø¨Ù‡</summary>

```
DEBOUNCE_TIME = debounce_seconds Ã— clock_frequency
UNLOCK_TIME = unlock_seconds Ã— clock_frequency
```

Ù…Ø«Ø§Ù„ Ø¨Ø±Ø§ÛŒ clock Û±Û°Û° Ù…Ú¯Ø§Ù‡Ø±ØªØ²:
- Debounce Û²Û° Ù…ÛŒÙ„ÛŒâ€ŒØ«Ø§Ù†ÛŒÙ‡: Û°.Û°Û²Û° Ã— Û±Û°Û°Ù¬Û°Û°Û°Ù¬Û°Û°Û° = Û²Ù¬Û°Û°Û°Ù¬Û°Û°Û°
- Unlock Ûµ Ø«Ø§Ù†ÛŒÙ‡: Ûµ.Û° Ã— Û±Û°Û°Ù¬Û°Û°Û°Ù¬Û°Û°Û° = ÛµÛ°Û°Ù¬Û°Û°Û°Ù¬Û°Û°Û°

</details>

---

## FPGA Pin Mapping

### Xilinx Vivado Constraintâ€ŒÙ‡Ø§ (Ù…Ø«Ø§Ù„ Ø¨Ø±Ø§ÛŒ Basys3)

```tcl
# Clock (Û±Û°Û° Ù…Ú¯Ø§Ù‡Ø±ØªØ² oscillator)
set_property PACKAGE_PIN W5 [get_ports clk]
set_property IOSTANDARD LVCMOS33 [get_ports clk]
create_clock -period 10.000 [get_ports clk]

# Reset (Ø¯Ú©Ù…Ù‡ Ù…Ø±Ú©Ø²ÛŒ)
set_property PACKAGE_PIN U18 [get_ports reset]
set_property IOSTANDARD LVCMOS33 [get_ports reset]

# Buttonâ€ŒÙ‡Ø§ (Ø¯Ú©Ù…Ù‡â€ŒÙ‡Ø§ÛŒ Ø³Ù…Øª Ø±Ø§Ø³Øª)
set_property PACKAGE_PIN T18 [get_ports button_A_raw]
set_property PACKAGE_PIN W19 [get_ports button_B_raw]
set_property PACKAGE_PIN T17 [get_ports button_C_raw]
set_property PACKAGE_PIN U17 [get_ports button_D_raw]
set_property IOSTANDARD LVCMOS33 [get_ports button_*_raw]

# LEDâ€ŒÙ‡Ø§
set_property PACKAGE_PIN U16 [get_ports lock_status]
set_property PACKAGE_PIN E19 [get_ports led]
set_property IOSTANDARD LVCMOS33 [get_ports lock_status]
set_property IOSTANDARD LVCMOS33 [get_ports led]
```

<details>
<summary>Ù†Ø­ÙˆÙ‡ Ø§ÛŒØ¬Ø§Ø¯ Constraint File</summary>

1. ÛŒÚ© ÙØ§ÛŒÙ„ Ø¨Ù‡ Ù†Ø§Ù… `constraints.xdc` Ø¯Ø± Ù¾ÙˆØ´Ù‡ `synthesis/` Ø§ÛŒØ¬Ø§Ø¯ Ú©Ù†ÛŒØ¯
2. Pin mappingâ€ŒÙ‡Ø§ Ø±Ø§ Ø¨Ø±Ø§ÛŒ FPGA board Ø®Ø§Øµ Ø®ÙˆØ¯ Ø§Ø¶Ø§ÙÙ‡ Ú©Ù†ÛŒØ¯
3. Ø¯Ø± Vivado: Add Sources â†’ Add or create constraints â†’ ÙØ§ÛŒÙ„ .xdc Ø±Ø§ Ø§Ø¶Ø§ÙÙ‡ Ú©Ù†ÛŒØ¯
4. Synthesis Ùˆ Implementation Ø±Ø§ run Ú©Ù†ÛŒØ¯

Ù‡Ø± FPGA board ØªØ®ØµÛŒØµ pin Ù…ØªÙØ§ÙˆØªÛŒ Ø¯Ø§Ø±Ø¯ - Ù…Ø³ØªÙ†Ø¯Ø§Øª board Ø®ÙˆØ¯ Ø±Ø§ Ø¨Ø±Ø±Ø³ÛŒ Ú©Ù†ÛŒØ¯!

</details>

### Intel/Altera Quartus Constraintâ€ŒÙ‡Ø§ (Ù…Ø«Ø§Ù„)

```tcl
# Ø¯Ø± ÛŒÚ© ÙØ§ÛŒÙ„ .qsf
set_location_assignment PIN_R8 -to clk
set_location_assignment PIN_J15 -to reset
set_location_assignment PIN_H21 -to button_A_raw
set_location_assignment PIN_H22 -to button_B_raw
set_location_assignment PIN_G20 -to button_C_raw
set_location_assignment PIN_G21 -to button_D_raw
set_location_assignment PIN_L21 -to lock_status
set_location_assignment PIN_L22 -to led
```

---

## Ù…Ø«Ø§Ù„â€ŒÙ‡Ø§ÛŒ Ø§Ø³ØªÙØ§Ø¯Ù‡

### Synthesis Command (GHDL)

```bash
# Ø¨Ø±Ø±Ø³ÛŒ synthesizability
ghdl --synth --std=08 top_level
```

### Testbench Instantiation

```vhdl
uut: entity work.top_level
    generic map (
        DEBOUNCE_TIME => 5,
        UNLOCK_TIME   => 3
    )
    port map (
        clk          => clk,
        reset        => reset,
        button_A_raw => test_button_A,
        button_B_raw => test_button_B,
        button_C_raw => test_button_C,
        button_D_raw => test_button_D,
        lock_status  => test_lock_status,
        led          => open  -- Unconnected (don't care)
    );
```

<details>
<summary>Ù…Ø¹Ù†ÛŒ Â«openÂ» Ú†ÛŒØ³ØªØŸ</summary>

Ø¯Ø± VHDLØŒ `open` Ø¨Ù‡ Ù…Ø¹Ù†ÛŒ Â«unconnectedÂ» ÛŒØ§ Â«don't careÂ» Ø§Ø³Øª. Ø§Ø² Ø¢Ù† Ø¨Ø±Ø§ÛŒ output portâ€ŒÙ‡Ø§ÛŒÛŒ Ú©Ù‡ Ù†ÛŒØ§Ø² Ø¨Ù‡ monitor Ù†Ø¯Ø§Ø±ÛŒØ¯ Ø§Ø³ØªÙØ§Ø¯Ù‡ Ú©Ù†ÛŒØ¯.

```vhdl
led => open  -- Ù†ÛŒØ§Ø²ÛŒ Ø¨Ù‡ Ø®ÙˆØ§Ù†Ø¯Ù† Ø§ÛŒÙ† output Ù†Ø¯Ø§Ø±ÛŒÙ…
```

Ø§ÛŒÙ† ÙÙ‚Ø· Ø¨Ø±Ø§ÛŒ output portâ€ŒÙ‡Ø§ valid Ø§Ø³ØªØŒ Ù‡Ø±Ú¯Ø² Ø¨Ø±Ø§ÛŒ inputâ€ŒÙ‡Ø§.

</details>

### Ø§ÛŒØ¬Ø§Ø¯ ÛŒÚ© Simulation Wrapper

Ø¨Ø±Ø§ÛŒ simulation Ø¨Ø§ timing Ù…ØªÙØ§ÙˆØª:

```vhdl
-- Ø¯Ø± testbench
constant SIM_DEBOUNCE : integer := 5;   -- Ø³Ø±ÛŒØ¹ Ø¨Ø±Ø§ÛŒ simulation
constant SIM_UNLOCK   : integer := 10;  -- ØªØ§Ø®ÛŒØ± Ø³Ø±ÛŒØ¹

uut: entity work.top_level
    generic map (
        DEBOUNCE_TIME => SIM_DEBOUNCE,
        UNLOCK_TIME   => SIM_UNLOCK
    )
    port map (...);
```

---

## ØªØµÙ…ÛŒÙ…Ø§Øª Ø·Ø±Ø§Ø­ÛŒ

### Ú†Ø±Ø§ Generic Parameterâ€ŒÙ‡Ø§ Ø¯Ø± Top LevelØŸ

Pass Ú©Ø±Ø¯Ù† generic parameterâ€ŒÙ‡Ø§ Ø§Ø² Ø·Ø±ÛŒÙ‚ top level:
- **Single Configuration Point**: ØªØºÛŒÛŒØ± timing Ø¯Ø± ÛŒÚ© Ù…Ú©Ø§Ù†
- **ØªØ³Øª Ø¢Ø³Ø§Ù†**: Ø§Ø³ØªÙØ§Ø¯Ù‡ Ø§Ø² Ù…Ù‚Ø§Ø¯ÛŒØ± Ú©ÙˆÚ†Ú© Ø¨Ø±Ø§ÛŒ simulation
- **Deploy Ø¢Ø³Ø§Ù†**: Ø§Ø³ØªÙØ§Ø¯Ù‡ Ø§Ø² Ù…Ù‚Ø§Ø¯ÛŒØ± realistic Ø¨Ø±Ø§ÛŒ Ø³Ø®Øªâ€ŒØ§ÙØ²Ø§Ø±
- **Ø¨Ø¯ÙˆÙ† ØªØºÛŒÛŒØ± Ú©Ø¯**: Ù‡Ù…Ø§Ù† source Ø¨Ø±Ø§ÛŒ Ù‡Ø± Ø¯Ùˆ Ú©Ø§Ø± Ù…ÛŒâ€ŒÚ©Ù†Ø¯

### Ú†Ø±Ø§ lock_status Ùˆ LED Ø¬Ø¯Ø§Ú¯Ø§Ù†Ù‡ØŸ

Flexibility Ø¨Ø±Ø§ÛŒ Ø¨Ù‡Ø¨ÙˆØ¯Ù‡Ø§ÛŒ Ø¢ÛŒÙ†Ø¯Ù‡:
- Indicatorâ€ŒÙ‡Ø§ÛŒ Ù…Ø®ØªÙ„Ù Ø¨Ø±Ø§ÛŒ outputâ€ŒÙ‡Ø§ÛŒ Ù…Ø®ØªÙ„Ù
- Status line Ø¨Ù‡ Ø³Ø§ÛŒØ± digital systemâ€ŒÙ‡Ø§
- LED Ù…ÛŒâ€ŒØªÙˆØ§Ù†Ø¯ blink Ú©Ù†Ø¯ ÛŒØ§ patternâ€ŒÙ‡Ø§ÛŒ Ù…Ø®ØªÙ„Ù Ø¯Ø§Ø´ØªÙ‡ Ø¨Ø§Ø´Ø¯
- Modify Ø¢Ø³Ø§Ù† Ø¨Ø¯ÙˆÙ† ØªØºÛŒÛŒØ± FSM

### Ú†Ø±Ø§ Ø§Ø² Direct Entity Instantiation Ø§Ø³ØªÙØ§Ø¯Ù‡ Ù†Ø´Ø¯ØŸ

Ú©Ø¯ Ø§Ø² component declarationâ€ŒÙ‡Ø§ Ø¨Ø±Ø§ÛŒ compatibility Ø§Ø³ØªÙØ§Ø¯Ù‡ Ù…ÛŒâ€ŒÚ©Ù†Ø¯:
- Ø¨Ø§ Ù‡Ù…Ù‡ VHDL standardâ€ŒÙ‡Ø§ Ú©Ø§Ø± Ù…ÛŒâ€ŒÚ©Ù†Ø¯ (Û¸Û·ØŒ Û¹Û³ØŒ Û²Û°Û°Û¸)
- Ø¨Ø±Ø®ÛŒ synthesis toolâ€ŒÙ‡Ø§ Ø§ÛŒÙ† style Ø±Ø§ prefer Ù…ÛŒâ€ŒÚ©Ù†Ù†Ø¯
- Explicit component declarationâ€ŒÙ‡Ø§ interface Ø±Ø§ document Ù…ÛŒâ€ŒÚ©Ù†Ù†Ø¯

Direct instantiation (`entity work.module`) ØªÙ…ÛŒØ²ØªØ± Ø§Ø³Øª Ø§Ù…Ø§ Ù†ÛŒØ§Ø² Ø¨Ù‡ VHDL-93 ÛŒØ§ Ø¨Ø§Ù„Ø§ØªØ± Ø¯Ø§Ø±Ø¯.
