`timescale	1ns/1ns

module	tb_cnt;

parameter tck	=1000/50;	//50MHz Clock

reg		clk;
reg		rst_n;
wire	[5:0]	out; 

initial			clk=1'b0;
always	#(tck/2)	clk=~clk;

cnt6	dut(	.out (out),
		.clk(clk),
		.rst_n(rst_n));

initial begin
	#(0*tck)	rst_n = 1'b0;
	#(1*tck)	rst_n = 1'b1;
	#(100*tck)	$finish;
end

endmodule
module	tb_top_cnt;

parameter  tck = 1000/50;  //50MHz Clock

reg		clk;
reg		rst_n;

wire	[5:0]	out;

initial		clk=1'b0;
always	#(tck/2)clk=~clk;

top_cnt		dut(	.out(out	 ),
			.num(32'd50000000),
			.clk(clk	 ),
			.rst_n(rst_n	 ),

initial begin
	#(0*tck) rst_n = 1'b0;
	#(1*tck) rst_n = 1'b1;
	#(100000000*tck)	$finish;
end
endmodule
