

================================================================
== Vivado HLS Report for 'relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config10_s'
================================================================
* Date:           Thu Dec 12 22:34:41 2019

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.148 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1604|     1604| 8.020 us | 8.020 us |  1604|  1604|   none  |
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReLUActLoop  |     1602|     1602|         4|          1|          1|  1600|    yes   |
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    346|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    210|    -|
|Register         |        0|      -|     405|     32|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     405|    588|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_fu_141_p2                       |     +    |      0|  0|  13|          11|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter3  |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op29          |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op57          |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1494_1_fu_191_p2           |   icmp   |      0|  0|  18|          20|           1|
    |icmp_ln1494_2_fu_203_p2           |   icmp   |      0|  0|  18|          20|           1|
    |icmp_ln1494_3_fu_215_p2           |   icmp   |      0|  0|  18|          20|           1|
    |icmp_ln1494_4_fu_227_p2           |   icmp   |      0|  0|  18|          20|           1|
    |icmp_ln1494_5_fu_239_p2           |   icmp   |      0|  0|  18|          20|           1|
    |icmp_ln1494_6_fu_251_p2           |   icmp   |      0|  0|  18|          20|           1|
    |icmp_ln1494_7_fu_263_p2           |   icmp   |      0|  0|  18|          20|           1|
    |icmp_ln1494_fu_179_p2             |   icmp   |      0|  0|  18|          20|           1|
    |icmp_ln41_fu_135_p2               |   icmp   |      0|  0|  13|          11|          10|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |tmp_data_0_V_fu_184_p3            |  select  |      0|  0|  20|           1|          20|
    |tmp_data_1_V_fu_196_p3            |  select  |      0|  0|  20|           1|          20|
    |tmp_data_2_V_fu_208_p3            |  select  |      0|  0|  20|           1|          20|
    |tmp_data_3_V_fu_220_p3            |  select  |      0|  0|  20|           1|          20|
    |tmp_data_4_V_fu_232_p3            |  select  |      0|  0|  20|           1|          20|
    |tmp_data_5_V_fu_244_p3            |  select  |      0|  0|  20|           1|          20|
    |tmp_data_6_V_fu_256_p3            |  select  |      0|  0|  20|           1|          20|
    |tmp_data_7_V_fu_268_p3            |  select  |      0|  0|  20|           1|          20|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 346|         199|         188|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3  |   9|          2|    1|          2|
    |data_V_data_0_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_1_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_2_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_3_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_4_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_5_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_6_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_7_V_blk_n    |   9|          2|    1|          2|
    |i_0_reg_124              |   9|          2|   11|         22|
    |real_start               |   9|          2|    1|          2|
    |res_V_data_0_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_1_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_2_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_3_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_4_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_5_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_6_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_7_V_blk_n     |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 210|         46|   32|         66|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |i_0_reg_124              |  11|   0|   11|          0|
    |icmp_ln41_reg_275        |   1|   0|    1|          0|
    |start_once_reg           |   1|   0|    1|          0|
    |tmp_data_0_V_reg_332     |  20|   0|   20|          0|
    |tmp_data_1_V_reg_337     |  20|   0|   20|          0|
    |tmp_data_2_V_reg_342     |  20|   0|   20|          0|
    |tmp_data_3_V_reg_347     |  20|   0|   20|          0|
    |tmp_data_4_V_reg_352     |  20|   0|   20|          0|
    |tmp_data_5_V_reg_357     |  20|   0|   20|          0|
    |tmp_data_6_V_reg_362     |  20|   0|   20|          0|
    |tmp_data_7_V_reg_367     |  20|   0|   20|          0|
    |tmp_data_V_0_reg_284     |  20|   0|   20|          0|
    |tmp_data_V_1_reg_290     |  20|   0|   20|          0|
    |tmp_data_V_2_reg_296     |  20|   0|   20|          0|
    |tmp_data_V_3_reg_302     |  20|   0|   20|          0|
    |tmp_data_V_416_reg_308   |  20|   0|   20|          0|
    |tmp_data_V_5_reg_314     |  20|   0|   20|          0|
    |tmp_data_V_6_reg_320     |  20|   0|   20|          0|
    |tmp_data_V_7_reg_326     |  20|   0|   20|          0|
    |icmp_ln41_reg_275        |  64|  32|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 405|  32|  342|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                             Source Object                             |    C Type    |
+-------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config10> | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config10> | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config10> | return value |
|start_full_n             |  in |    1| ap_ctrl_hs | relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config10> | return value |
|ap_done                  | out |    1| ap_ctrl_hs | relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config10> | return value |
|ap_continue              |  in |    1| ap_ctrl_hs | relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config10> | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config10> | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config10> | return value |
|start_out                | out |    1| ap_ctrl_hs | relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config10> | return value |
|start_write              | out |    1| ap_ctrl_hs | relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config10> | return value |
|data_V_data_0_V_dout     |  in |   20|   ap_fifo  |                            data_V_data_0_V                            |    pointer   |
|data_V_data_0_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_0_V                            |    pointer   |
|data_V_data_0_V_read     | out |    1|   ap_fifo  |                            data_V_data_0_V                            |    pointer   |
|data_V_data_1_V_dout     |  in |   20|   ap_fifo  |                            data_V_data_1_V                            |    pointer   |
|data_V_data_1_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_1_V                            |    pointer   |
|data_V_data_1_V_read     | out |    1|   ap_fifo  |                            data_V_data_1_V                            |    pointer   |
|data_V_data_2_V_dout     |  in |   20|   ap_fifo  |                            data_V_data_2_V                            |    pointer   |
|data_V_data_2_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_2_V                            |    pointer   |
|data_V_data_2_V_read     | out |    1|   ap_fifo  |                            data_V_data_2_V                            |    pointer   |
|data_V_data_3_V_dout     |  in |   20|   ap_fifo  |                            data_V_data_3_V                            |    pointer   |
|data_V_data_3_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_3_V                            |    pointer   |
|data_V_data_3_V_read     | out |    1|   ap_fifo  |                            data_V_data_3_V                            |    pointer   |
|data_V_data_4_V_dout     |  in |   20|   ap_fifo  |                            data_V_data_4_V                            |    pointer   |
|data_V_data_4_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_4_V                            |    pointer   |
|data_V_data_4_V_read     | out |    1|   ap_fifo  |                            data_V_data_4_V                            |    pointer   |
|data_V_data_5_V_dout     |  in |   20|   ap_fifo  |                            data_V_data_5_V                            |    pointer   |
|data_V_data_5_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_5_V                            |    pointer   |
|data_V_data_5_V_read     | out |    1|   ap_fifo  |                            data_V_data_5_V                            |    pointer   |
|data_V_data_6_V_dout     |  in |   20|   ap_fifo  |                            data_V_data_6_V                            |    pointer   |
|data_V_data_6_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_6_V                            |    pointer   |
|data_V_data_6_V_read     | out |    1|   ap_fifo  |                            data_V_data_6_V                            |    pointer   |
|data_V_data_7_V_dout     |  in |   20|   ap_fifo  |                            data_V_data_7_V                            |    pointer   |
|data_V_data_7_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_7_V                            |    pointer   |
|data_V_data_7_V_read     | out |    1|   ap_fifo  |                            data_V_data_7_V                            |    pointer   |
|res_V_data_0_V_din       | out |   20|   ap_fifo  |                             res_V_data_0_V                            |    pointer   |
|res_V_data_0_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_0_V                            |    pointer   |
|res_V_data_0_V_write     | out |    1|   ap_fifo  |                             res_V_data_0_V                            |    pointer   |
|res_V_data_1_V_din       | out |   20|   ap_fifo  |                             res_V_data_1_V                            |    pointer   |
|res_V_data_1_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_1_V                            |    pointer   |
|res_V_data_1_V_write     | out |    1|   ap_fifo  |                             res_V_data_1_V                            |    pointer   |
|res_V_data_2_V_din       | out |   20|   ap_fifo  |                             res_V_data_2_V                            |    pointer   |
|res_V_data_2_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_2_V                            |    pointer   |
|res_V_data_2_V_write     | out |    1|   ap_fifo  |                             res_V_data_2_V                            |    pointer   |
|res_V_data_3_V_din       | out |   20|   ap_fifo  |                             res_V_data_3_V                            |    pointer   |
|res_V_data_3_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_3_V                            |    pointer   |
|res_V_data_3_V_write     | out |    1|   ap_fifo  |                             res_V_data_3_V                            |    pointer   |
|res_V_data_4_V_din       | out |   20|   ap_fifo  |                             res_V_data_4_V                            |    pointer   |
|res_V_data_4_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_4_V                            |    pointer   |
|res_V_data_4_V_write     | out |    1|   ap_fifo  |                             res_V_data_4_V                            |    pointer   |
|res_V_data_5_V_din       | out |   20|   ap_fifo  |                             res_V_data_5_V                            |    pointer   |
|res_V_data_5_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_5_V                            |    pointer   |
|res_V_data_5_V_write     | out |    1|   ap_fifo  |                             res_V_data_5_V                            |    pointer   |
|res_V_data_6_V_din       | out |   20|   ap_fifo  |                             res_V_data_6_V                            |    pointer   |
|res_V_data_6_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_6_V                            |    pointer   |
|res_V_data_6_V_write     | out |    1|   ap_fifo  |                             res_V_data_6_V                            |    pointer   |
|res_V_data_7_V_din       | out |   20|   ap_fifo  |                             res_V_data_7_V                            |    pointer   |
|res_V_data_7_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_7_V                            |    pointer   |
|res_V_data_7_V_write     | out |    1|   ap_fifo  |                             res_V_data_7_V                            |    pointer   |
+-------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 6 3 
3 --> 4 
4 --> 5 
5 --> 2 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i20* %res_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i20* %res_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i20* %res_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i20* %res_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i20* %res_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i20* %res_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i20* %res_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i20* %res_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i20* %data_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i20* %data_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i20* %data_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i20* %data_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i20* %data_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i20* %data_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i20* %data_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i20* %data_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.76ns)   --->   "br label %1" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 23 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.88>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%i_0 = phi i11 [ 0, %0 ], [ %i, %ReLUActLoop ]"   --->   Operation 24 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.88ns)   --->   "%icmp_ln41 = icmp eq i11 %i_0, -448" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 25 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1600, i64 1600, i64 1600)"   --->   Operation 26 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.63ns)   --->   "%i = add i11 %i_0, 1" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 27 'add' 'i' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %icmp_ln41, label %2, label %ReLUActLoop" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.18>
ST_3 : Operation 29 [1/1] (2.18ns)   --->   "%empty_38 = call { i20, i20, i20, i20, i20, i20, i20, i20 } @_ssdm_op_Read.ap_fifo.volatile.i20P.i20P.i20P.i20P.i20P.i20P.i20P.i20P(i20* %data_V_data_0_V, i20* %data_V_data_1_V, i20* %data_V_data_2_V, i20* %data_V_data_3_V, i20* %data_V_data_4_V, i20* %data_V_data_5_V, i20* %data_V_data_6_V, i20* %data_V_data_7_V)" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 29 'read' 'empty_38' <Predicate = (!icmp_ln41)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 20> <Depth = 1> <FIFO>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_data_V_0 = extractvalue { i20, i20, i20, i20, i20, i20, i20, i20 } %empty_38, 0" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 30 'extractvalue' 'tmp_data_V_0' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_data_V_1 = extractvalue { i20, i20, i20, i20, i20, i20, i20, i20 } %empty_38, 1" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 31 'extractvalue' 'tmp_data_V_1' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_data_V_2 = extractvalue { i20, i20, i20, i20, i20, i20, i20, i20 } %empty_38, 2" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 32 'extractvalue' 'tmp_data_V_2' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_data_V_3 = extractvalue { i20, i20, i20, i20, i20, i20, i20, i20 } %empty_38, 3" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 33 'extractvalue' 'tmp_data_V_3' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_data_V_416 = extractvalue { i20, i20, i20, i20, i20, i20, i20, i20 } %empty_38, 4" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 34 'extractvalue' 'tmp_data_V_416' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_data_V_5 = extractvalue { i20, i20, i20, i20, i20, i20, i20, i20 } %empty_38, 5" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 35 'extractvalue' 'tmp_data_V_5' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_data_V_6 = extractvalue { i20, i20, i20, i20, i20, i20, i20, i20 } %empty_38, 6" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 36 'extractvalue' 'tmp_data_V_6' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_data_V_7 = extractvalue { i20, i20, i20, i20, i20, i20, i20, i20 } %empty_38, 7" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 37 'extractvalue' 'tmp_data_V_7' <Predicate = (!icmp_ln41)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.14>
ST_4 : Operation 38 [1/1] (2.44ns)   --->   "%icmp_ln1494 = icmp sgt i20 %tmp_data_V_0, 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 38 'icmp' 'icmp_ln1494' <Predicate = (!icmp_ln41)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.70ns)   --->   "%tmp_data_0_V = select i1 %icmp_ln1494, i20 %tmp_data_V_0, i20 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 39 'select' 'tmp_data_0_V' <Predicate = (!icmp_ln41)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (2.44ns)   --->   "%icmp_ln1494_1 = icmp sgt i20 %tmp_data_V_1, 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 40 'icmp' 'icmp_ln1494_1' <Predicate = (!icmp_ln41)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.70ns)   --->   "%tmp_data_1_V = select i1 %icmp_ln1494_1, i20 %tmp_data_V_1, i20 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 41 'select' 'tmp_data_1_V' <Predicate = (!icmp_ln41)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (2.44ns)   --->   "%icmp_ln1494_2 = icmp sgt i20 %tmp_data_V_2, 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 42 'icmp' 'icmp_ln1494_2' <Predicate = (!icmp_ln41)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.70ns)   --->   "%tmp_data_2_V = select i1 %icmp_ln1494_2, i20 %tmp_data_V_2, i20 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 43 'select' 'tmp_data_2_V' <Predicate = (!icmp_ln41)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (2.44ns)   --->   "%icmp_ln1494_3 = icmp sgt i20 %tmp_data_V_3, 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 44 'icmp' 'icmp_ln1494_3' <Predicate = (!icmp_ln41)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.70ns)   --->   "%tmp_data_3_V = select i1 %icmp_ln1494_3, i20 %tmp_data_V_3, i20 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 45 'select' 'tmp_data_3_V' <Predicate = (!icmp_ln41)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (2.44ns)   --->   "%icmp_ln1494_4 = icmp sgt i20 %tmp_data_V_416, 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 46 'icmp' 'icmp_ln1494_4' <Predicate = (!icmp_ln41)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.70ns)   --->   "%tmp_data_4_V = select i1 %icmp_ln1494_4, i20 %tmp_data_V_416, i20 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 47 'select' 'tmp_data_4_V' <Predicate = (!icmp_ln41)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (2.44ns)   --->   "%icmp_ln1494_5 = icmp sgt i20 %tmp_data_V_5, 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 48 'icmp' 'icmp_ln1494_5' <Predicate = (!icmp_ln41)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.70ns)   --->   "%tmp_data_5_V = select i1 %icmp_ln1494_5, i20 %tmp_data_V_5, i20 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 49 'select' 'tmp_data_5_V' <Predicate = (!icmp_ln41)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (2.44ns)   --->   "%icmp_ln1494_6 = icmp sgt i20 %tmp_data_V_6, 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 50 'icmp' 'icmp_ln1494_6' <Predicate = (!icmp_ln41)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.70ns)   --->   "%tmp_data_6_V = select i1 %icmp_ln1494_6, i20 %tmp_data_V_6, i20 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 51 'select' 'tmp_data_6_V' <Predicate = (!icmp_ln41)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (2.44ns)   --->   "%icmp_ln1494_7 = icmp sgt i20 %tmp_data_V_7, 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 52 'icmp' 'icmp_ln1494_7' <Predicate = (!icmp_ln41)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.70ns)   --->   "%tmp_data_7_V = select i1 %icmp_ln1494_7, i20 %tmp_data_V_7, i20 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 53 'select' 'tmp_data_7_V' <Predicate = (!icmp_ln41)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.18>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str50) nounwind" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 54 'specloopname' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str50)" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 55 'specregionbegin' 'tmp' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str17) nounwind" [firmware/nnet_utils/nnet_activation_stream.h:42]   --->   Operation 56 'specpipeline' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i20P.i20P.i20P.i20P.i20P.i20P.i20P.i20P(i20* %res_V_data_0_V, i20* %res_V_data_1_V, i20* %res_V_data_2_V, i20* %res_V_data_3_V, i20* %res_V_data_4_V, i20* %res_V_data_5_V, i20* %res_V_data_6_V, i20* %res_V_data_7_V, i20 %tmp_data_0_V, i20 %tmp_data_1_V, i20 %tmp_data_2_V, i20 %tmp_data_3_V, i20 %tmp_data_4_V, i20 %tmp_data_5_V, i20 %tmp_data_6_V, i20 %tmp_data_7_V)" [firmware/nnet_utils/nnet_activation_stream.h:57]   --->   Operation 57 'write' <Predicate = (!icmp_ln41)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 20> <Depth = 1> <FIFO>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str50, i32 %tmp)" [firmware/nnet_utils/nnet_activation_stream.h:58]   --->   Operation 58 'specregionend' 'empty_39' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "br label %1" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 59 'br' <Predicate = (!icmp_ln41)> <Delay = 0.00>

State 6 <SV = 2> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_activation_stream.h:59]   --->   Operation 60 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_6_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_7_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_6_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_7_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0 (specinterface    ) [ 0000000]
specinterface_ln0 (specinterface    ) [ 0000000]
specinterface_ln0 (specinterface    ) [ 0000000]
specinterface_ln0 (specinterface    ) [ 0000000]
specinterface_ln0 (specinterface    ) [ 0000000]
specinterface_ln0 (specinterface    ) [ 0000000]
specinterface_ln0 (specinterface    ) [ 0000000]
specinterface_ln0 (specinterface    ) [ 0000000]
specinterface_ln0 (specinterface    ) [ 0000000]
specinterface_ln0 (specinterface    ) [ 0000000]
specinterface_ln0 (specinterface    ) [ 0000000]
specinterface_ln0 (specinterface    ) [ 0000000]
specinterface_ln0 (specinterface    ) [ 0000000]
specinterface_ln0 (specinterface    ) [ 0000000]
specinterface_ln0 (specinterface    ) [ 0000000]
specinterface_ln0 (specinterface    ) [ 0000000]
br_ln41           (br               ) [ 0111110]
i_0               (phi              ) [ 0010000]
icmp_ln41         (icmp             ) [ 0011110]
empty             (speclooptripcount) [ 0000000]
i                 (add              ) [ 0111110]
br_ln41           (br               ) [ 0000000]
empty_38          (read             ) [ 0000000]
tmp_data_V_0      (extractvalue     ) [ 0010100]
tmp_data_V_1      (extractvalue     ) [ 0010100]
tmp_data_V_2      (extractvalue     ) [ 0010100]
tmp_data_V_3      (extractvalue     ) [ 0010100]
tmp_data_V_416    (extractvalue     ) [ 0010100]
tmp_data_V_5      (extractvalue     ) [ 0010100]
tmp_data_V_6      (extractvalue     ) [ 0010100]
tmp_data_V_7      (extractvalue     ) [ 0010100]
icmp_ln1494       (icmp             ) [ 0000000]
tmp_data_0_V      (select           ) [ 0010010]
icmp_ln1494_1     (icmp             ) [ 0000000]
tmp_data_1_V      (select           ) [ 0010010]
icmp_ln1494_2     (icmp             ) [ 0000000]
tmp_data_2_V      (select           ) [ 0010010]
icmp_ln1494_3     (icmp             ) [ 0000000]
tmp_data_3_V      (select           ) [ 0010010]
icmp_ln1494_4     (icmp             ) [ 0000000]
tmp_data_4_V      (select           ) [ 0010010]
icmp_ln1494_5     (icmp             ) [ 0000000]
tmp_data_5_V      (select           ) [ 0010010]
icmp_ln1494_6     (icmp             ) [ 0000000]
tmp_data_6_V      (select           ) [ 0010010]
icmp_ln1494_7     (icmp             ) [ 0000000]
tmp_data_7_V      (select           ) [ 0010010]
specloopname_ln41 (specloopname     ) [ 0000000]
tmp               (specregionbegin  ) [ 0000000]
specpipeline_ln42 (specpipeline     ) [ 0000000]
write_ln57        (write            ) [ 0000000]
empty_39          (specregionend    ) [ 0000000]
br_ln41           (br               ) [ 0111110]
ret_ln59          (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_V_data_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_V_data_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_V_data_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_V_data_3_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_V_data_4_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_4_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="data_V_data_5_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_5_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="data_V_data_6_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_6_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="data_V_data_7_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_7_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="res_V_data_0_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="res_V_data_1_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="res_V_data_2_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="res_V_data_3_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="res_V_data_4_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_4_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="res_V_data_5_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_5_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="res_V_data_6_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_6_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="res_V_data_7_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_7_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i20P.i20P.i20P.i20P.i20P.i20P.i20P.i20P"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str50"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str17"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i20P.i20P.i20P.i20P.i20P.i20P.i20P.i20P"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="empty_38_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="160" slack="0"/>
<pin id="78" dir="0" index="1" bw="20" slack="0"/>
<pin id="79" dir="0" index="2" bw="20" slack="0"/>
<pin id="80" dir="0" index="3" bw="20" slack="0"/>
<pin id="81" dir="0" index="4" bw="20" slack="0"/>
<pin id="82" dir="0" index="5" bw="20" slack="0"/>
<pin id="83" dir="0" index="6" bw="20" slack="0"/>
<pin id="84" dir="0" index="7" bw="20" slack="0"/>
<pin id="85" dir="0" index="8" bw="20" slack="0"/>
<pin id="86" dir="1" index="9" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_38/3 "/>
</bind>
</comp>

<comp id="96" class="1004" name="write_ln57_write_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="0" slack="0"/>
<pin id="98" dir="0" index="1" bw="20" slack="0"/>
<pin id="99" dir="0" index="2" bw="20" slack="0"/>
<pin id="100" dir="0" index="3" bw="20" slack="0"/>
<pin id="101" dir="0" index="4" bw="20" slack="0"/>
<pin id="102" dir="0" index="5" bw="20" slack="0"/>
<pin id="103" dir="0" index="6" bw="20" slack="0"/>
<pin id="104" dir="0" index="7" bw="20" slack="0"/>
<pin id="105" dir="0" index="8" bw="20" slack="0"/>
<pin id="106" dir="0" index="9" bw="20" slack="1"/>
<pin id="107" dir="0" index="10" bw="20" slack="1"/>
<pin id="108" dir="0" index="11" bw="20" slack="1"/>
<pin id="109" dir="0" index="12" bw="20" slack="1"/>
<pin id="110" dir="0" index="13" bw="20" slack="1"/>
<pin id="111" dir="0" index="14" bw="20" slack="1"/>
<pin id="112" dir="0" index="15" bw="20" slack="1"/>
<pin id="113" dir="0" index="16" bw="20" slack="1"/>
<pin id="114" dir="1" index="17" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln57/5 "/>
</bind>
</comp>

<comp id="124" class="1005" name="i_0_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="11" slack="1"/>
<pin id="126" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="128" class="1004" name="i_0_phi_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="1"/>
<pin id="130" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="131" dir="0" index="2" bw="11" slack="0"/>
<pin id="132" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="icmp_ln41_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="11" slack="0"/>
<pin id="137" dir="0" index="1" bw="11" slack="0"/>
<pin id="138" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln41/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="i_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="11" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="tmp_data_V_0_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="160" slack="0"/>
<pin id="149" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_0/3 "/>
</bind>
</comp>

<comp id="151" class="1004" name="tmp_data_V_1_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="160" slack="0"/>
<pin id="153" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_1/3 "/>
</bind>
</comp>

<comp id="155" class="1004" name="tmp_data_V_2_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="160" slack="0"/>
<pin id="157" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_2/3 "/>
</bind>
</comp>

<comp id="159" class="1004" name="tmp_data_V_3_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="160" slack="0"/>
<pin id="161" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_3/3 "/>
</bind>
</comp>

<comp id="163" class="1004" name="tmp_data_V_416_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="160" slack="0"/>
<pin id="165" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_416/3 "/>
</bind>
</comp>

<comp id="167" class="1004" name="tmp_data_V_5_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="160" slack="0"/>
<pin id="169" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_5/3 "/>
</bind>
</comp>

<comp id="171" class="1004" name="tmp_data_V_6_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="160" slack="0"/>
<pin id="173" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_6/3 "/>
</bind>
</comp>

<comp id="175" class="1004" name="tmp_data_V_7_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="160" slack="0"/>
<pin id="177" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_7/3 "/>
</bind>
</comp>

<comp id="179" class="1004" name="icmp_ln1494_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="20" slack="1"/>
<pin id="181" dir="0" index="1" bw="20" slack="0"/>
<pin id="182" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494/4 "/>
</bind>
</comp>

<comp id="184" class="1004" name="tmp_data_0_V_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="0" index="1" bw="20" slack="1"/>
<pin id="187" dir="0" index="2" bw="20" slack="0"/>
<pin id="188" dir="1" index="3" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_data_0_V/4 "/>
</bind>
</comp>

<comp id="191" class="1004" name="icmp_ln1494_1_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="20" slack="1"/>
<pin id="193" dir="0" index="1" bw="20" slack="0"/>
<pin id="194" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_1/4 "/>
</bind>
</comp>

<comp id="196" class="1004" name="tmp_data_1_V_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="0" index="1" bw="20" slack="1"/>
<pin id="199" dir="0" index="2" bw="20" slack="0"/>
<pin id="200" dir="1" index="3" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_data_1_V/4 "/>
</bind>
</comp>

<comp id="203" class="1004" name="icmp_ln1494_2_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="20" slack="1"/>
<pin id="205" dir="0" index="1" bw="20" slack="0"/>
<pin id="206" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_2/4 "/>
</bind>
</comp>

<comp id="208" class="1004" name="tmp_data_2_V_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="0" index="1" bw="20" slack="1"/>
<pin id="211" dir="0" index="2" bw="20" slack="0"/>
<pin id="212" dir="1" index="3" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_data_2_V/4 "/>
</bind>
</comp>

<comp id="215" class="1004" name="icmp_ln1494_3_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="20" slack="1"/>
<pin id="217" dir="0" index="1" bw="20" slack="0"/>
<pin id="218" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_3/4 "/>
</bind>
</comp>

<comp id="220" class="1004" name="tmp_data_3_V_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="0" index="1" bw="20" slack="1"/>
<pin id="223" dir="0" index="2" bw="20" slack="0"/>
<pin id="224" dir="1" index="3" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_data_3_V/4 "/>
</bind>
</comp>

<comp id="227" class="1004" name="icmp_ln1494_4_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="20" slack="1"/>
<pin id="229" dir="0" index="1" bw="20" slack="0"/>
<pin id="230" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_4/4 "/>
</bind>
</comp>

<comp id="232" class="1004" name="tmp_data_4_V_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="20" slack="1"/>
<pin id="235" dir="0" index="2" bw="20" slack="0"/>
<pin id="236" dir="1" index="3" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_data_4_V/4 "/>
</bind>
</comp>

<comp id="239" class="1004" name="icmp_ln1494_5_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="20" slack="1"/>
<pin id="241" dir="0" index="1" bw="20" slack="0"/>
<pin id="242" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_5/4 "/>
</bind>
</comp>

<comp id="244" class="1004" name="tmp_data_5_V_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="0" index="1" bw="20" slack="1"/>
<pin id="247" dir="0" index="2" bw="20" slack="0"/>
<pin id="248" dir="1" index="3" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_data_5_V/4 "/>
</bind>
</comp>

<comp id="251" class="1004" name="icmp_ln1494_6_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="20" slack="1"/>
<pin id="253" dir="0" index="1" bw="20" slack="0"/>
<pin id="254" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_6/4 "/>
</bind>
</comp>

<comp id="256" class="1004" name="tmp_data_6_V_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="0" index="1" bw="20" slack="1"/>
<pin id="259" dir="0" index="2" bw="20" slack="0"/>
<pin id="260" dir="1" index="3" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_data_6_V/4 "/>
</bind>
</comp>

<comp id="263" class="1004" name="icmp_ln1494_7_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="20" slack="1"/>
<pin id="265" dir="0" index="1" bw="20" slack="0"/>
<pin id="266" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_7/4 "/>
</bind>
</comp>

<comp id="268" class="1004" name="tmp_data_7_V_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="0" index="1" bw="20" slack="1"/>
<pin id="271" dir="0" index="2" bw="20" slack="0"/>
<pin id="272" dir="1" index="3" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_data_7_V/4 "/>
</bind>
</comp>

<comp id="275" class="1005" name="icmp_ln41_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="1"/>
<pin id="277" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln41 "/>
</bind>
</comp>

<comp id="279" class="1005" name="i_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="11" slack="0"/>
<pin id="281" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="284" class="1005" name="tmp_data_V_0_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="20" slack="1"/>
<pin id="286" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_0 "/>
</bind>
</comp>

<comp id="290" class="1005" name="tmp_data_V_1_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="20" slack="1"/>
<pin id="292" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_1 "/>
</bind>
</comp>

<comp id="296" class="1005" name="tmp_data_V_2_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="20" slack="1"/>
<pin id="298" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_2 "/>
</bind>
</comp>

<comp id="302" class="1005" name="tmp_data_V_3_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="20" slack="1"/>
<pin id="304" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_3 "/>
</bind>
</comp>

<comp id="308" class="1005" name="tmp_data_V_416_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="20" slack="1"/>
<pin id="310" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_416 "/>
</bind>
</comp>

<comp id="314" class="1005" name="tmp_data_V_5_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="20" slack="1"/>
<pin id="316" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_5 "/>
</bind>
</comp>

<comp id="320" class="1005" name="tmp_data_V_6_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="20" slack="1"/>
<pin id="322" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_6 "/>
</bind>
</comp>

<comp id="326" class="1005" name="tmp_data_V_7_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="20" slack="1"/>
<pin id="328" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_7 "/>
</bind>
</comp>

<comp id="332" class="1005" name="tmp_data_0_V_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="20" slack="1"/>
<pin id="334" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_0_V "/>
</bind>
</comp>

<comp id="337" class="1005" name="tmp_data_1_V_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="20" slack="1"/>
<pin id="339" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_1_V "/>
</bind>
</comp>

<comp id="342" class="1005" name="tmp_data_2_V_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="20" slack="1"/>
<pin id="344" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_2_V "/>
</bind>
</comp>

<comp id="347" class="1005" name="tmp_data_3_V_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="20" slack="1"/>
<pin id="349" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_3_V "/>
</bind>
</comp>

<comp id="352" class="1005" name="tmp_data_4_V_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="20" slack="1"/>
<pin id="354" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_4_V "/>
</bind>
</comp>

<comp id="357" class="1005" name="tmp_data_5_V_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="20" slack="1"/>
<pin id="359" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_5_V "/>
</bind>
</comp>

<comp id="362" class="1005" name="tmp_data_6_V_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="20" slack="1"/>
<pin id="364" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_6_V "/>
</bind>
</comp>

<comp id="367" class="1005" name="tmp_data_7_V_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="20" slack="1"/>
<pin id="369" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_7_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="87"><net_src comp="54" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="88"><net_src comp="0" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="89"><net_src comp="2" pin="0"/><net_sink comp="76" pin=2"/></net>

<net id="90"><net_src comp="4" pin="0"/><net_sink comp="76" pin=3"/></net>

<net id="91"><net_src comp="6" pin="0"/><net_sink comp="76" pin=4"/></net>

<net id="92"><net_src comp="8" pin="0"/><net_sink comp="76" pin=5"/></net>

<net id="93"><net_src comp="10" pin="0"/><net_sink comp="76" pin=6"/></net>

<net id="94"><net_src comp="12" pin="0"/><net_sink comp="76" pin=7"/></net>

<net id="95"><net_src comp="14" pin="0"/><net_sink comp="76" pin=8"/></net>

<net id="115"><net_src comp="72" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="116"><net_src comp="16" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="117"><net_src comp="18" pin="0"/><net_sink comp="96" pin=2"/></net>

<net id="118"><net_src comp="20" pin="0"/><net_sink comp="96" pin=3"/></net>

<net id="119"><net_src comp="22" pin="0"/><net_sink comp="96" pin=4"/></net>

<net id="120"><net_src comp="24" pin="0"/><net_sink comp="96" pin=5"/></net>

<net id="121"><net_src comp="26" pin="0"/><net_sink comp="96" pin=6"/></net>

<net id="122"><net_src comp="28" pin="0"/><net_sink comp="96" pin=7"/></net>

<net id="123"><net_src comp="30" pin="0"/><net_sink comp="96" pin=8"/></net>

<net id="127"><net_src comp="44" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="134"><net_src comp="124" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="139"><net_src comp="128" pin="4"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="46" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="145"><net_src comp="128" pin="4"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="52" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="150"><net_src comp="76" pin="9"/><net_sink comp="147" pin=0"/></net>

<net id="154"><net_src comp="76" pin="9"/><net_sink comp="151" pin=0"/></net>

<net id="158"><net_src comp="76" pin="9"/><net_sink comp="155" pin=0"/></net>

<net id="162"><net_src comp="76" pin="9"/><net_sink comp="159" pin=0"/></net>

<net id="166"><net_src comp="76" pin="9"/><net_sink comp="163" pin=0"/></net>

<net id="170"><net_src comp="76" pin="9"/><net_sink comp="167" pin=0"/></net>

<net id="174"><net_src comp="76" pin="9"/><net_sink comp="171" pin=0"/></net>

<net id="178"><net_src comp="76" pin="9"/><net_sink comp="175" pin=0"/></net>

<net id="183"><net_src comp="56" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="189"><net_src comp="179" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="56" pin="0"/><net_sink comp="184" pin=2"/></net>

<net id="195"><net_src comp="56" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="201"><net_src comp="191" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="56" pin="0"/><net_sink comp="196" pin=2"/></net>

<net id="207"><net_src comp="56" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="213"><net_src comp="203" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="56" pin="0"/><net_sink comp="208" pin=2"/></net>

<net id="219"><net_src comp="56" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="225"><net_src comp="215" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="56" pin="0"/><net_sink comp="220" pin=2"/></net>

<net id="231"><net_src comp="56" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="237"><net_src comp="227" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="56" pin="0"/><net_sink comp="232" pin=2"/></net>

<net id="243"><net_src comp="56" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="249"><net_src comp="239" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="56" pin="0"/><net_sink comp="244" pin=2"/></net>

<net id="255"><net_src comp="56" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="261"><net_src comp="251" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="56" pin="0"/><net_sink comp="256" pin=2"/></net>

<net id="267"><net_src comp="56" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="273"><net_src comp="263" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="56" pin="0"/><net_sink comp="268" pin=2"/></net>

<net id="278"><net_src comp="135" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="282"><net_src comp="141" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="287"><net_src comp="147" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="289"><net_src comp="284" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="293"><net_src comp="151" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="295"><net_src comp="290" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="299"><net_src comp="155" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="301"><net_src comp="296" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="305"><net_src comp="159" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="307"><net_src comp="302" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="311"><net_src comp="163" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="313"><net_src comp="308" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="317"><net_src comp="167" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="319"><net_src comp="314" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="323"><net_src comp="171" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="325"><net_src comp="320" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="329"><net_src comp="175" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="331"><net_src comp="326" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="335"><net_src comp="184" pin="3"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="96" pin=9"/></net>

<net id="340"><net_src comp="196" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="96" pin=10"/></net>

<net id="345"><net_src comp="208" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="96" pin=11"/></net>

<net id="350"><net_src comp="220" pin="3"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="96" pin=12"/></net>

<net id="355"><net_src comp="232" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="96" pin=13"/></net>

<net id="360"><net_src comp="244" pin="3"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="96" pin=14"/></net>

<net id="365"><net_src comp="256" pin="3"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="96" pin=15"/></net>

<net id="370"><net_src comp="268" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="96" pin=16"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res_V_data_0_V | {5 }
	Port: res_V_data_1_V | {5 }
	Port: res_V_data_2_V | {5 }
	Port: res_V_data_3_V | {5 }
	Port: res_V_data_4_V | {5 }
	Port: res_V_data_5_V | {5 }
	Port: res_V_data_6_V | {5 }
	Port: res_V_data_7_V | {5 }
 - Input state : 
	Port: relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config10> : data_V_data_0_V | {3 }
	Port: relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config10> : data_V_data_1_V | {3 }
	Port: relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config10> : data_V_data_2_V | {3 }
	Port: relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config10> : data_V_data_3_V | {3 }
	Port: relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config10> : data_V_data_4_V | {3 }
	Port: relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config10> : data_V_data_5_V | {3 }
	Port: relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config10> : data_V_data_6_V | {3 }
	Port: relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config10> : data_V_data_7_V | {3 }
  - Chain level:
	State 1
	State 2
		icmp_ln41 : 1
		i : 1
		br_ln41 : 2
	State 3
	State 4
		tmp_data_0_V : 1
		tmp_data_1_V : 1
		tmp_data_2_V : 1
		tmp_data_3_V : 1
		tmp_data_4_V : 1
		tmp_data_5_V : 1
		tmp_data_6_V : 1
		tmp_data_7_V : 1
	State 5
		empty_39 : 1
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          |   tmp_data_0_V_fu_184  |    0    |    20   |
|          |   tmp_data_1_V_fu_196  |    0    |    20   |
|          |   tmp_data_2_V_fu_208  |    0    |    20   |
|  select  |   tmp_data_3_V_fu_220  |    0    |    20   |
|          |   tmp_data_4_V_fu_232  |    0    |    20   |
|          |   tmp_data_5_V_fu_244  |    0    |    20   |
|          |   tmp_data_6_V_fu_256  |    0    |    20   |
|          |   tmp_data_7_V_fu_268  |    0    |    20   |
|----------|------------------------|---------|---------|
|          |    icmp_ln41_fu_135    |    0    |    13   |
|          |   icmp_ln1494_fu_179   |    0    |    18   |
|          |  icmp_ln1494_1_fu_191  |    0    |    18   |
|          |  icmp_ln1494_2_fu_203  |    0    |    18   |
|   icmp   |  icmp_ln1494_3_fu_215  |    0    |    18   |
|          |  icmp_ln1494_4_fu_227  |    0    |    18   |
|          |  icmp_ln1494_5_fu_239  |    0    |    18   |
|          |  icmp_ln1494_6_fu_251  |    0    |    18   |
|          |  icmp_ln1494_7_fu_263  |    0    |    18   |
|----------|------------------------|---------|---------|
|    add   |        i_fu_141        |    0    |    13   |
|----------|------------------------|---------|---------|
|   read   |   empty_38_read_fu_76  |    0    |    0    |
|----------|------------------------|---------|---------|
|   write  | write_ln57_write_fu_96 |    0    |    0    |
|----------|------------------------|---------|---------|
|          |   tmp_data_V_0_fu_147  |    0    |    0    |
|          |   tmp_data_V_1_fu_151  |    0    |    0    |
|          |   tmp_data_V_2_fu_155  |    0    |    0    |
|extractvalue|   tmp_data_V_3_fu_159  |    0    |    0    |
|          |  tmp_data_V_416_fu_163 |    0    |    0    |
|          |   tmp_data_V_5_fu_167  |    0    |    0    |
|          |   tmp_data_V_6_fu_171  |    0    |    0    |
|          |   tmp_data_V_7_fu_175  |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   330   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|      i_0_reg_124     |   11   |
|       i_reg_279      |   11   |
|   icmp_ln41_reg_275  |    1   |
| tmp_data_0_V_reg_332 |   20   |
| tmp_data_1_V_reg_337 |   20   |
| tmp_data_2_V_reg_342 |   20   |
| tmp_data_3_V_reg_347 |   20   |
| tmp_data_4_V_reg_352 |   20   |
| tmp_data_5_V_reg_357 |   20   |
| tmp_data_6_V_reg_362 |   20   |
| tmp_data_7_V_reg_367 |   20   |
| tmp_data_V_0_reg_284 |   20   |
| tmp_data_V_1_reg_290 |   20   |
| tmp_data_V_2_reg_296 |   20   |
| tmp_data_V_3_reg_302 |   20   |
|tmp_data_V_416_reg_308|   20   |
| tmp_data_V_5_reg_314 |   20   |
| tmp_data_V_6_reg_320 |   20   |
| tmp_data_V_7_reg_326 |   20   |
+----------------------+--------+
|         Total        |   343  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   330  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   343  |    -   |
+-----------+--------+--------+
|   Total   |   343  |   330  |
+-----------+--------+--------+
