Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sun Mar 22 17:28:19 2020
| Host         : server-hostname running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
-------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 16 register/latch pins with no clock driven by root clock pin: ddram_dqs_p[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ddram_dqs_p[1] (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: icap_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 68 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 34 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 72 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.248        0.000                      0                32465        0.033        0.000                      0                32461        0.264        0.000                       0                  8085  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                ------------         ----------      --------------
clk100               {0.000 5.000}        10.000          100.000         
  builder_pll_fb     {0.000 5.000}        10.000          100.000         
  main_crg_clkout0   {0.000 5.000}        10.000          100.000         
    builder_mmcm_fb  {0.000 5.000}        10.000          100.000         
  main_crg_clkout1   {0.000 2.500}        5.000           200.000         
  main_crg_clkout2   {0.000 1.250}        2.500           400.000         
  main_crg_clkout3   {0.625 1.875}        2.500           400.000         
  main_crg_clkout4   {0.000 2.500}        5.000           200.000         
  main_crg_clkout5   {0.000 20.000}       40.000          25.000          
eth_rx_clk           {0.000 20.000}       40.000          25.000          
eth_tx_clk           {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                                 3.000        0.000                       0                     1  
  builder_pll_fb                                                                                                                                                       8.751        0.000                       0                     2  
  main_crg_clkout0         0.248        0.000                      0                31510        0.033        0.000                      0                31510        2.500        0.000                       0                  7616  
    builder_mmcm_fb                                                                                                                                                    8.751        0.000                       0                     2  
  main_crg_clkout1         2.066        0.000                      0                  128        0.225        0.000                      0                  128        2.000        0.000                       0                   146  
  main_crg_clkout2                                                                                                                                                     0.345        0.000                       0                    45  
  main_crg_clkout3                                                                                                                                                     0.345        0.000                       0                     4  
  main_crg_clkout4         3.064        0.000                      0                   13        0.253        0.000                      0                   13        0.264        0.000                       0                    10  
  main_crg_clkout5                                                                                                                                                    37.845        0.000                       0                     2  
eth_rx_clk                30.724        0.000                      0                  443        0.156        0.000                      0                  443       18.750        0.000                       0                   154  
eth_tx_clk                26.987        0.000                      0                  223        0.382        0.000                      0                  223       19.500        0.000                       0                   103  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
                  main_crg_clkout0        3.662        0.000                      0                    1                                                                        
main_crg_clkout1  main_crg_clkout0        1.993        0.000                      0                  128        0.131        0.000                      0                  128  
main_crg_clkout0  main_crg_clkout1        0.458        0.000                      0                   16        0.727        0.000                      0                   16  
                  main_crg_clkout4        3.663        0.000                      0                    1                                                                        
                  eth_rx_clk              2.778        0.000                      0                    1                                                                        
                  eth_tx_clk              2.776        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_ADV/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_ADV/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_ADV/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_ADV/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_ADV/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_ADV/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  builder_pll_fb
  To Clock:  builder_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         builder_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_ADV/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_ADV/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_ADV/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  main_crg_clkout0
  To Clock:  main_crg_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.248ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.248ns  (required time - arrival time)
  Source:                 VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/dataCache_1_/stageB_waysHits_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_crg_clkout0 rise@10.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        9.695ns  (logic 3.277ns (33.800%)  route 6.418ns (66.200%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.785ns = ( 15.785 - 10.000 ) 
    Source Clock Delay      (SCD):    6.127ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.830 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     4.485    main_crg_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG/O
                         net (fo=7614, routed)        1.546     6.127    VexRiscv/stageA_request_size_reg[1]
    SLICE_X55Y68         FDRE                                         r  VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y68         FDRE (Prop_fdre_C_Q)         0.456     6.583 r  VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[17]/Q
                         net (fo=7, routed)           1.250     7.833    VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress_reg[31]_0[17]
    SLICE_X55Y64         LUT6 (Prop_lut6_I1_O)        0.124     7.957 r  VexRiscv/dataCache_1_/stageB_mmuRsp_allowRead_i_29/O
                         net (fo=1, routed)           0.000     7.957    VexRiscv/dataCache_1_/stageB_mmuRsp_allowRead_i_29_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.507 f  VexRiscv/dataCache_1_/stageB_mmuRsp_allowRead_reg_i_20/CO[3]
                         net (fo=2, routed)           0.904     9.412    VexRiscv/dataCache_1_/MmuPlugin_ports_0_cacheHits_31
    SLICE_X56Y64         LUT4 (Prop_lut4_I1_O)        0.153     9.565 f  VexRiscv/dataCache_1_/stageB_mmuRsp_allowRead_i_8/O
                         net (fo=3, routed)           0.579    10.144    VexRiscv/dataCache_1_/stageB_mmuRsp_allowRead_i_8_n_0
    SLICE_X57Y62         LUT5 (Prop_lut5_I4_O)        0.331    10.475 r  VexRiscv/dataCache_1_/stageB_mmuRsp_allowWrite_i_7/O
                         net (fo=1, routed)           0.763    11.238    VexRiscv/dataCache_1_/stageB_mmuRsp_allowWrite_i_7_n_0
    SLICE_X57Y63         LUT5 (Prop_lut5_I4_O)        0.150    11.388 r  VexRiscv/dataCache_1_/stageB_mmuRsp_allowWrite_i_2/O
                         net (fo=25, routed)          0.420    11.808    VexRiscv/dataCache_1_/stageB_mmuRsp_allowWrite_i_2_n_0
    SLICE_X57Y62         LUT4 (Prop_lut4_I0_O)        0.326    12.134 r  VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress[21]_i_2/O
                         net (fo=10, routed)          0.979    13.113    VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress[21]_i_2_n_0
    SLICE_X58Y59         LUT5 (Prop_lut5_I2_O)        0.124    13.237 r  VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress[18]_i_1/O
                         net (fo=2, routed)           1.021    14.258    VexRiscv/dataCache_1_/DBusCachedPlugin_mmuBus_rsp_physicalAddress[18]
    SLICE_X49Y59         LUT6 (Prop_lut6_I0_O)        0.124    14.382 r  VexRiscv/dataCache_1_/stageB_waysHits[0]_i_8/O
                         net (fo=1, routed)           0.000    14.382    VexRiscv/dataCache_1_/stageB_waysHits[0]_i_8_n_0
    SLICE_X49Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.780 r  VexRiscv/dataCache_1_/stageB_waysHits_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.780    VexRiscv/dataCache_1_/stageB_waysHits_reg[0]_i_3_n_0
    SLICE_X49Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.008 r  VexRiscv/dataCache_1_/stageB_waysHits_reg[0]_i_2/CO[2]
                         net (fo=1, routed)           0.501    15.510    VexRiscv/dataCache_1_/stageA_wayHits_00
    SLICE_X48Y60         LUT2 (Prop_lut2_I0_O)        0.313    15.823 r  VexRiscv/dataCache_1_/stageB_waysHits[0]_i_1/O
                         net (fo=1, routed)           0.000    15.823    VexRiscv/dataCache_1_/_zz_8_
    SLICE_X48Y60         FDRE                                         r  VexRiscv/dataCache_1_/stageB_waysHits_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181    12.599    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.682 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    14.258    main_crg_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.349 r  BUFG/O
                         net (fo=7614, routed)        1.436    15.785    VexRiscv/dataCache_1_/stageA_request_size_reg[1]_0
    SLICE_X48Y60         FDRE                                         r  VexRiscv/dataCache_1_/stageB_waysHits_reg[0]/C
                         clock pessimism              0.311    16.096    
                         clock uncertainty           -0.057    16.040    
    SLICE_X48Y60         FDRE (Setup_fdre_C_D)        0.031    16.071    VexRiscv/dataCache_1_/stageB_waysHits_reg[0]
  -------------------------------------------------------------------
                         required time                         16.071    
                         arrival time                         -15.823    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.307ns  (required time - arrival time)
  Source:                 VexRiscv/_zz_141__reg[25]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OSERDESE2_24/D7
                            (rising edge-triggered cell OSERDESE2 clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_crg_clkout0 rise@10.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.842ns  (logic 1.782ns (20.154%)  route 7.060ns (79.846%))
  Logic Levels:           8  (LUT3=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.888ns = ( 15.888 - 10.000 ) 
    Source Clock Delay      (SCD):    6.145ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.830 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     4.485    main_crg_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG/O
                         net (fo=7614, routed)        1.563     6.145    VexRiscv/stageA_request_size_reg[1]
    SLICE_X48Y32         FDRE                                         r  VexRiscv/_zz_141__reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y32         FDRE (Prop_fdre_C_Q)         0.419     6.564 r  VexRiscv/_zz_141__reg[25]/Q
                         net (fo=3, routed)           1.260     7.824    VexRiscv/IBusCachedPlugin_cache/Q[20]
    SLICE_X48Y26         LUT5 (Prop_lut5_I1_O)        0.299     8.123 r  VexRiscv/IBusCachedPlugin_cache/builder_slave_sel_r[2]_i_4/O
                         net (fo=2, routed)           0.310     8.433    VexRiscv/IBusCachedPlugin_cache/builder_slave_sel_r[2]_i_4_n_0
    SLICE_X48Y25         LUT6 (Prop_lut6_I5_O)        0.124     8.557 r  VexRiscv/IBusCachedPlugin_cache/builder_slave_sel_r[2]_i_2/O
                         net (fo=3, routed)           0.933     9.490    VexRiscv/IBusCachedPlugin_cache/builder_slave_sel_r[2]_i_2_n_0
    SLICE_X45Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.614 f  VexRiscv/IBusCachedPlugin_cache/builder_slave_sel_r[2]_i_1/O
                         net (fo=2, routed)           0.412    10.026    VexRiscv/IBusCachedPlugin_cache/builder_slave_sel_reg[2]
    SLICE_X45Y22         LUT3 (Prop_lut3_I2_O)        0.124    10.150 f  VexRiscv/IBusCachedPlugin_cache/builder_interface1_bank_bus_dat_r[7]_i_3/O
                         net (fo=64, routed)          0.500    10.650    VexRiscv/IBusCachedPlugin_cache/builder_interface1_bank_bus_dat_r[7]_i_3_n_0
    SLICE_X44Y21         LUT3 (Prop_lut3_I0_O)        0.119    10.769 f  VexRiscv/IBusCachedPlugin_cache/soclinux_spiflash_bitbang_storage[3]_i_4/O
                         net (fo=24, routed)          0.917    11.686    VexRiscv/IBusCachedPlugin_cache/soclinux_spiflash_bitbang_storage[3]_i_4_n_0
    SLICE_X44Y19         LUT6 (Prop_lut6_I0_O)        0.332    12.018 f  VexRiscv/IBusCachedPlugin_cache/main_soclinux_sdram_phaseinjector2_command_storage[5]_i_2/O
                         net (fo=22, routed)          0.857    12.875    VexRiscv/IBusCachedPlugin_cache/main_soclinux_sdram_phaseinjector2_command_storage[5]_i_2_n_0
    SLICE_X48Y17         LUT6 (Prop_lut6_I0_O)        0.124    12.999 f  VexRiscv/IBusCachedPlugin_cache/OSERDESE2_18_i_8/O
                         net (fo=5, routed)           0.918    13.916    VexRiscv/IBusCachedPlugin_cache/OSERDESE2_18_i_8_n_0
    SLICE_X60Y13         LUT4 (Prop_lut4_I3_O)        0.117    14.033 r  VexRiscv/IBusCachedPlugin_cache/OSERDESE2_24_i_4/O
                         net (fo=2, routed)           0.953    14.987    main_a7ddrphy_dfi_p3_cs_n
    OLOGIC_X1Y0          OSERDESE2                                    r  OSERDESE2_24/D7
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181    12.599    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.682 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    14.258    main_crg_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.349 r  BUFG/O
                         net (fo=7614, routed)        1.539    15.888    sys_clk
    OLOGIC_X1Y0          OSERDESE2                                    r  OSERDESE2_24/CLKDIV
                         clock pessimism              0.311    16.199    
                         clock uncertainty           -0.057    16.143    
    OLOGIC_X1Y0          OSERDESE2 (Setup_oserdese2_CLKDIV_D7)
                                                     -0.849    15.294    OSERDESE2_24
  -------------------------------------------------------------------
                         required time                         15.294    
                         arrival time                         -14.987    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (required time - arrival time)
  Source:                 VexRiscv/_zz_141__reg[25]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OSERDESE2_24/D8
                            (rising edge-triggered cell OSERDESE2 clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_crg_clkout0 rise@10.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.842ns  (logic 1.782ns (20.154%)  route 7.060ns (79.846%))
  Logic Levels:           8  (LUT3=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.888ns = ( 15.888 - 10.000 ) 
    Source Clock Delay      (SCD):    6.145ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.830 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     4.485    main_crg_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG/O
                         net (fo=7614, routed)        1.563     6.145    VexRiscv/stageA_request_size_reg[1]
    SLICE_X48Y32         FDRE                                         r  VexRiscv/_zz_141__reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y32         FDRE (Prop_fdre_C_Q)         0.419     6.564 r  VexRiscv/_zz_141__reg[25]/Q
                         net (fo=3, routed)           1.260     7.824    VexRiscv/IBusCachedPlugin_cache/Q[20]
    SLICE_X48Y26         LUT5 (Prop_lut5_I1_O)        0.299     8.123 r  VexRiscv/IBusCachedPlugin_cache/builder_slave_sel_r[2]_i_4/O
                         net (fo=2, routed)           0.310     8.433    VexRiscv/IBusCachedPlugin_cache/builder_slave_sel_r[2]_i_4_n_0
    SLICE_X48Y25         LUT6 (Prop_lut6_I5_O)        0.124     8.557 r  VexRiscv/IBusCachedPlugin_cache/builder_slave_sel_r[2]_i_2/O
                         net (fo=3, routed)           0.933     9.490    VexRiscv/IBusCachedPlugin_cache/builder_slave_sel_r[2]_i_2_n_0
    SLICE_X45Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.614 f  VexRiscv/IBusCachedPlugin_cache/builder_slave_sel_r[2]_i_1/O
                         net (fo=2, routed)           0.412    10.026    VexRiscv/IBusCachedPlugin_cache/builder_slave_sel_reg[2]
    SLICE_X45Y22         LUT3 (Prop_lut3_I2_O)        0.124    10.150 f  VexRiscv/IBusCachedPlugin_cache/builder_interface1_bank_bus_dat_r[7]_i_3/O
                         net (fo=64, routed)          0.500    10.650    VexRiscv/IBusCachedPlugin_cache/builder_interface1_bank_bus_dat_r[7]_i_3_n_0
    SLICE_X44Y21         LUT3 (Prop_lut3_I0_O)        0.119    10.769 f  VexRiscv/IBusCachedPlugin_cache/soclinux_spiflash_bitbang_storage[3]_i_4/O
                         net (fo=24, routed)          0.917    11.686    VexRiscv/IBusCachedPlugin_cache/soclinux_spiflash_bitbang_storage[3]_i_4_n_0
    SLICE_X44Y19         LUT6 (Prop_lut6_I0_O)        0.332    12.018 f  VexRiscv/IBusCachedPlugin_cache/main_soclinux_sdram_phaseinjector2_command_storage[5]_i_2/O
                         net (fo=22, routed)          0.857    12.875    VexRiscv/IBusCachedPlugin_cache/main_soclinux_sdram_phaseinjector2_command_storage[5]_i_2_n_0
    SLICE_X48Y17         LUT6 (Prop_lut6_I0_O)        0.124    12.999 f  VexRiscv/IBusCachedPlugin_cache/OSERDESE2_18_i_8/O
                         net (fo=5, routed)           0.918    13.916    VexRiscv/IBusCachedPlugin_cache/OSERDESE2_18_i_8_n_0
    SLICE_X60Y13         LUT4 (Prop_lut4_I3_O)        0.117    14.033 r  VexRiscv/IBusCachedPlugin_cache/OSERDESE2_24_i_4/O
                         net (fo=2, routed)           0.953    14.987    main_a7ddrphy_dfi_p3_cs_n
    OLOGIC_X1Y0          OSERDESE2                                    r  OSERDESE2_24/D8
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181    12.599    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.682 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    14.258    main_crg_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.349 r  BUFG/O
                         net (fo=7614, routed)        1.539    15.888    sys_clk
    OLOGIC_X1Y0          OSERDESE2                                    r  OSERDESE2_24/CLKDIV
                         clock pessimism              0.311    16.199    
                         clock uncertainty           -0.057    16.143    
    OLOGIC_X1Y0          OSERDESE2 (Setup_oserdese2_CLKDIV_D8)
                                                     -0.849    15.294    OSERDESE2_24
  -------------------------------------------------------------------
                         required time                         15.294    
                         arrival time                         -14.987    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.389ns  (required time - arrival time)
  Source:                 VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_valid_reg/D
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_crg_clkout0 rise@10.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        9.600ns  (logic 3.194ns (33.271%)  route 6.406ns (66.729%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT4=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.788ns = ( 15.788 - 10.000 ) 
    Source Clock Delay      (SCD):    6.128ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.830 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     4.485    main_crg_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG/O
                         net (fo=7614, routed)        1.547     6.128    VexRiscv/stageA_request_size_reg[1]
    SLICE_X41Y64         FDRE                                         r  VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y64         FDRE (Prop_fdre_C_Q)         0.456     6.584 r  VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[17]/Q
                         net (fo=8, routed)           1.206     7.790    VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg[15]
    SLICE_X45Y57         LUT6 (Prop_lut6_I1_O)        0.124     7.914 r  VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress[31]_i_19/O
                         net (fo=1, routed)           0.000     7.914    VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress[31]_i_19_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.464 f  VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[31]_i_9/CO[3]
                         net (fo=3, routed)           1.542    10.006    VexRiscv/IBusCachedPlugin_cache/MmuPlugin_ports_1_cacheHits_21
    SLICE_X55Y58         LUT4 (Prop_lut4_I1_O)        0.152    10.158 f  VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_refilling_i_27/O
                         net (fo=1, routed)           0.266    10.424    VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_refilling_i_27_n_0
    SLICE_X55Y58         LUT5 (Prop_lut5_I4_O)        0.332    10.756 r  VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_refilling_i_8/O
                         net (fo=2, routed)           0.449    11.205    VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_refilling_i_8_n_0
    SLICE_X57Y57         LUT5 (Prop_lut5_I4_O)        0.124    11.329 f  VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_refilling_i_2/O
                         net (fo=26, routed)          0.738    12.067    VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_refilling_i_2_n_0
    SLICE_X55Y56         LUT5 (Prop_lut5_I1_O)        0.124    12.191 r  VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress[21]_i_3/O
                         net (fo=10, routed)          1.009    13.200    VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress[21]_i_3_n_0
    SLICE_X54Y55         LUT5 (Prop_lut5_I2_O)        0.124    13.324 r  VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress[15]_i_1/O
                         net (fo=2, routed)           0.784    14.108    VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_mmuBus_rsp_physicalAddress[15]
    SLICE_X48Y54         LUT6 (Prop_lut6_I1_O)        0.124    14.232 r  VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_valid_i_9/O
                         net (fo=1, routed)           0.000    14.232    VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_valid_i_9_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.782 r  VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_valid_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.782    VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_valid_reg_i_3_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.010 r  VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_valid_reg_i_2/CO[2]
                         net (fo=1, routed)           0.413    15.422    VexRiscv/IBusCachedPlugin_cache/fetchStage_hit_hits_00
    SLICE_X51Y54         LUT2 (Prop_lut2_I1_O)        0.306    15.728 r  VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_valid_i_1/O
                         net (fo=1, routed)           0.000    15.728    VexRiscv/IBusCachedPlugin_cache/fetchStage_hit_hits_0
    SLICE_X51Y54         FDRE                                         r  VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181    12.599    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.682 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    14.258    main_crg_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.349 r  BUFG/O
                         net (fo=7614, routed)        1.439    15.788    VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter_reg[7]_0
    SLICE_X51Y54         FDRE                                         r  VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_valid_reg/C
                         clock pessimism              0.311    16.099    
                         clock uncertainty           -0.057    16.043    
    SLICE_X51Y54         FDRE (Setup_fdre_C_D)        0.075    16.118    VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_valid_reg
  -------------------------------------------------------------------
                         required time                         16.118    
                         arrival time                         -15.728    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.547ns  (required time - arrival time)
  Source:                 VexRiscv/_zz_141__reg[25]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OSERDESE2_20/D7
                            (rising edge-triggered cell OSERDESE2 clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_crg_clkout0 rise@10.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.587ns  (logic 1.782ns (20.752%)  route 6.805ns (79.248%))
  Logic Levels:           8  (LUT3=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.873ns = ( 15.873 - 10.000 ) 
    Source Clock Delay      (SCD):    6.145ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.830 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     4.485    main_crg_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG/O
                         net (fo=7614, routed)        1.563     6.145    VexRiscv/stageA_request_size_reg[1]
    SLICE_X48Y32         FDRE                                         r  VexRiscv/_zz_141__reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y32         FDRE (Prop_fdre_C_Q)         0.419     6.564 r  VexRiscv/_zz_141__reg[25]/Q
                         net (fo=3, routed)           1.260     7.824    VexRiscv/IBusCachedPlugin_cache/Q[20]
    SLICE_X48Y26         LUT5 (Prop_lut5_I1_O)        0.299     8.123 r  VexRiscv/IBusCachedPlugin_cache/builder_slave_sel_r[2]_i_4/O
                         net (fo=2, routed)           0.310     8.433    VexRiscv/IBusCachedPlugin_cache/builder_slave_sel_r[2]_i_4_n_0
    SLICE_X48Y25         LUT6 (Prop_lut6_I5_O)        0.124     8.557 r  VexRiscv/IBusCachedPlugin_cache/builder_slave_sel_r[2]_i_2/O
                         net (fo=3, routed)           0.933     9.490    VexRiscv/IBusCachedPlugin_cache/builder_slave_sel_r[2]_i_2_n_0
    SLICE_X45Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.614 f  VexRiscv/IBusCachedPlugin_cache/builder_slave_sel_r[2]_i_1/O
                         net (fo=2, routed)           0.412    10.026    VexRiscv/IBusCachedPlugin_cache/builder_slave_sel_reg[2]
    SLICE_X45Y22         LUT3 (Prop_lut3_I2_O)        0.124    10.150 f  VexRiscv/IBusCachedPlugin_cache/builder_interface1_bank_bus_dat_r[7]_i_3/O
                         net (fo=64, routed)          0.500    10.650    VexRiscv/IBusCachedPlugin_cache/builder_interface1_bank_bus_dat_r[7]_i_3_n_0
    SLICE_X44Y21         LUT3 (Prop_lut3_I0_O)        0.119    10.769 f  VexRiscv/IBusCachedPlugin_cache/soclinux_spiflash_bitbang_storage[3]_i_4/O
                         net (fo=24, routed)          0.917    11.686    VexRiscv/IBusCachedPlugin_cache/soclinux_spiflash_bitbang_storage[3]_i_4_n_0
    SLICE_X44Y19         LUT6 (Prop_lut6_I0_O)        0.332    12.018 f  VexRiscv/IBusCachedPlugin_cache/main_soclinux_sdram_phaseinjector2_command_storage[5]_i_2/O
                         net (fo=22, routed)          0.857    12.875    VexRiscv/IBusCachedPlugin_cache/main_soclinux_sdram_phaseinjector2_command_storage[5]_i_2_n_0
    SLICE_X48Y17         LUT6 (Prop_lut6_I0_O)        0.124    12.999 f  VexRiscv/IBusCachedPlugin_cache/OSERDESE2_18_i_8/O
                         net (fo=5, routed)           0.901    13.900    VexRiscv/IBusCachedPlugin_cache/OSERDESE2_18_i_8_n_0
    SLICE_X60Y18         LUT4 (Prop_lut4_I3_O)        0.117    14.017 r  VexRiscv/IBusCachedPlugin_cache/OSERDESE2_20_i_4/O
                         net (fo=2, routed)           0.715    14.732    main_a7ddrphy_dfi_p3_we_n
    OLOGIC_X1Y23         OSERDESE2                                    r  OSERDESE2_20/D7
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181    12.599    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.682 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    14.258    main_crg_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.349 r  BUFG/O
                         net (fo=7614, routed)        1.524    15.873    sys_clk
    OLOGIC_X1Y23         OSERDESE2                                    r  OSERDESE2_20/CLKDIV
                         clock pessimism              0.311    16.184    
                         clock uncertainty           -0.057    16.128    
    OLOGIC_X1Y23         OSERDESE2 (Setup_oserdese2_CLKDIV_D7)
                                                     -0.849    15.279    OSERDESE2_20
  -------------------------------------------------------------------
                         required time                         15.279    
                         arrival time                         -14.732    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.547ns  (required time - arrival time)
  Source:                 VexRiscv/_zz_141__reg[25]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OSERDESE2_20/D8
                            (rising edge-triggered cell OSERDESE2 clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_crg_clkout0 rise@10.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.587ns  (logic 1.782ns (20.752%)  route 6.805ns (79.248%))
  Logic Levels:           8  (LUT3=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.873ns = ( 15.873 - 10.000 ) 
    Source Clock Delay      (SCD):    6.145ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.830 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     4.485    main_crg_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG/O
                         net (fo=7614, routed)        1.563     6.145    VexRiscv/stageA_request_size_reg[1]
    SLICE_X48Y32         FDRE                                         r  VexRiscv/_zz_141__reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y32         FDRE (Prop_fdre_C_Q)         0.419     6.564 r  VexRiscv/_zz_141__reg[25]/Q
                         net (fo=3, routed)           1.260     7.824    VexRiscv/IBusCachedPlugin_cache/Q[20]
    SLICE_X48Y26         LUT5 (Prop_lut5_I1_O)        0.299     8.123 r  VexRiscv/IBusCachedPlugin_cache/builder_slave_sel_r[2]_i_4/O
                         net (fo=2, routed)           0.310     8.433    VexRiscv/IBusCachedPlugin_cache/builder_slave_sel_r[2]_i_4_n_0
    SLICE_X48Y25         LUT6 (Prop_lut6_I5_O)        0.124     8.557 r  VexRiscv/IBusCachedPlugin_cache/builder_slave_sel_r[2]_i_2/O
                         net (fo=3, routed)           0.933     9.490    VexRiscv/IBusCachedPlugin_cache/builder_slave_sel_r[2]_i_2_n_0
    SLICE_X45Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.614 f  VexRiscv/IBusCachedPlugin_cache/builder_slave_sel_r[2]_i_1/O
                         net (fo=2, routed)           0.412    10.026    VexRiscv/IBusCachedPlugin_cache/builder_slave_sel_reg[2]
    SLICE_X45Y22         LUT3 (Prop_lut3_I2_O)        0.124    10.150 f  VexRiscv/IBusCachedPlugin_cache/builder_interface1_bank_bus_dat_r[7]_i_3/O
                         net (fo=64, routed)          0.500    10.650    VexRiscv/IBusCachedPlugin_cache/builder_interface1_bank_bus_dat_r[7]_i_3_n_0
    SLICE_X44Y21         LUT3 (Prop_lut3_I0_O)        0.119    10.769 f  VexRiscv/IBusCachedPlugin_cache/soclinux_spiflash_bitbang_storage[3]_i_4/O
                         net (fo=24, routed)          0.917    11.686    VexRiscv/IBusCachedPlugin_cache/soclinux_spiflash_bitbang_storage[3]_i_4_n_0
    SLICE_X44Y19         LUT6 (Prop_lut6_I0_O)        0.332    12.018 f  VexRiscv/IBusCachedPlugin_cache/main_soclinux_sdram_phaseinjector2_command_storage[5]_i_2/O
                         net (fo=22, routed)          0.857    12.875    VexRiscv/IBusCachedPlugin_cache/main_soclinux_sdram_phaseinjector2_command_storage[5]_i_2_n_0
    SLICE_X48Y17         LUT6 (Prop_lut6_I0_O)        0.124    12.999 f  VexRiscv/IBusCachedPlugin_cache/OSERDESE2_18_i_8/O
                         net (fo=5, routed)           0.901    13.900    VexRiscv/IBusCachedPlugin_cache/OSERDESE2_18_i_8_n_0
    SLICE_X60Y18         LUT4 (Prop_lut4_I3_O)        0.117    14.017 r  VexRiscv/IBusCachedPlugin_cache/OSERDESE2_20_i_4/O
                         net (fo=2, routed)           0.715    14.732    main_a7ddrphy_dfi_p3_we_n
    OLOGIC_X1Y23         OSERDESE2                                    r  OSERDESE2_20/D8
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181    12.599    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.682 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    14.258    main_crg_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.349 r  BUFG/O
                         net (fo=7614, routed)        1.524    15.873    sys_clk
    OLOGIC_X1Y23         OSERDESE2                                    r  OSERDESE2_20/CLKDIV
                         clock pessimism              0.311    16.184    
                         clock uncertainty           -0.057    16.128    
    OLOGIC_X1Y23         OSERDESE2 (Setup_oserdese2_CLKDIV_D8)
                                                     -0.849    15.279    OSERDESE2_20
  -------------------------------------------------------------------
                         required time                         15.279    
                         arrival time                         -14.732    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.549ns  (required time - arrival time)
  Source:                 builder_grant_reg/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OSERDESE2_24/D4
                            (rising edge-triggered cell OSERDESE2 clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_crg_clkout0 rise@10.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.832ns  (logic 1.554ns (17.595%)  route 7.278ns (82.405%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.888ns = ( 15.888 - 10.000 ) 
    Source Clock Delay      (SCD):    6.137ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.830 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     4.485    main_crg_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG/O
                         net (fo=7614, routed)        1.555     6.137    sys_clk
    SLICE_X48Y27         FDRE                                         r  builder_grant_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y27         FDRE (Prop_fdre_C_Q)         0.456     6.593 r  builder_grant_reg/Q
                         net (fo=169, routed)         1.268     7.861    VexRiscv/IBusCachedPlugin_cache/builder_grant
    SLICE_X45Y24         LUT5 (Prop_lut5_I3_O)        0.124     7.985 r  VexRiscv/IBusCachedPlugin_cache/builder_slave_sel_r[6]_i_3/O
                         net (fo=6, routed)           0.719     8.704    VexRiscv/IBusCachedPlugin_cache/builder_slave_sel_r[6]_i_3_n_0
    SLICE_X48Y26         LUT6 (Prop_lut6_I0_O)        0.124     8.828 r  VexRiscv/IBusCachedPlugin_cache/builder_wb2csr_state_i_4/O
                         net (fo=1, routed)           0.280     9.107    VexRiscv/IBusCachedPlugin_cache/builder_wb2csr_state_i_4_n_0
    SLICE_X48Y26         LUT6 (Prop_lut6_I0_O)        0.124     9.231 r  VexRiscv/IBusCachedPlugin_cache/builder_wb2csr_state_i_3/O
                         net (fo=1, routed)           0.292     9.524    VexRiscv/IBusCachedPlugin_cache/builder_wb2csr_state_i_3_n_0
    SLICE_X49Y27         LUT6 (Prop_lut6_I1_O)        0.124     9.648 f  VexRiscv/IBusCachedPlugin_cache/builder_wb2csr_state_i_2/O
                         net (fo=11, routed)          1.167    10.815    VexRiscv/IBusCachedPlugin_cache/builder_wb2csr_state_i_2_n_0
    SLICE_X45Y22         LUT3 (Prop_lut3_I2_O)        0.152    10.967 f  VexRiscv/IBusCachedPlugin_cache/builder_interface1_bank_bus_dat_r[0]_i_3/O
                         net (fo=176, routed)         1.704    12.671    VexRiscv/IBusCachedPlugin_cache/builder_interface1_bank_bus_dat_r[0]_i_3_n_0
    SLICE_X55Y13         LUT6 (Prop_lut6_I2_O)        0.326    12.997 r  VexRiscv/IBusCachedPlugin_cache/OSERDESE2_18_i_6/O
                         net (fo=4, routed)           0.725    13.722    VexRiscv/IBusCachedPlugin_cache/OSERDESE2_18_i_6_n_0
    SLICE_X61Y13         LUT4 (Prop_lut4_I2_O)        0.124    13.846 r  VexRiscv/IBusCachedPlugin_cache/OSERDESE2_24_i_2/O
                         net (fo=2, routed)           1.123    14.969    main_a7ddrphy_dfi_p1_cs_n
    OLOGIC_X1Y0          OSERDESE2                                    r  OSERDESE2_24/D4
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181    12.599    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.682 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    14.258    main_crg_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.349 r  BUFG/O
                         net (fo=7614, routed)        1.539    15.888    sys_clk
    OLOGIC_X1Y0          OSERDESE2                                    r  OSERDESE2_24/CLKDIV
                         clock pessimism              0.311    16.199    
                         clock uncertainty           -0.057    16.143    
    OLOGIC_X1Y0          OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    15.518    OSERDESE2_24
  -------------------------------------------------------------------
                         required time                         15.518    
                         arrival time                         -14.969    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.568ns  (required time - arrival time)
  Source:                 VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_4_reg_r1_128_255_25_25/DP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_crg_clkout0 rise@10.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.718ns  (logic 1.560ns (17.894%)  route 7.158ns (82.106%))
  Logic Levels:           7  (LUT2=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.783ns = ( 15.783 - 10.000 ) 
    Source Clock Delay      (SCD):    6.140ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.830 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     4.485    main_crg_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG/O
                         net (fo=7614, routed)        1.558     6.140    VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter_reg[7]_0
    SLICE_X48Y28         FDRE                                         r  VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y28         FDRE (Prop_fdre_C_Q)         0.456     6.596 f  VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[16]/Q
                         net (fo=4, routed)           0.963     7.559    VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg_n_0_[16]
    SLICE_X48Y28         LUT5 (Prop_lut5_I0_O)        0.124     7.683 f  VexRiscv/IBusCachedPlugin_cache/builder_slave_sel_r[2]_i_5/O
                         net (fo=2, routed)           0.425     8.108    VexRiscv/IBusCachedPlugin_cache/builder_slave_sel_r[2]_i_5_n_0
    SLICE_X49Y27         LUT6 (Prop_lut6_I5_O)        0.124     8.232 f  VexRiscv/IBusCachedPlugin_cache/builder_slave_sel_r[2]_i_3/O
                         net (fo=4, routed)           1.198     9.430    VexRiscv/IBusCachedPlugin_cache/builder_slave_sel_r[2]_i_3_n_0
    SLICE_X45Y25         LUT5 (Prop_lut5_I1_O)        0.152     9.582 r  VexRiscv/IBusCachedPlugin_cache/builder_slave_sel_r[5]_i_2/O
                         net (fo=3, routed)           0.614    10.196    VexRiscv/IBusCachedPlugin_cache/builder_slave_sel_r[5]_i_2_n_0
    SLICE_X44Y24         LUT6 (Prop_lut6_I0_O)        0.332    10.528 r  VexRiscv/IBusCachedPlugin_cache/builder_slave_sel_r[4]_i_1/O
                         net (fo=2, routed)           0.849    11.377    VexRiscv/IBusCachedPlugin_cache/builder_slave_sel_reg[4]
    SLICE_X40Y34         LUT2 (Prop_lut2_I0_O)        0.124    11.501 r  VexRiscv/IBusCachedPlugin_cache/main_soclinux_ethmac_sram1_bus_ack0_i_2/O
                         net (fo=12, routed)          0.938    12.439    VexRiscv/IBusCachedPlugin_cache/main_soclinux_ethmac_sram1_bus_ack0_i_2_n_0
    SLICE_X51Y41         LUT6 (Prop_lut6_I0_O)        0.124    12.563 r  VexRiscv/IBusCachedPlugin_cache/mem_4_reg_r1_0_127_24_24_i_2/O
                         net (fo=6, routed)           0.683    13.245    VexRiscv/IBusCachedPlugin_cache/main_soclinux_ethmac_sram0_we_reg[3]
    SLICE_X57Y41         LUT6 (Prop_lut6_I5_O)        0.124    13.369 r  VexRiscv/IBusCachedPlugin_cache/mem_4_reg_r1_128_255_24_24_i_1/O
                         net (fo=64, routed)          1.488    14.858    mem_4_reg_r1_128_255_25_25/WE
    SLICE_X46Y57         RAMD64E                                      r  mem_4_reg_r1_128_255_25_25/DP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181    12.599    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.682 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    14.258    main_crg_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.349 r  BUFG/O
                         net (fo=7614, routed)        1.434    15.783    mem_4_reg_r1_128_255_25_25/WCLK
    SLICE_X46Y57         RAMD64E                                      r  mem_4_reg_r1_128_255_25_25/DP.HIGH/CLK
                         clock pessimism              0.232    16.015    
                         clock uncertainty           -0.057    15.958    
    SLICE_X46Y57         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    15.425    mem_4_reg_r1_128_255_25_25/DP.HIGH
  -------------------------------------------------------------------
                         required time                         15.425    
                         arrival time                         -14.858    
  -------------------------------------------------------------------
                         slack                                  0.568    

Slack (MET) :             0.568ns  (required time - arrival time)
  Source:                 VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_4_reg_r1_128_255_25_25/DP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_crg_clkout0 rise@10.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.718ns  (logic 1.560ns (17.894%)  route 7.158ns (82.106%))
  Logic Levels:           7  (LUT2=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.783ns = ( 15.783 - 10.000 ) 
    Source Clock Delay      (SCD):    6.140ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.830 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     4.485    main_crg_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG/O
                         net (fo=7614, routed)        1.558     6.140    VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter_reg[7]_0
    SLICE_X48Y28         FDRE                                         r  VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y28         FDRE (Prop_fdre_C_Q)         0.456     6.596 f  VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[16]/Q
                         net (fo=4, routed)           0.963     7.559    VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg_n_0_[16]
    SLICE_X48Y28         LUT5 (Prop_lut5_I0_O)        0.124     7.683 f  VexRiscv/IBusCachedPlugin_cache/builder_slave_sel_r[2]_i_5/O
                         net (fo=2, routed)           0.425     8.108    VexRiscv/IBusCachedPlugin_cache/builder_slave_sel_r[2]_i_5_n_0
    SLICE_X49Y27         LUT6 (Prop_lut6_I5_O)        0.124     8.232 f  VexRiscv/IBusCachedPlugin_cache/builder_slave_sel_r[2]_i_3/O
                         net (fo=4, routed)           1.198     9.430    VexRiscv/IBusCachedPlugin_cache/builder_slave_sel_r[2]_i_3_n_0
    SLICE_X45Y25         LUT5 (Prop_lut5_I1_O)        0.152     9.582 r  VexRiscv/IBusCachedPlugin_cache/builder_slave_sel_r[5]_i_2/O
                         net (fo=3, routed)           0.614    10.196    VexRiscv/IBusCachedPlugin_cache/builder_slave_sel_r[5]_i_2_n_0
    SLICE_X44Y24         LUT6 (Prop_lut6_I0_O)        0.332    10.528 r  VexRiscv/IBusCachedPlugin_cache/builder_slave_sel_r[4]_i_1/O
                         net (fo=2, routed)           0.849    11.377    VexRiscv/IBusCachedPlugin_cache/builder_slave_sel_reg[4]
    SLICE_X40Y34         LUT2 (Prop_lut2_I0_O)        0.124    11.501 r  VexRiscv/IBusCachedPlugin_cache/main_soclinux_ethmac_sram1_bus_ack0_i_2/O
                         net (fo=12, routed)          0.938    12.439    VexRiscv/IBusCachedPlugin_cache/main_soclinux_ethmac_sram1_bus_ack0_i_2_n_0
    SLICE_X51Y41         LUT6 (Prop_lut6_I0_O)        0.124    12.563 r  VexRiscv/IBusCachedPlugin_cache/mem_4_reg_r1_0_127_24_24_i_2/O
                         net (fo=6, routed)           0.683    13.245    VexRiscv/IBusCachedPlugin_cache/main_soclinux_ethmac_sram0_we_reg[3]
    SLICE_X57Y41         LUT6 (Prop_lut6_I5_O)        0.124    13.369 r  VexRiscv/IBusCachedPlugin_cache/mem_4_reg_r1_128_255_24_24_i_1/O
                         net (fo=64, routed)          1.488    14.858    mem_4_reg_r1_128_255_25_25/WE
    SLICE_X46Y57         RAMD64E                                      r  mem_4_reg_r1_128_255_25_25/DP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181    12.599    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.682 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    14.258    main_crg_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.349 r  BUFG/O
                         net (fo=7614, routed)        1.434    15.783    mem_4_reg_r1_128_255_25_25/WCLK
    SLICE_X46Y57         RAMD64E                                      r  mem_4_reg_r1_128_255_25_25/DP.LOW/CLK
                         clock pessimism              0.232    16.015    
                         clock uncertainty           -0.057    15.958    
    SLICE_X46Y57         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    15.425    mem_4_reg_r1_128_255_25_25/DP.LOW
  -------------------------------------------------------------------
                         required time                         15.425    
                         arrival time                         -14.858    
  -------------------------------------------------------------------
                         slack                                  0.568    

Slack (MET) :             0.568ns  (required time - arrival time)
  Source:                 VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_4_reg_r1_128_255_25_25/SP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_crg_clkout0 rise@10.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.718ns  (logic 1.560ns (17.894%)  route 7.158ns (82.106%))
  Logic Levels:           7  (LUT2=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.783ns = ( 15.783 - 10.000 ) 
    Source Clock Delay      (SCD):    6.140ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.830 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     4.485    main_crg_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG/O
                         net (fo=7614, routed)        1.558     6.140    VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter_reg[7]_0
    SLICE_X48Y28         FDRE                                         r  VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y28         FDRE (Prop_fdre_C_Q)         0.456     6.596 f  VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[16]/Q
                         net (fo=4, routed)           0.963     7.559    VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg_n_0_[16]
    SLICE_X48Y28         LUT5 (Prop_lut5_I0_O)        0.124     7.683 f  VexRiscv/IBusCachedPlugin_cache/builder_slave_sel_r[2]_i_5/O
                         net (fo=2, routed)           0.425     8.108    VexRiscv/IBusCachedPlugin_cache/builder_slave_sel_r[2]_i_5_n_0
    SLICE_X49Y27         LUT6 (Prop_lut6_I5_O)        0.124     8.232 f  VexRiscv/IBusCachedPlugin_cache/builder_slave_sel_r[2]_i_3/O
                         net (fo=4, routed)           1.198     9.430    VexRiscv/IBusCachedPlugin_cache/builder_slave_sel_r[2]_i_3_n_0
    SLICE_X45Y25         LUT5 (Prop_lut5_I1_O)        0.152     9.582 r  VexRiscv/IBusCachedPlugin_cache/builder_slave_sel_r[5]_i_2/O
                         net (fo=3, routed)           0.614    10.196    VexRiscv/IBusCachedPlugin_cache/builder_slave_sel_r[5]_i_2_n_0
    SLICE_X44Y24         LUT6 (Prop_lut6_I0_O)        0.332    10.528 r  VexRiscv/IBusCachedPlugin_cache/builder_slave_sel_r[4]_i_1/O
                         net (fo=2, routed)           0.849    11.377    VexRiscv/IBusCachedPlugin_cache/builder_slave_sel_reg[4]
    SLICE_X40Y34         LUT2 (Prop_lut2_I0_O)        0.124    11.501 r  VexRiscv/IBusCachedPlugin_cache/main_soclinux_ethmac_sram1_bus_ack0_i_2/O
                         net (fo=12, routed)          0.938    12.439    VexRiscv/IBusCachedPlugin_cache/main_soclinux_ethmac_sram1_bus_ack0_i_2_n_0
    SLICE_X51Y41         LUT6 (Prop_lut6_I0_O)        0.124    12.563 r  VexRiscv/IBusCachedPlugin_cache/mem_4_reg_r1_0_127_24_24_i_2/O
                         net (fo=6, routed)           0.683    13.245    VexRiscv/IBusCachedPlugin_cache/main_soclinux_ethmac_sram0_we_reg[3]
    SLICE_X57Y41         LUT6 (Prop_lut6_I5_O)        0.124    13.369 r  VexRiscv/IBusCachedPlugin_cache/mem_4_reg_r1_128_255_24_24_i_1/O
                         net (fo=64, routed)          1.488    14.858    mem_4_reg_r1_128_255_25_25/WE
    SLICE_X46Y57         RAMD64E                                      r  mem_4_reg_r1_128_255_25_25/SP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181    12.599    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.682 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    14.258    main_crg_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.349 r  BUFG/O
                         net (fo=7614, routed)        1.434    15.783    mem_4_reg_r1_128_255_25_25/WCLK
    SLICE_X46Y57         RAMD64E                                      r  mem_4_reg_r1_128_255_25_25/SP.HIGH/CLK
                         clock pessimism              0.232    16.015    
                         clock uncertainty           -0.057    15.958    
    SLICE_X46Y57         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    15.425    mem_4_reg_r1_128_255_25_25/SP.HIGH
  -------------------------------------------------------------------
                         required time                         15.425    
                         arrival time                         -14.858    
  -------------------------------------------------------------------
                         slack                                  0.568    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 VexRiscv/execute_to_memory_PC_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/memory_to_writeBack_PC_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.164ns (44.992%)  route 0.201ns (55.008%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     1.248    main_crg_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG/O
                         net (fo=7614, routed)        0.554     1.827    VexRiscv/stageA_request_size_reg[1]
    SLICE_X38Y66         FDRE                                         r  VexRiscv/execute_to_memory_PC_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y66         FDRE (Prop_fdre_C_Q)         0.164     1.991 r  VexRiscv/execute_to_memory_PC_reg[8]/Q
                         net (fo=1, routed)           0.201     2.192    VexRiscv/execute_to_memory_PC[8]
    SLICE_X33Y66         FDRE                                         r  VexRiscv/memory_to_writeBack_PC_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.979 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     1.524    main_crg_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG/O
                         net (fo=7614, routed)        0.821     2.374    VexRiscv/stageA_request_size_reg[1]
    SLICE_X33Y66         FDRE                                         r  VexRiscv/memory_to_writeBack_PC_reg[8]/C
                         clock pessimism             -0.285     2.089    
    SLICE_X33Y66         FDRE (Hold_fdre_C_D)         0.070     2.159    VexRiscv/memory_to_writeBack_PC_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.159    
                         arrival time                           2.192    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 main_soclinux_ethmac_reader_fifo_produce_reg/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_14_reg_0_1_6_11/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.376ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     1.248    main_crg_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG/O
                         net (fo=7614, routed)        0.557     1.830    sys_clk
    SLICE_X57Y24         FDRE                                         r  main_soclinux_ethmac_reader_fifo_produce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y24         FDRE (Prop_fdre_C_Q)         0.141     1.971 r  main_soclinux_ethmac_reader_fifo_produce_reg/Q
                         net (fo=17, routed)          0.217     2.189    storage_14_reg_0_1_6_11/ADDRD0
    SLICE_X56Y24         RAMD32                                       r  storage_14_reg_0_1_6_11/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.979 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     1.524    main_crg_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG/O
                         net (fo=7614, routed)        0.823     2.376    storage_14_reg_0_1_6_11/WCLK
    SLICE_X56Y24         RAMD32                                       r  storage_14_reg_0_1_6_11/RAMA/CLK
                         clock pessimism             -0.533     1.843    
    SLICE_X56Y24         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.153    storage_14_reg_0_1_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -2.153    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 main_soclinux_ethmac_reader_fifo_produce_reg/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_14_reg_0_1_6_11/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.376ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     1.248    main_crg_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG/O
                         net (fo=7614, routed)        0.557     1.830    sys_clk
    SLICE_X57Y24         FDRE                                         r  main_soclinux_ethmac_reader_fifo_produce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y24         FDRE (Prop_fdre_C_Q)         0.141     1.971 r  main_soclinux_ethmac_reader_fifo_produce_reg/Q
                         net (fo=17, routed)          0.217     2.189    storage_14_reg_0_1_6_11/ADDRD0
    SLICE_X56Y24         RAMD32                                       r  storage_14_reg_0_1_6_11/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.979 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     1.524    main_crg_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG/O
                         net (fo=7614, routed)        0.823     2.376    storage_14_reg_0_1_6_11/WCLK
    SLICE_X56Y24         RAMD32                                       r  storage_14_reg_0_1_6_11/RAMA_D1/CLK
                         clock pessimism             -0.533     1.843    
    SLICE_X56Y24         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.153    storage_14_reg_0_1_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.153    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 main_soclinux_ethmac_reader_fifo_produce_reg/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_14_reg_0_1_6_11/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.376ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     1.248    main_crg_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG/O
                         net (fo=7614, routed)        0.557     1.830    sys_clk
    SLICE_X57Y24         FDRE                                         r  main_soclinux_ethmac_reader_fifo_produce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y24         FDRE (Prop_fdre_C_Q)         0.141     1.971 r  main_soclinux_ethmac_reader_fifo_produce_reg/Q
                         net (fo=17, routed)          0.217     2.189    storage_14_reg_0_1_6_11/ADDRD0
    SLICE_X56Y24         RAMD32                                       r  storage_14_reg_0_1_6_11/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.979 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     1.524    main_crg_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG/O
                         net (fo=7614, routed)        0.823     2.376    storage_14_reg_0_1_6_11/WCLK
    SLICE_X56Y24         RAMD32                                       r  storage_14_reg_0_1_6_11/RAMB/CLK
                         clock pessimism             -0.533     1.843    
    SLICE_X56Y24         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.153    storage_14_reg_0_1_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -2.153    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 main_soclinux_ethmac_reader_fifo_produce_reg/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_14_reg_0_1_6_11/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.376ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     1.248    main_crg_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG/O
                         net (fo=7614, routed)        0.557     1.830    sys_clk
    SLICE_X57Y24         FDRE                                         r  main_soclinux_ethmac_reader_fifo_produce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y24         FDRE (Prop_fdre_C_Q)         0.141     1.971 r  main_soclinux_ethmac_reader_fifo_produce_reg/Q
                         net (fo=17, routed)          0.217     2.189    storage_14_reg_0_1_6_11/ADDRD0
    SLICE_X56Y24         RAMD32                                       r  storage_14_reg_0_1_6_11/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.979 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     1.524    main_crg_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG/O
                         net (fo=7614, routed)        0.823     2.376    storage_14_reg_0_1_6_11/WCLK
    SLICE_X56Y24         RAMD32                                       r  storage_14_reg_0_1_6_11/RAMB_D1/CLK
                         clock pessimism             -0.533     1.843    
    SLICE_X56Y24         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.153    storage_14_reg_0_1_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.153    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 main_soclinux_ethmac_reader_fifo_produce_reg/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_14_reg_0_1_6_11/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.376ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     1.248    main_crg_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG/O
                         net (fo=7614, routed)        0.557     1.830    sys_clk
    SLICE_X57Y24         FDRE                                         r  main_soclinux_ethmac_reader_fifo_produce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y24         FDRE (Prop_fdre_C_Q)         0.141     1.971 r  main_soclinux_ethmac_reader_fifo_produce_reg/Q
                         net (fo=17, routed)          0.217     2.189    storage_14_reg_0_1_6_11/ADDRD0
    SLICE_X56Y24         RAMD32                                       r  storage_14_reg_0_1_6_11/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.979 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     1.524    main_crg_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG/O
                         net (fo=7614, routed)        0.823     2.376    storage_14_reg_0_1_6_11/WCLK
    SLICE_X56Y24         RAMD32                                       r  storage_14_reg_0_1_6_11/RAMC/CLK
                         clock pessimism             -0.533     1.843    
    SLICE_X56Y24         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.153    storage_14_reg_0_1_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -2.153    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 main_soclinux_ethmac_reader_fifo_produce_reg/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_14_reg_0_1_6_11/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.376ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     1.248    main_crg_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG/O
                         net (fo=7614, routed)        0.557     1.830    sys_clk
    SLICE_X57Y24         FDRE                                         r  main_soclinux_ethmac_reader_fifo_produce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y24         FDRE (Prop_fdre_C_Q)         0.141     1.971 r  main_soclinux_ethmac_reader_fifo_produce_reg/Q
                         net (fo=17, routed)          0.217     2.189    storage_14_reg_0_1_6_11/ADDRD0
    SLICE_X56Y24         RAMD32                                       r  storage_14_reg_0_1_6_11/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.979 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     1.524    main_crg_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG/O
                         net (fo=7614, routed)        0.823     2.376    storage_14_reg_0_1_6_11/WCLK
    SLICE_X56Y24         RAMD32                                       r  storage_14_reg_0_1_6_11/RAMC_D1/CLK
                         clock pessimism             -0.533     1.843    
    SLICE_X56Y24         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.153    storage_14_reg_0_1_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.153    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 main_soclinux_ethmac_reader_fifo_produce_reg/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_14_reg_0_1_6_11/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.376ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     1.248    main_crg_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG/O
                         net (fo=7614, routed)        0.557     1.830    sys_clk
    SLICE_X57Y24         FDRE                                         r  main_soclinux_ethmac_reader_fifo_produce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y24         FDRE (Prop_fdre_C_Q)         0.141     1.971 r  main_soclinux_ethmac_reader_fifo_produce_reg/Q
                         net (fo=17, routed)          0.217     2.189    storage_14_reg_0_1_6_11/ADDRD0
    SLICE_X56Y24         RAMS32                                       r  storage_14_reg_0_1_6_11/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.979 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     1.524    main_crg_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG/O
                         net (fo=7614, routed)        0.823     2.376    storage_14_reg_0_1_6_11/WCLK
    SLICE_X56Y24         RAMS32                                       r  storage_14_reg_0_1_6_11/RAMD/CLK
                         clock pessimism             -0.533     1.843    
    SLICE_X56Y24         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     2.153    storage_14_reg_0_1_6_11/RAMD
  -------------------------------------------------------------------
                         required time                         -2.153    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 main_soclinux_ethmac_reader_fifo_produce_reg/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_14_reg_0_1_6_11/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.376ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     1.248    main_crg_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG/O
                         net (fo=7614, routed)        0.557     1.830    sys_clk
    SLICE_X57Y24         FDRE                                         r  main_soclinux_ethmac_reader_fifo_produce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y24         FDRE (Prop_fdre_C_Q)         0.141     1.971 r  main_soclinux_ethmac_reader_fifo_produce_reg/Q
                         net (fo=17, routed)          0.217     2.189    storage_14_reg_0_1_6_11/ADDRD0
    SLICE_X56Y24         RAMS32                                       r  storage_14_reg_0_1_6_11/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.979 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     1.524    main_crg_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG/O
                         net (fo=7614, routed)        0.823     2.376    storage_14_reg_0_1_6_11/WCLK
    SLICE_X56Y24         RAMS32                                       r  storage_14_reg_0_1_6_11/RAMD_D1/CLK
                         clock pessimism             -0.533     1.843    
    SLICE_X56Y24         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     2.153    storage_14_reg_0_1_6_11/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.153    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/dataCache_1_/ways_0_tags_reg/DIBDI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.852%)  route 0.121ns (46.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.427ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     1.248    main_crg_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG/O
                         net (fo=7614, routed)        0.561     1.834    VexRiscv/dataCache_1_/stageA_request_size_reg[1]_0
    SLICE_X48Y59         FDRE                                         r  VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y59         FDRE (Prop_fdre_C_Q)         0.141     1.975 r  VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress_reg[29]/Q
                         net (fo=3, routed)           0.121     2.096    VexRiscv/dataCache_1_/dataCache_1__io_mem_cmd_payload_address[27]
    RAMB18_X1Y23         RAMB18E1                                     r  VexRiscv/dataCache_1_/ways_0_tags_reg/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.979 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     1.524    main_crg_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG/O
                         net (fo=7614, routed)        0.874     2.427    VexRiscv/dataCache_1_/stageA_request_size_reg[1]_0
    RAMB18_X1Y23         RAMB18E1                                     r  VexRiscv/dataCache_1_/ways_0_tags_reg/CLKBWRCLK
                         clock pessimism             -0.533     1.894    
    RAMB18_X1Y23         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[3])
                                                      0.155     2.049    VexRiscv/dataCache_1_/ways_0_tags_reg
  -------------------------------------------------------------------
                         required time                         -2.049    
                         arrival time                           2.096    
  -------------------------------------------------------------------
                         slack                                  0.047    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_crg_clkout0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_ADV/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/DCLK     n/a            4.999         10.000      5.001      MMCME2_ADV_X0Y2  MMCME2_ADV/DCLK
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0        XADC/DCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y20     VexRiscv/dataCache_1_/ways_0_data_symbol0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y18     VexRiscv/dataCache_1_/ways_0_data_symbol1_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y22     VexRiscv/dataCache_1_/ways_0_data_symbol2_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y19     VexRiscv/dataCache_1_/ways_0_data_symbol3_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y23     VexRiscv/dataCache_1_/ways_0_tags_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y23     VexRiscv/dataCache_1_/ways_0_tags_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y12     mem_2_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y12     mem_2_reg/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  MMCME2_ADV/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1   PLLE2_ADV/CLKOUT0
Low Pulse Width   Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X0Y2  MMCME2_ADV/DCLK
Low Pulse Width   Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X0Y2  MMCME2_ADV/DCLK
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  MMCME2_ADV/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  MMCME2_ADV/CLKIN1
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y31     mem_4_reg_r2_0_15_0_0__7/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y31     mem_4_reg_r2_0_15_0_0__7/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y31     mem_4_reg_r2_0_15_0_0__9/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y31     mem_4_reg_r2_0_15_0_0__9/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X64Y32     mem_4_reg_r2_0_31_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X64Y32     mem_4_reg_r2_0_31_0_0/SP/CLK
High Pulse Width  Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.500      MMCME2_ADV_X0Y2  MMCME2_ADV/DCLK
High Pulse Width  Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X0Y2  MMCME2_ADV/DCLK
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  MMCME2_ADV/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  MMCME2_ADV/CLKIN1
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y36     mem_4_reg_r2_0_15_0_0__53/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y36     mem_4_reg_r2_0_15_0_0__55/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y36     mem_4_reg_r2_0_15_0_0__55/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y30     mem_4_reg_r2_0_15_0_0__6/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y30     mem_4_reg_r2_0_15_0_0__6/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y31     mem_4_reg_r2_0_15_0_0__7/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  builder_mmcm_fb
  To Clock:  builder_mmcm_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         builder_mmcm_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MMCME2_ADV/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  MMCME2_ADV/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  MMCME2_ADV/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  MMCME2_ADV/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y2  MMCME2_ADV/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  main_crg_clkout1
  To Clock:  main_crg_clkout1

Setup :            0  Failing Endpoints,  Worst Slack        2.066ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.225ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.066ns  (required time - arrival time)
  Source:                 main_a7ddrphy_dq_i_data12_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_a7ddrphy_dq_i_data12_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_crg_clkout1 rise@5.000ns - main_crg_clkout1 rise@0.000ns)
  Data Path Delay:        2.729ns  (logic 0.456ns (16.707%)  route 2.273ns (83.293%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.859ns = ( 10.859 - 5.000 ) 
    Source Clock Delay      (SCD):    6.217ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.830 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.655     4.485    main_crg_clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_1/O
                         net (fo=144, routed)         1.635     6.217    sys2x_clk
    SLICE_X65Y35         FDRE                                         r  main_a7ddrphy_dq_i_data12_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y35         FDRE (Prop_fdre_C_Q)         0.456     6.673 r  main_a7ddrphy_dq_i_data12_reg[5]/Q
                         net (fo=2, routed)           2.273     8.946    main_a7ddrphy_dq_i_data12[5]
    SLICE_X61Y28         FDRE                                         r  main_a7ddrphy_dq_i_data12_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.599    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.682 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.576     9.258    main_crg_clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_1/O
                         net (fo=144, routed)         1.509    10.859    sys2x_clk
    SLICE_X61Y28         FDRE                                         r  main_a7ddrphy_dq_i_data12_reg[1]/C
                         clock pessimism              0.311    11.170    
                         clock uncertainty           -0.053    11.117    
    SLICE_X61Y28         FDRE (Setup_fdre_C_D)       -0.105    11.012    main_a7ddrphy_dq_i_data12_reg[1]
  -------------------------------------------------------------------
                         required time                         11.012    
                         arrival time                          -8.946    
  -------------------------------------------------------------------
                         slack                                  2.066    

Slack (MET) :             2.438ns  (required time - arrival time)
  Source:                 main_a7ddrphy_dq_i_data8_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_a7ddrphy_dq_i_data8_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_crg_clkout1 rise@5.000ns - main_crg_clkout1 rise@0.000ns)
  Data Path Delay:        2.252ns  (logic 0.478ns (21.224%)  route 1.774ns (78.776%))
  Logic Levels:           0  
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.872ns = ( 10.872 - 5.000 ) 
    Source Clock Delay      (SCD):    6.210ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.830 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.655     4.485    main_crg_clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_1/O
                         net (fo=144, routed)         1.628     6.210    sys2x_clk
    SLICE_X64Y19         FDRE                                         r  main_a7ddrphy_dq_i_data8_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.478     6.688 r  main_a7ddrphy_dq_i_data8_reg[4]/Q
                         net (fo=2, routed)           1.774     8.462    main_a7ddrphy_dq_i_data8[4]
    SLICE_X62Y5          FDRE                                         r  main_a7ddrphy_dq_i_data8_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.599    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.682 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.576     9.258    main_crg_clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_1/O
                         net (fo=144, routed)         1.522    10.872    sys2x_clk
    SLICE_X62Y5          FDRE                                         r  main_a7ddrphy_dq_i_data8_reg[0]/C
                         clock pessimism              0.325    11.197    
                         clock uncertainty           -0.053    11.144    
    SLICE_X62Y5          FDRE (Setup_fdre_C_D)       -0.244    10.900    main_a7ddrphy_dq_i_data8_reg[0]
  -------------------------------------------------------------------
                         required time                         10.900    
                         arrival time                          -8.462    
  -------------------------------------------------------------------
                         slack                                  2.438    

Slack (MET) :             2.546ns  (required time - arrival time)
  Source:                 main_a7ddrphy_dq_i_data12_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_a7ddrphy_dq_i_data12_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_crg_clkout1 rise@5.000ns - main_crg_clkout1 rise@0.000ns)
  Data Path Delay:        2.273ns  (logic 0.456ns (20.063%)  route 1.817ns (79.937%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.859ns = ( 10.859 - 5.000 ) 
    Source Clock Delay      (SCD):    6.217ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.830 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.655     4.485    main_crg_clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_1/O
                         net (fo=144, routed)         1.635     6.217    sys2x_clk
    SLICE_X65Y35         FDRE                                         r  main_a7ddrphy_dq_i_data12_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y35         FDRE (Prop_fdre_C_Q)         0.456     6.673 r  main_a7ddrphy_dq_i_data12_reg[6]/Q
                         net (fo=2, routed)           1.817     8.490    main_a7ddrphy_dq_i_data12[6]
    SLICE_X61Y28         FDRE                                         r  main_a7ddrphy_dq_i_data12_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.599    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.682 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.576     9.258    main_crg_clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_1/O
                         net (fo=144, routed)         1.509    10.859    sys2x_clk
    SLICE_X61Y28         FDRE                                         r  main_a7ddrphy_dq_i_data12_reg[2]/C
                         clock pessimism              0.311    11.170    
                         clock uncertainty           -0.053    11.117    
    SLICE_X61Y28         FDRE (Setup_fdre_C_D)       -0.081    11.036    main_a7ddrphy_dq_i_data12_reg[2]
  -------------------------------------------------------------------
                         required time                         11.036    
                         arrival time                          -8.490    
  -------------------------------------------------------------------
                         slack                                  2.546    

Slack (MET) :             2.652ns  (required time - arrival time)
  Source:                 main_a7ddrphy_dq_i_data13_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_a7ddrphy_dq_i_data13_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_crg_clkout1 rise@5.000ns - main_crg_clkout1 rise@0.000ns)
  Data Path Delay:        2.248ns  (logic 0.456ns (20.285%)  route 1.792ns (79.715%))
  Logic Levels:           0  
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.867ns = ( 10.867 - 5.000 ) 
    Source Clock Delay      (SCD):    6.208ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.830 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.655     4.485    main_crg_clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_1/O
                         net (fo=144, routed)         1.626     6.208    sys2x_clk
    SLICE_X65Y21         FDRE                                         r  main_a7ddrphy_dq_i_data13_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDRE (Prop_fdre_C_Q)         0.456     6.664 r  main_a7ddrphy_dq_i_data13_reg[5]/Q
                         net (fo=2, routed)           1.792     8.456    main_a7ddrphy_dq_i_data13[5]
    SLICE_X64Y14         FDRE                                         r  main_a7ddrphy_dq_i_data13_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.599    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.682 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.576     9.258    main_crg_clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_1/O
                         net (fo=144, routed)         1.517    10.867    sys2x_clk
    SLICE_X64Y14         FDRE                                         r  main_a7ddrphy_dq_i_data13_reg[1]/C
                         clock pessimism              0.325    11.192    
                         clock uncertainty           -0.053    11.139    
    SLICE_X64Y14         FDRE (Setup_fdre_C_D)       -0.031    11.108    main_a7ddrphy_dq_i_data13_reg[1]
  -------------------------------------------------------------------
                         required time                         11.108    
                         arrival time                          -8.456    
  -------------------------------------------------------------------
                         slack                                  2.652    

Slack (MET) :             2.660ns  (required time - arrival time)
  Source:                 main_a7ddrphy_dq_i_data15_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_a7ddrphy_dq_i_data15_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_crg_clkout1 rise@5.000ns - main_crg_clkout1 rise@0.000ns)
  Data Path Delay:        1.996ns  (logic 0.478ns (23.943%)  route 1.518ns (76.057%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.860ns = ( 10.860 - 5.000 ) 
    Source Clock Delay      (SCD):    6.210ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.830 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.655     4.485    main_crg_clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_1/O
                         net (fo=144, routed)         1.628     6.210    sys2x_clk
    SLICE_X64Y19         FDRE                                         r  main_a7ddrphy_dq_i_data15_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.478     6.688 r  main_a7ddrphy_dq_i_data15_reg[7]/Q
                         net (fo=2, routed)           1.518     8.206    main_a7ddrphy_dq_i_data15[7]
    SLICE_X61Y19         FDRE                                         r  main_a7ddrphy_dq_i_data15_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.599    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.682 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.576     9.258    main_crg_clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_1/O
                         net (fo=144, routed)         1.510    10.860    sys2x_clk
    SLICE_X61Y19         FDRE                                         r  main_a7ddrphy_dq_i_data15_reg[3]/C
                         clock pessimism              0.311    11.171    
                         clock uncertainty           -0.053    11.118    
    SLICE_X61Y19         FDRE (Setup_fdre_C_D)       -0.252    10.866    main_a7ddrphy_dq_i_data15_reg[3]
  -------------------------------------------------------------------
                         required time                         10.866    
                         arrival time                          -8.206    
  -------------------------------------------------------------------
                         slack                                  2.660    

Slack (MET) :             2.687ns  (required time - arrival time)
  Source:                 main_a7ddrphy_dq_i_data4_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_a7ddrphy_dq_i_data4_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_crg_clkout1 rise@5.000ns - main_crg_clkout1 rise@0.000ns)
  Data Path Delay:        1.979ns  (logic 0.419ns (21.176%)  route 1.560ns (78.824%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.863ns = ( 10.863 - 5.000 ) 
    Source Clock Delay      (SCD):    6.220ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.830 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.655     4.485    main_crg_clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_1/O
                         net (fo=144, routed)         1.638     6.220    sys2x_clk
    SLICE_X65Y40         FDRE                                         r  main_a7ddrphy_dq_i_data4_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y40         FDRE (Prop_fdre_C_Q)         0.419     6.639 r  main_a7ddrphy_dq_i_data4_reg[7]/Q
                         net (fo=2, routed)           1.560     8.198    main_a7ddrphy_dq_i_data4[7]
    SLICE_X59Y32         FDRE                                         r  main_a7ddrphy_dq_i_data4_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.599    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.682 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.576     9.258    main_crg_clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_1/O
                         net (fo=144, routed)         1.513    10.863    sys2x_clk
    SLICE_X59Y32         FDRE                                         r  main_a7ddrphy_dq_i_data4_reg[3]/C
                         clock pessimism              0.311    11.174    
                         clock uncertainty           -0.053    11.121    
    SLICE_X59Y32         FDRE (Setup_fdre_C_D)       -0.236    10.885    main_a7ddrphy_dq_i_data4_reg[3]
  -------------------------------------------------------------------
                         required time                         10.885    
                         arrival time                          -8.198    
  -------------------------------------------------------------------
                         slack                                  2.687    

Slack (MET) :             2.695ns  (required time - arrival time)
  Source:                 main_a7ddrphy_dq_i_data5_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_a7ddrphy_dq_i_data5_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_crg_clkout1 rise@5.000ns - main_crg_clkout1 rise@0.000ns)
  Data Path Delay:        2.178ns  (logic 0.456ns (20.940%)  route 1.722ns (79.060%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.866ns = ( 10.866 - 5.000 ) 
    Source Clock Delay      (SCD):    6.223ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.830 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.655     4.485    main_crg_clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_1/O
                         net (fo=144, routed)         1.641     6.223    sys2x_clk
    SLICE_X65Y47         FDRE                                         r  main_a7ddrphy_dq_i_data5_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y47         FDRE (Prop_fdre_C_Q)         0.456     6.679 r  main_a7ddrphy_dq_i_data5_reg[6]/Q
                         net (fo=2, routed)           1.722     8.400    main_a7ddrphy_dq_i_data5[6]
    SLICE_X65Y34         FDRE                                         r  main_a7ddrphy_dq_i_data5_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.599    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.682 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.576     9.258    main_crg_clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_1/O
                         net (fo=144, routed)         1.516    10.866    sys2x_clk
    SLICE_X65Y34         FDRE                                         r  main_a7ddrphy_dq_i_data5_reg[2]/C
                         clock pessimism              0.325    11.191    
                         clock uncertainty           -0.053    11.138    
    SLICE_X65Y34         FDRE (Setup_fdre_C_D)       -0.043    11.095    main_a7ddrphy_dq_i_data5_reg[2]
  -------------------------------------------------------------------
                         required time                         11.095    
                         arrival time                          -8.400    
  -------------------------------------------------------------------
                         slack                                  2.695    

Slack (MET) :             2.699ns  (required time - arrival time)
  Source:                 main_a7ddrphy_dq_i_data13_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_a7ddrphy_dq_i_data13_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_crg_clkout1 rise@5.000ns - main_crg_clkout1 rise@0.000ns)
  Data Path Delay:        2.008ns  (logic 0.419ns (20.870%)  route 1.589ns (79.130%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.867ns = ( 10.867 - 5.000 ) 
    Source Clock Delay      (SCD):    6.213ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.830 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.655     4.485    main_crg_clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_1/O
                         net (fo=144, routed)         1.631     6.213    sys2x_clk
    SLICE_X65Y17         FDRE                                         r  main_a7ddrphy_dq_i_data13_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y17         FDRE (Prop_fdre_C_Q)         0.419     6.632 r  main_a7ddrphy_dq_i_data13_reg[6]/Q
                         net (fo=2, routed)           1.589     8.220    main_a7ddrphy_dq_i_data13[6]
    SLICE_X64Y14         FDRE                                         r  main_a7ddrphy_dq_i_data13_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.599    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.682 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.576     9.258    main_crg_clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_1/O
                         net (fo=144, routed)         1.517    10.867    sys2x_clk
    SLICE_X64Y14         FDRE                                         r  main_a7ddrphy_dq_i_data13_reg[2]/C
                         clock pessimism              0.325    11.192    
                         clock uncertainty           -0.053    11.139    
    SLICE_X64Y14         FDRE (Setup_fdre_C_D)       -0.220    10.919    main_a7ddrphy_dq_i_data13_reg[2]
  -------------------------------------------------------------------
                         required time                         10.919    
                         arrival time                          -8.220    
  -------------------------------------------------------------------
                         slack                                  2.699    

Slack (MET) :             2.710ns  (required time - arrival time)
  Source:                 main_a7ddrphy_dq_i_data15_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_a7ddrphy_dq_i_data15_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_crg_clkout1 rise@5.000ns - main_crg_clkout1 rise@0.000ns)
  Data Path Delay:        1.986ns  (logic 0.419ns (21.100%)  route 1.567ns (78.900%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.861ns = ( 10.861 - 5.000 ) 
    Source Clock Delay      (SCD):    6.208ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.830 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.655     4.485    main_crg_clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_1/O
                         net (fo=144, routed)         1.626     6.208    sys2x_clk
    SLICE_X65Y28         FDRE                                         r  main_a7ddrphy_dq_i_data15_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDRE (Prop_fdre_C_Q)         0.419     6.627 r  main_a7ddrphy_dq_i_data15_reg[4]/Q
                         net (fo=2, routed)           1.567     8.194    main_a7ddrphy_dq_i_data15[4]
    SLICE_X64Y19         FDRE                                         r  main_a7ddrphy_dq_i_data15_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.599    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.682 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.576     9.258    main_crg_clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_1/O
                         net (fo=144, routed)         1.511    10.861    sys2x_clk
    SLICE_X64Y19         FDRE                                         r  main_a7ddrphy_dq_i_data15_reg[0]/C
                         clock pessimism              0.311    11.172    
                         clock uncertainty           -0.053    11.119    
    SLICE_X64Y19         FDRE (Setup_fdre_C_D)       -0.216    10.903    main_a7ddrphy_dq_i_data15_reg[0]
  -------------------------------------------------------------------
                         required time                         10.903    
                         arrival time                          -8.194    
  -------------------------------------------------------------------
                         slack                                  2.710    

Slack (MET) :             2.724ns  (required time - arrival time)
  Source:                 main_a7ddrphy_dq_i_data11_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_a7ddrphy_dq_i_data11_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_crg_clkout1 rise@5.000ns - main_crg_clkout1 rise@0.000ns)
  Data Path Delay:        2.134ns  (logic 0.456ns (21.370%)  route 1.678ns (78.630%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.864ns = ( 10.864 - 5.000 ) 
    Source Clock Delay      (SCD):    6.202ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.830 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.655     4.485    main_crg_clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_1/O
                         net (fo=144, routed)         1.620     6.202    sys2x_clk
    SLICE_X65Y25         FDRE                                         r  main_a7ddrphy_dq_i_data11_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.456     6.658 r  main_a7ddrphy_dq_i_data11_reg[7]/Q
                         net (fo=2, routed)           1.678     8.336    main_a7ddrphy_dq_i_data11[7]
    SLICE_X65Y17         FDRE                                         r  main_a7ddrphy_dq_i_data11_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.599    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.682 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.576     9.258    main_crg_clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_1/O
                         net (fo=144, routed)         1.514    10.864    sys2x_clk
    SLICE_X65Y17         FDRE                                         r  main_a7ddrphy_dq_i_data11_reg[3]/C
                         clock pessimism              0.311    11.175    
                         clock uncertainty           -0.053    11.122    
    SLICE_X65Y17         FDRE (Setup_fdre_C_D)       -0.062    11.060    main_a7ddrphy_dq_i_data11_reg[3]
  -------------------------------------------------------------------
                         required time                         11.060    
                         arrival time                          -8.336    
  -------------------------------------------------------------------
                         slack                                  2.724    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 main_a7ddrphy_dq_i_data7_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_a7ddrphy_dq_i_data7_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout1 rise@0.000ns - main_crg_clkout1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.128ns (49.877%)  route 0.129ns (50.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.747 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.501     1.248    main_crg_clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_1/O
                         net (fo=144, routed)         0.594     1.867    sys2x_clk
    SLICE_X65Y37         FDRE                                         r  main_a7ddrphy_dq_i_data7_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y37         FDRE (Prop_fdre_C_Q)         0.128     1.995 r  main_a7ddrphy_dq_i_data7_reg[4]/Q
                         net (fo=2, routed)           0.129     2.124    main_a7ddrphy_dq_i_data7[4]
    SLICE_X62Y37         FDRE                                         r  main_a7ddrphy_dq_i_data7_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.979 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.546     1.524    main_crg_clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_1/O
                         net (fo=144, routed)         0.864     2.417    sys2x_clk
    SLICE_X62Y37         FDRE                                         r  main_a7ddrphy_dq_i_data7_reg[0]/C
                         clock pessimism             -0.535     1.882    
    SLICE_X62Y37         FDRE (Hold_fdre_C_D)         0.017     1.899    main_a7ddrphy_dq_i_data7_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.899    
                         arrival time                           2.124    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 main_a7ddrphy_dq_i_data14_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_a7ddrphy_dq_i_data14_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout1 rise@0.000ns - main_crg_clkout1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.173%)  route 0.178ns (55.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.747 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.501     1.248    main_crg_clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_1/O
                         net (fo=144, routed)         0.590     1.863    sys2x_clk
    SLICE_X65Y31         FDRE                                         r  main_a7ddrphy_dq_i_data14_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDRE (Prop_fdre_C_Q)         0.141     2.004 r  main_a7ddrphy_dq_i_data14_reg[4]/Q
                         net (fo=2, routed)           0.178     2.183    main_a7ddrphy_dq_i_data14[4]
    SLICE_X65Y28         FDRE                                         r  main_a7ddrphy_dq_i_data14_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.979 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.546     1.524    main_crg_clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_1/O
                         net (fo=144, routed)         0.856     2.409    sys2x_clk
    SLICE_X65Y28         FDRE                                         r  main_a7ddrphy_dq_i_data14_reg[0]/C
                         clock pessimism             -0.535     1.874    
    SLICE_X65Y28         FDRE (Hold_fdre_C_D)         0.047     1.921    main_a7ddrphy_dq_i_data14_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.921    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 main_a7ddrphy_dq_i_data7_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_a7ddrphy_dq_i_data7_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout1 rise@0.000ns - main_crg_clkout1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.128ns (42.187%)  route 0.175ns (57.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    1.868ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.747 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.501     1.248    main_crg_clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_1/O
                         net (fo=144, routed)         0.595     1.868    sys2x_clk
    SLICE_X65Y39         FDRE                                         r  main_a7ddrphy_dq_i_data7_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y39         FDRE (Prop_fdre_C_Q)         0.128     1.996 r  main_a7ddrphy_dq_i_data7_reg[7]/Q
                         net (fo=2, routed)           0.175     2.172    main_a7ddrphy_dq_i_data7[7]
    SLICE_X62Y37         FDRE                                         r  main_a7ddrphy_dq_i_data7_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.979 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.546     1.524    main_crg_clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_1/O
                         net (fo=144, routed)         0.864     2.417    sys2x_clk
    SLICE_X62Y37         FDRE                                         r  main_a7ddrphy_dq_i_data7_reg[3]/C
                         clock pessimism             -0.535     1.882    
    SLICE_X62Y37         FDRE (Hold_fdre_C_D)         0.016     1.898    main_a7ddrphy_dq_i_data7_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           2.172    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 main_a7ddrphy_dq_i_data6_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_a7ddrphy_dq_i_data6_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout1 rise@0.000ns - main_crg_clkout1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.235%)  route 0.228ns (61.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    1.868ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.747 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.501     1.248    main_crg_clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_1/O
                         net (fo=144, routed)         0.595     1.868    sys2x_clk
    SLICE_X65Y39         FDRE                                         r  main_a7ddrphy_dq_i_data6_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y39         FDRE (Prop_fdre_C_Q)         0.141     2.009 r  main_a7ddrphy_dq_i_data6_reg[4]/Q
                         net (fo=2, routed)           0.228     2.237    main_a7ddrphy_dq_i_data6[4]
    SLICE_X63Y37         FDRE                                         r  main_a7ddrphy_dq_i_data6_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.979 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.546     1.524    main_crg_clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_1/O
                         net (fo=144, routed)         0.864     2.417    sys2x_clk
    SLICE_X63Y37         FDRE                                         r  main_a7ddrphy_dq_i_data6_reg[0]/C
                         clock pessimism             -0.535     1.882    
    SLICE_X63Y37         FDRE (Hold_fdre_C_D)         0.070     1.952    main_a7ddrphy_dq_i_data6_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.952    
                         arrival time                           2.237    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 main_a7ddrphy_dq_i_data3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_a7ddrphy_dq_i_data3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout1 rise@0.000ns - main_crg_clkout1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.128ns (40.038%)  route 0.192ns (59.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.747 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.501     1.248    main_crg_clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_1/O
                         net (fo=144, routed)         0.593     1.866    sys2x_clk
    SLICE_X65Y35         FDRE                                         r  main_a7ddrphy_dq_i_data3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y35         FDRE (Prop_fdre_C_Q)         0.128     1.994 r  main_a7ddrphy_dq_i_data3_reg[5]/Q
                         net (fo=2, routed)           0.192     2.186    main_a7ddrphy_dq_i_data3[5]
    SLICE_X65Y31         FDRE                                         r  main_a7ddrphy_dq_i_data3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.979 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.546     1.524    main_crg_clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_1/O
                         net (fo=144, routed)         0.859     2.412    sys2x_clk
    SLICE_X65Y31         FDRE                                         r  main_a7ddrphy_dq_i_data3_reg[1]/C
                         clock pessimism             -0.535     1.877    
    SLICE_X65Y31         FDRE (Hold_fdre_C_D)         0.022     1.899    main_a7ddrphy_dq_i_data3_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.899    
                         arrival time                           2.186    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 main_a7ddrphy_dq_i_data7_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_a7ddrphy_dq_i_data7_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout1 rise@0.000ns - main_crg_clkout1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.128ns (40.100%)  route 0.191ns (59.900%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.747 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.501     1.248    main_crg_clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_1/O
                         net (fo=144, routed)         0.596     1.869    sys2x_clk
    SLICE_X65Y40         FDRE                                         r  main_a7ddrphy_dq_i_data7_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y40         FDRE (Prop_fdre_C_Q)         0.128     1.997 r  main_a7ddrphy_dq_i_data7_reg[5]/Q
                         net (fo=2, routed)           0.191     2.189    main_a7ddrphy_dq_i_data7[5]
    SLICE_X65Y38         FDRE                                         r  main_a7ddrphy_dq_i_data7_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.979 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.546     1.524    main_crg_clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_1/O
                         net (fo=144, routed)         0.866     2.419    sys2x_clk
    SLICE_X65Y38         FDRE                                         r  main_a7ddrphy_dq_i_data7_reg[1]/C
                         clock pessimism             -0.535     1.884    
    SLICE_X65Y38         FDRE (Hold_fdre_C_D)         0.013     1.897    main_a7ddrphy_dq_i_data7_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 main_a7ddrphy_dq_i_data9_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_a7ddrphy_dq_i_data9_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout1 rise@0.000ns - main_crg_clkout1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.164ns (46.507%)  route 0.189ns (53.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.747 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.501     1.248    main_crg_clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_1/O
                         net (fo=144, routed)         0.594     1.867    sys2x_clk
    SLICE_X64Y12         FDRE                                         r  main_a7ddrphy_dq_i_data9_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y12         FDRE (Prop_fdre_C_Q)         0.164     2.031 r  main_a7ddrphy_dq_i_data9_reg[6]/Q
                         net (fo=2, routed)           0.189     2.220    main_a7ddrphy_dq_i_data9[6]
    SLICE_X64Y12         FDRE                                         r  main_a7ddrphy_dq_i_data9_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.979 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.546     1.524    main_crg_clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_1/O
                         net (fo=144, routed)         0.864     2.417    sys2x_clk
    SLICE_X64Y12         FDRE                                         r  main_a7ddrphy_dq_i_data9_reg[2]/C
                         clock pessimism             -0.550     1.867    
    SLICE_X64Y12         FDRE (Hold_fdre_C_D)         0.052     1.919    main_a7ddrphy_dq_i_data9_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.919    
                         arrival time                           2.220    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 main_a7ddrphy_dq_i_data9_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_a7ddrphy_dq_i_data9_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout1 rise@0.000ns - main_crg_clkout1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.164ns (41.555%)  route 0.231ns (58.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.747 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.501     1.248    main_crg_clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_1/O
                         net (fo=144, routed)         0.594     1.867    sys2x_clk
    SLICE_X64Y12         FDRE                                         r  main_a7ddrphy_dq_i_data9_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y12         FDRE (Prop_fdre_C_Q)         0.164     2.031 r  main_a7ddrphy_dq_i_data9_reg[7]/Q
                         net (fo=2, routed)           0.231     2.262    main_a7ddrphy_dq_i_data9[7]
    SLICE_X62Y10         FDRE                                         r  main_a7ddrphy_dq_i_data9_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.979 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.546     1.524    main_crg_clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_1/O
                         net (fo=144, routed)         0.866     2.419    sys2x_clk
    SLICE_X62Y10         FDRE                                         r  main_a7ddrphy_dq_i_data9_reg[3]/C
                         clock pessimism             -0.535     1.884    
    SLICE_X62Y10         FDRE (Hold_fdre_C_D)         0.070     1.954    main_a7ddrphy_dq_i_data9_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.954    
                         arrival time                           2.262    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 main_a7ddrphy_dq_i_data3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_a7ddrphy_dq_i_data3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout1 rise@0.000ns - main_crg_clkout1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.128ns (36.787%)  route 0.220ns (63.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.747 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.501     1.248    main_crg_clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_1/O
                         net (fo=144, routed)         0.593     1.866    sys2x_clk
    SLICE_X65Y35         FDRE                                         r  main_a7ddrphy_dq_i_data3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y35         FDRE (Prop_fdre_C_Q)         0.128     1.994 r  main_a7ddrphy_dq_i_data3_reg[4]/Q
                         net (fo=2, routed)           0.220     2.214    main_a7ddrphy_dq_i_data3[4]
    SLICE_X65Y28         FDRE                                         r  main_a7ddrphy_dq_i_data3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.979 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.546     1.524    main_crg_clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_1/O
                         net (fo=144, routed)         0.856     2.409    sys2x_clk
    SLICE_X65Y28         FDRE                                         r  main_a7ddrphy_dq_i_data3_reg[0]/C
                         clock pessimism             -0.535     1.874    
    SLICE_X65Y28         FDRE (Hold_fdre_C_D)         0.025     1.899    main_a7ddrphy_dq_i_data3_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.899    
                         arrival time                           2.214    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 ISERDESE2_2/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by main_crg_clkout1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_a7ddrphy_dq_i_data2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout1 rise@0.000ns - main_crg_clkout1 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.177ns (41.564%)  route 0.249ns (58.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.421ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.747 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.501     1.248    main_crg_clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_1/O
                         net (fo=144, routed)         0.600     1.873    sys2x_clk
    ILOGIC_X1Y46         ISERDESE2                                    r  ISERDESE2_2/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y46         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.177     2.050 r  ISERDESE2_2/Q2
                         net (fo=1, routed)           0.249     2.299    ISERDESE2_2_n_2
    SLICE_X65Y46         FDRE                                         r  main_a7ddrphy_dq_i_data2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.979 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.546     1.524    main_crg_clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_1/O
                         net (fo=144, routed)         0.868     2.421    sys2x_clk
    SLICE_X65Y46         FDRE                                         r  main_a7ddrphy_dq_i_data2_reg[6]/C
                         clock pessimism             -0.514     1.907    
    SLICE_X65Y46         FDRE (Hold_fdre_C_D)         0.070     1.977    main_a7ddrphy_dq_i_data2_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.977    
                         arrival time                           2.299    
  -------------------------------------------------------------------
                         slack                                  0.322    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_crg_clkout1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_ADV/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y17  BUFG_1/I
Min Period        n/a     ISERDESE2/CLKDIV   n/a            1.667         5.000       3.333      ILOGIC_X1Y40    ISERDESE2/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV   n/a            1.667         5.000       3.333      ILOGIC_X1Y45    ISERDESE2_1/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV   n/a            1.667         5.000       3.333      ILOGIC_X1Y34    ISERDESE2_10/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV   n/a            1.667         5.000       3.333      ILOGIC_X1Y30    ISERDESE2_11/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV   n/a            1.667         5.000       3.333      ILOGIC_X1Y35    ISERDESE2_12/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV   n/a            1.667         5.000       3.333      ILOGIC_X1Y27    ISERDESE2_13/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV   n/a            1.667         5.000       3.333      ILOGIC_X1Y33    ISERDESE2_14/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV   n/a            1.667         5.000       3.333      ILOGIC_X1Y28    ISERDESE2_15/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV   n/a            1.667         5.000       3.333      ILOGIC_X1Y46    ISERDESE2_2/CLKDIV
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y1  PLLE2_ADV/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y47    main_a7ddrphy_dq_i_data5_reg[4]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y47    main_a7ddrphy_dq_i_data5_reg[5]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y47    main_a7ddrphy_dq_i_data5_reg[6]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y39    main_a7ddrphy_dq_i_data0_reg[4]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y35    main_a7ddrphy_dq_i_data0_reg[5]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y40    main_a7ddrphy_dq_i_data0_reg[6]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y39    main_a7ddrphy_dq_i_data0_reg[7]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y34    main_a7ddrphy_dq_i_data10_reg[5]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y34    main_a7ddrphy_dq_i_data10_reg[6]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y34    main_a7ddrphy_dq_i_data10_reg[7]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y35    main_a7ddrphy_dq_i_data0_reg[5]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X63Y23    main_a7ddrphy_dq_i_data10_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X62Y23    main_a7ddrphy_dq_i_data10_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y31    main_a7ddrphy_dq_i_data10_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y35    main_a7ddrphy_dq_i_data12_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y35    main_a7ddrphy_dq_i_data12_reg[5]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y35    main_a7ddrphy_dq_i_data12_reg[6]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y35    main_a7ddrphy_dq_i_data12_reg[7]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X64Y12    main_a7ddrphy_dq_i_data13_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X64Y14    main_a7ddrphy_dq_i_data13_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  main_crg_clkout2
  To Clock:  main_crg_clkout2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_crg_clkout2
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_ADV/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y18  BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y8     OSERDESE2/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y19    OSERDESE2_1/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y10    OSERDESE2_10/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y12    OSERDESE2_11/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y5     OSERDESE2_12/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y3     OSERDESE2_13/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y1     OSERDESE2_14/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y16    OSERDESE2_15/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y22    OSERDESE2_16/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_ADV/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  main_crg_clkout3
  To Clock:  main_crg_clkout3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_crg_clkout3
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_ADV/CLKOUT3 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y20  BUFG_3/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y44    OSERDESE2_27/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y32    OSERDESE2_28/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y1  PLLE2_ADV/CLKOUT3
Max Period  n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_ADV/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  main_crg_clkout4
  To Clock:  main_crg_clkout4

Setup :            0  Failing Endpoints,  Worst Slack        3.064ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.253ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.064ns  (required time - arrival time)
  Source:                 main_crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_crg_clkout4 rise@5.000ns - main_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.449%)  route 1.072ns (62.551%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.204ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     2.830 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     4.485    main_crg_clkout4
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_4/O
                         net (fo=8, routed)           1.622     6.204    clk200_clk
    SLICE_X64Y26         FDSE                                         r  main_crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDSE (Prop_fdse_C_Q)         0.518     6.722 r  main_crg_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.883     7.604    main_crg_reset_counter[2]
    SLICE_X64Y26         LUT4 (Prop_lut4_I2_O)        0.124     7.728 r  main_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     7.918    main_crg_reset_counter[3]_i_1_n_0
    SLICE_X64Y26         FDSE                                         r  main_crg_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.599    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083     7.682 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576     9.258    main_crg_clkout4
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_4/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X64Y26         FDSE                                         r  main_crg_reset_counter_reg[0]/C
                         clock pessimism              0.347    11.204    
                         clock uncertainty           -0.053    11.151    
    SLICE_X64Y26         FDSE (Setup_fdse_C_CE)      -0.169    10.982    main_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.982    
                         arrival time                          -7.918    
  -------------------------------------------------------------------
                         slack                                  3.064    

Slack (MET) :             3.064ns  (required time - arrival time)
  Source:                 main_crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_crg_clkout4 rise@5.000ns - main_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.449%)  route 1.072ns (62.551%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.204ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     2.830 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     4.485    main_crg_clkout4
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_4/O
                         net (fo=8, routed)           1.622     6.204    clk200_clk
    SLICE_X64Y26         FDSE                                         r  main_crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDSE (Prop_fdse_C_Q)         0.518     6.722 r  main_crg_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.883     7.604    main_crg_reset_counter[2]
    SLICE_X64Y26         LUT4 (Prop_lut4_I2_O)        0.124     7.728 r  main_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     7.918    main_crg_reset_counter[3]_i_1_n_0
    SLICE_X64Y26         FDSE                                         r  main_crg_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.599    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083     7.682 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576     9.258    main_crg_clkout4
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_4/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X64Y26         FDSE                                         r  main_crg_reset_counter_reg[1]/C
                         clock pessimism              0.347    11.204    
                         clock uncertainty           -0.053    11.151    
    SLICE_X64Y26         FDSE (Setup_fdse_C_CE)      -0.169    10.982    main_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.982    
                         arrival time                          -7.918    
  -------------------------------------------------------------------
                         slack                                  3.064    

Slack (MET) :             3.064ns  (required time - arrival time)
  Source:                 main_crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_crg_clkout4 rise@5.000ns - main_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.449%)  route 1.072ns (62.551%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.204ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     2.830 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     4.485    main_crg_clkout4
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_4/O
                         net (fo=8, routed)           1.622     6.204    clk200_clk
    SLICE_X64Y26         FDSE                                         r  main_crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDSE (Prop_fdse_C_Q)         0.518     6.722 r  main_crg_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.883     7.604    main_crg_reset_counter[2]
    SLICE_X64Y26         LUT4 (Prop_lut4_I2_O)        0.124     7.728 r  main_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     7.918    main_crg_reset_counter[3]_i_1_n_0
    SLICE_X64Y26         FDSE                                         r  main_crg_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.599    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083     7.682 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576     9.258    main_crg_clkout4
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_4/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X64Y26         FDSE                                         r  main_crg_reset_counter_reg[2]/C
                         clock pessimism              0.347    11.204    
                         clock uncertainty           -0.053    11.151    
    SLICE_X64Y26         FDSE (Setup_fdse_C_CE)      -0.169    10.982    main_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.982    
                         arrival time                          -7.918    
  -------------------------------------------------------------------
                         slack                                  3.064    

Slack (MET) :             3.064ns  (required time - arrival time)
  Source:                 main_crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_crg_clkout4 rise@5.000ns - main_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.449%)  route 1.072ns (62.551%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.204ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     2.830 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     4.485    main_crg_clkout4
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_4/O
                         net (fo=8, routed)           1.622     6.204    clk200_clk
    SLICE_X64Y26         FDSE                                         r  main_crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDSE (Prop_fdse_C_Q)         0.518     6.722 r  main_crg_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.883     7.604    main_crg_reset_counter[2]
    SLICE_X64Y26         LUT4 (Prop_lut4_I2_O)        0.124     7.728 r  main_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     7.918    main_crg_reset_counter[3]_i_1_n_0
    SLICE_X64Y26         FDSE                                         r  main_crg_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.599    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083     7.682 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576     9.258    main_crg_clkout4
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_4/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X64Y26         FDSE                                         r  main_crg_reset_counter_reg[3]/C
                         clock pessimism              0.347    11.204    
                         clock uncertainty           -0.053    11.151    
    SLICE_X64Y26         FDSE (Setup_fdse_C_CE)      -0.169    10.982    main_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.982    
                         arrival time                          -7.918    
  -------------------------------------------------------------------
                         slack                                  3.064    

Slack (MET) :             3.115ns  (required time - arrival time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_crg_clkout4 rise@5.000ns - main_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.111ns  (logic 0.419ns (37.702%)  route 0.692ns (62.298%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.204ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     2.830 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     4.485    main_crg_clkout4
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_4/O
                         net (fo=8, routed)           1.622     6.204    clk200_clk
    SLICE_X65Y26         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDPE (Prop_fdpe_C_Q)         0.419     6.623 r  FDPE_9/Q
                         net (fo=5, routed)           0.692     7.315    clk200_rst
    SLICE_X64Y26         FDSE                                         r  main_crg_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.599    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083     7.682 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576     9.258    main_crg_clkout4
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_4/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X64Y26         FDSE                                         r  main_crg_reset_counter_reg[0]/C
                         clock pessimism              0.325    11.182    
                         clock uncertainty           -0.053    11.129    
    SLICE_X64Y26         FDSE (Setup_fdse_C_S)       -0.699    10.430    main_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.430    
                         arrival time                          -7.315    
  -------------------------------------------------------------------
                         slack                                  3.115    

Slack (MET) :             3.115ns  (required time - arrival time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_crg_clkout4 rise@5.000ns - main_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.111ns  (logic 0.419ns (37.702%)  route 0.692ns (62.298%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.204ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     2.830 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     4.485    main_crg_clkout4
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_4/O
                         net (fo=8, routed)           1.622     6.204    clk200_clk
    SLICE_X65Y26         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDPE (Prop_fdpe_C_Q)         0.419     6.623 r  FDPE_9/Q
                         net (fo=5, routed)           0.692     7.315    clk200_rst
    SLICE_X64Y26         FDSE                                         r  main_crg_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.599    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083     7.682 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576     9.258    main_crg_clkout4
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_4/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X64Y26         FDSE                                         r  main_crg_reset_counter_reg[1]/C
                         clock pessimism              0.325    11.182    
                         clock uncertainty           -0.053    11.129    
    SLICE_X64Y26         FDSE (Setup_fdse_C_S)       -0.699    10.430    main_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.430    
                         arrival time                          -7.315    
  -------------------------------------------------------------------
                         slack                                  3.115    

Slack (MET) :             3.115ns  (required time - arrival time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_crg_clkout4 rise@5.000ns - main_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.111ns  (logic 0.419ns (37.702%)  route 0.692ns (62.298%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.204ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     2.830 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     4.485    main_crg_clkout4
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_4/O
                         net (fo=8, routed)           1.622     6.204    clk200_clk
    SLICE_X65Y26         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDPE (Prop_fdpe_C_Q)         0.419     6.623 r  FDPE_9/Q
                         net (fo=5, routed)           0.692     7.315    clk200_rst
    SLICE_X64Y26         FDSE                                         r  main_crg_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.599    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083     7.682 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576     9.258    main_crg_clkout4
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_4/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X64Y26         FDSE                                         r  main_crg_reset_counter_reg[2]/C
                         clock pessimism              0.325    11.182    
                         clock uncertainty           -0.053    11.129    
    SLICE_X64Y26         FDSE (Setup_fdse_C_S)       -0.699    10.430    main_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.430    
                         arrival time                          -7.315    
  -------------------------------------------------------------------
                         slack                                  3.115    

Slack (MET) :             3.115ns  (required time - arrival time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_crg_clkout4 rise@5.000ns - main_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.111ns  (logic 0.419ns (37.702%)  route 0.692ns (62.298%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.204ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     2.830 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     4.485    main_crg_clkout4
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_4/O
                         net (fo=8, routed)           1.622     6.204    clk200_clk
    SLICE_X65Y26         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDPE (Prop_fdpe_C_Q)         0.419     6.623 r  FDPE_9/Q
                         net (fo=5, routed)           0.692     7.315    clk200_rst
    SLICE_X64Y26         FDSE                                         r  main_crg_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.599    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083     7.682 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576     9.258    main_crg_clkout4
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_4/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X64Y26         FDSE                                         r  main_crg_reset_counter_reg[3]/C
                         clock pessimism              0.325    11.182    
                         clock uncertainty           -0.053    11.129    
    SLICE_X64Y26         FDSE (Setup_fdse_C_S)       -0.699    10.430    main_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.430    
                         arrival time                          -7.315    
  -------------------------------------------------------------------
                         slack                                  3.115    

Slack (MET) :             3.196ns  (required time - arrival time)
  Source:                 main_crg_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_crg_clkout4 rise@5.000ns - main_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.804ns  (logic 0.779ns (43.181%)  route 1.025ns (56.819%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.204ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     2.830 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     4.485    main_crg_clkout4
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_4/O
                         net (fo=8, routed)           1.622     6.204    clk200_clk
    SLICE_X64Y26         FDSE                                         r  main_crg_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDSE (Prop_fdse_C_Q)         0.478     6.682 r  main_crg_reset_counter_reg[3]/Q
                         net (fo=3, routed)           1.025     7.707    main_crg_reset_counter[3]
    SLICE_X64Y25         LUT6 (Prop_lut6_I3_O)        0.301     8.008 r  main_crg_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     8.008    main_crg_ic_reset_i_1_n_0
    SLICE_X64Y25         FDRE                                         r  main_crg_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.599    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083     7.682 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576     9.258    main_crg_clkout4
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_4/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X64Y25         FDRE                                         r  main_crg_ic_reset_reg/C
                         clock pessimism              0.325    11.180    
                         clock uncertainty           -0.053    11.127    
    SLICE_X64Y25         FDRE (Setup_fdre_C_D)        0.077    11.204    main_crg_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         11.204    
                         arrival time                          -8.008    
  -------------------------------------------------------------------
                         slack                                  3.196    

Slack (MET) :             3.554ns  (required time - arrival time)
  Source:                 main_crg_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_crg_clkout4 rise@5.000ns - main_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.512ns  (logic 0.807ns (53.385%)  route 0.705ns (46.615%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.204ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     2.830 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     4.485    main_crg_clkout4
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_4/O
                         net (fo=8, routed)           1.622     6.204    clk200_clk
    SLICE_X64Y26         FDSE                                         r  main_crg_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDSE (Prop_fdse_C_Q)         0.478     6.682 r  main_crg_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.705     7.386    main_crg_reset_counter[3]
    SLICE_X64Y26         LUT4 (Prop_lut4_I3_O)        0.329     7.715 r  main_crg_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     7.715    main_crg_reset_counter[3]_i_2_n_0
    SLICE_X64Y26         FDSE                                         r  main_crg_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.599    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083     7.682 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576     9.258    main_crg_clkout4
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_4/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X64Y26         FDSE                                         r  main_crg_reset_counter_reg[3]/C
                         clock pessimism              0.347    11.204    
                         clock uncertainty           -0.053    11.151    
    SLICE_X64Y26         FDSE (Setup_fdse_C_D)        0.118    11.269    main_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.269    
                         arrival time                          -7.715    
  -------------------------------------------------------------------
                         slack                                  3.554    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 main_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout4 rise@0.000ns - main_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.209ns (54.354%)  route 0.176ns (45.646%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.747 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     1.248    main_crg_clkout4
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_4/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X64Y26         FDSE                                         r  main_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDSE (Prop_fdse_C_Q)         0.164     2.022 r  main_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.176     2.198    main_crg_reset_counter[0]
    SLICE_X64Y25         LUT6 (Prop_lut6_I1_O)        0.045     2.243 r  main_crg_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     2.243    main_crg_ic_reset_i_1_n_0
    SLICE_X64Y25         FDRE                                         r  main_crg_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.979 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     1.524    main_crg_clkout4
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_4/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X64Y25         FDRE                                         r  main_crg_ic_reset_reg/C
                         clock pessimism             -0.535     1.870    
    SLICE_X64Y25         FDRE (Hold_fdre_C_D)         0.120     1.990    main_crg_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.990    
                         arrival time                           2.243    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 main_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout4 rise@0.000ns - main_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.207ns (51.051%)  route 0.198ns (48.949%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.747 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     1.248    main_crg_clkout4
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_4/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X64Y26         FDSE                                         r  main_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDSE (Prop_fdse_C_Q)         0.164     2.022 r  main_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.198     2.221    main_crg_reset_counter[0]
    SLICE_X64Y26         LUT2 (Prop_lut2_I0_O)        0.043     2.264 r  main_crg_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.264    main_crg_reset_counter[1]_i_1_n_0
    SLICE_X64Y26         FDSE                                         r  main_crg_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.979 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     1.524    main_crg_clkout4
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_4/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X64Y26         FDSE                                         r  main_crg_reset_counter_reg[1]/C
                         clock pessimism             -0.548     1.858    
    SLICE_X64Y26         FDSE (Hold_fdse_C_D)         0.131     1.989    main_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 main_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout4 rise@0.000ns - main_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.207ns (51.051%)  route 0.198ns (48.949%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.747 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     1.248    main_crg_clkout4
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_4/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X64Y26         FDSE                                         r  main_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDSE (Prop_fdse_C_Q)         0.164     2.022 r  main_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.198     2.221    main_crg_reset_counter[0]
    SLICE_X64Y26         LUT4 (Prop_lut4_I1_O)        0.043     2.264 r  main_crg_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.264    main_crg_reset_counter[3]_i_2_n_0
    SLICE_X64Y26         FDSE                                         r  main_crg_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.979 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     1.524    main_crg_clkout4
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_4/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X64Y26         FDSE                                         r  main_crg_reset_counter_reg[3]/C
                         clock pessimism             -0.548     1.858    
    SLICE_X64Y26         FDSE (Hold_fdse_C_D)         0.131     1.989    main_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 main_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout4 rise@0.000ns - main_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.209ns (51.291%)  route 0.198ns (48.709%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.747 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     1.248    main_crg_clkout4
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_4/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X64Y26         FDSE                                         r  main_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDSE (Prop_fdse_C_Q)         0.164     2.022 r  main_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.198     2.221    main_crg_reset_counter[0]
    SLICE_X64Y26         LUT3 (Prop_lut3_I1_O)        0.045     2.266 r  main_crg_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.266    main_crg_reset_counter[2]_i_1_n_0
    SLICE_X64Y26         FDSE                                         r  main_crg_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.979 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     1.524    main_crg_clkout4
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_4/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X64Y26         FDSE                                         r  main_crg_reset_counter_reg[2]/C
                         clock pessimism             -0.548     1.858    
    SLICE_X64Y26         FDSE (Hold_fdse_C_D)         0.121     1.979    main_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 main_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout4 rise@0.000ns - main_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.209ns (51.291%)  route 0.198ns (48.709%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.747 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     1.248    main_crg_clkout4
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_4/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X64Y26         FDSE                                         r  main_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDSE (Prop_fdse_C_Q)         0.164     2.022 f  main_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.198     2.221    main_crg_reset_counter[0]
    SLICE_X64Y26         LUT1 (Prop_lut1_I0_O)        0.045     2.266 r  main_crg_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.266    main_crg_reset_counter0[0]
    SLICE_X64Y26         FDSE                                         r  main_crg_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.979 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     1.524    main_crg_clkout4
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_4/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X64Y26         FDSE                                         r  main_crg_reset_counter_reg[0]/C
                         clock pessimism             -0.548     1.858    
    SLICE_X64Y26         FDSE (Hold_fdse_C_D)         0.120     1.978    main_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 main_crg_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout4 rise@0.000ns - main_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.247ns (57.932%)  route 0.179ns (42.068%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.747 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     1.248    main_crg_clkout4
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_4/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X64Y26         FDSE                                         r  main_crg_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDSE (Prop_fdse_C_Q)         0.148     2.006 r  main_crg_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.124     2.130    main_crg_reset_counter[3]
    SLICE_X64Y26         LUT4 (Prop_lut4_I3_O)        0.099     2.229 r  main_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.285    main_crg_reset_counter[3]_i_1_n_0
    SLICE_X64Y26         FDSE                                         r  main_crg_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.979 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     1.524    main_crg_clkout4
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_4/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X64Y26         FDSE                                         r  main_crg_reset_counter_reg[0]/C
                         clock pessimism             -0.548     1.858    
    SLICE_X64Y26         FDSE (Hold_fdse_C_CE)       -0.016     1.842    main_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 main_crg_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout4 rise@0.000ns - main_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.247ns (57.932%)  route 0.179ns (42.068%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.747 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     1.248    main_crg_clkout4
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_4/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X64Y26         FDSE                                         r  main_crg_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDSE (Prop_fdse_C_Q)         0.148     2.006 r  main_crg_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.124     2.130    main_crg_reset_counter[3]
    SLICE_X64Y26         LUT4 (Prop_lut4_I3_O)        0.099     2.229 r  main_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.285    main_crg_reset_counter[3]_i_1_n_0
    SLICE_X64Y26         FDSE                                         r  main_crg_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.979 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     1.524    main_crg_clkout4
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_4/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X64Y26         FDSE                                         r  main_crg_reset_counter_reg[1]/C
                         clock pessimism             -0.548     1.858    
    SLICE_X64Y26         FDSE (Hold_fdse_C_CE)       -0.016     1.842    main_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 main_crg_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout4 rise@0.000ns - main_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.247ns (57.932%)  route 0.179ns (42.068%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.747 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     1.248    main_crg_clkout4
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_4/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X64Y26         FDSE                                         r  main_crg_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDSE (Prop_fdse_C_Q)         0.148     2.006 r  main_crg_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.124     2.130    main_crg_reset_counter[3]
    SLICE_X64Y26         LUT4 (Prop_lut4_I3_O)        0.099     2.229 r  main_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.285    main_crg_reset_counter[3]_i_1_n_0
    SLICE_X64Y26         FDSE                                         r  main_crg_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.979 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     1.524    main_crg_clkout4
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_4/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X64Y26         FDSE                                         r  main_crg_reset_counter_reg[2]/C
                         clock pessimism             -0.548     1.858    
    SLICE_X64Y26         FDSE (Hold_fdse_C_CE)       -0.016     1.842    main_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 main_crg_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout4 rise@0.000ns - main_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.247ns (57.932%)  route 0.179ns (42.068%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.747 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     1.248    main_crg_clkout4
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_4/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X64Y26         FDSE                                         r  main_crg_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDSE (Prop_fdse_C_Q)         0.148     2.006 r  main_crg_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.124     2.130    main_crg_reset_counter[3]
    SLICE_X64Y26         LUT4 (Prop_lut4_I3_O)        0.099     2.229 r  main_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.285    main_crg_reset_counter[3]_i_1_n_0
    SLICE_X64Y26         FDSE                                         r  main_crg_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.979 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     1.524    main_crg_clkout4
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_4/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X64Y26         FDSE                                         r  main_crg_reset_counter_reg[3]/C
                         clock pessimism             -0.548     1.858    
    SLICE_X64Y26         FDSE (Hold_fdse_C_CE)       -0.016     1.842    main_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout4 rise@0.000ns - main_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.128ns (29.813%)  route 0.301ns (70.187%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.747 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     1.248    main_crg_clkout4
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_4/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X65Y26         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDPE (Prop_fdpe_C_Q)         0.128     1.986 r  FDPE_9/Q
                         net (fo=5, routed)           0.301     2.288    clk200_rst
    SLICE_X64Y26         FDSE                                         r  main_crg_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.979 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     1.524    main_crg_clkout4
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_4/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X64Y26         FDSE                                         r  main_crg_reset_counter_reg[0]/C
                         clock pessimism             -0.535     1.871    
    SLICE_X64Y26         FDSE (Hold_fdse_C_S)        -0.045     1.826    main_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           2.288    
  -------------------------------------------------------------------
                         slack                                  0.461    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_crg_clkout4
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_ADV/CLKOUT4 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y19   BUFG_4/I
Min Period        n/a     PLLE2_ADV/CLKOUT4  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y1   PLLE2_ADV/CLKOUT4
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X65Y26     FDPE_8/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X65Y26     FDPE_9/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X64Y25     main_crg_ic_reset_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y26     main_crg_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y26     main_crg_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y26     main_crg_reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y26     main_crg_reset_counter_reg[3]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT4  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y1   PLLE2_ADV/CLKOUT4
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X64Y25     main_crg_ic_reset_reg/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y26     FDPE_8/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y26     FDPE_9/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X64Y25     main_crg_ic_reset_reg/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y26     main_crg_reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y26     main_crg_reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y26     main_crg_reset_counter_reg[2]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y26     main_crg_reset_counter_reg[3]/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y26     FDPE_8/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y26     FDPE_9/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y26     FDPE_8/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y26     FDPE_9/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y26     main_crg_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y26     main_crg_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y26     main_crg_reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y26     main_crg_reset_counter_reg[3]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y26     FDPE_8/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y26     FDPE_9/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X64Y25     main_crg_ic_reset_reg/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y26     main_crg_reset_counter_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  main_crg_clkout5
  To Clock:  main_crg_clkout5

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_crg_clkout5
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { PLLE2_ADV/CLKOUT5 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         40.000      37.845     BUFGCTRL_X0Y21  BUFG_5/I
Min Period  n/a     PLLE2_ADV/CLKOUT5  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y1  PLLE2_ADV/CLKOUT5
Max Period  n/a     PLLE2_ADV/CLKOUT5  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y1  PLLE2_ADV/CLKOUT5



---------------------------------------------------------------------------------------------------
From Clock:  eth_rx_clk
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack       30.724ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.724ns  (required time - arrival time)
  Source:                 main_soclinux_ethmac_rx_cdc_graycounter0_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_soclinux_ethmac_rx_converter_converter_source_payload_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        8.583ns  (logic 1.473ns (17.161%)  route 7.110ns (82.839%))
  Logic Levels:           5  (LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.801ns = ( 41.801 - 40.000 ) 
    Source Clock Delay      (SCD):    2.253ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                  IBUF                         0.000     0.000 r  eth_clocks_rx_IBUF_inst/O
                         net (fo=154, routed)         2.253     2.253    eth_rx_clk
    SLICE_X9Y35          FDRE                                         r  main_soclinux_ethmac_rx_cdc_graycounter0_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDRE (Prop_fdre_C_Q)         0.419     2.672 r  main_soclinux_ethmac_rx_cdc_graycounter0_q_reg[4]/Q
                         net (fo=2, routed)           1.352     4.023    main_soclinux_ethmac_rx_cdc_graycounter0_q[4]
    SLICE_X6Y35          LUT6 (Prop_lut6_I4_O)        0.299     4.322 r  storage_12_reg_i_10/O
                         net (fo=1, routed)           0.825     5.148    storage_12_reg_i_10_n_0
    SLICE_X8Y34          LUT3 (Prop_lut3_I0_O)        0.124     5.272 r  storage_12_reg_i_7/O
                         net (fo=11, routed)          1.126     6.398    main_soclinux_ethmac_rx_cdc_asyncfifo_writable
    SLICE_X10Y37         LUT2 (Prop_lut2_I1_O)        0.146     6.544 f  main_soclinux_ethmac_rx_converter_converter_demux[1]_i_3/O
                         net (fo=6, routed)           1.449     7.993    main_soclinux_ethmac_rx_converter_converter_demux[1]_i_3_n_0
    SLICE_X28Y36         LUT6 (Prop_lut6_I0_O)        0.328     8.321 r  main_soclinux_ethmac_crc32_checker_syncfifo_consume[2]_i_2/O
                         net (fo=10, routed)          1.404     9.725    p_451_in
    SLICE_X12Y36         LUT3 (Prop_lut3_I1_O)        0.157     9.882 r  main_soclinux_ethmac_rx_converter_converter_source_payload_data[9]_i_1/O
                         net (fo=10, routed)          0.954    10.836    main_soclinux_ethmac_rx_converter_converter_source_payload_data[9]_i_1_n_0
    SLICE_X9Y37          FDRE                                         r  main_soclinux_ethmac_rx_converter_converter_source_payload_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                  IBUF                         0.000    40.000 r  eth_clocks_rx_IBUF_inst/O
                         net (fo=154, routed)         1.801    41.801    eth_rx_clk
    SLICE_X9Y37          FDRE                                         r  main_soclinux_ethmac_rx_converter_converter_source_payload_data_reg[1]/C
                         clock pessimism              0.231    42.032    
                         clock uncertainty           -0.035    41.996    
    SLICE_X9Y37          FDRE (Setup_fdre_C_CE)      -0.436    41.560    main_soclinux_ethmac_rx_converter_converter_source_payload_data_reg[1]
  -------------------------------------------------------------------
                         required time                         41.560    
                         arrival time                         -10.836    
  -------------------------------------------------------------------
                         slack                                 30.724    

Slack (MET) :             30.724ns  (required time - arrival time)
  Source:                 main_soclinux_ethmac_rx_cdc_graycounter0_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_soclinux_ethmac_rx_converter_converter_source_payload_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        8.583ns  (logic 1.473ns (17.161%)  route 7.110ns (82.839%))
  Logic Levels:           5  (LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.801ns = ( 41.801 - 40.000 ) 
    Source Clock Delay      (SCD):    2.253ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                  IBUF                         0.000     0.000 r  eth_clocks_rx_IBUF_inst/O
                         net (fo=154, routed)         2.253     2.253    eth_rx_clk
    SLICE_X9Y35          FDRE                                         r  main_soclinux_ethmac_rx_cdc_graycounter0_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDRE (Prop_fdre_C_Q)         0.419     2.672 r  main_soclinux_ethmac_rx_cdc_graycounter0_q_reg[4]/Q
                         net (fo=2, routed)           1.352     4.023    main_soclinux_ethmac_rx_cdc_graycounter0_q[4]
    SLICE_X6Y35          LUT6 (Prop_lut6_I4_O)        0.299     4.322 r  storage_12_reg_i_10/O
                         net (fo=1, routed)           0.825     5.148    storage_12_reg_i_10_n_0
    SLICE_X8Y34          LUT3 (Prop_lut3_I0_O)        0.124     5.272 r  storage_12_reg_i_7/O
                         net (fo=11, routed)          1.126     6.398    main_soclinux_ethmac_rx_cdc_asyncfifo_writable
    SLICE_X10Y37         LUT2 (Prop_lut2_I1_O)        0.146     6.544 f  main_soclinux_ethmac_rx_converter_converter_demux[1]_i_3/O
                         net (fo=6, routed)           1.449     7.993    main_soclinux_ethmac_rx_converter_converter_demux[1]_i_3_n_0
    SLICE_X28Y36         LUT6 (Prop_lut6_I0_O)        0.328     8.321 r  main_soclinux_ethmac_crc32_checker_syncfifo_consume[2]_i_2/O
                         net (fo=10, routed)          1.404     9.725    p_451_in
    SLICE_X12Y36         LUT3 (Prop_lut3_I1_O)        0.157     9.882 r  main_soclinux_ethmac_rx_converter_converter_source_payload_data[9]_i_1/O
                         net (fo=10, routed)          0.954    10.836    main_soclinux_ethmac_rx_converter_converter_source_payload_data[9]_i_1_n_0
    SLICE_X9Y37          FDRE                                         r  main_soclinux_ethmac_rx_converter_converter_source_payload_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                  IBUF                         0.000    40.000 r  eth_clocks_rx_IBUF_inst/O
                         net (fo=154, routed)         1.801    41.801    eth_rx_clk
    SLICE_X9Y37          FDRE                                         r  main_soclinux_ethmac_rx_converter_converter_source_payload_data_reg[3]/C
                         clock pessimism              0.231    42.032    
                         clock uncertainty           -0.035    41.996    
    SLICE_X9Y37          FDRE (Setup_fdre_C_CE)      -0.436    41.560    main_soclinux_ethmac_rx_converter_converter_source_payload_data_reg[3]
  -------------------------------------------------------------------
                         required time                         41.560    
                         arrival time                         -10.836    
  -------------------------------------------------------------------
                         slack                                 30.724    

Slack (MET) :             30.724ns  (required time - arrival time)
  Source:                 main_soclinux_ethmac_rx_cdc_graycounter0_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_soclinux_ethmac_rx_converter_converter_source_payload_data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        8.583ns  (logic 1.473ns (17.161%)  route 7.110ns (82.839%))
  Logic Levels:           5  (LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.801ns = ( 41.801 - 40.000 ) 
    Source Clock Delay      (SCD):    2.253ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                  IBUF                         0.000     0.000 r  eth_clocks_rx_IBUF_inst/O
                         net (fo=154, routed)         2.253     2.253    eth_rx_clk
    SLICE_X9Y35          FDRE                                         r  main_soclinux_ethmac_rx_cdc_graycounter0_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDRE (Prop_fdre_C_Q)         0.419     2.672 r  main_soclinux_ethmac_rx_cdc_graycounter0_q_reg[4]/Q
                         net (fo=2, routed)           1.352     4.023    main_soclinux_ethmac_rx_cdc_graycounter0_q[4]
    SLICE_X6Y35          LUT6 (Prop_lut6_I4_O)        0.299     4.322 r  storage_12_reg_i_10/O
                         net (fo=1, routed)           0.825     5.148    storage_12_reg_i_10_n_0
    SLICE_X8Y34          LUT3 (Prop_lut3_I0_O)        0.124     5.272 r  storage_12_reg_i_7/O
                         net (fo=11, routed)          1.126     6.398    main_soclinux_ethmac_rx_cdc_asyncfifo_writable
    SLICE_X10Y37         LUT2 (Prop_lut2_I1_O)        0.146     6.544 f  main_soclinux_ethmac_rx_converter_converter_demux[1]_i_3/O
                         net (fo=6, routed)           1.449     7.993    main_soclinux_ethmac_rx_converter_converter_demux[1]_i_3_n_0
    SLICE_X28Y36         LUT6 (Prop_lut6_I0_O)        0.328     8.321 r  main_soclinux_ethmac_crc32_checker_syncfifo_consume[2]_i_2/O
                         net (fo=10, routed)          1.404     9.725    p_451_in
    SLICE_X12Y36         LUT3 (Prop_lut3_I1_O)        0.157     9.882 r  main_soclinux_ethmac_rx_converter_converter_source_payload_data[9]_i_1/O
                         net (fo=10, routed)          0.954    10.836    main_soclinux_ethmac_rx_converter_converter_source_payload_data[9]_i_1_n_0
    SLICE_X9Y37          FDRE                                         r  main_soclinux_ethmac_rx_converter_converter_source_payload_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                  IBUF                         0.000    40.000 r  eth_clocks_rx_IBUF_inst/O
                         net (fo=154, routed)         1.801    41.801    eth_rx_clk
    SLICE_X9Y37          FDRE                                         r  main_soclinux_ethmac_rx_converter_converter_source_payload_data_reg[5]/C
                         clock pessimism              0.231    42.032    
                         clock uncertainty           -0.035    41.996    
    SLICE_X9Y37          FDRE (Setup_fdre_C_CE)      -0.436    41.560    main_soclinux_ethmac_rx_converter_converter_source_payload_data_reg[5]
  -------------------------------------------------------------------
                         required time                         41.560    
                         arrival time                         -10.836    
  -------------------------------------------------------------------
                         slack                                 30.724    

Slack (MET) :             30.724ns  (required time - arrival time)
  Source:                 main_soclinux_ethmac_rx_cdc_graycounter0_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_soclinux_ethmac_rx_converter_converter_source_payload_data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        8.583ns  (logic 1.473ns (17.161%)  route 7.110ns (82.839%))
  Logic Levels:           5  (LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.801ns = ( 41.801 - 40.000 ) 
    Source Clock Delay      (SCD):    2.253ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                  IBUF                         0.000     0.000 r  eth_clocks_rx_IBUF_inst/O
                         net (fo=154, routed)         2.253     2.253    eth_rx_clk
    SLICE_X9Y35          FDRE                                         r  main_soclinux_ethmac_rx_cdc_graycounter0_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDRE (Prop_fdre_C_Q)         0.419     2.672 r  main_soclinux_ethmac_rx_cdc_graycounter0_q_reg[4]/Q
                         net (fo=2, routed)           1.352     4.023    main_soclinux_ethmac_rx_cdc_graycounter0_q[4]
    SLICE_X6Y35          LUT6 (Prop_lut6_I4_O)        0.299     4.322 r  storage_12_reg_i_10/O
                         net (fo=1, routed)           0.825     5.148    storage_12_reg_i_10_n_0
    SLICE_X8Y34          LUT3 (Prop_lut3_I0_O)        0.124     5.272 r  storage_12_reg_i_7/O
                         net (fo=11, routed)          1.126     6.398    main_soclinux_ethmac_rx_cdc_asyncfifo_writable
    SLICE_X10Y37         LUT2 (Prop_lut2_I1_O)        0.146     6.544 f  main_soclinux_ethmac_rx_converter_converter_demux[1]_i_3/O
                         net (fo=6, routed)           1.449     7.993    main_soclinux_ethmac_rx_converter_converter_demux[1]_i_3_n_0
    SLICE_X28Y36         LUT6 (Prop_lut6_I0_O)        0.328     8.321 r  main_soclinux_ethmac_crc32_checker_syncfifo_consume[2]_i_2/O
                         net (fo=10, routed)          1.404     9.725    p_451_in
    SLICE_X12Y36         LUT3 (Prop_lut3_I1_O)        0.157     9.882 r  main_soclinux_ethmac_rx_converter_converter_source_payload_data[9]_i_1/O
                         net (fo=10, routed)          0.954    10.836    main_soclinux_ethmac_rx_converter_converter_source_payload_data[9]_i_1_n_0
    SLICE_X9Y37          FDRE                                         r  main_soclinux_ethmac_rx_converter_converter_source_payload_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                  IBUF                         0.000    40.000 r  eth_clocks_rx_IBUF_inst/O
                         net (fo=154, routed)         1.801    41.801    eth_rx_clk
    SLICE_X9Y37          FDRE                                         r  main_soclinux_ethmac_rx_converter_converter_source_payload_data_reg[6]/C
                         clock pessimism              0.231    42.032    
                         clock uncertainty           -0.035    41.996    
    SLICE_X9Y37          FDRE (Setup_fdre_C_CE)      -0.436    41.560    main_soclinux_ethmac_rx_converter_converter_source_payload_data_reg[6]
  -------------------------------------------------------------------
                         required time                         41.560    
                         arrival time                         -10.836    
  -------------------------------------------------------------------
                         slack                                 30.724    

Slack (MET) :             30.724ns  (required time - arrival time)
  Source:                 main_soclinux_ethmac_rx_cdc_graycounter0_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_soclinux_ethmac_rx_converter_converter_source_payload_data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        8.583ns  (logic 1.473ns (17.161%)  route 7.110ns (82.839%))
  Logic Levels:           5  (LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.801ns = ( 41.801 - 40.000 ) 
    Source Clock Delay      (SCD):    2.253ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                  IBUF                         0.000     0.000 r  eth_clocks_rx_IBUF_inst/O
                         net (fo=154, routed)         2.253     2.253    eth_rx_clk
    SLICE_X9Y35          FDRE                                         r  main_soclinux_ethmac_rx_cdc_graycounter0_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDRE (Prop_fdre_C_Q)         0.419     2.672 r  main_soclinux_ethmac_rx_cdc_graycounter0_q_reg[4]/Q
                         net (fo=2, routed)           1.352     4.023    main_soclinux_ethmac_rx_cdc_graycounter0_q[4]
    SLICE_X6Y35          LUT6 (Prop_lut6_I4_O)        0.299     4.322 r  storage_12_reg_i_10/O
                         net (fo=1, routed)           0.825     5.148    storage_12_reg_i_10_n_0
    SLICE_X8Y34          LUT3 (Prop_lut3_I0_O)        0.124     5.272 r  storage_12_reg_i_7/O
                         net (fo=11, routed)          1.126     6.398    main_soclinux_ethmac_rx_cdc_asyncfifo_writable
    SLICE_X10Y37         LUT2 (Prop_lut2_I1_O)        0.146     6.544 f  main_soclinux_ethmac_rx_converter_converter_demux[1]_i_3/O
                         net (fo=6, routed)           1.449     7.993    main_soclinux_ethmac_rx_converter_converter_demux[1]_i_3_n_0
    SLICE_X28Y36         LUT6 (Prop_lut6_I0_O)        0.328     8.321 r  main_soclinux_ethmac_crc32_checker_syncfifo_consume[2]_i_2/O
                         net (fo=10, routed)          1.404     9.725    p_451_in
    SLICE_X12Y36         LUT3 (Prop_lut3_I1_O)        0.157     9.882 r  main_soclinux_ethmac_rx_converter_converter_source_payload_data[9]_i_1/O
                         net (fo=10, routed)          0.954    10.836    main_soclinux_ethmac_rx_converter_converter_source_payload_data[9]_i_1_n_0
    SLICE_X9Y37          FDRE                                         r  main_soclinux_ethmac_rx_converter_converter_source_payload_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                  IBUF                         0.000    40.000 r  eth_clocks_rx_IBUF_inst/O
                         net (fo=154, routed)         1.801    41.801    eth_rx_clk
    SLICE_X9Y37          FDRE                                         r  main_soclinux_ethmac_rx_converter_converter_source_payload_data_reg[7]/C
                         clock pessimism              0.231    42.032    
                         clock uncertainty           -0.035    41.996    
    SLICE_X9Y37          FDRE (Setup_fdre_C_CE)      -0.436    41.560    main_soclinux_ethmac_rx_converter_converter_source_payload_data_reg[7]
  -------------------------------------------------------------------
                         required time                         41.560    
                         arrival time                         -10.836    
  -------------------------------------------------------------------
                         slack                                 30.724    

Slack (MET) :             30.895ns  (required time - arrival time)
  Source:                 main_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_soclinux_ethmac_rx_converter_converter_source_payload_data_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        8.740ns  (logic 1.430ns (16.362%)  route 7.310ns (83.638%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.978ns = ( 41.978 - 40.000 ) 
    Source Clock Delay      (SCD):    2.346ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                  IBUF                         0.000     0.000 r  eth_clocks_rx_IBUF_inst/O
                         net (fo=154, routed)         2.346     2.346    eth_rx_clk
    SLICE_X29Y45         FDRE                                         r  main_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y45         FDRE (Prop_fdre_C_Q)         0.456     2.802 r  main_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]/Q
                         net (fo=9, routed)           1.127     3.929    main_ethphy_liteethphymiirx_converter_source_payload_data_reg[2]
    SLICE_X28Y40         LUT2 (Prop_lut2_I0_O)        0.152     4.081 r  main_soclinux_ethmac_crc32_checker_crc_reg[27]_i_2/O
                         net (fo=13, routed)          1.884     5.965    main_soclinux_ethmac_crc32_checker_crc_reg[27]_i_2_n_0
    SLICE_X28Y45         LUT6 (Prop_lut6_I2_O)        0.326     6.291 r  main_soclinux_ethmac_crc32_checker_crc_reg[17]_i_1/O
                         net (fo=2, routed)           0.430     6.721    main_soclinux_ethmac_crc32_checker_crc_next_reg[17]
    SLICE_X28Y44         LUT6 (Prop_lut6_I1_O)        0.124     6.845 r  main_soclinux_ethmac_rx_converter_converter_source_payload_data[39]_i_22/O
                         net (fo=1, routed)           0.872     7.717    main_soclinux_ethmac_rx_converter_converter_source_payload_data[39]_i_22_n_0
    SLICE_X29Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.841 r  main_soclinux_ethmac_rx_converter_converter_source_payload_data[39]_i_15/O
                         net (fo=1, routed)           0.851     8.693    main_soclinux_ethmac_rx_converter_converter_source_payload_data[39]_i_15_n_0
    SLICE_X29Y41         LUT6 (Prop_lut6_I5_O)        0.124     8.817 r  main_soclinux_ethmac_rx_converter_converter_source_payload_data[39]_i_6/O
                         net (fo=1, routed)           0.939     9.756    main_soclinux_ethmac_rx_converter_converter_source_payload_data[39]_i_6_n_0
    SLICE_X29Y42         LUT6 (Prop_lut6_I4_O)        0.124     9.880 r  main_soclinux_ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.206    11.086    main_soclinux_ethmac_crc32_checker_source_source_payload_error
    SLICE_X9Y38          FDRE                                         r  main_soclinux_ethmac_rx_converter_converter_source_payload_data_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                  IBUF                         0.000    40.000 r  eth_clocks_rx_IBUF_inst/O
                         net (fo=154, routed)         1.978    41.978    eth_rx_clk
    SLICE_X9Y38          FDRE                                         r  main_soclinux_ethmac_rx_converter_converter_source_payload_data_reg[39]/C
                         clock pessimism              0.078    42.056    
                         clock uncertainty           -0.035    42.021    
    SLICE_X9Y38          FDRE (Setup_fdre_C_D)       -0.040    41.981    main_soclinux_ethmac_rx_converter_converter_source_payload_data_reg[39]
  -------------------------------------------------------------------
                         required time                         41.981    
                         arrival time                         -11.086    
  -------------------------------------------------------------------
                         slack                                 30.895    

Slack (MET) :             30.904ns  (required time - arrival time)
  Source:                 main_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_soclinux_ethmac_rx_converter_converter_source_payload_data_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        8.708ns  (logic 1.430ns (16.422%)  route 7.278ns (83.578%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.932ns = ( 41.932 - 40.000 ) 
    Source Clock Delay      (SCD):    2.346ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                  IBUF                         0.000     0.000 r  eth_clocks_rx_IBUF_inst/O
                         net (fo=154, routed)         2.346     2.346    eth_rx_clk
    SLICE_X29Y45         FDRE                                         r  main_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y45         FDRE (Prop_fdre_C_Q)         0.456     2.802 r  main_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]/Q
                         net (fo=9, routed)           1.127     3.929    main_ethphy_liteethphymiirx_converter_source_payload_data_reg[2]
    SLICE_X28Y40         LUT2 (Prop_lut2_I0_O)        0.152     4.081 r  main_soclinux_ethmac_crc32_checker_crc_reg[27]_i_2/O
                         net (fo=13, routed)          1.884     5.965    main_soclinux_ethmac_crc32_checker_crc_reg[27]_i_2_n_0
    SLICE_X28Y45         LUT6 (Prop_lut6_I2_O)        0.326     6.291 r  main_soclinux_ethmac_crc32_checker_crc_reg[17]_i_1/O
                         net (fo=2, routed)           0.430     6.721    main_soclinux_ethmac_crc32_checker_crc_next_reg[17]
    SLICE_X28Y44         LUT6 (Prop_lut6_I1_O)        0.124     6.845 r  main_soclinux_ethmac_rx_converter_converter_source_payload_data[39]_i_22/O
                         net (fo=1, routed)           0.872     7.717    main_soclinux_ethmac_rx_converter_converter_source_payload_data[39]_i_22_n_0
    SLICE_X29Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.841 r  main_soclinux_ethmac_rx_converter_converter_source_payload_data[39]_i_15/O
                         net (fo=1, routed)           0.851     8.693    main_soclinux_ethmac_rx_converter_converter_source_payload_data[39]_i_15_n_0
    SLICE_X29Y41         LUT6 (Prop_lut6_I5_O)        0.124     8.817 r  main_soclinux_ethmac_rx_converter_converter_source_payload_data[39]_i_6/O
                         net (fo=1, routed)           0.939     9.756    main_soclinux_ethmac_rx_converter_converter_source_payload_data[39]_i_6_n_0
    SLICE_X29Y42         LUT6 (Prop_lut6_I4_O)        0.124     9.880 r  main_soclinux_ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.174    11.054    main_soclinux_ethmac_crc32_checker_source_source_payload_error
    SLICE_X8Y35          FDRE                                         r  main_soclinux_ethmac_rx_converter_converter_source_payload_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                  IBUF                         0.000    40.000 r  eth_clocks_rx_IBUF_inst/O
                         net (fo=154, routed)         1.932    41.932    eth_rx_clk
    SLICE_X8Y35          FDRE                                         r  main_soclinux_ethmac_rx_converter_converter_source_payload_data_reg[29]/C
                         clock pessimism              0.078    42.010    
                         clock uncertainty           -0.035    41.974    
    SLICE_X8Y35          FDRE (Setup_fdre_C_D)       -0.016    41.958    main_soclinux_ethmac_rx_converter_converter_source_payload_data_reg[29]
  -------------------------------------------------------------------
                         required time                         41.958    
                         arrival time                         -11.054    
  -------------------------------------------------------------------
                         slack                                 30.904    

Slack (MET) :             31.001ns  (required time - arrival time)
  Source:                 main_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_soclinux_ethmac_rx_converter_converter_source_payload_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        8.567ns  (logic 1.430ns (16.692%)  route 7.137ns (83.308%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.918ns = ( 41.918 - 40.000 ) 
    Source Clock Delay      (SCD):    2.346ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                  IBUF                         0.000     0.000 r  eth_clocks_rx_IBUF_inst/O
                         net (fo=154, routed)         2.346     2.346    eth_rx_clk
    SLICE_X29Y45         FDRE                                         r  main_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y45         FDRE (Prop_fdre_C_Q)         0.456     2.802 r  main_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]/Q
                         net (fo=9, routed)           1.127     3.929    main_ethphy_liteethphymiirx_converter_source_payload_data_reg[2]
    SLICE_X28Y40         LUT2 (Prop_lut2_I0_O)        0.152     4.081 r  main_soclinux_ethmac_crc32_checker_crc_reg[27]_i_2/O
                         net (fo=13, routed)          1.884     5.965    main_soclinux_ethmac_crc32_checker_crc_reg[27]_i_2_n_0
    SLICE_X28Y45         LUT6 (Prop_lut6_I2_O)        0.326     6.291 r  main_soclinux_ethmac_crc32_checker_crc_reg[17]_i_1/O
                         net (fo=2, routed)           0.430     6.721    main_soclinux_ethmac_crc32_checker_crc_next_reg[17]
    SLICE_X28Y44         LUT6 (Prop_lut6_I1_O)        0.124     6.845 r  main_soclinux_ethmac_rx_converter_converter_source_payload_data[39]_i_22/O
                         net (fo=1, routed)           0.872     7.717    main_soclinux_ethmac_rx_converter_converter_source_payload_data[39]_i_22_n_0
    SLICE_X29Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.841 r  main_soclinux_ethmac_rx_converter_converter_source_payload_data[39]_i_15/O
                         net (fo=1, routed)           0.851     8.693    main_soclinux_ethmac_rx_converter_converter_source_payload_data[39]_i_15_n_0
    SLICE_X29Y41         LUT6 (Prop_lut6_I5_O)        0.124     8.817 r  main_soclinux_ethmac_rx_converter_converter_source_payload_data[39]_i_6/O
                         net (fo=1, routed)           0.939     9.756    main_soclinux_ethmac_rx_converter_converter_source_payload_data[39]_i_6_n_0
    SLICE_X29Y42         LUT6 (Prop_lut6_I4_O)        0.124     9.880 r  main_soclinux_ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.034    10.913    main_soclinux_ethmac_crc32_checker_source_source_payload_error
    SLICE_X9Y36          FDRE                                         r  main_soclinux_ethmac_rx_converter_converter_source_payload_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                  IBUF                         0.000    40.000 r  eth_clocks_rx_IBUF_inst/O
                         net (fo=154, routed)         1.918    41.918    eth_rx_clk
    SLICE_X9Y36          FDRE                                         r  main_soclinux_ethmac_rx_converter_converter_source_payload_data_reg[9]/C
                         clock pessimism              0.078    41.996    
                         clock uncertainty           -0.035    41.961    
    SLICE_X9Y36          FDRE (Setup_fdre_C_D)       -0.047    41.914    main_soclinux_ethmac_rx_converter_converter_source_payload_data_reg[9]
  -------------------------------------------------------------------
                         required time                         41.914    
                         arrival time                         -10.913    
  -------------------------------------------------------------------
                         slack                                 31.001    

Slack (MET) :             31.087ns  (required time - arrival time)
  Source:                 main_soclinux_ethmac_rx_cdc_graycounter0_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_soclinux_ethmac_rx_converter_converter_source_payload_data_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        8.537ns  (logic 1.440ns (16.868%)  route 7.097ns (83.132%))
  Logic Levels:           5  (LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.978ns = ( 41.978 - 40.000 ) 
    Source Clock Delay      (SCD):    2.253ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                  IBUF                         0.000     0.000 r  eth_clocks_rx_IBUF_inst/O
                         net (fo=154, routed)         2.253     2.253    eth_rx_clk
    SLICE_X9Y35          FDRE                                         r  main_soclinux_ethmac_rx_cdc_graycounter0_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDRE (Prop_fdre_C_Q)         0.419     2.672 r  main_soclinux_ethmac_rx_cdc_graycounter0_q_reg[4]/Q
                         net (fo=2, routed)           1.352     4.023    main_soclinux_ethmac_rx_cdc_graycounter0_q[4]
    SLICE_X6Y35          LUT6 (Prop_lut6_I4_O)        0.299     4.322 r  storage_12_reg_i_10/O
                         net (fo=1, routed)           0.825     5.148    storage_12_reg_i_10_n_0
    SLICE_X8Y34          LUT3 (Prop_lut3_I0_O)        0.124     5.272 r  storage_12_reg_i_7/O
                         net (fo=11, routed)          1.126     6.398    main_soclinux_ethmac_rx_cdc_asyncfifo_writable
    SLICE_X10Y37         LUT2 (Prop_lut2_I1_O)        0.146     6.544 f  main_soclinux_ethmac_rx_converter_converter_demux[1]_i_3/O
                         net (fo=6, routed)           1.449     7.993    main_soclinux_ethmac_rx_converter_converter_demux[1]_i_3_n_0
    SLICE_X28Y36         LUT6 (Prop_lut6_I0_O)        0.328     8.321 r  main_soclinux_ethmac_crc32_checker_syncfifo_consume[2]_i_2/O
                         net (fo=10, routed)          1.404     9.725    p_451_in
    SLICE_X12Y36         LUT3 (Prop_lut3_I0_O)        0.124     9.849 r  main_soclinux_ethmac_rx_converter_converter_source_payload_data[39]_i_1/O
                         net (fo=10, routed)          0.941    10.790    main_soclinux_ethmac_rx_converter_converter_source_payload_data[39]_i_1_n_0
    SLICE_X9Y38          FDRE                                         r  main_soclinux_ethmac_rx_converter_converter_source_payload_data_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                  IBUF                         0.000    40.000 r  eth_clocks_rx_IBUF_inst/O
                         net (fo=154, routed)         1.978    41.978    eth_rx_clk
    SLICE_X9Y38          FDRE                                         r  main_soclinux_ethmac_rx_converter_converter_source_payload_data_reg[31]/C
                         clock pessimism              0.139    42.117    
                         clock uncertainty           -0.035    42.082    
    SLICE_X9Y38          FDRE (Setup_fdre_C_CE)      -0.205    41.877    main_soclinux_ethmac_rx_converter_converter_source_payload_data_reg[31]
  -------------------------------------------------------------------
                         required time                         41.877    
                         arrival time                         -10.790    
  -------------------------------------------------------------------
                         slack                                 31.087    

Slack (MET) :             31.087ns  (required time - arrival time)
  Source:                 main_soclinux_ethmac_rx_cdc_graycounter0_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_soclinux_ethmac_rx_converter_converter_source_payload_data_reg[32]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        8.537ns  (logic 1.440ns (16.868%)  route 7.097ns (83.132%))
  Logic Levels:           5  (LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.978ns = ( 41.978 - 40.000 ) 
    Source Clock Delay      (SCD):    2.253ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                  IBUF                         0.000     0.000 r  eth_clocks_rx_IBUF_inst/O
                         net (fo=154, routed)         2.253     2.253    eth_rx_clk
    SLICE_X9Y35          FDRE                                         r  main_soclinux_ethmac_rx_cdc_graycounter0_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDRE (Prop_fdre_C_Q)         0.419     2.672 r  main_soclinux_ethmac_rx_cdc_graycounter0_q_reg[4]/Q
                         net (fo=2, routed)           1.352     4.023    main_soclinux_ethmac_rx_cdc_graycounter0_q[4]
    SLICE_X6Y35          LUT6 (Prop_lut6_I4_O)        0.299     4.322 r  storage_12_reg_i_10/O
                         net (fo=1, routed)           0.825     5.148    storage_12_reg_i_10_n_0
    SLICE_X8Y34          LUT3 (Prop_lut3_I0_O)        0.124     5.272 r  storage_12_reg_i_7/O
                         net (fo=11, routed)          1.126     6.398    main_soclinux_ethmac_rx_cdc_asyncfifo_writable
    SLICE_X10Y37         LUT2 (Prop_lut2_I1_O)        0.146     6.544 f  main_soclinux_ethmac_rx_converter_converter_demux[1]_i_3/O
                         net (fo=6, routed)           1.449     7.993    main_soclinux_ethmac_rx_converter_converter_demux[1]_i_3_n_0
    SLICE_X28Y36         LUT6 (Prop_lut6_I0_O)        0.328     8.321 r  main_soclinux_ethmac_crc32_checker_syncfifo_consume[2]_i_2/O
                         net (fo=10, routed)          1.404     9.725    p_451_in
    SLICE_X12Y36         LUT3 (Prop_lut3_I0_O)        0.124     9.849 r  main_soclinux_ethmac_rx_converter_converter_source_payload_data[39]_i_1/O
                         net (fo=10, routed)          0.941    10.790    main_soclinux_ethmac_rx_converter_converter_source_payload_data[39]_i_1_n_0
    SLICE_X9Y38          FDRE                                         r  main_soclinux_ethmac_rx_converter_converter_source_payload_data_reg[32]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                  IBUF                         0.000    40.000 r  eth_clocks_rx_IBUF_inst/O
                         net (fo=154, routed)         1.978    41.978    eth_rx_clk
    SLICE_X9Y38          FDRE                                         r  main_soclinux_ethmac_rx_converter_converter_source_payload_data_reg[32]/C
                         clock pessimism              0.139    42.117    
                         clock uncertainty           -0.035    42.082    
    SLICE_X9Y38          FDRE (Setup_fdre_C_CE)      -0.205    41.877    main_soclinux_ethmac_rx_converter_converter_source_payload_data_reg[32]
  -------------------------------------------------------------------
                         required time                         41.877    
                         arrival time                         -10.790    
  -------------------------------------------------------------------
                         slack                                 31.087    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 builder_xilinxmultiregimpl7_regs0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            builder_xilinxmultiregimpl7_regs1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.959ns
    Source Clock Delay      (SCD):    0.814ns
    Clock Pessimism Removal (CPR):    0.145ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                  IBUF                         0.000     0.000 r  eth_clocks_rx_IBUF_inst/O
                         net (fo=154, routed)         0.814     0.814    eth_rx_clk
    SLICE_X6Y35          FDRE                                         r  builder_xilinxmultiregimpl7_regs0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y35          FDRE (Prop_fdre_C_Q)         0.164     0.978 r  builder_xilinxmultiregimpl7_regs0_reg[6]/Q
                         net (fo=1, routed)           0.056     1.034    builder_xilinxmultiregimpl7_regs0[6]
    SLICE_X6Y35          FDRE                                         r  builder_xilinxmultiregimpl7_regs1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                  IBUF                         0.000     0.000 r  eth_clocks_rx_IBUF_inst/O
                         net (fo=154, routed)         0.959     0.959    eth_rx_clk
    SLICE_X6Y35          FDRE                                         r  builder_xilinxmultiregimpl7_regs1_reg[6]/C
                         clock pessimism             -0.145     0.814    
    SLICE_X6Y35          FDRE (Hold_fdre_C_D)         0.064     0.878    builder_xilinxmultiregimpl7_regs1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.878    
                         arrival time                           1.034    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 builder_xilinxmultiregimpl7_regs0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            builder_xilinxmultiregimpl7_regs1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.959ns
    Source Clock Delay      (SCD):    0.814ns
    Clock Pessimism Removal (CPR):    0.145ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                  IBUF                         0.000     0.000 r  eth_clocks_rx_IBUF_inst/O
                         net (fo=154, routed)         0.814     0.814    eth_rx_clk
    SLICE_X6Y35          FDRE                                         r  builder_xilinxmultiregimpl7_regs0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y35          FDRE (Prop_fdre_C_Q)         0.164     0.978 r  builder_xilinxmultiregimpl7_regs0_reg[3]/Q
                         net (fo=1, routed)           0.056     1.034    builder_xilinxmultiregimpl7_regs0[3]
    SLICE_X6Y35          FDRE                                         r  builder_xilinxmultiregimpl7_regs1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                  IBUF                         0.000     0.000 r  eth_clocks_rx_IBUF_inst/O
                         net (fo=154, routed)         0.959     0.959    eth_rx_clk
    SLICE_X6Y35          FDRE                                         r  builder_xilinxmultiregimpl7_regs1_reg[3]/C
                         clock pessimism             -0.145     0.814    
    SLICE_X6Y35          FDRE (Hold_fdre_C_D)         0.060     0.874    builder_xilinxmultiregimpl7_regs1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.874    
                         arrival time                           1.034    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 builder_xilinxmultiregimpl7_regs0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            builder_xilinxmultiregimpl7_regs1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.959ns
    Source Clock Delay      (SCD):    0.814ns
    Clock Pessimism Removal (CPR):    0.145ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                  IBUF                         0.000     0.000 r  eth_clocks_rx_IBUF_inst/O
                         net (fo=154, routed)         0.814     0.814    eth_rx_clk
    SLICE_X6Y35          FDRE                                         r  builder_xilinxmultiregimpl7_regs0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y35          FDRE (Prop_fdre_C_Q)         0.164     0.978 r  builder_xilinxmultiregimpl7_regs0_reg[4]/Q
                         net (fo=1, routed)           0.056     1.034    builder_xilinxmultiregimpl7_regs0[4]
    SLICE_X6Y35          FDRE                                         r  builder_xilinxmultiregimpl7_regs1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                  IBUF                         0.000     0.000 r  eth_clocks_rx_IBUF_inst/O
                         net (fo=154, routed)         0.959     0.959    eth_rx_clk
    SLICE_X6Y35          FDRE                                         r  builder_xilinxmultiregimpl7_regs1_reg[4]/C
                         clock pessimism             -0.145     0.814    
    SLICE_X6Y35          FDRE (Hold_fdre_C_D)         0.053     0.867    builder_xilinxmultiregimpl7_regs1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.867    
                         arrival time                           1.034    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 main_soclinux_ethmac_crc32_checker_crc_reg_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_soclinux_ethmac_crc32_checker_crc_reg_reg[13]/D
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.186ns (32.050%)  route 0.394ns (67.950%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.404ns
    Source Clock Delay      (SCD):    1.034ns
    Clock Pessimism Removal (CPR):    0.044ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                  IBUF                         0.000     0.000 r  eth_clocks_rx_IBUF_inst/O
                         net (fo=154, routed)         1.034     1.034    eth_rx_clk
    SLICE_X28Y45         FDSE                                         r  main_soclinux_ethmac_crc32_checker_crc_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y45         FDSE (Prop_fdse_C_Q)         0.141     1.175 r  main_soclinux_ethmac_crc32_checker_crc_reg_reg[5]/Q
                         net (fo=1, routed)           0.114     1.290    main_soclinux_ethmac_crc32_checker_crc_reg_reg_n_0_[5]
    SLICE_X28Y44         LUT6 (Prop_lut6_I5_O)        0.045     1.335 r  main_soclinux_ethmac_crc32_checker_crc_reg[13]_i_1/O
                         net (fo=2, routed)           0.280     1.615    main_soclinux_ethmac_crc32_checker_crc_next_reg[13]
    SLICE_X29Y41         FDSE                                         r  main_soclinux_ethmac_crc32_checker_crc_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                  IBUF                         0.000     0.000 r  eth_clocks_rx_IBUF_inst/O
                         net (fo=154, routed)         1.404     1.404    eth_rx_clk
    SLICE_X29Y41         FDSE                                         r  main_soclinux_ethmac_crc32_checker_crc_reg_reg[13]/C
                         clock pessimism             -0.044     1.360    
    SLICE_X29Y41         FDSE (Hold_fdse_C_D)         0.075     1.435    main_soclinux_ethmac_crc32_checker_crc_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           1.615    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 main_soclinux_ethmac_crc32_checker_crc_reg_reg[19]/C
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_soclinux_ethmac_crc32_checker_crc_reg_reg[27]/D
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.124ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.154ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                  IBUF                         0.000     0.000 r  eth_clocks_rx_IBUF_inst/O
                         net (fo=154, routed)         0.970     0.970    eth_rx_clk
    SLICE_X29Y43         FDSE                                         r  main_soclinux_ethmac_crc32_checker_crc_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDSE (Prop_fdse_C_Q)         0.128     1.098 r  main_soclinux_ethmac_crc32_checker_crc_reg_reg[19]/Q
                         net (fo=2, routed)           0.069     1.166    main_soclinux_ethmac_crc32_checker_crc_reg_reg_n_0_[19]
    SLICE_X29Y43         LUT6 (Prop_lut6_I5_O)        0.099     1.265 r  main_soclinux_ethmac_crc32_checker_crc_reg[27]_i_1/O
                         net (fo=1, routed)           0.000     1.265    main_soclinux_ethmac_crc32_checker_crc_next_reg[27]
    SLICE_X29Y43         FDSE                                         r  main_soclinux_ethmac_crc32_checker_crc_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                  IBUF                         0.000     0.000 r  eth_clocks_rx_IBUF_inst/O
                         net (fo=154, routed)         1.124     1.124    eth_rx_clk
    SLICE_X29Y43         FDSE                                         r  main_soclinux_ethmac_crc32_checker_crc_reg_reg[27]/C
                         clock pessimism             -0.154     0.970    
    SLICE_X29Y43         FDSE (Hold_fdse_C_D)         0.091     1.061    main_soclinux_ethmac_crc32_checker_crc_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.061    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 main_soclinux_ethmac_rx_converter_converter_demux_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_soclinux_ethmac_rx_converter_converter_strobe_all_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.209ns (50.565%)  route 0.204ns (49.435%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.139ns
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    0.073ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                  IBUF                         0.000     0.000 r  eth_clocks_rx_IBUF_inst/O
                         net (fo=154, routed)         0.983     0.983    eth_rx_clk
    SLICE_X12Y36         FDRE                                         r  main_soclinux_ethmac_rx_converter_converter_demux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y36         FDRE (Prop_fdre_C_Q)         0.164     1.147 r  main_soclinux_ethmac_rx_converter_converter_demux_reg[0]/Q
                         net (fo=7, routed)           0.204     1.351    main_soclinux_ethmac_rx_converter_converter_demux_reg_n_0_[0]
    SLICE_X12Y37         LUT6 (Prop_lut6_I4_O)        0.045     1.396 r  main_soclinux_ethmac_rx_converter_converter_strobe_all_i_1/O
                         net (fo=1, routed)           0.000     1.396    main_soclinux_ethmac_rx_converter_converter_strobe_all_i_1_n_0
    SLICE_X12Y37         FDRE                                         r  main_soclinux_ethmac_rx_converter_converter_strobe_all_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                  IBUF                         0.000     0.000 r  eth_clocks_rx_IBUF_inst/O
                         net (fo=154, routed)         1.139     1.139    eth_rx_clk
    SLICE_X12Y37         FDRE                                         r  main_soclinux_ethmac_rx_converter_converter_strobe_all_reg/C
                         clock pessimism             -0.073     1.066    
    SLICE_X12Y37         FDRE (Hold_fdre_C_D)         0.120     1.186    main_soclinux_ethmac_rx_converter_converter_strobe_all_reg
  -------------------------------------------------------------------
                         required time                         -1.186    
                         arrival time                           1.396    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 main_soclinux_ethmac_crc32_checker_crc_reg_reg[27]/C
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_soclinux_ethmac_crc32_checker_crc_reg_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.859%)  route 0.135ns (42.141%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.124ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                  IBUF                         0.000     0.000 r  eth_clocks_rx_IBUF_inst/O
                         net (fo=154, routed)         0.970     0.970    eth_rx_clk
    SLICE_X29Y43         FDSE                                         r  main_soclinux_ethmac_crc32_checker_crc_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDSE (Prop_fdse_C_Q)         0.141     1.111 r  main_soclinux_ethmac_crc32_checker_crc_reg_reg[27]/Q
                         net (fo=11, routed)          0.135     1.246    p_10_in
    SLICE_X28Y43         LUT6 (Prop_lut6_I2_O)        0.045     1.291 r  main_soclinux_ethmac_crc32_checker_crc_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     1.291    main_soclinux_ethmac_crc32_checker_crc_next_reg[11]
    SLICE_X28Y43         FDSE                                         r  main_soclinux_ethmac_crc32_checker_crc_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                  IBUF                         0.000     0.000 r  eth_clocks_rx_IBUF_inst/O
                         net (fo=154, routed)         1.124     1.124    eth_rx_clk
    SLICE_X28Y43         FDSE                                         r  main_soclinux_ethmac_crc32_checker_crc_reg_reg[11]/C
                         clock pessimism             -0.141     0.983    
    SLICE_X28Y43         FDSE (Hold_fdse_C_D)         0.092     1.075    main_soclinux_ethmac_crc32_checker_crc_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.075    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 main_soclinux_ethmac_crc32_checker_crc_reg_reg[27]/C
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_soclinux_ethmac_crc32_checker_crc_reg_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.711ns  (logic 0.186ns (26.164%)  route 0.525ns (73.836%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.404ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.044ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                  IBUF                         0.000     0.000 r  eth_clocks_rx_IBUF_inst/O
                         net (fo=154, routed)         0.970     0.970    eth_rx_clk
    SLICE_X29Y43         FDSE                                         r  main_soclinux_ethmac_crc32_checker_crc_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDSE (Prop_fdse_C_Q)         0.141     1.111 r  main_soclinux_ethmac_crc32_checker_crc_reg_reg[27]/Q
                         net (fo=11, routed)          0.525     1.636    p_10_in
    SLICE_X28Y41         LUT6 (Prop_lut6_I2_O)        0.045     1.681 r  main_soclinux_ethmac_crc32_checker_crc_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.681    main_soclinux_ethmac_crc32_checker_crc_next_reg[8]
    SLICE_X28Y41         FDSE                                         r  main_soclinux_ethmac_crc32_checker_crc_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                  IBUF                         0.000     0.000 r  eth_clocks_rx_IBUF_inst/O
                         net (fo=154, routed)         1.404     1.404    eth_rx_clk
    SLICE_X28Y41         FDSE                                         r  main_soclinux_ethmac_crc32_checker_crc_reg_reg[8]/C
                         clock pessimism             -0.044     1.360    
    SLICE_X28Y41         FDSE (Hold_fdse_C_D)         0.092     1.452    main_soclinux_ethmac_crc32_checker_crc_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.452    
                         arrival time                           1.681    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 main_soclinux_ethmac_crc32_checker_crc_reg_reg[26]/C
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_soclinux_ethmac_crc32_checker_crc_reg_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.186ns (25.115%)  route 0.555ns (74.885%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.425ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.044ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                  IBUF                         0.000     0.000 r  eth_clocks_rx_IBUF_inst/O
                         net (fo=154, routed)         0.970     0.970    eth_rx_clk
    SLICE_X28Y43         FDSE                                         r  main_soclinux_ethmac_crc32_checker_crc_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y43         FDSE (Prop_fdse_C_Q)         0.141     1.111 r  main_soclinux_ethmac_crc32_checker_crc_reg_reg[26]/Q
                         net (fo=7, routed)           0.555     1.665    p_8_in45_in
    SLICE_X28Y42         LUT6 (Prop_lut6_I3_O)        0.045     1.710 r  main_soclinux_ethmac_crc32_checker_crc_reg[7]_i_1/O
                         net (fo=2, routed)           0.000     1.710    main_soclinux_ethmac_crc32_checker_crc_next_reg[7]
    SLICE_X28Y42         FDSE                                         r  main_soclinux_ethmac_crc32_checker_crc_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                  IBUF                         0.000     0.000 r  eth_clocks_rx_IBUF_inst/O
                         net (fo=154, routed)         1.425     1.425    eth_rx_clk
    SLICE_X28Y42         FDSE                                         r  main_soclinux_ethmac_crc32_checker_crc_reg_reg[7]/C
                         clock pessimism             -0.044     1.381    
    SLICE_X28Y42         FDSE (Hold_fdse_C_D)         0.092     1.473    main_soclinux_ethmac_crc32_checker_crc_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.473    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 main_soclinux_ethmac_rx_cdc_graycounter0_q_binary_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_soclinux_ethmac_rx_cdc_graycounter0_q_binary_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.129ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.158ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                  IBUF                         0.000     0.000 r  eth_clocks_rx_IBUF_inst/O
                         net (fo=154, routed)         0.971     0.971    eth_rx_clk
    SLICE_X11Y35         FDRE                                         r  main_soclinux_ethmac_rx_cdc_graycounter0_q_binary_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y35         FDRE (Prop_fdre_C_Q)         0.141     1.112 r  main_soclinux_ethmac_rx_cdc_graycounter0_q_binary_reg[6]/Q
                         net (fo=2, routed)           0.156     1.268    main_soclinux_ethmac_rx_cdc_graycounter0_q_binary[6]
    SLICE_X11Y35         LUT3 (Prop_lut3_I0_O)        0.042     1.310 r  main_soclinux_ethmac_rx_cdc_graycounter0_q_binary[6]_i_1/O
                         net (fo=2, routed)           0.000     1.310    main_soclinux_ethmac_rx_cdc_graycounter0_q_next_binary[6]
    SLICE_X11Y35         FDRE                                         r  main_soclinux_ethmac_rx_cdc_graycounter0_q_binary_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                  IBUF                         0.000     0.000 r  eth_clocks_rx_IBUF_inst/O
                         net (fo=154, routed)         1.129     1.129    eth_rx_clk
    SLICE_X11Y35         FDRE                                         r  main_soclinux_ethmac_rx_cdc_graycounter0_q_binary_reg[6]/C
                         clock pessimism             -0.158     0.971    
    SLICE_X11Y35         FDRE (Hold_fdre_C_D)         0.101     1.072    main_soclinux_ethmac_rx_cdc_graycounter0_q_binary_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.072    
                         arrival time                           1.310    
  -------------------------------------------------------------------
                         slack                                  0.238    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_rx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { eth_clocks_rx_IBUF_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y7   storage_12_reg/CLKBWRCLK
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X10Y40  FDPE_14/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X10Y40  FDPE_15/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X28Y39  FSM_sequential_builder_liteethmaccrc32checker_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X28Y39  FSM_sequential_builder_liteethmaccrc32checker_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X28Y38  builder_liteethmacpreamblechecker_state_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X10Y34  builder_xilinxmultiregimpl7_regs0_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X9Y34   builder_xilinxmultiregimpl7_regs0_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X10Y34  builder_xilinxmultiregimpl7_regs0_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X6Y35   builder_xilinxmultiregimpl7_regs0_reg[3]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X14Y38  storage_10_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X14Y38  storage_10_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X14Y38  storage_10_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X14Y38  storage_10_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X14Y38  storage_10_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X14Y38  storage_10_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X14Y38  storage_10_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X14Y38  storage_10_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X14Y37  storage_10_reg_0_7_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X14Y37  storage_10_reg_0_7_6_7/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X14Y38  storage_10_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X14Y38  storage_10_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X14Y38  storage_10_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X14Y38  storage_10_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X14Y38  storage_10_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X14Y38  storage_10_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X14Y38  storage_10_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X14Y38  storage_10_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X14Y38  storage_10_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X14Y38  storage_10_reg_0_7_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  eth_tx_clk
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack       26.987ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.382ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.987ns  (required time - arrival time)
  Source:                 main_soclinux_ethmac_tx_cdc_graycounter1_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        11.518ns  (logic 2.171ns (18.848%)  route 9.347ns (81.152%))
  Logic Levels:           8  (LUT3=3 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.691ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.354ns = ( 42.354 - 40.000 ) 
    Source Clock Delay      (SCD):    3.352ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  eth_clocks_tx_IBUF_inst/O
                         net (fo=103, routed)         3.352     3.352    eth_tx_clk
    SLICE_X62Y40         FDRE                                         r  main_soclinux_ethmac_tx_cdc_graycounter1_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y40         FDRE (Prop_fdre_C_Q)         0.456     3.808 r  main_soclinux_ethmac_tx_cdc_graycounter1_q_reg[5]/Q
                         net (fo=2, routed)           1.005     4.813    main_soclinux_ethmac_tx_cdc_graycounter1_q[5]
    SLICE_X63Y40         LUT6 (Prop_lut6_I3_O)        0.124     4.937 f  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_7/O
                         net (fo=1, routed)           1.016     5.953    FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_7_n_0
    SLICE_X64Y39         LUT4 (Prop_lut4_I2_O)        0.124     6.077 f  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_6/O
                         net (fo=2, routed)           1.241     7.318    main_soclinux_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X60Y43         LUT3 (Prop_lut3_I0_O)        0.124     7.442 f  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_3/O
                         net (fo=5, routed)           0.959     8.401    main_soclinux_ethmac_padding_inserter_source_valid
    SLICE_X62Y45         LUT3 (Prop_lut3_I1_O)        0.153     8.554 f  FSM_sequential_builder_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           1.164     9.718    main_soclinux_ethmac_crc32_inserter_source_valid
    SLICE_X61Y46         LUT5 (Prop_lut5_I4_O)        0.357    10.075 r  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_4/O
                         net (fo=5, routed)           0.993    11.068    main_soclinux_ethmac_preamble_inserter_sink_ready
    SLICE_X61Y42         LUT6 (Prop_lut6_I1_O)        0.327    11.395 r  main_soclinux_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.247    12.642    main_soclinux_ethmac_tx_converter_converter_mux0
    SLICE_X61Y40         LUT3 (Prop_lut3_I0_O)        0.153    12.795 r  storage_11_reg_i_46/O
                         net (fo=9, routed)           0.669    13.464    main_soclinux_ethmac_tx_converter_converter_mux
    SLICE_X59Y40         LUT4 (Prop_lut4_I0_O)        0.353    13.817 r  storage_11_reg_i_5/O
                         net (fo=2, routed)           1.053    14.870    main_soclinux_ethmac_tx_cdc_graycounter1_q_next_binary[2]
    RAMB36_X2Y9          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    H16                  IBUF                         0.000    40.000 r  eth_clocks_tx_IBUF_inst/O
                         net (fo=103, routed)         2.354    42.354    eth_tx_clk
    RAMB36_X2Y9          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.307    42.661    
                         clock uncertainty           -0.035    42.626    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.768    41.858    storage_11_reg
  -------------------------------------------------------------------
                         required time                         41.858    
                         arrival time                         -14.870    
  -------------------------------------------------------------------
                         slack                                 26.987    

Slack (MET) :             27.111ns  (required time - arrival time)
  Source:                 main_soclinux_ethmac_tx_cdc_graycounter1_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        11.389ns  (logic 2.173ns (19.080%)  route 9.216ns (80.920%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.691ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.354ns = ( 42.354 - 40.000 ) 
    Source Clock Delay      (SCD):    3.352ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  eth_clocks_tx_IBUF_inst/O
                         net (fo=103, routed)         3.352     3.352    eth_tx_clk
    SLICE_X62Y40         FDRE                                         r  main_soclinux_ethmac_tx_cdc_graycounter1_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y40         FDRE (Prop_fdre_C_Q)         0.456     3.808 r  main_soclinux_ethmac_tx_cdc_graycounter1_q_reg[5]/Q
                         net (fo=2, routed)           1.005     4.813    main_soclinux_ethmac_tx_cdc_graycounter1_q[5]
    SLICE_X63Y40         LUT6 (Prop_lut6_I3_O)        0.124     4.937 f  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_7/O
                         net (fo=1, routed)           1.016     5.953    FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_7_n_0
    SLICE_X64Y39         LUT4 (Prop_lut4_I2_O)        0.124     6.077 f  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_6/O
                         net (fo=2, routed)           1.241     7.318    main_soclinux_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X60Y43         LUT3 (Prop_lut3_I0_O)        0.124     7.442 f  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_3/O
                         net (fo=5, routed)           0.959     8.401    main_soclinux_ethmac_padding_inserter_source_valid
    SLICE_X62Y45         LUT3 (Prop_lut3_I1_O)        0.153     8.554 f  FSM_sequential_builder_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           1.164     9.718    main_soclinux_ethmac_crc32_inserter_source_valid
    SLICE_X61Y46         LUT5 (Prop_lut5_I4_O)        0.357    10.075 r  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_4/O
                         net (fo=5, routed)           0.993    11.068    main_soclinux_ethmac_preamble_inserter_sink_ready
    SLICE_X61Y42         LUT6 (Prop_lut6_I1_O)        0.327    11.395 r  main_soclinux_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.247    12.642    main_soclinux_ethmac_tx_converter_converter_mux0
    SLICE_X61Y40         LUT3 (Prop_lut3_I0_O)        0.153    12.795 r  storage_11_reg_i_46/O
                         net (fo=9, routed)           0.674    13.469    main_soclinux_ethmac_tx_converter_converter_mux
    SLICE_X59Y40         LUT5 (Prop_lut5_I2_O)        0.355    13.824 r  storage_11_reg_i_4/O
                         net (fo=2, routed)           0.916    14.741    main_soclinux_ethmac_tx_cdc_graycounter1_q_next_binary[3]
    RAMB36_X2Y9          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    H16                  IBUF                         0.000    40.000 r  eth_clocks_tx_IBUF_inst/O
                         net (fo=103, routed)         2.354    42.354    eth_tx_clk
    RAMB36_X2Y9          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.307    42.661    
                         clock uncertainty           -0.035    42.626    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.774    41.852    storage_11_reg
  -------------------------------------------------------------------
                         required time                         41.852    
                         arrival time                         -14.741    
  -------------------------------------------------------------------
                         slack                                 27.111    

Slack (MET) :             27.116ns  (required time - arrival time)
  Source:                 main_soclinux_ethmac_tx_cdc_graycounter1_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        11.592ns  (logic 2.145ns (18.505%)  route 9.447ns (81.495%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.691ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.354ns = ( 42.354 - 40.000 ) 
    Source Clock Delay      (SCD):    3.352ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  eth_clocks_tx_IBUF_inst/O
                         net (fo=103, routed)         3.352     3.352    eth_tx_clk
    SLICE_X62Y40         FDRE                                         r  main_soclinux_ethmac_tx_cdc_graycounter1_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y40         FDRE (Prop_fdre_C_Q)         0.456     3.808 r  main_soclinux_ethmac_tx_cdc_graycounter1_q_reg[5]/Q
                         net (fo=2, routed)           1.005     4.813    main_soclinux_ethmac_tx_cdc_graycounter1_q[5]
    SLICE_X63Y40         LUT6 (Prop_lut6_I3_O)        0.124     4.937 f  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_7/O
                         net (fo=1, routed)           1.016     5.953    FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_7_n_0
    SLICE_X64Y39         LUT4 (Prop_lut4_I2_O)        0.124     6.077 f  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_6/O
                         net (fo=2, routed)           1.241     7.318    main_soclinux_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X60Y43         LUT3 (Prop_lut3_I0_O)        0.124     7.442 f  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_3/O
                         net (fo=5, routed)           0.959     8.401    main_soclinux_ethmac_padding_inserter_source_valid
    SLICE_X62Y45         LUT3 (Prop_lut3_I1_O)        0.153     8.554 f  FSM_sequential_builder_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           1.164     9.718    main_soclinux_ethmac_crc32_inserter_source_valid
    SLICE_X61Y46         LUT5 (Prop_lut5_I4_O)        0.357    10.075 r  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_4/O
                         net (fo=5, routed)           0.993    11.068    main_soclinux_ethmac_preamble_inserter_sink_ready
    SLICE_X61Y42         LUT6 (Prop_lut6_I1_O)        0.327    11.395 r  main_soclinux_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.247    12.642    main_soclinux_ethmac_tx_converter_converter_mux0
    SLICE_X61Y40         LUT3 (Prop_lut3_I0_O)        0.153    12.795 r  storage_11_reg_i_46/O
                         net (fo=9, routed)           0.705    13.500    main_soclinux_ethmac_tx_converter_converter_mux
    SLICE_X61Y40         LUT6 (Prop_lut6_I1_O)        0.327    13.827 r  storage_11_reg_i_3/O
                         net (fo=2, routed)           1.117    14.944    main_soclinux_ethmac_tx_cdc_graycounter1_q_next_binary[4]
    RAMB36_X2Y9          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    H16                  IBUF                         0.000    40.000 r  eth_clocks_tx_IBUF_inst/O
                         net (fo=103, routed)         2.354    42.354    eth_tx_clk
    RAMB36_X2Y9          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.307    42.661    
                         clock uncertainty           -0.035    42.626    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    42.060    storage_11_reg
  -------------------------------------------------------------------
                         required time                         42.060    
                         arrival time                         -14.944    
  -------------------------------------------------------------------
                         slack                                 27.116    

Slack (MET) :             27.235ns  (required time - arrival time)
  Source:                 main_soclinux_ethmac_tx_cdc_graycounter1_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        11.473ns  (logic 2.145ns (18.697%)  route 9.328ns (81.303%))
  Logic Levels:           8  (LUT3=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.691ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.354ns = ( 42.354 - 40.000 ) 
    Source Clock Delay      (SCD):    3.352ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  eth_clocks_tx_IBUF_inst/O
                         net (fo=103, routed)         3.352     3.352    eth_tx_clk
    SLICE_X62Y40         FDRE                                         r  main_soclinux_ethmac_tx_cdc_graycounter1_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y40         FDRE (Prop_fdre_C_Q)         0.456     3.808 r  main_soclinux_ethmac_tx_cdc_graycounter1_q_reg[5]/Q
                         net (fo=2, routed)           1.005     4.813    main_soclinux_ethmac_tx_cdc_graycounter1_q[5]
    SLICE_X63Y40         LUT6 (Prop_lut6_I3_O)        0.124     4.937 f  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_7/O
                         net (fo=1, routed)           1.016     5.953    FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_7_n_0
    SLICE_X64Y39         LUT4 (Prop_lut4_I2_O)        0.124     6.077 f  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_6/O
                         net (fo=2, routed)           1.241     7.318    main_soclinux_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X60Y43         LUT3 (Prop_lut3_I0_O)        0.124     7.442 f  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_3/O
                         net (fo=5, routed)           0.959     8.401    main_soclinux_ethmac_padding_inserter_source_valid
    SLICE_X62Y45         LUT3 (Prop_lut3_I1_O)        0.153     8.554 f  FSM_sequential_builder_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           1.164     9.718    main_soclinux_ethmac_crc32_inserter_source_valid
    SLICE_X61Y46         LUT5 (Prop_lut5_I4_O)        0.357    10.075 r  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_4/O
                         net (fo=5, routed)           0.993    11.068    main_soclinux_ethmac_preamble_inserter_sink_ready
    SLICE_X61Y42         LUT6 (Prop_lut6_I1_O)        0.327    11.395 r  main_soclinux_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.247    12.642    main_soclinux_ethmac_tx_converter_converter_mux0
    SLICE_X61Y40         LUT3 (Prop_lut3_I0_O)        0.153    12.795 r  storage_11_reg_i_46/O
                         net (fo=9, routed)           0.674    13.469    main_soclinux_ethmac_tx_converter_converter_mux
    SLICE_X59Y40         LUT3 (Prop_lut3_I1_O)        0.327    13.796 r  storage_11_reg_i_6/O
                         net (fo=2, routed)           1.029    14.825    main_soclinux_ethmac_tx_cdc_graycounter1_q_next_binary[1]
    RAMB36_X2Y9          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    H16                  IBUF                         0.000    40.000 r  eth_clocks_tx_IBUF_inst/O
                         net (fo=103, routed)         2.354    42.354    eth_tx_clk
    RAMB36_X2Y9          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.307    42.661    
                         clock uncertainty           -0.035    42.626    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    42.060    storage_11_reg
  -------------------------------------------------------------------
                         required time                         42.060    
                         arrival time                         -14.825    
  -------------------------------------------------------------------
                         slack                                 27.235    

Slack (MET) :             27.370ns  (required time - arrival time)
  Source:                 main_soclinux_ethmac_tx_cdc_graycounter1_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        11.337ns  (logic 1.913ns (16.873%)  route 9.424ns (83.127%))
  Logic Levels:           8  (LUT3=2 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.691ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.354ns = ( 42.354 - 40.000 ) 
    Source Clock Delay      (SCD):    3.352ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  eth_clocks_tx_IBUF_inst/O
                         net (fo=103, routed)         3.352     3.352    eth_tx_clk
    SLICE_X62Y40         FDRE                                         r  main_soclinux_ethmac_tx_cdc_graycounter1_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y40         FDRE (Prop_fdre_C_Q)         0.456     3.808 r  main_soclinux_ethmac_tx_cdc_graycounter1_q_reg[5]/Q
                         net (fo=2, routed)           1.005     4.813    main_soclinux_ethmac_tx_cdc_graycounter1_q[5]
    SLICE_X63Y40         LUT6 (Prop_lut6_I3_O)        0.124     4.937 f  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_7/O
                         net (fo=1, routed)           1.016     5.953    FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_7_n_0
    SLICE_X64Y39         LUT4 (Prop_lut4_I2_O)        0.124     6.077 f  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_6/O
                         net (fo=2, routed)           1.241     7.318    main_soclinux_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X60Y43         LUT3 (Prop_lut3_I0_O)        0.124     7.442 f  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_3/O
                         net (fo=5, routed)           0.959     8.401    main_soclinux_ethmac_padding_inserter_source_valid
    SLICE_X62Y45         LUT3 (Prop_lut3_I1_O)        0.153     8.554 f  FSM_sequential_builder_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           1.164     9.718    main_soclinux_ethmac_crc32_inserter_source_valid
    SLICE_X61Y46         LUT5 (Prop_lut5_I4_O)        0.357    10.075 r  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_4/O
                         net (fo=5, routed)           0.993    11.068    main_soclinux_ethmac_preamble_inserter_sink_ready
    SLICE_X61Y42         LUT6 (Prop_lut6_I1_O)        0.327    11.395 r  main_soclinux_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.247    12.642    main_soclinux_ethmac_tx_converter_converter_mux0
    SLICE_X61Y40         LUT5 (Prop_lut5_I2_O)        0.124    12.766 r  storage_11_reg_i_45/O
                         net (fo=4, routed)           0.672    13.438    storage_11_reg_i_45_n_0
    SLICE_X62Y40         LUT5 (Prop_lut5_I1_O)        0.124    13.562 r  storage_11_reg_i_2/O
                         net (fo=2, routed)           1.128    14.689    main_soclinux_ethmac_tx_cdc_graycounter1_q_next_binary[5]
    RAMB36_X2Y9          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    H16                  IBUF                         0.000    40.000 r  eth_clocks_tx_IBUF_inst/O
                         net (fo=103, routed)         2.354    42.354    eth_tx_clk
    RAMB36_X2Y9          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.307    42.661    
                         clock uncertainty           -0.035    42.626    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    42.060    storage_11_reg
  -------------------------------------------------------------------
                         required time                         42.060    
                         arrival time                         -14.689    
  -------------------------------------------------------------------
                         slack                                 27.370    

Slack (MET) :             27.381ns  (required time - arrival time)
  Source:                 main_soclinux_ethmac_tx_cdc_graycounter1_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        11.326ns  (logic 2.145ns (18.938%)  route 9.181ns (81.062%))
  Logic Levels:           8  (LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.691ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.354ns = ( 42.354 - 40.000 ) 
    Source Clock Delay      (SCD):    3.352ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  eth_clocks_tx_IBUF_inst/O
                         net (fo=103, routed)         3.352     3.352    eth_tx_clk
    SLICE_X62Y40         FDRE                                         r  main_soclinux_ethmac_tx_cdc_graycounter1_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y40         FDRE (Prop_fdre_C_Q)         0.456     3.808 r  main_soclinux_ethmac_tx_cdc_graycounter1_q_reg[5]/Q
                         net (fo=2, routed)           1.005     4.813    main_soclinux_ethmac_tx_cdc_graycounter1_q[5]
    SLICE_X63Y40         LUT6 (Prop_lut6_I3_O)        0.124     4.937 f  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_7/O
                         net (fo=1, routed)           1.016     5.953    FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_7_n_0
    SLICE_X64Y39         LUT4 (Prop_lut4_I2_O)        0.124     6.077 f  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_6/O
                         net (fo=2, routed)           1.241     7.318    main_soclinux_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X60Y43         LUT3 (Prop_lut3_I0_O)        0.124     7.442 f  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_3/O
                         net (fo=5, routed)           0.959     8.401    main_soclinux_ethmac_padding_inserter_source_valid
    SLICE_X62Y45         LUT3 (Prop_lut3_I1_O)        0.153     8.554 f  FSM_sequential_builder_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           1.164     9.718    main_soclinux_ethmac_crc32_inserter_source_valid
    SLICE_X61Y46         LUT5 (Prop_lut5_I4_O)        0.357    10.075 r  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_4/O
                         net (fo=5, routed)           0.993    11.068    main_soclinux_ethmac_preamble_inserter_sink_ready
    SLICE_X61Y42         LUT6 (Prop_lut6_I1_O)        0.327    11.395 r  main_soclinux_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.247    12.642    main_soclinux_ethmac_tx_converter_converter_mux0
    SLICE_X61Y40         LUT3 (Prop_lut3_I0_O)        0.153    12.795 r  storage_11_reg_i_46/O
                         net (fo=9, routed)           0.669    13.464    main_soclinux_ethmac_tx_converter_converter_mux
    SLICE_X59Y40         LUT2 (Prop_lut2_I1_O)        0.327    13.791 r  storage_11_reg_i_7/O
                         net (fo=2, routed)           0.887    14.678    main_soclinux_ethmac_tx_cdc_graycounter1_q_next_binary[0]
    RAMB36_X2Y9          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    H16                  IBUF                         0.000    40.000 r  eth_clocks_tx_IBUF_inst/O
                         net (fo=103, routed)         2.354    42.354    eth_tx_clk
    RAMB36_X2Y9          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.307    42.661    
                         clock uncertainty           -0.035    42.626    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    42.060    storage_11_reg
  -------------------------------------------------------------------
                         required time                         42.060    
                         arrival time                         -14.678    
  -------------------------------------------------------------------
                         slack                                 27.381    

Slack (MET) :             28.138ns  (required time - arrival time)
  Source:                 main_soclinux_ethmac_tx_cdc_graycounter1_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_soclinux_ethmac_tx_cdc_graycounter1_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        11.550ns  (logic 1.913ns (16.563%)  route 9.637ns (83.437%))
  Logic Levels:           8  (LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 42.830 - 40.000 ) 
    Source Clock Delay      (SCD):    3.352ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  eth_clocks_tx_IBUF_inst/O
                         net (fo=103, routed)         3.352     3.352    eth_tx_clk
    SLICE_X62Y40         FDRE                                         r  main_soclinux_ethmac_tx_cdc_graycounter1_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y40         FDRE (Prop_fdre_C_Q)         0.456     3.808 r  main_soclinux_ethmac_tx_cdc_graycounter1_q_reg[5]/Q
                         net (fo=2, routed)           1.005     4.813    main_soclinux_ethmac_tx_cdc_graycounter1_q[5]
    SLICE_X63Y40         LUT6 (Prop_lut6_I3_O)        0.124     4.937 f  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_7/O
                         net (fo=1, routed)           1.016     5.953    FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_7_n_0
    SLICE_X64Y39         LUT4 (Prop_lut4_I2_O)        0.124     6.077 f  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_6/O
                         net (fo=2, routed)           1.241     7.318    main_soclinux_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X60Y43         LUT3 (Prop_lut3_I0_O)        0.124     7.442 f  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_3/O
                         net (fo=5, routed)           0.959     8.401    main_soclinux_ethmac_padding_inserter_source_valid
    SLICE_X62Y45         LUT3 (Prop_lut3_I1_O)        0.153     8.554 f  FSM_sequential_builder_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           1.164     9.718    main_soclinux_ethmac_crc32_inserter_source_valid
    SLICE_X61Y46         LUT5 (Prop_lut5_I4_O)        0.357    10.075 r  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_4/O
                         net (fo=5, routed)           0.993    11.068    main_soclinux_ethmac_preamble_inserter_sink_ready
    SLICE_X61Y42         LUT6 (Prop_lut6_I1_O)        0.327    11.395 r  main_soclinux_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.247    12.642    main_soclinux_ethmac_tx_converter_converter_mux0
    SLICE_X61Y40         LUT5 (Prop_lut5_I2_O)        0.124    12.766 r  storage_11_reg_i_45/O
                         net (fo=4, routed)           1.030    13.796    storage_11_reg_i_45_n_0
    SLICE_X62Y40         LUT6 (Prop_lut6_I2_O)        0.124    13.920 r  main_soclinux_ethmac_tx_cdc_graycounter1_q[6]_i_1/O
                         net (fo=2, routed)           0.982    14.902    main_soclinux_ethmac_tx_cdc_graycounter1_q_next_binary__0[6]
    SLICE_X62Y39         FDRE                                         r  main_soclinux_ethmac_tx_cdc_graycounter1_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    H16                  IBUF                         0.000    40.000 r  eth_clocks_tx_IBUF_inst/O
                         net (fo=103, routed)         2.830    42.830    eth_tx_clk
    SLICE_X62Y39         FDRE                                         r  main_soclinux_ethmac_tx_cdc_graycounter1_q_reg[6]/C
                         clock pessimism              0.307    43.137    
                         clock uncertainty           -0.035    43.102    
    SLICE_X62Y39         FDRE (Setup_fdre_C_D)       -0.062    43.040    main_soclinux_ethmac_tx_cdc_graycounter1_q_reg[6]
  -------------------------------------------------------------------
                         required time                         43.040    
                         arrival time                         -14.902    
  -------------------------------------------------------------------
                         slack                                 28.138    

Slack (MET) :             28.157ns  (required time - arrival time)
  Source:                 main_soclinux_ethmac_tx_cdc_graycounter1_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_soclinux_ethmac_tx_cdc_graycounter1_q_binary_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        11.381ns  (logic 2.173ns (19.092%)  route 9.208ns (80.908%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.885ns = ( 42.885 - 40.000 ) 
    Source Clock Delay      (SCD):    3.352ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  eth_clocks_tx_IBUF_inst/O
                         net (fo=103, routed)         3.352     3.352    eth_tx_clk
    SLICE_X62Y40         FDRE                                         r  main_soclinux_ethmac_tx_cdc_graycounter1_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y40         FDRE (Prop_fdre_C_Q)         0.456     3.808 r  main_soclinux_ethmac_tx_cdc_graycounter1_q_reg[5]/Q
                         net (fo=2, routed)           1.005     4.813    main_soclinux_ethmac_tx_cdc_graycounter1_q[5]
    SLICE_X63Y40         LUT6 (Prop_lut6_I3_O)        0.124     4.937 f  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_7/O
                         net (fo=1, routed)           1.016     5.953    FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_7_n_0
    SLICE_X64Y39         LUT4 (Prop_lut4_I2_O)        0.124     6.077 f  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_6/O
                         net (fo=2, routed)           1.241     7.318    main_soclinux_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X60Y43         LUT3 (Prop_lut3_I0_O)        0.124     7.442 f  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_3/O
                         net (fo=5, routed)           0.959     8.401    main_soclinux_ethmac_padding_inserter_source_valid
    SLICE_X62Y45         LUT3 (Prop_lut3_I1_O)        0.153     8.554 f  FSM_sequential_builder_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           1.164     9.718    main_soclinux_ethmac_crc32_inserter_source_valid
    SLICE_X61Y46         LUT5 (Prop_lut5_I4_O)        0.357    10.075 r  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_4/O
                         net (fo=5, routed)           0.993    11.068    main_soclinux_ethmac_preamble_inserter_sink_ready
    SLICE_X61Y42         LUT6 (Prop_lut6_I1_O)        0.327    11.395 r  main_soclinux_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.247    12.642    main_soclinux_ethmac_tx_converter_converter_mux0
    SLICE_X61Y40         LUT3 (Prop_lut3_I0_O)        0.153    12.795 r  storage_11_reg_i_46/O
                         net (fo=9, routed)           0.674    13.469    main_soclinux_ethmac_tx_converter_converter_mux
    SLICE_X59Y40         LUT5 (Prop_lut5_I2_O)        0.355    13.824 r  storage_11_reg_i_4/O
                         net (fo=2, routed)           0.909    14.734    main_soclinux_ethmac_tx_cdc_graycounter1_q_next_binary[3]
    SLICE_X59Y40         FDRE                                         r  main_soclinux_ethmac_tx_cdc_graycounter1_q_binary_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    H16                  IBUF                         0.000    40.000 r  eth_clocks_tx_IBUF_inst/O
                         net (fo=103, routed)         2.885    42.885    eth_tx_clk
    SLICE_X59Y40         FDRE                                         r  main_soclinux_ethmac_tx_cdc_graycounter1_q_binary_reg[3]/C
                         clock pessimism              0.307    43.192    
                         clock uncertainty           -0.035    43.156    
    SLICE_X59Y40         FDRE (Setup_fdre_C_D)       -0.266    42.890    main_soclinux_ethmac_tx_cdc_graycounter1_q_binary_reg[3]
  -------------------------------------------------------------------
                         required time                         42.890    
                         arrival time                         -14.734    
  -------------------------------------------------------------------
                         slack                                 28.157    

Slack (MET) :             28.319ns  (required time - arrival time)
  Source:                 main_soclinux_ethmac_tx_cdc_graycounter1_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_soclinux_ethmac_tx_cdc_graycounter1_q_binary_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        11.481ns  (logic 2.145ns (18.683%)  route 9.336ns (81.317%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.873ns = ( 42.873 - 40.000 ) 
    Source Clock Delay      (SCD):    3.297ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  eth_clocks_tx_IBUF_inst/O
                         net (fo=103, routed)         3.297     3.297    eth_tx_clk
    SLICE_X62Y39         FDRE                                         r  main_soclinux_ethmac_tx_cdc_graycounter1_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y39         FDRE (Prop_fdre_C_Q)         0.456     3.753 r  main_soclinux_ethmac_tx_cdc_graycounter1_q_reg[3]/Q
                         net (fo=2, routed)           0.976     4.729    main_soclinux_ethmac_tx_cdc_graycounter1_q[3]
    SLICE_X63Y40         LUT6 (Prop_lut6_I0_O)        0.124     4.853 f  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_7/O
                         net (fo=1, routed)           1.016     5.869    FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_7_n_0
    SLICE_X64Y39         LUT4 (Prop_lut4_I2_O)        0.124     5.993 f  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_6/O
                         net (fo=2, routed)           1.241     7.234    main_soclinux_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X60Y43         LUT3 (Prop_lut3_I0_O)        0.124     7.358 f  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_3/O
                         net (fo=5, routed)           0.959     8.316    main_soclinux_ethmac_padding_inserter_source_valid
    SLICE_X62Y45         LUT3 (Prop_lut3_I1_O)        0.153     8.469 f  FSM_sequential_builder_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           1.164     9.634    main_soclinux_ethmac_crc32_inserter_source_valid
    SLICE_X61Y46         LUT5 (Prop_lut5_I4_O)        0.357     9.991 r  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_4/O
                         net (fo=5, routed)           0.993    10.984    main_soclinux_ethmac_preamble_inserter_sink_ready
    SLICE_X61Y42         LUT6 (Prop_lut6_I1_O)        0.327    11.311 r  main_soclinux_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.247    12.558    main_soclinux_ethmac_tx_converter_converter_mux0
    SLICE_X61Y40         LUT3 (Prop_lut3_I0_O)        0.153    12.711 r  storage_11_reg_i_46/O
                         net (fo=9, routed)           0.705    13.416    main_soclinux_ethmac_tx_converter_converter_mux
    SLICE_X61Y40         LUT6 (Prop_lut6_I1_O)        0.327    13.743 r  storage_11_reg_i_3/O
                         net (fo=2, routed)           1.035    14.778    main_soclinux_ethmac_tx_cdc_graycounter1_q_next_binary[4]
    SLICE_X62Y40         FDRE                                         r  main_soclinux_ethmac_tx_cdc_graycounter1_q_binary_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    H16                  IBUF                         0.000    40.000 r  eth_clocks_tx_IBUF_inst/O
                         net (fo=103, routed)         2.873    42.873    eth_tx_clk
    SLICE_X62Y40         FDRE                                         r  main_soclinux_ethmac_tx_cdc_graycounter1_q_binary_reg[4]/C
                         clock pessimism              0.307    43.180    
                         clock uncertainty           -0.035    43.145    
    SLICE_X62Y40         FDRE (Setup_fdre_C_D)       -0.047    43.098    main_soclinux_ethmac_tx_cdc_graycounter1_q_binary_reg[4]
  -------------------------------------------------------------------
                         required time                         43.098    
                         arrival time                         -14.778    
  -------------------------------------------------------------------
                         slack                                 28.319    

Slack (MET) :             28.489ns  (required time - arrival time)
  Source:                 main_soclinux_ethmac_tx_cdc_graycounter1_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_soclinux_ethmac_tx_cdc_graycounter1_q_binary_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        11.053ns  (logic 2.171ns (19.642%)  route 8.882ns (80.358%))
  Logic Levels:           8  (LUT3=3 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.885ns = ( 42.885 - 40.000 ) 
    Source Clock Delay      (SCD):    3.352ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  eth_clocks_tx_IBUF_inst/O
                         net (fo=103, routed)         3.352     3.352    eth_tx_clk
    SLICE_X62Y40         FDRE                                         r  main_soclinux_ethmac_tx_cdc_graycounter1_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y40         FDRE (Prop_fdre_C_Q)         0.456     3.808 r  main_soclinux_ethmac_tx_cdc_graycounter1_q_reg[5]/Q
                         net (fo=2, routed)           1.005     4.813    main_soclinux_ethmac_tx_cdc_graycounter1_q[5]
    SLICE_X63Y40         LUT6 (Prop_lut6_I3_O)        0.124     4.937 f  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_7/O
                         net (fo=1, routed)           1.016     5.953    FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_7_n_0
    SLICE_X64Y39         LUT4 (Prop_lut4_I2_O)        0.124     6.077 f  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_6/O
                         net (fo=2, routed)           1.241     7.318    main_soclinux_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X60Y43         LUT3 (Prop_lut3_I0_O)        0.124     7.442 f  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_3/O
                         net (fo=5, routed)           0.959     8.401    main_soclinux_ethmac_padding_inserter_source_valid
    SLICE_X62Y45         LUT3 (Prop_lut3_I1_O)        0.153     8.554 f  FSM_sequential_builder_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           1.164     9.718    main_soclinux_ethmac_crc32_inserter_source_valid
    SLICE_X61Y46         LUT5 (Prop_lut5_I4_O)        0.357    10.075 r  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_4/O
                         net (fo=5, routed)           0.993    11.068    main_soclinux_ethmac_preamble_inserter_sink_ready
    SLICE_X61Y42         LUT6 (Prop_lut6_I1_O)        0.327    11.395 r  main_soclinux_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.247    12.642    main_soclinux_ethmac_tx_converter_converter_mux0
    SLICE_X61Y40         LUT3 (Prop_lut3_I0_O)        0.153    12.795 r  storage_11_reg_i_46/O
                         net (fo=9, routed)           0.669    13.464    main_soclinux_ethmac_tx_converter_converter_mux
    SLICE_X59Y40         LUT4 (Prop_lut4_I0_O)        0.353    13.817 r  storage_11_reg_i_5/O
                         net (fo=2, routed)           0.588    14.405    main_soclinux_ethmac_tx_cdc_graycounter1_q_next_binary[2]
    SLICE_X59Y40         FDRE                                         r  main_soclinux_ethmac_tx_cdc_graycounter1_q_binary_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    H16                  IBUF                         0.000    40.000 r  eth_clocks_tx_IBUF_inst/O
                         net (fo=103, routed)         2.885    42.885    eth_tx_clk
    SLICE_X59Y40         FDRE                                         r  main_soclinux_ethmac_tx_cdc_graycounter1_q_binary_reg[2]/C
                         clock pessimism              0.307    43.192    
                         clock uncertainty           -0.035    43.156    
    SLICE_X59Y40         FDRE (Setup_fdre_C_D)       -0.263    42.893    main_soclinux_ethmac_tx_cdc_graycounter1_q_binary_reg[2]
  -------------------------------------------------------------------
                         required time                         42.893    
                         arrival time                         -14.405    
  -------------------------------------------------------------------
                         slack                                 28.489    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 main_soclinux_ethmac_crc32_inserter_reg_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_soclinux_ethmac_crc32_inserter_reg_reg[19]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.185ns (34.730%)  route 0.348ns (65.270%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.551ns
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    0.146ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  eth_clocks_tx_IBUF_inst/O
                         net (fo=103, routed)         1.361     1.361    eth_tx_clk
    SLICE_X61Y45         FDSE                                         r  main_soclinux_ethmac_crc32_inserter_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y45         FDSE (Prop_fdse_C_Q)         0.141     1.502 r  main_soclinux_ethmac_crc32_inserter_reg_reg[11]/Q
                         net (fo=2, routed)           0.348     1.850    p_26_in
    SLICE_X61Y44         LUT3 (Prop_lut3_I0_O)        0.044     1.894 r  main_soclinux_ethmac_crc32_inserter_reg[19]_i_1/O
                         net (fo=1, routed)           0.000     1.894    main_soclinux_ethmac_crc32_inserter_next_reg[19]
    SLICE_X61Y44         FDSE                                         r  main_soclinux_ethmac_crc32_inserter_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  eth_clocks_tx_IBUF_inst/O
                         net (fo=103, routed)         1.551     1.551    eth_tx_clk
    SLICE_X61Y44         FDSE                                         r  main_soclinux_ethmac_crc32_inserter_reg_reg[19]/C
                         clock pessimism             -0.146     1.405    
    SLICE_X61Y44         FDSE (Hold_fdse_C_D)         0.107     1.512    main_soclinux_ethmac_crc32_inserter_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.512    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 builder_liteethmacgap_state_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_soclinux_ethmac_tx_gap_inserter_counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.159%)  route 0.193ns (57.841%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.543ns
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    0.146ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  eth_clocks_tx_IBUF_inst/O
                         net (fo=103, routed)         1.454     1.454    eth_tx_clk
    SLICE_X63Y46         FDRE                                         r  builder_liteethmacgap_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y46         FDRE (Prop_fdre_C_Q)         0.141     1.595 r  builder_liteethmacgap_state_reg/Q
                         net (fo=20, routed)          0.193     1.789    builder_liteethmacgap_state
    SLICE_X63Y47         FDRE                                         r  main_soclinux_ethmac_tx_gap_inserter_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  eth_clocks_tx_IBUF_inst/O
                         net (fo=103, routed)         1.543     1.543    eth_tx_clk
    SLICE_X63Y47         FDRE                                         r  main_soclinux_ethmac_tx_gap_inserter_counter_reg[0]/C
                         clock pessimism             -0.146     1.397    
    SLICE_X63Y47         FDRE (Hold_fdre_C_CE)       -0.039     1.358    main_soclinux_ethmac_tx_gap_inserter_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.358    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 builder_liteethmacgap_state_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_soclinux_ethmac_tx_gap_inserter_counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.159%)  route 0.193ns (57.841%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.543ns
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    0.146ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  eth_clocks_tx_IBUF_inst/O
                         net (fo=103, routed)         1.454     1.454    eth_tx_clk
    SLICE_X63Y46         FDRE                                         r  builder_liteethmacgap_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y46         FDRE (Prop_fdre_C_Q)         0.141     1.595 r  builder_liteethmacgap_state_reg/Q
                         net (fo=20, routed)          0.193     1.789    builder_liteethmacgap_state
    SLICE_X63Y47         FDRE                                         r  main_soclinux_ethmac_tx_gap_inserter_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  eth_clocks_tx_IBUF_inst/O
                         net (fo=103, routed)         1.543     1.543    eth_tx_clk
    SLICE_X63Y47         FDRE                                         r  main_soclinux_ethmac_tx_gap_inserter_counter_reg[1]/C
                         clock pessimism             -0.146     1.397    
    SLICE_X63Y47         FDRE (Hold_fdre_C_CE)       -0.039     1.358    main_soclinux_ethmac_tx_gap_inserter_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.358    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 builder_liteethmacgap_state_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_soclinux_ethmac_tx_gap_inserter_counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.159%)  route 0.193ns (57.841%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.543ns
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    0.146ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  eth_clocks_tx_IBUF_inst/O
                         net (fo=103, routed)         1.454     1.454    eth_tx_clk
    SLICE_X63Y46         FDRE                                         r  builder_liteethmacgap_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y46         FDRE (Prop_fdre_C_Q)         0.141     1.595 r  builder_liteethmacgap_state_reg/Q
                         net (fo=20, routed)          0.193     1.789    builder_liteethmacgap_state
    SLICE_X63Y47         FDRE                                         r  main_soclinux_ethmac_tx_gap_inserter_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  eth_clocks_tx_IBUF_inst/O
                         net (fo=103, routed)         1.543     1.543    eth_tx_clk
    SLICE_X63Y47         FDRE                                         r  main_soclinux_ethmac_tx_gap_inserter_counter_reg[2]/C
                         clock pessimism             -0.146     1.397    
    SLICE_X63Y47         FDRE (Hold_fdre_C_CE)       -0.039     1.358    main_soclinux_ethmac_tx_gap_inserter_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.358    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 builder_liteethmacgap_state_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_soclinux_ethmac_tx_gap_inserter_counter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.159%)  route 0.193ns (57.841%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.543ns
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    0.146ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  eth_clocks_tx_IBUF_inst/O
                         net (fo=103, routed)         1.454     1.454    eth_tx_clk
    SLICE_X63Y46         FDRE                                         r  builder_liteethmacgap_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y46         FDRE (Prop_fdre_C_Q)         0.141     1.595 r  builder_liteethmacgap_state_reg/Q
                         net (fo=20, routed)          0.193     1.789    builder_liteethmacgap_state
    SLICE_X63Y47         FDRE                                         r  main_soclinux_ethmac_tx_gap_inserter_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  eth_clocks_tx_IBUF_inst/O
                         net (fo=103, routed)         1.543     1.543    eth_tx_clk
    SLICE_X63Y47         FDRE                                         r  main_soclinux_ethmac_tx_gap_inserter_counter_reg[3]/C
                         clock pessimism             -0.146     1.397    
    SLICE_X63Y47         FDRE (Hold_fdre_C_CE)       -0.039     1.358    main_soclinux_ethmac_tx_gap_inserter_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.358    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 main_soclinux_ethmac_tx_gap_inserter_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            builder_liteethmacgap_state_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.227ns (32.433%)  route 0.473ns (67.567%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.664ns
    Source Clock Delay      (SCD):    1.345ns
    Clock Pessimism Removal (CPR):    0.146ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  eth_clocks_tx_IBUF_inst/O
                         net (fo=103, routed)         1.345     1.345    eth_tx_clk
    SLICE_X63Y47         FDRE                                         r  main_soclinux_ethmac_tx_gap_inserter_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y47         FDRE (Prop_fdre_C_Q)         0.128     1.473 f  main_soclinux_ethmac_tx_gap_inserter_counter_reg[1]/Q
                         net (fo=4, routed)           0.473     1.946    main_soclinux_ethmac_tx_gap_inserter_counter_reg[1]
    SLICE_X63Y46         LUT6 (Prop_lut6_I3_O)        0.099     2.045 r  builder_liteethmacgap_state_i_1/O
                         net (fo=1, routed)           0.000     2.045    builder_liteethmacgap_state_i_1_n_0
    SLICE_X63Y46         FDRE                                         r  builder_liteethmacgap_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  eth_clocks_tx_IBUF_inst/O
                         net (fo=103, routed)         1.664     1.664    eth_tx_clk
    SLICE_X63Y46         FDRE                                         r  builder_liteethmacgap_state_reg/C
                         clock pessimism             -0.146     1.518    
    SLICE_X63Y46         FDRE (Hold_fdre_C_D)         0.091     1.609    builder_liteethmacgap_state_reg
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 builder_liteethmacgap_state_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_tx_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.248ns (50.791%)  route 0.240ns (49.209%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.520ns
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    0.146ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  eth_clocks_tx_IBUF_inst/O
                         net (fo=103, routed)         1.454     1.454    eth_tx_clk
    SLICE_X63Y46         FDRE                                         r  builder_liteethmacgap_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y46         FDRE (Prop_fdre_C_Q)         0.141     1.595 f  builder_liteethmacgap_state_reg/Q
                         net (fo=20, routed)          0.240     1.835    builder_liteethmacgap_state
    SLICE_X61Y46         LUT6 (Prop_lut6_I5_O)        0.045     1.880 r  eth_tx_data[0]_i_2/O
                         net (fo=1, routed)           0.000     1.880    eth_tx_data[0]_i_2_n_0
    SLICE_X61Y46         MUXF7 (Prop_muxf7_I0_O)      0.062     1.942 r  eth_tx_data_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.942    main_ethphy_liteethphymiitx_converter_source_payload_data[0]
    SLICE_X61Y46         FDRE                                         r  eth_tx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  eth_clocks_tx_IBUF_inst/O
                         net (fo=103, routed)         1.520     1.520    eth_tx_clk
    SLICE_X61Y46         FDRE                                         r  eth_tx_data_reg[0]/C
                         clock pessimism             -0.146     1.374    
    SLICE_X61Y46         FDRE (Hold_fdre_C_D)         0.105     1.479    eth_tx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.479    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 FSM_onehot_builder_liteethmaccrc32inserter_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_soclinux_ethmac_crc32_inserter_reg_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.186ns (32.015%)  route 0.395ns (67.985%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.677ns
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    0.160ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  eth_clocks_tx_IBUF_inst/O
                         net (fo=103, routed)         1.410     1.410    eth_tx_clk
    SLICE_X63Y45         FDRE                                         r  FSM_onehot_builder_liteethmaccrc32inserter_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.141     1.551 f  FSM_onehot_builder_liteethmaccrc32inserter_state_reg[1]/Q
                         net (fo=25, routed)          0.171     1.722    FSM_onehot_builder_liteethmaccrc32inserter_state_reg_n_0_[1]
    SLICE_X62Y45         LUT3 (Prop_lut3_I2_O)        0.045     1.767 r  main_soclinux_ethmac_crc32_inserter_reg[31]_i_1/O
                         net (fo=32, routed)          0.224     1.991    main_soclinux_ethmac_crc32_inserter_reg[31]_i_1_n_0
    SLICE_X63Y43         FDSE                                         r  main_soclinux_ethmac_crc32_inserter_reg_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  eth_clocks_tx_IBUF_inst/O
                         net (fo=103, routed)         1.677     1.677    eth_tx_clk
    SLICE_X63Y43         FDSE                                         r  main_soclinux_ethmac_crc32_inserter_reg_reg[10]/C
                         clock pessimism             -0.160     1.517    
    SLICE_X63Y43         FDSE (Hold_fdse_C_S)        -0.018     1.499    main_soclinux_ethmac_crc32_inserter_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.499    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 FSM_onehot_builder_liteethmaccrc32inserter_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_soclinux_ethmac_crc32_inserter_reg_reg[18]/S
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.186ns (32.015%)  route 0.395ns (67.985%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.677ns
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    0.160ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  eth_clocks_tx_IBUF_inst/O
                         net (fo=103, routed)         1.410     1.410    eth_tx_clk
    SLICE_X63Y45         FDRE                                         r  FSM_onehot_builder_liteethmaccrc32inserter_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.141     1.551 f  FSM_onehot_builder_liteethmaccrc32inserter_state_reg[1]/Q
                         net (fo=25, routed)          0.171     1.722    FSM_onehot_builder_liteethmaccrc32inserter_state_reg_n_0_[1]
    SLICE_X62Y45         LUT3 (Prop_lut3_I2_O)        0.045     1.767 r  main_soclinux_ethmac_crc32_inserter_reg[31]_i_1/O
                         net (fo=32, routed)          0.224     1.991    main_soclinux_ethmac_crc32_inserter_reg[31]_i_1_n_0
    SLICE_X63Y43         FDSE                                         r  main_soclinux_ethmac_crc32_inserter_reg_reg[18]/S
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  eth_clocks_tx_IBUF_inst/O
                         net (fo=103, routed)         1.677     1.677    eth_tx_clk
    SLICE_X63Y43         FDSE                                         r  main_soclinux_ethmac_crc32_inserter_reg_reg[18]/C
                         clock pessimism             -0.160     1.517    
    SLICE_X63Y43         FDSE (Hold_fdse_C_S)        -0.018     1.499    main_soclinux_ethmac_crc32_inserter_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.499    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 FSM_onehot_builder_liteethmaccrc32inserter_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_soclinux_ethmac_crc32_inserter_reg_reg[26]/S
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.186ns (32.015%)  route 0.395ns (67.985%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.677ns
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    0.160ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  eth_clocks_tx_IBUF_inst/O
                         net (fo=103, routed)         1.410     1.410    eth_tx_clk
    SLICE_X63Y45         FDRE                                         r  FSM_onehot_builder_liteethmaccrc32inserter_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.141     1.551 f  FSM_onehot_builder_liteethmaccrc32inserter_state_reg[1]/Q
                         net (fo=25, routed)          0.171     1.722    FSM_onehot_builder_liteethmaccrc32inserter_state_reg_n_0_[1]
    SLICE_X62Y45         LUT3 (Prop_lut3_I2_O)        0.045     1.767 r  main_soclinux_ethmac_crc32_inserter_reg[31]_i_1/O
                         net (fo=32, routed)          0.224     1.991    main_soclinux_ethmac_crc32_inserter_reg[31]_i_1_n_0
    SLICE_X63Y43         FDSE                                         r  main_soclinux_ethmac_crc32_inserter_reg_reg[26]/S
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  eth_clocks_tx_IBUF_inst/O
                         net (fo=103, routed)         1.677     1.677    eth_tx_clk
    SLICE_X63Y43         FDSE                                         r  main_soclinux_ethmac_crc32_inserter_reg_reg[26]/C
                         clock pessimism             -0.160     1.517    
    SLICE_X63Y43         FDSE (Hold_fdse_C_S)        -0.018     1.499    main_soclinux_ethmac_crc32_inserter_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.499    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.491    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_tx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { eth_clocks_tx_IBUF_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y9   storage_11_reg/CLKARDCLK
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X10Y41  FDPE_12/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X10Y41  FDPE_13/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X63Y45  FSM_onehot_builder_liteethmaccrc32inserter_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X63Y45  FSM_onehot_builder_liteethmaccrc32inserter_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X62Y46  FSM_sequential_builder_liteethmacpreambleinserter_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X62Y46  FSM_sequential_builder_liteethmacpreambleinserter_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X63Y46  builder_liteethmacgap_state_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X63Y42  builder_liteethmacpaddinginserter_state_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X61Y40  builder_xilinxmultiregimpl4_regs0_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X59Y39  builder_xilinxmultiregimpl4_regs0_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X59Y39  builder_xilinxmultiregimpl4_regs0_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X59Y39  builder_xilinxmultiregimpl4_regs1_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X59Y39  builder_xilinxmultiregimpl4_regs1_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y46  eth_tx_data_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y43  eth_tx_data_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y47  eth_tx_en_reg/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X63Y43  main_soclinux_ethmac_crc32_inserter_reg_reg[10]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X61Y44  main_soclinux_ethmac_crc32_inserter_reg_reg[15]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X59Y44  main_soclinux_ethmac_crc32_inserter_reg_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y45  FSM_onehot_builder_liteethmaccrc32inserter_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y45  FSM_onehot_builder_liteethmaccrc32inserter_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y45  eth_tx_data_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y42  main_soclinux_ethmac_crc32_inserter_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y42  main_soclinux_ethmac_tx_last_be_ongoing_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X10Y41  FDPE_12/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X10Y41  FDPE_12/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X10Y41  FDPE_13/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X10Y41  FDPE_13/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y45  FSM_onehot_builder_liteethmaccrc32inserter_state_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  main_crg_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        3.662ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.662ns  (required time - arrival time)
  Source:                 FDPE/Q
                            (internal pin)
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.862ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDPE                         0.000     0.000 r  FDPE/Q
                         net (fo=1, routed)           0.066     0.066    builder_xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X65Y30         FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     2.697    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.747 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     3.248    main_crg_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.274 r  BUFG/O
                         net (fo=7614, routed)        0.589     3.862    sys_clk
    SLICE_X65Y30         FDPE                                         r  FDPE_1/C
                         clock pessimism              0.000     3.862    
                         clock uncertainty           -0.129     3.733    
    SLICE_X65Y30         FDPE (Setup_fdpe_C_D)       -0.005     3.728    FDPE_1
  -------------------------------------------------------------------
                         required time                          3.728    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  3.662    





---------------------------------------------------------------------------------------------------
From Clock:  main_crg_clkout1
  To Clock:  main_crg_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        1.993ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.993ns  (required time - arrival time)
  Source:                 main_a7ddrphy_dq_i_data6_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_a7ddrphy_bitslip6_r_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_crg_clkout0 rise@10.000ns - main_crg_clkout1 rise@5.000ns)
  Data Path Delay:        2.408ns  (logic 0.419ns (17.400%)  route 1.989ns (82.600%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.867ns = ( 15.867 - 10.000 ) 
    Source Clock Delay      (SCD):    6.218ns = ( 11.218 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     7.742    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     7.830 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.655     9.485    main_crg_clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     9.581 r  BUFG_1/O
                         net (fo=144, routed)         1.636    11.218    sys2x_clk
    SLICE_X65Y37         FDRE                                         r  main_a7ddrphy_dq_i_data6_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y37         FDRE (Prop_fdre_C_Q)         0.419    11.637 r  main_a7ddrphy_dq_i_data6_reg[7]/Q
                         net (fo=2, routed)           1.989    13.626    main_a7ddrphy_dq_i_data6[7]
    SLICE_X65Y36         FDRE                                         r  main_a7ddrphy_bitslip6_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181    12.599    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.682 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    14.258    main_crg_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.349 r  BUFG/O
                         net (fo=7614, routed)        1.517    15.867    sys_clk
    SLICE_X65Y36         FDRE                                         r  main_a7ddrphy_bitslip6_r_reg[15]/C
                         clock pessimism              0.148    16.015    
                         clock uncertainty           -0.177    15.838    
    SLICE_X65Y36         FDRE (Setup_fdre_C_D)       -0.219    15.619    main_a7ddrphy_bitslip6_r_reg[15]
  -------------------------------------------------------------------
                         required time                         15.619    
                         arrival time                         -13.626    
  -------------------------------------------------------------------
                         slack                                  1.993    

Slack (MET) :             2.075ns  (required time - arrival time)
  Source:                 main_a7ddrphy_dq_i_data3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_a7ddrphy_bitslip3_r_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_crg_clkout0 rise@10.000ns - main_crg_clkout1 rise@5.000ns)
  Data Path Delay:        2.301ns  (logic 0.419ns (18.206%)  route 1.882ns (81.794%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.861ns = ( 15.861 - 10.000 ) 
    Source Clock Delay      (SCD):    6.217ns = ( 11.217 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     7.742    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     7.830 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.655     9.485    main_crg_clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     9.581 r  BUFG_1/O
                         net (fo=144, routed)         1.635    11.217    sys2x_clk
    SLICE_X65Y35         FDRE                                         r  main_a7ddrphy_dq_i_data3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y35         FDRE (Prop_fdre_C_Q)         0.419    11.636 r  main_a7ddrphy_dq_i_data3_reg[4]/Q
                         net (fo=2, routed)           1.882    13.518    main_a7ddrphy_dq_i_data3[4]
    SLICE_X65Y29         FDRE                                         r  main_a7ddrphy_bitslip3_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181    12.599    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.682 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    14.258    main_crg_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.349 r  BUFG/O
                         net (fo=7614, routed)        1.511    15.861    sys_clk
    SLICE_X65Y29         FDRE                                         r  main_a7ddrphy_bitslip3_r_reg[12]/C
                         clock pessimism              0.148    16.009    
                         clock uncertainty           -0.177    15.832    
    SLICE_X65Y29         FDRE (Setup_fdre_C_D)       -0.239    15.593    main_a7ddrphy_bitslip3_r_reg[12]
  -------------------------------------------------------------------
                         required time                         15.593    
                         arrival time                         -13.518    
  -------------------------------------------------------------------
                         slack                                  2.075    

Slack (MET) :             2.186ns  (required time - arrival time)
  Source:                 main_a7ddrphy_dq_i_data13_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_a7ddrphy_bitslip13_r_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_crg_clkout0 rise@10.000ns - main_crg_clkout1 rise@5.000ns)
  Data Path Delay:        2.197ns  (logic 0.419ns (19.072%)  route 1.778ns (80.928%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.867ns = ( 15.867 - 10.000 ) 
    Source Clock Delay      (SCD):    6.213ns = ( 11.213 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     7.742    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     7.830 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.655     9.485    main_crg_clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     9.581 r  BUFG_1/O
                         net (fo=144, routed)         1.631    11.213    sys2x_clk
    SLICE_X65Y17         FDRE                                         r  main_a7ddrphy_dq_i_data13_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y17         FDRE (Prop_fdre_C_Q)         0.419    11.632 r  main_a7ddrphy_dq_i_data13_reg[6]/Q
                         net (fo=2, routed)           1.778    13.410    main_a7ddrphy_dq_i_data13[6]
    SLICE_X65Y14         FDRE                                         r  main_a7ddrphy_bitslip13_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181    12.599    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.682 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    14.258    main_crg_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.349 r  BUFG/O
                         net (fo=7614, routed)        1.517    15.867    sys_clk
    SLICE_X65Y14         FDRE                                         r  main_a7ddrphy_bitslip13_r_reg[14]/C
                         clock pessimism              0.148    16.015    
                         clock uncertainty           -0.177    15.838    
    SLICE_X65Y14         FDRE (Setup_fdre_C_D)       -0.242    15.596    main_a7ddrphy_bitslip13_r_reg[14]
  -------------------------------------------------------------------
                         required time                         15.596    
                         arrival time                         -13.410    
  -------------------------------------------------------------------
                         slack                                  2.186    

Slack (MET) :             2.190ns  (required time - arrival time)
  Source:                 main_a7ddrphy_dq_i_data4_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_a7ddrphy_bitslip4_r_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_crg_clkout0 rise@10.000ns - main_crg_clkout1 rise@5.000ns)
  Data Path Delay:        2.168ns  (logic 0.419ns (19.327%)  route 1.749ns (80.673%))
  Logic Levels:           0  
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.863ns = ( 15.863 - 10.000 ) 
    Source Clock Delay      (SCD):    6.220ns = ( 11.220 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     7.742    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     7.830 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.655     9.485    main_crg_clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     9.581 r  BUFG_1/O
                         net (fo=144, routed)         1.638    11.220    sys2x_clk
    SLICE_X65Y40         FDRE                                         r  main_a7ddrphy_dq_i_data4_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y40         FDRE (Prop_fdre_C_Q)         0.419    11.639 r  main_a7ddrphy_dq_i_data4_reg[7]/Q
                         net (fo=2, routed)           1.749    13.388    main_a7ddrphy_dq_i_data4[7]
    SLICE_X58Y32         FDRE                                         r  main_a7ddrphy_bitslip4_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181    12.599    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.682 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    14.258    main_crg_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.349 r  BUFG/O
                         net (fo=7614, routed)        1.513    15.863    sys_clk
    SLICE_X58Y32         FDRE                                         r  main_a7ddrphy_bitslip4_r_reg[15]/C
                         clock pessimism              0.148    16.011    
                         clock uncertainty           -0.177    15.834    
    SLICE_X58Y32         FDRE (Setup_fdre_C_D)       -0.256    15.578    main_a7ddrphy_bitslip4_r_reg[15]
  -------------------------------------------------------------------
                         required time                         15.578    
                         arrival time                         -13.388    
  -------------------------------------------------------------------
                         slack                                  2.190    

Slack (MET) :             2.269ns  (required time - arrival time)
  Source:                 main_a7ddrphy_dq_i_data5_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_a7ddrphy_bitslip5_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_crg_clkout0 rise@10.000ns - main_crg_clkout1 rise@5.000ns)
  Data Path Delay:        2.118ns  (logic 0.419ns (19.787%)  route 1.699ns (80.213%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.865ns = ( 15.865 - 10.000 ) 
    Source Clock Delay      (SCD):    6.215ns = ( 11.215 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     7.742    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     7.830 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.655     9.485    main_crg_clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     9.581 r  BUFG_1/O
                         net (fo=144, routed)         1.633    11.215    sys2x_clk
    SLICE_X65Y34         FDRE                                         r  main_a7ddrphy_dq_i_data5_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y34         FDRE (Prop_fdre_C_Q)         0.419    11.634 r  main_a7ddrphy_dq_i_data5_reg[1]/Q
                         net (fo=1, routed)           1.699    13.332    main_a7ddrphy_dq_i_data5[1]
    SLICE_X65Y33         FDRE                                         r  main_a7ddrphy_bitslip5_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181    12.599    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.682 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    14.258    main_crg_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.349 r  BUFG/O
                         net (fo=7614, routed)        1.515    15.865    sys_clk
    SLICE_X65Y33         FDRE                                         r  main_a7ddrphy_bitslip5_r_reg[9]/C
                         clock pessimism              0.148    16.013    
                         clock uncertainty           -0.177    15.836    
    SLICE_X65Y33         FDRE (Setup_fdre_C_D)       -0.234    15.602    main_a7ddrphy_bitslip5_r_reg[9]
  -------------------------------------------------------------------
                         required time                         15.602    
                         arrival time                         -13.332    
  -------------------------------------------------------------------
                         slack                                  2.269    

Slack (MET) :             2.278ns  (required time - arrival time)
  Source:                 main_a7ddrphy_dq_i_data13_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_a7ddrphy_bitslip13_r_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_crg_clkout0 rise@10.000ns - main_crg_clkout1 rise@5.000ns)
  Data Path Delay:        2.286ns  (logic 0.456ns (19.950%)  route 1.830ns (80.050%))
  Logic Levels:           0  
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.868ns = ( 15.868 - 10.000 ) 
    Source Clock Delay      (SCD):    6.208ns = ( 11.208 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     7.742    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     7.830 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.655     9.485    main_crg_clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     9.581 r  BUFG_1/O
                         net (fo=144, routed)         1.626    11.208    sys2x_clk
    SLICE_X65Y21         FDRE                                         r  main_a7ddrphy_dq_i_data13_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDRE (Prop_fdre_C_Q)         0.456    11.664 r  main_a7ddrphy_dq_i_data13_reg[7]/Q
                         net (fo=2, routed)           1.830    13.494    main_a7ddrphy_dq_i_data13[7]
    SLICE_X65Y12         FDRE                                         r  main_a7ddrphy_bitslip13_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181    12.599    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.682 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    14.258    main_crg_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.349 r  BUFG/O
                         net (fo=7614, routed)        1.518    15.868    sys_clk
    SLICE_X65Y12         FDRE                                         r  main_a7ddrphy_bitslip13_r_reg[15]/C
                         clock pessimism              0.148    16.016    
                         clock uncertainty           -0.177    15.839    
    SLICE_X65Y12         FDRE (Setup_fdre_C_D)       -0.067    15.772    main_a7ddrphy_bitslip13_r_reg[15]
  -------------------------------------------------------------------
                         required time                         15.772    
                         arrival time                         -13.494    
  -------------------------------------------------------------------
                         slack                                  2.278    

Slack (MET) :             2.310ns  (required time - arrival time)
  Source:                 main_a7ddrphy_dq_i_data8_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_a7ddrphy_bitslip8_r_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_crg_clkout0 rise@10.000ns - main_crg_clkout1 rise@5.000ns)
  Data Path Delay:        2.248ns  (logic 0.456ns (20.289%)  route 1.792ns (79.711%))
  Logic Levels:           0  
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.872ns = ( 15.872 - 10.000 ) 
    Source Clock Delay      (SCD):    6.204ns = ( 11.204 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     7.742    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     7.830 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.655     9.485    main_crg_clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     9.581 r  BUFG_1/O
                         net (fo=144, routed)         1.622    11.204    sys2x_clk
    SLICE_X65Y23         FDRE                                         r  main_a7ddrphy_dq_i_data8_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.456    11.660 r  main_a7ddrphy_dq_i_data8_reg[7]/Q
                         net (fo=2, routed)           1.792    13.451    main_a7ddrphy_dq_i_data8[7]
    SLICE_X65Y6          FDRE                                         r  main_a7ddrphy_bitslip8_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181    12.599    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.682 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    14.258    main_crg_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.349 r  BUFG/O
                         net (fo=7614, routed)        1.522    15.872    sys_clk
    SLICE_X65Y6          FDRE                                         r  main_a7ddrphy_bitslip8_r_reg[15]/C
                         clock pessimism              0.148    16.020    
                         clock uncertainty           -0.177    15.843    
    SLICE_X65Y6          FDRE (Setup_fdre_C_D)       -0.081    15.762    main_a7ddrphy_bitslip8_r_reg[15]
  -------------------------------------------------------------------
                         required time                         15.762    
                         arrival time                         -13.451    
  -------------------------------------------------------------------
                         slack                                  2.310    

Slack (MET) :             2.313ns  (required time - arrival time)
  Source:                 main_a7ddrphy_dq_i_data9_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_a7ddrphy_bitslip9_r_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_crg_clkout0 rise@10.000ns - main_crg_clkout1 rise@5.000ns)
  Data Path Delay:        2.242ns  (logic 0.518ns (23.108%)  route 1.724ns (76.892%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.869ns = ( 15.869 - 10.000 ) 
    Source Clock Delay      (SCD):    6.218ns = ( 11.218 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     7.742    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     7.830 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.655     9.485    main_crg_clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     9.581 r  BUFG_1/O
                         net (fo=144, routed)         1.636    11.218    sys2x_clk
    SLICE_X64Y12         FDRE                                         r  main_a7ddrphy_dq_i_data9_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y12         FDRE (Prop_fdre_C_Q)         0.518    11.736 r  main_a7ddrphy_dq_i_data9_reg[7]/Q
                         net (fo=2, routed)           1.724    13.459    main_a7ddrphy_dq_i_data9[7]
    SLICE_X61Y9          FDRE                                         r  main_a7ddrphy_bitslip9_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181    12.599    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.682 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    14.258    main_crg_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.349 r  BUFG/O
                         net (fo=7614, routed)        1.519    15.869    sys_clk
    SLICE_X61Y9          FDRE                                         r  main_a7ddrphy_bitslip9_r_reg[15]/C
                         clock pessimism              0.148    16.017    
                         clock uncertainty           -0.177    15.840    
    SLICE_X61Y9          FDRE (Setup_fdre_C_D)       -0.067    15.773    main_a7ddrphy_bitslip9_r_reg[15]
  -------------------------------------------------------------------
                         required time                         15.773    
                         arrival time                         -13.459    
  -------------------------------------------------------------------
                         slack                                  2.313    

Slack (MET) :             2.317ns  (required time - arrival time)
  Source:                 main_a7ddrphy_dq_i_data12_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_a7ddrphy_bitslip12_r_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_crg_clkout0 rise@10.000ns - main_crg_clkout1 rise@5.000ns)
  Data Path Delay:        2.248ns  (logic 0.456ns (20.287%)  route 1.792ns (79.713%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.858ns = ( 15.858 - 10.000 ) 
    Source Clock Delay      (SCD):    6.217ns = ( 11.217 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     7.742    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     7.830 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.655     9.485    main_crg_clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     9.581 r  BUFG_1/O
                         net (fo=144, routed)         1.635    11.217    sys2x_clk
    SLICE_X65Y35         FDRE                                         r  main_a7ddrphy_dq_i_data12_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y35         FDRE (Prop_fdre_C_Q)         0.456    11.673 r  main_a7ddrphy_dq_i_data12_reg[6]/Q
                         net (fo=2, routed)           1.792    13.465    main_a7ddrphy_dq_i_data12[6]
    SLICE_X64Y27         FDRE                                         r  main_a7ddrphy_bitslip12_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181    12.599    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.682 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    14.258    main_crg_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.349 r  BUFG/O
                         net (fo=7614, routed)        1.508    15.858    sys_clk
    SLICE_X64Y27         FDRE                                         r  main_a7ddrphy_bitslip12_r_reg[14]/C
                         clock pessimism              0.148    16.006    
                         clock uncertainty           -0.177    15.829    
    SLICE_X64Y27         FDRE (Setup_fdre_C_D)       -0.047    15.782    main_a7ddrphy_bitslip12_r_reg[14]
  -------------------------------------------------------------------
                         required time                         15.782    
                         arrival time                         -13.465    
  -------------------------------------------------------------------
                         slack                                  2.317    

Slack (MET) :             2.324ns  (required time - arrival time)
  Source:                 main_a7ddrphy_dq_i_data11_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_a7ddrphy_bitslip11_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_crg_clkout0 rise@10.000ns - main_crg_clkout1 rise@5.000ns)
  Data Path Delay:        2.034ns  (logic 0.419ns (20.595%)  route 1.615ns (79.405%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.865ns = ( 15.865 - 10.000 ) 
    Source Clock Delay      (SCD):    6.213ns = ( 11.213 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     7.742    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     7.830 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.655     9.485    main_crg_clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     9.581 r  BUFG_1/O
                         net (fo=144, routed)         1.631    11.213    sys2x_clk
    SLICE_X65Y17         FDRE                                         r  main_a7ddrphy_dq_i_data11_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y17         FDRE (Prop_fdre_C_Q)         0.419    11.632 r  main_a7ddrphy_dq_i_data11_reg[3]/Q
                         net (fo=1, routed)           1.615    13.247    main_a7ddrphy_dq_i_data11[3]
    SLICE_X65Y16         FDRE                                         r  main_a7ddrphy_bitslip11_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181    12.599    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.682 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    14.258    main_crg_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.349 r  BUFG/O
                         net (fo=7614, routed)        1.515    15.865    sys_clk
    SLICE_X65Y16         FDRE                                         r  main_a7ddrphy_bitslip11_r_reg[11]/C
                         clock pessimism              0.148    16.013    
                         clock uncertainty           -0.177    15.836    
    SLICE_X65Y16         FDRE (Setup_fdre_C_D)       -0.265    15.571    main_a7ddrphy_bitslip11_r_reg[11]
  -------------------------------------------------------------------
                         required time                         15.571    
                         arrival time                         -13.247    
  -------------------------------------------------------------------
                         slack                                  2.324    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 main_a7ddrphy_dq_i_data2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_a7ddrphy_bitslip2_r_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout1 rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.141ns (21.353%)  route 0.519ns (78.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.403ns
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.747 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.501     1.248    main_crg_clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_1/O
                         net (fo=144, routed)         0.597     1.870    sys2x_clk
    SLICE_X65Y46         FDRE                                         r  main_a7ddrphy_dq_i_data2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y46         FDRE (Prop_fdre_C_Q)         0.141     2.011 r  main_a7ddrphy_dq_i_data2_reg[5]/Q
                         net (fo=2, routed)           0.519     2.531    main_a7ddrphy_dq_i_data2[5]
    SLICE_X60Y24         FDRE                                         r  main_a7ddrphy_bitslip2_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.979 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     1.524    main_crg_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG/O
                         net (fo=7614, routed)        0.850     2.403    sys_clk
    SLICE_X60Y24         FDRE                                         r  main_a7ddrphy_bitslip2_r_reg[13]/C
                         clock pessimism             -0.232     2.171    
                         clock uncertainty            0.177     2.348    
    SLICE_X60Y24         FDRE (Hold_fdre_C_D)         0.052     2.400    main_a7ddrphy_bitslip2_r_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.400    
                         arrival time                           2.531    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 main_a7ddrphy_dq_i_data2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_a7ddrphy_bitslip2_r_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout1 rise@0.000ns)
  Data Path Delay:        0.686ns  (logic 0.141ns (20.548%)  route 0.545ns (79.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.403ns
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.747 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.501     1.248    main_crg_clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_1/O
                         net (fo=144, routed)         0.597     1.870    sys2x_clk
    SLICE_X65Y46         FDRE                                         r  main_a7ddrphy_dq_i_data2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y46         FDRE (Prop_fdre_C_Q)         0.141     2.011 r  main_a7ddrphy_dq_i_data2_reg[4]/Q
                         net (fo=2, routed)           0.545     2.557    main_a7ddrphy_dq_i_data2[4]
    SLICE_X61Y25         FDRE                                         r  main_a7ddrphy_bitslip2_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.979 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     1.524    main_crg_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG/O
                         net (fo=7614, routed)        0.850     2.403    sys_clk
    SLICE_X61Y25         FDRE                                         r  main_a7ddrphy_bitslip2_r_reg[12]/C
                         clock pessimism             -0.232     2.171    
                         clock uncertainty            0.177     2.348    
    SLICE_X61Y25         FDRE (Hold_fdre_C_D)         0.070     2.418    main_a7ddrphy_bitslip2_r_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.418    
                         arrival time                           2.557    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 main_a7ddrphy_dq_i_data10_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_a7ddrphy_bitslip10_r_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout1 rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.141ns (20.350%)  route 0.552ns (79.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.747 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.501     1.248    main_crg_clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_1/O
                         net (fo=144, routed)         0.593     1.866    sys2x_clk
    SLICE_X65Y34         FDRE                                         r  main_a7ddrphy_dq_i_data10_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y34         FDRE (Prop_fdre_C_Q)         0.141     2.007 r  main_a7ddrphy_dq_i_data10_reg[5]/Q
                         net (fo=2, routed)           0.552     2.559    main_a7ddrphy_dq_i_data10[5]
    SLICE_X62Y22         FDRE                                         r  main_a7ddrphy_bitslip10_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.979 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     1.524    main_crg_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG/O
                         net (fo=7614, routed)        0.855     2.408    sys_clk
    SLICE_X62Y22         FDRE                                         r  main_a7ddrphy_bitslip10_r_reg[13]/C
                         clock pessimism             -0.232     2.176    
                         clock uncertainty            0.177     2.353    
    SLICE_X62Y22         FDRE (Hold_fdre_C_D)         0.061     2.414    main_a7ddrphy_bitslip10_r_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.414    
                         arrival time                           2.559    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 main_a7ddrphy_dq_i_data0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_a7ddrphy_bitslip0_r_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout1 rise@0.000ns)
  Data Path Delay:        0.711ns  (logic 0.141ns (19.825%)  route 0.570ns (80.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.414ns
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.747 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.501     1.248    main_crg_clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_1/O
                         net (fo=144, routed)         0.596     1.869    sys2x_clk
    SLICE_X65Y40         FDRE                                         r  main_a7ddrphy_dq_i_data0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y40         FDRE (Prop_fdre_C_Q)         0.141     2.010 r  main_a7ddrphy_dq_i_data0_reg[6]/Q
                         net (fo=2, routed)           0.570     2.581    main_a7ddrphy_dq_i_data0[6]
    SLICE_X63Y16         FDRE                                         r  main_a7ddrphy_bitslip0_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.979 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     1.524    main_crg_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG/O
                         net (fo=7614, routed)        0.861     2.414    sys_clk
    SLICE_X63Y16         FDRE                                         r  main_a7ddrphy_bitslip0_r_reg[14]/C
                         clock pessimism             -0.232     2.182    
                         clock uncertainty            0.177     2.359    
    SLICE_X63Y16         FDRE (Hold_fdre_C_D)         0.066     2.425    main_a7ddrphy_bitslip0_r_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.425    
                         arrival time                           2.581    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 main_a7ddrphy_dq_i_data6_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_a7ddrphy_bitslip6_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout1 rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.141ns (19.318%)  route 0.589ns (80.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.747 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.501     1.248    main_crg_clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_1/O
                         net (fo=144, routed)         0.594     1.867    sys2x_clk
    SLICE_X63Y37         FDRE                                         r  main_a7ddrphy_dq_i_data6_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y37         FDRE (Prop_fdre_C_Q)         0.141     2.008 r  main_a7ddrphy_dq_i_data6_reg[0]/Q
                         net (fo=1, routed)           0.589     2.597    main_a7ddrphy_dq_i_data6[0]
    SLICE_X63Y36         FDRE                                         r  main_a7ddrphy_bitslip6_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.979 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     1.524    main_crg_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG/O
                         net (fo=7614, routed)        0.863     2.416    sys_clk
    SLICE_X63Y36         FDRE                                         r  main_a7ddrphy_bitslip6_r_reg[8]/C
                         clock pessimism             -0.232     2.184    
                         clock uncertainty            0.177     2.361    
    SLICE_X63Y36         FDRE (Hold_fdre_C_D)         0.072     2.433    main_a7ddrphy_bitslip6_r_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.433    
                         arrival time                           2.597    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 main_a7ddrphy_dq_i_data1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_a7ddrphy_bitslip1_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout1 rise@0.000ns)
  Data Path Delay:        0.727ns  (logic 0.164ns (22.543%)  route 0.563ns (77.457%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.747 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.501     1.248    main_crg_clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_1/O
                         net (fo=144, routed)         0.587     1.860    sys2x_clk
    SLICE_X64Y22         FDRE                                         r  main_a7ddrphy_dq_i_data1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164     2.024 r  main_a7ddrphy_dq_i_data1_reg[2]/Q
                         net (fo=1, routed)           0.563     2.588    main_a7ddrphy_dq_i_data1[2]
    SLICE_X63Y22         FDRE                                         r  main_a7ddrphy_bitslip1_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.979 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     1.524    main_crg_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG/O
                         net (fo=7614, routed)        0.855     2.408    sys_clk
    SLICE_X63Y22         FDRE                                         r  main_a7ddrphy_bitslip1_r_reg[10]/C
                         clock pessimism             -0.232     2.176    
                         clock uncertainty            0.177     2.353    
    SLICE_X63Y22         FDRE (Hold_fdre_C_D)         0.070     2.423    main_a7ddrphy_bitslip1_r_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.423    
                         arrival time                           2.588    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 main_a7ddrphy_dq_i_data13_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_a7ddrphy_bitslip13_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout1 rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.164ns (22.219%)  route 0.574ns (77.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.747 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.501     1.248    main_crg_clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_1/O
                         net (fo=144, routed)         0.593     1.866    sys2x_clk
    SLICE_X64Y14         FDRE                                         r  main_a7ddrphy_dq_i_data13_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y14         FDRE (Prop_fdre_C_Q)         0.164     2.030 r  main_a7ddrphy_dq_i_data13_reg[2]/Q
                         net (fo=1, routed)           0.574     2.604    main_a7ddrphy_dq_i_data13[2]
    SLICE_X64Y13         FDRE                                         r  main_a7ddrphy_bitslip13_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.979 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     1.524    main_crg_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG/O
                         net (fo=7614, routed)        0.863     2.416    sys_clk
    SLICE_X64Y13         FDRE                                         r  main_a7ddrphy_bitslip13_r_reg[10]/C
                         clock pessimism             -0.232     2.184    
                         clock uncertainty            0.177     2.361    
    SLICE_X64Y13         FDRE (Hold_fdre_C_D)         0.076     2.437    main_a7ddrphy_bitslip13_r_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.437    
                         arrival time                           2.604    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 main_a7ddrphy_dq_i_data1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_a7ddrphy_bitslip1_r_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout1 rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.141ns (19.534%)  route 0.581ns (80.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.747 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.501     1.248    main_crg_clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_1/O
                         net (fo=144, routed)         0.597     1.870    sys2x_clk
    SLICE_X65Y45         FDRE                                         r  main_a7ddrphy_dq_i_data1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45         FDRE (Prop_fdre_C_Q)         0.141     2.011 r  main_a7ddrphy_dq_i_data1_reg[4]/Q
                         net (fo=2, routed)           0.581     2.592    main_a7ddrphy_dq_i_data1[4]
    SLICE_X62Y22         FDRE                                         r  main_a7ddrphy_bitslip1_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.979 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     1.524    main_crg_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG/O
                         net (fo=7614, routed)        0.855     2.408    sys_clk
    SLICE_X62Y22         FDRE                                         r  main_a7ddrphy_bitslip1_r_reg[12]/C
                         clock pessimism             -0.232     2.176    
                         clock uncertainty            0.177     2.353    
    SLICE_X62Y22         FDRE (Hold_fdre_C_D)         0.070     2.423    main_a7ddrphy_bitslip1_r_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.423    
                         arrival time                           2.592    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 main_a7ddrphy_dq_i_data15_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_a7ddrphy_bitslip15_r_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout1 rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.148ns (21.659%)  route 0.535ns (78.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.747 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.501     1.248    main_crg_clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_1/O
                         net (fo=144, routed)         0.589     1.862    sys2x_clk
    SLICE_X64Y19         FDRE                                         r  main_a7ddrphy_dq_i_data15_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.148     2.010 r  main_a7ddrphy_dq_i_data15_reg[7]/Q
                         net (fo=2, routed)           0.535     2.546    main_a7ddrphy_dq_i_data15[7]
    SLICE_X62Y18         FDRE                                         r  main_a7ddrphy_bitslip15_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.979 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     1.524    main_crg_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG/O
                         net (fo=7614, routed)        0.859     2.412    sys_clk
    SLICE_X62Y18         FDRE                                         r  main_a7ddrphy_bitslip15_r_reg[15]/C
                         clock pessimism             -0.232     2.180    
                         clock uncertainty            0.177     2.357    
    SLICE_X62Y18         FDRE (Hold_fdre_C_D)         0.017     2.374    main_a7ddrphy_bitslip15_r_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.374    
                         arrival time                           2.546    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 main_a7ddrphy_dq_i_data3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_a7ddrphy_bitslip3_r_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout1 rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.128ns (19.004%)  route 0.546ns (80.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.410ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.747 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.501     1.248    main_crg_clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_1/O
                         net (fo=144, routed)         0.593     1.866    sys2x_clk
    SLICE_X65Y35         FDRE                                         r  main_a7ddrphy_dq_i_data3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y35         FDRE (Prop_fdre_C_Q)         0.128     1.994 r  main_a7ddrphy_dq_i_data3_reg[5]/Q
                         net (fo=2, routed)           0.546     2.540    main_a7ddrphy_dq_i_data3[5]
    SLICE_X63Y29         FDRE                                         r  main_a7ddrphy_bitslip3_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.979 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     1.524    main_crg_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG/O
                         net (fo=7614, routed)        0.857     2.410    sys_clk
    SLICE_X63Y29         FDRE                                         r  main_a7ddrphy_bitslip3_r_reg[13]/C
                         clock pessimism             -0.232     2.178    
                         clock uncertainty            0.177     2.355    
    SLICE_X63Y29         FDRE (Hold_fdre_C_D)         0.013     2.368    main_a7ddrphy_bitslip3_r_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.368    
                         arrival time                           2.540    
  -------------------------------------------------------------------
                         slack                                  0.172    





---------------------------------------------------------------------------------------------------
From Clock:  main_crg_clkout0
  To Clock:  main_crg_clkout1

Setup :            0  Failing Endpoints,  Worst Slack        0.458ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.727ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.458ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ISERDESE2_6/RST
                            (rising edge-triggered cell ISERDESE2 clocked by main_crg_clkout1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_crg_clkout1 rise@5.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        3.482ns  (logic 0.419ns (12.032%)  route 3.063ns (87.968%))
  Logic Levels:           0  
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.871ns = ( 10.871 - 5.000 ) 
    Source Clock Delay      (SCD):    6.210ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.830 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     4.485    main_crg_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG/O
                         net (fo=7614, routed)        1.628     6.210    sys_clk
    SLICE_X65Y30         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDPE (Prop_fdpe_C_Q)         0.419     6.629 r  FDPE_1/Q
                         net (fo=2611, routed)        3.063     9.692    sys_rst
    ILOGIC_X1Y39         ISERDESE2                                    r  ISERDESE2_6/RST
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.599    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.682 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.576     9.258    main_crg_clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_1/O
                         net (fo=144, routed)         1.521    10.871    sys2x_clk
    ILOGIC_X1Y39         ISERDESE2                                    r  ISERDESE2_6/CLKDIV
                         clock pessimism              0.148    11.019    
                         clock uncertainty           -0.177    10.842    
    ILOGIC_X1Y39         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.692    10.150    ISERDESE2_6
  -------------------------------------------------------------------
                         required time                         10.150    
                         arrival time                          -9.692    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.524ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ISERDESE2_1/RST
                            (rising edge-triggered cell ISERDESE2 clocked by main_crg_clkout1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_crg_clkout1 rise@5.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        3.418ns  (logic 0.419ns (12.258%)  route 2.999ns (87.742%))
  Logic Levels:           0  
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.873ns = ( 10.873 - 5.000 ) 
    Source Clock Delay      (SCD):    6.210ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.830 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     4.485    main_crg_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG/O
                         net (fo=7614, routed)        1.628     6.210    sys_clk
    SLICE_X65Y30         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDPE (Prop_fdpe_C_Q)         0.419     6.629 r  FDPE_1/Q
                         net (fo=2611, routed)        2.999     9.628    sys_rst
    ILOGIC_X1Y45         ISERDESE2                                    r  ISERDESE2_1/RST
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.599    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.682 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.576     9.258    main_crg_clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_1/O
                         net (fo=144, routed)         1.523    10.873    sys2x_clk
    ILOGIC_X1Y45         ISERDESE2                                    r  ISERDESE2_1/CLKDIV
                         clock pessimism              0.148    11.021    
                         clock uncertainty           -0.177    10.844    
    ILOGIC_X1Y45         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.692    10.152    ISERDESE2_1
  -------------------------------------------------------------------
                         required time                         10.152    
                         arrival time                          -9.628    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.529ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ISERDESE2_2/RST
                            (rising edge-triggered cell ISERDESE2 clocked by main_crg_clkout1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_crg_clkout1 rise@5.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        3.413ns  (logic 0.419ns (12.277%)  route 2.994ns (87.723%))
  Logic Levels:           0  
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.873ns = ( 10.873 - 5.000 ) 
    Source Clock Delay      (SCD):    6.210ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.830 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     4.485    main_crg_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG/O
                         net (fo=7614, routed)        1.628     6.210    sys_clk
    SLICE_X65Y30         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDPE (Prop_fdpe_C_Q)         0.419     6.629 r  FDPE_1/Q
                         net (fo=2611, routed)        2.994     9.623    sys_rst
    ILOGIC_X1Y46         ISERDESE2                                    r  ISERDESE2_2/RST
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.599    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.682 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.576     9.258    main_crg_clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_1/O
                         net (fo=144, routed)         1.523    10.873    sys2x_clk
    ILOGIC_X1Y46         ISERDESE2                                    r  ISERDESE2_2/CLKDIV
                         clock pessimism              0.148    11.021    
                         clock uncertainty           -0.177    10.844    
    ILOGIC_X1Y46         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.692    10.152    ISERDESE2_2
  -------------------------------------------------------------------
                         required time                         10.152    
                         arrival time                          -9.623    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.602ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ISERDESE2_3/RST
                            (rising edge-triggered cell ISERDESE2 clocked by main_crg_clkout1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_crg_clkout1 rise@5.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        3.337ns  (logic 0.419ns (12.558%)  route 2.918ns (87.442%))
  Logic Levels:           0  
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.870ns = ( 10.870 - 5.000 ) 
    Source Clock Delay      (SCD):    6.210ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.830 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     4.485    main_crg_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG/O
                         net (fo=7614, routed)        1.628     6.210    sys_clk
    SLICE_X65Y30         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDPE (Prop_fdpe_C_Q)         0.419     6.629 r  FDPE_1/Q
                         net (fo=2611, routed)        2.918     9.546    sys_rst
    ILOGIC_X1Y38         ISERDESE2                                    r  ISERDESE2_3/RST
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.599    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.682 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.576     9.258    main_crg_clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_1/O
                         net (fo=144, routed)         1.520    10.870    sys2x_clk
    ILOGIC_X1Y38         ISERDESE2                                    r  ISERDESE2_3/CLKDIV
                         clock pessimism              0.148    11.018    
                         clock uncertainty           -0.177    10.841    
    ILOGIC_X1Y38         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.692    10.149    ISERDESE2_3
  -------------------------------------------------------------------
                         required time                         10.149    
                         arrival time                          -9.546    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.720ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ISERDESE2_13/RST
                            (rising edge-triggered cell ISERDESE2 clocked by main_crg_clkout1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_crg_clkout1 rise@5.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        3.208ns  (logic 0.419ns (13.061%)  route 2.789ns (86.939%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.859ns = ( 10.859 - 5.000 ) 
    Source Clock Delay      (SCD):    6.210ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.830 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     4.485    main_crg_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG/O
                         net (fo=7614, routed)        1.628     6.210    sys_clk
    SLICE_X65Y30         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDPE (Prop_fdpe_C_Q)         0.419     6.629 r  FDPE_1/Q
                         net (fo=2611, routed)        2.789     9.418    sys_rst
    ILOGIC_X1Y27         ISERDESE2                                    r  ISERDESE2_13/RST
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.599    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.682 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.576     9.258    main_crg_clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_1/O
                         net (fo=144, routed)         1.509    10.859    sys2x_clk
    ILOGIC_X1Y27         ISERDESE2                                    r  ISERDESE2_13/CLKDIV
                         clock pessimism              0.148    11.007    
                         clock uncertainty           -0.177    10.830    
    ILOGIC_X1Y27         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.692    10.138    ISERDESE2_13
  -------------------------------------------------------------------
                         required time                         10.138    
                         arrival time                          -9.418    
  -------------------------------------------------------------------
                         slack                                  0.720    

Slack (MET) :             0.721ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ISERDESE2_9/RST
                            (rising edge-triggered cell ISERDESE2 clocked by main_crg_clkout1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_crg_clkout1 rise@5.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        3.206ns  (logic 0.419ns (13.070%)  route 2.787ns (86.930%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.858ns = ( 10.858 - 5.000 ) 
    Source Clock Delay      (SCD):    6.210ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.830 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     4.485    main_crg_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG/O
                         net (fo=7614, routed)        1.628     6.210    sys_clk
    SLICE_X65Y30         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDPE (Prop_fdpe_C_Q)         0.419     6.629 r  FDPE_1/Q
                         net (fo=2611, routed)        2.787     9.416    sys_rst
    ILOGIC_X1Y26         ISERDESE2                                    r  ISERDESE2_9/RST
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.599    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.682 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.576     9.258    main_crg_clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_1/O
                         net (fo=144, routed)         1.508    10.858    sys2x_clk
    ILOGIC_X1Y26         ISERDESE2                                    r  ISERDESE2_9/CLKDIV
                         clock pessimism              0.148    11.006    
                         clock uncertainty           -0.177    10.829    
    ILOGIC_X1Y26         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.692    10.137    ISERDESE2_9
  -------------------------------------------------------------------
                         required time                         10.137    
                         arrival time                          -9.416    
  -------------------------------------------------------------------
                         slack                                  0.721    

Slack (MET) :             0.836ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ISERDESE2/RST
                            (rising edge-triggered cell ISERDESE2 clocked by main_crg_clkout1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_crg_clkout1 rise@5.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        3.104ns  (logic 0.419ns (13.497%)  route 2.685ns (86.503%))
  Logic Levels:           0  
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.871ns = ( 10.871 - 5.000 ) 
    Source Clock Delay      (SCD):    6.210ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.830 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     4.485    main_crg_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG/O
                         net (fo=7614, routed)        1.628     6.210    sys_clk
    SLICE_X65Y30         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDPE (Prop_fdpe_C_Q)         0.419     6.629 r  FDPE_1/Q
                         net (fo=2611, routed)        2.685     9.314    sys_rst
    ILOGIC_X1Y40         ISERDESE2                                    r  ISERDESE2/RST
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.599    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.682 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.576     9.258    main_crg_clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_1/O
                         net (fo=144, routed)         1.521    10.871    sys2x_clk
    ILOGIC_X1Y40         ISERDESE2                                    r  ISERDESE2/CLKDIV
                         clock pessimism              0.148    11.019    
                         clock uncertainty           -0.177    10.842    
    ILOGIC_X1Y40         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.692    10.150    ISERDESE2
  -------------------------------------------------------------------
                         required time                         10.150    
                         arrival time                          -9.314    
  -------------------------------------------------------------------
                         slack                                  0.836    

Slack (MET) :             0.877ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ISERDESE2_15/RST
                            (rising edge-triggered cell ISERDESE2 clocked by main_crg_clkout1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_crg_clkout1 rise@5.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        3.053ns  (logic 0.419ns (13.723%)  route 2.634ns (86.277%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.861ns = ( 10.861 - 5.000 ) 
    Source Clock Delay      (SCD):    6.210ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.830 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     4.485    main_crg_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG/O
                         net (fo=7614, routed)        1.628     6.210    sys_clk
    SLICE_X65Y30         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDPE (Prop_fdpe_C_Q)         0.419     6.629 r  FDPE_1/Q
                         net (fo=2611, routed)        2.634     9.263    sys_rst
    ILOGIC_X1Y28         ISERDESE2                                    r  ISERDESE2_15/RST
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.599    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.682 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.576     9.258    main_crg_clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_1/O
                         net (fo=144, routed)         1.511    10.861    sys2x_clk
    ILOGIC_X1Y28         ISERDESE2                                    r  ISERDESE2_15/CLKDIV
                         clock pessimism              0.148    11.009    
                         clock uncertainty           -0.177    10.832    
    ILOGIC_X1Y28         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.692    10.140    ISERDESE2_15
  -------------------------------------------------------------------
                         required time                         10.140    
                         arrival time                          -9.263    
  -------------------------------------------------------------------
                         slack                                  0.877    

Slack (MET) :             0.877ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ISERDESE2_8/RST
                            (rising edge-triggered cell ISERDESE2 clocked by main_crg_clkout1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_crg_clkout1 rise@5.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        3.054ns  (logic 0.419ns (13.720%)  route 2.635ns (86.280%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.862ns = ( 10.862 - 5.000 ) 
    Source Clock Delay      (SCD):    6.210ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.830 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     4.485    main_crg_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG/O
                         net (fo=7614, routed)        1.628     6.210    sys_clk
    SLICE_X65Y30         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDPE (Prop_fdpe_C_Q)         0.419     6.629 r  FDPE_1/Q
                         net (fo=2611, routed)        2.635     9.264    sys_rst
    ILOGIC_X1Y29         ISERDESE2                                    r  ISERDESE2_8/RST
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.599    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.682 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.576     9.258    main_crg_clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_1/O
                         net (fo=144, routed)         1.512    10.862    sys2x_clk
    ILOGIC_X1Y29         ISERDESE2                                    r  ISERDESE2_8/CLKDIV
                         clock pessimism              0.148    11.010    
                         clock uncertainty           -0.177    10.833    
    ILOGIC_X1Y29         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.692    10.141    ISERDESE2_8
  -------------------------------------------------------------------
                         required time                         10.141    
                         arrival time                          -9.264    
  -------------------------------------------------------------------
                         slack                                  0.877    

Slack (MET) :             0.937ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ISERDESE2_5/RST
                            (rising edge-triggered cell ISERDESE2 clocked by main_crg_clkout1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_crg_clkout1 rise@5.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        3.006ns  (logic 0.419ns (13.938%)  route 2.587ns (86.062%))
  Logic Levels:           0  
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.874ns = ( 10.874 - 5.000 ) 
    Source Clock Delay      (SCD):    6.210ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.830 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     4.485    main_crg_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG/O
                         net (fo=7614, routed)        1.628     6.210    sys_clk
    SLICE_X65Y30         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDPE (Prop_fdpe_C_Q)         0.419     6.629 r  FDPE_1/Q
                         net (fo=2611, routed)        2.587     9.216    sys_rst
    ILOGIC_X1Y47         ISERDESE2                                    r  ISERDESE2_5/RST
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.599    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.682 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.576     9.258    main_crg_clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_1/O
                         net (fo=144, routed)         1.524    10.874    sys2x_clk
    ILOGIC_X1Y47         ISERDESE2                                    r  ISERDESE2_5/CLKDIV
                         clock pessimism              0.148    11.022    
                         clock uncertainty           -0.177    10.845    
    ILOGIC_X1Y47         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.692    10.153    ISERDESE2_5
  -------------------------------------------------------------------
                         required time                         10.153    
                         arrival time                          -9.216    
  -------------------------------------------------------------------
                         slack                                  0.937    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.727ns  (arrival time - required time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ISERDESE2_14/RST
                            (rising edge-triggered cell ISERDESE2 clocked by main_crg_clkout1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout1 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        1.066ns  (logic 0.128ns (12.004%)  route 0.938ns (87.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     1.248    main_crg_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG/O
                         net (fo=7614, routed)        0.589     1.862    sys_clk
    SLICE_X65Y30         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDPE (Prop_fdpe_C_Q)         0.128     1.990 r  FDPE_1/Q
                         net (fo=2611, routed)        0.938     2.929    sys_rst
    ILOGIC_X1Y33         ISERDESE2                                    r  ISERDESE2_14/RST
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.979 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.546     1.524    main_crg_clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_1/O
                         net (fo=144, routed)         0.864     2.417    sys2x_clk
    ILOGIC_X1Y33         ISERDESE2                                    r  ISERDESE2_14/CLKDIV
                         clock pessimism             -0.232     2.185    
                         clock uncertainty            0.177     2.362    
    ILOGIC_X1Y33         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.160     2.202    ISERDESE2_14
  -------------------------------------------------------------------
                         required time                         -2.202    
                         arrival time                           2.929    
  -------------------------------------------------------------------
                         slack                                  0.727    

Slack (MET) :             0.797ns  (arrival time - required time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ISERDESE2_10/RST
                            (rising edge-triggered cell ISERDESE2 clocked by main_crg_clkout1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout1 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        1.137ns  (logic 0.128ns (11.257%)  route 1.009ns (88.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     1.248    main_crg_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG/O
                         net (fo=7614, routed)        0.589     1.862    sys_clk
    SLICE_X65Y30         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDPE (Prop_fdpe_C_Q)         0.128     1.990 r  FDPE_1/Q
                         net (fo=2611, routed)        1.009     2.999    sys_rst
    ILOGIC_X1Y34         ISERDESE2                                    r  ISERDESE2_10/RST
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.979 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.546     1.524    main_crg_clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_1/O
                         net (fo=144, routed)         0.865     2.418    sys2x_clk
    ILOGIC_X1Y34         ISERDESE2                                    r  ISERDESE2_10/CLKDIV
                         clock pessimism             -0.232     2.186    
                         clock uncertainty            0.177     2.363    
    ILOGIC_X1Y34         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.160     2.203    ISERDESE2_10
  -------------------------------------------------------------------
                         required time                         -2.203    
                         arrival time                           2.999    
  -------------------------------------------------------------------
                         slack                                  0.797    

Slack (MET) :             0.842ns  (arrival time - required time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ISERDESE2_7/RST
                            (rising edge-triggered cell ISERDESE2 clocked by main_crg_clkout1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout1 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        1.188ns  (logic 0.128ns (10.778%)  route 1.060ns (89.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.423ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     1.248    main_crg_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG/O
                         net (fo=7614, routed)        0.589     1.862    sys_clk
    SLICE_X65Y30         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDPE (Prop_fdpe_C_Q)         0.128     1.990 r  FDPE_1/Q
                         net (fo=2611, routed)        1.060     3.050    sys_rst
    ILOGIC_X1Y41         ISERDESE2                                    r  ISERDESE2_7/RST
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.979 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.546     1.524    main_crg_clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_1/O
                         net (fo=144, routed)         0.870     2.423    sys2x_clk
    ILOGIC_X1Y41         ISERDESE2                                    r  ISERDESE2_7/CLKDIV
                         clock pessimism             -0.232     2.191    
                         clock uncertainty            0.177     2.368    
    ILOGIC_X1Y41         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.160     2.208    ISERDESE2_7
  -------------------------------------------------------------------
                         required time                         -2.208    
                         arrival time                           3.050    
  -------------------------------------------------------------------
                         slack                                  0.842    

Slack (MET) :             0.860ns  (arrival time - required time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ISERDESE2_11/RST
                            (rising edge-triggered cell ISERDESE2 clocked by main_crg_clkout1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout1 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        1.196ns  (logic 0.128ns (10.702%)  route 1.068ns (89.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.414ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     1.248    main_crg_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG/O
                         net (fo=7614, routed)        0.589     1.862    sys_clk
    SLICE_X65Y30         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDPE (Prop_fdpe_C_Q)         0.128     1.990 r  FDPE_1/Q
                         net (fo=2611, routed)        1.068     3.058    sys_rst
    ILOGIC_X1Y30         ISERDESE2                                    r  ISERDESE2_11/RST
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.979 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.546     1.524    main_crg_clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_1/O
                         net (fo=144, routed)         0.861     2.414    sys2x_clk
    ILOGIC_X1Y30         ISERDESE2                                    r  ISERDESE2_11/CLKDIV
                         clock pessimism             -0.232     2.182    
                         clock uncertainty            0.177     2.359    
    ILOGIC_X1Y30         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.160     2.199    ISERDESE2_11
  -------------------------------------------------------------------
                         required time                         -2.199    
                         arrival time                           3.058    
  -------------------------------------------------------------------
                         slack                                  0.860    

Slack (MET) :             0.866ns  (arrival time - required time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ISERDESE2_12/RST
                            (rising edge-triggered cell ISERDESE2 clocked by main_crg_clkout1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout1 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        1.208ns  (logic 0.128ns (10.598%)  route 1.080ns (89.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     1.248    main_crg_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG/O
                         net (fo=7614, routed)        0.589     1.862    sys_clk
    SLICE_X65Y30         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDPE (Prop_fdpe_C_Q)         0.128     1.990 r  FDPE_1/Q
                         net (fo=2611, routed)        1.080     3.070    sys_rst
    ILOGIC_X1Y35         ISERDESE2                                    r  ISERDESE2_12/RST
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.979 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.546     1.524    main_crg_clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_1/O
                         net (fo=144, routed)         0.866     2.419    sys2x_clk
    ILOGIC_X1Y35         ISERDESE2                                    r  ISERDESE2_12/CLKDIV
                         clock pessimism             -0.232     2.187    
                         clock uncertainty            0.177     2.364    
    ILOGIC_X1Y35         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.160     2.204    ISERDESE2_12
  -------------------------------------------------------------------
                         required time                         -2.204    
                         arrival time                           3.070    
  -------------------------------------------------------------------
                         slack                                  0.866    

Slack (MET) :             0.913ns  (arrival time - required time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ISERDESE2_5/RST
                            (rising edge-triggered cell ISERDESE2 clocked by main_crg_clkout1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout1 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        1.260ns  (logic 0.128ns (10.158%)  route 1.132ns (89.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.425ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     1.248    main_crg_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG/O
                         net (fo=7614, routed)        0.589     1.862    sys_clk
    SLICE_X65Y30         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDPE (Prop_fdpe_C_Q)         0.128     1.990 r  FDPE_1/Q
                         net (fo=2611, routed)        1.132     3.123    sys_rst
    ILOGIC_X1Y47         ISERDESE2                                    r  ISERDESE2_5/RST
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.979 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.546     1.524    main_crg_clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_1/O
                         net (fo=144, routed)         0.872     2.425    sys2x_clk
    ILOGIC_X1Y47         ISERDESE2                                    r  ISERDESE2_5/CLKDIV
                         clock pessimism             -0.232     2.193    
                         clock uncertainty            0.177     2.370    
    ILOGIC_X1Y47         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.160     2.210    ISERDESE2_5
  -------------------------------------------------------------------
                         required time                         -2.210    
                         arrival time                           3.123    
  -------------------------------------------------------------------
                         slack                                  0.913    

Slack (MET) :             0.913ns  (arrival time - required time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ISERDESE2_4/RST
                            (rising edge-triggered cell ISERDESE2 clocked by main_crg_clkout1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout1 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        1.258ns  (logic 0.128ns (10.173%)  route 1.130ns (89.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.423ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     1.248    main_crg_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG/O
                         net (fo=7614, routed)        0.589     1.862    sys_clk
    SLICE_X65Y30         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDPE (Prop_fdpe_C_Q)         0.128     1.990 r  FDPE_1/Q
                         net (fo=2611, routed)        1.130     3.121    sys_rst
    ILOGIC_X1Y42         ISERDESE2                                    r  ISERDESE2_4/RST
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.979 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.546     1.524    main_crg_clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_1/O
                         net (fo=144, routed)         0.870     2.423    sys2x_clk
    ILOGIC_X1Y42         ISERDESE2                                    r  ISERDESE2_4/CLKDIV
                         clock pessimism             -0.232     2.191    
                         clock uncertainty            0.177     2.368    
    ILOGIC_X1Y42         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.160     2.208    ISERDESE2_4
  -------------------------------------------------------------------
                         required time                         -2.208    
                         arrival time                           3.121    
  -------------------------------------------------------------------
                         slack                                  0.913    

Slack (MET) :             0.923ns  (arrival time - required time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ISERDESE2_8/RST
                            (rising edge-triggered cell ISERDESE2 clocked by main_crg_clkout1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout1 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        1.258ns  (logic 0.128ns (10.176%)  route 1.130ns (89.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.413ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     1.248    main_crg_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG/O
                         net (fo=7614, routed)        0.589     1.862    sys_clk
    SLICE_X65Y30         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDPE (Prop_fdpe_C_Q)         0.128     1.990 r  FDPE_1/Q
                         net (fo=2611, routed)        1.130     3.120    sys_rst
    ILOGIC_X1Y29         ISERDESE2                                    r  ISERDESE2_8/RST
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.979 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.546     1.524    main_crg_clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_1/O
                         net (fo=144, routed)         0.860     2.413    sys2x_clk
    ILOGIC_X1Y29         ISERDESE2                                    r  ISERDESE2_8/CLKDIV
                         clock pessimism             -0.232     2.181    
                         clock uncertainty            0.177     2.358    
    ILOGIC_X1Y29         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.160     2.198    ISERDESE2_8
  -------------------------------------------------------------------
                         required time                         -2.198    
                         arrival time                           3.120    
  -------------------------------------------------------------------
                         slack                                  0.923    

Slack (MET) :             0.932ns  (arrival time - required time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ISERDESE2_15/RST
                            (rising edge-triggered cell ISERDESE2 clocked by main_crg_clkout1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout1 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        1.266ns  (logic 0.128ns (10.109%)  route 1.138ns (89.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     1.248    main_crg_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG/O
                         net (fo=7614, routed)        0.589     1.862    sys_clk
    SLICE_X65Y30         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDPE (Prop_fdpe_C_Q)         0.128     1.990 r  FDPE_1/Q
                         net (fo=2611, routed)        1.138     3.129    sys_rst
    ILOGIC_X1Y28         ISERDESE2                                    r  ISERDESE2_15/RST
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.979 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.546     1.524    main_crg_clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_1/O
                         net (fo=144, routed)         0.859     2.412    sys2x_clk
    ILOGIC_X1Y28         ISERDESE2                                    r  ISERDESE2_15/CLKDIV
                         clock pessimism             -0.232     2.180    
                         clock uncertainty            0.177     2.357    
    ILOGIC_X1Y28         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.160     2.197    ISERDESE2_15
  -------------------------------------------------------------------
                         required time                         -2.197    
                         arrival time                           3.129    
  -------------------------------------------------------------------
                         slack                                  0.932    

Slack (MET) :             0.962ns  (arrival time - required time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ISERDESE2/RST
                            (rising edge-triggered cell ISERDESE2 clocked by main_crg_clkout1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout1 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        1.307ns  (logic 0.128ns (9.790%)  route 1.179ns (90.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.423ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     1.248    main_crg_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG/O
                         net (fo=7614, routed)        0.589     1.862    sys_clk
    SLICE_X65Y30         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDPE (Prop_fdpe_C_Q)         0.128     1.990 r  FDPE_1/Q
                         net (fo=2611, routed)        1.179     3.170    sys_rst
    ILOGIC_X1Y40         ISERDESE2                                    r  ISERDESE2/RST
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.979 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.546     1.524    main_crg_clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_1/O
                         net (fo=144, routed)         0.870     2.423    sys2x_clk
    ILOGIC_X1Y40         ISERDESE2                                    r  ISERDESE2/CLKDIV
                         clock pessimism             -0.232     2.191    
                         clock uncertainty            0.177     2.368    
    ILOGIC_X1Y40         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.160     2.208    ISERDESE2
  -------------------------------------------------------------------
                         required time                         -2.208    
                         arrival time                           3.170    
  -------------------------------------------------------------------
                         slack                                  0.962    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  main_crg_clkout4

Setup :            0  Failing Endpoints,  Worst Slack        3.663ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.663ns  (required time - arrival time)
  Source:                 FDPE_8/Q
                            (internal pin)
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout4
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDPE                         0.000     0.000 r  FDPE_8/Q
                         net (fo=1, routed)           0.066     0.066    builder_xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X65Y26         FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     2.697    main_crg_clkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.747 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     3.248    main_crg_clkout4
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     3.274 r  BUFG_4/O
                         net (fo=8, routed)           0.585     3.858    clk200_clk
    SLICE_X65Y26         FDPE                                         r  FDPE_9/C
                         clock pessimism              0.000     3.858    
                         clock uncertainty           -0.125     3.734    
    SLICE_X65Y26         FDPE (Setup_fdpe_C_D)       -0.005     3.729    FDPE_9
  -------------------------------------------------------------------
                         required time                          3.729    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  3.663    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.778ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.778ns  (required time - arrival time)
  Source:                 FDPE_14/Q
                            (internal pin)
  Destination:            FDPE_15/D
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.904ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.904ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDPE                         0.000     0.000 r  FDPE_14/Q
                         net (fo=1, routed)           0.066     0.066    builder_xilinxasyncresetsynchronizerimpl7_rst_meta
    SLICE_X10Y40         FDPE                                         r  FDPE_15/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    F15                  IBUF                         0.000     2.000 r  eth_clocks_rx_IBUF_inst/O
                         net (fo=154, routed)         0.904     2.904    eth_rx_clk
    SLICE_X10Y40         FDPE                                         r  FDPE_15/C
                         clock pessimism              0.000     2.904    
                         clock uncertainty           -0.025     2.879    
    SLICE_X10Y40         FDPE (Setup_fdpe_C_D)       -0.035     2.844    FDPE_15
  -------------------------------------------------------------------
                         required time                          2.844    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.778    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.776ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.776ns  (required time - arrival time)
  Source:                 FDPE_12/Q
                            (internal pin)
  Destination:            FDPE_13/D
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         FDPE                         0.000     0.000 r  FDPE_12/Q
                         net (fo=1, routed)           0.066     0.066    builder_xilinxasyncresetsynchronizerimpl6_rst_meta
    SLICE_X10Y41         FDPE                                         r  FDPE_13/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    H16                  IBUF                         0.000     2.000 r  eth_clocks_tx_IBUF_inst/O
                         net (fo=103, routed)         0.902     2.902    eth_tx_clk
    SLICE_X10Y41         FDPE                                         r  FDPE_13/C
                         clock pessimism              0.000     2.902    
                         clock uncertainty           -0.025     2.877    
    SLICE_X10Y41         FDPE (Setup_fdpe_C_D)       -0.035     2.842    FDPE_13
  -------------------------------------------------------------------
                         required time                          2.842    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.776    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

-----------+------------------+---------+-------+---------------+---------+---------------+---------+------------------+
Reference  | Input            | IO Reg  | Delay |     Setup(ns) | Process |      Hold(ns) | Process | Internal         |
Clock      | Port             | Type    | Type  | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock            |
-----------+------------------+---------+-------+---------------+---------+---------------+---------+------------------+
clk100     | cpu_reset        | FDPE    | -     |    -0.187 (r) | FAST    |     2.539 (r) | SLOW    | main_crg_clkout0 |
clk100     | eth_mdio         | FDRE    | -     |    -0.041 (r) | FAST    |     2.614 (r) | SLOW    | main_crg_clkout0 |
clk100     | i2c0_sda         | FDRE    | -     |    -0.097 (r) | FAST    |     2.787 (r) | SLOW    | main_crg_clkout0 |
clk100     | serial_rx        | FDRE    | -     |     0.938 (r) | FAST    |     1.008 (r) | SLOW    | main_crg_clkout0 |
clk100     | spi_miso         | FDRE    | -     |     0.307 (r) | FAST    |     2.141 (r) | SLOW    | main_crg_clkout0 |
clk100     | spiflash4x_dq[0] | FDRE    | -     |    -0.293 (r) | FAST    |     3.055 (r) | SLOW    | main_crg_clkout0 |
clk100     | spiflash4x_dq[1] | FDRE    | -     |     0.068 (r) | FAST    |     3.147 (r) | SLOW    | main_crg_clkout0 |
clk100     | spiflash4x_dq[2] | FDRE    | -     |    -0.367 (r) | FAST    |     3.189 (r) | SLOW    | main_crg_clkout0 |
clk100     | spiflash4x_dq[3] | FDRE    | -     |    -0.327 (r) | FAST    |     3.134 (r) | SLOW    | main_crg_clkout0 |
clk100     | user_sw0         | FDRE    | -     |     1.367 (r) | FAST    |     0.348 (r) | SLOW    | main_crg_clkout0 |
clk100     | user_sw1         | FDRE    | -     |     0.793 (r) | FAST    |     1.271 (r) | SLOW    | main_crg_clkout0 |
clk100     | user_sw2         | FDRE    | -     |     1.233 (r) | FAST    |     0.474 (r) | SLOW    | main_crg_clkout0 |
clk100     | user_sw3         | FDRE    | -     |     0.629 (r) | FAST    |     1.494 (r) | SLOW    | main_crg_clkout0 |
clk100     | cpu_reset        | FDPE    | -     |     0.188 (r) | FAST    |     1.969 (r) | SLOW    | main_crg_clkout4 |
eth_rx_clk | eth_rx_data[0]   | FDRE    | -     |     1.640 (r) | SLOW    |     0.075 (r) | FAST    |                  |
eth_rx_clk | eth_rx_data[1]   | FDRE    | -     |     1.843 (r) | SLOW    |    -0.005 (r) | FAST    |                  |
eth_rx_clk | eth_rx_data[2]   | FDRE    | -     |     1.676 (r) | SLOW    |     0.065 (r) | FAST    |                  |
eth_rx_clk | eth_rx_data[3]   | FDRE    | -     |     1.766 (r) | SLOW    |     0.029 (r) | FAST    |                  |
eth_rx_clk | eth_rx_dv        | FDRE    | -     |     2.942 (r) | SLOW    |     0.156 (r) | FAST    |                  |
-----------+------------------+---------+-------+---------------+---------+---------------+---------+------------------+


Output Ports Clock-to-out

-----------+------------------+----------------+-------+----------------+---------+----------------+---------+------------------+
Reference  | Output           | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal         |
Clock      | Port             | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock            |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+------------------+
clk100     | ddram_dq[0]      | FDRE           | -     |     12.345 (r) | SLOW    |      3.345 (r) | FAST    | main_crg_clkout0 |
clk100     | ddram_dq[1]      | FDRE           | -     |     12.548 (r) | SLOW    |      3.458 (r) | FAST    | main_crg_clkout0 |
clk100     | ddram_dq[2]      | FDRE           | -     |     12.557 (r) | SLOW    |      3.445 (r) | FAST    | main_crg_clkout0 |
clk100     | ddram_dq[3]      | FDRE           | -     |     12.462 (r) | SLOW    |      3.407 (r) | FAST    | main_crg_clkout0 |
clk100     | ddram_dq[4]      | FDRE           | -     |     12.645 (r) | SLOW    |      3.478 (r) | FAST    | main_crg_clkout0 |
clk100     | ddram_dq[5]      | FDRE           | -     |     12.697 (r) | SLOW    |      3.516 (r) | FAST    | main_crg_clkout0 |
clk100     | ddram_dq[6]      | FDRE           | -     |     12.175 (r) | SLOW    |      3.302 (r) | FAST    | main_crg_clkout0 |
clk100     | ddram_dq[7]      | FDRE           | -     |     12.495 (r) | SLOW    |      3.413 (r) | FAST    | main_crg_clkout0 |
clk100     | ddram_dq[8]      | FDRE           | -     |     11.509 (r) | SLOW    |      3.053 (r) | FAST    | main_crg_clkout0 |
clk100     | ddram_dq[9]      | FDRE           | -     |     11.358 (r) | SLOW    |      2.956 (r) | FAST    | main_crg_clkout0 |
clk100     | ddram_dq[10]     | FDRE           | -     |     11.882 (r) | SLOW    |      3.198 (r) | FAST    | main_crg_clkout0 |
clk100     | ddram_dq[11]     | FDRE           | -     |     11.658 (r) | SLOW    |      3.113 (r) | FAST    | main_crg_clkout0 |
clk100     | ddram_dq[12]     | FDRE           | -     |     11.885 (r) | SLOW    |      3.189 (r) | FAST    | main_crg_clkout0 |
clk100     | ddram_dq[13]     | FDRE           | -     |     11.525 (r) | SLOW    |      3.015 (r) | FAST    | main_crg_clkout0 |
clk100     | ddram_dq[14]     | FDRE           | -     |     11.742 (r) | SLOW    |      3.142 (r) | FAST    | main_crg_clkout0 |
clk100     | ddram_dq[15]     | FDRE           | -     |     11.359 (r) | SLOW    |      2.960 (r) | FAST    | main_crg_clkout0 |
clk100     | ddram_dqs_n[0]   | FDRE           | -     |     12.786 (r) | SLOW    |      3.548 (r) | FAST    | main_crg_clkout0 |
clk100     | ddram_dqs_n[1]   | FDRE           | -     |     11.812 (r) | SLOW    |      3.183 (r) | FAST    | main_crg_clkout0 |
clk100     | ddram_dqs_p[0]   | FDRE           | -     |     12.787 (r) | SLOW    |      3.556 (r) | FAST    | main_crg_clkout0 |
clk100     | ddram_dqs_p[1]   | FDRE           | -     |     11.813 (r) | SLOW    |      3.178 (r) | FAST    | main_crg_clkout0 |
clk100     | eth_mdc          | FDRE           | -     |     14.610 (r) | SLOW    |      4.662 (r) | FAST    | main_crg_clkout0 |
clk100     | eth_mdio         | FDSE           | -     |     14.776 (r) | SLOW    |      4.615 (r) | FAST    | main_crg_clkout0 |
clk100     | eth_rst_n        | FDRE           | -     |     14.837 (r) | SLOW    |      4.124 (r) | FAST    | main_crg_clkout0 |
clk100     | i2c0_scl         | FDRE           | -     |     12.955 (r) | SLOW    |      3.972 (r) | FAST    | main_crg_clkout0 |
clk100     | i2c0_sda         | FDRE           | -     |     13.209 (r) | SLOW    |      3.804 (r) | FAST    | main_crg_clkout0 |
clk100     | rgb_led0_b       | FDRE           | -     |     14.585 (r) | SLOW    |      4.723 (r) | FAST    | main_crg_clkout0 |
clk100     | rgb_led0_g       | FDRE           | -     |     14.672 (r) | SLOW    |      4.766 (r) | FAST    | main_crg_clkout0 |
clk100     | rgb_led0_r       | FDRE           | -     |     14.029 (r) | SLOW    |      4.380 (r) | FAST    | main_crg_clkout0 |
clk100     | serial_tx        | FDSE           | -     |     14.398 (r) | SLOW    |      4.513 (r) | FAST    | main_crg_clkout0 |
clk100     | spi_clk          | FDRE           | -     |     14.174 (r) | SLOW    |      4.503 (r) | FAST    | main_crg_clkout0 |
clk100     | spi_cs_n         | FDRE           | -     |     15.990 (r) | SLOW    |      4.941 (r) | FAST    | main_crg_clkout0 |
clk100     | spi_mosi         | FDRE           | -     |     14.496 (r) | SLOW    |      4.592 (r) | FAST    | main_crg_clkout0 |
clk100     | spiflash4x_clk   | FDRE           | -     |     15.619 (r) | SLOW    |      4.485 (r) | FAST    | main_crg_clkout0 |
clk100     | spiflash4x_cs_n  | FDRE           | -     |     14.456 (r) | SLOW    |      4.201 (r) | FAST    | main_crg_clkout0 |
clk100     | spiflash4x_dq[0] | FDRE           | -     |     15.108 (r) | SLOW    |      4.298 (r) | FAST    | main_crg_clkout0 |
clk100     | spiflash4x_dq[1] | FDRE           | -     |     14.847 (r) | SLOW    |      4.344 (r) | FAST    | main_crg_clkout0 |
clk100     | spiflash4x_dq[2] | FDRE           | -     |     14.633 (r) | SLOW    |      4.370 (r) | FAST    | main_crg_clkout0 |
clk100     | spiflash4x_dq[3] | FDRE           | -     |     14.927 (r) | SLOW    |      4.315 (r) | FAST    | main_crg_clkout0 |
clk100     | user_led0        | FDRE           | -     |     13.517 (r) | SLOW    |      4.208 (r) | FAST    | main_crg_clkout0 |
clk100     | user_led1        | FDRE           | -     |     13.493 (r) | SLOW    |      4.178 (r) | FAST    | main_crg_clkout0 |
clk100     | user_led2        | FDRE           | -     |     13.276 (r) | SLOW    |      4.022 (r) | FAST    | main_crg_clkout0 |
clk100     | user_led3        | FDRE           | -     |     13.507 (r) | SLOW    |      4.132 (r) | FAST    | main_crg_clkout0 |
clk100     | ddram_a[0]       | OSERDESE2 (IO) | -     |      8.398 (r) | SLOW    |      2.440 (r) | FAST    | main_crg_clkout2 |
clk100     | ddram_a[1]       | OSERDESE2 (IO) | -     |      8.401 (r) | SLOW    |      2.438 (r) | FAST    | main_crg_clkout2 |
clk100     | ddram_a[2]       | OSERDESE2 (IO) | -     |      8.391 (r) | SLOW    |      2.431 (r) | FAST    | main_crg_clkout2 |
clk100     | ddram_a[3]       | OSERDESE2 (IO) | -     |      8.403 (r) | SLOW    |      2.441 (r) | FAST    | main_crg_clkout2 |
clk100     | ddram_a[4]       | OSERDESE2 (IO) | -     |      8.396 (r) | SLOW    |      2.433 (r) | FAST    | main_crg_clkout2 |
clk100     | ddram_a[5]       | OSERDESE2 (IO) | -     |      8.422 (r) | SLOW    |      2.457 (r) | FAST    | main_crg_clkout2 |
clk100     | ddram_a[6]       | OSERDESE2 (IO) | -     |      8.427 (r) | SLOW    |      2.463 (r) | FAST    | main_crg_clkout2 |
clk100     | ddram_a[7]       | OSERDESE2 (IO) | -     |      8.424 (r) | SLOW    |      2.459 (r) | FAST    | main_crg_clkout2 |
clk100     | ddram_a[8]       | OSERDESE2 (IO) | -     |      8.415 (r) | SLOW    |      2.451 (r) | FAST    | main_crg_clkout2 |
clk100     | ddram_a[9]       | OSERDESE2 (IO) | -     |      8.430 (r) | SLOW    |      2.466 (r) | FAST    | main_crg_clkout2 |
clk100     | ddram_a[10]      | OSERDESE2 (IO) | -     |      8.414 (r) | SLOW    |      2.450 (r) | FAST    | main_crg_clkout2 |
clk100     | ddram_a[11]      | OSERDESE2 (IO) | -     |      8.423 (r) | SLOW    |      2.458 (r) | FAST    | main_crg_clkout2 |
clk100     | ddram_a[12]      | OSERDESE2 (IO) | -     |      8.421 (r) | SLOW    |      2.457 (r) | FAST    | main_crg_clkout2 |
clk100     | ddram_a[13]      | OSERDESE2 (IO) | -     |      8.411 (r) | SLOW    |      2.446 (r) | FAST    | main_crg_clkout2 |
clk100     | ddram_ba[0]      | OSERDESE2 (IO) | -     |      8.403 (r) | SLOW    |      2.442 (r) | FAST    | main_crg_clkout2 |
clk100     | ddram_ba[1]      | OSERDESE2 (IO) | -     |      8.396 (r) | SLOW    |      2.438 (r) | FAST    | main_crg_clkout2 |
clk100     | ddram_ba[2]      | OSERDESE2 (IO) | -     |      8.399 (r) | SLOW    |      2.441 (r) | FAST    | main_crg_clkout2 |
clk100     | ddram_cas_n      | OSERDESE2 (IO) | -     |      8.392 (r) | SLOW    |      2.432 (r) | FAST    | main_crg_clkout2 |
clk100     | ddram_cke        | OSERDESE2 (IO) | -     |      8.384 (r) | SLOW    |      2.427 (r) | FAST    | main_crg_clkout2 |
clk100     | ddram_clk_n      | OSERDESE2 (IO) | -     |      8.501 (r) | SLOW    |      2.457 (r) | FAST    | main_crg_clkout2 |
clk100     | ddram_clk_p      | OSERDESE2 (IO) | -     |      8.508 (r) | SLOW    |      2.464 (r) | FAST    | main_crg_clkout2 |
clk100     | ddram_cs_n       | OSERDESE2 (IO) | -     |      8.403 (r) | SLOW    |      2.438 (r) | FAST    | main_crg_clkout2 |
clk100     | ddram_dm[0]      | OSERDESE2 (IO) | -     |      8.422 (r) | SLOW    |      2.457 (r) | FAST    | main_crg_clkout2 |
clk100     | ddram_dm[1]      | OSERDESE2 (IO) | -     |      8.444 (r) | SLOW    |      2.481 (r) | FAST    | main_crg_clkout2 |
clk100     | ddram_dq[0]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.121 (r) | FAST    | main_crg_clkout2 |
clk100     | ddram_dq[1]      | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.128 (r) | FAST    | main_crg_clkout2 |
clk100     | ddram_dq[2]      | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.126 (r) | FAST    | main_crg_clkout2 |
clk100     | ddram_dq[3]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.122 (r) | FAST    | main_crg_clkout2 |
clk100     | ddram_dq[4]      | OSERDESE2 (IO) | -     |      9.299 (r) | SLOW    |      2.124 (r) | FAST    | main_crg_clkout2 |
clk100     | ddram_dq[5]      | OSERDESE2 (IO) | -     |      9.301 (r) | SLOW    |      2.144 (r) | FAST    | main_crg_clkout2 |
clk100     | ddram_dq[6]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.124 (r) | FAST    | main_crg_clkout2 |
clk100     | ddram_dq[7]      | OSERDESE2 (IO) | -     |      9.299 (r) | SLOW    |      2.125 (r) | FAST    | main_crg_clkout2 |
clk100     | ddram_dq[8]      | OSERDESE2 (IO) | -     |      9.287 (r) | SLOW    |      2.167 (r) | FAST    | main_crg_clkout2 |
clk100     | ddram_dq[9]      | OSERDESE2 (IO) | -     |      9.284 (r) | SLOW    |      2.142 (r) | FAST    | main_crg_clkout2 |
clk100     | ddram_dq[10]     | OSERDESE2 (IO) | -     |      9.294 (r) | SLOW    |      2.179 (r) | FAST    | main_crg_clkout2 |
clk100     | ddram_dq[11]     | OSERDESE2 (IO) | -     |      9.287 (r) | SLOW    |      2.161 (r) | FAST    | main_crg_clkout2 |
clk100     | ddram_dq[12]     | OSERDESE2 (IO) | -     |      9.295 (r) | SLOW    |      2.166 (r) | FAST    | main_crg_clkout2 |
clk100     | ddram_dq[13]     | OSERDESE2 (IO) | -     |      9.286 (r) | SLOW    |      2.139 (r) | FAST    | main_crg_clkout2 |
clk100     | ddram_dq[14]     | OSERDESE2 (IO) | -     |      9.294 (r) | SLOW    |      2.178 (r) | FAST    | main_crg_clkout2 |
clk100     | ddram_dq[15]     | OSERDESE2 (IO) | -     |      9.286 (r) | SLOW    |      2.138 (r) | FAST    | main_crg_clkout2 |
clk100     | ddram_odt        | OSERDESE2 (IO) | -     |      8.410 (r) | SLOW    |      2.446 (r) | FAST    | main_crg_clkout2 |
clk100     | ddram_ras_n      | OSERDESE2 (IO) | -     |      8.392 (r) | SLOW    |      2.435 (r) | FAST    | main_crg_clkout2 |
clk100     | ddram_reset_n    | OSERDESE2 (IO) | -     |      8.382 (r) | SLOW    |      2.418 (r) | FAST    | main_crg_clkout2 |
clk100     | ddram_we_n       | OSERDESE2 (IO) | -     |      8.385 (r) | SLOW    |      2.428 (r) | FAST    | main_crg_clkout2 |
clk100     | ddram_dqs_n[0]   | OSERDESE2 (IO) | -     |      9.923 (r) | SLOW    |      2.761 (r) | FAST    | main_crg_clkout3 |
clk100     | ddram_dqs_n[1]   | OSERDESE2 (IO) | -     |      9.916 (r) | SLOW    |      2.787 (r) | FAST    | main_crg_clkout3 |
clk100     | ddram_dqs_p[0]   | OSERDESE2 (IO) | -     |      9.924 (r) | SLOW    |      2.768 (r) | FAST    | main_crg_clkout3 |
clk100     | ddram_dqs_p[1]   | OSERDESE2 (IO) | -     |      9.917 (r) | SLOW    |      2.783 (r) | FAST    | main_crg_clkout3 |
clk100     | eth_ref_clk      | PLLE2_ADV      | -     |     11.201 (r) | SLOW    |      3.132 (r) | FAST    | main_crg_clkout5 |
clk100     | eth_ref_clk      | PLLE2_ADV      | -     |     11.201 (f) | SLOW    |      3.132 (f) | FAST    | main_crg_clkout5 |
eth_tx_clk | eth_tx_data[0]   | FDRE           | -     |     11.011 (r) | SLOW    |      4.145 (r) | FAST    |                  |
eth_tx_clk | eth_tx_data[1]   | FDRE           | -     |     11.234 (r) | SLOW    |      4.280 (r) | FAST    |                  |
eth_tx_clk | eth_tx_data[2]   | FDRE           | -     |     10.801 (r) | SLOW    |      4.030 (r) | FAST    |                  |
eth_tx_clk | eth_tx_data[3]   | FDRE           | -     |     11.069 (r) | SLOW    |      4.182 (r) | FAST    |                  |
eth_tx_clk | eth_tx_en        | FDRE           | -     |     11.090 (r) | SLOW    |      4.149 (r) | FAST    |                  |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+------------------+


Setup between Clocks

-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source     | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock      | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100     | clk100      |         9.752 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | clk100      |         0.111 | FAST    |               |         |               |         |               |         |
eth_tx_clk | clk100      |         0.412 | FAST    |               |         |               |         |               |         |
clk100     | eth_rx_clk  |         8.047 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | eth_rx_clk  |         9.276 | SLOW    |               |         |               |         |               |         |
clk100     | eth_tx_clk  |         8.169 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | eth_tx_clk  |        13.013 | SLOW    |               |         |               |         |               |         |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: eth_rx_clk
Worst Case Data Window: 1.918 ns
Ideal Clock Offset to Actual Clock: -0.884 ns
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
                   |             | Process |            | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |   Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
eth_rx_data[0]     |   1.640 (r) | SLOW    |  0.075 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     |   1.843 (r) | SLOW    | -0.005 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[2]     |   1.676 (r) | SLOW    |  0.065 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[3]     |   1.766 (r) | SLOW    |  0.029 (r) | FAST    |       inf |       inf |             - |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
Worst Case Summary |   1.843 (r) | SLOW    |  0.075 (r) | FAST    |       inf |       inf |             - |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 3.256 ns
Ideal Clock Offset to Actual Clock: 1.560 ns
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
                   |            | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
spiflash4x_dq[0]   | -0.293 (r) | FAST    |   3.055 (r) | SLOW    |       inf |       inf |             - |
spiflash4x_dq[1]   |  0.068 (r) | FAST    |   3.147 (r) | SLOW    |       inf |       inf |             - |
spiflash4x_dq[2]   | -0.367 (r) | FAST    |   3.189 (r) | SLOW    |       inf |       inf |             - |
spiflash4x_dq[3]   | -0.327 (r) | FAST    |   3.134 (r) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  0.068 (r) | FAST    |   3.189 (r) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.039 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   8.398 (r) | SLOW    |   2.440 (r) | FAST    |    0.009 |
ddram_a[1]         |   8.401 (r) | SLOW    |   2.438 (r) | FAST    |    0.009 |
ddram_a[2]         |   8.391 (r) | SLOW    |   2.431 (r) | FAST    |    0.000 |
ddram_a[3]         |   8.403 (r) | SLOW    |   2.441 (r) | FAST    |    0.011 |
ddram_a[4]         |   8.396 (r) | SLOW    |   2.433 (r) | FAST    |    0.004 |
ddram_a[5]         |   8.422 (r) | SLOW    |   2.457 (r) | FAST    |    0.031 |
ddram_a[6]         |   8.427 (r) | SLOW    |   2.463 (r) | FAST    |    0.036 |
ddram_a[7]         |   8.424 (r) | SLOW    |   2.459 (r) | FAST    |    0.033 |
ddram_a[8]         |   8.415 (r) | SLOW    |   2.451 (r) | FAST    |    0.024 |
ddram_a[9]         |   8.430 (r) | SLOW    |   2.466 (r) | FAST    |    0.039 |
ddram_a[10]        |   8.414 (r) | SLOW    |   2.450 (r) | FAST    |    0.022 |
ddram_a[11]        |   8.423 (r) | SLOW    |   2.458 (r) | FAST    |    0.032 |
ddram_a[12]        |   8.421 (r) | SLOW    |   2.457 (r) | FAST    |    0.030 |
ddram_a[13]        |   8.411 (r) | SLOW    |   2.446 (r) | FAST    |    0.020 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.430 (r) | SLOW    |   2.431 (r) | FAST    |    0.039 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.008 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   8.403 (r) | SLOW    |   2.442 (r) | FAST    |    0.008 |
ddram_ba[1]        |   8.396 (r) | SLOW    |   2.438 (r) | FAST    |    0.000 |
ddram_ba[2]        |   8.399 (r) | SLOW    |   2.441 (r) | FAST    |    0.003 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.403 (r) | SLOW    |   2.438 (r) | FAST    |    0.008 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.023 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   8.422 (r) | SLOW    |   2.457 (r) | FAST    |    0.000 |
ddram_dm[1]        |   8.444 (r) | SLOW    |   2.481 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.444 (r) | SLOW    |   2.457 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 1.339 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dq[0]        |   12.345 (r) | SLOW    |   2.121 (r) | FAST    |    0.987 |
ddram_dq[1]        |   12.548 (r) | SLOW    |   2.128 (r) | FAST    |    1.190 |
ddram_dq[2]        |   12.557 (r) | SLOW    |   2.126 (r) | FAST    |    1.199 |
ddram_dq[3]        |   12.462 (r) | SLOW    |   2.122 (r) | FAST    |    1.104 |
ddram_dq[4]        |   12.645 (r) | SLOW    |   2.124 (r) | FAST    |    1.287 |
ddram_dq[5]        |   12.697 (r) | SLOW    |   2.144 (r) | FAST    |    1.339 |
ddram_dq[6]        |   12.175 (r) | SLOW    |   2.124 (r) | FAST    |    0.817 |
ddram_dq[7]        |   12.495 (r) | SLOW    |   2.125 (r) | FAST    |    1.137 |
ddram_dq[8]        |   11.509 (r) | SLOW    |   2.167 (r) | FAST    |    0.151 |
ddram_dq[9]        |   11.358 (r) | SLOW    |   2.142 (r) | FAST    |    0.020 |
ddram_dq[10]       |   11.882 (r) | SLOW    |   2.179 (r) | FAST    |    0.525 |
ddram_dq[11]       |   11.658 (r) | SLOW    |   2.161 (r) | FAST    |    0.301 |
ddram_dq[12]       |   11.885 (r) | SLOW    |   2.166 (r) | FAST    |    0.527 |
ddram_dq[13]       |   11.525 (r) | SLOW    |   2.139 (r) | FAST    |    0.167 |
ddram_dq[14]       |   11.742 (r) | SLOW    |   2.178 (r) | FAST    |    0.385 |
ddram_dq[15]       |   11.359 (r) | SLOW    |   2.138 (r) | FAST    |    0.017 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   12.697 (r) | SLOW    |   2.121 (r) | FAST    |    1.339 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.975 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   12.786 (r) | SLOW    |   2.761 (r) | FAST    |    0.974 |
ddram_dqs_n[1]     |   11.812 (r) | SLOW    |   2.787 (r) | FAST    |    0.027 |
ddram_dqs_p[0]     |   12.787 (r) | SLOW    |   2.768 (r) | FAST    |    0.975 |
ddram_dqs_p[1]     |   11.813 (r) | SLOW    |   2.783 (r) | FAST    |    0.022 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   12.787 (r) | SLOW    |   2.761 (r) | FAST    |    0.975 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: eth_tx_clk
Bus Skew: 0.433 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
eth_tx_data[0]     |   11.011 (r) | SLOW    |   4.145 (r) | FAST    |    0.210 |
eth_tx_data[1]     |   11.234 (r) | SLOW    |   4.280 (r) | FAST    |    0.433 |
eth_tx_data[2]     |   10.801 (r) | SLOW    |   4.030 (r) | FAST    |    0.000 |
eth_tx_data[3]     |   11.069 (r) | SLOW    |   4.182 (r) | FAST    |    0.268 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   11.234 (r) | SLOW    |   4.030 (r) | FAST    |    0.433 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.475 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
spiflash4x_dq[0]   |   15.108 (r) | SLOW    |   4.298 (r) | FAST    |    0.475 |
spiflash4x_dq[1]   |   14.847 (r) | SLOW    |   4.344 (r) | FAST    |    0.214 |
spiflash4x_dq[2]   |   14.633 (r) | SLOW    |   4.370 (r) | FAST    |    0.072 |
spiflash4x_dq[3]   |   14.927 (r) | SLOW    |   4.315 (r) | FAST    |    0.293 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   15.108 (r) | SLOW    |   4.298 (r) | FAST    |    0.475 |
-------------------+--------------+---------+-------------+---------+----------+




