Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Sat Oct 03 03:45:39 2015
| Host         : NB-Nacosta running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Basys3_timing_summary_routed.rpt -rpx Basys3_timing_summary_routed.rpx
| Design       : Basys3
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 108 register/latch pins with no clock driven by root clock pin: inst_Clock_Divider/internal_clock_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.487        0.000                      0                  111        0.261        0.000                      0                  111        4.500        0.000                       0                    58  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.487        0.000                      0                  111        0.261        0.000                      0                  111        4.500        0.000                       0                    58  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.487ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.487ns  (required time - arrival time)
  Source:                 inst_Clock_Divider/clock_divide_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Clock_Divider/clock_divide_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.821ns  (logic 1.366ns (35.748%)  route 2.455ns (64.252%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.558     5.079    inst_Clock_Divider/clk_IBUF_BUFG
    SLICE_X29Y33         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.456     5.535 f  inst_Clock_Divider/clock_divide_counter_reg[6]/Q
                         net (fo=3, routed)           0.982     6.517    inst_Clock_Divider/clock_divide_counter_reg[6]
    SLICE_X28Y34         LUT2 (Prop_lut2_I0_O)        0.124     6.641 r  inst_Clock_Divider/clock_divide_counter[0]_i_33/O
                         net (fo=1, routed)           0.000     6.641    inst_Clock_Divider/clock_divide_counter[0]_i_33_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.042 r  inst_Clock_Divider/clock_divide_counter_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.042    inst_Clock_Divider/clock_divide_counter_reg[0]_i_20_n_0
    SLICE_X28Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.156 r  inst_Clock_Divider/clock_divide_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.156    inst_Clock_Divider/clock_divide_counter_reg[0]_i_11_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.270 r  inst_Clock_Divider/clock_divide_counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.270    inst_Clock_Divider/clock_divide_counter_reg[0]_i_3_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.427 r  inst_Clock_Divider/clock_divide_counter_reg[0]_i_1/CO[1]
                         net (fo=28, routed)          1.474     8.900    inst_Clock_Divider/clock_divide_counter_reg[0]_i_1_n_2
    SLICE_X29Y34         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.441    14.782    inst_Clock_Divider/clk_IBUF_BUFG
    SLICE_X29Y34         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[10]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X29Y34         FDRE (Setup_fdre_C_R)       -0.634    14.387    inst_Clock_Divider/clock_divide_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.387    
                         arrival time                          -8.900    
  -------------------------------------------------------------------
                         slack                                  5.487    

Slack (MET) :             5.487ns  (required time - arrival time)
  Source:                 inst_Clock_Divider/clock_divide_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Clock_Divider/clock_divide_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.821ns  (logic 1.366ns (35.748%)  route 2.455ns (64.252%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.558     5.079    inst_Clock_Divider/clk_IBUF_BUFG
    SLICE_X29Y33         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.456     5.535 f  inst_Clock_Divider/clock_divide_counter_reg[6]/Q
                         net (fo=3, routed)           0.982     6.517    inst_Clock_Divider/clock_divide_counter_reg[6]
    SLICE_X28Y34         LUT2 (Prop_lut2_I0_O)        0.124     6.641 r  inst_Clock_Divider/clock_divide_counter[0]_i_33/O
                         net (fo=1, routed)           0.000     6.641    inst_Clock_Divider/clock_divide_counter[0]_i_33_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.042 r  inst_Clock_Divider/clock_divide_counter_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.042    inst_Clock_Divider/clock_divide_counter_reg[0]_i_20_n_0
    SLICE_X28Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.156 r  inst_Clock_Divider/clock_divide_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.156    inst_Clock_Divider/clock_divide_counter_reg[0]_i_11_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.270 r  inst_Clock_Divider/clock_divide_counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.270    inst_Clock_Divider/clock_divide_counter_reg[0]_i_3_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.427 r  inst_Clock_Divider/clock_divide_counter_reg[0]_i_1/CO[1]
                         net (fo=28, routed)          1.474     8.900    inst_Clock_Divider/clock_divide_counter_reg[0]_i_1_n_2
    SLICE_X29Y34         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.441    14.782    inst_Clock_Divider/clk_IBUF_BUFG
    SLICE_X29Y34         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[11]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X29Y34         FDRE (Setup_fdre_C_R)       -0.634    14.387    inst_Clock_Divider/clock_divide_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.387    
                         arrival time                          -8.900    
  -------------------------------------------------------------------
                         slack                                  5.487    

Slack (MET) :             5.487ns  (required time - arrival time)
  Source:                 inst_Clock_Divider/clock_divide_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Clock_Divider/clock_divide_counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.821ns  (logic 1.366ns (35.748%)  route 2.455ns (64.252%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.558     5.079    inst_Clock_Divider/clk_IBUF_BUFG
    SLICE_X29Y33         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.456     5.535 f  inst_Clock_Divider/clock_divide_counter_reg[6]/Q
                         net (fo=3, routed)           0.982     6.517    inst_Clock_Divider/clock_divide_counter_reg[6]
    SLICE_X28Y34         LUT2 (Prop_lut2_I0_O)        0.124     6.641 r  inst_Clock_Divider/clock_divide_counter[0]_i_33/O
                         net (fo=1, routed)           0.000     6.641    inst_Clock_Divider/clock_divide_counter[0]_i_33_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.042 r  inst_Clock_Divider/clock_divide_counter_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.042    inst_Clock_Divider/clock_divide_counter_reg[0]_i_20_n_0
    SLICE_X28Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.156 r  inst_Clock_Divider/clock_divide_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.156    inst_Clock_Divider/clock_divide_counter_reg[0]_i_11_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.270 r  inst_Clock_Divider/clock_divide_counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.270    inst_Clock_Divider/clock_divide_counter_reg[0]_i_3_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.427 r  inst_Clock_Divider/clock_divide_counter_reg[0]_i_1/CO[1]
                         net (fo=28, routed)          1.474     8.900    inst_Clock_Divider/clock_divide_counter_reg[0]_i_1_n_2
    SLICE_X29Y34         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.441    14.782    inst_Clock_Divider/clk_IBUF_BUFG
    SLICE_X29Y34         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[8]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X29Y34         FDRE (Setup_fdre_C_R)       -0.634    14.387    inst_Clock_Divider/clock_divide_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.387    
                         arrival time                          -8.900    
  -------------------------------------------------------------------
                         slack                                  5.487    

Slack (MET) :             5.487ns  (required time - arrival time)
  Source:                 inst_Clock_Divider/clock_divide_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Clock_Divider/clock_divide_counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.821ns  (logic 1.366ns (35.748%)  route 2.455ns (64.252%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.558     5.079    inst_Clock_Divider/clk_IBUF_BUFG
    SLICE_X29Y33         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.456     5.535 f  inst_Clock_Divider/clock_divide_counter_reg[6]/Q
                         net (fo=3, routed)           0.982     6.517    inst_Clock_Divider/clock_divide_counter_reg[6]
    SLICE_X28Y34         LUT2 (Prop_lut2_I0_O)        0.124     6.641 r  inst_Clock_Divider/clock_divide_counter[0]_i_33/O
                         net (fo=1, routed)           0.000     6.641    inst_Clock_Divider/clock_divide_counter[0]_i_33_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.042 r  inst_Clock_Divider/clock_divide_counter_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.042    inst_Clock_Divider/clock_divide_counter_reg[0]_i_20_n_0
    SLICE_X28Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.156 r  inst_Clock_Divider/clock_divide_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.156    inst_Clock_Divider/clock_divide_counter_reg[0]_i_11_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.270 r  inst_Clock_Divider/clock_divide_counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.270    inst_Clock_Divider/clock_divide_counter_reg[0]_i_3_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.427 r  inst_Clock_Divider/clock_divide_counter_reg[0]_i_1/CO[1]
                         net (fo=28, routed)          1.474     8.900    inst_Clock_Divider/clock_divide_counter_reg[0]_i_1_n_2
    SLICE_X29Y34         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.441    14.782    inst_Clock_Divider/clk_IBUF_BUFG
    SLICE_X29Y34         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[9]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X29Y34         FDRE (Setup_fdre_C_R)       -0.634    14.387    inst_Clock_Divider/clock_divide_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         14.387    
                         arrival time                          -8.900    
  -------------------------------------------------------------------
                         slack                                  5.487    

Slack (MET) :             5.658ns  (required time - arrival time)
  Source:                 inst_Led_Driver/clock_divide_counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Led_Driver/segment_var_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.209ns  (logic 0.828ns (19.671%)  route 3.381ns (80.329%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.629     5.150    inst_Led_Driver/clk_IBUF_BUFG
    SLICE_X63Y32         FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y32         FDRE (Prop_fdre_C_Q)         0.456     5.606 f  inst_Led_Driver/clock_divide_counter_reg[17]/Q
                         net (fo=2, routed)           1.186     6.793    inst_Led_Driver/clock_divide_counter_reg[17]
    SLICE_X62Y32         LUT6 (Prop_lut6_I2_O)        0.124     6.917 r  inst_Led_Driver/clock_divide_counter[0]_i_6__0/O
                         net (fo=1, routed)           0.650     7.566    inst_Led_Driver/clock_divide_counter[0]_i_6__0_n_0
    SLICE_X62Y32         LUT5 (Prop_lut5_I3_O)        0.124     7.690 r  inst_Led_Driver/clock_divide_counter[0]_i_1/O
                         net (fo=29, routed)          1.160     8.851    inst_Led_Driver/eqOp
    SLICE_X62Y27         LUT3 (Prop_lut3_I1_O)        0.124     8.975 r  inst_Led_Driver/segment_var[1]_i_1/O
                         net (fo=1, routed)           0.385     9.359    inst_Led_Driver/segment_var[1]_i_1_n_0
    SLICE_X62Y27         FDRE                                         r  inst_Led_Driver/segment_var_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.505    14.846    inst_Led_Driver/clk_IBUF_BUFG
    SLICE_X62Y27         FDRE                                         r  inst_Led_Driver/segment_var_reg[1]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X62Y27         FDRE (Setup_fdre_C_D)       -0.067    15.018    inst_Led_Driver/segment_var_reg[1]
  -------------------------------------------------------------------
                         required time                         15.018    
                         arrival time                          -9.359    
  -------------------------------------------------------------------
                         slack                                  5.658    

Slack (MET) :             5.736ns  (required time - arrival time)
  Source:                 inst_Clock_Divider/clock_divide_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Clock_Divider/clock_divide_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.570ns  (logic 1.366ns (38.266%)  route 2.204ns (61.734%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.558     5.079    inst_Clock_Divider/clk_IBUF_BUFG
    SLICE_X29Y33         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.456     5.535 f  inst_Clock_Divider/clock_divide_counter_reg[6]/Q
                         net (fo=3, routed)           0.982     6.517    inst_Clock_Divider/clock_divide_counter_reg[6]
    SLICE_X28Y34         LUT2 (Prop_lut2_I0_O)        0.124     6.641 r  inst_Clock_Divider/clock_divide_counter[0]_i_33/O
                         net (fo=1, routed)           0.000     6.641    inst_Clock_Divider/clock_divide_counter[0]_i_33_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.042 r  inst_Clock_Divider/clock_divide_counter_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.042    inst_Clock_Divider/clock_divide_counter_reg[0]_i_20_n_0
    SLICE_X28Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.156 r  inst_Clock_Divider/clock_divide_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.156    inst_Clock_Divider/clock_divide_counter_reg[0]_i_11_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.270 r  inst_Clock_Divider/clock_divide_counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.270    inst_Clock_Divider/clock_divide_counter_reg[0]_i_3_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.427 r  inst_Clock_Divider/clock_divide_counter_reg[0]_i_1/CO[1]
                         net (fo=28, routed)          1.222     8.649    inst_Clock_Divider/clock_divide_counter_reg[0]_i_1_n_2
    SLICE_X29Y32         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.439    14.780    inst_Clock_Divider/clk_IBUF_BUFG
    SLICE_X29Y32         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[0]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X29Y32         FDRE (Setup_fdre_C_R)       -0.634    14.385    inst_Clock_Divider/clock_divide_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.385    
                         arrival time                          -8.649    
  -------------------------------------------------------------------
                         slack                                  5.736    

Slack (MET) :             5.736ns  (required time - arrival time)
  Source:                 inst_Clock_Divider/clock_divide_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Clock_Divider/clock_divide_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.570ns  (logic 1.366ns (38.266%)  route 2.204ns (61.734%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.558     5.079    inst_Clock_Divider/clk_IBUF_BUFG
    SLICE_X29Y33         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.456     5.535 f  inst_Clock_Divider/clock_divide_counter_reg[6]/Q
                         net (fo=3, routed)           0.982     6.517    inst_Clock_Divider/clock_divide_counter_reg[6]
    SLICE_X28Y34         LUT2 (Prop_lut2_I0_O)        0.124     6.641 r  inst_Clock_Divider/clock_divide_counter[0]_i_33/O
                         net (fo=1, routed)           0.000     6.641    inst_Clock_Divider/clock_divide_counter[0]_i_33_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.042 r  inst_Clock_Divider/clock_divide_counter_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.042    inst_Clock_Divider/clock_divide_counter_reg[0]_i_20_n_0
    SLICE_X28Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.156 r  inst_Clock_Divider/clock_divide_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.156    inst_Clock_Divider/clock_divide_counter_reg[0]_i_11_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.270 r  inst_Clock_Divider/clock_divide_counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.270    inst_Clock_Divider/clock_divide_counter_reg[0]_i_3_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.427 r  inst_Clock_Divider/clock_divide_counter_reg[0]_i_1/CO[1]
                         net (fo=28, routed)          1.222     8.649    inst_Clock_Divider/clock_divide_counter_reg[0]_i_1_n_2
    SLICE_X29Y32         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.439    14.780    inst_Clock_Divider/clk_IBUF_BUFG
    SLICE_X29Y32         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[1]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X29Y32         FDRE (Setup_fdre_C_R)       -0.634    14.385    inst_Clock_Divider/clock_divide_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.385    
                         arrival time                          -8.649    
  -------------------------------------------------------------------
                         slack                                  5.736    

Slack (MET) :             5.736ns  (required time - arrival time)
  Source:                 inst_Clock_Divider/clock_divide_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Clock_Divider/clock_divide_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.570ns  (logic 1.366ns (38.266%)  route 2.204ns (61.734%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.558     5.079    inst_Clock_Divider/clk_IBUF_BUFG
    SLICE_X29Y33         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.456     5.535 f  inst_Clock_Divider/clock_divide_counter_reg[6]/Q
                         net (fo=3, routed)           0.982     6.517    inst_Clock_Divider/clock_divide_counter_reg[6]
    SLICE_X28Y34         LUT2 (Prop_lut2_I0_O)        0.124     6.641 r  inst_Clock_Divider/clock_divide_counter[0]_i_33/O
                         net (fo=1, routed)           0.000     6.641    inst_Clock_Divider/clock_divide_counter[0]_i_33_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.042 r  inst_Clock_Divider/clock_divide_counter_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.042    inst_Clock_Divider/clock_divide_counter_reg[0]_i_20_n_0
    SLICE_X28Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.156 r  inst_Clock_Divider/clock_divide_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.156    inst_Clock_Divider/clock_divide_counter_reg[0]_i_11_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.270 r  inst_Clock_Divider/clock_divide_counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.270    inst_Clock_Divider/clock_divide_counter_reg[0]_i_3_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.427 r  inst_Clock_Divider/clock_divide_counter_reg[0]_i_1/CO[1]
                         net (fo=28, routed)          1.222     8.649    inst_Clock_Divider/clock_divide_counter_reg[0]_i_1_n_2
    SLICE_X29Y32         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.439    14.780    inst_Clock_Divider/clk_IBUF_BUFG
    SLICE_X29Y32         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[2]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X29Y32         FDRE (Setup_fdre_C_R)       -0.634    14.385    inst_Clock_Divider/clock_divide_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.385    
                         arrival time                          -8.649    
  -------------------------------------------------------------------
                         slack                                  5.736    

Slack (MET) :             5.736ns  (required time - arrival time)
  Source:                 inst_Clock_Divider/clock_divide_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Clock_Divider/clock_divide_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.570ns  (logic 1.366ns (38.266%)  route 2.204ns (61.734%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.558     5.079    inst_Clock_Divider/clk_IBUF_BUFG
    SLICE_X29Y33         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.456     5.535 f  inst_Clock_Divider/clock_divide_counter_reg[6]/Q
                         net (fo=3, routed)           0.982     6.517    inst_Clock_Divider/clock_divide_counter_reg[6]
    SLICE_X28Y34         LUT2 (Prop_lut2_I0_O)        0.124     6.641 r  inst_Clock_Divider/clock_divide_counter[0]_i_33/O
                         net (fo=1, routed)           0.000     6.641    inst_Clock_Divider/clock_divide_counter[0]_i_33_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.042 r  inst_Clock_Divider/clock_divide_counter_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.042    inst_Clock_Divider/clock_divide_counter_reg[0]_i_20_n_0
    SLICE_X28Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.156 r  inst_Clock_Divider/clock_divide_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.156    inst_Clock_Divider/clock_divide_counter_reg[0]_i_11_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.270 r  inst_Clock_Divider/clock_divide_counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.270    inst_Clock_Divider/clock_divide_counter_reg[0]_i_3_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.427 r  inst_Clock_Divider/clock_divide_counter_reg[0]_i_1/CO[1]
                         net (fo=28, routed)          1.222     8.649    inst_Clock_Divider/clock_divide_counter_reg[0]_i_1_n_2
    SLICE_X29Y32         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.439    14.780    inst_Clock_Divider/clk_IBUF_BUFG
    SLICE_X29Y32         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[3]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X29Y32         FDRE (Setup_fdre_C_R)       -0.634    14.385    inst_Clock_Divider/clock_divide_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.385    
                         arrival time                          -8.649    
  -------------------------------------------------------------------
                         slack                                  5.736    

Slack (MET) :             5.787ns  (required time - arrival time)
  Source:                 inst_Clock_Divider/clock_divide_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Clock_Divider/clock_divide_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.521ns  (logic 1.515ns (43.033%)  route 2.006ns (56.967%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.557     5.078    inst_Clock_Divider/clk_IBUF_BUFG
    SLICE_X29Y32         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y32         FDRE (Prop_fdre_C_Q)         0.456     5.534 f  inst_Clock_Divider/clock_divide_counter_reg[3]/Q
                         net (fo=3, routed)           0.823     6.357    inst_Clock_Divider/clock_divide_counter_reg[3]
    SLICE_X28Y34         LUT2 (Prop_lut2_I1_O)        0.124     6.481 r  inst_Clock_Divider/clock_divide_counter[0]_i_35/O
                         net (fo=1, routed)           0.000     6.481    inst_Clock_Divider/clock_divide_counter[0]_i_35_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.031 r  inst_Clock_Divider/clock_divide_counter_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.031    inst_Clock_Divider/clock_divide_counter_reg[0]_i_20_n_0
    SLICE_X28Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.145 r  inst_Clock_Divider/clock_divide_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.145    inst_Clock_Divider/clock_divide_counter_reg[0]_i_11_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.259 r  inst_Clock_Divider/clock_divide_counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.259    inst_Clock_Divider/clock_divide_counter_reg[0]_i_3_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.416 r  inst_Clock_Divider/clock_divide_counter_reg[0]_i_1/CO[1]
                         net (fo=28, routed)          1.183     8.599    inst_Clock_Divider/clock_divide_counter_reg[0]_i_1_n_2
    SLICE_X29Y33         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.440    14.781    inst_Clock_Divider/clk_IBUF_BUFG
    SLICE_X29Y33         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[4]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X29Y33         FDRE (Setup_fdre_C_R)       -0.634    14.386    inst_Clock_Divider/clock_divide_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.386    
                         arrival time                          -8.599    
  -------------------------------------------------------------------
                         slack                                  5.787    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 inst_Led_Driver/clock_divide_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Led_Driver/clock_divide_counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.589     1.472    inst_Led_Driver/clk_IBUF_BUFG
    SLICE_X63Y32         FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y32         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  inst_Led_Driver/clock_divide_counter_reg[19]/Q
                         net (fo=2, routed)           0.117     1.730    inst_Led_Driver/clock_divide_counter_reg[19]
    SLICE_X63Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.838 r  inst_Led_Driver/clock_divide_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.838    inst_Led_Driver/clock_divide_counter_reg[16]_i_1_n_4
    SLICE_X63Y32         FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.858     1.985    inst_Led_Driver/clk_IBUF_BUFG
    SLICE_X63Y32         FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[19]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X63Y32         FDRE (Hold_fdre_C_D)         0.105     1.577    inst_Led_Driver/clock_divide_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 inst_Led_Driver/clock_divide_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Led_Driver/clock_divide_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.586     1.469    inst_Led_Driver/clk_IBUF_BUFG
    SLICE_X63Y29         FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  inst_Led_Driver/clock_divide_counter_reg[7]/Q
                         net (fo=2, routed)           0.117     1.727    inst_Led_Driver/clock_divide_counter_reg[7]
    SLICE_X63Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.835 r  inst_Led_Driver/clock_divide_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.835    inst_Led_Driver/clock_divide_counter_reg[4]_i_1_n_4
    SLICE_X63Y29         FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.855     1.982    inst_Led_Driver/clk_IBUF_BUFG
    SLICE_X63Y29         FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[7]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X63Y29         FDRE (Hold_fdre_C_D)         0.105     1.574    inst_Led_Driver/clock_divide_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 inst_Clock_Divider/clock_divide_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Clock_Divider/clock_divide_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.559     1.442    inst_Clock_Divider/clk_IBUF_BUFG
    SLICE_X29Y35         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y35         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  inst_Clock_Divider/clock_divide_counter_reg[15]/Q
                         net (fo=3, routed)           0.119     1.702    inst_Clock_Divider/clock_divide_counter_reg[15]
    SLICE_X29Y35         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.810 r  inst_Clock_Divider/clock_divide_counter_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.810    inst_Clock_Divider/clock_divide_counter_reg[12]_i_1__0_n_4
    SLICE_X29Y35         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.828     1.955    inst_Clock_Divider/clk_IBUF_BUFG
    SLICE_X29Y35         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[15]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X29Y35         FDRE (Hold_fdre_C_D)         0.105     1.547    inst_Clock_Divider/clock_divide_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 inst_Clock_Divider/clock_divide_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Clock_Divider/clock_divide_counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.559     1.442    inst_Clock_Divider/clk_IBUF_BUFG
    SLICE_X29Y36         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  inst_Clock_Divider/clock_divide_counter_reg[19]/Q
                         net (fo=3, routed)           0.119     1.702    inst_Clock_Divider/clock_divide_counter_reg[19]
    SLICE_X29Y36         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.810 r  inst_Clock_Divider/clock_divide_counter_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.810    inst_Clock_Divider/clock_divide_counter_reg[16]_i_1__0_n_4
    SLICE_X29Y36         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.828     1.955    inst_Clock_Divider/clk_IBUF_BUFG
    SLICE_X29Y36         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[19]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X29Y36         FDRE (Hold_fdre_C_D)         0.105     1.547    inst_Clock_Divider/clock_divide_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 inst_Led_Driver/clock_divide_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Led_Driver/clock_divide_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.588     1.471    inst_Led_Driver/clk_IBUF_BUFG
    SLICE_X63Y31         FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  inst_Led_Driver/clock_divide_counter_reg[15]/Q
                         net (fo=2, routed)           0.119     1.731    inst_Led_Driver/clock_divide_counter_reg[15]
    SLICE_X63Y31         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.839 r  inst_Led_Driver/clock_divide_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.839    inst_Led_Driver/clock_divide_counter_reg[12]_i_1_n_4
    SLICE_X63Y31         FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.857     1.984    inst_Led_Driver/clk_IBUF_BUFG
    SLICE_X63Y31         FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[15]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X63Y31         FDRE (Hold_fdre_C_D)         0.105     1.576    inst_Led_Driver/clock_divide_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 inst_Clock_Divider/clock_divide_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Clock_Divider/clock_divide_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.559     1.442    inst_Clock_Divider/clk_IBUF_BUFG
    SLICE_X29Y34         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  inst_Clock_Divider/clock_divide_counter_reg[11]/Q
                         net (fo=3, routed)           0.120     1.703    inst_Clock_Divider/clock_divide_counter_reg[11]
    SLICE_X29Y34         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  inst_Clock_Divider/clock_divide_counter_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.811    inst_Clock_Divider/clock_divide_counter_reg[8]_i_1__0_n_4
    SLICE_X29Y34         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.827     1.954    inst_Clock_Divider/clk_IBUF_BUFG
    SLICE_X29Y34         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[11]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X29Y34         FDRE (Hold_fdre_C_D)         0.105     1.547    inst_Clock_Divider/clock_divide_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 inst_Clock_Divider/clock_divide_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Clock_Divider/clock_divide_counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.560     1.443    inst_Clock_Divider/clk_IBUF_BUFG
    SLICE_X29Y37         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y37         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  inst_Clock_Divider/clock_divide_counter_reg[23]/Q
                         net (fo=3, routed)           0.120     1.704    inst_Clock_Divider/clock_divide_counter_reg[23]
    SLICE_X29Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  inst_Clock_Divider/clock_divide_counter_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.812    inst_Clock_Divider/clock_divide_counter_reg[20]_i_1__0_n_4
    SLICE_X29Y37         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.829     1.956    inst_Clock_Divider/clk_IBUF_BUFG
    SLICE_X29Y37         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[23]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X29Y37         FDRE (Hold_fdre_C_D)         0.105     1.548    inst_Clock_Divider/clock_divide_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 inst_Clock_Divider/clock_divide_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Clock_Divider/clock_divide_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.558     1.441    inst_Clock_Divider/clk_IBUF_BUFG
    SLICE_X29Y33         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  inst_Clock_Divider/clock_divide_counter_reg[7]/Q
                         net (fo=3, routed)           0.120     1.702    inst_Clock_Divider/clock_divide_counter_reg[7]
    SLICE_X29Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.810 r  inst_Clock_Divider/clock_divide_counter_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.810    inst_Clock_Divider/clock_divide_counter_reg[4]_i_1__0_n_4
    SLICE_X29Y33         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.826     1.953    inst_Clock_Divider/clk_IBUF_BUFG
    SLICE_X29Y33         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[7]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X29Y33         FDRE (Hold_fdre_C_D)         0.105     1.546    inst_Clock_Divider/clock_divide_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 inst_Led_Driver/clock_divide_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Led_Driver/clock_divide_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.585     1.468    inst_Led_Driver/clk_IBUF_BUFG
    SLICE_X63Y28         FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  inst_Led_Driver/clock_divide_counter_reg[3]/Q
                         net (fo=2, routed)           0.120     1.729    inst_Led_Driver/clock_divide_counter_reg[3]
    SLICE_X63Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.837 r  inst_Led_Driver/clock_divide_counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.837    inst_Led_Driver/clock_divide_counter_reg[0]_i_2_n_4
    SLICE_X63Y28         FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.854     1.981    inst_Led_Driver/clk_IBUF_BUFG
    SLICE_X63Y28         FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[3]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X63Y28         FDRE (Hold_fdre_C_D)         0.105     1.573    inst_Led_Driver/clock_divide_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 inst_Clock_Divider/clock_divide_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Clock_Divider/clock_divide_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.557     1.440    inst_Clock_Divider/clk_IBUF_BUFG
    SLICE_X29Y32         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y32         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  inst_Clock_Divider/clock_divide_counter_reg[3]/Q
                         net (fo=3, routed)           0.120     1.701    inst_Clock_Divider/clock_divide_counter_reg[3]
    SLICE_X29Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.809 r  inst_Clock_Divider/clock_divide_counter_reg[0]_i_2__0/O[3]
                         net (fo=1, routed)           0.000     1.809    inst_Clock_Divider/clock_divide_counter_reg[0]_i_2__0_n_4
    SLICE_X29Y32         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.825     1.952    inst_Clock_Divider/clk_IBUF_BUFG
    SLICE_X29Y32         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[3]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X29Y32         FDRE (Hold_fdre_C_D)         0.105     1.545    inst_Clock_Divider/clock_divide_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y32   inst_Clock_Divider/clock_divide_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y34   inst_Clock_Divider/clock_divide_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y34   inst_Clock_Divider/clock_divide_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y35   inst_Clock_Divider/clock_divide_counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y35   inst_Clock_Divider/clock_divide_counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y35   inst_Clock_Divider/clock_divide_counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y35   inst_Clock_Divider/clock_divide_counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y36   inst_Clock_Divider/clock_divide_counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y36   inst_Clock_Divider/clock_divide_counter_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y33   inst_Led_Driver/clock_divide_counter_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y33   inst_Led_Driver/clock_divide_counter_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y33   inst_Led_Driver/clock_divide_counter_reg[22]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y33   inst_Led_Driver/clock_divide_counter_reg[23]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y34   inst_Led_Driver/clock_divide_counter_reg[24]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y34   inst_Led_Driver/clock_divide_counter_reg[25]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y34   inst_Led_Driver/clock_divide_counter_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y28   inst_Led_Driver/clock_divide_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y30   inst_Led_Driver/clock_divide_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y30   inst_Led_Driver/clock_divide_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y31   inst_Led_Driver/clock_divide_counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y31   inst_Led_Driver/clock_divide_counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y31   inst_Led_Driver/clock_divide_counter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y31   inst_Led_Driver/clock_divide_counter_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y34   inst_Clock_Divider/clock_divide_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y34   inst_Clock_Divider/clock_divide_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y35   inst_Clock_Divider/clock_divide_counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y35   inst_Clock_Divider/clock_divide_counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y35   inst_Clock_Divider/clock_divide_counter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y35   inst_Clock_Divider/clock_divide_counter_reg[15]/C



