// Seed: 1212832787
module module_0 (
    input  tri  id_0,
    output tri1 id_1,
    input  wor  id_2
);
  always begin : LABEL_0
    if (id_2) begin : LABEL_0
      id_1 = id_2 - id_2 / -1;
    end
  end
endmodule
module module_1 (
    output tri   id_0,
    input  uwire id_1,
    id_4 = -1,
    input  wor   id_2
);
  wire id_5, id_6, id_7;
  wire id_8;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_1
  );
  localparam id_9 = -1'h0;
  wire id_10;
  final id_5 = id_4;
  tri0 id_11 = 1;
  wire id_12, id_13, id_14, id_15;
endmodule
