Running: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o E:/IDS/Neo/decoder_decoder_sch_tb_isim_beh.exe -prj E:/IDS/Neo/decoder_decoder_sch_tb_beh.prj work.decoder_decoder_sch_tb 
ISim P.68d (signature 0x7708f090)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Parsing VHDL file "E:/IDS/Neo/SSDg.vhf" into library work
Parsing VHDL file "E:/IDS/Neo/SSDbc.vhf" into library work
Parsing VHDL file "E:/IDS/Neo/SSDadef.vhf" into library work
Parsing VHDL file "E:/IDS/Neo/SSD.vhf" into library work
Parsing VHDL file "E:/IDS/Neo/decoder.vhf" into library work
Parsing VHDL file "E:/IDS/Neo/decoder_TB.vhd" into library work
Parsing VHDL file "E:/IDS/Neo/counter.vhf" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package vcomponents
Compiling architecture and2_v of entity AND2 [and2_default]
Compiling architecture and3b3_v of entity AND3B3 [and3b3_default]
Compiling architecture and3b2_v of entity AND3B2 [and3b2_default]
Compiling architecture and3b1_v of entity AND3B1 [and3b1_default]
Compiling architecture gnd_v of entity GND [gnd_default]
Compiling architecture fdcp_v of entity FDCP [\FDCP('0')\]
Compiling architecture behavioral of entity FDC_MXILINX_decoder [\FDC_MXILINX_decoder('0')\]
Compiling architecture or3_v of entity OR3 [or3_default]
Compiling architecture and2b1_v of entity AND2B1 [and2b1_default]
Compiling architecture behavioral of entity FJKC_MXILINX_decoder [\FJKC_MXILINX_decoder('0')\]
Compiling architecture or2b2_v of entity OR2B2 [or2b2_default]
Compiling architecture or2_v of entity OR2 [or2_default]
Compiling architecture vcc_v of entity VCC [vcc_default]
Compiling architecture behavioral of entity counter_MUSER_decoder [counter_muser_decoder_default]
Compiling architecture and2b2_v of entity AND2B2 [and2b2_default]
Compiling architecture behavioral of entity SSDadef_MUSER_decoder [ssdadef_muser_decoder_default]
Compiling architecture behavioral of entity SSDbc_MUSER_decoder [ssdbc_muser_decoder_default]
Compiling architecture behavioral of entity SSDg_MUSER_decoder [ssdg_muser_decoder_default]
Compiling architecture behavioral of entity SSD_MUSER_decoder [ssd_muser_decoder_default]
Compiling architecture behavioral of entity decoder [decoder_default]
Compiling architecture behavioral of entity decoder_decoder_sch_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 45 VHDL Units
Built simulation executable E:/IDS/Neo/decoder_decoder_sch_tb_isim_beh.exe
Fuse Memory Usage: 46904 KB
Fuse CPU Usage: 1123 ms
