{
  "nodes":
  [
    {
      "type":"kernel"
      , "id":2
      , "name":"MainKernel"
      , "children":
      [
        {
          "type":"bb"
          , "id":3
          , "name":"MainKernel.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"2"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":4
          , "name":"MainKernel.B1"
          , "children":
          [
            {
              "type":"inst"
              , "id":6
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u119070/git/elastic-sycl-hls/experiments/get_tanh_double_bram.cpp"
                    , "line":41
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Prefetching"
                  , "Stall-free":"No"
                  , "Start Cycle":"16"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////home/u119070/oclfpga/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":7
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u119070/git/elastic-sycl-hls/experiments/get_tanh_double_bram.cpp"
                    , "line":45
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Prefetching"
                  , "Stall-free":"No"
                  , "Start Cycle":"16"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////home/u119070/oclfpga/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":8
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u119070/git/elastic-sycl-hls/experiments/get_tanh_double_bram.cpp"
                    , "line":41
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"A"
                  , "Start Cycle":"20"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////home/u119070/oclfpga/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":9
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u119070/git/elastic-sycl-hls/experiments/get_tanh_double_bram.cpp"
                    , "line":45
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"A"
                  , "Start Cycle":"32"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////home/u119070/oclfpga/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":10
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u119070/git/elastic-sycl-hls/experiments/get_tanh_double_bram.cpp"
                    , "line":40
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"11"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":11
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"36"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"36"
              , "II":"13"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Loop is pipelined with II of 13. See Loops Analysis for more information."
            }
          ]
        }
        , {
          "type":"bb"
          , "id":5
          , "name":"MainKernel.B2"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"csr"
          , "id":12
          , "name":"Register Map"
          , "debug":
          [
            [
              {
                "filename":"get_tanh_double_bram_fpga_hw.prj/ZTS10MainKernel_csr.hpp"
                , "line":1
              }
            ]
          ]
          , "children":
          [
            {
              "type":"interface"
              , "id":13
              , "name":"start"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u119070/git/elastic-sycl-hls/experiments/get_tanh_double_bram.cpp"
                    , "line":32
                  }
                ]
              ]
            }
            , {
              "type":"interface"
              , "id":14
              , "name":"done"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u119070/git/elastic-sycl-hls/experiments/get_tanh_double_bram.cpp"
                    , "line":32
                  }
                ]
              ]
            }
            , {
              "type":"interface"
              , "id":15
              , "name":"busy"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u119070/git/elastic-sycl-hls/experiments/get_tanh_double_bram.cpp"
                    , "line":32
                  }
                ]
              ]
            }
            , {
              "type":"interface"
              , "id":16
              , "name":"arg_array_size"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u119070/git/elastic-sycl-hls/experiments/get_tanh_double_bram.cpp"
                    , "line":32
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Stable":"No"
                  , "Width":"32 bits"
                  , "Kernel":"ZTS10MainKernel"
                }
              ]
            }
            , {
              "type":"interface"
              , "id":17
              , "name":"arg_addr_in"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u119070/git/elastic-sycl-hls/experiments/get_tanh_double_bram.cpp"
                    , "line":32
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Stable":"No"
                  , "Width":"64 bits"
                  , "Kernel":"ZTS10MainKernel"
                }
              ]
            }
            , {
              "type":"interface"
              , "id":18
              , "name":"arg_addr_out"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u119070/git/elastic-sycl-hls/experiments/get_tanh_double_bram.cpp"
                    , "line":32
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Stable":"No"
                  , "Width":"64 bits"
                  , "Kernel":"ZTS10MainKernel"
                }
              ]
            }
          ]
        }
        , {
          "type":"memtype"
          , "id":19
          , "name":"On-chip Memory"
          , "children":
          [
            {
              "type":"memsys"
              , "id":20
              , "name":"A"
              , "debug":
              [
                [
                  {
                    "filename":"get_tanh_double_bram.cpp"
                    , "line":33
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Requested size":"4000 bytes"
                  , "Implemented size":"4096 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"32 bits"
                  , "Bank depth":"1024 words"
                  , "Number of replicates":"1"
                  , "Number of private copies":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"file:////home/u119070/oclfpga/aoc_help_pages/chn1469549457114.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "type":"memtype"
      , "id":1
      , "name":"Global Memory"
      , "children":
      [
        {
          "type":"memsys"
          , "id":24
          , "name":"DDR"
          , "details":
          [
            {
              "type":"table"
              , "Number of banks":"2"
            }
          ]
        }
      ]
    }
  ]
  , "links":
  [
    {
      "from":13
      , "to":3
    }
    , {
      "from":5
      , "to":14
    }
    , {
      "from":3
      , "to":15
      , "reverse":2
    }
    , {
      "from":16
      , "to":3
    }
    , {
      "from":17
      , "to":10
    }
    , {
      "from":18
      , "to":10
    }
    , {
      "from":20
      , "to":8
    }
    , {
      "from":9
      , "to":20
    }
    , {
      "from":11
      , "to":10
    }
    , {
      "from":3
      , "to":10
    }
    , {
      "from":6
      , "to":11
    }
    , {
      "from":7
      , "to":11
    }
    , {
      "from":9
      , "to":11
    }
    , {
      "from":11
      , "to":5
    }
    , {
      "from":10
      , "to":6
    }
    , {
      "from":10
      , "to":7
    }
    , {
      "from":6
      , "to":8
    }
    , {
      "from":7
      , "to":8
    }
    , {
      "from":8
      , "to":9
    }
    , {
      "from":24
      , "to":6
    }
    , {
      "from":24
      , "to":7
    }
  ]
}
