
*** Running vivado
    with args -log wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source wrapper.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source wrapper.tcl -notrace
Command: synth_design -top wrapper -part xc7z007sclg400-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Device 21-403] Loading part xc7z007sclg400-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6072
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1028.121 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'wrapper' [C:/Users/Eastonco/Documents/EE214/assignment11.2/assignment11.2.srcs/sources_1/imports/new/wrapper.v:23]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/Eastonco/Documents/EE214/assignment11.2/assignment11.2.srcs/sources_1/imports/new/hzcounter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'counter' (1#1) [C:/Users/Eastonco/Documents/EE214/assignment11.2/assignment11.2.srcs/sources_1/imports/new/hzcounter.v:1]
INFO: [Synth 8-6157] synthesizing module 'counterController' [C:/Users/Eastonco/Documents/EE214/assignment11.2/assignment11.2.srcs/sources_1/imports/new/counter controller.v:1]
INFO: [Synth 8-6155] done synthesizing module 'counterController' (2#1) [C:/Users/Eastonco/Documents/EE214/assignment11.2/assignment11.2.srcs/sources_1/imports/new/counter controller.v:1]
INFO: [Synth 8-6157] synthesizing module 'ssegController' [C:/Users/Eastonco/Documents/EE214/assignment11.2/assignment11.2.srcs/sources_1/imports/new/ssegController.v:23]
INFO: [Synth 8-6157] synthesizing module 'dispClk' [C:/Users/Eastonco/Documents/EE214/assignment11.2/assignment11.2.srcs/sources_1/imports/new/dispClk.v:1]
INFO: [Synth 8-6155] done synthesizing module 'dispClk' (3#1) [C:/Users/Eastonco/Documents/EE214/assignment11.2/assignment11.2.srcs/sources_1/imports/new/dispClk.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux' [C:/Users/Eastonco/Documents/EE214/assignment11.2/assignment11.2.srcs/sources_1/imports/new/mux.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mux' (4#1) [C:/Users/Eastonco/Documents/EE214/assignment11.2/assignment11.2.srcs/sources_1/imports/new/mux.v:1]
INFO: [Synth 8-6157] synthesizing module 'ssegDecoder' [C:/Users/Eastonco/Documents/EE214/assignment11.2/assignment11.2.srcs/sources_1/imports/new/ssegDecoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ssegDecoder' (5#1) [C:/Users/Eastonco/Documents/EE214/assignment11.2/assignment11.2.srcs/sources_1/imports/new/ssegDecoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'ssegAnodeDecoder' [C:/Users/Eastonco/Documents/EE214/assignment11.2/assignment11.2.srcs/sources_1/imports/new/ssegAnodeDecoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ssegAnodeDecoder' (6#1) [C:/Users/Eastonco/Documents/EE214/assignment11.2/assignment11.2.srcs/sources_1/imports/new/ssegAnodeDecoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ssegController' (7#1) [C:/Users/Eastonco/Documents/EE214/assignment11.2/assignment11.2.srcs/sources_1/imports/new/ssegController.v:23]
INFO: [Synth 8-6155] done synthesizing module 'wrapper' (8#1) [C:/Users/Eastonco/Documents/EE214/assignment11.2/assignment11.2.srcs/sources_1/imports/new/wrapper.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 1028.121 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 1028.121 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 1028.121 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1028.121 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Eastonco/Documents/EE214/assignment11.2/assignment11.2.srcs/constrs_1/new/constraints.xdc]
WARNING: [Vivado 12-507] No nets matched 'start_IBUF'. [C:/Users/Eastonco/Documents/EE214/assignment11.2/assignment11.2.srcs/constrs_1/new/constraints.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Eastonco/Documents/EE214/assignment11.2/assignment11.2.srcs/constrs_1/new/constraints.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Eastonco/Documents/EE214/assignment11.2/assignment11.2.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Eastonco/Documents/EE214/assignment11.2/assignment11.2.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1038.406 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1038.406 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:32 . Memory (MB): peak = 1038.406 ; gain = 10.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:32 . Memory (MB): peak = 1038.406 ; gain = 10.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:32 . Memory (MB): peak = 1038.406 ; gain = 10.285
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'enabeled_reg' [C:/Users/Eastonco/Documents/EE214/assignment11.2/assignment11.2.srcs/sources_1/imports/new/wrapper.v:45]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:32 . Memory (MB): peak = 1038.406 ; gain = 10.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 4     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    4 Bit        Muxes := 8     
	   4 Input    4 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 2     
	   3 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:35 . Memory (MB): peak = 1038.406 ; gain = 10.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:46 . Memory (MB): peak = 1038.406 ; gain = 10.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:46 . Memory (MB): peak = 1038.406 ; gain = 10.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:00:46 . Memory (MB): peak = 1041.332 ; gain = 13.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 00:00:52 . Memory (MB): peak = 1047.113 ; gain = 18.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:41 ; elapsed = 00:00:52 . Memory (MB): peak = 1047.113 ; gain = 18.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:41 ; elapsed = 00:00:52 . Memory (MB): peak = 1047.113 ; gain = 18.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:41 ; elapsed = 00:00:52 . Memory (MB): peak = 1047.113 ; gain = 18.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:00:52 . Memory (MB): peak = 1047.113 ; gain = 18.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:41 ; elapsed = 00:00:52 . Memory (MB): peak = 1047.113 ; gain = 18.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    10|
|3     |LUT1   |     6|
|4     |LUT2   |     5|
|5     |LUT3   |    12|
|6     |LUT4   |    16|
|7     |LUT5   |     7|
|8     |LUT6   |    10|
|9     |FDCE   |    16|
|10    |FDPE   |     4|
|11    |FDRE   |    37|
|12    |LDC    |     5|
|13    |IBUF   |     5|
|14    |OBUF   |    11|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:41 ; elapsed = 00:00:52 . Memory (MB): peak = 1047.113 ; gain = 18.992
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:47 . Memory (MB): peak = 1047.113 ; gain = 8.707
Synthesis Optimization Complete : Time (s): cpu = 00:00:41 ; elapsed = 00:00:52 . Memory (MB): peak = 1047.113 ; gain = 18.992
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1059.176 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1059.176 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  LDC => LDCE: 5 instances

INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:50 ; elapsed = 00:01:05 . Memory (MB): peak = 1059.176 ; gain = 31.055
INFO: [Common 17-1381] The checkpoint 'C:/Users/Eastonco/Documents/EE214/assignment11.2/assignment11.2.runs/synth_1/wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file wrapper_utilization_synth.rpt -pb wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Dec  6 23:45:15 2020...
