-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2020.1
-- Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity kernel is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_ce : IN STD_LOGIC;
    in_r_TDATA : IN STD_LOGIC_VECTOR (63 downto 0);
    in_r_TVALID : IN STD_LOGIC;
    in_r_TREADY : OUT STD_LOGIC;
    in_r_TKEEP : IN STD_LOGIC_VECTOR (7 downto 0);
    in_r_TSTRB : IN STD_LOGIC_VECTOR (7 downto 0);
    in_r_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    out_r_TDATA : OUT STD_LOGIC_VECTOR (127 downto 0);
    out_r_TVALID : OUT STD_LOGIC;
    out_r_TREADY : IN STD_LOGIC;
    out_r_TKEEP : OUT STD_LOGIC_VECTOR (15 downto 0);
    out_r_TSTRB : OUT STD_LOGIC_VECTOR (15 downto 0);
    out_r_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    in_r_TDATA_blk_n : OUT STD_LOGIC;
    out_r_TDATA_blk_n : OUT STD_LOGIC );
end;


architecture behav of kernel is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000000000001";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000000000010";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000000000100";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000000001000";
    constant ap_ST_fsm_pp0_stage4 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000000010000";
    constant ap_ST_fsm_pp0_stage5 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000000100000";
    constant ap_ST_fsm_pp0_stage6 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000001000000";
    constant ap_ST_fsm_pp0_stage7 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000010000000";
    constant ap_ST_fsm_pp0_stage8 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000100000000";
    constant ap_ST_fsm_pp0_stage9 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000001000000000";
    constant ap_ST_fsm_pp0_stage10 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000010000000000";
    constant ap_ST_fsm_pp0_stage11 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000100000000000";
    constant ap_ST_fsm_pp0_stage12 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000001000000000000";
    constant ap_ST_fsm_pp0_stage13 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000010000000000000";
    constant ap_ST_fsm_pp0_stage14 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000100000000000000";
    constant ap_ST_fsm_pp0_stage15 : STD_LOGIC_VECTOR (26 downto 0) := "000000000001000000000000000";
    constant ap_ST_fsm_pp0_stage16 : STD_LOGIC_VECTOR (26 downto 0) := "000000000010000000000000000";
    constant ap_ST_fsm_pp0_stage17 : STD_LOGIC_VECTOR (26 downto 0) := "000000000100000000000000000";
    constant ap_ST_fsm_pp0_stage18 : STD_LOGIC_VECTOR (26 downto 0) := "000000001000000000000000000";
    constant ap_ST_fsm_pp0_stage19 : STD_LOGIC_VECTOR (26 downto 0) := "000000010000000000000000000";
    constant ap_ST_fsm_pp0_stage20 : STD_LOGIC_VECTOR (26 downto 0) := "000000100000000000000000000";
    constant ap_ST_fsm_pp0_stage21 : STD_LOGIC_VECTOR (26 downto 0) := "000001000000000000000000000";
    constant ap_ST_fsm_pp0_stage22 : STD_LOGIC_VECTOR (26 downto 0) := "000010000000000000000000000";
    constant ap_ST_fsm_pp0_stage23 : STD_LOGIC_VECTOR (26 downto 0) := "000100000000000000000000000";
    constant ap_ST_fsm_pp0_stage24 : STD_LOGIC_VECTOR (26 downto 0) := "001000000000000000000000000";
    constant ap_ST_fsm_pp0_stage25 : STD_LOGIC_VECTOR (26 downto 0) := "010000000000000000000000000";
    constant ap_ST_fsm_pp0_stage26 : STD_LOGIC_VECTOR (26 downto 0) := "100000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv16_FF : STD_LOGIC_VECTOR (15 downto 0) := "0000000011111111";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv10_180 : STD_LOGIC_VECTOR (9 downto 0) := "0110000000";
    constant ap_const_lv10_3FF : STD_LOGIC_VECTOR (9 downto 0) := "1111111111";
    constant ap_const_lv10_BF : STD_LOGIC_VECTOR (9 downto 0) := "0010111111";
    constant ap_const_lv8_6 : STD_LOGIC_VECTOR (7 downto 0) := "00000110";
    constant ap_const_lv8_3 : STD_LOGIC_VECTOR (7 downto 0) := "00000011";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv32_38 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv21_0 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000000";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv32_40400 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000001000000010000000000";
    constant ap_const_lv32_400 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000010000000000";
    constant ap_const_lv17_1 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000001";
    constant ap_const_lv16_2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000010";
    constant ap_const_lv16_200 : STD_LOGIC_VECTOR (15 downto 0) := "0000001000000000";
    constant ap_const_lv8_5 : STD_LOGIC_VECTOR (7 downto 0) := "00000101";
    constant ap_const_lv17_2 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000010";
    constant ap_const_lv8_2 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv16_101 : STD_LOGIC_VECTOR (15 downto 0) := "0000000100000001";
    constant ap_const_lv32_17FF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000001011111111111";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv32_403F8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000001000000001111111000";
    constant ap_const_lv16_100 : STD_LOGIC_VECTOR (15 downto 0) := "0000000100000000";
    constant ap_const_lv32_40800 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000001000000100000000000";
    constant ap_const_lv32_800 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000100000000000";
    constant ap_const_lv12_B : STD_LOGIC_VECTOR (11 downto 0) := "000000001011";
    constant ap_const_lv12_A : STD_LOGIC_VECTOR (11 downto 0) := "000000001010";
    constant ap_const_lv13_1FF5 : STD_LOGIC_VECTOR (12 downto 0) := "1111111110101";
    constant ap_const_lv12_D : STD_LOGIC_VECTOR (11 downto 0) := "000000001101";
    constant ap_const_lv13_3 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000011";
    constant ap_const_lv12_7 : STD_LOGIC_VECTOR (11 downto 0) := "000000000111";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv13_1FF3 : STD_LOGIC_VECTOR (12 downto 0) := "1111111110011";
    constant ap_const_lv13_1FF1 : STD_LOGIC_VECTOR (12 downto 0) := "1111111110001";
    constant ap_const_lv13_D : STD_LOGIC_VECTOR (12 downto 0) := "0000000001101";
    constant ap_const_lv13_1FF2 : STD_LOGIC_VECTOR (12 downto 0) := "1111111110010";
    constant ap_const_lv13_B : STD_LOGIC_VECTOR (12 downto 0) := "0000000001011";
    constant ap_const_lv13_1FF9 : STD_LOGIC_VECTOR (12 downto 0) := "1111111111001";
    constant ap_const_lv13_1FF7 : STD_LOGIC_VECTOR (12 downto 0) := "1111111110111";
    constant ap_const_lv13_7 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000111";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv12_5 : STD_LOGIC_VECTOR (11 downto 0) := "000000000101";
    constant ap_const_lv13_1FFD : STD_LOGIC_VECTOR (12 downto 0) := "1111111111101";
    constant ap_const_lv13_1FF6 : STD_LOGIC_VECTOR (12 downto 0) := "1111111110110";
    constant ap_const_lv13_A : STD_LOGIC_VECTOR (12 downto 0) := "0000000001010";
    constant ap_const_lv13_1FFB : STD_LOGIC_VECTOR (12 downto 0) := "1111111111011";
    constant ap_const_lv13_E : STD_LOGIC_VECTOR (12 downto 0) := "0000000001110";
    constant ap_const_lv13_1FF4 : STD_LOGIC_VECTOR (12 downto 0) := "1111111110100";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage26 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage26 : signal is "none";
    signal ap_block_state27_pp0_stage26_iter0 : BOOLEAN;
    signal ap_block_pp0_stage26_11001 : BOOLEAN;
    signal l1_iteration : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal l1_write_col_offset : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    signal l1_write_row_offset : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal l1_channel_idx : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal l1_read_col_offset : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal l1_stripes_0_0_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal l1_stripes_0_0_ce0 : STD_LOGIC;
    signal l1_stripes_0_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_0_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal l1_stripes_0_0_ce1 : STD_LOGIC;
    signal l1_stripes_0_0_we1 : STD_LOGIC;
    signal l1_stripes_0_0_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_0_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal l1_stripes_0_1_ce0 : STD_LOGIC;
    signal l1_stripes_0_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_1_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal l1_stripes_0_1_ce1 : STD_LOGIC;
    signal l1_stripes_0_1_we1 : STD_LOGIC;
    signal l1_stripes_0_1_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_1_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal l1_stripes_0_2_ce0 : STD_LOGIC;
    signal l1_stripes_0_2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_2_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal l1_stripes_0_2_ce1 : STD_LOGIC;
    signal l1_stripes_0_2_we1 : STD_LOGIC;
    signal l1_stripes_0_2_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_2_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal l1_stripes_0_3_ce0 : STD_LOGIC;
    signal l1_stripes_0_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_3_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal l1_stripes_0_3_ce1 : STD_LOGIC;
    signal l1_stripes_0_3_we1 : STD_LOGIC;
    signal l1_stripes_0_3_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_3_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_4_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal l1_stripes_0_4_ce0 : STD_LOGIC;
    signal l1_stripes_0_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_4_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal l1_stripes_0_4_ce1 : STD_LOGIC;
    signal l1_stripes_0_4_we1 : STD_LOGIC;
    signal l1_stripes_0_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_4_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_5_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal l1_stripes_0_5_ce0 : STD_LOGIC;
    signal l1_stripes_0_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_5_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal l1_stripes_0_5_ce1 : STD_LOGIC;
    signal l1_stripes_0_5_we1 : STD_LOGIC;
    signal l1_stripes_0_5_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_5_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_0_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal l1_stripes_1_0_ce0 : STD_LOGIC;
    signal l1_stripes_1_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_0_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal l1_stripes_1_0_ce1 : STD_LOGIC;
    signal l1_stripes_1_0_we1 : STD_LOGIC;
    signal l1_stripes_1_0_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_0_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal l1_stripes_1_1_ce0 : STD_LOGIC;
    signal l1_stripes_1_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_1_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal l1_stripes_1_1_ce1 : STD_LOGIC;
    signal l1_stripes_1_1_we1 : STD_LOGIC;
    signal l1_stripes_1_1_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_1_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal l1_stripes_1_2_ce0 : STD_LOGIC;
    signal l1_stripes_1_2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_2_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal l1_stripes_1_2_ce1 : STD_LOGIC;
    signal l1_stripes_1_2_we1 : STD_LOGIC;
    signal l1_stripes_1_2_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_2_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal l1_stripes_1_3_ce0 : STD_LOGIC;
    signal l1_stripes_1_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_3_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal l1_stripes_1_3_ce1 : STD_LOGIC;
    signal l1_stripes_1_3_we1 : STD_LOGIC;
    signal l1_stripes_1_3_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_3_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_4_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal l1_stripes_1_4_ce0 : STD_LOGIC;
    signal l1_stripes_1_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_4_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal l1_stripes_1_4_ce1 : STD_LOGIC;
    signal l1_stripes_1_4_we1 : STD_LOGIC;
    signal l1_stripes_1_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_4_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_5_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal l1_stripes_1_5_ce0 : STD_LOGIC;
    signal l1_stripes_1_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_5_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal l1_stripes_1_5_ce1 : STD_LOGIC;
    signal l1_stripes_1_5_we1 : STD_LOGIC;
    signal l1_stripes_1_5_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_5_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_0_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal l1_stripes_2_0_ce0 : STD_LOGIC;
    signal l1_stripes_2_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_0_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal l1_stripes_2_0_ce1 : STD_LOGIC;
    signal l1_stripes_2_0_we1 : STD_LOGIC;
    signal l1_stripes_2_0_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_0_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal l1_stripes_2_1_ce0 : STD_LOGIC;
    signal l1_stripes_2_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_1_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal l1_stripes_2_1_ce1 : STD_LOGIC;
    signal l1_stripes_2_1_we1 : STD_LOGIC;
    signal l1_stripes_2_1_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_1_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal l1_stripes_2_2_ce0 : STD_LOGIC;
    signal l1_stripes_2_2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_2_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal l1_stripes_2_2_ce1 : STD_LOGIC;
    signal l1_stripes_2_2_we1 : STD_LOGIC;
    signal l1_stripes_2_2_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_2_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal l1_stripes_2_3_ce0 : STD_LOGIC;
    signal l1_stripes_2_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_3_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal l1_stripes_2_3_ce1 : STD_LOGIC;
    signal l1_stripes_2_3_we1 : STD_LOGIC;
    signal l1_stripes_2_3_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_3_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_4_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal l1_stripes_2_4_ce0 : STD_LOGIC;
    signal l1_stripes_2_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_4_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal l1_stripes_2_4_ce1 : STD_LOGIC;
    signal l1_stripes_2_4_we1 : STD_LOGIC;
    signal l1_stripes_2_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_4_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_5_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal l1_stripes_2_5_ce0 : STD_LOGIC;
    signal l1_stripes_2_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_5_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal l1_stripes_2_5_ce1 : STD_LOGIC;
    signal l1_stripes_2_5_we1 : STD_LOGIC;
    signal l1_stripes_2_5_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_5_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_maxes_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal l1_maxes_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal l1_maxes_2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal l1_maxes_3 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal l2_write_col_offset : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    signal l2_iteration : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal l2_read_row_offset : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal l2_read_col_offset : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal l2_stripes_2_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_2_0_ce0 : STD_LOGIC;
    signal l2_stripes_2_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_0_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_2_0_ce1 : STD_LOGIC;
    signal l2_stripes_2_0_we1 : STD_LOGIC;
    signal l2_stripes_2_0_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_0_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_2_1_ce0 : STD_LOGIC;
    signal l2_stripes_2_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_1_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_2_1_ce1 : STD_LOGIC;
    signal l2_stripes_2_1_we1 : STD_LOGIC;
    signal l2_stripes_2_1_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_1_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_2_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_2_2_ce0 : STD_LOGIC;
    signal l2_stripes_2_2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_2_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_2_2_ce1 : STD_LOGIC;
    signal l2_stripes_2_2_we1 : STD_LOGIC;
    signal l2_stripes_2_2_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_2_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_3_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_2_3_ce0 : STD_LOGIC;
    signal l2_stripes_2_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_3_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_2_3_ce1 : STD_LOGIC;
    signal l2_stripes_2_3_we1 : STD_LOGIC;
    signal l2_stripes_2_3_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_3_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_4_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_2_4_ce0 : STD_LOGIC;
    signal l2_stripes_2_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_4_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_2_4_ce1 : STD_LOGIC;
    signal l2_stripes_2_4_we1 : STD_LOGIC;
    signal l2_stripes_2_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_4_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_5_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_2_5_ce0 : STD_LOGIC;
    signal l2_stripes_2_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_5_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_2_5_ce1 : STD_LOGIC;
    signal l2_stripes_2_5_we1 : STD_LOGIC;
    signal l2_stripes_2_5_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_5_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_0_0_ce0 : STD_LOGIC;
    signal l2_stripes_0_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_0_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_0_0_ce1 : STD_LOGIC;
    signal l2_stripes_0_0_we1 : STD_LOGIC;
    signal l2_stripes_0_0_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_0_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_0_1_ce0 : STD_LOGIC;
    signal l2_stripes_0_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_1_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_0_1_ce1 : STD_LOGIC;
    signal l2_stripes_0_1_we1 : STD_LOGIC;
    signal l2_stripes_0_1_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_1_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_2_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_0_2_ce0 : STD_LOGIC;
    signal l2_stripes_0_2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_2_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_0_2_ce1 : STD_LOGIC;
    signal l2_stripes_0_2_we1 : STD_LOGIC;
    signal l2_stripes_0_2_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_2_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_3_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_0_3_ce0 : STD_LOGIC;
    signal l2_stripes_0_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_3_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_0_3_ce1 : STD_LOGIC;
    signal l2_stripes_0_3_we1 : STD_LOGIC;
    signal l2_stripes_0_3_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_3_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_4_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_0_4_ce0 : STD_LOGIC;
    signal l2_stripes_0_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_4_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_0_4_ce1 : STD_LOGIC;
    signal l2_stripes_0_4_we1 : STD_LOGIC;
    signal l2_stripes_0_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_4_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_5_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_0_5_ce0 : STD_LOGIC;
    signal l2_stripes_0_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_5_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_0_5_ce1 : STD_LOGIC;
    signal l2_stripes_0_5_we1 : STD_LOGIC;
    signal l2_stripes_0_5_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_5_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_3_0_ce0 : STD_LOGIC;
    signal l2_stripes_3_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_0_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_3_0_ce1 : STD_LOGIC;
    signal l2_stripes_3_0_we1 : STD_LOGIC;
    signal l2_stripes_3_0_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_0_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_3_1_ce0 : STD_LOGIC;
    signal l2_stripes_3_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_1_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_3_1_ce1 : STD_LOGIC;
    signal l2_stripes_3_1_we1 : STD_LOGIC;
    signal l2_stripes_3_1_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_1_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_2_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_3_2_ce0 : STD_LOGIC;
    signal l2_stripes_3_2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_2_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_3_2_ce1 : STD_LOGIC;
    signal l2_stripes_3_2_we1 : STD_LOGIC;
    signal l2_stripes_3_2_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_2_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_3_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_3_3_ce0 : STD_LOGIC;
    signal l2_stripes_3_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_3_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_3_3_ce1 : STD_LOGIC;
    signal l2_stripes_3_3_we1 : STD_LOGIC;
    signal l2_stripes_3_3_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_3_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_4_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_3_4_ce0 : STD_LOGIC;
    signal l2_stripes_3_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_4_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_3_4_ce1 : STD_LOGIC;
    signal l2_stripes_3_4_we1 : STD_LOGIC;
    signal l2_stripes_3_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_4_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_5_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_3_5_ce0 : STD_LOGIC;
    signal l2_stripes_3_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_5_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_3_5_ce1 : STD_LOGIC;
    signal l2_stripes_3_5_we1 : STD_LOGIC;
    signal l2_stripes_3_5_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_5_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_1_0_ce0 : STD_LOGIC;
    signal l2_stripes_1_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_0_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_1_0_ce1 : STD_LOGIC;
    signal l2_stripes_1_0_we1 : STD_LOGIC;
    signal l2_stripes_1_0_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_0_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_1_1_ce0 : STD_LOGIC;
    signal l2_stripes_1_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_1_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_1_1_ce1 : STD_LOGIC;
    signal l2_stripes_1_1_we1 : STD_LOGIC;
    signal l2_stripes_1_1_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_1_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_2_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_1_2_ce0 : STD_LOGIC;
    signal l2_stripes_1_2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_2_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_1_2_ce1 : STD_LOGIC;
    signal l2_stripes_1_2_we1 : STD_LOGIC;
    signal l2_stripes_1_2_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_2_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_3_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_1_3_ce0 : STD_LOGIC;
    signal l2_stripes_1_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_3_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_1_3_ce1 : STD_LOGIC;
    signal l2_stripes_1_3_we1 : STD_LOGIC;
    signal l2_stripes_1_3_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_3_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_4_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_1_4_ce0 : STD_LOGIC;
    signal l2_stripes_1_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_4_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_1_4_ce1 : STD_LOGIC;
    signal l2_stripes_1_4_we1 : STD_LOGIC;
    signal l2_stripes_1_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_4_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_5_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_1_5_ce0 : STD_LOGIC;
    signal l2_stripes_1_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_5_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_1_5_ce1 : STD_LOGIC;
    signal l2_stripes_1_5_we1 : STD_LOGIC;
    signal l2_stripes_1_5_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_5_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_kernel_sums_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal l2_kernel_sums_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal l2_kernel_sums_2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal l2_kernel_sums_3 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal l2_kernel_sums_4 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal l2_kernel_sums_5 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal l2_kernel_sums_6 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal l2_kernel_sums_7 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal l2_maxes_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal l2_maxes_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal l2_maxes_2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal l2_maxes_3 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal l2_maxes_4 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal l2_maxes_5 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal l2_maxes_6 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal l2_maxes_7 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal l1_read_row_offset : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal l2_write_row_offset : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal icmp_ln30_reg_13879 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage9 : signal is "none";
    signal ap_block_pp0_stage9 : BOOLEAN;
    signal and_ln147_reg_15619 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln191_reg_15788 : STD_LOGIC_VECTOR (0 downto 0);
    signal l1_iteration_load_reg_13866 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state28_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal trunc_ln30_fu_3471_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln30_reg_13874 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln30_fu_3479_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln54_fu_3485_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln54_reg_13883 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln48_fu_3491_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln48_reg_13887 : STD_LOGIC_VECTOR (0 downto 0);
    signal l1_write_col_offset_s_reg_13891 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state2_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_state29_pp0_stage1_iter1 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal tmp_data_V_1_reg_13897 : STD_LOGIC_VECTOR (63 downto 0);
    signal l1_channel_idx_load_reg_13908 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln37_fu_3578_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln37_1_fu_3582_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln37_1_reg_13917 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln39_fu_3597_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln39_reg_13921 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_state3_pp0_stage2_iter0 : BOOLEAN;
    signal ap_block_state30_pp0_stage2_iter1 : BOOLEAN;
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal select_ln39_fu_3608_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln39_reg_13926 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln37_2_fu_3672_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln38_1_fu_3676_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln38_1_reg_13936 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_s_reg_13942 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_3_reg_13964 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_reg_13986 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_5_reg_14008 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_6_reg_14030 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_7_reg_14052 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln39_1_fu_3736_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln39_1_reg_14074 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_block_state4_pp0_stage3_iter0 : BOOLEAN;
    signal ap_block_state31_pp0_stage3_iter1 : BOOLEAN;
    signal ap_block_pp0_stage3_11001 : BOOLEAN;
    signal trunc_ln37_3_fu_3782_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln39_2_fu_3792_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln39_2_reg_14083 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln39_4_fu_3804_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln39_4_reg_14088 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln39_5_fu_3812_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln39_5_reg_14095 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln37_4_fu_3820_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln37_4_reg_14100 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln39_6_fu_3861_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln39_6_reg_14104 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage4 : signal is "none";
    signal ap_block_state5_pp0_stage4_iter0 : BOOLEAN;
    signal ap_block_state32_pp0_stage4_iter1 : BOOLEAN;
    signal ap_block_pp0_stage4_11001 : BOOLEAN;
    signal trunc_ln37_5_fu_3876_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln37_5_reg_14111 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln38_4_fu_3880_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln38_4_reg_14115 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln39_4_fu_3886_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln39_4_reg_14120 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln39_2_fu_3901_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln39_2_reg_14127 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln37_6_fu_3934_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln37_6_reg_14132 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_pp0_stage5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage5 : signal is "none";
    signal ap_block_state6_pp0_stage5_iter0 : BOOLEAN;
    signal ap_block_state33_pp0_stage5_iter1 : BOOLEAN;
    signal ap_block_pp0_stage5_11001 : BOOLEAN;
    signal icmp_ln39_5_fu_3944_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln39_5_reg_14136 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln37_7_fu_3958_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln37_7_reg_14142 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln38_6_fu_3962_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln38_6_reg_14146 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln39_10_fu_4007_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln39_10_reg_14152 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_pp0_stage6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage6 : signal is "none";
    signal ap_block_state7_pp0_stage6_iter0 : BOOLEAN;
    signal ap_block_state34_pp0_stage6_iter1 : BOOLEAN;
    signal ap_block_pp0_stage6_11001 : BOOLEAN;
    signal icmp_ln39_6_fu_4014_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln39_6_reg_14159 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln37_8_fu_4026_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln37_8_reg_14164 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln39_7_fu_4036_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln39_7_reg_14168 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln39_6_fu_4058_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln39_6_reg_14173 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln39_12_fu_4103_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln39_12_reg_14178 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_pp0_stage7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage7 : signal is "none";
    signal ap_block_state8_pp0_stage7_iter0 : BOOLEAN;
    signal ap_block_state35_pp0_stage7_iter1 : BOOLEAN;
    signal ap_block_pp0_stage7_11001 : BOOLEAN;
    signal select_ln39_14_fu_4115_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln64_fu_4131_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln64_reg_14188 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln68_fu_4137_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln68_reg_14192 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_71_reg_14197 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln114_fu_4147_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln114_reg_14205 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln221_fu_4157_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln221_reg_14209 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln77_fu_4217_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln77_reg_14217 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_block_state10_pp0_stage9_iter0 : BOOLEAN;
    signal ap_block_state37_pp0_stage9_iter1 : BOOLEAN;
    signal ap_predicate_op2900_write_state37 : BOOLEAN;
    signal ap_block_state37_io : BOOLEAN;
    signal ap_block_pp0_stage9_11001 : BOOLEAN;
    signal icmp_ln134_fu_4277_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln134_reg_14402 : STD_LOGIC_VECTOR (0 downto 0);
    signal l1_read_row_offset_l_reg_14407 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_pp0_stage10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage10 : signal is "none";
    signal ap_block_state11_pp0_stage10_iter0 : BOOLEAN;
    signal ap_block_pp0_stage10_11001 : BOOLEAN;
    signal select_ln78_fu_4335_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln78_reg_14412 : STD_LOGIC_VECTOR (2 downto 0);
    signal l1_stripes_0_0_load_reg_14425 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_1_load_reg_14432 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_2_load_reg_14439 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_3_load_reg_14446 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_4_load_reg_14453 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_5_load_reg_14460 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_0_load_reg_14467 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_1_load_reg_14474 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_2_load_reg_14481 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_3_load_reg_14488 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_4_load_reg_14495 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_5_load_reg_14502 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_0_load_reg_14509 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_1_load_reg_14516 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_2_load_reg_14523 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_3_load_reg_14530 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_4_load_reg_14537 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_5_load_reg_14544 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_0_load_1_reg_14551 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_1_load_1_reg_14558 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_2_load_1_reg_14565 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_3_load_1_reg_14572 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_4_load_1_reg_14579 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_5_load_1_reg_14586 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_0_load_1_reg_14593 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_1_load_1_reg_14600 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_2_load_1_reg_14607 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_3_load_1_reg_14614 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_4_load_1_reg_14621 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_5_load_1_reg_14628 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_0_load_1_reg_14635 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_1_load_1_reg_14642 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_2_load_1_reg_14649 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_3_load_1_reg_14656 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_4_load_1_reg_14663 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_5_load_1_reg_14670 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln78_1_fu_4407_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln78_1_reg_14767 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln78_2_fu_4454_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln78_2_reg_14780 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_3_fu_4462_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_3_reg_14793 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_pp0_stage11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage11 : signal is "none";
    signal ap_block_state12_pp0_stage11_iter0 : BOOLEAN;
    signal ap_block_pp0_stage11_11001 : BOOLEAN;
    signal zext_ln90_16_fu_4481_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln90_16_reg_14800 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_6_fu_4503_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_6_reg_14805 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_13647_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln90_3_reg_14814 : STD_LOGIC_VECTOR (12 downto 0);
    signal l1_stripes_0_0_load_2_reg_14819 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_1_load_2_reg_14826 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_2_load_2_reg_14833 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_3_load_2_reg_14840 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_4_load_2_reg_14847 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_5_load_2_reg_14854 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_0_load_2_reg_14861 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_1_load_2_reg_14868 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_2_load_2_reg_14875 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_3_load_2_reg_14882 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_4_load_2_reg_14889 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_5_load_2_reg_14896 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_0_load_2_reg_14903 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_1_load_2_reg_14910 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_2_load_2_reg_14917 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_3_load_2_reg_14924 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_4_load_2_reg_14931 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_5_load_2_reg_14938 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1_fu_4518_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1_reg_14945 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_pp0_stage12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage12 : signal is "none";
    signal ap_block_state13_pp0_stage12_iter0 : BOOLEAN;
    signal ap_block_pp0_stage12_11001 : BOOLEAN;
    signal tmp_4_fu_4541_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_4_reg_14953 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln90_11_fu_4556_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln90_11_reg_14960 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_7_fu_4608_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_7_reg_14965 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln90_38_fu_4619_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln90_38_reg_14971 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_13655_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln90_5_reg_14976 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_9_fu_4623_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_9_reg_14981 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln90_25_fu_4634_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal shl_ln90_25_reg_14987 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_12_fu_4652_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_12_reg_14992 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln90_34_fu_4667_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln90_34_reg_14998 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln90_14_fu_4689_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln90_14_reg_15003 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_14_fu_4695_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_14_reg_15008 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_15_fu_4740_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_15_reg_15015 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_17_fu_4751_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_17_reg_15023 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln90_93_fu_4762_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln90_93_reg_15031 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_13663_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln90_24_reg_15036 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_18_fu_4766_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_18_reg_15041 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_21_fu_4777_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_21_reg_15048 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_24_fu_4800_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_24_reg_15055 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln90_76_fu_4829_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln90_76_reg_15062 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln90_45_fu_4851_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln90_45_reg_15067 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_2_fu_4937_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_2_reg_15072 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_pp0_stage13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage13 : signal is "none";
    signal ap_block_state14_pp0_stage13_iter0 : BOOLEAN;
    signal ap_block_pp0_stage13_11001 : BOOLEAN;
    signal sub_ln90_6_fu_5008_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln90_6_reg_15078 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln90_7_fu_5312_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln90_7_reg_15083 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln90_9_fu_5376_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln90_9_reg_15088 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln90_47_fu_5382_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln90_47_reg_15093 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln90_27_fu_5472_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub_ln90_27_reg_15098 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_11_fu_5492_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_11_reg_15103 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln90_10_fu_5531_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln90_10_reg_15109 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln90_12_fu_5547_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln90_12_reg_15114 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_13_fu_5615_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_13_reg_15119 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln90_36_fu_5626_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln90_36_reg_15126 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln90_75_fu_5646_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln90_75_reg_15131 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln90_40_fu_5739_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln90_40_reg_15136 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_16_fu_5755_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_16_reg_15141 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln90_15_fu_5770_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln90_15_reg_15147 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln90_19_fu_5798_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln90_19_reg_15152 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_13671_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln90_21_reg_15157 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln90_95_fu_5817_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln90_95_reg_15162 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln90_25_fu_5831_p2 : STD_LOGIC_VECTOR (13 downto 0);
    attribute use_dsp48 : string;
    attribute use_dsp48 of add_ln90_25_fu_5831_p2 : signal is "no";
    signal add_ln90_25_reg_15167 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln90_26_fu_5851_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln90_26_reg_15172 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln90_99_fu_5860_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln90_99_reg_15177 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln90_28_fu_5898_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln90_28_reg_15182 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln90_30_fu_5910_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln90_30_reg_15187 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub_ln90_56_fu_5939_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sub_ln90_56_reg_15192 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_22_fu_5945_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_22_reg_15197 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln90_36_fu_5976_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln90_36_reg_15204 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_23_fu_5982_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_23_reg_15209 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln90_47_fu_6015_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln90_47_reg_15216 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_25_fu_6021_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_25_reg_15221 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln90_50_fu_6372_p2 : STD_LOGIC_VECTOR (14 downto 0);
    attribute use_dsp48 of sub_ln90_50_fu_6372_p2 : signal is "no";
    signal sub_ln90_50_reg_15232 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_CS_fsm_pp0_stage14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage14 : signal is "none";
    signal ap_block_state15_pp0_stage14_iter0 : BOOLEAN;
    signal ap_block_pp0_stage14_11001 : BOOLEAN;
    signal add_ln90_40_fu_6588_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln90_40_reg_15237 : STD_LOGIC_VECTOR (14 downto 0);
    signal sub_ln90_58_fu_6594_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sub_ln90_58_reg_15242 : STD_LOGIC_VECTOR (14 downto 0);
    signal sub_ln90_68_fu_6812_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sub_ln90_68_reg_15247 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln104_2_fu_6911_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln104_2_reg_15252 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln104_10_fu_6923_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln104_10_reg_15257 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln104_12_fu_6935_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln104_12_reg_15262 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln104_15_fu_6947_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln104_15_reg_15267 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln104_17_fu_6963_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln104_17_reg_15272 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln104_20_fu_6974_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln104_20_reg_15277 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln104_21_fu_6980_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln104_21_reg_15282 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln104_22_fu_6986_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln104_22_reg_15287 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln104_27_fu_6998_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln104_27_reg_15292 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_13688_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln104_29_reg_15297 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln104_30_fu_7004_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln104_30_reg_15302 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln104_34_fu_7020_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln104_34_reg_15307 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln104_35_fu_7026_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln104_35_reg_15312 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_13712_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln104_4_reg_15317 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_CS_fsm_pp0_stage15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage15 : signal is "none";
    signal ap_block_state16_pp0_stage15_iter0 : BOOLEAN;
    signal ap_block_pp0_stage15_11001 : BOOLEAN;
    signal add_ln104_3_fu_7095_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln104_3_reg_15322 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln104_25_fu_7101_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln104_25_reg_15328 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln104_32_fu_7116_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln104_32_reg_15333 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln104_7_fu_7134_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln104_7_reg_15338 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_write_row_offset_2_reg_15344 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_pp0_stage16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage16 : signal is "none";
    signal ap_block_state17_pp0_stage16_iter0 : BOOLEAN;
    signal ap_block_pp0_stage16_11001 : BOOLEAN;
    signal add_ln104_8_fu_7153_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln104_8_reg_15352 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln104_5_fu_7170_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln104_5_reg_15357 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln111_1_fu_7185_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln111_1_reg_15363 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln111_3_fu_7201_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln111_3_reg_15368 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln118_fu_7212_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln118_reg_15373 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln118_fu_7228_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln118_reg_15389 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln123_fu_7270_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln123_reg_15393 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln104_1_fu_7298_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln104_1_reg_15399 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_pp0_stage17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage17 : signal is "none";
    signal ap_block_state18_pp0_stage17_iter0 : BOOLEAN;
    signal ap_block_pp0_stage17_11001 : BOOLEAN;
    signal select_ln111_2_fu_7312_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln111_2_reg_15405 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_0_0_addr_reg_15410 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_0_1_addr_reg_15415 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_0_2_addr_reg_15420 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_0_3_addr_reg_15425 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_0_4_addr_reg_15430 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_0_5_addr_reg_15435 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln147_1_fu_7343_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln147_1_reg_15440 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln147_fu_7367_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_78_reg_15623 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln157_fu_7403_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln157_reg_15631 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln168_fu_7407_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln168_reg_15636 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln168_4_fu_7429_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln168_4_reg_15712 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln191_fu_7445_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_fu_7451_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_reg_15792 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln208_fu_7463_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln208_reg_15797 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln229_fu_7489_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln229_reg_15802 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln111_fu_7518_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_pp0_stage18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage18 : signal is "none";
    signal ap_block_state19_pp0_stage18_iter0 : BOOLEAN;
    signal ap_block_pp0_stage18_11001 : BOOLEAN;
    signal select_ln123_1_fu_7560_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln138_fu_7577_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_read_row_offset_l_reg_15823 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln158_fu_7623_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln158_reg_15828 : STD_LOGIC_VECTOR (2 downto 0);
    signal l2_stripes_3_0_load_reg_15870 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_1_load_reg_15876 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_2_load_reg_15882 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_3_load_reg_15888 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_4_load_reg_15894 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_5_load_reg_15900 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_0_load_reg_15906 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_1_load_reg_15912 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_2_load_reg_15918 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_3_load_reg_15924 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_4_load_reg_15930 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_5_load_reg_15936 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln149_1_fu_7667_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln149_1_reg_15942 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_0_load_1_reg_15983 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_1_load_1_reg_15989 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_2_load_1_reg_15995 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_3_load_1_reg_16001 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_4_load_1_reg_16007 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_5_load_1_reg_16013 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_0_load_1_reg_16019 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_1_load_1_reg_16025 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_2_load_1_reg_16031 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_3_load_1_reg_16037 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_4_load_1_reg_16043 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_5_load_1_reg_16049 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln149_3_fu_7710_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln149_3_reg_16055 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln168_7_fu_7722_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln168_7_reg_16067 : STD_LOGIC_VECTOR (63 downto 0);
    signal select_ln158_1_fu_7775_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln158_1_reg_16143 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln158_2_fu_7822_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln158_2_reg_16159 : STD_LOGIC_VECTOR (2 downto 0);
    signal l2_stripes_2_0_load_reg_16175 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_pp0_stage19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage19 : signal is "none";
    signal ap_block_state20_pp0_stage19_iter0 : BOOLEAN;
    signal ap_block_pp0_stage19_11001 : BOOLEAN;
    signal l2_stripes_2_1_load_reg_16182 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_2_load_reg_16189 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_3_load_reg_16196 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_4_load_reg_16203 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_5_load_reg_16210 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln168_10_fu_7854_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln168_10_reg_16247 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln168_11_fu_7857_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln168_11_reg_16252 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln168_3_fu_13727_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln168_3_reg_16257 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln168_4_fu_7867_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln168_4_reg_16262 : STD_LOGIC_VECTOR (12 downto 0);
    signal l2_stripes_2_0_load_1_reg_16268 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_1_load_1_reg_16275 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_2_load_1_reg_16282 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_3_load_1_reg_16289 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_4_load_1_reg_16296 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_5_load_1_reg_16303 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln168_32_fu_7873_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln168_32_reg_16340 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln168_8_fu_13733_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln168_8_reg_16346 : STD_LOGIC_VECTOR (11 downto 0);
    signal l2_stripes_3_0_load_2_reg_16381 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_1_load_2_reg_16388 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_2_load_2_reg_16395 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_3_load_2_reg_16402 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_4_load_2_reg_16409 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_5_load_2_reg_16416 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_0_load_2_reg_16423 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_1_load_2_reg_16430 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_2_load_2_reg_16437 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_3_load_2_reg_16444 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_4_load_2_reg_16451 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_5_load_2_reg_16458 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln149_7_fu_7905_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln149_7_reg_16465 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_0_load_reg_16477 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_pp0_stage20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage20 : signal is "none";
    signal ap_block_state21_pp0_stage20_iter0 : BOOLEAN;
    signal ap_block_pp0_stage20_11001 : BOOLEAN;
    signal l2_stripes_0_1_load_reg_16484 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_2_load_reg_16491 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_3_load_reg_16498 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_4_load_reg_16505 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_5_load_reg_16512 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_0_load_1_reg_16519 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_1_load_1_reg_16525 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_2_load_1_reg_16531 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_3_load_1_reg_16537 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_4_load_1_reg_16543 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_5_load_1_reg_16549 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln149_2_fu_7940_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln149_2_reg_16555 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_0_load_2_reg_16567 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_1_load_2_reg_16574 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_2_load_2_reg_16581 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_3_load_2_reg_16588 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_4_load_2_reg_16595 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_5_load_2_reg_16602 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln168_78_fu_7947_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln168_78_reg_16639 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln168_15_fu_13739_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln168_15_reg_16644 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln168_16_fu_7960_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln168_16_reg_16649 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln168_17_fu_13745_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln168_17_reg_16654 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln149_9_fu_7995_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln149_9_reg_16659 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln221_fu_8008_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln149_fu_8066_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln149_reg_16676 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_pp0_stage21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage21 : signal is "none";
    signal ap_block_state22_pp0_stage21_iter0 : BOOLEAN;
    signal ap_block_pp0_stage21_11001 : BOOLEAN;
    signal zext_ln168_1_fu_8073_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln168_1_reg_16684 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln168_1_fu_8077_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln168_1_reg_16690 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln168_20_fu_8083_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln168_20_reg_16695 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln168_6_fu_13751_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln168_6_reg_16701 : STD_LOGIC_VECTOR (12 downto 0);
    signal l2_stripes_0_0_load_2_reg_16706 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_1_load_2_reg_16712 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_2_load_2_reg_16718 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_3_load_2_reg_16724 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_4_load_2_reg_16730 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_5_load_2_reg_16736 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln149_4_fu_8121_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln149_4_reg_16742 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln168_102_fu_8128_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln168_102_reg_16752 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln168_20_fu_13757_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln168_20_reg_16758 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln168_fu_8138_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln168_reg_16763 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_CS_fsm_pp0_stage22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage22 : signal is "none";
    signal ap_block_state23_pp0_stage22_iter0 : BOOLEAN;
    signal ap_block_pp0_stage22_11001 : BOOLEAN;
    signal zext_ln168_46_fu_8143_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln168_46_reg_16768 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln168_11_fu_13763_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln168_11_reg_16775 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln168_21_fu_13769_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln168_21_reg_16780 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln149_11_fu_8182_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln149_11_reg_16785 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln168_5_fu_8189_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln168_5_reg_16796 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_CS_fsm_pp0_stage23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage23 : signal is "none";
    signal ap_block_state24_pp0_stage23_iter0 : BOOLEAN;
    signal ap_block_pp0_stage23_11001 : BOOLEAN;
    signal select_ln149_5_fu_8216_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln149_5_reg_16801 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln168_22_fu_13774_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln168_22_reg_16812 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln168_123_fu_8230_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln168_123_reg_16817 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln168_27_fu_13779_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln168_27_reg_16823 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln168_12_fu_8378_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln168_12_reg_16828 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_CS_fsm_pp0_stage24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage24 : signal is "none";
    signal ap_block_state25_pp0_stage24_iter0 : BOOLEAN;
    signal ap_block_pp0_stage24_11001 : BOOLEAN;
    signal sub_ln168_8_fu_8405_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln168_8_reg_16833 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln168_7_fu_8411_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln168_7_reg_16838 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln168_38_fu_8465_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln168_38_reg_16843 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln168_62_fu_8625_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln168_62_reg_16849 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln168_16_fu_8635_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln168_16_reg_16855 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln168_56_fu_8750_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln168_56_reg_16860 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln168_73_fu_8975_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln168_73_reg_16865 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln168_11_fu_9047_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln168_11_reg_16870 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln168_12_fu_9053_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln168_12_reg_16875 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln168_89_fu_9122_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln168_89_reg_16880 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln168_28_fu_13785_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln168_28_reg_16885 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln168_29_fu_13791_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln168_29_reg_16890 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln149_12_fu_9220_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln149_12_reg_16895 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln149_13_fu_9249_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln149_13_reg_16907 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln178_12_fu_9286_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln178_12_reg_16918 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln178_42_fu_9318_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln178_42_reg_16923 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln178_58_fu_9334_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln178_58_reg_16928 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln178_76_fu_9366_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln178_76_reg_16933 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln178_91_fu_9372_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln178_91_reg_16938 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln178_110_fu_9404_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln178_110_reg_16943 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln178_121_fu_9410_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln178_121_reg_16948 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln168_9_fu_9422_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln168_9_reg_16953 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_CS_fsm_pp0_stage25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage25 : signal is "none";
    signal ap_block_state26_pp0_stage25_iter0 : BOOLEAN;
    signal ap_block_pp0_stage25_11001 : BOOLEAN;
    signal add_ln168_14_fu_9445_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln168_14_reg_16958 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln168_135_fu_9460_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln168_135_reg_16963 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln168_31_fu_13796_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln168_31_reg_16971 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln168_143_fu_9470_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln168_143_reg_16976 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln168_32_fu_13802_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln168_32_reg_16983 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln149_14_fu_9502_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln149_14_reg_16988 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln149_17_fu_9531_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln149_17_reg_16998 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln178_59_fu_9547_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln178_59_reg_17007 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln178_93_fu_9571_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln178_93_reg_17012 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln178_125_fu_9577_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln178_125_reg_17017 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln168_55_fu_9586_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln168_55_reg_17022 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln168_15_fu_9589_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln168_15_reg_17030 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln168_155_fu_9627_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln168_155_reg_17037 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln168_33_fu_13808_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln168_33_reg_17043 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln168_188_fu_9637_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln168_188_reg_17048 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln168_36_fu_13814_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln168_36_reg_17057 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln178_61_fu_9647_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln178_61_reg_17062 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln149_6_fu_9675_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln149_6_reg_17067 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln149_8_fu_9704_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln149_8_reg_17079 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln168_92_fu_9711_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln168_92_reg_17089 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln168_18_fu_9715_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln168_18_reg_17096 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln168_37_fu_13820_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln168_37_reg_17101 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln168_39_fu_13825_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln168_39_reg_17106 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln178_2_fu_9741_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln178_2_reg_17111 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln168_2_fu_13830_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln168_2_reg_17116 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln168_10_fu_13835_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln168_10_reg_17121 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln168_93_fu_9829_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln168_93_reg_17126 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln168_19_fu_9832_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln168_19_reg_17131 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln168_43_fu_9841_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln168_43_reg_17136 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln168_46_fu_9864_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal shl_ln168_46_reg_17141 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln178_25_fu_9889_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln178_25_reg_17146 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln178_62_fu_9895_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln178_62_reg_17151 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln178_127_fu_9916_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln178_127_reg_17156 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln168_2_fu_9922_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln168_2_reg_17161 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln168_50_fu_10296_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln168_50_reg_17166 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln168_21_fu_10300_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln168_21_reg_17171 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln168_13_fu_13840_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln168_13_reg_17176 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln168_48_fu_10589_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln168_48_reg_17181 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln168_14_fu_13845_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln168_14_reg_17186 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln168_95_fu_10717_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln168_95_reg_17191 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln168_26_fu_10721_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln168_26_reg_17198 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln168_48_fu_10732_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln168_48_reg_17203 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln149_10_fu_10798_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln149_10_reg_17209 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln168_111_fu_10805_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln168_111_reg_17219 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln168_23_fu_10809_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln168_23_reg_17230 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln168_81_fu_10835_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln168_81_reg_17235 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln149_15_fu_10862_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln149_15_reg_17240 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln168_52_fu_10869_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln168_52_reg_17251 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln149_16_fu_10910_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln149_16_reg_17257 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln178_19_fu_10943_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln178_19_reg_17268 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln178_28_fu_10955_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln178_28_reg_17273 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln178_44_fu_10961_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln178_44_reg_17278 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln178_46_fu_10973_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln178_46_reg_17283 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln178_64_fu_10995_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln178_64_reg_17288 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln178_81_fu_11027_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln178_81_reg_17293 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln178_98_fu_11059_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln178_98_reg_17298 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln178_114_fu_11085_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln178_114_reg_17303 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln178_131_fu_11101_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln178_131_reg_17308 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln168_72_fu_11149_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln168_72_reg_17313 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln168_47_fu_11203_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln168_47_reg_17318 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln168_24_fu_13851_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln168_24_reg_17323 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln168_26_fu_13857_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln168_26_reg_17328 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln168_69_fu_11538_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln168_69_reg_17333 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln168_100_fu_11595_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln168_100_reg_17338 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln168_75_fu_11646_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln168_75_reg_17343 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln168_126_fu_11652_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln168_126_reg_17348 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln168_47_fu_11741_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln168_47_reg_17353 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln168_17_fu_11767_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln168_17_reg_17358 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln168_127_fu_11784_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln168_127_reg_17363 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln168_163_fu_11900_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln168_163_reg_17368 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln168_175_fu_12109_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln168_175_reg_17373 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln168_98_fu_12147_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln168_98_reg_17378 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln168_99_fu_12157_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln168_99_reg_17383 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln168_55_fu_12317_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln168_55_reg_17388 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln178_14_fu_12418_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln178_14_reg_17393 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln178_20_fu_12424_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln178_20_reg_17398 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln178_29_fu_12446_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln178_29_reg_17403 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln178_31_fu_12462_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln178_31_reg_17408 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln178_32_fu_12468_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln178_32_reg_17413 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln178_36_fu_12478_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln178_36_reg_17418 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln178_47_fu_12490_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln178_47_reg_17423 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln178_48_fu_12496_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln178_48_reg_17428 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln178_49_fu_12502_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln178_49_reg_17433 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln178_54_fu_12508_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln178_54_reg_17438 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln178_65_fu_12514_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln178_65_reg_17443 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln178_67_fu_12526_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln178_67_reg_17448 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln178_77_fu_12561_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln178_77_reg_17453 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln178_85_fu_12596_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln178_85_reg_17458 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln178_94_fu_12631_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln178_94_reg_17463 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln178_101_fu_12643_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln178_101_reg_17468 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln178_111_fu_12678_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln178_111_reg_17473 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln178_115_fu_12684_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln178_115_reg_17478 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln178_116_fu_12690_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln178_116_reg_17483 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln178_120_fu_12700_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln178_120_reg_17488 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln178_132_fu_12719_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln178_132_reg_17493 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln178_135_fu_12731_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln178_135_reg_17498 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln168_34_fu_13862_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln168_34_reg_17503 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln178_22_fu_12798_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln178_22_reg_17508 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln178_51_fu_12816_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln178_51_reg_17513 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln178_69_fu_12834_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln178_69_reg_17518 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln178_9_fu_12851_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln178_9_reg_17523 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln178_11_fu_12888_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln178_11_reg_17529 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln178_13_fu_12924_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln178_13_reg_17535 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln178_136_fu_12941_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln178_136_reg_17541 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln178_1_fu_13046_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln178_1_reg_17546 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln178_34_fu_13064_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln178_34_reg_17552 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln178_7_fu_13101_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln178_7_reg_17557 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln178_3_fu_13183_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln178_3_reg_17563 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln178_37_fu_13188_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln178_37_reg_17569 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln178_5_fu_13273_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln178_5_reg_17574 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln178_122_fu_13282_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln178_122_reg_17580 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln178_15_fu_13330_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln178_15_reg_17585 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_pp0_stage8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage8 : signal is "none";
    signal ap_block_state9_pp0_stage8_iter0 : BOOLEAN;
    signal ap_block_state36_pp0_stage8_iter1 : BOOLEAN;
    signal ap_block_pp0_stage8_11001 : BOOLEAN;
    signal select_ln212_fu_13360_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage9_subdone : BOOLEAN;
    signal ap_block_pp0_stage26_subdone : BOOLEAN;
    signal ap_phi_mux_l1_write_col_offset_1_phi_fu_3153_p8 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_l1_write_col_offset_1_reg_3148 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_l1_write_col_offset_2_reg_3166 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_l1_read_row_offset_f_1_reg_3183 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_l1_read_row_offset_n_1_reg_3195 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_l1_maxes_0_new_0_reg_3207 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_l1_maxes_1_new_0_reg_3218 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_l1_maxes_2_new_0_reg_3229 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_l1_maxes_3_new_0_reg_3240 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_l2_write_row_offset_3_reg_3251 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_l2_write_row_offset_4_reg_3263 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_l1_read_row_offset_f_reg_3273 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_l1_read_row_offset_n_reg_3285 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_l2_write_row_offset_s_reg_3297 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_l2_write_row_offset_1_reg_3309 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_l2_read_row_offset_f_phi_fu_3322_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_l2_read_row_offset_f_reg_3319 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_l2_read_row_offset_f_reg_3319 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_l2_read_row_offset_n_reg_3329 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_l2_read_row_offset_n_reg_3329 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_l2_maxes_0_flag_1_phi_fu_3343_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_l2_maxes_0_flag_1_reg_3339 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_l2_maxes_0_flag_1_reg_3339 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_l2_maxes_0_new_1_phi_fu_3354_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_l2_maxes_0_new_1_reg_3350 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_l2_maxes_0_new_1_reg_3350 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln182_8_fu_13496_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_l2_maxes_1_new_1_phi_fu_3365_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_l2_maxes_1_new_1_reg_3361 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_l2_maxes_1_new_1_reg_3361 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln182_9_fu_13504_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_l2_maxes_2_new_1_phi_fu_3376_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_l2_maxes_2_new_1_reg_3372 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_l2_maxes_2_new_1_reg_3372 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln182_10_fu_13512_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_l2_maxes_3_new_1_phi_fu_3387_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_l2_maxes_3_new_1_reg_3383 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_l2_maxes_3_new_1_reg_3383 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln182_11_fu_13520_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_l2_maxes_4_new_1_phi_fu_3398_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_l2_maxes_4_new_1_reg_3394 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_l2_maxes_4_new_1_reg_3394 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln182_12_fu_13528_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_l2_maxes_5_new_1_phi_fu_3409_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_l2_maxes_5_new_1_reg_3405 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_l2_maxes_5_new_1_reg_3405 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln182_13_fu_13536_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_l2_maxes_6_new_1_phi_fu_3420_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_l2_maxes_6_new_1_reg_3416 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_l2_maxes_6_new_1_reg_3416 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln182_14_fu_13544_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_l2_maxes_7_new_1_phi_fu_3431_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_l2_maxes_7_new_1_reg_3427 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_l2_maxes_7_new_1_reg_3427 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln182_15_fu_13552_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_l2_read_row_offset_f_1_phi_fu_3442_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_l2_read_row_offset_n_1_phi_fu_3454_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_l2_read_row_offset_n_1_reg_3450 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln37_fu_3552_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln37_1_fu_3650_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal zext_ln37_2_fu_3760_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage3 : BOOLEAN;
    signal zext_ln37_3_fu_3824_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage4 : BOOLEAN;
    signal zext_ln37_4_fu_3907_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage5 : BOOLEAN;
    signal zext_ln37_5_fu_3979_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage6 : BOOLEAN;
    signal zext_ln37_6_fu_4077_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage7 : BOOLEAN;
    signal zext_ln37_7_fu_4177_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage8 : BOOLEAN;
    signal zext_ln90_fu_4221_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln90_5_fu_4249_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln90_9_fu_4348_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage10 : BOOLEAN;
    signal ap_block_pp0_stage16 : BOOLEAN;
    signal ap_block_pp0_stage17 : BOOLEAN;
    signal ap_block_pp0_stage18 : BOOLEAN;
    signal ap_block_pp0_stage19 : BOOLEAN;
    signal ap_block_pp0_stage20 : BOOLEAN;
    signal select_ln221_fu_4163_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln58_fu_3512_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3462_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln39_15_fu_4063_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln134_fu_4283_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln123_fu_7276_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln229_fu_7495_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln229_1_fu_13634_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln229_fu_13629_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln208_fu_7469_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln182_fu_13107_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln182_1_fu_13194_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln182_2_fu_13288_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln182_3_fu_13114_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln182_4_fu_12947_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln182_5_fu_12954_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln182_6_fu_12961_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln182_7_fu_13336_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln221_1_fu_8013_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln221_2_fu_8025_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln221_1_fu_8020_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage9_01001 : BOOLEAN;
    signal trunc_ln681_fu_3530_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln30_1_fu_3475_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln58_fu_3506_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln38_fu_3592_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln42_fu_3603_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln39_1_fu_3615_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln42_1_fu_3741_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln39_2_fu_3746_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln39_3_fu_3753_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln38_2_fu_3786_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln42_2_fu_3798_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln38_3_fu_3845_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln39_3_fu_3850_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln42_3_fu_3856_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln39_7_fu_3868_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln39_1_fu_3896_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln39_fu_3892_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln39_9_fu_3928_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln38_5_fu_3938_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln39_11_fu_3950_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln42_4_fu_3968_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln39_8_fu_3973_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln42_5_fu_4001_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln39_13_fu_4019_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln38_7_fu_4030_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln39_4_fu_4046_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln39_3_fu_4042_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln39_5_fu_4052_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln42_6_fu_4098_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln42_7_fu_4109_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_66_fu_4122_p4 : STD_LOGIC_VECTOR (20 downto 0);
    signal add_ln220_fu_4152_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln68_fu_4208_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal local_col_index_fu_4211_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln90_fu_4243_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln133_fu_4271_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln77_1_fu_4301_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln77_fu_4311_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln77_2_fu_4308_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln77_fu_4304_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln80_fu_4323_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln78_fu_4317_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln78_fu_4329_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln90_4_fu_4343_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln77_fu_4370_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln77_1_fu_4377_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln80_3_fu_4389_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln80_1_fu_4395_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln78_1_fu_4383_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln78_1_fu_4401_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal or_ln_fu_4415_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln77_3_fu_4422_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln77_2_fu_4430_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln77_4_fu_4426_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln80_2_fu_4442_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln78_2_fu_4436_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln78_2_fu_4448_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_block_pp0_stage11 : BOOLEAN;
    signal tmp_27_fu_4473_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln90_s_fu_4485_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln90_18_fu_4493_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_block_pp0_stage12 : BOOLEAN;
    signal zext_ln90_13_fu_4529_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln90_72_fu_4532_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln90_24_fu_4564_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln90_19_fu_4552_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln90_9_fu_4568_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_65_fu_4581_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln90_33_fu_4578_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln90_36_fu_4588_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln90_73_fu_4592_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln90_16_fu_4598_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln90_5_fu_4537_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln90_2_fu_4602_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln90_48_fu_4642_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln90_68_fu_4675_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln90_65_fu_4663_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln90_33_fu_4679_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln90_34_fu_4685_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub_ln90_25_fu_4646_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln90_37_fu_4706_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln90_38_fu_4718_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln90_79_fu_4726_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln90_78_fu_4714_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln90_37_fu_4730_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln90_55_fu_4788_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal shl_ln90_62_fu_4811_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln90_130_fu_4819_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln90_62_fu_4823_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln90_63_fu_4833_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln90_131_fu_4841_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln90_64_fu_4845_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln90_117_fu_4796_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_block_pp0_stage13 : BOOLEAN;
    signal shl_ln_fu_4860_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal shl_ln90_1_fu_4871_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln90_2_fu_4867_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln90_4_fu_4882_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln90_fu_4886_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln90_2_fu_4896_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln90_6_fu_4903_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln90_3_fu_4878_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln90_1_fu_4907_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln90_2_fu_4917_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln90_1_fu_4857_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln90_3_fu_4927_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln90_5_fu_4952_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln90_6_fu_4964_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln90_12_fu_4972_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln90_7_fu_4948_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln90_7_fu_4982_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln90_8_fu_4997_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln90_15_fu_4993_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln90_17_fu_5004_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln90_9_fu_5014_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln90_10_fu_5025_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln90_20_fu_5021_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln90_22_fu_5036_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln90_8_fu_5040_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln90_7_fu_5046_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln90_fu_4892_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln90_12_fu_5059_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln90_21_fu_5032_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln90_25_fu_5066_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln90_10_fu_5070_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln90_23_fu_5056_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln90_11_fu_5080_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_5_fu_5090_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln90_13_fu_5105_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln90_27_fu_5113_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln90_12_fu_5117_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln90_11_fu_5123_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln90_26_fu_5101_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln90_13_fu_5127_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln90_14_fu_5137_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln90_15_fu_5149_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln90_29_fu_5145_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln90_31_fu_5161_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln90_14_fu_5165_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln90_5_fu_4976_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln90_30_fu_5157_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln90_15_fu_5175_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln90_16_fu_5185_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln90_17_fu_5196_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln90_35_fu_5203_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln90_34_fu_5192_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln90_16_fu_5207_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln90_15_fu_5213_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln90_14_fu_4989_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln90_19_fu_5226_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln90_1_fu_5050_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln90_39_fu_5233_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln90_1_fu_4913_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln90_18_fu_5243_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln90_20_fu_5252_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_8_fu_5263_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln90_21_fu_5278_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal shl_ln90_22_fu_5290_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln90_43_fu_5298_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln90_42_fu_5286_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln90_19_fu_5302_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln90_19_fu_5308_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln90_12_fu_5133_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln90_23_fu_5318_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln90_24_fu_5330_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln90_44_fu_5326_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln90_46_fu_5342_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln90_20_fu_5346_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln90_45_fu_5338_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln90_21_fu_5356_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln90_41_fu_5274_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln90_22_fu_5366_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln90_23_fu_5372_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln90_14_fu_5181_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln90_49_fu_5385_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln90_23_fu_5388_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln90_25_fu_5394_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln90_24_fu_5398_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln90_26_fu_5408_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln90_17_fu_5223_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln90_50_fu_5415_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub_ln90_26_fu_5419_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_10_fu_5429_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln90_27_fu_5448_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln90_28_fu_5460_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln90_6_fu_5246_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln90_54_fu_5468_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln90_52_fu_5444_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln90_55_fu_5478_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln90_74_fu_5482_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal shl_ln90_29_fu_5507_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal shl_ln90_30_fu_5519_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln90_13_fu_5171_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln90_11_fu_4960_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln90_59_fu_5515_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln90_60_fu_5527_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln90_11_fu_5537_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln90_21_fu_5352_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln90_61_fu_5543_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln90_31_fu_5553_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln90_62_fu_5561_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln90_57_fu_5503_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln90_29_fu_5565_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal shl_ln90_33_fu_5578_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln90_66_fu_5585_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln90_31_fu_5589_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln90_32_fu_5595_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln90_64_fu_5575_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln90_32_fu_5599_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_67_fu_5638_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln90_73_fu_5634_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln90_35_fu_5650_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln90_39_fu_5660_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal shl_ln90_40_fu_5671_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal shl_ln90_41_fu_5682_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln90_83_fu_5693_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln90_81_fu_5678_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln90_38_fu_5697_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln90_42_fu_5707_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln90_35_fu_5612_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln90_85_fu_5718_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal shl_ln90_43_fu_5728_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln90_82_fu_5689_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln90_86_fu_5735_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln90_84_fu_5714_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln90_41_fu_5745_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln90_53_fu_5456_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub_ln90_18_fu_5237_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_68_fu_5776_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln90_87_fu_5766_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln90_92_fu_5784_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln90_76_fu_5788_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln90_10_fu_5086_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln90_3_fu_4933_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln90_45_fu_5794_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln90_38_fu_5656_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln90_46_fu_5810_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln90_31_fu_5571_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln90_22_fu_5362_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln90_23_fu_5821_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln90_52_fu_5827_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub_ln90_46_fu_5836_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln90_54_fu_5842_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln90_47_fu_5846_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln90_80_fu_5667_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln90_49_fu_5863_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln90_101_fu_5874_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln90_48_fu_5878_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln90_57_fu_5884_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln90_49_fu_5888_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln90_26_fu_5404_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub_ln90_17_fu_5217_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln90_58_fu_5894_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln90_40_fu_5703_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln90_33_fu_5605_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln90_29_fu_5904_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln90_98_fu_5857_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sub_ln90_39_fu_5722_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln90_100_fu_5870_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln90_32_fu_5916_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal shl_ln90_54_fu_5928_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln90_33_fu_5922_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln90_115_fu_5935_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln90_9_fu_5076_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln90_2_fu_4923_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln90_34_fu_5956_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln90_28_fu_5488_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln90_40_fu_5259_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln90_35_fu_5966_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln90_66_fu_5962_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln90_67_fu_5972_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln90_42_fu_5751_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln90_67_fu_5609_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln90_43_fu_5993_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln90_27_fu_5425_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln90_77_fu_5999_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_13679_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln90_44_fu_6003_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln90_79_fu_6012_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_block_pp0_stage14 : BOOLEAN;
    signal shl_ln90_3_fu_6032_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln90_4_fu_6043_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln90_10_fu_6050_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln90_8_fu_6039_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln90_4_fu_6054_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln90_18_fu_6067_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln90_4_fu_6060_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln90_20_fu_6078_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln90_8_fu_6081_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln90_58_fu_6090_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln90_29_fu_6099_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln90_30_fu_6102_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal shl_ln90_32_fu_6111_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln90_24_fu_6087_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln90_63_fu_6118_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln90_35_fu_6134_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln90_74_fu_6149_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln90_72_fu_6145_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln90_34_fu_6152_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln90_69_fu_6128_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln90_75_fu_6162_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln90_13_fu_6105_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln90_77_fu_6174_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal shl_ln90_44_fu_6186_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln90_70_fu_6131_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln90_88_fu_6193_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln90_16_fu_6200_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln90_71_fu_6141_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln90_89_fu_6206_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln90_17_fu_6210_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln90_43_fu_6197_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln90_90_fu_6216_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal shl_ln90_45_fu_6226_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln90_91_fu_6233_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln90_42_fu_6237_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln90_46_fu_6247_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln90_47_fu_6250_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal shl_ln90_47_fu_6262_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln90_96_fu_6269_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln90_43_fu_6273_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln90_48_fu_6282_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln90_97_fu_6289_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln90_44_fu_6293_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln90_49_fu_6299_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln90_94_fu_6259_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln90_45_fu_6303_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln90_30_fu_6122_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln90_55_fu_6316_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln90_27_fu_6319_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln90_59_fu_6329_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln90_60_fu_6332_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln90_31_fu_6335_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_19_fu_6345_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln90_50_fu_6360_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln90_18_fu_6220_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln90_105_fu_6368_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal shl_ln90_51_fu_6378_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln90_106_fu_6386_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln90_51_fu_6390_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln90_62_fu_6396_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln90_104_fu_6356_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_69_fu_6406_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln90_107_fu_6414_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln90_77_fu_6418_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_20_fu_6428_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_70_fu_6451_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln90_109_fu_6443_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln90_111_fu_6459_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln90_78_fu_6463_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln90_53_fu_6313_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln90_110_fu_6447_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal shl_ln90_52_fu_6479_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln90_56_fu_6325_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln90_112_fu_6487_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal shl_ln90_53_fu_6500_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln90_61_fu_6341_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln90_114_fu_6507_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln90_113_fu_6497_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln90_116_fu_6517_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln90_56_fu_6527_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln90_57_fu_6538_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln90_119_fu_6534_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln90_121_fu_6549_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln90_44_fu_6243_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln90_37_fu_6167_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln90_37_fu_6559_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub_ln90_57_fu_6553_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln90_38_fu_6569_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln90_63_fu_6424_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln90_70_fu_6574_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln90_39_fu_6578_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln90_69_fu_6565_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln90_71_fu_6584_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln90_22_fu_6253_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln90_120_fu_6545_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal shl_ln90_58_fu_6600_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal shl_ln90_59_fu_6611_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln90_124_fu_6607_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln90_126_fu_6622_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln90_59_fu_6626_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln90_125_fu_6618_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sub_ln90_53_fu_6473_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal shl_ln90_60_fu_6645_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln90_128_fu_6652_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln90_127_fu_6642_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln90_60_fu_6656_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln90_61_fu_6666_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln90_129_fu_6673_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_72_fu_6696_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln90_132_fu_6687_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln90_135_fu_6703_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln90_80_fu_6707_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal shl_ln90_64_fu_6717_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln90_136_fu_6724_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln90_133_fu_6690_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln90_65_fu_6728_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_73_fu_6738_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln90_134_fu_6693_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln90_137_fu_6745_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln90_81_fu_6749_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_26_fu_6759_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln90_65_fu_6778_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln90_140_fu_6786_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln90_139_fu_6774_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln90_67_fu_6790_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln90_66_fu_6800_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln90_42_fu_6636_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln90_138_fu_6770_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_28_fu_6818_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln90_67_fu_6837_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln90_145_fu_6849_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln90_143_fu_6833_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln90_69_fu_6853_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_74_fu_6863_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln90_142_fu_6829_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln90_146_fu_6871_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln90_82_fu_6875_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln90_68_fu_6885_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln90_147_fu_6893_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln90_144_fu_6845_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_13695_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln90_28_fu_6093_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln104_fu_6908_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sub_ln90_55_fu_6511_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln90_80_fu_6713_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln90_83_fu_6796_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln104_9_fu_6917_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln90_108_fu_6439_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln90_75_fu_6662_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln90_85_fu_6859_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln104_11_fu_6929_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln90_64_fu_6469_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sub_ln90_36_fu_6177_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln90_50_fu_6309_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln104_14_fu_6941_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln90_141_fu_6808_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln90_74_fu_6632_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln104_16_fu_6953_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln90_81_fu_6734_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln104_5_fu_6959_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln90_36_fu_6158_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln104_19_fu_6969_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub_ln90_52_fu_6400_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln90_61_fu_6677_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln90_86_fu_6881_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln90_41_fu_6183_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln90_6_fu_6064_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln90_37_fu_6074_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln104_26_fu_6992_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub_ln90_63_fu_6682_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln90_70_fu_6897_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln90_82_fu_6755_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln104_33_fu_7010_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln90_54_fu_6491_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln104_15_fu_7016_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sub_ln90_71_fu_6903_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_block_pp0_stage15 : BOOLEAN;
    signal sext_ln90_68_fu_7035_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln90_72_fu_7038_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln90_41_fu_7041_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln90_28_fu_7050_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln104_4_fu_7062_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln104_6_fu_7065_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln104_8_fu_7077_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln104_9_fu_7080_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln104_7_fu_7074_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln104_23_fu_7083_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln104_18_fu_7068_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln104_24_fu_7089_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln90_84_fu_7059_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln90_66_fu_7053_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_13704_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln104_11_fu_7107_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln104_13_fu_7113_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln90_73_fu_7047_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln104_17_fu_7125_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln104_16_fu_7122_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln104_36_fu_7128_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_13719_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln104_1_fu_7147_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln104_2_fu_7150_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln104_10_fu_7159_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln104_28_fu_7162_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln104_14_fu_7167_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln111_1_fu_7180_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln111_3_fu_7196_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln122_fu_7264_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln104_3_fu_7290_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln104_13_fu_7293_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln111_2_fu_7307_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_75_fu_7353_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln147_fu_7347_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln147_fu_7361_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_fu_7377_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln152_fu_7385_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal local_col_index_1_fu_7389_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln168_fu_7423_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln147_fu_7339_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln207_fu_7457_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln228_fu_7483_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln111_fu_7513_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln126_fu_7541_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln127_fu_7546_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln127_fu_7552_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln137_fu_7566_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln138_fu_7571_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln157_1_fu_7589_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln157_fu_7599_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln157_2_fu_7592_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln157_fu_7595_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln160_fu_7611_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln158_fu_7605_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln158_fu_7617_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_31_fu_7631_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_32_fu_7649_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_35_fu_7674_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_36_fu_7692_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln168_4_fu_7717_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln157_fu_7738_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln157_1_fu_7745_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln160_3_fu_7757_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln160_1_fu_7763_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln158_1_fu_7751_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln158_1_fu_7769_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal or_ln1_fu_7783_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln157_3_fu_7790_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln157_2_fu_7798_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln157_4_fu_7794_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln160_2_fu_7810_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln158_2_fu_7804_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln158_2_fu_7816_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal mul_ln168_4_fu_7867_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_43_fu_7883_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_44_fu_7894_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_33_fu_7912_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_34_fu_7923_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln168_16_fu_7960_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_47_fu_7973_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_48_fu_7984_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln225_fu_8002_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage21 : BOOLEAN;
    signal tmp_29_fu_8044_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_30_fu_8055_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln168_1_fu_8077_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_37_fu_8093_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_38_fu_8104_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln168_fu_8138_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage22 : BOOLEAN;
    signal tmp_51_fu_8160_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_52_fu_8171_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln168_5_fu_8189_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage23 : BOOLEAN;
    signal tmp_39_fu_8194_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_40_fu_8205_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage24 : BOOLEAN;
    signal shl_ln168_4_fu_8246_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln168_14_fu_8253_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln168_4_fu_8257_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln168_5_fu_8267_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln168_8_fu_8263_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln168_15_fu_8274_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln168_109_fu_8284_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln168_9_fu_8289_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln168_5_fu_8278_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln168_8_fu_8293_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln168_6_fu_8304_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln168_9_fu_8315_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln168_17_fu_8322_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln168_6_fu_8326_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln168_12_fu_8240_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln168_7_fu_8336_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln168_12_fu_8342_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln168_10_fu_8346_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln168_7_fu_8357_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln168_18_fu_8364_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln168_11_fu_8368_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln168_13_fu_8384_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln168_14_fu_8394_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln168_19_fu_8401_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln168_16_fu_8311_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln168_7_fu_8411_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln168_3_fu_8428_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln168_37_fu_8439_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln168_15_fu_8443_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln168_29_fu_8449_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln168_10_fu_8458_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal shl_ln168_11_fu_8469_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln168_41_fu_8484_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln168_17_fu_8488_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln168_16_fu_8453_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln168_24_fu_8498_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln168_12_fu_8509_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln168_42_fu_8516_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln168_30_fu_8494_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln168_18_fu_8520_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln168_25_fu_8526_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln168_40_fu_8480_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln168_19_fu_8537_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln168_34_fu_8422_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln168_26_fu_8543_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln168_36_fu_8435_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln168_20_fu_8554_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln168_27_fu_8560_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln168_31_fu_8416_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln168_2_fu_8577_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln168_43_fu_8583_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln168_112_fu_8571_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln168_28_fu_8587_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln168_33_fu_8419_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln168_113_fu_8598_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln168_39_fu_8476_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln168_29_fu_8604_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_81_fu_8618_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln168_56_fu_8615_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln168_64_fu_8642_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln168_24_fu_8646_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln168_45_fu_8652_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln168_115_fu_8629_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln168_40_fu_8656_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln168_21_fu_8673_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal shl_ln168_22_fu_8688_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln168_87_fu_8707_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln168_83_fu_8684_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln168_40_fu_8711_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_83_fu_8721_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln168_88_fu_8728_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln168_119_fu_8732_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln168_65_fu_8717_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln168_86_fu_8703_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln168_80_fu_8667_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln168_41_fu_8744_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln168_23_fu_8760_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln168_81_fu_8670_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln168_89_fu_8767_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln168_7_fu_8771_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln168_85_fu_8699_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln168_58_fu_8777_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln168_82_fu_8680_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln168_59_fu_8788_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln168_42_fu_8801_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln168_69_fu_8807_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln168_61_fu_8811_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln168_84_fu_8695_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln168_43_fu_8822_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln168_62_fu_8828_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln168_28_fu_8842_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln168_29_fu_8853_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln168_105_fu_8860_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln168_104_fu_8849_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln168_30_fu_8870_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln168_107_fu_8881_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln168_51_fu_8864_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln168_70_fu_8885_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln168_103_fu_8839_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln168_106_fu_8877_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln168_121_fu_8896_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln168_31_fu_8906_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln168_109_fu_8917_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln168_52_fu_8921_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln168_83_fu_8902_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln168_71_fu_8927_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln168_53_fu_8938_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln168_72_fu_8948_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln168_108_fu_8913_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln168_55_fu_8965_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln168_87_fu_8971_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln168_54_fu_8959_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln168_56_fu_8985_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln168_85_fu_8944_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln168_76_fu_8991_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln168_36_fu_9014_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln168_125_fu_9021_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln168_60_fu_9025_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln168_87_fu_9030_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln168_46_fu_8663_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln168_10_fu_8300_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln168_31_fu_8505_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln168_10_fu_9041_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln168_99_fu_9037_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln168_84_fu_8934_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln168_37_fu_9059_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln168_127_fu_9070_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln168_61_fu_9074_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln168_126_fu_9066_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln168_62_fu_9088_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln168_103_fu_9084_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln168_88_fu_9094_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_84_fu_9105_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln168_124_fu_9008_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln168_128_fu_9112_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln168_124_fu_9116_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln168_122_fu_9005_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln168_15_fu_9129_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln168_129_fu_9135_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln168_90_fu_9139_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln168_102_fu_9080_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln168_38_fu_9163_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln168_131_fu_9170_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln168_64_fu_9174_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln168_63_fu_9157_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln168_92_fu_9180_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_53_fu_9198_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_54_fu_9209_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_55_fu_9227_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_56_fu_9238_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln168_82_fu_8892_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln168_98_fu_9011_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln178_6_fu_9256_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln168_55_fu_8737_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln168_35_fu_8425_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln178_8_fu_9266_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln168_13_fu_8243_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln178_2_fu_9272_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln178_10_fu_9276_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln178_1_fu_9262_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln178_3_fu_9282_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln168_86_fu_8955_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln168_104_fu_9101_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln178_39_fu_9292_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln168_67_fu_8757_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln168_32_fu_8533_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln168_11_fu_8332_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln178_40_fu_9302_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln178_41_fu_9308_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln178_19_fu_9298_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln178_20_fu_9314_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln168_90_fu_8784_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln168_33_fu_8550_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln178_57_fu_9324_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln168_13_fu_8353_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln178_29_fu_9330_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln168_89_fu_8982_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln168_106_fu_9146_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln178_73_fu_9340_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln168_68_fu_8794_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln168_34_fu_8567_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln178_74_fu_9350_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln168_14_fu_8374_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln178_40_fu_9356_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln178_39_fu_9346_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln178_75_fu_9360_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln168_91_fu_8798_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln168_35_fu_8594_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln168_90_fu_8998_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln168_107_fu_9187_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln178_107_fu_9378_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln168_70_fu_8818_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln168_36_fu_8611_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln168_16_fu_8390_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln178_108_fu_9388_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln178_109_fu_9394_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln178_60_fu_9384_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln178_61_fu_9400_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln168_71_fu_8835_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln168_91_fu_9002_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_block_pp0_stage25 : BOOLEAN;
    signal mul_ln168_9_fu_9422_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln168_66_fu_9427_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln168_101_fu_9436_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln168_100_fu_9433_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln168_13_fu_9439_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_57_fu_9480_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_58_fu_9491_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_63_fu_9509_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_64_fu_9520_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln168_88_fu_9430_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln168_105_fu_9451_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln178_56_fu_9538_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln178_30_fu_9544_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln168_130_fu_9454_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln178_90_fu_9553_p2 : STD_LOGIC_VECTOR (12 downto 0);
    attribute use_dsp48 of add_ln178_90_fu_9553_p2 : signal is "no";
    signal sext_ln168_15_fu_9416_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln178_51_fu_9562_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln178_50_fu_9558_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln178_92_fu_9565_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln168_17_fu_9419_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln168_108_fu_9457_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_block_pp0_stage26 : BOOLEAN;
    signal zext_ln168_59_fu_9596_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln168_27_fu_9600_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln168_12_fu_9610_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln168_12_fu_9610_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln168_48_fu_9606_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln168_42_fu_9616_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln168_22_fu_9583_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln168_49_fu_9623_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_41_fu_9653_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_42_fu_9664_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_45_fu_9682_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_46_fu_9693_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln168_18_fu_9715_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln168_120_fu_9721_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln168_162_fu_9724_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln168_3_fu_9754_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln168_30_fu_9758_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_79_fu_9768_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln168_52_fu_9775_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_80_fu_9779_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln168_34_fu_9786_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln168_53_fu_9793_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln168_68_fu_9809_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln168_36_fu_9812_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln168_50_fu_9818_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln168_19_fu_9832_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln168_145_fu_9838_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln168_103_fu_9848_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln168_147_fu_9855_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln168_109_fu_9875_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln168_163_fu_9886_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sub_ln168_74_fu_9859_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sub_ln168_114_fu_9797_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln168_60_fu_9825_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln168_151_fu_9871_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln168_44_fu_9764_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln178_124_fu_9901_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln168_153_fu_9882_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln178_fu_9907_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln178_126_fu_9911_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln168_fu_9925_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln1_fu_9935_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln168_5_fu_9946_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln168_fu_9950_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln168_1_fu_9956_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln168_1_fu_9966_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln168_6_fu_9973_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln168_1_fu_9977_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln168_2_fu_9987_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln168_3_fu_9994_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln168_2_fu_9998_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln168_3_fu_10008_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln168_2_fu_10019_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln168_8_fu_10026_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln168_3_fu_9942_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln168_2_fu_9983_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln168_3_fu_10030_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln168_4_fu_10036_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln168_5_fu_10047_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln168_8_fu_10070_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln168_9_fu_10081_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln168_26_fu_10092_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln168_24_fu_10077_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln168_s_fu_10102_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln168_25_fu_10088_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln168_27_fu_10109_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln168_10_fu_10113_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln168_18_fu_10119_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln168_9_fu_10096_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_77_fu_10130_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln168_21_fu_10061_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln168_28_fu_10137_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln168_110_fu_10141_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln168_16_fu_10147_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln168_23_fu_10067_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln168_1_fu_10158_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln168_11_fu_10168_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln168_20_fu_10174_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln168_29_fu_10164_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln168_17_fu_10178_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln168_30_fu_10195_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln168_12_fu_10189_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln168_19_fu_10199_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln168_111_fu_10210_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln168_20_fu_10215_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln168_22_fu_10064_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln168_13_fu_10226_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln168_25_fu_10232_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln168_21_fu_10236_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln168_26_fu_10243_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln168_9_fu_10054_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln168_14_fu_10247_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln168_13_fu_10260_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln168_48_fu_10271_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln168_31_fu_10275_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln168_14_fu_10285_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln168_47_fu_10267_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln168_45_fu_10257_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln168_5_fu_10310_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln168_38_fu_10306_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln168_51_fu_10316_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln168_33_fu_10320_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln168_22_fu_10337_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln168_43_fu_10343_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln168_49_fu_10292_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln168_23_fu_10347_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln168_37_fu_10353_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln168_38_fu_10364_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln168_57_fu_10375_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln168_39_fu_10384_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln168_17_fu_10397_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln168_65_fu_10404_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln168_60_fu_10381_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln168_26_fu_10413_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln168_25_fu_10408_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln168_41_fu_10419_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln168_63_fu_10394_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln168_58_fu_10378_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln168_29_fu_10436_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln168_50_fu_10441_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln168_28_fu_10430_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln168_43_fu_10445_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln168_116_fu_10462_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln168_30_fu_10456_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln168_44_fu_10467_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln168_32_fu_10484_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln168_53_fu_10489_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln168_33_fu_10493_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln168_31_fu_10478_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln168_45_fu_10498_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln168_18_fu_10525_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln168_19_fu_10536_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln168_70_fu_10532_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln168_72_fu_10547_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_82_fu_10557_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln168_69_fu_10522_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln168_73_fu_10564_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln168_117_fu_10568_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln168_56_fu_10574_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln168_34_fu_10551_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln168_47_fu_10578_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln168_71_fu_10543_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln168_35_fu_10596_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln168_49_fu_10602_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln168_37_fu_10613_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln168_66_fu_10516_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln168_38_fu_10623_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln168_61_fu_10619_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln168_51_fu_10629_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln168_20_fu_10640_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln168_67_fu_10519_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln168_74_fu_10647_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln168_6_fu_10651_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln168_75_fu_10657_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln168_52_fu_10661_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln168_39_fu_10672_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln168_53_fu_10678_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln168_76_fu_10689_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln168_54_fu_10693_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln168_77_fu_10700_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln168_24_fu_10710_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln168_98_fu_10728_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln168_27_fu_10738_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln168_101_fu_10745_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln168_49_fu_10749_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln168_50_fu_10759_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln168_78_fu_10755_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln168_67_fu_10765_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_49_fu_10776_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_50_fu_10787_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln168_23_fu_10809_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln168_152_fu_10815_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln168_80_fu_10818_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln168_108_fu_10824_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln168_126_fu_10831_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_59_fu_10840_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_60_fu_10851_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln168_119_fu_10877_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_61_fu_10888_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_62_fu_10899_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln168_15_fu_10123_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln168_61_fu_10390_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln178_16_fu_10917_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln168_37_fu_10281_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln168_57_fu_10585_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln168_fu_9931_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln178_17_fu_10927_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln178_18_fu_10933_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln178_5_fu_10923_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln178_6_fu_10939_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln168_1_fu_9960_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln168_19_fu_10154_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln168_173_fu_10884_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln178_27_fu_10949_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln168_21_fu_10185_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln168_47_fu_10426_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln168_40_fu_10327_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln168_59_fu_10609_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln168_4_fu_10004_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln178_45_fu_10967_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln168_5_fu_10015_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln178_33_fu_10982_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln178_63_fu_10985_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln178_32_fu_10979_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln178_34_fu_10991_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln168_23_fu_10206_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln168_51_fu_10452_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln178_78_fu_11001_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln168_62_fu_10636_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln168_79_fu_10772_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln178_79_fu_11011_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln168_41_fu_10331_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln178_43_fu_11017_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln178_42_fu_11007_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln178_80_fu_11021_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln168_24_fu_10222_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln168_52_fu_10474_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln178_95_fu_11033_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln168_42_fu_10334_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln168_63_fu_10668_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln178_96_fu_11043_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln168_6_fu_10043_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln178_54_fu_11049_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln178_53_fu_11039_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln178_97_fu_11053_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln168_27_fu_10253_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln168_54_fu_10505_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln178_112_fu_11065_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln168_44_fu_10360_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln168_64_fu_10685_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln178_113_fu_11075_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln178_63_fu_11071_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln178_64_fu_11081_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln168_54_fu_10371_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln168_118_fu_10704_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln178_130_fu_11091_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln168_7_fu_10058_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln178_73_fu_11097_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln168_22_fu_11107_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln168_32_fu_11117_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln168_8_fu_11135_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln168_94_fu_11132_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln168_44_fu_11143_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln168_96_fu_11139_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln168_63_fu_11153_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln168_45_fu_11164_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln168_74_fu_11169_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln168_46_fu_11173_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln168_64_fu_11178_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln168_25_fu_11189_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln168_99_fu_11200_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln168_97_fu_11196_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln168_76_fu_11209_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln168_65_fu_11212_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln168_66_fu_11223_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln168_120_fu_11232_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln168_69_fu_11236_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln168_32_fu_11252_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln168_113_fu_11259_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln168_9_fu_11263_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln168_33_fu_11272_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln168_34_fu_11283_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln168_117_fu_11294_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln168_115_fu_11279_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln168_57_fu_11298_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln168_114_fu_11268_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln168_78_fu_11304_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln168_122_fu_11321_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln168_93_fu_11326_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln168_58_fu_11315_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln168_79_fu_11330_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln168_112_fu_11249_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln168_116_fu_11290_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln168_123_fu_11341_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln168_80_fu_11347_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln168_59_fu_11358_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln168_81_fu_11363_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln168_82_fu_11373_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln168_25_fu_11389_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln168_35_fu_11394_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln168_119_fu_11401_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln168_25_fu_11389_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln168_84_fu_11405_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln168_39_fu_11432_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln168_136_fu_11439_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln168_65_fu_11443_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln168_40_fu_11453_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln168_109_fu_11449_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln168_139_fu_11468_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln168_133_fu_11426_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln168_67_fu_11478_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln168_110_fu_11484_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln168_66_fu_11472_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln168_95_fu_11488_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln168_41_fu_11499_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln168_140_fu_11506_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln168_68_fu_11510_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal shl_ln168_42_fu_11520_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln168_141_fu_11527_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln168_112_fu_11516_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln168_96_fu_11531_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln168_132_fu_11423_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln168_16_fu_11543_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln168_142_fu_11549_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln168_97_fu_11553_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln168_138_fu_11464_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln168_70_fu_11564_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln168_71_fu_11574_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln168_115_fu_11570_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln168_125_fu_11590_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln168_137_fu_11460_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln168_72_fu_11602_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln168_134_fu_11429_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln168_73_fu_11612_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln168_118_fu_11608_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln168_101_fu_11618_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal shl_ln168_44_fu_11635_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln168_148_fu_11642_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln168_146_fu_11632_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln168_45_fu_11657_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln168_150_fu_11668_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln168_76_fu_11672_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln168_122_fu_11678_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln168_144_fu_11629_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln168_77_fu_11682_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln168_105_fu_11688_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln168_78_fu_11699_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln168_106_fu_11705_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln168_149_fu_11664_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln168_79_fu_11716_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln168_107_fu_11722_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln168_48_fu_11756_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln168_154_fu_11735_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln168_160_fu_11763_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_85_fu_11773_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln168_162_fu_11780_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln168_158_fu_11752_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln168_83_fu_11789_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln168_84_fu_11799_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln168_131_fu_11805_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln168_85_fu_11809_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln168_130_fu_11795_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln168_112_fu_11814_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln168_157_fu_11748_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln168_86_fu_11825_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln168_113_fu_11831_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln168_156_fu_11738_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln168_87_fu_11842_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln168_134_fu_11848_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln168_114_fu_11852_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln168_88_fu_11863_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln168_115_fu_11869_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln168_89_fu_11880_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln168_116_fu_11886_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln168_49_fu_11912_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln168_167_fu_11919_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln168_165_fu_11906_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln168_90_fu_11923_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln168_50_fu_11933_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln168_51_fu_11944_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln168_170_fu_11955_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln168_168_fu_11940_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln168_91_fu_11959_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln168_139_fu_11929_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln168_118_fu_11965_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln168_169_fu_11951_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln168_166_fu_11909_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln168_92_fu_11982_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln168_171_fu_11976_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln168_18_fu_11992_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln168_174_fu_11998_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln168_141_fu_11988_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln168_120_fu_12002_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln168_128_fu_12013_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln168_121_fu_12019_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln168_93_fu_12030_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln168_146_fu_12040_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln168_122_fu_12044_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln168_164_fu_11903_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln168_94_fu_12055_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln168_95_fu_12065_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln168_148_fu_12061_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln168_123_fu_12071_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln168_145_fu_12036_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln168_172_fu_11979_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln168_97_fu_12088_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln168_150_fu_12094_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln168_96_fu_12082_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln168_124_fu_12098_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_86_fu_12125_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal st_fu_12118_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln168_178_fu_12132_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln168_125_fu_12136_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln168_179_fu_12143_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln168_177_fu_12115_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln168_180_fu_12153_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln168_53_fu_12163_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln168_100_fu_12178_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln168_155_fu_12184_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln168_181_fu_12170_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln168_127_fu_12188_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln168_101_fu_12195_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln168_54_fu_12211_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln168_185_fu_12226_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln168_103_fu_12230_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln168_102_fu_12205_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln168_128_fu_12236_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln168_182_fu_12174_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln168_130_fu_12254_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln168_184_fu_12222_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln168_104_fu_12265_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln168_176_fu_12112_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln168_19_fu_12275_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln168_186_fu_12281_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln168_159_fu_12271_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln168_131_fu_12285_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln168_183_fu_12218_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln168_20_fu_12296_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln168_187_fu_12302_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln168_132_fu_12306_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln168_56_fu_12331_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln168_191_fu_12338_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln168_189_fu_12324_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln168_129_fu_12348_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln168_106_fu_12342_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln168_137_fu_12353_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln168_138_fu_12364_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln168_57_fu_12375_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln168_192_fu_12382_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln168_107_fu_12386_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln168_140_fu_11972_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln178_fu_12400_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln178_fu_12406_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln178_4_fu_12409_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln178_4_fu_12415_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln168_73_fu_11160_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln168_92_fu_11311_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln178_11_fu_12434_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln178_26_fu_12437_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln178_12_fu_12443_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln168_94_fu_11337_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln168_39_fu_11122_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln178_30_fu_12452_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln168_58_fu_11129_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln178_13_fu_12458_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln168_111_fu_11495_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln168_75_fu_11185_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln168_142_fu_12009_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln178_22_fu_12484_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln178_23_fu_12487_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln168_77_fu_11219_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln168_95_fu_11354_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln168_132_fu_11821_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln168_156_fu_12201_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln168_123_fu_11695_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln168_166_fu_12328_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln168_100_fu_11228_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln168_96_fu_11369_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln168_133_fu_11838_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln168_157_fu_12243_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln168_114_fu_11560_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln178_66_fu_12520_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln168_144_fu_12026_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln168_124_fu_11712_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln168_167_fu_12360_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln178_71_fu_12542_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln178_70_fu_12536_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln178_38_fu_12548_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln178_72_fu_12552_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln178_41_fu_12558_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln168_118_fu_11378_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln168_98_fu_11580_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln178_82_fu_12567_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln168_129_fu_12247_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln178_83_fu_12577_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln168_135_fu_11859_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln178_46_fu_12582_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln178_84_fu_12586_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln178_45_fu_12573_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln178_47_fu_12592_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln168_147_fu_12051_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln168_125_fu_11728_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln168_168_fu_12371_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln178_88_fu_12612_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln178_87_fu_12606_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln178_49_fu_12618_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln178_89_fu_12622_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln178_52_fu_12628_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln168_136_fu_11876_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln168_158_fu_12261_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln168_116_fu_11587_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln178_100_fu_12637_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln168_149_fu_12078_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln168_127_fu_11732_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln168_169_fu_12392_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln178_105_fu_12659_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln178_104_fu_12653_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln178_59_fu_12665_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln178_106_fu_12669_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln178_62_fu_12675_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln168_81_fu_11242_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln168_120_fu_11412_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln168_137_fu_11893_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln168_160_fu_12292_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln168_151_fu_12105_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln168_28_fu_11113_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln168_55_fu_11126_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln178_129_fu_12706_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln178_72_fu_12712_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln178_74_fu_12716_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln168_138_fu_11897_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln168_161_fu_12313_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln168_119_fu_11625_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln178_134_fu_12725_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln168_68_fu_12737_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln168_30_fu_12752_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln168_30_fu_12752_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln168_159_fu_12769_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln168_82_fu_12772_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln168_110_fu_12778_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln168_128_fu_12785_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln168_152_fu_12789_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln168_94_fu_12757_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln178_21_fu_12792_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln168_113_fu_12763_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln178_26_fu_12807_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln178_25_fu_12804_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln178_50_fu_12810_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln178_35_fu_12822_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln178_36_fu_12825_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln178_68_fu_12828_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln178_44_fu_12839_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln178_48_fu_12842_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln178_86_fu_12845_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln168_80_fu_12742_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln168_97_fu_12746_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln178_99_fu_12859_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln178_56_fu_12865_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln178_57_fu_12869_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln178_102_fu_12872_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln178_55_fu_12856_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln178_58_fu_12878_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln178_103_fu_12882_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln168_117_fu_12766_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln178_67_fu_12899_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln178_66_fu_12896_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln178_117_fu_12902_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln178_118_fu_12908_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln178_65_fu_12893_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln178_68_fu_12914_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln178_119_fu_12918_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln168_121_fu_12749_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln178_133_fu_12929_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln178_76_fu_12934_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln178_77_fu_12938_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln168_161_fu_12986_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln168_111_fu_12989_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln168_35_fu_13002_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln168_153_fu_13007_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln168_35_fu_13002_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln168_126_fu_13010_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln178_8_fu_13024_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln178_9_fu_13027_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln178_23_fu_13030_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln178_7_fu_13021_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln178_10_fu_13036_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln178_24_fu_13040_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln168_129_fu_12995_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln168_154_fu_13017_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln178_33_fu_13054_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln178_15_fu_13051_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln178_16_fu_13060_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln168_143_fu_12999_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln178_53_fu_13074_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln178_28_fu_13080_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln178_55_fu_13083_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln178_31_fu_13089_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln178_60_fu_13092_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln178_37_fu_13098_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln168_104_fu_13133_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln168_38_fu_13142_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln168_190_fu_13147_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln168_105_fu_13150_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln168_164_fu_13156_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln168_38_fu_13142_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln168_135_fu_13160_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln178_14_fu_13171_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln178_17_fu_13174_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln178_35_fu_13177_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln168_121_fu_13138_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln168_165_fu_13167_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln168_40_fu_13207_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln168_58_fu_13212_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln168_193_fu_13219_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln168_108_fu_13223_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln168_170_fu_13229_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln168_40_fu_13207_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln168_139_fu_13233_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln178_18_fu_13244_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln178_38_fu_13247_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln178_21_fu_13252_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln178_24_fu_13261_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln178_27_fu_13264_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln178_43_fu_13255_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln178_52_fu_13267_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln168_171_fu_13240_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln178_69_fu_13279_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln178_70_fu_13301_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln178_123_fu_13304_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln178_71_fu_13309_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln178_75_fu_13318_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln178_78_fu_13321_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln178_128_fu_13312_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln178_137_fu_13324_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln211_fu_13349_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln212_fu_13354_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln186_fu_13400_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln186_1_fu_13412_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln186_2_fu_13424_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln186_3_fu_13436_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln186_4_fu_13448_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln186_5_fu_13460_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln186_6_fu_13472_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln186_7_fu_13484_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln186_fu_13405_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln186_1_fu_13417_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln186_2_fu_13429_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln186_3_fu_13441_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln186_4_fu_13453_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln186_5_fu_13465_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln186_6_fu_13477_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln186_7_fu_13489_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_13647_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_13647_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_13647_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_13655_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_13655_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_13663_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_13663_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_13671_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_13671_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_13671_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_13679_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_13679_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_13688_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_13688_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_13688_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_13695_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_13695_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_13704_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_13704_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_13712_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_13712_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_13719_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_13719_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln168_3_fu_13727_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln168_3_fu_13727_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln168_8_fu_13733_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln168_8_fu_13733_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln168_15_fu_13739_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln168_15_fu_13739_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln168_17_fu_13745_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln168_17_fu_13745_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln168_6_fu_13751_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln168_6_fu_13751_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln168_20_fu_13757_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln168_20_fu_13757_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln168_11_fu_13763_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln168_11_fu_13763_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln168_21_fu_13769_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln168_21_fu_13769_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln168_22_fu_13774_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln168_22_fu_13774_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln168_27_fu_13779_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln168_27_fu_13779_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln168_28_fu_13785_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln168_28_fu_13785_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln168_29_fu_13791_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln168_29_fu_13791_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln168_31_fu_13796_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln168_31_fu_13796_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln168_32_fu_13802_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln168_32_fu_13802_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln168_33_fu_13808_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln168_33_fu_13808_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln168_36_fu_13814_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln168_36_fu_13814_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln168_37_fu_13820_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln168_37_fu_13820_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln168_39_fu_13825_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln168_39_fu_13825_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln168_2_fu_13830_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln168_2_fu_13830_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln168_10_fu_13835_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln168_10_fu_13835_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln168_13_fu_13840_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln168_13_fu_13840_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln168_14_fu_13845_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln168_14_fu_13845_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln168_24_fu_13851_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln168_24_fu_13851_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln168_26_fu_13857_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln168_26_fu_13857_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln168_34_fu_13862_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln168_34_fu_13862_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_idle_pp0_1to1 : STD_LOGIC;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal ap_block_pp0_stage4_subdone : BOOLEAN;
    signal ap_block_pp0_stage5_subdone : BOOLEAN;
    signal ap_block_pp0_stage6_subdone : BOOLEAN;
    signal ap_block_pp0_stage7_subdone : BOOLEAN;
    signal ap_block_pp0_stage8_subdone : BOOLEAN;
    signal ap_idle_pp0_0to0 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage10_subdone : BOOLEAN;
    signal ap_block_pp0_stage11_subdone : BOOLEAN;
    signal ap_block_pp0_stage12_subdone : BOOLEAN;
    signal ap_block_pp0_stage13_subdone : BOOLEAN;
    signal ap_block_pp0_stage14_subdone : BOOLEAN;
    signal ap_block_pp0_stage15_subdone : BOOLEAN;
    signal ap_block_pp0_stage16_subdone : BOOLEAN;
    signal ap_block_pp0_stage17_subdone : BOOLEAN;
    signal ap_block_pp0_stage18_subdone : BOOLEAN;
    signal ap_block_pp0_stage19_subdone : BOOLEAN;
    signal ap_block_pp0_stage20_subdone : BOOLEAN;
    signal ap_block_pp0_stage21_subdone : BOOLEAN;
    signal ap_block_pp0_stage22_subdone : BOOLEAN;
    signal ap_block_pp0_stage23_subdone : BOOLEAN;
    signal ap_block_pp0_stage24_subdone : BOOLEAN;
    signal ap_block_pp0_stage25_subdone : BOOLEAN;
    signal ap_enable_pp0 : STD_LOGIC;
    signal grp_fu_13647_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_13655_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_13663_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_13671_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_13695_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_13712_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_13719_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln168_10_fu_13835_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln168_11_fu_13763_p00 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln168_11_fu_13763_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln168_12_fu_9610_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln168_13_fu_13840_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln168_14_fu_13845_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln168_15_fu_13739_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln168_17_fu_13745_p00 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln168_17_fu_13745_p10 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln168_18_fu_9715_p10 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln168_19_fu_9832_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln168_1_fu_8077_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln168_20_fu_13757_p00 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln168_20_fu_13757_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln168_21_fu_13769_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln168_22_fu_13774_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln168_23_fu_10809_p10 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln168_24_fu_13851_p00 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln168_24_fu_13851_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln168_26_fu_13857_p10 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln168_27_fu_13779_p00 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln168_27_fu_13779_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln168_28_fu_13785_p10 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln168_29_fu_13791_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln168_2_fu_13830_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln168_31_fu_13796_p00 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln168_31_fu_13796_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln168_32_fu_13802_p00 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln168_32_fu_13802_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln168_33_fu_13808_p00 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln168_33_fu_13808_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln168_36_fu_13814_p00 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln168_36_fu_13814_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln168_37_fu_13820_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln168_39_fu_13825_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln168_3_fu_13727_p00 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln168_3_fu_13727_p10 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln168_4_fu_7867_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln168_6_fu_13751_p00 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln168_6_fu_13751_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln168_8_fu_13733_p00 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln168_8_fu_13733_p10 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_condition_8968 : BOOLEAN;
    signal ap_condition_10343 : BOOLEAN;
    signal ap_condition_10346 : BOOLEAN;
    signal ap_condition_73 : BOOLEAN;
    signal ap_condition_10354 : BOOLEAN;
    signal ap_condition_2202 : BOOLEAN;

    component cnn_mux_63_8_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        din3 : IN STD_LOGIC_VECTOR (7 downto 0);
        din4 : IN STD_LOGIC_VECTOR (7 downto 0);
        din5 : IN STD_LOGIC_VECTOR (7 downto 0);
        din6 : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component cnn_mac_muladd_5sRg6 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (4 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (12 downto 0);
        dout : OUT STD_LOGIC_VECTOR (12 downto 0) );
    end component;


    component cnn_mac_muladd_5sShg IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (4 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (10 downto 0);
        dout : OUT STD_LOGIC_VECTOR (12 downto 0) );
    end component;


    component cnn_mac_muladd_5sThq IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (4 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (12 downto 0);
        dout : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component cnn_mac_muladd_5nUhA IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (4 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (13 downto 0);
        dout : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component cnn_mac_muladd_5nVhK IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (4 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (12 downto 0);
        dout : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component cnn_mac_muladd_5nWhU IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (4 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (12 downto 0);
        dout : OUT STD_LOGIC_VECTOR (12 downto 0) );
    end component;


    component cnn_mac_muladd_5nXh4 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (4 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (11 downto 0);
        dout : OUT STD_LOGIC_VECTOR (12 downto 0) );
    end component;


    component cnn_mac_muladd_5sYie IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (4 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (14 downto 0);
        dout : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component cnn_mac_muladd_5nZio IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (4 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (14 downto 0);
        dout : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component cnn_mul_mul_8ns_50iy IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (11 downto 0) );
    end component;


    component cnn_mul_mul_8ns_51iI IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (12 downto 0) );
    end component;


    component kernel_l1_stripesbkb IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (7 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component kernel_l2_stripestde IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (7 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    l1_stripes_0_0_U : component kernel_l1_stripesbkb
    generic map (
        DataWidth => 8,
        AddressRange => 514,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l1_stripes_0_0_address0,
        ce0 => l1_stripes_0_0_ce0,
        q0 => l1_stripes_0_0_q0,
        address1 => l1_stripes_0_0_address1,
        ce1 => l1_stripes_0_0_ce1,
        we1 => l1_stripes_0_0_we1,
        d1 => l1_stripes_0_0_d1,
        q1 => l1_stripes_0_0_q1);

    l1_stripes_0_1_U : component kernel_l1_stripesbkb
    generic map (
        DataWidth => 8,
        AddressRange => 514,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l1_stripes_0_1_address0,
        ce0 => l1_stripes_0_1_ce0,
        q0 => l1_stripes_0_1_q0,
        address1 => l1_stripes_0_1_address1,
        ce1 => l1_stripes_0_1_ce1,
        we1 => l1_stripes_0_1_we1,
        d1 => l1_stripes_0_1_d1,
        q1 => l1_stripes_0_1_q1);

    l1_stripes_0_2_U : component kernel_l1_stripesbkb
    generic map (
        DataWidth => 8,
        AddressRange => 514,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l1_stripes_0_2_address0,
        ce0 => l1_stripes_0_2_ce0,
        q0 => l1_stripes_0_2_q0,
        address1 => l1_stripes_0_2_address1,
        ce1 => l1_stripes_0_2_ce1,
        we1 => l1_stripes_0_2_we1,
        d1 => l1_stripes_0_2_d1,
        q1 => l1_stripes_0_2_q1);

    l1_stripes_0_3_U : component kernel_l1_stripesbkb
    generic map (
        DataWidth => 8,
        AddressRange => 514,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l1_stripes_0_3_address0,
        ce0 => l1_stripes_0_3_ce0,
        q0 => l1_stripes_0_3_q0,
        address1 => l1_stripes_0_3_address1,
        ce1 => l1_stripes_0_3_ce1,
        we1 => l1_stripes_0_3_we1,
        d1 => l1_stripes_0_3_d1,
        q1 => l1_stripes_0_3_q1);

    l1_stripes_0_4_U : component kernel_l1_stripesbkb
    generic map (
        DataWidth => 8,
        AddressRange => 514,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l1_stripes_0_4_address0,
        ce0 => l1_stripes_0_4_ce0,
        q0 => l1_stripes_0_4_q0,
        address1 => l1_stripes_0_4_address1,
        ce1 => l1_stripes_0_4_ce1,
        we1 => l1_stripes_0_4_we1,
        d1 => l1_stripes_0_4_d1,
        q1 => l1_stripes_0_4_q1);

    l1_stripes_0_5_U : component kernel_l1_stripesbkb
    generic map (
        DataWidth => 8,
        AddressRange => 514,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l1_stripes_0_5_address0,
        ce0 => l1_stripes_0_5_ce0,
        q0 => l1_stripes_0_5_q0,
        address1 => l1_stripes_0_5_address1,
        ce1 => l1_stripes_0_5_ce1,
        we1 => l1_stripes_0_5_we1,
        d1 => l1_stripes_0_5_d1,
        q1 => l1_stripes_0_5_q1);

    l1_stripes_1_0_U : component kernel_l1_stripesbkb
    generic map (
        DataWidth => 8,
        AddressRange => 514,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l1_stripes_1_0_address0,
        ce0 => l1_stripes_1_0_ce0,
        q0 => l1_stripes_1_0_q0,
        address1 => l1_stripes_1_0_address1,
        ce1 => l1_stripes_1_0_ce1,
        we1 => l1_stripes_1_0_we1,
        d1 => l1_stripes_1_0_d1,
        q1 => l1_stripes_1_0_q1);

    l1_stripes_1_1_U : component kernel_l1_stripesbkb
    generic map (
        DataWidth => 8,
        AddressRange => 514,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l1_stripes_1_1_address0,
        ce0 => l1_stripes_1_1_ce0,
        q0 => l1_stripes_1_1_q0,
        address1 => l1_stripes_1_1_address1,
        ce1 => l1_stripes_1_1_ce1,
        we1 => l1_stripes_1_1_we1,
        d1 => l1_stripes_1_1_d1,
        q1 => l1_stripes_1_1_q1);

    l1_stripes_1_2_U : component kernel_l1_stripesbkb
    generic map (
        DataWidth => 8,
        AddressRange => 514,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l1_stripes_1_2_address0,
        ce0 => l1_stripes_1_2_ce0,
        q0 => l1_stripes_1_2_q0,
        address1 => l1_stripes_1_2_address1,
        ce1 => l1_stripes_1_2_ce1,
        we1 => l1_stripes_1_2_we1,
        d1 => l1_stripes_1_2_d1,
        q1 => l1_stripes_1_2_q1);

    l1_stripes_1_3_U : component kernel_l1_stripesbkb
    generic map (
        DataWidth => 8,
        AddressRange => 514,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l1_stripes_1_3_address0,
        ce0 => l1_stripes_1_3_ce0,
        q0 => l1_stripes_1_3_q0,
        address1 => l1_stripes_1_3_address1,
        ce1 => l1_stripes_1_3_ce1,
        we1 => l1_stripes_1_3_we1,
        d1 => l1_stripes_1_3_d1,
        q1 => l1_stripes_1_3_q1);

    l1_stripes_1_4_U : component kernel_l1_stripesbkb
    generic map (
        DataWidth => 8,
        AddressRange => 514,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l1_stripes_1_4_address0,
        ce0 => l1_stripes_1_4_ce0,
        q0 => l1_stripes_1_4_q0,
        address1 => l1_stripes_1_4_address1,
        ce1 => l1_stripes_1_4_ce1,
        we1 => l1_stripes_1_4_we1,
        d1 => l1_stripes_1_4_d1,
        q1 => l1_stripes_1_4_q1);

    l1_stripes_1_5_U : component kernel_l1_stripesbkb
    generic map (
        DataWidth => 8,
        AddressRange => 514,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l1_stripes_1_5_address0,
        ce0 => l1_stripes_1_5_ce0,
        q0 => l1_stripes_1_5_q0,
        address1 => l1_stripes_1_5_address1,
        ce1 => l1_stripes_1_5_ce1,
        we1 => l1_stripes_1_5_we1,
        d1 => l1_stripes_1_5_d1,
        q1 => l1_stripes_1_5_q1);

    l1_stripes_2_0_U : component kernel_l1_stripesbkb
    generic map (
        DataWidth => 8,
        AddressRange => 514,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l1_stripes_2_0_address0,
        ce0 => l1_stripes_2_0_ce0,
        q0 => l1_stripes_2_0_q0,
        address1 => l1_stripes_2_0_address1,
        ce1 => l1_stripes_2_0_ce1,
        we1 => l1_stripes_2_0_we1,
        d1 => l1_stripes_2_0_d1,
        q1 => l1_stripes_2_0_q1);

    l1_stripes_2_1_U : component kernel_l1_stripesbkb
    generic map (
        DataWidth => 8,
        AddressRange => 514,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l1_stripes_2_1_address0,
        ce0 => l1_stripes_2_1_ce0,
        q0 => l1_stripes_2_1_q0,
        address1 => l1_stripes_2_1_address1,
        ce1 => l1_stripes_2_1_ce1,
        we1 => l1_stripes_2_1_we1,
        d1 => l1_stripes_2_1_d1,
        q1 => l1_stripes_2_1_q1);

    l1_stripes_2_2_U : component kernel_l1_stripesbkb
    generic map (
        DataWidth => 8,
        AddressRange => 514,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l1_stripes_2_2_address0,
        ce0 => l1_stripes_2_2_ce0,
        q0 => l1_stripes_2_2_q0,
        address1 => l1_stripes_2_2_address1,
        ce1 => l1_stripes_2_2_ce1,
        we1 => l1_stripes_2_2_we1,
        d1 => l1_stripes_2_2_d1,
        q1 => l1_stripes_2_2_q1);

    l1_stripes_2_3_U : component kernel_l1_stripesbkb
    generic map (
        DataWidth => 8,
        AddressRange => 514,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l1_stripes_2_3_address0,
        ce0 => l1_stripes_2_3_ce0,
        q0 => l1_stripes_2_3_q0,
        address1 => l1_stripes_2_3_address1,
        ce1 => l1_stripes_2_3_ce1,
        we1 => l1_stripes_2_3_we1,
        d1 => l1_stripes_2_3_d1,
        q1 => l1_stripes_2_3_q1);

    l1_stripes_2_4_U : component kernel_l1_stripesbkb
    generic map (
        DataWidth => 8,
        AddressRange => 514,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l1_stripes_2_4_address0,
        ce0 => l1_stripes_2_4_ce0,
        q0 => l1_stripes_2_4_q0,
        address1 => l1_stripes_2_4_address1,
        ce1 => l1_stripes_2_4_ce1,
        we1 => l1_stripes_2_4_we1,
        d1 => l1_stripes_2_4_d1,
        q1 => l1_stripes_2_4_q1);

    l1_stripes_2_5_U : component kernel_l1_stripesbkb
    generic map (
        DataWidth => 8,
        AddressRange => 514,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l1_stripes_2_5_address0,
        ce0 => l1_stripes_2_5_ce0,
        q0 => l1_stripes_2_5_q0,
        address1 => l1_stripes_2_5_address1,
        ce1 => l1_stripes_2_5_ce1,
        we1 => l1_stripes_2_5_we1,
        d1 => l1_stripes_2_5_d1,
        q1 => l1_stripes_2_5_q1);

    l2_stripes_2_0_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 8,
        AddressRange => 258,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_2_0_address0,
        ce0 => l2_stripes_2_0_ce0,
        q0 => l2_stripes_2_0_q0,
        address1 => l2_stripes_2_0_address1,
        ce1 => l2_stripes_2_0_ce1,
        we1 => l2_stripes_2_0_we1,
        d1 => l2_stripes_2_0_d1,
        q1 => l2_stripes_2_0_q1);

    l2_stripes_2_1_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 8,
        AddressRange => 258,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_2_1_address0,
        ce0 => l2_stripes_2_1_ce0,
        q0 => l2_stripes_2_1_q0,
        address1 => l2_stripes_2_1_address1,
        ce1 => l2_stripes_2_1_ce1,
        we1 => l2_stripes_2_1_we1,
        d1 => l2_stripes_2_1_d1,
        q1 => l2_stripes_2_1_q1);

    l2_stripes_2_2_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 8,
        AddressRange => 258,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_2_2_address0,
        ce0 => l2_stripes_2_2_ce0,
        q0 => l2_stripes_2_2_q0,
        address1 => l2_stripes_2_2_address1,
        ce1 => l2_stripes_2_2_ce1,
        we1 => l2_stripes_2_2_we1,
        d1 => l2_stripes_2_2_d1,
        q1 => l2_stripes_2_2_q1);

    l2_stripes_2_3_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 8,
        AddressRange => 258,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_2_3_address0,
        ce0 => l2_stripes_2_3_ce0,
        q0 => l2_stripes_2_3_q0,
        address1 => l2_stripes_2_3_address1,
        ce1 => l2_stripes_2_3_ce1,
        we1 => l2_stripes_2_3_we1,
        d1 => l2_stripes_2_3_d1,
        q1 => l2_stripes_2_3_q1);

    l2_stripes_2_4_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 8,
        AddressRange => 258,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_2_4_address0,
        ce0 => l2_stripes_2_4_ce0,
        q0 => l2_stripes_2_4_q0,
        address1 => l2_stripes_2_4_address1,
        ce1 => l2_stripes_2_4_ce1,
        we1 => l2_stripes_2_4_we1,
        d1 => l2_stripes_2_4_d1,
        q1 => l2_stripes_2_4_q1);

    l2_stripes_2_5_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 8,
        AddressRange => 258,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_2_5_address0,
        ce0 => l2_stripes_2_5_ce0,
        q0 => l2_stripes_2_5_q0,
        address1 => l2_stripes_2_5_address1,
        ce1 => l2_stripes_2_5_ce1,
        we1 => l2_stripes_2_5_we1,
        d1 => l2_stripes_2_5_d1,
        q1 => l2_stripes_2_5_q1);

    l2_stripes_0_0_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 8,
        AddressRange => 258,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_0_0_address0,
        ce0 => l2_stripes_0_0_ce0,
        q0 => l2_stripes_0_0_q0,
        address1 => l2_stripes_0_0_address1,
        ce1 => l2_stripes_0_0_ce1,
        we1 => l2_stripes_0_0_we1,
        d1 => l2_stripes_0_0_d1,
        q1 => l2_stripes_0_0_q1);

    l2_stripes_0_1_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 8,
        AddressRange => 258,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_0_1_address0,
        ce0 => l2_stripes_0_1_ce0,
        q0 => l2_stripes_0_1_q0,
        address1 => l2_stripes_0_1_address1,
        ce1 => l2_stripes_0_1_ce1,
        we1 => l2_stripes_0_1_we1,
        d1 => l2_stripes_0_1_d1,
        q1 => l2_stripes_0_1_q1);

    l2_stripes_0_2_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 8,
        AddressRange => 258,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_0_2_address0,
        ce0 => l2_stripes_0_2_ce0,
        q0 => l2_stripes_0_2_q0,
        address1 => l2_stripes_0_2_address1,
        ce1 => l2_stripes_0_2_ce1,
        we1 => l2_stripes_0_2_we1,
        d1 => l2_stripes_0_2_d1,
        q1 => l2_stripes_0_2_q1);

    l2_stripes_0_3_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 8,
        AddressRange => 258,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_0_3_address0,
        ce0 => l2_stripes_0_3_ce0,
        q0 => l2_stripes_0_3_q0,
        address1 => l2_stripes_0_3_address1,
        ce1 => l2_stripes_0_3_ce1,
        we1 => l2_stripes_0_3_we1,
        d1 => l2_stripes_0_3_d1,
        q1 => l2_stripes_0_3_q1);

    l2_stripes_0_4_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 8,
        AddressRange => 258,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_0_4_address0,
        ce0 => l2_stripes_0_4_ce0,
        q0 => l2_stripes_0_4_q0,
        address1 => l2_stripes_0_4_address1,
        ce1 => l2_stripes_0_4_ce1,
        we1 => l2_stripes_0_4_we1,
        d1 => l2_stripes_0_4_d1,
        q1 => l2_stripes_0_4_q1);

    l2_stripes_0_5_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 8,
        AddressRange => 258,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_0_5_address0,
        ce0 => l2_stripes_0_5_ce0,
        q0 => l2_stripes_0_5_q0,
        address1 => l2_stripes_0_5_address1,
        ce1 => l2_stripes_0_5_ce1,
        we1 => l2_stripes_0_5_we1,
        d1 => l2_stripes_0_5_d1,
        q1 => l2_stripes_0_5_q1);

    l2_stripes_3_0_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 8,
        AddressRange => 258,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_3_0_address0,
        ce0 => l2_stripes_3_0_ce0,
        q0 => l2_stripes_3_0_q0,
        address1 => l2_stripes_3_0_address1,
        ce1 => l2_stripes_3_0_ce1,
        we1 => l2_stripes_3_0_we1,
        d1 => l2_stripes_3_0_d1,
        q1 => l2_stripes_3_0_q1);

    l2_stripes_3_1_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 8,
        AddressRange => 258,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_3_1_address0,
        ce0 => l2_stripes_3_1_ce0,
        q0 => l2_stripes_3_1_q0,
        address1 => l2_stripes_3_1_address1,
        ce1 => l2_stripes_3_1_ce1,
        we1 => l2_stripes_3_1_we1,
        d1 => l2_stripes_3_1_d1,
        q1 => l2_stripes_3_1_q1);

    l2_stripes_3_2_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 8,
        AddressRange => 258,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_3_2_address0,
        ce0 => l2_stripes_3_2_ce0,
        q0 => l2_stripes_3_2_q0,
        address1 => l2_stripes_3_2_address1,
        ce1 => l2_stripes_3_2_ce1,
        we1 => l2_stripes_3_2_we1,
        d1 => l2_stripes_3_2_d1,
        q1 => l2_stripes_3_2_q1);

    l2_stripes_3_3_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 8,
        AddressRange => 258,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_3_3_address0,
        ce0 => l2_stripes_3_3_ce0,
        q0 => l2_stripes_3_3_q0,
        address1 => l2_stripes_3_3_address1,
        ce1 => l2_stripes_3_3_ce1,
        we1 => l2_stripes_3_3_we1,
        d1 => l2_stripes_3_3_d1,
        q1 => l2_stripes_3_3_q1);

    l2_stripes_3_4_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 8,
        AddressRange => 258,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_3_4_address0,
        ce0 => l2_stripes_3_4_ce0,
        q0 => l2_stripes_3_4_q0,
        address1 => l2_stripes_3_4_address1,
        ce1 => l2_stripes_3_4_ce1,
        we1 => l2_stripes_3_4_we1,
        d1 => l2_stripes_3_4_d1,
        q1 => l2_stripes_3_4_q1);

    l2_stripes_3_5_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 8,
        AddressRange => 258,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_3_5_address0,
        ce0 => l2_stripes_3_5_ce0,
        q0 => l2_stripes_3_5_q0,
        address1 => l2_stripes_3_5_address1,
        ce1 => l2_stripes_3_5_ce1,
        we1 => l2_stripes_3_5_we1,
        d1 => l2_stripes_3_5_d1,
        q1 => l2_stripes_3_5_q1);

    l2_stripes_1_0_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 8,
        AddressRange => 258,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_1_0_address0,
        ce0 => l2_stripes_1_0_ce0,
        q0 => l2_stripes_1_0_q0,
        address1 => l2_stripes_1_0_address1,
        ce1 => l2_stripes_1_0_ce1,
        we1 => l2_stripes_1_0_we1,
        d1 => l2_stripes_1_0_d1,
        q1 => l2_stripes_1_0_q1);

    l2_stripes_1_1_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 8,
        AddressRange => 258,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_1_1_address0,
        ce0 => l2_stripes_1_1_ce0,
        q0 => l2_stripes_1_1_q0,
        address1 => l2_stripes_1_1_address1,
        ce1 => l2_stripes_1_1_ce1,
        we1 => l2_stripes_1_1_we1,
        d1 => l2_stripes_1_1_d1,
        q1 => l2_stripes_1_1_q1);

    l2_stripes_1_2_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 8,
        AddressRange => 258,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_1_2_address0,
        ce0 => l2_stripes_1_2_ce0,
        q0 => l2_stripes_1_2_q0,
        address1 => l2_stripes_1_2_address1,
        ce1 => l2_stripes_1_2_ce1,
        we1 => l2_stripes_1_2_we1,
        d1 => l2_stripes_1_2_d1,
        q1 => l2_stripes_1_2_q1);

    l2_stripes_1_3_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 8,
        AddressRange => 258,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_1_3_address0,
        ce0 => l2_stripes_1_3_ce0,
        q0 => l2_stripes_1_3_q0,
        address1 => l2_stripes_1_3_address1,
        ce1 => l2_stripes_1_3_ce1,
        we1 => l2_stripes_1_3_we1,
        d1 => l2_stripes_1_3_d1,
        q1 => l2_stripes_1_3_q1);

    l2_stripes_1_4_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 8,
        AddressRange => 258,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_1_4_address0,
        ce0 => l2_stripes_1_4_ce0,
        q0 => l2_stripes_1_4_q0,
        address1 => l2_stripes_1_4_address1,
        ce1 => l2_stripes_1_4_ce1,
        we1 => l2_stripes_1_4_we1,
        d1 => l2_stripes_1_4_d1,
        q1 => l2_stripes_1_4_q1);

    l2_stripes_1_5_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 8,
        AddressRange => 258,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_1_5_address0,
        ce0 => l2_stripes_1_5_ce0,
        q0 => l2_stripes_1_5_q0,
        address1 => l2_stripes_1_5_address1,
        ce1 => l2_stripes_1_5_ce1,
        we1 => l2_stripes_1_5_we1,
        d1 => l2_stripes_1_5_d1,
        q1 => l2_stripes_1_5_q1);

    cnn_mux_63_8_1_1_U1 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_2_0_load_reg_14509,
        din1 => l1_stripes_2_1_load_reg_14516,
        din2 => l1_stripes_2_2_load_reg_14523,
        din3 => l1_stripes_2_3_load_reg_14530,
        din4 => l1_stripes_2_4_load_reg_14537,
        din5 => l1_stripes_2_5_load_reg_14544,
        din6 => select_ln78_reg_14412,
        dout => tmp_3_fu_4462_p8);

    cnn_mux_63_8_1_1_U2 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_2_0_load_1_reg_14635,
        din1 => l1_stripes_2_1_load_1_reg_14642,
        din2 => l1_stripes_2_2_load_1_reg_14649,
        din3 => l1_stripes_2_3_load_1_reg_14656,
        din4 => l1_stripes_2_4_load_1_reg_14663,
        din5 => l1_stripes_2_5_load_1_reg_14670,
        din6 => select_ln78_reg_14412,
        dout => tmp_6_fu_4503_p8);

    cnn_mux_63_8_1_1_U3 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_0_0_load_reg_14425,
        din1 => l1_stripes_0_1_load_reg_14432,
        din2 => l1_stripes_0_2_load_reg_14439,
        din3 => l1_stripes_0_3_load_reg_14446,
        din4 => l1_stripes_0_4_load_reg_14453,
        din5 => l1_stripes_0_5_load_reg_14460,
        din6 => select_ln78_reg_14412,
        dout => tmp_1_fu_4518_p8);

    cnn_mux_63_8_1_1_U4 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_0_0_load_1_reg_14551,
        din1 => l1_stripes_0_1_load_1_reg_14558,
        din2 => l1_stripes_0_2_load_1_reg_14565,
        din3 => l1_stripes_0_3_load_1_reg_14572,
        din4 => l1_stripes_0_4_load_1_reg_14579,
        din5 => l1_stripes_0_5_load_1_reg_14586,
        din6 => select_ln78_reg_14412,
        dout => tmp_4_fu_4541_p8);

    cnn_mux_63_8_1_1_U5 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_0_0_load_2_reg_14819,
        din1 => l1_stripes_0_1_load_2_reg_14826,
        din2 => l1_stripes_0_2_load_2_reg_14833,
        din3 => l1_stripes_0_3_load_2_reg_14840,
        din4 => l1_stripes_0_4_load_2_reg_14847,
        din5 => l1_stripes_0_5_load_2_reg_14854,
        din6 => select_ln78_reg_14412,
        dout => tmp_7_fu_4608_p8);

    cnn_mux_63_8_1_1_U6 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_2_0_load_2_reg_14903,
        din1 => l1_stripes_2_1_load_2_reg_14910,
        din2 => l1_stripes_2_2_load_2_reg_14917,
        din3 => l1_stripes_2_3_load_2_reg_14924,
        din4 => l1_stripes_2_4_load_2_reg_14931,
        din5 => l1_stripes_2_5_load_2_reg_14938,
        din6 => select_ln78_reg_14412,
        dout => tmp_9_fu_4623_p8);

    cnn_mux_63_8_1_1_U7 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_2_0_load_reg_14509,
        din1 => l1_stripes_2_1_load_reg_14516,
        din2 => l1_stripes_2_2_load_reg_14523,
        din3 => l1_stripes_2_3_load_reg_14530,
        din4 => l1_stripes_2_4_load_reg_14537,
        din5 => l1_stripes_2_5_load_reg_14544,
        din6 => select_ln78_1_reg_14767,
        dout => tmp_12_fu_4652_p8);

    cnn_mux_63_8_1_1_U8 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_1_0_load_1_reg_14593,
        din1 => l1_stripes_1_1_load_1_reg_14600,
        din2 => l1_stripes_1_2_load_1_reg_14607,
        din3 => l1_stripes_1_3_load_1_reg_14614,
        din4 => l1_stripes_1_4_load_1_reg_14621,
        din5 => l1_stripes_1_5_load_1_reg_14628,
        din6 => select_ln78_1_reg_14767,
        dout => tmp_14_fu_4695_p8);

    cnn_mux_63_8_1_1_U9 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_2_0_load_1_reg_14635,
        din1 => l1_stripes_2_1_load_1_reg_14642,
        din2 => l1_stripes_2_2_load_1_reg_14649,
        din3 => l1_stripes_2_3_load_1_reg_14656,
        din4 => l1_stripes_2_4_load_1_reg_14663,
        din5 => l1_stripes_2_5_load_1_reg_14670,
        din6 => select_ln78_1_reg_14767,
        dout => tmp_15_fu_4740_p8);

    cnn_mux_63_8_1_1_U10 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_1_0_load_2_reg_14861,
        din1 => l1_stripes_1_1_load_2_reg_14868,
        din2 => l1_stripes_1_2_load_2_reg_14875,
        din3 => l1_stripes_1_3_load_2_reg_14882,
        din4 => l1_stripes_1_4_load_2_reg_14889,
        din5 => l1_stripes_1_5_load_2_reg_14896,
        din6 => select_ln78_1_reg_14767,
        dout => tmp_17_fu_4751_p8);

    cnn_mux_63_8_1_1_U11 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_2_0_load_2_reg_14903,
        din1 => l1_stripes_2_1_load_2_reg_14910,
        din2 => l1_stripes_2_2_load_2_reg_14917,
        din3 => l1_stripes_2_3_load_2_reg_14924,
        din4 => l1_stripes_2_4_load_2_reg_14931,
        din5 => l1_stripes_2_5_load_2_reg_14938,
        din6 => select_ln78_1_reg_14767,
        dout => tmp_18_fu_4766_p8);

    cnn_mux_63_8_1_1_U12 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_2_0_load_reg_14509,
        din1 => l1_stripes_2_1_load_reg_14516,
        din2 => l1_stripes_2_2_load_reg_14523,
        din3 => l1_stripes_2_3_load_reg_14530,
        din4 => l1_stripes_2_4_load_reg_14537,
        din5 => l1_stripes_2_5_load_reg_14544,
        din6 => select_ln78_2_reg_14780,
        dout => tmp_21_fu_4777_p8);

    cnn_mux_63_8_1_1_U13 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_2_0_load_1_reg_14635,
        din1 => l1_stripes_2_1_load_1_reg_14642,
        din2 => l1_stripes_2_2_load_1_reg_14649,
        din3 => l1_stripes_2_3_load_1_reg_14656,
        din4 => l1_stripes_2_4_load_1_reg_14663,
        din5 => l1_stripes_2_5_load_1_reg_14670,
        din6 => select_ln78_2_reg_14780,
        dout => tmp_24_fu_4800_p8);

    cnn_mux_63_8_1_1_U14 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_1_0_load_reg_14467,
        din1 => l1_stripes_1_1_load_reg_14474,
        din2 => l1_stripes_1_2_load_reg_14481,
        din3 => l1_stripes_1_3_load_reg_14488,
        din4 => l1_stripes_1_4_load_reg_14495,
        din5 => l1_stripes_1_5_load_reg_14502,
        din6 => select_ln78_reg_14412,
        dout => tmp_2_fu_4937_p8);

    cnn_mux_63_8_1_1_U15 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_1_0_load_1_reg_14593,
        din1 => l1_stripes_1_1_load_1_reg_14600,
        din2 => l1_stripes_1_2_load_1_reg_14607,
        din3 => l1_stripes_1_3_load_1_reg_14614,
        din4 => l1_stripes_1_4_load_1_reg_14621,
        din5 => l1_stripes_1_5_load_1_reg_14628,
        din6 => select_ln78_reg_14412,
        dout => tmp_5_fu_5090_p8);

    cnn_mux_63_8_1_1_U16 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_1_0_load_2_reg_14861,
        din1 => l1_stripes_1_1_load_2_reg_14868,
        din2 => l1_stripes_1_2_load_2_reg_14875,
        din3 => l1_stripes_1_3_load_2_reg_14882,
        din4 => l1_stripes_1_4_load_2_reg_14889,
        din5 => l1_stripes_1_5_load_2_reg_14896,
        din6 => select_ln78_reg_14412,
        dout => tmp_8_fu_5263_p8);

    cnn_mux_63_8_1_1_U17 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_0_0_load_reg_14425,
        din1 => l1_stripes_0_1_load_reg_14432,
        din2 => l1_stripes_0_2_load_reg_14439,
        din3 => l1_stripes_0_3_load_reg_14446,
        din4 => l1_stripes_0_4_load_reg_14453,
        din5 => l1_stripes_0_5_load_reg_14460,
        din6 => select_ln78_1_reg_14767,
        dout => tmp_10_fu_5429_p8);

    cnn_mux_63_8_1_1_U18 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_1_0_load_reg_14467,
        din1 => l1_stripes_1_1_load_reg_14474,
        din2 => l1_stripes_1_2_load_reg_14481,
        din3 => l1_stripes_1_3_load_reg_14488,
        din4 => l1_stripes_1_4_load_reg_14495,
        din5 => l1_stripes_1_5_load_reg_14502,
        din6 => select_ln78_1_reg_14767,
        dout => tmp_11_fu_5492_p8);

    cnn_mux_63_8_1_1_U19 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_0_0_load_1_reg_14551,
        din1 => l1_stripes_0_1_load_1_reg_14558,
        din2 => l1_stripes_0_2_load_1_reg_14565,
        din3 => l1_stripes_0_3_load_1_reg_14572,
        din4 => l1_stripes_0_4_load_1_reg_14579,
        din5 => l1_stripes_0_5_load_1_reg_14586,
        din6 => select_ln78_1_reg_14767,
        dout => tmp_13_fu_5615_p8);

    cnn_mux_63_8_1_1_U20 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_0_0_load_2_reg_14819,
        din1 => l1_stripes_0_1_load_2_reg_14826,
        din2 => l1_stripes_0_2_load_2_reg_14833,
        din3 => l1_stripes_0_3_load_2_reg_14840,
        din4 => l1_stripes_0_4_load_2_reg_14847,
        din5 => l1_stripes_0_5_load_2_reg_14854,
        din6 => select_ln78_1_reg_14767,
        dout => tmp_16_fu_5755_p8);

    cnn_mux_63_8_1_1_U21 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_0_0_load_1_reg_14551,
        din1 => l1_stripes_0_1_load_1_reg_14558,
        din2 => l1_stripes_0_2_load_1_reg_14565,
        din3 => l1_stripes_0_3_load_1_reg_14572,
        din4 => l1_stripes_0_4_load_1_reg_14579,
        din5 => l1_stripes_0_5_load_1_reg_14586,
        din6 => select_ln78_2_reg_14780,
        dout => tmp_22_fu_5945_p8);

    cnn_mux_63_8_1_1_U22 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_1_0_load_1_reg_14593,
        din1 => l1_stripes_1_1_load_1_reg_14600,
        din2 => l1_stripes_1_2_load_1_reg_14607,
        din3 => l1_stripes_1_3_load_1_reg_14614,
        din4 => l1_stripes_1_4_load_1_reg_14621,
        din5 => l1_stripes_1_5_load_1_reg_14628,
        din6 => select_ln78_2_reg_14780,
        dout => tmp_23_fu_5982_p8);

    cnn_mux_63_8_1_1_U23 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_0_0_load_2_reg_14819,
        din1 => l1_stripes_0_1_load_2_reg_14826,
        din2 => l1_stripes_0_2_load_2_reg_14833,
        din3 => l1_stripes_0_3_load_2_reg_14840,
        din4 => l1_stripes_0_4_load_2_reg_14847,
        din5 => l1_stripes_0_5_load_2_reg_14854,
        din6 => select_ln78_2_reg_14780,
        dout => tmp_25_fu_6021_p8);

    cnn_mux_63_8_1_1_U24 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_0_0_load_reg_14425,
        din1 => l1_stripes_0_1_load_reg_14432,
        din2 => l1_stripes_0_2_load_reg_14439,
        din3 => l1_stripes_0_3_load_reg_14446,
        din4 => l1_stripes_0_4_load_reg_14453,
        din5 => l1_stripes_0_5_load_reg_14460,
        din6 => select_ln78_2_reg_14780,
        dout => tmp_19_fu_6345_p8);

    cnn_mux_63_8_1_1_U25 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_1_0_load_reg_14467,
        din1 => l1_stripes_1_1_load_reg_14474,
        din2 => l1_stripes_1_2_load_reg_14481,
        din3 => l1_stripes_1_3_load_reg_14488,
        din4 => l1_stripes_1_4_load_reg_14495,
        din5 => l1_stripes_1_5_load_reg_14502,
        din6 => select_ln78_2_reg_14780,
        dout => tmp_20_fu_6428_p8);

    cnn_mux_63_8_1_1_U26 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_1_0_load_2_reg_14861,
        din1 => l1_stripes_1_1_load_2_reg_14868,
        din2 => l1_stripes_1_2_load_2_reg_14875,
        din3 => l1_stripes_1_3_load_2_reg_14882,
        din4 => l1_stripes_1_4_load_2_reg_14889,
        din5 => l1_stripes_1_5_load_2_reg_14896,
        din6 => select_ln78_2_reg_14780,
        dout => tmp_26_fu_6759_p8);

    cnn_mux_63_8_1_1_U27 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_2_0_load_2_reg_14903,
        din1 => l1_stripes_2_1_load_2_reg_14910,
        din2 => l1_stripes_2_2_load_2_reg_14917,
        din3 => l1_stripes_2_3_load_2_reg_14924,
        din4 => l1_stripes_2_4_load_2_reg_14931,
        din5 => l1_stripes_2_5_load_2_reg_14938,
        din6 => select_ln78_2_reg_14780,
        dout => tmp_28_fu_6818_p8);

    cnn_mux_63_8_1_1_U28 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_3_0_q0,
        din1 => l2_stripes_3_1_q0,
        din2 => l2_stripes_3_2_q0,
        din3 => l2_stripes_3_3_q0,
        din4 => l2_stripes_3_4_q0,
        din5 => l2_stripes_3_5_q0,
        din6 => select_ln158_fu_7623_p3,
        dout => tmp_31_fu_7631_p8);

    cnn_mux_63_8_1_1_U29 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_1_0_q0,
        din1 => l2_stripes_1_1_q0,
        din2 => l2_stripes_1_2_q0,
        din3 => l2_stripes_1_3_q0,
        din4 => l2_stripes_1_4_q0,
        din5 => l2_stripes_1_5_q0,
        din6 => select_ln158_fu_7623_p3,
        dout => tmp_32_fu_7649_p8);

    cnn_mux_63_8_1_1_U30 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_3_0_q1,
        din1 => l2_stripes_3_1_q1,
        din2 => l2_stripes_3_2_q1,
        din3 => l2_stripes_3_3_q1,
        din4 => l2_stripes_3_4_q1,
        din5 => l2_stripes_3_5_q1,
        din6 => select_ln158_fu_7623_p3,
        dout => tmp_35_fu_7674_p8);

    cnn_mux_63_8_1_1_U31 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_1_0_q1,
        din1 => l2_stripes_1_1_q1,
        din2 => l2_stripes_1_2_q1,
        din3 => l2_stripes_1_3_q1,
        din4 => l2_stripes_1_4_q1,
        din5 => l2_stripes_1_5_q1,
        din6 => select_ln158_fu_7623_p3,
        dout => tmp_36_fu_7692_p8);

    cnn_mux_63_8_1_1_U32 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_3_0_load_reg_15870,
        din1 => l2_stripes_3_1_load_reg_15876,
        din2 => l2_stripes_3_2_load_reg_15882,
        din3 => l2_stripes_3_3_load_reg_15888,
        din4 => l2_stripes_3_4_load_reg_15894,
        din5 => l2_stripes_3_5_load_reg_15900,
        din6 => select_ln158_1_reg_16143,
        dout => tmp_43_fu_7883_p8);

    cnn_mux_63_8_1_1_U33 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_1_0_load_reg_15906,
        din1 => l2_stripes_1_1_load_reg_15912,
        din2 => l2_stripes_1_2_load_reg_15918,
        din3 => l2_stripes_1_3_load_reg_15924,
        din4 => l2_stripes_1_4_load_reg_15930,
        din5 => l2_stripes_1_5_load_reg_15936,
        din6 => select_ln158_1_reg_16143,
        dout => tmp_44_fu_7894_p8);

    cnn_mux_63_8_1_1_U34 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_2_0_load_1_reg_16268,
        din1 => l2_stripes_2_1_load_1_reg_16275,
        din2 => l2_stripes_2_2_load_1_reg_16282,
        din3 => l2_stripes_2_3_load_1_reg_16289,
        din4 => l2_stripes_2_4_load_1_reg_16296,
        din5 => l2_stripes_2_5_load_1_reg_16303,
        din6 => select_ln158_reg_15828,
        dout => tmp_33_fu_7912_p8);

    cnn_mux_63_8_1_1_U35 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_0_0_q1,
        din1 => l2_stripes_0_1_q1,
        din2 => l2_stripes_0_2_q1,
        din3 => l2_stripes_0_3_q1,
        din4 => l2_stripes_0_4_q1,
        din5 => l2_stripes_0_5_q1,
        din6 => select_ln158_reg_15828,
        dout => tmp_34_fu_7923_p8);

    cnn_mux_63_8_1_1_U36 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_3_0_load_1_reg_15983,
        din1 => l2_stripes_3_1_load_1_reg_15989,
        din2 => l2_stripes_3_2_load_1_reg_15995,
        din3 => l2_stripes_3_3_load_1_reg_16001,
        din4 => l2_stripes_3_4_load_1_reg_16007,
        din5 => l2_stripes_3_5_load_1_reg_16013,
        din6 => select_ln158_1_reg_16143,
        dout => tmp_47_fu_7973_p8);

    cnn_mux_63_8_1_1_U37 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_1_0_load_1_reg_16019,
        din1 => l2_stripes_1_1_load_1_reg_16025,
        din2 => l2_stripes_1_2_load_1_reg_16031,
        din3 => l2_stripes_1_3_load_1_reg_16037,
        din4 => l2_stripes_1_4_load_1_reg_16043,
        din5 => l2_stripes_1_5_load_1_reg_16049,
        din6 => select_ln158_1_reg_16143,
        dout => tmp_48_fu_7984_p8);

    cnn_mux_63_8_1_1_U38 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_2_0_load_reg_16175,
        din1 => l2_stripes_2_1_load_reg_16182,
        din2 => l2_stripes_2_2_load_reg_16189,
        din3 => l2_stripes_2_3_load_reg_16196,
        din4 => l2_stripes_2_4_load_reg_16203,
        din5 => l2_stripes_2_5_load_reg_16210,
        din6 => select_ln158_reg_15828,
        dout => tmp_29_fu_8044_p8);

    cnn_mux_63_8_1_1_U39 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_0_0_load_reg_16477,
        din1 => l2_stripes_0_1_load_reg_16484,
        din2 => l2_stripes_0_2_load_reg_16491,
        din3 => l2_stripes_0_3_load_reg_16498,
        din4 => l2_stripes_0_4_load_reg_16505,
        din5 => l2_stripes_0_5_load_reg_16512,
        din6 => select_ln158_reg_15828,
        dout => tmp_30_fu_8055_p8);

    cnn_mux_63_8_1_1_U40 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_2_0_load_2_reg_16567,
        din1 => l2_stripes_2_1_load_2_reg_16574,
        din2 => l2_stripes_2_2_load_2_reg_16581,
        din3 => l2_stripes_2_3_load_2_reg_16588,
        din4 => l2_stripes_2_4_load_2_reg_16595,
        din5 => l2_stripes_2_5_load_2_reg_16602,
        din6 => select_ln158_reg_15828,
        dout => tmp_37_fu_8093_p8);

    cnn_mux_63_8_1_1_U41 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_0_0_q0,
        din1 => l2_stripes_0_1_q0,
        din2 => l2_stripes_0_2_q0,
        din3 => l2_stripes_0_3_q0,
        din4 => l2_stripes_0_4_q0,
        din5 => l2_stripes_0_5_q0,
        din6 => select_ln158_reg_15828,
        dout => tmp_38_fu_8104_p8);

    cnn_mux_63_8_1_1_U42 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_3_0_load_2_reg_16381,
        din1 => l2_stripes_3_1_load_2_reg_16388,
        din2 => l2_stripes_3_2_load_2_reg_16395,
        din3 => l2_stripes_3_3_load_2_reg_16402,
        din4 => l2_stripes_3_4_load_2_reg_16409,
        din5 => l2_stripes_3_5_load_2_reg_16416,
        din6 => select_ln158_1_reg_16143,
        dout => tmp_51_fu_8160_p8);

    cnn_mux_63_8_1_1_U43 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_1_0_load_2_reg_16423,
        din1 => l2_stripes_1_1_load_2_reg_16430,
        din2 => l2_stripes_1_2_load_2_reg_16437,
        din3 => l2_stripes_1_3_load_2_reg_16444,
        din4 => l2_stripes_1_4_load_2_reg_16451,
        din5 => l2_stripes_1_5_load_2_reg_16458,
        din6 => select_ln158_1_reg_16143,
        dout => tmp_52_fu_8171_p8);

    cnn_mux_63_8_1_1_U44 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_3_0_load_2_reg_16381,
        din1 => l2_stripes_3_1_load_2_reg_16388,
        din2 => l2_stripes_3_2_load_2_reg_16395,
        din3 => l2_stripes_3_3_load_2_reg_16402,
        din4 => l2_stripes_3_4_load_2_reg_16409,
        din5 => l2_stripes_3_5_load_2_reg_16416,
        din6 => select_ln158_reg_15828,
        dout => tmp_39_fu_8194_p8);

    cnn_mux_63_8_1_1_U45 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_1_0_load_2_reg_16423,
        din1 => l2_stripes_1_1_load_2_reg_16430,
        din2 => l2_stripes_1_2_load_2_reg_16437,
        din3 => l2_stripes_1_3_load_2_reg_16444,
        din4 => l2_stripes_1_4_load_2_reg_16451,
        din5 => l2_stripes_1_5_load_2_reg_16458,
        din6 => select_ln158_reg_15828,
        dout => tmp_40_fu_8205_p8);

    cnn_mux_63_8_1_1_U46 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_2_0_load_reg_16175,
        din1 => l2_stripes_2_1_load_reg_16182,
        din2 => l2_stripes_2_2_load_reg_16189,
        din3 => l2_stripes_2_3_load_reg_16196,
        din4 => l2_stripes_2_4_load_reg_16203,
        din5 => l2_stripes_2_5_load_reg_16210,
        din6 => select_ln158_2_reg_16159,
        dout => tmp_53_fu_9198_p8);

    cnn_mux_63_8_1_1_U47 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_0_0_load_reg_16477,
        din1 => l2_stripes_0_1_load_reg_16484,
        din2 => l2_stripes_0_2_load_reg_16491,
        din3 => l2_stripes_0_3_load_reg_16498,
        din4 => l2_stripes_0_4_load_reg_16505,
        din5 => l2_stripes_0_5_load_reg_16512,
        din6 => select_ln158_2_reg_16159,
        dout => tmp_54_fu_9209_p8);

    cnn_mux_63_8_1_1_U48 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_3_0_load_reg_15870,
        din1 => l2_stripes_3_1_load_reg_15876,
        din2 => l2_stripes_3_2_load_reg_15882,
        din3 => l2_stripes_3_3_load_reg_15888,
        din4 => l2_stripes_3_4_load_reg_15894,
        din5 => l2_stripes_3_5_load_reg_15900,
        din6 => select_ln158_2_reg_16159,
        dout => tmp_55_fu_9227_p8);

    cnn_mux_63_8_1_1_U49 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_1_0_load_reg_15906,
        din1 => l2_stripes_1_1_load_reg_15912,
        din2 => l2_stripes_1_2_load_reg_15918,
        din3 => l2_stripes_1_3_load_reg_15924,
        din4 => l2_stripes_1_4_load_reg_15930,
        din5 => l2_stripes_1_5_load_reg_15936,
        din6 => select_ln158_2_reg_16159,
        dout => tmp_56_fu_9238_p8);

    cnn_mux_63_8_1_1_U50 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_2_0_load_1_reg_16268,
        din1 => l2_stripes_2_1_load_1_reg_16275,
        din2 => l2_stripes_2_2_load_1_reg_16282,
        din3 => l2_stripes_2_3_load_1_reg_16289,
        din4 => l2_stripes_2_4_load_1_reg_16296,
        din5 => l2_stripes_2_5_load_1_reg_16303,
        din6 => select_ln158_2_reg_16159,
        dout => tmp_57_fu_9480_p8);

    cnn_mux_63_8_1_1_U51 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_0_0_load_1_reg_16519,
        din1 => l2_stripes_0_1_load_1_reg_16525,
        din2 => l2_stripes_0_2_load_1_reg_16531,
        din3 => l2_stripes_0_3_load_1_reg_16537,
        din4 => l2_stripes_0_4_load_1_reg_16543,
        din5 => l2_stripes_0_5_load_1_reg_16549,
        din6 => select_ln158_2_reg_16159,
        dout => tmp_58_fu_9491_p8);

    cnn_mux_63_8_1_1_U52 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_3_0_load_2_reg_16381,
        din1 => l2_stripes_3_1_load_2_reg_16388,
        din2 => l2_stripes_3_2_load_2_reg_16395,
        din3 => l2_stripes_3_3_load_2_reg_16402,
        din4 => l2_stripes_3_4_load_2_reg_16409,
        din5 => l2_stripes_3_5_load_2_reg_16416,
        din6 => select_ln158_2_reg_16159,
        dout => tmp_63_fu_9509_p8);

    cnn_mux_63_8_1_1_U53 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_1_0_load_2_reg_16423,
        din1 => l2_stripes_1_1_load_2_reg_16430,
        din2 => l2_stripes_1_2_load_2_reg_16437,
        din3 => l2_stripes_1_3_load_2_reg_16444,
        din4 => l2_stripes_1_4_load_2_reg_16451,
        din5 => l2_stripes_1_5_load_2_reg_16458,
        din6 => select_ln158_2_reg_16159,
        dout => tmp_64_fu_9520_p8);

    cnn_mux_63_8_1_1_U54 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_2_0_load_reg_16175,
        din1 => l2_stripes_2_1_load_reg_16182,
        din2 => l2_stripes_2_2_load_reg_16189,
        din3 => l2_stripes_2_3_load_reg_16196,
        din4 => l2_stripes_2_4_load_reg_16203,
        din5 => l2_stripes_2_5_load_reg_16210,
        din6 => select_ln158_1_reg_16143,
        dout => tmp_41_fu_9653_p8);

    cnn_mux_63_8_1_1_U55 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_0_0_load_reg_16477,
        din1 => l2_stripes_0_1_load_reg_16484,
        din2 => l2_stripes_0_2_load_reg_16491,
        din3 => l2_stripes_0_3_load_reg_16498,
        din4 => l2_stripes_0_4_load_reg_16505,
        din5 => l2_stripes_0_5_load_reg_16512,
        din6 => select_ln158_1_reg_16143,
        dout => tmp_42_fu_9664_p8);

    cnn_mux_63_8_1_1_U56 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_2_0_load_1_reg_16268,
        din1 => l2_stripes_2_1_load_1_reg_16275,
        din2 => l2_stripes_2_2_load_1_reg_16282,
        din3 => l2_stripes_2_3_load_1_reg_16289,
        din4 => l2_stripes_2_4_load_1_reg_16296,
        din5 => l2_stripes_2_5_load_1_reg_16303,
        din6 => select_ln158_1_reg_16143,
        dout => tmp_45_fu_9682_p8);

    cnn_mux_63_8_1_1_U57 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_0_0_load_1_reg_16519,
        din1 => l2_stripes_0_1_load_1_reg_16525,
        din2 => l2_stripes_0_2_load_1_reg_16531,
        din3 => l2_stripes_0_3_load_1_reg_16537,
        din4 => l2_stripes_0_4_load_1_reg_16543,
        din5 => l2_stripes_0_5_load_1_reg_16549,
        din6 => select_ln158_1_reg_16143,
        dout => tmp_46_fu_9693_p8);

    cnn_mux_63_8_1_1_U58 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_2_0_load_2_reg_16567,
        din1 => l2_stripes_2_1_load_2_reg_16574,
        din2 => l2_stripes_2_2_load_2_reg_16581,
        din3 => l2_stripes_2_3_load_2_reg_16588,
        din4 => l2_stripes_2_4_load_2_reg_16595,
        din5 => l2_stripes_2_5_load_2_reg_16602,
        din6 => select_ln158_1_reg_16143,
        dout => tmp_49_fu_10776_p8);

    cnn_mux_63_8_1_1_U59 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_0_0_load_2_reg_16706,
        din1 => l2_stripes_0_1_load_2_reg_16712,
        din2 => l2_stripes_0_2_load_2_reg_16718,
        din3 => l2_stripes_0_3_load_2_reg_16724,
        din4 => l2_stripes_0_4_load_2_reg_16730,
        din5 => l2_stripes_0_5_load_2_reg_16736,
        din6 => select_ln158_1_reg_16143,
        dout => tmp_50_fu_10787_p8);

    cnn_mux_63_8_1_1_U60 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_3_0_load_1_reg_15983,
        din1 => l2_stripes_3_1_load_1_reg_15989,
        din2 => l2_stripes_3_2_load_1_reg_15995,
        din3 => l2_stripes_3_3_load_1_reg_16001,
        din4 => l2_stripes_3_4_load_1_reg_16007,
        din5 => l2_stripes_3_5_load_1_reg_16013,
        din6 => select_ln158_2_reg_16159,
        dout => tmp_59_fu_10840_p8);

    cnn_mux_63_8_1_1_U61 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_1_0_load_1_reg_16019,
        din1 => l2_stripes_1_1_load_1_reg_16025,
        din2 => l2_stripes_1_2_load_1_reg_16031,
        din3 => l2_stripes_1_3_load_1_reg_16037,
        din4 => l2_stripes_1_4_load_1_reg_16043,
        din5 => l2_stripes_1_5_load_1_reg_16049,
        din6 => select_ln158_2_reg_16159,
        dout => tmp_60_fu_10851_p8);

    cnn_mux_63_8_1_1_U62 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_2_0_load_2_reg_16567,
        din1 => l2_stripes_2_1_load_2_reg_16574,
        din2 => l2_stripes_2_2_load_2_reg_16581,
        din3 => l2_stripes_2_3_load_2_reg_16588,
        din4 => l2_stripes_2_4_load_2_reg_16595,
        din5 => l2_stripes_2_5_load_2_reg_16602,
        din6 => select_ln158_2_reg_16159,
        dout => tmp_61_fu_10888_p8);

    cnn_mux_63_8_1_1_U63 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_0_0_load_2_reg_16706,
        din1 => l2_stripes_0_1_load_2_reg_16712,
        din2 => l2_stripes_0_2_load_2_reg_16718,
        din3 => l2_stripes_0_3_load_2_reg_16724,
        din4 => l2_stripes_0_4_load_2_reg_16730,
        din5 => l2_stripes_0_5_load_2_reg_16736,
        din6 => select_ln158_2_reg_16159,
        dout => tmp_62_fu_10899_p8);

    cnn_mac_muladd_5sRg6_U64 : component cnn_mac_muladd_5sRg6
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 8,
        din2_WIDTH => 13,
        dout_WIDTH => 13)
    port map (
        din0 => grp_fu_13647_p0,
        din1 => grp_fu_13647_p1,
        din2 => grp_fu_13647_p2,
        dout => grp_fu_13647_p3);

    cnn_mac_muladd_5sShg_U65 : component cnn_mac_muladd_5sShg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 8,
        din2_WIDTH => 11,
        dout_WIDTH => 13)
    port map (
        din0 => grp_fu_13655_p0,
        din1 => grp_fu_13655_p1,
        din2 => sub_ln90_9_fu_4568_p2,
        dout => grp_fu_13655_p3);

    cnn_mac_muladd_5sThq_U66 : component cnn_mac_muladd_5sThq
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 8,
        din2_WIDTH => 13,
        dout_WIDTH => 14)
    port map (
        din0 => grp_fu_13663_p0,
        din1 => grp_fu_13663_p1,
        din2 => sub_ln90_37_fu_4730_p2,
        dout => grp_fu_13663_p3);

    cnn_mac_muladd_5nUhA_U67 : component cnn_mac_muladd_5nUhA
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 8,
        din2_WIDTH => 14,
        dout_WIDTH => 14)
    port map (
        din0 => grp_fu_13671_p0,
        din1 => grp_fu_13671_p1,
        din2 => grp_fu_13671_p2,
        dout => grp_fu_13671_p3);

    cnn_mac_muladd_5nVhK_U68 : component cnn_mac_muladd_5nVhK
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 8,
        din2_WIDTH => 13,
        dout_WIDTH => 14)
    port map (
        din0 => grp_fu_13679_p0,
        din1 => grp_fu_13679_p1,
        din2 => add_ln90_45_reg_15067,
        dout => grp_fu_13679_p3);

    cnn_mac_muladd_5nWhU_U69 : component cnn_mac_muladd_5nWhU
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 8,
        din2_WIDTH => 13,
        dout_WIDTH => 13)
    port map (
        din0 => grp_fu_13688_p0,
        din1 => grp_fu_13688_p1,
        din2 => grp_fu_13688_p2,
        dout => grp_fu_13688_p3);

    cnn_mac_muladd_5nXh4_U70 : component cnn_mac_muladd_5nXh4
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 8,
        din2_WIDTH => 12,
        dout_WIDTH => 13)
    port map (
        din0 => grp_fu_13695_p0,
        din1 => grp_fu_13695_p1,
        din2 => sub_ln90_43_fu_6273_p2,
        dout => grp_fu_13695_p3);

    cnn_mac_muladd_5nVhK_U71 : component cnn_mac_muladd_5nVhK
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 8,
        din2_WIDTH => 13,
        dout_WIDTH => 14)
    port map (
        din0 => grp_fu_13704_p0,
        din1 => grp_fu_13704_p1,
        din2 => add_ln104_30_reg_15302,
        dout => grp_fu_13704_p3);

    cnn_mac_muladd_5sYie_U72 : component cnn_mac_muladd_5sYie
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 8,
        din2_WIDTH => 15,
        dout_WIDTH => 15)
    port map (
        din0 => grp_fu_13712_p0,
        din1 => grp_fu_13712_p1,
        din2 => sub_ln90_50_reg_15232,
        dout => grp_fu_13712_p3);

    cnn_mac_muladd_5nZio_U73 : component cnn_mac_muladd_5nZio
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 8,
        din2_WIDTH => 15,
        dout_WIDTH => 15)
    port map (
        din0 => grp_fu_13719_p0,
        din1 => grp_fu_13719_p1,
        din2 => add_ln104_4_reg_15317,
        dout => grp_fu_13719_p3);

    cnn_mul_mul_8ns_50iy_U74 : component cnn_mul_mul_8ns_50iy
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 5,
        dout_WIDTH => 12)
    port map (
        din0 => mul_ln168_3_fu_13727_p0,
        din1 => mul_ln168_3_fu_13727_p1,
        dout => mul_ln168_3_fu_13727_p2);

    cnn_mul_mul_8ns_50iy_U75 : component cnn_mul_mul_8ns_50iy
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 5,
        dout_WIDTH => 12)
    port map (
        din0 => mul_ln168_8_fu_13733_p0,
        din1 => mul_ln168_8_fu_13733_p1,
        dout => mul_ln168_8_fu_13733_p2);

    cnn_mul_mul_8ns_51iI_U76 : component cnn_mul_mul_8ns_51iI
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 5,
        dout_WIDTH => 13)
    port map (
        din0 => mul_ln168_15_fu_13739_p0,
        din1 => mul_ln168_15_fu_13739_p1,
        dout => mul_ln168_15_fu_13739_p2);

    cnn_mul_mul_8ns_50iy_U77 : component cnn_mul_mul_8ns_50iy
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 5,
        dout_WIDTH => 12)
    port map (
        din0 => mul_ln168_17_fu_13745_p0,
        din1 => mul_ln168_17_fu_13745_p1,
        dout => mul_ln168_17_fu_13745_p2);

    cnn_mul_mul_8ns_51iI_U78 : component cnn_mul_mul_8ns_51iI
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 5,
        dout_WIDTH => 13)
    port map (
        din0 => mul_ln168_6_fu_13751_p0,
        din1 => mul_ln168_6_fu_13751_p1,
        dout => mul_ln168_6_fu_13751_p2);

    cnn_mul_mul_8ns_51iI_U79 : component cnn_mul_mul_8ns_51iI
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 5,
        dout_WIDTH => 13)
    port map (
        din0 => mul_ln168_20_fu_13757_p0,
        din1 => mul_ln168_20_fu_13757_p1,
        dout => mul_ln168_20_fu_13757_p2);

    cnn_mul_mul_8ns_51iI_U80 : component cnn_mul_mul_8ns_51iI
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 5,
        dout_WIDTH => 13)
    port map (
        din0 => mul_ln168_11_fu_13763_p0,
        din1 => mul_ln168_11_fu_13763_p1,
        dout => mul_ln168_11_fu_13763_p2);

    cnn_mul_mul_8ns_51iI_U81 : component cnn_mul_mul_8ns_51iI
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 5,
        dout_WIDTH => 13)
    port map (
        din0 => mul_ln168_21_fu_13769_p0,
        din1 => mul_ln168_21_fu_13769_p1,
        dout => mul_ln168_21_fu_13769_p2);

    cnn_mul_mul_8ns_51iI_U82 : component cnn_mul_mul_8ns_51iI
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 5,
        dout_WIDTH => 13)
    port map (
        din0 => mul_ln168_22_fu_13774_p0,
        din1 => mul_ln168_22_fu_13774_p1,
        dout => mul_ln168_22_fu_13774_p2);

    cnn_mul_mul_8ns_51iI_U83 : component cnn_mul_mul_8ns_51iI
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 5,
        dout_WIDTH => 13)
    port map (
        din0 => mul_ln168_27_fu_13779_p0,
        din1 => mul_ln168_27_fu_13779_p1,
        dout => mul_ln168_27_fu_13779_p2);

    cnn_mul_mul_8ns_50iy_U84 : component cnn_mul_mul_8ns_50iy
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 5,
        dout_WIDTH => 12)
    port map (
        din0 => mul_ln168_28_fu_13785_p0,
        din1 => mul_ln168_28_fu_13785_p1,
        dout => mul_ln168_28_fu_13785_p2);

    cnn_mul_mul_8ns_51iI_U85 : component cnn_mul_mul_8ns_51iI
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 5,
        dout_WIDTH => 13)
    port map (
        din0 => mul_ln168_29_fu_13791_p0,
        din1 => mul_ln168_29_fu_13791_p1,
        dout => mul_ln168_29_fu_13791_p2);

    cnn_mul_mul_8ns_51iI_U86 : component cnn_mul_mul_8ns_51iI
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 5,
        dout_WIDTH => 13)
    port map (
        din0 => mul_ln168_31_fu_13796_p0,
        din1 => mul_ln168_31_fu_13796_p1,
        dout => mul_ln168_31_fu_13796_p2);

    cnn_mul_mul_8ns_51iI_U87 : component cnn_mul_mul_8ns_51iI
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 5,
        dout_WIDTH => 13)
    port map (
        din0 => mul_ln168_32_fu_13802_p0,
        din1 => mul_ln168_32_fu_13802_p1,
        dout => mul_ln168_32_fu_13802_p2);

    cnn_mul_mul_8ns_51iI_U88 : component cnn_mul_mul_8ns_51iI
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 5,
        dout_WIDTH => 13)
    port map (
        din0 => mul_ln168_33_fu_13808_p0,
        din1 => mul_ln168_33_fu_13808_p1,
        dout => mul_ln168_33_fu_13808_p2);

    cnn_mul_mul_8ns_51iI_U89 : component cnn_mul_mul_8ns_51iI
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 5,
        dout_WIDTH => 13)
    port map (
        din0 => mul_ln168_36_fu_13814_p0,
        din1 => mul_ln168_36_fu_13814_p1,
        dout => mul_ln168_36_fu_13814_p2);

    cnn_mul_mul_8ns_51iI_U90 : component cnn_mul_mul_8ns_51iI
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 5,
        dout_WIDTH => 13)
    port map (
        din0 => mul_ln168_37_fu_13820_p0,
        din1 => mul_ln168_37_fu_13820_p1,
        dout => mul_ln168_37_fu_13820_p2);

    cnn_mul_mul_8ns_51iI_U91 : component cnn_mul_mul_8ns_51iI
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 5,
        dout_WIDTH => 13)
    port map (
        din0 => mul_ln168_39_fu_13825_p0,
        din1 => mul_ln168_39_fu_13825_p1,
        dout => mul_ln168_39_fu_13825_p2);

    cnn_mul_mul_8ns_51iI_U92 : component cnn_mul_mul_8ns_51iI
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 5,
        dout_WIDTH => 13)
    port map (
        din0 => mul_ln168_2_fu_13830_p0,
        din1 => mul_ln168_2_fu_13830_p1,
        dout => mul_ln168_2_fu_13830_p2);

    cnn_mul_mul_8ns_51iI_U93 : component cnn_mul_mul_8ns_51iI
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 5,
        dout_WIDTH => 13)
    port map (
        din0 => mul_ln168_10_fu_13835_p0,
        din1 => mul_ln168_10_fu_13835_p1,
        dout => mul_ln168_10_fu_13835_p2);

    cnn_mul_mul_8ns_51iI_U94 : component cnn_mul_mul_8ns_51iI
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 5,
        dout_WIDTH => 13)
    port map (
        din0 => mul_ln168_13_fu_13840_p0,
        din1 => mul_ln168_13_fu_13840_p1,
        dout => mul_ln168_13_fu_13840_p2);

    cnn_mul_mul_8ns_51iI_U95 : component cnn_mul_mul_8ns_51iI
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 5,
        dout_WIDTH => 13)
    port map (
        din0 => mul_ln168_14_fu_13845_p0,
        din1 => mul_ln168_14_fu_13845_p1,
        dout => mul_ln168_14_fu_13845_p2);

    cnn_mul_mul_8ns_51iI_U96 : component cnn_mul_mul_8ns_51iI
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 5,
        dout_WIDTH => 13)
    port map (
        din0 => mul_ln168_24_fu_13851_p0,
        din1 => mul_ln168_24_fu_13851_p1,
        dout => mul_ln168_24_fu_13851_p2);

    cnn_mul_mul_8ns_50iy_U97 : component cnn_mul_mul_8ns_50iy
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 5,
        dout_WIDTH => 12)
    port map (
        din0 => mul_ln168_26_fu_13857_p0,
        din1 => mul_ln168_26_fu_13857_p1,
        dout => mul_ln168_26_fu_13857_p2);

    cnn_mul_mul_8ns_51iI_U98 : component cnn_mul_mul_8ns_51iI
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 5,
        dout_WIDTH => 13)
    port map (
        din0 => mul_ln168_34_fu_13862_p0,
        din1 => mul_ln168_34_fu_13862_p1,
        dout => mul_ln168_34_fu_13862_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage26_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage26))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage9_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter0_l1_maxes_0_new_0_reg_3207_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_8968)) then
                if ((icmp_ln114_reg_14205 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_l1_maxes_0_new_0_reg_3207 <= select_ln111_fu_7518_p3;
                elsif ((icmp_ln114_reg_14205 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_l1_maxes_0_new_0_reg_3207 <= ap_const_lv16_0;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_l1_maxes_1_new_0_reg_3218_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_8968)) then
                if ((icmp_ln114_reg_14205 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_l1_maxes_1_new_0_reg_3218 <= select_ln111_1_reg_15363;
                elsif ((icmp_ln114_reg_14205 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_l1_maxes_1_new_0_reg_3218 <= ap_const_lv16_0;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_l1_maxes_2_new_0_reg_3229_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_8968)) then
                if ((icmp_ln114_reg_14205 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_l1_maxes_2_new_0_reg_3229 <= select_ln111_2_reg_15405;
                elsif ((icmp_ln114_reg_14205 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_l1_maxes_2_new_0_reg_3229 <= ap_const_lv16_0;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_l1_maxes_3_new_0_reg_3240_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_8968)) then
                if ((icmp_ln114_reg_14205 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_l1_maxes_3_new_0_reg_3240 <= select_ln111_3_reg_15368;
                elsif ((icmp_ln114_reg_14205 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_l1_maxes_3_new_0_reg_3240 <= ap_const_lv16_0;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_l1_read_row_offset_f_1_reg_3183_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_8968)) then
                if ((icmp_ln114_reg_14205 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_l1_read_row_offset_f_1_reg_3183 <= ap_const_lv1_0;
                elsif ((icmp_ln114_reg_14205 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_l1_read_row_offset_f_1_reg_3183 <= icmp_ln134_reg_14402;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_l1_read_row_offset_f_reg_3273_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_10346)) then 
                    ap_phi_reg_pp0_iter0_l1_read_row_offset_f_reg_3273 <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_condition_10343)) then 
                    ap_phi_reg_pp0_iter0_l1_read_row_offset_f_reg_3273 <= ap_phi_reg_pp0_iter0_l1_read_row_offset_f_1_reg_3183;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_l1_write_col_offset_1_reg_3148_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (icmp_ln54_fu_3485_p2 = ap_const_lv1_0) and (icmp_ln30_fu_3479_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter0_l1_write_col_offset_1_reg_3148 <= ap_const_lv1_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln48_reg_13887 = ap_const_lv1_0) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter0_l1_write_col_offset_1_reg_3148 <= or_ln39_6_reg_14173;
            elsif ((((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln54_reg_13883 = ap_const_lv1_1) and (icmp_ln30_reg_13879 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln48_reg_13887 = ap_const_lv1_1) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter0_l1_write_col_offset_1_reg_3148 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_l1_write_col_offset_2_reg_3166_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln48_reg_13887 = ap_const_lv1_0) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter0_l1_write_col_offset_2_reg_3166 <= select_ln39_14_fu_4115_p3;
            elsif ((((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln54_reg_13883 = ap_const_lv1_1) and (icmp_ln30_reg_13879 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln48_reg_13887 = ap_const_lv1_1) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (icmp_ln54_fu_3485_p2 = ap_const_lv1_0) and (icmp_ln30_fu_3479_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                ap_phi_reg_pp0_iter0_l1_write_col_offset_2_reg_3166 <= ap_const_lv16_1;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_l2_write_row_offset_1_reg_3309_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_10346)) then 
                    ap_phi_reg_pp0_iter0_l2_write_row_offset_1_reg_3309 <= l2_write_row_offset;
                elsif ((ap_const_boolean_1 = ap_condition_10343)) then 
                    ap_phi_reg_pp0_iter0_l2_write_row_offset_1_reg_3309 <= ap_phi_reg_pp0_iter0_l2_write_row_offset_4_reg_3263;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_l2_write_row_offset_3_reg_3251_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_8968)) then
                if ((icmp_ln114_reg_14205 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_l2_write_row_offset_3_reg_3251 <= ap_const_lv1_0;
                elsif ((icmp_ln114_reg_14205 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_l2_write_row_offset_3_reg_3251 <= icmp_ln123_reg_15393;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_l2_write_row_offset_4_reg_3263_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_8968)) then
                if ((icmp_ln114_reg_14205 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_l2_write_row_offset_4_reg_3263 <= l2_write_row_offset_2_reg_15344;
                elsif ((icmp_ln114_reg_14205 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_l2_write_row_offset_4_reg_3263 <= select_ln123_1_fu_7560_p3;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_l2_write_row_offset_s_reg_3297_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_10346)) then 
                    ap_phi_reg_pp0_iter0_l2_write_row_offset_s_reg_3297 <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_condition_10343)) then 
                    ap_phi_reg_pp0_iter0_l2_write_row_offset_s_reg_3297 <= ap_phi_reg_pp0_iter0_l2_write_row_offset_3_reg_3251;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_l2_maxes_0_flag_1_reg_3339_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                if ((ap_const_boolean_1 = ap_condition_10354)) then 
                    ap_phi_reg_pp0_iter1_l2_maxes_0_flag_1_reg_3339 <= ap_const_lv1_1;
                elsif ((ap_const_boolean_1 = ap_condition_73)) then 
                    ap_phi_reg_pp0_iter1_l2_maxes_0_flag_1_reg_3339 <= ap_phi_reg_pp0_iter0_l2_maxes_0_flag_1_reg_3339;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_l2_maxes_0_new_1_reg_3350_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                if ((ap_const_boolean_1 = ap_condition_10354)) then 
                    ap_phi_reg_pp0_iter1_l2_maxes_0_new_1_reg_3350 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_condition_73)) then 
                    ap_phi_reg_pp0_iter1_l2_maxes_0_new_1_reg_3350 <= ap_phi_reg_pp0_iter0_l2_maxes_0_new_1_reg_3350;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_l2_maxes_1_new_1_reg_3361_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                if ((ap_const_boolean_1 = ap_condition_10354)) then 
                    ap_phi_reg_pp0_iter1_l2_maxes_1_new_1_reg_3361 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_condition_73)) then 
                    ap_phi_reg_pp0_iter1_l2_maxes_1_new_1_reg_3361 <= ap_phi_reg_pp0_iter0_l2_maxes_1_new_1_reg_3361;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_l2_maxes_2_new_1_reg_3372_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                if ((ap_const_boolean_1 = ap_condition_10354)) then 
                    ap_phi_reg_pp0_iter1_l2_maxes_2_new_1_reg_3372 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_condition_73)) then 
                    ap_phi_reg_pp0_iter1_l2_maxes_2_new_1_reg_3372 <= ap_phi_reg_pp0_iter0_l2_maxes_2_new_1_reg_3372;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_l2_maxes_3_new_1_reg_3383_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                if ((ap_const_boolean_1 = ap_condition_10354)) then 
                    ap_phi_reg_pp0_iter1_l2_maxes_3_new_1_reg_3383 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_condition_73)) then 
                    ap_phi_reg_pp0_iter1_l2_maxes_3_new_1_reg_3383 <= ap_phi_reg_pp0_iter0_l2_maxes_3_new_1_reg_3383;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_l2_maxes_4_new_1_reg_3394_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                if ((ap_const_boolean_1 = ap_condition_10354)) then 
                    ap_phi_reg_pp0_iter1_l2_maxes_4_new_1_reg_3394 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_condition_73)) then 
                    ap_phi_reg_pp0_iter1_l2_maxes_4_new_1_reg_3394 <= ap_phi_reg_pp0_iter0_l2_maxes_4_new_1_reg_3394;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_l2_maxes_5_new_1_reg_3405_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                if ((ap_const_boolean_1 = ap_condition_10354)) then 
                    ap_phi_reg_pp0_iter1_l2_maxes_5_new_1_reg_3405 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_condition_73)) then 
                    ap_phi_reg_pp0_iter1_l2_maxes_5_new_1_reg_3405 <= ap_phi_reg_pp0_iter0_l2_maxes_5_new_1_reg_3405;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_l2_maxes_6_new_1_reg_3416_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                if ((ap_const_boolean_1 = ap_condition_10354)) then 
                    ap_phi_reg_pp0_iter1_l2_maxes_6_new_1_reg_3416 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_condition_73)) then 
                    ap_phi_reg_pp0_iter1_l2_maxes_6_new_1_reg_3416 <= ap_phi_reg_pp0_iter0_l2_maxes_6_new_1_reg_3416;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_l2_maxes_7_new_1_reg_3427_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                if ((ap_const_boolean_1 = ap_condition_10354)) then 
                    ap_phi_reg_pp0_iter1_l2_maxes_7_new_1_reg_3427 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_condition_73)) then 
                    ap_phi_reg_pp0_iter1_l2_maxes_7_new_1_reg_3427 <= ap_phi_reg_pp0_iter0_l2_maxes_7_new_1_reg_3427;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_l2_read_row_offset_f_reg_3319_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                if ((ap_const_boolean_1 = ap_condition_10354)) then 
                    ap_phi_reg_pp0_iter1_l2_read_row_offset_f_reg_3319 <= icmp_ln208_reg_15797;
                elsif ((ap_const_boolean_1 = ap_condition_73)) then 
                    ap_phi_reg_pp0_iter1_l2_read_row_offset_f_reg_3319 <= ap_phi_reg_pp0_iter0_l2_read_row_offset_f_reg_3319;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_l2_read_row_offset_n_reg_3329_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                if ((ap_const_boolean_1 = ap_condition_10354)) then 
                    ap_phi_reg_pp0_iter1_l2_read_row_offset_n_reg_3329 <= select_ln212_fu_13360_p3;
                elsif ((ap_const_boolean_1 = ap_condition_73)) then 
                    ap_phi_reg_pp0_iter1_l2_read_row_offset_n_reg_3329 <= ap_phi_reg_pp0_iter0_l2_read_row_offset_n_reg_3329;
                end if;
            end if; 
        end if;
    end process;

    l1_write_row_offset_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_2202)) then
                if (((icmp_ln48_reg_13887 = ap_const_lv1_1) and (icmp_ln30_reg_13879 = ap_const_lv1_1))) then 
                    l1_write_row_offset <= grp_fu_3462_p2;
                elsif (((icmp_ln54_reg_13883 = ap_const_lv1_1) and (icmp_ln30_reg_13879 = ap_const_lv1_0))) then 
                    l1_write_row_offset <= select_ln58_fu_3512_p3;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (icmp_ln64_reg_14188 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001))) then
                add_ln104_10_reg_15257 <= add_ln104_10_fu_6923_p2;
                add_ln104_12_reg_15262 <= add_ln104_12_fu_6935_p2;
                add_ln104_15_reg_15267 <= add_ln104_15_fu_6947_p2;
                add_ln104_17_reg_15272 <= add_ln104_17_fu_6963_p2;
                add_ln104_20_reg_15277 <= add_ln104_20_fu_6974_p2;
                add_ln104_21_reg_15282 <= add_ln104_21_fu_6980_p2;
                add_ln104_22_reg_15287 <= add_ln104_22_fu_6986_p2;
                    add_ln104_27_reg_15292(13 downto 1) <= add_ln104_27_fu_6998_p2(13 downto 1);
                add_ln104_2_reg_15252 <= add_ln104_2_fu_6911_p2;
                add_ln104_30_reg_15302 <= add_ln104_30_fu_7004_p2;
                add_ln104_34_reg_15307 <= add_ln104_34_fu_7020_p2;
                add_ln104_35_reg_15312 <= add_ln104_35_fu_7026_p2;
                add_ln90_40_reg_15237 <= add_ln90_40_fu_6588_p2;
                sub_ln90_50_reg_15232 <= sub_ln90_50_fu_6372_p2;
                sub_ln90_58_reg_15242 <= sub_ln90_58_fu_6594_p2;
                sub_ln90_68_reg_15247 <= sub_ln90_68_fu_6812_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (icmp_ln64_reg_14188 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001))) then
                add_ln104_1_reg_15399 <= add_ln104_1_fu_7298_p2;
                select_ln111_2_reg_15405 <= select_ln111_2_fu_7312_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (icmp_ln64_reg_14188 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001))) then
                add_ln104_25_reg_15328 <= add_ln104_25_fu_7101_p2;
                add_ln104_32_reg_15333 <= add_ln104_32_fu_7116_p2;
                add_ln104_3_reg_15322 <= add_ln104_3_fu_7095_p2;
                add_ln104_7_reg_15338 <= add_ln104_7_fu_7134_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (icmp_ln64_reg_14188 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001))) then
                add_ln104_29_reg_15297 <= grp_fu_13688_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (icmp_ln64_reg_14188 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001))) then
                add_ln104_4_reg_15317 <= grp_fu_13712_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (icmp_ln64_reg_14188 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001))) then
                add_ln104_5_reg_15357 <= add_ln104_5_fu_7170_p2;
                add_ln104_8_reg_15352 <= add_ln104_8_fu_7153_p2;
                select_ln111_1_reg_15363 <= select_ln111_1_fu_7185_p3;
                select_ln111_3_reg_15368 <= select_ln111_3_fu_7201_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln147_reg_15619) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage24) and (ap_const_boolean_0 = ap_block_pp0_stage24_11001))) then
                add_ln168_11_reg_16870 <= add_ln168_11_fu_9047_p2;
                add_ln168_12_reg_16875 <= add_ln168_12_fu_9053_p2;
                add_ln178_110_reg_16943 <= add_ln178_110_fu_9404_p2;
                add_ln178_121_reg_16948 <= add_ln178_121_fu_9410_p2;
                add_ln178_12_reg_16918 <= add_ln178_12_fu_9286_p2;
                add_ln178_42_reg_16923 <= add_ln178_42_fu_9318_p2;
                add_ln178_58_reg_16928 <= add_ln178_58_fu_9334_p2;
                add_ln178_76_reg_16933 <= add_ln178_76_fu_9366_p2;
                add_ln178_91_reg_16938 <= add_ln178_91_fu_9372_p2;
                mul_ln168_28_reg_16885 <= mul_ln168_28_fu_13785_p2;
                mul_ln168_29_reg_16890 <= mul_ln168_29_fu_13791_p2;
                select_ln149_12_reg_16895 <= select_ln149_12_fu_9220_p3;
                select_ln149_13_reg_16907 <= select_ln149_13_fu_9249_p3;
                select_ln168_12_reg_16828 <= select_ln168_12_fu_8378_p3;
                select_ln168_56_reg_16860 <= select_ln168_56_fu_8750_p3;
                    select_ln168_73_reg_16865(12 downto 1) <= select_ln168_73_fu_8975_p3(12 downto 1);
                select_ln168_89_reg_16880 <= select_ln168_89_fu_9122_p3;
                    shl_ln168_16_reg_16855(9 downto 2) <= shl_ln168_16_fu_8635_p3(9 downto 2);
                    sub_ln168_8_reg_16833(12 downto 1) <= sub_ln168_8_fu_8405_p2(12 downto 1);
                    zext_ln168_38_reg_16843(10 downto 3) <= zext_ln168_38_fu_8465_p1(10 downto 3);
                    zext_ln168_62_reg_16849(10 downto 3) <= zext_ln168_62_fu_8625_p1(10 downto 3);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln147_reg_15619) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage25) and (ap_const_boolean_0 = ap_block_pp0_stage25_11001))) then
                add_ln168_14_reg_16958 <= add_ln168_14_fu_9445_p2;
                add_ln178_125_reg_17017 <= add_ln178_125_fu_9577_p2;
                add_ln178_59_reg_17007 <= add_ln178_59_fu_9547_p2;
                add_ln178_93_reg_17012 <= add_ln178_93_fu_9571_p2;
                mul_ln168_31_reg_16971 <= mul_ln168_31_fu_13796_p2;
                mul_ln168_32_reg_16983 <= mul_ln168_32_fu_13802_p2;
                select_ln149_14_reg_16988 <= select_ln149_14_fu_9502_p3;
                select_ln149_17_reg_16998 <= select_ln149_17_fu_9531_p3;
                    zext_ln168_135_reg_16963(7 downto 0) <= zext_ln168_135_fu_9460_p1(7 downto 0);
                    zext_ln168_143_reg_16976(7 downto 0) <= zext_ln168_143_fu_9470_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln147_1_reg_15440 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln147_reg_15619) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                add_ln168_17_reg_17358 <= add_ln168_17_fu_11767_p2;
                    sub_ln168_75_reg_17343(12 downto 1) <= sub_ln168_75_fu_11646_p2(12 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln147_reg_15619) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                add_ln178_101_reg_17468 <= add_ln178_101_fu_12643_p2;
                add_ln178_111_reg_17473 <= add_ln178_111_fu_12678_p2;
                add_ln178_115_reg_17478 <= add_ln178_115_fu_12684_p2;
                add_ln178_116_reg_17483 <= add_ln178_116_fu_12690_p2;
                add_ln178_120_reg_17488 <= add_ln178_120_fu_12700_p2;
                add_ln178_132_reg_17493 <= add_ln178_132_fu_12719_p2;
                add_ln178_135_reg_17498 <= add_ln178_135_fu_12731_p2;
                add_ln178_14_reg_17393 <= add_ln178_14_fu_12418_p2;
                add_ln178_20_reg_17398 <= add_ln178_20_fu_12424_p2;
                add_ln178_29_reg_17403 <= add_ln178_29_fu_12446_p2;
                add_ln178_31_reg_17408 <= add_ln178_31_fu_12462_p2;
                add_ln178_32_reg_17413 <= add_ln178_32_fu_12468_p2;
                add_ln178_36_reg_17418 <= add_ln178_36_fu_12478_p2;
                add_ln178_47_reg_17423 <= add_ln178_47_fu_12490_p2;
                add_ln178_48_reg_17428 <= add_ln178_48_fu_12496_p2;
                add_ln178_49_reg_17433 <= add_ln178_49_fu_12502_p2;
                add_ln178_54_reg_17438 <= add_ln178_54_fu_12508_p2;
                add_ln178_65_reg_17443 <= add_ln178_65_fu_12514_p2;
                add_ln178_67_reg_17448 <= add_ln178_67_fu_12526_p2;
                add_ln178_77_reg_17453 <= add_ln178_77_fu_12561_p2;
                add_ln178_85_reg_17458 <= add_ln178_85_fu_12596_p2;
                add_ln178_94_reg_17463 <= add_ln178_94_fu_12631_p2;
                mul_ln168_24_reg_17323 <= mul_ln168_24_fu_13851_p2;
                mul_ln168_26_reg_17328 <= mul_ln168_26_fu_13857_p2;
                select_ln168_100_reg_17338 <= select_ln168_100_fu_11595_p3;
                sext_ln168_72_reg_17313 <= sext_ln168_72_fu_11149_p1;
                    shl_ln168_47_reg_17353(8 downto 1) <= shl_ln168_47_fu_11741_p3(8 downto 1);
                    shl_ln168_55_reg_17388(8 downto 1) <= shl_ln168_55_fu_12317_p3(8 downto 1);
                    sub_ln168_47_reg_17318(12 downto 1) <= sub_ln168_47_fu_11203_p2(12 downto 1);
                sub_ln168_69_reg_17333 <= sub_ln168_69_fu_11538_p2;
                sub_ln168_98_reg_17378 <= sub_ln168_98_fu_12147_p2;
                    sub_ln168_99_reg_17383(11 downto 3) <= sub_ln168_99_fu_12157_p2(11 downto 3);
                    zext_ln168_163_reg_17368(7 downto 0) <= zext_ln168_163_fu_11900_p1(7 downto 0);
                    zext_ln168_175_reg_17373(7 downto 0) <= zext_ln168_175_fu_12109_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln147_reg_15619) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                add_ln178_114_reg_17303 <= add_ln178_114_fu_11085_p2;
                add_ln178_131_reg_17308 <= add_ln178_131_fu_11101_p2;
                add_ln178_19_reg_17268 <= add_ln178_19_fu_10943_p2;
                add_ln178_28_reg_17273 <= add_ln178_28_fu_10955_p2;
                add_ln178_44_reg_17278 <= add_ln178_44_fu_10961_p2;
                add_ln178_46_reg_17283 <= add_ln178_46_fu_10973_p2;
                add_ln178_64_reg_17288 <= add_ln178_64_fu_10995_p2;
                add_ln178_81_reg_17293 <= add_ln178_81_fu_11027_p2;
                add_ln178_98_reg_17298 <= add_ln178_98_fu_11059_p2;
                mul_ln168_13_reg_17176 <= mul_ln168_13_fu_13840_p2;
                mul_ln168_14_reg_17186 <= mul_ln168_14_fu_13845_p2;
                select_ln149_10_reg_17209 <= select_ln149_10_fu_10798_p3;
                select_ln149_15_reg_17240 <= select_ln149_15_fu_10862_p3;
                select_ln149_16_reg_17257 <= select_ln149_16_fu_10910_p3;
                    select_ln168_48_reg_17181(1) <= select_ln168_48_fu_10589_p3(1);
                    shl_ln168_26_reg_17198(8 downto 1) <= shl_ln168_26_fu_10721_p3(8 downto 1);
                    shl_ln168_52_reg_17251(8 downto 1) <= shl_ln168_52_fu_10869_p3(8 downto 1);
                    sub_ln168_21_reg_17171(11 downto 1) <= sub_ln168_21_fu_10300_p2(11 downto 1);
                    sub_ln168_48_reg_17203(11 downto 1) <= sub_ln168_48_fu_10732_p2(11 downto 1);
                sub_ln168_81_reg_17235 <= sub_ln168_81_fu_10835_p2;
                    zext_ln168_111_reg_17219(7 downto 0) <= zext_ln168_111_fu_10805_p1(7 downto 0);
                    zext_ln168_2_reg_17161(7 downto 0) <= zext_ln168_2_fu_9922_p1(7 downto 0);
                    zext_ln168_50_reg_17166(8 downto 1) <= zext_ln168_50_fu_10296_p1(8 downto 1);
                    zext_ln168_95_reg_17191(10 downto 3) <= zext_ln168_95_fu_10717_p1(10 downto 3);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln147_reg_15619) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then
                add_ln178_11_reg_17529 <= add_ln178_11_fu_12888_p2;
                add_ln178_136_reg_17541 <= add_ln178_136_fu_12941_p2;
                add_ln178_13_reg_17535 <= add_ln178_13_fu_12924_p2;
                add_ln178_22_reg_17508 <= add_ln178_22_fu_12798_p2;
                add_ln178_51_reg_17513 <= add_ln178_51_fu_12816_p2;
                add_ln178_69_reg_17518 <= add_ln178_69_fu_12834_p2;
                add_ln178_9_reg_17523 <= add_ln178_9_fu_12851_p2;
                mul_ln168_34_reg_17503 <= mul_ln168_34_fu_13862_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln147_reg_15619) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then
                add_ln178_122_reg_17580 <= add_ln178_122_fu_13282_p2;
                add_ln178_5_reg_17574 <= add_ln178_5_fu_13273_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_lv1_1 = and_ln147_reg_15619) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                add_ln178_127_reg_17156 <= add_ln178_127_fu_9916_p2;
                add_ln178_25_reg_17146 <= add_ln178_25_fu_9889_p2;
                add_ln178_62_reg_17151 <= add_ln178_62_fu_9895_p2;
                mul_ln168_10_reg_17121 <= mul_ln168_10_fu_13835_p2;
                mul_ln168_19_reg_17131 <= mul_ln168_19_fu_9832_p2;
                mul_ln168_2_reg_17116 <= mul_ln168_2_fu_13830_p2;
                    shl_ln168_43_reg_17136(8 downto 1) <= shl_ln168_43_fu_9841_p3(8 downto 1);
                    shl_ln168_46_reg_17141(10 downto 3) <= shl_ln168_46_fu_9864_p3(10 downto 3);
                    zext_ln168_93_reg_17126(7 downto 0) <= zext_ln168_93_fu_9829_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln147_reg_15619) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then
                add_ln178_15_reg_17585 <= add_ln178_15_fu_13330_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln147_reg_15619) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then
                add_ln178_1_reg_17546 <= add_ln178_1_fu_13046_p2;
                add_ln178_34_reg_17552 <= add_ln178_34_fu_13064_p2;
                add_ln178_7_reg_17557 <= add_ln178_7_fu_13101_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_1 = and_ln147_reg_15619) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                add_ln178_2_reg_17111 <= add_ln178_2_fu_9741_p2;
                mul_ln168_37_reg_17101 <= mul_ln168_37_fu_13820_p2;
                mul_ln168_39_reg_17106 <= mul_ln168_39_fu_13825_p2;
                select_ln149_6_reg_17067 <= select_ln149_6_fu_9675_p3;
                select_ln149_8_reg_17079 <= select_ln149_8_fu_9704_p3;
                    zext_ln168_92_reg_17089(7 downto 0) <= zext_ln168_92_fu_9711_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln147_reg_15619) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then
                add_ln178_37_reg_17569 <= add_ln178_37_fu_13188_p2;
                add_ln178_3_reg_17563 <= add_ln178_3_fu_13183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage26_11001) and (ap_const_lv1_1 = and_ln147_reg_15619) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage26))) then
                add_ln178_61_reg_17062 <= add_ln178_61_fu_9647_p2;
                mul_ln168_33_reg_17043 <= mul_ln168_33_fu_13808_p2;
                mul_ln168_36_reg_17057 <= mul_ln168_36_fu_13814_p2;
                    shl_ln168_15_reg_17030(8 downto 1) <= shl_ln168_15_fu_9589_p3(8 downto 1);
                    zext_ln168_155_reg_17037(7 downto 0) <= zext_ln168_155_fu_9627_p1(7 downto 0);
                    zext_ln168_188_reg_17048(7 downto 0) <= zext_ln168_188_fu_9637_p1(7 downto 0);
                    zext_ln168_55_reg_17022(7 downto 0) <= zext_ln168_55_fu_9586_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                add_ln38_1_reg_13936 <= add_ln38_1_fu_3676_p2;
                icmp_ln39_reg_13921 <= icmp_ln39_fu_3597_p2;
                p_Result_3_reg_13964 <= tmp_data_V_1_reg_13897(31 downto 24);
                p_Result_4_reg_13986 <= tmp_data_V_1_reg_13897(39 downto 32);
                p_Result_5_reg_14008 <= tmp_data_V_1_reg_13897(47 downto 40);
                p_Result_6_reg_14030 <= tmp_data_V_1_reg_13897(55 downto 48);
                p_Result_7_reg_14052 <= tmp_data_V_1_reg_13897(63 downto 56);
                p_Result_s_reg_13942 <= tmp_data_V_1_reg_13897(23 downto 16);
                select_ln39_reg_13926 <= select_ln39_fu_3608_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then
                add_ln38_4_reg_14115 <= add_ln38_4_fu_3880_p2;
                icmp_ln39_4_reg_14120 <= icmp_ln39_4_fu_3886_p2;
                or_ln39_2_reg_14127 <= or_ln39_2_fu_3901_p2;
                select_ln39_6_reg_14104 <= select_ln39_6_fu_3861_p3;
                trunc_ln37_5_reg_14111 <= trunc_ln37_5_fu_3876_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then
                add_ln38_6_reg_14146 <= add_ln38_6_fu_3962_p2;
                icmp_ln39_5_reg_14136 <= icmp_ln39_5_fu_3944_p2;
                trunc_ln37_6_reg_14132 <= trunc_ln37_6_fu_3934_p1;
                trunc_ln37_7_reg_14142 <= trunc_ln37_7_fu_3958_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (icmp_ln64_reg_14188 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001))) then
                    add_ln90_10_reg_15109(13 downto 1) <= add_ln90_10_fu_5531_p2(13 downto 1);
                    add_ln90_12_reg_15114(13 downto 1) <= add_ln90_12_fu_5547_p2(13 downto 1);
                    add_ln90_15_reg_15147(13 downto 1) <= add_ln90_15_fu_5770_p2(13 downto 1);
                add_ln90_19_reg_15152 <= add_ln90_19_fu_5798_p2;
                add_ln90_25_reg_15167 <= add_ln90_25_fu_5831_p2;
                add_ln90_26_reg_15172 <= add_ln90_26_fu_5851_p2;
                add_ln90_28_reg_15182 <= add_ln90_28_fu_5898_p2;
                add_ln90_30_reg_15187 <= add_ln90_30_fu_5910_p2;
                add_ln90_36_reg_15204 <= add_ln90_36_fu_5976_p2;
                add_ln90_47_reg_15216 <= add_ln90_47_fu_6015_p2;
                add_ln90_7_reg_15083 <= add_ln90_7_fu_5312_p2;
                add_ln90_9_reg_15088 <= add_ln90_9_fu_5376_p2;
                    shl_ln90_36_reg_15126(8 downto 1) <= shl_ln90_36_fu_5626_p3(8 downto 1);
                sub_ln90_27_reg_15098 <= sub_ln90_27_fu_5472_p2;
                    sub_ln90_40_reg_15136(12 downto 1) <= sub_ln90_40_fu_5739_p2(12 downto 1);
                sub_ln90_56_reg_15192 <= sub_ln90_56_fu_5939_p2;
                    sub_ln90_6_reg_15078(11 downto 1) <= sub_ln90_6_fu_5008_p2(11 downto 1);
                tmp_11_reg_15103 <= tmp_11_fu_5492_p8;
                tmp_13_reg_15119 <= tmp_13_fu_5615_p8;
                tmp_16_reg_15141 <= tmp_16_fu_5755_p8;
                tmp_22_reg_15197 <= tmp_22_fu_5945_p8;
                tmp_23_reg_15209 <= tmp_23_fu_5982_p8;
                tmp_25_reg_15221 <= tmp_25_fu_6021_p8;
                tmp_2_reg_15072 <= tmp_2_fu_4937_p8;
                    zext_ln90_47_reg_15093(7 downto 0) <= zext_ln90_47_fu_5382_p1(7 downto 0);
                    zext_ln90_75_reg_15131(11 downto 4) <= zext_ln90_75_fu_5646_p1(11 downto 4);
                    zext_ln90_95_reg_15162(10 downto 3) <= zext_ln90_95_fu_5817_p1(10 downto 3);
                    zext_ln90_99_reg_15177(7 downto 0) <= zext_ln90_99_fu_5860_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (icmp_ln64_reg_14188 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001))) then
                add_ln90_14_reg_15003 <= add_ln90_14_fu_4689_p2;
                    add_ln90_45_reg_15067(12 downto 1) <= add_ln90_45_fu_4851_p2(12 downto 1);
                    sext_ln90_76_reg_15062(12 downto 3) <= sext_ln90_76_fu_4829_p1(12 downto 3);
                    shl_ln90_11_reg_14960(9 downto 2) <= shl_ln90_11_fu_4556_p3(9 downto 2);
                    shl_ln90_25_reg_14987(10 downto 3) <= shl_ln90_25_fu_4634_p3(10 downto 3);
                    shl_ln90_34_reg_14998(9 downto 2) <= shl_ln90_34_fu_4667_p3(9 downto 2);
                tmp_12_reg_14992 <= tmp_12_fu_4652_p8;
                tmp_14_reg_15008 <= tmp_14_fu_4695_p8;
                tmp_15_reg_15015 <= tmp_15_fu_4740_p8;
                tmp_17_reg_15023 <= tmp_17_fu_4751_p8;
                tmp_18_reg_15041 <= tmp_18_fu_4766_p8;
                tmp_1_reg_14945 <= tmp_1_fu_4518_p8;
                tmp_21_reg_15048 <= tmp_21_fu_4777_p8;
                tmp_24_reg_15055 <= tmp_24_fu_4800_p8;
                tmp_4_reg_14953 <= tmp_4_fu_4541_p8;
                tmp_7_reg_14965 <= tmp_7_fu_4608_p8;
                tmp_9_reg_14981 <= tmp_9_fu_4623_p8;
                    zext_ln90_38_reg_14971(7 downto 0) <= zext_ln90_38_fu_4619_p1(7 downto 0);
                    zext_ln90_93_reg_15031(7 downto 0) <= zext_ln90_93_fu_4762_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (icmp_ln64_reg_14188 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001))) then
                add_ln90_21_reg_15157 <= grp_fu_13671_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (icmp_ln64_reg_14188 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001))) then
                add_ln90_24_reg_15036 <= grp_fu_13663_p3;
                add_ln90_5_reg_14976 <= grp_fu_13655_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (icmp_ln64_reg_14188 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001))) then
                add_ln90_3_reg_14814 <= grp_fu_13647_p3;
                l1_stripes_0_0_load_2_reg_14819 <= l1_stripes_0_0_q0;
                l1_stripes_0_1_load_2_reg_14826 <= l1_stripes_0_1_q0;
                l1_stripes_0_2_load_2_reg_14833 <= l1_stripes_0_2_q0;
                l1_stripes_0_3_load_2_reg_14840 <= l1_stripes_0_3_q0;
                l1_stripes_0_4_load_2_reg_14847 <= l1_stripes_0_4_q0;
                l1_stripes_0_5_load_2_reg_14854 <= l1_stripes_0_5_q0;
                l1_stripes_1_0_load_2_reg_14861 <= l1_stripes_1_0_q0;
                l1_stripes_1_1_load_2_reg_14868 <= l1_stripes_1_1_q0;
                l1_stripes_1_2_load_2_reg_14875 <= l1_stripes_1_2_q0;
                l1_stripes_1_3_load_2_reg_14882 <= l1_stripes_1_3_q0;
                l1_stripes_1_4_load_2_reg_14889 <= l1_stripes_1_4_q0;
                l1_stripes_1_5_load_2_reg_14896 <= l1_stripes_1_5_q0;
                l1_stripes_2_0_load_2_reg_14903 <= l1_stripes_2_0_q0;
                l1_stripes_2_1_load_2_reg_14910 <= l1_stripes_2_1_q0;
                l1_stripes_2_2_load_2_reg_14917 <= l1_stripes_2_2_q0;
                l1_stripes_2_3_load_2_reg_14924 <= l1_stripes_2_3_q0;
                l1_stripes_2_4_load_2_reg_14931 <= l1_stripes_2_4_q0;
                l1_stripes_2_5_load_2_reg_14938 <= l1_stripes_2_5_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001))) then
                and_ln147_reg_15619 <= and_ln147_fu_7367_p2;
                icmp_ln229_reg_15802 <= icmp_ln229_fu_7489_p2;
                trunc_ln147_1_reg_15440 <= trunc_ln147_1_fu_7343_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (icmp_ln64_reg_14188 = ap_const_lv1_0) and (icmp_ln114_reg_14205 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001))) then
                ap_phi_reg_pp0_iter0_l1_read_row_offset_n_1_reg_3195 <= select_ln138_fu_7577_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (icmp_ln64_reg_14188 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19_11001))) then
                ap_phi_reg_pp0_iter0_l1_read_row_offset_n_reg_3285 <= ap_phi_reg_pp0_iter0_l1_read_row_offset_n_1_reg_3195;
                l1_maxes_0 <= ap_phi_reg_pp0_iter0_l1_maxes_0_new_0_reg_3207;
                l1_maxes_1 <= ap_phi_reg_pp0_iter0_l1_maxes_1_new_0_reg_3218;
                l1_maxes_2 <= ap_phi_reg_pp0_iter0_l1_maxes_2_new_0_reg_3229;
                l1_maxes_3 <= ap_phi_reg_pp0_iter0_l1_maxes_3_new_0_reg_3240;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln64_fu_4131_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then
                icmp_ln114_reg_14205 <= icmp_ln114_fu_4147_p2;
                tmp_71_reg_14197 <= l1_iteration_load_reg_13866(1 downto 1);
                trunc_ln68_reg_14192 <= trunc_ln68_fu_4137_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (icmp_ln64_reg_14188 = ap_const_lv1_0) and (icmp_ln114_reg_14205 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001))) then
                icmp_ln123_reg_15393 <= icmp_ln123_fu_7270_p2;
                trunc_ln118_reg_15389 <= trunc_ln118_fu_7228_p1;
                    zext_ln118_reg_15373(15 downto 0) <= zext_ln118_fu_7212_p1(15 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln64_reg_14188 = ap_const_lv1_0) and (icmp_ln114_reg_14205 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then
                icmp_ln134_reg_14402 <= icmp_ln134_fu_4277_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln147_fu_7367_p2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001))) then
                icmp_ln191_reg_15788 <= icmp_ln191_fu_7445_p2;
                tmp_78_reg_15623 <= l2_iteration(2 downto 2);
                    zext_ln157_reg_15631(15 downto 0) <= zext_ln157_fu_7403_p1(15 downto 0);
                    zext_ln168_4_reg_15712(16 downto 0) <= zext_ln168_4_fu_7429_p1(16 downto 0);
                    zext_ln168_reg_15636(15 downto 0) <= zext_ln168_fu_7407_p1(15 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (icmp_ln191_fu_7445_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln147_fu_7367_p2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001))) then
                icmp_ln208_reg_15797 <= icmp_ln208_fu_7463_p2;
                tmp_last_V_reg_15792 <= tmp_last_V_fu_7451_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then
                icmp_ln221_reg_14209 <= icmp_ln221_fu_4157_p2;
                icmp_ln64_reg_14188 <= icmp_ln64_fu_4131_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln30_reg_13879 <= icmp_ln30_fu_3479_p2;
                l1_iteration_load_reg_13866 <= l1_iteration;
                trunc_ln30_reg_13874 <= trunc_ln30_fu_3471_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                icmp_ln39_1_reg_14074 <= icmp_ln39_1_fu_3736_p2;
                icmp_ln39_2_reg_14083 <= icmp_ln39_2_fu_3792_p2;
                select_ln39_4_reg_14088 <= select_ln39_4_fu_3804_p3;
                select_ln39_5_reg_14095 <= select_ln39_5_fu_3812_p3;
                trunc_ln37_4_reg_14100 <= trunc_ln37_4_fu_3820_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then
                icmp_ln39_6_reg_14159 <= icmp_ln39_6_fu_4014_p2;
                icmp_ln39_7_reg_14168 <= icmp_ln39_7_fu_4036_p2;
                or_ln39_6_reg_14173 <= or_ln39_6_fu_4058_p2;
                select_ln39_10_reg_14152 <= select_ln39_10_fu_4007_p3;
                trunc_ln37_8_reg_14164 <= trunc_ln37_8_fu_4026_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln30_fu_3479_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln48_reg_13887 <= icmp_ln48_fu_3491_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (icmp_ln30_fu_3479_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln54_reg_13883 <= icmp_ln54_fu_3485_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                l1_channel_idx <= select_ln39_15_fu_4063_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                l1_channel_idx_load_reg_13908 <= l1_channel_idx;
                tmp_data_V_1_reg_13897 <= in_r_TDATA;
                trunc_ln37_1_reg_13917 <= trunc_ln37_1_fu_3582_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                l1_iteration <= select_ln221_fu_4163_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln64_reg_14188 = ap_const_lv1_0) and (icmp_ln114_reg_14205 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                l1_read_col_offset <= select_ln134_fu_4283_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (or_ln221_fu_8008_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_const_boolean_0 = ap_block_pp0_stage20_11001))) then
                l1_read_row_offset <= select_ln221_1_fu_8013_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001))) then
                l1_read_row_offset_l_reg_14407 <= l1_read_row_offset;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (icmp_ln64_reg_14188 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001))) then
                l1_stripes_0_0_load_1_reg_14551 <= l1_stripes_0_0_q1;
                l1_stripes_0_0_load_reg_14425 <= l1_stripes_0_0_q0;
                l1_stripes_0_1_load_1_reg_14558 <= l1_stripes_0_1_q1;
                l1_stripes_0_1_load_reg_14432 <= l1_stripes_0_1_q0;
                l1_stripes_0_2_load_1_reg_14565 <= l1_stripes_0_2_q1;
                l1_stripes_0_2_load_reg_14439 <= l1_stripes_0_2_q0;
                l1_stripes_0_3_load_1_reg_14572 <= l1_stripes_0_3_q1;
                l1_stripes_0_3_load_reg_14446 <= l1_stripes_0_3_q0;
                l1_stripes_0_4_load_1_reg_14579 <= l1_stripes_0_4_q1;
                l1_stripes_0_4_load_reg_14453 <= l1_stripes_0_4_q0;
                l1_stripes_0_5_load_1_reg_14586 <= l1_stripes_0_5_q1;
                l1_stripes_0_5_load_reg_14460 <= l1_stripes_0_5_q0;
                l1_stripes_1_0_load_1_reg_14593 <= l1_stripes_1_0_q1;
                l1_stripes_1_0_load_reg_14467 <= l1_stripes_1_0_q0;
                l1_stripes_1_1_load_1_reg_14600 <= l1_stripes_1_1_q1;
                l1_stripes_1_1_load_reg_14474 <= l1_stripes_1_1_q0;
                l1_stripes_1_2_load_1_reg_14607 <= l1_stripes_1_2_q1;
                l1_stripes_1_2_load_reg_14481 <= l1_stripes_1_2_q0;
                l1_stripes_1_3_load_1_reg_14614 <= l1_stripes_1_3_q1;
                l1_stripes_1_3_load_reg_14488 <= l1_stripes_1_3_q0;
                l1_stripes_1_4_load_1_reg_14621 <= l1_stripes_1_4_q1;
                l1_stripes_1_4_load_reg_14495 <= l1_stripes_1_4_q0;
                l1_stripes_1_5_load_1_reg_14628 <= l1_stripes_1_5_q1;
                l1_stripes_1_5_load_reg_14502 <= l1_stripes_1_5_q0;
                l1_stripes_2_0_load_1_reg_14635 <= l1_stripes_2_0_q1;
                l1_stripes_2_0_load_reg_14509 <= l1_stripes_2_0_q0;
                l1_stripes_2_1_load_1_reg_14642 <= l1_stripes_2_1_q1;
                l1_stripes_2_1_load_reg_14516 <= l1_stripes_2_1_q0;
                l1_stripes_2_2_load_1_reg_14649 <= l1_stripes_2_2_q1;
                l1_stripes_2_2_load_reg_14523 <= l1_stripes_2_2_q0;
                l1_stripes_2_3_load_1_reg_14656 <= l1_stripes_2_3_q1;
                l1_stripes_2_3_load_reg_14530 <= l1_stripes_2_3_q0;
                l1_stripes_2_4_load_1_reg_14663 <= l1_stripes_2_4_q1;
                l1_stripes_2_4_load_reg_14537 <= l1_stripes_2_4_q0;
                l1_stripes_2_5_load_1_reg_14670 <= l1_stripes_2_5_q1;
                l1_stripes_2_5_load_reg_14544 <= l1_stripes_2_5_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_phi_mux_l1_write_col_offset_1_phi_fu_3153_p8 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then
                l1_write_col_offset <= ap_phi_reg_pp0_iter0_l1_write_col_offset_2_reg_3166;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                l1_write_col_offset_s_reg_13891 <= l1_write_col_offset;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001))) then
                l2_iteration <= select_ln229_fu_7495_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln147_reg_15619) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                l2_kernel_sums_0 <= select_ln182_fu_13107_p3;
                l2_kernel_sums_3 <= select_ln182_3_fu_13114_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln147_reg_15619) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                l2_kernel_sums_1 <= select_ln182_1_fu_13194_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln147_reg_15619) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                l2_kernel_sums_2 <= select_ln182_2_fu_13288_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln147_reg_15619) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                l2_kernel_sums_4 <= select_ln182_4_fu_12947_p3;
                l2_kernel_sums_5 <= select_ln182_5_fu_12954_p3;
                l2_kernel_sums_6 <= select_ln182_6_fu_12961_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln147_reg_15619) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then
                l2_kernel_sums_7 <= select_ln182_7_fu_13336_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln147_reg_15619) and (ap_phi_mux_l2_maxes_0_flag_1_phi_fu_3343_p4 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                l2_maxes_0 <= ap_phi_mux_l2_maxes_0_new_1_phi_fu_3354_p4;
                l2_maxes_1 <= ap_phi_mux_l2_maxes_1_new_1_phi_fu_3365_p4;
                l2_maxes_2 <= ap_phi_mux_l2_maxes_2_new_1_phi_fu_3376_p4;
                l2_maxes_3 <= ap_phi_mux_l2_maxes_3_new_1_phi_fu_3387_p4;
                l2_maxes_4 <= ap_phi_mux_l2_maxes_4_new_1_phi_fu_3398_p4;
                l2_maxes_5 <= ap_phi_mux_l2_maxes_5_new_1_phi_fu_3409_p4;
                l2_maxes_6 <= ap_phi_mux_l2_maxes_6_new_1_phi_fu_3420_p4;
                l2_maxes_7 <= ap_phi_mux_l2_maxes_7_new_1_phi_fu_3431_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (icmp_ln191_fu_7445_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln147_fu_7367_p2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001))) then
                l2_read_col_offset <= select_ln208_fu_7469_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce) and (or_ln229_fu_13629_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                l2_read_row_offset <= select_ln229_1_fu_13634_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001))) then
                l2_read_row_offset_l_reg_15823 <= l2_read_row_offset;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (icmp_ln64_reg_14188 = ap_const_lv1_0) and (icmp_ln114_reg_14205 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001))) then
                l2_stripes_0_0_addr_reg_15410 <= zext_ln118_reg_15373(9 - 1 downto 0);
                l2_stripes_0_1_addr_reg_15415 <= zext_ln118_reg_15373(9 - 1 downto 0);
                l2_stripes_0_2_addr_reg_15420 <= zext_ln118_reg_15373(9 - 1 downto 0);
                l2_stripes_0_3_addr_reg_15425 <= zext_ln118_reg_15373(9 - 1 downto 0);
                l2_stripes_0_4_addr_reg_15430 <= zext_ln118_reg_15373(9 - 1 downto 0);
                l2_stripes_0_5_addr_reg_15435 <= zext_ln118_reg_15373(9 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln147_reg_15619) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_const_boolean_0 = ap_block_pp0_stage20_11001))) then
                l2_stripes_0_0_load_1_reg_16519 <= l2_stripes_0_0_q1;
                l2_stripes_0_0_load_reg_16477 <= l2_stripes_0_0_q0;
                l2_stripes_0_1_load_1_reg_16525 <= l2_stripes_0_1_q1;
                l2_stripes_0_1_load_reg_16484 <= l2_stripes_0_1_q0;
                l2_stripes_0_2_load_1_reg_16531 <= l2_stripes_0_2_q1;
                l2_stripes_0_2_load_reg_16491 <= l2_stripes_0_2_q0;
                l2_stripes_0_3_load_1_reg_16537 <= l2_stripes_0_3_q1;
                l2_stripes_0_3_load_reg_16498 <= l2_stripes_0_3_q0;
                l2_stripes_0_4_load_1_reg_16543 <= l2_stripes_0_4_q1;
                l2_stripes_0_4_load_reg_16505 <= l2_stripes_0_4_q0;
                l2_stripes_0_5_load_1_reg_16549 <= l2_stripes_0_5_q1;
                l2_stripes_0_5_load_reg_16512 <= l2_stripes_0_5_q0;
                l2_stripes_2_0_load_2_reg_16567 <= l2_stripes_2_0_q0;
                l2_stripes_2_1_load_2_reg_16574 <= l2_stripes_2_1_q0;
                l2_stripes_2_2_load_2_reg_16581 <= l2_stripes_2_2_q0;
                l2_stripes_2_3_load_2_reg_16588 <= l2_stripes_2_3_q0;
                l2_stripes_2_4_load_2_reg_16595 <= l2_stripes_2_4_q0;
                l2_stripes_2_5_load_2_reg_16602 <= l2_stripes_2_5_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln147_reg_15619) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21) and (ap_const_boolean_0 = ap_block_pp0_stage21_11001))) then
                l2_stripes_0_0_load_2_reg_16706 <= l2_stripes_0_0_q0;
                l2_stripes_0_1_load_2_reg_16712 <= l2_stripes_0_1_q0;
                l2_stripes_0_2_load_2_reg_16718 <= l2_stripes_0_2_q0;
                l2_stripes_0_3_load_2_reg_16724 <= l2_stripes_0_3_q0;
                l2_stripes_0_4_load_2_reg_16730 <= l2_stripes_0_4_q0;
                l2_stripes_0_5_load_2_reg_16736 <= l2_stripes_0_5_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln147_reg_15619) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001))) then
                l2_stripes_1_0_load_1_reg_16019 <= l2_stripes_1_0_q1;
                l2_stripes_1_0_load_reg_15906 <= l2_stripes_1_0_q0;
                l2_stripes_1_1_load_1_reg_16025 <= l2_stripes_1_1_q1;
                l2_stripes_1_1_load_reg_15912 <= l2_stripes_1_1_q0;
                l2_stripes_1_2_load_1_reg_16031 <= l2_stripes_1_2_q1;
                l2_stripes_1_2_load_reg_15918 <= l2_stripes_1_2_q0;
                l2_stripes_1_3_load_1_reg_16037 <= l2_stripes_1_3_q1;
                l2_stripes_1_3_load_reg_15924 <= l2_stripes_1_3_q0;
                l2_stripes_1_4_load_1_reg_16043 <= l2_stripes_1_4_q1;
                l2_stripes_1_4_load_reg_15930 <= l2_stripes_1_4_q0;
                l2_stripes_1_5_load_1_reg_16049 <= l2_stripes_1_5_q1;
                l2_stripes_1_5_load_reg_15936 <= l2_stripes_1_5_q0;
                l2_stripes_3_0_load_1_reg_15983 <= l2_stripes_3_0_q1;
                l2_stripes_3_0_load_reg_15870 <= l2_stripes_3_0_q0;
                l2_stripes_3_1_load_1_reg_15989 <= l2_stripes_3_1_q1;
                l2_stripes_3_1_load_reg_15876 <= l2_stripes_3_1_q0;
                l2_stripes_3_2_load_1_reg_15995 <= l2_stripes_3_2_q1;
                l2_stripes_3_2_load_reg_15882 <= l2_stripes_3_2_q0;
                l2_stripes_3_3_load_1_reg_16001 <= l2_stripes_3_3_q1;
                l2_stripes_3_3_load_reg_15888 <= l2_stripes_3_3_q0;
                l2_stripes_3_4_load_1_reg_16007 <= l2_stripes_3_4_q1;
                l2_stripes_3_4_load_reg_15894 <= l2_stripes_3_4_q0;
                l2_stripes_3_5_load_1_reg_16013 <= l2_stripes_3_5_q1;
                l2_stripes_3_5_load_reg_15900 <= l2_stripes_3_5_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln147_reg_15619) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19_11001))) then
                l2_stripes_1_0_load_2_reg_16423 <= l2_stripes_1_0_q0;
                l2_stripes_1_1_load_2_reg_16430 <= l2_stripes_1_1_q0;
                l2_stripes_1_2_load_2_reg_16437 <= l2_stripes_1_2_q0;
                l2_stripes_1_3_load_2_reg_16444 <= l2_stripes_1_3_q0;
                l2_stripes_1_4_load_2_reg_16451 <= l2_stripes_1_4_q0;
                l2_stripes_1_5_load_2_reg_16458 <= l2_stripes_1_5_q0;
                l2_stripes_2_0_load_1_reg_16268 <= l2_stripes_2_0_q1;
                l2_stripes_2_0_load_reg_16175 <= l2_stripes_2_0_q0;
                l2_stripes_2_1_load_1_reg_16275 <= l2_stripes_2_1_q1;
                l2_stripes_2_1_load_reg_16182 <= l2_stripes_2_1_q0;
                l2_stripes_2_2_load_1_reg_16282 <= l2_stripes_2_2_q1;
                l2_stripes_2_2_load_reg_16189 <= l2_stripes_2_2_q0;
                l2_stripes_2_3_load_1_reg_16289 <= l2_stripes_2_3_q1;
                l2_stripes_2_3_load_reg_16196 <= l2_stripes_2_3_q0;
                l2_stripes_2_4_load_1_reg_16296 <= l2_stripes_2_4_q1;
                l2_stripes_2_4_load_reg_16203 <= l2_stripes_2_4_q0;
                l2_stripes_2_5_load_1_reg_16303 <= l2_stripes_2_5_q1;
                l2_stripes_2_5_load_reg_16210 <= l2_stripes_2_5_q0;
                l2_stripes_3_0_load_2_reg_16381 <= l2_stripes_3_0_q0;
                l2_stripes_3_1_load_2_reg_16388 <= l2_stripes_3_1_q0;
                l2_stripes_3_2_load_2_reg_16395 <= l2_stripes_3_2_q0;
                l2_stripes_3_3_load_2_reg_16402 <= l2_stripes_3_3_q0;
                l2_stripes_3_4_load_2_reg_16409 <= l2_stripes_3_4_q0;
                l2_stripes_3_5_load_2_reg_16416 <= l2_stripes_3_5_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (icmp_ln64_reg_14188 = ap_const_lv1_0) and (icmp_ln114_reg_14205 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001))) then
                l2_write_col_offset <= select_ln123_fu_7276_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (or_ln221_1_fu_8020_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_const_boolean_0 = ap_block_pp0_stage20_11001))) then
                l2_write_row_offset <= select_ln221_2_fu_8025_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001))) then
                l2_write_row_offset_2_reg_15344 <= l2_write_row_offset;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln147_reg_15619) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage22) and (ap_const_boolean_0 = ap_block_pp0_stage22_11001))) then
                mul_ln168_11_reg_16775 <= mul_ln168_11_fu_13763_p2;
                mul_ln168_21_reg_16780 <= mul_ln168_21_fu_13769_p2;
                select_ln149_11_reg_16785 <= select_ln149_11_fu_8182_p3;
                    zext_ln168_46_reg_16768(7 downto 0) <= zext_ln168_46_fu_8143_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln147_reg_15619) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_const_boolean_0 = ap_block_pp0_stage20_11001))) then
                mul_ln168_15_reg_16644 <= mul_ln168_15_fu_13739_p2;
                mul_ln168_17_reg_16654 <= mul_ln168_17_fu_13745_p2;
                select_ln149_2_reg_16555 <= select_ln149_2_fu_7940_p3;
                select_ln149_9_reg_16659 <= select_ln149_9_fu_7995_p3;
                    zext_ln168_78_reg_16639(7 downto 0) <= zext_ln168_78_fu_7947_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (trunc_ln147_1_reg_15440 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln147_reg_15619) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_const_boolean_0 = ap_block_pp0_stage20_11001))) then
                mul_ln168_16_reg_16649 <= mul_ln168_16_fu_7960_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (trunc_ln147_1_reg_15440 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_1 = and_ln147_reg_15619) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                mul_ln168_18_reg_17096 <= mul_ln168_18_fu_9715_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (trunc_ln147_1_reg_15440 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln147_reg_15619) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21) and (ap_const_boolean_0 = ap_block_pp0_stage21_11001))) then
                mul_ln168_1_reg_16690 <= mul_ln168_1_fu_8077_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln147_reg_15619) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21) and (ap_const_boolean_0 = ap_block_pp0_stage21_11001))) then
                mul_ln168_20_reg_16758 <= mul_ln168_20_fu_13757_p2;
                mul_ln168_6_reg_16701 <= mul_ln168_6_fu_13751_p2;
                select_ln149_4_reg_16742 <= select_ln149_4_fu_8121_p3;
                select_ln149_reg_16676 <= select_ln149_fu_8066_p3;
                    zext_ln168_102_reg_16752(7 downto 0) <= zext_ln168_102_fu_8128_p1(7 downto 0);
                    zext_ln168_1_reg_16684(7 downto 0) <= zext_ln168_1_fu_8073_p1(7 downto 0);
                    zext_ln168_20_reg_16695(7 downto 0) <= zext_ln168_20_fu_8083_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln147_reg_15619) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_0 = ap_block_pp0_stage23_11001))) then
                mul_ln168_22_reg_16812 <= mul_ln168_22_fu_13774_p2;
                mul_ln168_27_reg_16823 <= mul_ln168_27_fu_13779_p2;
                select_ln149_5_reg_16801 <= select_ln149_5_fu_8216_p3;
                    zext_ln168_123_reg_16817(7 downto 0) <= zext_ln168_123_fu_8230_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln147_reg_15619) and (trunc_ln147_1_reg_15440 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                mul_ln168_23_reg_17230 <= mul_ln168_23_fu_10809_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln147_reg_15619) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19_11001))) then
                mul_ln168_3_reg_16257 <= mul_ln168_3_fu_13727_p2;
                mul_ln168_4_reg_16262 <= mul_ln168_4_fu_7867_p2;
                mul_ln168_8_reg_16346 <= mul_ln168_8_fu_13733_p2;
                select_ln149_7_reg_16465 <= select_ln149_7_fu_7905_p3;
                    zext_ln168_10_reg_16247(7 downto 0) <= zext_ln168_10_fu_7854_p1(7 downto 0);
                    zext_ln168_11_reg_16252(7 downto 0) <= zext_ln168_11_fu_7857_p1(7 downto 0);
                    zext_ln168_32_reg_16340(7 downto 0) <= zext_ln168_32_fu_7873_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln147_reg_15619) and (trunc_ln147_1_reg_15440 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_0 = ap_block_pp0_stage23_11001))) then
                mul_ln168_5_reg_16796 <= mul_ln168_5_fu_8189_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln147_reg_15619) and (trunc_ln147_1_reg_15440 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage24) and (ap_const_boolean_0 = ap_block_pp0_stage24_11001))) then
                mul_ln168_7_reg_16838 <= mul_ln168_7_fu_8411_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (trunc_ln147_1_reg_15440 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln147_reg_15619) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage25) and (ap_const_boolean_0 = ap_block_pp0_stage25_11001))) then
                mul_ln168_9_reg_16953 <= mul_ln168_9_fu_9422_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (trunc_ln147_1_reg_15440 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln147_reg_15619) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage22) and (ap_const_boolean_0 = ap_block_pp0_stage22_11001))) then
                mul_ln168_reg_16763 <= mul_ln168_fu_8138_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln147_reg_15619) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001))) then
                select_ln149_1_reg_15942 <= select_ln149_1_fu_7667_p3;
                select_ln149_3_reg_16055 <= select_ln149_3_fu_7710_p3;
                select_ln158_1_reg_16143 <= select_ln158_1_fu_7775_p3;
                select_ln158_2_reg_16159 <= select_ln158_2_fu_7822_p3;
                select_ln158_reg_15828 <= select_ln158_fu_7623_p3;
                    zext_ln168_7_reg_16067(16 downto 0) <= zext_ln168_7_fu_7722_p1(16 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then
                select_ln39_12_reg_14178 <= select_ln39_12_fu_4103_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (icmp_ln64_reg_14188 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001))) then
                select_ln78_1_reg_14767 <= select_ln78_1_fu_4407_p3;
                select_ln78_2_reg_14780 <= select_ln78_2_fu_4454_p3;
                select_ln78_reg_14412 <= select_ln78_fu_4335_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln147_reg_15619) and (trunc_ln147_1_reg_15440 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                sub_ln168_126_reg_17348 <= sub_ln168_126_fu_11652_p2;
                sub_ln168_127_reg_17363 <= sub_ln168_127_fu_11784_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (icmp_ln64_reg_14188 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001))) then
                tmp_3_reg_14793 <= tmp_3_fu_4462_p8;
                tmp_6_reg_14805 <= tmp_6_fu_4503_p8;
                    zext_ln90_16_reg_14800(11 downto 4) <= zext_ln90_16_fu_4481_p1(11 downto 4);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln64_reg_14188 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then
                    zext_ln77_reg_14217(15 downto 0) <= zext_ln77_fu_4217_p1(15 downto 0);
            end if;
        end if;
    end process;
    zext_ln77_reg_14217(16) <= '0';
    zext_ln90_16_reg_14800(3 downto 0) <= "0000";
    zext_ln90_16_reg_14800(12) <= '0';
    shl_ln90_11_reg_14960(1 downto 0) <= "00";
    zext_ln90_38_reg_14971(12 downto 8) <= "00000";
    shl_ln90_25_reg_14987(2 downto 0) <= "000";
    shl_ln90_34_reg_14998(1 downto 0) <= "00";
    zext_ln90_93_reg_15031(12 downto 8) <= "00000";
    sext_ln90_76_reg_15062(2 downto 0) <= "000";
    add_ln90_45_reg_15067(0) <= '0';
    sub_ln90_6_reg_15078(0) <= '0';
    zext_ln90_47_reg_15093(12 downto 8) <= "00000";
    add_ln90_10_reg_15109(0) <= '0';
    add_ln90_12_reg_15114(0) <= '0';
    shl_ln90_36_reg_15126(0) <= '0';
    zext_ln90_75_reg_15131(3 downto 0) <= "0000";
    zext_ln90_75_reg_15131(12) <= '0';
    sub_ln90_40_reg_15136(0) <= '0';
    add_ln90_15_reg_15147(0) <= '0';
    zext_ln90_95_reg_15162(2 downto 0) <= "000";
    zext_ln90_95_reg_15162(11) <= '0';
    zext_ln90_99_reg_15177(12 downto 8) <= "00000";
    add_ln104_27_reg_15292(0) <= '0';
    zext_ln118_reg_15373(63 downto 16) <= "000000000000000000000000000000000000000000000000";
    zext_ln157_reg_15631(16) <= '0';
    zext_ln168_reg_15636(63 downto 16) <= "000000000000000000000000000000000000000000000000";
    zext_ln168_4_reg_15712(63 downto 17) <= "00000000000000000000000000000000000000000000000";
    zext_ln168_7_reg_16067(63 downto 17) <= "00000000000000000000000000000000000000000000000";
    zext_ln168_10_reg_16247(12 downto 8) <= "00000";
    zext_ln168_11_reg_16252(11 downto 8) <= "0000";
    zext_ln168_32_reg_16340(11 downto 8) <= "0000";
    zext_ln168_78_reg_16639(12 downto 8) <= "00000";
    zext_ln168_1_reg_16684(12 downto 8) <= "00000";
    zext_ln168_20_reg_16695(12 downto 8) <= "00000";
    zext_ln168_102_reg_16752(12 downto 8) <= "00000";
    zext_ln168_46_reg_16768(12 downto 8) <= "00000";
    zext_ln168_123_reg_16817(12 downto 8) <= "00000";
    sub_ln168_8_reg_16833(0) <= '0';
    zext_ln168_38_reg_16843(2 downto 0) <= "000";
    zext_ln168_38_reg_16843(11) <= '0';
    zext_ln168_62_reg_16849(2 downto 0) <= "000";
    zext_ln168_62_reg_16849(11) <= '0';
    shl_ln168_16_reg_16855(1 downto 0) <= "00";
    select_ln168_73_reg_16865(0) <= '0';
    zext_ln168_135_reg_16963(12 downto 8) <= "00000";
    zext_ln168_143_reg_16976(12 downto 8) <= "00000";
    zext_ln168_55_reg_17022(12 downto 8) <= "00000";
    shl_ln168_15_reg_17030(0) <= '0';
    zext_ln168_155_reg_17037(12 downto 8) <= "00000";
    zext_ln168_188_reg_17048(12 downto 8) <= "00000";
    zext_ln168_92_reg_17089(11 downto 8) <= "0000";
    zext_ln168_93_reg_17126(12 downto 8) <= "00000";
    shl_ln168_43_reg_17136(0) <= '0';
    shl_ln168_46_reg_17141(2 downto 0) <= "000";
    zext_ln168_2_reg_17161(11 downto 8) <= "0000";
    zext_ln168_50_reg_17166(0) <= '0';
    zext_ln168_50_reg_17166(11 downto 9) <= "000";
    sub_ln168_21_reg_17171(0) <= '0';
    select_ln168_48_reg_17181(0) <= '1';
    select_ln168_48_reg_17181(12 downto 2) <= "11111111100";
    zext_ln168_95_reg_17191(2 downto 0) <= "000";
    zext_ln168_95_reg_17191(11) <= '0';
    shl_ln168_26_reg_17198(0) <= '0';
    sub_ln168_48_reg_17203(0) <= '0';
    zext_ln168_111_reg_17219(11 downto 8) <= "0000";
    shl_ln168_52_reg_17251(0) <= '0';
    sub_ln168_47_reg_17318(0) <= '0';
    sub_ln168_75_reg_17343(0) <= '0';
    shl_ln168_47_reg_17353(0) <= '0';
    zext_ln168_163_reg_17368(12 downto 8) <= "00000";
    zext_ln168_175_reg_17373(12 downto 8) <= "00000";
    sub_ln168_99_reg_17383(2 downto 0) <= "000";
    shl_ln168_55_reg_17388(0) <= '0';

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_block_pp0_stage9_subdone, ap_block_pp0_stage26_subdone, ap_block_pp0_stage0_subdone, ap_idle_pp0_1to1, ap_block_pp0_stage1_subdone, ap_block_pp0_stage2_subdone, ap_block_pp0_stage3_subdone, ap_block_pp0_stage4_subdone, ap_block_pp0_stage5_subdone, ap_block_pp0_stage6_subdone, ap_block_pp0_stage7_subdone, ap_block_pp0_stage8_subdone, ap_reset_idle_pp0, ap_block_pp0_stage10_subdone, ap_block_pp0_stage11_subdone, ap_block_pp0_stage12_subdone, ap_block_pp0_stage13_subdone, ap_block_pp0_stage14_subdone, ap_block_pp0_stage15_subdone, ap_block_pp0_stage16_subdone, ap_block_pp0_stage17_subdone, ap_block_pp0_stage18_subdone, ap_block_pp0_stage19_subdone, ap_block_pp0_stage20_subdone, ap_block_pp0_stage21_subdone, ap_block_pp0_stage22_subdone, ap_block_pp0_stage23_subdone, ap_block_pp0_stage24_subdone, ap_block_pp0_stage25_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0_1to1 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when ap_ST_fsm_pp0_stage4 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                end if;
            when ap_ST_fsm_pp0_stage5 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                end if;
            when ap_ST_fsm_pp0_stage6 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                end if;
            when ap_ST_fsm_pp0_stage7 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage7_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage8;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                end if;
            when ap_ST_fsm_pp0_stage8 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage8_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage9;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage8;
                end if;
            when ap_ST_fsm_pp0_stage9 => 
                if (((ap_const_boolean_0 = ap_block_pp0_stage9_subdone) and (ap_reset_idle_pp0 = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage10;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage9_subdone) and (ap_reset_idle_pp0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage9;
                end if;
            when ap_ST_fsm_pp0_stage10 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage10_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage11;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage10;
                end if;
            when ap_ST_fsm_pp0_stage11 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage11_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage12;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage11;
                end if;
            when ap_ST_fsm_pp0_stage12 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage12_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage13;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage12;
                end if;
            when ap_ST_fsm_pp0_stage13 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage13_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage14;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage13;
                end if;
            when ap_ST_fsm_pp0_stage14 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage14_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage15;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage14;
                end if;
            when ap_ST_fsm_pp0_stage15 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage15_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage16;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage15;
                end if;
            when ap_ST_fsm_pp0_stage16 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage16_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage17;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage16;
                end if;
            when ap_ST_fsm_pp0_stage17 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage17_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage18;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage17;
                end if;
            when ap_ST_fsm_pp0_stage18 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage18_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage19;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage18;
                end if;
            when ap_ST_fsm_pp0_stage19 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage19_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage20;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage19;
                end if;
            when ap_ST_fsm_pp0_stage20 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage20_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage21;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage20;
                end if;
            when ap_ST_fsm_pp0_stage21 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage21_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage22;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage21;
                end if;
            when ap_ST_fsm_pp0_stage22 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage22_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage23;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage22;
                end if;
            when ap_ST_fsm_pp0_stage23 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage23_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage24;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage23;
                end if;
            when ap_ST_fsm_pp0_stage24 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage24_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage25;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage24;
                end if;
            when ap_ST_fsm_pp0_stage25 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage25_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage26;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage25;
                end if;
            when ap_ST_fsm_pp0_stage26 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage26_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage26;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln104_10_fu_6923_p2 <= std_logic_vector(signed(sext_ln90_83_fu_6796_p1) + signed(add_ln104_9_fu_6917_p2));
    add_ln104_11_fu_6929_p2 <= std_logic_vector(unsigned(zext_ln90_108_fu_6439_p1) + unsigned(sext_ln90_75_fu_6662_p1));
    add_ln104_12_fu_6935_p2 <= std_logic_vector(signed(sext_ln90_85_fu_6859_p1) + signed(add_ln104_11_fu_6929_p2));
    add_ln104_13_fu_7293_p2 <= std_logic_vector(unsigned(add_ln104_10_reg_15257) + unsigned(sext_ln104_3_fu_7290_p1));
    add_ln104_14_fu_6941_p2 <= std_logic_vector(signed(sext_ln90_64_fu_6469_p1) + signed(sub_ln90_36_fu_6177_p2));
    add_ln104_15_fu_6947_p2 <= std_logic_vector(signed(sext_ln90_50_fu_6309_p1) + signed(add_ln104_14_fu_6941_p2));
    add_ln104_16_fu_6953_p2 <= std_logic_vector(unsigned(zext_ln90_141_fu_6808_p1) + unsigned(sext_ln90_74_fu_6632_p1));
    add_ln104_17_fu_6963_p2 <= std_logic_vector(signed(sext_ln90_81_fu_6734_p1) + signed(sext_ln104_5_fu_6959_p1));
    add_ln104_18_fu_7068_p2 <= std_logic_vector(signed(sext_ln104_4_fu_7062_p1) + signed(sext_ln104_6_fu_7065_p1));
    add_ln104_19_fu_6969_p2 <= std_logic_vector(signed(sext_ln90_44_fu_6243_p1) + signed(sub_ln90_27_reg_15098));
    add_ln104_1_fu_7298_p2 <= std_logic_vector(unsigned(add_ln104_8_reg_15352) + unsigned(add_ln104_13_fu_7293_p2));
    add_ln104_20_fu_6974_p2 <= std_logic_vector(signed(sext_ln90_36_fu_6158_p1) + signed(add_ln104_19_fu_6969_p2));
    add_ln104_21_fu_6980_p2 <= std_logic_vector(unsigned(sub_ln90_52_fu_6400_p2) + unsigned(zext_ln90_119_fu_6534_p1));
    add_ln104_22_fu_6986_p2 <= std_logic_vector(unsigned(sub_ln90_61_fu_6677_p2) + unsigned(sext_ln90_86_fu_6881_p1));
    add_ln104_23_fu_7083_p2 <= std_logic_vector(signed(sext_ln104_8_fu_7077_p1) + signed(sext_ln104_9_fu_7080_p1));
    add_ln104_24_fu_7089_p2 <= std_logic_vector(signed(sext_ln104_7_fu_7074_p1) + signed(add_ln104_23_fu_7083_p2));
    add_ln104_25_fu_7101_p2 <= std_logic_vector(signed(sext_ln90_84_fu_7059_p1) + signed(sub_ln90_66_fu_7053_p2));
    add_ln104_26_fu_6992_p2 <= std_logic_vector(signed(sext_ln90_41_fu_6183_p1) + signed(sext_ln90_6_fu_6064_p1));
    add_ln104_27_fu_6998_p2 <= std_logic_vector(unsigned(zext_ln90_37_fu_6074_p1) + unsigned(add_ln104_26_fu_6992_p2));
    add_ln104_28_fu_7162_p2 <= std_logic_vector(unsigned(add_ln104_25_reg_15328) + unsigned(sext_ln104_10_fu_7159_p1));
    add_ln104_2_fu_6911_p2 <= std_logic_vector(unsigned(sub_ln90_28_fu_6093_p2) + unsigned(sext_ln104_fu_6908_p1));
    add_ln104_30_fu_7004_p2 <= std_logic_vector(unsigned(sub_ln90_63_fu_6682_p2) + unsigned(sub_ln90_70_fu_6897_p2));
    add_ln104_32_fu_7116_p2 <= std_logic_vector(signed(sext_ln104_11_fu_7107_p1) + signed(sext_ln104_13_fu_7113_p1));
    add_ln104_33_fu_7010_p2 <= std_logic_vector(signed(sext_ln90_82_fu_6755_p1) + signed(sext_ln90_74_fu_6632_p1));
    add_ln104_34_fu_7020_p2 <= std_logic_vector(unsigned(sub_ln90_54_fu_6491_p2) + unsigned(sext_ln104_15_fu_7016_p1));
    add_ln104_35_fu_7026_p2 <= std_logic_vector(unsigned(zext_ln90_138_fu_6770_p1) + unsigned(sub_ln90_71_fu_6903_p2));
    add_ln104_36_fu_7128_p2 <= std_logic_vector(signed(sext_ln90_73_fu_7047_p1) + signed(sext_ln104_17_fu_7125_p1));
    add_ln104_3_fu_7095_p2 <= std_logic_vector(unsigned(add_ln104_18_fu_7068_p2) + unsigned(add_ln104_24_fu_7089_p2));
    add_ln104_5_fu_7170_p2 <= std_logic_vector(unsigned(add_ln104_28_fu_7162_p2) + unsigned(sext_ln104_14_fu_7167_p1));
    add_ln104_7_fu_7134_p2 <= std_logic_vector(signed(sext_ln104_16_fu_7122_p1) + signed(add_ln104_36_fu_7128_p2));
    add_ln104_8_fu_7153_p2 <= std_logic_vector(signed(sext_ln104_1_fu_7147_p1) + signed(sext_ln104_2_fu_7150_p1));
    add_ln104_9_fu_6917_p2 <= std_logic_vector(unsigned(sub_ln90_55_fu_6511_p2) + unsigned(sext_ln90_80_fu_6713_p1));
    add_ln122_fu_7264_p2 <= std_logic_vector(unsigned(l2_write_col_offset) + unsigned(ap_const_lv16_1));
    add_ln126_fu_7541_p2 <= std_logic_vector(unsigned(l2_write_row_offset_2_reg_15344) + unsigned(ap_const_lv8_1));
    add_ln133_fu_4271_p2 <= std_logic_vector(unsigned(l1_read_col_offset) + unsigned(ap_const_lv16_2));
    add_ln137_fu_7566_p2 <= std_logic_vector(unsigned(l1_read_row_offset_l_reg_14407) + unsigned(ap_const_lv8_2));
    add_ln157_1_fu_7745_p2 <= std_logic_vector(unsigned(l2_read_row_offset) + unsigned(select_ln157_fu_7738_p3));
    add_ln157_2_fu_7798_p2 <= std_logic_vector(unsigned(zext_ln157_3_fu_7790_p1) + unsigned(l2_read_row_offset));
    add_ln157_fu_7599_p2 <= std_logic_vector(unsigned(zext_ln157_1_fu_7589_p1) + unsigned(l2_read_row_offset));
    add_ln158_1_fu_7769_p2 <= std_logic_vector(unsigned(ap_const_lv3_2) + unsigned(add_ln160_1_fu_7763_p2));
    add_ln158_2_fu_7816_p2 <= std_logic_vector(unsigned(ap_const_lv3_2) + unsigned(add_ln160_2_fu_7810_p2));
    add_ln158_fu_7617_p2 <= std_logic_vector(unsigned(ap_const_lv3_2) + unsigned(add_ln160_fu_7611_p2));
    add_ln160_1_fu_7763_p2 <= std_logic_vector(unsigned(zext_ln157_2_fu_7592_p1) + unsigned(add_ln160_3_fu_7757_p2));
    add_ln160_2_fu_7810_p2 <= std_logic_vector(unsigned(trunc_ln157_fu_7595_p1) + unsigned(zext_ln157_4_fu_7794_p1));
    add_ln160_3_fu_7757_p2 <= std_logic_vector(unsigned(ap_const_lv3_1) + unsigned(trunc_ln157_fu_7595_p1));
    add_ln160_fu_7611_p2 <= std_logic_vector(unsigned(zext_ln157_2_fu_7592_p1) + unsigned(trunc_ln157_fu_7595_p1));
    add_ln168_10_fu_9041_p2 <= std_logic_vector(signed(sext_ln168_46_fu_8663_p1) + signed(sext_ln168_10_fu_8300_p1));
    add_ln168_11_fu_9047_p2 <= std_logic_vector(signed(sext_ln168_31_fu_8505_p1) + signed(add_ln168_10_fu_9041_p2));
    add_ln168_12_fu_9053_p2 <= std_logic_vector(signed(sext_ln168_99_fu_9037_p1) + signed(sext_ln168_84_fu_8934_p1));
    add_ln168_13_fu_9439_p2 <= std_logic_vector(signed(sext_ln168_66_fu_9427_p1) + signed(sext_ln168_101_fu_9436_p1));
    add_ln168_14_fu_9445_p2 <= std_logic_vector(signed(sext_ln168_100_fu_9433_p1) + signed(add_ln168_13_fu_9439_p2));
    add_ln168_15_fu_9129_p2 <= std_logic_vector(unsigned(zext_ln168_122_fu_9005_p1) + unsigned(zext_ln168_127_fu_9070_p1));
    add_ln168_16_fu_11543_p2 <= std_logic_vector(unsigned(zext_ln168_132_fu_11423_p1) + unsigned(zext_ln168_136_fu_11439_p1));
    add_ln168_17_fu_11767_p2 <= std_logic_vector(unsigned(zext_ln168_154_fu_11735_p1) + unsigned(zext_ln168_160_fu_11763_p1));
    add_ln168_18_fu_11992_p2 <= std_logic_vector(unsigned(zext_ln168_167_fu_11919_p1) + unsigned(zext_ln168_171_fu_11976_p1));
    add_ln168_19_fu_12275_p2 <= std_logic_vector(unsigned(zext_ln168_176_fu_12112_p1) + unsigned(zext_ln168_178_fu_12132_p1));
    add_ln168_1_fu_10158_p2 <= std_logic_vector(unsigned(zext_ln168_23_fu_10067_p1) + unsigned(zext_ln168_27_fu_10109_p1));
    add_ln168_20_fu_12296_p2 <= std_logic_vector(unsigned(zext_ln168_180_fu_12153_p1) + unsigned(zext_ln168_183_fu_12218_p1));
    add_ln168_2_fu_8577_p2 <= std_logic_vector(unsigned(zext_ln168_38_fu_8465_p1) + unsigned(zext_ln168_41_fu_8484_p1));
    add_ln168_3_fu_9754_p2 <= std_logic_vector(unsigned(zext_ln168_32_reg_16340) + unsigned(zext_ln168_38_reg_16843));
    add_ln168_4_fu_7717_p2 <= std_logic_vector(unsigned(ap_const_lv17_2) + unsigned(zext_ln157_reg_15631));
    add_ln168_5_fu_10310_p2 <= std_logic_vector(unsigned(zext_ln168_45_fu_10257_p1) + unsigned(zext_ln168_47_fu_10267_p1));
    add_ln168_6_fu_10651_p2 <= std_logic_vector(unsigned(zext_ln168_67_fu_10519_p1) + unsigned(zext_ln168_74_fu_10647_p1));
    add_ln168_7_fu_8771_p2 <= std_logic_vector(unsigned(zext_ln168_81_fu_8670_p1) + unsigned(zext_ln168_89_fu_8767_p1));
    add_ln168_8_fu_11135_p2 <= std_logic_vector(unsigned(zext_ln168_92_reg_17089) + unsigned(zext_ln168_95_reg_17191));
    add_ln168_9_fu_11263_p2 <= std_logic_vector(unsigned(zext_ln168_111_reg_17219) + unsigned(zext_ln168_113_fu_11259_p1));
    add_ln168_fu_7423_p2 <= std_logic_vector(unsigned(ap_const_lv17_1) + unsigned(zext_ln157_fu_7403_p1));
    add_ln178_100_fu_12637_p2 <= std_logic_vector(signed(sext_ln168_136_fu_11876_p1) + signed(sext_ln168_158_fu_12261_p1));
    add_ln178_101_fu_12643_p2 <= std_logic_vector(signed(sext_ln168_116_fu_11587_p1) + signed(add_ln178_100_fu_12637_p2));
    add_ln178_102_fu_12872_p2 <= std_logic_vector(signed(sext_ln178_56_fu_12865_p1) + signed(sext_ln178_57_fu_12869_p1));
    add_ln178_103_fu_12882_p2 <= std_logic_vector(signed(sext_ln178_55_fu_12856_p1) + signed(sext_ln178_58_fu_12878_p1));
    add_ln178_104_fu_12653_p2 <= std_logic_vector(signed(sext_ln168_149_fu_12078_p1) + signed(l2_kernel_sums_6));
    add_ln178_105_fu_12659_p2 <= std_logic_vector(signed(sext_ln168_127_fu_11732_p1) + signed(sext_ln168_169_fu_12392_p1));
    add_ln178_106_fu_12669_p2 <= std_logic_vector(unsigned(add_ln178_104_fu_12653_p2) + unsigned(sext_ln178_59_fu_12665_p1));
    add_ln178_107_fu_9378_p2 <= std_logic_vector(signed(sext_ln168_90_fu_8998_p1) + signed(sext_ln168_107_fu_9187_p1));
    add_ln178_108_fu_9388_p2 <= std_logic_vector(signed(sext_ln168_70_fu_8818_p1) + signed(sext_ln168_36_fu_8611_p1));
    add_ln178_109_fu_9394_p2 <= std_logic_vector(signed(sext_ln168_16_fu_8390_p1) + signed(add_ln178_108_fu_9388_p2));
    add_ln178_10_fu_9276_p2 <= std_logic_vector(unsigned(zext_ln168_13_fu_8243_p1) + unsigned(sext_ln178_2_fu_9272_p1));
    add_ln178_110_fu_9404_p2 <= std_logic_vector(signed(sext_ln178_60_fu_9384_p1) + signed(sext_ln178_61_fu_9400_p1));
    add_ln178_111_fu_12678_p2 <= std_logic_vector(unsigned(add_ln178_106_fu_12669_p2) + unsigned(sext_ln178_62_fu_12675_p1));
    add_ln178_112_fu_11065_p2 <= std_logic_vector(signed(sext_ln168_27_fu_10253_p1) + signed(sext_ln168_54_fu_10505_p1));
    add_ln178_113_fu_11075_p2 <= std_logic_vector(signed(sext_ln168_44_fu_10360_p1) + signed(sext_ln168_64_fu_10685_p1));
    add_ln178_114_fu_11085_p2 <= std_logic_vector(signed(sext_ln178_63_fu_11071_p1) + signed(sext_ln178_64_fu_11081_p1));
    add_ln178_115_fu_12684_p2 <= std_logic_vector(signed(sext_ln168_81_fu_11242_p1) + signed(zext_ln168_120_fu_11412_p1));
    add_ln178_116_fu_12690_p2 <= std_logic_vector(signed(sext_ln168_137_fu_11893_p1) + signed(sext_ln168_160_fu_12292_p1));
    add_ln178_117_fu_12902_p2 <= std_logic_vector(signed(sext_ln168_117_fu_12766_p1) + signed(sext_ln178_67_fu_12899_p1));
    add_ln178_118_fu_12908_p2 <= std_logic_vector(signed(sext_ln178_66_fu_12896_p1) + signed(add_ln178_117_fu_12902_p2));
    add_ln178_119_fu_12918_p2 <= std_logic_vector(signed(sext_ln178_65_fu_12893_p1) + signed(sext_ln178_68_fu_12914_p1));
    add_ln178_11_fu_12888_p2 <= std_logic_vector(unsigned(add_ln178_94_reg_17463) + unsigned(add_ln178_103_fu_12882_p2));
    add_ln178_120_fu_12700_p2 <= std_logic_vector(signed(sext_ln168_151_fu_12105_p1) + signed(l2_kernel_sums_7));
    add_ln178_121_fu_9410_p2 <= std_logic_vector(signed(sext_ln168_71_fu_8835_p1) + signed(sext_ln168_91_fu_9002_p1));
    add_ln178_122_fu_13282_p2 <= std_logic_vector(signed(sext_ln168_171_fu_13240_p1) + signed(sext_ln178_69_fu_13279_p1));
    add_ln178_123_fu_13304_p2 <= std_logic_vector(unsigned(add_ln178_120_reg_17488) + unsigned(sext_ln178_70_fu_13301_p1));
    add_ln178_124_fu_9901_p2 <= std_logic_vector(unsigned(zext_ln168_151_fu_9871_p1) + unsigned(zext_ln168_44_fu_9764_p1));
    add_ln178_125_fu_9577_p2 <= std_logic_vector(signed(sext_ln168_17_fu_9419_p1) + signed(sext_ln168_108_fu_9457_p1));
    add_ln178_126_fu_9911_p2 <= std_logic_vector(unsigned(zext_ln168_153_fu_9882_p1) + unsigned(add_ln178_125_reg_17017));
    add_ln178_127_fu_9916_p2 <= std_logic_vector(unsigned(zext_ln178_fu_9907_p1) + unsigned(add_ln178_126_fu_9911_p2));
    add_ln178_128_fu_13312_p2 <= std_logic_vector(unsigned(add_ln178_123_fu_13304_p2) + unsigned(sext_ln178_71_fu_13309_p1));
    add_ln178_129_fu_12706_p2 <= std_logic_vector(signed(sext_ln168_28_fu_11113_p1) + signed(sext_ln168_55_fu_11126_p1));
    add_ln178_12_fu_9286_p2 <= std_logic_vector(signed(sext_ln178_1_fu_9262_p1) + signed(sext_ln178_3_fu_9282_p1));
    add_ln178_130_fu_11091_p2 <= std_logic_vector(unsigned(zext_ln168_54_fu_10371_p1) + unsigned(sub_ln168_118_fu_10704_p2));
    add_ln178_131_fu_11101_p2 <= std_logic_vector(signed(sext_ln168_7_fu_10058_p1) + signed(sext_ln178_73_fu_11097_p1));
    add_ln178_132_fu_12719_p2 <= std_logic_vector(signed(sext_ln178_72_fu_12712_p1) + signed(sext_ln178_74_fu_12716_p1));
    add_ln178_133_fu_12929_p2 <= std_logic_vector(unsigned(mul_ln168_19_reg_17131) + unsigned(zext_ln168_121_fu_12749_p1));
    add_ln178_134_fu_12725_p2 <= std_logic_vector(signed(sext_ln168_138_fu_11897_p1) + signed(sext_ln168_161_fu_12313_p1));
    add_ln178_135_fu_12731_p2 <= std_logic_vector(signed(sext_ln168_119_fu_11625_p1) + signed(add_ln178_134_fu_12725_p2));
    add_ln178_136_fu_12941_p2 <= std_logic_vector(signed(sext_ln178_76_fu_12934_p1) + signed(sext_ln178_77_fu_12938_p1));
    add_ln178_137_fu_13324_p2 <= std_logic_vector(signed(sext_ln178_75_fu_13318_p1) + signed(sext_ln178_78_fu_13321_p1));
    add_ln178_13_fu_12924_p2 <= std_logic_vector(unsigned(add_ln178_111_reg_17473) + unsigned(add_ln178_119_fu_12918_p2));
    add_ln178_14_fu_12418_p2 <= std_logic_vector(unsigned(add_ln178_4_fu_12409_p2) + unsigned(sext_ln178_4_fu_12415_p1));
    add_ln178_15_fu_13330_p2 <= std_logic_vector(unsigned(add_ln178_128_fu_13312_p2) + unsigned(add_ln178_137_fu_13324_p2));
    add_ln178_16_fu_10917_p2 <= std_logic_vector(unsigned(select_ln168_15_fu_10123_p3) + unsigned(zext_ln168_61_fu_10390_p1));
    add_ln178_17_fu_10927_p2 <= std_logic_vector(signed(sext_ln168_37_fu_10281_p1) + signed(sext_ln168_57_fu_10585_p1));
    add_ln178_18_fu_10933_p2 <= std_logic_vector(signed(sext_ln168_fu_9931_p1) + signed(add_ln178_17_fu_10927_p2));
    add_ln178_19_fu_10943_p2 <= std_logic_vector(signed(sext_ln178_5_fu_10923_p1) + signed(sext_ln178_6_fu_10939_p1));
    add_ln178_1_fu_13046_p2 <= std_logic_vector(unsigned(add_ln178_14_reg_17393) + unsigned(add_ln178_24_fu_13040_p2));
    add_ln178_20_fu_12424_p2 <= std_logic_vector(signed(sext_ln168_73_fu_11160_p1) + signed(sext_ln168_92_fu_11311_p1));
    add_ln178_21_fu_12792_p2 <= std_logic_vector(signed(sext_ln168_128_fu_12785_p1) + signed(sext_ln168_152_fu_12789_p1));
    add_ln178_22_fu_12798_p2 <= std_logic_vector(unsigned(select_ln168_94_fu_12757_p3) + unsigned(add_ln178_21_fu_12792_p2));
    add_ln178_23_fu_13030_p2 <= std_logic_vector(signed(sext_ln178_8_fu_13024_p1) + signed(sext_ln178_9_fu_13027_p1));
    add_ln178_24_fu_13040_p2 <= std_logic_vector(signed(sext_ln178_7_fu_13021_p1) + signed(sext_ln178_10_fu_13036_p1));
    add_ln178_25_fu_9889_p2 <= std_logic_vector(signed(sext_ln168_163_fu_9886_p1) + signed(sub_ln168_74_fu_9859_p2));
    add_ln178_26_fu_12437_p2 <= std_logic_vector(unsigned(l2_kernel_sums_1) + unsigned(sext_ln178_11_fu_12434_p1));
    add_ln178_27_fu_10949_p2 <= std_logic_vector(unsigned(select_ln168_1_fu_9960_p3) + unsigned(sext_ln168_19_fu_10154_p1));
    add_ln178_28_fu_10955_p2 <= std_logic_vector(unsigned(zext_ln168_173_fu_10884_p1) + unsigned(add_ln178_27_fu_10949_p2));
    add_ln178_29_fu_12446_p2 <= std_logic_vector(unsigned(add_ln178_26_fu_12437_p2) + unsigned(sext_ln178_12_fu_12443_p1));
    add_ln178_2_fu_9741_p2 <= std_logic_vector(signed(sext_ln168_120_fu_9721_p1) + signed(sext_ln168_162_fu_9724_p1));
    add_ln178_30_fu_12452_p2 <= std_logic_vector(signed(sext_ln168_94_fu_11337_p1) + signed(sext_ln168_39_fu_11122_p1));
    add_ln178_31_fu_12462_p2 <= std_logic_vector(signed(sext_ln168_58_fu_11129_p1) + signed(sext_ln178_13_fu_12458_p1));
    add_ln178_32_fu_12468_p2 <= std_logic_vector(signed(sext_ln168_111_fu_11495_p1) + signed(sext_ln168_75_fu_11185_p1));
    add_ln178_33_fu_13054_p2 <= std_logic_vector(signed(sext_ln168_129_fu_12995_p1) + signed(sext_ln168_154_fu_13017_p1));
    add_ln178_34_fu_13064_p2 <= std_logic_vector(signed(sext_ln178_15_fu_13051_p1) + signed(sext_ln178_16_fu_13060_p1));
    add_ln178_35_fu_13177_p2 <= std_logic_vector(signed(sext_ln178_14_fu_13171_p1) + signed(sext_ln178_17_fu_13174_p1));
    add_ln178_36_fu_12478_p2 <= std_logic_vector(signed(sext_ln168_142_fu_12009_p1) + signed(l2_kernel_sums_2));
    add_ln178_37_fu_13188_p2 <= std_logic_vector(signed(sext_ln168_121_fu_13138_p1) + signed(sext_ln168_165_fu_13167_p1));
    add_ln178_38_fu_13247_p2 <= std_logic_vector(unsigned(add_ln178_36_reg_17418) + unsigned(sext_ln178_18_fu_13244_p1));
    add_ln178_39_fu_9292_p2 <= std_logic_vector(signed(sext_ln168_86_fu_8955_p1) + signed(sext_ln168_104_fu_9101_p1));
    add_ln178_3_fu_13183_p2 <= std_logic_vector(unsigned(add_ln178_29_reg_17403) + unsigned(add_ln178_35_fu_13177_p2));
    add_ln178_40_fu_9302_p2 <= std_logic_vector(signed(sext_ln168_67_fu_8757_p1) + signed(sext_ln168_32_fu_8533_p1));
    add_ln178_41_fu_9308_p2 <= std_logic_vector(signed(sext_ln168_11_fu_8332_p1) + signed(add_ln178_40_fu_9302_p2));
    add_ln178_42_fu_9318_p2 <= std_logic_vector(signed(sext_ln178_19_fu_9298_p1) + signed(sext_ln178_20_fu_9314_p1));
    add_ln178_43_fu_13255_p2 <= std_logic_vector(unsigned(add_ln178_38_fu_13247_p2) + unsigned(sext_ln178_21_fu_13252_p1));
    add_ln178_44_fu_10961_p2 <= std_logic_vector(signed(sext_ln168_21_fu_10185_p1) + signed(sext_ln168_47_fu_10426_p1));
    add_ln178_45_fu_10967_p2 <= std_logic_vector(signed(sext_ln168_40_fu_10327_p1) + signed(sext_ln168_59_fu_10609_p1));
    add_ln178_46_fu_10973_p2 <= std_logic_vector(signed(sext_ln168_4_fu_10004_p1) + signed(add_ln178_45_fu_10967_p2));
    add_ln178_47_fu_12490_p2 <= std_logic_vector(signed(sext_ln178_22_fu_12484_p1) + signed(sext_ln178_23_fu_12487_p1));
    add_ln178_48_fu_12496_p2 <= std_logic_vector(signed(sext_ln168_77_fu_11219_p1) + signed(sext_ln168_95_fu_11354_p1));
    add_ln178_49_fu_12502_p2 <= std_logic_vector(signed(sext_ln168_132_fu_11821_p1) + signed(sext_ln168_156_fu_12201_p1));
    add_ln178_4_fu_12409_p2 <= std_logic_vector(unsigned(add_ln178_fu_12400_p2) + unsigned(sext_ln178_fu_12406_p1));
    add_ln178_50_fu_12810_p2 <= std_logic_vector(signed(sext_ln168_113_fu_12763_p1) + signed(sext_ln178_26_fu_12807_p1));
    add_ln178_51_fu_12816_p2 <= std_logic_vector(signed(sext_ln178_25_fu_12804_p1) + signed(add_ln178_50_fu_12810_p2));
    add_ln178_52_fu_13267_p2 <= std_logic_vector(signed(sext_ln178_24_fu_13261_p1) + signed(sext_ln178_27_fu_13264_p1));
    add_ln178_53_fu_13074_p2 <= std_logic_vector(signed(sext_ln168_143_fu_12999_p1) + signed(l2_kernel_sums_3));
    add_ln178_54_fu_12508_p2 <= std_logic_vector(signed(sext_ln168_123_fu_11695_p1) + signed(sext_ln168_166_fu_12328_p1));
    add_ln178_55_fu_13083_p2 <= std_logic_vector(unsigned(add_ln178_53_fu_13074_p2) + unsigned(sext_ln178_28_fu_13080_p1));
    add_ln178_56_fu_9538_p2 <= std_logic_vector(signed(sext_ln168_88_fu_9430_p1) + signed(sext_ln168_105_fu_9451_p1));
    add_ln178_57_fu_9324_p2 <= std_logic_vector(unsigned(zext_ln168_90_fu_8784_p1) + unsigned(sext_ln168_33_fu_8550_p1));
    add_ln178_58_fu_9334_p2 <= std_logic_vector(signed(sext_ln168_13_fu_8353_p1) + signed(sext_ln178_29_fu_9330_p1));
    add_ln178_59_fu_9547_p2 <= std_logic_vector(unsigned(add_ln178_56_fu_9538_p2) + unsigned(sext_ln178_30_fu_9544_p1));
    add_ln178_5_fu_13273_p2 <= std_logic_vector(unsigned(add_ln178_43_fu_13255_p2) + unsigned(add_ln178_52_fu_13267_p2));
    add_ln178_60_fu_13092_p2 <= std_logic_vector(unsigned(add_ln178_55_fu_13083_p2) + unsigned(sext_ln178_31_fu_13089_p1));
    add_ln178_61_fu_9647_p2 <= std_logic_vector(signed(sext_ln168_22_fu_9583_p1) + signed(sext_ln168_49_fu_9623_p1));
    add_ln178_62_fu_9895_p2 <= std_logic_vector(unsigned(sub_ln168_114_fu_9797_p2) + unsigned(sext_ln168_60_fu_9825_p1));
    add_ln178_63_fu_10985_p2 <= std_logic_vector(signed(sext_ln168_5_fu_10015_p1) + signed(sext_ln178_33_fu_10982_p1));
    add_ln178_64_fu_10995_p2 <= std_logic_vector(signed(sext_ln178_32_fu_10979_p1) + signed(sext_ln178_34_fu_10991_p1));
    add_ln178_65_fu_12514_p2 <= std_logic_vector(unsigned(zext_ln168_100_fu_11228_p1) + unsigned(sext_ln168_96_fu_11369_p1));
    add_ln178_66_fu_12520_p2 <= std_logic_vector(signed(sext_ln168_133_fu_11838_p1) + signed(sext_ln168_157_fu_12243_p1));
    add_ln178_67_fu_12526_p2 <= std_logic_vector(signed(sext_ln168_114_fu_11560_p1) + signed(add_ln178_66_fu_12520_p2));
    add_ln178_68_fu_12828_p2 <= std_logic_vector(signed(sext_ln178_35_fu_12822_p1) + signed(sext_ln178_36_fu_12825_p1));
    add_ln178_69_fu_12834_p2 <= std_logic_vector(unsigned(add_ln178_64_reg_17288) + unsigned(add_ln178_68_fu_12828_p2));
    add_ln178_6_fu_9256_p2 <= std_logic_vector(signed(sext_ln168_82_fu_8892_p1) + signed(sext_ln168_98_fu_9011_p1));
    add_ln178_70_fu_12536_p2 <= std_logic_vector(signed(sext_ln168_144_fu_12026_p1) + signed(l2_kernel_sums_4));
    add_ln178_71_fu_12542_p2 <= std_logic_vector(signed(sext_ln168_124_fu_11712_p1) + signed(sext_ln168_167_fu_12360_p1));
    add_ln178_72_fu_12552_p2 <= std_logic_vector(unsigned(add_ln178_70_fu_12536_p2) + unsigned(sext_ln178_38_fu_12548_p1));
    add_ln178_73_fu_9340_p2 <= std_logic_vector(signed(sext_ln168_89_fu_8982_p1) + signed(sext_ln168_106_fu_9146_p1));
    add_ln178_74_fu_9350_p2 <= std_logic_vector(signed(sext_ln168_68_fu_8794_p1) + signed(sext_ln168_34_fu_8567_p1));
    add_ln178_75_fu_9360_p2 <= std_logic_vector(signed(sext_ln168_14_fu_8374_p1) + signed(sext_ln178_40_fu_9356_p1));
    add_ln178_76_fu_9366_p2 <= std_logic_vector(signed(sext_ln178_39_fu_9346_p1) + signed(add_ln178_75_fu_9360_p2));
    add_ln178_77_fu_12561_p2 <= std_logic_vector(unsigned(add_ln178_72_fu_12552_p2) + unsigned(sext_ln178_41_fu_12558_p1));
    add_ln178_78_fu_11001_p2 <= std_logic_vector(signed(sext_ln168_23_fu_10206_p1) + signed(sext_ln168_51_fu_10452_p1));
    add_ln178_79_fu_11011_p2 <= std_logic_vector(signed(sext_ln168_62_fu_10636_p1) + signed(sext_ln168_79_fu_10772_p1));
    add_ln178_7_fu_13101_p2 <= std_logic_vector(unsigned(add_ln178_60_fu_13092_p2) + unsigned(sext_ln178_37_fu_13098_p1));
    add_ln178_80_fu_11021_p2 <= std_logic_vector(signed(sext_ln168_41_fu_10331_p1) + signed(sext_ln178_43_fu_11017_p1));
    add_ln178_81_fu_11027_p2 <= std_logic_vector(signed(sext_ln178_42_fu_11007_p1) + signed(add_ln178_80_fu_11021_p2));
    add_ln178_82_fu_12567_p2 <= std_logic_vector(unsigned(zext_ln168_118_fu_11378_p1) + unsigned(select_ln168_98_fu_11580_p3));
    add_ln178_83_fu_12577_p2 <= std_logic_vector(unsigned(zext_ln168_2_reg_17161) + unsigned(select_ln168_129_fu_12247_p3));
    add_ln178_84_fu_12586_p2 <= std_logic_vector(signed(sext_ln168_135_fu_11859_p1) + signed(sext_ln178_46_fu_12582_p1));
    add_ln178_85_fu_12596_p2 <= std_logic_vector(signed(sext_ln178_45_fu_12573_p1) + signed(sext_ln178_47_fu_12592_p1));
    add_ln178_86_fu_12845_p2 <= std_logic_vector(signed(sext_ln178_44_fu_12839_p1) + signed(sext_ln178_48_fu_12842_p1));
    add_ln178_87_fu_12606_p2 <= std_logic_vector(signed(sext_ln168_147_fu_12051_p1) + signed(l2_kernel_sums_5));
    add_ln178_88_fu_12612_p2 <= std_logic_vector(signed(sext_ln168_125_fu_11728_p1) + signed(sext_ln168_168_fu_12371_p1));
    add_ln178_89_fu_12622_p2 <= std_logic_vector(unsigned(add_ln178_87_fu_12606_p2) + unsigned(sext_ln178_49_fu_12618_p1));
    add_ln178_8_fu_9266_p2 <= std_logic_vector(unsigned(select_ln168_55_fu_8737_p3) + unsigned(zext_ln168_35_fu_8425_p1));
    add_ln178_90_fu_9553_p2 <= std_logic_vector(signed(mul_ln168_21_reg_16780) + signed(zext_ln168_130_fu_9454_p1));
    add_ln178_91_fu_9372_p2 <= std_logic_vector(unsigned(zext_ln168_91_fu_8798_p1) + unsigned(sext_ln168_35_fu_8594_p1));
    add_ln178_92_fu_9565_p2 <= std_logic_vector(signed(sext_ln168_15_fu_9416_p1) + signed(sext_ln178_51_fu_9562_p1));
    add_ln178_93_fu_9571_p2 <= std_logic_vector(signed(sext_ln178_50_fu_9558_p1) + signed(add_ln178_92_fu_9565_p2));
    add_ln178_94_fu_12631_p2 <= std_logic_vector(unsigned(add_ln178_89_fu_12622_p2) + unsigned(sext_ln178_52_fu_12628_p1));
    add_ln178_95_fu_11033_p2 <= std_logic_vector(signed(sext_ln168_24_fu_10222_p1) + signed(sext_ln168_52_fu_10474_p1));
    add_ln178_96_fu_11043_p2 <= std_logic_vector(signed(sext_ln168_42_fu_10334_p1) + signed(sext_ln168_63_fu_10668_p1));
    add_ln178_97_fu_11053_p2 <= std_logic_vector(signed(sext_ln168_6_fu_10043_p1) + signed(sext_ln178_54_fu_11049_p1));
    add_ln178_98_fu_11059_p2 <= std_logic_vector(signed(sext_ln178_53_fu_11039_p1) + signed(add_ln178_97_fu_11053_p2));
    add_ln178_99_fu_12859_p2 <= std_logic_vector(signed(sext_ln168_80_fu_12742_p1) + signed(sext_ln168_97_fu_12746_p1));
    add_ln178_9_fu_12851_p2 <= std_logic_vector(unsigned(add_ln178_77_reg_17453) + unsigned(add_ln178_86_fu_12845_p2));
    add_ln178_fu_12400_p2 <= std_logic_vector(signed(sext_ln168_140_fu_11972_p1) + signed(l2_kernel_sums_0));
    add_ln207_fu_7457_p2 <= std_logic_vector(unsigned(l2_read_col_offset) + unsigned(ap_const_lv16_2));
    add_ln211_fu_13349_p2 <= std_logic_vector(unsigned(l2_read_row_offset_l_reg_15823) + unsigned(ap_const_lv8_2));
    add_ln220_fu_4152_p2 <= std_logic_vector(unsigned(l1_iteration_load_reg_13866) + unsigned(ap_const_lv32_1));
    add_ln225_fu_8002_p2 <= std_logic_vector(unsigned(ap_phi_reg_pp0_iter0_l2_write_row_offset_1_reg_3309) + unsigned(ap_const_lv8_FF));
    add_ln228_fu_7483_p2 <= std_logic_vector(unsigned(l2_iteration) + unsigned(ap_const_lv32_1));
    add_ln38_1_fu_3676_p2 <= std_logic_vector(unsigned(ap_const_lv8_1) + unsigned(select_ln39_1_fu_3615_p3));
    add_ln38_2_fu_3786_p2 <= std_logic_vector(unsigned(ap_const_lv8_1) + unsigned(select_ln39_3_fu_3753_p3));
    add_ln38_3_fu_3845_p2 <= std_logic_vector(unsigned(ap_const_lv8_1) + unsigned(select_ln39_5_reg_14095));
    add_ln38_4_fu_3880_p2 <= std_logic_vector(unsigned(ap_const_lv8_1) + unsigned(select_ln39_7_fu_3868_p3));
    add_ln38_5_fu_3938_p2 <= std_logic_vector(unsigned(ap_const_lv8_1) + unsigned(select_ln39_9_fu_3928_p3));
    add_ln38_6_fu_3962_p2 <= std_logic_vector(unsigned(ap_const_lv8_1) + unsigned(select_ln39_11_fu_3950_p3));
    add_ln38_7_fu_4030_p2 <= std_logic_vector(unsigned(select_ln39_13_fu_4019_p3) + unsigned(ap_const_lv8_1));
    add_ln38_fu_3592_p2 <= std_logic_vector(unsigned(ap_const_lv8_1) + unsigned(l1_channel_idx_load_reg_13908));
    add_ln42_1_fu_3741_p2 <= std_logic_vector(unsigned(ap_const_lv16_1) + unsigned(select_ln39_reg_13926));
    add_ln42_2_fu_3798_p2 <= std_logic_vector(unsigned(ap_const_lv16_1) + unsigned(select_ln39_2_fu_3746_p3));
    add_ln42_3_fu_3856_p2 <= std_logic_vector(unsigned(ap_const_lv16_1) + unsigned(select_ln39_4_reg_14088));
    add_ln42_4_fu_3968_p2 <= std_logic_vector(unsigned(ap_const_lv16_1) + unsigned(select_ln39_6_reg_14104));
    add_ln42_5_fu_4001_p2 <= std_logic_vector(unsigned(ap_const_lv16_1) + unsigned(select_ln39_8_fu_3973_p3));
    add_ln42_6_fu_4098_p2 <= std_logic_vector(unsigned(ap_const_lv16_1) + unsigned(select_ln39_10_reg_14152));
    add_ln42_7_fu_4109_p2 <= std_logic_vector(unsigned(select_ln39_12_fu_4103_p3) + unsigned(ap_const_lv16_1));
    add_ln42_fu_3603_p2 <= std_logic_vector(unsigned(ap_const_lv16_1) + unsigned(l1_write_col_offset_s_reg_13891));
    add_ln77_1_fu_4377_p2 <= std_logic_vector(unsigned(l1_read_row_offset) + unsigned(select_ln77_fu_4370_p3));
    add_ln77_2_fu_4430_p2 <= std_logic_vector(unsigned(zext_ln77_3_fu_4422_p1) + unsigned(l1_read_row_offset));
    add_ln77_fu_4311_p2 <= std_logic_vector(unsigned(zext_ln77_1_fu_4301_p1) + unsigned(l1_read_row_offset));
    add_ln78_1_fu_4401_p2 <= std_logic_vector(unsigned(ap_const_lv3_2) + unsigned(add_ln80_1_fu_4395_p2));
    add_ln78_2_fu_4448_p2 <= std_logic_vector(unsigned(ap_const_lv3_2) + unsigned(add_ln80_2_fu_4442_p2));
    add_ln78_fu_4329_p2 <= std_logic_vector(unsigned(ap_const_lv3_2) + unsigned(add_ln80_fu_4323_p2));
    add_ln80_1_fu_4395_p2 <= std_logic_vector(unsigned(zext_ln77_2_fu_4308_p1) + unsigned(add_ln80_3_fu_4389_p2));
    add_ln80_2_fu_4442_p2 <= std_logic_vector(unsigned(zext_ln77_4_fu_4426_p1) + unsigned(trunc_ln77_fu_4304_p1));
    add_ln80_3_fu_4389_p2 <= std_logic_vector(unsigned(ap_const_lv3_1) + unsigned(trunc_ln77_fu_4304_p1));
    add_ln80_fu_4323_p2 <= std_logic_vector(unsigned(zext_ln77_2_fu_4308_p1) + unsigned(trunc_ln77_fu_4304_p1));
    add_ln90_10_fu_5531_p2 <= std_logic_vector(signed(sext_ln90_13_fu_5171_p1) + signed(zext_ln90_11_fu_4960_p1));
    add_ln90_11_fu_5537_p2 <= std_logic_vector(unsigned(zext_ln90_59_fu_5515_p1) + unsigned(zext_ln90_60_fu_5527_p1));
    add_ln90_12_fu_5547_p2 <= std_logic_vector(signed(sext_ln90_21_fu_5352_p1) + signed(zext_ln90_61_fu_5543_p1));
    add_ln90_13_fu_6105_p2 <= std_logic_vector(signed(sext_ln90_29_fu_6099_p1) + signed(sext_ln90_30_fu_6102_p1));
    add_ln90_14_fu_4689_p2 <= std_logic_vector(signed(sext_ln90_34_fu_4685_p1) + signed(sub_ln90_25_fu_4646_p2));
    add_ln90_15_fu_5770_p2 <= std_logic_vector(unsigned(zext_ln90_53_fu_5456_p1) + unsigned(sub_ln90_18_fu_5237_p2));
    add_ln90_16_fu_6200_p2 <= std_logic_vector(unsigned(zext_ln90_70_fu_6131_p1) + unsigned(zext_ln90_88_fu_6193_p1));
    add_ln90_17_fu_6210_p2 <= std_logic_vector(unsigned(zext_ln90_71_fu_6141_p1) + unsigned(zext_ln90_89_fu_6206_p1));
    add_ln90_18_fu_6220_p2 <= std_logic_vector(signed(sext_ln90_43_fu_6197_p1) + signed(zext_ln90_90_fu_6216_p1));
    add_ln90_19_fu_5798_p2 <= std_logic_vector(signed(sext_ln90_10_fu_5086_p1) + signed(sext_ln90_3_fu_4933_p1));
    add_ln90_1_fu_5050_p2 <= std_logic_vector(signed(sext_ln90_7_fu_5046_p1) + signed(sext_ln90_fu_4892_p1));
    add_ln90_22_fu_6253_p2 <= std_logic_vector(signed(sext_ln90_46_fu_6247_p1) + signed(sext_ln90_47_fu_6250_p1));
    add_ln90_23_fu_5821_p2 <= std_logic_vector(signed(sext_ln90_31_fu_5571_p1) + signed(sext_ln90_22_fu_5362_p1));
    add_ln90_25_fu_5831_p2 <= std_logic_vector(signed(sext_ln90_52_fu_5827_p1) + signed(add_ln90_24_reg_15036));
    add_ln90_26_fu_5851_p2 <= std_logic_vector(unsigned(sub_ln90_47_fu_5846_p2) + unsigned(zext_ln90_80_fu_5667_p1));
    add_ln90_27_fu_6319_p2 <= std_logic_vector(unsigned(sub_ln90_30_fu_6122_p2) + unsigned(sext_ln90_55_fu_6316_p1));
    add_ln90_28_fu_5898_p2 <= std_logic_vector(signed(sext_ln90_26_fu_5404_p1) + signed(sub_ln90_17_fu_5217_p2));
    add_ln90_29_fu_5904_p2 <= std_logic_vector(signed(sext_ln90_58_fu_5894_p1) + signed(sext_ln90_40_fu_5703_p1));
    add_ln90_2_fu_4602_p2 <= std_logic_vector(signed(sext_ln90_16_fu_4598_p1) + signed(sext_ln90_5_fu_4537_p1));
    add_ln90_30_fu_5910_p2 <= std_logic_vector(signed(sext_ln90_33_fu_5605_p1) + signed(add_ln90_29_fu_5904_p2));
    add_ln90_31_fu_6335_p2 <= std_logic_vector(signed(sext_ln90_59_fu_6329_p1) + signed(sext_ln90_60_fu_6332_p1));
    add_ln90_32_fu_5916_p2 <= std_logic_vector(unsigned(zext_ln90_98_fu_5857_p1) + unsigned(sub_ln90_39_fu_5722_p2));
    add_ln90_33_fu_5922_p2 <= std_logic_vector(unsigned(zext_ln90_100_fu_5870_p1) + unsigned(add_ln90_32_fu_5916_p2));
    add_ln90_34_fu_5956_p2 <= std_logic_vector(signed(sext_ln90_9_fu_5076_p1) + signed(sext_ln90_2_fu_4923_p1));
    add_ln90_35_fu_5966_p2 <= std_logic_vector(signed(sext_ln90_28_fu_5488_p1) + signed(zext_ln90_40_fu_5259_p1));
    add_ln90_36_fu_5976_p2 <= std_logic_vector(signed(sext_ln90_66_fu_5962_p1) + signed(sext_ln90_67_fu_5972_p1));
    add_ln90_37_fu_6559_p2 <= std_logic_vector(signed(sext_ln90_44_fu_6243_p1) + signed(sext_ln90_37_fu_6167_p1));
    add_ln90_38_fu_6569_p2 <= std_logic_vector(unsigned(zext_ln90_38_reg_14971) + unsigned(sub_ln90_57_fu_6553_p2));
    add_ln90_39_fu_6578_p2 <= std_logic_vector(signed(sext_ln90_63_fu_6424_p1) + signed(sext_ln90_70_fu_6574_p1));
    add_ln90_40_fu_6588_p2 <= std_logic_vector(signed(sext_ln90_69_fu_6565_p1) + signed(sext_ln90_71_fu_6584_p1));
    add_ln90_41_fu_7041_p2 <= std_logic_vector(signed(sext_ln90_68_fu_7035_p1) + signed(sext_ln90_72_fu_7038_p1));
    add_ln90_42_fu_6636_p2 <= std_logic_vector(unsigned(zext_ln90_125_fu_6618_p1) + unsigned(sub_ln90_53_fu_6473_p2));
    add_ln90_43_fu_5993_p2 <= std_logic_vector(signed(sext_ln90_42_fu_5751_p1) + signed(zext_ln90_67_fu_5609_p1));
    add_ln90_44_fu_6003_p2 <= std_logic_vector(signed(sext_ln90_27_fu_5425_p1) + signed(sext_ln90_77_fu_5999_p1));
    add_ln90_45_fu_4851_p2 <= std_logic_vector(unsigned(sub_ln90_64_fu_4845_p2) + unsigned(zext_ln90_117_fu_4796_p1));
    add_ln90_47_fu_6015_p2 <= std_logic_vector(unsigned(add_ln90_44_fu_6003_p2) + unsigned(sext_ln90_79_fu_6012_p1));
    add_ln90_4_fu_4343_p2 <= std_logic_vector(unsigned(ap_const_lv17_2) + unsigned(zext_ln77_reg_14217));
    add_ln90_6_fu_5246_p2 <= std_logic_vector(signed(sext_ln90_1_fu_4913_p1) + signed(sext_ln90_18_fu_5243_p1));
    add_ln90_7_fu_5312_p2 <= std_logic_vector(signed(sext_ln90_19_fu_5308_p1) + signed(sext_ln90_12_fu_5133_p1));
    add_ln90_8_fu_6081_p2 <= std_logic_vector(signed(sext_ln90_4_fu_6060_p1) + signed(sext_ln90_20_fu_6078_p1));
    add_ln90_9_fu_5376_p2 <= std_logic_vector(signed(sext_ln90_23_fu_5372_p1) + signed(sext_ln90_14_fu_5181_p1));
    add_ln90_fu_4243_p2 <= std_logic_vector(unsigned(ap_const_lv17_1) + unsigned(zext_ln77_fu_4217_p1));
    and_ln147_fu_7367_p2 <= (xor_ln147_fu_7361_p2 and icmp_ln147_fu_7347_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage10 <= ap_CS_fsm(10);
    ap_CS_fsm_pp0_stage11 <= ap_CS_fsm(11);
    ap_CS_fsm_pp0_stage12 <= ap_CS_fsm(12);
    ap_CS_fsm_pp0_stage13 <= ap_CS_fsm(13);
    ap_CS_fsm_pp0_stage14 <= ap_CS_fsm(14);
    ap_CS_fsm_pp0_stage15 <= ap_CS_fsm(15);
    ap_CS_fsm_pp0_stage16 <= ap_CS_fsm(16);
    ap_CS_fsm_pp0_stage17 <= ap_CS_fsm(17);
    ap_CS_fsm_pp0_stage18 <= ap_CS_fsm(18);
    ap_CS_fsm_pp0_stage19 <= ap_CS_fsm(19);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage20 <= ap_CS_fsm(20);
    ap_CS_fsm_pp0_stage21 <= ap_CS_fsm(21);
    ap_CS_fsm_pp0_stage22 <= ap_CS_fsm(22);
    ap_CS_fsm_pp0_stage23 <= ap_CS_fsm(23);
    ap_CS_fsm_pp0_stage24 <= ap_CS_fsm(24);
    ap_CS_fsm_pp0_stage25 <= ap_CS_fsm(25);
    ap_CS_fsm_pp0_stage26 <= ap_CS_fsm(26);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(3);
    ap_CS_fsm_pp0_stage4 <= ap_CS_fsm(4);
    ap_CS_fsm_pp0_stage5 <= ap_CS_fsm(5);
    ap_CS_fsm_pp0_stage6 <= ap_CS_fsm(6);
    ap_CS_fsm_pp0_stage7 <= ap_CS_fsm(7);
    ap_CS_fsm_pp0_stage8 <= ap_CS_fsm(8);
    ap_CS_fsm_pp0_stage9 <= ap_CS_fsm(9);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter0)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_start = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_enable_reg_pp0_iter0, ap_ce)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_const_logic_0 = ap_ce) or ((ap_start = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage10_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage10_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage10_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage11_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage11_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage11_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage12_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage12_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage12_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage13_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage13_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage13_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage14 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage14_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage14_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage14_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage15 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage15_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage15_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage15_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage16 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage16_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage16_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage16_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage17 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage17_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage17_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage17_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage18 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage18_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage18_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage18_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage19 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage19_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage19_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage19_subdone <= (ap_const_logic_0 = ap_ce);
    end process;


    ap_block_pp0_stage1_11001_assign_proc : process(ap_enable_reg_pp0_iter0, in_r_TVALID, icmp_ln30_reg_13879)
    begin
                ap_block_pp0_stage1_11001 <= ((icmp_ln30_reg_13879 = ap_const_lv1_1) and (in_r_TVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage1_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, in_r_TVALID, icmp_ln30_reg_13879)
    begin
                ap_block_pp0_stage1_subdone <= ((ap_const_logic_0 = ap_ce) or ((icmp_ln30_reg_13879 = ap_const_lv1_1) and (in_r_TVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage20 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage20_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage20_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage20_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage21 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage21_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage21_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage21_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage22 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage22_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage22_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage22_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage23 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage23_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage23_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage23_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage24 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage24_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage24_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage24_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage25 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage25_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage25_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage25_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage26 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage26_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage26_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage26_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage2_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage2_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage2_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage3_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage3_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage4_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage4_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage5_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage5_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage6_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage6_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage7_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage7_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage8_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage8_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage8_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage9_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage9_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_state37_io)
    begin
                ap_block_pp0_stage9_11001 <= ((ap_const_boolean_1 = ap_block_state37_io) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage9_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_ce, ap_block_state37_io)
    begin
                ap_block_pp0_stage9_subdone <= ((ap_const_logic_0 = ap_ce) or ((ap_const_boolean_1 = ap_block_state37_io) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;

        ap_block_state10_pp0_stage9_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage10_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage11_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage12_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage13_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage14_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage15_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage16_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage17_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage18_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_start = ap_const_logic_0);
    end process;

        ap_block_state20_pp0_stage19_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage20_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage21_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage22_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp0_stage23_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp0_stage24_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp0_stage25_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp0_stage26_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state28_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state29_pp0_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state2_pp0_stage1_iter0_assign_proc : process(in_r_TVALID, icmp_ln30_reg_13879)
    begin
                ap_block_state2_pp0_stage1_iter0 <= ((icmp_ln30_reg_13879 = ap_const_lv1_1) and (in_r_TVALID = ap_const_logic_0));
    end process;

        ap_block_state30_pp0_stage2_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state31_pp0_stage3_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state32_pp0_stage4_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state33_pp0_stage5_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state34_pp0_stage6_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state35_pp0_stage7_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state36_pp0_stage8_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state37_io_assign_proc : process(out_r_TREADY, ap_predicate_op2900_write_state37)
    begin
                ap_block_state37_io <= ((ap_predicate_op2900_write_state37 = ap_const_boolean_1) and (out_r_TREADY = ap_const_logic_0));
    end process;

        ap_block_state37_pp0_stage9_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage2_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage3_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage4_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage5_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage6_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage7_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage8_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_10343_assign_proc : process(icmp_ln64_reg_14188, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19_11001)
    begin
                ap_condition_10343 <= ((icmp_ln64_reg_14188 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19_11001));
    end process;


    ap_condition_10346_assign_proc : process(icmp_ln64_reg_14188, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001)
    begin
                ap_condition_10346 <= ((icmp_ln64_reg_14188 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001));
    end process;


    ap_condition_10354_assign_proc : process(ap_enable_reg_pp0_iter1, and_ln147_reg_15619, icmp_ln191_reg_15788, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
                ap_condition_10354 <= ((icmp_ln191_reg_15788 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln147_reg_15619) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8));
    end process;


    ap_condition_2202_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
                ap_condition_2202 <= ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_condition_73_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage26, ap_block_pp0_stage26_11001)
    begin
                ap_condition_73 <= ((ap_const_boolean_0 = ap_block_pp0_stage26_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage26) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_condition_8968_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, icmp_ln64_reg_14188, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001)
    begin
                ap_condition_8968 <= ((ap_const_logic_1 = ap_ce) and (icmp_ln64_reg_14188 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_ce, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to0_assign_proc : process(ap_enable_reg_pp0_iter0)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_0)) then 
            ap_idle_pp0_0to0 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to1_assign_proc : process(ap_enable_reg_pp0_iter1)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_0)) then 
            ap_idle_pp0_1to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to1 <= ap_const_logic_0;
        end if; 
    end process;

    ap_phi_mux_l1_write_col_offset_1_phi_fu_3153_p8 <= ap_phi_reg_pp0_iter0_l1_write_col_offset_1_reg_3148;

    ap_phi_mux_l2_maxes_0_flag_1_phi_fu_3343_p4_assign_proc : process(and_ln147_reg_15619, icmp_ln191_reg_15788, trunc_ln147_1_reg_15440, ap_phi_reg_pp0_iter1_l2_maxes_0_flag_1_reg_3339)
    begin
        if (((icmp_ln191_reg_15788 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln147_reg_15619))) then 
            ap_phi_mux_l2_maxes_0_flag_1_phi_fu_3343_p4 <= trunc_ln147_1_reg_15440;
        else 
            ap_phi_mux_l2_maxes_0_flag_1_phi_fu_3343_p4 <= ap_phi_reg_pp0_iter1_l2_maxes_0_flag_1_reg_3339;
        end if; 
    end process;


    ap_phi_mux_l2_maxes_0_new_1_phi_fu_3354_p4_assign_proc : process(and_ln147_reg_15619, icmp_ln191_reg_15788, ap_phi_reg_pp0_iter1_l2_maxes_0_new_1_reg_3350, select_ln182_8_fu_13496_p3)
    begin
        if (((icmp_ln191_reg_15788 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln147_reg_15619))) then 
            ap_phi_mux_l2_maxes_0_new_1_phi_fu_3354_p4 <= select_ln182_8_fu_13496_p3;
        else 
            ap_phi_mux_l2_maxes_0_new_1_phi_fu_3354_p4 <= ap_phi_reg_pp0_iter1_l2_maxes_0_new_1_reg_3350;
        end if; 
    end process;


    ap_phi_mux_l2_maxes_1_new_1_phi_fu_3365_p4_assign_proc : process(and_ln147_reg_15619, icmp_ln191_reg_15788, ap_phi_reg_pp0_iter1_l2_maxes_1_new_1_reg_3361, select_ln182_9_fu_13504_p3)
    begin
        if (((icmp_ln191_reg_15788 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln147_reg_15619))) then 
            ap_phi_mux_l2_maxes_1_new_1_phi_fu_3365_p4 <= select_ln182_9_fu_13504_p3;
        else 
            ap_phi_mux_l2_maxes_1_new_1_phi_fu_3365_p4 <= ap_phi_reg_pp0_iter1_l2_maxes_1_new_1_reg_3361;
        end if; 
    end process;


    ap_phi_mux_l2_maxes_2_new_1_phi_fu_3376_p4_assign_proc : process(and_ln147_reg_15619, icmp_ln191_reg_15788, ap_phi_reg_pp0_iter1_l2_maxes_2_new_1_reg_3372, select_ln182_10_fu_13512_p3)
    begin
        if (((icmp_ln191_reg_15788 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln147_reg_15619))) then 
            ap_phi_mux_l2_maxes_2_new_1_phi_fu_3376_p4 <= select_ln182_10_fu_13512_p3;
        else 
            ap_phi_mux_l2_maxes_2_new_1_phi_fu_3376_p4 <= ap_phi_reg_pp0_iter1_l2_maxes_2_new_1_reg_3372;
        end if; 
    end process;


    ap_phi_mux_l2_maxes_3_new_1_phi_fu_3387_p4_assign_proc : process(and_ln147_reg_15619, icmp_ln191_reg_15788, ap_phi_reg_pp0_iter1_l2_maxes_3_new_1_reg_3383, select_ln182_11_fu_13520_p3)
    begin
        if (((icmp_ln191_reg_15788 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln147_reg_15619))) then 
            ap_phi_mux_l2_maxes_3_new_1_phi_fu_3387_p4 <= select_ln182_11_fu_13520_p3;
        else 
            ap_phi_mux_l2_maxes_3_new_1_phi_fu_3387_p4 <= ap_phi_reg_pp0_iter1_l2_maxes_3_new_1_reg_3383;
        end if; 
    end process;


    ap_phi_mux_l2_maxes_4_new_1_phi_fu_3398_p4_assign_proc : process(and_ln147_reg_15619, icmp_ln191_reg_15788, ap_phi_reg_pp0_iter1_l2_maxes_4_new_1_reg_3394, select_ln182_12_fu_13528_p3)
    begin
        if (((icmp_ln191_reg_15788 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln147_reg_15619))) then 
            ap_phi_mux_l2_maxes_4_new_1_phi_fu_3398_p4 <= select_ln182_12_fu_13528_p3;
        else 
            ap_phi_mux_l2_maxes_4_new_1_phi_fu_3398_p4 <= ap_phi_reg_pp0_iter1_l2_maxes_4_new_1_reg_3394;
        end if; 
    end process;


    ap_phi_mux_l2_maxes_5_new_1_phi_fu_3409_p4_assign_proc : process(and_ln147_reg_15619, icmp_ln191_reg_15788, ap_phi_reg_pp0_iter1_l2_maxes_5_new_1_reg_3405, select_ln182_13_fu_13536_p3)
    begin
        if (((icmp_ln191_reg_15788 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln147_reg_15619))) then 
            ap_phi_mux_l2_maxes_5_new_1_phi_fu_3409_p4 <= select_ln182_13_fu_13536_p3;
        else 
            ap_phi_mux_l2_maxes_5_new_1_phi_fu_3409_p4 <= ap_phi_reg_pp0_iter1_l2_maxes_5_new_1_reg_3405;
        end if; 
    end process;


    ap_phi_mux_l2_maxes_6_new_1_phi_fu_3420_p4_assign_proc : process(and_ln147_reg_15619, icmp_ln191_reg_15788, ap_phi_reg_pp0_iter1_l2_maxes_6_new_1_reg_3416, select_ln182_14_fu_13544_p3)
    begin
        if (((icmp_ln191_reg_15788 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln147_reg_15619))) then 
            ap_phi_mux_l2_maxes_6_new_1_phi_fu_3420_p4 <= select_ln182_14_fu_13544_p3;
        else 
            ap_phi_mux_l2_maxes_6_new_1_phi_fu_3420_p4 <= ap_phi_reg_pp0_iter1_l2_maxes_6_new_1_reg_3416;
        end if; 
    end process;


    ap_phi_mux_l2_maxes_7_new_1_phi_fu_3431_p4_assign_proc : process(and_ln147_reg_15619, icmp_ln191_reg_15788, ap_phi_reg_pp0_iter1_l2_maxes_7_new_1_reg_3427, select_ln182_15_fu_13552_p3)
    begin
        if (((icmp_ln191_reg_15788 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln147_reg_15619))) then 
            ap_phi_mux_l2_maxes_7_new_1_phi_fu_3431_p4 <= select_ln182_15_fu_13552_p3;
        else 
            ap_phi_mux_l2_maxes_7_new_1_phi_fu_3431_p4 <= ap_phi_reg_pp0_iter1_l2_maxes_7_new_1_reg_3427;
        end if; 
    end process;


    ap_phi_mux_l2_read_row_offset_f_1_phi_fu_3442_p4_assign_proc : process(and_ln147_reg_15619, ap_phi_mux_l2_read_row_offset_f_phi_fu_3322_p4)
    begin
        if ((ap_const_lv1_1 = and_ln147_reg_15619)) then 
            ap_phi_mux_l2_read_row_offset_f_1_phi_fu_3442_p4 <= ap_phi_mux_l2_read_row_offset_f_phi_fu_3322_p4;
        else 
            ap_phi_mux_l2_read_row_offset_f_1_phi_fu_3442_p4 <= ap_const_lv1_0;
        end if; 
    end process;


    ap_phi_mux_l2_read_row_offset_f_phi_fu_3322_p4_assign_proc : process(and_ln147_reg_15619, icmp_ln191_reg_15788, ap_phi_reg_pp0_iter1_l2_read_row_offset_f_reg_3319)
    begin
        if (((icmp_ln191_reg_15788 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln147_reg_15619))) then 
            ap_phi_mux_l2_read_row_offset_f_phi_fu_3322_p4 <= ap_const_lv1_0;
        else 
            ap_phi_mux_l2_read_row_offset_f_phi_fu_3322_p4 <= ap_phi_reg_pp0_iter1_l2_read_row_offset_f_reg_3319;
        end if; 
    end process;


    ap_phi_mux_l2_read_row_offset_n_1_phi_fu_3454_p4_assign_proc : process(and_ln147_reg_15619, ap_phi_reg_pp0_iter1_l2_read_row_offset_n_reg_3329, ap_phi_reg_pp0_iter1_l2_read_row_offset_n_1_reg_3450)
    begin
        if ((ap_const_lv1_1 = and_ln147_reg_15619)) then 
            ap_phi_mux_l2_read_row_offset_n_1_phi_fu_3454_p4 <= ap_phi_reg_pp0_iter1_l2_read_row_offset_n_reg_3329;
        else 
            ap_phi_mux_l2_read_row_offset_n_1_phi_fu_3454_p4 <= ap_phi_reg_pp0_iter1_l2_read_row_offset_n_1_reg_3450;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_l2_maxes_0_flag_1_reg_3339 <= "X";
    ap_phi_reg_pp0_iter0_l2_maxes_0_new_1_reg_3350 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_l2_maxes_1_new_1_reg_3361 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_l2_maxes_2_new_1_reg_3372 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_l2_maxes_3_new_1_reg_3383 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_l2_maxes_4_new_1_reg_3394 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_l2_maxes_5_new_1_reg_3405 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_l2_maxes_6_new_1_reg_3416 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_l2_maxes_7_new_1_reg_3427 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_l2_read_row_offset_f_reg_3319 <= "X";
    ap_phi_reg_pp0_iter0_l2_read_row_offset_n_reg_3329 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter1_l2_read_row_offset_n_1_reg_3450 <= "XXXXXXXX";

    ap_predicate_op2900_write_state37_assign_proc : process(and_ln147_reg_15619, icmp_ln191_reg_15788)
    begin
                ap_predicate_op2900_write_state37 <= ((icmp_ln191_reg_15788 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln147_reg_15619));
    end process;


    ap_ready_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage26, ap_block_pp0_stage26_11001, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage26_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage26) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to0 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_13647_p0 <= ap_const_lv13_1FF5(5 - 1 downto 0);
    grp_fu_13647_p1 <= grp_fu_13647_p10(8 - 1 downto 0);
    grp_fu_13647_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_6_fu_4503_p8),13));
    grp_fu_13647_p2 <= std_logic_vector(unsigned(zext_ln90_16_fu_4481_p1) - unsigned(zext_ln90_18_fu_4493_p1));
    grp_fu_13655_p0 <= ap_const_lv13_1FF5(5 - 1 downto 0);
    grp_fu_13655_p1 <= grp_fu_13655_p10(8 - 1 downto 0);
    grp_fu_13655_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_7_fu_4608_p8),13));
    grp_fu_13663_p0 <= ap_const_lv13_1FF5(5 - 1 downto 0);
    grp_fu_13663_p1 <= grp_fu_13663_p10(8 - 1 downto 0);
    grp_fu_13663_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_17_fu_4751_p8),13));
    grp_fu_13671_p0 <= ap_const_lv13_D(5 - 1 downto 0);
    grp_fu_13671_p1 <= grp_fu_13671_p10(8 - 1 downto 0);
    grp_fu_13671_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_10_fu_5429_p8),13));
    grp_fu_13671_p2 <= std_logic_vector(signed(sext_ln90_45_fu_5794_p1) + signed(sext_ln90_38_fu_5656_p1));
    grp_fu_13679_p0 <= ap_const_lv13_D(5 - 1 downto 0);
    grp_fu_13679_p1 <= zext_ln90_99_fu_5860_p1(8 - 1 downto 0);
    grp_fu_13688_p0 <= ap_const_lv13_D(5 - 1 downto 0);
    grp_fu_13688_p1 <= zext_ln90_47_reg_15093(8 - 1 downto 0);
    grp_fu_13688_p2 <= std_logic_vector(unsigned(zext_ln90_113_fu_6497_p1) - unsigned(zext_ln90_116_fu_6517_p1));
    grp_fu_13695_p0 <= ap_const_lv13_B(5 - 1 downto 0);
    grp_fu_13695_p1 <= grp_fu_13695_p10(8 - 1 downto 0);
    grp_fu_13695_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_14_reg_15008),13));
    grp_fu_13704_p0 <= ap_const_lv13_B(5 - 1 downto 0);
    grp_fu_13704_p1 <= zext_ln90_99_reg_15177(8 - 1 downto 0);
    grp_fu_13712_p0 <= ap_const_lv13_1FF3(5 - 1 downto 0);
    grp_fu_13712_p1 <= grp_fu_13712_p10(8 - 1 downto 0);
    grp_fu_13712_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_22_reg_15197),13));
    grp_fu_13719_p0 <= ap_const_lv13_D(5 - 1 downto 0);
    grp_fu_13719_p1 <= grp_fu_13719_p10(8 - 1 downto 0);
    grp_fu_13719_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_23_reg_15209),13));
    grp_fu_3462_p2 <= std_logic_vector(unsigned(l1_write_row_offset) + unsigned(ap_const_lv8_1));
    icmp_ln111_1_fu_7180_p2 <= "1" when (signed(add_ln104_3_reg_15322) > signed(l1_maxes_1)) else "0";
    icmp_ln111_2_fu_7307_p2 <= "1" when (signed(add_ln104_5_reg_15357) > signed(l1_maxes_2)) else "0";
    icmp_ln111_3_fu_7196_p2 <= "1" when (signed(add_ln104_7_reg_15338) > signed(l1_maxes_3)) else "0";
    icmp_ln111_fu_7513_p2 <= "1" when (signed(add_ln104_1_reg_15399) > signed(l1_maxes_0)) else "0";
    icmp_ln114_fu_4147_p2 <= "1" when (trunc_ln30_reg_13874 = ap_const_lv2_3) else "0";
    icmp_ln123_fu_7270_p2 <= "1" when (add_ln122_fu_7264_p2 = ap_const_lv16_101) else "0";
    icmp_ln127_fu_7546_p2 <= "1" when (add_ln126_fu_7541_p2 = ap_const_lv8_6) else "0";
    icmp_ln134_fu_4277_p2 <= "1" when (add_ln133_fu_4271_p2 = ap_const_lv16_200) else "0";
    icmp_ln138_fu_7571_p2 <= "1" when (add_ln137_fu_7566_p2 = ap_const_lv8_6) else "0";
    icmp_ln147_fu_7347_p2 <= "1" when (unsigned(l2_iteration) > unsigned(ap_const_lv32_17FF)) else "0";
    icmp_ln158_1_fu_7751_p2 <= "1" when (unsigned(add_ln157_1_fu_7745_p2) > unsigned(ap_const_lv8_5)) else "0";
    icmp_ln158_2_fu_7804_p2 <= "1" when (unsigned(add_ln157_2_fu_7798_p2) > unsigned(ap_const_lv8_5)) else "0";
    icmp_ln158_fu_7605_p2 <= "1" when (unsigned(add_ln157_fu_7599_p2) > unsigned(ap_const_lv8_5)) else "0";
    icmp_ln186_1_fu_13412_p2 <= "1" when (signed(add_ln178_3_reg_17563) > signed(l2_maxes_1)) else "0";
    icmp_ln186_2_fu_13424_p2 <= "1" when (signed(add_ln178_5_reg_17574) > signed(l2_maxes_2)) else "0";
    icmp_ln186_3_fu_13436_p2 <= "1" when (signed(add_ln178_7_reg_17557) > signed(l2_maxes_3)) else "0";
    icmp_ln186_4_fu_13448_p2 <= "1" when (signed(add_ln178_9_reg_17523) > signed(l2_maxes_4)) else "0";
    icmp_ln186_5_fu_13460_p2 <= "1" when (signed(add_ln178_11_reg_17529) > signed(l2_maxes_5)) else "0";
    icmp_ln186_6_fu_13472_p2 <= "1" when (signed(add_ln178_13_reg_17535) > signed(l2_maxes_6)) else "0";
    icmp_ln186_7_fu_13484_p2 <= "1" when (signed(add_ln178_15_reg_17585) > signed(l2_maxes_7)) else "0";
    icmp_ln186_fu_13400_p2 <= "1" when (signed(add_ln178_1_reg_17546) > signed(l2_maxes_0)) else "0";
    icmp_ln191_fu_7445_p2 <= "1" when (trunc_ln147_fu_7339_p1 = ap_const_lv3_7) else "0";
    icmp_ln208_fu_7463_p2 <= "1" when (add_ln207_fu_7457_p2 = ap_const_lv16_100) else "0";
    icmp_ln212_fu_13354_p2 <= "1" when (add_ln211_fu_13349_p2 = ap_const_lv8_6) else "0";
    icmp_ln221_fu_4157_p2 <= "1" when (add_ln220_fu_4152_p2 = ap_const_lv32_40400) else "0";
    icmp_ln229_fu_7489_p2 <= "1" when (add_ln228_fu_7483_p2 = ap_const_lv32_40800) else "0";
    icmp_ln30_fu_3479_p2 <= "1" when (unsigned(trunc_ln30_1_fu_3475_p1) < unsigned(ap_const_lv10_180)) else "0";
    icmp_ln39_1_fu_3736_p2 <= "1" when (add_ln38_1_reg_13936 = ap_const_lv8_3) else "0";
    icmp_ln39_2_fu_3792_p2 <= "1" when (add_ln38_2_fu_3786_p2 = ap_const_lv8_3) else "0";
    icmp_ln39_3_fu_3850_p2 <= "1" when (add_ln38_3_fu_3845_p2 = ap_const_lv8_3) else "0";
    icmp_ln39_4_fu_3886_p2 <= "1" when (add_ln38_4_fu_3880_p2 = ap_const_lv8_3) else "0";
    icmp_ln39_5_fu_3944_p2 <= "1" when (add_ln38_5_fu_3938_p2 = ap_const_lv8_3) else "0";
    icmp_ln39_6_fu_4014_p2 <= "1" when (add_ln38_6_reg_14146 = ap_const_lv8_3) else "0";
    icmp_ln39_7_fu_4036_p2 <= "1" when (add_ln38_7_fu_4030_p2 = ap_const_lv8_3) else "0";
    icmp_ln39_fu_3597_p2 <= "1" when (add_ln38_fu_3592_p2 = ap_const_lv8_3) else "0";
    icmp_ln48_fu_3491_p2 <= "1" when (trunc_ln30_1_fu_3475_p1 = ap_const_lv10_BF) else "0";
    icmp_ln54_fu_3485_p2 <= "1" when (trunc_ln30_1_fu_3475_p1 = ap_const_lv10_3FF) else "0";
    icmp_ln58_fu_3506_p2 <= "1" when (grp_fu_3462_p2 = ap_const_lv8_6) else "0";
    icmp_ln64_fu_4131_p2 <= "1" when (tmp_66_fu_4122_p4 = ap_const_lv21_0) else "0";
    icmp_ln78_1_fu_4383_p2 <= "1" when (unsigned(add_ln77_1_fu_4377_p2) > unsigned(ap_const_lv8_5)) else "0";
    icmp_ln78_2_fu_4436_p2 <= "1" when (unsigned(add_ln77_2_fu_4430_p2) > unsigned(ap_const_lv8_5)) else "0";
    icmp_ln78_fu_4317_p2 <= "1" when (unsigned(add_ln77_fu_4311_p2) > unsigned(ap_const_lv8_5)) else "0";

    in_r_TDATA_blk_n_assign_proc : process(ap_enable_reg_pp0_iter0, in_r_TVALID, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, icmp_ln30_reg_13879)
    begin
        if (((icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            in_r_TDATA_blk_n <= in_r_TVALID;
        else 
            in_r_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    in_r_TREADY_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, icmp_ln30_reg_13879, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            in_r_TREADY <= ap_const_logic_1;
        else 
            in_r_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_0_0_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, zext_ln90_fu_4221_p1, zext_ln90_9_fu_4348_p1, ap_block_pp0_stage10)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
                l1_stripes_0_0_address0 <= zext_ln90_9_fu_4348_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_0_0_address0 <= zext_ln90_fu_4221_p1(10 - 1 downto 0);
            else 
                l1_stripes_0_0_address0 <= "XXXXXXXXXX";
            end if;
        else 
            l1_stripes_0_0_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    l1_stripes_0_0_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, zext_ln37_fu_3552_p1, zext_ln37_1_fu_3650_p1, ap_block_pp0_stage2, zext_ln37_2_fu_3760_p1, ap_block_pp0_stage3, zext_ln37_3_fu_3824_p1, ap_block_pp0_stage4, zext_ln37_4_fu_3907_p1, ap_block_pp0_stage5, zext_ln37_5_fu_3979_p1, ap_block_pp0_stage6, zext_ln37_6_fu_4077_p1, ap_block_pp0_stage7, zext_ln37_7_fu_4177_p1, ap_block_pp0_stage8, zext_ln90_5_fu_4249_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_0_0_address1 <= zext_ln90_5_fu_4249_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_0_0_address1 <= zext_ln37_7_fu_4177_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_0_0_address1 <= zext_ln37_6_fu_4077_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_0_0_address1 <= zext_ln37_5_fu_3979_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_0_0_address1 <= zext_ln37_4_fu_3907_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_0_0_address1 <= zext_ln37_3_fu_3824_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_0_0_address1 <= zext_ln37_2_fu_3760_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_0_0_address1 <= zext_ln37_1_fu_3650_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_0_0_address1 <= zext_ln37_fu_3552_p1(10 - 1 downto 0);
            else 
                l1_stripes_0_0_address1 <= "XXXXXXXXXX";
            end if;
        else 
            l1_stripes_0_0_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    l1_stripes_0_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001)))) then 
            l1_stripes_0_0_ce0 <= ap_const_logic_1;
        else 
            l1_stripes_0_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_0_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)))) then 
            l1_stripes_0_0_ce1 <= ap_const_logic_1;
        else 
            l1_stripes_0_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_0_0_d1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, tmp_data_V_1_reg_13897, ap_CS_fsm_pp0_stage2, p_Result_s_reg_13942, p_Result_3_reg_13964, p_Result_4_reg_13986, p_Result_5_reg_14008, p_Result_6_reg_14030, p_Result_7_reg_14052, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, trunc_ln681_fu_3530_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_0_0_d1 <= p_Result_7_reg_14052;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_0_0_d1 <= p_Result_6_reg_14030;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_0_0_d1 <= p_Result_5_reg_14008;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_0_0_d1 <= p_Result_4_reg_13986;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_0_0_d1 <= p_Result_3_reg_13964;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_0_0_d1 <= p_Result_s_reg_13942;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_0_0_d1 <= tmp_data_V_1_reg_13897(15 downto 8);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_0_0_d1 <= trunc_ln681_fu_3530_p1;
            else 
                l1_stripes_0_0_d1 <= "XXXXXXXX";
            end if;
        else 
            l1_stripes_0_0_d1 <= "XXXXXXXX";
        end if; 
    end process;


    l1_stripes_0_0_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, icmp_ln30_reg_13879, ap_block_pp0_stage1_11001, trunc_ln37_fu_3578_p1, trunc_ln37_1_fu_3582_p1, trunc_ln37_1_reg_13917, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, trunc_ln37_2_fu_3672_p1, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, trunc_ln37_3_fu_3782_p1, trunc_ln37_4_reg_14100, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, trunc_ln37_5_reg_14111, trunc_ln37_6_reg_14132, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, trunc_ln37_7_reg_14142, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, trunc_ln37_8_reg_14164, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (trunc_ln37_7_reg_14142 = ap_const_lv2_0) and (trunc_ln37_1_reg_13917 = ap_const_lv3_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (trunc_ln37_6_reg_14132 = ap_const_lv2_0) and (trunc_ln37_1_reg_13917 = ap_const_lv3_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln37_5_reg_14111 = ap_const_lv2_0) and (trunc_ln37_1_reg_13917 = ap_const_lv3_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln37_4_reg_14100 = ap_const_lv2_0) and (trunc_ln37_1_reg_13917 = ap_const_lv3_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((trunc_ln37_3_fu_3782_p1 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (trunc_ln37_1_reg_13917 = ap_const_lv3_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((trunc_ln37_2_fu_3672_p1 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln37_1_reg_13917 = ap_const_lv3_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((trunc_ln37_8_reg_14164 = ap_const_lv2_0) and (trunc_ln37_1_reg_13917 = ap_const_lv3_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((trunc_ln37_1_fu_3582_p1 = ap_const_lv3_0) and (trunc_ln37_fu_3578_p1 = ap_const_lv2_0) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            l1_stripes_0_0_we1 <= ap_const_logic_1;
        else 
            l1_stripes_0_0_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_0_1_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, zext_ln90_fu_4221_p1, zext_ln90_9_fu_4348_p1, ap_block_pp0_stage10)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
                l1_stripes_0_1_address0 <= zext_ln90_9_fu_4348_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_0_1_address0 <= zext_ln90_fu_4221_p1(10 - 1 downto 0);
            else 
                l1_stripes_0_1_address0 <= "XXXXXXXXXX";
            end if;
        else 
            l1_stripes_0_1_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    l1_stripes_0_1_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, zext_ln37_fu_3552_p1, zext_ln37_1_fu_3650_p1, ap_block_pp0_stage2, zext_ln37_2_fu_3760_p1, ap_block_pp0_stage3, zext_ln37_3_fu_3824_p1, ap_block_pp0_stage4, zext_ln37_4_fu_3907_p1, ap_block_pp0_stage5, zext_ln37_5_fu_3979_p1, ap_block_pp0_stage6, zext_ln37_6_fu_4077_p1, ap_block_pp0_stage7, zext_ln37_7_fu_4177_p1, ap_block_pp0_stage8, zext_ln90_5_fu_4249_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_0_1_address1 <= zext_ln90_5_fu_4249_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_0_1_address1 <= zext_ln37_7_fu_4177_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_0_1_address1 <= zext_ln37_6_fu_4077_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_0_1_address1 <= zext_ln37_5_fu_3979_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_0_1_address1 <= zext_ln37_4_fu_3907_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_0_1_address1 <= zext_ln37_3_fu_3824_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_0_1_address1 <= zext_ln37_2_fu_3760_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_0_1_address1 <= zext_ln37_1_fu_3650_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_0_1_address1 <= zext_ln37_fu_3552_p1(10 - 1 downto 0);
            else 
                l1_stripes_0_1_address1 <= "XXXXXXXXXX";
            end if;
        else 
            l1_stripes_0_1_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    l1_stripes_0_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001)))) then 
            l1_stripes_0_1_ce0 <= ap_const_logic_1;
        else 
            l1_stripes_0_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_0_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)))) then 
            l1_stripes_0_1_ce1 <= ap_const_logic_1;
        else 
            l1_stripes_0_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_0_1_d1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, tmp_data_V_1_reg_13897, ap_CS_fsm_pp0_stage2, p_Result_s_reg_13942, p_Result_3_reg_13964, p_Result_4_reg_13986, p_Result_5_reg_14008, p_Result_6_reg_14030, p_Result_7_reg_14052, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, trunc_ln681_fu_3530_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_0_1_d1 <= p_Result_7_reg_14052;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_0_1_d1 <= p_Result_6_reg_14030;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_0_1_d1 <= p_Result_5_reg_14008;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_0_1_d1 <= p_Result_4_reg_13986;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_0_1_d1 <= p_Result_3_reg_13964;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_0_1_d1 <= p_Result_s_reg_13942;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_0_1_d1 <= tmp_data_V_1_reg_13897(15 downto 8);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_0_1_d1 <= trunc_ln681_fu_3530_p1;
            else 
                l1_stripes_0_1_d1 <= "XXXXXXXX";
            end if;
        else 
            l1_stripes_0_1_d1 <= "XXXXXXXX";
        end if; 
    end process;


    l1_stripes_0_1_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, icmp_ln30_reg_13879, ap_block_pp0_stage1_11001, trunc_ln37_fu_3578_p1, trunc_ln37_1_fu_3582_p1, trunc_ln37_1_reg_13917, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, trunc_ln37_2_fu_3672_p1, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, trunc_ln37_3_fu_3782_p1, trunc_ln37_4_reg_14100, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, trunc_ln37_5_reg_14111, trunc_ln37_6_reg_14132, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, trunc_ln37_7_reg_14142, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, trunc_ln37_8_reg_14164, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (trunc_ln37_7_reg_14142 = ap_const_lv2_0) and (trunc_ln37_1_reg_13917 = ap_const_lv3_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (trunc_ln37_6_reg_14132 = ap_const_lv2_0) and (trunc_ln37_1_reg_13917 = ap_const_lv3_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln37_5_reg_14111 = ap_const_lv2_0) and (trunc_ln37_1_reg_13917 = ap_const_lv3_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln37_4_reg_14100 = ap_const_lv2_0) and (trunc_ln37_1_reg_13917 = ap_const_lv3_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((trunc_ln37_3_fu_3782_p1 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (trunc_ln37_1_reg_13917 = ap_const_lv3_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((trunc_ln37_2_fu_3672_p1 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln37_1_reg_13917 = ap_const_lv3_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((trunc_ln37_8_reg_14164 = ap_const_lv2_0) and (trunc_ln37_1_reg_13917 = ap_const_lv3_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((trunc_ln37_1_fu_3582_p1 = ap_const_lv3_1) and (trunc_ln37_fu_3578_p1 = ap_const_lv2_0) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            l1_stripes_0_1_we1 <= ap_const_logic_1;
        else 
            l1_stripes_0_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_0_2_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, zext_ln90_fu_4221_p1, zext_ln90_9_fu_4348_p1, ap_block_pp0_stage10)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
                l1_stripes_0_2_address0 <= zext_ln90_9_fu_4348_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_0_2_address0 <= zext_ln90_fu_4221_p1(10 - 1 downto 0);
            else 
                l1_stripes_0_2_address0 <= "XXXXXXXXXX";
            end if;
        else 
            l1_stripes_0_2_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    l1_stripes_0_2_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, zext_ln37_fu_3552_p1, zext_ln37_1_fu_3650_p1, ap_block_pp0_stage2, zext_ln37_2_fu_3760_p1, ap_block_pp0_stage3, zext_ln37_3_fu_3824_p1, ap_block_pp0_stage4, zext_ln37_4_fu_3907_p1, ap_block_pp0_stage5, zext_ln37_5_fu_3979_p1, ap_block_pp0_stage6, zext_ln37_6_fu_4077_p1, ap_block_pp0_stage7, zext_ln37_7_fu_4177_p1, ap_block_pp0_stage8, zext_ln90_5_fu_4249_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_0_2_address1 <= zext_ln90_5_fu_4249_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_0_2_address1 <= zext_ln37_7_fu_4177_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_0_2_address1 <= zext_ln37_6_fu_4077_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_0_2_address1 <= zext_ln37_5_fu_3979_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_0_2_address1 <= zext_ln37_4_fu_3907_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_0_2_address1 <= zext_ln37_3_fu_3824_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_0_2_address1 <= zext_ln37_2_fu_3760_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_0_2_address1 <= zext_ln37_1_fu_3650_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_0_2_address1 <= zext_ln37_fu_3552_p1(10 - 1 downto 0);
            else 
                l1_stripes_0_2_address1 <= "XXXXXXXXXX";
            end if;
        else 
            l1_stripes_0_2_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    l1_stripes_0_2_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001)))) then 
            l1_stripes_0_2_ce0 <= ap_const_logic_1;
        else 
            l1_stripes_0_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_0_2_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)))) then 
            l1_stripes_0_2_ce1 <= ap_const_logic_1;
        else 
            l1_stripes_0_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_0_2_d1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, tmp_data_V_1_reg_13897, ap_CS_fsm_pp0_stage2, p_Result_s_reg_13942, p_Result_3_reg_13964, p_Result_4_reg_13986, p_Result_5_reg_14008, p_Result_6_reg_14030, p_Result_7_reg_14052, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, trunc_ln681_fu_3530_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_0_2_d1 <= p_Result_7_reg_14052;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_0_2_d1 <= p_Result_6_reg_14030;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_0_2_d1 <= p_Result_5_reg_14008;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_0_2_d1 <= p_Result_4_reg_13986;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_0_2_d1 <= p_Result_3_reg_13964;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_0_2_d1 <= p_Result_s_reg_13942;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_0_2_d1 <= tmp_data_V_1_reg_13897(15 downto 8);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_0_2_d1 <= trunc_ln681_fu_3530_p1;
            else 
                l1_stripes_0_2_d1 <= "XXXXXXXX";
            end if;
        else 
            l1_stripes_0_2_d1 <= "XXXXXXXX";
        end if; 
    end process;


    l1_stripes_0_2_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, icmp_ln30_reg_13879, ap_block_pp0_stage1_11001, trunc_ln37_fu_3578_p1, trunc_ln37_1_fu_3582_p1, trunc_ln37_1_reg_13917, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, trunc_ln37_2_fu_3672_p1, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, trunc_ln37_3_fu_3782_p1, trunc_ln37_4_reg_14100, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, trunc_ln37_5_reg_14111, trunc_ln37_6_reg_14132, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, trunc_ln37_7_reg_14142, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, trunc_ln37_8_reg_14164, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (trunc_ln37_7_reg_14142 = ap_const_lv2_0) and (trunc_ln37_1_reg_13917 = ap_const_lv3_2) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (trunc_ln37_6_reg_14132 = ap_const_lv2_0) and (trunc_ln37_1_reg_13917 = ap_const_lv3_2) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln37_5_reg_14111 = ap_const_lv2_0) and (trunc_ln37_1_reg_13917 = ap_const_lv3_2) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln37_4_reg_14100 = ap_const_lv2_0) and (trunc_ln37_1_reg_13917 = ap_const_lv3_2) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((trunc_ln37_3_fu_3782_p1 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (trunc_ln37_1_reg_13917 = ap_const_lv3_2) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((trunc_ln37_2_fu_3672_p1 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln37_1_reg_13917 = ap_const_lv3_2) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((trunc_ln37_8_reg_14164 = ap_const_lv2_0) and (trunc_ln37_1_reg_13917 = ap_const_lv3_2) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((trunc_ln37_1_fu_3582_p1 = ap_const_lv3_2) and (trunc_ln37_fu_3578_p1 = ap_const_lv2_0) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            l1_stripes_0_2_we1 <= ap_const_logic_1;
        else 
            l1_stripes_0_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_0_3_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, zext_ln90_fu_4221_p1, zext_ln90_9_fu_4348_p1, ap_block_pp0_stage10)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
                l1_stripes_0_3_address0 <= zext_ln90_9_fu_4348_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_0_3_address0 <= zext_ln90_fu_4221_p1(10 - 1 downto 0);
            else 
                l1_stripes_0_3_address0 <= "XXXXXXXXXX";
            end if;
        else 
            l1_stripes_0_3_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    l1_stripes_0_3_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, zext_ln37_fu_3552_p1, zext_ln37_1_fu_3650_p1, ap_block_pp0_stage2, zext_ln37_2_fu_3760_p1, ap_block_pp0_stage3, zext_ln37_3_fu_3824_p1, ap_block_pp0_stage4, zext_ln37_4_fu_3907_p1, ap_block_pp0_stage5, zext_ln37_5_fu_3979_p1, ap_block_pp0_stage6, zext_ln37_6_fu_4077_p1, ap_block_pp0_stage7, zext_ln37_7_fu_4177_p1, ap_block_pp0_stage8, zext_ln90_5_fu_4249_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_0_3_address1 <= zext_ln90_5_fu_4249_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_0_3_address1 <= zext_ln37_7_fu_4177_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_0_3_address1 <= zext_ln37_6_fu_4077_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_0_3_address1 <= zext_ln37_5_fu_3979_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_0_3_address1 <= zext_ln37_4_fu_3907_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_0_3_address1 <= zext_ln37_3_fu_3824_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_0_3_address1 <= zext_ln37_2_fu_3760_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_0_3_address1 <= zext_ln37_1_fu_3650_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_0_3_address1 <= zext_ln37_fu_3552_p1(10 - 1 downto 0);
            else 
                l1_stripes_0_3_address1 <= "XXXXXXXXXX";
            end if;
        else 
            l1_stripes_0_3_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    l1_stripes_0_3_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001)))) then 
            l1_stripes_0_3_ce0 <= ap_const_logic_1;
        else 
            l1_stripes_0_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_0_3_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)))) then 
            l1_stripes_0_3_ce1 <= ap_const_logic_1;
        else 
            l1_stripes_0_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_0_3_d1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, tmp_data_V_1_reg_13897, ap_CS_fsm_pp0_stage2, p_Result_s_reg_13942, p_Result_3_reg_13964, p_Result_4_reg_13986, p_Result_5_reg_14008, p_Result_6_reg_14030, p_Result_7_reg_14052, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, trunc_ln681_fu_3530_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_0_3_d1 <= p_Result_7_reg_14052;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_0_3_d1 <= p_Result_6_reg_14030;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_0_3_d1 <= p_Result_5_reg_14008;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_0_3_d1 <= p_Result_4_reg_13986;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_0_3_d1 <= p_Result_3_reg_13964;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_0_3_d1 <= p_Result_s_reg_13942;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_0_3_d1 <= tmp_data_V_1_reg_13897(15 downto 8);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_0_3_d1 <= trunc_ln681_fu_3530_p1;
            else 
                l1_stripes_0_3_d1 <= "XXXXXXXX";
            end if;
        else 
            l1_stripes_0_3_d1 <= "XXXXXXXX";
        end if; 
    end process;


    l1_stripes_0_3_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, icmp_ln30_reg_13879, ap_block_pp0_stage1_11001, trunc_ln37_fu_3578_p1, trunc_ln37_1_fu_3582_p1, trunc_ln37_1_reg_13917, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, trunc_ln37_2_fu_3672_p1, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, trunc_ln37_3_fu_3782_p1, trunc_ln37_4_reg_14100, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, trunc_ln37_5_reg_14111, trunc_ln37_6_reg_14132, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, trunc_ln37_7_reg_14142, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, trunc_ln37_8_reg_14164, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (trunc_ln37_7_reg_14142 = ap_const_lv2_0) and (trunc_ln37_1_reg_13917 = ap_const_lv3_3) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (trunc_ln37_6_reg_14132 = ap_const_lv2_0) and (trunc_ln37_1_reg_13917 = ap_const_lv3_3) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln37_5_reg_14111 = ap_const_lv2_0) and (trunc_ln37_1_reg_13917 = ap_const_lv3_3) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln37_4_reg_14100 = ap_const_lv2_0) and (trunc_ln37_1_reg_13917 = ap_const_lv3_3) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((trunc_ln37_3_fu_3782_p1 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (trunc_ln37_1_reg_13917 = ap_const_lv3_3) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((trunc_ln37_2_fu_3672_p1 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln37_1_reg_13917 = ap_const_lv3_3) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((trunc_ln37_8_reg_14164 = ap_const_lv2_0) and (trunc_ln37_1_reg_13917 = ap_const_lv3_3) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((trunc_ln37_1_fu_3582_p1 = ap_const_lv3_3) and (trunc_ln37_fu_3578_p1 = ap_const_lv2_0) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            l1_stripes_0_3_we1 <= ap_const_logic_1;
        else 
            l1_stripes_0_3_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_0_4_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, zext_ln90_fu_4221_p1, zext_ln90_9_fu_4348_p1, ap_block_pp0_stage10)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
                l1_stripes_0_4_address0 <= zext_ln90_9_fu_4348_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_0_4_address0 <= zext_ln90_fu_4221_p1(10 - 1 downto 0);
            else 
                l1_stripes_0_4_address0 <= "XXXXXXXXXX";
            end if;
        else 
            l1_stripes_0_4_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    l1_stripes_0_4_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, zext_ln37_fu_3552_p1, zext_ln37_1_fu_3650_p1, ap_block_pp0_stage2, zext_ln37_2_fu_3760_p1, ap_block_pp0_stage3, zext_ln37_3_fu_3824_p1, ap_block_pp0_stage4, zext_ln37_4_fu_3907_p1, ap_block_pp0_stage5, zext_ln37_5_fu_3979_p1, ap_block_pp0_stage6, zext_ln37_6_fu_4077_p1, ap_block_pp0_stage7, zext_ln37_7_fu_4177_p1, ap_block_pp0_stage8, zext_ln90_5_fu_4249_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_0_4_address1 <= zext_ln90_5_fu_4249_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_0_4_address1 <= zext_ln37_7_fu_4177_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_0_4_address1 <= zext_ln37_6_fu_4077_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_0_4_address1 <= zext_ln37_5_fu_3979_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_0_4_address1 <= zext_ln37_4_fu_3907_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_0_4_address1 <= zext_ln37_3_fu_3824_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_0_4_address1 <= zext_ln37_2_fu_3760_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_0_4_address1 <= zext_ln37_1_fu_3650_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_0_4_address1 <= zext_ln37_fu_3552_p1(10 - 1 downto 0);
            else 
                l1_stripes_0_4_address1 <= "XXXXXXXXXX";
            end if;
        else 
            l1_stripes_0_4_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    l1_stripes_0_4_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001)))) then 
            l1_stripes_0_4_ce0 <= ap_const_logic_1;
        else 
            l1_stripes_0_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_0_4_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)))) then 
            l1_stripes_0_4_ce1 <= ap_const_logic_1;
        else 
            l1_stripes_0_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_0_4_d1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, tmp_data_V_1_reg_13897, ap_CS_fsm_pp0_stage2, p_Result_s_reg_13942, p_Result_3_reg_13964, p_Result_4_reg_13986, p_Result_5_reg_14008, p_Result_6_reg_14030, p_Result_7_reg_14052, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, trunc_ln681_fu_3530_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_0_4_d1 <= p_Result_7_reg_14052;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_0_4_d1 <= p_Result_6_reg_14030;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_0_4_d1 <= p_Result_5_reg_14008;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_0_4_d1 <= p_Result_4_reg_13986;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_0_4_d1 <= p_Result_3_reg_13964;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_0_4_d1 <= p_Result_s_reg_13942;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_0_4_d1 <= tmp_data_V_1_reg_13897(15 downto 8);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_0_4_d1 <= trunc_ln681_fu_3530_p1;
            else 
                l1_stripes_0_4_d1 <= "XXXXXXXX";
            end if;
        else 
            l1_stripes_0_4_d1 <= "XXXXXXXX";
        end if; 
    end process;


    l1_stripes_0_4_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, icmp_ln30_reg_13879, ap_block_pp0_stage1_11001, trunc_ln37_fu_3578_p1, trunc_ln37_1_fu_3582_p1, trunc_ln37_1_reg_13917, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, trunc_ln37_2_fu_3672_p1, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, trunc_ln37_3_fu_3782_p1, trunc_ln37_4_reg_14100, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, trunc_ln37_5_reg_14111, trunc_ln37_6_reg_14132, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, trunc_ln37_7_reg_14142, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, trunc_ln37_8_reg_14164, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (trunc_ln37_7_reg_14142 = ap_const_lv2_0) and (trunc_ln37_1_reg_13917 = ap_const_lv3_4) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (trunc_ln37_6_reg_14132 = ap_const_lv2_0) and (trunc_ln37_1_reg_13917 = ap_const_lv3_4) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln37_5_reg_14111 = ap_const_lv2_0) and (trunc_ln37_1_reg_13917 = ap_const_lv3_4) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln37_4_reg_14100 = ap_const_lv2_0) and (trunc_ln37_1_reg_13917 = ap_const_lv3_4) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((trunc_ln37_3_fu_3782_p1 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (trunc_ln37_1_reg_13917 = ap_const_lv3_4) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((trunc_ln37_2_fu_3672_p1 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln37_1_reg_13917 = ap_const_lv3_4) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((trunc_ln37_8_reg_14164 = ap_const_lv2_0) and (trunc_ln37_1_reg_13917 = ap_const_lv3_4) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((trunc_ln37_1_fu_3582_p1 = ap_const_lv3_4) and (trunc_ln37_fu_3578_p1 = ap_const_lv2_0) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            l1_stripes_0_4_we1 <= ap_const_logic_1;
        else 
            l1_stripes_0_4_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_0_5_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, zext_ln90_fu_4221_p1, zext_ln90_9_fu_4348_p1, ap_block_pp0_stage10)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
                l1_stripes_0_5_address0 <= zext_ln90_9_fu_4348_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_0_5_address0 <= zext_ln90_fu_4221_p1(10 - 1 downto 0);
            else 
                l1_stripes_0_5_address0 <= "XXXXXXXXXX";
            end if;
        else 
            l1_stripes_0_5_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    l1_stripes_0_5_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, zext_ln37_fu_3552_p1, zext_ln37_1_fu_3650_p1, ap_block_pp0_stage2, zext_ln37_2_fu_3760_p1, ap_block_pp0_stage3, zext_ln37_3_fu_3824_p1, ap_block_pp0_stage4, zext_ln37_4_fu_3907_p1, ap_block_pp0_stage5, zext_ln37_5_fu_3979_p1, ap_block_pp0_stage6, zext_ln37_6_fu_4077_p1, ap_block_pp0_stage7, zext_ln37_7_fu_4177_p1, ap_block_pp0_stage8, zext_ln90_5_fu_4249_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_0_5_address1 <= zext_ln90_5_fu_4249_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_0_5_address1 <= zext_ln37_7_fu_4177_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_0_5_address1 <= zext_ln37_6_fu_4077_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_0_5_address1 <= zext_ln37_5_fu_3979_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_0_5_address1 <= zext_ln37_4_fu_3907_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_0_5_address1 <= zext_ln37_3_fu_3824_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_0_5_address1 <= zext_ln37_2_fu_3760_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_0_5_address1 <= zext_ln37_1_fu_3650_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_0_5_address1 <= zext_ln37_fu_3552_p1(10 - 1 downto 0);
            else 
                l1_stripes_0_5_address1 <= "XXXXXXXXXX";
            end if;
        else 
            l1_stripes_0_5_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    l1_stripes_0_5_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001)))) then 
            l1_stripes_0_5_ce0 <= ap_const_logic_1;
        else 
            l1_stripes_0_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_0_5_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)))) then 
            l1_stripes_0_5_ce1 <= ap_const_logic_1;
        else 
            l1_stripes_0_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_0_5_d1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, tmp_data_V_1_reg_13897, ap_CS_fsm_pp0_stage2, p_Result_s_reg_13942, p_Result_3_reg_13964, p_Result_4_reg_13986, p_Result_5_reg_14008, p_Result_6_reg_14030, p_Result_7_reg_14052, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, trunc_ln681_fu_3530_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_0_5_d1 <= p_Result_7_reg_14052;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_0_5_d1 <= p_Result_6_reg_14030;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_0_5_d1 <= p_Result_5_reg_14008;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_0_5_d1 <= p_Result_4_reg_13986;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_0_5_d1 <= p_Result_3_reg_13964;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_0_5_d1 <= p_Result_s_reg_13942;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_0_5_d1 <= tmp_data_V_1_reg_13897(15 downto 8);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_0_5_d1 <= trunc_ln681_fu_3530_p1;
            else 
                l1_stripes_0_5_d1 <= "XXXXXXXX";
            end if;
        else 
            l1_stripes_0_5_d1 <= "XXXXXXXX";
        end if; 
    end process;


    l1_stripes_0_5_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, icmp_ln30_reg_13879, ap_block_pp0_stage1_11001, trunc_ln37_fu_3578_p1, trunc_ln37_1_fu_3582_p1, trunc_ln37_1_reg_13917, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, trunc_ln37_2_fu_3672_p1, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, trunc_ln37_3_fu_3782_p1, trunc_ln37_4_reg_14100, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, trunc_ln37_5_reg_14111, trunc_ln37_6_reg_14132, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, trunc_ln37_7_reg_14142, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, trunc_ln37_8_reg_14164, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if (((not((trunc_ln37_1_reg_13917 = ap_const_lv3_0)) and not((trunc_ln37_1_reg_13917 = ap_const_lv3_1)) and not((trunc_ln37_1_reg_13917 = ap_const_lv3_2)) and not((trunc_ln37_1_reg_13917 = ap_const_lv3_3)) and not((trunc_ln37_1_reg_13917 = ap_const_lv3_4)) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (trunc_ln37_7_reg_14142 = ap_const_lv2_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln37_1_reg_13917 = ap_const_lv3_0)) and not((trunc_ln37_1_reg_13917 = ap_const_lv3_1)) and not((trunc_ln37_1_reg_13917 = ap_const_lv3_2)) and not((trunc_ln37_1_reg_13917 = ap_const_lv3_3)) and not((trunc_ln37_1_reg_13917 = ap_const_lv3_4)) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (trunc_ln37_6_reg_14132 = ap_const_lv2_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln37_1_reg_13917 = ap_const_lv3_0)) and not((trunc_ln37_1_reg_13917 = ap_const_lv3_1)) and not((trunc_ln37_1_reg_13917 = ap_const_lv3_2)) and not((trunc_ln37_1_reg_13917 = ap_const_lv3_3)) and not((trunc_ln37_1_reg_13917 = ap_const_lv3_4)) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln37_5_reg_14111 = ap_const_lv2_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln37_1_reg_13917 = ap_const_lv3_0)) and not((trunc_ln37_1_reg_13917 = ap_const_lv3_1)) and not((trunc_ln37_1_reg_13917 = ap_const_lv3_2)) and not((trunc_ln37_1_reg_13917 = ap_const_lv3_3)) and not((trunc_ln37_1_reg_13917 = ap_const_lv3_4)) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln37_4_reg_14100 = ap_const_lv2_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln37_1_reg_13917 = ap_const_lv3_0)) and not((trunc_ln37_1_reg_13917 = ap_const_lv3_1)) and not((trunc_ln37_1_reg_13917 = ap_const_lv3_2)) and not((trunc_ln37_1_reg_13917 = ap_const_lv3_3)) and not((trunc_ln37_1_reg_13917 = ap_const_lv3_4)) and (trunc_ln37_3_fu_3782_p1 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln37_1_reg_13917 = ap_const_lv3_0)) and not((trunc_ln37_1_reg_13917 = ap_const_lv3_1)) and not((trunc_ln37_1_reg_13917 = ap_const_lv3_2)) and not((trunc_ln37_1_reg_13917 = ap_const_lv3_3)) and not((trunc_ln37_1_reg_13917 = ap_const_lv3_4)) and (trunc_ln37_2_fu_3672_p1 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln37_1_reg_13917 = ap_const_lv3_0)) and not((trunc_ln37_1_reg_13917 = ap_const_lv3_1)) and not((trunc_ln37_1_reg_13917 = ap_const_lv3_2)) and not((trunc_ln37_1_reg_13917 = ap_const_lv3_3)) and not((trunc_ln37_1_reg_13917 = ap_const_lv3_4)) and (trunc_ln37_8_reg_14164 = ap_const_lv2_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or (not((trunc_ln37_1_fu_3582_p1 = ap_const_lv3_0)) and not((trunc_ln37_1_fu_3582_p1 = ap_const_lv3_1)) and not((trunc_ln37_1_fu_3582_p1 = ap_const_lv3_2)) and not((trunc_ln37_1_fu_3582_p1 = ap_const_lv3_3)) and not((trunc_ln37_1_fu_3582_p1 = ap_const_lv3_4)) and (trunc_ln37_fu_3578_p1 = ap_const_lv2_0) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            l1_stripes_0_5_we1 <= ap_const_logic_1;
        else 
            l1_stripes_0_5_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_1_0_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, zext_ln90_fu_4221_p1, zext_ln90_9_fu_4348_p1, ap_block_pp0_stage10)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
                l1_stripes_1_0_address0 <= zext_ln90_9_fu_4348_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_1_0_address0 <= zext_ln90_fu_4221_p1(10 - 1 downto 0);
            else 
                l1_stripes_1_0_address0 <= "XXXXXXXXXX";
            end if;
        else 
            l1_stripes_1_0_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    l1_stripes_1_0_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, zext_ln37_fu_3552_p1, zext_ln37_1_fu_3650_p1, ap_block_pp0_stage2, zext_ln37_2_fu_3760_p1, ap_block_pp0_stage3, zext_ln37_3_fu_3824_p1, ap_block_pp0_stage4, zext_ln37_4_fu_3907_p1, ap_block_pp0_stage5, zext_ln37_5_fu_3979_p1, ap_block_pp0_stage6, zext_ln37_6_fu_4077_p1, ap_block_pp0_stage7, zext_ln37_7_fu_4177_p1, ap_block_pp0_stage8, zext_ln90_5_fu_4249_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_1_0_address1 <= zext_ln90_5_fu_4249_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_1_0_address1 <= zext_ln37_7_fu_4177_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_1_0_address1 <= zext_ln37_6_fu_4077_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_1_0_address1 <= zext_ln37_5_fu_3979_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_1_0_address1 <= zext_ln37_4_fu_3907_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_1_0_address1 <= zext_ln37_3_fu_3824_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_1_0_address1 <= zext_ln37_2_fu_3760_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_1_0_address1 <= zext_ln37_1_fu_3650_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_1_0_address1 <= zext_ln37_fu_3552_p1(10 - 1 downto 0);
            else 
                l1_stripes_1_0_address1 <= "XXXXXXXXXX";
            end if;
        else 
            l1_stripes_1_0_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    l1_stripes_1_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001)))) then 
            l1_stripes_1_0_ce0 <= ap_const_logic_1;
        else 
            l1_stripes_1_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_1_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)))) then 
            l1_stripes_1_0_ce1 <= ap_const_logic_1;
        else 
            l1_stripes_1_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_1_0_d1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, tmp_data_V_1_reg_13897, ap_CS_fsm_pp0_stage2, p_Result_s_reg_13942, p_Result_3_reg_13964, p_Result_4_reg_13986, p_Result_5_reg_14008, p_Result_6_reg_14030, p_Result_7_reg_14052, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, trunc_ln681_fu_3530_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_1_0_d1 <= p_Result_7_reg_14052;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_1_0_d1 <= p_Result_6_reg_14030;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_1_0_d1 <= p_Result_5_reg_14008;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_1_0_d1 <= p_Result_4_reg_13986;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_1_0_d1 <= p_Result_3_reg_13964;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_1_0_d1 <= p_Result_s_reg_13942;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_1_0_d1 <= tmp_data_V_1_reg_13897(15 downto 8);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_1_0_d1 <= trunc_ln681_fu_3530_p1;
            else 
                l1_stripes_1_0_d1 <= "XXXXXXXX";
            end if;
        else 
            l1_stripes_1_0_d1 <= "XXXXXXXX";
        end if; 
    end process;


    l1_stripes_1_0_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, icmp_ln30_reg_13879, ap_block_pp0_stage1_11001, trunc_ln37_fu_3578_p1, trunc_ln37_1_fu_3582_p1, trunc_ln37_1_reg_13917, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, trunc_ln37_2_fu_3672_p1, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, trunc_ln37_3_fu_3782_p1, trunc_ln37_4_reg_14100, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, trunc_ln37_5_reg_14111, trunc_ln37_6_reg_14132, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, trunc_ln37_7_reg_14142, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, trunc_ln37_8_reg_14164, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (trunc_ln37_7_reg_14142 = ap_const_lv2_1) and (trunc_ln37_1_reg_13917 = ap_const_lv3_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (trunc_ln37_6_reg_14132 = ap_const_lv2_1) and (trunc_ln37_1_reg_13917 = ap_const_lv3_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln37_5_reg_14111 = ap_const_lv2_1) and (trunc_ln37_1_reg_13917 = ap_const_lv3_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln37_4_reg_14100 = ap_const_lv2_1) and (trunc_ln37_1_reg_13917 = ap_const_lv3_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((trunc_ln37_3_fu_3782_p1 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (trunc_ln37_1_reg_13917 = ap_const_lv3_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((trunc_ln37_2_fu_3672_p1 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln37_1_reg_13917 = ap_const_lv3_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((trunc_ln37_8_reg_14164 = ap_const_lv2_1) and (trunc_ln37_1_reg_13917 = ap_const_lv3_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((trunc_ln37_1_fu_3582_p1 = ap_const_lv3_0) and (trunc_ln37_fu_3578_p1 = ap_const_lv2_1) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            l1_stripes_1_0_we1 <= ap_const_logic_1;
        else 
            l1_stripes_1_0_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_1_1_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, zext_ln90_fu_4221_p1, zext_ln90_9_fu_4348_p1, ap_block_pp0_stage10)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
                l1_stripes_1_1_address0 <= zext_ln90_9_fu_4348_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_1_1_address0 <= zext_ln90_fu_4221_p1(10 - 1 downto 0);
            else 
                l1_stripes_1_1_address0 <= "XXXXXXXXXX";
            end if;
        else 
            l1_stripes_1_1_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    l1_stripes_1_1_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, zext_ln37_fu_3552_p1, zext_ln37_1_fu_3650_p1, ap_block_pp0_stage2, zext_ln37_2_fu_3760_p1, ap_block_pp0_stage3, zext_ln37_3_fu_3824_p1, ap_block_pp0_stage4, zext_ln37_4_fu_3907_p1, ap_block_pp0_stage5, zext_ln37_5_fu_3979_p1, ap_block_pp0_stage6, zext_ln37_6_fu_4077_p1, ap_block_pp0_stage7, zext_ln37_7_fu_4177_p1, ap_block_pp0_stage8, zext_ln90_5_fu_4249_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_1_1_address1 <= zext_ln90_5_fu_4249_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_1_1_address1 <= zext_ln37_7_fu_4177_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_1_1_address1 <= zext_ln37_6_fu_4077_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_1_1_address1 <= zext_ln37_5_fu_3979_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_1_1_address1 <= zext_ln37_4_fu_3907_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_1_1_address1 <= zext_ln37_3_fu_3824_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_1_1_address1 <= zext_ln37_2_fu_3760_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_1_1_address1 <= zext_ln37_1_fu_3650_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_1_1_address1 <= zext_ln37_fu_3552_p1(10 - 1 downto 0);
            else 
                l1_stripes_1_1_address1 <= "XXXXXXXXXX";
            end if;
        else 
            l1_stripes_1_1_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    l1_stripes_1_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001)))) then 
            l1_stripes_1_1_ce0 <= ap_const_logic_1;
        else 
            l1_stripes_1_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_1_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)))) then 
            l1_stripes_1_1_ce1 <= ap_const_logic_1;
        else 
            l1_stripes_1_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_1_1_d1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, tmp_data_V_1_reg_13897, ap_CS_fsm_pp0_stage2, p_Result_s_reg_13942, p_Result_3_reg_13964, p_Result_4_reg_13986, p_Result_5_reg_14008, p_Result_6_reg_14030, p_Result_7_reg_14052, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, trunc_ln681_fu_3530_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_1_1_d1 <= p_Result_7_reg_14052;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_1_1_d1 <= p_Result_6_reg_14030;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_1_1_d1 <= p_Result_5_reg_14008;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_1_1_d1 <= p_Result_4_reg_13986;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_1_1_d1 <= p_Result_3_reg_13964;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_1_1_d1 <= p_Result_s_reg_13942;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_1_1_d1 <= tmp_data_V_1_reg_13897(15 downto 8);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_1_1_d1 <= trunc_ln681_fu_3530_p1;
            else 
                l1_stripes_1_1_d1 <= "XXXXXXXX";
            end if;
        else 
            l1_stripes_1_1_d1 <= "XXXXXXXX";
        end if; 
    end process;


    l1_stripes_1_1_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, icmp_ln30_reg_13879, ap_block_pp0_stage1_11001, trunc_ln37_fu_3578_p1, trunc_ln37_1_fu_3582_p1, trunc_ln37_1_reg_13917, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, trunc_ln37_2_fu_3672_p1, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, trunc_ln37_3_fu_3782_p1, trunc_ln37_4_reg_14100, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, trunc_ln37_5_reg_14111, trunc_ln37_6_reg_14132, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, trunc_ln37_7_reg_14142, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, trunc_ln37_8_reg_14164, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (trunc_ln37_7_reg_14142 = ap_const_lv2_1) and (trunc_ln37_1_reg_13917 = ap_const_lv3_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (trunc_ln37_6_reg_14132 = ap_const_lv2_1) and (trunc_ln37_1_reg_13917 = ap_const_lv3_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln37_5_reg_14111 = ap_const_lv2_1) and (trunc_ln37_1_reg_13917 = ap_const_lv3_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln37_4_reg_14100 = ap_const_lv2_1) and (trunc_ln37_1_reg_13917 = ap_const_lv3_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((trunc_ln37_3_fu_3782_p1 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (trunc_ln37_1_reg_13917 = ap_const_lv3_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((trunc_ln37_2_fu_3672_p1 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln37_1_reg_13917 = ap_const_lv3_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((trunc_ln37_8_reg_14164 = ap_const_lv2_1) and (trunc_ln37_1_reg_13917 = ap_const_lv3_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((trunc_ln37_1_fu_3582_p1 = ap_const_lv3_1) and (trunc_ln37_fu_3578_p1 = ap_const_lv2_1) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            l1_stripes_1_1_we1 <= ap_const_logic_1;
        else 
            l1_stripes_1_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_1_2_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, zext_ln90_fu_4221_p1, zext_ln90_9_fu_4348_p1, ap_block_pp0_stage10)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
                l1_stripes_1_2_address0 <= zext_ln90_9_fu_4348_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_1_2_address0 <= zext_ln90_fu_4221_p1(10 - 1 downto 0);
            else 
                l1_stripes_1_2_address0 <= "XXXXXXXXXX";
            end if;
        else 
            l1_stripes_1_2_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    l1_stripes_1_2_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, zext_ln37_fu_3552_p1, zext_ln37_1_fu_3650_p1, ap_block_pp0_stage2, zext_ln37_2_fu_3760_p1, ap_block_pp0_stage3, zext_ln37_3_fu_3824_p1, ap_block_pp0_stage4, zext_ln37_4_fu_3907_p1, ap_block_pp0_stage5, zext_ln37_5_fu_3979_p1, ap_block_pp0_stage6, zext_ln37_6_fu_4077_p1, ap_block_pp0_stage7, zext_ln37_7_fu_4177_p1, ap_block_pp0_stage8, zext_ln90_5_fu_4249_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_1_2_address1 <= zext_ln90_5_fu_4249_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_1_2_address1 <= zext_ln37_7_fu_4177_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_1_2_address1 <= zext_ln37_6_fu_4077_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_1_2_address1 <= zext_ln37_5_fu_3979_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_1_2_address1 <= zext_ln37_4_fu_3907_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_1_2_address1 <= zext_ln37_3_fu_3824_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_1_2_address1 <= zext_ln37_2_fu_3760_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_1_2_address1 <= zext_ln37_1_fu_3650_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_1_2_address1 <= zext_ln37_fu_3552_p1(10 - 1 downto 0);
            else 
                l1_stripes_1_2_address1 <= "XXXXXXXXXX";
            end if;
        else 
            l1_stripes_1_2_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    l1_stripes_1_2_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001)))) then 
            l1_stripes_1_2_ce0 <= ap_const_logic_1;
        else 
            l1_stripes_1_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_1_2_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)))) then 
            l1_stripes_1_2_ce1 <= ap_const_logic_1;
        else 
            l1_stripes_1_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_1_2_d1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, tmp_data_V_1_reg_13897, ap_CS_fsm_pp0_stage2, p_Result_s_reg_13942, p_Result_3_reg_13964, p_Result_4_reg_13986, p_Result_5_reg_14008, p_Result_6_reg_14030, p_Result_7_reg_14052, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, trunc_ln681_fu_3530_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_1_2_d1 <= p_Result_7_reg_14052;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_1_2_d1 <= p_Result_6_reg_14030;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_1_2_d1 <= p_Result_5_reg_14008;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_1_2_d1 <= p_Result_4_reg_13986;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_1_2_d1 <= p_Result_3_reg_13964;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_1_2_d1 <= p_Result_s_reg_13942;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_1_2_d1 <= tmp_data_V_1_reg_13897(15 downto 8);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_1_2_d1 <= trunc_ln681_fu_3530_p1;
            else 
                l1_stripes_1_2_d1 <= "XXXXXXXX";
            end if;
        else 
            l1_stripes_1_2_d1 <= "XXXXXXXX";
        end if; 
    end process;


    l1_stripes_1_2_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, icmp_ln30_reg_13879, ap_block_pp0_stage1_11001, trunc_ln37_fu_3578_p1, trunc_ln37_1_fu_3582_p1, trunc_ln37_1_reg_13917, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, trunc_ln37_2_fu_3672_p1, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, trunc_ln37_3_fu_3782_p1, trunc_ln37_4_reg_14100, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, trunc_ln37_5_reg_14111, trunc_ln37_6_reg_14132, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, trunc_ln37_7_reg_14142, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, trunc_ln37_8_reg_14164, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (trunc_ln37_7_reg_14142 = ap_const_lv2_1) and (trunc_ln37_1_reg_13917 = ap_const_lv3_2) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (trunc_ln37_6_reg_14132 = ap_const_lv2_1) and (trunc_ln37_1_reg_13917 = ap_const_lv3_2) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln37_5_reg_14111 = ap_const_lv2_1) and (trunc_ln37_1_reg_13917 = ap_const_lv3_2) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln37_4_reg_14100 = ap_const_lv2_1) and (trunc_ln37_1_reg_13917 = ap_const_lv3_2) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((trunc_ln37_3_fu_3782_p1 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (trunc_ln37_1_reg_13917 = ap_const_lv3_2) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((trunc_ln37_2_fu_3672_p1 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln37_1_reg_13917 = ap_const_lv3_2) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((trunc_ln37_8_reg_14164 = ap_const_lv2_1) and (trunc_ln37_1_reg_13917 = ap_const_lv3_2) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((trunc_ln37_1_fu_3582_p1 = ap_const_lv3_2) and (trunc_ln37_fu_3578_p1 = ap_const_lv2_1) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            l1_stripes_1_2_we1 <= ap_const_logic_1;
        else 
            l1_stripes_1_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_1_3_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, zext_ln90_fu_4221_p1, zext_ln90_9_fu_4348_p1, ap_block_pp0_stage10)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
                l1_stripes_1_3_address0 <= zext_ln90_9_fu_4348_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_1_3_address0 <= zext_ln90_fu_4221_p1(10 - 1 downto 0);
            else 
                l1_stripes_1_3_address0 <= "XXXXXXXXXX";
            end if;
        else 
            l1_stripes_1_3_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    l1_stripes_1_3_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, zext_ln37_fu_3552_p1, zext_ln37_1_fu_3650_p1, ap_block_pp0_stage2, zext_ln37_2_fu_3760_p1, ap_block_pp0_stage3, zext_ln37_3_fu_3824_p1, ap_block_pp0_stage4, zext_ln37_4_fu_3907_p1, ap_block_pp0_stage5, zext_ln37_5_fu_3979_p1, ap_block_pp0_stage6, zext_ln37_6_fu_4077_p1, ap_block_pp0_stage7, zext_ln37_7_fu_4177_p1, ap_block_pp0_stage8, zext_ln90_5_fu_4249_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_1_3_address1 <= zext_ln90_5_fu_4249_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_1_3_address1 <= zext_ln37_7_fu_4177_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_1_3_address1 <= zext_ln37_6_fu_4077_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_1_3_address1 <= zext_ln37_5_fu_3979_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_1_3_address1 <= zext_ln37_4_fu_3907_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_1_3_address1 <= zext_ln37_3_fu_3824_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_1_3_address1 <= zext_ln37_2_fu_3760_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_1_3_address1 <= zext_ln37_1_fu_3650_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_1_3_address1 <= zext_ln37_fu_3552_p1(10 - 1 downto 0);
            else 
                l1_stripes_1_3_address1 <= "XXXXXXXXXX";
            end if;
        else 
            l1_stripes_1_3_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    l1_stripes_1_3_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001)))) then 
            l1_stripes_1_3_ce0 <= ap_const_logic_1;
        else 
            l1_stripes_1_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_1_3_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)))) then 
            l1_stripes_1_3_ce1 <= ap_const_logic_1;
        else 
            l1_stripes_1_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_1_3_d1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, tmp_data_V_1_reg_13897, ap_CS_fsm_pp0_stage2, p_Result_s_reg_13942, p_Result_3_reg_13964, p_Result_4_reg_13986, p_Result_5_reg_14008, p_Result_6_reg_14030, p_Result_7_reg_14052, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, trunc_ln681_fu_3530_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_1_3_d1 <= p_Result_7_reg_14052;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_1_3_d1 <= p_Result_6_reg_14030;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_1_3_d1 <= p_Result_5_reg_14008;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_1_3_d1 <= p_Result_4_reg_13986;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_1_3_d1 <= p_Result_3_reg_13964;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_1_3_d1 <= p_Result_s_reg_13942;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_1_3_d1 <= tmp_data_V_1_reg_13897(15 downto 8);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_1_3_d1 <= trunc_ln681_fu_3530_p1;
            else 
                l1_stripes_1_3_d1 <= "XXXXXXXX";
            end if;
        else 
            l1_stripes_1_3_d1 <= "XXXXXXXX";
        end if; 
    end process;


    l1_stripes_1_3_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, icmp_ln30_reg_13879, ap_block_pp0_stage1_11001, trunc_ln37_fu_3578_p1, trunc_ln37_1_fu_3582_p1, trunc_ln37_1_reg_13917, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, trunc_ln37_2_fu_3672_p1, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, trunc_ln37_3_fu_3782_p1, trunc_ln37_4_reg_14100, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, trunc_ln37_5_reg_14111, trunc_ln37_6_reg_14132, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, trunc_ln37_7_reg_14142, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, trunc_ln37_8_reg_14164, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (trunc_ln37_7_reg_14142 = ap_const_lv2_1) and (trunc_ln37_1_reg_13917 = ap_const_lv3_3) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (trunc_ln37_6_reg_14132 = ap_const_lv2_1) and (trunc_ln37_1_reg_13917 = ap_const_lv3_3) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln37_5_reg_14111 = ap_const_lv2_1) and (trunc_ln37_1_reg_13917 = ap_const_lv3_3) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln37_4_reg_14100 = ap_const_lv2_1) and (trunc_ln37_1_reg_13917 = ap_const_lv3_3) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((trunc_ln37_3_fu_3782_p1 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (trunc_ln37_1_reg_13917 = ap_const_lv3_3) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((trunc_ln37_2_fu_3672_p1 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln37_1_reg_13917 = ap_const_lv3_3) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((trunc_ln37_8_reg_14164 = ap_const_lv2_1) and (trunc_ln37_1_reg_13917 = ap_const_lv3_3) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((trunc_ln37_1_fu_3582_p1 = ap_const_lv3_3) and (trunc_ln37_fu_3578_p1 = ap_const_lv2_1) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            l1_stripes_1_3_we1 <= ap_const_logic_1;
        else 
            l1_stripes_1_3_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_1_4_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, zext_ln90_fu_4221_p1, zext_ln90_9_fu_4348_p1, ap_block_pp0_stage10)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
                l1_stripes_1_4_address0 <= zext_ln90_9_fu_4348_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_1_4_address0 <= zext_ln90_fu_4221_p1(10 - 1 downto 0);
            else 
                l1_stripes_1_4_address0 <= "XXXXXXXXXX";
            end if;
        else 
            l1_stripes_1_4_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    l1_stripes_1_4_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, zext_ln37_fu_3552_p1, zext_ln37_1_fu_3650_p1, ap_block_pp0_stage2, zext_ln37_2_fu_3760_p1, ap_block_pp0_stage3, zext_ln37_3_fu_3824_p1, ap_block_pp0_stage4, zext_ln37_4_fu_3907_p1, ap_block_pp0_stage5, zext_ln37_5_fu_3979_p1, ap_block_pp0_stage6, zext_ln37_6_fu_4077_p1, ap_block_pp0_stage7, zext_ln37_7_fu_4177_p1, ap_block_pp0_stage8, zext_ln90_5_fu_4249_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_1_4_address1 <= zext_ln90_5_fu_4249_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_1_4_address1 <= zext_ln37_7_fu_4177_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_1_4_address1 <= zext_ln37_6_fu_4077_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_1_4_address1 <= zext_ln37_5_fu_3979_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_1_4_address1 <= zext_ln37_4_fu_3907_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_1_4_address1 <= zext_ln37_3_fu_3824_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_1_4_address1 <= zext_ln37_2_fu_3760_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_1_4_address1 <= zext_ln37_1_fu_3650_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_1_4_address1 <= zext_ln37_fu_3552_p1(10 - 1 downto 0);
            else 
                l1_stripes_1_4_address1 <= "XXXXXXXXXX";
            end if;
        else 
            l1_stripes_1_4_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    l1_stripes_1_4_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001)))) then 
            l1_stripes_1_4_ce0 <= ap_const_logic_1;
        else 
            l1_stripes_1_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_1_4_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)))) then 
            l1_stripes_1_4_ce1 <= ap_const_logic_1;
        else 
            l1_stripes_1_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_1_4_d1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, tmp_data_V_1_reg_13897, ap_CS_fsm_pp0_stage2, p_Result_s_reg_13942, p_Result_3_reg_13964, p_Result_4_reg_13986, p_Result_5_reg_14008, p_Result_6_reg_14030, p_Result_7_reg_14052, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, trunc_ln681_fu_3530_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_1_4_d1 <= p_Result_7_reg_14052;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_1_4_d1 <= p_Result_6_reg_14030;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_1_4_d1 <= p_Result_5_reg_14008;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_1_4_d1 <= p_Result_4_reg_13986;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_1_4_d1 <= p_Result_3_reg_13964;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_1_4_d1 <= p_Result_s_reg_13942;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_1_4_d1 <= tmp_data_V_1_reg_13897(15 downto 8);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_1_4_d1 <= trunc_ln681_fu_3530_p1;
            else 
                l1_stripes_1_4_d1 <= "XXXXXXXX";
            end if;
        else 
            l1_stripes_1_4_d1 <= "XXXXXXXX";
        end if; 
    end process;


    l1_stripes_1_4_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, icmp_ln30_reg_13879, ap_block_pp0_stage1_11001, trunc_ln37_fu_3578_p1, trunc_ln37_1_fu_3582_p1, trunc_ln37_1_reg_13917, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, trunc_ln37_2_fu_3672_p1, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, trunc_ln37_3_fu_3782_p1, trunc_ln37_4_reg_14100, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, trunc_ln37_5_reg_14111, trunc_ln37_6_reg_14132, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, trunc_ln37_7_reg_14142, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, trunc_ln37_8_reg_14164, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (trunc_ln37_7_reg_14142 = ap_const_lv2_1) and (trunc_ln37_1_reg_13917 = ap_const_lv3_4) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (trunc_ln37_6_reg_14132 = ap_const_lv2_1) and (trunc_ln37_1_reg_13917 = ap_const_lv3_4) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln37_5_reg_14111 = ap_const_lv2_1) and (trunc_ln37_1_reg_13917 = ap_const_lv3_4) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln37_4_reg_14100 = ap_const_lv2_1) and (trunc_ln37_1_reg_13917 = ap_const_lv3_4) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((trunc_ln37_3_fu_3782_p1 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (trunc_ln37_1_reg_13917 = ap_const_lv3_4) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((trunc_ln37_2_fu_3672_p1 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln37_1_reg_13917 = ap_const_lv3_4) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((trunc_ln37_8_reg_14164 = ap_const_lv2_1) and (trunc_ln37_1_reg_13917 = ap_const_lv3_4) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((trunc_ln37_1_fu_3582_p1 = ap_const_lv3_4) and (trunc_ln37_fu_3578_p1 = ap_const_lv2_1) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            l1_stripes_1_4_we1 <= ap_const_logic_1;
        else 
            l1_stripes_1_4_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_1_5_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, zext_ln90_fu_4221_p1, zext_ln90_9_fu_4348_p1, ap_block_pp0_stage10)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
                l1_stripes_1_5_address0 <= zext_ln90_9_fu_4348_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_1_5_address0 <= zext_ln90_fu_4221_p1(10 - 1 downto 0);
            else 
                l1_stripes_1_5_address0 <= "XXXXXXXXXX";
            end if;
        else 
            l1_stripes_1_5_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    l1_stripes_1_5_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, zext_ln37_fu_3552_p1, zext_ln37_1_fu_3650_p1, ap_block_pp0_stage2, zext_ln37_2_fu_3760_p1, ap_block_pp0_stage3, zext_ln37_3_fu_3824_p1, ap_block_pp0_stage4, zext_ln37_4_fu_3907_p1, ap_block_pp0_stage5, zext_ln37_5_fu_3979_p1, ap_block_pp0_stage6, zext_ln37_6_fu_4077_p1, ap_block_pp0_stage7, zext_ln37_7_fu_4177_p1, ap_block_pp0_stage8, zext_ln90_5_fu_4249_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_1_5_address1 <= zext_ln90_5_fu_4249_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_1_5_address1 <= zext_ln37_7_fu_4177_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_1_5_address1 <= zext_ln37_6_fu_4077_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_1_5_address1 <= zext_ln37_5_fu_3979_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_1_5_address1 <= zext_ln37_4_fu_3907_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_1_5_address1 <= zext_ln37_3_fu_3824_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_1_5_address1 <= zext_ln37_2_fu_3760_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_1_5_address1 <= zext_ln37_1_fu_3650_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_1_5_address1 <= zext_ln37_fu_3552_p1(10 - 1 downto 0);
            else 
                l1_stripes_1_5_address1 <= "XXXXXXXXXX";
            end if;
        else 
            l1_stripes_1_5_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    l1_stripes_1_5_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001)))) then 
            l1_stripes_1_5_ce0 <= ap_const_logic_1;
        else 
            l1_stripes_1_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_1_5_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)))) then 
            l1_stripes_1_5_ce1 <= ap_const_logic_1;
        else 
            l1_stripes_1_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_1_5_d1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, tmp_data_V_1_reg_13897, ap_CS_fsm_pp0_stage2, p_Result_s_reg_13942, p_Result_3_reg_13964, p_Result_4_reg_13986, p_Result_5_reg_14008, p_Result_6_reg_14030, p_Result_7_reg_14052, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, trunc_ln681_fu_3530_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_1_5_d1 <= p_Result_7_reg_14052;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_1_5_d1 <= p_Result_6_reg_14030;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_1_5_d1 <= p_Result_5_reg_14008;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_1_5_d1 <= p_Result_4_reg_13986;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_1_5_d1 <= p_Result_3_reg_13964;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_1_5_d1 <= p_Result_s_reg_13942;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_1_5_d1 <= tmp_data_V_1_reg_13897(15 downto 8);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_1_5_d1 <= trunc_ln681_fu_3530_p1;
            else 
                l1_stripes_1_5_d1 <= "XXXXXXXX";
            end if;
        else 
            l1_stripes_1_5_d1 <= "XXXXXXXX";
        end if; 
    end process;


    l1_stripes_1_5_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, icmp_ln30_reg_13879, ap_block_pp0_stage1_11001, trunc_ln37_fu_3578_p1, trunc_ln37_1_fu_3582_p1, trunc_ln37_1_reg_13917, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, trunc_ln37_2_fu_3672_p1, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, trunc_ln37_3_fu_3782_p1, trunc_ln37_4_reg_14100, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, trunc_ln37_5_reg_14111, trunc_ln37_6_reg_14132, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, trunc_ln37_7_reg_14142, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, trunc_ln37_8_reg_14164, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if (((not((trunc_ln37_1_reg_13917 = ap_const_lv3_0)) and not((trunc_ln37_1_reg_13917 = ap_const_lv3_1)) and not((trunc_ln37_1_reg_13917 = ap_const_lv3_2)) and not((trunc_ln37_1_reg_13917 = ap_const_lv3_3)) and not((trunc_ln37_1_reg_13917 = ap_const_lv3_4)) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (trunc_ln37_7_reg_14142 = ap_const_lv2_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln37_1_reg_13917 = ap_const_lv3_0)) and not((trunc_ln37_1_reg_13917 = ap_const_lv3_1)) and not((trunc_ln37_1_reg_13917 = ap_const_lv3_2)) and not((trunc_ln37_1_reg_13917 = ap_const_lv3_3)) and not((trunc_ln37_1_reg_13917 = ap_const_lv3_4)) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (trunc_ln37_6_reg_14132 = ap_const_lv2_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln37_1_reg_13917 = ap_const_lv3_0)) and not((trunc_ln37_1_reg_13917 = ap_const_lv3_1)) and not((trunc_ln37_1_reg_13917 = ap_const_lv3_2)) and not((trunc_ln37_1_reg_13917 = ap_const_lv3_3)) and not((trunc_ln37_1_reg_13917 = ap_const_lv3_4)) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln37_5_reg_14111 = ap_const_lv2_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln37_1_reg_13917 = ap_const_lv3_0)) and not((trunc_ln37_1_reg_13917 = ap_const_lv3_1)) and not((trunc_ln37_1_reg_13917 = ap_const_lv3_2)) and not((trunc_ln37_1_reg_13917 = ap_const_lv3_3)) and not((trunc_ln37_1_reg_13917 = ap_const_lv3_4)) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln37_4_reg_14100 = ap_const_lv2_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln37_1_reg_13917 = ap_const_lv3_0)) and not((trunc_ln37_1_reg_13917 = ap_const_lv3_1)) and not((trunc_ln37_1_reg_13917 = ap_const_lv3_2)) and not((trunc_ln37_1_reg_13917 = ap_const_lv3_3)) and not((trunc_ln37_1_reg_13917 = ap_const_lv3_4)) and (trunc_ln37_3_fu_3782_p1 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln37_1_reg_13917 = ap_const_lv3_0)) and not((trunc_ln37_1_reg_13917 = ap_const_lv3_1)) and not((trunc_ln37_1_reg_13917 = ap_const_lv3_2)) and not((trunc_ln37_1_reg_13917 = ap_const_lv3_3)) and not((trunc_ln37_1_reg_13917 = ap_const_lv3_4)) and (trunc_ln37_2_fu_3672_p1 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln37_1_reg_13917 = ap_const_lv3_0)) and not((trunc_ln37_1_reg_13917 = ap_const_lv3_1)) and not((trunc_ln37_1_reg_13917 = ap_const_lv3_2)) and not((trunc_ln37_1_reg_13917 = ap_const_lv3_3)) and not((trunc_ln37_1_reg_13917 = ap_const_lv3_4)) and (trunc_ln37_8_reg_14164 = ap_const_lv2_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or (not((trunc_ln37_1_fu_3582_p1 = ap_const_lv3_0)) and not((trunc_ln37_1_fu_3582_p1 = ap_const_lv3_1)) and not((trunc_ln37_1_fu_3582_p1 = ap_const_lv3_2)) and not((trunc_ln37_1_fu_3582_p1 = ap_const_lv3_3)) and not((trunc_ln37_1_fu_3582_p1 = ap_const_lv3_4)) and (trunc_ln37_fu_3578_p1 = ap_const_lv2_1) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            l1_stripes_1_5_we1 <= ap_const_logic_1;
        else 
            l1_stripes_1_5_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_2_0_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, zext_ln90_fu_4221_p1, zext_ln90_9_fu_4348_p1, ap_block_pp0_stage10)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
                l1_stripes_2_0_address0 <= zext_ln90_9_fu_4348_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_2_0_address0 <= zext_ln90_fu_4221_p1(10 - 1 downto 0);
            else 
                l1_stripes_2_0_address0 <= "XXXXXXXXXX";
            end if;
        else 
            l1_stripes_2_0_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    l1_stripes_2_0_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, zext_ln37_fu_3552_p1, zext_ln37_1_fu_3650_p1, ap_block_pp0_stage2, zext_ln37_2_fu_3760_p1, ap_block_pp0_stage3, zext_ln37_3_fu_3824_p1, ap_block_pp0_stage4, zext_ln37_4_fu_3907_p1, ap_block_pp0_stage5, zext_ln37_5_fu_3979_p1, ap_block_pp0_stage6, zext_ln37_6_fu_4077_p1, ap_block_pp0_stage7, zext_ln37_7_fu_4177_p1, ap_block_pp0_stage8, zext_ln90_5_fu_4249_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_2_0_address1 <= zext_ln90_5_fu_4249_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_2_0_address1 <= zext_ln37_7_fu_4177_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_2_0_address1 <= zext_ln37_6_fu_4077_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_2_0_address1 <= zext_ln37_5_fu_3979_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_2_0_address1 <= zext_ln37_4_fu_3907_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_2_0_address1 <= zext_ln37_3_fu_3824_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_2_0_address1 <= zext_ln37_2_fu_3760_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_2_0_address1 <= zext_ln37_1_fu_3650_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_2_0_address1 <= zext_ln37_fu_3552_p1(10 - 1 downto 0);
            else 
                l1_stripes_2_0_address1 <= "XXXXXXXXXX";
            end if;
        else 
            l1_stripes_2_0_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    l1_stripes_2_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001)))) then 
            l1_stripes_2_0_ce0 <= ap_const_logic_1;
        else 
            l1_stripes_2_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_2_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)))) then 
            l1_stripes_2_0_ce1 <= ap_const_logic_1;
        else 
            l1_stripes_2_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_2_0_d1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, tmp_data_V_1_reg_13897, ap_CS_fsm_pp0_stage2, p_Result_s_reg_13942, p_Result_3_reg_13964, p_Result_4_reg_13986, p_Result_5_reg_14008, p_Result_6_reg_14030, p_Result_7_reg_14052, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, trunc_ln681_fu_3530_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_2_0_d1 <= p_Result_7_reg_14052;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_2_0_d1 <= p_Result_6_reg_14030;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_2_0_d1 <= p_Result_5_reg_14008;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_2_0_d1 <= p_Result_4_reg_13986;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_2_0_d1 <= p_Result_3_reg_13964;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_2_0_d1 <= p_Result_s_reg_13942;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_2_0_d1 <= tmp_data_V_1_reg_13897(15 downto 8);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_2_0_d1 <= trunc_ln681_fu_3530_p1;
            else 
                l1_stripes_2_0_d1 <= "XXXXXXXX";
            end if;
        else 
            l1_stripes_2_0_d1 <= "XXXXXXXX";
        end if; 
    end process;


    l1_stripes_2_0_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, icmp_ln30_reg_13879, ap_block_pp0_stage1_11001, trunc_ln37_fu_3578_p1, trunc_ln37_1_fu_3582_p1, trunc_ln37_1_reg_13917, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, trunc_ln37_2_fu_3672_p1, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, trunc_ln37_3_fu_3782_p1, trunc_ln37_4_reg_14100, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, trunc_ln37_5_reg_14111, trunc_ln37_6_reg_14132, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, trunc_ln37_7_reg_14142, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, trunc_ln37_8_reg_14164, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if (((not((trunc_ln37_7_reg_14142 = ap_const_lv2_0)) and not((trunc_ln37_7_reg_14142 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (trunc_ln37_1_reg_13917 = ap_const_lv3_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln37_6_reg_14132 = ap_const_lv2_0)) and not((trunc_ln37_6_reg_14132 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (trunc_ln37_1_reg_13917 = ap_const_lv3_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln37_5_reg_14111 = ap_const_lv2_0)) and not((trunc_ln37_5_reg_14111 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln37_1_reg_13917 = ap_const_lv3_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln37_4_reg_14100 = ap_const_lv2_0)) and not((trunc_ln37_4_reg_14100 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln37_1_reg_13917 = ap_const_lv3_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln37_3_fu_3782_p1 = ap_const_lv2_0)) and not((trunc_ln37_3_fu_3782_p1 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (trunc_ln37_1_reg_13917 = ap_const_lv3_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln37_2_fu_3672_p1 = ap_const_lv2_0)) and not((trunc_ln37_2_fu_3672_p1 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln37_1_reg_13917 = ap_const_lv3_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln37_8_reg_14164 = ap_const_lv2_0)) and not((trunc_ln37_8_reg_14164 = ap_const_lv2_1)) and (trunc_ln37_1_reg_13917 = ap_const_lv3_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or (not((trunc_ln37_fu_3578_p1 = ap_const_lv2_0)) and not((trunc_ln37_fu_3578_p1 = ap_const_lv2_1)) and (trunc_ln37_1_fu_3582_p1 = ap_const_lv3_0) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            l1_stripes_2_0_we1 <= ap_const_logic_1;
        else 
            l1_stripes_2_0_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_2_1_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, zext_ln90_fu_4221_p1, zext_ln90_9_fu_4348_p1, ap_block_pp0_stage10)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
                l1_stripes_2_1_address0 <= zext_ln90_9_fu_4348_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_2_1_address0 <= zext_ln90_fu_4221_p1(10 - 1 downto 0);
            else 
                l1_stripes_2_1_address0 <= "XXXXXXXXXX";
            end if;
        else 
            l1_stripes_2_1_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    l1_stripes_2_1_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, zext_ln37_fu_3552_p1, zext_ln37_1_fu_3650_p1, ap_block_pp0_stage2, zext_ln37_2_fu_3760_p1, ap_block_pp0_stage3, zext_ln37_3_fu_3824_p1, ap_block_pp0_stage4, zext_ln37_4_fu_3907_p1, ap_block_pp0_stage5, zext_ln37_5_fu_3979_p1, ap_block_pp0_stage6, zext_ln37_6_fu_4077_p1, ap_block_pp0_stage7, zext_ln37_7_fu_4177_p1, ap_block_pp0_stage8, zext_ln90_5_fu_4249_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_2_1_address1 <= zext_ln90_5_fu_4249_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_2_1_address1 <= zext_ln37_7_fu_4177_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_2_1_address1 <= zext_ln37_6_fu_4077_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_2_1_address1 <= zext_ln37_5_fu_3979_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_2_1_address1 <= zext_ln37_4_fu_3907_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_2_1_address1 <= zext_ln37_3_fu_3824_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_2_1_address1 <= zext_ln37_2_fu_3760_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_2_1_address1 <= zext_ln37_1_fu_3650_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_2_1_address1 <= zext_ln37_fu_3552_p1(10 - 1 downto 0);
            else 
                l1_stripes_2_1_address1 <= "XXXXXXXXXX";
            end if;
        else 
            l1_stripes_2_1_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    l1_stripes_2_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001)))) then 
            l1_stripes_2_1_ce0 <= ap_const_logic_1;
        else 
            l1_stripes_2_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_2_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)))) then 
            l1_stripes_2_1_ce1 <= ap_const_logic_1;
        else 
            l1_stripes_2_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_2_1_d1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, tmp_data_V_1_reg_13897, ap_CS_fsm_pp0_stage2, p_Result_s_reg_13942, p_Result_3_reg_13964, p_Result_4_reg_13986, p_Result_5_reg_14008, p_Result_6_reg_14030, p_Result_7_reg_14052, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, trunc_ln681_fu_3530_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_2_1_d1 <= p_Result_7_reg_14052;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_2_1_d1 <= p_Result_6_reg_14030;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_2_1_d1 <= p_Result_5_reg_14008;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_2_1_d1 <= p_Result_4_reg_13986;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_2_1_d1 <= p_Result_3_reg_13964;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_2_1_d1 <= p_Result_s_reg_13942;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_2_1_d1 <= tmp_data_V_1_reg_13897(15 downto 8);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_2_1_d1 <= trunc_ln681_fu_3530_p1;
            else 
                l1_stripes_2_1_d1 <= "XXXXXXXX";
            end if;
        else 
            l1_stripes_2_1_d1 <= "XXXXXXXX";
        end if; 
    end process;


    l1_stripes_2_1_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, icmp_ln30_reg_13879, ap_block_pp0_stage1_11001, trunc_ln37_fu_3578_p1, trunc_ln37_1_fu_3582_p1, trunc_ln37_1_reg_13917, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, trunc_ln37_2_fu_3672_p1, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, trunc_ln37_3_fu_3782_p1, trunc_ln37_4_reg_14100, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, trunc_ln37_5_reg_14111, trunc_ln37_6_reg_14132, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, trunc_ln37_7_reg_14142, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, trunc_ln37_8_reg_14164, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if (((not((trunc_ln37_7_reg_14142 = ap_const_lv2_0)) and not((trunc_ln37_7_reg_14142 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (trunc_ln37_1_reg_13917 = ap_const_lv3_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln37_6_reg_14132 = ap_const_lv2_0)) and not((trunc_ln37_6_reg_14132 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (trunc_ln37_1_reg_13917 = ap_const_lv3_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln37_5_reg_14111 = ap_const_lv2_0)) and not((trunc_ln37_5_reg_14111 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln37_1_reg_13917 = ap_const_lv3_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln37_4_reg_14100 = ap_const_lv2_0)) and not((trunc_ln37_4_reg_14100 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln37_1_reg_13917 = ap_const_lv3_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln37_3_fu_3782_p1 = ap_const_lv2_0)) and not((trunc_ln37_3_fu_3782_p1 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (trunc_ln37_1_reg_13917 = ap_const_lv3_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln37_2_fu_3672_p1 = ap_const_lv2_0)) and not((trunc_ln37_2_fu_3672_p1 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln37_1_reg_13917 = ap_const_lv3_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln37_8_reg_14164 = ap_const_lv2_0)) and not((trunc_ln37_8_reg_14164 = ap_const_lv2_1)) and (trunc_ln37_1_reg_13917 = ap_const_lv3_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or (not((trunc_ln37_fu_3578_p1 = ap_const_lv2_0)) and not((trunc_ln37_fu_3578_p1 = ap_const_lv2_1)) and (trunc_ln37_1_fu_3582_p1 = ap_const_lv3_1) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            l1_stripes_2_1_we1 <= ap_const_logic_1;
        else 
            l1_stripes_2_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_2_2_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, zext_ln90_fu_4221_p1, zext_ln90_9_fu_4348_p1, ap_block_pp0_stage10)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
                l1_stripes_2_2_address0 <= zext_ln90_9_fu_4348_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_2_2_address0 <= zext_ln90_fu_4221_p1(10 - 1 downto 0);
            else 
                l1_stripes_2_2_address0 <= "XXXXXXXXXX";
            end if;
        else 
            l1_stripes_2_2_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    l1_stripes_2_2_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, zext_ln37_fu_3552_p1, zext_ln37_1_fu_3650_p1, ap_block_pp0_stage2, zext_ln37_2_fu_3760_p1, ap_block_pp0_stage3, zext_ln37_3_fu_3824_p1, ap_block_pp0_stage4, zext_ln37_4_fu_3907_p1, ap_block_pp0_stage5, zext_ln37_5_fu_3979_p1, ap_block_pp0_stage6, zext_ln37_6_fu_4077_p1, ap_block_pp0_stage7, zext_ln37_7_fu_4177_p1, ap_block_pp0_stage8, zext_ln90_5_fu_4249_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_2_2_address1 <= zext_ln90_5_fu_4249_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_2_2_address1 <= zext_ln37_7_fu_4177_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_2_2_address1 <= zext_ln37_6_fu_4077_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_2_2_address1 <= zext_ln37_5_fu_3979_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_2_2_address1 <= zext_ln37_4_fu_3907_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_2_2_address1 <= zext_ln37_3_fu_3824_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_2_2_address1 <= zext_ln37_2_fu_3760_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_2_2_address1 <= zext_ln37_1_fu_3650_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_2_2_address1 <= zext_ln37_fu_3552_p1(10 - 1 downto 0);
            else 
                l1_stripes_2_2_address1 <= "XXXXXXXXXX";
            end if;
        else 
            l1_stripes_2_2_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    l1_stripes_2_2_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001)))) then 
            l1_stripes_2_2_ce0 <= ap_const_logic_1;
        else 
            l1_stripes_2_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_2_2_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)))) then 
            l1_stripes_2_2_ce1 <= ap_const_logic_1;
        else 
            l1_stripes_2_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_2_2_d1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, tmp_data_V_1_reg_13897, ap_CS_fsm_pp0_stage2, p_Result_s_reg_13942, p_Result_3_reg_13964, p_Result_4_reg_13986, p_Result_5_reg_14008, p_Result_6_reg_14030, p_Result_7_reg_14052, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, trunc_ln681_fu_3530_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_2_2_d1 <= p_Result_7_reg_14052;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_2_2_d1 <= p_Result_6_reg_14030;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_2_2_d1 <= p_Result_5_reg_14008;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_2_2_d1 <= p_Result_4_reg_13986;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_2_2_d1 <= p_Result_3_reg_13964;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_2_2_d1 <= p_Result_s_reg_13942;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_2_2_d1 <= tmp_data_V_1_reg_13897(15 downto 8);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_2_2_d1 <= trunc_ln681_fu_3530_p1;
            else 
                l1_stripes_2_2_d1 <= "XXXXXXXX";
            end if;
        else 
            l1_stripes_2_2_d1 <= "XXXXXXXX";
        end if; 
    end process;


    l1_stripes_2_2_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, icmp_ln30_reg_13879, ap_block_pp0_stage1_11001, trunc_ln37_fu_3578_p1, trunc_ln37_1_fu_3582_p1, trunc_ln37_1_reg_13917, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, trunc_ln37_2_fu_3672_p1, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, trunc_ln37_3_fu_3782_p1, trunc_ln37_4_reg_14100, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, trunc_ln37_5_reg_14111, trunc_ln37_6_reg_14132, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, trunc_ln37_7_reg_14142, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, trunc_ln37_8_reg_14164, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if (((not((trunc_ln37_7_reg_14142 = ap_const_lv2_0)) and not((trunc_ln37_7_reg_14142 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (trunc_ln37_1_reg_13917 = ap_const_lv3_2) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln37_6_reg_14132 = ap_const_lv2_0)) and not((trunc_ln37_6_reg_14132 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (trunc_ln37_1_reg_13917 = ap_const_lv3_2) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln37_5_reg_14111 = ap_const_lv2_0)) and not((trunc_ln37_5_reg_14111 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln37_1_reg_13917 = ap_const_lv3_2) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln37_4_reg_14100 = ap_const_lv2_0)) and not((trunc_ln37_4_reg_14100 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln37_1_reg_13917 = ap_const_lv3_2) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln37_3_fu_3782_p1 = ap_const_lv2_0)) and not((trunc_ln37_3_fu_3782_p1 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (trunc_ln37_1_reg_13917 = ap_const_lv3_2) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln37_2_fu_3672_p1 = ap_const_lv2_0)) and not((trunc_ln37_2_fu_3672_p1 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln37_1_reg_13917 = ap_const_lv3_2) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln37_8_reg_14164 = ap_const_lv2_0)) and not((trunc_ln37_8_reg_14164 = ap_const_lv2_1)) and (trunc_ln37_1_reg_13917 = ap_const_lv3_2) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or (not((trunc_ln37_fu_3578_p1 = ap_const_lv2_0)) and not((trunc_ln37_fu_3578_p1 = ap_const_lv2_1)) and (trunc_ln37_1_fu_3582_p1 = ap_const_lv3_2) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            l1_stripes_2_2_we1 <= ap_const_logic_1;
        else 
            l1_stripes_2_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_2_3_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, zext_ln90_fu_4221_p1, zext_ln90_9_fu_4348_p1, ap_block_pp0_stage10)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
                l1_stripes_2_3_address0 <= zext_ln90_9_fu_4348_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_2_3_address0 <= zext_ln90_fu_4221_p1(10 - 1 downto 0);
            else 
                l1_stripes_2_3_address0 <= "XXXXXXXXXX";
            end if;
        else 
            l1_stripes_2_3_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    l1_stripes_2_3_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, zext_ln37_fu_3552_p1, zext_ln37_1_fu_3650_p1, ap_block_pp0_stage2, zext_ln37_2_fu_3760_p1, ap_block_pp0_stage3, zext_ln37_3_fu_3824_p1, ap_block_pp0_stage4, zext_ln37_4_fu_3907_p1, ap_block_pp0_stage5, zext_ln37_5_fu_3979_p1, ap_block_pp0_stage6, zext_ln37_6_fu_4077_p1, ap_block_pp0_stage7, zext_ln37_7_fu_4177_p1, ap_block_pp0_stage8, zext_ln90_5_fu_4249_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_2_3_address1 <= zext_ln90_5_fu_4249_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_2_3_address1 <= zext_ln37_7_fu_4177_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_2_3_address1 <= zext_ln37_6_fu_4077_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_2_3_address1 <= zext_ln37_5_fu_3979_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_2_3_address1 <= zext_ln37_4_fu_3907_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_2_3_address1 <= zext_ln37_3_fu_3824_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_2_3_address1 <= zext_ln37_2_fu_3760_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_2_3_address1 <= zext_ln37_1_fu_3650_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_2_3_address1 <= zext_ln37_fu_3552_p1(10 - 1 downto 0);
            else 
                l1_stripes_2_3_address1 <= "XXXXXXXXXX";
            end if;
        else 
            l1_stripes_2_3_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    l1_stripes_2_3_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001)))) then 
            l1_stripes_2_3_ce0 <= ap_const_logic_1;
        else 
            l1_stripes_2_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_2_3_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)))) then 
            l1_stripes_2_3_ce1 <= ap_const_logic_1;
        else 
            l1_stripes_2_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_2_3_d1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, tmp_data_V_1_reg_13897, ap_CS_fsm_pp0_stage2, p_Result_s_reg_13942, p_Result_3_reg_13964, p_Result_4_reg_13986, p_Result_5_reg_14008, p_Result_6_reg_14030, p_Result_7_reg_14052, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, trunc_ln681_fu_3530_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_2_3_d1 <= p_Result_7_reg_14052;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_2_3_d1 <= p_Result_6_reg_14030;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_2_3_d1 <= p_Result_5_reg_14008;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_2_3_d1 <= p_Result_4_reg_13986;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_2_3_d1 <= p_Result_3_reg_13964;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_2_3_d1 <= p_Result_s_reg_13942;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_2_3_d1 <= tmp_data_V_1_reg_13897(15 downto 8);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_2_3_d1 <= trunc_ln681_fu_3530_p1;
            else 
                l1_stripes_2_3_d1 <= "XXXXXXXX";
            end if;
        else 
            l1_stripes_2_3_d1 <= "XXXXXXXX";
        end if; 
    end process;


    l1_stripes_2_3_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, icmp_ln30_reg_13879, ap_block_pp0_stage1_11001, trunc_ln37_fu_3578_p1, trunc_ln37_1_fu_3582_p1, trunc_ln37_1_reg_13917, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, trunc_ln37_2_fu_3672_p1, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, trunc_ln37_3_fu_3782_p1, trunc_ln37_4_reg_14100, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, trunc_ln37_5_reg_14111, trunc_ln37_6_reg_14132, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, trunc_ln37_7_reg_14142, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, trunc_ln37_8_reg_14164, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if (((not((trunc_ln37_7_reg_14142 = ap_const_lv2_0)) and not((trunc_ln37_7_reg_14142 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (trunc_ln37_1_reg_13917 = ap_const_lv3_3) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln37_6_reg_14132 = ap_const_lv2_0)) and not((trunc_ln37_6_reg_14132 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (trunc_ln37_1_reg_13917 = ap_const_lv3_3) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln37_5_reg_14111 = ap_const_lv2_0)) and not((trunc_ln37_5_reg_14111 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln37_1_reg_13917 = ap_const_lv3_3) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln37_4_reg_14100 = ap_const_lv2_0)) and not((trunc_ln37_4_reg_14100 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln37_1_reg_13917 = ap_const_lv3_3) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln37_3_fu_3782_p1 = ap_const_lv2_0)) and not((trunc_ln37_3_fu_3782_p1 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (trunc_ln37_1_reg_13917 = ap_const_lv3_3) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln37_2_fu_3672_p1 = ap_const_lv2_0)) and not((trunc_ln37_2_fu_3672_p1 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln37_1_reg_13917 = ap_const_lv3_3) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln37_8_reg_14164 = ap_const_lv2_0)) and not((trunc_ln37_8_reg_14164 = ap_const_lv2_1)) and (trunc_ln37_1_reg_13917 = ap_const_lv3_3) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or (not((trunc_ln37_fu_3578_p1 = ap_const_lv2_0)) and not((trunc_ln37_fu_3578_p1 = ap_const_lv2_1)) and (trunc_ln37_1_fu_3582_p1 = ap_const_lv3_3) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            l1_stripes_2_3_we1 <= ap_const_logic_1;
        else 
            l1_stripes_2_3_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_2_4_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, zext_ln90_fu_4221_p1, zext_ln90_9_fu_4348_p1, ap_block_pp0_stage10)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
                l1_stripes_2_4_address0 <= zext_ln90_9_fu_4348_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_2_4_address0 <= zext_ln90_fu_4221_p1(10 - 1 downto 0);
            else 
                l1_stripes_2_4_address0 <= "XXXXXXXXXX";
            end if;
        else 
            l1_stripes_2_4_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    l1_stripes_2_4_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, zext_ln37_fu_3552_p1, zext_ln37_1_fu_3650_p1, ap_block_pp0_stage2, zext_ln37_2_fu_3760_p1, ap_block_pp0_stage3, zext_ln37_3_fu_3824_p1, ap_block_pp0_stage4, zext_ln37_4_fu_3907_p1, ap_block_pp0_stage5, zext_ln37_5_fu_3979_p1, ap_block_pp0_stage6, zext_ln37_6_fu_4077_p1, ap_block_pp0_stage7, zext_ln37_7_fu_4177_p1, ap_block_pp0_stage8, zext_ln90_5_fu_4249_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_2_4_address1 <= zext_ln90_5_fu_4249_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_2_4_address1 <= zext_ln37_7_fu_4177_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_2_4_address1 <= zext_ln37_6_fu_4077_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_2_4_address1 <= zext_ln37_5_fu_3979_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_2_4_address1 <= zext_ln37_4_fu_3907_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_2_4_address1 <= zext_ln37_3_fu_3824_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_2_4_address1 <= zext_ln37_2_fu_3760_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_2_4_address1 <= zext_ln37_1_fu_3650_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_2_4_address1 <= zext_ln37_fu_3552_p1(10 - 1 downto 0);
            else 
                l1_stripes_2_4_address1 <= "XXXXXXXXXX";
            end if;
        else 
            l1_stripes_2_4_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    l1_stripes_2_4_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001)))) then 
            l1_stripes_2_4_ce0 <= ap_const_logic_1;
        else 
            l1_stripes_2_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_2_4_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)))) then 
            l1_stripes_2_4_ce1 <= ap_const_logic_1;
        else 
            l1_stripes_2_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_2_4_d1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, tmp_data_V_1_reg_13897, ap_CS_fsm_pp0_stage2, p_Result_s_reg_13942, p_Result_3_reg_13964, p_Result_4_reg_13986, p_Result_5_reg_14008, p_Result_6_reg_14030, p_Result_7_reg_14052, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, trunc_ln681_fu_3530_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_2_4_d1 <= p_Result_7_reg_14052;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_2_4_d1 <= p_Result_6_reg_14030;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_2_4_d1 <= p_Result_5_reg_14008;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_2_4_d1 <= p_Result_4_reg_13986;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_2_4_d1 <= p_Result_3_reg_13964;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_2_4_d1 <= p_Result_s_reg_13942;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_2_4_d1 <= tmp_data_V_1_reg_13897(15 downto 8);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_2_4_d1 <= trunc_ln681_fu_3530_p1;
            else 
                l1_stripes_2_4_d1 <= "XXXXXXXX";
            end if;
        else 
            l1_stripes_2_4_d1 <= "XXXXXXXX";
        end if; 
    end process;


    l1_stripes_2_4_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, icmp_ln30_reg_13879, ap_block_pp0_stage1_11001, trunc_ln37_fu_3578_p1, trunc_ln37_1_fu_3582_p1, trunc_ln37_1_reg_13917, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, trunc_ln37_2_fu_3672_p1, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, trunc_ln37_3_fu_3782_p1, trunc_ln37_4_reg_14100, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, trunc_ln37_5_reg_14111, trunc_ln37_6_reg_14132, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, trunc_ln37_7_reg_14142, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, trunc_ln37_8_reg_14164, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if (((not((trunc_ln37_7_reg_14142 = ap_const_lv2_0)) and not((trunc_ln37_7_reg_14142 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (trunc_ln37_1_reg_13917 = ap_const_lv3_4) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln37_6_reg_14132 = ap_const_lv2_0)) and not((trunc_ln37_6_reg_14132 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (trunc_ln37_1_reg_13917 = ap_const_lv3_4) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln37_5_reg_14111 = ap_const_lv2_0)) and not((trunc_ln37_5_reg_14111 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln37_1_reg_13917 = ap_const_lv3_4) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln37_4_reg_14100 = ap_const_lv2_0)) and not((trunc_ln37_4_reg_14100 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln37_1_reg_13917 = ap_const_lv3_4) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln37_3_fu_3782_p1 = ap_const_lv2_0)) and not((trunc_ln37_3_fu_3782_p1 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (trunc_ln37_1_reg_13917 = ap_const_lv3_4) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln37_2_fu_3672_p1 = ap_const_lv2_0)) and not((trunc_ln37_2_fu_3672_p1 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln37_1_reg_13917 = ap_const_lv3_4) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln37_8_reg_14164 = ap_const_lv2_0)) and not((trunc_ln37_8_reg_14164 = ap_const_lv2_1)) and (trunc_ln37_1_reg_13917 = ap_const_lv3_4) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or (not((trunc_ln37_fu_3578_p1 = ap_const_lv2_0)) and not((trunc_ln37_fu_3578_p1 = ap_const_lv2_1)) and (trunc_ln37_1_fu_3582_p1 = ap_const_lv3_4) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            l1_stripes_2_4_we1 <= ap_const_logic_1;
        else 
            l1_stripes_2_4_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_2_5_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, zext_ln90_fu_4221_p1, zext_ln90_9_fu_4348_p1, ap_block_pp0_stage10)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
                l1_stripes_2_5_address0 <= zext_ln90_9_fu_4348_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_2_5_address0 <= zext_ln90_fu_4221_p1(10 - 1 downto 0);
            else 
                l1_stripes_2_5_address0 <= "XXXXXXXXXX";
            end if;
        else 
            l1_stripes_2_5_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    l1_stripes_2_5_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, zext_ln37_fu_3552_p1, zext_ln37_1_fu_3650_p1, ap_block_pp0_stage2, zext_ln37_2_fu_3760_p1, ap_block_pp0_stage3, zext_ln37_3_fu_3824_p1, ap_block_pp0_stage4, zext_ln37_4_fu_3907_p1, ap_block_pp0_stage5, zext_ln37_5_fu_3979_p1, ap_block_pp0_stage6, zext_ln37_6_fu_4077_p1, ap_block_pp0_stage7, zext_ln37_7_fu_4177_p1, ap_block_pp0_stage8, zext_ln90_5_fu_4249_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_2_5_address1 <= zext_ln90_5_fu_4249_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_2_5_address1 <= zext_ln37_7_fu_4177_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_2_5_address1 <= zext_ln37_6_fu_4077_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_2_5_address1 <= zext_ln37_5_fu_3979_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_2_5_address1 <= zext_ln37_4_fu_3907_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_2_5_address1 <= zext_ln37_3_fu_3824_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_2_5_address1 <= zext_ln37_2_fu_3760_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_2_5_address1 <= zext_ln37_1_fu_3650_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_2_5_address1 <= zext_ln37_fu_3552_p1(10 - 1 downto 0);
            else 
                l1_stripes_2_5_address1 <= "XXXXXXXXXX";
            end if;
        else 
            l1_stripes_2_5_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    l1_stripes_2_5_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001)))) then 
            l1_stripes_2_5_ce0 <= ap_const_logic_1;
        else 
            l1_stripes_2_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_2_5_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)))) then 
            l1_stripes_2_5_ce1 <= ap_const_logic_1;
        else 
            l1_stripes_2_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_2_5_d1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, tmp_data_V_1_reg_13897, ap_CS_fsm_pp0_stage2, p_Result_s_reg_13942, p_Result_3_reg_13964, p_Result_4_reg_13986, p_Result_5_reg_14008, p_Result_6_reg_14030, p_Result_7_reg_14052, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, trunc_ln681_fu_3530_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_2_5_d1 <= p_Result_7_reg_14052;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_2_5_d1 <= p_Result_6_reg_14030;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_2_5_d1 <= p_Result_5_reg_14008;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_2_5_d1 <= p_Result_4_reg_13986;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_2_5_d1 <= p_Result_3_reg_13964;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_2_5_d1 <= p_Result_s_reg_13942;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_2_5_d1 <= tmp_data_V_1_reg_13897(15 downto 8);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_2_5_d1 <= trunc_ln681_fu_3530_p1;
            else 
                l1_stripes_2_5_d1 <= "XXXXXXXX";
            end if;
        else 
            l1_stripes_2_5_d1 <= "XXXXXXXX";
        end if; 
    end process;


    l1_stripes_2_5_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, icmp_ln30_reg_13879, ap_block_pp0_stage1_11001, trunc_ln37_fu_3578_p1, trunc_ln37_1_fu_3582_p1, trunc_ln37_1_reg_13917, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, trunc_ln37_2_fu_3672_p1, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, trunc_ln37_3_fu_3782_p1, trunc_ln37_4_reg_14100, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, trunc_ln37_5_reg_14111, trunc_ln37_6_reg_14132, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, trunc_ln37_7_reg_14142, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, trunc_ln37_8_reg_14164, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if (((not((trunc_ln37_7_reg_14142 = ap_const_lv2_0)) and not((trunc_ln37_1_reg_13917 = ap_const_lv3_0)) and not((trunc_ln37_1_reg_13917 = ap_const_lv3_1)) and not((trunc_ln37_1_reg_13917 = ap_const_lv3_2)) and not((trunc_ln37_1_reg_13917 = ap_const_lv3_3)) and not((trunc_ln37_7_reg_14142 = ap_const_lv2_1)) and not((trunc_ln37_1_reg_13917 = ap_const_lv3_4)) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln37_6_reg_14132 = ap_const_lv2_0)) and not((trunc_ln37_1_reg_13917 = ap_const_lv3_0)) and not((trunc_ln37_1_reg_13917 = ap_const_lv3_1)) and not((trunc_ln37_1_reg_13917 = ap_const_lv3_2)) and not((trunc_ln37_1_reg_13917 = ap_const_lv3_3)) and not((trunc_ln37_6_reg_14132 = ap_const_lv2_1)) and not((trunc_ln37_1_reg_13917 = ap_const_lv3_4)) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln37_5_reg_14111 = ap_const_lv2_0)) and not((trunc_ln37_1_reg_13917 = ap_const_lv3_0)) and not((trunc_ln37_1_reg_13917 = ap_const_lv3_1)) and not((trunc_ln37_1_reg_13917 = ap_const_lv3_2)) and not((trunc_ln37_1_reg_13917 = ap_const_lv3_3)) and not((trunc_ln37_5_reg_14111 = ap_const_lv2_1)) and not((trunc_ln37_1_reg_13917 = ap_const_lv3_4)) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln37_4_reg_14100 = ap_const_lv2_0)) and not((trunc_ln37_1_reg_13917 = ap_const_lv3_0)) and not((trunc_ln37_1_reg_13917 = ap_const_lv3_1)) and not((trunc_ln37_1_reg_13917 = ap_const_lv3_2)) and not((trunc_ln37_1_reg_13917 = ap_const_lv3_3)) and not((trunc_ln37_4_reg_14100 = ap_const_lv2_1)) and not((trunc_ln37_1_reg_13917 = ap_const_lv3_4)) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln37_3_fu_3782_p1 = ap_const_lv2_0)) and not((trunc_ln37_1_reg_13917 = ap_const_lv3_0)) and not((trunc_ln37_1_reg_13917 = ap_const_lv3_1)) and not((trunc_ln37_1_reg_13917 = ap_const_lv3_2)) and not((trunc_ln37_1_reg_13917 = ap_const_lv3_3)) and not((trunc_ln37_3_fu_3782_p1 = ap_const_lv2_1)) and not((trunc_ln37_1_reg_13917 = ap_const_lv3_4)) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln37_2_fu_3672_p1 = ap_const_lv2_0)) and not((trunc_ln37_1_reg_13917 = ap_const_lv3_0)) and not((trunc_ln37_1_reg_13917 = ap_const_lv3_1)) and not((trunc_ln37_1_reg_13917 = ap_const_lv3_2)) and not((trunc_ln37_1_reg_13917 = ap_const_lv3_3)) and not((trunc_ln37_2_fu_3672_p1 = ap_const_lv2_1)) and not((trunc_ln37_1_reg_13917 = ap_const_lv3_4)) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln37_8_reg_14164 = ap_const_lv2_0)) and not((trunc_ln37_1_reg_13917 = ap_const_lv3_0)) and not((trunc_ln37_1_reg_13917 = ap_const_lv3_1)) and not((trunc_ln37_1_reg_13917 = ap_const_lv3_2)) and not((trunc_ln37_1_reg_13917 = ap_const_lv3_3)) and not((trunc_ln37_8_reg_14164 = ap_const_lv2_1)) and not((trunc_ln37_1_reg_13917 = ap_const_lv3_4)) and (ap_const_logic_1 = ap_ce) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or (not((trunc_ln37_fu_3578_p1 = ap_const_lv2_0)) and not((trunc_ln37_1_fu_3582_p1 = ap_const_lv3_0)) and not((trunc_ln37_1_fu_3582_p1 = ap_const_lv3_1)) and not((trunc_ln37_1_fu_3582_p1 = ap_const_lv3_2)) and not((trunc_ln37_1_fu_3582_p1 = ap_const_lv3_3)) and not((trunc_ln37_1_fu_3582_p1 = ap_const_lv3_4)) and not((trunc_ln37_fu_3578_p1 = ap_const_lv2_1)) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln30_reg_13879 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            l1_stripes_2_5_we1 <= ap_const_logic_1;
        else 
            l1_stripes_2_5_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_0_0_address0_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln168_reg_15636, zext_ln168_7_reg_16067, ap_CS_fsm_pp0_stage19, ap_CS_fsm_pp0_stage20, ap_block_pp0_stage19, ap_block_pp0_stage20)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage20) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20))) then 
                l2_stripes_0_0_address0 <= zext_ln168_7_reg_16067(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19))) then 
                l2_stripes_0_0_address0 <= zext_ln168_reg_15636(9 - 1 downto 0);
            else 
                l2_stripes_0_0_address0 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_0_0_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_0_0_address1_assign_proc : process(ap_enable_reg_pp0_iter0, l2_stripes_0_0_addr_reg_15410, zext_ln168_4_reg_15712, ap_CS_fsm_pp0_stage18, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage18, ap_block_pp0_stage19)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19))) then 
                l2_stripes_0_0_address1 <= zext_ln168_4_reg_15712(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
                l2_stripes_0_0_address1 <= l2_stripes_0_0_addr_reg_15410;
            else 
                l2_stripes_0_0_address1 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_0_0_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_0_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19_11001, ap_CS_fsm_pp0_stage20, ap_block_pp0_stage20_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_const_boolean_0 = ap_block_pp0_stage20_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19_11001)))) then 
            l2_stripes_0_0_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_0_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_0_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001)))) then 
            l2_stripes_0_0_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_0_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_0_0_d1 <= select_ln111_fu_7518_p3(12 downto 5);

    l2_stripes_0_0_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, icmp_ln64_reg_14188, icmp_ln114_reg_14205, trunc_ln118_reg_15389, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001)
    begin
        if (((ap_const_logic_1 = ap_ce) and (icmp_ln64_reg_14188 = ap_const_lv1_0) and (icmp_ln114_reg_14205 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001) and (trunc_ln118_reg_15389 = ap_const_lv3_0))) then 
            l2_stripes_0_0_we1 <= ap_const_logic_1;
        else 
            l2_stripes_0_0_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_0_1_address0_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln168_reg_15636, zext_ln168_7_reg_16067, ap_CS_fsm_pp0_stage19, ap_CS_fsm_pp0_stage20, ap_block_pp0_stage19, ap_block_pp0_stage20)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage20) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20))) then 
                l2_stripes_0_1_address0 <= zext_ln168_7_reg_16067(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19))) then 
                l2_stripes_0_1_address0 <= zext_ln168_reg_15636(9 - 1 downto 0);
            else 
                l2_stripes_0_1_address0 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_0_1_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_0_1_address1_assign_proc : process(ap_enable_reg_pp0_iter0, l2_stripes_0_1_addr_reg_15415, zext_ln168_4_reg_15712, ap_CS_fsm_pp0_stage18, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage18, ap_block_pp0_stage19)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19))) then 
                l2_stripes_0_1_address1 <= zext_ln168_4_reg_15712(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
                l2_stripes_0_1_address1 <= l2_stripes_0_1_addr_reg_15415;
            else 
                l2_stripes_0_1_address1 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_0_1_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_0_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19_11001, ap_CS_fsm_pp0_stage20, ap_block_pp0_stage20_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_const_boolean_0 = ap_block_pp0_stage20_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19_11001)))) then 
            l2_stripes_0_1_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_0_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_0_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001)))) then 
            l2_stripes_0_1_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_0_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_0_1_d1 <= select_ln111_fu_7518_p3(12 downto 5);

    l2_stripes_0_1_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, icmp_ln64_reg_14188, icmp_ln114_reg_14205, trunc_ln118_reg_15389, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001)
    begin
        if (((ap_const_logic_1 = ap_ce) and (icmp_ln64_reg_14188 = ap_const_lv1_0) and (icmp_ln114_reg_14205 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001) and (trunc_ln118_reg_15389 = ap_const_lv3_1))) then 
            l2_stripes_0_1_we1 <= ap_const_logic_1;
        else 
            l2_stripes_0_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_0_2_address0_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln168_reg_15636, zext_ln168_7_reg_16067, ap_CS_fsm_pp0_stage19, ap_CS_fsm_pp0_stage20, ap_block_pp0_stage19, ap_block_pp0_stage20)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage20) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20))) then 
                l2_stripes_0_2_address0 <= zext_ln168_7_reg_16067(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19))) then 
                l2_stripes_0_2_address0 <= zext_ln168_reg_15636(9 - 1 downto 0);
            else 
                l2_stripes_0_2_address0 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_0_2_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_0_2_address1_assign_proc : process(ap_enable_reg_pp0_iter0, l2_stripes_0_2_addr_reg_15420, zext_ln168_4_reg_15712, ap_CS_fsm_pp0_stage18, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage18, ap_block_pp0_stage19)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19))) then 
                l2_stripes_0_2_address1 <= zext_ln168_4_reg_15712(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
                l2_stripes_0_2_address1 <= l2_stripes_0_2_addr_reg_15420;
            else 
                l2_stripes_0_2_address1 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_0_2_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_0_2_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19_11001, ap_CS_fsm_pp0_stage20, ap_block_pp0_stage20_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_const_boolean_0 = ap_block_pp0_stage20_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19_11001)))) then 
            l2_stripes_0_2_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_0_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_0_2_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001)))) then 
            l2_stripes_0_2_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_0_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_0_2_d1 <= select_ln111_fu_7518_p3(12 downto 5);

    l2_stripes_0_2_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, icmp_ln64_reg_14188, icmp_ln114_reg_14205, trunc_ln118_reg_15389, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001)
    begin
        if (((ap_const_logic_1 = ap_ce) and (icmp_ln64_reg_14188 = ap_const_lv1_0) and (icmp_ln114_reg_14205 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001) and (trunc_ln118_reg_15389 = ap_const_lv3_2))) then 
            l2_stripes_0_2_we1 <= ap_const_logic_1;
        else 
            l2_stripes_0_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_0_3_address0_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln168_reg_15636, zext_ln168_7_reg_16067, ap_CS_fsm_pp0_stage19, ap_CS_fsm_pp0_stage20, ap_block_pp0_stage19, ap_block_pp0_stage20)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage20) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20))) then 
                l2_stripes_0_3_address0 <= zext_ln168_7_reg_16067(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19))) then 
                l2_stripes_0_3_address0 <= zext_ln168_reg_15636(9 - 1 downto 0);
            else 
                l2_stripes_0_3_address0 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_0_3_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_0_3_address1_assign_proc : process(ap_enable_reg_pp0_iter0, l2_stripes_0_3_addr_reg_15425, zext_ln168_4_reg_15712, ap_CS_fsm_pp0_stage18, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage18, ap_block_pp0_stage19)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19))) then 
                l2_stripes_0_3_address1 <= zext_ln168_4_reg_15712(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
                l2_stripes_0_3_address1 <= l2_stripes_0_3_addr_reg_15425;
            else 
                l2_stripes_0_3_address1 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_0_3_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_0_3_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19_11001, ap_CS_fsm_pp0_stage20, ap_block_pp0_stage20_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_const_boolean_0 = ap_block_pp0_stage20_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19_11001)))) then 
            l2_stripes_0_3_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_0_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_0_3_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001)))) then 
            l2_stripes_0_3_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_0_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_0_3_d1 <= select_ln111_fu_7518_p3(12 downto 5);

    l2_stripes_0_3_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, icmp_ln64_reg_14188, icmp_ln114_reg_14205, trunc_ln118_reg_15389, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001)
    begin
        if (((ap_const_logic_1 = ap_ce) and (icmp_ln64_reg_14188 = ap_const_lv1_0) and (icmp_ln114_reg_14205 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001) and (trunc_ln118_reg_15389 = ap_const_lv3_3))) then 
            l2_stripes_0_3_we1 <= ap_const_logic_1;
        else 
            l2_stripes_0_3_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_0_4_address0_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln168_reg_15636, zext_ln168_7_reg_16067, ap_CS_fsm_pp0_stage19, ap_CS_fsm_pp0_stage20, ap_block_pp0_stage19, ap_block_pp0_stage20)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage20) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20))) then 
                l2_stripes_0_4_address0 <= zext_ln168_7_reg_16067(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19))) then 
                l2_stripes_0_4_address0 <= zext_ln168_reg_15636(9 - 1 downto 0);
            else 
                l2_stripes_0_4_address0 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_0_4_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_0_4_address1_assign_proc : process(ap_enable_reg_pp0_iter0, l2_stripes_0_4_addr_reg_15430, zext_ln168_4_reg_15712, ap_CS_fsm_pp0_stage18, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage18, ap_block_pp0_stage19)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19))) then 
                l2_stripes_0_4_address1 <= zext_ln168_4_reg_15712(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
                l2_stripes_0_4_address1 <= l2_stripes_0_4_addr_reg_15430;
            else 
                l2_stripes_0_4_address1 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_0_4_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_0_4_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19_11001, ap_CS_fsm_pp0_stage20, ap_block_pp0_stage20_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_const_boolean_0 = ap_block_pp0_stage20_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19_11001)))) then 
            l2_stripes_0_4_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_0_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_0_4_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001)))) then 
            l2_stripes_0_4_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_0_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_0_4_d1 <= select_ln111_fu_7518_p3(12 downto 5);

    l2_stripes_0_4_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, icmp_ln64_reg_14188, icmp_ln114_reg_14205, trunc_ln118_reg_15389, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001)
    begin
        if (((ap_const_logic_1 = ap_ce) and (icmp_ln64_reg_14188 = ap_const_lv1_0) and (icmp_ln114_reg_14205 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001) and (trunc_ln118_reg_15389 = ap_const_lv3_4))) then 
            l2_stripes_0_4_we1 <= ap_const_logic_1;
        else 
            l2_stripes_0_4_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_0_5_address0_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln168_reg_15636, zext_ln168_7_reg_16067, ap_CS_fsm_pp0_stage19, ap_CS_fsm_pp0_stage20, ap_block_pp0_stage19, ap_block_pp0_stage20)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage20) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20))) then 
                l2_stripes_0_5_address0 <= zext_ln168_7_reg_16067(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19))) then 
                l2_stripes_0_5_address0 <= zext_ln168_reg_15636(9 - 1 downto 0);
            else 
                l2_stripes_0_5_address0 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_0_5_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_0_5_address1_assign_proc : process(ap_enable_reg_pp0_iter0, l2_stripes_0_5_addr_reg_15435, zext_ln168_4_reg_15712, ap_CS_fsm_pp0_stage18, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage18, ap_block_pp0_stage19)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19))) then 
                l2_stripes_0_5_address1 <= zext_ln168_4_reg_15712(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
                l2_stripes_0_5_address1 <= l2_stripes_0_5_addr_reg_15435;
            else 
                l2_stripes_0_5_address1 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_0_5_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_0_5_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19_11001, ap_CS_fsm_pp0_stage20, ap_block_pp0_stage20_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_const_boolean_0 = ap_block_pp0_stage20_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19_11001)))) then 
            l2_stripes_0_5_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_0_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_0_5_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001)))) then 
            l2_stripes_0_5_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_0_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_0_5_d1 <= select_ln111_fu_7518_p3(12 downto 5);

    l2_stripes_0_5_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, icmp_ln64_reg_14188, icmp_ln114_reg_14205, trunc_ln118_reg_15389, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001)
    begin
        if ((not((trunc_ln118_reg_15389 = ap_const_lv3_0)) and not((trunc_ln118_reg_15389 = ap_const_lv3_1)) and not((trunc_ln118_reg_15389 = ap_const_lv3_2)) and not((trunc_ln118_reg_15389 = ap_const_lv3_3)) and not((trunc_ln118_reg_15389 = ap_const_lv3_4)) and (ap_const_logic_1 = ap_ce) and (icmp_ln64_reg_14188 = ap_const_lv1_0) and (icmp_ln114_reg_14205 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001))) then 
            l2_stripes_0_5_we1 <= ap_const_logic_1;
        else 
            l2_stripes_0_5_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_1_0_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage17, zext_ln168_fu_7407_p1, ap_CS_fsm_pp0_stage18, zext_ln168_7_fu_7722_p1, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
                l2_stripes_1_0_address0 <= zext_ln168_7_fu_7722_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                l2_stripes_1_0_address0 <= zext_ln168_fu_7407_p1(9 - 1 downto 0);
            else 
                l2_stripes_1_0_address0 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_1_0_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_1_0_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage16, zext_ln118_fu_7212_p1, ap_CS_fsm_pp0_stage17, zext_ln168_4_fu_7429_p1, ap_block_pp0_stage16, ap_block_pp0_stage17)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                l2_stripes_1_0_address1 <= zext_ln168_4_fu_7429_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                l2_stripes_1_0_address1 <= zext_ln118_fu_7212_p1(9 - 1 downto 0);
            else 
                l2_stripes_1_0_address1 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_1_0_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_1_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001)))) then 
            l2_stripes_1_0_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_1_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_1_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001)))) then 
            l2_stripes_1_0_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_1_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_1_0_d1 <= select_ln111_1_fu_7185_p3(12 downto 5);

    l2_stripes_1_0_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, icmp_ln64_reg_14188, icmp_ln114_reg_14205, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001, trunc_ln118_fu_7228_p1)
    begin
        if (((ap_const_logic_1 = ap_ce) and (icmp_ln64_reg_14188 = ap_const_lv1_0) and (icmp_ln114_reg_14205 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (trunc_ln118_fu_7228_p1 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001))) then 
            l2_stripes_1_0_we1 <= ap_const_logic_1;
        else 
            l2_stripes_1_0_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_1_1_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage17, zext_ln168_fu_7407_p1, ap_CS_fsm_pp0_stage18, zext_ln168_7_fu_7722_p1, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
                l2_stripes_1_1_address0 <= zext_ln168_7_fu_7722_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                l2_stripes_1_1_address0 <= zext_ln168_fu_7407_p1(9 - 1 downto 0);
            else 
                l2_stripes_1_1_address0 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_1_1_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_1_1_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage16, zext_ln118_fu_7212_p1, ap_CS_fsm_pp0_stage17, zext_ln168_4_fu_7429_p1, ap_block_pp0_stage16, ap_block_pp0_stage17)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                l2_stripes_1_1_address1 <= zext_ln168_4_fu_7429_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                l2_stripes_1_1_address1 <= zext_ln118_fu_7212_p1(9 - 1 downto 0);
            else 
                l2_stripes_1_1_address1 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_1_1_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_1_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001)))) then 
            l2_stripes_1_1_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_1_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_1_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001)))) then 
            l2_stripes_1_1_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_1_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_1_1_d1 <= select_ln111_1_fu_7185_p3(12 downto 5);

    l2_stripes_1_1_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, icmp_ln64_reg_14188, icmp_ln114_reg_14205, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001, trunc_ln118_fu_7228_p1)
    begin
        if (((ap_const_logic_1 = ap_ce) and (icmp_ln64_reg_14188 = ap_const_lv1_0) and (icmp_ln114_reg_14205 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (trunc_ln118_fu_7228_p1 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001))) then 
            l2_stripes_1_1_we1 <= ap_const_logic_1;
        else 
            l2_stripes_1_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_1_2_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage17, zext_ln168_fu_7407_p1, ap_CS_fsm_pp0_stage18, zext_ln168_7_fu_7722_p1, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
                l2_stripes_1_2_address0 <= zext_ln168_7_fu_7722_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                l2_stripes_1_2_address0 <= zext_ln168_fu_7407_p1(9 - 1 downto 0);
            else 
                l2_stripes_1_2_address0 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_1_2_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_1_2_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage16, zext_ln118_fu_7212_p1, ap_CS_fsm_pp0_stage17, zext_ln168_4_fu_7429_p1, ap_block_pp0_stage16, ap_block_pp0_stage17)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                l2_stripes_1_2_address1 <= zext_ln168_4_fu_7429_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                l2_stripes_1_2_address1 <= zext_ln118_fu_7212_p1(9 - 1 downto 0);
            else 
                l2_stripes_1_2_address1 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_1_2_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_1_2_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001)))) then 
            l2_stripes_1_2_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_1_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_1_2_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001)))) then 
            l2_stripes_1_2_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_1_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_1_2_d1 <= select_ln111_1_fu_7185_p3(12 downto 5);

    l2_stripes_1_2_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, icmp_ln64_reg_14188, icmp_ln114_reg_14205, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001, trunc_ln118_fu_7228_p1)
    begin
        if (((ap_const_logic_1 = ap_ce) and (icmp_ln64_reg_14188 = ap_const_lv1_0) and (icmp_ln114_reg_14205 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (trunc_ln118_fu_7228_p1 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001))) then 
            l2_stripes_1_2_we1 <= ap_const_logic_1;
        else 
            l2_stripes_1_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_1_3_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage17, zext_ln168_fu_7407_p1, ap_CS_fsm_pp0_stage18, zext_ln168_7_fu_7722_p1, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
                l2_stripes_1_3_address0 <= zext_ln168_7_fu_7722_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                l2_stripes_1_3_address0 <= zext_ln168_fu_7407_p1(9 - 1 downto 0);
            else 
                l2_stripes_1_3_address0 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_1_3_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_1_3_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage16, zext_ln118_fu_7212_p1, ap_CS_fsm_pp0_stage17, zext_ln168_4_fu_7429_p1, ap_block_pp0_stage16, ap_block_pp0_stage17)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                l2_stripes_1_3_address1 <= zext_ln168_4_fu_7429_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                l2_stripes_1_3_address1 <= zext_ln118_fu_7212_p1(9 - 1 downto 0);
            else 
                l2_stripes_1_3_address1 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_1_3_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_1_3_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001)))) then 
            l2_stripes_1_3_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_1_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_1_3_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001)))) then 
            l2_stripes_1_3_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_1_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_1_3_d1 <= select_ln111_1_fu_7185_p3(12 downto 5);

    l2_stripes_1_3_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, icmp_ln64_reg_14188, icmp_ln114_reg_14205, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001, trunc_ln118_fu_7228_p1)
    begin
        if (((ap_const_logic_1 = ap_ce) and (icmp_ln64_reg_14188 = ap_const_lv1_0) and (icmp_ln114_reg_14205 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (trunc_ln118_fu_7228_p1 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001))) then 
            l2_stripes_1_3_we1 <= ap_const_logic_1;
        else 
            l2_stripes_1_3_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_1_4_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage17, zext_ln168_fu_7407_p1, ap_CS_fsm_pp0_stage18, zext_ln168_7_fu_7722_p1, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
                l2_stripes_1_4_address0 <= zext_ln168_7_fu_7722_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                l2_stripes_1_4_address0 <= zext_ln168_fu_7407_p1(9 - 1 downto 0);
            else 
                l2_stripes_1_4_address0 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_1_4_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_1_4_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage16, zext_ln118_fu_7212_p1, ap_CS_fsm_pp0_stage17, zext_ln168_4_fu_7429_p1, ap_block_pp0_stage16, ap_block_pp0_stage17)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                l2_stripes_1_4_address1 <= zext_ln168_4_fu_7429_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                l2_stripes_1_4_address1 <= zext_ln118_fu_7212_p1(9 - 1 downto 0);
            else 
                l2_stripes_1_4_address1 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_1_4_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_1_4_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001)))) then 
            l2_stripes_1_4_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_1_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_1_4_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001)))) then 
            l2_stripes_1_4_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_1_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_1_4_d1 <= select_ln111_1_fu_7185_p3(12 downto 5);

    l2_stripes_1_4_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, icmp_ln64_reg_14188, icmp_ln114_reg_14205, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001, trunc_ln118_fu_7228_p1)
    begin
        if (((ap_const_logic_1 = ap_ce) and (icmp_ln64_reg_14188 = ap_const_lv1_0) and (icmp_ln114_reg_14205 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (trunc_ln118_fu_7228_p1 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001))) then 
            l2_stripes_1_4_we1 <= ap_const_logic_1;
        else 
            l2_stripes_1_4_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_1_5_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage17, zext_ln168_fu_7407_p1, ap_CS_fsm_pp0_stage18, zext_ln168_7_fu_7722_p1, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
                l2_stripes_1_5_address0 <= zext_ln168_7_fu_7722_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                l2_stripes_1_5_address0 <= zext_ln168_fu_7407_p1(9 - 1 downto 0);
            else 
                l2_stripes_1_5_address0 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_1_5_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_1_5_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage16, zext_ln118_fu_7212_p1, ap_CS_fsm_pp0_stage17, zext_ln168_4_fu_7429_p1, ap_block_pp0_stage16, ap_block_pp0_stage17)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                l2_stripes_1_5_address1 <= zext_ln168_4_fu_7429_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                l2_stripes_1_5_address1 <= zext_ln118_fu_7212_p1(9 - 1 downto 0);
            else 
                l2_stripes_1_5_address1 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_1_5_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_1_5_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001)))) then 
            l2_stripes_1_5_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_1_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_1_5_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001)))) then 
            l2_stripes_1_5_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_1_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_1_5_d1 <= select_ln111_1_fu_7185_p3(12 downto 5);

    l2_stripes_1_5_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, icmp_ln64_reg_14188, icmp_ln114_reg_14205, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001, trunc_ln118_fu_7228_p1)
    begin
        if ((not((trunc_ln118_fu_7228_p1 = ap_const_lv3_0)) and not((trunc_ln118_fu_7228_p1 = ap_const_lv3_1)) and not((trunc_ln118_fu_7228_p1 = ap_const_lv3_2)) and not((trunc_ln118_fu_7228_p1 = ap_const_lv3_3)) and not((trunc_ln118_fu_7228_p1 = ap_const_lv3_4)) and (ap_const_logic_1 = ap_ce) and (icmp_ln64_reg_14188 = ap_const_lv1_0) and (icmp_ln114_reg_14205 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001))) then 
            l2_stripes_1_5_we1 <= ap_const_logic_1;
        else 
            l2_stripes_1_5_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_2_0_address0_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln168_reg_15636, ap_CS_fsm_pp0_stage18, zext_ln168_7_reg_16067, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage18, ap_block_pp0_stage19)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19))) then 
                l2_stripes_2_0_address0 <= zext_ln168_7_reg_16067(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
                l2_stripes_2_0_address0 <= zext_ln168_reg_15636(9 - 1 downto 0);
            else 
                l2_stripes_2_0_address0 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_2_0_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_2_0_address1_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln118_reg_15373, ap_CS_fsm_pp0_stage17, zext_ln168_4_reg_15712, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
                l2_stripes_2_0_address1 <= zext_ln168_4_reg_15712(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                l2_stripes_2_0_address1 <= zext_ln118_reg_15373(9 - 1 downto 0);
            else 
                l2_stripes_2_0_address1 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_2_0_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_2_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001)))) then 
            l2_stripes_2_0_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_2_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_2_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001)))) then 
            l2_stripes_2_0_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_2_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_2_0_d1 <= select_ln111_2_fu_7312_p3(12 downto 5);

    l2_stripes_2_0_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, icmp_ln64_reg_14188, icmp_ln114_reg_14205, trunc_ln118_reg_15389, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001)
    begin
        if (((ap_const_logic_1 = ap_ce) and (icmp_ln64_reg_14188 = ap_const_lv1_0) and (icmp_ln114_reg_14205 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001) and (trunc_ln118_reg_15389 = ap_const_lv3_0))) then 
            l2_stripes_2_0_we1 <= ap_const_logic_1;
        else 
            l2_stripes_2_0_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_2_1_address0_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln168_reg_15636, ap_CS_fsm_pp0_stage18, zext_ln168_7_reg_16067, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage18, ap_block_pp0_stage19)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19))) then 
                l2_stripes_2_1_address0 <= zext_ln168_7_reg_16067(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
                l2_stripes_2_1_address0 <= zext_ln168_reg_15636(9 - 1 downto 0);
            else 
                l2_stripes_2_1_address0 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_2_1_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_2_1_address1_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln118_reg_15373, ap_CS_fsm_pp0_stage17, zext_ln168_4_reg_15712, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
                l2_stripes_2_1_address1 <= zext_ln168_4_reg_15712(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                l2_stripes_2_1_address1 <= zext_ln118_reg_15373(9 - 1 downto 0);
            else 
                l2_stripes_2_1_address1 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_2_1_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_2_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001)))) then 
            l2_stripes_2_1_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_2_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_2_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001)))) then 
            l2_stripes_2_1_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_2_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_2_1_d1 <= select_ln111_2_fu_7312_p3(12 downto 5);

    l2_stripes_2_1_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, icmp_ln64_reg_14188, icmp_ln114_reg_14205, trunc_ln118_reg_15389, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001)
    begin
        if (((ap_const_logic_1 = ap_ce) and (icmp_ln64_reg_14188 = ap_const_lv1_0) and (icmp_ln114_reg_14205 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001) and (trunc_ln118_reg_15389 = ap_const_lv3_1))) then 
            l2_stripes_2_1_we1 <= ap_const_logic_1;
        else 
            l2_stripes_2_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_2_2_address0_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln168_reg_15636, ap_CS_fsm_pp0_stage18, zext_ln168_7_reg_16067, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage18, ap_block_pp0_stage19)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19))) then 
                l2_stripes_2_2_address0 <= zext_ln168_7_reg_16067(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
                l2_stripes_2_2_address0 <= zext_ln168_reg_15636(9 - 1 downto 0);
            else 
                l2_stripes_2_2_address0 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_2_2_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_2_2_address1_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln118_reg_15373, ap_CS_fsm_pp0_stage17, zext_ln168_4_reg_15712, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
                l2_stripes_2_2_address1 <= zext_ln168_4_reg_15712(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                l2_stripes_2_2_address1 <= zext_ln118_reg_15373(9 - 1 downto 0);
            else 
                l2_stripes_2_2_address1 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_2_2_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_2_2_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001)))) then 
            l2_stripes_2_2_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_2_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_2_2_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001)))) then 
            l2_stripes_2_2_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_2_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_2_2_d1 <= select_ln111_2_fu_7312_p3(12 downto 5);

    l2_stripes_2_2_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, icmp_ln64_reg_14188, icmp_ln114_reg_14205, trunc_ln118_reg_15389, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001)
    begin
        if (((ap_const_logic_1 = ap_ce) and (icmp_ln64_reg_14188 = ap_const_lv1_0) and (icmp_ln114_reg_14205 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001) and (trunc_ln118_reg_15389 = ap_const_lv3_2))) then 
            l2_stripes_2_2_we1 <= ap_const_logic_1;
        else 
            l2_stripes_2_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_2_3_address0_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln168_reg_15636, ap_CS_fsm_pp0_stage18, zext_ln168_7_reg_16067, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage18, ap_block_pp0_stage19)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19))) then 
                l2_stripes_2_3_address0 <= zext_ln168_7_reg_16067(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
                l2_stripes_2_3_address0 <= zext_ln168_reg_15636(9 - 1 downto 0);
            else 
                l2_stripes_2_3_address0 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_2_3_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_2_3_address1_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln118_reg_15373, ap_CS_fsm_pp0_stage17, zext_ln168_4_reg_15712, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
                l2_stripes_2_3_address1 <= zext_ln168_4_reg_15712(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                l2_stripes_2_3_address1 <= zext_ln118_reg_15373(9 - 1 downto 0);
            else 
                l2_stripes_2_3_address1 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_2_3_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_2_3_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001)))) then 
            l2_stripes_2_3_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_2_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_2_3_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001)))) then 
            l2_stripes_2_3_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_2_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_2_3_d1 <= select_ln111_2_fu_7312_p3(12 downto 5);

    l2_stripes_2_3_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, icmp_ln64_reg_14188, icmp_ln114_reg_14205, trunc_ln118_reg_15389, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001)
    begin
        if (((ap_const_logic_1 = ap_ce) and (icmp_ln64_reg_14188 = ap_const_lv1_0) and (icmp_ln114_reg_14205 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001) and (trunc_ln118_reg_15389 = ap_const_lv3_3))) then 
            l2_stripes_2_3_we1 <= ap_const_logic_1;
        else 
            l2_stripes_2_3_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_2_4_address0_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln168_reg_15636, ap_CS_fsm_pp0_stage18, zext_ln168_7_reg_16067, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage18, ap_block_pp0_stage19)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19))) then 
                l2_stripes_2_4_address0 <= zext_ln168_7_reg_16067(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
                l2_stripes_2_4_address0 <= zext_ln168_reg_15636(9 - 1 downto 0);
            else 
                l2_stripes_2_4_address0 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_2_4_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_2_4_address1_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln118_reg_15373, ap_CS_fsm_pp0_stage17, zext_ln168_4_reg_15712, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
                l2_stripes_2_4_address1 <= zext_ln168_4_reg_15712(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                l2_stripes_2_4_address1 <= zext_ln118_reg_15373(9 - 1 downto 0);
            else 
                l2_stripes_2_4_address1 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_2_4_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_2_4_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001)))) then 
            l2_stripes_2_4_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_2_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_2_4_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001)))) then 
            l2_stripes_2_4_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_2_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_2_4_d1 <= select_ln111_2_fu_7312_p3(12 downto 5);

    l2_stripes_2_4_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, icmp_ln64_reg_14188, icmp_ln114_reg_14205, trunc_ln118_reg_15389, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001)
    begin
        if (((ap_const_logic_1 = ap_ce) and (icmp_ln64_reg_14188 = ap_const_lv1_0) and (icmp_ln114_reg_14205 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001) and (trunc_ln118_reg_15389 = ap_const_lv3_4))) then 
            l2_stripes_2_4_we1 <= ap_const_logic_1;
        else 
            l2_stripes_2_4_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_2_5_address0_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln168_reg_15636, ap_CS_fsm_pp0_stage18, zext_ln168_7_reg_16067, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage18, ap_block_pp0_stage19)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19))) then 
                l2_stripes_2_5_address0 <= zext_ln168_7_reg_16067(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
                l2_stripes_2_5_address0 <= zext_ln168_reg_15636(9 - 1 downto 0);
            else 
                l2_stripes_2_5_address0 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_2_5_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_2_5_address1_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln118_reg_15373, ap_CS_fsm_pp0_stage17, zext_ln168_4_reg_15712, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
                l2_stripes_2_5_address1 <= zext_ln168_4_reg_15712(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                l2_stripes_2_5_address1 <= zext_ln118_reg_15373(9 - 1 downto 0);
            else 
                l2_stripes_2_5_address1 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_2_5_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_2_5_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001)))) then 
            l2_stripes_2_5_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_2_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_2_5_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001)))) then 
            l2_stripes_2_5_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_2_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_2_5_d1 <= select_ln111_2_fu_7312_p3(12 downto 5);

    l2_stripes_2_5_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, icmp_ln64_reg_14188, icmp_ln114_reg_14205, trunc_ln118_reg_15389, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001)
    begin
        if ((not((trunc_ln118_reg_15389 = ap_const_lv3_0)) and not((trunc_ln118_reg_15389 = ap_const_lv3_1)) and not((trunc_ln118_reg_15389 = ap_const_lv3_2)) and not((trunc_ln118_reg_15389 = ap_const_lv3_3)) and not((trunc_ln118_reg_15389 = ap_const_lv3_4)) and (ap_const_logic_1 = ap_ce) and (icmp_ln64_reg_14188 = ap_const_lv1_0) and (icmp_ln114_reg_14205 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001))) then 
            l2_stripes_2_5_we1 <= ap_const_logic_1;
        else 
            l2_stripes_2_5_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_3_0_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage17, zext_ln168_fu_7407_p1, ap_CS_fsm_pp0_stage18, zext_ln168_7_fu_7722_p1, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
                l2_stripes_3_0_address0 <= zext_ln168_7_fu_7722_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                l2_stripes_3_0_address0 <= zext_ln168_fu_7407_p1(9 - 1 downto 0);
            else 
                l2_stripes_3_0_address0 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_3_0_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_3_0_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage16, zext_ln118_fu_7212_p1, ap_CS_fsm_pp0_stage17, zext_ln168_4_fu_7429_p1, ap_block_pp0_stage16, ap_block_pp0_stage17)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                l2_stripes_3_0_address1 <= zext_ln168_4_fu_7429_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                l2_stripes_3_0_address1 <= zext_ln118_fu_7212_p1(9 - 1 downto 0);
            else 
                l2_stripes_3_0_address1 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_3_0_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_3_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001)))) then 
            l2_stripes_3_0_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_3_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_3_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001)))) then 
            l2_stripes_3_0_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_3_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_3_0_d1 <= select_ln111_3_fu_7201_p3(12 downto 5);

    l2_stripes_3_0_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, icmp_ln64_reg_14188, icmp_ln114_reg_14205, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001, trunc_ln118_fu_7228_p1)
    begin
        if (((ap_const_logic_1 = ap_ce) and (icmp_ln64_reg_14188 = ap_const_lv1_0) and (icmp_ln114_reg_14205 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (trunc_ln118_fu_7228_p1 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001))) then 
            l2_stripes_3_0_we1 <= ap_const_logic_1;
        else 
            l2_stripes_3_0_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_3_1_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage17, zext_ln168_fu_7407_p1, ap_CS_fsm_pp0_stage18, zext_ln168_7_fu_7722_p1, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
                l2_stripes_3_1_address0 <= zext_ln168_7_fu_7722_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                l2_stripes_3_1_address0 <= zext_ln168_fu_7407_p1(9 - 1 downto 0);
            else 
                l2_stripes_3_1_address0 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_3_1_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_3_1_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage16, zext_ln118_fu_7212_p1, ap_CS_fsm_pp0_stage17, zext_ln168_4_fu_7429_p1, ap_block_pp0_stage16, ap_block_pp0_stage17)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                l2_stripes_3_1_address1 <= zext_ln168_4_fu_7429_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                l2_stripes_3_1_address1 <= zext_ln118_fu_7212_p1(9 - 1 downto 0);
            else 
                l2_stripes_3_1_address1 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_3_1_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_3_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001)))) then 
            l2_stripes_3_1_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_3_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_3_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001)))) then 
            l2_stripes_3_1_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_3_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_3_1_d1 <= select_ln111_3_fu_7201_p3(12 downto 5);

    l2_stripes_3_1_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, icmp_ln64_reg_14188, icmp_ln114_reg_14205, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001, trunc_ln118_fu_7228_p1)
    begin
        if (((ap_const_logic_1 = ap_ce) and (icmp_ln64_reg_14188 = ap_const_lv1_0) and (icmp_ln114_reg_14205 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (trunc_ln118_fu_7228_p1 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001))) then 
            l2_stripes_3_1_we1 <= ap_const_logic_1;
        else 
            l2_stripes_3_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_3_2_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage17, zext_ln168_fu_7407_p1, ap_CS_fsm_pp0_stage18, zext_ln168_7_fu_7722_p1, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
                l2_stripes_3_2_address0 <= zext_ln168_7_fu_7722_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                l2_stripes_3_2_address0 <= zext_ln168_fu_7407_p1(9 - 1 downto 0);
            else 
                l2_stripes_3_2_address0 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_3_2_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_3_2_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage16, zext_ln118_fu_7212_p1, ap_CS_fsm_pp0_stage17, zext_ln168_4_fu_7429_p1, ap_block_pp0_stage16, ap_block_pp0_stage17)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                l2_stripes_3_2_address1 <= zext_ln168_4_fu_7429_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                l2_stripes_3_2_address1 <= zext_ln118_fu_7212_p1(9 - 1 downto 0);
            else 
                l2_stripes_3_2_address1 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_3_2_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_3_2_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001)))) then 
            l2_stripes_3_2_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_3_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_3_2_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001)))) then 
            l2_stripes_3_2_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_3_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_3_2_d1 <= select_ln111_3_fu_7201_p3(12 downto 5);

    l2_stripes_3_2_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, icmp_ln64_reg_14188, icmp_ln114_reg_14205, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001, trunc_ln118_fu_7228_p1)
    begin
        if (((ap_const_logic_1 = ap_ce) and (icmp_ln64_reg_14188 = ap_const_lv1_0) and (icmp_ln114_reg_14205 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (trunc_ln118_fu_7228_p1 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001))) then 
            l2_stripes_3_2_we1 <= ap_const_logic_1;
        else 
            l2_stripes_3_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_3_3_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage17, zext_ln168_fu_7407_p1, ap_CS_fsm_pp0_stage18, zext_ln168_7_fu_7722_p1, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
                l2_stripes_3_3_address0 <= zext_ln168_7_fu_7722_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                l2_stripes_3_3_address0 <= zext_ln168_fu_7407_p1(9 - 1 downto 0);
            else 
                l2_stripes_3_3_address0 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_3_3_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_3_3_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage16, zext_ln118_fu_7212_p1, ap_CS_fsm_pp0_stage17, zext_ln168_4_fu_7429_p1, ap_block_pp0_stage16, ap_block_pp0_stage17)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                l2_stripes_3_3_address1 <= zext_ln168_4_fu_7429_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                l2_stripes_3_3_address1 <= zext_ln118_fu_7212_p1(9 - 1 downto 0);
            else 
                l2_stripes_3_3_address1 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_3_3_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_3_3_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001)))) then 
            l2_stripes_3_3_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_3_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_3_3_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001)))) then 
            l2_stripes_3_3_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_3_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_3_3_d1 <= select_ln111_3_fu_7201_p3(12 downto 5);

    l2_stripes_3_3_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, icmp_ln64_reg_14188, icmp_ln114_reg_14205, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001, trunc_ln118_fu_7228_p1)
    begin
        if (((ap_const_logic_1 = ap_ce) and (icmp_ln64_reg_14188 = ap_const_lv1_0) and (icmp_ln114_reg_14205 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (trunc_ln118_fu_7228_p1 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001))) then 
            l2_stripes_3_3_we1 <= ap_const_logic_1;
        else 
            l2_stripes_3_3_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_3_4_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage17, zext_ln168_fu_7407_p1, ap_CS_fsm_pp0_stage18, zext_ln168_7_fu_7722_p1, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
                l2_stripes_3_4_address0 <= zext_ln168_7_fu_7722_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                l2_stripes_3_4_address0 <= zext_ln168_fu_7407_p1(9 - 1 downto 0);
            else 
                l2_stripes_3_4_address0 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_3_4_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_3_4_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage16, zext_ln118_fu_7212_p1, ap_CS_fsm_pp0_stage17, zext_ln168_4_fu_7429_p1, ap_block_pp0_stage16, ap_block_pp0_stage17)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                l2_stripes_3_4_address1 <= zext_ln168_4_fu_7429_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                l2_stripes_3_4_address1 <= zext_ln118_fu_7212_p1(9 - 1 downto 0);
            else 
                l2_stripes_3_4_address1 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_3_4_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_3_4_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001)))) then 
            l2_stripes_3_4_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_3_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_3_4_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001)))) then 
            l2_stripes_3_4_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_3_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_3_4_d1 <= select_ln111_3_fu_7201_p3(12 downto 5);

    l2_stripes_3_4_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, icmp_ln64_reg_14188, icmp_ln114_reg_14205, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001, trunc_ln118_fu_7228_p1)
    begin
        if (((ap_const_logic_1 = ap_ce) and (icmp_ln64_reg_14188 = ap_const_lv1_0) and (icmp_ln114_reg_14205 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (trunc_ln118_fu_7228_p1 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001))) then 
            l2_stripes_3_4_we1 <= ap_const_logic_1;
        else 
            l2_stripes_3_4_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_3_5_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage17, zext_ln168_fu_7407_p1, ap_CS_fsm_pp0_stage18, zext_ln168_7_fu_7722_p1, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
                l2_stripes_3_5_address0 <= zext_ln168_7_fu_7722_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                l2_stripes_3_5_address0 <= zext_ln168_fu_7407_p1(9 - 1 downto 0);
            else 
                l2_stripes_3_5_address0 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_3_5_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_3_5_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage16, zext_ln118_fu_7212_p1, ap_CS_fsm_pp0_stage17, zext_ln168_4_fu_7429_p1, ap_block_pp0_stage16, ap_block_pp0_stage17)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                l2_stripes_3_5_address1 <= zext_ln168_4_fu_7429_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                l2_stripes_3_5_address1 <= zext_ln118_fu_7212_p1(9 - 1 downto 0);
            else 
                l2_stripes_3_5_address1 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_3_5_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_3_5_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001)))) then 
            l2_stripes_3_5_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_3_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_3_5_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001)))) then 
            l2_stripes_3_5_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_3_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_3_5_d1 <= select_ln111_3_fu_7201_p3(12 downto 5);

    l2_stripes_3_5_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, icmp_ln64_reg_14188, icmp_ln114_reg_14205, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001, trunc_ln118_fu_7228_p1)
    begin
        if ((not((trunc_ln118_fu_7228_p1 = ap_const_lv3_0)) and not((trunc_ln118_fu_7228_p1 = ap_const_lv3_1)) and not((trunc_ln118_fu_7228_p1 = ap_const_lv3_2)) and not((trunc_ln118_fu_7228_p1 = ap_const_lv3_3)) and not((trunc_ln118_fu_7228_p1 = ap_const_lv3_4)) and (ap_const_logic_1 = ap_ce) and (icmp_ln64_reg_14188 = ap_const_lv1_0) and (icmp_ln114_reg_14205 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001))) then 
            l2_stripes_3_5_we1 <= ap_const_logic_1;
        else 
            l2_stripes_3_5_we1 <= ap_const_logic_0;
        end if; 
    end process;

    local_col_index_1_fu_7389_p2 <= std_logic_vector(unsigned(zext_ln152_fu_7385_p1) + unsigned(l2_read_col_offset));
    local_col_index_fu_4211_p2 <= std_logic_vector(unsigned(zext_ln68_fu_4208_p1) + unsigned(l1_read_col_offset));
    mul_ln168_10_fu_13835_p0 <= zext_ln168_46_reg_16768(8 - 1 downto 0);
    mul_ln168_10_fu_13835_p1 <= mul_ln168_10_fu_13835_p10(5 - 1 downto 0);
    mul_ln168_10_fu_13835_p10 <= 
        ap_const_lv13_1FF3 when (trunc_ln147_1_reg_15440(0) = '1') else 
        ap_const_lv13_E;
    mul_ln168_11_fu_13763_p0 <= mul_ln168_11_fu_13763_p00(8 - 1 downto 0);
    mul_ln168_11_fu_13763_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_4_reg_16742),13));
    mul_ln168_11_fu_13763_p1 <= mul_ln168_11_fu_13763_p10(5 - 1 downto 0);
    mul_ln168_11_fu_13763_p10 <= 
        ap_const_lv13_D when (trunc_ln147_1_reg_15440(0) = '1') else 
        ap_const_lv13_1FF9;
    mul_ln168_12_fu_9610_p1 <= mul_ln168_12_fu_9610_p10(8 - 1 downto 0);
    mul_ln168_12_fu_9610_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_5_reg_16801),13));
    mul_ln168_12_fu_9610_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_const_lv13_B) * unsigned(mul_ln168_12_fu_9610_p1), 13));
    mul_ln168_13_fu_13840_p0 <= zext_ln168_55_reg_17022(8 - 1 downto 0);
    mul_ln168_13_fu_13840_p1 <= mul_ln168_13_fu_13840_p10(5 - 1 downto 0);
    mul_ln168_13_fu_13840_p10 <= 
        ap_const_lv13_1FF4 when (trunc_ln147_1_reg_15440(0) = '1') else 
        ap_const_lv13_D;
    mul_ln168_14_fu_13845_p0 <= zext_ln168_66_fu_10516_p1(8 - 1 downto 0);
    mul_ln168_14_fu_13845_p1 <= mul_ln168_14_fu_13845_p10(5 - 1 downto 0);
    mul_ln168_14_fu_13845_p10 <= 
        ap_const_lv13_1FF3 when (trunc_ln147_1_reg_15440(0) = '1') else 
        ap_const_lv13_1FF1;
    mul_ln168_15_fu_13739_p0 <= zext_ln168_78_fu_7947_p1(8 - 1 downto 0);
    mul_ln168_15_fu_13739_p1 <= mul_ln168_15_fu_13739_p10(5 - 1 downto 0);
    mul_ln168_15_fu_13739_p10 <= 
        ap_const_lv13_3 when (trunc_ln147_1_reg_15440(0) = '1') else 
        ap_const_lv13_1FF5;
    mul_ln168_16_fu_7960_p1 <= zext_ln168_78_fu_7947_p1(8 - 1 downto 0);
    mul_ln168_16_fu_7960_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(ap_const_lv13_1FF5) * signed('0' &mul_ln168_16_fu_7960_p1))), 13));
    mul_ln168_17_fu_13745_p0 <= mul_ln168_17_fu_13745_p00(8 - 1 downto 0);
    mul_ln168_17_fu_13745_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_7_reg_16465),12));
    mul_ln168_17_fu_13745_p1 <= mul_ln168_17_fu_13745_p10(5 - 1 downto 0);
    mul_ln168_17_fu_13745_p10 <= 
        ap_const_lv12_7 when (trunc_ln147_1_reg_15440(0) = '1') else 
        ap_const_lv12_D;
    mul_ln168_18_fu_9715_p1 <= mul_ln168_18_fu_9715_p10(8 - 1 downto 0);
    mul_ln168_18_fu_9715_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_8_fu_9704_p3),12));
    mul_ln168_18_fu_9715_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_const_lv12_B) * unsigned(mul_ln168_18_fu_9715_p1), 12));
    mul_ln168_19_fu_9832_p1 <= mul_ln168_19_fu_9832_p10(8 - 1 downto 0);
    mul_ln168_19_fu_9832_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_8_reg_17079),13));
    mul_ln168_19_fu_9832_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(ap_const_lv13_1FF3) * signed('0' &mul_ln168_19_fu_9832_p1))), 13));
    mul_ln168_1_fu_8077_p1 <= mul_ln168_1_fu_8077_p10(8 - 1 downto 0);
    mul_ln168_1_fu_8077_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_fu_8066_p3),13));
    mul_ln168_1_fu_8077_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(ap_const_lv13_1FF3) * signed('0' &mul_ln168_1_fu_8077_p1))), 13));
    mul_ln168_20_fu_13757_p0 <= mul_ln168_20_fu_13757_p00(8 - 1 downto 0);
    mul_ln168_20_fu_13757_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_9_reg_16659),13));
    mul_ln168_20_fu_13757_p1 <= mul_ln168_20_fu_13757_p10(5 - 1 downto 0);
    mul_ln168_20_fu_13757_p10 <= 
        ap_const_lv13_D when (trunc_ln147_1_reg_15440(0) = '1') else 
        ap_const_lv13_1FF2;
    mul_ln168_21_fu_13769_p0 <= zext_ln168_102_reg_16752(8 - 1 downto 0);
    mul_ln168_21_fu_13769_p1 <= mul_ln168_21_fu_13769_p10(5 - 1 downto 0);
    mul_ln168_21_fu_13769_p10 <= 
        ap_const_lv13_1FF7 when (trunc_ln147_1_reg_15440(0) = '1') else 
        ap_const_lv13_1FF5;
    mul_ln168_22_fu_13774_p0 <= zext_ln168_102_reg_16752(8 - 1 downto 0);
    mul_ln168_22_fu_13774_p1 <= mul_ln168_22_fu_13774_p10(5 - 1 downto 0);
    mul_ln168_22_fu_13774_p10 <= 
        ap_const_lv13_1FF7 when (trunc_ln147_1_reg_15440(0) = '1') else 
        ap_const_lv13_1FF3;
    mul_ln168_23_fu_10809_p1 <= mul_ln168_23_fu_10809_p10(8 - 1 downto 0);
    mul_ln168_23_fu_10809_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_10_fu_10798_p3),12));
    mul_ln168_23_fu_10809_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_const_lv12_D) * unsigned(mul_ln168_23_fu_10809_p1), 12));
    mul_ln168_24_fu_13851_p0 <= mul_ln168_24_fu_13851_p00(8 - 1 downto 0);
    mul_ln168_24_fu_13851_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_10_reg_17209),13));
    mul_ln168_24_fu_13851_p1 <= mul_ln168_24_fu_13851_p10(5 - 1 downto 0);
    mul_ln168_24_fu_13851_p10 <= 
        ap_const_lv13_1FF3 when (trunc_ln147_1_reg_15440(0) = '1') else 
        ap_const_lv13_1FF5;
    mul_ln168_25_fu_11389_p1 <= zext_ln168_111_reg_17219(8 - 1 downto 0);
    mul_ln168_25_fu_11389_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_const_lv12_B) * unsigned(mul_ln168_25_fu_11389_p1), 12));
    mul_ln168_26_fu_13857_p0 <= zext_ln168_111_reg_17219(8 - 1 downto 0);
    mul_ln168_26_fu_13857_p1 <= mul_ln168_26_fu_13857_p10(5 - 1 downto 0);
    mul_ln168_26_fu_13857_p10 <= 
        ap_const_lv12_A when (trunc_ln147_1_reg_15440(0) = '1') else 
        ap_const_lv12_B;
    mul_ln168_27_fu_13779_p0 <= mul_ln168_27_fu_13779_p00(8 - 1 downto 0);
    mul_ln168_27_fu_13779_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_11_reg_16785),13));
    mul_ln168_27_fu_13779_p1 <= mul_ln168_27_fu_13779_p10(5 - 1 downto 0);
    mul_ln168_27_fu_13779_p10 <= 
        ap_const_lv13_7 when (trunc_ln147_1_reg_15440(0) = '1') else 
        ap_const_lv13_1FF5;
    mul_ln168_28_fu_13785_p0 <= zext_ln168_124_fu_9008_p1(8 - 1 downto 0);
    mul_ln168_28_fu_13785_p1 <= mul_ln168_28_fu_13785_p10(5 - 1 downto 0);
    mul_ln168_28_fu_13785_p10 <= 
        ap_const_lv12_5 when (trunc_ln147_1_reg_15440(0) = '1') else 
        ap_const_lv12_D;
    mul_ln168_29_fu_13791_p0 <= zext_ln168_123_reg_16817(8 - 1 downto 0);
    mul_ln168_29_fu_13791_p1 <= mul_ln168_29_fu_13791_p10(5 - 1 downto 0);
    mul_ln168_29_fu_13791_p10 <= 
        ap_const_lv13_1FF3 when (trunc_ln147_1_reg_15440(0) = '1') else 
        ap_const_lv13_1FF9;
    mul_ln168_2_fu_13830_p0 <= zext_ln168_1_reg_16684(8 - 1 downto 0);
    mul_ln168_2_fu_13830_p1 <= mul_ln168_2_fu_13830_p10(5 - 1 downto 0);
    mul_ln168_2_fu_13830_p10 <= 
        ap_const_lv13_1FFB when (trunc_ln147_1_reg_15440(0) = '1') else 
        ap_const_lv13_1FF5;
    mul_ln168_30_fu_12752_p1 <= zext_ln168_135_reg_16963(8 - 1 downto 0);
    mul_ln168_30_fu_12752_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(ap_const_lv13_1FF3) * signed('0' &mul_ln168_30_fu_12752_p1))), 13));
    mul_ln168_31_fu_13796_p0 <= mul_ln168_31_fu_13796_p00(8 - 1 downto 0);
    mul_ln168_31_fu_13796_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_12_reg_16895),13));
    mul_ln168_31_fu_13796_p1 <= mul_ln168_31_fu_13796_p10(5 - 1 downto 0);
    mul_ln168_31_fu_13796_p10 <= 
        ap_const_lv13_1FF9 when (trunc_ln147_1_reg_15440(0) = '1') else 
        ap_const_lv13_B;
    mul_ln168_32_fu_13802_p0 <= mul_ln168_32_fu_13802_p00(8 - 1 downto 0);
    mul_ln168_32_fu_13802_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_13_reg_16907),13));
    mul_ln168_32_fu_13802_p1 <= mul_ln168_32_fu_13802_p10(5 - 1 downto 0);
    mul_ln168_32_fu_13802_p10 <= 
        ap_const_lv13_1FFD when (trunc_ln147_1_reg_15440(0) = '1') else 
        ap_const_lv13_B;
    mul_ln168_33_fu_13808_p0 <= mul_ln168_33_fu_13808_p00(8 - 1 downto 0);
    mul_ln168_33_fu_13808_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_14_reg_16988),13));
    mul_ln168_33_fu_13808_p1 <= mul_ln168_33_fu_13808_p10(5 - 1 downto 0);
    mul_ln168_33_fu_13808_p10 <= 
        ap_const_lv13_1FF6 when (trunc_ln147_1_reg_15440(0) = '1') else 
        ap_const_lv13_D;
    mul_ln168_34_fu_13862_p0 <= zext_ln168_163_reg_17368(8 - 1 downto 0);
    mul_ln168_34_fu_13862_p1 <= select_ln168_48_reg_17181(5 - 1 downto 0);
    mul_ln168_35_fu_13002_p1 <= zext_ln168_175_reg_17373(8 - 1 downto 0);
    mul_ln168_35_fu_13002_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(ap_const_lv13_1FF5) * signed('0' &mul_ln168_35_fu_13002_p1))), 13));
    mul_ln168_36_fu_13814_p0 <= mul_ln168_36_fu_13814_p00(8 - 1 downto 0);
    mul_ln168_36_fu_13814_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_17_reg_16998),13));
    mul_ln168_36_fu_13814_p1 <= mul_ln168_36_fu_13814_p10(5 - 1 downto 0);
    mul_ln168_36_fu_13814_p10 <= 
        ap_const_lv13_A when (trunc_ln147_1_reg_15440(0) = '1') else 
        ap_const_lv13_1FF5;
    mul_ln168_37_fu_13820_p0 <= zext_ln168_188_reg_17048(8 - 1 downto 0);
    mul_ln168_37_fu_13820_p1 <= mul_ln168_37_fu_13820_p10(5 - 1 downto 0);
    mul_ln168_37_fu_13820_p10 <= 
        ap_const_lv13_1FF5 when (trunc_ln147_1_reg_15440(0) = '1') else 
        ap_const_lv13_1FF7;
    mul_ln168_38_fu_13142_p1 <= zext_ln168_188_reg_17048(8 - 1 downto 0);
    mul_ln168_38_fu_13142_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(ap_const_lv13_1FF5) * signed('0' &mul_ln168_38_fu_13142_p1))), 13));
    mul_ln168_39_fu_13825_p0 <= zext_ln168_188_reg_17048(8 - 1 downto 0);
    mul_ln168_39_fu_13825_p1 <= mul_ln168_39_fu_13825_p10(5 - 1 downto 0);
    mul_ln168_39_fu_13825_p10 <= 
        ap_const_lv13_1FF3 when (trunc_ln147_1_reg_15440(0) = '1') else 
        ap_const_lv13_B;
    mul_ln168_3_fu_13727_p0 <= mul_ln168_3_fu_13727_p00(8 - 1 downto 0);
    mul_ln168_3_fu_13727_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_1_reg_15942),12));
    mul_ln168_3_fu_13727_p1 <= mul_ln168_3_fu_13727_p10(5 - 1 downto 0);
    mul_ln168_3_fu_13727_p10 <= 
        ap_const_lv12_B when (trunc_ln147_1_reg_15440(0) = '1') else 
        ap_const_lv12_A;
    mul_ln168_40_fu_13207_p1 <= zext_ln168_188_reg_17048(8 - 1 downto 0);
    mul_ln168_40_fu_13207_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_const_lv13_B) * unsigned(mul_ln168_40_fu_13207_p1), 13));
    mul_ln168_4_fu_7867_p1 <= mul_ln168_4_fu_7867_p10(8 - 1 downto 0);
    mul_ln168_4_fu_7867_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_1_reg_15942),13));
    mul_ln168_4_fu_7867_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(ap_const_lv13_1FF5) * signed('0' &mul_ln168_4_fu_7867_p1))), 13));
    mul_ln168_5_fu_8189_p1 <= zext_ln168_10_reg_16247(8 - 1 downto 0);
    mul_ln168_5_fu_8189_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_const_lv13_B) * unsigned(mul_ln168_5_fu_8189_p1), 13));
    mul_ln168_6_fu_13751_p0 <= mul_ln168_6_fu_13751_p00(8 - 1 downto 0);
    mul_ln168_6_fu_13751_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_2_reg_16555),13));
    mul_ln168_6_fu_13751_p1 <= mul_ln168_6_fu_13751_p10(5 - 1 downto 0);
    mul_ln168_6_fu_13751_p10 <= 
        ap_const_lv13_1FF5 when (trunc_ln147_1_reg_15440(0) = '1') else 
        ap_const_lv13_1FF1;
    mul_ln168_7_fu_8411_p1 <= zext_ln168_20_reg_16695(8 - 1 downto 0);
    mul_ln168_7_fu_8411_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(ap_const_lv13_1FF5) * signed('0' &mul_ln168_7_fu_8411_p1))), 13));
    mul_ln168_8_fu_13733_p0 <= mul_ln168_8_fu_13733_p00(8 - 1 downto 0);
    mul_ln168_8_fu_13733_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_3_reg_16055),12));
    mul_ln168_8_fu_13733_p1 <= mul_ln168_8_fu_13733_p10(5 - 1 downto 0);
    mul_ln168_8_fu_13733_p10 <= 
        ap_const_lv12_A when (trunc_ln147_1_reg_15440(0) = '1') else 
        ap_const_lv12_D;
    mul_ln168_9_fu_9422_p1 <= zext_ln168_46_reg_16768(8 - 1 downto 0);
    mul_ln168_9_fu_9422_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(ap_const_lv13_1FF5) * signed('0' &mul_ln168_9_fu_9422_p1))), 13));
    mul_ln168_fu_8138_p1 <= zext_ln168_1_reg_16684(8 - 1 downto 0);
    mul_ln168_fu_8138_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_const_lv13_B) * unsigned(mul_ln168_fu_8138_p1), 13));
    or_ln1_fu_7783_p3 <= (ap_const_lv1_1 & tmp_78_reg_15623);
    or_ln221_1_fu_8020_p2 <= (icmp_ln221_reg_14209 or ap_phi_reg_pp0_iter0_l2_write_row_offset_s_reg_3297);
    or_ln221_fu_8008_p2 <= (icmp_ln221_reg_14209 or ap_phi_reg_pp0_iter0_l1_read_row_offset_f_reg_3273);
    or_ln229_fu_13629_p2 <= (icmp_ln229_reg_15802 or ap_phi_mux_l2_read_row_offset_f_1_phi_fu_3442_p4);
    or_ln39_1_fu_3896_p2 <= (icmp_ln39_3_fu_3850_p2 or icmp_ln39_2_reg_14083);
    or_ln39_2_fu_3901_p2 <= (or_ln39_fu_3892_p2 or or_ln39_1_fu_3896_p2);
    or_ln39_3_fu_4042_p2 <= (icmp_ln39_5_reg_14136 or icmp_ln39_4_reg_14120);
    or_ln39_4_fu_4046_p2 <= (icmp_ln39_7_fu_4036_p2 or icmp_ln39_6_fu_4014_p2);
    or_ln39_5_fu_4052_p2 <= (or_ln39_4_fu_4046_p2 or or_ln39_3_fu_4042_p2);
    or_ln39_6_fu_4058_p2 <= (or_ln39_5_fu_4052_p2 or or_ln39_2_reg_14127);
    or_ln39_fu_3892_p2 <= (icmp_ln39_reg_13921 or icmp_ln39_1_reg_14074);
    or_ln_fu_4415_p3 <= (ap_const_lv1_1 & tmp_71_reg_14197);
    out_r_TDATA <= (((((((select_ln182_15_fu_13552_p3 & select_ln182_14_fu_13544_p3) & select_ln182_13_fu_13536_p3) & select_ln182_12_fu_13528_p3) & select_ln182_11_fu_13520_p3) & select_ln182_10_fu_13512_p3) & select_ln182_9_fu_13504_p3) & select_ln182_8_fu_13496_p3);

    out_r_TDATA_blk_n_assign_proc : process(ap_enable_reg_pp0_iter1, out_r_TREADY, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, and_ln147_reg_15619, icmp_ln191_reg_15788)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (icmp_ln191_reg_15788 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln147_reg_15619) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            out_r_TDATA_blk_n <= out_r_TREADY;
        else 
            out_r_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    out_r_TKEEP <= ap_const_lv16_FF;
    out_r_TLAST <= tmp_last_V_reg_15792;
    out_r_TSTRB <= ap_const_lv16_0;

    out_r_TVALID_assign_proc : process(ap_enable_reg_pp0_iter1, ap_ce, ap_CS_fsm_pp0_stage9, ap_predicate_op2900_write_state37, ap_block_pp0_stage9_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce) and (ap_predicate_op2900_write_state37 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            out_r_TVALID <= ap_const_logic_1;
        else 
            out_r_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    select_ln111_1_fu_7185_p3 <= 
        add_ln104_3_reg_15322 when (icmp_ln111_1_fu_7180_p2(0) = '1') else 
        l1_maxes_1;
    select_ln111_2_fu_7312_p3 <= 
        add_ln104_5_reg_15357 when (icmp_ln111_2_fu_7307_p2(0) = '1') else 
        l1_maxes_2;
    select_ln111_3_fu_7201_p3 <= 
        add_ln104_7_reg_15338 when (icmp_ln111_3_fu_7196_p2(0) = '1') else 
        l1_maxes_3;
    select_ln111_fu_7518_p3 <= 
        add_ln104_1_reg_15399 when (icmp_ln111_fu_7513_p2(0) = '1') else 
        l1_maxes_0;
    select_ln123_1_fu_7560_p3 <= 
        select_ln127_fu_7552_p3 when (icmp_ln123_reg_15393(0) = '1') else 
        l2_write_row_offset_2_reg_15344;
    select_ln123_fu_7276_p3 <= 
        ap_const_lv16_1 when (icmp_ln123_fu_7270_p2(0) = '1') else 
        add_ln122_fu_7264_p2;
    select_ln127_fu_7552_p3 <= 
        ap_const_lv8_0 when (icmp_ln127_fu_7546_p2(0) = '1') else 
        add_ln126_fu_7541_p2;
    select_ln134_fu_4283_p3 <= 
        ap_const_lv16_0 when (icmp_ln134_fu_4277_p2(0) = '1') else 
        add_ln133_fu_4271_p2;
    select_ln138_fu_7577_p3 <= 
        ap_const_lv8_0 when (icmp_ln138_fu_7571_p2(0) = '1') else 
        add_ln137_fu_7566_p2;
    select_ln149_10_fu_10798_p3 <= 
        tmp_49_fu_10776_p8 when (trunc_ln147_1_reg_15440(0) = '1') else 
        tmp_50_fu_10787_p8;
    select_ln149_11_fu_8182_p3 <= 
        tmp_51_fu_8160_p8 when (trunc_ln147_1_reg_15440(0) = '1') else 
        tmp_52_fu_8171_p8;
    select_ln149_12_fu_9220_p3 <= 
        tmp_53_fu_9198_p8 when (trunc_ln147_1_reg_15440(0) = '1') else 
        tmp_54_fu_9209_p8;
    select_ln149_13_fu_9249_p3 <= 
        tmp_55_fu_9227_p8 when (trunc_ln147_1_reg_15440(0) = '1') else 
        tmp_56_fu_9238_p8;
    select_ln149_14_fu_9502_p3 <= 
        tmp_57_fu_9480_p8 when (trunc_ln147_1_reg_15440(0) = '1') else 
        tmp_58_fu_9491_p8;
    select_ln149_15_fu_10862_p3 <= 
        tmp_59_fu_10840_p8 when (trunc_ln147_1_reg_15440(0) = '1') else 
        tmp_60_fu_10851_p8;
    select_ln149_16_fu_10910_p3 <= 
        tmp_61_fu_10888_p8 when (trunc_ln147_1_reg_15440(0) = '1') else 
        tmp_62_fu_10899_p8;
    select_ln149_17_fu_9531_p3 <= 
        tmp_63_fu_9509_p8 when (trunc_ln147_1_reg_15440(0) = '1') else 
        tmp_64_fu_9520_p8;
    select_ln149_1_fu_7667_p3 <= 
        tmp_31_fu_7631_p8 when (trunc_ln147_1_reg_15440(0) = '1') else 
        tmp_32_fu_7649_p8;
    select_ln149_2_fu_7940_p3 <= 
        tmp_33_fu_7912_p8 when (trunc_ln147_1_reg_15440(0) = '1') else 
        tmp_34_fu_7923_p8;
    select_ln149_3_fu_7710_p3 <= 
        tmp_35_fu_7674_p8 when (trunc_ln147_1_reg_15440(0) = '1') else 
        tmp_36_fu_7692_p8;
    select_ln149_4_fu_8121_p3 <= 
        tmp_37_fu_8093_p8 when (trunc_ln147_1_reg_15440(0) = '1') else 
        tmp_38_fu_8104_p8;
    select_ln149_5_fu_8216_p3 <= 
        tmp_39_fu_8194_p8 when (trunc_ln147_1_reg_15440(0) = '1') else 
        tmp_40_fu_8205_p8;
    select_ln149_6_fu_9675_p3 <= 
        tmp_41_fu_9653_p8 when (trunc_ln147_1_reg_15440(0) = '1') else 
        tmp_42_fu_9664_p8;
    select_ln149_7_fu_7905_p3 <= 
        tmp_43_fu_7883_p8 when (trunc_ln147_1_reg_15440(0) = '1') else 
        tmp_44_fu_7894_p8;
    select_ln149_8_fu_9704_p3 <= 
        tmp_45_fu_9682_p8 when (trunc_ln147_1_reg_15440(0) = '1') else 
        tmp_46_fu_9693_p8;
    select_ln149_9_fu_7995_p3 <= 
        tmp_47_fu_7973_p8 when (trunc_ln147_1_reg_15440(0) = '1') else 
        tmp_48_fu_7984_p8;
    select_ln149_fu_8066_p3 <= 
        tmp_29_fu_8044_p8 when (trunc_ln147_1_reg_15440(0) = '1') else 
        tmp_30_fu_8055_p8;
    select_ln157_fu_7738_p3 <= 
        ap_const_lv8_2 when (tmp_78_reg_15623(0) = '1') else 
        ap_const_lv8_1;
    select_ln158_1_fu_7775_p3 <= 
        add_ln158_1_fu_7769_p2 when (icmp_ln158_1_fu_7751_p2(0) = '1') else 
        add_ln160_1_fu_7763_p2;
    select_ln158_2_fu_7822_p3 <= 
        add_ln158_2_fu_7816_p2 when (icmp_ln158_2_fu_7804_p2(0) = '1') else 
        add_ln160_2_fu_7810_p2;
    select_ln158_fu_7623_p3 <= 
        add_ln158_fu_7617_p2 when (icmp_ln158_fu_7605_p2(0) = '1') else 
        add_ln160_fu_7611_p2;
    select_ln168_100_fu_11595_p3 <= 
        sub_ln168_66_fu_11472_p2 when (trunc_ln147_1_reg_15440(0) = '1') else 
        sub_ln168_125_fu_11590_p2;
    select_ln168_101_fu_11618_p3 <= 
        sub_ln168_73_fu_11612_p2 when (trunc_ln147_1_reg_15440(0) = '1') else 
        sext_ln168_118_fu_11608_p1;
    select_ln168_103_fu_9848_p3 <= 
        zext_ln168_145_fu_9838_p1 when (trunc_ln147_1_reg_15440(0) = '1') else 
        shl_ln168_43_fu_9841_p3;
    select_ln168_104_fu_13133_p3 <= 
        sub_ln168_126_reg_17348 when (trunc_ln147_1_reg_15440(0) = '1') else 
        sub_ln168_75_reg_17343;
    select_ln168_105_fu_11688_p3 <= 
        sub_ln168_77_fu_11682_p2 when (trunc_ln147_1_reg_15440(0) = '1') else 
        zext_ln168_144_fu_11629_p1;
    select_ln168_106_fu_11705_p3 <= 
        ap_const_lv13_0 when (trunc_ln147_1_reg_15440(0) = '1') else 
        sub_ln168_78_fu_11699_p2;
    select_ln168_107_fu_11722_p3 <= 
        sub_ln168_79_fu_11716_p2 when (trunc_ln147_1_reg_15440(0) = '1') else 
        zext_ln168_143_reg_16976;
    select_ln168_108_fu_10824_p3 <= 
        sub_ln168_80_fu_10818_p2 when (trunc_ln147_1_reg_15440(0) = '1') else 
        zext_ln168_152_fu_10815_p1;
    select_ln168_109_fu_9875_p3 <= 
        shl_ln168_43_fu_9841_p3 when (trunc_ln147_1_reg_15440(0) = '1') else 
        zext_ln168_145_fu_9838_p1;
    select_ln168_10_fu_8346_p3 <= 
        zext_ln168_14_fu_8253_p1 when (trunc_ln147_1_reg_15440(0) = '1') else 
        sext_ln168_12_fu_8342_p1;
    select_ln168_110_fu_12778_p3 <= 
        zext_ln168_159_fu_12769_p1 when (trunc_ln147_1_reg_15440(0) = '1') else 
        sub_ln168_82_fu_12772_p2;
    select_ln168_111_fu_12989_p3 <= 
        sub_ln168_127_reg_17363 when (trunc_ln147_1_reg_15440(0) = '1') else 
        zext_ln168_161_fu_12986_p1;
    select_ln168_112_fu_11814_p3 <= 
        sub_ln168_85_fu_11809_p2 when (trunc_ln147_1_reg_15440(0) = '1') else 
        sext_ln168_130_fu_11795_p1;
    select_ln168_113_fu_11831_p3 <= 
        sub_ln168_86_fu_11825_p2 when (trunc_ln147_1_reg_15440(0) = '1') else 
        zext_ln168_157_fu_11748_p1;
    select_ln168_114_fu_11852_p3 <= 
        sub_ln168_83_fu_11789_p2 when (trunc_ln147_1_reg_15440(0) = '1') else 
        sext_ln168_134_fu_11848_p1;
    select_ln168_115_fu_11869_p3 <= 
        zext_ln168_154_fu_11735_p1 when (trunc_ln147_1_reg_15440(0) = '1') else 
        sub_ln168_88_fu_11863_p2;
    select_ln168_116_fu_11886_p3 <= 
        sub_ln168_85_fu_11809_p2 when (trunc_ln147_1_reg_15440(0) = '1') else 
        sub_ln168_89_fu_11880_p2;
    select_ln168_118_fu_11965_p3 <= 
        sub_ln168_91_fu_11959_p2 when (trunc_ln147_1_reg_15440(0) = '1') else 
        sext_ln168_139_fu_11929_p1;
    select_ln168_119_fu_10877_p3 <= 
        ap_const_lv9_0 when (trunc_ln147_1_reg_15440(0) = '1') else 
        shl_ln168_52_fu_10869_p3;
    select_ln168_11_fu_8368_p3 <= 
        zext_ln168_18_fu_8364_p1 when (trunc_ln147_1_reg_15440(0) = '1') else 
        mul_ln168_4_reg_16262;
    select_ln168_120_fu_12002_p3 <= 
        zext_ln168_174_fu_11998_p1 when (trunc_ln147_1_reg_15440(0) = '1') else 
        sext_ln168_141_fu_11988_p1;
    select_ln168_121_fu_12019_p3 <= 
        zext_ln168_174_fu_11998_p1 when (trunc_ln147_1_reg_15440(0) = '1') else 
        sub_ln168_128_fu_12013_p2;
    select_ln168_122_fu_12044_p3 <= 
        sub_ln168_128_fu_12013_p2 when (trunc_ln147_1_reg_15440(0) = '1') else 
        sext_ln168_146_fu_12040_p1;
    select_ln168_123_fu_12071_p3 <= 
        sub_ln168_95_fu_12065_p2 when (trunc_ln147_1_reg_15440(0) = '1') else 
        sext_ln168_148_fu_12061_p1;
    select_ln168_124_fu_12098_p3 <= 
        sext_ln168_150_fu_12094_p1 when (trunc_ln147_1_reg_15440(0) = '1') else 
        sub_ln168_96_fu_12082_p2;
    select_ln168_125_fu_12136_p3 <= 
        st_fu_12118_p3 when (trunc_ln147_1_reg_15440(0) = '1') else 
        zext_ln168_178_fu_12132_p1;
    select_ln168_126_fu_13010_p3 <= 
        sext_ln168_153_fu_13007_p1 when (trunc_ln147_1_reg_15440(0) = '1') else 
        mul_ln168_35_fu_13002_p2;
    select_ln168_127_fu_12188_p3 <= 
        sext_ln168_155_fu_12184_p1 when (trunc_ln147_1_reg_15440(0) = '1') else 
        zext_ln168_181_fu_12170_p1;
    select_ln168_128_fu_12236_p3 <= 
        sub_ln168_103_fu_12230_p2 when (trunc_ln147_1_reg_15440(0) = '1') else 
        sub_ln168_102_fu_12205_p2;
    select_ln168_129_fu_12247_p3 <= 
        sub_ln168_99_fu_12157_p2 when (trunc_ln147_1_reg_15440(0) = '1') else 
        zext_ln168_182_fu_12174_p1;
    select_ln168_12_fu_8378_p3 <= 
        mul_ln168_5_reg_16796 when (trunc_ln147_1_reg_15440(0) = '1') else 
        sext_ln168_8_fu_8263_p1;
    select_ln168_130_fu_12254_p3 <= 
        sub_ln168_103_fu_12230_p2 when (trunc_ln147_1_reg_15440(0) = '1') else 
        zext_ln168_175_fu_12109_p1;
    select_ln168_131_fu_12285_p3 <= 
        zext_ln168_186_fu_12281_p1 when (trunc_ln147_1_reg_15440(0) = '1') else 
        sext_ln168_159_fu_12271_p1;
    select_ln168_132_fu_12306_p3 <= 
        zext_ln168_187_fu_12302_p1 when (trunc_ln147_1_reg_15440(0) = '1') else 
        sub_ln168_102_fu_12205_p2;
    select_ln168_135_fu_13160_p3 <= 
        sext_ln168_164_fu_13156_p1 when (trunc_ln147_1_reg_15440(0) = '1') else 
        mul_ln168_38_fu_13142_p2;
    select_ln168_137_fu_12353_p3 <= 
        sub_ln168_129_fu_12348_p2 when (trunc_ln147_1_reg_15440(0) = '1') else 
        sub_ln168_106_fu_12342_p2;
    select_ln168_138_fu_12364_p3 <= 
        zext_ln168_189_fu_12324_p1 when (trunc_ln147_1_reg_15440(0) = '1') else 
        sub_ln168_129_fu_12348_p2;
    select_ln168_139_fu_13233_p3 <= 
        sext_ln168_170_fu_13229_p1 when (trunc_ln147_1_reg_15440(0) = '1') else 
        mul_ln168_40_fu_13207_p2;
    select_ln168_13_fu_8384_p3 <= 
        mul_ln168_4_reg_16262 when (trunc_ln147_1_reg_15440(0) = '1') else 
        zext_ln168_15_fu_8274_p1;
    select_ln168_14_fu_8394_p3 <= 
        shl_ln168_5_fu_8267_p3 when (trunc_ln147_1_reg_15440(0) = '1') else 
        ap_const_lv9_0;
    select_ln168_15_fu_10123_p3 <= 
        sext_ln168_18_fu_10119_p1 when (trunc_ln147_1_reg_15440(0) = '1') else 
        sub_ln168_9_fu_10096_p2;
    select_ln168_16_fu_10147_p3 <= 
        ap_const_lv11_0 when (trunc_ln147_1_reg_15440(0) = '1') else 
        sub_ln168_110_fu_10141_p2;
    select_ln168_17_fu_10178_p3 <= 
        sext_ln168_20_fu_10174_p1 when (trunc_ln147_1_reg_15440(0) = '1') else 
        zext_ln168_29_fu_10164_p1;
    select_ln168_19_fu_10199_p3 <= 
        zext_ln168_30_fu_10195_p1 when (trunc_ln147_1_reg_15440(0) = '1') else 
        sub_ln168_12_fu_10189_p2;
    select_ln168_1_fu_9960_p3 <= 
        sext_ln168_1_fu_9956_p1 when (trunc_ln147_1_reg_15440(0) = '1') else 
        mul_ln168_reg_16763;
    select_ln168_20_fu_10215_p3 <= 
        sext_ln168_18_fu_10119_p1 when (trunc_ln147_1_reg_15440(0) = '1') else 
        sub_ln168_111_fu_10210_p2;
    select_ln168_21_fu_10236_p3 <= 
        sub_ln168_10_fu_10113_p2 when (trunc_ln147_1_reg_15440(0) = '1') else 
        sext_ln168_25_fu_10232_p1;
    select_ln168_22_fu_11107_p3 <= 
        mul_ln168_7_reg_16838 when (trunc_ln147_1_reg_15440(0) = '1') else 
        ap_const_lv13_0;
    select_ln168_24_fu_8498_p3 <= 
        sub_ln168_17_fu_8488_p2 when (trunc_ln147_1_reg_15440(0) = '1') else 
        sub_ln168_16_fu_8453_p2;
    select_ln168_25_fu_8526_p3 <= 
        sext_ln168_30_fu_8494_p1 when (trunc_ln147_1_reg_15440(0) = '1') else 
        sub_ln168_18_fu_8520_p2;
    select_ln168_26_fu_8543_p3 <= 
        sub_ln168_19_fu_8537_p2 when (trunc_ln147_1_reg_15440(0) = '1') else 
        zext_ln168_34_fu_8422_p1;
    select_ln168_27_fu_8560_p3 <= 
        sub_ln168_20_fu_8554_p2 when (trunc_ln147_1_reg_15440(0) = '1') else 
        sext_ln168_30_fu_8494_p1;
    select_ln168_28_fu_8587_p3 <= 
        zext_ln168_43_fu_8583_p1 when (trunc_ln147_1_reg_15440(0) = '1') else 
        sub_ln168_112_fu_8571_p2;
    select_ln168_29_fu_8604_p3 <= 
        sub_ln168_113_fu_8598_p2 when (trunc_ln147_1_reg_15440(0) = '1') else 
        zext_ln168_39_fu_8476_p1;
    select_ln168_2_fu_9987_p3 <= 
        zext_ln168_6_fu_9973_p1 when (trunc_ln147_1_reg_15440(0) = '1') else 
        sub_ln168_1_fu_9977_p2;
    select_ln168_30_fu_9758_p3 <= 
        add_ln168_3_fu_9754_p2 when (trunc_ln147_1_reg_15440(0) = '1') else 
        zext_ln168_38_reg_16843;
    select_ln168_31_fu_10275_p3 <= 
        zext_ln168_48_fu_10271_p1 when (trunc_ln147_1_reg_15440(0) = '1') else 
        mul_ln168_9_reg_16953;
    select_ln168_32_fu_11117_p3 <= 
        sub_ln168_21_reg_17171 when (trunc_ln147_1_reg_15440(0) = '1') else 
        zext_ln168_50_reg_17166;
    select_ln168_33_fu_10320_p3 <= 
        sext_ln168_38_fu_10306_p1 when (trunc_ln147_1_reg_15440(0) = '1') else 
        zext_ln168_51_fu_10316_p1;
    select_ln168_34_fu_9786_p3 <= 
        zext_ln168_52_fu_9775_p1 when (trunc_ln147_1_reg_15440(0) = '1') else 
        tmp_80_fu_9779_p3;
    select_ln168_37_fu_10353_p3 <= 
        sub_ln168_23_fu_10347_p2 when (trunc_ln147_1_reg_15440(0) = '1') else 
        zext_ln168_51_fu_10316_p1;
    select_ln168_38_fu_10364_p3 <= 
        add_ln168_5_fu_10310_p2 when (trunc_ln147_1_reg_15440(0) = '1') else 
        ap_const_lv12_0;
    select_ln168_39_fu_10384_p3 <= 
        shl_ln168_15_reg_17030 when (trunc_ln147_1_reg_15440(0) = '1') else 
        zext_ln168_57_fu_10375_p1;
    select_ln168_3_fu_10008_p3 <= 
        sub_ln168_fu_9950_p2 when (trunc_ln147_1_reg_15440(0) = '1') else 
        zext_ln168_5_fu_9946_p1;
    select_ln168_40_fu_8656_p3 <= 
        sext_ln168_45_fu_8652_p1 when (trunc_ln147_1_reg_15440(0) = '1') else 
        sub_ln168_115_fu_8629_p2;
    select_ln168_41_fu_10419_p3 <= 
        sub_ln168_26_fu_10413_p2 when (trunc_ln147_1_reg_15440(0) = '1') else 
        sub_ln168_25_fu_10408_p2;
    select_ln168_42_fu_9616_p3 <= 
        mul_ln168_12_fu_9610_p2 when (trunc_ln147_1_reg_15440(0) = '1') else 
        sext_ln168_48_fu_9606_p1;
    select_ln168_43_fu_10445_p3 <= 
        sext_ln168_50_fu_10441_p1 when (trunc_ln147_1_reg_15440(0) = '1') else 
        sub_ln168_28_fu_10430_p2;
    select_ln168_44_fu_10467_p3 <= 
        sub_ln168_116_fu_10462_p2 when (trunc_ln147_1_reg_15440(0) = '1') else 
        sub_ln168_30_fu_10456_p2;
    select_ln168_45_fu_10498_p3 <= 
        sub_ln168_33_fu_10493_p2 when (trunc_ln147_1_reg_15440(0) = '1') else 
        sub_ln168_31_fu_10478_p2;
    select_ln168_47_fu_10578_p3 <= 
        sext_ln168_56_fu_10574_p1 when (trunc_ln147_1_reg_15440(0) = '1') else 
        sub_ln168_34_fu_10551_p2;
    select_ln168_48_fu_10589_p3 <= 
        ap_const_lv13_1FF3 when (trunc_ln147_1_reg_15440(0) = '1') else 
        ap_const_lv13_1FF1;
    select_ln168_49_fu_10602_p3 <= 
        zext_ln168_73_fu_10564_p1 when (trunc_ln147_1_reg_15440(0) = '1') else 
        sub_ln168_35_fu_10596_p2;
    select_ln168_4_fu_10036_p3 <= 
        sext_ln168_2_fu_9983_p1 when (trunc_ln147_1_reg_15440(0) = '1') else 
        sub_ln168_3_fu_10030_p2;
    select_ln168_50_fu_9818_p3 <= 
        ap_const_lv9_0 when (trunc_ln147_1_reg_15440(0) = '1') else 
        sub_ln168_36_fu_9812_p2;
    select_ln168_51_fu_10629_p3 <= 
        sub_ln168_38_fu_10623_p2 when (trunc_ln147_1_reg_15440(0) = '1') else 
        sext_ln168_61_fu_10619_p1;
    select_ln168_52_fu_10661_p3 <= 
        zext_ln168_75_fu_10657_p1 when (trunc_ln147_1_reg_15440(0) = '1') else 
        sub_ln168_34_fu_10551_p2;
    select_ln168_53_fu_10678_p3 <= 
        zext_ln168_71_fu_10543_p1 when (trunc_ln147_1_reg_15440(0) = '1') else 
        sub_ln168_39_fu_10672_p2;
    select_ln168_54_fu_10693_p3 <= 
        shl_ln168_18_fu_10525_p3 when (trunc_ln147_1_reg_15440(0) = '1') else 
        zext_ln168_76_fu_10689_p1;
    select_ln168_55_fu_8737_p3 <= 
        sub_ln168_119_fu_8732_p2 when (trunc_ln147_1_reg_15440(0) = '1') else 
        sext_ln168_65_fu_8717_p1;
    select_ln168_56_fu_8750_p3 <= 
        zext_ln168_80_fu_8667_p1 when (trunc_ln147_1_reg_15440(0) = '1') else 
        sub_ln168_41_fu_8744_p2;
    select_ln168_58_fu_8777_p3 <= 
        add_ln168_7_fu_8771_p2 when (trunc_ln147_1_reg_15440(0) = '1') else 
        zext_ln168_85_fu_8699_p1;
    select_ln168_59_fu_8788_p3 <= 
        zext_ln168_82_fu_8680_p1 when (trunc_ln147_1_reg_15440(0) = '1') else 
        mul_ln168_16_reg_16649;
    select_ln168_5_fu_10047_p3 <= 
        zext_ln168_5_fu_9946_p1 when (trunc_ln147_1_reg_15440(0) = '1') else 
        shl_ln168_1_fu_9966_p3;
    select_ln168_61_fu_8811_p3 <= 
        sub_ln168_119_fu_8732_p2 when (trunc_ln147_1_reg_15440(0) = '1') else 
        sext_ln168_69_fu_8807_p1;
    select_ln168_62_fu_8828_p3 <= 
        sext_ln168_69_fu_8807_p1 when (trunc_ln147_1_reg_15440(0) = '1') else 
        sub_ln168_43_fu_8822_p2;
    select_ln168_63_fu_11153_p3 <= 
        sext_ln168_72_fu_11149_p1 when (trunc_ln147_1_reg_15440(0) = '1') else 
        zext_ln168_96_fu_11139_p1;
    select_ln168_64_fu_11178_p3 <= 
        sub_ln168_46_fu_11173_p2 when (trunc_ln147_1_reg_15440(0) = '1') else 
        zext_ln168_96_fu_11139_p1;
    select_ln168_65_fu_11212_p3 <= 
        sext_ln168_76_fu_11209_p1 when (trunc_ln147_1_reg_15440(0) = '1') else 
        sub_ln168_47_fu_11203_p2;
    select_ln168_66_fu_11223_p3 <= 
        zext_ln168_92_reg_17089 when (trunc_ln147_1_reg_15440(0) = '1') else 
        mul_ln168_18_reg_17096;
    select_ln168_67_fu_10765_p3 <= 
        sub_ln168_50_fu_10759_p2 when (trunc_ln147_1_reg_15440(0) = '1') else 
        sext_ln168_78_fu_10755_p1;
    select_ln168_68_fu_12737_p3 <= 
        sub_ln168_47_reg_17318 when (trunc_ln147_1_reg_15440(0) = '1') else 
        sext_ln168_72_reg_17313;
    select_ln168_69_fu_11236_p3 <= 
        sub_ln168_48_reg_17203 when (trunc_ln147_1_reg_15440(0) = '1') else 
        sub_ln168_120_fu_11232_p2;
    select_ln168_70_fu_8885_p3 <= 
        zext_ln168_107_fu_8881_p1 when (trunc_ln147_1_reg_15440(0) = '1') else 
        sub_ln168_51_fu_8864_p2;
    select_ln168_71_fu_8927_p3 <= 
        sub_ln168_52_fu_8921_p2 when (trunc_ln147_1_reg_15440(0) = '1') else 
        sext_ln168_83_fu_8902_p1;
    select_ln168_72_fu_8948_p3 <= 
        sub_ln168_53_fu_8938_p2 when (trunc_ln147_1_reg_15440(0) = '1') else 
        ap_const_lv12_0;
    select_ln168_73_fu_8975_p3 <= 
        sext_ln168_87_fu_8971_p1 when (trunc_ln147_1_reg_15440(0) = '1') else 
        sub_ln168_54_fu_8959_p2;
    select_ln168_76_fu_8991_p3 <= 
        sub_ln168_56_fu_8985_p2 when (trunc_ln147_1_reg_15440(0) = '1') else 
        sext_ln168_85_fu_8944_p1;
    select_ln168_78_fu_11304_p3 <= 
        sub_ln168_57_fu_11298_p2 when (trunc_ln147_1_reg_15440(0) = '1') else 
        zext_ln168_114_fu_11268_p1;
    select_ln168_79_fu_11330_p3 <= 
        sext_ln168_93_fu_11326_p1 when (trunc_ln147_1_reg_15440(0) = '1') else 
        sub_ln168_58_fu_11315_p2;
    select_ln168_80_fu_11347_p3 <= 
        sub_ln168_123_fu_11341_p2 when (trunc_ln147_1_reg_15440(0) = '1') else 
        zext_ln168_116_fu_11290_p1;
    select_ln168_81_fu_11363_p3 <= 
        sub_ln168_59_fu_11358_p2 when (trunc_ln147_1_reg_15440(0) = '1') else 
        zext_ln168_111_reg_17219;
    select_ln168_82_fu_11373_p3 <= 
        mul_ln168_23_reg_17230 when (trunc_ln147_1_reg_15440(0) = '1') else 
        zext_ln168_111_reg_17219;
    select_ln168_84_fu_11405_p3 <= 
        zext_ln168_119_fu_11401_p1 when (trunc_ln147_1_reg_15440(0) = '1') else 
        mul_ln168_25_fu_11389_p2;
    select_ln168_87_fu_9030_p3 <= 
        sub_ln168_60_fu_9025_p2 when (trunc_ln147_1_reg_15440(0) = '1') else 
        ap_const_lv13_0;
    select_ln168_88_fu_9094_p3 <= 
        sub_ln168_62_fu_9088_p2 when (trunc_ln147_1_reg_15440(0) = '1') else 
        sext_ln168_103_fu_9084_p1;
    select_ln168_89_fu_9122_p3 <= 
        zext_ln168_124_fu_9008_p1 when (trunc_ln147_1_reg_15440(0) = '1') else 
        sub_ln168_124_fu_9116_p2;
    select_ln168_8_fu_8293_p3 <= 
        sext_ln168_9_fu_8289_p1 when (trunc_ln147_1_reg_15440(0) = '1') else 
        sub_ln168_5_fu_8278_p2;
    select_ln168_90_fu_9139_p3 <= 
        zext_ln168_129_fu_9135_p1 when (trunc_ln147_1_reg_15440(0) = '1') else 
        sub_ln168_60_fu_9025_p2;
    select_ln168_92_fu_9180_p3 <= 
        sub_ln168_64_fu_9174_p2 when (trunc_ln147_1_reg_15440(0) = '1') else 
        sub_ln168_63_fu_9157_p2;
    select_ln168_94_fu_12757_p3 <= 
        zext_ln168_135_reg_16963 when (trunc_ln147_1_reg_15440(0) = '1') else 
        mul_ln168_30_fu_12752_p2;
    select_ln168_95_fu_11488_p3 <= 
        sext_ln168_110_fu_11484_p1 when (trunc_ln147_1_reg_15440(0) = '1') else 
        sub_ln168_66_fu_11472_p2;
    select_ln168_96_fu_11531_p3 <= 
        zext_ln168_141_fu_11527_p1 when (trunc_ln147_1_reg_15440(0) = '1') else 
        sext_ln168_112_fu_11516_p1;
    select_ln168_97_fu_11553_p3 <= 
        sub_ln168_66_fu_11472_p2 when (trunc_ln147_1_reg_15440(0) = '1') else 
        zext_ln168_142_fu_11549_p1;
    select_ln168_98_fu_11580_p3 <= 
        sub_ln168_71_fu_11574_p2 when (trunc_ln147_1_reg_15440(0) = '1') else 
        sext_ln168_115_fu_11570_p1;
    select_ln168_9_fu_8315_p3 <= 
        zext_ln168_14_fu_8253_p1 when (trunc_ln147_1_reg_15440(0) = '1') else 
        shl_ln168_6_fu_8304_p3;
    select_ln168_fu_9925_p3 <= 
        ap_const_lv13_0 when (trunc_ln147_1_reg_15440(0) = '1') else 
        mul_ln168_1_reg_16690;
    select_ln182_10_fu_13512_p3 <= 
        select_ln186_2_fu_13429_p3 when (trunc_ln147_1_reg_15440(0) = '1') else 
        l2_maxes_2;
    select_ln182_11_fu_13520_p3 <= 
        select_ln186_3_fu_13441_p3 when (trunc_ln147_1_reg_15440(0) = '1') else 
        l2_maxes_3;
    select_ln182_12_fu_13528_p3 <= 
        select_ln186_4_fu_13453_p3 when (trunc_ln147_1_reg_15440(0) = '1') else 
        l2_maxes_4;
    select_ln182_13_fu_13536_p3 <= 
        select_ln186_5_fu_13465_p3 when (trunc_ln147_1_reg_15440(0) = '1') else 
        l2_maxes_5;
    select_ln182_14_fu_13544_p3 <= 
        select_ln186_6_fu_13477_p3 when (trunc_ln147_1_reg_15440(0) = '1') else 
        l2_maxes_6;
    select_ln182_15_fu_13552_p3 <= 
        select_ln186_7_fu_13489_p3 when (trunc_ln147_1_reg_15440(0) = '1') else 
        l2_maxes_7;
    select_ln182_1_fu_13194_p3 <= 
        ap_const_lv16_0 when (trunc_ln147_1_reg_15440(0) = '1') else 
        add_ln178_3_fu_13183_p2;
    select_ln182_2_fu_13288_p3 <= 
        ap_const_lv16_0 when (trunc_ln147_1_reg_15440(0) = '1') else 
        add_ln178_5_fu_13273_p2;
    select_ln182_3_fu_13114_p3 <= 
        ap_const_lv16_0 when (trunc_ln147_1_reg_15440(0) = '1') else 
        add_ln178_7_fu_13101_p2;
    select_ln182_4_fu_12947_p3 <= 
        ap_const_lv16_0 when (trunc_ln147_1_reg_15440(0) = '1') else 
        add_ln178_9_fu_12851_p2;
    select_ln182_5_fu_12954_p3 <= 
        ap_const_lv16_0 when (trunc_ln147_1_reg_15440(0) = '1') else 
        add_ln178_11_fu_12888_p2;
    select_ln182_6_fu_12961_p3 <= 
        ap_const_lv16_0 when (trunc_ln147_1_reg_15440(0) = '1') else 
        add_ln178_13_fu_12924_p2;
    select_ln182_7_fu_13336_p3 <= 
        ap_const_lv16_0 when (trunc_ln147_1_reg_15440(0) = '1') else 
        add_ln178_15_fu_13330_p2;
    select_ln182_8_fu_13496_p3 <= 
        select_ln186_fu_13405_p3 when (trunc_ln147_1_reg_15440(0) = '1') else 
        l2_maxes_0;
    select_ln182_9_fu_13504_p3 <= 
        select_ln186_1_fu_13417_p3 when (trunc_ln147_1_reg_15440(0) = '1') else 
        l2_maxes_1;
    select_ln182_fu_13107_p3 <= 
        ap_const_lv16_0 when (trunc_ln147_1_reg_15440(0) = '1') else 
        add_ln178_1_fu_13046_p2;
    select_ln186_1_fu_13417_p3 <= 
        add_ln178_3_reg_17563 when (icmp_ln186_1_fu_13412_p2(0) = '1') else 
        l2_maxes_1;
    select_ln186_2_fu_13429_p3 <= 
        add_ln178_5_reg_17574 when (icmp_ln186_2_fu_13424_p2(0) = '1') else 
        l2_maxes_2;
    select_ln186_3_fu_13441_p3 <= 
        add_ln178_7_reg_17557 when (icmp_ln186_3_fu_13436_p2(0) = '1') else 
        l2_maxes_3;
    select_ln186_4_fu_13453_p3 <= 
        add_ln178_9_reg_17523 when (icmp_ln186_4_fu_13448_p2(0) = '1') else 
        l2_maxes_4;
    select_ln186_5_fu_13465_p3 <= 
        add_ln178_11_reg_17529 when (icmp_ln186_5_fu_13460_p2(0) = '1') else 
        l2_maxes_5;
    select_ln186_6_fu_13477_p3 <= 
        add_ln178_13_reg_17535 when (icmp_ln186_6_fu_13472_p2(0) = '1') else 
        l2_maxes_6;
    select_ln186_7_fu_13489_p3 <= 
        add_ln178_15_reg_17585 when (icmp_ln186_7_fu_13484_p2(0) = '1') else 
        l2_maxes_7;
    select_ln186_fu_13405_p3 <= 
        add_ln178_1_reg_17546 when (icmp_ln186_fu_13400_p2(0) = '1') else 
        l2_maxes_0;
    select_ln208_fu_7469_p3 <= 
        ap_const_lv16_0 when (icmp_ln208_fu_7463_p2(0) = '1') else 
        add_ln207_fu_7457_p2;
    select_ln212_fu_13360_p3 <= 
        ap_const_lv8_0 when (icmp_ln212_fu_13354_p2(0) = '1') else 
        add_ln211_fu_13349_p2;
    select_ln221_1_fu_8013_p3 <= 
        ap_const_lv8_2 when (icmp_ln221_reg_14209(0) = '1') else 
        ap_phi_reg_pp0_iter0_l1_read_row_offset_n_reg_3285;
    select_ln221_2_fu_8025_p3 <= 
        add_ln225_fu_8002_p2 when (icmp_ln221_reg_14209(0) = '1') else 
        ap_phi_reg_pp0_iter0_l2_write_row_offset_1_reg_3309;
    select_ln221_fu_4163_p3 <= 
        ap_const_lv32_400 when (icmp_ln221_fu_4157_p2(0) = '1') else 
        add_ln220_fu_4152_p2;
    select_ln229_1_fu_13634_p3 <= 
        ap_const_lv8_2 when (icmp_ln229_reg_15802(0) = '1') else 
        ap_phi_mux_l2_read_row_offset_n_1_phi_fu_3454_p4;
    select_ln229_fu_7495_p3 <= 
        ap_const_lv32_800 when (icmp_ln229_fu_7489_p2(0) = '1') else 
        add_ln228_fu_7483_p2;
    select_ln39_10_fu_4007_p3 <= 
        add_ln42_5_fu_4001_p2 when (icmp_ln39_5_reg_14136(0) = '1') else 
        select_ln39_8_fu_3973_p3;
    select_ln39_11_fu_3950_p3 <= 
        ap_const_lv8_0 when (icmp_ln39_5_fu_3944_p2(0) = '1') else 
        add_ln38_5_fu_3938_p2;
    select_ln39_12_fu_4103_p3 <= 
        add_ln42_6_fu_4098_p2 when (icmp_ln39_6_reg_14159(0) = '1') else 
        select_ln39_10_reg_14152;
    select_ln39_13_fu_4019_p3 <= 
        ap_const_lv8_0 when (icmp_ln39_6_fu_4014_p2(0) = '1') else 
        add_ln38_6_reg_14146;
    select_ln39_14_fu_4115_p3 <= 
        add_ln42_7_fu_4109_p2 when (icmp_ln39_7_reg_14168(0) = '1') else 
        select_ln39_12_fu_4103_p3;
    select_ln39_15_fu_4063_p3 <= 
        ap_const_lv8_0 when (icmp_ln39_7_fu_4036_p2(0) = '1') else 
        add_ln38_7_fu_4030_p2;
    select_ln39_1_fu_3615_p3 <= 
        ap_const_lv8_0 when (icmp_ln39_fu_3597_p2(0) = '1') else 
        add_ln38_fu_3592_p2;
    select_ln39_2_fu_3746_p3 <= 
        add_ln42_1_fu_3741_p2 when (icmp_ln39_1_fu_3736_p2(0) = '1') else 
        select_ln39_reg_13926;
    select_ln39_3_fu_3753_p3 <= 
        ap_const_lv8_0 when (icmp_ln39_1_fu_3736_p2(0) = '1') else 
        add_ln38_1_reg_13936;
    select_ln39_4_fu_3804_p3 <= 
        add_ln42_2_fu_3798_p2 when (icmp_ln39_2_fu_3792_p2(0) = '1') else 
        select_ln39_2_fu_3746_p3;
    select_ln39_5_fu_3812_p3 <= 
        ap_const_lv8_0 when (icmp_ln39_2_fu_3792_p2(0) = '1') else 
        add_ln38_2_fu_3786_p2;
    select_ln39_6_fu_3861_p3 <= 
        add_ln42_3_fu_3856_p2 when (icmp_ln39_3_fu_3850_p2(0) = '1') else 
        select_ln39_4_reg_14088;
    select_ln39_7_fu_3868_p3 <= 
        ap_const_lv8_0 when (icmp_ln39_3_fu_3850_p2(0) = '1') else 
        add_ln38_3_fu_3845_p2;
    select_ln39_8_fu_3973_p3 <= 
        add_ln42_4_fu_3968_p2 when (icmp_ln39_4_reg_14120(0) = '1') else 
        select_ln39_6_reg_14104;
    select_ln39_9_fu_3928_p3 <= 
        ap_const_lv8_0 when (icmp_ln39_4_reg_14120(0) = '1') else 
        add_ln38_4_reg_14115;
    select_ln39_fu_3608_p3 <= 
        add_ln42_fu_3603_p2 when (icmp_ln39_fu_3597_p2(0) = '1') else 
        l1_write_col_offset_s_reg_13891;
    select_ln58_fu_3512_p3 <= 
        ap_const_lv8_0 when (icmp_ln58_fu_3506_p2(0) = '1') else 
        grp_fu_3462_p2;
    select_ln77_fu_4370_p3 <= 
        ap_const_lv8_2 when (tmp_71_reg_14197(0) = '1') else 
        ap_const_lv8_1;
    select_ln78_1_fu_4407_p3 <= 
        add_ln78_1_fu_4401_p2 when (icmp_ln78_1_fu_4383_p2(0) = '1') else 
        add_ln80_1_fu_4395_p2;
    select_ln78_2_fu_4454_p3 <= 
        add_ln78_2_fu_4448_p2 when (icmp_ln78_2_fu_4436_p2(0) = '1') else 
        add_ln80_2_fu_4442_p2;
    select_ln78_fu_4335_p3 <= 
        add_ln78_fu_4329_p2 when (icmp_ln78_fu_4317_p2(0) = '1') else 
        add_ln80_fu_4323_p2;
        sext_ln104_10_fu_7159_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln104_27_reg_15292),16));

        sext_ln104_11_fu_7107_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln104_29_reg_15297),15));

        sext_ln104_13_fu_7113_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_13704_p3),15));

        sext_ln104_14_fu_7167_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln104_32_reg_15333),16));

        sext_ln104_15_fu_7016_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln104_33_fu_7010_p2),15));

        sext_ln104_16_fu_7122_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln104_34_reg_15307),16));

        sext_ln104_17_fu_7125_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln104_35_reg_15312),16));

        sext_ln104_1_fu_7147_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln104_2_reg_15252),16));

        sext_ln104_2_fu_7150_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_13719_p3),16));

        sext_ln104_3_fu_7290_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln104_12_reg_15262),16));

        sext_ln104_4_fu_7062_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln104_15_reg_15267),16));

        sext_ln104_5_fu_6959_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln104_16_fu_6953_p2),14));

        sext_ln104_6_fu_7065_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln104_17_reg_15272),16));

        sext_ln104_7_fu_7074_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln104_20_reg_15277),16));

        sext_ln104_8_fu_7077_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln104_21_reg_15282),16));

        sext_ln104_9_fu_7080_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln104_22_reg_15287),16));

        sext_ln104_fu_6908_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_13695_p3),15));

        sext_ln168_100_fu_9433_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln168_11_reg_16870),15));

        sext_ln168_101_fu_9436_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln168_12_reg_16875),15));

        sext_ln168_102_fu_9080_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln168_61_fu_9074_p2),12));

        sext_ln168_103_fu_9084_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln168_61_fu_9074_p2),13));

        sext_ln168_104_fu_9101_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln168_88_fu_9094_p3),14));

        sext_ln168_105_fu_9451_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln168_89_reg_16880),14));

        sext_ln168_106_fu_9146_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln168_90_fu_9139_p3),14));

        sext_ln168_107_fu_9187_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln168_92_fu_9180_p3),14));

        sext_ln168_108_fu_9457_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln168_29_reg_16890),14));

        sext_ln168_109_fu_11449_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln168_65_fu_11443_p2),13));

        sext_ln168_10_fu_8300_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln168_8_fu_8293_p3),14));

        sext_ln168_110_fu_11484_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln168_67_fu_11478_p2),13));

        sext_ln168_111_fu_11495_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln168_95_fu_11488_p3),14));

        sext_ln168_112_fu_11516_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln168_68_fu_11510_p2),13));

        sext_ln168_113_fu_12763_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln168_69_reg_17333),15));

        sext_ln168_114_fu_11560_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln168_97_fu_11553_p3),14));

        sext_ln168_115_fu_11570_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln168_70_fu_11564_p2),13));

        sext_ln168_116_fu_11587_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln168_31_reg_16971),14));

        sext_ln168_117_fu_12766_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln168_100_reg_17338),15));

        sext_ln168_118_fu_11608_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln168_72_fu_11602_p2),11));

        sext_ln168_119_fu_11625_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln168_101_fu_11618_p3),14));

        sext_ln168_11_fu_8332_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln168_6_fu_8326_p2),14));

        sext_ln168_120_fu_9721_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln168_32_reg_16983),14));

        sext_ln168_121_fu_13138_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln168_104_fu_13133_p3),14));

        sext_ln168_122_fu_11678_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln168_76_fu_11672_p2),12));

        sext_ln168_123_fu_11695_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln168_105_fu_11688_p3),14));

        sext_ln168_124_fu_11712_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln168_106_fu_11705_p3),14));

        sext_ln168_125_fu_11728_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln168_107_fu_11722_p3),14));

        sext_ln168_126_fu_10831_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln168_108_fu_10824_p3),13));

        sext_ln168_127_fu_11732_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln168_81_reg_17235),14));

        sext_ln168_128_fu_12785_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln168_110_fu_12778_p3),13));

        sext_ln168_129_fu_12995_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln168_111_fu_12989_p3),14));

        sext_ln168_12_fu_8342_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln168_7_fu_8336_p2),12));

        sext_ln168_130_fu_11795_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln168_83_fu_11789_p2),13));

        sext_ln168_131_fu_11805_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln168_84_fu_11799_p2),13));

        sext_ln168_132_fu_11821_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln168_112_fu_11814_p3),14));

        sext_ln168_133_fu_11838_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln168_113_fu_11831_p3),14));

        sext_ln168_134_fu_11848_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln168_87_fu_11842_p2),12));

        sext_ln168_135_fu_11859_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln168_114_fu_11852_p3),13));

        sext_ln168_136_fu_11876_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln168_115_fu_11869_p3),14));

        sext_ln168_137_fu_11893_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln168_116_fu_11886_p3),14));

        sext_ln168_138_fu_11897_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln168_33_reg_17043),14));

        sext_ln168_139_fu_11929_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln168_90_fu_11923_p2),13));

        sext_ln168_13_fu_8353_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln168_10_fu_8346_p3),13));

        sext_ln168_140_fu_11972_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln168_118_fu_11965_p3),16));

        sext_ln168_141_fu_11988_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln168_92_fu_11982_p2),13));

        sext_ln168_142_fu_12009_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln168_120_fu_12002_p3),16));

        sext_ln168_143_fu_12999_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln168_34_reg_17503),16));

        sext_ln168_144_fu_12026_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln168_121_fu_12019_p3),16));

        sext_ln168_145_fu_12036_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln168_93_fu_12030_p2),12));

        sext_ln168_146_fu_12040_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln168_93_fu_12030_p2),13));

        sext_ln168_147_fu_12051_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln168_122_fu_12044_p3),16));

        sext_ln168_148_fu_12061_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln168_94_fu_12055_p2),13));

        sext_ln168_149_fu_12078_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln168_123_fu_12071_p3),16));

        sext_ln168_14_fu_8374_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln168_11_fu_8368_p3),15));

        sext_ln168_150_fu_12094_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln168_97_fu_12088_p2),12));

        sext_ln168_151_fu_12105_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln168_124_fu_12098_p3),16));

        sext_ln168_152_fu_12789_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln168_98_reg_17378),13));

        sext_ln168_153_fu_13007_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln168_99_reg_17383),13));

        sext_ln168_154_fu_13017_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln168_126_fu_13010_p3),14));

        sext_ln168_155_fu_12184_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln168_100_fu_12178_p2),13));

        sext_ln168_156_fu_12201_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln168_101_fu_12195_p2),14));

        sext_ln168_157_fu_12243_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln168_128_fu_12236_p3),14));

        sext_ln168_158_fu_12261_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln168_130_fu_12254_p3),14));

        sext_ln168_159_fu_12271_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln168_104_fu_12265_p2),12));

        sext_ln168_15_fu_9416_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln168_12_reg_16828),15));

        sext_ln168_160_fu_12292_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln168_131_fu_12285_p3),14));

        sext_ln168_161_fu_12313_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln168_132_fu_12306_p3),14));

        sext_ln168_162_fu_9724_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln168_36_reg_17057),14));

        sext_ln168_163_fu_9886_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln168_37_reg_17101),15));

        sext_ln168_164_fu_13156_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln168_105_fu_13150_p2),13));

        sext_ln168_165_fu_13167_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln168_135_fu_13160_p3),14));

        sext_ln168_166_fu_12328_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln168_39_reg_17106),14));

        sext_ln168_167_fu_12360_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln168_137_fu_12353_p3),14));

        sext_ln168_168_fu_12371_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln168_138_fu_12364_p3),14));

        sext_ln168_169_fu_12392_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln168_107_fu_12386_p2),14));

        sext_ln168_16_fu_8390_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln168_13_fu_8384_p3),14));

        sext_ln168_170_fu_13229_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln168_108_fu_13223_p2),13));

        sext_ln168_171_fu_13240_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln168_139_fu_13233_p3),15));

        sext_ln168_17_fu_9419_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln168_8_reg_16833),14));

        sext_ln168_18_fu_10119_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln168_10_fu_10113_p2),13));

        sext_ln168_19_fu_10154_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln168_16_fu_10147_p3),13));

        sext_ln168_1_fu_9956_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln168_fu_9950_p2),13));

        sext_ln168_20_fu_10174_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln168_11_fu_10168_p2),13));

        sext_ln168_21_fu_10185_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln168_17_fu_10178_p3),14));

        sext_ln168_22_fu_9583_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln168_6_reg_16701),14));

        sext_ln168_23_fu_10206_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln168_19_fu_10199_p3),14));

        sext_ln168_24_fu_10222_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln168_20_fu_10215_p3),14));

        sext_ln168_25_fu_10232_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln168_13_fu_10226_p2),12));

        sext_ln168_26_fu_10243_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln168_21_fu_10236_p3),13));

        sext_ln168_27_fu_10253_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln168_14_fu_10247_p2),14));

        sext_ln168_28_fu_11113_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln168_22_fu_11107_p3),14));

        sext_ln168_29_fu_8449_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln168_15_fu_8443_p2),12));

        sext_ln168_2_fu_9983_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln168_1_fu_9977_p2),13));

        sext_ln168_30_fu_8494_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln168_17_fu_8488_p2),13));

        sext_ln168_31_fu_8505_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln168_24_fu_8498_p3),14));

        sext_ln168_32_fu_8533_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln168_25_fu_8526_p3),14));

        sext_ln168_33_fu_8550_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln168_26_fu_8543_p3),12));

        sext_ln168_34_fu_8567_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln168_27_fu_8560_p3),14));

        sext_ln168_35_fu_8594_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln168_28_fu_8587_p3),14));

        sext_ln168_36_fu_8611_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln168_29_fu_8604_p3),14));

        sext_ln168_37_fu_10281_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln168_31_fu_10275_p3),14));

        sext_ln168_38_fu_10306_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln168_21_fu_10300_p2),13));

        sext_ln168_39_fu_11122_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln168_32_fu_11117_p3),14));

        sext_ln168_3_fu_9994_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln168_2_fu_9987_p3),12));

        sext_ln168_40_fu_10327_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln168_33_fu_10320_p3),14));

        sext_ln168_41_fu_10331_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln168_10_reg_17121),15));

        sext_ln168_42_fu_10334_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln168_11_reg_16775),14));

        sext_ln168_43_fu_10343_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln168_22_fu_10337_p2),13));

        sext_ln168_44_fu_10360_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln168_37_fu_10353_p3),14));

        sext_ln168_45_fu_8652_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln168_24_fu_8646_p2),12));

        sext_ln168_46_fu_8663_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln168_40_fu_8656_p3),14));

        sext_ln168_47_fu_10426_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln168_41_fu_10419_p3),14));

        sext_ln168_48_fu_9606_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln168_27_fu_9600_p2),13));

        sext_ln168_49_fu_9623_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln168_42_fu_9616_p3),14));

        sext_ln168_4_fu_10004_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln168_2_fu_9998_p2),14));

        sext_ln168_50_fu_10441_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln168_29_fu_10436_p2),13));

        sext_ln168_51_fu_10452_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln168_43_fu_10445_p3),14));

        sext_ln168_52_fu_10474_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln168_44_fu_10467_p3),14));

        sext_ln168_53_fu_10489_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln168_32_fu_10484_p2),13));

        sext_ln168_54_fu_10505_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln168_45_fu_10498_p3),14));

        sext_ln168_55_fu_11126_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln168_13_reg_17176),14));

        sext_ln168_56_fu_10574_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln168_117_fu_10568_p2),13));

        sext_ln168_57_fu_10585_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln168_47_fu_10578_p3),14));

        sext_ln168_58_fu_11129_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln168_14_reg_17186),15));

        sext_ln168_59_fu_10609_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln168_49_fu_10602_p3),14));

        sext_ln168_5_fu_10015_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln168_3_fu_10008_p3),14));

        sext_ln168_60_fu_9825_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln168_50_fu_9818_p3),13));

        sext_ln168_61_fu_10619_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln168_37_fu_10613_p2),13));

        sext_ln168_62_fu_10636_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln168_51_fu_10629_p3),14));

        sext_ln168_63_fu_10668_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln168_52_fu_10661_p3),14));

        sext_ln168_64_fu_10685_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln168_53_fu_10678_p3),14));

        sext_ln168_65_fu_8717_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln168_40_fu_8711_p2),13));

        sext_ln168_66_fu_9427_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln168_56_reg_16860),15));

        sext_ln168_67_fu_8757_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln168_15_reg_16644),14));

        sext_ln168_68_fu_8794_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln168_59_fu_8788_p3),14));

        sext_ln168_69_fu_8807_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln168_42_fu_8801_p2),13));

        sext_ln168_6_fu_10043_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln168_4_fu_10036_p3),15));

        sext_ln168_70_fu_8818_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln168_61_fu_8811_p3),14));

        sext_ln168_71_fu_8835_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln168_62_fu_8828_p3),14));

        sext_ln168_72_fu_11149_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln168_44_fu_11143_p2),13));

        sext_ln168_73_fu_11160_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln168_63_fu_11153_p3),14));

        sext_ln168_74_fu_11169_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln168_45_fu_11164_p2),13));

        sext_ln168_75_fu_11185_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln168_64_fu_11178_p3),14));

        sext_ln168_76_fu_11209_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln168_48_reg_17203),13));

        sext_ln168_77_fu_11219_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln168_65_fu_11212_p3),14));

        sext_ln168_78_fu_10755_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln168_49_fu_10749_p2),12));

        sext_ln168_79_fu_10772_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln168_67_fu_10765_p3),14));

        sext_ln168_7_fu_10058_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln168_2_reg_17116),14));

        sext_ln168_80_fu_12742_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln168_68_fu_12737_p3),14));

        sext_ln168_81_fu_11242_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln168_69_fu_11236_p3),13));

        sext_ln168_82_fu_8892_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln168_70_fu_8885_p3),14));

        sext_ln168_83_fu_8902_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln168_121_fu_8896_p2),13));

        sext_ln168_84_fu_8934_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln168_71_fu_8927_p3),14));

        sext_ln168_85_fu_8944_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln168_53_fu_8938_p2),13));

        sext_ln168_86_fu_8955_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln168_72_fu_8948_p3),14));

        sext_ln168_87_fu_8971_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln168_55_fu_8965_p2),13));

        sext_ln168_88_fu_9430_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln168_73_reg_16865),14));

        sext_ln168_89_fu_8982_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln168_20_reg_16758),14));

        sext_ln168_8_fu_8263_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln168_4_fu_8257_p2),13));

        sext_ln168_90_fu_8998_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln168_76_fu_8991_p3),14));

        sext_ln168_91_fu_9002_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln168_22_reg_16812),14));

        sext_ln168_92_fu_11311_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln168_78_fu_11304_p3),14));

        sext_ln168_93_fu_11326_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln168_122_fu_11321_p2),13));

        sext_ln168_94_fu_11337_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln168_79_fu_11330_p3),14));

        sext_ln168_95_fu_11354_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln168_80_fu_11347_p3),14));

        sext_ln168_96_fu_11369_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln168_81_fu_11363_p3),14));

        sext_ln168_97_fu_12746_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln168_24_reg_17323),14));

        sext_ln168_98_fu_9011_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln168_27_reg_16823),14));

        sext_ln168_99_fu_9037_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln168_87_fu_9030_p3),14));

        sext_ln168_9_fu_8289_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln168_109_fu_8284_p2),13));

        sext_ln168_fu_9931_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln168_fu_9925_p3),14));

        sext_ln178_10_fu_13036_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln178_23_fu_13030_p2),16));

        sext_ln178_11_fu_12434_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln178_25_reg_17146),16));

        sext_ln178_12_fu_12443_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln178_28_reg_17273),16));

        sext_ln178_13_fu_12458_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln178_30_fu_12452_p2),15));

        sext_ln178_14_fu_13171_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln178_31_reg_17408),16));

        sext_ln178_15_fu_13051_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln178_32_reg_17413),15));

        sext_ln178_16_fu_13060_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln178_33_fu_13054_p2),15));

        sext_ln178_17_fu_13174_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln178_34_reg_17552),16));

        sext_ln178_18_fu_13244_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln178_37_reg_17569),16));

        sext_ln178_19_fu_9298_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln178_39_fu_9292_p2),15));

        sext_ln178_1_fu_9262_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln178_6_fu_9256_p2),15));

        sext_ln178_20_fu_9314_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln178_41_fu_9308_p2),15));

        sext_ln178_21_fu_13252_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln178_42_reg_16923),16));

        sext_ln178_22_fu_12484_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln178_44_reg_17278),15));

        sext_ln178_23_fu_12487_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln178_46_reg_17283),15));

        sext_ln178_24_fu_13261_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln178_47_reg_17423),16));

        sext_ln178_25_fu_12804_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln178_48_reg_17428),15));

        sext_ln178_26_fu_12807_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln178_49_reg_17433),15));

        sext_ln178_27_fu_13264_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln178_51_reg_17513),16));

        sext_ln178_28_fu_13080_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln178_54_reg_17438),16));

        sext_ln178_29_fu_9330_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln178_57_fu_9324_p2),13));

        sext_ln178_2_fu_9272_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln178_8_fu_9266_p2),14));

        sext_ln178_30_fu_9544_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln178_58_reg_16928),14));

        sext_ln178_31_fu_13089_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln178_59_reg_17007),16));

        sext_ln178_32_fu_10979_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln178_61_reg_17062),15));

        sext_ln178_33_fu_10982_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln178_62_reg_17151),14));

        sext_ln178_34_fu_10991_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln178_63_fu_10985_p2),15));

        sext_ln178_35_fu_12822_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln178_65_reg_17443),15));

        sext_ln178_36_fu_12825_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln178_67_reg_17448),15));

        sext_ln178_37_fu_13098_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln178_69_reg_17518),16));

        sext_ln178_38_fu_12548_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln178_71_fu_12542_p2),16));

        sext_ln178_39_fu_9346_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln178_73_fu_9340_p2),15));

        sext_ln178_3_fu_9282_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln178_10_fu_9276_p2),15));

        sext_ln178_40_fu_9356_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln178_74_fu_9350_p2),15));

        sext_ln178_41_fu_12558_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln178_76_reg_16933),16));

        sext_ln178_42_fu_11007_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln178_78_fu_11001_p2),15));

        sext_ln178_43_fu_11017_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln178_79_fu_11011_p2),15));

        sext_ln178_44_fu_12839_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln178_81_reg_17293),16));

        sext_ln178_45_fu_12573_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln178_82_fu_12567_p2),14));

        sext_ln178_46_fu_12582_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln178_83_fu_12577_p2),13));

        sext_ln178_47_fu_12592_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln178_84_fu_12586_p2),14));

        sext_ln178_48_fu_12842_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln178_85_reg_17458),16));

        sext_ln178_49_fu_12618_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln178_88_fu_12612_p2),16));

        sext_ln178_4_fu_12415_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln178_12_reg_16918),16));

        sext_ln178_50_fu_9558_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln178_90_fu_9553_p2),15));

        sext_ln178_51_fu_9562_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln178_91_reg_16938),15));

        sext_ln178_52_fu_12628_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln178_93_reg_17012),16));

        sext_ln178_53_fu_11039_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln178_95_fu_11033_p2),15));

        sext_ln178_54_fu_11049_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln178_96_fu_11043_p2),15));

        sext_ln178_55_fu_12856_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln178_98_reg_17298),16));

        sext_ln178_56_fu_12865_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln178_99_fu_12859_p2),15));

        sext_ln178_57_fu_12869_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln178_101_reg_17468),15));

        sext_ln178_58_fu_12878_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln178_102_fu_12872_p2),16));

        sext_ln178_59_fu_12665_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln178_105_fu_12659_p2),16));

        sext_ln178_5_fu_10923_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln178_16_fu_10917_p2),15));

        sext_ln178_60_fu_9384_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln178_107_fu_9378_p2),15));

        sext_ln178_61_fu_9400_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln178_109_fu_9394_p2),15));

        sext_ln178_62_fu_12675_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln178_110_reg_16943),16));

        sext_ln178_63_fu_11071_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln178_112_fu_11065_p2),15));

        sext_ln178_64_fu_11081_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln178_113_fu_11075_p2),15));

        sext_ln178_65_fu_12893_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln178_114_reg_17303),16));

        sext_ln178_66_fu_12896_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln178_115_reg_17478),15));

        sext_ln178_67_fu_12899_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln178_116_reg_17483),15));

        sext_ln178_68_fu_12914_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln178_118_fu_12908_p2),16));

        sext_ln178_69_fu_13279_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln178_121_reg_16948),15));

        sext_ln178_6_fu_10939_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln178_18_fu_10933_p2),15));

        sext_ln178_70_fu_13301_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln178_122_reg_17580),16));

        sext_ln178_71_fu_13309_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln178_127_reg_17156),16));

        sext_ln178_72_fu_12712_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln178_129_fu_12706_p2),15));

        sext_ln178_73_fu_11097_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln178_130_fu_11091_p2),14));

        sext_ln178_74_fu_12716_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln178_131_reg_17308),15));

        sext_ln178_75_fu_13318_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln178_132_reg_17493),16));

        sext_ln178_76_fu_12934_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln178_133_fu_12929_p2),15));

        sext_ln178_77_fu_12938_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln178_135_reg_17498),15));

        sext_ln178_78_fu_13321_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln178_136_reg_17541),16));

        sext_ln178_7_fu_13021_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln178_19_reg_17268),16));

        sext_ln178_8_fu_13024_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln178_20_reg_17398),15));

        sext_ln178_9_fu_13027_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln178_22_reg_17508),15));

        sext_ln178_fu_12406_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln178_2_reg_17111),16));

        sext_ln90_10_fu_5086_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln90_11_fu_5080_p2),14));

        sext_ln90_11_fu_5123_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln90_12_fu_5117_p2),13));

        sext_ln90_12_fu_5133_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln90_13_fu_5127_p2),14));

        sext_ln90_13_fu_5171_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln90_14_fu_5165_p2),14));

        sext_ln90_14_fu_5181_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln90_15_fu_5175_p2),13));

        sext_ln90_15_fu_5213_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln90_16_fu_5207_p2),14));

        sext_ln90_16_fu_4598_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln90_73_fu_4592_p2),14));

        sext_ln90_17_fu_5223_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln90_3_reg_14814),14));

        sext_ln90_18_fu_5243_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln90_5_reg_14976),14));

        sext_ln90_19_fu_5308_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln90_19_fu_5302_p2),14));

        sext_ln90_1_fu_4913_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln90_1_fu_4907_p2),14));

        sext_ln90_20_fu_6078_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln90_7_reg_15083),15));

        sext_ln90_21_fu_5352_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln90_20_fu_5346_p2),14));

        sext_ln90_22_fu_5362_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln90_21_fu_5356_p2),13));

        sext_ln90_23_fu_5372_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln90_22_fu_5366_p2),13));

        sext_ln90_24_fu_6087_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln90_9_reg_15088),14));

        sext_ln90_25_fu_5394_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln90_23_fu_5388_p2),13));

        sext_ln90_26_fu_5404_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln90_24_fu_5398_p2),14));

        sext_ln90_27_fu_5425_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln90_26_fu_5419_p2),15));

        sext_ln90_28_fu_5488_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln90_74_fu_5482_p2),12));

        sext_ln90_29_fu_6099_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln90_10_reg_15109),15));

        sext_ln90_2_fu_4923_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln90_2_fu_4917_p2),13));

        sext_ln90_30_fu_6102_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln90_12_reg_15114),15));

        sext_ln90_31_fu_5571_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln90_29_fu_5565_p2),13));

        sext_ln90_32_fu_5595_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln90_31_fu_5589_p2),13));

        sext_ln90_33_fu_5605_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln90_32_fu_5599_p2),14));

        sext_ln90_34_fu_4685_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln90_33_fu_4679_p2),14));

        sext_ln90_35_fu_5612_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln90_14_reg_15003),15));

        sext_ln90_36_fu_6158_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln90_34_fu_6152_p2),14));

        sext_ln90_37_fu_6167_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln90_75_fu_6162_p2),14));

        sext_ln90_38_fu_5656_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln90_35_fu_5650_p2),14));

        sext_ln90_3_fu_4933_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln90_3_fu_4927_p2),14));

        sext_ln90_40_fu_5703_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln90_38_fu_5697_p2),14));

        sext_ln90_41_fu_6183_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln90_40_reg_15136),14));

        sext_ln90_42_fu_5751_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln90_41_fu_5745_p2),14));

        sext_ln90_43_fu_6197_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln90_15_reg_15147),15));

        sext_ln90_44_fu_6243_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln90_42_fu_6237_p2),14));

        sext_ln90_45_fu_5794_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln90_76_fu_5788_p2),14));

        sext_ln90_46_fu_6247_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln90_19_reg_15152),15));

        sext_ln90_47_fu_6250_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln90_21_reg_15157),15));

        sext_ln90_49_fu_6299_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln90_44_fu_6293_p2),12));

        sext_ln90_4_fu_6060_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln90_4_fu_6054_p2),15));

        sext_ln90_50_fu_6309_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln90_45_fu_6303_p2),15));

        sext_ln90_52_fu_5827_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln90_23_fu_5821_p2),14));

        sext_ln90_53_fu_6313_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln90_25_reg_15167),15));

        sext_ln90_54_fu_5842_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln90_46_fu_5836_p2),13));

        sext_ln90_55_fu_6316_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln90_26_reg_15172),14));

        sext_ln90_56_fu_6325_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln90_27_fu_6319_p2),15));

        sext_ln90_57_fu_5884_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln90_48_fu_5878_p2),13));

        sext_ln90_58_fu_5894_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln90_49_fu_5888_p2),14));

        sext_ln90_59_fu_6329_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln90_28_reg_15182),15));

        sext_ln90_5_fu_4537_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln90_72_fu_4532_p2),14));

        sext_ln90_60_fu_6332_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln90_30_reg_15187),15));

        sext_ln90_61_fu_6341_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln90_31_fu_6335_p2),16));

        sext_ln90_62_fu_6396_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln90_51_fu_6390_p2),13));

        sext_ln90_63_fu_6424_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln90_77_fu_6418_p2),14));

        sext_ln90_64_fu_6469_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln90_78_fu_6463_p2),15));

        sext_ln90_66_fu_5962_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln90_34_fu_5956_p2),14));

        sext_ln90_67_fu_5972_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln90_35_fu_5966_p2),14));

        sext_ln90_68_fu_7035_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln90_36_reg_15204),16));

        sext_ln90_69_fu_6565_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln90_37_fu_6559_p2),15));

        sext_ln90_6_fu_6064_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln90_6_reg_15078),14));

        sext_ln90_70_fu_6574_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln90_38_fu_6569_p2),14));

        sext_ln90_71_fu_6584_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln90_39_fu_6578_p2),15));

        sext_ln90_72_fu_7038_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln90_40_reg_15237),16));

        sext_ln90_73_fu_7047_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln90_58_reg_15242),16));

        sext_ln90_74_fu_6632_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln90_59_fu_6626_p2),13));

        sext_ln90_75_fu_6662_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln90_60_fu_6656_p2),14));

        sext_ln90_76_fu_4829_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln90_62_fu_4823_p2),13));

        sext_ln90_77_fu_5999_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln90_43_fu_5993_p2),15));

        sext_ln90_79_fu_6012_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_13679_p3),15));

        sext_ln90_7_fu_5046_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln90_8_fu_5040_p2),14));

        sext_ln90_80_fu_6713_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln90_80_fu_6707_p2),16));

        sext_ln90_81_fu_6734_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln90_65_fu_6728_p2),14));

        sext_ln90_82_fu_6755_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln90_81_fu_6749_p2),13));

        sext_ln90_83_fu_6796_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln90_67_fu_6790_p2),16));

        sext_ln90_84_fu_7059_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln90_68_reg_15247),16));

        sext_ln90_85_fu_6859_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln90_69_fu_6853_p2),14));

        sext_ln90_86_fu_6881_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln90_82_fu_6875_p2),15));

        sext_ln90_9_fu_5076_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln90_10_fu_5070_p2),13));

        sext_ln90_fu_4892_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln90_fu_4886_p2),14));

    shl_ln168_10_fu_8458_p3 <= (select_ln149_3_reg_16055 & ap_const_lv3_0);
    shl_ln168_11_fu_8469_p3 <= (select_ln149_3_reg_16055 & ap_const_lv1_0);
    shl_ln168_12_fu_8509_p3 <= (select_ln149_3_reg_16055 & ap_const_lv4_0);
    shl_ln168_13_fu_10260_p3 <= (select_ln149_4_reg_16742 & ap_const_lv3_0);
    shl_ln168_14_fu_10285_p3 <= (select_ln149_4_reg_16742 & ap_const_lv1_0);
    shl_ln168_15_fu_9589_p3 <= (select_ln149_5_reg_16801 & ap_const_lv1_0);
    shl_ln168_16_fu_8635_p3 <= (select_ln149_5_reg_16801 & ap_const_lv2_0);
    shl_ln168_17_fu_10397_p3 <= (select_ln149_5_reg_16801 & ap_const_lv4_0);
    shl_ln168_18_fu_10525_p3 <= (select_ln149_6_reg_17067 & ap_const_lv4_0);
    shl_ln168_19_fu_10536_p3 <= (select_ln149_6_reg_17067 & ap_const_lv1_0);
    shl_ln168_1_fu_9966_p3 <= (select_ln149_reg_16676 & ap_const_lv2_0);
    shl_ln168_20_fu_10640_p3 <= (select_ln149_6_reg_17067 & ap_const_lv2_0);
    shl_ln168_21_fu_8673_p3 <= (select_ln149_7_reg_16465 & ap_const_lv3_0);
    shl_ln168_22_fu_8688_p3 <= (select_ln149_7_reg_16465 & ap_const_lv1_0);
    shl_ln168_23_fu_8760_p3 <= (select_ln149_7_reg_16465 & ap_const_lv2_0);
    shl_ln168_24_fu_10710_p3 <= (select_ln149_8_reg_17079 & ap_const_lv3_0);
    shl_ln168_25_fu_11189_p3 <= (select_ln149_8_reg_17079 & ap_const_lv4_0);
    shl_ln168_26_fu_10721_p3 <= (select_ln149_8_reg_17079 & ap_const_lv1_0);
    shl_ln168_27_fu_10738_p3 <= (select_ln149_8_reg_17079 & ap_const_lv2_0);
    shl_ln168_28_fu_8842_p3 <= (select_ln149_9_reg_16659 & ap_const_lv4_0);
    shl_ln168_29_fu_8853_p3 <= (select_ln149_9_reg_16659 & ap_const_lv2_0);
    shl_ln168_2_fu_10019_p3 <= (select_ln149_reg_16676 & ap_const_lv4_0);
    shl_ln168_30_fu_8870_p3 <= (select_ln149_9_reg_16659 & ap_const_lv3_0);
    shl_ln168_31_fu_8906_p3 <= (select_ln149_9_reg_16659 & ap_const_lv1_0);
    shl_ln168_32_fu_11252_p3 <= (select_ln149_10_reg_17209 & ap_const_lv3_0);
    shl_ln168_33_fu_11272_p3 <= (select_ln149_10_reg_17209 & ap_const_lv4_0);
    shl_ln168_34_fu_11283_p3 <= (select_ln149_10_reg_17209 & ap_const_lv2_0);
    shl_ln168_35_fu_11394_p3 <= (select_ln149_10_reg_17209 & ap_const_lv1_0);
    shl_ln168_36_fu_9014_p3 <= (select_ln149_11_reg_16785 & ap_const_lv4_0);
    shl_ln168_37_fu_9059_p3 <= (select_ln149_11_reg_16785 & ap_const_lv2_0);
    shl_ln168_38_fu_9163_p3 <= (select_ln149_11_reg_16785 & ap_const_lv1_0);
    shl_ln168_39_fu_11432_p3 <= (select_ln149_12_reg_16895 & ap_const_lv3_0);
    shl_ln168_3_fu_8428_p3 <= (select_ln149_3_reg_16055 & ap_const_lv2_0);
    shl_ln168_40_fu_11453_p3 <= (select_ln149_12_reg_16895 & ap_const_lv1_0);
    shl_ln168_41_fu_11499_p3 <= (select_ln149_12_reg_16895 & ap_const_lv2_0);
    shl_ln168_42_fu_11520_p3 <= (select_ln149_12_reg_16895 & ap_const_lv4_0);
    shl_ln168_43_fu_9841_p3 <= (select_ln149_13_reg_16907 & ap_const_lv1_0);
    shl_ln168_44_fu_11635_p3 <= (select_ln149_13_reg_16907 & ap_const_lv4_0);
    shl_ln168_45_fu_11657_p3 <= (select_ln149_13_reg_16907 & ap_const_lv2_0);
    shl_ln168_46_fu_9864_p3 <= (select_ln149_13_reg_16907 & ap_const_lv3_0);
    shl_ln168_47_fu_11741_p3 <= (select_ln149_14_reg_16988 & ap_const_lv1_0);
    shl_ln168_48_fu_11756_p3 <= (select_ln149_14_reg_16988 & ap_const_lv3_0);
    shl_ln168_49_fu_11912_p3 <= (select_ln149_15_reg_17240 & ap_const_lv3_0);
    shl_ln168_4_fu_8246_p3 <= (select_ln149_1_reg_15942 & ap_const_lv3_0);
    shl_ln168_50_fu_11933_p3 <= (select_ln149_15_reg_17240 & ap_const_lv4_0);
    shl_ln168_51_fu_11944_p3 <= (select_ln149_15_reg_17240 & ap_const_lv2_0);
    shl_ln168_52_fu_10869_p3 <= (select_ln149_15_fu_10862_p3 & ap_const_lv1_0);
    shl_ln168_53_fu_12163_p3 <= (select_ln149_16_reg_17257 & ap_const_lv4_0);
    shl_ln168_54_fu_12211_p3 <= (select_ln149_16_reg_17257 & ap_const_lv1_0);
    shl_ln168_55_fu_12317_p3 <= (select_ln149_17_reg_16998 & ap_const_lv1_0);
    shl_ln168_56_fu_12331_p3 <= (select_ln149_17_reg_16998 & ap_const_lv4_0);
    shl_ln168_57_fu_12375_p3 <= (select_ln149_17_reg_16998 & ap_const_lv2_0);
    shl_ln168_58_fu_13212_p3 <= (select_ln149_17_reg_16998 & ap_const_lv3_0);
    shl_ln168_5_fu_8267_p3 <= (select_ln149_1_reg_15942 & ap_const_lv1_0);
    shl_ln168_6_fu_8304_p3 <= (select_ln149_1_reg_15942 & ap_const_lv4_0);
    shl_ln168_7_fu_8357_p3 <= (select_ln149_1_reg_15942 & ap_const_lv2_0);
    shl_ln168_8_fu_10070_p3 <= (select_ln149_2_reg_16555 & ap_const_lv4_0);
    shl_ln168_9_fu_10081_p3 <= (select_ln149_2_reg_16555 & ap_const_lv1_0);
    shl_ln168_s_fu_10102_p3 <= (select_ln149_2_reg_16555 & ap_const_lv3_0);
    shl_ln1_fu_9935_p3 <= (select_ln149_reg_16676 & ap_const_lv1_0);
    shl_ln90_10_fu_5025_p3 <= (tmp_4_reg_14953 & ap_const_lv1_0);
    shl_ln90_11_fu_4556_p3 <= (tmp_4_fu_4541_p8 & ap_const_lv2_0);
    shl_ln90_12_fu_5059_p3 <= (tmp_4_reg_14953 & ap_const_lv3_0);
    shl_ln90_13_fu_5105_p3 <= (tmp_5_fu_5090_p8 & ap_const_lv3_0);
    shl_ln90_14_fu_5137_p3 <= (tmp_5_fu_5090_p8 & ap_const_lv4_0);
    shl_ln90_15_fu_5149_p3 <= (tmp_5_fu_5090_p8 & ap_const_lv2_0);
    shl_ln90_16_fu_5185_p3 <= (tmp_6_reg_14805 & ap_const_lv4_0);
    shl_ln90_17_fu_5196_p3 <= (tmp_6_reg_14805 & ap_const_lv2_0);
    shl_ln90_18_fu_6067_p3 <= (tmp_6_reg_14805 & ap_const_lv1_0);
    shl_ln90_19_fu_5226_p3 <= (tmp_7_reg_14965 & ap_const_lv4_0);
    shl_ln90_1_fu_4871_p3 <= (tmp_1_reg_14945 & ap_const_lv1_0);
    shl_ln90_20_fu_5252_p3 <= (tmp_7_reg_14965 & ap_const_lv3_0);
    shl_ln90_21_fu_5278_p3 <= (tmp_8_fu_5263_p8 & ap_const_lv3_0);
    shl_ln90_22_fu_5290_p3 <= (tmp_8_fu_5263_p8 & ap_const_lv1_0);
    shl_ln90_23_fu_5318_p3 <= (tmp_8_fu_5263_p8 & ap_const_lv4_0);
    shl_ln90_24_fu_5330_p3 <= (tmp_8_fu_5263_p8 & ap_const_lv2_0);
    shl_ln90_25_fu_4634_p3 <= (tmp_9_fu_4623_p8 & ap_const_lv3_0);
    shl_ln90_26_fu_5408_p3 <= (tmp_9_reg_14981 & ap_const_lv4_0);
    shl_ln90_27_fu_5448_p3 <= (tmp_10_fu_5429_p8 & ap_const_lv1_0);
    shl_ln90_28_fu_5460_p3 <= (tmp_10_fu_5429_p8 & ap_const_lv2_0);
    shl_ln90_29_fu_5507_p3 <= (tmp_11_fu_5492_p8 & ap_const_lv3_0);
    shl_ln90_2_fu_4896_p3 <= (tmp_1_reg_14945 & ap_const_lv4_0);
    shl_ln90_30_fu_5519_p3 <= (tmp_11_fu_5492_p8 & ap_const_lv1_0);
    shl_ln90_31_fu_5553_p3 <= (tmp_11_fu_5492_p8 & ap_const_lv2_0);
    shl_ln90_32_fu_6111_p3 <= (tmp_11_reg_15103 & ap_const_lv4_0);
    shl_ln90_33_fu_5578_p3 <= (tmp_12_reg_14992 & ap_const_lv3_0);
    shl_ln90_34_fu_4667_p3 <= (tmp_12_fu_4652_p8 & ap_const_lv2_0);
    shl_ln90_35_fu_6134_p3 <= (tmp_13_reg_15119 & ap_const_lv3_0);
    shl_ln90_36_fu_5626_p3 <= (tmp_13_fu_5615_p8 & ap_const_lv1_0);
    shl_ln90_37_fu_4706_p3 <= (tmp_14_fu_4695_p8 & ap_const_lv4_0);
    shl_ln90_38_fu_4718_p3 <= (tmp_14_fu_4695_p8 & ap_const_lv2_0);
    shl_ln90_39_fu_5660_p3 <= (tmp_14_reg_15008 & ap_const_lv3_0);
    shl_ln90_3_fu_6032_p3 <= (tmp_2_reg_15072 & ap_const_lv4_0);
    shl_ln90_40_fu_5671_p3 <= (tmp_15_reg_15015 & ap_const_lv3_0);
    shl_ln90_41_fu_5682_p3 <= (tmp_15_reg_15015 & ap_const_lv1_0);
    shl_ln90_42_fu_5707_p3 <= (tmp_15_reg_15015 & ap_const_lv2_0);
    shl_ln90_43_fu_5728_p3 <= (tmp_15_reg_15015 & ap_const_lv4_0);
    shl_ln90_44_fu_6186_p3 <= (tmp_16_reg_15141 & ap_const_lv3_0);
    shl_ln90_45_fu_6226_p3 <= (tmp_16_reg_15141 & ap_const_lv1_0);
    shl_ln90_46_fu_5810_p3 <= (tmp_17_reg_15023 & ap_const_lv3_0);
    shl_ln90_47_fu_6262_p3 <= (tmp_17_reg_15023 & ap_const_lv1_0);
    shl_ln90_48_fu_6282_p3 <= (tmp_17_reg_15023 & ap_const_lv2_0);
    shl_ln90_49_fu_5863_p3 <= (tmp_18_reg_15041 & ap_const_lv3_0);
    shl_ln90_4_fu_6043_p3 <= (tmp_2_reg_15072 & ap_const_lv2_0);
    shl_ln90_50_fu_6360_p3 <= (tmp_19_fu_6345_p8 & ap_const_lv1_0);
    shl_ln90_51_fu_6378_p3 <= (tmp_19_fu_6345_p8 & ap_const_lv3_0);
    shl_ln90_52_fu_6479_p3 <= (tmp_20_fu_6428_p8 & ap_const_lv3_0);
    shl_ln90_53_fu_6500_p3 <= (tmp_21_reg_15048 & ap_const_lv4_0);
    shl_ln90_54_fu_5928_p3 <= (tmp_21_reg_15048 & ap_const_lv1_0);
    shl_ln90_55_fu_4788_p3 <= (tmp_21_fu_4777_p8 & ap_const_lv3_0);
    shl_ln90_56_fu_6527_p3 <= (tmp_22_reg_15197 & ap_const_lv1_0);
    shl_ln90_57_fu_6538_p3 <= (tmp_22_reg_15197 & ap_const_lv4_0);
    shl_ln90_58_fu_6600_p3 <= (tmp_23_reg_15209 & ap_const_lv3_0);
    shl_ln90_59_fu_6611_p3 <= (tmp_23_reg_15209 & ap_const_lv1_0);
    shl_ln90_5_fu_4952_p3 <= (tmp_2_fu_4937_p8 & ap_const_lv1_0);
    shl_ln90_60_fu_6645_p3 <= (tmp_24_reg_15055 & ap_const_lv4_0);
    shl_ln90_61_fu_6666_p3 <= (tmp_24_reg_15055 & ap_const_lv2_0);
    shl_ln90_62_fu_4811_p3 <= (tmp_24_fu_4800_p8 & ap_const_lv3_0);
    shl_ln90_63_fu_4833_p3 <= (tmp_24_fu_4800_p8 & ap_const_lv1_0);
    shl_ln90_64_fu_6717_p3 <= (tmp_25_reg_15221 & ap_const_lv4_0);
    shl_ln90_65_fu_6778_p3 <= (tmp_26_fu_6759_p8 & ap_const_lv3_0);
    shl_ln90_66_fu_6800_p3 <= (tmp_26_fu_6759_p8 & ap_const_lv2_0);
    shl_ln90_67_fu_6837_p3 <= (tmp_28_fu_6818_p8 & ap_const_lv2_0);
    shl_ln90_68_fu_6885_p3 <= (tmp_28_fu_6818_p8 & ap_const_lv1_0);
    shl_ln90_6_fu_4964_p3 <= (tmp_2_fu_4937_p8 & ap_const_lv3_0);
    shl_ln90_7_fu_4982_p3 <= (tmp_3_reg_14793 & ap_const_lv1_0);
    shl_ln90_8_fu_4997_p3 <= (tmp_3_reg_14793 & ap_const_lv3_0);
    shl_ln90_9_fu_5014_p3 <= (tmp_4_reg_14953 & ap_const_lv4_0);
    shl_ln90_s_fu_4485_p3 <= (tmp_3_fu_4462_p8 & ap_const_lv2_0);
    shl_ln_fu_4860_p3 <= (tmp_1_reg_14945 & ap_const_lv3_0);
    st_fu_12118_p3 <= (select_ln149_16_reg_17257 & ap_const_lv3_0);
    sub_ln168_100_fu_12178_p2 <= std_logic_vector(unsigned(ap_const_lv11_0) - unsigned(zext_ln168_178_fu_12132_p1));
    sub_ln168_101_fu_12195_p2 <= std_logic_vector(unsigned(select_ln168_127_fu_12188_p3) - unsigned(zext_ln168_175_fu_12109_p1));
    sub_ln168_102_fu_12205_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(zext_ln168_181_fu_12170_p1));
    sub_ln168_103_fu_12230_p2 <= std_logic_vector(unsigned(zext_ln168_185_fu_12226_p1) - unsigned(zext_ln168_181_fu_12170_p1));
    sub_ln168_104_fu_12265_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(zext_ln168_184_fu_12222_p1));
    sub_ln168_105_fu_13150_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(zext_ln168_190_fu_13147_p1));
    sub_ln168_106_fu_12342_p2 <= std_logic_vector(unsigned(zext_ln168_191_fu_12338_p1) - unsigned(zext_ln168_189_fu_12324_p1));
    sub_ln168_107_fu_12386_p2 <= std_logic_vector(unsigned(zext_ln168_191_fu_12338_p1) - unsigned(zext_ln168_192_fu_12382_p1));
    sub_ln168_108_fu_13223_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(zext_ln168_193_fu_13219_p1));
    sub_ln168_109_fu_8284_p2 <= std_logic_vector(unsigned(zext_ln168_11_reg_16252) - unsigned(zext_ln168_14_fu_8253_p1));
    sub_ln168_10_fu_10113_p2 <= std_logic_vector(unsigned(zext_ln168_25_fu_10088_p1) - unsigned(zext_ln168_27_fu_10109_p1));
    sub_ln168_110_fu_10141_p2 <= std_logic_vector(unsigned(zext_ln168_21_fu_10061_p1) - unsigned(zext_ln168_28_fu_10137_p1));
    sub_ln168_111_fu_10210_p2 <= std_logic_vector(unsigned(zext_ln168_20_reg_16695) - unsigned(zext_ln168_24_fu_10077_p1));
    sub_ln168_112_fu_8571_p2 <= std_logic_vector(unsigned(zext_ln168_31_fu_8416_p1) - unsigned(zext_ln168_42_fu_8516_p1));
    sub_ln168_113_fu_8598_p2 <= std_logic_vector(unsigned(zext_ln168_33_fu_8419_p1) - unsigned(zext_ln168_37_fu_8439_p1));
    sub_ln168_114_fu_9797_p2 <= std_logic_vector(unsigned(zext_ln168_46_reg_16768) - unsigned(zext_ln168_53_fu_9793_p1));
    sub_ln168_115_fu_8629_p2 <= std_logic_vector(unsigned(zext_ln168_56_fu_8615_p1) - unsigned(zext_ln168_62_fu_8625_p1));
    sub_ln168_116_fu_10462_p2 <= std_logic_vector(unsigned(zext_ln168_55_reg_17022) - unsigned(zext_ln168_65_fu_10404_p1));
    sub_ln168_117_fu_10568_p2 <= std_logic_vector(unsigned(zext_ln168_69_fu_10522_p1) - unsigned(zext_ln168_73_fu_10564_p1));
    sub_ln168_118_fu_10704_p2 <= std_logic_vector(unsigned(zext_ln168_66_fu_10516_p1) - unsigned(zext_ln168_77_fu_10700_p1));
    sub_ln168_119_fu_8732_p2 <= std_logic_vector(unsigned(zext_ln168_78_reg_16639) - unsigned(zext_ln168_88_fu_8728_p1));
    sub_ln168_11_fu_10168_p2 <= std_logic_vector(unsigned(zext_ln168_27_fu_10109_p1) - unsigned(zext_ln168_23_fu_10067_p1));
    sub_ln168_120_fu_11232_p2 <= std_logic_vector(unsigned(zext_ln168_92_reg_17089) - unsigned(zext_ln168_95_reg_17191));
    sub_ln168_121_fu_8896_p2 <= std_logic_vector(unsigned(zext_ln168_103_fu_8839_p1) - unsigned(zext_ln168_106_fu_8877_p1));
    sub_ln168_122_fu_11321_p2 <= std_logic_vector(unsigned(zext_ln168_111_reg_17219) - unsigned(zext_ln168_113_fu_11259_p1));
    sub_ln168_123_fu_11341_p2 <= std_logic_vector(unsigned(zext_ln168_112_fu_11249_p1) - unsigned(zext_ln168_116_fu_11290_p1));
    sub_ln168_124_fu_9116_p2 <= std_logic_vector(unsigned(zext_ln168_124_fu_9008_p1) - unsigned(zext_ln168_128_fu_9112_p1));
    sub_ln168_125_fu_11590_p2 <= std_logic_vector(unsigned(zext_ln168_135_reg_16963) - unsigned(zext_ln168_141_fu_11527_p1));
    sub_ln168_126_fu_11652_p2 <= std_logic_vector(unsigned(zext_ln168_143_reg_16976) - unsigned(zext_ln168_148_fu_11642_p1));
    sub_ln168_127_fu_11784_p2 <= std_logic_vector(unsigned(zext_ln168_155_reg_17037) - unsigned(zext_ln168_162_fu_11780_p1));
    sub_ln168_128_fu_12013_p2 <= std_logic_vector(unsigned(zext_ln168_163_fu_11900_p1) - unsigned(zext_ln168_168_fu_11940_p1));
    sub_ln168_129_fu_12348_p2 <= std_logic_vector(unsigned(zext_ln168_188_reg_17048) - unsigned(zext_ln168_191_fu_12338_p1));
    sub_ln168_12_fu_10189_p2 <= std_logic_vector(unsigned(zext_ln168_24_fu_10077_p1) - unsigned(zext_ln168_26_fu_10092_p1));
    sub_ln168_13_fu_10226_p2 <= std_logic_vector(unsigned(ap_const_lv9_0) - unsigned(zext_ln168_22_fu_10064_p1));
    sub_ln168_14_fu_10247_p2 <= std_logic_vector(signed(sext_ln168_26_fu_10243_p1) - signed(zext_ln168_9_fu_10054_p1));
    sub_ln168_15_fu_8443_p2 <= std_logic_vector(unsigned(ap_const_lv11_0) - unsigned(zext_ln168_37_fu_8439_p1));
    sub_ln168_16_fu_8453_p2 <= std_logic_vector(signed(sext_ln168_29_fu_8449_p1) - signed(zext_ln168_32_reg_16340));
    sub_ln168_17_fu_8488_p2 <= std_logic_vector(unsigned(zext_ln168_38_fu_8465_p1) - unsigned(zext_ln168_41_fu_8484_p1));
    sub_ln168_18_fu_8520_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(zext_ln168_42_fu_8516_p1));
    sub_ln168_19_fu_8537_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(zext_ln168_40_fu_8480_p1));
    sub_ln168_1_fu_9977_p2 <= std_logic_vector(unsigned(ap_const_lv11_0) - unsigned(zext_ln168_6_fu_9973_p1));
    sub_ln168_20_fu_8554_p2 <= std_logic_vector(unsigned(zext_ln168_36_fu_8435_p1) - unsigned(zext_ln168_42_fu_8516_p1));
    sub_ln168_21_fu_10300_p2 <= std_logic_vector(unsigned(zext_ln168_47_fu_10267_p1) - unsigned(zext_ln168_50_fu_10296_p1));
    sub_ln168_22_fu_10337_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(zext_ln168_47_fu_10267_p1));
    sub_ln168_23_fu_10347_p2 <= std_logic_vector(signed(sext_ln168_43_fu_10343_p1) - signed(zext_ln168_49_fu_10292_p1));
    sub_ln168_24_fu_8646_p2 <= std_logic_vector(unsigned(ap_const_lv11_0) - unsigned(zext_ln168_64_fu_8642_p1));
    sub_ln168_25_fu_10408_p2 <= std_logic_vector(unsigned(zext_ln168_65_fu_10404_p1) - unsigned(zext_ln168_55_reg_17022));
    sub_ln168_26_fu_10413_p2 <= std_logic_vector(unsigned(zext_ln168_60_fu_10381_p1) - unsigned(zext_ln168_65_fu_10404_p1));
    sub_ln168_27_fu_9600_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(zext_ln168_59_fu_9596_p1));
    sub_ln168_28_fu_10430_p2 <= std_logic_vector(unsigned(zext_ln168_63_fu_10394_p1) - unsigned(zext_ln168_65_fu_10404_p1));
    sub_ln168_29_fu_10436_p2 <= std_logic_vector(unsigned(zext_ln168_58_fu_10378_p1) - unsigned(zext_ln168_62_reg_16849));
    sub_ln168_2_fu_9998_p2 <= std_logic_vector(signed(sext_ln168_3_fu_9994_p1) - signed(zext_ln168_2_fu_9922_p1));
    sub_ln168_30_fu_10456_p2 <= std_logic_vector(unsigned(zext_ln168_65_fu_10404_p1) - unsigned(zext_ln168_63_fu_10394_p1));
    sub_ln168_31_fu_10478_p2 <= std_logic_vector(unsigned(zext_ln168_65_fu_10404_p1) - unsigned(zext_ln168_60_fu_10381_p1));
    sub_ln168_32_fu_10484_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(zext_ln168_62_reg_16849));
    sub_ln168_33_fu_10493_p2 <= std_logic_vector(signed(sext_ln168_53_fu_10489_p1) - signed(zext_ln168_55_reg_17022));
    sub_ln168_34_fu_10551_p2 <= std_logic_vector(unsigned(zext_ln168_70_fu_10532_p1) - unsigned(zext_ln168_72_fu_10547_p1));
    sub_ln168_35_fu_10596_p2 <= std_logic_vector(unsigned(zext_ln168_71_fu_10543_p1) - unsigned(zext_ln168_73_fu_10564_p1));
    sub_ln168_36_fu_9812_p2 <= std_logic_vector(unsigned(ap_const_lv9_0) - unsigned(zext_ln168_68_fu_9809_p1));
    sub_ln168_37_fu_10613_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(zext_ln168_73_fu_10564_p1));
    sub_ln168_38_fu_10623_p2 <= std_logic_vector(unsigned(zext_ln168_70_fu_10532_p1) - unsigned(zext_ln168_66_fu_10516_p1));
    sub_ln168_39_fu_10672_p2 <= std_logic_vector(unsigned(zext_ln168_73_fu_10564_p1) - unsigned(zext_ln168_71_fu_10543_p1));
    sub_ln168_3_fu_10030_p2 <= std_logic_vector(unsigned(zext_ln168_8_fu_10026_p1) - unsigned(zext_ln168_3_fu_9942_p1));
    sub_ln168_40_fu_8711_p2 <= std_logic_vector(unsigned(zext_ln168_87_fu_8707_p1) - unsigned(zext_ln168_83_fu_8684_p1));
    sub_ln168_41_fu_8744_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(zext_ln168_86_fu_8703_p1));
    sub_ln168_42_fu_8801_p2 <= std_logic_vector(unsigned(zext_ln168_89_fu_8767_p1) - unsigned(zext_ln168_81_fu_8670_p1));
    sub_ln168_43_fu_8822_p2 <= std_logic_vector(unsigned(zext_ln168_84_fu_8695_p1) - unsigned(zext_ln168_88_fu_8728_p1));
    sub_ln168_44_fu_11143_p2 <= std_logic_vector(unsigned(ap_const_lv9_0) - unsigned(zext_ln168_94_fu_11132_p1));
    sub_ln168_45_fu_11164_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(zext_ln168_95_reg_17191));
    sub_ln168_46_fu_11173_p2 <= std_logic_vector(signed(sext_ln168_74_fu_11169_p1) - signed(zext_ln168_93_reg_17126));
    sub_ln168_47_fu_11203_p2 <= std_logic_vector(unsigned(zext_ln168_99_fu_11200_p1) - unsigned(zext_ln168_97_fu_11196_p1));
    sub_ln168_48_fu_10732_p2 <= std_logic_vector(unsigned(zext_ln168_98_fu_10728_p1) - unsigned(zext_ln168_95_fu_10717_p1));
    sub_ln168_49_fu_10749_p2 <= std_logic_vector(unsigned(ap_const_lv11_0) - unsigned(zext_ln168_101_fu_10745_p1));
    sub_ln168_4_fu_8257_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(zext_ln168_14_fu_8253_p1));
    sub_ln168_50_fu_10759_p2 <= std_logic_vector(unsigned(zext_ln168_95_fu_10717_p1) - unsigned(zext_ln168_98_fu_10728_p1));
    sub_ln168_51_fu_8864_p2 <= std_logic_vector(unsigned(zext_ln168_105_fu_8860_p1) - unsigned(zext_ln168_104_fu_8849_p1));
    sub_ln168_52_fu_8921_p2 <= std_logic_vector(unsigned(zext_ln168_104_fu_8849_p1) - unsigned(zext_ln168_109_fu_8917_p1));
    sub_ln168_53_fu_8938_p2 <= std_logic_vector(unsigned(zext_ln168_106_fu_8877_p1) - unsigned(zext_ln168_103_fu_8839_p1));
    sub_ln168_54_fu_8959_p2 <= std_logic_vector(unsigned(zext_ln168_104_fu_8849_p1) - unsigned(zext_ln168_105_fu_8860_p1));
    sub_ln168_55_fu_8965_p2 <= std_logic_vector(unsigned(zext_ln168_108_fu_8913_p1) - unsigned(zext_ln168_106_fu_8877_p1));
    sub_ln168_56_fu_8985_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(zext_ln168_104_fu_8849_p1));
    sub_ln168_57_fu_11298_p2 <= std_logic_vector(unsigned(zext_ln168_117_fu_11294_p1) - unsigned(zext_ln168_115_fu_11279_p1));
    sub_ln168_58_fu_11315_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(zext_ln168_115_fu_11279_p1));
    sub_ln168_59_fu_11358_p2 <= std_logic_vector(unsigned(zext_ln168_113_fu_11259_p1) - unsigned(zext_ln168_111_reg_17219));
    sub_ln168_5_fu_8278_p2 <= std_logic_vector(signed(sext_ln168_8_fu_8263_p1) - signed(zext_ln168_15_fu_8274_p1));
    sub_ln168_60_fu_9025_p2 <= std_logic_vector(unsigned(zext_ln168_125_fu_9021_p1) - unsigned(zext_ln168_123_reg_16817));
    sub_ln168_61_fu_9074_p2 <= std_logic_vector(unsigned(ap_const_lv11_0) - unsigned(zext_ln168_127_fu_9070_p1));
    sub_ln168_62_fu_9088_p2 <= std_logic_vector(unsigned(zext_ln168_126_fu_9066_p1) - unsigned(zext_ln168_125_fu_9021_p1));
    sub_ln168_63_fu_9157_p2 <= std_logic_vector(signed(sext_ln168_102_fu_9080_p1) - signed(zext_ln168_124_fu_9008_p1));
    sub_ln168_64_fu_9174_p2 <= std_logic_vector(unsigned(zext_ln168_128_fu_9112_p1) - unsigned(zext_ln168_131_fu_9170_p1));
    sub_ln168_65_fu_11443_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(zext_ln168_136_fu_11439_p1));
    sub_ln168_66_fu_11472_p2 <= std_logic_vector(signed(sext_ln168_109_fu_11449_p1) - signed(zext_ln168_139_fu_11468_p1));
    sub_ln168_67_fu_11478_p2 <= std_logic_vector(unsigned(ap_const_lv9_0) - unsigned(zext_ln168_133_fu_11426_p1));
    sub_ln168_68_fu_11510_p2 <= std_logic_vector(unsigned(ap_const_lv11_0) - unsigned(zext_ln168_140_fu_11506_p1));
    sub_ln168_69_fu_11538_p2 <= std_logic_vector(unsigned(select_ln168_96_fu_11531_p3) - unsigned(zext_ln168_135_reg_16963));
    sub_ln168_6_fu_8326_p2 <= std_logic_vector(unsigned(zext_ln168_17_fu_8322_p1) - unsigned(zext_ln168_15_fu_8274_p1));
    sub_ln168_70_fu_11564_p2 <= std_logic_vector(unsigned(zext_ln168_138_fu_11464_p1) - unsigned(zext_ln168_136_fu_11439_p1));
    sub_ln168_71_fu_11574_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(zext_ln168_141_fu_11527_p1));
    sub_ln168_72_fu_11602_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(zext_ln168_137_fu_11460_p1));
    sub_ln168_73_fu_11612_p2 <= std_logic_vector(unsigned(zext_ln168_140_fu_11506_p1) - unsigned(zext_ln168_134_fu_11429_p1));
    sub_ln168_74_fu_9859_p2 <= std_logic_vector(unsigned(add_ln168_14_reg_16958) - unsigned(zext_ln168_147_fu_9855_p1));
    sub_ln168_75_fu_11646_p2 <= std_logic_vector(unsigned(zext_ln168_148_fu_11642_p1) - unsigned(zext_ln168_146_fu_11632_p1));
    sub_ln168_76_fu_11672_p2 <= std_logic_vector(unsigned(ap_const_lv11_0) - unsigned(zext_ln168_150_fu_11668_p1));
    sub_ln168_77_fu_11682_p2 <= std_logic_vector(signed(sext_ln168_122_fu_11678_p1) - signed(zext_ln168_144_fu_11629_p1));
    sub_ln168_78_fu_11699_p2 <= std_logic_vector(unsigned(zext_ln168_146_fu_11632_p1) - unsigned(zext_ln168_148_fu_11642_p1));
    sub_ln168_79_fu_11716_p2 <= std_logic_vector(unsigned(zext_ln168_149_fu_11664_p1) - unsigned(zext_ln168_148_fu_11642_p1));
    sub_ln168_7_fu_8336_p2 <= std_logic_vector(unsigned(ap_const_lv9_0) - unsigned(zext_ln168_12_fu_8240_p1));
    sub_ln168_80_fu_10818_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(zext_ln168_152_fu_10815_p1));
    sub_ln168_81_fu_10835_p2 <= std_logic_vector(signed(sext_ln168_126_fu_10831_p1) - signed(zext_ln168_143_reg_16976));
    sub_ln168_82_fu_12772_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(zext_ln168_159_fu_12769_p1));
    sub_ln168_83_fu_11789_p2 <= std_logic_vector(unsigned(zext_ln168_158_fu_11752_p1) - unsigned(zext_ln168_160_fu_11763_p1));
    sub_ln168_84_fu_11799_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(zext_ln168_160_fu_11763_p1));
    sub_ln168_85_fu_11809_p2 <= std_logic_vector(signed(sext_ln168_131_fu_11805_p1) - signed(zext_ln168_155_reg_17037));
    sub_ln168_86_fu_11825_p2 <= std_logic_vector(unsigned(zext_ln168_162_fu_11780_p1) - unsigned(zext_ln168_157_fu_11748_p1));
    sub_ln168_87_fu_11842_p2 <= std_logic_vector(unsigned(ap_const_lv9_0) - unsigned(zext_ln168_156_fu_11738_p1));
    sub_ln168_88_fu_11863_p2 <= std_logic_vector(unsigned(zext_ln168_160_fu_11763_p1) - unsigned(zext_ln168_158_fu_11752_p1));
    sub_ln168_89_fu_11880_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(zext_ln168_162_fu_11780_p1));
    sub_ln168_8_fu_8405_p2 <= std_logic_vector(unsigned(zext_ln168_19_fu_8401_p1) - unsigned(zext_ln168_16_fu_8311_p1));
    sub_ln168_90_fu_11923_p2 <= std_logic_vector(unsigned(zext_ln168_167_fu_11919_p1) - unsigned(zext_ln168_165_fu_11906_p1));
    sub_ln168_91_fu_11959_p2 <= std_logic_vector(unsigned(zext_ln168_170_fu_11955_p1) - unsigned(zext_ln168_168_fu_11940_p1));
    sub_ln168_92_fu_11982_p2 <= std_logic_vector(unsigned(zext_ln168_169_fu_11951_p1) - unsigned(zext_ln168_166_fu_11909_p1));
    sub_ln168_93_fu_12030_p2 <= std_logic_vector(unsigned(ap_const_lv11_0) - unsigned(zext_ln168_169_fu_11951_p1));
    sub_ln168_94_fu_12055_p2 <= std_logic_vector(unsigned(ap_const_lv9_0) - unsigned(zext_ln168_164_fu_11903_p1));
    sub_ln168_95_fu_12065_p2 <= std_logic_vector(unsigned(zext_ln168_168_fu_11940_p1) - unsigned(zext_ln168_170_fu_11955_p1));
    sub_ln168_96_fu_12082_p2 <= std_logic_vector(signed(sext_ln168_145_fu_12036_p1) - signed(zext_ln168_165_fu_11906_p1));
    sub_ln168_97_fu_12088_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(zext_ln168_172_fu_11979_p1));
    sub_ln168_98_fu_12147_p2 <= std_logic_vector(unsigned(zext_ln168_179_fu_12143_p1) - unsigned(zext_ln168_177_fu_12115_p1));
    sub_ln168_99_fu_12157_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(zext_ln168_180_fu_12153_p1));
    sub_ln168_9_fu_10096_p2 <= std_logic_vector(unsigned(zext_ln168_26_fu_10092_p1) - unsigned(zext_ln168_24_fu_10077_p1));
    sub_ln168_fu_9950_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(zext_ln168_5_fu_9946_p1));
    sub_ln90_10_fu_5070_p2 <= std_logic_vector(unsigned(zext_ln90_21_fu_5032_p1) - unsigned(zext_ln90_25_fu_5066_p1));
    sub_ln90_11_fu_5080_p2 <= std_logic_vector(unsigned(zext_ln90_23_fu_5056_p1) - unsigned(zext_ln90_20_fu_5021_p1));
    sub_ln90_12_fu_5117_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(zext_ln90_27_fu_5113_p1));
    sub_ln90_13_fu_5127_p2 <= std_logic_vector(signed(sext_ln90_11_fu_5123_p1) - signed(zext_ln90_26_fu_5101_p1));
    sub_ln90_14_fu_5165_p2 <= std_logic_vector(unsigned(zext_ln90_29_fu_5145_p1) - unsigned(zext_ln90_31_fu_5161_p1));
    sub_ln90_15_fu_5175_p2 <= std_logic_vector(unsigned(sub_ln90_5_fu_4976_p2) - unsigned(zext_ln90_30_fu_5157_p1));
    sub_ln90_16_fu_5207_p2 <= std_logic_vector(unsigned(zext_ln90_35_fu_5203_p1) - unsigned(zext_ln90_34_fu_5192_p1));
    sub_ln90_17_fu_5217_p2 <= std_logic_vector(signed(sext_ln90_15_fu_5213_p1) - signed(zext_ln90_14_fu_4989_p1));
    sub_ln90_18_fu_5237_p2 <= std_logic_vector(unsigned(add_ln90_1_fu_5050_p2) - unsigned(zext_ln90_39_fu_5233_p1));
    sub_ln90_19_fu_5302_p2 <= std_logic_vector(unsigned(zext_ln90_43_fu_5298_p1) - unsigned(zext_ln90_42_fu_5286_p1));
    sub_ln90_1_fu_4907_p2 <= std_logic_vector(unsigned(zext_ln90_6_fu_4903_p1) - unsigned(zext_ln90_3_fu_4878_p1));
    sub_ln90_20_fu_5346_p2 <= std_logic_vector(unsigned(zext_ln90_44_fu_5326_p1) - unsigned(zext_ln90_46_fu_5342_p1));
    sub_ln90_21_fu_5356_p2 <= std_logic_vector(unsigned(zext_ln90_27_fu_5113_p1) - unsigned(zext_ln90_45_fu_5338_p1));
    sub_ln90_22_fu_5366_p2 <= std_logic_vector(unsigned(zext_ln90_42_fu_5286_p1) - unsigned(zext_ln90_41_fu_5274_p1));
    sub_ln90_23_fu_5388_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(zext_ln90_49_fu_5385_p1));
    sub_ln90_24_fu_5398_p2 <= std_logic_vector(signed(sext_ln90_25_fu_5394_p1) - signed(zext_ln90_47_fu_5382_p1));
    sub_ln90_25_fu_4646_p2 <= std_logic_vector(unsigned(add_ln90_2_fu_4602_p2) - unsigned(zext_ln90_48_fu_4642_p1));
    sub_ln90_26_fu_5419_p2 <= std_logic_vector(signed(sext_ln90_17_fu_5223_p1) - signed(zext_ln90_50_fu_5415_p1));
    sub_ln90_27_fu_5472_p2 <= std_logic_vector(unsigned(add_ln90_6_fu_5246_p2) - unsigned(zext_ln90_54_fu_5468_p1));
    sub_ln90_28_fu_6093_p2 <= std_logic_vector(unsigned(add_ln90_8_fu_6081_p2) - unsigned(zext_ln90_58_fu_6090_p1));
    sub_ln90_29_fu_5565_p2 <= std_logic_vector(unsigned(zext_ln90_62_fu_5561_p1) - unsigned(zext_ln90_57_fu_5503_p1));
    sub_ln90_2_fu_4917_p2 <= std_logic_vector(unsigned(zext_ln90_4_fu_4882_p1) - unsigned(zext_ln90_2_fu_4867_p1));
    sub_ln90_30_fu_6122_p2 <= std_logic_vector(signed(sext_ln90_24_fu_6087_p1) - signed(zext_ln90_63_fu_6118_p1));
    sub_ln90_31_fu_5589_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(zext_ln90_66_fu_5585_p1));
    sub_ln90_32_fu_5599_p2 <= std_logic_vector(signed(sext_ln90_32_fu_5595_p1) - signed(zext_ln90_64_fu_5575_p1));
    sub_ln90_33_fu_4679_p2 <= std_logic_vector(unsigned(zext_ln90_68_fu_4675_p1) - unsigned(zext_ln90_65_fu_4663_p1));
    sub_ln90_34_fu_6152_p2 <= std_logic_vector(unsigned(zext_ln90_74_fu_6149_p1) - unsigned(zext_ln90_72_fu_6145_p1));
    sub_ln90_35_fu_5650_p2 <= std_logic_vector(unsigned(zext_ln90_75_fu_5646_p1) - unsigned(zext_ln90_73_fu_5634_p1));
    sub_ln90_36_fu_6177_p2 <= std_logic_vector(unsigned(add_ln90_13_fu_6105_p2) - unsigned(zext_ln90_77_fu_6174_p1));
    sub_ln90_37_fu_4730_p2 <= std_logic_vector(unsigned(zext_ln90_79_fu_4726_p1) - unsigned(zext_ln90_78_fu_4714_p1));
    sub_ln90_38_fu_5697_p2 <= std_logic_vector(unsigned(zext_ln90_83_fu_5693_p1) - unsigned(zext_ln90_81_fu_5678_p1));
    sub_ln90_39_fu_5722_p2 <= std_logic_vector(signed(sext_ln90_35_fu_5612_p1) - signed(zext_ln90_85_fu_5718_p1));
    sub_ln90_3_fu_4927_p2 <= std_logic_vector(unsigned(zext_ln90_2_fu_4867_p1) - unsigned(zext_ln90_1_fu_4857_p1));
    sub_ln90_40_fu_5739_p2 <= std_logic_vector(unsigned(zext_ln90_82_fu_5689_p1) - unsigned(zext_ln90_86_fu_5735_p1));
    sub_ln90_41_fu_5745_p2 <= std_logic_vector(unsigned(zext_ln90_86_fu_5735_p1) - unsigned(zext_ln90_84_fu_5714_p1));
    sub_ln90_42_fu_6237_p2 <= std_logic_vector(unsigned(zext_ln90_88_fu_6193_p1) - unsigned(zext_ln90_91_fu_6233_p1));
    sub_ln90_43_fu_6273_p2 <= std_logic_vector(unsigned(zext_ln90_96_fu_6269_p1) - unsigned(zext_ln90_95_reg_15162));
    sub_ln90_44_fu_6293_p2 <= std_logic_vector(unsigned(ap_const_lv11_0) - unsigned(zext_ln90_97_fu_6289_p1));
    sub_ln90_45_fu_6303_p2 <= std_logic_vector(signed(sext_ln90_49_fu_6299_p1) - signed(zext_ln90_94_fu_6259_p1));
    sub_ln90_46_fu_5836_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(zext_ln90_95_fu_5817_p1));
    sub_ln90_47_fu_5846_p2 <= std_logic_vector(signed(sext_ln90_54_fu_5842_p1) - signed(zext_ln90_93_reg_15031));
    sub_ln90_48_fu_5878_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(zext_ln90_101_fu_5874_p1));
    sub_ln90_49_fu_5888_p2 <= std_logic_vector(signed(sext_ln90_57_fu_5884_p1) - signed(zext_ln90_99_fu_5860_p1));
    sub_ln90_4_fu_6054_p2 <= std_logic_vector(unsigned(zext_ln90_10_fu_6050_p1) - unsigned(zext_ln90_8_fu_6039_p1));
    sub_ln90_50_fu_6372_p2 <= std_logic_vector(unsigned(add_ln90_18_fu_6220_p2) - unsigned(zext_ln90_105_fu_6368_p1));
    sub_ln90_51_fu_6390_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(zext_ln90_106_fu_6386_p1));
    sub_ln90_52_fu_6400_p2 <= std_logic_vector(signed(sext_ln90_62_fu_6396_p1) - signed(zext_ln90_104_fu_6356_p1));
    sub_ln90_53_fu_6473_p2 <= std_logic_vector(signed(sext_ln90_53_fu_6313_p1) - signed(zext_ln90_110_fu_6447_p1));
    sub_ln90_54_fu_6491_p2 <= std_logic_vector(signed(sext_ln90_56_fu_6325_p1) - signed(zext_ln90_112_fu_6487_p1));
    sub_ln90_55_fu_6511_p2 <= std_logic_vector(signed(sext_ln90_61_fu_6341_p1) - signed(zext_ln90_114_fu_6507_p1));
    sub_ln90_56_fu_5939_p2 <= std_logic_vector(unsigned(add_ln90_33_fu_5922_p2) - unsigned(zext_ln90_115_fu_5935_p1));
    sub_ln90_57_fu_6553_p2 <= std_logic_vector(unsigned(zext_ln90_119_fu_6534_p1) - unsigned(zext_ln90_121_fu_6549_p1));
    sub_ln90_58_fu_6594_p2 <= std_logic_vector(unsigned(add_ln90_22_fu_6253_p2) - unsigned(zext_ln90_120_fu_6545_p1));
    sub_ln90_59_fu_6626_p2 <= std_logic_vector(unsigned(zext_ln90_124_fu_6607_p1) - unsigned(zext_ln90_126_fu_6622_p1));
    sub_ln90_5_fu_4976_p2 <= std_logic_vector(unsigned(zext_ln90_12_fu_4972_p1) - unsigned(zext_ln90_7_fu_4948_p1));
    sub_ln90_60_fu_6656_p2 <= std_logic_vector(unsigned(zext_ln90_128_fu_6652_p1) - unsigned(zext_ln90_127_fu_6642_p1));
    sub_ln90_61_fu_6677_p2 <= std_logic_vector(unsigned(sub_ln90_56_reg_15192) - unsigned(zext_ln90_129_fu_6673_p1));
    sub_ln90_62_fu_4823_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(zext_ln90_130_fu_4819_p1));
    sub_ln90_63_fu_6682_p2 <= std_logic_vector(signed(sext_ln90_76_reg_15062) - signed(zext_ln90_127_fu_6642_p1));
    sub_ln90_64_fu_4845_p2 <= std_logic_vector(signed(sext_ln90_76_fu_4829_p1) - signed(zext_ln90_131_fu_4841_p1));
    sub_ln90_65_fu_6728_p2 <= std_logic_vector(unsigned(zext_ln90_136_fu_6724_p1) - unsigned(zext_ln90_133_fu_6690_p1));
    sub_ln90_66_fu_7053_p2 <= std_logic_vector(unsigned(add_ln90_41_fu_7041_p2) - unsigned(zext_ln90_28_fu_7050_p1));
    sub_ln90_67_fu_6790_p2 <= std_logic_vector(unsigned(zext_ln90_140_fu_6786_p1) - unsigned(zext_ln90_139_fu_6774_p1));
    sub_ln90_68_fu_6812_p2 <= std_logic_vector(unsigned(add_ln90_42_fu_6636_p2) - unsigned(zext_ln90_138_fu_6770_p1));
    sub_ln90_69_fu_6853_p2 <= std_logic_vector(unsigned(zext_ln90_145_fu_6849_p1) - unsigned(zext_ln90_143_fu_6833_p1));
    sub_ln90_6_fu_5008_p2 <= std_logic_vector(unsigned(zext_ln90_15_fu_4993_p1) - unsigned(zext_ln90_17_fu_5004_p1));
    sub_ln90_70_fu_6897_p2 <= std_logic_vector(unsigned(zext_ln90_146_fu_6871_p1) - unsigned(zext_ln90_147_fu_6893_p1));
    sub_ln90_71_fu_6903_p2 <= std_logic_vector(unsigned(add_ln90_47_reg_15216) - unsigned(zext_ln90_144_fu_6845_p1));
    sub_ln90_72_fu_4532_p2 <= std_logic_vector(unsigned(zext_ln90_13_fu_4529_p1) - unsigned(zext_ln90_16_reg_14800));
    sub_ln90_73_fu_4592_p2 <= std_logic_vector(unsigned(zext_ln90_33_fu_4578_p1) - unsigned(zext_ln90_36_fu_4588_p1));
    sub_ln90_74_fu_5482_p2 <= std_logic_vector(unsigned(zext_ln90_52_fu_5444_p1) - unsigned(zext_ln90_55_fu_5478_p1));
    sub_ln90_75_fu_6162_p2 <= std_logic_vector(unsigned(zext_ln90_69_fu_6128_p1) - unsigned(zext_ln90_75_reg_15131));
    sub_ln90_76_fu_5788_p2 <= std_logic_vector(unsigned(zext_ln90_87_fu_5766_p1) - unsigned(zext_ln90_92_fu_5784_p1));
    sub_ln90_77_fu_6418_p2 <= std_logic_vector(unsigned(zext_ln90_104_fu_6356_p1) - unsigned(zext_ln90_107_fu_6414_p1));
    sub_ln90_78_fu_6463_p2 <= std_logic_vector(unsigned(zext_ln90_109_fu_6443_p1) - unsigned(zext_ln90_111_fu_6459_p1));
    sub_ln90_80_fu_6707_p2 <= std_logic_vector(unsigned(zext_ln90_132_fu_6687_p1) - unsigned(zext_ln90_135_fu_6703_p1));
    sub_ln90_81_fu_6749_p2 <= std_logic_vector(unsigned(zext_ln90_134_fu_6693_p1) - unsigned(zext_ln90_137_fu_6745_p1));
    sub_ln90_82_fu_6875_p2 <= std_logic_vector(unsigned(zext_ln90_142_fu_6829_p1) - unsigned(zext_ln90_146_fu_6871_p1));
    sub_ln90_8_fu_5040_p2 <= std_logic_vector(unsigned(zext_ln90_20_fu_5021_p1) - unsigned(zext_ln90_22_fu_5036_p1));
    sub_ln90_9_fu_4568_p2 <= std_logic_vector(unsigned(zext_ln90_24_fu_4564_p1) - unsigned(zext_ln90_19_fu_4552_p1));
    sub_ln90_fu_4886_p2 <= std_logic_vector(unsigned(zext_ln90_2_fu_4867_p1) - unsigned(zext_ln90_4_fu_4882_p1));
    tmp_27_fu_4473_p3 <= (tmp_3_fu_4462_p8 & ap_const_lv4_0);
    tmp_65_fu_4581_p3 <= (tmp_6_reg_14805 & ap_const_lv3_0);
    tmp_66_fu_4122_p4 <= l1_iteration_load_reg_13866(31 downto 11);
    tmp_67_fu_5638_p3 <= (tmp_13_fu_5615_p8 & ap_const_lv4_0);
    tmp_68_fu_5776_p3 <= (tmp_16_fu_5755_p8 & ap_const_lv4_0);
    tmp_69_fu_6406_p3 <= (tmp_19_fu_6345_p8 & ap_const_lv4_0);
    tmp_70_fu_6451_p3 <= (tmp_20_fu_6428_p8 & ap_const_lv2_0);
    tmp_72_fu_6696_p3 <= (tmp_25_reg_15221 & ap_const_lv2_0);
    tmp_73_fu_6738_p3 <= (tmp_25_reg_15221 & ap_const_lv3_0);
    tmp_74_fu_6863_p3 <= (tmp_28_fu_6818_p8 & ap_const_lv4_0);
    tmp_75_fu_7353_p3 <= l2_iteration(10 downto 10);
    tmp_76_fu_7377_p3 <= l2_iteration(1 downto 1);
    tmp_77_fu_10130_p3 <= (select_ln149_2_reg_16555 & ap_const_lv2_0);
    tmp_79_fu_9768_p3 <= (select_ln149_4_reg_16742 & ap_const_lv2_0);
    tmp_80_fu_9779_p3 <= (select_ln149_4_reg_16742 & ap_const_lv4_0);
    tmp_81_fu_8618_p3 <= (select_ln149_5_reg_16801 & ap_const_lv3_0);
    tmp_82_fu_10557_p3 <= (select_ln149_6_reg_17067 & ap_const_lv3_0);
    tmp_83_fu_8721_p3 <= (select_ln149_7_reg_16465 & ap_const_lv4_0);
    tmp_84_fu_9105_p3 <= (select_ln149_11_reg_16785 & ap_const_lv3_0);
    tmp_85_fu_11773_p3 <= (select_ln149_14_reg_16988 & ap_const_lv4_0);
    tmp_86_fu_12125_p3 <= (select_ln149_16_reg_17257 & ap_const_lv2_0);
    tmp_last_V_fu_7451_p2 <= "1" when (unsigned(l2_iteration) > unsigned(ap_const_lv32_403F8)) else "0";
    trunc_ln118_fu_7228_p1 <= l2_write_row_offset(3 - 1 downto 0);
    trunc_ln147_1_fu_7343_p1 <= l2_iteration(1 - 1 downto 0);
    trunc_ln147_fu_7339_p1 <= l2_iteration(3 - 1 downto 0);
    trunc_ln157_fu_7595_p1 <= l2_read_row_offset(3 - 1 downto 0);
    trunc_ln30_1_fu_3475_p1 <= l1_iteration(10 - 1 downto 0);
    trunc_ln30_fu_3471_p1 <= l1_iteration(2 - 1 downto 0);
    trunc_ln37_1_fu_3582_p1 <= l1_write_row_offset(3 - 1 downto 0);
    trunc_ln37_2_fu_3672_p1 <= select_ln39_1_fu_3615_p3(2 - 1 downto 0);
    trunc_ln37_3_fu_3782_p1 <= select_ln39_3_fu_3753_p3(2 - 1 downto 0);
    trunc_ln37_4_fu_3820_p1 <= select_ln39_5_fu_3812_p3(2 - 1 downto 0);
    trunc_ln37_5_fu_3876_p1 <= select_ln39_7_fu_3868_p3(2 - 1 downto 0);
    trunc_ln37_6_fu_3934_p1 <= select_ln39_9_fu_3928_p3(2 - 1 downto 0);
    trunc_ln37_7_fu_3958_p1 <= select_ln39_11_fu_3950_p3(2 - 1 downto 0);
    trunc_ln37_8_fu_4026_p1 <= select_ln39_13_fu_4019_p3(2 - 1 downto 0);
    trunc_ln37_fu_3578_p1 <= l1_channel_idx(2 - 1 downto 0);
    trunc_ln681_fu_3530_p1 <= in_r_TDATA(8 - 1 downto 0);
    trunc_ln68_fu_4137_p1 <= l1_iteration_load_reg_13866(1 - 1 downto 0);
    trunc_ln77_fu_4304_p1 <= l1_read_row_offset(3 - 1 downto 0);
    xor_ln147_fu_7361_p2 <= (tmp_75_fu_7353_p3 xor ap_const_lv1_1);
    zext_ln118_fu_7212_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(l2_write_col_offset),64));
    zext_ln152_fu_7385_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_76_fu_7377_p3),16));
    zext_ln157_1_fu_7589_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_78_reg_15623),8));
    zext_ln157_2_fu_7592_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_78_reg_15623),3));
    zext_ln157_3_fu_7790_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln1_fu_7783_p3),8));
    zext_ln157_4_fu_7794_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln1_fu_7783_p3),3));
    zext_ln157_fu_7403_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(local_col_index_1_fu_7389_p2),17));
    zext_ln168_100_fu_11228_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln168_66_fu_11223_p3),14));
    zext_ln168_101_fu_10745_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln168_27_fu_10738_p3),11));
    zext_ln168_102_fu_8128_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_9_reg_16659),13));
    zext_ln168_103_fu_8839_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_9_reg_16659),12));
    zext_ln168_104_fu_8849_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln168_28_fu_8842_p3),13));
    zext_ln168_105_fu_8860_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln168_29_fu_8853_p3),13));
    zext_ln168_106_fu_8877_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln168_30_fu_8870_p3),12));
    zext_ln168_107_fu_8881_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln168_30_fu_8870_p3),13));
    zext_ln168_108_fu_8913_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln168_31_fu_8906_p3),12));
    zext_ln168_109_fu_8917_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln168_31_fu_8906_p3),13));
    zext_ln168_10_fu_7854_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_1_reg_15942),13));
    zext_ln168_111_fu_10805_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_10_fu_10798_p3),12));
    zext_ln168_112_fu_11249_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_10_reg_17209),11));
    zext_ln168_113_fu_11259_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln168_32_fu_11252_p3),12));
    zext_ln168_114_fu_11268_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln168_9_fu_11263_p2),13));
    zext_ln168_115_fu_11279_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln168_33_fu_11272_p3),13));
    zext_ln168_116_fu_11290_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln168_34_fu_11283_p3),11));
    zext_ln168_117_fu_11294_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln168_34_fu_11283_p3),13));
    zext_ln168_118_fu_11378_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln168_82_fu_11373_p3),13));
    zext_ln168_119_fu_11401_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln168_35_fu_11394_p3),12));
    zext_ln168_11_fu_7857_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_1_reg_15942),12));
    zext_ln168_120_fu_11412_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln168_84_fu_11405_p3),13));
    zext_ln168_121_fu_12749_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln168_26_reg_17328),13));
    zext_ln168_122_fu_9005_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_11_reg_16785),11));
    zext_ln168_123_fu_8230_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_11_reg_16785),13));
    zext_ln168_124_fu_9008_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_11_reg_16785),12));
    zext_ln168_125_fu_9021_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln168_36_fu_9014_p3),13));
    zext_ln168_126_fu_9066_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln168_37_fu_9059_p3),13));
    zext_ln168_127_fu_9070_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln168_37_fu_9059_p3),11));
    zext_ln168_128_fu_9112_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_84_fu_9105_p3),12));
    zext_ln168_129_fu_9135_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln168_15_fu_9129_p2),13));
    zext_ln168_12_fu_8240_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_1_reg_15942),9));
    zext_ln168_130_fu_9454_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln168_28_reg_16885),13));
    zext_ln168_131_fu_9170_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln168_38_fu_9163_p3),12));
    zext_ln168_132_fu_11423_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_12_reg_16895),12));
    zext_ln168_133_fu_11426_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_12_reg_16895),9));
    zext_ln168_134_fu_11429_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_12_reg_16895),11));
    zext_ln168_135_fu_9460_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_12_reg_16895),13));
    zext_ln168_136_fu_11439_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln168_39_fu_11432_p3),12));
    zext_ln168_137_fu_11460_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln168_40_fu_11453_p3),10));
    zext_ln168_138_fu_11464_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln168_40_fu_11453_p3),12));
    zext_ln168_139_fu_11468_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln168_40_fu_11453_p3),13));
    zext_ln168_13_fu_8243_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln168_3_reg_16257),14));
    zext_ln168_140_fu_11506_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln168_41_fu_11499_p3),11));
    zext_ln168_141_fu_11527_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln168_42_fu_11520_p3),13));
    zext_ln168_142_fu_11549_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln168_16_fu_11543_p2),13));
    zext_ln168_143_fu_9470_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_13_reg_16907),13));
    zext_ln168_144_fu_11629_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_13_reg_16907),12));
    zext_ln168_145_fu_9838_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_13_reg_16907),9));
    zext_ln168_146_fu_11632_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln168_43_reg_17136),13));
    zext_ln168_147_fu_9855_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln168_103_fu_9848_p3),15));
    zext_ln168_148_fu_11642_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln168_44_fu_11635_p3),13));
    zext_ln168_149_fu_11664_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln168_45_fu_11657_p3),13));
    zext_ln168_14_fu_8253_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln168_4_fu_8246_p3),12));
    zext_ln168_150_fu_11668_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln168_45_fu_11657_p3),11));
    zext_ln168_151_fu_9871_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln168_46_fu_9864_p3),13));
    zext_ln168_152_fu_10815_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln168_46_reg_17141),12));
    zext_ln168_153_fu_9882_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln168_109_fu_9875_p3),14));
    zext_ln168_154_fu_11735_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_14_reg_16988),12));
    zext_ln168_155_fu_9627_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_14_reg_16988),13));
    zext_ln168_156_fu_11738_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_14_reg_16988),9));
    zext_ln168_157_fu_11748_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln168_47_fu_11741_p3),13));
    zext_ln168_158_fu_11752_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln168_47_fu_11741_p3),12));
    zext_ln168_159_fu_12769_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln168_47_reg_17353),10));
    zext_ln168_15_fu_8274_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln168_5_fu_8267_p3),13));
    zext_ln168_160_fu_11763_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln168_48_fu_11756_p3),12));
    zext_ln168_161_fu_12986_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln168_17_reg_17358),13));
    zext_ln168_162_fu_11780_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_85_fu_11773_p3),13));
    zext_ln168_163_fu_11900_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_15_reg_17240),13));
    zext_ln168_164_fu_11903_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_15_reg_17240),9));
    zext_ln168_165_fu_11906_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_15_reg_17240),12));
    zext_ln168_166_fu_11909_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_15_reg_17240),11));
    zext_ln168_167_fu_11919_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln168_49_fu_11912_p3),12));
    zext_ln168_168_fu_11940_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln168_50_fu_11933_p3),13));
    zext_ln168_169_fu_11951_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln168_51_fu_11944_p3),11));
    zext_ln168_16_fu_8311_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln168_6_fu_8304_p3),13));
    zext_ln168_170_fu_11955_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln168_51_fu_11944_p3),13));
    zext_ln168_171_fu_11976_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln168_52_reg_17251),12));
    zext_ln168_172_fu_11979_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln168_52_reg_17251),10));
    zext_ln168_173_fu_10884_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln168_119_fu_10877_p3),13));
    zext_ln168_174_fu_11998_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln168_18_fu_11992_p2),13));
    zext_ln168_175_fu_12109_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_16_reg_17257),13));
    zext_ln168_176_fu_12112_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_16_reg_17257),11));
    zext_ln168_177_fu_12115_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_16_reg_17257),12));
    zext_ln168_178_fu_12132_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_86_fu_12125_p3),11));
    zext_ln168_179_fu_12143_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln168_125_fu_12136_p3),12));
    zext_ln168_17_fu_8322_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln168_9_fu_8315_p3),13));
    zext_ln168_180_fu_12153_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(st_fu_12118_p3),12));
    zext_ln168_181_fu_12170_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln168_53_fu_12163_p3),13));
    zext_ln168_182_fu_12174_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_86_fu_12125_p3),12));
    zext_ln168_183_fu_12218_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln168_54_fu_12211_p3),12));
    zext_ln168_184_fu_12222_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln168_54_fu_12211_p3),10));
    zext_ln168_185_fu_12226_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln168_54_fu_12211_p3),13));
    zext_ln168_186_fu_12281_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln168_19_fu_12275_p2),12));
    zext_ln168_187_fu_12302_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln168_20_fu_12296_p2),13));
    zext_ln168_188_fu_9637_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_17_reg_16998),13));
    zext_ln168_189_fu_12324_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln168_55_fu_12317_p3),13));
    zext_ln168_18_fu_8364_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln168_7_fu_8357_p3),13));
    zext_ln168_190_fu_13147_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln168_55_reg_17388),10));
    zext_ln168_191_fu_12338_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln168_56_fu_12331_p3),13));
    zext_ln168_192_fu_12382_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln168_57_fu_12375_p3),13));
    zext_ln168_193_fu_13219_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln168_58_fu_13212_p3),12));
    zext_ln168_19_fu_8401_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln168_14_fu_8394_p3),13));
    zext_ln168_1_fu_8073_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_fu_8066_p3),13));
    zext_ln168_20_fu_8083_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_2_reg_16555),13));
    zext_ln168_21_fu_10061_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_2_reg_16555),11));
    zext_ln168_22_fu_10064_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_2_reg_16555),9));
    zext_ln168_23_fu_10067_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_2_reg_16555),12));
    zext_ln168_24_fu_10077_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln168_8_fu_10070_p3),13));
    zext_ln168_25_fu_10088_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln168_9_fu_10081_p3),12));
    zext_ln168_26_fu_10092_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln168_9_fu_10081_p3),13));
    zext_ln168_27_fu_10109_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln168_s_fu_10102_p3),12));
    zext_ln168_28_fu_10137_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_77_fu_10130_p3),11));
    zext_ln168_29_fu_10164_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln168_1_fu_10158_p2),13));
    zext_ln168_2_fu_9922_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_reg_16676),12));
    zext_ln168_30_fu_10195_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_77_fu_10130_p3),13));
    zext_ln168_31_fu_8416_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_3_reg_16055),13));
    zext_ln168_32_fu_7873_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_3_reg_16055),12));
    zext_ln168_33_fu_8419_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_3_reg_16055),11));
    zext_ln168_34_fu_8422_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_3_reg_16055),10));
    zext_ln168_35_fu_8425_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln168_8_reg_16346),13));
    zext_ln168_36_fu_8435_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln168_3_fu_8428_p3),13));
    zext_ln168_37_fu_8439_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln168_3_fu_8428_p3),11));
    zext_ln168_38_fu_8465_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln168_10_fu_8458_p3),12));
    zext_ln168_39_fu_8476_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln168_11_fu_8469_p3),11));
    zext_ln168_3_fu_9942_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln1_fu_9935_p3),13));
    zext_ln168_40_fu_8480_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln168_11_fu_8469_p3),10));
    zext_ln168_41_fu_8484_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln168_11_fu_8469_p3),12));
    zext_ln168_42_fu_8516_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln168_12_fu_8509_p3),13));
    zext_ln168_43_fu_8583_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln168_2_fu_8577_p2),13));
    zext_ln168_44_fu_9764_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln168_30_fu_9758_p3),13));
    zext_ln168_45_fu_10257_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_4_reg_16742),12));
    zext_ln168_46_fu_8143_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_4_reg_16742),13));
    zext_ln168_47_fu_10267_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln168_13_fu_10260_p3),12));
    zext_ln168_48_fu_10271_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln168_13_fu_10260_p3),13));
    zext_ln168_49_fu_10292_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln168_14_fu_10285_p3),13));
    zext_ln168_4_fu_7429_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln168_fu_7423_p2),64));
    zext_ln168_50_fu_10296_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln168_14_fu_10285_p3),12));
    zext_ln168_51_fu_10316_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln168_5_fu_10310_p2),13));
    zext_ln168_52_fu_9775_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_79_fu_9768_p3),12));
    zext_ln168_53_fu_9793_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln168_34_fu_9786_p3),13));
    zext_ln168_54_fu_10371_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln168_38_fu_10364_p3),13));
    zext_ln168_55_fu_9586_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_5_reg_16801),13));
    zext_ln168_56_fu_8615_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_5_reg_16801),12));
    zext_ln168_57_fu_10375_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_5_reg_16801),9));
    zext_ln168_58_fu_10378_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln168_15_reg_17030),12));
    zext_ln168_59_fu_9596_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln168_15_fu_9589_p3),10));
    zext_ln168_5_fu_9946_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln1_fu_9935_p3),10));
    zext_ln168_60_fu_10381_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln168_15_reg_17030),13));
    zext_ln168_61_fu_10390_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln168_39_fu_10384_p3),13));
    zext_ln168_62_fu_8625_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_81_fu_8618_p3),12));
    zext_ln168_63_fu_10394_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln168_16_reg_16855),13));
    zext_ln168_64_fu_8642_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln168_16_fu_8635_p3),11));
    zext_ln168_65_fu_10404_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln168_17_fu_10397_p3),13));
    zext_ln168_66_fu_10516_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_6_reg_17067),13));
    zext_ln168_67_fu_10519_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_6_reg_17067),11));
    zext_ln168_68_fu_9809_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_6_reg_17067),9));
    zext_ln168_69_fu_10522_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_6_reg_17067),12));
    zext_ln168_6_fu_9973_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln168_1_fu_9966_p3),11));
    zext_ln168_70_fu_10532_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln168_18_fu_10525_p3),13));
    zext_ln168_71_fu_10543_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln168_19_fu_10536_p3),12));
    zext_ln168_72_fu_10547_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln168_19_fu_10536_p3),13));
    zext_ln168_73_fu_10564_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_82_fu_10557_p3),12));
    zext_ln168_74_fu_10647_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln168_20_fu_10640_p3),11));
    zext_ln168_75_fu_10657_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln168_6_fu_10651_p2),13));
    zext_ln168_76_fu_10689_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln168_20_fu_10640_p3),12));
    zext_ln168_77_fu_10700_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln168_54_fu_10693_p3),13));
    zext_ln168_78_fu_7947_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_7_reg_16465),13));
    zext_ln168_7_fu_7722_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln168_4_fu_7717_p2),64));
    zext_ln168_80_fu_8667_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_7_reg_16465),10));
    zext_ln168_81_fu_8670_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_7_reg_16465),11));
    zext_ln168_82_fu_8680_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln168_21_fu_8673_p3),13));
    zext_ln168_83_fu_8684_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln168_21_fu_8673_p3),12));
    zext_ln168_84_fu_8695_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln168_22_fu_8688_p3),13));
    zext_ln168_85_fu_8699_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln168_22_fu_8688_p3),11));
    zext_ln168_86_fu_8703_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln168_22_fu_8688_p3),10));
    zext_ln168_87_fu_8707_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln168_22_fu_8688_p3),12));
    zext_ln168_88_fu_8728_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_83_fu_8721_p3),13));
    zext_ln168_89_fu_8767_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln168_23_fu_8760_p3),11));
    zext_ln168_8_fu_10026_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln168_2_fu_10019_p3),13));
    zext_ln168_90_fu_8784_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln168_58_fu_8777_p3),12));
    zext_ln168_91_fu_8798_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln168_17_reg_16654),14));
    zext_ln168_92_fu_9711_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_8_fu_9704_p3),12));
    zext_ln168_93_fu_9829_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_8_reg_17079),13));
    zext_ln168_94_fu_11132_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_8_reg_17079),9));
    zext_ln168_95_fu_10717_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln168_24_fu_10710_p3),12));
    zext_ln168_96_fu_11139_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln168_8_fu_11135_p2),13));
    zext_ln168_97_fu_11196_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln168_25_fu_11189_p3),13));
    zext_ln168_98_fu_10728_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln168_26_fu_10721_p3),12));
    zext_ln168_99_fu_11200_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln168_26_reg_17198),13));
    zext_ln168_9_fu_10054_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln168_5_fu_10047_p3),13));
    zext_ln168_fu_7407_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(local_col_index_1_fu_7389_p2),64));
    zext_ln178_fu_9907_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln178_124_fu_9901_p2),14));
    zext_ln37_1_fu_3650_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln39_fu_3608_p3),64));
    zext_ln37_2_fu_3760_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln39_2_fu_3746_p3),64));
    zext_ln37_3_fu_3824_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln39_4_reg_14088),64));
    zext_ln37_4_fu_3907_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln39_6_reg_14104),64));
    zext_ln37_5_fu_3979_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln39_8_fu_3973_p3),64));
    zext_ln37_6_fu_4077_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln39_10_reg_14152),64));
    zext_ln37_7_fu_4177_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln39_12_reg_14178),64));
    zext_ln37_fu_3552_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(l1_write_col_offset),64));
    zext_ln68_fu_4208_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln68_reg_14192),16));
    zext_ln77_1_fu_4301_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_71_reg_14197),8));
    zext_ln77_2_fu_4308_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_71_reg_14197),3));
    zext_ln77_3_fu_4422_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln_fu_4415_p3),8));
    zext_ln77_4_fu_4426_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln_fu_4415_p3),3));
    zext_ln77_fu_4217_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(local_col_index_fu_4211_p2),17));
    zext_ln90_100_fu_5870_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln90_49_fu_5863_p3),15));
    zext_ln90_101_fu_5874_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln90_49_fu_5863_p3),12));
    zext_ln90_104_fu_6356_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_19_fu_6345_p8),13));
    zext_ln90_105_fu_6368_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln90_50_fu_6360_p3),15));
    zext_ln90_106_fu_6386_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln90_51_fu_6378_p3),12));
    zext_ln90_107_fu_6414_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_69_fu_6406_p3),13));
    zext_ln90_108_fu_6439_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_20_fu_6428_p8),14));
    zext_ln90_109_fu_6443_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_20_fu_6428_p8),11));
    zext_ln90_10_fu_6050_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln90_4_fu_6043_p3),13));
    zext_ln90_110_fu_6447_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_20_fu_6428_p8),15));
    zext_ln90_111_fu_6459_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_70_fu_6451_p3),11));
    zext_ln90_112_fu_6487_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln90_52_fu_6479_p3),15));
    zext_ln90_113_fu_6497_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_21_reg_15048),13));
    zext_ln90_114_fu_6507_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln90_53_fu_6500_p3),16));
    zext_ln90_115_fu_5935_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln90_54_fu_5928_p3),15));
    zext_ln90_116_fu_6517_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln90_53_fu_6500_p3),13));
    zext_ln90_117_fu_4796_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln90_55_fu_4788_p3),13));
    zext_ln90_119_fu_6534_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln90_56_fu_6527_p3),13));
    zext_ln90_11_fu_4960_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln90_5_fu_4952_p3),14));
    zext_ln90_120_fu_6545_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln90_57_fu_6538_p3),15));
    zext_ln90_121_fu_6549_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln90_57_fu_6538_p3),13));
    zext_ln90_124_fu_6607_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln90_58_fu_6600_p3),12));
    zext_ln90_125_fu_6618_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln90_59_fu_6611_p3),15));
    zext_ln90_126_fu_6622_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln90_59_fu_6611_p3),12));
    zext_ln90_127_fu_6642_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_24_reg_15055),13));
    zext_ln90_128_fu_6652_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln90_60_fu_6645_p3),13));
    zext_ln90_129_fu_6673_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln90_61_fu_6666_p3),15));
    zext_ln90_12_fu_4972_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln90_6_fu_4964_p3),12));
    zext_ln90_130_fu_4819_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln90_62_fu_4811_p3),12));
    zext_ln90_131_fu_4841_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln90_63_fu_4833_p3),13));
    zext_ln90_132_fu_6687_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_25_reg_15221),11));
    zext_ln90_133_fu_6690_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_25_reg_15221),13));
    zext_ln90_134_fu_6693_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_25_reg_15221),12));
    zext_ln90_135_fu_6703_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_72_fu_6696_p3),11));
    zext_ln90_136_fu_6724_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln90_64_fu_6717_p3),13));
    zext_ln90_137_fu_6745_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_73_fu_6738_p3),12));
    zext_ln90_138_fu_6770_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_26_fu_6759_p8),15));
    zext_ln90_139_fu_6774_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_26_fu_6759_p8),12));
    zext_ln90_13_fu_4529_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_3_reg_14793),13));
    zext_ln90_140_fu_6786_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln90_65_fu_6778_p3),12));
    zext_ln90_141_fu_6808_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln90_66_fu_6800_p3),13));
    zext_ln90_142_fu_6829_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_28_fu_6818_p8),13));
    zext_ln90_143_fu_6833_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_28_fu_6818_p8),11));
    zext_ln90_144_fu_6845_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln90_67_fu_6837_p3),15));
    zext_ln90_145_fu_6849_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln90_67_fu_6837_p3),11));
    zext_ln90_146_fu_6871_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_74_fu_6863_p3),13));
    zext_ln90_147_fu_6893_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln90_68_fu_6885_p3),13));
    zext_ln90_14_fu_4989_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln90_7_fu_4982_p3),14));
    zext_ln90_15_fu_4993_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln90_7_fu_4982_p3),12));
    zext_ln90_16_fu_4481_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_27_fu_4473_p3),13));
    zext_ln90_17_fu_5004_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln90_8_fu_4997_p3),12));
    zext_ln90_18_fu_4493_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln90_s_fu_4485_p3),13));
    zext_ln90_19_fu_4552_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_4_fu_4541_p8),11));
    zext_ln90_1_fu_4857_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1_reg_14945),12));
    zext_ln90_20_fu_5021_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln90_9_fu_5014_p3),13));
    zext_ln90_21_fu_5032_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln90_10_fu_5025_p3),12));
    zext_ln90_22_fu_5036_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln90_10_fu_5025_p3),13));
    zext_ln90_23_fu_5056_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln90_11_reg_14960),13));
    zext_ln90_24_fu_4564_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln90_11_fu_4556_p3),11));
    zext_ln90_25_fu_5066_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln90_12_fu_5059_p3),12));
    zext_ln90_26_fu_5101_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_5_fu_5090_p8),13));
    zext_ln90_27_fu_5113_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln90_13_fu_5105_p3),12));
    zext_ln90_28_fu_7050_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_25_reg_15221),16));
    zext_ln90_29_fu_5145_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln90_14_fu_5137_p3),13));
    zext_ln90_2_fu_4867_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_fu_4860_p3),12));
    zext_ln90_30_fu_5157_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln90_15_fu_5149_p3),12));
    zext_ln90_31_fu_5161_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln90_15_fu_5149_p3),13));
    zext_ln90_33_fu_4578_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_6_reg_14805),12));
    zext_ln90_34_fu_5192_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln90_16_fu_5185_p3),13));
    zext_ln90_35_fu_5203_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln90_17_fu_5196_p3),13));
    zext_ln90_36_fu_4588_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_65_fu_4581_p3),12));
    zext_ln90_37_fu_6074_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln90_18_fu_6067_p3),14));
    zext_ln90_38_fu_4619_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_7_fu_4608_p8),13));
    zext_ln90_39_fu_5233_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln90_19_fu_5226_p3),14));
    zext_ln90_3_fu_4878_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln90_1_fu_4871_p3),13));
    zext_ln90_40_fu_5259_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln90_20_fu_5252_p3),12));
    zext_ln90_41_fu_5274_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_8_fu_5263_p8),12));
    zext_ln90_42_fu_5286_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln90_21_fu_5278_p3),12));
    zext_ln90_43_fu_5298_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln90_22_fu_5290_p3),12));
    zext_ln90_44_fu_5326_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln90_23_fu_5318_p3),13));
    zext_ln90_45_fu_5338_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln90_24_fu_5330_p3),12));
    zext_ln90_46_fu_5342_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln90_24_fu_5330_p3),13));
    zext_ln90_47_fu_5382_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_9_reg_14981),13));
    zext_ln90_48_fu_4642_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln90_25_fu_4634_p3),14));
    zext_ln90_49_fu_5385_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln90_25_reg_14987),12));
    zext_ln90_4_fu_4882_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln90_1_fu_4871_p3),12));
    zext_ln90_50_fu_5415_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln90_26_fu_5408_p3),14));
    zext_ln90_52_fu_5444_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_10_fu_5429_p8),11));
    zext_ln90_53_fu_5456_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln90_27_fu_5448_p3),14));
    zext_ln90_54_fu_5468_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln90_28_fu_5460_p3),14));
    zext_ln90_55_fu_5478_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln90_28_fu_5460_p3),11));
    zext_ln90_57_fu_5503_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_11_fu_5492_p8),11));
    zext_ln90_58_fu_6090_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_11_reg_15103),15));
    zext_ln90_59_fu_5515_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln90_29_fu_5507_p3),12));
    zext_ln90_5_fu_4249_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln90_fu_4243_p2),64));
    zext_ln90_60_fu_5527_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln90_30_fu_5519_p3),12));
    zext_ln90_61_fu_5543_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln90_11_fu_5537_p2),14));
    zext_ln90_62_fu_5561_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln90_31_fu_5553_p3),11));
    zext_ln90_63_fu_6118_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln90_32_fu_6111_p3),14));
    zext_ln90_64_fu_5575_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_12_reg_14992),13));
    zext_ln90_65_fu_4663_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_12_fu_4652_p8),11));
    zext_ln90_66_fu_5585_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln90_33_fu_5578_p3),12));
    zext_ln90_67_fu_5609_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln90_34_reg_14998),14));
    zext_ln90_68_fu_4675_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln90_34_fu_4667_p3),11));
    zext_ln90_69_fu_6128_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_13_reg_15119),13));
    zext_ln90_6_fu_4903_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln90_2_fu_4896_p3),13));
    zext_ln90_70_fu_6131_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_13_reg_15119),12));
    zext_ln90_71_fu_6141_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln90_35_fu_6134_p3),13));
    zext_ln90_72_fu_6145_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln90_35_fu_6134_p3),12));
    zext_ln90_73_fu_5634_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln90_36_fu_5626_p3),13));
    zext_ln90_74_fu_6149_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln90_36_reg_15126),12));
    zext_ln90_75_fu_5646_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_67_fu_5638_p3),13));
    zext_ln90_77_fu_6174_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_14_reg_15008),15));
    zext_ln90_78_fu_4714_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln90_37_fu_4706_p3),13));
    zext_ln90_79_fu_4726_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln90_38_fu_4718_p3),13));
    zext_ln90_7_fu_4948_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_2_fu_4937_p8),12));
    zext_ln90_80_fu_5667_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln90_39_fu_5660_p3),13));
    zext_ln90_81_fu_5678_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln90_40_fu_5671_p3),12));
    zext_ln90_82_fu_5689_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln90_41_fu_5682_p3),13));
    zext_ln90_83_fu_5693_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln90_41_fu_5682_p3),12));
    zext_ln90_84_fu_5714_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln90_42_fu_5707_p3),13));
    zext_ln90_85_fu_5718_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln90_42_fu_5707_p3),15));
    zext_ln90_86_fu_5735_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln90_43_fu_5728_p3),13));
    zext_ln90_87_fu_5766_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_16_fu_5755_p8),13));
    zext_ln90_88_fu_6193_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln90_44_fu_6186_p3),12));
    zext_ln90_89_fu_6206_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln90_16_fu_6200_p2),13));
    zext_ln90_8_fu_6039_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln90_3_fu_6032_p3),13));
    zext_ln90_90_fu_6216_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln90_17_fu_6210_p2),15));
    zext_ln90_91_fu_6233_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln90_45_fu_6226_p3),12));
    zext_ln90_92_fu_5784_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_68_fu_5776_p3),13));
    zext_ln90_93_fu_4762_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_17_fu_4751_p8),13));
    zext_ln90_94_fu_6259_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_17_reg_15023),12));
    zext_ln90_95_fu_5817_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln90_46_fu_5810_p3),12));
    zext_ln90_96_fu_6269_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln90_47_fu_6262_p3),12));
    zext_ln90_97_fu_6289_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln90_48_fu_6282_p3),11));
    zext_ln90_98_fu_5857_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_18_reg_15041),15));
    zext_ln90_99_fu_5860_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_18_reg_15041),13));
    zext_ln90_9_fu_4348_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln90_4_fu_4343_p2),64));
    zext_ln90_fu_4221_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(local_col_index_fu_4211_p2),64));
end behav;
