m255
K4
z2
!s11f vlog 2020.3 2020.07, Jul 22 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/user/GitHub/code/Architecture/PU-RISCV/sim/verilog/validation/tests/pu/ahb3/multi/bin/msim
Xperipheral_ahb3_verilog_pkg
Z1 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z2 !s110 1700811569
!i10b 1
!s100 elT5QVDJL?fV8=>hmiD1:1
Z3 !s11b Dg1SIo80bB@j0V0VzS_@n1
I27lzTPPiFQ88XMhac8SV?2
S1
R0
Z4 w1700810542
8/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/pkg/peripheral_ahb3_verilog_pkg.sv
F/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/pkg/peripheral_ahb3_verilog_pkg.sv
!i122 1
Z5 L0 41 0
V27lzTPPiFQ88XMhac8SV?2
Z6 OV;L;2020.3;71
r1
!s85 0
31
Z7 !s108 1700811569.000000
!s107 /home/user/GitHub/code/Architecture/PU-RISCV/bench/verilog/tests/pu/main/pu_riscv_htif.sv|/home/user/GitHub/code/Architecture/PU-RISCV/bench/verilog/tests/pu/main/pu_riscv_dbg_bfm.sv|/home/user/GitHub/code/Architecture/PU-RISCV/bench/verilog/tests/pu/interface/ahb3/pu_riscv_testbench_ahb3.sv|/home/user/GitHub/code/Architecture/PU-RISCV/bench/verilog/tests/pu/interface/ahb3/pu_riscv_mmio_if_ahb3.sv|/home/user/GitHub/code/Architecture/PU-RISCV/bench/verilog/tests/pu/interface/ahb3/pu_riscv_memory_model_ahb3.sv|/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/pu/ahb3/pu_riscv_ahb3.sv|/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/pu/ahb3/pu_riscv_biu2ahb3.sv|/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/memory/pu_riscv_ram_queue.sv|/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/memory/pu_riscv_ram_1rw.sv|/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/memory/pu_riscv_ram_1rw_generic.sv|/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/memory/pu_riscv_ram_1r1w.sv|/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/memory/pu_riscv_ram_1r1w_generic.sv|/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/main/pu_riscv_wb.sv|/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/main/pu_riscv_state.sv|/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/main/pu_riscv_rf.sv|/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/main/pu_riscv_memory.sv|/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/main/pu_riscv_du.sv|/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/main/pu_riscv_core.sv|/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/main/pu_riscv_bp.sv|/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/memory/pu_riscv_pmpchk.sv|/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/memory/pu_riscv_pmachk.sv|/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/memory/pu_riscv_mux.sv|/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/memory/pu_riscv_mmu.sv|/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/memory/pu_riscv_memmisaligned.sv|/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/memory/pu_riscv_membuf.sv|/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/memory/pu_riscv_imem_ctrl.sv|/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/memory/pu_riscv_dmem_ctrl.sv|/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/fetch/pu_riscv_if.sv|/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/execute/pu_riscv_multiplier.sv|/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/execute/pu_riscv_lsu.sv|/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/execute/pu_riscv_execution.sv|/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/execute/pu_riscv_divider.sv|/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/execute/pu_riscv_bu.sv|/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/execute/pu_riscv_alu.sv|/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/decode/pu_riscv_id.sv|/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/cache/pu_riscv_noicache_core.sv|/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/cache/pu_riscv_icache_core.sv|/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/cache/pu_riscv_dext.sv|/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/cache/pu_riscv_dcache_core.sv|/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/pkg/pu_riscv_verilog_pkg.sv|/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/pkg/peripheral_biu_verilog_pkg.sv|/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/pkg/peripheral_ahb3_verilog_pkg.sv|
Z8 !s90 -work|work|/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/pkg/peripheral_ahb3_verilog_pkg.sv|/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/pkg/peripheral_biu_verilog_pkg.sv|/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/pkg/pu_riscv_verilog_pkg.sv|/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/cache/pu_riscv_dcache_core.sv|/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/cache/pu_riscv_dext.sv|/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/cache/pu_riscv_icache_core.sv|/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/cache/pu_riscv_noicache_core.sv|/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/decode/pu_riscv_id.sv|/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/execute/pu_riscv_alu.sv|/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/execute/pu_riscv_bu.sv|/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/execute/pu_riscv_divider.sv|/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/execute/pu_riscv_execution.sv|/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/execute/pu_riscv_lsu.sv|/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/execute/pu_riscv_multiplier.sv|/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/fetch/pu_riscv_if.sv|/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/memory/pu_riscv_dmem_ctrl.sv|/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/memory/pu_riscv_imem_ctrl.sv|/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/memory/pu_riscv_membuf.sv|/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/memory/pu_riscv_memmisaligned.sv|/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/memory/pu_riscv_mmu.sv|/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/memory/pu_riscv_mux.sv|/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/memory/pu_riscv_pmachk.sv|/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/memory/pu_riscv_pmpchk.sv|/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/main/pu_riscv_bp.sv|/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/main/pu_riscv_core.sv|/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/main/pu_riscv_du.sv|/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/main/pu_riscv_memory.sv|/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/main/pu_riscv_rf.sv|/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/main/pu_riscv_state.sv|/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/main/pu_riscv_wb.sv|/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/memory/pu_riscv_ram_1r1w_generic.sv|/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/memory/pu_riscv_ram_1r1w.sv|/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/memory/pu_riscv_ram_1rw_generic.sv|/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/memory/pu_riscv_ram_1rw.sv|/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/memory/pu_riscv_ram_queue.sv|/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/pu/ahb3/pu_riscv_biu2ahb3.sv|/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/pu/ahb3/pu_riscv_ahb3.sv|/home/user/GitHub/code/Architecture/PU-RISCV/bench/verilog/tests/pu/interface/ahb3/pu_riscv_memory_model_ahb3.sv|/home/user/GitHub/code/Architecture/PU-RISCV/bench/verilog/tests/pu/interface/ahb3/pu_riscv_mmio_if_ahb3.sv|/home/user/GitHub/code/Architecture/PU-RISCV/bench/verilog/tests/pu/interface/ahb3/pu_riscv_testbench_ahb3.sv|/home/user/GitHub/code/Architecture/PU-RISCV/bench/verilog/tests/pu/main/pu_riscv_dbg_bfm.sv|/home/user/GitHub/code/Architecture/PU-RISCV/bench/verilog/tests/pu/main/pu_riscv_htif.sv|-sv|
!i113 1
Z9 o-work work -sv
Z10 tCvgOpt 0
Xperipheral_biu_verilog_pkg
R1
R2
!i10b 1
!s100 [Hbg7;G1b8z6_<R08=gQJ2
R3
Ii3mfhJ?2zI1cS7d`N`Nm31
S1
R0
R4
8/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/pkg/peripheral_biu_verilog_pkg.sv
F/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/pkg/peripheral_biu_verilog_pkg.sv
!i122 1
R5
Vi3mfhJ?2zI1cS7d`N`Nm31
R6
r1
!s85 0
31
R7
Z11 !s107 /home/user/GitHub/code/Architecture/PU-RISCV/bench/verilog/tests/pu/main/pu_riscv_htif.sv|/home/user/GitHub/code/Architecture/PU-RISCV/bench/verilog/tests/pu/main/pu_riscv_dbg_bfm.sv|/home/user/GitHub/code/Architecture/PU-RISCV/bench/verilog/tests/pu/interface/ahb3/pu_riscv_testbench_ahb3.sv|/home/user/GitHub/code/Architecture/PU-RISCV/bench/verilog/tests/pu/interface/ahb3/pu_riscv_mmio_if_ahb3.sv|/home/user/GitHub/code/Architecture/PU-RISCV/bench/verilog/tests/pu/interface/ahb3/pu_riscv_memory_model_ahb3.sv|/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/pu/ahb3/pu_riscv_ahb3.sv|/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/pu/ahb3/pu_riscv_biu2ahb3.sv|/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/memory/pu_riscv_ram_queue.sv|/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/memory/pu_riscv_ram_1rw.sv|/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/memory/pu_riscv_ram_1rw_generic.sv|/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/memory/pu_riscv_ram_1r1w.sv|/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/memory/pu_riscv_ram_1r1w_generic.sv|/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/main/pu_riscv_wb.sv|/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/main/pu_riscv_state.sv|/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/main/pu_riscv_rf.sv|/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/main/pu_riscv_memory.sv|/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/main/pu_riscv_du.sv|/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/main/pu_riscv_core.sv|/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/main/pu_riscv_bp.sv|/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/memory/pu_riscv_pmpchk.sv|/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/memory/pu_riscv_pmachk.sv|/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/memory/pu_riscv_mux.sv|/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/memory/pu_riscv_mmu.sv|/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/memory/pu_riscv_memmisaligned.sv|/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/memory/pu_riscv_membuf.sv|/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/memory/pu_riscv_imem_ctrl.sv|/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/memory/pu_riscv_dmem_ctrl.sv|/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/fetch/pu_riscv_if.sv|/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/execute/pu_riscv_multiplier.sv|/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/execute/pu_riscv_lsu.sv|/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/execute/pu_riscv_execution.sv|/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/execute/pu_riscv_divider.sv|/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/execute/pu_riscv_bu.sv|/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/execute/pu_riscv_alu.sv|/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/decode/pu_riscv_id.sv|/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/cache/pu_riscv_noicache_core.sv|/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/cache/pu_riscv_icache_core.sv|/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/cache/pu_riscv_dext.sv|/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/cache/pu_riscv_dcache_core.sv|/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/pkg/pu_riscv_verilog_pkg.sv|/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/pkg/peripheral_biu_verilog_pkg.sv|/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/pkg/peripheral_ahb3_verilog_pkg.sv|
R8
!i113 1
R9
R10
vpu_riscv_ahb3
R1
Z12 !s110 1700811570
!i10b 1
!s100 hT`Lo6DPYo?ak`B:P]0D92
R3
I6XYddhoeLBI:o?>BENeVf1
S1
R0
R4
8/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/pu/ahb3/pu_riscv_ahb3.sv
F/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/pu/ahb3/pu_riscv_ahb3.sv
!i122 1
L0 41 444
Z13 VDg1SIo80bB@j0V0VzS_@n1
R6
r1
!s85 0
31
R7
R11
R8
!i113 1
R9
R10
vpu_riscv_alu
R1
Z14 DXx4 work 20 pu_riscv_verilog_pkg 0 22 c_T8Ueo[MBhd]_h34k8i=3
DXx4 work 20 pu_riscv_alu_sv_unit 0 22 3>aTHVVTB0;mQ@klXe<aZ0
R2
R13
r1
!s85 0
!i10b 1
!s100 dc82Az;Inel0<m4Pg=6QC1
I7[zh;5hRljeSBR?]SloME0
!s105 pu_riscv_alu_sv_unit
S1
R0
R4
Z15 8/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/execute/pu_riscv_alu.sv
Z16 F/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/execute/pu_riscv_alu.sv
!i122 1
L0 43 246
R6
31
R7
R11
R8
!i113 1
R9
R10
Xpu_riscv_alu_sv_unit
R1
R14
R2
V3>aTHVVTB0;mQ@klXe<aZ0
r1
!s85 0
!i10b 1
!s100 9K2;4XEmCDL^=?;l0V;>U2
I3>aTHVVTB0;mQ@klXe<aZ0
!i103 1
S1
R0
R4
R15
R16
!i122 1
R5
R6
31
R7
R11
R8
!i113 1
R9
R10
vpu_riscv_biu2ahb3
R1
Z17 DXx4 work 27 peripheral_ahb3_verilog_pkg 0 22 27lzTPPiFQ88XMhac8SV?2
Z18 DXx4 work 26 peripheral_biu_verilog_pkg 0 22 i3mfhJ?2zI1cS7d`N`Nm31
DXx4 work 25 pu_riscv_biu2ahb3_sv_unit 0 22 86732MQ>1@L^G=7KPeO_G3
R12
R13
r1
!s85 0
!i10b 1
!s100 >TRW]9Dh3C3cDN9Z:^zbd3
IRU`3RSK2?6L7H=53PJle@0
!s105 pu_riscv_biu2ahb3_sv_unit
S1
R0
R4
Z19 8/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/pu/ahb3/pu_riscv_biu2ahb3.sv
Z20 F/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/pu/ahb3/pu_riscv_biu2ahb3.sv
!i122 1
L0 44 225
R6
31
R7
R11
R8
!i113 1
R9
R10
Xpu_riscv_biu2ahb3_sv_unit
R1
R17
R18
R12
V86732MQ>1@L^G=7KPeO_G3
r1
!s85 0
!i10b 1
!s100 <[APl^VZ75beRaj=87=zF0
I86732MQ>1@L^G=7KPeO_G3
!i103 1
S1
R0
R4
R19
R20
!i122 1
R5
R6
31
R7
R11
R8
!i113 1
R9
R10
vpu_riscv_bp
R1
R2
!i10b 1
!s100 51G5NFz07@;Ei_`ai1gE]2
R3
I>lWbIA9L2I@9hIbM7UE8T2
S1
R0
R4
8/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/main/pu_riscv_bp.sv
F/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/main/pu_riscv_bp.sv
!i122 1
L0 41 98
R13
R6
r1
!s85 0
31
R7
R11
R8
!i113 1
R9
R10
vpu_riscv_bu
R1
R14
DXx4 work 19 pu_riscv_bu_sv_unit 0 22 lLz<jAGZo^:`b4h=^bScK0
R2
R13
r1
!s85 0
!i10b 1
!s100 5bW9UdfSYo4_hdVQkG1<^0
I^k7S65RRV`K7V<BL2D<5n3
!s105 pu_riscv_bu_sv_unit
S1
R0
R4
Z21 8/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/execute/pu_riscv_bu.sv
Z22 F/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/execute/pu_riscv_bu.sv
!i122 1
L0 43 292
R6
31
R7
R11
R8
!i113 1
R9
R10
Xpu_riscv_bu_sv_unit
R1
R14
R2
VlLz<jAGZo^:`b4h=^bScK0
r1
!s85 0
!i10b 1
!s100 afLPa7[G9lDCQ48c_<3b20
IlLz<jAGZo^:`b4h=^bScK0
!i103 1
S1
R0
R4
R21
R22
!i122 1
R5
R6
31
R7
R11
R8
!i113 1
R9
R10
vpu_riscv_core
R1
R2
!i10b 1
!s100 8:>@6[0QYU7ajMjzSlNgA2
R3
ILIYh8mbkLDac[zBo^G97B2
S1
R0
R4
8/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/main/pu_riscv_core.sv
F/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/main/pu_riscv_core.sv
!i122 1
L0 41 641
R13
R6
r1
!s85 0
31
R7
R11
R8
!i113 1
R9
R10
vpu_riscv_dbg_bfm
R1
R12
!i10b 1
!s100 5j71e`db<=X6e<dE^3T143
R3
IA7fhe9EZO0dDo^G:S[25e0
S1
R0
R4
8/home/user/GitHub/code/Architecture/PU-RISCV/bench/verilog/tests/pu/main/pu_riscv_dbg_bfm.sv
F/home/user/GitHub/code/Architecture/PU-RISCV/bench/verilog/tests/pu/main/pu_riscv_dbg_bfm.sv
!i122 1
L0 41 93
R13
R6
r1
!s85 0
31
R7
R11
R8
!i113 1
R9
R10
vpu_riscv_dcache_core
R1
R18
DXx4 work 28 pu_riscv_dcache_core_sv_unit 0 22 R^2SJLAJnk1CfGVaCdDfD3
R2
R13
r1
!s85 0
!i10b 1
!s100 1_f?T35e@Bn7@a8`AVT6a2
I>`C<bkXgFd2f_1QJ5lbPh1
!s105 pu_riscv_dcache_core_sv_unit
S1
R0
R4
Z23 8/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/cache/pu_riscv_dcache_core.sv
Z24 F/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/cache/pu_riscv_dcache_core.sv
!i122 1
L0 43 999
R6
31
R7
R11
R8
!i113 1
R9
R10
Xpu_riscv_dcache_core_sv_unit
R1
R18
R2
VR^2SJLAJnk1CfGVaCdDfD3
r1
!s85 0
!i10b 1
!s100 <<W@Q>FL6T04=n]ZooNM:0
IR^2SJLAJnk1CfGVaCdDfD3
!i103 1
S1
R0
R4
R23
R24
!i122 1
R5
R6
31
R7
R11
R8
!i113 1
R9
R10
vpu_riscv_dext
R1
R2
!i10b 1
!s100 ESH2@c19_G;F0YQ=HFm<j1
R3
Iab7[IfRNCl1>mN69gARG10
S1
R0
R4
8/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/cache/pu_riscv_dext.sv
F/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/cache/pu_riscv_dext.sv
!i122 1
L0 41 131
R13
R6
r1
!s85 0
31
R7
R11
R8
!i113 1
R9
R10
vpu_riscv_divider
R1
R14
DXx4 work 24 pu_riscv_divider_sv_unit 0 22 OfPk^lL4QzR4^O]?_hhPd3
R2
R13
r1
!s85 0
!i10b 1
!s100 :[UaNoniGVTXIZ=a^IoLE2
Izo5G;hZn>X;HZb`_<mPLU2
!s105 pu_riscv_divider_sv_unit
S1
R0
R4
Z25 8/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/execute/pu_riscv_divider.sv
Z26 F/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/execute/pu_riscv_divider.sv
!i122 1
L0 43 370
R6
31
R7
R11
R8
!i113 1
R9
R10
Xpu_riscv_divider_sv_unit
R1
R14
R2
VOfPk^lL4QzR4^O]?_hhPd3
r1
!s85 0
!i10b 1
!s100 Dk2nQS;IlN=EkVzY1XCj`3
IOfPk^lL4QzR4^O]?_hhPd3
!i103 1
S1
R0
R4
R25
R26
!i122 1
R5
R6
31
R7
R11
R8
!i113 1
R9
R10
vpu_riscv_dmem_ctrl
R1
R14
R18
DXx4 work 26 pu_riscv_dmem_ctrl_sv_unit 0 22 A^FcDVYFzmNP53^1@4=^`1
R2
R13
r1
!s85 0
!i10b 1
!s100 C3PiIID=>SL9P`P:35lQA0
IH`kjKiI7[9G9Zn9A?Cfo<3
!s105 pu_riscv_dmem_ctrl_sv_unit
S1
R0
R4
Z27 8/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/memory/pu_riscv_dmem_ctrl.sv
Z28 F/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/memory/pu_riscv_dmem_ctrl.sv
!i122 1
L0 44 482
R6
31
R7
R11
R8
!i113 1
R9
R10
Xpu_riscv_dmem_ctrl_sv_unit
R1
R14
R18
R2
VA^FcDVYFzmNP53^1@4=^`1
r1
!s85 0
!i10b 1
!s100 YPej[K9zmh;9Bkib@7?P_3
IA^FcDVYFzmNP53^1@4=^`1
!i103 1
S1
R0
R4
R27
R28
!i122 1
R5
R6
31
R7
R11
R8
!i113 1
R9
R10
vpu_riscv_du
R1
R14
DXx4 work 19 pu_riscv_du_sv_unit 0 22 <Y@cSoO6C27WU65WSazVR2
R2
R13
r1
!s85 0
!i10b 1
!s100 j=l8=P?dghf4zIK]RRW6=1
IUhV_ldPK5fNEKm60X8?B73
!s105 pu_riscv_du_sv_unit
S1
R0
R4
Z29 8/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/main/pu_riscv_du.sv
Z30 F/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/main/pu_riscv_du.sv
!i122 1
L0 43 388
R6
31
R7
R11
R8
!i113 1
R9
R10
Xpu_riscv_du_sv_unit
R1
R14
R2
V<Y@cSoO6C27WU65WSazVR2
r1
!s85 0
!i10b 1
!s100 `Q<=VRaZdROEZk^`Io@ml1
I<Y@cSoO6C27WU65WSazVR2
!i103 1
S1
R0
R4
R29
R30
!i122 1
R5
R6
31
R7
R11
R8
!i113 1
R9
R10
vpu_riscv_execution
R1
R2
!i10b 1
!s100 9zflM0cI;E2Q4VXGN5DiE2
R3
I`N=JJPIi=bX>fk`D1k8H]0
S1
R0
w1700811032
8/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/execute/pu_riscv_execution.sv
F/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/execute/pu_riscv_execution.sv
!i122 1
L0 41 330
R13
R6
r1
!s85 0
31
R7
R11
R8
!i113 1
R9
R10
vpu_riscv_htif
R1
R12
!i10b 1
!s100 54bZUI2fKnZVWlB6UP6:H1
R3
I?DHc9j>Q3h^]0e4VzT2`c2
S1
R0
R4
8/home/user/GitHub/code/Architecture/PU-RISCV/bench/verilog/tests/pu/main/pu_riscv_htif.sv
F/home/user/GitHub/code/Architecture/PU-RISCV/bench/verilog/tests/pu/main/pu_riscv_htif.sv
!i122 1
L0 41 65
R13
R6
r1
!s85 0
31
R7
R11
R8
!i113 1
R9
R10
vpu_riscv_icache_core
R1
R18
DXx4 work 28 pu_riscv_icache_core_sv_unit 0 22 nmh5g:WVN[n1]zhz1[3Vl0
R2
R13
r1
!s85 0
!i10b 1
!s100 >F?HDEmmE<T2=QV:CB6C31
Icoh25:?eFlWKYJ:A@5ah<2
!s105 pu_riscv_icache_core_sv_unit
S1
R0
R4
Z31 8/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/cache/pu_riscv_icache_core.sv
Z32 F/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/cache/pu_riscv_icache_core.sv
!i122 1
L0 43 716
R6
31
R7
R11
R8
!i113 1
R9
R10
Xpu_riscv_icache_core_sv_unit
R1
R18
R2
Vnmh5g:WVN[n1]zhz1[3Vl0
r1
!s85 0
!i10b 1
!s100 jB2SH?W2^JX8Z^OChoOk]0
Inmh5g:WVN[n1]zhz1[3Vl0
!i103 1
S1
R0
R4
R31
R32
!i122 1
R5
R6
31
R7
R11
R8
!i113 1
R9
R10
vpu_riscv_id
R1
R14
DXx4 work 19 pu_riscv_id_sv_unit 0 22 K`jfH844m7QN9Gg5IIoc^0
R2
R13
r1
!s85 0
!i10b 1
!s100 k8T1<ieF_6n[2cCCz7Fl61
IK4aUL[i?TaBz6eCgo3Cfh3
!s105 pu_riscv_id_sv_unit
S1
R0
R4
Z33 8/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/decode/pu_riscv_id.sv
Z34 F/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/decode/pu_riscv_id.sv
!i122 1
L0 43 943
R6
31
R7
R11
R8
!i113 1
R9
R10
Xpu_riscv_id_sv_unit
R1
R14
R2
VK`jfH844m7QN9Gg5IIoc^0
r1
!s85 0
!i10b 1
!s100 In>a67lYLF^BPEh]fCCMU3
IK`jfH844m7QN9Gg5IIoc^0
!i103 1
S1
R0
R4
R33
R34
!i122 1
R5
R6
31
R7
R11
R8
!i113 1
R9
R10
vpu_riscv_if
R1
R14
DXx4 work 19 pu_riscv_if_sv_unit 0 22 oj7gFnmE7[[LLaR6ZR68H1
R2
R13
r1
!s85 0
!i10b 1
!s100 Tc^a@ba@=RN5zm9M3Y9=b2
I::WoMF;bmR=1[oAm`Dn`h3
!s105 pu_riscv_if_sv_unit
S1
R0
R4
Z35 8/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/fetch/pu_riscv_if.sv
Z36 F/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/fetch/pu_riscv_if.sv
!i122 1
L0 43 347
R6
31
R7
R11
R8
!i113 1
R9
R10
Xpu_riscv_if_sv_unit
R1
R14
R2
Voj7gFnmE7[[LLaR6ZR68H1
r1
!s85 0
!i10b 1
!s100 OoFH?l[:VBZE>08nW@VQ60
Ioj7gFnmE7[[LLaR6ZR68H1
!i103 1
S1
R0
R4
R35
R36
!i122 1
R5
R6
31
R7
R11
R8
!i113 1
R9
R10
vpu_riscv_imem_ctrl
R1
R14
R18
DXx4 work 26 pu_riscv_imem_ctrl_sv_unit 0 22 <ZEH0iO]mfPjIdoM?9>WW1
R2
R13
r1
!s85 0
!i10b 1
!s100 979jXJ;ZFXEc]gQ;MBQI31
I5j:3FGL1zYgESPU01T[HL2
!s105 pu_riscv_imem_ctrl_sv_unit
S1
R0
R4
Z37 8/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/memory/pu_riscv_imem_ctrl.sv
Z38 F/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/memory/pu_riscv_imem_ctrl.sv
!i122 1
L0 44 569
R6
31
R7
R11
R8
!i113 1
R9
R10
Xpu_riscv_imem_ctrl_sv_unit
R1
R14
R18
R2
V<ZEH0iO]mfPjIdoM?9>WW1
r1
!s85 0
!i10b 1
!s100 GM@gPLEXShFI7f^PC4XX12
I<ZEH0iO]mfPjIdoM?9>WW1
!i103 1
S1
R0
R4
R37
R38
!i122 1
R5
R6
31
R7
R11
R8
!i113 1
R9
R10
vpu_riscv_lsu
R1
R14
R18
DXx4 work 20 pu_riscv_lsu_sv_unit 0 22 @>PFI3i_PhRagV:U6DjFf0
R2
R13
r1
!s85 0
!i10b 1
!s100 G^2>KcGLlC_1:b6:2VkUJ3
I4UlfhKf7^z_eJmRT0SaeD1
!s105 pu_riscv_lsu_sv_unit
S1
R0
R4
Z39 8/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/execute/pu_riscv_lsu.sv
Z40 F/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/execute/pu_riscv_lsu.sv
!i122 1
L0 44 273
R6
31
R7
R11
R8
!i113 1
R9
R10
Xpu_riscv_lsu_sv_unit
R1
R14
R18
R2
V@>PFI3i_PhRagV:U6DjFf0
r1
!s85 0
!i10b 1
!s100 kGbK?8GK29WM18bmY7?5<0
I@>PFI3i_PhRagV:U6DjFf0
!i103 1
S1
R0
R4
R39
R40
!i122 1
R5
R6
31
R7
R11
R8
!i113 1
R9
R10
vpu_riscv_membuf
R1
R2
!i10b 1
!s100 0nd9g1NEz`GZOD`GG5ZU22
R3
If0^LDQ_Czh`ChUNM:GYVC3
S1
R0
R4
8/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/memory/pu_riscv_membuf.sv
F/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/memory/pu_riscv_membuf.sv
!i122 1
L0 41 86
R13
R6
r1
!s85 0
31
R7
R11
R8
!i113 1
R9
R10
vpu_riscv_memmisaligned
R1
R18
DXx4 work 30 pu_riscv_memmisaligned_sv_unit 0 22 Q;9Yj8HSl<N4QN[_ePF1m3
R2
R13
r1
!s85 0
!i10b 1
!s100 DC`>DnEhEF0mck4[fTlb43
I3X7O]GnW5]X<h:GFRQYA53
!s105 pu_riscv_memmisaligned_sv_unit
S1
R0
R4
Z41 8/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/memory/pu_riscv_memmisaligned.sv
Z42 F/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/memory/pu_riscv_memmisaligned.sv
!i122 1
L0 43 42
R6
31
R7
R11
R8
!i113 1
R9
R10
Xpu_riscv_memmisaligned_sv_unit
R1
R18
R2
VQ;9Yj8HSl<N4QN[_ePF1m3
r1
!s85 0
!i10b 1
!s100 >4d1bS:M><Eec;E7IF7gT0
IQ;9Yj8HSl<N4QN[_ePF1m3
!i103 1
S1
R0
R4
R41
R42
!i122 1
R5
R6
31
R7
R11
R8
!i113 1
R9
R10
vpu_riscv_memory
R1
R2
!i10b 1
!s100 =KBYXT9HHbTfi0:G<Z]FN1
R3
I6b[7Nz]_HGSi=^eGAC9WP0
S1
R0
R4
8/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/main/pu_riscv_memory.sv
F/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/main/pu_riscv_memory.sv
!i122 1
L0 41 88
R13
R6
r1
!s85 0
31
R7
R11
R8
!i113 1
R9
R10
vpu_riscv_memory_model_ahb3
R1
R17
DXx4 work 34 pu_riscv_memory_model_ahb3_sv_unit 0 22 dFJ:W2o]KUdV8EOQ85kj43
R12
R13
r1
!s85 0
!i10b 1
!s100 A411<hE4NSZ7g_koAJ5;b3
I1SoXGnK4Q<5dnc0Am8BVo3
!s105 pu_riscv_memory_model_ahb3_sv_unit
S1
R0
R4
Z43 8/home/user/GitHub/code/Architecture/PU-RISCV/bench/verilog/tests/pu/interface/ahb3/pu_riscv_memory_model_ahb3.sv
Z44 F/home/user/GitHub/code/Architecture/PU-RISCV/bench/verilog/tests/pu/interface/ahb3/pu_riscv_memory_model_ahb3.sv
!i122 1
L0 43 279
R6
31
R7
R11
R8
!i113 1
R9
R10
Xpu_riscv_memory_model_ahb3_sv_unit
R1
R17
R12
VdFJ:W2o]KUdV8EOQ85kj43
r1
!s85 0
!i10b 1
!s100 F11C;G5jf?;PQzeH6WKj22
IdFJ:W2o]KUdV8EOQ85kj43
!i103 1
S1
R0
R4
R43
R44
!i122 1
R5
R6
31
R7
R11
R8
!i113 1
R9
R10
vpu_riscv_mmio_if_ahb3
R1
R17
DXx4 work 29 pu_riscv_mmio_if_ahb3_sv_unit 0 22 kWAzWI0hF5@3RPEYnAL`11
R12
R13
r1
!s85 0
!i10b 1
!s100 GS_8gH^zk;Tem;:ZH6<iW3
I`2_SPYRl7OPXBGB1@bN=d2
!s105 pu_riscv_mmio_if_ahb3_sv_unit
S1
R0
R4
Z45 8/home/user/GitHub/code/Architecture/PU-RISCV/bench/verilog/tests/pu/interface/ahb3/pu_riscv_mmio_if_ahb3.sv
Z46 F/home/user/GitHub/code/Architecture/PU-RISCV/bench/verilog/tests/pu/interface/ahb3/pu_riscv_mmio_if_ahb3.sv
!i122 1
L0 43 116
R6
31
R7
R11
R8
!i113 1
R9
R10
Xpu_riscv_mmio_if_ahb3_sv_unit
R1
R17
R12
VkWAzWI0hF5@3RPEYnAL`11
r1
!s85 0
!i10b 1
!s100 AAcM[2bS2A5ief:OO=94I1
IkWAzWI0hF5@3RPEYnAL`11
!i103 1
S1
R0
R4
R45
R46
!i122 1
R5
R6
31
R7
R11
R8
!i113 1
R9
R10
vpu_riscv_mmu
R1
R2
!i10b 1
!s100 BgaA30IL0[Hh4z:LX0UCA1
R3
IH;2m^OWbMN3`Y_AcY9[>]3
S1
R0
R4
8/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/memory/pu_riscv_mmu.sv
F/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/memory/pu_riscv_mmu.sv
!i122 1
L0 41 73
R13
R6
r1
!s85 0
31
R7
R11
R8
!i113 1
R9
R10
vpu_riscv_multiplier
R1
R14
DXx4 work 27 pu_riscv_multiplier_sv_unit 0 22 QCc_H^cP7e^?5X0`1DHlG3
R2
R13
r1
!s85 0
!i10b 1
!s100 D6SMRdJB^GX8UI?@YA>o;1
I`DM5]MNh9=7mgf;Dh5bIi1
!s105 pu_riscv_multiplier_sv_unit
S1
R0
R4
Z47 8/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/execute/pu_riscv_multiplier.sv
Z48 F/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/execute/pu_riscv_multiplier.sv
!i122 1
L0 43 309
R6
31
R7
R11
R8
!i113 1
R9
R10
Xpu_riscv_multiplier_sv_unit
R1
R14
R2
VQCc_H^cP7e^?5X0`1DHlG3
r1
!s85 0
!i10b 1
!s100 `h@I2O7GAAak1I87?HZL50
IQCc_H^cP7e^?5X0`1DHlG3
!i103 1
S1
R0
R4
R47
R48
!i122 1
R5
R6
31
R7
R11
R8
!i113 1
R9
R10
vpu_riscv_mux
R1
R18
DXx4 work 20 pu_riscv_mux_sv_unit 0 22 2P6FDGbgCPm0_4AYLL8zc0
R2
R13
r1
!s85 0
!i10b 1
!s100 V@ZTnS2DMC7DcJIAY^VWg1
I:PjaCNVW9JNIf4?Z]c;7`0
!s105 pu_riscv_mux_sv_unit
S1
R0
R4
Z49 8/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/memory/pu_riscv_mux.sv
Z50 F/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/memory/pu_riscv_mux.sv
!i122 1
L0 43 206
R6
31
R7
R11
R8
!i113 1
R9
R10
Xpu_riscv_mux_sv_unit
R1
R18
R2
V2P6FDGbgCPm0_4AYLL8zc0
r1
!s85 0
!i10b 1
!s100 k=i]A3aUga0_VSYbnBTd?1
I2P6FDGbgCPm0_4AYLL8zc0
!i103 1
S1
R0
R4
R49
R50
!i122 1
R5
R6
31
R7
R11
R8
!i113 1
R9
R10
vpu_riscv_noicache_core
R1
R18
DXx4 work 30 pu_riscv_noicache_core_sv_unit 0 22 HK1?Mg^jK_oB_BY?i9PgT3
R2
R13
r1
!s85 0
!i10b 1
!s100 I>7^0g`cNAEciJ3MURHSO3
IRJ[H7D`XdbAokBWZX3Ve72
!s105 pu_riscv_noicache_core_sv_unit
S1
R0
R4
Z51 8/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/cache/pu_riscv_noicache_core.sv
Z52 F/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/cache/pu_riscv_noicache_core.sv
!i122 1
L0 43 236
R6
31
R7
R11
R8
!i113 1
R9
R10
Xpu_riscv_noicache_core_sv_unit
R1
R18
R2
VHK1?Mg^jK_oB_BY?i9PgT3
r1
!s85 0
!i10b 1
!s100 5`J0DXVJi>HH1Aa`;VaII0
IHK1?Mg^jK_oB_BY?i9PgT3
!i103 1
S1
R0
R4
R51
R52
!i122 1
R5
R6
31
R7
R11
R8
!i113 1
R9
R10
vpu_riscv_pmachk
R1
R14
R18
DXx4 work 23 pu_riscv_pmachk_sv_unit 0 22 3T0Y8TA0fKZQ3c>=WBW=73
R2
R13
r1
!s85 0
!i10b 1
!s100 @8OZZn9W98g2IBnH4HKD]3
Ii`^V5kYbFlDHEc[aV_<fB2
!s105 pu_riscv_pmachk_sv_unit
S1
R0
R4
Z53 8/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/memory/pu_riscv_pmachk.sv
Z54 F/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/memory/pu_riscv_pmachk.sv
!i122 1
L0 44 251
R6
31
R7
R11
R8
!i113 1
R9
R10
Xpu_riscv_pmachk_sv_unit
R1
R14
R18
R2
V3T0Y8TA0fKZQ3c>=WBW=73
r1
!s85 0
!i10b 1
!s100 Y^B0mMP=c__c`0H`ASJdk2
I3T0Y8TA0fKZQ3c>=WBW=73
!i103 1
S1
R0
R4
R53
R54
!i122 1
R5
R6
31
R7
R11
R8
!i113 1
R9
R10
vpu_riscv_pmpchk
R1
R14
R18
DXx4 work 23 pu_riscv_pmpchk_sv_unit 0 22 1dSYiGOHd]^QJW7ZKf5N40
R2
R13
r1
!s85 0
!i10b 1
!s100 Iao0=OmBUYiAZToW9b1K<1
IlzhR1JPHAkKhAE72jS60`2
!s105 pu_riscv_pmpchk_sv_unit
S1
R0
R4
Z55 8/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/memory/pu_riscv_pmpchk.sv
Z56 F/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/memory/pu_riscv_pmpchk.sv
!i122 1
L0 44 227
R6
31
R7
R11
R8
!i113 1
R9
R10
Xpu_riscv_pmpchk_sv_unit
R1
R14
R18
R2
V1dSYiGOHd]^QJW7ZKf5N40
r1
!s85 0
!i10b 1
!s100 21iiQ^^ZVFD@zSJHi?hGi1
I1dSYiGOHd]^QJW7ZKf5N40
!i103 1
S1
R0
R4
R55
R56
!i122 1
R5
R6
31
R7
R11
R8
!i113 1
R9
R10
vpu_riscv_ram_1r1w
R1
R2
!i10b 1
!s100 @T8i1`TUP=S1bGZFaY=4K2
R3
IK2]jBONk4]5W6YF7B?oH03
S1
R0
R4
8/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/memory/pu_riscv_ram_1r1w.sv
F/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/memory/pu_riscv_ram_1r1w.sv
!i122 1
L0 41 107
R13
R6
r1
!s85 0
31
R7
R11
R8
!i113 1
R9
R10
vpu_riscv_ram_1r1w_generic
R1
R2
!i10b 1
!s100 oL9bmj[k6nTKi>@G^:AI91
R3
ImP]@1=RQMf14e68Qif6zd3
S1
R0
R4
8/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/memory/pu_riscv_ram_1r1w_generic.sv
F/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/memory/pu_riscv_ram_1r1w_generic.sv
!i122 1
L0 41 55
R13
R6
r1
!s85 0
31
R7
R11
R8
!i113 1
R9
R10
vpu_riscv_ram_1rw
R1
R2
!i10b 1
!s100 J74So5Ko@Y]2fQcM6GiF72
R3
IWV9Kk@Ze6IfJ3K]Uo65lQ1
S1
R0
R4
8/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/memory/pu_riscv_ram_1rw.sv
F/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/memory/pu_riscv_ram_1rw.sv
!i122 1
L0 41 59
R13
R6
r1
!s85 0
31
R7
R11
R8
!i113 1
R9
R10
vpu_riscv_ram_1rw_generic
R1
R2
!i10b 1
!s100 KIQ4d8^X=REQdPI8=[U9>0
R3
IcHhI9KY>34X:1zB>50Va53
S1
R0
R4
8/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/memory/pu_riscv_ram_1rw_generic.sv
F/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/memory/pu_riscv_ram_1rw_generic.sv
!i122 1
L0 41 51
R13
R6
r1
!s85 0
31
R7
R11
R8
!i113 1
R9
R10
vpu_riscv_ram_queue
R1
R2
!i10b 1
!s100 Z`7fo39fGbS>JJMUZHJ3z1
R3
I^A:_cU3YMG8Peji>7LgCJ1
S1
R0
R4
8/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/memory/pu_riscv_ram_queue.sv
F/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/memory/pu_riscv_ram_queue.sv
!i122 1
L0 41 208
R13
R6
r1
!s85 0
31
R7
R11
R8
!i113 1
R9
R10
vpu_riscv_rf
R1
R2
!i10b 1
!s100 CEX;B9e4aKQFze[TmTCIl0
R3
I<n]E;_O@c8HFB^e4`e1160
S1
R0
R4
8/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/main/pu_riscv_rf.sv
F/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/main/pu_riscv_rf.sv
!i122 1
L0 41 90
R13
R6
r1
!s85 0
31
R7
R11
R8
!i113 1
R9
R10
vpu_riscv_state
R1
R14
DXx4 work 22 pu_riscv_state_sv_unit 0 22 e3ZU39Sjk=^ZC_^khDFYT3
R2
R13
r1
!s85 0
!i10b 1
!s100 a2Q2BKkLhHakDCElLAcD40
Ia^ii=CHdT552cRJT8O5H:2
!s105 pu_riscv_state_sv_unit
S1
R0
R4
Z57 8/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/main/pu_riscv_state.sv
Z58 F/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/main/pu_riscv_state.sv
!i122 1
L0 43 1385
R6
31
R7
R11
R8
!i113 1
R9
R10
Xpu_riscv_state_sv_unit
R1
R14
R2
Ve3ZU39Sjk=^ZC_^khDFYT3
r1
!s85 0
!i10b 1
!s100 E_TJ03QHd<;>@:Vf2l13O3
Ie3ZU39Sjk=^ZC_^khDFYT3
!i103 1
S1
R0
R4
R57
R58
!i122 1
R5
R6
31
R7
R11
R8
!i113 1
R9
R10
vpu_riscv_testbench_ahb3
R1
R14
DXx4 work 31 pu_riscv_testbench_ahb3_sv_unit 0 22 6J0GVoi417ZWg9_Ej[5cJ3
R12
R13
r1
!s85 0
!i10b 1
!s100 A0>Xg^<k3@nQFZ[SZana00
I<?7b;_>V<aAGd?O7=PYLe3
!s105 pu_riscv_testbench_ahb3_sv_unit
S1
R0
R4
Z59 8/home/user/GitHub/code/Architecture/PU-RISCV/bench/verilog/tests/pu/interface/ahb3/pu_riscv_testbench_ahb3.sv
Z60 F/home/user/GitHub/code/Architecture/PU-RISCV/bench/verilog/tests/pu/interface/ahb3/pu_riscv_testbench_ahb3.sv
!i122 1
L0 43 344
R6
31
R7
R11
R8
!i113 1
R9
R10
Xpu_riscv_testbench_ahb3_sv_unit
R1
R14
R12
V6J0GVoi417ZWg9_Ej[5cJ3
r1
!s85 0
!i10b 1
!s100 6zkI7zR]UNX14H3LlDk8X3
I6J0GVoi417ZWg9_Ej[5cJ3
!i103 1
S1
R0
R4
R59
R60
!i122 1
R5
R6
31
R7
R11
R8
!i113 1
R9
R10
Xpu_riscv_verilog_pkg
R1
R2
!i10b 1
!s100 F]l>^0zcQ<7N?A@=F@;Z71
R3
Ic_T8Ueo[MBhd]_h34k8i=3
S1
R0
R4
8/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/pkg/pu_riscv_verilog_pkg.sv
F/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/pkg/pu_riscv_verilog_pkg.sv
!i122 1
R5
Vc_T8Ueo[MBhd]_h34k8i=3
R6
r1
!s85 0
31
R7
R11
R8
!i113 1
R9
R10
vpu_riscv_wb
R1
R14
R18
DXx4 work 19 pu_riscv_wb_sv_unit 0 22 mH[D>QfgYCALDLmLlm6lo0
R2
R13
r1
!s85 0
!i10b 1
!s100 9S=^:MZOn`aUmEJzQcP@f2
IPaQ[goa=H@b2Z66G]eT=<0
!s105 pu_riscv_wb_sv_unit
S1
R0
R4
Z61 8/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/main/pu_riscv_wb.sv
Z62 F/home/user/GitHub/code/Architecture/PU-RISCV/rtl/verilog/core/main/pu_riscv_wb.sv
!i122 1
L0 44 233
R6
31
R7
R11
R8
!i113 1
R9
R10
Xpu_riscv_wb_sv_unit
R1
R14
R18
R2
VmH[D>QfgYCALDLmLlm6lo0
r1
!s85 0
!i10b 1
!s100 U5Elz6X]YPnoi2?UB^L?M2
ImH[D>QfgYCALDLmLlm6lo0
!i103 1
S1
R0
R4
R61
R62
!i122 1
R5
R6
31
R7
R11
R8
!i113 1
R9
R10
