Block Name			X	Y		#Block ID
---------------------------
b_b_stencil$d_reg__U1$reg0		13	16		#r28
b_b_stencil$d_reg__U2$reg0		17	16		#r29
b_b_stencil$ub_b_b_stencil_BANK_0_garnet		15	15		#m30
b_gr_stencil$d_reg__U3$reg0		9	6		#r54
g_b_stencil$d_reg__U5$reg0		16	10		#r55
g_b_stencil$d_reg__U6$reg0		19	10		#r56
g_b_stencil$ub_g_b_stencil_BANK_0_garnet		15	10		#m57
g_gb_stencil$d_reg__U8$reg0		14	23		#r62
g_gb_stencil$d_reg__U9$reg0		16	23		#r63
g_gb_stencil$ub_g_gb_stencil_BANK_0_garnet		15	23		#m64
g_gr_stencil$d_reg__U11$reg0		11	26		#r65
g_gr_stencil$d_reg__U12$reg0		14	5		#r66
g_gr_stencil$ub_g_gr_stencil_BANK_0_garnet		15	26		#m67
g_r_stencil$d_reg__U14$reg0		12	27		#r82
g_r_stencil$d_reg__U15$reg0		9	28		#r83
g_r_stencil$ub_g_r_stencil_BANK_0_garnet		11	28		#m84
hw_input_global_wrapper_global_wrapper_stencil$d_reg__U23$reg0		13	17		#r85
hw_input_global_wrapper_global_wrapper_stencil$d_reg__U24$reg0		6	15		#r86
hw_input_global_wrapper_global_wrapper_stencil$d_reg__U25$reg0		13	26		#r87
hw_input_global_wrapper_global_wrapper_stencil$d_reg__U26$reg0		13	13		#r88
hw_input_global_wrapper_global_wrapper_stencil$d_reg__U27$reg0		11	14		#r89
hw_input_global_wrapper_global_wrapper_stencil$d_reg__U28$reg0		10	15		#r90
hw_input_global_wrapper_global_wrapper_stencil$d_reg__U29$reg0		13	28		#r91
hw_input_global_wrapper_global_wrapper_stencil$d_reg__U30$reg0		12	28		#r92
hw_input_global_wrapper_global_wrapper_stencil$d_reg__U31$reg0		14	12		#r93
hw_input_global_wrapper_global_wrapper_stencil$d_reg__U32$reg0		13	12		#r94
hw_input_global_wrapper_global_wrapper_stencil$d_reg__U33$reg0		15	18		#r95
hw_input_global_wrapper_global_wrapper_stencil$d_reg__U34$reg0		14	18		#r96
hw_input_global_wrapper_global_wrapper_stencil$ub_hw_input_global_wrapper_global_wrapper_stencil_BANK_2_garnet		15	28		#m97
hw_input_global_wrapper_global_wrapper_stencil$ub_hw_input_global_wrapper_global_wrapper_stencil_BANK_3_garnet		11	26		#m98
hw_input_global_wrapper_global_wrapper_stencil$ub_hw_input_global_wrapper_global_wrapper_stencil_BANK_4_garnet		15	13		#m99
hw_input_global_wrapper_global_wrapper_stencil$ub_hw_input_global_wrapper_global_wrapper_stencil_BANK_5_garnet		15	12		#m100
hw_input_global_wrapper_global_wrapper_stencil$ub_hw_input_global_wrapper_global_wrapper_stencil_BANK_6_garnet		15	16		#m101
hw_input_global_wrapper_global_wrapper_stencil$ub_hw_input_global_wrapper_global_wrapper_stencil_BANK_7_garnet		15	17		#m102
hw_input_global_wrapper_global_wrapper_stencil$ub_hw_input_global_wrapper_global_wrapper_stencil_bank_8_garnet		11	15		#m103
io16_hw_output_global_wrapper_stencil_clkwrk_10_op_hcompute_hw_output_global_wrapper_stencil_6_write_0		1	0		#I0
io16_hw_output_global_wrapper_stencil_clkwrk_10_op_hcompute_hw_output_global_wrapper_stencil_6_write_0$reg0		1	4		#r311
io16_hw_output_global_wrapper_stencil_clkwrk_11_op_hcompute_hw_output_global_wrapper_stencil_7_write_0		3	0		#I2
io16_hw_output_global_wrapper_stencil_clkwrk_11_op_hcompute_hw_output_global_wrapper_stencil_7_write_0$reg2		19	11		#r313
io16_hw_output_global_wrapper_stencil_clkwrk_12_op_hcompute_hw_output_global_wrapper_stencil_8_write_0		5	0		#I4
io16_hw_output_global_wrapper_stencil_clkwrk_12_op_hcompute_hw_output_global_wrapper_stencil_8_write_0$reg4		6	8		#r315
io16_hw_output_global_wrapper_stencil_clkwrk_13_op_hcompute_hw_output_global_wrapper_stencil_9_write_0		7	0		#I6
io16_hw_output_global_wrapper_stencil_clkwrk_13_op_hcompute_hw_output_global_wrapper_stencil_9_write_0$reg6		7	12		#r317
io16_hw_output_global_wrapper_stencil_clkwrk_14_op_hcompute_hw_output_global_wrapper_stencil_10_write_0		9	0		#I8
io16_hw_output_global_wrapper_stencil_clkwrk_14_op_hcompute_hw_output_global_wrapper_stencil_10_write_0$reg8		23	25		#r319
io16_hw_output_global_wrapper_stencil_clkwrk_15_op_hcompute_hw_output_global_wrapper_stencil_11_write_0		11	0		#I10
io16_hw_output_global_wrapper_stencil_clkwrk_15_op_hcompute_hw_output_global_wrapper_stencil_11_write_0$reg10		11	23		#r321
io16_hw_output_global_wrapper_stencil_clkwrk_4_op_hcompute_hw_output_global_wrapper_stencil_write_0		13	0		#I12
io16_hw_output_global_wrapper_stencil_clkwrk_4_op_hcompute_hw_output_global_wrapper_stencil_write_0$reg12		12	1		#r323
io16_hw_output_global_wrapper_stencil_clkwrk_5_op_hcompute_hw_output_global_wrapper_stencil_1_write_0		15	0		#I14
io16_hw_output_global_wrapper_stencil_clkwrk_5_op_hcompute_hw_output_global_wrapper_stencil_1_write_0$reg14		12	2		#r325
io16_hw_output_global_wrapper_stencil_clkwrk_6_op_hcompute_hw_output_global_wrapper_stencil_2_write_0		17	0		#I16
io16_hw_output_global_wrapper_stencil_clkwrk_6_op_hcompute_hw_output_global_wrapper_stencil_2_write_0$reg16		17	3		#r327
io16_hw_output_global_wrapper_stencil_clkwrk_7_op_hcompute_hw_output_global_wrapper_stencil_3_write_0		19	0		#I18
io16_hw_output_global_wrapper_stencil_clkwrk_7_op_hcompute_hw_output_global_wrapper_stencil_3_write_0$reg18		19	3		#r329
io16_hw_output_global_wrapper_stencil_clkwrk_8_op_hcompute_hw_output_global_wrapper_stencil_4_write_0		21	0		#I20
io16_hw_output_global_wrapper_stencil_clkwrk_8_op_hcompute_hw_output_global_wrapper_stencil_4_write_0$reg20		21	21		#r331
io16_hw_output_global_wrapper_stencil_clkwrk_9_op_hcompute_hw_output_global_wrapper_stencil_5_write_0		23	0		#I22
io16_hw_output_global_wrapper_stencil_clkwrk_9_op_hcompute_hw_output_global_wrapper_stencil_5_write_0$reg22		18	5		#r333
io16in_hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_glb_stencil_read_0		0	0		#I335
io16in_hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_glb_stencil_read_0$reg24		2	17		#r336
io16in_hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_glb_stencil_read_0$reg25		4	17		#r337
io16in_hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_glb_stencil_read_0$reg26		5	17		#r338
io16in_hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_glb_stencil_read_0$reg27		7	17		#r339
io16in_hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_glb_stencil_read_0$reg28		12	17		#r340
io16in_hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_glb_stencil_read_0$reg29		14	17		#r341
io16in_hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_glb_stencil_read_0$reg30		16	17		#r342
io16in_hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_glb_stencil_1_read_0		2	0		#I343
io16in_hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_glb_stencil_1_read_0$reg31		10	10		#r344
io16in_hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_glb_stencil_1_read_0$reg32		10	11		#r345
io16in_hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_glb_stencil_1_read_0$reg33		9	11		#r346
io16in_hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_glb_stencil_1_read_0$reg34		7	14		#r347
io16in_hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_glb_stencil_1_read_0$reg35		6	14		#r348
io16in_hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_glb_stencil_1_read_0$reg36		7	15		#r349
io16in_hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_glb_stencil_2_read_0		4	0		#I350
io16in_hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_glb_stencil_2_read_0$reg37		13	25		#r351
io16in_hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_glb_stencil_2_read_0$reg38		15	26		#r352
io16in_hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_glb_stencil_2_read_0$reg39		16	26		#r353
io16in_hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_glb_stencil_2_read_0$reg40		15	27		#r354
io16in_hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_glb_stencil_2_read_0$reg41		13	27		#r355
io16in_hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_glb_stencil_2_read_0$reg42		14	27		#r356
io16in_hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_glb_stencil_2_read_0$reg43		11	27		#r357
io16in_hw_input_stencil_clkwrk_3_op_hcompute_hw_input_global_wrapper_glb_stencil_3_read_0		6	0		#I358
io16in_hw_input_stencil_clkwrk_3_op_hcompute_hw_input_global_wrapper_glb_stencil_3_read_0$reg44		12	11		#r359
io16in_hw_input_stencil_clkwrk_3_op_hcompute_hw_input_global_wrapper_glb_stencil_3_read_0$reg45		18	11		#r360
io16in_hw_input_stencil_clkwrk_3_op_hcompute_hw_input_global_wrapper_glb_stencil_3_read_0$reg46		18	12		#r361
io16in_hw_input_stencil_clkwrk_3_op_hcompute_hw_input_global_wrapper_glb_stencil_3_read_0$reg47		17	12		#r362
io16in_hw_input_stencil_clkwrk_3_op_hcompute_hw_input_global_wrapper_glb_stencil_3_read_0$reg48		14	13		#r363
io16in_hw_input_stencil_clkwrk_3_op_hcompute_hw_input_global_wrapper_glb_stencil_3_read_0$reg49		16	13		#r364
io16in_hw_input_stencil_clkwrk_3_op_hcompute_hw_input_global_wrapper_glb_stencil_3_read_0$reg50		16	12		#r365
io1_hw_output_global_wrapper_stencil_clkwrk_10_op_hcompute_hw_output_global_wrapper_stencil_6_write_valid		1	0		#i1
io1_hw_output_global_wrapper_stencil_clkwrk_10_op_hcompute_hw_output_global_wrapper_stencil_6_write_valid$reg1		2	2		#r312
io1_hw_output_global_wrapper_stencil_clkwrk_11_op_hcompute_hw_output_global_wrapper_stencil_7_write_valid		3	0		#i3
io1_hw_output_global_wrapper_stencil_clkwrk_11_op_hcompute_hw_output_global_wrapper_stencil_7_write_valid$reg3		13	5		#r314
io1_hw_output_global_wrapper_stencil_clkwrk_12_op_hcompute_hw_output_global_wrapper_stencil_8_write_valid		5	0		#i5
io1_hw_output_global_wrapper_stencil_clkwrk_12_op_hcompute_hw_output_global_wrapper_stencil_8_write_valid$reg5		22	1		#r316
io1_hw_output_global_wrapper_stencil_clkwrk_13_op_hcompute_hw_output_global_wrapper_stencil_9_write_valid		7	0		#i7
io1_hw_output_global_wrapper_stencil_clkwrk_13_op_hcompute_hw_output_global_wrapper_stencil_9_write_valid$reg7		5	1		#r318
io1_hw_output_global_wrapper_stencil_clkwrk_14_op_hcompute_hw_output_global_wrapper_stencil_10_write_valid		9	0		#i9
io1_hw_output_global_wrapper_stencil_clkwrk_14_op_hcompute_hw_output_global_wrapper_stencil_10_write_valid$reg9		9	4		#r320
io1_hw_output_global_wrapper_stencil_clkwrk_15_op_hcompute_hw_output_global_wrapper_stencil_11_write_valid		11	0		#i11
io1_hw_output_global_wrapper_stencil_clkwrk_15_op_hcompute_hw_output_global_wrapper_stencil_11_write_valid$reg11		11	13		#r322
io1_hw_output_global_wrapper_stencil_clkwrk_4_op_hcompute_hw_output_global_wrapper_stencil_write_valid		13	0		#i13
io1_hw_output_global_wrapper_stencil_clkwrk_4_op_hcompute_hw_output_global_wrapper_stencil_write_valid$reg13		15	10		#r324
io1_hw_output_global_wrapper_stencil_clkwrk_5_op_hcompute_hw_output_global_wrapper_stencil_1_write_valid		15	0		#i15
io1_hw_output_global_wrapper_stencil_clkwrk_5_op_hcompute_hw_output_global_wrapper_stencil_1_write_valid$reg15		11	1		#r326
io1_hw_output_global_wrapper_stencil_clkwrk_6_op_hcompute_hw_output_global_wrapper_stencil_2_write_valid		17	0		#i17
io1_hw_output_global_wrapper_stencil_clkwrk_6_op_hcompute_hw_output_global_wrapper_stencil_2_write_valid$reg17		22	2		#r328
io1_hw_output_global_wrapper_stencil_clkwrk_7_op_hcompute_hw_output_global_wrapper_stencil_3_write_valid		19	0		#i19
io1_hw_output_global_wrapper_stencil_clkwrk_7_op_hcompute_hw_output_global_wrapper_stencil_3_write_valid$reg19		12	13		#r330
io1_hw_output_global_wrapper_stencil_clkwrk_8_op_hcompute_hw_output_global_wrapper_stencil_4_write_valid		21	0		#i21
io1_hw_output_global_wrapper_stencil_clkwrk_8_op_hcompute_hw_output_global_wrapper_stencil_4_write_valid$reg21		22	23		#r332
io1_hw_output_global_wrapper_stencil_clkwrk_9_op_hcompute_hw_output_global_wrapper_stencil_5_write_valid		23	0		#i23
io1_hw_output_global_wrapper_stencil_clkwrk_9_op_hcompute_hw_output_global_wrapper_stencil_5_write_valid$reg23		26	31		#r334
op_hcompute_b_gb_stencil$inner_compute$add_b_b_stencil_1_b_b_stencil_2_545_i2605_i2231		14	16		#p126
op_hcompute_b_gb_stencil$inner_compute$add_g_b_stencil_1_g_b_stencil_2_549_i2612_i2231		16	11		#p128
op_hcompute_b_gb_stencil$inner_compute$lshr_545_546_547_i2607_i212		14	20		#p127
op_hcompute_b_gb_stencil$inner_compute$lshr_549_546_550_i2614_i212		16	12		#p129
op_hcompute_b_gb_stencil$inner_compute$sub_548_550_551_i2615_i1985		16	21		#p130
op_hcompute_b_gr_stencil$inner_compute$add_b_b_stencil_3_b_b_stencil_4_573_i2632_i2231		14	15		#p31
op_hcompute_b_gr_stencil$inner_compute$add_g_b_stencil_3_g_b_stencil_4_577_i2639_i2231		12	10		#p51
op_hcompute_b_gr_stencil$inner_compute$lshr_573_574_575_i2634_i212		10	11		#p32
op_hcompute_b_gr_stencil$inner_compute$lshr_577_574_578_i2641_i212		9	10		#p52
op_hcompute_b_gr_stencil$inner_compute$sub_576_578_579_i2642_i1985		9	11		#p53
op_hcompute_b_r_stencil$inner_compute$absd_b_b_stencil_5_b_b_stencil_6_669$abs$is_pos_i2686_i2391		21	17		#p242
op_hcompute_b_r_stencil$inner_compute$absd_b_b_stencil_5_b_b_stencil_6_669$abs$mult_i2684_i1096		22	16		#p241
op_hcompute_b_r_stencil$inner_compute$absd_b_b_stencil_5_b_b_stencil_6_669$abs$out_mux_i2687_i1784		22	17		#p243
op_hcompute_b_r_stencil$inner_compute$absd_b_b_stencil_5_b_b_stencil_6_669$sub_i2683_i134		21	16		#p240
op_hcompute_b_r_stencil$inner_compute$absd_b_b_stencil_7_b_b_stencil_8_670$abs$is_pos_i2692_i2391		10	16		#p238
op_hcompute_b_r_stencil$inner_compute$absd_b_b_stencil_7_b_b_stencil_8_670$abs$mult_i2690_i1096		9	15		#p237
op_hcompute_b_r_stencil$inner_compute$absd_b_b_stencil_7_b_b_stencil_8_670$abs$out_mux_i2693_i1784		9	16		#p239
op_hcompute_b_r_stencil$inner_compute$absd_b_b_stencil_7_b_b_stencil_8_670$sub_i2689_i134		16	16		#p236
op_hcompute_b_r_stencil$inner_compute$add_b_b_stencil_5_b_b_stencil_6_672_i2672_i2231		13	15		#p226
op_hcompute_b_r_stencil$inner_compute$add_b_b_stencil_7_b_b_stencil_8_679_i2659_i2231		16	15		#p231
op_hcompute_b_r_stencil$inner_compute$add_g_b_stencil_5_g_b_stencil_6_676_i2678_i2231		17	10		#p228
op_hcompute_b_r_stencil$inner_compute$add_g_b_stencil_7_g_b_stencil_8_682_i2666_i2231		18	10		#p233
op_hcompute_b_r_stencil$inner_compute$lshr_672_673_674_i2674_i212		12	13		#p227
op_hcompute_b_r_stencil$inner_compute$lshr_676_673_677_i2680_i212		16	10		#p229
op_hcompute_b_r_stencil$inner_compute$lshr_679_673_680_i2661_i212		18	15		#p232
op_hcompute_b_r_stencil$inner_compute$lshr_682_673_683_i2668_i212		18	11		#p234
op_hcompute_b_r_stencil$inner_compute$mux_671_678_684_i2695_i1784		10	12		#p245
op_hcompute_b_r_stencil$inner_compute$sub_675_677_678_i2681_i1985		12	12		#p230
op_hcompute_b_r_stencil$inner_compute$sub_681_683_684_i2669_i1985		18	12		#p235
op_hcompute_b_r_stencil$inner_compute$ult_669_670_671_i2694_i571		10	17		#p244
op_hcompute_corrected_stencil$inner_compute$add_949_950_951_tree$_join_i2762_i1176		12	3		#p111
op_hcompute_corrected_stencil$inner_compute$add_949_950_951_tree$opN_1$_join_i2761_i2231		13	4		#p106
op_hcompute_corrected_stencil$inner_compute$mult_middle_940549_941_i2746_i1258		10	3		#p108
op_hcompute_corrected_stencil$inner_compute$mult_middle_943n103_944_i2752_i1258		13	3		#p110
op_hcompute_corrected_stencil$inner_compute$mult_middle_9477_948_i2759_i1258		13	5		#p105
op_hcompute_corrected_stencil$inner_compute$umin_demosaicked_1_stencil_1_938_939$min_mux_i2744_i2192		9	3		#p107
op_hcompute_corrected_stencil$inner_compute$umin_demosaicked_1_stencil_2_938_942$min_mux_i2750_i2192		14	3		#p109
op_hcompute_corrected_stencil$inner_compute$umin_demosaicked_1_stencil_3_938_946$min_mux_i2757_i2192		13	6		#p104
op_hcompute_corrected_stencil_1$inner_compute$add_1008_1009_1010_tree$_join_i2814_i1176		5	2		#p122
op_hcompute_corrected_stencil_1$inner_compute$add_1008_1009_1010_tree$opN_1$_join_i2813_i2231		4	2		#p117
op_hcompute_corrected_stencil_1$inner_compute$mult_middle_1002373_1003_i2804_i1258		6	3		#p121
op_hcompute_corrected_stencil_1$inner_compute$mult_middle_100662_1007_i2811_i1258		4	1		#p116
op_hcompute_corrected_stencil_1$inner_compute$mult_middle_999n96_1000_i2798_i1258		16	2		#p119
op_hcompute_corrected_stencil_1$inner_compute$umin_demosaicked_1_stencil_4_997_998$min_mux_i2796_i2192		16	3		#p118
op_hcompute_corrected_stencil_1$inner_compute$umin_demosaicked_1_stencil_5_997_1001$min_mux_i2802_i2192		8	3		#p120
op_hcompute_corrected_stencil_1$inner_compute$umin_demosaicked_1_stencil_6_997_1005$min_mux_i2809_i2192		4	3		#p115
op_hcompute_corrected_stencil_10$inner_compute$add_1547_1548_1549_tree$_join_i2866_i1176		25	24		#p147
op_hcompute_corrected_stencil_10$inner_compute$add_1547_1548_1549_tree$opN_1$_join_i2865_i2231		4	24		#p133
op_hcompute_corrected_stencil_10$inner_compute$mult_middle_1538n96_1539_i2850_i1258		25	23		#p144
op_hcompute_corrected_stencil_10$inner_compute$mult_middle_1541373_1542_i2856_i1258		24	22		#p146
op_hcompute_corrected_stencil_10$inner_compute$mult_middle_154562_1546_i2863_i1258		4	25		#p132
op_hcompute_corrected_stencil_10$inner_compute$umin_demosaicked_1_stencil_31_1536_1537$min_mux_i2848_i2192		24	23		#p143
op_hcompute_corrected_stencil_10$inner_compute$umin_demosaicked_1_stencil_32_1536_1540$min_mux_i2854_i2192		21	22		#p145
op_hcompute_corrected_stencil_10$inner_compute$umin_demosaicked_1_stencil_33_1536_1544$min_mux_i2861_i2192		4	23		#p131
op_hcompute_corrected_stencil_11$inner_compute$add_1608_1609_1610_tree$_join_i2918_i1176		5	24		#p158
op_hcompute_corrected_stencil_11$inner_compute$add_1608_1609_1610_tree$opN_1$_join_i2917_i2231		6	24		#p153
op_hcompute_corrected_stencil_11$inner_compute$mult_middle_1599n31_1600_i2902_i1258		5	23		#p155
op_hcompute_corrected_stencil_11$inner_compute$mult_middle_1602n261_1603_i2908_i1258		6	23		#p157
op_hcompute_corrected_stencil_11$inner_compute$mult_middle_1606883_1607_i2915_i1258		12	23		#p152
op_hcompute_corrected_stencil_11$inner_compute$umin_demosaicked_1_stencil_34_1597_1598$min_mux_i2900_i2192		9	23		#p154
op_hcompute_corrected_stencil_11$inner_compute$umin_demosaicked_1_stencil_35_1597_1601$min_mux_i2906_i2192		10	23		#p156
op_hcompute_corrected_stencil_11$inner_compute$umin_demosaicked_1_stencil_36_1597_1605$min_mux_i2913_i2192		12	22		#p151
op_hcompute_corrected_stencil_2$inner_compute$add_1067_1068_1069_tree$_join_i2970_i1176		17	2		#p169
op_hcompute_corrected_stencil_2$inner_compute$add_1067_1068_1069_tree$opN_1$_join_i2969_i2231		20	2		#p164
op_hcompute_corrected_stencil_2$inner_compute$mult_middle_1058n31_1059_i2954_i1258		14	2		#p166
op_hcompute_corrected_stencil_2$inner_compute$mult_middle_1061n261_1062_i2960_i1258		18	2		#p168
op_hcompute_corrected_stencil_2$inner_compute$mult_middle_1065883_1066_i2967_i1258		21	2		#p163
op_hcompute_corrected_stencil_2$inner_compute$umin_demosaicked_1_stencil_7_1056_1057$min_mux_i2952_i2192		14	4		#p165
op_hcompute_corrected_stencil_2$inner_compute$umin_demosaicked_1_stencil_8_1056_1060$min_mux_i2958_i2192		18	3		#p167
op_hcompute_corrected_stencil_2$inner_compute$umin_demosaicked_1_stencil_9_1056_1064$min_mux_i2965_i2192		21	3		#p162
op_hcompute_corrected_stencil_3$inner_compute$add_1126_1127_1128_tree$_join_i3022_i1176		18	4		#p200
op_hcompute_corrected_stencil_3$inner_compute$add_1126_1127_1128_tree$opN_1$_join_i3021_i2231		17	4		#p175
op_hcompute_corrected_stencil_3$inner_compute$mult_middle_1117549_1118_i3006_i1258		16	4		#p197
op_hcompute_corrected_stencil_3$inner_compute$mult_middle_1120n103_1121_i3012_i1258		22	4		#p199
op_hcompute_corrected_stencil_3$inner_compute$mult_middle_11247_1125_i3019_i1258		12	4		#p174
op_hcompute_corrected_stencil_3$inner_compute$umin_demosaicked_1_stencil_10_1115_1116$min_mux_i3004_i2192		16	7		#p196
op_hcompute_corrected_stencil_3$inner_compute$umin_demosaicked_1_stencil_11_1115_1119$min_mux_i3010_i2192		22	5		#p198
op_hcompute_corrected_stencil_3$inner_compute$umin_demosaicked_1_stencil_12_1115_1123$min_mux_i3017_i2192		12	8		#p173
op_hcompute_corrected_stencil_4$inner_compute$add_1186_1187_1188_tree$_join_i3074_i1176		17	21		#p211
op_hcompute_corrected_stencil_4$inner_compute$add_1186_1187_1188_tree$opN_1$_join_i3073_i2231		17	20		#p206
op_hcompute_corrected_stencil_4$inner_compute$mult_middle_1177n96_1178_i3058_i1258		16	20		#p208
op_hcompute_corrected_stencil_4$inner_compute$mult_middle_1180373_1181_i3064_i1258		14	19		#p210
op_hcompute_corrected_stencil_4$inner_compute$mult_middle_118462_1185_i3071_i1258		20	20		#p205
op_hcompute_corrected_stencil_4$inner_compute$umin_demosaicked_1_stencil_13_1175_1176$min_mux_i3056_i2192		16	19		#p207
op_hcompute_corrected_stencil_4$inner_compute$umin_demosaicked_1_stencil_14_1175_1179$min_mux_i3062_i2192		14	18		#p209
op_hcompute_corrected_stencil_4$inner_compute$umin_demosaicked_1_stencil_15_1175_1183$min_mux_i3069_i2192		20	17		#p204
op_hcompute_corrected_stencil_5$inner_compute$add_1246_1247_1248_tree$_join_i3126_i1176		17	7		#p222
op_hcompute_corrected_stencil_5$inner_compute$add_1246_1247_1248_tree$opN_1$_join_i3125_i2231		21	7		#p217
op_hcompute_corrected_stencil_5$inner_compute$mult_middle_1237n31_1238_i3110_i1258		13	7		#p219
op_hcompute_corrected_stencil_5$inner_compute$mult_middle_1240n261_1241_i3116_i1258		18	7		#p221
op_hcompute_corrected_stencil_5$inner_compute$mult_middle_1244883_1245_i3123_i1258		22	7		#p216
op_hcompute_corrected_stencil_5$inner_compute$umin_demosaicked_1_stencil_16_1235_1236$min_mux_i3108_i2192		14	7		#p218
op_hcompute_corrected_stencil_5$inner_compute$umin_demosaicked_1_stencil_17_1235_1239$min_mux_i3114_i2192		18	6		#p220
op_hcompute_corrected_stencil_5$inner_compute$umin_demosaicked_1_stencil_18_1235_1243$min_mux_i3121_i2192		22	8		#p215
op_hcompute_corrected_stencil_6$inner_compute$add_1306_1307_1308_tree$_join_i3178_i1176		4	4		#p253
op_hcompute_corrected_stencil_6$inner_compute$add_1306_1307_1308_tree$opN_1$_join_i3177_i2231		4	5		#p248
op_hcompute_corrected_stencil_6$inner_compute$mult_middle_1297549_1298_i3162_i1258		5	4		#p250
op_hcompute_corrected_stencil_6$inner_compute$mult_middle_1300n103_1301_i3168_i1258		6	4		#p252
op_hcompute_corrected_stencil_6$inner_compute$mult_middle_13047_1305_i3175_i1258		5	5		#p247
op_hcompute_corrected_stencil_6$inner_compute$umin_demosaicked_1_stencil_19_1295_1296$min_mux_i3160_i2192		6	5		#p249
op_hcompute_corrected_stencil_6$inner_compute$umin_demosaicked_1_stencil_20_1295_1299$min_mux_i3166_i2192		8	4		#p251
op_hcompute_corrected_stencil_6$inner_compute$umin_demosaicked_1_stencil_21_1295_1303$min_mux_i3173_i2192		5	9		#p246
op_hcompute_corrected_stencil_7$inner_compute$add_1366_1367_1368_tree$_join_i3230_i1176		16	14		#p264
op_hcompute_corrected_stencil_7$inner_compute$add_1366_1367_1368_tree$opN_1$_join_i3229_i2231		17	13		#p259
op_hcompute_corrected_stencil_7$inner_compute$mult_middle_1357n96_1358_i3214_i1258		14	14		#p261
op_hcompute_corrected_stencil_7$inner_compute$mult_middle_1360373_1361_i3220_i1258		17	14		#p263
op_hcompute_corrected_stencil_7$inner_compute$mult_middle_136462_1365_i3227_i1258		17	12		#p258
op_hcompute_corrected_stencil_7$inner_compute$umin_demosaicked_1_stencil_22_1355_1356$min_mux_i3212_i2192		13	14		#p260
op_hcompute_corrected_stencil_7$inner_compute$umin_demosaicked_1_stencil_23_1355_1359$min_mux_i3218_i2192		17	15		#p262
op_hcompute_corrected_stencil_7$inner_compute$umin_demosaicked_1_stencil_24_1355_1363$min_mux_i3225_i2192		17	11		#p257
op_hcompute_corrected_stencil_8$inner_compute$add_1426_1427_1428_tree$_join_i3282_i1176		17	8		#p275
op_hcompute_corrected_stencil_8$inner_compute$add_1426_1427_1428_tree$opN_1$_join_i3281_i2231		18	8		#p270
op_hcompute_corrected_stencil_8$inner_compute$mult_middle_1417n31_1418_i3266_i1258		17	6		#p272
op_hcompute_corrected_stencil_8$inner_compute$mult_middle_1420n261_1421_i3272_i1258		13	8		#p274
op_hcompute_corrected_stencil_8$inner_compute$mult_middle_1424883_1425_i3279_i1258		16	8		#p269
op_hcompute_corrected_stencil_8$inner_compute$umin_demosaicked_1_stencil_25_1415_1416$min_mux_i3264_i2192		17	5		#p271
op_hcompute_corrected_stencil_8$inner_compute$umin_demosaicked_1_stencil_26_1415_1419$min_mux_i3270_i2192		13	9		#p273
op_hcompute_corrected_stencil_8$inner_compute$umin_demosaicked_1_stencil_27_1415_1423$min_mux_i3277_i2192		16	9		#p268
op_hcompute_corrected_stencil_9$inner_compute$add_1486_1487_1488_tree$_join_i3334_i1176		13	23		#p286
op_hcompute_corrected_stencil_9$inner_compute$add_1486_1487_1488_tree$opN_1$_join_i3333_i2231		20	23		#p281
op_hcompute_corrected_stencil_9$inner_compute$mult_middle_1477549_1478_i3318_i1258		13	24		#p283
op_hcompute_corrected_stencil_9$inner_compute$mult_middle_1480n103_1481_i3324_i1258		13	22		#p285
op_hcompute_corrected_stencil_9$inner_compute$mult_middle_14847_1485_i3331_i1258		21	23		#p280
op_hcompute_corrected_stencil_9$inner_compute$umin_demosaicked_1_stencil_28_1475_1476$min_mux_i3316_i2192		13	25		#p282
op_hcompute_corrected_stencil_9$inner_compute$umin_demosaicked_1_stencil_29_1475_1479$min_mux_i3322_i2192		13	21		#p284
op_hcompute_corrected_stencil_9$inner_compute$umin_demosaicked_1_stencil_30_1475_1483$min_mux_i3329_i2192		18	23		#p279
op_hcompute_curved_stencil$inner_compute$i3378_i3379_i292		10	2		#p113
op_hcompute_curved_stencil$inner_compute$rom_curvea0_garnet		11	2		#m114
op_hcompute_curved_stencil$inner_compute$smax_3694_3695_3696$max_mux_i3371_i1301		12	2		#p112
op_hcompute_curved_stencil_1$inner_compute$i3400_i3401_i292		8	2		#p124
op_hcompute_curved_stencil_1$inner_compute$rom_curvea0$1_garnet		7	2		#m125
op_hcompute_curved_stencil_1$inner_compute$smax_4741_4742_4743$max_mux_i3393_i1301		6	2		#p123
op_hcompute_curved_stencil_10$inner_compute$i3422_i3423_i292		26	25		#p149
op_hcompute_curved_stencil_10$inner_compute$rom_curvea0$10_garnet		27	25		#m150
op_hcompute_curved_stencil_10$inner_compute$smax_14172_14173_14174$max_mux_i3415_i1301		25	25		#p148
op_hcompute_curved_stencil_11$inner_compute$i3444_i3445_i292		12	24		#p160
op_hcompute_curved_stencil_11$inner_compute$rom_curvea0$11_garnet		11	24		#m161
op_hcompute_curved_stencil_11$inner_compute$smax_15221_15222_15223$max_mux_i3437_i1301		9	24		#p159
op_hcompute_curved_stencil_2$inner_compute$i3466_i3467_i292		14	5		#p171
op_hcompute_curved_stencil_2$inner_compute$rom_curvea0$2_garnet		15	3		#m172
op_hcompute_curved_stencil_2$inner_compute$smax_5788_5789_5790$max_mux_i3459_i1301		17	3		#p170
op_hcompute_curved_stencil_3$inner_compute$i3488_i3489_i292		20	3		#p202
op_hcompute_curved_stencil_3$inner_compute$rom_curvea0$3_garnet		19	4		#m203
op_hcompute_curved_stencil_3$inner_compute$smax_6835_6836_6837$max_mux_i3481_i1301		20	4		#p201
op_hcompute_curved_stencil_4$inner_compute$i3510_i3511_i292		20	21		#p213
op_hcompute_curved_stencil_4$inner_compute$rom_curvea0$4_garnet		19	21		#m214
op_hcompute_curved_stencil_4$inner_compute$smax_7883_7884_7885$max_mux_i3503_i1301		18	21		#p212
op_hcompute_curved_stencil_5$inner_compute$i3532_i3533_i292		10	5		#p224
op_hcompute_curved_stencil_5$inner_compute$rom_curvea0$5_garnet		11	5		#m225
op_hcompute_curved_stencil_5$inner_compute$smax_8931_8932_8933$max_mux_i3525_i1301		12	5		#p223
op_hcompute_curved_stencil_6$inner_compute$i3554_i3555_i292		2	5		#p255
op_hcompute_curved_stencil_6$inner_compute$rom_curvea0$6_garnet		3	4		#m256
op_hcompute_curved_stencil_6$inner_compute$smax_9979_9980_9981$max_mux_i3547_i1301		2	4		#p254
op_hcompute_curved_stencil_7$inner_compute$i3576_i3577_i292		20	13		#p266
op_hcompute_curved_stencil_7$inner_compute$rom_curvea0$7_garnet		19	13		#m267
op_hcompute_curved_stencil_7$inner_compute$smax_11027_11028_11029$max_mux_i3569_i1301		18	14		#p265
op_hcompute_curved_stencil_8$inner_compute$i3598_i3599_i292		10	9		#p277
op_hcompute_curved_stencil_8$inner_compute$rom_curvea0$8_garnet		11	9		#m278
op_hcompute_curved_stencil_8$inner_compute$smax_12075_12076_12077$max_mux_i3591_i1301		17	9		#p276
op_hcompute_curved_stencil_9$inner_compute$i3620_i3621_i292		8	16		#p288
op_hcompute_curved_stencil_9$inner_compute$rom_curvea0$9_garnet		7	16		#m289
op_hcompute_curved_stencil_9$inner_compute$smax_13123_13124_13125$max_mux_i3613_i1301		9	20		#p287
op_hcompute_denoised_1_stencil$inner_compute$umax_hw_input_global_wrapper_global_wrapper_stencil_2_377_378_tree$_join$max_mux_i3662_i812		13	17		#p37
op_hcompute_denoised_1_stencil$inner_compute$umax_hw_input_global_wrapper_global_wrapper_stencil_2_377_378_tree$opN_0$_join$max_mux_i3660_i812		13	18		#p36
op_hcompute_denoised_1_stencil$inner_compute$umax_hw_input_global_wrapper_global_wrapper_stencil_2_377_378_tree$opN_1$_join$max_mux_i3656_i812		14	17		#p35
op_hcompute_denoised_1_stencil$inner_compute$umin_hw_input_global_wrapper_global_wrapper_stencil_1_378_379$min_mux_i3665_i2192		12	18		#p38
op_hcompute_denoised_1_stencil_1$inner_compute$umax_hw_input_global_wrapper_global_wrapper_stencil_7_400_401_tree$_join$max_mux_i3680_i812		10	15		#p26
op_hcompute_denoised_1_stencil_1$inner_compute$umax_hw_input_global_wrapper_global_wrapper_stencil_7_400_401_tree$opN_0$_join$max_mux_i3678_i812		8	15		#p25
op_hcompute_denoised_1_stencil_1$inner_compute$umax_hw_input_global_wrapper_global_wrapper_stencil_7_400_401_tree$opN_1$_join$max_mux_i3674_i812		10	14		#p24
op_hcompute_denoised_1_stencil_1$inner_compute$umin_hw_input_global_wrapper_global_wrapper_stencil_6_401_402$min_mux_i3683_i2192		12	15		#p27
op_hcompute_denoised_1_stencil_2$inner_compute$umax_hw_input_global_wrapper_global_wrapper_stencil_12_424_425_tree$_join$max_mux_i3698_i812		13	26		#p136
op_hcompute_denoised_1_stencil_2$inner_compute$umax_hw_input_global_wrapper_global_wrapper_stencil_12_424_425_tree$opN_0$_join$max_mux_i3696_i812		12	26		#p135
op_hcompute_denoised_1_stencil_2$inner_compute$umax_hw_input_global_wrapper_global_wrapper_stencil_12_424_425_tree$opN_1$_join$max_mux_i3692_i812		12	27		#p134
op_hcompute_denoised_1_stencil_2$inner_compute$umin_hw_input_global_wrapper_global_wrapper_stencil_11_425_426$min_mux_i3701_i2192		13	27		#p137
op_hcompute_denoised_1_stencil_3$inner_compute$umax_hw_input_global_wrapper_global_wrapper_stencil_17_448_449_tree$_join$max_mux_i3716_i812		14	12		#p60
op_hcompute_denoised_1_stencil_3$inner_compute$umax_hw_input_global_wrapper_global_wrapper_stencil_17_448_449_tree$opN_0$_join$max_mux_i3714_i812		13	12		#p59
op_hcompute_denoised_1_stencil_3$inner_compute$umax_hw_input_global_wrapper_global_wrapper_stencil_17_448_449_tree$opN_1$_join$max_mux_i3710_i812		14	11		#p58
op_hcompute_denoised_1_stencil_3$inner_compute$umin_hw_input_global_wrapper_global_wrapper_stencil_16_449_450$min_mux_i3719_i2192		14	13		#p61
op_hcompute_g_b_stencil$inner_compute$absd_g_gb_stencil_1_g_gb_stencil_2_505$abs$is_pos_i3740_i2391		16	23		#p47
op_hcompute_g_b_stencil$inner_compute$absd_g_gb_stencil_1_g_gb_stencil_2_505$abs$mult_i3738_i1096		14	22		#p46
op_hcompute_g_b_stencil$inner_compute$absd_g_gb_stencil_1_g_gb_stencil_2_505$abs$out_mux_i3741_i1784		14	23		#p48
op_hcompute_g_b_stencil$inner_compute$absd_g_gb_stencil_1_g_gb_stencil_2_505$sub_i3737_i134		16	22		#p45
op_hcompute_g_b_stencil$inner_compute$absd_g_gr_stencil_1_g_gr_stencil_2_506$abs$is_pos_i3746_i2391		20	26		#p43
op_hcompute_g_b_stencil$inner_compute$absd_g_gr_stencil_1_g_gr_stencil_2_506$abs$mult_i3744_i1096		22	26		#p42
op_hcompute_g_b_stencil$inner_compute$absd_g_gr_stencil_1_g_gr_stencil_2_506$abs$out_mux_i3747_i1784		21	26		#p44
op_hcompute_g_b_stencil$inner_compute$absd_g_gr_stencil_1_g_gr_stencil_2_506$sub_i3743_i134		18	26		#p41
op_hcompute_g_b_stencil$inner_compute$add_g_gb_stencil_1_g_gb_stencil_2_508_i3733_i2231		14	21		#p33
op_hcompute_g_b_stencil$inner_compute$add_g_gr_stencil_1_g_gr_stencil_2_511_i3727_i2231		10	13		#p39
op_hcompute_g_b_stencil$inner_compute$lshr_508_509_510_i3735_i212		14	10		#p34
op_hcompute_g_b_stencil$inner_compute$lshr_511_509_512_i3729_i212		10	10		#p40
op_hcompute_g_b_stencil$inner_compute$mux_507_510_512_i3749_i1784		13	10		#p50
op_hcompute_g_b_stencil$inner_compute$ult_505_506_507_i3748_i571		14	24		#p49
op_hcompute_g_r_stencil$inner_compute$absd_g_gb_stencil_4_g_gb_stencil_5_612$abs$is_pos_i3808_i2391		9	27		#p74
op_hcompute_g_r_stencil$inner_compute$absd_g_gb_stencil_4_g_gb_stencil_5_612$abs$mult_i3806_i1096		9	25		#p73
op_hcompute_g_r_stencil$inner_compute$absd_g_gb_stencil_4_g_gb_stencil_5_612$abs$out_mux_i3809_i1784		9	26		#p75
op_hcompute_g_r_stencil$inner_compute$absd_g_gb_stencil_4_g_gb_stencil_5_612$sub_i3805_i134		12	25		#p72
op_hcompute_g_r_stencil$inner_compute$absd_g_gr_stencil_4_g_gr_stencil_5_611$abs$is_pos_i3802_i2391		5	26		#p78
op_hcompute_g_r_stencil$inner_compute$absd_g_gr_stencil_4_g_gr_stencil_5_611$abs$mult_i3800_i1096		6	27		#p77
op_hcompute_g_r_stencil$inner_compute$absd_g_gr_stencil_4_g_gr_stencil_5_611$abs$out_mux_i3803_i1784		6	26		#p79
op_hcompute_g_r_stencil$inner_compute$absd_g_gr_stencil_4_g_gr_stencil_5_611$sub_i3799_i134		10	26		#p76
op_hcompute_g_r_stencil$inner_compute$add_g_gb_stencil_4_g_gb_stencil_5_617_i3789_i2231		16	24		#p70
op_hcompute_g_r_stencil$inner_compute$add_g_gr_stencil_4_g_gr_stencil_5_614_i3795_i2231		17	26		#p68
op_hcompute_g_r_stencil$inner_compute$lshr_614_615_616_i3797_i212		17	25		#p69
op_hcompute_g_r_stencil$inner_compute$lshr_617_615_618_i3791_i212		16	25		#p71
op_hcompute_g_r_stencil$inner_compute$mux_613_616_618_i3811_i1784		14	25		#p81
op_hcompute_g_r_stencil$inner_compute$ult_611_612_613_i3810_i571		8	25		#p80
op_hcompute_hw_output_global_wrapper_stencil_10_port_controller_garnet		11	4		#m290
op_hcompute_hw_output_global_wrapper_stencil_11_port_controller_garnet		11	14		#m291
op_hcompute_hw_output_global_wrapper_stencil_1_port_controller_garnet		11	3		#m292
op_hcompute_hw_output_global_wrapper_stencil_2_port_controller_garnet		23	2		#m293
op_hcompute_hw_output_global_wrapper_stencil_3_port_controller_garnet		11	13		#m294
op_hcompute_hw_output_global_wrapper_stencil_4_port_controller_garnet		23	23		#m295
op_hcompute_hw_output_global_wrapper_stencil_5_port_controller_garnet		27	31		#m296
op_hcompute_hw_output_global_wrapper_stencil_6_port_controller_garnet		3	2		#m297
op_hcompute_hw_output_global_wrapper_stencil_7_port_controller_garnet		15	5		#m298
op_hcompute_hw_output_global_wrapper_stencil_8_port_controller_garnet		23	1		#m299
op_hcompute_hw_output_global_wrapper_stencil_9_port_controller_garnet		3	1		#m300
op_hcompute_hw_output_global_wrapper_stencil_port_controller_garnet		15	11		#m301
op_hcompute_r_b_stencil$inner_compute$absd_r_r_stencil_1_r_r_stencil_2_753$abs$is_pos_i3940_i2391		26	29		#p192
op_hcompute_r_b_stencil$inner_compute$absd_r_r_stencil_1_r_r_stencil_2_753$abs$mult_i3938_i1096		24	29		#p191
op_hcompute_r_b_stencil$inner_compute$absd_r_r_stencil_1_r_r_stencil_2_753$abs$out_mux_i3941_i1784		25	29		#p193
op_hcompute_r_b_stencil$inner_compute$absd_r_r_stencil_1_r_r_stencil_2_753$sub_i3937_i134		17	29		#p190
op_hcompute_r_b_stencil$inner_compute$absd_r_r_stencil_3_r_r_stencil_4_754$abs$is_pos_i3946_i2391		14	30		#p188
op_hcompute_r_b_stencil$inner_compute$absd_r_r_stencil_3_r_r_stencil_4_754$abs$mult_i3944_i1096		14	28		#p187
op_hcompute_r_b_stencil$inner_compute$absd_r_r_stencil_3_r_r_stencil_4_754$abs$out_mux_i3947_i1784		14	29		#p189
op_hcompute_r_b_stencil$inner_compute$absd_r_r_stencil_3_r_r_stencil_4_754$sub_i3943_i134		13	29		#p186
op_hcompute_r_b_stencil$inner_compute$add_g_r_stencil_2_g_r_stencil_3_760_i3932_i2231		18	27		#p178
op_hcompute_r_b_stencil$inner_compute$add_g_r_stencil_4_g_r_stencil_5_766_i3920_i2231		10	28		#p183
op_hcompute_r_b_stencil$inner_compute$add_r_r_stencil_1_r_r_stencil_2_756_i3926_i2231		18	29		#p176
op_hcompute_r_b_stencil$inner_compute$add_r_r_stencil_3_r_r_stencil_4_763_i3913_i2231		13	30		#p181
op_hcompute_r_b_stencil$inner_compute$lshr_756_757_758_i3928_i212		20	29		#p177
op_hcompute_r_b_stencil$inner_compute$lshr_760_757_761_i3934_i212		20	27		#p179
op_hcompute_r_b_stencil$inner_compute$lshr_763_757_764_i3915_i212		16	30		#p182
op_hcompute_r_b_stencil$inner_compute$lshr_766_757_767_i3922_i212		17	28		#p184
op_hcompute_r_b_stencil$inner_compute$mux_755_762_768_i3949_i1784		21	28		#p195
op_hcompute_r_b_stencil$inner_compute$sub_759_761_762_i3935_i1985		20	28		#p180
op_hcompute_r_b_stencil$inner_compute$sub_765_767_768_i3923_i1985		18	28		#p185
op_hcompute_r_b_stencil$inner_compute$ult_753_754_755_i3948_i571		21	29		#p194
op_hcompute_r_gb_stencil$inner_compute$add_g_r_stencil_6_g_r_stencil_7_817_i4006_i2231		14	26		#p140
op_hcompute_r_gb_stencil$inner_compute$add_r_r_stencil_5_r_r_stencil_6_813_i3999_i2231		13	28		#p138
op_hcompute_r_gb_stencil$inner_compute$lshr_813_814_815_i4001_i212		16	28		#p139
op_hcompute_r_gb_stencil$inner_compute$lshr_817_814_818_i4008_i212		16	26		#p141
op_hcompute_r_gb_stencil$inner_compute$sub_816_818_819_i4009_i1985		16	27		#p142
op_hcompute_r_gr_stencil$inner_compute$add_g_r_stencil_8_g_r_stencil_9_845_i4033_i2231		10	27		#p304
op_hcompute_r_gr_stencil$inner_compute$add_r_r_stencil_7_r_r_stencil_8_841_i4026_i2231		10	29		#p302
op_hcompute_r_gr_stencil$inner_compute$lshr_841_842_843_i4028_i212		8	29		#p303
op_hcompute_r_gr_stencil$inner_compute$lshr_845_842_846_i4035_i212		8	27		#p305
op_hcompute_r_gr_stencil$inner_compute$sub_844_846_847_i4036_i1985		8	26		#p306
r_gr_stencil$ub_r_gr_stencil_BANK_0_garnet		7	11		#m307
r_r_stencil$d_reg__U37$reg0		12	29		#r308
r_r_stencil$d_reg__U38$reg0		14	29		#r309
r_r_stencil$ub_r_r_stencil_BANK_0_garnet		11	29		#m310
