Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,3
design__inferred_latch__count,0
design__instance__count,12762
design__instance__area,125047
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,69
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,118
design__max_cap_violation__count__corner:nom_tt_025C_1v80,44
power__internal__total,0.006652196403592825
power__switching__total,0.00499628996476531
power__leakage__total,1.3967479617349454E-7
power__total,0.011648626066744328
clock__skew__worst_hold__corner:nom_tt_025C_1v80,4.269360985584975
clock__skew__worst_setup__corner:nom_tt_025C_1v80,4.269360985584975
timing__hold__ws__corner:nom_tt_025C_1v80,0.3267619600721601
timing__setup__ws__corner:nom_tt_025C_1v80,10.80539155402251
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,Infinity
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,1460
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,118
design__max_cap_violation__count__corner:nom_ss_100C_1v60,46
clock__skew__worst_hold__corner:nom_ss_100C_1v60,4.515354440375971
clock__skew__worst_setup__corner:nom_ss_100C_1v60,4.515354440375971
timing__hold__ws__corner:nom_ss_100C_1v60,0.6588048071326058
timing__setup__ws__corner:nom_ss_100C_1v60,5.874724872848929
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,Infinity
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,118
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,44
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,4.171900276656483
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,4.171900276656483
timing__hold__ws__corner:nom_ff_n40C_1v95,0.1218883917186686
timing__setup__ws__corner:nom_ff_n40C_1v95,12.665022278290953
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,Infinity
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,1775
design__max_fanout_violation__count,118
design__max_cap_violation__count,60
clock__skew__worst_hold,4.515354440375971
clock__skew__worst_setup,4.155482298103994
timing__hold__ws,0.1184096187949217
timing__setup__ws,5.571134822268276
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,inf
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,inf
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 1030.4 225.76
design__core__bbox,2.76 2.72 1027.64 223.04
flow__warnings__count,1
flow__errors__count,0
design__io,45
design__die__area,232623
design__core__area,225802
design__instance__count__stdcell,12762
design__instance__area__stdcell,125047
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.553793
design__instance__utilization__stdcell,0.553793
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,582566
design__violations,0
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,390
antenna__violating__nets,75
antenna__violating__pins,89
route__antenna_violation__count,75
route__net,9401
route__net__special,2
route__drc_errors__iter:1,23970
route__wirelength__iter:1,726553
route__drc_errors__iter:2,11664
route__wirelength__iter:2,719611
route__drc_errors__iter:3,9924
route__wirelength__iter:3,716328
route__drc_errors__iter:4,5281
route__wirelength__iter:4,717161
route__drc_errors__iter:5,3396
route__wirelength__iter:5,717251
route__drc_errors__iter:6,2285
route__wirelength__iter:6,717067
route__drc_errors__iter:7,1711
route__wirelength__iter:7,716989
route__drc_errors__iter:8,1325
route__wirelength__iter:8,716762
route__drc_errors__iter:9,1132
route__wirelength__iter:9,716720
route__drc_errors__iter:10,1073
route__wirelength__iter:10,716673
route__drc_errors__iter:11,557
route__wirelength__iter:11,716807
route__drc_errors__iter:12,348
route__wirelength__iter:12,716861
route__drc_errors__iter:13,321
route__wirelength__iter:13,716792
route__drc_errors__iter:14,283
route__wirelength__iter:14,716813
route__drc_errors__iter:15,246
route__wirelength__iter:15,716794
route__drc_errors__iter:16,162
route__wirelength__iter:16,716776
route__drc_errors__iter:17,161
route__wirelength__iter:17,716777
route__drc_errors__iter:18,161
route__wirelength__iter:18,716777
route__drc_errors__iter:19,59
route__wirelength__iter:19,716833
route__drc_errors__iter:20,45
route__wirelength__iter:20,716852
route__drc_errors__iter:21,22
route__wirelength__iter:21,716864
route__drc_errors__iter:22,15
route__wirelength__iter:22,716933
route__drc_errors__iter:23,4
route__wirelength__iter:23,716939
route__drc_errors__iter:24,4
route__wirelength__iter:24,716939
route__drc_errors__iter:25,4
route__wirelength__iter:25,716938
route__drc_errors__iter:26,4
route__wirelength__iter:26,716938
route__drc_errors__iter:27,2
route__wirelength__iter:27,716938
route__drc_errors__iter:28,2
route__wirelength__iter:28,716938
route__drc_errors__iter:29,2
route__wirelength__iter:29,716938
route__drc_errors__iter:30,2
route__wirelength__iter:30,716938
route__drc_errors__iter:31,2
route__wirelength__iter:31,716938
route__drc_errors__iter:32,1
route__wirelength__iter:32,716976
route__drc_errors__iter:33,0
route__wirelength__iter:33,716969
route__drc_errors,0
route__wirelength,716969
route__vias,105695
route__vias__singlecut,105695
route__vias__multicut,0
design__disconnected_pin__count,4
design__critical_disconnected_pin__count,0
route__wirelength__max,1489.62
timing__unannotated_net__count__corner:nom_tt_025C_1v80,121
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,121
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,121
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,22
design__max_fanout_violation__count__corner:min_tt_025C_1v80,118
design__max_cap_violation__count__corner:min_tt_025C_1v80,23
clock__skew__worst_hold__corner:min_tt_025C_1v80,4.2681535069892425
clock__skew__worst_setup__corner:min_tt_025C_1v80,4.2681535069892425
timing__hold__ws__corner:min_tt_025C_1v80,0.3211779821895797
timing__setup__ws__corner:min_tt_025C_1v80,10.991896592936383
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,Infinity
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,121
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,1089
design__max_fanout_violation__count__corner:min_ss_100C_1v60,118
design__max_cap_violation__count__corner:min_ss_100C_1v60,24
clock__skew__worst_hold__corner:min_ss_100C_1v60,4.500079547481964
clock__skew__worst_setup__corner:min_ss_100C_1v60,4.500079547481964
timing__hold__ws__corner:min_ss_100C_1v60,0.873363184270715
timing__setup__ws__corner:min_ss_100C_1v60,6.204363420859249
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,Infinity
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,121
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,118
design__max_cap_violation__count__corner:min_ff_n40C_1v95,23
clock__skew__worst_hold__corner:min_ff_n40C_1v95,4.173965735629912
clock__skew__worst_setup__corner:min_ff_n40C_1v95,4.173965735629912
timing__hold__ws__corner:min_ff_n40C_1v95,0.1184096187949217
timing__setup__ws__corner:min_ff_n40C_1v95,12.792672172558861
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,Infinity
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,121
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,241
design__max_fanout_violation__count__corner:max_tt_025C_1v80,118
design__max_cap_violation__count__corner:max_tt_025C_1v80,56
clock__skew__worst_hold__corner:max_tt_025C_1v80,4.254647865557317
clock__skew__worst_setup__corner:max_tt_025C_1v80,4.254647865557317
timing__hold__ws__corner:max_tt_025C_1v80,0.33310988243959083
timing__setup__ws__corner:max_tt_025C_1v80,10.626365865792462
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,Infinity
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,121
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,1775
design__max_fanout_violation__count__corner:max_ss_100C_1v60,118
design__max_cap_violation__count__corner:max_ss_100C_1v60,60
clock__skew__worst_hold__corner:max_ss_100C_1v60,4.50361893858457
clock__skew__worst_setup__corner:max_ss_100C_1v60,4.50361893858457
timing__hold__ws__corner:max_ss_100C_1v60,0.4612070855767703
timing__setup__ws__corner:max_ss_100C_1v60,5.571134822268276
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,Infinity
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,121
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,27
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,118
design__max_cap_violation__count__corner:max_ff_n40C_1v95,56
clock__skew__worst_hold__corner:max_ff_n40C_1v95,4.155482298103994
clock__skew__worst_setup__corner:max_ff_n40C_1v95,4.155482298103994
timing__hold__ws__corner:max_ff_n40C_1v95,0.1259326012448487
timing__setup__ws__corner:max_ff_n40C_1v95,12.540784765608043
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,Infinity
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,121
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,121
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79986
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.00013783
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.000139172
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000143451
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.000139172
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.0000141999999999999995691814247411599581027985550463199615478515625
ir__drop__worst,0.000137999999999999993331722958345153529080562293529510498046875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
