Analysis & Synthesis report for qlab3
Sun Feb 23 01:57:37 2020
Quartus II 64-Bit Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Registers Packed Into Inferred Megafunctions
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for Ind:indicator|altsyncram:WideOr1_rtl_0|altsyncram_9tu:auto_generated
 15. Parameter Settings for User Entity Instance: Top-level Entity: |qlab3
 16. Parameter Settings for User Entity Instance: shifter:my_shifter
 17. Parameter Settings for User Entity Instance: shifter:my_shifter|counter:mycounter
 18. Parameter Settings for User Entity Instance: shifter:my_shifter|sh_reg:myshiftreg
 19. Parameter Settings for User Entity Instance: shifter:my_shifter|control_unit:ctrl
 20. Parameter Settings for User Entity Instance: Ind:indicator
 21. Parameter Settings for Inferred Entity Instance: Ind:indicator|altsyncram:WideOr1_rtl_0
 22. altsyncram Parameter Settings by Entity Instance
 23. Port Connectivity Checks: "shifter:my_shifter|control_unit:ctrl"
 24. Port Connectivity Checks: "shifter:my_shifter|counter:mycounter"
 25. Elapsed Time Per Partition
 26. Analysis & Synthesis Messages
 27. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                       ;
+------------------------------------+-----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Feb 23 01:57:37 2020         ;
; Quartus II 64-Bit Version          ; 12.1 Build 243 01/31/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; qlab3                                         ;
; Top-level Entity Name              ; qlab3                                         ;
; Family                             ; Cyclone II                                    ;
; Total logic elements               ; 26                                            ;
;     Total combinational functions  ; 26                                            ;
;     Dedicated logic registers      ; 22                                            ;
; Total registers                    ; 22                                            ;
; Total pins                         ; 20                                            ;
; Total virtual pins                 ; 0                                             ;
; Total memory bits                  ; 1,536                                         ;
; Embedded Multiplier 9-bit elements ; 0                                             ;
; Total PLLs                         ; 0                                             ;
+------------------------------------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C5Q208C8        ;                    ;
; Top-level entity name                                                      ; qlab3              ; qlab3              ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                            ; Library ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------+---------+
; struct_l6.sv                     ; yes             ; User SystemVerilog HDL File  ; E:/study/Labs/Verify/qlab3/struct_l6.sv                                 ;         ;
; Ind.sv                           ; yes             ; User SystemVerilog HDL File  ; E:/study/Labs/Verify/qlab3/Ind.sv                                       ;         ;
; control.sv                       ; yes             ; User SystemVerilog HDL File  ; E:/study/Labs/Verify/qlab3/control.sv                                   ;         ;
; components.v                     ; yes             ; User Verilog HDL File        ; E:/study/Labs/Verify/qlab3/components.v                                 ;         ;
; qlab3.sv                         ; yes             ; User SystemVerilog HDL File  ; E:/study/Labs/Verify/qlab3/qlab3.sv                                     ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/altera/12.1sp1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/altera/12.1sp1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/altera/12.1sp1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal121.inc                   ; yes             ; Megafunction                 ; c:/altera/12.1sp1/quartus/libraries/megafunctions/aglobal121.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/altera/12.1sp1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/altera/12.1sp1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/altera/12.1sp1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/altera/12.1sp1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_9tu.tdf            ; yes             ; Auto-Generated Megafunction  ; E:/study/Labs/Verify/qlab3/db/altsyncram_9tu.tdf                        ;         ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 26    ;
;                                             ;       ;
; Total combinational functions               ; 26    ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 5     ;
;     -- 3 input functions                    ; 9     ;
;     -- <=2 input functions                  ; 12    ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 19    ;
;     -- arithmetic mode                      ; 7     ;
;                                             ;       ;
; Total registers                             ; 22    ;
;     -- Dedicated logic registers            ; 22    ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 20    ;
; Total memory bits                           ; 1536  ;
; Embedded Multiplier 9-bit elements          ; 0     ;
; Maximum fan-out                             ; 28    ;
; Total fan-out                               ; 207   ;
; Average fan-out                             ; 2.80  ;
+---------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                               ;
+------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node               ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                         ; Library Name ;
+------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------+--------------+
; |qlab3                                   ; 26 (0)            ; 22 (0)       ; 1536        ; 0            ; 0       ; 0         ; 20   ; 0            ; |qlab3                                                                      ;              ;
;    |Ind:indicator|                       ; 3 (3)             ; 2 (2)        ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |qlab3|Ind:indicator                                                        ;              ;
;       |altsyncram:WideOr1_rtl_0|         ; 0 (0)             ; 0 (0)        ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |qlab3|Ind:indicator|altsyncram:WideOr1_rtl_0                               ;              ;
;          |altsyncram_9tu:auto_generated| ; 0 (0)             ; 0 (0)        ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |qlab3|Ind:indicator|altsyncram:WideOr1_rtl_0|altsyncram_9tu:auto_generated ;              ;
;    |shifter:my_shifter|                  ; 23 (0)            ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |qlab3|shifter:my_shifter                                                   ;              ;
;       |control_unit:ctrl|                ; 7 (7)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |qlab3|shifter:my_shifter|control_unit:ctrl                                 ;              ;
;       |counter:mycounter|                ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |qlab3|shifter:my_shifter|counter:mycounter                                 ;              ;
;       |sh_reg:myshiftreg|                ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |qlab3|shifter:my_shifter|sh_reg:myshiftreg                                 ;              ;
+------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                        ;
+---------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+----------------------+
; Name                                                                            ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                  ;
+---------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+----------------------+
; Ind:indicator|altsyncram:WideOr1_rtl_0|altsyncram_9tu:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 256          ; 6            ; --           ; --           ; 1536 ; qlab3.qlab30.rtl.mif ;
+---------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+----------------------+


+---------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                            ;
+---------------------------------------------------+-----------------------------------------------------------+
; Register name                                     ; Reason for Removal                                        ;
+---------------------------------------------------+-----------------------------------------------------------+
; shifter:my_shifter|control_unit:ctrl|state[1..31] ; Merged with shifter:my_shifter|control_unit:ctrl|c_sh[0]  ;
; shifter:my_shifter|control_unit:ctrl|c_sh[1]      ; Merged with shifter:my_shifter|control_unit:ctrl|state[0] ;
; shifter:my_shifter|control_unit:ctrl|c_sh[0]      ; Stuck at GND due to stuck port data_in                    ;
; Total Number of Removed Registers = 33            ;                                                           ;
+---------------------------------------------------+-----------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 22    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 12    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 18    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------+
; Inverted Register Statistics                            ;
+-----------------------------------------------+---------+
; Inverted Register                             ; Fan out ;
+-----------------------------------------------+---------+
; shifter:my_shifter|control_unit:ctrl|cont     ; 9       ;
; shifter:my_shifter|control_unit:ctrl|c_acc[0] ; 9       ;
; Total number of inverted registers = 2        ;         ;
+-----------------------------------------------+---------+


+----------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                         ;
+---------------------------------+-----------------------------+------+
; Register Name                   ; Megafunction                ; Type ;
+---------------------------------+-----------------------------+------+
; Ind:indicator|ind_out[0,1,3..6] ; Ind:indicator|WideOr1_rtl_0 ; ROM  ;
+---------------------------------+-----------------------------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------+
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |qlab3|shifter:my_shifter|control_unit:ctrl|c_sh[0]    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |qlab3|shifter:my_shifter|counter:mycounter|par_out[7] ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |qlab3|shifter:my_shifter|sh_reg:myshiftreg|content[0] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for Ind:indicator|altsyncram:WideOr1_rtl_0|altsyncram_9tu:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------+
; Assignment                      ; Value              ; From ; To                            ;
+---------------------------------+--------------------+------+-------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                             ;
+---------------------------------+--------------------+------+-------------------------------+


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |qlab3 ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; m              ; 8     ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: shifter:my_shifter ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; m              ; 8     ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: shifter:my_shifter|counter:mycounter ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; num_bits       ; 8     ; Signed Integer                                           ;
; max            ; 255   ; Signed Integer                                           ;
; dir            ; up    ; String                                                   ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: shifter:my_shifter|sh_reg:myshiftreg ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; n              ; 8     ; Signed Integer                                           ;
; load           ; 00    ; Unsigned Binary                                          ;
; shift          ; 10    ; Unsigned Binary                                          ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: shifter:my_shifter|control_unit:ctrl ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; n              ; 8     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Ind:indicator ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; n              ; 8     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Ind:indicator|altsyncram:WideOr1_rtl_0 ;
+------------------------------------+----------------------+-----------------------------+
; Parameter Name                     ; Value                ; Type                        ;
+------------------------------------+----------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                     ;
; OPERATION_MODE                     ; ROM                  ; Untyped                     ;
; WIDTH_A                            ; 6                    ; Untyped                     ;
; WIDTHAD_A                          ; 8                    ; Untyped                     ;
; NUMWORDS_A                         ; 256                  ; Untyped                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WIDTH_B                            ; 1                    ; Untyped                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; INIT_FILE                          ; qlab3.qlab30.rtl.mif ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                     ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_9tu       ; Untyped                     ;
+------------------------------------+----------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                   ;
+-------------------------------------------+----------------------------------------+
; Name                                      ; Value                                  ;
+-------------------------------------------+----------------------------------------+
; Number of entity instances                ; 1                                      ;
; Entity Instance                           ; Ind:indicator|altsyncram:WideOr1_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                    ;
;     -- WIDTH_A                            ; 6                                      ;
;     -- NUMWORDS_A                         ; 256                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                           ;
;     -- WIDTH_B                            ; 1                                      ;
;     -- NUMWORDS_B                         ; 1                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ;
+-------------------------------------------+----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "shifter:my_shifter|control_unit:ctrl"                                                                                     ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                  ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; c_acc ; Output ; Warning  ; Output or bidir port (2 bits) is wider than the port expression (1 bits) it drives; bit(s) "c_acc[1..1]" have no fanouts ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "shifter:my_shifter|counter:mycounter"                                                                                                                                                      ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                            ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; carry_in     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; carry_in[-1] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; carry_out    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; dat_in       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; dat_in[-1]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Feb 23 01:57:33 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off qlab3 -c qlab3
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 2 entities, in source file struct_l6.sv
    Info (12023): Found entity 1: sh_reg
    Info (12023): Found entity 2: shifter
Info (12021): Found 1 design units, including 1 entities, in source file ind.sv
    Info (12023): Found entity 1: Ind
Info (12021): Found 1 design units, including 1 entities, in source file control.sv
    Info (12023): Found entity 1: control_unit
Warning (12018): Entity "latch" will be ignored because it conflicts with Quartus II primitive name
Warning (12090): Entity "mux" obtained from "components.v" instead of from Quartus II megafunction library
Info (12021): Found 6 design units, including 6 entities, in source file components.v
    Info (12023): Found entity 1: counter
    Info (12023): Found entity 2: shift_register
    Info (12023): Found entity 3: acc_sm
    Info (12023): Found entity 4: decod
    Info (12023): Found entity 5: mux
Info (12021): Found 1 design units, including 1 entities, in source file qlab3.sv
    Info (12023): Found entity 1: qlab3
Warning (10227): Verilog HDL Port Declaration warning at components.v(18): data type declaration for "result" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at components.v(16): see declaration for object "result"
Warning (10227): Verilog HDL Port Declaration warning at control.sv(10): data type declaration for "c_sh" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at control.sv(3): see declaration for object "c_sh"
Warning (10227): Verilog HDL Port Declaration warning at control.sv(10): data type declaration for "c_acc" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at control.sv(3): see declaration for object "c_acc"
Warning (10227): Verilog HDL Port Declaration warning at components.v(69): data type declaration for "s" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at components.v(65): see declaration for object "s"
Warning (10227): Verilog HDL Port Declaration warning at components.v(70): data type declaration for "par_inp" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at components.v(65): see declaration for object "par_inp"
Warning (10227): Verilog HDL Port Declaration warning at components.v(67): data type declaration for "result" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at components.v(66): see declaration for object "result"
Warning (10227): Verilog HDL Port Declaration warning at components.v(130): data type declaration for "d" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at components.v(128): see declaration for object "d"
Warning (10227): Verilog HDL Port Declaration warning at components.v(133): data type declaration for "q" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at components.v(129): see declaration for object "q"
Warning (10227): Verilog HDL Port Declaration warning at components.v(132): data type declaration for "s" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at components.v(128): see declaration for object "s"
Warning (10227): Verilog HDL Port Declaration warning at components.v(147): data type declaration for "d" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at components.v(145): see declaration for object "d"
Warning (10227): Verilog HDL Port Declaration warning at components.v(149): data type declaration for "y" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at components.v(146): see declaration for object "y"
Warning (10227): Verilog HDL Port Declaration warning at components.v(162): data type declaration for "x_in" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at components.v(160): see declaration for object "x_in"
Warning (10227): Verilog HDL Port Declaration warning at components.v(163): data type declaration for "y_out" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at components.v(161): see declaration for object "y_out"
Warning (10227): Verilog HDL Port Declaration warning at components.v(181): data type declaration for "d_in" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at components.v(179): see declaration for object "d_in"
Warning (10227): Verilog HDL Port Declaration warning at components.v(182): data type declaration for "addr" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at components.v(179): see declaration for object "addr"
Info (12127): Elaborating entity "qlab3" for the top level hierarchy
Info (12128): Elaborating entity "shifter" for hierarchy "shifter:my_shifter"
Info (12128): Elaborating entity "counter" for hierarchy "shifter:my_shifter|counter:mycounter"
Warning (10646): Verilog HDL Event Control warning at components.v(22): posedge or negedge of vector "result" depends solely on its least-significant bit
Warning (10646): Verilog HDL Event Control warning at components.v(22): posedge or negedge of vector "dir" depends solely on its least-significant bit
Warning (10230): Verilog HDL assignment warning at components.v(24): truncated value with size 32 to match size of target (1)
Info (12128): Elaborating entity "sh_reg" for hierarchy "shifter:my_shifter|sh_reg:myshiftreg"
Info (12128): Elaborating entity "control_unit" for hierarchy "shifter:my_shifter|control_unit:ctrl"
Info (12128): Elaborating entity "Ind" for hierarchy "Ind:indicator"
Info (19000): Inferred 1 megafunctions from design logic
    Info (276031): Inferred altsyncram megafunction from the following design logic: "Ind:indicator|WideOr1_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 6
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to qlab3.qlab30.rtl.mif
Info (12130): Elaborated megafunction instantiation "Ind:indicator|altsyncram:WideOr1_rtl_0"
Info (12133): Instantiated megafunction "Ind:indicator|altsyncram:WideOr1_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "6"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "qlab3.qlab30.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9tu.tdf
    Info (12023): Found entity 1: altsyncram_9tu
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (144001): Generated suppressed messages file E:/study/Labs/Verify/qlab3/output_files/qlab3.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 54 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 11 input pins
    Info (21059): Implemented 9 output pins
    Info (21061): Implemented 28 logic cells
    Info (21064): Implemented 6 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 22 warnings
    Info: Peak virtual memory: 461 megabytes
    Info: Processing ended: Sun Feb 23 01:57:37 2020
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in E:/study/Labs/Verify/qlab3/output_files/qlab3.map.smsg.


