Analysis & Synthesis report for Z80_VGA
Mon Jun 22 20:19:28 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |Z80_VGA|bufferedUART:UART|txState
 11. State Machine - |Z80_VGA|bufferedUART:UART|rxState
 12. State Machine - |Z80_VGA|SBCTextDisplayRGB:io1|dispState
 13. State Machine - |Z80_VGA|SBCTextDisplayRGB:io1|escState
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for Z80_BASIC_ROM:rom|altsyncram:altsyncram_component|altsyncram_4nu3:auto_generated
 20. Source assignments for InternalRam32K:u3|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated
 21. Source assignments for SBCTextDisplayRGB:io1|SansBoldRomReduced:\GEN_REDUCED_SCHARS:fontRom|altsyncram:altsyncram_component|altsyncram_2d91:auto_generated
 22. Source assignments for SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_shh2:auto_generated
 23. Source assignments for SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_shh2:auto_generated
 24. Source assignments for bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated
 25. Parameter Settings for User Entity Instance: T80s:cpu1
 26. Parameter Settings for User Entity Instance: T80s:cpu1|T80:u0
 27. Parameter Settings for User Entity Instance: T80s:cpu1|T80:u0|T80_MCode:mcode
 28. Parameter Settings for User Entity Instance: T80s:cpu1|T80:u0|T80_ALU:alu
 29. Parameter Settings for User Entity Instance: Z80_BASIC_ROM:rom|altsyncram:altsyncram_component
 30. Parameter Settings for User Entity Instance: InternalRam32K:u3|altsyncram:altsyncram_component
 31. Parameter Settings for User Entity Instance: SBCTextDisplayRGB:io1
 32. Parameter Settings for User Entity Instance: SBCTextDisplayRGB:io1|SansBoldRomReduced:\GEN_REDUCED_SCHARS:fontRom|altsyncram:altsyncram_component
 33. Parameter Settings for User Entity Instance: SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component
 34. Parameter Settings for User Entity Instance: SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component
 35. Parameter Settings for User Entity Instance: OutLatch:io3
 36. Parameter Settings for User Entity Instance: OutLatch:io7SEGUU
 37. Parameter Settings for User Entity Instance: OutLatch:io7SEGUM
 38. Parameter Settings for User Entity Instance: OutLatch:io7SEGLM
 39. Parameter Settings for User Entity Instance: OutLatch:io7SEGLL
 40. Parameter Settings for User Entity Instance: counter:myCounter
 41. Parameter Settings for Inferred Entity Instance: bufferedUART:UART|altsyncram:rxBuffer_rtl_0
 42. Parameter Settings for Inferred Entity Instance: SBCTextDisplayRGB:io1|lpm_divide:Mod0
 43. Parameter Settings for Inferred Entity Instance: SBCTextDisplayRGB:io1|lpm_divide:Mod1
 44. altsyncram Parameter Settings by Entity Instance
 45. Port Connectivity Checks: "counter:myCounter"
 46. Port Connectivity Checks: "OutLatch:io3"
 47. Port Connectivity Checks: "bufferedUART:UART"
 48. Port Connectivity Checks: "SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam"
 49. Port Connectivity Checks: "SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam"
 50. Port Connectivity Checks: "SBCTextDisplayRGB:io1"
 51. Port Connectivity Checks: "T80s:cpu1|T80:u0"
 52. Port Connectivity Checks: "T80s:cpu1"
 53. Post-Synthesis Netlist Statistics for Top Partition
 54. Elapsed Time Per Partition
 55. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Jun 22 20:19:28 2020       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; Z80_VGA                                     ;
; Top-level Entity Name              ; Z80_VGA                                     ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 4,016                                       ;
;     Total combinational functions  ; 3,723                                       ;
;     Dedicated logic registers      ; 934                                         ;
; Total registers                    ; 934                                         ;
; Total pins                         ; 45                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 368,768                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE10E22C8       ;                    ;
; Top-level entity name                                            ; Z80_VGA            ; Z80_VGA            ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; On                 ; Off                ;
; Maximum processors allowed for parallel compilation              ; All                ;                    ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                                                     ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                                             ; Library ;
+------------------------------------------------------------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Z80_VGA.vhd                                                                                          ; yes             ; User VHDL File               ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE10/Z80_VGA_PS2_UART_32K/Z80_VGA.vhd                                          ;         ;
; ../../MultiComp (VHDL Template)/Components/Display_Seven_Seg/Seven_Seg_8_Digit/Loadable_7S8D_LED.vhd ; yes             ; User VHDL File               ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/Display_Seven_Seg/Seven_Seg_8_Digit/Loadable_7S8D_LED.vhd ;         ;
; ../../MultiComp (VHDL Template)/Components/RAM_Internal/InternalRam32K.vhd                           ; yes             ; User Wizard-Generated File   ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/RAM_Internal/InternalRam32K.vhd                           ;         ;
; ../../MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRom.vhd                                  ; yes             ; User Wizard-Generated File   ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRom.vhd                                  ;         ;
; ../../MultiComp (VHDL Template)/Components/TERMINAL/DisplayRam2K.vhd                                 ; yes             ; User Wizard-Generated File   ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/DisplayRam2K.vhd                                 ;         ;
; ../../MultiComp (VHDL Template)/Components/TERMINAL/DisplayRam1K.vhd                                 ; yes             ; User Wizard-Generated File   ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/DisplayRam1K.vhd                                 ;         ;
; ../../MultiComp (VHDL Template)/Components/TERMINAL/CGABoldRomReduced.vhd                            ; yes             ; User Wizard-Generated File   ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/CGABoldRomReduced.vhd                            ;         ;
; ../../MultiComp (VHDL Template)/Components/CPU/Z80/T80s.vhd                                          ; yes             ; User VHDL File               ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/Z80/T80s.vhd                                          ;         ;
; ../../MultiComp (VHDL Template)/Components/CPU/Z80/T80_Reg.vhd                                       ; yes             ; User VHDL File               ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/Z80/T80_Reg.vhd                                       ;         ;
; ../../MultiComp (VHDL Template)/Components/CPU/Z80/T80_Pack.vhd                                      ; yes             ; User VHDL File               ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/Z80/T80_Pack.vhd                                      ;         ;
; ../../MultiComp (VHDL Template)/Components/CPU/Z80/T80_MCode.vhd                                     ; yes             ; User VHDL File               ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/Z80/T80_MCode.vhd                                     ;         ;
; ../../MultiComp (VHDL Template)/Components/CPU/Z80/T80_ALU.vhd                                       ; yes             ; User VHDL File               ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/Z80/T80_ALU.vhd                                       ;         ;
; ../../MultiComp (VHDL Template)/Components/CPU/Z80/T80.vhd                                           ; yes             ; User VHDL File               ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/Z80/T80.vhd                                           ;         ;
; ../../MultiComp (VHDL Template)/Components/IO/OutLatch.vhd                                           ; yes             ; User VHDL File               ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/IO/OutLatch.vhd                                           ;         ;
; ../../MultiComp (VHDL Template)/Components/COUNTER/Counter.vhd                                       ; yes             ; User VHDL File               ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/COUNTER/Counter.vhd                                       ;         ;
; ../../MultiComp (VHDL Template)/Components/UART/Toggle_On_FN_Key.vhd                                 ; yes             ; User VHDL File               ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/UART/Toggle_On_FN_Key.vhd                                 ;         ;
; ../../MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRomReduced.vhd                           ; yes             ; User Wizard-Generated File   ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRomReduced.vhd                           ;         ;
; ../../MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd                            ; yes             ; User VHDL File               ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd                            ;         ;
; ../../MultiComp (VHDL Template)/Components/TERMINAL/CGABoldRom.vhd                                   ; yes             ; User Wizard-Generated File   ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/CGABoldRom.vhd                                   ;         ;
; ../../MultiComp (VHDL Template)/Components/UART/bufferedUART.vhd                                     ; yes             ; User VHDL File               ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/UART/bufferedUART.vhd                                     ;         ;
; ../../MultiComp (VHDL Template)/Components/ROMs/Z80/Z80_BASIC_ROM.vhd                                ; yes             ; User Wizard-Generated File   ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/ROMs/Z80/Z80_BASIC_ROM.vhd                                ;         ;
; altsyncram.tdf                                                                                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                    ;         ;
; stratix_ram_block.inc                                                                                ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                             ;         ;
; lpm_mux.inc                                                                                          ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                       ;         ;
; lpm_decode.inc                                                                                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                    ;         ;
; aglobal181.inc                                                                                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                                                    ;         ;
; a_rdenreg.inc                                                                                        ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                     ;         ;
; altrom.inc                                                                                           ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                                                        ;         ;
; altram.inc                                                                                           ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                                                        ;         ;
; altdpram.inc                                                                                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                                                      ;         ;
; db/altsyncram_4nu3.tdf                                                                               ; yes             ; Auto-Generated Megafunction  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE10/Z80_VGA_PS2_UART_32K/db/altsyncram_4nu3.tdf                               ;         ;
; db/altsyncram_6dp3.tdf                                                                               ; yes             ; Auto-Generated Megafunction  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE10/Z80_VGA_PS2_UART_32K/db/altsyncram_6dp3.tdf                               ;         ;
; db/decode_msa.tdf                                                                                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE10/Z80_VGA_PS2_UART_32K/db/decode_msa.tdf                                    ;         ;
; db/decode_f8a.tdf                                                                                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE10/Z80_VGA_PS2_UART_32K/db/decode_f8a.tdf                                    ;         ;
; db/mux_6nb.tdf                                                                                       ; yes             ; Auto-Generated Megafunction  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE10/Z80_VGA_PS2_UART_32K/db/mux_6nb.tdf                                       ;         ;
; db/altsyncram_2d91.tdf                                                                               ; yes             ; Auto-Generated Megafunction  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE10/Z80_VGA_PS2_UART_32K/db/altsyncram_2d91.tdf                               ;         ;
; db/altsyncram_shh2.tdf                                                                               ; yes             ; Auto-Generated Megafunction  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE10/Z80_VGA_PS2_UART_32K/db/altsyncram_shh2.tdf                               ;         ;
; db/altsyncram_3ce1.tdf                                                                               ; yes             ; Auto-Generated Megafunction  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE10/Z80_VGA_PS2_UART_32K/db/altsyncram_3ce1.tdf                               ;         ;
; lpm_divide.tdf                                                                                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_divide.tdf                                                                                    ;         ;
; abs_divider.inc                                                                                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/abs_divider.inc                                                                                   ;         ;
; sign_div_unsign.inc                                                                                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sign_div_unsign.inc                                                                               ;         ;
; db/lpm_divide_icm.tdf                                                                                ; yes             ; Auto-Generated Megafunction  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE10/Z80_VGA_PS2_UART_32K/db/lpm_divide_icm.tdf                                ;         ;
; db/sign_div_unsign_7nh.tdf                                                                           ; yes             ; Auto-Generated Megafunction  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE10/Z80_VGA_PS2_UART_32K/db/sign_div_unsign_7nh.tdf                           ;         ;
; db/alt_u_div_2af.tdf                                                                                 ; yes             ; Auto-Generated Megafunction  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE10/Z80_VGA_PS2_UART_32K/db/alt_u_div_2af.tdf                                 ;         ;
; db/add_sub_7pc.tdf                                                                                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE10/Z80_VGA_PS2_UART_32K/db/add_sub_7pc.tdf                                   ;         ;
; db/add_sub_8pc.tdf                                                                                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE10/Z80_VGA_PS2_UART_32K/db/add_sub_8pc.tdf                                   ;         ;
+------------------------------------------------------------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 4,016          ;
;                                             ;                ;
; Total combinational functions               ; 3723           ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 2197           ;
;     -- 3 input functions                    ; 841            ;
;     -- <=2 input functions                  ; 685            ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 3192           ;
;     -- arithmetic mode                      ; 531            ;
;                                             ;                ;
; Total registers                             ; 934            ;
;     -- Dedicated logic registers            ; 934            ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 45             ;
; Total memory bits                           ; 368768         ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; i_clk_50~input ;
; Maximum fan-out                             ; 610            ;
; Total fan-out                               ; 17076          ;
; Average fan-out                             ; 3.54           ;
+---------------------------------------------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                             ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                          ; Entity Name         ; Library Name ;
+--------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |Z80_VGA                                               ; 3723 (122)          ; 934 (23)                  ; 368768      ; 0            ; 0       ; 0         ; 45   ; 0            ; |Z80_VGA                                                                                                                                     ; Z80_VGA             ; work         ;
;    |InternalRam32K:u3|                                 ; 22 (0)              ; 4 (0)                     ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Z80_VGA|InternalRam32K:u3                                                                                                                   ; InternalRam32K      ; work         ;
;       |altsyncram:altsyncram_component|                ; 22 (0)              ; 4 (0)                     ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Z80_VGA|InternalRam32K:u3|altsyncram:altsyncram_component                                                                                   ; altsyncram          ; work         ;
;          |altsyncram_6dp3:auto_generated|              ; 22 (0)              ; 4 (4)                     ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Z80_VGA|InternalRam32K:u3|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated                                                    ; altsyncram_6dp3     ; work         ;
;             |decode_f8a:rden_decode|                   ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Z80_VGA|InternalRam32K:u3|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|decode_f8a:rden_decode                             ; decode_f8a          ; work         ;
;             |decode_msa:decode3|                       ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Z80_VGA|InternalRam32K:u3|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|decode_msa:decode3                                 ; decode_msa          ; work         ;
;             |mux_6nb:mux2|                             ; 14 (14)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Z80_VGA|InternalRam32K:u3|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|mux_6nb:mux2                                       ; mux_6nb             ; work         ;
;    |Loadable_7S8D_LED:Seg78D|                          ; 55 (55)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Z80_VGA|Loadable_7S8D_LED:Seg78D                                                                                                            ; Loadable_7S8D_LED   ; work         ;
;    |OutLatch:io3|                                      ; 0 (0)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Z80_VGA|OutLatch:io3                                                                                                                        ; OutLatch            ; work         ;
;    |OutLatch:io7SEGLL|                                 ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Z80_VGA|OutLatch:io7SEGLL                                                                                                                   ; OutLatch            ; work         ;
;    |OutLatch:io7SEGLM|                                 ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Z80_VGA|OutLatch:io7SEGLM                                                                                                                   ; OutLatch            ; work         ;
;    |OutLatch:io7SEGUM|                                 ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Z80_VGA|OutLatch:io7SEGUM                                                                                                                   ; OutLatch            ; work         ;
;    |OutLatch:io7SEGUU|                                 ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Z80_VGA|OutLatch:io7SEGUU                                                                                                                   ; OutLatch            ; work         ;
;    |SBCTextDisplayRGB:io1|                             ; 1403 (1225)         ; 385 (385)                 ; 40960       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Z80_VGA|SBCTextDisplayRGB:io1                                                                                                               ; SBCTextDisplayRGB   ; work         ;
;       |DisplayRam2K:\GEN_2KATTRAM:dispAttRam|          ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Z80_VGA|SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam                                                                         ; DisplayRam2K        ; work         ;
;          |altsyncram:altsyncram_component|             ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Z80_VGA|SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component                                         ; altsyncram          ; work         ;
;             |altsyncram_shh2:auto_generated|           ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Z80_VGA|SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_shh2:auto_generated          ; altsyncram_shh2     ; work         ;
;       |DisplayRam2K:\GEN_2KRAM:dispCharRam|            ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Z80_VGA|SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam                                                                           ; DisplayRam2K        ; work         ;
;          |altsyncram:altsyncram_component|             ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Z80_VGA|SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component                                           ; altsyncram          ; work         ;
;             |altsyncram_shh2:auto_generated|           ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Z80_VGA|SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_shh2:auto_generated            ; altsyncram_shh2     ; work         ;
;       |SansBoldRomReduced:\GEN_REDUCED_SCHARS:fontRom| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Z80_VGA|SBCTextDisplayRGB:io1|SansBoldRomReduced:\GEN_REDUCED_SCHARS:fontRom                                                                ; SansBoldRomReduced  ; work         ;
;          |altsyncram:altsyncram_component|             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Z80_VGA|SBCTextDisplayRGB:io1|SansBoldRomReduced:\GEN_REDUCED_SCHARS:fontRom|altsyncram:altsyncram_component                                ; altsyncram          ; work         ;
;             |altsyncram_2d91:auto_generated|           ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Z80_VGA|SBCTextDisplayRGB:io1|SansBoldRomReduced:\GEN_REDUCED_SCHARS:fontRom|altsyncram:altsyncram_component|altsyncram_2d91:auto_generated ; altsyncram_2d91     ; work         ;
;       |lpm_divide:Mod0|                                ; 89 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Z80_VGA|SBCTextDisplayRGB:io1|lpm_divide:Mod0                                                                                               ; lpm_divide          ; work         ;
;          |lpm_divide_icm:auto_generated|               ; 89 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Z80_VGA|SBCTextDisplayRGB:io1|lpm_divide:Mod0|lpm_divide_icm:auto_generated                                                                 ; lpm_divide_icm      ; work         ;
;             |sign_div_unsign_7nh:divider|              ; 89 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Z80_VGA|SBCTextDisplayRGB:io1|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider                                     ; sign_div_unsign_7nh ; work         ;
;                |alt_u_div_2af:divider|                 ; 89 (89)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Z80_VGA|SBCTextDisplayRGB:io1|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider               ; alt_u_div_2af       ; work         ;
;       |lpm_divide:Mod1|                                ; 89 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Z80_VGA|SBCTextDisplayRGB:io1|lpm_divide:Mod1                                                                                               ; lpm_divide          ; work         ;
;          |lpm_divide_icm:auto_generated|               ; 89 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Z80_VGA|SBCTextDisplayRGB:io1|lpm_divide:Mod1|lpm_divide_icm:auto_generated                                                                 ; lpm_divide_icm      ; work         ;
;             |sign_div_unsign_7nh:divider|              ; 89 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Z80_VGA|SBCTextDisplayRGB:io1|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider                                     ; sign_div_unsign_7nh ; work         ;
;                |alt_u_div_2af:divider|                 ; 89 (89)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Z80_VGA|SBCTextDisplayRGB:io1|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider               ; alt_u_div_2af       ; work         ;
;    |T80s:cpu1|                                         ; 1948 (6)            ; 346 (12)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Z80_VGA|T80s:cpu1                                                                                                                           ; T80s                ; work         ;
;       |T80:u0|                                         ; 1942 (822)          ; 334 (206)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Z80_VGA|T80s:cpu1|T80:u0                                                                                                                    ; T80                 ; work         ;
;          |T80_ALU:alu|                                 ; 406 (406)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Z80_VGA|T80s:cpu1|T80:u0|T80_ALU:alu                                                                                                        ; T80_ALU             ; work         ;
;          |T80_MCode:mcode|                             ; 458 (458)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Z80_VGA|T80s:cpu1|T80:u0|T80_MCode:mcode                                                                                                    ; T80_MCode           ; work         ;
;          |T80_Reg:Regs|                                ; 256 (256)           ; 128 (128)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Z80_VGA|T80s:cpu1|T80:u0|T80_Reg:Regs                                                                                                       ; T80_Reg             ; work         ;
;    |Toggle_On_FN_Key:FNKey1Toggle|                     ; 1 (1)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Z80_VGA|Toggle_On_FN_Key:FNKey1Toggle                                                                                                       ; Toggle_On_FN_Key    ; work         ;
;    |Toggle_On_FN_Key:FNKey2Toggle|                     ; 1 (1)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Z80_VGA|Toggle_On_FN_Key:FNKey2Toggle                                                                                                       ; Toggle_On_FN_Key    ; work         ;
;    |Z80_BASIC_ROM:rom|                                 ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Z80_VGA|Z80_BASIC_ROM:rom                                                                                                                   ; Z80_BASIC_ROM       ; work         ;
;       |altsyncram:altsyncram_component|                ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Z80_VGA|Z80_BASIC_ROM:rom|altsyncram:altsyncram_component                                                                                   ; altsyncram          ; work         ;
;          |altsyncram_4nu3:auto_generated|              ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Z80_VGA|Z80_BASIC_ROM:rom|altsyncram:altsyncram_component|altsyncram_4nu3:auto_generated                                                    ; altsyncram_4nu3     ; work         ;
;    |bufferedUART:UART|                                 ; 154 (154)           ; 94 (94)                   ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Z80_VGA|bufferedUART:UART                                                                                                                   ; bufferedUART        ; work         ;
;       |altsyncram:rxBuffer_rtl_0|                      ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Z80_VGA|bufferedUART:UART|altsyncram:rxBuffer_rtl_0                                                                                         ; altsyncram          ; work         ;
;          |altsyncram_3ce1:auto_generated|              ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Z80_VGA|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated                                                          ; altsyncram_3ce1     ; work         ;
;    |counter:myCounter|                                 ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Z80_VGA|counter:myCounter                                                                                                                   ; counter             ; work         ;
+--------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------------------------------------------+
; Name                                                                                                                                           ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------------------------------------------+
; InternalRam32K:u3|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ALTSYNCRAM                                                    ; AUTO ; Single Port      ; 32768        ; 8            ; --           ; --           ; 262144 ; None                                                                ;
; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_shh2:auto_generated|ALTSYNCRAM          ; AUTO ; True Dual Port   ; 2048         ; 8            ; 2048         ; 8            ; 16384  ; None                                                                ;
; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_shh2:auto_generated|ALTSYNCRAM            ; AUTO ; True Dual Port   ; 2048         ; 8            ; 2048         ; 8            ; 16384  ; None                                                                ;
; SBCTextDisplayRGB:io1|SansBoldRomReduced:\GEN_REDUCED_SCHARS:fontRom|altsyncram:altsyncram_component|altsyncram_2d91:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 1024         ; 8            ; --           ; --           ; 8192   ; SansFontBoldReduced.HEX                                             ;
; Z80_BASIC_ROM:rom|altsyncram:altsyncram_component|altsyncram_4nu3:auto_generated|ALTSYNCRAM                                                    ; AUTO ; ROM              ; 8192         ; 8            ; --           ; --           ; 65536  ; ../../../../MultiComp (VHDL Template)/Components/ROMs/Z80/BASIC.HEX ;
; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ALTSYNCRAM                                                          ; AUTO ; Simple Dual Port ; 16           ; 8            ; 16           ; 8            ; 128    ; None                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                              ;
+--------+--------------+---------+--------------+--------------+----------------------------+-----------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance            ; IP Include File                                                       ;
+--------+--------------+---------+--------------+--------------+----------------------------+-----------------------------------------------------------------------+
; Altera ; ROM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |Z80_VGA|Z80_BASIC_ROM:rom ; ../../MultiComp (VHDL Template)/Components/ROMs/Z80/Z80_BASIC_ROM.vhd ;
+--------+--------------+---------+--------------+--------------+----------------------------+-----------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------+
; State Machine - |Z80_VGA|bufferedUART:UART|txState                 ;
+-----------------+-----------------+-----------------+--------------+
; Name            ; txState.stopBit ; txState.dataBit ; txState.idle ;
+-----------------+-----------------+-----------------+--------------+
; txState.idle    ; 0               ; 0               ; 0            ;
; txState.dataBit ; 0               ; 1               ; 1            ;
; txState.stopBit ; 1               ; 0               ; 1            ;
+-----------------+-----------------+-----------------+--------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------+
; State Machine - |Z80_VGA|bufferedUART:UART|rxState                 ;
+-----------------+-----------------+-----------------+--------------+
; Name            ; rxState.stopBit ; rxState.dataBit ; rxState.idle ;
+-----------------+-----------------+-----------------+--------------+
; rxState.idle    ; 0               ; 0               ; 0            ;
; rxState.dataBit ; 0               ; 1               ; 1            ;
; rxState.stopBit ; 1               ; 0               ; 1            ;
+-----------------+-----------------+-----------------+--------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Z80_VGA|SBCTextDisplayRGB:io1|dispState                                                                                                                                                                                                                                                                               ;
+-----------------------+----------------+----------------+----------------------+----------------+----------------+----------------------+-------------------+---------------------+-------------------+-----------------------+-------------------+---------------------+-----------------------+---------------------+----------------+
; Name                  ; dispState.del3 ; dispState.del2 ; dispState.deleteLine ; dispState.ins3 ; dispState.ins2 ; dispState.insertLine ; dispState.clearC2 ; dispState.clearChar ; dispState.clearS2 ; dispState.clearScreen ; dispState.clearL2 ; dispState.clearLine ; dispState.dispNextLoc ; dispState.dispWrite ; dispState.idle ;
+-----------------------+----------------+----------------+----------------------+----------------+----------------+----------------------+-------------------+---------------------+-------------------+-----------------------+-------------------+---------------------+-----------------------+---------------------+----------------+
; dispState.idle        ; 0              ; 0              ; 0                    ; 0              ; 0              ; 0                    ; 0                 ; 0                   ; 0                 ; 0                     ; 0                 ; 0                   ; 0                     ; 0                   ; 0              ;
; dispState.dispWrite   ; 0              ; 0              ; 0                    ; 0              ; 0              ; 0                    ; 0                 ; 0                   ; 0                 ; 0                     ; 0                 ; 0                   ; 0                     ; 1                   ; 1              ;
; dispState.dispNextLoc ; 0              ; 0              ; 0                    ; 0              ; 0              ; 0                    ; 0                 ; 0                   ; 0                 ; 0                     ; 0                 ; 0                   ; 1                     ; 0                   ; 1              ;
; dispState.clearLine   ; 0              ; 0              ; 0                    ; 0              ; 0              ; 0                    ; 0                 ; 0                   ; 0                 ; 0                     ; 0                 ; 1                   ; 0                     ; 0                   ; 1              ;
; dispState.clearL2     ; 0              ; 0              ; 0                    ; 0              ; 0              ; 0                    ; 0                 ; 0                   ; 0                 ; 0                     ; 1                 ; 0                   ; 0                     ; 0                   ; 1              ;
; dispState.clearScreen ; 0              ; 0              ; 0                    ; 0              ; 0              ; 0                    ; 0                 ; 0                   ; 0                 ; 1                     ; 0                 ; 0                   ; 0                     ; 0                   ; 1              ;
; dispState.clearS2     ; 0              ; 0              ; 0                    ; 0              ; 0              ; 0                    ; 0                 ; 0                   ; 1                 ; 0                     ; 0                 ; 0                   ; 0                     ; 0                   ; 1              ;
; dispState.clearChar   ; 0              ; 0              ; 0                    ; 0              ; 0              ; 0                    ; 0                 ; 1                   ; 0                 ; 0                     ; 0                 ; 0                   ; 0                     ; 0                   ; 1              ;
; dispState.clearC2     ; 0              ; 0              ; 0                    ; 0              ; 0              ; 0                    ; 1                 ; 0                   ; 0                 ; 0                     ; 0                 ; 0                   ; 0                     ; 0                   ; 1              ;
; dispState.insertLine  ; 0              ; 0              ; 0                    ; 0              ; 0              ; 1                    ; 0                 ; 0                   ; 0                 ; 0                     ; 0                 ; 0                   ; 0                     ; 0                   ; 1              ;
; dispState.ins2        ; 0              ; 0              ; 0                    ; 0              ; 1              ; 0                    ; 0                 ; 0                   ; 0                 ; 0                     ; 0                 ; 0                   ; 0                     ; 0                   ; 1              ;
; dispState.ins3        ; 0              ; 0              ; 0                    ; 1              ; 0              ; 0                    ; 0                 ; 0                   ; 0                 ; 0                     ; 0                 ; 0                   ; 0                     ; 0                   ; 1              ;
; dispState.deleteLine  ; 0              ; 0              ; 1                    ; 0              ; 0              ; 0                    ; 0                 ; 0                   ; 0                 ; 0                     ; 0                 ; 0                   ; 0                     ; 0                   ; 1              ;
; dispState.del2        ; 0              ; 1              ; 0                    ; 0              ; 0              ; 0                    ; 0                 ; 0                   ; 0                 ; 0                     ; 0                 ; 0                   ; 0                     ; 0                   ; 1              ;
; dispState.del3        ; 1              ; 0              ; 0                    ; 0              ; 0              ; 0                    ; 0                 ; 0                   ; 0                 ; 0                     ; 0                 ; 0                   ; 0                     ; 0                   ; 1              ;
+-----------------------+----------------+----------------+----------------------+----------------+----------------+----------------------+-------------------+---------------------+-------------------+-----------------------+-------------------+---------------------+-----------------------+---------------------+----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Z80_VGA|SBCTextDisplayRGB:io1|escState                                                                                             ;
+-------------------------------------+-------------------------------------+---------------------------+-----------------------------+---------------+
; Name                                ; escState.processingAdditionalParams ; escState.processingParams ; escState.waitForLeftBracket ; escState.none ;
+-------------------------------------+-------------------------------------+---------------------------+-----------------------------+---------------+
; escState.none                       ; 0                                   ; 0                         ; 0                           ; 0             ;
; escState.waitForLeftBracket         ; 0                                   ; 0                         ; 1                           ; 1             ;
; escState.processingParams           ; 0                                   ; 1                         ; 0                           ; 1             ;
; escState.processingAdditionalParams ; 1                                   ; 0                         ; 0                           ; 1             ;
+-------------------------------------+-------------------------------------+---------------------------+-----------------------------+---------------+


+------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                   ;
+-------------------------------------------------+----------------------------------------------------+
; Register name                                   ; Reason for Removal                                 ;
+-------------------------------------------------+----------------------------------------------------+
; T80s:cpu1|T80:u0|OldNMI_n                       ; Lost fanout                                        ;
; T80s:cpu1|T80:u0|BusReq_s                       ; Stuck at GND due to stuck port data_in             ;
; T80s:cpu1|T80:u0|INT_s                          ; Stuck at GND due to stuck port data_in             ;
; T80s:cpu1|T80:u0|BusAck                         ; Stuck at GND due to stuck port data_in             ;
; T80s:cpu1|T80:u0|IntE_FF1                       ; Lost fanout                                        ;
; T80s:cpu1|T80:u0|NMI_s                          ; Stuck at GND due to stuck port data_in             ;
; T80s:cpu1|T80:u0|IntCycle                       ; Stuck at GND due to stuck port data_in             ;
; T80s:cpu1|T80:u0|IStatus[0,1]                   ; Lost fanout                                        ;
; T80s:cpu1|T80:u0|NMICycle                       ; Stuck at GND due to stuck port data_in             ;
; T80s:cpu1|T80:u0|Auto_Wait_t2                   ; Lost fanout                                        ;
; SBCTextDisplayRGB:io1|startAddr[1..3]           ; Merged with SBCTextDisplayRGB:io1|startAddr[0]     ;
; SBCTextDisplayRGB:io1|ps2WriteByte[5..7]        ; Merged with SBCTextDisplayRGB:io1|ps2WriteByte[3]  ;
; SBCTextDisplayRGB:io1|ps2WriteByte2[4..7]       ; Merged with SBCTextDisplayRGB:io1|ps2WriteByte2[3] ;
; SBCTextDisplayRGB:io1|pixelClockCount[1..3]     ; Stuck at GND due to stuck port data_in             ;
; SBCTextDisplayRGB:io1|escState.none             ; Lost fanout                                        ;
; SBCTextDisplayRGB:io1|escState.processingParams ; Lost fanout                                        ;
; SBCTextDisplayRGB:io1|startAddr[0]              ; Stuck at GND due to stuck port data_in             ;
; Loadable_7S8D_LED:Seg78D|w_refresh_counter[20]  ; Lost fanout                                        ;
; counter:myCounter|Pre_Q[17..27]                 ; Lost fanout                                        ;
; SBCTextDisplayRGB:io1|kbReadPointer[3]          ; Stuck at GND due to stuck port data_in             ;
; SBCTextDisplayRGB:io1|kbInPointer[3]            ; Stuck at GND due to stuck port data_in             ;
; Total Number of Removed Registers = 41          ;                                                    ;
+-------------------------------------------------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                      ;
+---------------------------+---------------------------+----------------------------------------------------------+
; Register name             ; Reason for Removal        ; Registers Removed due to This Register                   ;
+---------------------------+---------------------------+----------------------------------------------------------+
; T80s:cpu1|T80:u0|BusReq_s ; Stuck at GND              ; T80s:cpu1|T80:u0|BusAck, T80s:cpu1|T80:u0|Auto_Wait_t2   ;
;                           ; due to stuck port data_in ;                                                          ;
; T80s:cpu1|T80:u0|IntCycle ; Stuck at GND              ; T80s:cpu1|T80:u0|IStatus[0], T80s:cpu1|T80:u0|IStatus[1] ;
;                           ; due to stuck port data_in ;                                                          ;
; T80s:cpu1|T80:u0|INT_s    ; Stuck at GND              ; T80s:cpu1|T80:u0|IntE_FF1                                ;
;                           ; due to stuck port data_in ;                                                          ;
+---------------------------+---------------------------+----------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 934   ;
; Number of registers using Synchronous Clear  ; 188   ;
; Number of registers using Synchronous Load   ; 53    ;
; Number of registers using Asynchronous Clear ; 292   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 698   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; SBCTextDisplayRGB:io1|dispAttWRData[0]  ; 4       ;
; SBCTextDisplayRGB:io1|cursorOn          ; 1       ;
; SBCTextDisplayRGB:io1|dispAttWRData[1]  ; 4       ;
; SBCTextDisplayRGB:io1|dispAttWRData[2]  ; 4       ;
; T80s:cpu1|WR_n                          ; 12      ;
; T80s:cpu1|IORQ_n                        ; 12      ;
; SBCTextDisplayRGB:io1|dispAttWRData[3]  ; 12      ;
; T80s:cpu1|T80:u0|MCycle[0]              ; 83      ;
; T80s:cpu1|T80:u0|F[0]                   ; 13      ;
; T80s:cpu1|T80:u0|F[6]                   ; 11      ;
; T80s:cpu1|T80:u0|F[2]                   ; 8       ;
; T80s:cpu1|T80:u0|F[7]                   ; 7       ;
; T80s:cpu1|T80:u0|SP[0]                  ; 4       ;
; T80s:cpu1|T80:u0|SP[7]                  ; 4       ;
; T80s:cpu1|T80:u0|SP[6]                  ; 4       ;
; T80s:cpu1|T80:u0|SP[5]                  ; 4       ;
; T80s:cpu1|T80:u0|SP[4]                  ; 4       ;
; T80s:cpu1|T80:u0|SP[2]                  ; 4       ;
; T80s:cpu1|T80:u0|SP[3]                  ; 4       ;
; T80s:cpu1|T80:u0|SP[1]                  ; 4       ;
; T80s:cpu1|T80:u0|F[4]                   ; 6       ;
; T80s:cpu1|T80:u0|F[1]                   ; 18      ;
; SBCTextDisplayRGB:io1|ps2ClkOut         ; 3       ;
; SBCTextDisplayRGB:io1|ps2DataOut        ; 3       ;
; T80s:cpu1|RD_n                          ; 7       ;
; bufferedUART:UART|rxdFiltered           ; 5       ;
; SBCTextDisplayRGB:io1|attBold           ; 5       ;
; T80s:cpu1|T80:u0|SP[12]                 ; 4       ;
; T80s:cpu1|T80:u0|ACC[4]                 ; 7       ;
; T80s:cpu1|T80:u0|SP[8]                  ; 4       ;
; T80s:cpu1|T80:u0|ACC[0]                 ; 7       ;
; T80s:cpu1|T80:u0|ACC[1]                 ; 7       ;
; T80s:cpu1|T80:u0|SP[9]                  ; 4       ;
; T80s:cpu1|T80:u0|ACC[7]                 ; 7       ;
; T80s:cpu1|T80:u0|SP[15]                 ; 4       ;
; T80s:cpu1|T80:u0|Fp[0]                  ; 1       ;
; T80s:cpu1|T80:u0|Fp[6]                  ; 1       ;
; T80s:cpu1|T80:u0|Fp[2]                  ; 1       ;
; T80s:cpu1|T80:u0|Fp[7]                  ; 1       ;
; T80s:cpu1|T80:u0|ACC[6]                 ; 7       ;
; T80s:cpu1|T80:u0|ACC[5]                 ; 9       ;
; T80s:cpu1|T80:u0|ACC[2]                 ; 7       ;
; T80s:cpu1|T80:u0|ACC[3]                 ; 9       ;
; T80s:cpu1|T80:u0|SP[13]                 ; 4       ;
; T80s:cpu1|T80:u0|SP[11]                 ; 4       ;
; T80s:cpu1|T80:u0|SP[10]                 ; 4       ;
; T80s:cpu1|T80:u0|Fp[4]                  ; 1       ;
; T80s:cpu1|T80:u0|Fp[1]                  ; 1       ;
; T80s:cpu1|T80:u0|F[3]                   ; 2       ;
; T80s:cpu1|T80:u0|F[5]                   ; 2       ;
; T80s:cpu1|T80:u0|SP[14]                 ; 4       ;
; SBCTextDisplayRGB:io1|n_kbWR            ; 22      ;
; SBCTextDisplayRGB:io1|ps2WriteByte[4]   ; 2       ;
; SBCTextDisplayRGB:io1|ps2WriteByte[3]   ; 3       ;
; SBCTextDisplayRGB:io1|ps2WriteByte[2]   ; 2       ;
; SBCTextDisplayRGB:io1|ps2WriteByte[1]   ; 2       ;
; SBCTextDisplayRGB:io1|ps2WriteByte[0]   ; 2       ;
; SBCTextDisplayRGB:io1|ps2ClkFiltered    ; 13      ;
; SBCTextDisplayRGB:io1|ps2PrevClk        ; 11      ;
; T80s:cpu1|T80:u0|Ap[4]                  ; 1       ;
; T80s:cpu1|MREQ_n                        ; 4       ;
; T80s:cpu1|T80:u0|Ap[0]                  ; 1       ;
; T80s:cpu1|T80:u0|Ap[1]                  ; 1       ;
; T80s:cpu1|T80:u0|Ap[7]                  ; 1       ;
; T80s:cpu1|T80:u0|Ap[6]                  ; 1       ;
; T80s:cpu1|T80:u0|Ap[5]                  ; 1       ;
; T80s:cpu1|T80:u0|Ap[2]                  ; 1       ;
; T80s:cpu1|T80:u0|Ap[3]                  ; 1       ;
; T80s:cpu1|T80:u0|Fp[3]                  ; 1       ;
; T80s:cpu1|T80:u0|Fp[5]                  ; 1       ;
; SBCTextDisplayRGB:io1|ps2WriteByte2[3]  ; 3       ;
; SBCTextDisplayRGB:io1|ps2WriteByte2[2]  ; 2       ;
; SBCTextDisplayRGB:io1|ps2WriteByte2[1]  ; 2       ;
; SBCTextDisplayRGB:io1|ps2WriteByte2[0]  ; 2       ;
; SBCTextDisplayRGB:io1|ps2Caps           ; 4       ;
; Total number of inverted registers = 75 ;         ;
+-----------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------+
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Z80_VGA|SBCTextDisplayRGB:io1|charVert[0]                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Z80_VGA|T80s:cpu1|T80:u0|ALU_Op_r[0]                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Z80_VGA|T80s:cpu1|T80:u0|Read_To_Reg_r[1]                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Z80_VGA|T80s:cpu1|T80:u0|RegAddrC[0]                      ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |Z80_VGA|SBCTextDisplayRGB:io1|param4[1]                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Z80_VGA|T80s:cpu1|T80:u0|XY_State[0]                      ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |Z80_VGA|SBCTextDisplayRGB:io1|charHoriz[6]                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Z80_VGA|SBCTextDisplayRGB:io1|pixelCount[2]               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Z80_VGA|SBCTextDisplayRGB:io1|ps2Byte[6]                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Z80_VGA|bufferedUART:UART|dataOut[6]                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |Z80_VGA|bufferedUART:UART|dataOut[3]                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Z80_VGA|T80s:cpu1|T80:u0|ISet[1]                          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |Z80_VGA|SBCTextDisplayRGB:io1|ps2ConvertedByte[2]         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Z80_VGA|SBCTextDisplayRGB:io1|pixelClockCount[0]          ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |Z80_VGA|SBCTextDisplayRGB:io1|param1[6]                   ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |Z80_VGA|SBCTextDisplayRGB:io1|param2[1]                   ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |Z80_VGA|SBCTextDisplayRGB:io1|param3[6]                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Z80_VGA|T80s:cpu1|T80:u0|MCycle[2]                        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Z80_VGA|T80s:cpu1|T80:u0|IR[0]                            ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |Z80_VGA|T80s:cpu1|T80:u0|R[4]                             ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Z80_VGA|SBCTextDisplayRGB:io1|ps2ClkCount[3]              ;
; 4:1                ; 26 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |Z80_VGA|SBCTextDisplayRGB:io1|kbWatchdogTimer[13]         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Z80_VGA|SBCTextDisplayRGB:io1|kbInPointer[2]              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Z80_VGA|SBCTextDisplayRGB:io1|charScanLine[3]             ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |Z80_VGA|bufferedUART:UART|rxClockCount[0]                 ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |Z80_VGA|T80s:cpu1|T80:u0|TmpAddr[1]                       ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |Z80_VGA|T80s:cpu1|T80:u0|TmpAddr[5]                       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Z80_VGA|T80s:cpu1|T80:u0|TmpAddr[13]                      ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |Z80_VGA|SBCTextDisplayRGB:io1|ps2WriteClkCount[2]         ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |Z80_VGA|bufferedUART:UART|rxBitCount[3]                   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |Z80_VGA|bufferedUART:UART|txBitCount[3]                   ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |Z80_VGA|bufferedUART:UART|txBuffer[0]                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Z80_VGA|SBCTextDisplayRGB:io1|dispCharWRData[3]           ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Z80_VGA|T80s:cpu1|T80:u0|DO[6]                            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Z80_VGA|T80s:cpu1|T80:u0|BusB[5]                          ;
; 12:1               ; 8 bits    ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |Z80_VGA|T80s:cpu1|T80:u0|BusA[3]                          ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |Z80_VGA|bufferedUART:UART|txClockCount[2]                 ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |Z80_VGA|SBCTextDisplayRGB:io1|videoB1                     ;
; 8:1                ; 26 bits   ; 130 LEs       ; 26 LEs               ; 104 LEs                ; Yes        ; |Z80_VGA|SBCTextDisplayRGB:io1|kbWriteTimer[16]            ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |Z80_VGA|SBCTextDisplayRGB:io1|startAddr[9]                ;
; 10:1               ; 3 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |Z80_VGA|SBCTextDisplayRGB:io1|videoB0                     ;
; 10:1               ; 3 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |Z80_VGA|SBCTextDisplayRGB:io1|paramCount[0]               ;
; 10:1               ; 7 bits    ; 42 LEs        ; 21 LEs               ; 21 LEs                 ; Yes        ; |Z80_VGA|T80s:cpu1|T80:u0|PC[1]                            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |Z80_VGA|T80s:cpu1|T80:u0|PC[12]                           ;
; 16:1               ; 8 bits    ; 80 LEs        ; 32 LEs               ; 48 LEs                 ; Yes        ; |Z80_VGA|T80s:cpu1|T80:u0|A[2]                             ;
; 16:1               ; 8 bits    ; 80 LEs        ; 40 LEs               ; 40 LEs                 ; Yes        ; |Z80_VGA|T80s:cpu1|T80:u0|A[11]                            ;
; 12:1               ; 7 bits    ; 56 LEs        ; 7 LEs                ; 49 LEs                 ; Yes        ; |Z80_VGA|SBCTextDisplayRGB:io1|cursorHorizRestore[2]       ;
; 13:1               ; 5 bits    ; 40 LEs        ; 5 LEs                ; 35 LEs                 ; Yes        ; |Z80_VGA|SBCTextDisplayRGB:io1|cursorVertRestore[0]        ;
; 35:1               ; 7 bits    ; 161 LEs       ; 77 LEs               ; 84 LEs                 ; Yes        ; |Z80_VGA|SBCTextDisplayRGB:io1|cursorHoriz[2]              ;
; 41:1               ; 2 bits    ; 54 LEs        ; 24 LEs               ; 30 LEs                 ; Yes        ; |Z80_VGA|SBCTextDisplayRGB:io1|cursorVert[2]               ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Z80_VGA|T80s:cpu1|T80:u0|SP[2]                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Z80_VGA|T80s:cpu1|T80:u0|SP[8]                            ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |Z80_VGA|SBCTextDisplayRGB:io1|ps2WriteByte[3]             ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |Z80_VGA|T80s:cpu1|T80:u0|ACC[7]                           ;
; 17:1               ; 2 bits    ; 22 LEs        ; 12 LEs               ; 10 LEs                 ; Yes        ; |Z80_VGA|T80s:cpu1|T80:u0|F[5]                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |Z80_VGA|T80s:cpu1|T80:u0|T80_MCode:mcode|Mux47            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |Z80_VGA|T80s:cpu1|T80:u0|T80_ALU:alu|Q_t                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Z80_VGA|T80s:cpu1|T80:u0|T80_ALU:alu|DAA_Q[2]             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |Z80_VGA|SBCTextDisplayRGB:io1|paramCount                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Z80_VGA|T80s:cpu1|T80:u0|Save_Mux[3]                      ;
; 8:1                ; 4 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |Z80_VGA|Loadable_7S8D_LED:Seg78D|Mux18                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |Z80_VGA|SBCTextDisplayRGB:io1|dispState                   ;
; 8:1                ; 8 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; No         ; |Z80_VGA|T80s:cpu1|T80:u0|T80_ALU:alu|Mux10                ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |Z80_VGA|T80s:cpu1|T80:u0|T80_Reg:Regs|Mux43               ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Z80_VGA|T80s:cpu1|T80:u0|T80_ALU:alu|DAA_Q[6]             ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |Z80_VGA|T80s:cpu1|T80:u0|RegDIH[7]                        ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |Z80_VGA|T80s:cpu1|T80:u0|T80_Reg:Regs|Mux21               ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |Z80_VGA|T80s:cpu1|T80:u0|T80_Reg:Regs|Mux3                ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Z80_VGA|T80s:cpu1|T80:u0|RegAddrA[0]                      ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |Z80_VGA|SBCTextDisplayRGB:io1|escState.waitForLeftBracket ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |Z80_VGA|SBCTextDisplayRGB:io1|escState.none               ;
; 17:1               ; 4 bits    ; 44 LEs        ; 24 LEs               ; 20 LEs                 ; No         ; |Z80_VGA|T80s:cpu1|T80:u0|Save_Mux[2]                      ;
; 7:1                ; 5 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |Z80_VGA|w_cpuDataIn[3]                                    ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |Z80_VGA|w_cpuDataIn[0]                                    ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |Z80_VGA|bufferedUART:UART|txState.stopBit                 ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |Z80_VGA|bufferedUART:UART|rxState.dataBit                 ;
; 9:1                ; 9 bits    ; 54 LEs        ; 9 LEs                ; 45 LEs                 ; No         ; |Z80_VGA|SBCTextDisplayRGB:io1|dispState                   ;
; 19:1               ; 2 bits    ; 24 LEs        ; 4 LEs                ; 20 LEs                 ; No         ; |Z80_VGA|T80s:cpu1|T80:u0|RegWEL                           ;
; 10:1               ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |Z80_VGA|T80s:cpu1|T80:u0|Save_Mux[5]                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for Z80_BASIC_ROM:rom|altsyncram:altsyncram_component|altsyncram_4nu3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------+
; Assignment                      ; Value              ; From ; To                                        ;
+---------------------------------+--------------------+------+-------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                         ;
+---------------------------------+--------------------+------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for InternalRam32K:u3|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------+
; Assignment                      ; Value              ; From ; To                                        ;
+---------------------------------+--------------------+------+-------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                         ;
+---------------------------------+--------------------+------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SBCTextDisplayRGB:io1|SansBoldRomReduced:\GEN_REDUCED_SCHARS:fontRom|altsyncram:altsyncram_component|altsyncram_2d91:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_shh2:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_shh2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: T80s:cpu1 ;
+----------------+-------+-------------------------------+
; Parameter Name ; Value ; Type                          ;
+----------------+-------+-------------------------------+
; mode           ; 1     ; Signed Integer                ;
; t2write        ; 1     ; Signed Integer                ;
; iowait         ; 0     ; Signed Integer                ;
+----------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T80s:cpu1|T80:u0 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; mode           ; 1     ; Signed Integer                       ;
; iowait         ; 0     ; Signed Integer                       ;
; flag_c         ; 0     ; Signed Integer                       ;
; flag_n         ; 1     ; Signed Integer                       ;
; flag_p         ; 2     ; Signed Integer                       ;
; flag_x         ; 3     ; Signed Integer                       ;
; flag_h         ; 4     ; Signed Integer                       ;
; flag_y         ; 5     ; Signed Integer                       ;
; flag_z         ; 6     ; Signed Integer                       ;
; flag_s         ; 7     ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T80s:cpu1|T80:u0|T80_MCode:mcode ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; mode           ; 1     ; Signed Integer                                       ;
; flag_c         ; 0     ; Signed Integer                                       ;
; flag_n         ; 1     ; Signed Integer                                       ;
; flag_p         ; 2     ; Signed Integer                                       ;
; flag_x         ; 3     ; Signed Integer                                       ;
; flag_h         ; 4     ; Signed Integer                                       ;
; flag_y         ; 5     ; Signed Integer                                       ;
; flag_z         ; 6     ; Signed Integer                                       ;
; flag_s         ; 7     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T80s:cpu1|T80:u0|T80_ALU:alu ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; mode           ; 1     ; Signed Integer                                   ;
; flag_c         ; 0     ; Signed Integer                                   ;
; flag_n         ; 1     ; Signed Integer                                   ;
; flag_p         ; 2     ; Signed Integer                                   ;
; flag_x         ; 3     ; Signed Integer                                   ;
; flag_h         ; 4     ; Signed Integer                                   ;
; flag_y         ; 5     ; Signed Integer                                   ;
; flag_z         ; 6     ; Signed Integer                                   ;
; flag_s         ; 7     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Z80_BASIC_ROM:rom|altsyncram:altsyncram_component                            ;
+------------------------------------+---------------------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                               ; Type           ;
+------------------------------------+---------------------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                   ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                                  ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                                 ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                                  ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                                 ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                                   ; Untyped        ;
; OPERATION_MODE                     ; ROM                                                                 ; Untyped        ;
; WIDTH_A                            ; 8                                                                   ; Signed Integer ;
; WIDTHAD_A                          ; 13                                                                  ; Signed Integer ;
; NUMWORDS_A                         ; 8192                                                                ; Signed Integer ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                        ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                                ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                                ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                                ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                                ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                                ; Untyped        ;
; WIDTH_B                            ; 1                                                                   ; Signed Integer ;
; WIDTHAD_B                          ; 1                                                                   ; Signed Integer ;
; NUMWORDS_B                         ; 0                                                                   ; Signed Integer ;
; INDATA_REG_B                       ; CLOCK1                                                              ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                              ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                              ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                              ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                        ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                              ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                                ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                                ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                                ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                                ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                                ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                                ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                                   ; Signed Integer ;
; WIDTH_BYTEENA_B                    ; 1                                                                   ; Signed Integer ;
; RAM_BLOCK_TYPE                     ; AUTO                                                                ; Untyped        ;
; BYTE_SIZE                          ; 8                                                                   ; Signed Integer ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                           ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                                ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                                ; Untyped        ;
; INIT_FILE                          ; ../../../../MultiComp (VHDL Template)/Components/ROMs/Z80/BASIC.HEX ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                              ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                                   ; Signed Integer ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                                              ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                              ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                                              ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                              ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                     ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                     ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                               ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                               ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                                   ; Signed Integer ;
; DEVICE_FAMILY                      ; Cyclone IV E                                                        ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_4nu3                                                     ; Untyped        ;
+------------------------------------+---------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: InternalRam32K:u3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------+
; Parameter Name                     ; Value                ; Type                               ;
+------------------------------------+----------------------+------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                            ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                            ;
; WIDTH_A                            ; 8                    ; Signed Integer                     ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                     ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                     ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WIDTH_B                            ; 1                    ; Signed Integer                     ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                     ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                            ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                     ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                            ;
; CBXI_PARAMETER                     ; altsyncram_6dp3      ; Untyped                            ;
+------------------------------------+----------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SBCTextDisplayRGB:io1 ;
+----------------------+----------+----------------------------------+
; Parameter Name       ; Value    ; Type                             ;
+----------------------+----------+----------------------------------+
; extended_charset     ; 0        ; Signed Integer                   ;
; colour_atts_enabled  ; 1        ; Signed Integer                   ;
; vert_chars           ; 25       ; Signed Integer                   ;
; horiz_chars          ; 80       ; Signed Integer                   ;
; clocks_per_scanline  ; 1600     ; Signed Integer                   ;
; display_top_scanline ; 75       ; Signed Integer                   ;
; display_left_clock   ; 298      ; Signed Integer                   ;
; vert_scanlines       ; 525      ; Signed Integer                   ;
; vsync_scanlines      ; 2        ; Signed Integer                   ;
; hsync_clocks         ; 192      ; Signed Integer                   ;
; vert_pixel_scanlines ; 2        ; Signed Integer                   ;
; clocks_per_pixel     ; 2        ; Signed Integer                   ;
; h_sync_active        ; '0'      ; Enumerated                       ;
; v_sync_active        ; '0'      ; Enumerated                       ;
; default_att          ; 00001111 ; Unsigned Binary                  ;
; ansi_default_att     ; 00000111 ; Unsigned Binary                  ;
; sans_serif_font      ; 1        ; Signed Integer                   ;
+----------------------+----------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SBCTextDisplayRGB:io1|SansBoldRomReduced:\GEN_REDUCED_SCHARS:fontRom|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------+------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                   ; Type                                                                               ;
+------------------------------------+-------------------------+------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                       ; Untyped                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                      ; AUTO_CARRY                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                     ; IGNORE_CARRY                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                      ; AUTO_CASCADE                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                     ; IGNORE_CASCADE                                                                     ;
; WIDTH_BYTEENA                      ; 1                       ; Untyped                                                                            ;
; OPERATION_MODE                     ; ROM                     ; Untyped                                                                            ;
; WIDTH_A                            ; 8                       ; Signed Integer                                                                     ;
; WIDTHAD_A                          ; 10                      ; Signed Integer                                                                     ;
; NUMWORDS_A                         ; 1024                    ; Signed Integer                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED            ; Untyped                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                    ; Untyped                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                    ; Untyped                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                    ; Untyped                                                                            ;
; INDATA_ACLR_A                      ; NONE                    ; Untyped                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                    ; Untyped                                                                            ;
; WIDTH_B                            ; 1                       ; Untyped                                                                            ;
; WIDTHAD_B                          ; 1                       ; Untyped                                                                            ;
; NUMWORDS_B                         ; 1                       ; Untyped                                                                            ;
; INDATA_REG_B                       ; CLOCK1                  ; Untyped                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                  ; Untyped                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1                  ; Untyped                                                                            ;
; ADDRESS_REG_B                      ; CLOCK1                  ; Untyped                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED            ; Untyped                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1                  ; Untyped                                                                            ;
; INDATA_ACLR_B                      ; NONE                    ; Untyped                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                    ; Untyped                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                    ; Untyped                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                    ; Untyped                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                    ; Untyped                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                    ; Untyped                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                       ; Signed Integer                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                       ; Untyped                                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                    ; Untyped                                                                            ;
; BYTE_SIZE                          ; 8                       ; Untyped                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE               ; Untyped                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ    ; Untyped                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ    ; Untyped                                                                            ;
; INIT_FILE                          ; SansFontBoldReduced.HEX ; Untyped                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                  ; Untyped                                                                            ;
; MAXIMUM_DEPTH                      ; 0                       ; Untyped                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                  ; Untyped                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                  ; Untyped                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                  ; Untyped                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                  ; Untyped                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN         ; Untyped                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN         ; Untyped                                                                            ;
; ENABLE_ECC                         ; FALSE                   ; Untyped                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                   ; Untyped                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                       ; Untyped                                                                            ;
; DEVICE_FAMILY                      ; Cyclone IV E            ; Untyped                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_2d91         ; Untyped                                                                            ;
+------------------------------------+-------------------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                    ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                    ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                             ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                                             ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                             ;
; WIDTHAD_B                          ; 11                   ; Signed Integer                                                             ;
; NUMWORDS_B                         ; 2048                 ; Signed Integer                                                             ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_shh2      ; Untyped                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                         ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                      ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                      ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                               ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                                               ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                               ;
; WIDTHAD_B                          ; 11                   ; Signed Integer                                                               ;
; NUMWORDS_B                         ; 2048                 ; Signed Integer                                                               ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_shh2      ; Untyped                                                                      ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: OutLatch:io3 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; n              ; 8     ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OutLatch:io7SEGUU ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; n              ; 8     ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OutLatch:io7SEGUM ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; n              ; 8     ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OutLatch:io7SEGLM ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; n              ; 8     ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OutLatch:io7SEGLL ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; n              ; 8     ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: counter:myCounter ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; n              ; 28    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bufferedUART:UART|altsyncram:rxBuffer_rtl_0 ;
+------------------------------------+----------------------+----------------------------------+
; Parameter Name                     ; Value                ; Type                             ;
+------------------------------------+----------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                          ;
; WIDTH_A                            ; 8                    ; Untyped                          ;
; WIDTHAD_A                          ; 4                    ; Untyped                          ;
; NUMWORDS_A                         ; 16                   ; Untyped                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WIDTH_B                            ; 8                    ; Untyped                          ;
; WIDTHAD_B                          ; 4                    ; Untyped                          ;
; NUMWORDS_B                         ; 16                   ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_3ce1      ; Untyped                          ;
+------------------------------------+----------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: SBCTextDisplayRGB:io1|lpm_divide:Mod0 ;
+------------------------+----------------+----------------------------------------------+
; Parameter Name         ; Value          ; Type                                         ;
+------------------------+----------------+----------------------------------------------+
; LPM_WIDTHN             ; 13             ; Untyped                                      ;
; LPM_WIDTHD             ; 13             ; Untyped                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                      ;
; CBXI_PARAMETER         ; lpm_divide_icm ; Untyped                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                               ;
+------------------------+----------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: SBCTextDisplayRGB:io1|lpm_divide:Mod1 ;
+------------------------+----------------+----------------------------------------------+
; Parameter Name         ; Value          ; Type                                         ;
+------------------------+----------------+----------------------------------------------+
; LPM_WIDTHN             ; 13             ; Untyped                                      ;
; LPM_WIDTHD             ; 13             ; Untyped                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                      ;
; CBXI_PARAMETER         ; lpm_divide_icm ; Untyped                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                               ;
+------------------------+----------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                 ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 6                                                                                                    ;
; Entity Instance                           ; Z80_BASIC_ROM:rom|altsyncram:altsyncram_component                                                    ;
;     -- OPERATION_MODE                     ; ROM                                                                                                  ;
;     -- WIDTH_A                            ; 8                                                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                    ;
;     -- NUMWORDS_B                         ; 0                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                            ;
; Entity Instance                           ; InternalRam32K:u3|altsyncram:altsyncram_component                                                    ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                          ;
;     -- WIDTH_A                            ; 8                                                                                                    ;
;     -- NUMWORDS_A                         ; 32768                                                                                                ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                                    ;
;     -- NUMWORDS_B                         ; 0                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                            ;
; Entity Instance                           ; SBCTextDisplayRGB:io1|SansBoldRomReduced:\GEN_REDUCED_SCHARS:fontRom|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                                  ;
;     -- WIDTH_A                            ; 8                                                                                                    ;
;     -- NUMWORDS_A                         ; 1024                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                            ;
; Entity Instance                           ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component            ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                      ;
;     -- WIDTH_A                            ; 8                                                                                                    ;
;     -- NUMWORDS_A                         ; 2048                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                         ;
;     -- WIDTH_B                            ; 8                                                                                                    ;
;     -- NUMWORDS_B                         ; 2048                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                            ;
; Entity Instance                           ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                      ;
;     -- WIDTH_A                            ; 8                                                                                                    ;
;     -- NUMWORDS_A                         ; 2048                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                         ;
;     -- WIDTH_B                            ; 8                                                                                                    ;
;     -- NUMWORDS_B                         ; 2048                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                            ;
; Entity Instance                           ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0                                                          ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                                    ;
;     -- NUMWORDS_A                         ; 16                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                         ;
;     -- WIDTH_B                            ; 8                                                                                                    ;
;     -- NUMWORDS_B                         ; 16                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                            ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "counter:myCounter"                                                                       ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; clear     ; Input  ; Info     ; Stuck at GND                                                                        ;
; count     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; q[27..17] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; q[12..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "OutLatch:io3"                                                                                 ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; latchout[3..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bufferedUART:UART"                                                                   ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; n_int ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; n_dcd ; Input  ; Info     ; Stuck at GND                                                                        ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam" ;
+--------+-------+----------+-------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                     ;
+--------+-------+----------+-------------------------------------------------------------+
; data_a ; Input ; Info     ; Stuck at GND                                                ;
; wren_a ; Input ; Info     ; Stuck at GND                                                ;
+--------+-------+----------+-------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam"                            ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; data_a ; Input  ; Info     ; Stuck at GND                                                                        ;
; wren_a ; Input  ; Info     ; Stuck at GND                                                                        ;
; q_a[7] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SBCTextDisplayRGB:io1"                                                                       ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; n_int         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; n_rts         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; video         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sync          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; fnkeys[12..3] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; fnkeys[0]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; fntoggledkeys ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "T80s:cpu1|T80:u0"                                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cen  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; inte ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; stop ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "T80s:cpu1"                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; wait_n  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; int_n   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; nmi_n   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; busrq_n ; Input  ; Info     ; Stuck at VCC                                                                        ;
; m1_n    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rfsh_n  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; halt_n  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; busak_n ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 45                          ;
; cycloneiii_ff         ; 934                         ;
;     CLR               ; 80                          ;
;     CLR SLD           ; 4                           ;
;     ENA               ; 358                         ;
;     ENA CLR           ; 171                         ;
;     ENA CLR SCLR      ; 18                          ;
;     ENA CLR SLD       ; 19                          ;
;     ENA SCLR          ; 102                         ;
;     ENA SCLR SLD      ; 24                          ;
;     ENA SLD           ; 6                           ;
;     SCLR              ; 44                          ;
;     plain             ; 108                         ;
; cycloneiii_io_obuf    ; 2                           ;
; cycloneiii_lcell_comb ; 3736                        ;
;     arith             ; 531                         ;
;         2 data inputs ; 317                         ;
;         3 data inputs ; 214                         ;
;     normal            ; 3205                        ;
;         0 data inputs ; 20                          ;
;         1 data inputs ; 71                          ;
;         2 data inputs ; 290                         ;
;         3 data inputs ; 627                         ;
;         4 data inputs ; 2197                        ;
; cycloneiii_ram_block  ; 72                          ;
;                       ;                             ;
; Max LUT depth         ; 18.50                       ;
; Average LUT depth     ; 7.38                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:23     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Mon Jun 22 20:18:35 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Z80_VGA -c Z80_VGA
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file z80_vga.vhd
    Info (12022): Found design unit 1: Z80_VGA-struct File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE10/Z80_VGA_PS2_UART_32K/Z80_VGA.vhd Line: 76
    Info (12023): Found entity 1: Z80_VGA File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE10/Z80_VGA_PS2_UART_32K/Z80_VGA.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/display_seven_seg/seven_seg_8_digit/loadable_7s8d_led.vhd
    Info (12022): Found design unit 1: Loadable_7S8D_LED-Behavioral File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/Display_Seven_Seg/Seven_Seg_8_Digit/Loadable_7S8D_LED.vhd Line: 19
    Info (12023): Found entity 1: Loadable_7S8D_LED File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/Display_Seven_Seg/Seven_Seg_8_Digit/Loadable_7S8D_LED.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/ram_internal/internalram32k.vhd
    Info (12022): Found design unit 1: InternalRam32K-SYN File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/RAM_Internal/InternalRam32K.vhd Line: 54
    Info (12023): Found entity 1: InternalRam32K File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/RAM_Internal/InternalRam32K.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/terminal/sansboldrom.vhd
    Info (12022): Found design unit 1: sansboldrom-SYN File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRom.vhd Line: 52
    Info (12023): Found entity 1: SansBoldRom File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRom.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/terminal/displayram2k.vhd
    Info (12022): Found design unit 1: displayram2k-SYN File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/DisplayRam2K.vhd Line: 58
    Info (12023): Found entity 1: DisplayRam2K File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/DisplayRam2K.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/terminal/displayram1k.vhd
    Info (12022): Found design unit 1: displayram1k-SYN File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/DisplayRam1K.vhd Line: 58
    Info (12023): Found entity 1: DisplayRam1K File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/DisplayRam1K.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/terminal/cgaboldromreduced.vhd
    Info (12022): Found design unit 1: cgaboldromreduced-SYN File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/CGABoldRomReduced.vhd Line: 52
    Info (12023): Found entity 1: CGABoldRomReduced File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/CGABoldRomReduced.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/ram_internal/internalram16k.vhd
    Info (12022): Found design unit 1: internalram16k-SYN File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/RAM_Internal/InternalRam16K.vhd Line: 54
    Info (12023): Found entity 1: InternalRam16K File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/RAM_Internal/InternalRam16K.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/cpu/z80/t80s.vhd
    Info (12022): Found design unit 1: T80s-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/Z80/T80s.vhd Line: 100
    Info (12023): Found entity 1: T80s File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/Z80/T80s.vhd Line: 73
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/cpu/z80/t80_reg.vhd
    Info (12022): Found design unit 1: T80_Reg-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/Z80/T80_Reg.vhd Line: 76
    Info (12023): Found entity 1: T80_Reg File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/Z80/T80_Reg.vhd Line: 56
Info (12021): Found 1 design units, including 0 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/cpu/z80/t80_pack.vhd
    Info (12022): Found design unit 1: T80_Pack File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/Z80/T80_Pack.vhd Line: 51
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/cpu/z80/t80_mcode.vhd
    Info (12022): Found design unit 1: T80_MCode-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/Z80/T80_MCode.vhd Line: 137
    Info (12023): Found entity 1: T80_MCode File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/Z80/T80_MCode.vhd Line: 68
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/cpu/z80/t80_alu.vhd
    Info (12022): Found design unit 1: T80_ALU-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/Z80/T80_ALU.vhd Line: 88
    Info (12023): Found entity 1: T80_ALU File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/Z80/T80_ALU.vhd Line: 62
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/cpu/z80/t80.vhd
    Info (12022): Found design unit 1: T80-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/Z80/T80.vhd Line: 115
    Info (12023): Found entity 1: T80 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/Z80/T80.vhd Line: 75
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/io/outlatch.vhd
    Info (12022): Found design unit 1: OutLatch-behv File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/IO/OutLatch.vhd Line: 24
    Info (12023): Found entity 1: OutLatch File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/IO/OutLatch.vhd Line: 10
Info (12021): Found 4 design units, including 2 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/counter/counter.vhd
    Info (12022): Found design unit 1: counter-behv File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/COUNTER/Counter.vhd Line: 28
    Info (12022): Found design unit 2: seq_design-FSM File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/COUNTER/Counter.vhd Line: 83
    Info (12023): Found entity 1: counter File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/COUNTER/Counter.vhd Line: 15
    Info (12023): Found entity 2: seq_design File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/COUNTER/Counter.vhd Line: 73
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/uart/toggle_on_fn_key.vhd
    Info (12022): Found design unit 1: Toggle_On_FN_Key-behv File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/UART/Toggle_On_FN_Key.vhd Line: 21
    Info (12023): Found entity 1: Toggle_On_FN_Key File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/UART/Toggle_On_FN_Key.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/terminal/sansboldromreduced.vhd
    Info (12022): Found design unit 1: sansboldromreduced-SYN File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRomReduced.vhd Line: 52
    Info (12023): Found entity 1: SansBoldRomReduced File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRomReduced.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/terminal/sbctextdisplayrgb.vhd
    Info (12022): Found design unit 1: SBCTextDisplayRGB-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd Line: 79
    Info (12023): Found entity 1: SBCTextDisplayRGB File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/terminal/cgaboldrom.vhd
    Info (12022): Found design unit 1: cgaboldrom-SYN File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/CGABoldRom.vhd Line: 52
    Info (12023): Found entity 1: CGABoldRom File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/CGABoldRom.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/uart/buffereduart.vhd
    Info (12022): Found design unit 1: bufferedUART-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/UART/bufferedUART.vhd Line: 48
    Info (12023): Found entity 1: bufferedUART File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/UART/bufferedUART.vhd Line: 27
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/roms/z80/z80_basic_rom.vhd
    Info (12022): Found design unit 1: z80_basic_rom-SYN File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/ROMs/Z80/Z80_BASIC_ROM.vhd Line: 52
    Info (12023): Found entity 1: Z80_BASIC_ROM File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/ROMs/Z80/Z80_BASIC_ROM.vhd Line: 42
Info (12127): Elaborating entity "Z80_VGA" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at Z80_VGA.vhd(98): object "w_n_memRD" assigned a value but never read File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE10/Z80_VGA_PS2_UART_32K/Z80_VGA.vhd Line: 98
Warning (10036): Verilog HDL or VHDL warning at Z80_VGA.vhd(118): object "w_n_VDUInt" assigned a value but never read File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE10/Z80_VGA_PS2_UART_32K/Z80_VGA.vhd Line: 118
Warning (10036): Verilog HDL or VHDL warning at Z80_VGA.vhd(119): object "w_n_ACIAint" assigned a value but never read File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE10/Z80_VGA_PS2_UART_32K/Z80_VGA.vhd Line: 119
Warning (10492): VHDL Process Statement warning at Z80_VGA.vhd(402): signal "w_fKey2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE10/Z80_VGA_PS2_UART_32K/Z80_VGA.vhd Line: 402
Info (12128): Elaborating entity "T80s" for hierarchy "T80s:cpu1" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE10/Z80_VGA_PS2_UART_32K/Z80_VGA.vhd Line: 202
Info (12128): Elaborating entity "T80" for hierarchy "T80s:cpu1|T80:u0" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/Z80/T80s.vhd Line: 115
Info (12128): Elaborating entity "T80_MCode" for hierarchy "T80s:cpu1|T80:u0|T80_MCode:mcode" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/Z80/T80.vhd Line: 244
Info (12128): Elaborating entity "T80_ALU" for hierarchy "T80s:cpu1|T80:u0|T80_ALU:alu" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/Z80/T80.vhd Line: 309
Info (12128): Elaborating entity "T80_Reg" for hierarchy "T80s:cpu1|T80:u0|T80_Reg:Regs" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/Z80/T80.vhd Line: 819
Info (12128): Elaborating entity "Z80_BASIC_ROM" for hierarchy "Z80_BASIC_ROM:rom" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE10/Z80_VGA_PS2_UART_32K/Z80_VGA.vhd Line: 220
Info (12128): Elaborating entity "altsyncram" for hierarchy "Z80_BASIC_ROM:rom|altsyncram:altsyncram_component" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/ROMs/Z80/Z80_BASIC_ROM.vhd Line: 59
Info (12130): Elaborated megafunction instantiation "Z80_BASIC_ROM:rom|altsyncram:altsyncram_component" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/ROMs/Z80/Z80_BASIC_ROM.vhd Line: 59
Info (12133): Instantiated megafunction "Z80_BASIC_ROM:rom|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/ROMs/Z80/Z80_BASIC_ROM.vhd Line: 59
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "../../../../MultiComp (VHDL Template)/Components/ROMs/Z80/BASIC.HEX"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[0]|INIT_FILE The value assigned is ../../../../MultiComp (VHDL Template)/Components/ROMs/Z80/BASIC.HEX and the valid value list is UNUSED|../../../../MultiComp (VHDL Template)/Components/ROMs/Z80/BASIC.HEX File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE10/Z80_VGA_PS2_UART_32K/db/altsyncram_4nu3.tdf Line: 210
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[1]|INIT_FILE The value assigned is ../../../../MultiComp (VHDL Template)/Components/ROMs/Z80/BASIC.HEX and the valid value list is UNUSED|../../../../MultiComp (VHDL Template)/Components/ROMs/Z80/BASIC.HEX File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE10/Z80_VGA_PS2_UART_32K/db/altsyncram_4nu3.tdf Line: 213
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[2]|INIT_FILE The value assigned is ../../../../MultiComp (VHDL Template)/Components/ROMs/Z80/BASIC.HEX and the valid value list is UNUSED|../../../../MultiComp (VHDL Template)/Components/ROMs/Z80/BASIC.HEX File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE10/Z80_VGA_PS2_UART_32K/db/altsyncram_4nu3.tdf Line: 216
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[3]|INIT_FILE The value assigned is ../../../../MultiComp (VHDL Template)/Components/ROMs/Z80/BASIC.HEX and the valid value list is UNUSED|../../../../MultiComp (VHDL Template)/Components/ROMs/Z80/BASIC.HEX File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE10/Z80_VGA_PS2_UART_32K/db/altsyncram_4nu3.tdf Line: 219
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[4]|INIT_FILE The value assigned is ../../../../MultiComp (VHDL Template)/Components/ROMs/Z80/BASIC.HEX and the valid value list is UNUSED|../../../../MultiComp (VHDL Template)/Components/ROMs/Z80/BASIC.HEX File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE10/Z80_VGA_PS2_UART_32K/db/altsyncram_4nu3.tdf Line: 222
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[5]|INIT_FILE The value assigned is ../../../../MultiComp (VHDL Template)/Components/ROMs/Z80/BASIC.HEX and the valid value list is UNUSED|../../../../MultiComp (VHDL Template)/Components/ROMs/Z80/BASIC.HEX File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE10/Z80_VGA_PS2_UART_32K/db/altsyncram_4nu3.tdf Line: 225
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[6]|INIT_FILE The value assigned is ../../../../MultiComp (VHDL Template)/Components/ROMs/Z80/BASIC.HEX and the valid value list is UNUSED|../../../../MultiComp (VHDL Template)/Components/ROMs/Z80/BASIC.HEX File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE10/Z80_VGA_PS2_UART_32K/db/altsyncram_4nu3.tdf Line: 228
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[7]|INIT_FILE The value assigned is ../../../../MultiComp (VHDL Template)/Components/ROMs/Z80/BASIC.HEX and the valid value list is UNUSED|../../../../MultiComp (VHDL Template)/Components/ROMs/Z80/BASIC.HEX File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE10/Z80_VGA_PS2_UART_32K/db/altsyncram_4nu3.tdf Line: 231
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4nu3.tdf
    Info (12023): Found entity 1: altsyncram_4nu3 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE10/Z80_VGA_PS2_UART_32K/db/altsyncram_4nu3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_4nu3" for hierarchy "Z80_BASIC_ROM:rom|altsyncram:altsyncram_component|altsyncram_4nu3:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "InternalRam32K" for hierarchy "InternalRam32K:u3" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE10/Z80_VGA_PS2_UART_32K/Z80_VGA.vhd Line: 227
Info (12128): Elaborating entity "altsyncram" for hierarchy "InternalRam32K:u3|altsyncram:altsyncram_component" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/RAM_Internal/InternalRam32K.vhd Line: 61
Info (12130): Elaborated megafunction instantiation "InternalRam32K:u3|altsyncram:altsyncram_component" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/RAM_Internal/InternalRam32K.vhd Line: 61
Info (12133): Instantiated megafunction "InternalRam32K:u3|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/RAM_Internal/InternalRam32K.vhd Line: 61
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6dp3.tdf
    Info (12023): Found entity 1: altsyncram_6dp3 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE10/Z80_VGA_PS2_UART_32K/db/altsyncram_6dp3.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_6dp3" for hierarchy "InternalRam32K:u3|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_msa.tdf
    Info (12023): Found entity 1: decode_msa File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE10/Z80_VGA_PS2_UART_32K/db/decode_msa.tdf Line: 22
Info (12128): Elaborating entity "decode_msa" for hierarchy "InternalRam32K:u3|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|decode_msa:decode3" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE10/Z80_VGA_PS2_UART_32K/db/altsyncram_6dp3.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_f8a.tdf
    Info (12023): Found entity 1: decode_f8a File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE10/Z80_VGA_PS2_UART_32K/db/decode_f8a.tdf Line: 22
Info (12128): Elaborating entity "decode_f8a" for hierarchy "InternalRam32K:u3|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|decode_f8a:rden_decode" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE10/Z80_VGA_PS2_UART_32K/db/altsyncram_6dp3.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_6nb.tdf
    Info (12023): Found entity 1: mux_6nb File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE10/Z80_VGA_PS2_UART_32K/db/mux_6nb.tdf Line: 22
Info (12128): Elaborating entity "mux_6nb" for hierarchy "InternalRam32K:u3|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|mux_6nb:mux2" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE10/Z80_VGA_PS2_UART_32K/db/altsyncram_6dp3.tdf Line: 46
Info (12128): Elaborating entity "SBCTextDisplayRGB" for hierarchy "SBCTextDisplayRGB:io1" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE10/Z80_VGA_PS2_UART_32K/Z80_VGA.vhd Line: 237
Info (12128): Elaborating entity "SansBoldRomReduced" for hierarchy "SBCTextDisplayRGB:io1|SansBoldRomReduced:\GEN_REDUCED_SCHARS:fontRom" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd Line: 316
Info (12128): Elaborating entity "altsyncram" for hierarchy "SBCTextDisplayRGB:io1|SansBoldRomReduced:\GEN_REDUCED_SCHARS:fontRom|altsyncram:altsyncram_component" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRomReduced.vhd Line: 84
Info (12130): Elaborated megafunction instantiation "SBCTextDisplayRGB:io1|SansBoldRomReduced:\GEN_REDUCED_SCHARS:fontRom|altsyncram:altsyncram_component" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRomReduced.vhd Line: 84
Info (12133): Instantiated megafunction "SBCTextDisplayRGB:io1|SansBoldRomReduced:\GEN_REDUCED_SCHARS:fontRom|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRomReduced.vhd Line: 84
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "SansFontBoldReduced.HEX"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2d91.tdf
    Info (12023): Found entity 1: altsyncram_2d91 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE10/Z80_VGA_PS2_UART_32K/db/altsyncram_2d91.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_2d91" for hierarchy "SBCTextDisplayRGB:io1|SansBoldRomReduced:\GEN_REDUCED_SCHARS:fontRom|altsyncram:altsyncram_component|altsyncram_2d91:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "DisplayRam2K" for hierarchy "SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd Line: 327
Info (12128): Elaborating entity "altsyncram" for hierarchy "SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/DisplayRam2K.vhd Line: 111
Info (12130): Elaborated megafunction instantiation "SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/DisplayRam2K.vhd Line: 111
Info (12133): Instantiated megafunction "SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/DisplayRam2K.vhd Line: 111
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV GX"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "2048"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "11"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_shh2.tdf
    Info (12023): Found entity 1: altsyncram_shh2 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE10/Z80_VGA_PS2_UART_32K/db/altsyncram_shh2.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_shh2" for hierarchy "SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_shh2:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "bufferedUART" for hierarchy "bufferedUART:UART" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE10/Z80_VGA_PS2_UART_32K/Z80_VGA.vhd Line: 266
Info (12128): Elaborating entity "Toggle_On_FN_Key" for hierarchy "Toggle_On_FN_Key:FNKey1Toggle" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE10/Z80_VGA_PS2_UART_32K/Z80_VGA.vhd Line: 284
Info (12128): Elaborating entity "OutLatch" for hierarchy "OutLatch:io3" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE10/Z80_VGA_PS2_UART_32K/Z80_VGA.vhd Line: 300
Info (12128): Elaborating entity "Loadable_7S8D_LED" for hierarchy "Loadable_7S8D_LED:Seg78D" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE10/Z80_VGA_PS2_UART_32K/Z80_VGA.vhd Line: 345
Info (12128): Elaborating entity "counter" for hierarchy "counter:myCounter" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE10/Z80_VGA_PS2_UART_32K/Z80_VGA.vhd Line: 354
Warning (276027): Inferred dual-clock RAM node "bufferedUART:UART|rxBuffer_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "SBCTextDisplayRGB:io1|kbBuffer" is uninferred due to inappropriate RAM size File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd Line: 162
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "bufferedUART:UART|rxBuffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (278001): Inferred 2 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "SBCTextDisplayRGB:io1|Mod0" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd Line: 409
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "SBCTextDisplayRGB:io1|Mod1" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd Line: 410
Info (12130): Elaborated megafunction instantiation "bufferedUART:UART|altsyncram:rxBuffer_rtl_0"
Info (12133): Instantiated megafunction "bufferedUART:UART|altsyncram:rxBuffer_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3ce1.tdf
    Info (12023): Found entity 1: altsyncram_3ce1 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE10/Z80_VGA_PS2_UART_32K/db/altsyncram_3ce1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "SBCTextDisplayRGB:io1|lpm_divide:Mod0" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd Line: 409
Info (12133): Instantiated megafunction "SBCTextDisplayRGB:io1|lpm_divide:Mod0" with the following parameter: File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd Line: 409
    Info (12134): Parameter "LPM_WIDTHN" = "13"
    Info (12134): Parameter "LPM_WIDTHD" = "13"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_icm.tdf
    Info (12023): Found entity 1: lpm_divide_icm File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE10/Z80_VGA_PS2_UART_32K/db/lpm_divide_icm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_7nh File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE10/Z80_VGA_PS2_UART_32K/db/sign_div_unsign_7nh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_2af.tdf
    Info (12023): Found entity 1: alt_u_div_2af File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE10/Z80_VGA_PS2_UART_32K/db/alt_u_div_2af.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE10/Z80_VGA_PS2_UART_32K/db/add_sub_7pc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE10/Z80_VGA_PS2_UART_32K/db/add_sub_8pc.tdf Line: 22
Info (13000): Registers with preset signals will power-up high File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd Line: 866
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "o_LED7Seg[7]" is stuck at VCC File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE10/Z80_VGA_PS2_UART_32K/Z80_VGA.vhd Line: 67
Info (286030): Timing-Driven Synthesis is running
Info (17049): 19 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 4179 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 28 output pins
    Info (21060): Implemented 2 bidirectional pins
    Info (21061): Implemented 4062 logic cells
    Info (21064): Implemented 72 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings
    Info: Peak virtual memory: 4853 megabytes
    Info: Processing ended: Mon Jun 22 20:19:28 2020
    Info: Elapsed time: 00:00:53
    Info: Total CPU time (on all processors): 00:00:56


