<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xmlns:ext="http://exslt.org/common">
  <head>
    <title>TCRMASK_EL1</title>
    <link href="insn.css" rel="stylesheet" type="text/css"/>
  </head>
  <body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">TCRMASK_EL1, Translation Control Masking Register (EL1)</h1><p>The TCRMASK_EL1 characteristics are:</p><h2>Purpose</h2>
        <p>Mask register to prevent updates of fields in <a href="AArch64-tcr_el1.html">TCR_EL1</a> on writes to <a href="AArch64-tcr_el1.html">TCR_EL1</a> or TCRALIAS_EL1.</p>
      <h2>Configuration</h2><p>This register is present only when FEAT_SRMASK is implemented and FEAT_AA64 is implemented. Otherwise, direct accesses to TCRMASK_EL1 are <span class="arm-defined-word">UNDEFINED</span>.</p><h2>Attributes</h2>
        <p>TCRMASK_EL1 is a 64-bit register.</p>
      <h2>Field descriptions</h2><table class="regdiagram" id="fieldset_0"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot><tbody><tr class="firstrow"><td class="lr" colspan="2"><a href="#fieldset_0-63_62">RES0</a></td><td class="lr" colspan="1"><a href="#fieldset_0-61_61-1">MTX1</a></td><td class="lr" colspan="1"><a href="#fieldset_0-60_60-1">MTX0</a></td><td class="lr" colspan="1"><a href="#fieldset_0-59_59-1">DS</a></td><td class="lr" colspan="1"><a href="#fieldset_0-58_58-1">TCMA1</a></td><td class="lr" colspan="1"><a href="#fieldset_0-57_57-1">TCMA0</a></td><td class="lr" colspan="1"><a href="#fieldset_0-56_56-1">E0PD1</a></td><td class="lr" colspan="1"><a href="#fieldset_0-55_55-1">E0PD0</a></td><td class="lr" colspan="1"><a href="#fieldset_0-54_54-1">NFD1</a></td><td class="lr" colspan="1"><a href="#fieldset_0-53_53-1">NFD0</a></td><td class="lr" colspan="1"><a href="#fieldset_0-52_52-1">TBID1</a></td><td class="lr" colspan="1"><a href="#fieldset_0-51_51-1">TBID0</a></td><td class="lr" colspan="1"><a href="#fieldset_0-50_50-1">HWU162</a></td><td class="lr" colspan="1"><a href="#fieldset_0-49_49-1">HWU161</a></td><td class="lr" colspan="1"><a href="#fieldset_0-48_48-1">HWU160</a></td><td class="lr" colspan="1"><a href="#fieldset_0-47_47-1">HWU159</a></td><td class="lr" colspan="1"><a href="#fieldset_0-46_46-1">HWU062</a></td><td class="lr" colspan="1"><a href="#fieldset_0-45_45-1">HWU061</a></td><td class="lr" colspan="1"><a href="#fieldset_0-44_44-1">HWU060</a></td><td class="lr" colspan="1"><a href="#fieldset_0-43_43-1">HWU059</a></td><td class="lr" colspan="1"><a href="#fieldset_0-42_42-1">HPD1</a></td><td class="lr" colspan="1"><a href="#fieldset_0-41_41-1">HPD0</a></td><td class="lr" colspan="1"><a href="#fieldset_0-40_40-1">HD</a></td><td class="lr" colspan="1"><a href="#fieldset_0-39_39-1">HA</a></td><td class="lr" colspan="1"><a href="#fieldset_0-38_38">TBI1</a></td><td class="lr" colspan="1"><a href="#fieldset_0-37_37">TBI0</a></td><td class="lr" colspan="1"><a href="#fieldset_0-36_36">AS</a></td><td class="lr" colspan="3"><a href="#fieldset_0-35_33">RES0</a></td><td class="lr" colspan="1"><a href="#fieldset_0-32_32">IPS</a></td></tr><tr class="firstrow"><td class="lr" colspan="1"><a href="#fieldset_0-31_31">RES0</a></td><td class="lr" colspan="1"><a href="#fieldset_0-30_30">TG1</a></td><td class="lr" colspan="1"><a href="#fieldset_0-29_29">RES0</a></td><td class="lr" colspan="1"><a href="#fieldset_0-28_28">SH1</a></td><td class="lr" colspan="1"><a href="#fieldset_0-27_27">RES0</a></td><td class="lr" colspan="1"><a href="#fieldset_0-26_26">ORGN1</a></td><td class="lr" colspan="1"><a href="#fieldset_0-25_25">RES0</a></td><td class="lr" colspan="1"><a href="#fieldset_0-24_24">IRGN1</a></td><td class="lr" colspan="1"><a href="#fieldset_0-23_23">EPD1</a></td><td class="lr" colspan="1"><a href="#fieldset_0-22_22">A1</a></td><td class="lr" colspan="5"><a href="#fieldset_0-21_17">RES0</a></td><td class="lr" colspan="1"><a href="#fieldset_0-16_16">T1SZ</a></td><td class="lr" colspan="1"><a href="#fieldset_0-15_15">RES0</a></td><td class="lr" colspan="1"><a href="#fieldset_0-14_14">TG0</a></td><td class="lr" colspan="1"><a href="#fieldset_0-13_13">RES0</a></td><td class="lr" colspan="1"><a href="#fieldset_0-12_12">SH0</a></td><td class="lr" colspan="1"><a href="#fieldset_0-11_11">RES0</a></td><td class="lr" colspan="1"><a href="#fieldset_0-10_10">ORGN0</a></td><td class="lr" colspan="1"><a href="#fieldset_0-9_9">RES0</a></td><td class="lr" colspan="1"><a href="#fieldset_0-8_8">IRGN0</a></td><td class="lr" colspan="1"><a href="#fieldset_0-7_7">EPD0</a></td><td class="lr" colspan="6"><a href="#fieldset_0-6_1">RES0</a></td><td class="lr" colspan="1"><a href="#fieldset_0-0_0">T0SZ</a></td></tr></tbody></table><h4 id="fieldset_0-63_62">Bits [63:62]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-61_61-1">MTX1, bit [61]<span class="condition"><br/>When FEAT_MTE_NO_ADDRESS_TAGS is implemented or FEAT_MTE_CANONICAL_TAGS is implemented:
                        </span></h4><div class="field">
      <p>Mask bit for MTX1.</p>
    <table class="valuetable"><tr><th>MTX1</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p><a href="AArch64-tcr_el1.html">TCR_EL1</a>.MTX1 is writeable.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p><a href="AArch64-tcr_el1.html">TCR_EL1</a>.MTX1 is not writeable.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-61_61-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-60_60-1">MTX0, bit [60]<span class="condition"><br/>When FEAT_MTE_NO_ADDRESS_TAGS is implemented or FEAT_MTE_CANONICAL_TAGS is implemented:
                        </span></h4><div class="field">
      <p>Mask bit for MTX0.</p>
    <table class="valuetable"><tr><th>MTX0</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p><a href="AArch64-tcr_el1.html">TCR_EL1</a>.MTX0 is writeable.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p><a href="AArch64-tcr_el1.html">TCR_EL1</a>.MTX0 is not writeable.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-60_60-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-59_59-1">DS, bit [59]<span class="condition"><br/>When FEAT_LPA2 is implemented:
                        </span></h4><div class="field">
      <p>Mask bit for DS.</p>
    <table class="valuetable"><tr><th>DS</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p><a href="AArch64-tcr_el1.html">TCR_EL1</a>.DS is writeable.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p><a href="AArch64-tcr_el1.html">TCR_EL1</a>.DS is not writeable.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-59_59-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-58_58-1">TCMA1, bit [58]<span class="condition"><br/>When FEAT_MTE2 is implemented:
                        </span></h4><div class="field">
      <p>Mask bit for TCMA1.</p>
    <table class="valuetable"><tr><th>TCMA1</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p><a href="AArch64-tcr_el1.html">TCR_EL1</a>.TCMA1 is writeable.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p><a href="AArch64-tcr_el1.html">TCR_EL1</a>.TCMA1 is not writeable.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-58_58-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-57_57-1">TCMA0, bit [57]<span class="condition"><br/>When FEAT_MTE2 is implemented:
                        </span></h4><div class="field">
      <p>Mask bit for TCMA0.</p>
    <table class="valuetable"><tr><th>TCMA0</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p><a href="AArch64-tcr_el1.html">TCR_EL1</a>.TCMA0 is writeable.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p><a href="AArch64-tcr_el1.html">TCR_EL1</a>.TCMA0 is not writeable.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-57_57-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-56_56-1">E0PD1, bit [56]<span class="condition"><br/>When FEAT_E0PD is implemented:
                        </span></h4><div class="field">
      <p>Mask bit for E0PD1.</p>
    <table class="valuetable"><tr><th>E0PD1</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p><a href="AArch64-tcr_el1.html">TCR_EL1</a>.E0PD1 is writeable.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p><a href="AArch64-tcr_el1.html">TCR_EL1</a>.E0PD1 is not writeable.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-56_56-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-55_55-1">E0PD0, bit [55]<span class="condition"><br/>When FEAT_E0PD is implemented:
                        </span></h4><div class="field">
      <p>Mask bit for E0PD0.</p>
    <table class="valuetable"><tr><th>E0PD0</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p><a href="AArch64-tcr_el1.html">TCR_EL1</a>.E0PD0 is writeable.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p><a href="AArch64-tcr_el1.html">TCR_EL1</a>.E0PD0 is not writeable.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-55_55-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-54_54-1">NFD1, bit [54]<span class="condition"><br/>When FEAT_SVE is implemented or FEAT_TME is implemented:
                        </span></h4><div class="field">
      <p>Mask bit for NFD1.</p>
    <table class="valuetable"><tr><th>NFD1</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p><a href="AArch64-tcr_el1.html">TCR_EL1</a>.NFD1 is writeable.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p><a href="AArch64-tcr_el1.html">TCR_EL1</a>.NFD1 is not writeable.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-54_54-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-53_53-1">NFD0, bit [53]<span class="condition"><br/>When FEAT_SVE is implemented or FEAT_TME is implemented:
                        </span></h4><div class="field">
      <p>Mask bit for NFD0.</p>
    <table class="valuetable"><tr><th>NFD0</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p><a href="AArch64-tcr_el1.html">TCR_EL1</a>.NFD0 is writeable.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p><a href="AArch64-tcr_el1.html">TCR_EL1</a>.NFD0 is not writeable.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-53_53-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-52_52-1">TBID1, bit [52]<span class="condition"><br/>When FEAT_PAuth is implemented:
                        </span></h4><div class="field">
      <p>Mask bit for TBID1.</p>
    <table class="valuetable"><tr><th>TBID1</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p><a href="AArch64-tcr_el1.html">TCR_EL1</a>.TBID1 is writeable.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p><a href="AArch64-tcr_el1.html">TCR_EL1</a>.TBID1 is not writeable.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-52_52-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-51_51-1">TBID0, bit [51]<span class="condition"><br/>When FEAT_PAuth is implemented:
                        </span></h4><div class="field">
      <p>Mask bit for TBID0.</p>
    <table class="valuetable"><tr><th>TBID0</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p><a href="AArch64-tcr_el1.html">TCR_EL1</a>.TBID0 is writeable.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p><a href="AArch64-tcr_el1.html">TCR_EL1</a>.TBID0 is not writeable.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-51_51-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-50_50-1">HWU162, bit [50]<span class="condition"><br/>When FEAT_HPDS2 is implemented:
                        </span></h4><div class="field">
      <p>Mask bit for HWU162.</p>
    <table class="valuetable"><tr><th>HWU162</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p><a href="AArch64-tcr_el1.html">TCR_EL1</a>.HWU162 is writeable.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p><a href="AArch64-tcr_el1.html">TCR_EL1</a>.HWU162 is not writeable.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-50_50-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-49_49-1">HWU161, bit [49]<span class="condition"><br/>When FEAT_HPDS2 is implemented:
                        </span></h4><div class="field">
      <p>Mask bit for HWU161.</p>
    <table class="valuetable"><tr><th>HWU161</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p><a href="AArch64-tcr_el1.html">TCR_EL1</a>.HWU161 is writeable.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p><a href="AArch64-tcr_el1.html">TCR_EL1</a>.HWU161 is not writeable.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-49_49-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-48_48-1">HWU160, bit [48]<span class="condition"><br/>When FEAT_HPDS2 is implemented:
                        </span></h4><div class="field">
      <p>Mask bit for HWU160.</p>
    <table class="valuetable"><tr><th>HWU160</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p><a href="AArch64-tcr_el1.html">TCR_EL1</a>.HWU160 is writeable.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p><a href="AArch64-tcr_el1.html">TCR_EL1</a>.HWU160 is not writeable.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-48_48-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-47_47-1">HWU159, bit [47]<span class="condition"><br/>When FEAT_HPDS2 is implemented:
                        </span></h4><div class="field">
      <p>Mask bit for HWU159.</p>
    <table class="valuetable"><tr><th>HWU159</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p><a href="AArch64-tcr_el1.html">TCR_EL1</a>.HWU159 is writeable.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p><a href="AArch64-tcr_el1.html">TCR_EL1</a>.HWU159 is not writeable.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-47_47-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-46_46-1">HWU062, bit [46]<span class="condition"><br/>When FEAT_HPDS2 is implemented:
                        </span></h4><div class="field">
      <p>Mask bit for HWU062.</p>
    <table class="valuetable"><tr><th>HWU062</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p><a href="AArch64-tcr_el1.html">TCR_EL1</a>.HWU062 is writeable.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p><a href="AArch64-tcr_el1.html">TCR_EL1</a>.HWU062 is not writeable.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-46_46-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-45_45-1">HWU061, bit [45]<span class="condition"><br/>When FEAT_HPDS2 is implemented:
                        </span></h4><div class="field">
      <p>Mask bit for HWU061.</p>
    <table class="valuetable"><tr><th>HWU061</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p><a href="AArch64-tcr_el1.html">TCR_EL1</a>.HWU061 is writeable.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p><a href="AArch64-tcr_el1.html">TCR_EL1</a>.HWU061 is not writeable.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-45_45-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-44_44-1">HWU060, bit [44]<span class="condition"><br/>When FEAT_HPDS2 is implemented:
                        </span></h4><div class="field">
      <p>Mask bit for HWU060.</p>
    <table class="valuetable"><tr><th>HWU060</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p><a href="AArch64-tcr_el1.html">TCR_EL1</a>.HWU060 is writeable.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p><a href="AArch64-tcr_el1.html">TCR_EL1</a>.HWU060 is not writeable.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-44_44-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-43_43-1">HWU059, bit [43]<span class="condition"><br/>When FEAT_HPDS2 is implemented:
                        </span></h4><div class="field">
      <p>Mask bit for HWU059.</p>
    <table class="valuetable"><tr><th>HWU059</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p><a href="AArch64-tcr_el1.html">TCR_EL1</a>.HWU059 is writeable.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p><a href="AArch64-tcr_el1.html">TCR_EL1</a>.HWU059 is not writeable.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-43_43-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-42_42-1">HPD1, bit [42]<span class="condition"><br/>When FEAT_HPDS is implemented:
                        </span></h4><div class="field">
      <p>Mask bit for HPD1.</p>
    <table class="valuetable"><tr><th>HPD1</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p><a href="AArch64-tcr_el1.html">TCR_EL1</a>.HPD1 is writeable.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p><a href="AArch64-tcr_el1.html">TCR_EL1</a>.HPD1 is not writeable.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-42_42-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-41_41-1">HPD0, bit [41]<span class="condition"><br/>When FEAT_HPDS is implemented:
                        </span></h4><div class="field">
      <p>Mask bit for HPD0.</p>
    <table class="valuetable"><tr><th>HPD0</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p><a href="AArch64-tcr_el1.html">TCR_EL1</a>.HPD0 is writeable.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p><a href="AArch64-tcr_el1.html">TCR_EL1</a>.HPD0 is not writeable.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-41_41-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-40_40-1">HD, bit [40]<span class="condition"><br/>When FEAT_HAFDBS is implemented:
                        </span></h4><div class="field">
      <p>Mask bit for HD.</p>
    <table class="valuetable"><tr><th>HD</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p><a href="AArch64-tcr_el1.html">TCR_EL1</a>.HD is writeable.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p><a href="AArch64-tcr_el1.html">TCR_EL1</a>.HD is not writeable.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-40_40-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-39_39-1">HA, bit [39]<span class="condition"><br/>When FEAT_HAFDBS is implemented:
                        </span></h4><div class="field">
      <p>Mask bit for HA.</p>
    <table class="valuetable"><tr><th>HA</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p><a href="AArch64-tcr_el1.html">TCR_EL1</a>.HA is writeable.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p><a href="AArch64-tcr_el1.html">TCR_EL1</a>.HA is not writeable.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-39_39-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-38_38">TBI1, bit [38]</h4><div class="field">
      <p>Mask bit for TBI1.</p>
    <table class="valuetable"><tr><th>TBI1</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p><a href="AArch64-tcr_el1.html">TCR_EL1</a>.TBI1 is writeable.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p><a href="AArch64-tcr_el1.html">TCR_EL1</a>.TBI1 is not writeable.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-37_37">TBI0, bit [37]</h4><div class="field">
      <p>Mask bit for TBI0.</p>
    <table class="valuetable"><tr><th>TBI0</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p><a href="AArch64-tcr_el1.html">TCR_EL1</a>.TBI0 is writeable.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p><a href="AArch64-tcr_el1.html">TCR_EL1</a>.TBI0 is not writeable.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-36_36">AS, bit [36]</h4><div class="field">
      <p>Mask bit for AS.</p>
    <table class="valuetable"><tr><th>AS</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p><a href="AArch64-tcr_el1.html">TCR_EL1</a>.AS is writeable.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p><a href="AArch64-tcr_el1.html">TCR_EL1</a>.AS is not writeable.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-35_33">Bits [35:33]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-32_32">IPS, bit [32]</h4><div class="field">
      <p>Mask bit for IPS.</p>
    <table class="valuetable"><tr><th>IPS</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p><a href="AArch64-tcr_el1.html">TCR_EL1</a>.IPS is writeable.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p><a href="AArch64-tcr_el1.html">TCR_EL1</a>.IPS is not writeable.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-31_31">Bit [31]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-30_30">TG1, bit [30]</h4><div class="field">
      <p>Mask bit for TG1.</p>
    <table class="valuetable"><tr><th>TG1</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p><a href="AArch64-tcr_el1.html">TCR_EL1</a>.TG1 is writeable.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p><a href="AArch64-tcr_el1.html">TCR_EL1</a>.TG1 is not writeable.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-29_29">Bit [29]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-28_28">SH1, bit [28]</h4><div class="field">
      <p>Mask bit for SH1.</p>
    <table class="valuetable"><tr><th>SH1</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p><a href="AArch64-tcr_el1.html">TCR_EL1</a>.SH1 is writeable.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p><a href="AArch64-tcr_el1.html">TCR_EL1</a>.SH1 is not writeable.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-27_27">Bit [27]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-26_26">ORGN1, bit [26]</h4><div class="field">
      <p>Mask bit for ORGN1.</p>
    <table class="valuetable"><tr><th>ORGN1</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p><a href="AArch64-tcr_el1.html">TCR_EL1</a>.ORGN1 is writeable.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p><a href="AArch64-tcr_el1.html">TCR_EL1</a>.ORGN1 is not writeable.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-25_25">Bit [25]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-24_24">IRGN1, bit [24]</h4><div class="field">
      <p>Mask bit for IRGN1.</p>
    <table class="valuetable"><tr><th>IRGN1</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p><a href="AArch64-tcr_el1.html">TCR_EL1</a>.IRGN1 is writeable.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p><a href="AArch64-tcr_el1.html">TCR_EL1</a>.IRGN1 is not writeable.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-23_23">EPD1, bit [23]</h4><div class="field">
      <p>Mask bit for EPD1.</p>
    <table class="valuetable"><tr><th>EPD1</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p><a href="AArch64-tcr_el1.html">TCR_EL1</a>.EPD1 is writeable.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p><a href="AArch64-tcr_el1.html">TCR_EL1</a>.EPD1 is not writeable.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-22_22">A1, bit [22]</h4><div class="field">
      <p>Mask bit for A1.</p>
    <table class="valuetable"><tr><th>A1</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p><a href="AArch64-tcr_el1.html">TCR_EL1</a>.A1 is writeable.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p><a href="AArch64-tcr_el1.html">TCR_EL1</a>.A1 is not writeable.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-21_17">Bits [21:17]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-16_16">T1SZ, bit [16]</h4><div class="field">
      <p>Mask bit for T1SZ.</p>
    <table class="valuetable"><tr><th>T1SZ</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p><a href="AArch64-tcr_el1.html">TCR_EL1</a>.T1SZ is writeable.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p><a href="AArch64-tcr_el1.html">TCR_EL1</a>.T1SZ is not writeable.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-15_15">Bit [15]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-14_14">TG0, bit [14]</h4><div class="field">
      <p>Mask bit for TG0.</p>
    <table class="valuetable"><tr><th>TG0</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p><a href="AArch64-tcr_el1.html">TCR_EL1</a>.TG0 is writeable.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p><a href="AArch64-tcr_el1.html">TCR_EL1</a>.TG0 is not writeable.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-13_13">Bit [13]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-12_12">SH0, bit [12]</h4><div class="field">
      <p>Mask bit for SH0.</p>
    <table class="valuetable"><tr><th>SH0</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p><a href="AArch64-tcr_el1.html">TCR_EL1</a>.SH0 is writeable.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p><a href="AArch64-tcr_el1.html">TCR_EL1</a>.SH0 is not writeable.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-11_11">Bit [11]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-10_10">ORGN0, bit [10]</h4><div class="field">
      <p>Mask bit for ORGN0.</p>
    <table class="valuetable"><tr><th>ORGN0</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p><a href="AArch64-tcr_el1.html">TCR_EL1</a>.ORGN0 is writeable.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p><a href="AArch64-tcr_el1.html">TCR_EL1</a>.ORGN0 is not writeable.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-9_9">Bit [9]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-8_8">IRGN0, bit [8]</h4><div class="field">
      <p>Mask bit for IRGN0.</p>
    <table class="valuetable"><tr><th>IRGN0</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p><a href="AArch64-tcr_el1.html">TCR_EL1</a>.IRGN0 is writeable.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p><a href="AArch64-tcr_el1.html">TCR_EL1</a>.IRGN0 is not writeable.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-7_7">EPD0, bit [7]</h4><div class="field">
      <p>Mask bit for EPD0.</p>
    <table class="valuetable"><tr><th>EPD0</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p><a href="AArch64-tcr_el1.html">TCR_EL1</a>.EPD0 is writeable.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p><a href="AArch64-tcr_el1.html">TCR_EL1</a>.EPD0 is not writeable.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-6_1">Bits [6:1]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-0_0">T0SZ, bit [0]</h4><div class="field">
      <p>Mask bit for T0SZ.</p>
    <table class="valuetable"><tr><th>T0SZ</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p><a href="AArch64-tcr_el1.html">TCR_EL1</a>.T0SZ is writeable.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p><a href="AArch64-tcr_el1.html">TCR_EL1</a>.T0SZ is not writeable.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><div class="access_mechanisms"><h2>Accessing TCRMASK_EL1</h2>
        <p>When the Effective value of <a href="AArch64-hcr_el2.html">HCR_EL2</a>.E2H is 1, without explicit synchronization, accesses from EL3 using the accessor name TCRMASK_EL1 or TCRMASK_EL12 are not guaranteed to be ordered with respect to accesses using the other accessor name.</p>
      <p>Accesses to this register use the following encodings in the System register encoding space:</p><div><h4 class="assembler">MRS &lt;Xt&gt;, TCRMASK_EL1</h4></div><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b11</td><td>0b000</td><td>0b0010</td><td>0b0111</td><td>0b010</td></tr></table><p class="pseudocode">
if !(IsFeatureImplemented(FEAT_SRMASK) &amp;&amp; IsFeatureImplemented(FEAT_AA64)) then
    UNDEFINED;
elsif PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if HaveEL(EL3) &amp;&amp; EL3SDDUndefPriority() &amp;&amp; SCR_EL3.SRMASKEn == '0' then
        UNDEFINED;
    elsif EL2Enabled() &amp;&amp; IsFeatureImplemented(FEAT_FGT2) &amp;&amp; ((HaveEL(EL3) &amp;&amp; SCR_EL3.FGTEn2 == '0') || HFGRTR2_EL2.nTCRMASK_EL1 == '0') then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() &amp;&amp; (!IsHCRXEL2Enabled() || HCRX_EL2.SRMASKEn == '0') then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif HaveEL(EL3) &amp;&amp; SCR_EL3.SRMASKEn == '0' then
        if EL3SDDUndef() then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    elsif EffectiveHCR_EL2_NVx() IN {'111'} then
        X[t, 64] = NVMem[0x330];
    else
        X[t, 64] = TCRMASK_EL1;
elsif PSTATE.EL == EL2 then
    if HaveEL(EL3) &amp;&amp; EL3SDDUndefPriority() &amp;&amp; SCR_EL3.SRMASKEn == '0' then
        UNDEFINED;
    elsif HaveEL(EL3) &amp;&amp; SCR_EL3.SRMASKEn == '0' then
        if EL3SDDUndef() then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    elsif ELIsInHost(EL2) then
        X[t, 64] = TCRMASK_EL2;
    else
        X[t, 64] = TCRMASK_EL1;
elsif PSTATE.EL == EL3 then
    X[t, 64] = TCRMASK_EL1;
                </p><div><h4 class="assembler">MSR TCRMASK_EL1, &lt;Xt&gt;</h4></div><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b11</td><td>0b000</td><td>0b0010</td><td>0b0111</td><td>0b010</td></tr></table><p class="pseudocode">
if !(IsFeatureImplemented(FEAT_SRMASK) &amp;&amp; IsFeatureImplemented(FEAT_AA64)) then
    UNDEFINED;
elsif PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if HaveEL(EL3) &amp;&amp; EL3SDDUndefPriority() &amp;&amp; SCR_EL3.SRMASKEn == '0' then
        UNDEFINED;
    elsif EL2Enabled() &amp;&amp; IsFeatureImplemented(FEAT_FGT2) &amp;&amp; ((HaveEL(EL3) &amp;&amp; SCR_EL3.FGTEn2 == '0') || HFGWTR2_EL2.nTCRMASK_EL1 == '0') then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() &amp;&amp; (!IsHCRXEL2Enabled() || HCRX_EL2.SRMASKEn == '0') then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif HaveEL(EL3) &amp;&amp; SCR_EL3.SRMASKEn == '0' then
        if EL3SDDUndef() then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    elsif EffectiveHCR_EL2_NVx() IN {'111'} then
        NVMem[0x330] = X[t, 64];
    elsif !IsZero(EffectiveTCRMASK_EL1()) then
        UNDEFINED;
    else
        TCRMASK_EL1 = X[t, 64];
elsif PSTATE.EL == EL2 then
    if HaveEL(EL3) &amp;&amp; EL3SDDUndefPriority() &amp;&amp; SCR_EL3.SRMASKEn == '0' then
        UNDEFINED;
    elsif HaveEL(EL3) &amp;&amp; SCR_EL3.SRMASKEn == '0' then
        if EL3SDDUndef() then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    elsif ELIsInHost(EL2) then
        if !IsZero(EffectiveTCRMASK_EL2()) then
            UNDEFINED;
        else
            TCRMASK_EL2 = X[t, 64];
    else
        TCRMASK_EL1 = X[t, 64];
elsif PSTATE.EL == EL3 then
    TCRMASK_EL1 = X[t, 64];
                </p><div><h4 class="assembler">MRS &lt;Xt&gt;, TCRMASK_EL12</h4></div><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b11</td><td>0b101</td><td>0b0010</td><td>0b0111</td><td>0b010</td></tr></table><p class="pseudocode">
if !(IsFeatureImplemented(FEAT_SRMASK) &amp;&amp; IsFeatureImplemented(FEAT_AA64)) then
    UNDEFINED;
elsif PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EffectiveHCR_EL2_NVx() == '101' then
        X[t, 64] = NVMem[0x330];
    elsif EffectiveHCR_EL2_NVx() IN {'xx1'} then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
    if ELIsInHost(EL2) then
        if HaveEL(EL3) &amp;&amp; EL3SDDUndefPriority() &amp;&amp; SCR_EL3.SRMASKEn == '0' then
            UNDEFINED;
        elsif HaveEL(EL3) &amp;&amp; SCR_EL3.SRMASKEn == '0' then
            if EL3SDDUndef() then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
        else
            X[t, 64] = TCRMASK_EL1;
    else
        UNDEFINED;
elsif PSTATE.EL == EL3 then
    if ELIsInHost(EL2) then
        X[t, 64] = TCRMASK_EL1;
    else
        UNDEFINED;
                </p><div><h4 class="assembler">MSR TCRMASK_EL12, &lt;Xt&gt;</h4></div><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b11</td><td>0b101</td><td>0b0010</td><td>0b0111</td><td>0b010</td></tr></table><p class="pseudocode">
if !(IsFeatureImplemented(FEAT_SRMASK) &amp;&amp; IsFeatureImplemented(FEAT_AA64)) then
    UNDEFINED;
elsif PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EffectiveHCR_EL2_NVx() == '101' then
        NVMem[0x330] = X[t, 64];
    elsif EffectiveHCR_EL2_NVx() IN {'xx1'} then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
    if ELIsInHost(EL2) then
        if HaveEL(EL3) &amp;&amp; EL3SDDUndefPriority() &amp;&amp; SCR_EL3.SRMASKEn == '0' then
            UNDEFINED;
        elsif HaveEL(EL3) &amp;&amp; SCR_EL3.SRMASKEn == '0' then
            if EL3SDDUndef() then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
        else
            TCRMASK_EL1 = X[t, 64];
    else
        UNDEFINED;
elsif PSTATE.EL == EL3 then
    if ELIsInHost(EL2) then
        TCRMASK_EL1 = X[t, 64];
    else
        UNDEFINED;
                </p></div><hr class="bottom_line"/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">21/03/2025 17:52; 154105dd5041532b480d9ef0c018b8420cbe5c19</p><p class="copyconf">Copyright © 2010-2025 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
