ARM. 2014. ARM generic interrupt controller architecture specification. http://infocenter.arm.com.
Todd Austin , Eric Larson , Dan Ernst, SimpleScalar: An Infrastructure for Computer System Modeling, Computer, v.35 n.2, p.59-67, February 2002[doi>10.1109/2.982917]
Fabrice Bellard, QEMU, a fast and portable dynamic translator, Proceedings of the annual conference on USENIX Annual Technical Conference, p.41-41, April 10-15, 2005, Anaheim, CA
Luca Benini , Davide Bertozzi , Alessandro Bogliolo , Francesco Menichelli , Mauro Olivieri, MPARM: Exploring the Multi-Processor SoC Design Space with SystemC, Journal of VLSI Signal Processing Systems, v.41 n.2, p.169-182, September 2005[doi>10.1007/s11265-005-6648-1]
Nathan Binkert , Bradford Beckmann , Gabriel Black , Steven K. Reinhardt , Ali Saidi , Arkaprava Basu , Joel Hestness , Derek R. Hower , Tushar Krishna , Somayeh Sardashti , Rathijit Sen , Korey Sewell , Muhammad Shoaib , Nilay Vaish , Mark D. Hill , David A. Wood, The gem5 simulator, ACM SIGARCH Computer Architecture News, v.39 n.2, May 2011[doi>10.1145/2024716.2024718]
G. Blake, R. G. Dreslinski, and T. Mudge. 2009. A survey of multicore processors. IEEE Signal Process. Mag. 26, 26--37.
Aimen Bouchhima , Patrice Gerin , Frédéric Pétrot, Automatic instrumentation of embedded software for high level hardware/software co-simulation, Proceedings of the 2009 Asia and South Pacific Design Automation Conference, January 19-22, 2009, Yokohama, Japan
Lukai Cai , Daniel Gajski, Transaction level modeling: an overview, Proceedings of the 1st IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, October 01-03, 2003, Newport Beach, CA, USA[doi>10.1145/944645.944651]
Jianjiang Ceng , Weihua Sheng , Jeronimo Castrillon , Anastasia Stulova , Rainer Leupers , Gerd Ascheid , Heinrich Meyr, A high-level virtual platform for early MPSoC software development, Proceedings of the 7th IEEE/ACM international conference on Hardware/software codesign and system synthesis, October 11-16, 2009, Grenoble, France[doi>10.1145/1629435.1629438]
D. D. Gajski, J. Zhu, R. Domer, A. Gerstlauer, and S. Zhao. 2000. SpecC: Specification Language and Methodology. Springer.
P. Gerin , Hao Shen , A. Chureau , A. Bouchhima , A. Jerraya, Flexible and Executable Hardware/Software Interface Modeling for Multiprocessor SoC Design Using SystemC, Proceedings of the 2007 Asia and South Pacific Design Automation Conference, p.390-395, January 23-26, 2007[doi>10.1109/ASPDAC.2007.358017]
A. Gerstlauer. 2010. Host-compiled simulation of multi-core platforms. In Proceedings of the International Symposium on Rapid System Prototyping (RSP'10).
Andreas Gerstlauer , Haobo Yu , Daniel D. Gajski, RTOS Modeling for System Level Design, Proceedings of the conference on Design, Automation and Test in Europe, p.10130, March 03-07, 2003
Frank Ghenassia, Transaction-Level Modeling with Systemc: Tlm Concepts and Applications for Embedded Systems, Springer-Verlag New York, Inc., Secaucus, NJ, 2006
HCSIM-1.0. 2014. http://www.ece.utexas.edu/∼gerstl/releases.
Yonghyun Hwang , Samar Abdi , Daniel Gajski, Cycle-approximate retargetable performance estimation at the transaction level, Proceedings of the conference on Design, automation and test in Europe, March 10-14, 2008, Munich, Germany[doi>10.1145/1403375.1403380]
IMPERAS. 2014. Imperas software limited. http://www.imperas.com.
Syed Muhammad Zeeshan Iqbal , Yuchen Liang , Hakan Grahn, ParMiBench - An Open-Source Benchmark for Embedded Multiprocessor Systems, IEEE Computer Architecture Letters, v.9 n.2, p.45-48, July 2010[doi>10.1109/L-CA.2010.14]
Matthias Krause , Dominik Englert , Oliver Bringmann , Wolfgang Rosenstiel, Combination of instruction set simulation and abstract RTOS model execution for fast and accurate target software evaluation, Proceedings of the 6th IEEE/ACM/IFIP international conference on Hardware/Software codesign and system synthesis, October 19-24, 2008, Atlanta, GA, USA[doi>10.1145/1450135.1450168]
S. Lauzac, R. G. Melhem, and D. Mosse. 1998. Comparison of global and partitioning schemes for scheduling rate monotonic tasks on a multiprocessor. In Proceedings of the 10<sup>th</sup> EuroMicro Workshop on Real-Time Systems (EMWRTS'98).
Kai-Li Lin , Chen-Kang Lo , Ren-Song Tsay, Source-level timing annotation for fast and accurate TLM computation model generation, Proceedings of the 2010 Asia and South Pacific Design Automation Conference, January 18-21, 2010, Taipei, Taiwan
Peter S. Magnusson , Magnus Christensson , Jesper Eskilson , Daniel Forsgren , Gustav Hållberg , Johan Högberg , Fredrik Larsson , Andreas Moestedt , Bengt Werner, Simics: A Full System Simulation Platform, Computer, v.35 n.2, p.50-58, February 2002[doi>10.1109/2.982916]
Trevor Meyerowitz , Alberto Sangiovanni-Vincentelli , Mirko Sauermann , Dominik Langen, Source-level timing annotation and simulation for a heterogeneous multiprocessor, Proceedings of the conference on Design, automation and test in Europe, March 10-14, 2008, Munich, Germany[doi>10.1145/1403375.1403442]
Benoît Miramond , Emmanuel Huck , François Verdier , Amine Benkhelifa , Bertrand Granado , Thomas Lefebvre , Mehdi Aïchouch , Jean Christophe Prevotet , Yaset Oliva , Daniel Chillet , Sébastien Pillement, OveRSoC: a framework for the exploration of RTOS for RSoC platforms, International Journal of Reconfigurable Computing, 2009, p.1-26, January 2009[doi>10.1155/2009/450607]
OVP. 2014. Open virtual platforms. http://www.ovpworld.org.
H. Posadas , J. A. Adamez , E. Villar , F. Blasco , F. Escuder, RTOS modeling in SystemC for real-time embedded SW simulation: A POSIX model, Design Automation for Embedded Systems, v.10 n.4, p.209-227, December  2005[doi>10.1007/s10617-006-9725-1]
P. Razaghi and A. Gerstlauer. 2011. Host-compiled multicore RTOS simulator for embedded real-time software development. In Proceedings of the Design, Automation, and Test in Europe Conference (DATE'11).
P. Razaghi and A. Gerstlauer. 2012a. Automatic timing granularity adjustment for host-compiled software simulation. In Proceedings of the Asia and South Pacific Design Automation Conference (ASP-DAC'12).
Parisa Razaghi , Andreas Gerstlauer, Predictive OS Modeling for Host-Compiled Simulation of Periodic Real-Time Task Sets, IEEE Embedded Systems Letters, v.4 n.1, p.5-8, March 2012[doi>10.1109/LES.2012.2186281]
P. Razaghi and A. Gerstlauer. 2013. Multi-core cache hierarchy modeling for host-compiled performance simulation. In Proceedings of the Electronic System Level Synthesis Conference (ESLSyn'13).
J. Renau, B. Fraguela, J. Tuck, W. Liu, M. Prvulovic, L. Ceze, S. Sarangi, P. Sack, K. Strauss, and P. Montesinos. 2005. SESC simulator. http://sesc.sourceforge.net.
Rauf Salimi Khaligh , Martin Radetzki, Modeling constructs and kernel for parallel simulation of accuracy adaptive TLMs, Proceedings of the Conference on Design, Automation and Test in Europe, March 08-12, 2010, Dresden, Germany
Gunar Schirner , Rainer Dömer, Introducing preemptive scheduling in abstract RTOS models using result oriented modeling, Proceedings of the conference on Design, automation and test in Europe, March 10-14, 2008, Munich, Germany[doi>10.1145/1403375.1403408]
Gunar Schirner , Rainer Dömer, Quantitative analysis of the speed/accuracy trade-off in transaction level modeling, ACM Transactions on Embedded Computing Systems (TECS), v.8 n.1, p.1-29, December 2008[doi>10.1145/1457246.1457250]
Gunar Schirner , Andreas Gerstlauer , Rainer Dömer, Fast and accurate processor models for efficient MPSoC design, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.15 n.2, p.1-26, February 2010[doi>10.1145/1698759.1698760]
Jurgen Schnerr , Oliver Bringmann , Wolfgang Rosenstiel, Cycle Accurate Binary Translation for Simulation Acceleration in Rapid Prototyping of SoCs, Proceedings of the conference on Design, Automation and Test in Europe, p.792-797, March 07-11, 2005[doi>10.1109/DATE.2005.106]
Jürgen Schnerr , Oliver Bringmann , Alexander Viehl , Wolfgang Rosenstiel, High-performance timing simulation of embedded software, Proceedings of the 45th annual Design Automation Conference, June 08-13, 2008, Anaheim, California[doi>10.1145/1391469.1391543]
S. Stattelmann, O. Bringmann, and W. Rosenstiel. 2011. Fast and accurate resource conflict simulation for performance analysis of multi-core systems. In Proceedings of the Design, Automation, and Test in Europe Conference (DATE'11).
Zhonglei Wang , Jörg Henkel, Accurate source-level simulation of embedded software with respect to compiler optimizations, Proceedings of the Conference on Design, Automation and Test in Europe, March 12-16, 2012, Dresden, Germany
