// Seed: 2468779603
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  logic id_5;
  ;
endmodule
module module_1 #(
    parameter id_8 = 32'd99
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    _id_8
);
  inout wire _id_8;
  inout wire id_7;
  output wire id_6;
  inout tri0 id_5;
  inout wire id_4;
  input wire id_3;
  output wand id_2;
  inout wire id_1;
  logic [7:0][-1 'b0] id_9;
  assign id_5 = id_8;
  assign id_5 = id_4 + -1;
  assign id_2 = -1;
  id_10 :
  assert property (@(*) id_9.id_9);
  wire [id_8  -  -1 : -1 'b0] id_11;
  module_0 modCall_1 (
      id_11,
      id_5,
      id_4,
      id_9
  );
  wire id_12;
  wire id_13;
endmodule
