INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Chi-cheng Chuang/OneDrive/Classes/Spring 2021/E_E_214/Projects/project_7_SR_Latch_Tutorial/project_7_SR_Latch_Tutorial.srcs/sources_1/new/SR_Latch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SR_Latch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Chi-cheng Chuang/OneDrive/Classes/Spring 2021/E_E_214/Projects/project_7_SR_Latch_Tutorial/project_7_SR_Latch_Tutorial.srcs/sim_1/new/sr_latch_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sr_latch_test
