xpm_cdc.sv,systemverilog,xil_defaultlib,D:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../memory.srcs/sources_1/bd/design_1/ipshared/9c7f"
xpm_memory.sv,systemverilog,xil_defaultlib,D:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../../memory.srcs/sources_1/bd/design_1/ipshared/9c7f"
xpm_VCOMP.vhd,vhdl,xpm,D:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../memory.srcs/sources_1/bd/design_1/ipshared/9c7f"
design_1_clk_wiz_0_0_sim_netlist.vhdl,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_sim_netlist.vhdl,incdir="../../../../memory.srcs/sources_1/bd/design_1/ipshared/9c7f"
design_1_blk_mem_gen_0_0_sim_netlist.vhdl,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0_sim_netlist.vhdl,incdir="../../../../memory.srcs/sources_1/bd/design_1/ipshared/9c7f"
design_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/hdl/design_1.vhd,incdir="../../../../memory.srcs/sources_1/bd/design_1/ipshared/9c7f"
design_1_blk_mem_gen_1_0_sim_netlist.vhdl,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_blk_mem_gen_1_0/design_1_blk_mem_gen_1_0_sim_netlist.vhdl,incdir="../../../../memory.srcs/sources_1/bd/design_1/ipshared/9c7f"
design_1_PC_0_2_sim_netlist.vhdl,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_PC_0_2/design_1_PC_0_2_sim_netlist.vhdl,incdir="../../../../memory.srcs/sources_1/bd/design_1/ipshared/9c7f"
design_1_util_vector_logic_0_0_sim_netlist.vhdl,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0_sim_netlist.vhdl,incdir="../../../../memory.srcs/sources_1/bd/design_1/ipshared/9c7f"
glbl.v,Verilog,xil_defaultlib,glbl.v
