# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../v3_05.srcs/sources_1/ip/c_counter_binary_16bits/sim/c_counter_binary_16bits.vhd" \

# Do not sort compile order
nosort
