==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 168.776 MB.
INFO: [HLS 200-10] Analyzing design file 'mlp_sigmoid.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.32 seconds. CPU system time: 0.37 seconds. Elapsed time: 5.47 seconds; current allocated memory: 169.988 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:293:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:296:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:295:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:295:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:294:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:294:23)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:502:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:581:10)
INFO: [HLS 214-178] Inlining function 'std::exp(float)' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:479:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.92 seconds. CPU system time: 0.17 seconds. Elapsed time: 3.51 seconds; current allocated memory: 172.520 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 172.521 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.49 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.99 seconds; current allocated memory: 190.570 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.4 seconds; current allocated memory: 199.103 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_500_1' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_521_3' (mlp_sigmoid.cpp:521) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_540_5' (mlp_sigmoid.cpp:540) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_563_7' (mlp_sigmoid.cpp:560) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_571_8' (mlp_sigmoid.cpp:571) in function 'mlp_sigmoid' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.59 seconds; current allocated memory: 229.457 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_518_2' (mlp_sigmoid.cpp:520:9) in function 'mlp_sigmoid' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_537_4' (mlp_sigmoid.cpp:539:9) in function 'mlp_sigmoid' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_558_6' (mlp_sigmoid.cpp:560:9) in function 'mlp_sigmoid' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-472] Inferring partial write operation for 'Layer1_out' 
INFO: [HLS 200-472] Inferring partial write operation for 'Layer2_out' 
INFO: [HLS 200-472] Inferring partial write operation for 'Out_layer' 
INFO: [HLS 200-472] Inferring partial write operation for 'incoming_inputs' 
INFO: [HLS 200-472] Inferring partial write operation for 'incoming_inputs' (mlp_sigmoid.cpp:504:22)
INFO: [HLS 200-472] Inferring partial write operation for 'incoming_inputs' (mlp_sigmoid.cpp:509:21)
INFO: [HLS 200-472] Inferring partial write operation for 'Layer1_out' (mlp_sigmoid.cpp:526:18)
INFO: [HLS 200-472] Inferring partial write operation for 'Layer1_out' (mlp_sigmoid.cpp:529:16)
INFO: [HLS 200-472] Inferring partial write operation for 'Layer2_out' (mlp_sigmoid.cpp:545:18)
INFO: [HLS 200-472] Inferring partial write operation for 'Layer2_out' (mlp_sigmoid.cpp:547:16)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name mlp_sigmoid mlp_sigmoid 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 168.989 MB.
INFO: [HLS 200-10] Analyzing design file 'mlp_sigmoid.cpp' ... 
WARNING: [HLS 207-5527] unexpected pragma parameter 'type': mlp_sigmoid.cpp:513:59
WARNING: [HLS 207-5527] unexpected pragma parameter 'type': mlp_sigmoid.cpp:514:54
WARNING: [HLS 207-5527] unexpected pragma parameter 'type': mlp_sigmoid.cpp:532:60
WARNING: [HLS 207-5527] unexpected pragma parameter 'type': mlp_sigmoid.cpp:533:49
WARNING: [HLS 207-5527] unexpected pragma parameter 'type': mlp_sigmoid.cpp:551:60
WARNING: [HLS 207-5527] unexpected pragma parameter 'type': mlp_sigmoid.cpp:552:49
WARNING: [HLS 207-5527] unexpected pragma parameter 'type': mlp_sigmoid.cpp:553:48
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.52 seconds. CPU system time: 0.45 seconds. Elapsed time: 19.59 seconds; current allocated memory: 170.228 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:293:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:296:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:295:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:295:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:294:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:294:23)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:502:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:581:10)
INFO: [HLS 214-178] Inlining function 'std::exp(float)' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:479:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.56 seconds. CPU system time: 0.31 seconds. Elapsed time: 10.61 seconds; current allocated memory: 172.815 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 172.816 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.4 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.55 seconds; current allocated memory: 190.863 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.51 seconds. CPU system time: 0 seconds. Elapsed time: 1.7 seconds; current allocated memory: 199.395 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_500_1' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_521_3' (mlp_sigmoid.cpp:521) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_540_5' (mlp_sigmoid.cpp:540) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_563_7' (mlp_sigmoid.cpp:560) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_571_8' (mlp_sigmoid.cpp:571) in function 'mlp_sigmoid' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.45 seconds; current allocated memory: 229.757 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_518_2' (mlp_sigmoid.cpp:520:9) in function 'mlp_sigmoid' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_537_4' (mlp_sigmoid.cpp:539:9) in function 'mlp_sigmoid' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_558_6' (mlp_sigmoid.cpp:560:9) in function 'mlp_sigmoid' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name mlp_sigmoid mlp_sigmoid 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 168.989 MB.
INFO: [HLS 200-10] Analyzing design file 'mlp_sigmoid.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.99 seconds. CPU system time: 0.28 seconds. Elapsed time: 4.96 seconds; current allocated memory: 170.217 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:293:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:296:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:295:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:295:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:294:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:294:23)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:502:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:582:10)
INFO: [HLS 214-178] Inlining function 'std::exp(float)' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:479:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.58 seconds. CPU system time: 0.14 seconds. Elapsed time: 2.72 seconds; current allocated memory: 172.743 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 172.744 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.62 seconds. CPU system time: 0 seconds. Elapsed time: 1.63 seconds; current allocated memory: 190.817 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.65 seconds. CPU system time: 0 seconds. Elapsed time: 1.73 seconds; current allocated memory: 199.343 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_500_1' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_541_5' (mlp_sigmoid.cpp:541) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_564_7' (mlp_sigmoid.cpp:561) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_572_8' (mlp_sigmoid.cpp:572) in function 'mlp_sigmoid' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.69 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.7 seconds; current allocated memory: 229.696 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_518_2' (mlp_sigmoid.cpp:520:9) in function 'mlp_sigmoid' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_538_4' (mlp_sigmoid.cpp:540:9) in function 'mlp_sigmoid' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_559_6' (mlp_sigmoid.cpp:561:9) in function 'mlp_sigmoid' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-472] Inferring partial write operation for 'Layer1_out' 
INFO: [HLS 200-472] Inferring partial write operation for 'Layer2_out' 
INFO: [HLS 200-472] Inferring partial write operation for 'Out_layer' 
INFO: [HLS 200-472] Inferring partial write operation for 'incoming_inputs' 
INFO: [HLS 200-472] Inferring partial write operation for 'incoming_inputs' (mlp_sigmoid.cpp:504:22)
INFO: [HLS 200-472] Inferring partial write operation for 'incoming_inputs' (mlp_sigmoid.cpp:509:21)
INFO: [HLS 200-472] Inferring partial write operation for 'Layer1_out' (mlp_sigmoid.cpp:527:18)
INFO: [HLS 200-472] Inferring partial write operation for 'Layer1_out' (mlp_sigmoid.cpp:530:16)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name mlp_sigmoid mlp_sigmoid 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 168.989 MB.
INFO: [HLS 200-10] Analyzing design file 'mlp_sigmoid.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.13 seconds. CPU system time: 0.3 seconds. Elapsed time: 5.09 seconds; current allocated memory: 170.217 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:293:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:296:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:295:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:295:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:294:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:294:23)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:502:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:583:10)
INFO: [HLS 214-178] Inlining function 'std::exp(float)' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:479:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.69 seconds. CPU system time: 0.18 seconds. Elapsed time: 2.86 seconds; current allocated memory: 172.743 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 172.744 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.65 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.68 seconds; current allocated memory: 190.816 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.57 seconds; current allocated memory: 199.336 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_500_1' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_542_5' (mlp_sigmoid.cpp:542) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_565_7' (mlp_sigmoid.cpp:562) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_573_8' (mlp_sigmoid.cpp:573) in function 'mlp_sigmoid' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.65 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.68 seconds; current allocated memory: 229.692 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_519_2' (mlp_sigmoid.cpp:518:8) in function 'mlp_sigmoid' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_539_4' (mlp_sigmoid.cpp:541:9) in function 'mlp_sigmoid' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_560_6' (mlp_sigmoid.cpp:562:9) in function 'mlp_sigmoid' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-472] Inferring partial write operation for 'Layer1_out' 
INFO: [HLS 200-472] Inferring partial write operation for 'Layer2_out' 
INFO: [HLS 200-472] Inferring partial write operation for 'Out_layer' 
INFO: [HLS 200-472] Inferring partial write operation for 'incoming_inputs' 
INFO: [HLS 200-472] Inferring partial write operation for 'incoming_inputs' (mlp_sigmoid.cpp:504:22)
INFO: [HLS 200-472] Inferring partial write operation for 'incoming_inputs' (mlp_sigmoid.cpp:509:21)
INFO: [HLS 200-472] Inferring partial write operation for 'Layer1_out' (mlp_sigmoid.cpp:528:18)
INFO: [HLS 200-472] Inferring partial write operation for 'Layer1_out' (mlp_sigmoid.cpp:531:16)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name mlp_sigmoid mlp_sigmoid 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 168.989 MB.
INFO: [HLS 200-10] Analyzing design file 'mlp_sigmoid.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: mlp_sigmoid.cpp:500:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: mlp_sigmoid.cpp:509:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: mlp_sigmoid.cpp:517:2
WARNING: [HLS 214-169] There are a total of 8 such instances of non-canonical statements in the dataflow region: mlp_sigmoid.cpp:488:2
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file mlp_sigmoid.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.06 seconds. CPU system time: 0.26 seconds. Elapsed time: 5.01 seconds; current allocated memory: 170.257 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:293:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:296:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:295:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:295:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:294:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:294:23)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:502:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:568:10)
INFO: [HLS 214-178] Inlining function 'std::exp(float)' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:479:0)
WARNING: [HLS 214-167] The program may have out of bound array access (mlp_sigmoid.cpp:504:22)
WARNING: [HLS 214-167] The program may have out of bound array access (mlp_sigmoid.cpp:522:8)
WARNING: [HLS 214-167] The program may have out of bound array access (mlp_sigmoid.cpp:525:18)
WARNING: [HLS 214-167] The program may have out of bound array access (mlp_sigmoid.cpp:537:10)
WARNING: [HLS 214-167] The program may have out of bound array access (mlp_sigmoid.cpp:540:18)
WARNING: [HLS 214-167] The program may have out of bound array access (mlp_sigmoid.cpp:552:10)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.4 seconds. CPU system time: 0.12 seconds. Elapsed time: 2.53 seconds; current allocated memory: 172.421 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 172.423 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 190.510 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 198.988 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_500_1' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_535_5' (mlp_sigmoid.cpp:535) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_550_7' (mlp_sigmoid.cpp:549) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_558_8' (mlp_sigmoid.cpp:560) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_558_8_proc' (mlp_sigmoid.cpp:560) to a process function for dataflow in function 'mlp_sigmoid'.
INFO: [XFORM 203-712] Applying dataflow to function 'mlp_sigmoid' (mlp_sigmoid.cpp:496:1), detected/extracted 2 process function(s): 
	 'Loop_1_proc4'
	 'Loop_VITIS_LOOP_558_8_proc'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 229.452 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_517_2' (mlp_sigmoid.cpp:518:9) in function 'Loop_1_proc4' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_533_4' (mlp_sigmoid.cpp:534:9) in function 'Loop_1_proc4' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_548_6' (mlp_sigmoid.cpp:549:9) in function 'Loop_1_proc4' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-472] Inferring partial write operation for 'Layer1_out' 
INFO: [HLS 200-472] Inferring partial write operation for 'Layer2_out' 
INFO: [HLS 200-472] Inferring partial write operation for 'Out_layer' 
INFO: [HLS 200-472] Inferring partial write operation for 'incoming_inputs' 
INFO: [HLS 200-472] Inferring partial write operation for 'incoming_inputs' (mlp_sigmoid.cpp:504:22)
INFO: [HLS 200-472] Inferring partial write operation for 'incoming_inputs' (mlp_sigmoid.cpp:509:21)
INFO: [HLS 200-472] Inferring partial write operation for 'Layer1_out' (mlp_sigmoid.cpp:525:18)
INFO: [HLS 200-472] Inferring partial write operation for 'Layer1_out' (mlp_sigmoid.cpp:528:16)
INFO: [HLS 200-472] Inferring partial write operation for 'Layer2_out' (mlp_sigmoid.cpp:540:18)
INFO: [HLS 200-472] Inferring partial write operation for 'Layer2_out' (mlp_sigmoid.cpp:542:16)
INFO: [HLS 200-472] Inferring partial write operation for 'Out_layer' (mlp_sigmoid.cpp:555:15)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.52 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 251.182 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp_sigmoid' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_500_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_500_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_519_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_519_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_535_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_535_5'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_550_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_550_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 252.020 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 253.007 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_VITIS_LOOP_558_8_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_558_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_558_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 253.116 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 253.244 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp_sigmoid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 253.367 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 253.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_10_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 255.718 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_VITIS_LOOP_558_8_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_VITIS_LOOP_558_8_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 259.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp_sigmoid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name mlp_sigmoid mlp_sigmoid 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 168.979 MB.
INFO: [HLS 200-10] Analyzing design file 'mlp_sigmoid.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.01 seconds. CPU system time: 0.23 seconds. Elapsed time: 5.23 seconds; current allocated memory: 170.217 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:293:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:296:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:295:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:295:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:294:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:294:23)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:502:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:567:10)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_518_3' (mlp_sigmoid.cpp:518:21) in function 'mlp_sigmoid' completely with a factor of 73 (mlp_sigmoid.cpp:518:21)
INFO: [HLS 214-178] Inlining function 'std::exp(float)' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:479:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.49 seconds. CPU system time: 0.18 seconds. Elapsed time: 3.67 seconds; current allocated memory: 174.691 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 174.692 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 2.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.11 seconds; current allocated memory: 193.513 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.97 seconds. CPU system time: 0 seconds. Elapsed time: 1.97 seconds; current allocated memory: 201.834 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_500_1' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_516_2' (mlp_sigmoid.cpp:517) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_534_5' (mlp_sigmoid.cpp:534) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_549_7' (mlp_sigmoid.cpp:548) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_557_8' (mlp_sigmoid.cpp:557) in function 'mlp_sigmoid' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.28 seconds; current allocated memory: 232.699 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_532_4' (mlp_sigmoid.cpp:533:9) in function 'mlp_sigmoid' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_547_6' (mlp_sigmoid.cpp:548:9) in function 'mlp_sigmoid' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-472] Inferring partial write operation for 'Layer1_out' 
INFO: [HLS 200-472] Inferring partial write operation for 'Layer2_out' 
INFO: [HLS 200-472] Inferring partial write operation for 'Out_layer' 
INFO: [HLS 200-472] Inferring partial write operation for 'incoming_inputs' 
INFO: [HLS 200-472] Inferring partial write operation for 'incoming_inputs' (mlp_sigmoid.cpp:504:22)
INFO: [HLS 200-472] Inferring partial write operation for 'incoming_inputs' (mlp_sigmoid.cpp:509:21)
INFO: [HLS 200-472] Inferring partial write operation for 'Layer1_out' (mlp_sigmoid.cpp:524:18)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name mlp_sigmoid mlp_sigmoid 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 168.989 MB.
INFO: [HLS 200-10] Analyzing design file 'mlp_sigmoid.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.01 seconds. CPU system time: 0.31 seconds. Elapsed time: 5.08 seconds; current allocated memory: 170.217 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:293:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:296:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:295:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:295:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:294:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:294:23)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:502:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:569:10)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_550_7' (mlp_sigmoid.cpp:550:21) in function 'mlp_sigmoid' completely with a factor of 129 (mlp_sigmoid.cpp:550:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_534_5' (mlp_sigmoid.cpp:534:21) in function 'mlp_sigmoid' completely with a factor of 257 (mlp_sigmoid.cpp:534:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_518_3' (mlp_sigmoid.cpp:518:21) in function 'mlp_sigmoid' completely with a factor of 73 (mlp_sigmoid.cpp:518:21)
INFO: [HLS 214-178] Inlining function 'std::exp(float)' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:479:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 8.1 seconds. CPU system time: 0.23 seconds. Elapsed time: 8.33 seconds; current allocated memory: 185.211 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 185.213 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.78 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.8 seconds; current allocated memory: 208.457 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 215.341 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_500_1' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_516_2' (mlp_sigmoid.cpp:517) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_532_4' (mlp_sigmoid.cpp:533) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_548_6' (mlp_sigmoid.cpp:549) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_559_8' (mlp_sigmoid.cpp:559) in function 'mlp_sigmoid' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.47 seconds; current allocated memory: 249.303 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'Layer1_out' 
INFO: [HLS 200-472] Inferring partial write operation for 'Layer2_out' 
INFO: [HLS 200-472] Inferring partial write operation for 'Out_layer' 
INFO: [HLS 200-472] Inferring partial write operation for 'incoming_inputs' 
INFO: [HLS 200-472] Inferring partial write operation for 'incoming_inputs' (mlp_sigmoid.cpp:504:22)
INFO: [HLS 200-472] Inferring partial write operation for 'incoming_inputs' (mlp_sigmoid.cpp:509:21)
INFO: [HLS 200-472] Inferring partial write operation for 'Layer1_out' (mlp_sigmoid.cpp:524:18)
INFO: [HLS 200-472] Inferring partial write operation for 'Layer1_out' (mlp_sigmoid.cpp:527:16)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name mlp_sigmoid mlp_sigmoid 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 184.989 MB.
INFO: [HLS 200-10] Analyzing design file 'mlp_sigmoid.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.26 seconds. CPU system time: 0.53 seconds. Elapsed time: 11.02 seconds; current allocated memory: 186.217 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:293:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:296:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:295:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:295:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:294:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:294:23)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:502:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:569:10)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_518_3' (mlp_sigmoid.cpp:518:21) in function 'mlp_sigmoid' completely with a factor of 73 (mlp_sigmoid.cpp:518:21)
INFO: [HLS 214-178] Inlining function 'std::exp(float)' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:479:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.14 seconds. CPU system time: 0.34 seconds. Elapsed time: 7.12 seconds; current allocated memory: 190.677 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 190.678 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 2.35 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.94 seconds; current allocated memory: 209.498 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.99 seconds. CPU system time: 0 seconds. Elapsed time: 2 seconds; current allocated memory: 217.811 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_500_1' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_516_2' (mlp_sigmoid.cpp:517) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_534_5' (mlp_sigmoid.cpp:534) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_550_7' (mlp_sigmoid.cpp:549) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_559_8' (mlp_sigmoid.cpp:559) in function 'mlp_sigmoid' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.47 seconds; current allocated memory: 248.683 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_532_4' (mlp_sigmoid.cpp:533:9) in function 'mlp_sigmoid' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_548_6' (mlp_sigmoid.cpp:549:9) in function 'mlp_sigmoid' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-472] Inferring partial write operation for 'Layer1_out' 
INFO: [HLS 200-472] Inferring partial write operation for 'Layer2_out' 
INFO: [HLS 200-472] Inferring partial write operation for 'Out_layer' 
INFO: [HLS 200-472] Inferring partial write operation for 'incoming_inputs' 
INFO: [HLS 200-472] Inferring partial write operation for 'incoming_inputs' (mlp_sigmoid.cpp:504:22)
INFO: [HLS 200-472] Inferring partial write operation for 'incoming_inputs' (mlp_sigmoid.cpp:509:21)
INFO: [HLS 200-472] Inferring partial write operation for 'Layer1_out' (mlp_sigmoid.cpp:524:18)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name mlp_sigmoid mlp_sigmoid 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 168.988 MB.
INFO: [HLS 200-10] Analyzing design file 'mlp_sigmoid.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.37 seconds. CPU system time: 0.31 seconds. Elapsed time: 5.32 seconds; current allocated memory: 170.216 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:293:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:296:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:295:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:295:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:294:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:294:23)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:502:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:569:10)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_518_3' (mlp_sigmoid.cpp:518:21) in function 'mlp_sigmoid' completely with a factor of 73 (mlp_sigmoid.cpp:518:21)
INFO: [HLS 214-178] Inlining function 'std::exp(float)' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:479:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.46 seconds. CPU system time: 0.2 seconds. Elapsed time: 3.66 seconds; current allocated memory: 174.675 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 174.676 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 2.29 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.32 seconds; current allocated memory: 193.495 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.92 seconds. CPU system time: 0 seconds. Elapsed time: 1.92 seconds; current allocated memory: 201.808 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_500_1' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_516_2' (mlp_sigmoid.cpp:517) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_534_5' (mlp_sigmoid.cpp:534) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_550_7' (mlp_sigmoid.cpp:549) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_559_8' (mlp_sigmoid.cpp:559) in function 'mlp_sigmoid' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.4 seconds. CPU system time: 0 seconds. Elapsed time: 2.4 seconds; current allocated memory: 232.682 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_532_4' (mlp_sigmoid.cpp:533:9) in function 'mlp_sigmoid' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_548_6' (mlp_sigmoid.cpp:549:9) in function 'mlp_sigmoid' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-472] Inferring partial write operation for 'Layer1_out' 
INFO: [HLS 200-472] Inferring partial write operation for 'Layer2_out' 
INFO: [HLS 200-472] Inferring partial write operation for 'Out_layer' 
INFO: [HLS 200-472] Inferring partial write operation for 'incoming_inputs' 
INFO: [HLS 200-472] Inferring partial write operation for 'incoming_inputs' (mlp_sigmoid.cpp:504:22)
INFO: [HLS 200-472] Inferring partial write operation for 'incoming_inputs' (mlp_sigmoid.cpp:509:21)
INFO: [HLS 200-472] Inferring partial write operation for 'Layer1_out' (mlp_sigmoid.cpp:524:18)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name mlp_sigmoid mlp_sigmoid 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 168.989 MB.
INFO: [HLS 200-10] Analyzing design file 'mlp_sigmoid.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.32 seconds. CPU system time: 0.46 seconds. Elapsed time: 9.66 seconds; current allocated memory: 170.218 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:293:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:296:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:295:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:295:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:294:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:294:23)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:502:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:569:10)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_550_7' (mlp_sigmoid.cpp:550:21) in function 'mlp_sigmoid' completely with a factor of 129 (mlp_sigmoid.cpp:550:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_518_3' (mlp_sigmoid.cpp:518:21) in function 'mlp_sigmoid' completely with a factor of 73 (mlp_sigmoid.cpp:518:21)
INFO: [HLS 214-178] Inlining function 'std::exp(float)' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:479:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.24 seconds. CPU system time: 0.24 seconds. Elapsed time: 7.41 seconds; current allocated memory: 178.175 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 178.176 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 2.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.91 seconds; current allocated memory: 198.540 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.94 seconds. CPU system time: 0 seconds. Elapsed time: 1.94 seconds; current allocated memory: 206.276 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_500_1' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_516_2' (mlp_sigmoid.cpp:517) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_534_5' (mlp_sigmoid.cpp:534) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_548_6' (mlp_sigmoid.cpp:549) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_559_8' (mlp_sigmoid.cpp:559) in function 'mlp_sigmoid' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.83 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.85 seconds; current allocated memory: 238.177 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_532_4' (mlp_sigmoid.cpp:533:9) in function 'mlp_sigmoid' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-472] Inferring partial write operation for 'Layer1_out' 
INFO: [HLS 200-472] Inferring partial write operation for 'Layer2_out' 
INFO: [HLS 200-472] Inferring partial write operation for 'Out_layer' 
INFO: [HLS 200-472] Inferring partial write operation for 'incoming_inputs' 
INFO: [HLS 200-472] Inferring partial write operation for 'incoming_inputs' (mlp_sigmoid.cpp:504:22)
INFO: [HLS 200-472] Inferring partial write operation for 'incoming_inputs' (mlp_sigmoid.cpp:509:21)
INFO: [HLS 200-472] Inferring partial write operation for 'Layer1_out' (mlp_sigmoid.cpp:524:18)
INFO==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name mlp_sigmoid mlp_sigmoid 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 168.988 MB.
INFO: [HLS 200-10] Analyzing design file 'mlp_sigmoid.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.47 seconds. CPU system time: 0.4 seconds. Elapsed time: 11.7 seconds; current allocated memory: 170.216 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:293:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:296:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:295:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:295:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:294:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:294:23)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:502:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:569:10)
INFO: [HLS 214-178] Inlining function 'std::exp(float)' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:479:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.42 seconds. CPU system time: 0.35 seconds. Elapsed time: 9.56 seconds; current allocated memory: 172.742 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 172.743 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.55 seconds; current allocated memory: 190.815 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.43 seconds. CPU system time: 0 seconds. Elapsed time: 1.93 seconds; current allocated memory: 199.337 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_500_1' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_518_3' (mlp_sigmoid.cpp:518) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_534_5' (mlp_sigmoid.cpp:534) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_550_7' (mlp_sigmoid.cpp:549) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_559_8' (mlp_sigmoid.cpp:559) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-501] Unrolling loop 'VITIS_LOOP_518_3' (mlp_sigmoid.cpp:518) in function 'mlp_sigmoid' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'VITIS_LOOP_534_5' (mlp_sigmoid.cpp:534) in function 'mlp_sigmoid' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'VITIS_LOOP_550_7' (mlp_sigmoid.cpp:549) in function 'mlp_sigmoid' partially with a factor of 8.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 9 for loop 'VITIS_LOOP_518_3' in function 'mlp_sigmoid'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 9 for loop 'VITIS_LOOP_518_3' in function 'mlp_sigmoid'.
WARNING: [XFORM 203-561] Updating loop upper bound from 33 to 32 for loop 'VITIS_LOOP_534_5' in function 'mlp_sigmoid'.
WARNING: [XFORM 203-561] Updating loop lower bound from 33 to 32 for loop 'VITIS_LOOP_534_5' in function 'mlp_sigmoid'.
WARNING: [XFORM 203-561] Updating loop upper bound from 17 to 16 for loop 'VITIS_LOOP_550_7' in function 'mlp_sigmoid'.
WARNING: [XFORM 203-561] Updating loop lower bound from 17 to 16 for loop 'VITIS_LOOP_550_7' in function 'mlp_sigmoid'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.53 seconds; current allocated memory: 229.941 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_516_2' (mlp_sigmoid.cpp:517:9) in function 'mlp_sigmoid' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_532_4' (mlp_sigmoid.cpp:533:9) in function 'mlp_sigmoid' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_548_6' (mlp_sigmoid.cpp:549:9) in function 'mlp_sigmoid' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-472] Inferring partial write operation for 'Layer1_out' 
INFO: [HLS 200-472] Inferring partial write operation for 'Layer2_out' 
INFO: [HLS 200-472] Inferring partial write operation for 'Out_layer' 
INFO: [HLS 200-472] Inferring partial write operation for 'incoming_inputs' 
INFO: [HLS 200-472] Inferring partial write operation for 'incoming_inputs' (mlp_sigmoid.cpp:504:22)
INFO: [HLS 200-472] Inferring partial write operation for 'incoming_inputs' (mlp_sigmoid.cpp:509:21)
INFO: [HLS 200-472] Inferring partial write operation for 'Layer1_out' (mlp_sigmoid.cpp:524:18)
INFO: [HLS 200-472] Inferring partial write operation for 'Layer1_out' (mlp_sigmoid.cpp:527:16)
INFO: [HLS 200-472] Inferring partial write operation for 'Layer2_out' (mlp_sigmoid.cpp:540:18)
INFO: [HLS 200-472] Inferring partial write operation for 'Layer2_out' (mlp_sigmoid.cpp:542:16)
INFO: [HLS 200-472] Inferring partial write operation for 'Out_layer' (mlp_sigmoid.cpp:556:15)
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_BitConcatenate.i9.i1.i8' (mlp_sigmoid.cpp:521:8) in function 'mlp_sigmoid' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_BitConcatenate.i8.i1.i7' (mlp_sigmoid.cpp:537:8) in function 'mlp_sigmoid' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_BitConcatenate.i4.i1.i3' (mlp_sigmoid.cpp:553:8) in function 'mlp_sigmoid' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.13 seconds. CPU system time: 0 seconds. Elapsed time: 2.19 seconds; current allocated memory: 241.836 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp_sigmoid' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp_sigmoid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'Layer2_out'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'Layer1_out'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'incoming_inputs'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_500_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_500_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_518_3'.
WARNING: [HLS 200-880] The II Violation in module 'mlp_sigmoid' (loop 'VITIS_LOOP_518_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fadd' operation ('sum_1_7', mlp_sigmoid.cpp:521) and 'fadd' operation ('sum_1', mlp_sigmoid.cpp:521).
WARNING: [HLS 200-880] The II Violation in module 'mlp_sigmoid' (loop 'VITIS_LOOP_518_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fadd' operation ('sum_1_7', mlp_sigmoid.cpp:521) and 'fadd' operation ('sum_1', mlp_sigmoid.cpp:521).
WARNING: [HLS 200-880] The II Violation in module 'mlp_sigmoid' (loop 'VITIS_LOOP_518_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fadd' operation ('sum_1_7', mlp_sigmoid.cpp:521) and 'fadd' operation ('sum_1', mlp_sigmoid.cpp:521).
WARNING: [HLS 200-880] The II Violation in module 'mlp_sigmoid' (loop 'VITIS_LOOP_518_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'fadd' operation ('sum_1_7', mlp_sigmoid.cpp:521) and 'fadd' operation ('sum_1', mlp_sigmoid.cpp:521).
WARNING: [HLS 200-880] The II Violation in module 'mlp_sigmoid' (loop 'VITIS_LOOP_518_3'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between 'fadd' operation ('sum_1_7', mlp_sigmoid.cpp:521) and 'fadd' operation ('sum_1', mlp_sigmoid.cpp:521).
WARNING: [HLS 200-880] The II Violation in module 'mlp_sigmoid' (loop 'VITIS_LOOP_518_3'): Unable to enforce a carried dependence constraint (II = 39, distance = 1, offset = 1) between 'fadd' operation ('sum_1_7', mlp_sigmoid.cpp:521) and 'fadd' operation ('sum_1', mlp_sigmoid.cpp:521).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 40, Depth = 45, loop 'VITIS_LOOP_518_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_534_5'.
WARNING: [HLS 200-880] The II Violation in module 'mlp_sigmoid' (loop 'VITIS_LOOP_534_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fadd' operation ('sum_3_7', mlp_sigmoid.cpp:537) and 'fadd' operation ('sum_3', mlp_sigmoid.cpp:537).
WARNING: [HLS 200-880] The II Violation in module 'mlp_sigmoid' (loop 'VITIS_LOOP_534_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fadd' operation ('sum_3_7', mlp_sigmoid.cpp:537) and 'fadd' operation ('sum_3', mlp_sigmoid.cpp:537).
WARNING: [HLS 200-880] The II Violation in module 'mlp_sigmoid' (loop 'VITIS_LOOP_534_5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fadd' operation ('sum_3_7', mlp_sigmoid.cpp:537) and 'fadd' operation ('sum_3', mlp_sigmoid.cpp:537).
WARNING: [HLS 200-880] The II Violation in module 'mlp_sigmoid' (loop 'VITIS_LOOP_534_5'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'fadd' operation ('sum_3_7', mlp_sigmoid.cpp:537) and 'fadd' operation ('sum_3', mlp_sigmoid.cpp:537).
WARNING: [HLS 200-880] The II Violation in module 'mlp_sigmoid' (loop 'VITIS_LOOP_534_5'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between 'fadd' operation ('sum_3_7', mlp_sigmoid.cpp:537) and 'fadd' operation ('sum_3', mlp_sigmoid.cpp:537).
WARNING: [HLS 200-880] The II Violation in module 'mlp_sigmoid' (loop 'VITIS_LOOP_534_5'): Unable to enforce a carried dependence constraint (II = 39, distance = 1, offset = 1) between 'fadd' operation ('sum_3_7', mlp_sigmoid.cpp:537) and 'fadd' operation ('sum_3', mlp_sigmoid.cpp:537).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 40, Depth = 45, loop 'VITIS_LOOP_534_5'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_550_7'.
WARNING: [HLS 200-880] The II Violation in module 'mlp_sigmoid' (loop 'VITIS_LOOP_550_7'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fadd' operation ('sum_5_7', mlp_sigmoid.cpp:553) and 'fadd' operation ('sum_5', mlp_sigmoid.cpp:553).
WARNING: [HLS 200-880] The II Violation in module 'mlp_sigmoid' (loop 'VITIS_LOOP_550_7'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fadd' operation ('sum_5_7', mlp_sigmoid.cpp:553) and 'fadd' operation ('sum_5', mlp_sigmoid.cpp:553).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name mlp_sigmoid mlp_sigmoid 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 168.989 MB.
INFO: [HLS 200-10] Analyzing design file 'mlp_sigmoid.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.14 seconds. CPU system time: 0.32 seconds. Elapsed time: 5.15 seconds; current allocated memory: 170.217 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:293:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:296:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:295:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:295:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:294:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:294:23)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:502:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:572:10)
INFO: [HLS 214-178] Inlining function 'std::exp(float)' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:479:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.88 seconds. CPU system time: 0.16 seconds. Elapsed time: 3.05 seconds; current allocated memory: 172.743 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 172.744 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 2.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.32 seconds; current allocated memory: 190.826 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 2.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.24 seconds; current allocated memory: 199.349 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_500_1' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_562_8' (mlp_sigmoid.cpp:562) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-501] Unrolling loop 'VITIS_LOOP_518_3' (mlp_sigmoid.cpp:518) in function 'mlp_sigmoid' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'VITIS_LOOP_535_5' (mlp_sigmoid.cpp:535) in function 'mlp_sigmoid' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'VITIS_LOOP_552_7' (mlp_sigmoid.cpp:551) in function 'mlp_sigmoid' partially with a factor of 8.
WARNING: [XFORM 203-561] Updating loop upper bound from 37 to 36 for loop 'VITIS_LOOP_518_3' in function 'mlp_sigmoid'.
WARNING: [XFORM 203-561] Updating loop lower bound from 37 to 36 for loop 'VITIS_LOOP_518_3' in function 'mlp_sigmoid'.
WARNING: [XFORM 203-561] Updating loop upper bound from 33 to 32 for loop 'VITIS_LOOP_535_5' in function 'mlp_sigmoid'.
WARNING: [XFORM 203-561] Updating loop lower bound from 33 to 32 for loop 'VITIS_LOOP_535_5' in function 'mlp_sigmoid'.
WARNING: [XFORM 203-561] Updating loop upper bound from 17 to 16 for loop 'VITIS_LOOP_552_7' in function 'mlp_sigmoid'.
WARNING: [XFORM 203-561] Updating loop lower bound from 17 to 16 for loop 'VITIS_LOOP_552_7' in function 'mlp_sigmoid'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.4 seconds. CPU system time: 0 seconds. Elapsed time: 2.4 seconds; current allocated memory: 229.891 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_516_2' (mlp_sigmoid.cpp:517:9) in function 'mlp_sigmoid' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_533_4' (mlp_sigmoid.cpp:534:9) in function 'mlp_sigmoid' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_550_6' (mlp_sigmoid.cpp:551:9) in function 'mlp_sigmoid' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-472] Inferring partial write operation for 'Layer1_out' 
INFO: [HLS 200-472] Inferring partial write operation for 'Layer2_out' 
INFO: [HLS 200-472] Inferring partial write operation for 'Out_layer' 
INFO: [HLS 200-472] Inferring partial write operation for 'incoming_inputs' 
INFO: [HLS 200-472] Inferring partial write operation for 'incoming_inputs' (mlp_sigmoid.cpp:504:22)
INFO: [HLS 200-472] Inferring partial write operation for 'incoming_inputs' (mlp_sigmoid.cpp:509:21)
INFO: [HLS 200-472] Inferring partial write operation for 'Layer1_out' (mlp_sigmoid.cpp:525:18)
INFO: [HLS 200-472] Inferring partial write operation for 'Layer1_out' (mlp_sigmoid.cpp:528:16)
INFO: [HLS 200-472] Inferring partial write operation for 'Layer2_out' (mlp_sigmoid.cpp:542:18)
INFO: [HLS 200-472] Inferring partial write operation for 'Layer2_out' (mlp_sigmoid.cpp:544:16)
INFO: [HLS 200-472] Inferring partial write operation for 'Out_layer' (mlp_sigmoid.cpp:559:15)
WARNING: [HLS 200-954] Cannot Rewind function mlp_sigmoid because there are multiple loops inside the region (mlp_sigmoid.cpp:246:8)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2 seconds; current allocated memory: 241.156 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp_sigmoid' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp_sigmoid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'Layer2_out'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'Layer1_out'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'incoming_inputs'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_500_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_500_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_518_3'.
WARNING: [HLS 200-880] The II Violation in module 'mlp_sigmoid' (loop 'VITIS_LOOP_518_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fadd' operation ('sum_1', mlp_sigmoid.cpp:522) and 'fadd' operation ('sum_1_1', mlp_sigmoid.cpp:522).
WARNING: [HLS 200-880] The II Violation in module 'mlp_sigmoid' (loop 'VITIS_LOOP_518_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fadd' operation ('sum_1', mlp_sigmoid.cpp:522) and 'fadd' operation ('sum_1_1', mlp_sigmoid.cpp:522).
WARNING: [HLS 200-880] The II Violation in module 'mlp_sigmoid' (loop 'VITIS_LOOP_518_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fadd' operation ('sum_1', mlp_sigmoid.cpp:522) and 'fadd' operation ('sum_1_1', mlp_sigmoid.cpp:522).
WARNING: [HLS 200-880] The II Violation in module 'mlp_sigmoid' (loop 'VITIS_LOOP_518_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'fadd' operation ('sum_1', mlp_sigmoid.cpp:522) and 'fadd' operation ('sum_1_1', mlp_sigmoid.cpp:522).
WARNING: [HLS 200-880] The II Violation in module 'mlp_sigmoid' (loop 'VITIS_LOOP_518_3'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between 'fadd' operation ('sum_1', mlp_sigmoid.cpp:522) and 'fadd' operation ('sum_1_1', mlp_sigmoid.cpp:522).
WARNING: [HLS 200-880] The II Violation in module 'mlp_sigmoid' (loop 'VITIS_LOOP_518_3'): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between 'fadd' operation ('sum_1', mlp_sigmoid.cpp:522) and 'fadd' operation ('sum_1_1', mlp_sigmoid.cpp:522).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 10, Depth = 15, loop 'VITIS_LOOP_518_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_535_5'.
WARNING: [HLS 200-880] The II Violation in module 'mlp_sigmoid' (loop 'VITIS_LOOP_535_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fadd' operation ('sum_3', mlp_sigmoid.cpp:539) and 'fadd' operation ('sum_3_1', mlp_sigmoid.cpp:539).
WARNING: [HLS 200-880] The II Violation in module 'mlp_sigmoid' (loop 'VITIS_LOOP_535_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fadd' operation ('sum_3', mlp_sigmoid.cpp:539) and 'fadd' operation ('sum_3_1', mlp_sigmoid.cpp:539).
WARNING: [HLS 200-880] The II Violation in module 'mlp_sigmoid' (loop 'VITIS_LOOP_535_5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fadd' operation ('sum_3', mlp_sigmoid.cpp:539) and 'fadd' operation ('sum_3_1', mlp_sigmoid.cpp:539).
WARNING: [HLS 200-880] The II Violation in module 'mlp_sigmoid' (loop 'VITIS_LOOP_535_5'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'fadd' operation ('sum_3', mlp_sigmoid.cpp:539) and 'fadd' operation ('sum_3_1', mlp_sigmoid.cpp:539).
WARNING: [HLS 200-880] The II Violation in module 'mlp_sigmoid' (loop 'VITIS_LOOP_535_5'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between 'fadd' operation ('sum_3', mlp_sigmoid.cpp:539) and 'fadd' operation ('sum_3_1', mlp_sigmoid.cpp:539).
WARNING: [HLS 200-880] The II Violation in module 'mlp_sigmoid' (loop 'VITIS_LOOP_535_5'): Unable to enforce a carried dependence constraint (II = 39, distance = 1, offset = 1) between 'fadd' operation ('sum_3', mlp_sigmoid.cpp:539) and 'fadd' operation ('sum_3_1', mlp_sigmoid.cpp:539).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 40, Depth = 45, loop 'VITIS_LOOP_535_5'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_552_7'.
WARNING: [HLS 200-880] The II Violation in module 'mlp_sigmoid' (loop 'VITIS_LOOP_552_7'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fadd' operation ('sum_5', mlp_sigmoid.cpp:556) and 'fadd' operation ('sum_5_1', mlp_sigmoid.cpp:556).
WARNING: [HLS 200-880] The II Violation in module 'mlp_sigmoid' (loop 'VITIS_LOOP_552_7'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fadd' operation ('sum_5', mlp_sigmoid.cpp:556) and 'fadd' operation ('sum_5_1', mlp_sigmoid.cpp:556).
WARNING: [HLS 200-880] The II Violation in module 'mlp_sigmoid' (loop 'VITIS_LOOP_552_7'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fadd' operation ('sum_5', mlp_sigmoid.cpp:556) and 'fadd' operation ('sum_5_1', mlp_sigmoid.cpp:556).
WARNING: [HLS 200-880] The II Violation in module 'mlp_sigmoid' (loop 'VITIS_LOOP_552_7'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'fadd' operation ('sum_5', mlp_sigmoid.cpp:556) and 'fadd' operation ('sum_5_1', mlp_sigmoid.cpp:556).
WARNING: [HLS 200-880] The II Violation in module 'mlp_sigmoid' (loop 'VITIS_LOOP_552_7'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between 'fadd' operation ('sum_5', mlp_sigmoid.cpp:556) and 'fadd' operation ('sum_5_1', mlp_sigmoid.cpp:556).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name mlp_sigmoid mlp_sigmoid 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 168.989 MB.
INFO: [HLS 200-10] Analyzing design file 'mlp_sigmoid.cpp' ... 
WARNING: [HLS 207-5527] unexpected pragma parameter 'type': mlp_sigmoid.cpp:516:54
WARNING: [HLS 207-5527] unexpected pragma parameter 'type': mlp_sigmoid.cpp:517:59
WARNING: [HLS 207-5527] unexpected pragma parameter 'type': mlp_sigmoid.cpp:518:49
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.04 seconds. CPU system time: 0.33 seconds. Elapsed time: 5.09 seconds; current allocated memory: 170.208 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:293:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:296:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:295:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:295:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:294:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:294:23)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:502:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:576:10)
INFO: [HLS 214-178] Inlining function 'std::exp(float)' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:479:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.62 seconds. CPU system time: 0.18 seconds. Elapsed time: 2.82 seconds; current allocated memory: 172.795 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 172.796 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.58 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.68 seconds; current allocated memory: 190.871 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.55 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.6 seconds; current allocated memory: 199.390 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_500_1' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_539_5' (mlp_sigmoid.cpp:539) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_556_7' (mlp_sigmoid.cpp:555) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_566_8' (mlp_sigmoid.cpp:566) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-501] Unrolling loop 'VITIS_LOOP_522_3' (mlp_sigmoid.cpp:522) in function 'mlp_sigmoid' partially with a factor of 8.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 9 for loop 'VITIS_LOOP_522_3' in function 'mlp_sigmoid'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 9 for loop 'VITIS_LOOP_522_3' in function 'mlp_sigmoid'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.71 seconds. CPU system time: 0 seconds. Elapsed time: 1.72 seconds; current allocated memory: 229.856 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_520_2' (mlp_sigmoid.cpp:521:9) in function 'mlp_sigmoid' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_537_4' (mlp_sigmoid.cpp:538:9) in function 'mlp_sigmoid' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_554_6' (mlp_sigmoid.cpp:555:9) in function 'mlp_sigmoid' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-472] Inferring partial write operation for 'Layer1_out' 
INFO: [HLS 200-472] Inferring partial write operation for 'Layer2_out' 
INFO: [HLS 200-472] Inferring partial write operation for 'Out_layer' 
INFO: [HLS 200-472] Inferring partial write operation for 'incoming_inputs' 
INFO: [HLS 200-472] Inferring partial write operation for 'incoming_inputs' (mlp_sigmoid.cpp:504:22)
INFO: [HLS 200-472] Inferring partial write operation for 'incoming_inputs' (mlp_sigmoid.cpp:509:21)
INFO: [HLS 200-472] Inferring partial write operation for 'Layer1_out' (mlp_sigmoid.cpp:529:18)
INFO: [HLS 200-472] Inferring partial write operation for 'Layer1_out' (mlp_sigmoid.cpp:532:16)
INFO: [HLS 200-472] Inferring partial write operation for 'Layer2_out' (mlp_sigmoid.cpp:546:18)
INFO: [HLS 200-472] Inferring partial write operation for 'Layer2_out' (mlp_sigmoid.cpp:548:16)
INFO: [HLS 200-472] Inferring partial write operation for 'Out_layer' (mlp_sigmoid.cpp:563:15)
WARNING: [HLS 200-954] Cannot Rewind function mlp_sigmoid because there are multiple loops inside the region (mlp_sigmoid.cpp:246:7)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.2 seconds. CPU system time: 0 seconds. Elapsed time: 1.21 seconds; current allocated memory: 237.895 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp_sigmoid' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp_sigmoid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'incoming_inputs'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_500_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_500_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_522_3'.
WARNING: [HLS 200-880] The II Violation in module 'mlp_sigmoid' (loop 'VITIS_LOOP_522_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fadd' operation ('sum_1', mlp_sigmoid.cpp:526) and 'fadd' operation ('sum_1_1', mlp_sigmoid.cpp:526).
WARNING: [HLS 200-880] The II Violation in module 'mlp_sigmoid' (loop 'VITIS_LOOP_522_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fadd' operation ('sum_1', mlp_sigmoid.cpp:526) and 'fadd' operation ('sum_1_1', mlp_sigmoid.cpp:526).
WARNING: [HLS 200-880] The II Violation in module 'mlp_sigmoid' (loop 'VITIS_LOOP_522_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fadd' operation ('sum_1', mlp_sigmoid.cpp:526) and 'fadd' operation ('sum_1_1', mlp_sigmoid.cpp:526).
WARNING: [HLS 200-880] The II Violation in module 'mlp_sigmoid' (loop 'VITIS_LOOP_522_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'fadd' operation ('sum_1', mlp_sigmoid.cpp:526) and 'fadd' operation ('sum_1_1', mlp_sigmoid.cpp:526).
WARNING: [HLS 200-880] The II Violation in module 'mlp_sigmoid' (loop 'VITIS_LOOP_522_3'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between 'fadd' operation ('sum_1', mlp_sigmoid.cpp:526) and 'fadd' operation ('sum_1_1', mlp_sigmoid.cpp:526).
WARNING: [HLS 200-880] The II Violation in module 'mlp_sigmoid' (loop 'VITIS_LOOP_522_3'): Unable to enforce a carried dependence constraint (II = 39, distance = 1, offset = 1) between 'fadd' operation ('sum_1', mlp_sigmoid.cpp:526) and 'fadd' operation ('sum_1_1', mlp_sigmoid.cpp:526).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 40, Depth = 45, loop 'VITIS_LOOP_522_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_539_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_539_5'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_556_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_556_7'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_566_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_566_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 239.087 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.57 seconds. CPU system time: 0 seconds. Elapsed time: 0.58 seconds; current allocated memory: 240.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp_sigmoid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_sigmoid/S_AXIS_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_sigmoid/S_AXIS_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_sigmoid/S_AXIS_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_sigmoid/S_AXIS_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_sigmoid/M_AXIS_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_sigmoid/M_AXIS_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_sigmoid/M_AXIS_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_sigmoid/M_AXIS_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp_sigmoid' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_10_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp_sigmoid'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 243.875 MB.
INFO: [RTMG 210-279] Implementing memory 'mlp_sigmoid_InputToLayer1Weights_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_sigmoid_Layer1ToLayer2Weights_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_sigmoid_Layer2ToOutputWeights_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_sigmoid_Layer1_out_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_sigmoid_Layer2_out_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_sigmoid_Out_layer_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_sigmoid_incoming_inputs_ram (RAM_1WnR)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3.54 seconds. CPU system time: 0.07 seconds. Elapsed time: 3.62 seconds; current allocated memory: 260.513 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name mlp_sigmoid mlp_sigmoid 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 168.989 MB.
INFO: [HLS 200-10] Analyzing design file 'mlp_sigmoid.cpp' ... 
WARNING: [HLS 207-5527] unexpected pragma parameter 'type': mlp_sigmoid.cpp:516:54
WARNING: [HLS 207-5527] unexpected pragma parameter 'type': mlp_sigmoid.cpp:517:59
WARNING: [HLS 207-5527] unexpected pragma parameter 'type': mlp_sigmoid.cpp:518:49
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.3 seconds. CPU system time: 0.34 seconds. Elapsed time: 5.34 seconds; current allocated memory: 170.208 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:293:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:296:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:295:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:295:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:294:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:294:23)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:502:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:576:10)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_520_2' (mlp_sigmoid.cpp:520:20) in function 'mlp_sigmoid' partially with a factor of 8 (mlp_sigmoid.cpp:520:20)
INFO: [HLS 214-178] Inlining function 'std::exp(float)' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:479:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.97 seconds. CPU system time: 0.2 seconds. Elapsed time: 3.18 seconds; current allocated memory: 173.112 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 173.114 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.73 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.73 seconds; current allocated memory: 191.600 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.67 seconds. CPU system time: 0 seconds. Elapsed time: 1.67 seconds; current allocated memory: 199.868 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_500_1' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_539_5' (mlp_sigmoid.cpp:539) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_556_7' (mlp_sigmoid.cpp:555) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_566_8' (mlp_sigmoid.cpp:566) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_520_2' (mlp_sigmoid.cpp:523) in function 'mlp_sigmoid' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' completely with a factor of 73.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 3.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.17 seconds; current allocated memory: 233.723 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_537_4' (mlp_sigmoid.cpp:538:9) in function 'mlp_sigmoid' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_554_6' (mlp_sigmoid.cpp:555:9) in function 'mlp_sigmoid' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-472] Inferring partial write operation for 'Layer1_out' 
INFO: [HLS 200-472] Inferring partial write operation for 'Layer2_out' 
INFO: [HLS 200-472]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name mlp_sigmoid mlp_sigmoid 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 168.989 MB.
INFO: [HLS 200-10] Analyzing design file 'mlp_sigmoid.cpp' ... 
WARNING: [HLS 207-5527] unexpected pragma parameter 'type': mlp_sigmoid.cpp:516:54
WARNING: [HLS 207-5527] unexpected pragma parameter 'type': mlp_sigmoid.cpp:517:59
WARNING: [HLS 207-5527] unexpected pragma parameter 'type': mlp_sigmoid.cpp:518:49
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.08 seconds. CPU system time: 0.33 seconds. Elapsed time: 5.11 seconds; current allocated memory: 170.208 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:293:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:296:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:295:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:295:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:294:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:294:23)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:502:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:576:10)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_520_2' (mlp_sigmoid.cpp:520:20) in function 'mlp_sigmoid' partially with a factor of 2 (mlp_sigmoid.cpp:520:20)
INFO: [HLS 214-178] Inlining function 'std::exp(float)' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:479:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.65 seconds. CPU system time: 0.18 seconds. Elapsed time: 2.85 seconds; current allocated memory: 172.858 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 172.860 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.42 seconds; current allocated memory: 190.990 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.34 seconds. CPU system time: 0 seconds. Elapsed time: 1.34 seconds; current allocated memory: 199.467 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_500_1' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_539_5' (mlp_sigmoid.cpp:539) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_556_7' (mlp_sigmoid.cpp:555) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_566_8' (mlp_sigmoid.cpp:566) in function 'mlp_sigmoid' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.8 seconds; current allocated memory: 229.872 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_520_2' (mlp_sigmoid.cpp:523:8) in function 'mlp_sigmoid' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_537_4' (mlp_sigmoid.cpp:538:9) in function 'mlp_sigmoid' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_554_6' (mlp_sigmoid.cpp:555:9) in function 'mlp_sigmoid' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-472] Inferring partial write operation for 'Layer1_out' 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name mlp_sigmoid mlp_sigmoid 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 168.989 MB.
INFO: [HLS 200-10] Analyzing design file 'mlp_sigmoid.cpp' ... 
WARNING: [HLS 207-5527] unexpected pragma parameter 'type': mlp_sigmoid.cpp:522:54
WARNING: [HLS 207-5527] unexpected pragma parameter 'type': mlp_sigmoid.cpp:523:59
WARNING: [HLS 207-5527] unexpected pragma parameter 'type': mlp_sigmoid.cpp:524:49
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.14 seconds. CPU system time: 0.28 seconds. Elapsed time: 5.05 seconds; current allocated memory: 170.223 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:293:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:296:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:295:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:295:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:294:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:294:23)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:502:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:578:10)
INFO: [HLS 214-178] Inlining function 'std::exp(float)' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:479:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.64 seconds. CPU system time: 0.17 seconds. Elapsed time: 2.82 seconds; current allocated memory: 172.810 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 172.811 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.4 seconds; current allocated memory: 190.880 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.35 seconds; current allocated memory: 199.396 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_500_1' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_525_3' (mlp_sigmoid.cpp:525) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_541_5' (mlp_sigmoid.cpp:541) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_558_7' (mlp_sigmoid.cpp:557) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_568_8' (mlp_sigmoid.cpp:568) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-501] Unrolling loop 'VITIS_LOOP_525_3' (mlp_sigmoid.cpp:525) in function 'mlp_sigmoid' partially with a factor of 2.
WARNING: [XFORM 203-561] Updating loop upper bound from 37 to 36 for loop 'VITIS_LOOP_525_3' in function 'mlp_sigmoid'.
WARNING: [XFORM 203-561] Updating loop lower bound from 37 to 36 for loop 'VITIS_LOOP_525_3' in function 'mlp_sigmoid'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.55 seconds; current allocated memory: 229.774 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_518_2' (mlp_sigmoid.cpp:521:9) in function 'mlp_sigmoid' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_539_4' (mlp_sigmoid.cpp:540:9) in function 'mlp_sigmoid' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_556_6' (mlp_sigmoid.cpp:557:9) in function 'mlp_sigmoid' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-472] Inferring partial write operation for 'Layer1_out' 
INFO: [HLS 200-472] Inferring partial write operation for 'Layer2_out' 
INFO: [HLS 200-472] Inferring partial write operation for 'Out_layer' 
INFO: [HLS 200-472] Inferring partial write operation for 'incoming_inputs' 
INFO: [HLS 200-472] Inferring partial write operation for 'incoming_inputs' (mlp_sigmoid.cpp:504:22)
INFO: [HLS 200-472] Inferring partial write operation for 'incoming_inputs' (mlp_sigmoid.cpp:509:21)
INFO: [HLS 200-472] Inferring partial write operation for 'Layer1_out' (mlp_sigmoid.cpp:531:18)
INFO: [HLS 200-472] Inferring partial write operation for 'Layer1_out' (mlp_sigmoid.cpp:534:16)
INFO: [HLS 200-472] Inferring partial write operation for 'Layer2_out' (mlp_sigmoid.cpp:548:18)
INFO: [HLS 200-472] Inferring partial write operation for 'Layer2_out' (mlp_sigmoid.cpp:550:16)
INFO: [HLS 200-472] Inferring partial write operation for 'Out_layer' (mlp_sigmoid.cpp:565:15)
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_BitConcatenate.i9.i1.i8' (mlp_sigmoid.cpp:528:8) in function 'mlp_sigmoid' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.04 seconds; current allocated memory: 233.984 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp_sigmoid' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp_sigmoid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'incoming_inputs'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_500_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_500_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_525_3'.
WARNING: [HLS 200-880] The II Violation in module 'mlp_sigmoid' (loop 'VITIS_LOOP_525_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fadd' operation ('sum_1_1', mlp_sigmoid.cpp:528) and 'fadd' operation ('sum_1', mlp_sigmoid.cpp:528).
WARNING: [HLS 200-880] The II Violation in module 'mlp_sigmoid' (loop 'VITIS_LOOP_525_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fadd' operation ('sum_1_1', mlp_sigmoid.cpp:528) and 'fadd' operation ('sum_1', mlp_sigmoid.cpp:528).
WARNING: [HLS 200-880] The II Violation in module 'mlp_sigmoid' (loop 'VITIS_LOOP_525_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fadd' operation ('sum_1_1', mlp_sigmoid.cpp:528) and 'fadd' operation ('sum_1', mlp_sigmoid.cpp:528).
WARNING: [HLS 200-880] The II Violation in module 'mlp_sigmoid' (loop 'VITIS_LOOP_525_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'fadd' operation ('sum_1_1', mlp_sigmoid.cpp:528) and 'fadd' operation ('sum_1', mlp_sigmoid.cpp:528).
WARNING: [HLS 200-880] The II Violation in module 'mlp_sigmoid' (loop 'VITIS_LOOP_525_3'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between 'fadd' operation ('sum_1_1', mlp_sigmoid.cpp:528) and 'fadd' operation ('sum_1', mlp_sigmoid.cpp:528).
WARNING: [HLS 200-880] The II Violation in module 'mlp_sigmoid' (loop 'VITIS_LOOP_525_3'): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between 'fadd' operation ('sum_1_1', mlp_sigmoid.cpp:528) and 'fadd' operation ('sum_1', mlp_sigmoid.cpp:528).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 10, Depth = 15, loop 'VITIS_LOOP_525_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_541_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_541_5'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_558_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_558_7'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_568_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_568_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 234.902 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 236.017 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp_sigmoid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_sigmoid/S_AXIS_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_sigmoid/S_AXIS_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_sigmoid/S_AXIS_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_sigmoid/S_AXIS_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_sigmoid/M_AXIS_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_sigmoid/M_AXIS_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_sigmoid/M_AXIS_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_sigmoid/M_AXIS_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp_sigmoid' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_10_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp_sigmoid'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 238.505 MB.
INFO: [RTMG 210-279] Implementing memory 'mlp_sigmoid_InputToLayer1Weights_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_sigmoid_Layer1ToLayer2Weights_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_sigmoid_Layer2ToOutputWeights_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_sigmoid_Layer1_out_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_sigmoid_Layer2_out_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_sigmoid_Out_layer_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name mlp_sigmoid mlp_sigmoid 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 168.989 MB.
INFO: [HLS 200-10] Analyzing design file 'mlp_sigmoid.cpp' ... 
WARNING: [HLS 207-5527] unexpected pragma parameter 'type': mlp_sigmoid.cpp:522:54
WARNING: [HLS 207-5527] unexpected pragma parameter 'type': mlp_sigmoid.cpp:523:59
WARNING: [HLS 207-5527] unexpected pragma parameter 'type': mlp_sigmoid.cpp:524:49
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.87 seconds. CPU system time: 0.29 seconds. Elapsed time: 5.17 seconds; current allocated memory: 170.208 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:293:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:296:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:295:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:295:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:294:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:294:23)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:502:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:578:10)
INFO: [HLS 214-178] Inlining function 'std::exp(float)' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:479:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.72 seconds. CPU system time: 0.17 seconds. Elapsed time: 2.87 seconds; current allocated memory: 172.795 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 172.797 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.4 seconds; current allocated memory: 190.866 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.32 seconds. CPU system time: 0 seconds. Elapsed time: 1.32 seconds; current allocated memory: 199.383 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_500_1' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_525_3' (mlp_sigmoid.cpp:525) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_541_5' (mlp_sigmoid.cpp:541) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_558_7' (mlp_sigmoid.cpp:557) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_568_8' (mlp_sigmoid.cpp:568) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-501] Unrolling loop 'VITIS_LOOP_525_3' (mlp_sigmoid.cpp:525) in function 'mlp_sigmoid' partially with a factor of 8.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 9 for loop 'VITIS_LOOP_525_3' in function 'mlp_sigmoid'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 9 for loop 'VITIS_LOOP_525_3' in function 'mlp_sigmoid'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.42 seconds; current allocated memory: 229.850 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_518_2' (mlp_sigmoid.cpp:521:9) in function 'mlp_sigmoid' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_539_4' (mlp_sigmoid.cpp:540:9) in function 'mlp_sigmoid' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_556_6' (mlp_sigmoid.cpp:557:9) in function 'mlp_sigmoid' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-472] Inferring partial write operation for 'Layer1_out' 
INFO: [HLS 200-472] Inferring partial write operation for 'Layer2_out' 
INFO: [HLS 200-472] Inferring partial write operation for 'Out_layer' 
INFO: [HLS 200-472] Inferring partial write operation for 'incoming_inputs' 
INFO: [HLS 200-472] Inferring partial write operation for 'incoming_inputs' (mlp_sigmoid.cpp:504:22)
INFO: [HLS 200-472] Inferring partial write operation for 'incoming_inputs' (mlp_sigmoid.cpp:509:21)
INFO: [HLS 200-472] Inferring partial write operation for 'Layer1_out' (mlp_sigmoid.cpp:531:18)
INFO: [HLS 200-472] Inferring partial write operation for 'Layer1_out' (mlp_sigmoid.cpp:534:16)
INFO: [HLS 200-472] Inferring partial write operation for 'Layer2_out' (mlp_sigmoid.cpp:548:18)
INFO: [HLS 200-472] Inferring partial write operation for 'Layer2_out' (mlp_sigmoid.cpp:550:16)
INFO: [HLS 200-472] Inferring partial write operation for 'Out_layer' (mlp_sigmoid.cpp:565:15)
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_BitConcatenate.i9.i1.i8' (mlp_sigmoid.cpp:528:8) in function 'mlp_sigmoid' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.19 seconds. CPU system time: 0 seconds. Elapsed time: 1.2 seconds; current allocated memory: 237.906 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp_sigmoid' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp_sigmoid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'incoming_inputs'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_500_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_500_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_525_3'.
WARNING: [HLS 200-880] The II Violation in module 'mlp_sigmoid' (loop 'VITIS_LOOP_525_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fadd' operation ('sum_1_7', mlp_sigmoid.cpp:528) and 'fadd' operation ('sum_1', mlp_sigmoid.cpp:528).
WARNING: [HLS 200-880] The II Violation in module 'mlp_sigmoid' (loop 'VITIS_LOOP_525_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fadd' operation ('sum_1_7', mlp_sigmoid.cpp:528) and 'fadd' operation ('sum_1', mlp_sigmoid.cpp:528).
WARNING: [HLS 200-880] The II Violation in module 'mlp_sigmoid' (loop 'VITIS_LOOP_525_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fadd' operation ('sum_1_7', mlp_sigmoid.cpp:528) and 'fadd' operation ('sum_1', mlp_sigmoid.cpp:528).
WARNING: [HLS 200-880] The II Violation in module 'mlp_sigmoid' (loop 'VITIS_LOOP_525_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'fadd' operation ('sum_1_7', mlp_sigmoid.cpp:528) and 'fadd' operation ('sum_1', mlp_sigmoid.cpp:528).
WARNING: [HLS 200-880] The II Violation in module 'mlp_sigmoid' (loop 'VITIS_LOOP_525_3'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between 'fadd' operation ('sum_1_7', mlp_sigmoid.cpp:528) and 'fadd' operation ('sum_1', mlp_sigmoid.cpp:528).
WARNING: [HLS 200-880] The II Violation in module 'mlp_sigmoid' (loop 'VITIS_LOOP_525_3'): Unable to enforce a carried dependence constraint (II = 39, distance = 1, offset = 1) between 'fadd' operation ('sum_1_7', mlp_sigmoid.cpp:528) and 'fadd' operation ('sum_1', mlp_sigmoid.cpp:528).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 40, Depth = 45, loop 'VITIS_LOOP_525_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_541_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_541_5'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_558_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_558_7'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_568_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_568_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.62 seconds; current allocated memory: 239.083 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.56 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 240.600 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp_sigmoid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_sigmoid/S_AXIS_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_sigmoid/S_AXIS_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_sigmoid/S_AXIS_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_sigmoid/S_AXIS_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_sigmoid/M_AXIS_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_sigmoid/M_AXIS_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_sigmoid/M_AXIS_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_sigmoid/M_AXIS_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp_sigmoid' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_10_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp_sigmoid'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 243.864 MB.
INFO: [RTMG 210-279] Implementing memory 'mlp_sigmoid_InputToLayer1Weights_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_sigmoid_Layer1ToLayer2Weights_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_sigmoid_Layer2ToOutputWeights_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_sigmoid_Layer1_out_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_sigmoid_Layer2_out_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_sigmoid_Out_layer_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] ==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name mlp_sigmoid mlp_sigmoid 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 168.989 MB.
INFO: [HLS 200-10] Analyzing design file 'mlp_sigmoid.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.07 seconds. CPU system time: 0.35 seconds. Elapsed time: 5.07 seconds; current allocated memory: 170.218 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:293:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:296:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:295:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:295:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:294:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:294:23)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:502:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:578:10)
INFO: [HLS 214-178] Inlining function 'std::exp(float)' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:479:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.79 seconds. CPU system time: 0.21 seconds. Elapsed time: 3.04 seconds; current allocated memory: 172.742 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 172.743 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.47 seconds. CPU system time: 0 seconds. Elapsed time: 1.48 seconds; current allocated memory: 190.815 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.48 seconds; current allocated memory: 199.333 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_500_1' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_525_3' (mlp_sigmoid.cpp:525) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_541_5' (mlp_sigmoid.cpp:541) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_558_7' (mlp_sigmoid.cpp:557) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_568_8' (mlp_sigmoid.cpp:568) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-501] Unrolling loop 'VITIS_LOOP_525_3' (mlp_sigmoid.cpp:525) in function 'mlp_sigmoid' partially with a factor of 8.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 9 for loop 'VITIS_LOOP_525_3' in function 'mlp_sigmoid'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 9 for loop 'VITIS_LOOP_525_3' in function 'mlp_sigmoid'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.72 seconds; current allocated memory: 229.793 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_518_2' (mlp_sigmoid.cpp:521:9) in function 'mlp_sigmoid' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_539_4' (mlp_sigmoid.cpp:540:9) in function 'mlp_sigmoid' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_556_6' (mlp_sigmoid.cpp:557:9) in function 'mlp_sigmoid' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-472] Inferring partial write operation for 'Layer1_out' 
INFO: [HLS 200-472] Inferring partial write operation for 'Layer2_out' 
INFO: [HLS 200-472] Inferring partial write operation for 'Out_layer' 
INFO: [HLS 200-472] Inferring partial write operation for 'incoming_inputs' 
INFO: [HLS 200-472] Inferring partial write operation for 'incoming_inputs' (mlp_sigmoid.cpp:504:22)
INFO: [HLS 200-472] Inferring partial write operation for 'incoming_inputs' (mlp_sigmoid.cpp:509:21)
INFO: [HLS 200-472] Inferring partial write operation for 'Layer1_out' (mlp_sigmoid.cpp:531:18)
INFO: [HLS 200-472] Inferring partial write operation for 'Layer1_out' (mlp_sigmoid.cpp:534:16)
INFO: [HLS 200-472] Inferring partial write operation for 'Layer2_out' (mlp_sigmoid.cpp:548:18)
INFO: [HLS 200-472] Inferring partial write operation for 'Layer2_out' (mlp_sigmoid.cpp:550:16)
INFO: [HLS 200-472] Inferring partial write operation for 'Out_layer' (mlp_sigmoid.cpp:565:15)
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_BitConcatenate.i9.i1.i8' (mlp_sigmoid.cpp:528:8) in function 'mlp_sigmoid' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.27 seconds. CPU system time: 0 seconds. Elapsed time: 1.26 seconds; current allocated memory: 237.850 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp_sigmoid' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp_sigmoid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'incoming_inputs'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_500_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_500_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_525_3'.
WARNING: [HLS 200-880] The II Violation in module 'mlp_sigmoid' (loop 'VITIS_LOOP_525_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fadd' operation ('sum_1_7', mlp_sigmoid.cpp:528) and 'fadd' operation ('sum_1', mlp_sigmoid.cpp:528).
WARNING: [HLS 200-880] The II Violation in module 'mlp_sigmoid' (loop 'VITIS_LOOP_525_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fadd' operation ('sum_1_7', mlp_sigmoid.cpp:528) and 'fadd' operation ('sum_1', mlp_sigmoid.cpp:528).
WARNING: [HLS 200-880] The II Violation in module 'mlp_sigmoid' (loop 'VITIS_LOOP_525_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fadd' operation ('sum_1_7', mlp_sigmoid.cpp:528) and 'fadd' operation ('sum_1', mlp_sigmoid.cpp:528).
WARNING: [HLS 200-880] The II Violation in module 'mlp_sigmoid' (loop 'VITIS_LOOP_525_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'fadd' operation ('sum_1_7', mlp_sigmoid.cpp:528) and 'fadd' operation ('sum_1', mlp_sigmoid.cpp:528).
WARNING: [HLS 200-880] The II Violation in module 'mlp_sigmoid' (loop 'VITIS_LOOP_525_3'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between 'fadd' operation ('sum_1_7', mlp_sigmoid.cpp:528) and 'fadd' operation ('sum_1', mlp_sigmoid.cpp:528).
WARNING: [HLS 200-880] The II Violation in module 'mlp_sigmoid' (loop 'VITIS_LOOP_525_3'): Unable to enforce a carried dependence constraint (II = 39, distance = 1, offset = 1) between 'fadd' operation ('sum_1_7', mlp_sigmoid.cpp:528) and 'fadd' operation ('sum_1', mlp_sigmoid.cpp:528).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 40, Depth = 45, loop 'VITIS_LOOP_525_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_541_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_541_5'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_558_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_558_7'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_568_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_568_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 239.035 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.58 seconds. CPU system time: 0 seconds. Elapsed time: 0.58 seconds; current allocated memory: 240.552 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp_sigmoid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_sigmoid/S_AXIS_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_sigmoid/S_AXIS_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_sigmoid/S_AXIS_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_sigmoid/S_AXIS_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_sigmoid/M_AXIS_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_sigmoid/M_AXIS_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_sigmoid/M_AXIS_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_sigmoid/M_AXIS_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp_sigmoid' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_10_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp_sigmoid'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 243.813 MB.
INFO: [RTMG 210-279] Implementing memory 'mlp_sigmoid_InputToLayer1Weights_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_sigmoid_Layer1ToLayer2Weights_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_sigmoid_Layer2ToOutputWeights_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_sigmoid_Layer1_out_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_sigmoid_Layer2_out_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_sigmoid_Out_layer_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_sigmoid_incoming_inputs_ram (RAM_1WnR)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3.63 seconds. CPU system time: 0.06 seconds. Elapsed time: 3.69 seconds; current allocated memory: 260.363 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name mlp_sigmoid mlp_sigmoid 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 168.989 MB.
INFO: [HLS 200-10] Analyzing design file 'mlp_sigmoid.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.14 seconds. CPU system time: 0.34 seconds. Elapsed time: 5.12 seconds; current allocated memory: 170.218 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:293:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:296:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:295:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:295:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:294:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:294:23)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:502:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:579:10)
INFO: [HLS 214-178] Inlining function 'std::exp(float)' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:479:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.61 seconds. CPU system time: 0.17 seconds. Elapsed time: 2.83 seconds; current allocated memory: 172.742 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 172.743 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.67 seconds. CPU system time: 0 seconds. Elapsed time: 1.67 seconds; current allocated memory: 190.817 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.58 seconds. CPU system time: 0 seconds. Elapsed time: 1.58 seconds; current allocated memory: 199.330 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_500_1' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_542_5' (mlp_sigmoid.cpp:542) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_559_7' (mlp_sigmoid.cpp:558) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_569_8' (mlp_sigmoid.cpp:569) in function 'mlp_sigmoid' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.72 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.07 seconds; current allocated memory: 229.687 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_518_2' (mlp_sigmoid.cpp:521:9) in function 'mlp_sigmoid' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_540_4' (mlp_sigmoid.cpp:541:9) in function 'mlp_sigmoid' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_557_6' (mlp_sigmoid.cpp:558:9) in function 'mlp_sigmoid' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-472] Inferring partial write operation for 'Layer1_out' 
INFO: [HLS 200-472] Inferring partial write operation for 'Layer2_out' 
INFO: [HLS 200-472] Inferring partial write operation for 'Out_layer' 
INFO: [HLS 200-472] Inferring partial write operation for 'incoming_inputs' 
INFO: [HLS 200-472] Inferring partial write operation for 'incoming_inputs' (mlp_sigmoid.cpp:504:22)
INFO: [HLS 200-472] Inferring partial write operation for 'incoming_inputs' (mlp_sigmoid.cpp:509:21)
INFO: [HLS 200-472] Inferring partial write operation for 'Layer1_out' (mlp_sigmoid.cpp:532:18)
INFO: [HLS 200-472] Inferring partial write operation for 'Layer1_out' (mlp_sigmoid.cpp:535:16)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name mlp_sigmoid mlp_sigmoid 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 168.989 MB.
INFO: [HLS 200-10] Analyzing design file 'mlp_sigmoid.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.1 seconds. CPU system time: 0.34 seconds. Elapsed time: 5.06 seconds; current allocated memory: 170.217 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:293:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:296:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:295:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:295:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:294:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:294:23)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:502:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:581:10)
INFO: [HLS 214-178] Inlining function 'std::exp(float)' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:479:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.67 seconds. CPU system time: 0.13 seconds. Elapsed time: 2.8 seconds; current allocated memory: 172.743 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 172.744 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.67 seconds; current allocated memory: 190.817 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.59 seconds; current allocated memory: 199.335 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_500_1' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_544_5' (mlp_sigmoid.cpp:544) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_561_7' (mlp_sigmoid.cpp:560) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_571_8' (mlp_sigmoid.cpp:571) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_518_2' (mlp_sigmoid.cpp:523) in function 'mlp_sigmoid' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'VITIS_LOOP_527_3' (mlp_sigmoid.cpp:527) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'VITIS_LOOP_527_3' (mlp_sigmoid.cpp:527) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_527_3' (mlp_sigmoid.cpp:527) in function 'mlp_sigmoid' completely with a factor of 73.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.78 seconds. CPU system time: 0 seconds. Elapsed time: 1.79 seconds; current allocated memory: 230.294 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_542_4' (mlp_sigmoid.cpp:543:9) in function 'mlp_sigmoid' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_559_6' (mlp_sigmoid.cpp:560:9) in function 'mlp_sigmoid' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-472] Inferring partial write operation for 'Layer1_out' 
INFO: [HLS 200-472] Inferring partial write operation for 'Layer2_out' 
INFO: [HLS 200-472] Inferring partial write operation for 'Out_layer' 
INFO: [HLS 200-472] Inferring partial write operation for 'incoming_inputs' 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name mlp_sigmoid mlp_sigmoid 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 184.989 MB.
INFO: [HLS 200-10] Analyzing design file 'mlp_sigmoid.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.05 seconds. CPU system time: 0.33 seconds. Elapsed time: 5.06 seconds; current allocated memory: 186.217 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:293:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:296:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:295:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:295:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:294:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:294:23)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:502:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:585:10)
INFO: [HLS 214-178] Inlining function 'std::exp(float)' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:479:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.62 seconds. CPU system time: 0.19 seconds. Elapsed time: 3.27 seconds; current allocated memory: 188.742 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 188.743 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 2.08 seconds. CPU system time: 0 seconds. Elapsed time: 2.09 seconds; current allocated memory: 206.828 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 2.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.05 seconds; current allocated memory: 215.335 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_500_1' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_575_8' (mlp_sigmoid.cpp:575) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_518_2' (mlp_sigmoid.cpp:523) in function 'mlp_sigmoid' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'VITIS_LOOP_527_3' (mlp_sigmoid.cpp:527) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'VITIS_LOOP_527_3' (mlp_sigmoid.cpp:527) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_542_4' (mlp_sigmoid.cpp:544) in function 'mlp_sigmoid' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'VITIS_LOOP_545_5' (mlp_sigmoid.cpp:545) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'VITIS_LOOP_545_5' (mlp_sigmoid.cpp:545) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_561_6' (mlp_sigmoid.cpp:563) in function 'mlp_sigmoid' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'VITIS_LOOP_564_7' (mlp_sigmoid.cpp:563) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'VITIS_LOOP_564_7' (mlp_sigmoid.cpp:563) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_527_3' (mlp_sigmoid.cpp:527) in function 'mlp_sigmoid' completely with a factor of 73.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_545_5' (mlp_sigmoid.cpp:545) in function 'mlp_sigmoid' completely with a factor of 257.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_564_7' (mlp_sigmoid.cpp:563) in function 'mlp_sigmoid' completely with a factor of 129.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name mlp_sigmoid mlp_sigmoid 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 168.989 MB.
INFO: [HLS 200-10] Analyzing design file 'mlp_sigmoid.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.97 seconds. CPU system time: 0.32 seconds. Elapsed time: 4.99 seconds; current allocated memory: 170.218 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:293:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:296:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:295:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:295:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:294:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:294:23)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:502:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:585:10)
INFO: [HLS 214-178] Inlining function 'std::exp(float)' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:479:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.52 seconds. CPU system time: 0.17 seconds. Elapsed time: 2.7 seconds; current allocated memory: 172.742 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 172.743 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.37 seconds; current allocated memory: 190.820 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.38 seconds; current allocated memory: 199.339 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_500_1' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_575_8' (mlp_sigmoid.cpp:575) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_518_2' (mlp_sigmoid.cpp:523) in function 'mlp_sigmoid' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_542_4' (mlp_sigmoid.cpp:544) in function 'mlp_sigmoid' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_561_6' (mlp_sigmoid.cpp:563) in function 'mlp_sigmoid' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_527_3' (mlp_sigmoid.cpp:527) in function 'mlp_sigmoid' completely with a factor of 73.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_545_5' (mlp_sigmoid.cpp:545) in function 'mlp_sigmoid' completely with a factor of 257.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_564_7' (mlp_sigmoid.cpp:563) in function 'mlp_sigmoid' completely with a factor of 129.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.71 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.72 seconds; current allocated memory: 233.644 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'Layer1_out' 
INFO: [HLS 200-472] Inferring partial write operation for 'Layer2_out' 
INFO: [HLS 200-472] Inferring partial write operation for 'Out_layer' 
INFO: [HLS 200-472] Inferring partial write operation for 'incoming_inputs' 
INFO: [HLS 200-472] Inferring partial write operation for 'incoming_inputs' (mlp_sigmoid.cpp:504:22)
INFO: [HLS 200-472] Inferring partial write operation for 'incoming_inputs' (mlp_sigmoid.cpp:509:21)
INFO: [HLS 200-472] Inferring partial write operation for 'Layer1_out' (mlp_sigmoid.cpp:534:18)
INFO: [HLS 200-472] Inferring partial write operation for 'Layer1_out' (mlp_sigmoid.cpp:537:16)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name mlp_sigmoid mlp_sigmoid 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 184.989 MB.
INFO: [HLS 200-10] Analyzing design file 'mlp_sigmoid.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.07 seconds. CPU system time: 0.31 seconds. Elapsed time: 5.03 seconds; current allocated memory: 186.217 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:293:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:296:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:295:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:295:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:294:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:294:23)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:502:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:585:10)
INFO: [HLS 214-178] Inlining function 'std::exp(float)' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:479:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.6 seconds. CPU system time: 0.19 seconds. Elapsed time: 2.79 seconds; current allocated memory: 188.743 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 188.744 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.38 seconds; current allocated memory: 206.816 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.31 seconds. CPU system time: 0 seconds. Elapsed time: 1.32 seconds; current allocated memory: 215.327 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_500_1' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_527_3' (mlp_sigmoid.cpp:527) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_545_5' (mlp_sigmoid.cpp:545) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_564_7' (mlp_sigmoid.cpp:563) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_575_8' (mlp_sigmoid.cpp:575) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-501] Unrolling loop 'VITIS_LOOP_527_3' (mlp_sigmoid.cpp:527) in function 'mlp_sigmoid' partially with a factor of 8.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 9 for loop 'VITIS_LOOP_527_3' in function 'mlp_sigmoid'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 9 for loop 'VITIS_LOOP_527_3' in function 'mlp_sigmoid'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.43 seconds; current allocated memory: 245.795 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_518_2' (mlp_sigmoid.cpp:523:9) in function 'mlp_sigmoid' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_542_4' (mlp_sigmoid.cpp:544:9) in function 'mlp_sigmoid' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_561_6' (mlp_sigmoid.cpp:563:9) in function 'mlp_sigmoid' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-472] Inferring partial write operation for 'Layer1_out' 
INFO: [HLS 200-472] Inferring partial write operation for 'Layer2_out' 
INFO: [HLS 200-472] Inferring partial write operation for 'Out_layer' 
INFO: [HLS 200-472] Inferring partial write operation for 'incoming_inputs' 
INFO: [HLS 200-472] Inferring partial write operation for 'incoming_inputs' (mlp_sigmoid.cpp:504:22)
INFO: [HLS 200-472] Inferring partial write operation for 'incoming_inputs' (mlp_sigmoid.cpp:509:21)
INFO: [HLS 200-472] Inferring partial write operation for 'Layer1_out' (mlp_sigmoid.cpp:534:18)
INFO: [HLS 200-472] Inferring partial write operation for 'Layer1_out' (mlp_sigmoid.cpp:537:16)
INFO: [HLS 200-472] Inferring partial write operation for 'Layer2_out' (mlp_sigmoid.cpp:553:18)
INFO: [HLS 200-472] Inferring partial write operation for 'Layer2_out' (mlp_sigmoid.cpp:555:16)
INFO: [HLS 200-472] Inferring partial write operation for 'Out_layer' (mlp_sigmoid.cpp:572:15)
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_BitConcatenate.i9.i1.i8' (mlp_sigmoid.cpp:531:8) in function 'mlp_sigmoid' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.82 seconds; current allocated memory: 253.853 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp_sigmoid' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp_sigmoid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'incoming_inputs'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_500_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_500_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_527_3'.
WARNING: [HLS 200-880] The II Violation in module 'mlp_sigmoid' (loop 'VITIS_LOOP_527_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fadd' operation ('sum_1_7', mlp_sigmoid.cpp:531) and 'fadd' operation ('sum_1', mlp_sigmoid.cpp:531).
WARNING: [HLS 200-880] The II Violation in module 'mlp_sigmoid' (loop 'VITIS_LOOP_527_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fadd' operation ('sum_1_7', mlp_sigmoid.cpp:531) and 'fadd' operation ('sum_1', mlp_sigmoid.cpp:531).
WARNING: [HLS 200-880] The II Violation in module 'mlp_sigmoid' (loop 'VITIS_LOOP_527_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fadd' operation ('sum_1_7', mlp_sigmoid.cpp:531) and 'fadd' operation ('sum_1', mlp_sigmoid.cpp:531).
WARNING: [HLS 200-880] The II Violation in module 'mlp_sigmoid' (loop 'VITIS_LOOP_527_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'fadd' operation ('sum_1_7', mlp_sigmoid.cpp:531) and 'fadd' operation ('sum_1', mlp_sigmoid.cpp:531).
WARNING: [HLS 200-880] The II Violation in module 'mlp_sigmoid' (loop 'VITIS_LOOP_527_3'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between 'fadd' operation ('sum_1_7', mlp_sigmoid.cpp:531) and 'fadd' operation ('sum_1', mlp_sigmoid.cpp:531).
WARNING: [HLS 200-880] The II Violation in module 'mlp_sigmoid' (loop 'VITIS_LOOP_527_3'): Unable to enforce a carried dependence constraint (II = 39, distance = 1, offset = 1) between 'fadd' operation ('sum_1_7', mlp_sigmoid.cpp:531) and 'fadd' operation ('sum_1', mlp_sigmoid.cpp:531).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 40, Depth = 45, loop 'VITIS_LOOP_527_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_545_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_545_5'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_564_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_564_7'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_575_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_575_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 255.032 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0 seconds. Elapsed time: 0.55 seconds; current allocated memory: 256.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp_sigmoid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_sigmoid/S_AXIS_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_sigmoid/S_AXIS_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_sigmoid/S_AXIS_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_sigmoid/S_AXIS_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_sigmoid/M_AXIS_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_sigmoid/M_AXIS_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_sigmoid/M_AXIS_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_sigmoid/M_AXIS_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp_sigmoid' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_10_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp_sigmoid'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 259.810 MB.
INFO: [RTMG 210-279] Implementing memory 'mlp_sigmoid_InputToLayer1Weights_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_sigmoid_Layer1ToLayer2Weights_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_sigmoid_Layer2ToOutputWeights_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_sigmoid_Layer1_out_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_sigmoid_Layer2_out_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_sigmoid_Out_layer_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_sigmoid_incoming_inputs_ram (RAM_1WnR)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3.55 seconds. CPU system time: 0.07 seconds. Elapsed time: 3.62 seconds; current allocated memory: 276.363 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name mlp_sigmoid mlp_sigmoid 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 168.989 MB.
INFO: [HLS 200-10] Analyzing design file 'mlp_sigmoid.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.1 seconds. CPU system time: 0.33 seconds. Elapsed time: 5.04 seconds; current allocated memory: 170.218 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:293:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:296:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:295:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:295:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:294:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:294:23)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:502:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:586:10)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_518_2' (mlp_sigmoid.cpp:518:20) in function 'mlp_sigmoid' partially with a factor of 8 (mlp_sigmoid.cpp:518:20)
INFO: [HLS 214-178] Inlining function 'std::exp(float)' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:479:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.78 seconds. CPU system time: 0.17 seconds. Elapsed time: 2.95 seconds; current allocated memory: 173.029 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 173.030 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.69 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.71 seconds; current allocated memory: 191.514 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.6 seconds. CPU system time: 0 seconds. Elapsed time: 1.6 seconds; current allocated memory: 199.780 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_500_1' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_528_3' (mlp_sigmoid.cpp:528) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_528_3' (mlp_sigmoid.cpp:528) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_528_3' (mlp_sigmoid.cpp:528) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_528_3' (mlp_sigmoid.cpp:528) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_528_3' (mlp_sigmoid.cpp:528) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_528_3' (mlp_sigmoid.cpp:528) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_528_3' (mlp_sigmoid.cpp:528) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_528_3' (mlp_sigmoid.cpp:528) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_546_5' (mlp_sigmoid.cpp:546) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_565_7' (mlp_sigmoid.cpp:564) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_576_8' (mlp_sigmoid.cpp:576) in function 'mlp_sigmoid' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.78 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.79 seconds; current allocated memory: 230.680 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_518_2' (mlp_sigmoid.cpp:523:9) in function 'mlp_sigmoid' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_543_4' (mlp_sigmoid.cpp:545:9) in function 'mlp_sigmoid' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_562_6' (mlp_sigmoid.cpp:564:9) in function 'mlp_sigmoid' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-472] Inferring partial write operation for 'Layer1_out' 
INFO: [HLS 200-472] Inferring partial write operation for 'Layer2_out' 
INFO: [HLS 200-472] Inferring partial write operation for 'Out_layer' 
INFO: [HLS 200-472] Inferring partial write operation for 'incoming_inputs' 
INFO: [HLS 200-472] Inferring partial write operation for 'incoming_inputs' (mlp_sigmoid.cpp:504:22)
INFO: [HLS 200-472] Inferring partial write operation for 'incoming_inputs' (mlp_sigmoid.cpp:509:21)
INFO: [HLS 200-472] Inferring partial write operation for 'Layer1_out' (mlp_sigmoid.cpp:535:18)
INFO: [HLS 200-472] Inferring partial write operation for 'Layer1_out' (mlp_sigmoid.cpp:538:16)
INFO: [HLS 200-472] Inferring partial write operation for 'Layer2_out' (mlp_sigmoid.cpp:554:18)
INFO: [HLS 200-472] Inferring partial write operation for 'Layer2_out' (mlp_sigmoid.cpp:556:16)
INFO: [HLS 200-472] Inferring partial write operation for 'Out_layer' (mlp_sigmoid.cpp:573:15)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.94 seconds. CPU system time: 0 seconds. Elapsed time: 1.94 seconds; current allocated memory: 240.124 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp_sigmoid' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp_sigmoid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_500_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_500_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_528_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_528_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_528_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_528_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_528_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_528_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_528_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_528_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_528_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_528_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_528_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_528_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_528_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_528_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_528_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_528_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_546_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_546_5'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_565_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_565_7'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_576_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_576_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.69 seconds. CPU system time: 0 seconds. Elapsed time: 0.69 seconds; current allocated memory: 241.867 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.18 seconds; current allocated memory: 244.374 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp_sigmoid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_sigmoid/S_AXIS_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_sigmoid/S_AXIS_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_sigmoid/S_AXIS_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_sigmoid/S_AXIS_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_sigmoid/M_AXIS_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_sigmoid/M_AXIS_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_sigmoid/M_AXIS_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_sigmoid/M_AXIS_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp_sigmoid' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_10_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp_sigmoid'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0 seconds. Elapsed time: 0.6 seconds; current allocated memory: 249.822 MB.
INFO: [RTMG 210-279] Implementing memory 'mlp_sigmoid_InputToLayer1Weights_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_sigmoid_Layer1ToLayer2Weights_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_sigmoid_Layer2ToOutputWeights_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_sigmoid_Layer1_out_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_sigmoid_Layer2_out_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_sigmoid_Out_layer_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_sigmoid_incoming_inputs_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 4.21 seconds. CPU system time: 0.05 seconds. Elapsed time: 4.26 seconds; current allocated memory: 268.479 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mlp_sigmoid.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp_sigmoid.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 142.83 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 21.62 seconds. CPU system time: 0.6 seconds. Elapsed time: 21.85 seconds; current allocated memory: 268.711 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name mlp_sigmoid mlp_sigmoid 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 168.989 MB.
INFO: [HLS 200-10] Analyzing design file 'mlp_sigmoid.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.89 seconds. CPU system time: 0.31 seconds. Elapsed time: 5.06 seconds; current allocated memory: 170.217 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:293:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:296:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:295:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:295:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:294:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:294:23)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:502:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:585:10)
INFO: [HLS 214-178] Inlining function 'std::exp(float)' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:479:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.73 seconds. CPU system time: 0.17 seconds. Elapsed time: 2.9 seconds; current allocated memory: 172.743 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 172.745 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.39 seconds; current allocated memory: 190.815 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.37 seconds. CPU system time: 0 seconds. Elapsed time: 1.38 seconds; current allocated memory: 199.329 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_500_1' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_527_3' (mlp_sigmoid.cpp:527) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_545_5' (mlp_sigmoid.cpp:545) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_564_7' (mlp_sigmoid.cpp:563) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_575_8' (mlp_sigmoid.cpp:575) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-501] Unrolling loop 'VITIS_LOOP_527_3' (mlp_sigmoid.cpp:527) in function 'mlp_sigmoid' partially with a factor of 2.
WARNING: [XFORM 203-561] Updating loop upper bound from 37 to 36 for loop 'VITIS_LOOP_527_3' in function 'mlp_sigmoid'.
WARNING: [XFORM 203-561] Updating loop lower bound from 37 to 36 for loop 'VITIS_LOOP_527_3' in function 'mlp_sigmoid'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.49 seconds; current allocated memory: 229.704 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_518_2' (mlp_sigmoid.cpp:523:9) in function 'mlp_sigmoid' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_542_4' (mlp_sigmoid.cpp:544:9) in function 'mlp_sigmoid' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_561_6' (mlp_sigmoid.cpp:563:9) in function 'mlp_sigmoid' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-472] Inferring partial write operation for 'Layer1_out' 
INFO: [HLS 200-472] Inferring partial write operation for 'Layer2_out' 
INFO: [HLS 200-472] Inferring partial write operation for 'Out_layer' 
INFO: [HLS 200-472] Inferring partial write operation for 'incoming_inputs' 
INFO: [HLS 200-472] Inferring partial write operation for 'incoming_inputs' (mlp_sigmoid.cpp:504:22)
INFO: [HLS 200-472] Inferring partial write operation for 'incoming_inputs' (mlp_sigmoid.cpp:509:21)
INFO: [HLS 200-472] Inferring partial write operation for 'Layer1_out' (mlp_sigmoid.cpp:534:18)
INFO: [HLS 200-472] Inferring partial write operation for 'Layer1_out' (mlp_sigmoid.cpp:537:16)
INFO: [HLS 200-472] Inferring partial write operation for 'Layer2_out' (mlp_sigmoid.cpp:553:18)
INFO: [HLS 200-472] Inferring partial write operation for 'Layer2_out' (mlp_sigmoid.cpp:555:16)
INFO: [HLS 200-472] Inferring partial write operation for 'Out_layer' (mlp_sigmoid.cpp:572:15)
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_BitConcatenate.i9.i1.i8' (mlp_sigmoid.cpp:531:8) in function 'mlp_sigmoid' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.05 seconds; current allocated memory: 233.912 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp_sigmoid' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp_sigmoid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'incoming_inputs'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_500_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_500_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_527_3'.
WARNING: [HLS 200-880] The II Violation in module 'mlp_sigmoid' (loop 'VITIS_LOOP_527_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fadd' operation ('sum_1_1', mlp_sigmoid.cpp:531) and 'fadd' operation ('sum_1', mlp_sigmoid.cpp:531).
WARNING: [HLS 200-880] The II Violation in module 'mlp_sigmoid' (loop 'VITIS_LOOP_527_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fadd' operation ('sum_1_1', mlp_sigmoid.cpp:531) and 'fadd' operation ('sum_1', mlp_sigmoid.cpp:531).
WARNING: [HLS 200-880] The II Violation in module 'mlp_sigmoid' (loop 'VITIS_LOOP_527_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fadd' operation ('sum_1_1', mlp_sigmoid.cpp:531) and 'fadd' operation ('sum_1', mlp_sigmoid.cpp:531).
WARNING: [HLS 200-880] The II Violation in module 'mlp_sigmoid' (loop 'VITIS_LOOP_527_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'fadd' operation ('sum_1_1', mlp_sigmoid.cpp:531) and 'fadd' operation ('sum_1', mlp_sigmoid.cpp:531).
WARNING: [HLS 200-880] The II Violation in module 'mlp_sigmoid' (loop 'VITIS_LOOP_527_3'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between 'fadd' operation ('sum_1_1', mlp_sigmoid.cpp:531) and 'fadd' operation ('sum_1', mlp_sigmoid.cpp:531).
WARNING: [HLS 200-880] The II Violation in module 'mlp_sigmoid' (loop 'VITIS_LOOP_527_3'): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between 'fadd' operation ('sum_1_1', mlp_sigmoid.cpp:531) and 'fadd' operation ('sum_1', mlp_sigmoid.cpp:531).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 10, Depth = 15, loop 'VITIS_LOOP_527_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_545_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_545_5'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_564_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_564_7'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_575_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_575_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 234.823 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 235.940 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp_sigmoid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_sigmoid/S_AXIS_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_sigmoid/S_AXIS_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_sigmoid/S_AXIS_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_sigmoid/S_AXIS_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_sigmoid/M_AXIS_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_sigmoid/M_AXIS_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_sigmoid/M_AXIS_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_sigmoid/M_AXIS_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp_sigmoid' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_10_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp_sigmoid'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 238.427 MB.
INFO: [RTMG 210-279] Implementing memory 'mlp_sigmoid_InputToLayer1Weights_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_sigmoid_Layer1ToLayer2Weights_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_sigmoid_Layer2ToOutputWeights_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_sigmoid_Layer1_out_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_sigmoid_Layer2_out_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_sigmoid_Out_layer_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_sigmoid_incoming_inputs_ram (RAM_1WnR)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3.58 seconds. CPU system time: 0.06 seconds. Elapsed time: 3.65 seconds; current allocated memory: 254.007 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name mlp_sigmoid mlp_sigmoid 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 168.989 MB.
INFO: [HLS 200-10] Analyzing design file 'mlp_sigmoid.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.04 seconds. CPU system time: 0.32 seconds. Elapsed time: 5.03 seconds; current allocated memory: 170.217 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:293:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:296:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:295:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:295:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:294:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:294:23)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:502:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:585:10)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_527_3' (mlp_sigmoid.cpp:527:21) in function 'mlp_sigmoid' completely with a factor of 73 (mlp_sigmoid.cpp:527:21)
INFO: [HLS 214-178] Inlining function 'std::exp(float)' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:479:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.45 seconds. CPU system time: 0.15 seconds. Elapsed time: 4.16 seconds; current allocated memory: 174.677 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 174.678 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 2.24 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.28 seconds; current allocated memory: 193.499 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.92 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.92 seconds; current allocated memory: 201.799 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_500_1' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_518_2' (mlp_sigmoid.cpp:523) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_545_5' (mlp_sigmoid.cpp:545) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_564_7' (mlp_sigmoid.cpp:563) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_575_8' (mlp_sigmoid.cpp:575) in function 'mlp_sigmoid' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.29 seconds; current allocated memory: 232.680 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_542_4' (mlp_sigmoid.cpp:544:9) in function 'mlp_sigmoid' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_561_6' (mlp_sigmoid.cpp:563:9) in function 'mlp_sigmoid' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-472] Inferring partial write operation for 'Layer1_out' 
INFO: [HLS 200-472] Inferring partial write operation for 'Layer2_out' 
INFO: [HLS 200-472] Inferring partial write operation for 'Out_layer' 
INFO: [HLS 200-472] Inferring partial write operation for 'incoming_inputs' 
INFO: [HLS 200-472] Inferring partial write operation for 'incoming_inputs' (mlp_sigmoid.cpp:504:22)
INFO: [HLS 200-472] Inferring partial write operation for 'incoming_inputs' (mlp_sigmoid.cpp:509:21)
INFO: [HLS 200-472] Inferring partial write operation for 'Layer1_out' (mlp_sigmoid.cpp:534:18)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name mlp_sigmoid mlp_sigmoid 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 168.989 MB.
INFO: [HLS 200-10] Analyzing design file 'mlp_sigmoid.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.17 seconds. CPU system time: 0.34 seconds. Elapsed time: 5.35 seconds; current allocated memory: 170.218 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:293:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:296:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:295:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:295:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:294:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:294:23)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:502:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:585:10)
INFO: [HLS 214-178] Inlining function 'std::exp(float)' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:479:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.78 seconds. CPU system time: 0.17 seconds. Elapsed time: 2.95 seconds; current allocated memory: 172.742 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 172.743 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.4 seconds; current allocated memory: 190.813 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.33 seconds. CPU system time: 0 seconds. Elapsed time: 1.33 seconds; current allocated memory: 199.325 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_500_1' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_527_3' (mlp_sigmoid.cpp:527) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_545_5' (mlp_sigmoid.cpp:545) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_564_7' (mlp_sigmoid.cpp:563) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_575_8' (mlp_sigmoid.cpp:575) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-501] Unrolling loop 'VITIS_LOOP_527_3' (mlp_sigmoid.cpp:527) in function 'mlp_sigmoid' partially with a factor of 16.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 4 for loop 'VITIS_LOOP_527_3' in function 'mlp_sigmoid'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 4 for loop 'VITIS_LOOP_527_3' in function 'mlp_sigmoid'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.45 seconds; current allocated memory: 229.872 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_518_2' (mlp_sigmoid.cpp:523:9) in function 'mlp_sigmoid' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_542_4' (mlp_sigmoid.cpp:544:9) in function 'mlp_sigmoid' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_561_6' (mlp_sigmoid.cpp:563:9) in function 'mlp_sigmoid' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-472] Inferring partial write operation for 'Layer1_out' 
INFO: [HLS 200-472] Inferring partial write operation for 'Layer2_out' 
INFO: [HLS 200-472] Inferring partial write operation for 'Out_layer' 
INFO: [HLS 200-472] Inferring partial write operation for 'incoming_inputs' 
INFO: [HLS 200-472] Inferring partial write operation for 'incoming_inputs' (mlp_sigmoid.cpp:504:22)
INFO: [HLS 200-472] Inferring partial write operation for 'incoming_inputs' (mlp_sigmoid.cpp:509:21)
INFO: [HLS 200-472] Inferring partial write operation for 'Layer1_out' (mlp_sigmoid.cpp:534:18)
INFO: [HLS 200-472] Inferring partial write operation for 'Layer1_out' (mlp_sigmoid.cpp:537:16)
INFO: [HLS 200-472] Inferring partial write operation for 'Layer2_out' (mlp_sigmoid.cpp:553:18)
INFO: [HLS 200-472] Inferring partial write operation for 'Layer2_out' (mlp_sigmoid.cpp:555:16)
INFO: [HLS 200-472] Inferring partial write operation for 'Out_layer' (mlp_sigmoid.cpp:572:15)
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_BitConcatenate.i9.i1.i8' (mlp_sigmoid.cpp:531:8) in function 'mlp_sigmoid' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.21 seconds. CPU system time: 0 seconds. Elapsed time: 1.21 seconds; current allocated memory: 238.460 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp_sigmoid' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp_sigmoid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'incoming_inputs'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_500_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_500_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_527_3'.
WARNING: [HLS 200-880] The II Violation in module 'mlp_sigmoid' (loop 'VITIS_LOOP_527_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fadd' operation ('sum_1_14', mlp_sigmoid.cpp:531) and 'fadd' operation ('sum_1', mlp_sigmoid.cpp:531).
WARNING: [HLS 200-880] The II Violation in module 'mlp_sigmoid' (loop 'VITIS_LOOP_527_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fadd' operation ('sum_1_14', mlp_sigmoid.cpp:531) and 'fadd' operation ('sum_1', mlp_sigmoid.cpp:531).
WARNING: [HLS 200-880] The II Violation in module 'mlp_sigmoid' (loop 'VITIS_LOOP_527_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fadd' operation ('sum_1_14', mlp_sigmoid.cpp:531) and 'fadd' operation ('sum_1', mlp_sigmoid.cpp:531).
WARNING: [HLS 200-880] The II Violation in module 'mlp_sigmoid' (loop 'VITIS_LOOP_527_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'fadd' operation ('sum_1_14', mlp_sigmoid.cpp:531) and 'fadd' operation ('sum_1', mlp_sigmoid.cpp:531).
WARNING: [HLS 200-880] The II Violation in module 'mlp_sigmoid' (loop 'VITIS_LOOP_527_3'): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1) between 'fadd' operation ('sum_1_14', mlp_sigmoid.cpp:531) and 'fadd' operation ('sum_1', mlp_sigmoid.cpp:531).
WARNING: [HLS 200-880] The II Violation in module 'mlp_sigmoid' (loop 'VITIS_LOOP_527_3'): Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 1) between 'fadd' operation ('sum_1_14', mlp_sigmoid.cpp:531) and 'fadd' operation ('sum_1', mlp_sigmoid.cpp:531).
WARNING: [HLS 200-880] The II Violation in module 'mlp_sigmoid' (loop 'VITIS_LOOP_527_3'): Unable to enforce a carried dependence constraint (II = 78, distance = 1, offset = 1) between 'fadd' operation ('sum_1_14', mlp_sigmoid.cpp:531) and 'fadd' operation ('sum_1', mlp_sigmoid.cpp:531).
WARNING: [HLS 200-880] The II Violation in module 'mlp_sigmoid' (loop 'VITIS_LOOP_527_3'): Unable to enforce a carried dependence constraint (II = 79, distance = 1, offset = 1) between 'fadd' operation ('sum_1_14', mlp_sigmoid.cpp:531) and 'fadd' operation ('sum_1', mlp_sigmoid.cpp:531).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 80, Depth = 85, loop 'VITIS_LOOP_527_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_545_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_545_5'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_564_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_564_7'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_575_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_575_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0 seconds. Elapsed time: 0.57 seconds; current allocated memory: 240.009 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.73 seconds. CPU system time: 0 seconds. Elapsed time: 0.73 seconds; current allocated memory: 241.998 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp_sigmoid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_sigmoid/S_AXIS_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_sigmoid/S_AXIS_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_sigmoid/S_AXIS_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_sigmoid/S_AXIS_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_sigmoid/M_AXIS_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_sigmoid/M_AXIS_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_sigmoid/M_AXIS_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_sigmoid/M_AXIS_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp_sigmoid' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_10_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp_sigmoid'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 246.312 MB.
INFO: [RTMG 210-279] Implementing memory 'mlp_sigmoid_InputToLayer1Weights_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_sigmoid_Layer1ToLayer2Weights_rom' using auto ROMs.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name mlp_sigmoid mlp_sigmoid 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 168.989 MB.
INFO: [HLS 200-10] Analyzing design file 'mlp_sigmoid.cpp' ... 
WARNING: [HLS 207-5528] unexpected pragma argument 'End Of Pramga Line', expects '=': mlp_sigmoid.cpp:548:26
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.13 seconds. CPU system time: 0.33 seconds. Elapsed time: 5.14 seconds; current allocated memory: 170.221 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:293:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:296:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:295:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:295:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:294:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:294:23)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:502:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:584:10)
INFO: [HLS 214-178] Inlining function 'std::exp(float)' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:479:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.71 seconds. CPU system time: 0.17 seconds. Elapsed time: 2.87 seconds; current allocated memory: 172.762 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 172.764 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.37 seconds; current allocated memory: 190.826 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.33 seconds. CPU system time: 0 seconds. Elapsed time: 1.34 seconds; current allocated memory: 199.363 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_500_1' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_527_3' (mlp_sigmoid.cpp:527) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_544_5' (mlp_sigmoid.cpp:544) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_563_7' (mlp_sigmoid.cpp:562) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_574_8' (mlp_sigmoid.cpp:574) in function 'mlp_sigmoid' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.44 seconds; current allocated memory: 229.706 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_518_2' (mlp_sigmoid.cpp:523:9) in function 'mlp_sigmoid' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_541_4' (mlp_sigmoid.cpp:543:9) in function 'mlp_sigmoid' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_560_6' (mlp_sigmoid.cpp:562:9) in function 'mlp_sigmoid' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-472] Inferring partial write operation for 'Layer1_out' 
INFO: [HLS 200-472] Inferring partial write operation for 'Layer2_out' 
INFO: [HLS 200-472] Inferring partial write operation for 'Out_layer' 
INFO: [HLS 200-472] Inferring partial write operation for 'incoming_inputs' 
INFO: [HLS 200-472] Inferring partial write operation for 'incoming_inputs' (mlp_sigmoid.cpp:504:22)
INFO: [HLS 200-472]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name mlp_sigmoid mlp_sigmoid 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 168.989 MB.
INFO: [HLS 200-10] Analyzing design file 'mlp_sigmoid.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.48 seconds. CPU system time: 0.34 seconds. Elapsed time: 5.53 seconds; current allocated memory: 170.217 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:293:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:296:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:295:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:295:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:294:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:294:23)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:502:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:584:10)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_544_5' (mlp_sigmoid.cpp:544:21) in function 'mlp_sigmoid' completely with a factor of 257 (mlp_sigmoid.cpp:544:21)
INFO: [HLS 214-178] Inlining function 'std::exp(float)' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:479:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.07 seconds. CPU system time: 0.22 seconds. Elapsed time: 6.3 seconds; current allocated memory: 179.757 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 179.758 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.02 seconds; current allocated memory: 200.814 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.88 seconds. CPU system time: 0 seconds. Elapsed time: 0.89 seconds; current allocated memory: 208.415 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_500_1' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_527_3' (mlp_sigmoid.cpp:527) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_541_4' (mlp_sigmoid.cpp:543) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_563_7' (mlp_sigmoid.cpp:562) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_574_8' (mlp_sigmoid.cpp:574) in function 'mlp_sigmoid' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.83 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.84 seconds; current allocated memory: 240.899 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_518_2' (mlp_sigmoid.cpp:523:9) in function 'mlp_sigmoid' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_560_6' (mlp_sigmoid.cpp:562:9) in function 'mlp_sigmoid' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-472] Inferring partial write operation for 'Layer1_out' 
INFO: [HLS 200-472] Inferring partial write operation for 'Layer2_out' 
INFO: [HLS 200-472] Inferring partial write operation for 'Out_layer' 
INFO: [HLS 200-472] Inferring partial write operation for 'incoming_inputs' 
INFO: [HLS 200-472] Inferring partial write operation for 'incoming_inputs' (mlp_sigmoid.cpp:504:22)
INFO: [HLS 200-472] Inferring partial write operation for 'incoming_inputs' (mlp_sigmoid.cpp:509:21)
INFO: [HLS 200-472] Inferring partial write operation for 'Layer1_out' (mlp_sigmoid.cpp:533:18)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name mlp_sigmoid mlp_sigmoid 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 184.989 MB.
INFO: [HLS 200-10] Analyzing design file 'mlp_sigmoid.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.06 seconds. CPU system time: 0.36 seconds. Elapsed time: 5.28 seconds; current allocated memory: 186.217 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:293:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:296:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:295:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:295:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:294:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:294:23)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:502:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:583:10)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_562_7' (mlp_sigmoid.cpp:562:21) in function 'mlp_sigmoid' completely with a factor of 129 (mlp_sigmoid.cpp:562:21)
INFO: [HLS 214-178] Inlining function 'std::exp(float)' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:479:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.16 seconds. CPU system time: 0.18 seconds. Elapsed time: 4.35 seconds; current allocated memory: 192.226 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 192.228 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.43 seconds; current allocated memory: 211.842 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.35 seconds. CPU system time: 0 seconds. Elapsed time: 1.35 seconds; current allocated memory: 219.810 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_500_1' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_527_3' (mlp_sigmoid.cpp:527) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_544_5' (mlp_sigmoid.cpp:544) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_559_6' (mlp_sigmoid.cpp:561) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_573_8' (mlp_sigmoid.cpp:573) in function 'mlp_sigmoid' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.72 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.73 seconds; current allocated memory: 251.241 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_518_2' (mlp_sigmoid.cpp:523:9) in function 'mlp_sigmoid' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_541_4' (mlp_sigmoid.cpp:543:9) in function 'mlp_sigmoid' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-472] Inferring partial write operation for 'Layer1_out' 
INFO: [HLS 200-472] Inferring partial write operation for 'Layer2_out' 
INFO: [HLS 200-472] Inferring partial write operation for 'Out_layer' 
INFO: [HLS 200-472] Inferring partial write operation for 'incoming_inputs' 
INFO: [HLS 200-472] Inferring partial write operation for 'incoming_inputs' (mlp_sigmoid.cpp:504:22)
INFO: [HLS 200-472] Inferring partial write operation for 'incoming_inputs' (mlp_sigmoid.cpp:509:21)
INFO: [HLS 200-472] Inferring partial write operation for 'Layer1_out' (mlp_sigmoid.cpp:533:18)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name mlp_sigmoid mlp_sigmoid 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 168.989 MB.
INFO: [HLS 200-10] Analyzing design file 'mlp_sigmoid.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.37 seconds. CPU system time: 0.38 seconds. Elapsed time: 5.45 seconds; current allocated memory: 170.217 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:293:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:296:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:295:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:295:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:294:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:294:23)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:502:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:583:10)
INFO: [HLS 214-178] Inlining function 'std::exp(float)' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:479:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.77 seconds. CPU system time: 0.18 seconds. Elapsed time: 2.99 seconds; current allocated memory: 172.744 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 172.745 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.42 seconds; current allocated memory: 190.791 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.39 seconds; current allocated memory: 199.325 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_500_1' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_527_3' (mlp_sigmoid.cpp:527) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_544_5' (mlp_sigmoid.cpp:544) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_562_7' (mlp_sigmoid.cpp:561) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_573_8' (mlp_sigmoid.cpp:573) in function 'mlp_sigmoid' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.56 seconds; current allocated memory: 229.688 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_518_2' (mlp_sigmoid.cpp:523:9) in function 'mlp_sigmoid' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_541_4' (mlp_sigmoid.cpp:543:9) in function 'mlp_sigmoid' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_559_6' (mlp_sigmoid.cpp:561:9) in function 'mlp_sigmoid' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-472] Inferring partial write operation for 'Layer1_out' 
INFO: [HLS 200-472] Inferring partial write operation for 'Layer2_out' 
INFO: [HLS 200-472] Inferring partial write operation for 'Out_layer' 
INFO: [HLS 200-472] Inferring partial write operation for 'incoming_inputs' 
INFO: [HLS 200-472] Inferring partial write operation for 'incoming_inputs' (mlp_sigmoid.cpp:504:22)
INFO: [HLS 200-472] Inferring partial write operation for 'incoming_inputs' (mlp_sigmoid.cpp:509:21)
INFO: [HLS 200-472] ==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name mlp_sigmoid mlp_sigmoid 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 168.989 MB.
INFO: [HLS 200-10] Analyzing design file 'mlp_sigmoid.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.02 seconds. CPU system time: 0.33 seconds. Elapsed time: 5.12 seconds; current allocated memory: 170.217 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:293:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:296:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:295:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:295:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:294:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:294:23)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:502:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:583:10)
INFO: [HLS 214-178] Inlining function 'std::exp(float)' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:479:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.66 seconds. CPU system time: 0.14 seconds. Elapsed time: 2.85 seconds; current allocated memory: 172.744 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 172.745 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.62 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.64 seconds; current allocated memory: 190.817 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.58 seconds; current allocated memory: 199.326 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_500_1' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_544_5' (mlp_sigmoid.cpp:544) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_562_7' (mlp_sigmoid.cpp:561) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_573_8' (mlp_sigmoid.cpp:573) in function 'mlp_sigmoid' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.67 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.68 seconds; current allocated memory: 229.684 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_518_2' (mlp_sigmoid.cpp:523:9) in function 'mlp_sigmoid' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_541_4' (mlp_sigmoid.cpp:543:9) in function 'mlp_sigmoid' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_559_6' (mlp_sigmoid.cpp:561:9) in function 'mlp_sigmoid' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-472] Inferring partial write operation for 'Layer1_out' 
INFO: [HLS 200-472] Inferring partial write operation for 'Layer2_out' 
INFO: [HLS 200-472] Inferring partial write operation for 'Out_layer' 
INFO: [HLS 200-472] Inferring partial write operation for 'incoming_inputs' 
INFO: [HLS 200-472] Inferring partial write operation for 'incoming_inputs' (mlp_sigmoid.cpp:504:22)
INFO: [HLS 200-472] Inferring partial write operation for 'incoming_inputs' (mlp_sigmoid.cpp:509:21)
INFO: [HLS 200-472] Inferring partial write operation for 'Layer1_out' (mlp_sigmoid.cpp:533:18)
INFO: [HLS 200-472] Inferring partial write operation for 'Layer1_out' (mlp_sigmoid.cpp:536:16)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name mlp_sigmoid mlp_sigmoid 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 168.989 MB.
INFO: [HLS 200-10] Analyzing design file 'mlp_sigmoid.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.02 seconds. CPU system time: 0.37 seconds. Elapsed time: 5.08 seconds; current allocated memory: 170.217 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:293:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:296:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:295:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:295:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:294:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:294:23)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:502:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:584:10)
INFO: [HLS 214-178] Inlining function 'std::exp(float)' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:479:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.59 seconds. CPU system time: 0.22 seconds. Elapsed time: 2.81 seconds; current allocated memory: 172.744 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 172.745 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 2.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.15 seconds; current allocated memory: 190.820 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 2.1 seconds. CPU system time: 0 seconds. Elapsed time: 2.1 seconds; current allocated memory: 199.342 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_500_1' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_563_7' (mlp_sigmoid.cpp:562) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_574_8' (mlp_sigmoid.cpp:574) in function 'mlp_sigmoid' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.24 seconds. CPU system time: 0 seconds. Elapsed time: 2.24 seconds; current allocated memory: 229.699 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_518_2' (mlp_sigmoid.cpp:523:9) in function 'mlp_sigmoid' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_542_4' (mlp_sigmoid.cpp:544:9) in function 'mlp_sigmoid' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_560_6' (mlp_sigmoid.cpp:562:9) in function 'mlp_sigmoid' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-472] Inferring partial write operation for 'Layer1_out' 
INFO: [HLS 200-472] Inferring partial write operation for 'Layer2_out' 
INFO: [HLS 200-472] Inferring partial write operation for 'Out_layer' 
INFO: [HLS 200-472] Inferring partial write operation for 'incoming_inputs' 
INFO: [HLS 200-472] Inferring partial write operation for 'incoming_inputs' (mlp_sigmoid.cpp:504:22)
INFO: [HLS 200-472] Inferring partial write operation for 'incoming_inputs' (mlp_sigmoid.cpp:509:21)
INFO: [HLS 200-472] Inferring partial write operation for 'Layer1_out' (mlp_sigmoid.cpp:534:18)
INFO: [HLS 200-472] Inferring partial write operation for 'Layer1_out' (mlp_sigmoid.cpp:537:16)
INFO: [HLS 200-472] Inferring partial write operation for 'Layer2_out' (mlp_sigmoid.cpp:552:18)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name mlp_sigmoid mlp_sigmoid 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 168.989 MB.
INFO: [HLS 200-10] Analyzing design file 'mlp_sigmoid.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.05 seconds. CPU system time: 0.4 seconds. Elapsed time: 5.1 seconds; current allocated memory: 170.217 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:293:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:296:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:295:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:295:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:294:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:294:23)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:502:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:584:10)
INFO: [HLS 214-178] Inlining function 'std::exp(float)' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:479:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.67 seconds. CPU system time: 0.17 seconds. Elapsed time: 2.85 seconds; current allocated memory: 172.743 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 172.744 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.37 seconds; current allocated memory: 190.817 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.33 seconds. CPU system time: 0 seconds. Elapsed time: 1.33 seconds; current allocated memory: 199.329 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_500_1' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_545_5' (mlp_sigmoid.cpp:545) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_563_7' (mlp_sigmoid.cpp:562) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_574_8' (mlp_sigmoid.cpp:574) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_518_2' (mlp_sigmoid.cpp:523) in function 'mlp_sigmoid' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_527_3' (mlp_sigmoid.cpp:527) in function 'mlp_sigmoid' completely with a factor of 73.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.51 seconds; current allocated memory: 230.287 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_542_4' (mlp_sigmoid.cpp:544:9) in function 'mlp_sigmoid' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_560_6' (mlp_sigmoid.cpp:562:9) in function 'mlp_sigmoid' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-472] Inferring partial write operation for 'Layer1_out' 
INFO: [HLS 200-472] Inferring partial write operation for 'Layer2_out' 
INFO: [HLS 200-472] Inferring partial write operation for 'Out_layer' 
INFO: [HLS 200-472] Inferring partial write operation for 'incoming_inputs' 
INFO: [HLS 200-472] Inferring partial write operation for 'incoming_inputs' (mlp_sigmoid.cpp:504:22)
INFO: [HLS 200-472] Inferring partial write operation for 'incoming_inputs' (mlp_sigmoid.cpp:509:21)
INFO: [HLS 200-472] Inferring partial write operation for 'Layer1_out' (mlp_sigmoid.cpp:534:18)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name mlp_sigmoid mlp_sigmoid 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 168.989 MB.
INFO: [HLS 200-10] Analyzing design file 'mlp_sigmoid.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.02 seconds. CPU system time: 0.35 seconds. Elapsed time: 5.06 seconds; current allocated memory: 170.217 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:293:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:296:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:295:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:295:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:294:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:294:23)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:502:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:585:10)
INFO: [HLS 214-178] Inlining function 'std::exp(float)' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:479:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.61 seconds. CPU system time: 0.21 seconds. Elapsed time: 2.81 seconds; current allocated memory: 172.743 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 172.744 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.35 seconds; current allocated memory: 190.818 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.28 seconds. CPU system time: 0 seconds. Elapsed time: 1.29 seconds; current allocated memory: 199.336 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_500_1' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_528_3' (mlp_sigmoid.cpp:528) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_564_7' (mlp_sigmoid.cpp:563) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_575_8' (mlp_sigmoid.cpp:575) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_543_4' (mlp_sigmoid.cpp:545) in function 'mlp_sigmoid' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_546_5' (mlp_sigmoid.cpp:546) in function 'mlp_sigmoid' completely with a factor of 257.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.06 seconds; current allocated memory: 231.977 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_519_2' (mlp_sigmoid.cpp:524:9) in function 'mlp_sigmoid' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_561_6' (mlp_sigmoid.cpp:563:9) in function 'mlp_sigmoid' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-472] Inferring partial write operation for 'Layer1_out' 
INFO: [HLS 200-472] Inferring partial write operation for 'Layer2_out' 
INFO: [HLS 200-472] Inferring partial write operation for 'Out_layer' 
INFO: [HLS 200-472] Inferring partial write operation for 'incoming_inputs' 
INFO: [HLS 200-472] Inferring partial write operation for 'incoming_inputs' (mlp_sigmoid.cpp:504:22)
INFO: [HLS 200-472] Inferring partial write operation for 'incoming_inputs' (mlp_sigmoid.cpp:509:21)
INFO: [HLS 200-472] Inferring partial write operation for 'Layer1_out' (mlp_sigmoid.cpp:535:18)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name mlp_sigmoid mlp_sigmoid 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 184.989 MB.
INFO: [HLS 200-10] Analyzing design file 'mlp_sigmoid.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.05 seconds. CPU system time: 0.33 seconds. Elapsed time: 5.09 seconds; current allocated memory: 186.217 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:293:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:296:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:295:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:295:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:294:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:294:23)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:502:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:572:10)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_519_2' (mlp_sigmoid.cpp:519:20) in function 'mlp_sigmoid' partially with a factor of 2 (mlp_sigmoid.cpp:519:20)
INFO: [HLS 214-178] Inlining function 'std::exp(float)' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:479:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.67 seconds. CPU system time: 0.17 seconds. Elapsed time: 2.85 seconds; current allocated memory: 188.759 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 188.760 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.41 seconds; current allocated memory: 206.893 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.33 seconds. CPU system time: 0 seconds. Elapsed time: 1.34 seconds; current allocated memory: 215.376 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_500_1' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_539_5' (mlp_sigmoid.cpp:539) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_554_7' (mlp_sigmoid.cpp:553) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_562_8' (mlp_sigmoid.cpp:562) in function 'mlp_sigmoid' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.46 seconds; current allocated memory: 245.774 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_519_2' (mlp_sigmoid.cpp:523:8) in function 'mlp_sigmoid' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_536_4' (mlp_sigmoid.cpp:538:9) in function 'mlp_sigmoid' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_551_6' (mlp_sigmoid.cpp:553:9) in function 'mlp_sigmoid' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-472] Inferring partial write operation for 'Layer1_out' 
INFO: [HLS 200-472] Inferring partial write operation for 'Layer2_out' 
INFO: [HLS 200-472] Inferring partial write operation for 'Out_layer' 
INFO: [HLS 200-472] Inferring partial write operation for 'incoming_inputs' 
INFO: [HLS 200-472]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name mlp_sigmoid mlp_sigmoid 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 168.989 MB.
INFO: [HLS 200-10] Analyzing design file 'mlp_sigmoid.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.01 seconds. CPU system time: 0.36 seconds. Elapsed time: 5.06 seconds; current allocated memory: 170.218 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:293:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:296:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:295:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:295:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:294:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:294:23)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:502:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:572:10)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_519_2' (mlp_sigmoid.cpp:519:20) in function 'mlp_sigmoid' completely with a factor of 256 (mlp_sigmoid.cpp:519:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 9.74 seconds. CPU system time: 0.32 seconds. Elapsed time: 10.14 seconds; current allocated memory: 185.225 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 185.226 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 20.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 20.18 seconds; current allocated memory: 209.134 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'std::exp' into 'mlp_sigmoid' (mlp_sigmoid.cpp:528) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 15.94 seconds. CPU system time: 0.01 seconds. Elapsed time: 15.97 seconds; current allocated memory: 217.264 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_500_1' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_539_5' (mlp_sigmoid.cpp:539) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_554_7' (mlp_sigmoid.cpp:553) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_562_8' (mlp_sigmoid.cpp:562) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-602] Inlining function 'std::exp' into 'mlp_sigmoid' (mlp_sigmoid.cpp:528) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 21.11 seconds. CPU system time: 0.04 seconds. Elapsed time: 21.15 seconds; current allocated memory: 263.413 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_536_4' (mlp_sigmoid.cpp:538:9) in function 'mlp_sigmoid' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_551_6' (mlp_sigmoid.cpp:553:9) in function 'mlp_sigmoid' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-472] Inferring partial write operation for 'Layer1_out' 
INFO: [HLS 200-472] Inferring partial write operation for 'Layer2_out' 
INFO: [HLS 200-472] Inferring partial write operation for 'Out_layer' 
INFO: [HLS 200-472] Inferring partial write operation for 'incoming_inputs' 
INFO: [HLS 200-472] Inferring partial write operation for 'incoming_inputs' (mlp_sigmoid.cpp:504:22)
INFO: [HLS 200-472] Inferring partial write operation for 'incoming_inputs' (mlp_sigmoid.cpp:509:21)
INFO: [HLS 200-472] Inferring partial write operation for 'Layer1_out' (mlp_sigmoid.cpp:528:18)
INFO: [HLS 200-472] Inferring partial write operation for 'Layer2_out' (mlp_sigmoid.cpp:543:18)
INFO: [HLS 200-472] Inferring partial write operation for 'Layer2_out' (mlp_sigmoid.cpp:545:16)
INFO: [HLS 200-472] Inferring partial write operation for 'Out_layer' (mlp_sigmoid.cpp:559:15)
INFO: [HLS 200-472] Inferring partial write operation for 'Layer1_out' (mlp_sigmoid.cpp:531:16)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 14.9 seconds. CPU system time: 0.02 seconds. Elapsed time: 15.24 seconds; current allocated memory: 364.324 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp_sigmoid' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp_sigmoid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_500_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_500_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_539_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_539_5'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_554_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_554_7'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_562_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_562_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 188.5 seconds. CPU system time: 0.09 seconds. Elapsed time: 190.94 seconds; current allocated memory: 397.851 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name mlp_sigmoid mlp_sigmoid 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 168.989 MB.
INFO: [HLS 200-10] Analyzing design file 'mlp_sigmoid.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.05 seconds. CPU system time: 0.34 seconds. Elapsed time: 5.04 seconds; current allocated memory: 170.217 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:293:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:296:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:295:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:295:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:294:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:294:23)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:502:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:572:10)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_519_2' (mlp_sigmoid.cpp:519:20) in function 'mlp_sigmoid' partially with a factor of 8 (mlp_sigmoid.cpp:519:20)
INFO: [HLS 214-178] Inlining function 'std::exp(float)' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:479:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.82 seconds. CPU system time: 0.16 seconds. Elapsed time: 2.97 seconds; current allocated memory: 173.030 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 173.031 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.7 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.72 seconds; current allocated memory: 191.512 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.65 seconds. CPU system time: 0 seconds. Elapsed time: 1.97 seconds; current allocated memory: 199.773 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_500_1' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_539_5' (mlp_sigmoid.cpp:539) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_554_7' (mlp_sigmoid.cpp:553) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_562_8' (mlp_sigmoid.cpp:562) in function 'mlp_sigmoid' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.76 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.78 seconds; current allocated memory: 230.679 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_519_2' (mlp_sigmoid.cpp:523:8) in function 'mlp_sigmoid' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_536_4' (mlp_sigmoid.cpp:538:9) in function 'mlp_sigmoid' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_551_6' (mlp_sigmoid.cpp:553:9) in function 'mlp_sigmoid' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-472] Inferring partial write operation for 'Layer1_out' 
INFO: [HLS 200-472] Inferring partial write operation for 'Layer2_out' 
INFO: [HLS 200-472] Inferring partial write operation for 'Out_layer' 
INFO: [HLS 200-472] Inferring partial write operation for 'incoming_inputs' 
INFO: [HLS 200-472] Inferring partial write operation for 'incoming_inputs' (mlp_sigmoid.cpp:504:22)
INFO: [HLS 200-472] Inferring partial write operation for 'incoming_inputs' (mlp_sigmoid.cpp:509:21)
INFO: [HLS 200-472] Inferring partial write operation for 'Layer1_out' (mlp_sigmoid.cpp:528:18)
INFO: [HLS 200-472] Inferring partial write operation for 'Layer1_out' (mlp_sigmoid.cpp:531:16)
INFO: [HLS 200-472] Inferring partial write operation for 'Layer2_out' (mlp_sigmoid.cpp:543:18)
INFO: [HLS 200-472] Inferring partial write operation for 'Layer2_out' (mlp_sigmoid.cpp:545:16)
INFO: [HLS 200-472] Inferring partial write operation for 'Out_layer' (mlp_sigmoid.cpp:559:15)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.96 seconds. CPU system time: 0 seconds. Elapsed time: 2 seconds; current allocated memory: 240.119 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp_sigmoid' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp_sigmoid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_500_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_500_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_539_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_539_5'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_554_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_554_7'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_562_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_562_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.71 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.71 seconds; current allocated memory: 241.868 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.17 seconds. CPU system time: 0 seconds. Elapsed time: 1.18 seconds; current allocated memory: 244.382 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp_sigmoid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_sigmoid/S_AXIS_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_sigmoid/S_AXIS_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_sigmoid/S_AXIS_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_sigmoid/S_AXIS_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_sigmoid/M_AXIS_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_sigmoid/M_AXIS_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_sigmoid/M_AXIS_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_sigmoid/M_AXIS_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp_sigmoid' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_10_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp_sigmoid'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0 seconds. Elapsed time: 0.6 seconds; current allocated memory: 249.829 MB.
INFO: [RTMG 210-279] Implementing memory 'mlp_sigmoid_InputToLayer1Weights_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_sigmoid_Layer1ToLayer2Weights_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_sigmoid_Layer2ToOutputWeights_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_sigmoid_Layer1_out_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_sigmoid_Layer2_out_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_sigmoid_Out_layer_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_sigmoid_incoming_inputs_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 4.14 seconds. CPU system time: 0.08 seconds. Elapsed time: 4.25 seconds; current allocated memory: 268.483 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mlp_sigmoid.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp_sigmoid.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 142.83 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 21.62 seconds. CPU system time: 0.62 seconds. Elapsed time: 22.27 seconds; current allocated memory: 268.715 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name mlp_sigmoid mlp_sigmoid 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 168.988 MB.
INFO: [HLS 200-10] Analyzing design file 'mlp_sigmoid.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.26 seconds. CPU system time: 0.38 seconds. Elapsed time: 11.79 seconds; current allocated memory: 170.216 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:293:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:296:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:295:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:295:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:294:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:294:23)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:502:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:572:10)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_519_2' (mlp_sigmoid.cpp:519:20) in function 'mlp_sigmoid' partially with a factor of 8 (mlp_sigmoid.cpp:519:20)
INFO: [HLS 214-178] Inlining function 'std::exp(float)' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:479:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.25 seconds. CPU system time: 0.2 seconds. Elapsed time: 6.75 seconds; current allocated memory: 173.030 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 173.030 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.69 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.24 seconds; current allocated memory: 191.510 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.66 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.74 seconds; current allocated memory: 199.776 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_500_1' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_539_5' (mlp_sigmoid.cpp:539) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_554_7' (mlp_sigmoid.cpp:553) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_562_8' (mlp_sigmoid.cpp:562) in function 'mlp_sigmoid' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.78 seconds. CPU system time: 0 seconds. Elapsed time: 1.79 seconds; current allocated memory: 230.681 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_519_2' (mlp_sigmoid.cpp:523:8) in function 'mlp_sigmoid' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_536_4' (mlp_sigmoid.cpp:538:9) in function 'mlp_sigmoid' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_551_6' (mlp_sigmoid.cpp:553:9) in function 'mlp_sigmoid' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-472] Inferring partial write operation for 'Layer1_out' 
INFO: [HLS 200-472] Inferring partial write operation for 'Layer2_out' 
INFO: [HLS 200-472] Inferring partial write operation for 'Out_layer' 
INFO: [HLS 200-472] Inferring partial write operation for 'incoming_inputs' 
INFO: [HLS 200-472] Inferring partial write operation for 'incoming_inputs' (mlp_sigmoid.cpp:504:22)
INFO: [HLS 200-472] Inferring partial write operation for 'incoming_inputs' (mlp_sigmoid.cpp:509:21)
INFO: [HLS 200-472] Inferring partial write operation for 'Layer1_out' (mlp_sigmoid.cpp:528:18)
INFO: [HLS 200-472] Inferring partial write operation for 'Layer1_out' (mlp_sigmoid.cpp:531:16)
INFO: [HLS 200-472] Inferring partial write operation for 'Layer2_out' (mlp_sigmoid.cpp:543:18)
INFO: [HLS 200-472] Inferring partial write operation for 'Layer2_out' (mlp_sigmoid.cpp:545:16)
INFO: [HLS 200-472] Inferring partial write operation for 'Out_layer' (mlp_sigmoid.cpp:559:15)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.95 seconds. CPU system time: 0 seconds. Elapsed time: 2.01 seconds; current allocated memory: 240.126 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp_sigmoid' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp_sigmoid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_500_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_500_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_539_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_539_5'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_554_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_554_7'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_562_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_562_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.71 seconds. CPU system time: 0 seconds. Elapsed time: 0.83 seconds; current allocated memory: 241.870 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.16 seconds. CPU system time: 0 seconds. Elapsed time: 1.17 seconds; current allocated memory: 244.378 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp_sigmoid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_sigmoid/S_AXIS_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_sigmoid/S_AXIS_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_sigmoid/S_AXIS_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_sigmoid/S_AXIS_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_sigmoid/M_AXIS_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_sigmoid/M_AXIS_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_sigmoid/M_AXIS_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_sigmoid/M_AXIS_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp_sigmoid' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_10_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp_sigmoid'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0 seconds. Elapsed time: 0.63 seconds; current allocated memory: 249.825 MB.
INFO: [RTMG 210-279] Implementing memory 'mlp_sigmoid_InputToLayer1Weights_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_sigmoid_Layer1ToLayer2Weights_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_sigmoid_Layer2ToOutputWeights_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_sigmoid_Layer1_out_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_sigmoid_Layer2_out_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_sigmoid_Out_layer_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_sigmoid_incoming_inputs_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 4.15 seconds. CPU system time: 0.06 seconds. Elapsed time: 4.42 seconds; current allocated memory: 268.480 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mlp_sigmoid.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp_sigmoid.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 142.83 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 22.28 seconds. CPU system time: 0.68 seconds. Elapsed time: 33.45 seconds; current allocated memory: 268.712 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name mlp_sigmoid mlp_sigmoid 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 168.989 MB.
INFO: [HLS 200-10] Analyzing design file 'mlp_sigmoid.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5 seconds. CPU system time: 0.26 seconds. Elapsed time: 4.98 seconds; current allocated memory: 170.218 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:293:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:296:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:295:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:295:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:294:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:294:23)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:502:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:576:10)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_553_6' (mlp_sigmoid.cpp:553:20) in function 'mlp_sigmoid' completely with a factor of 8 (mlp_sigmoid.cpp:553:20)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_536_4' (mlp_sigmoid.cpp:536:20) in function 'mlp_sigmoid' partially with a factor of 8 (mlp_sigmoid.cpp:536:20)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_519_2' (mlp_sigmoid.cpp:519:20) in function 'mlp_sigmoid' partially with a factor of 8 (mlp_sigmoid.cpp:519:20)
INFO: [HLS 214-178] Inlining function 'std::exp(float)' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:479:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.09 seconds. CPU system time: 0.15 seconds. Elapsed time: 3.23 seconds; current allocated memory: 173.739 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 173.740 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.96 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.98 seconds; current allocated memory: 192.832 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.87 seconds. CPU system time: 0 seconds. Elapsed time: 1.87 seconds; current allocated memory: 200.775 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_500_1' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_541_5' (mlp_sigmoid.cpp:541) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_541_5' (mlp_sigmoid.cpp:541) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_541_5' (mlp_sigmoid.cpp:541) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_541_5' (mlp_sigmoid.cpp:541) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_541_5' (mlp_sigmoid.cpp:541) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_541_5' (mlp_sigmoid.cpp:541) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_541_5' (mlp_sigmoid.cpp:541) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_541_5' (mlp_sigmoid.cpp:541) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_558_7' (mlp_sigmoid.cpp:557) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_558_7' (mlp_sigmoid.cpp:557) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_558_7' (mlp_sigmoid.cpp:557) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_558_7' (mlp_sigmoid.cpp:557) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_558_7' (mlp_sigmoid.cpp:557) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_558_7' (mlp_sigmoid.cpp:557) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_558_7' (mlp_sigmoid.cpp:557) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_558_7' (mlp_sigmoid.cpp:557) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_566_8' (mlp_sigmoid.cpp:566) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-102] Partitioning array 'Layer2ToOutputWeights' in dimension 2 automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.2 seconds. CPU system time: 0 seconds. Elapsed time: 2.2 seconds; current allocated memory: 232.340 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_519_2' (mlp_sigmoid.cpp:523:8) in function 'mlp_sigmoid' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_536_4' (mlp_sigmoid.cpp:540:8) in function 'mlp_sigmoid' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'Layer1_out' 
INFO: [HLS 200-472] Inferring partial write operation for 'Layer2_out' 
INFO: [HLS 200-472] Inferring partial write operation for 'Out_layer' 
INFO: [HLS 200-472] Inferring partial write operation for 'incoming_inputs' 
INFO: [HLS 200-472] Inferring partial write operation for 'incoming_inputs' (mlp_sigmoid.cpp:504:22)
INFO: [HLS 200-472] Inferring partial write operation for 'incoming_inputs' (mlp_sigmoid.cpp:509:21)
INFO: [HLS 200-472] Inferring partial write operation for 'Layer1_out' (mlp_sigmoid.cpp:528:18)
INFO: [HLS 200-472] Inferring partial write operation for 'Layer1_out' (mlp_sigmoid.cpp:531:16)
INFO: [HLS 200-472] Inferring partial write operation for 'Layer2_out' (mlp_sigmoid.cpp:545:18)
INFO: [HLS 200-472] Inferring partial write operation for 'Layer2_out' (mlp_sigmoid.cpp:547:16)
INFO: [HLS 200-472] Inferring partial write operation for 'Out_layer' (mlp_sigmoid.cpp:563:15)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 4.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.5 seconds; current allocated memory: 252.310 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp_sigmoid' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp_sigmoid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_500_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_500_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_541_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_541_5'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_541_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_541_5'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_541_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_541_5'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_541_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_541_5'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_541_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_541_5'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_541_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_541_5'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_541_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_541_5'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_541_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_541_5'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_558_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_558_7'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_558_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_558_7'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_558_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_558_7'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_558_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_558_7'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_558_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_558_7'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_558_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_558_7'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_558_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_558_7'
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name mlp_sigmoid mlp_sigmoid 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 168.989 MB.
INFO: [HLS 200-10] Analyzing design file 'mlp_sigmoid.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.59 seconds. CPU system time: 0.27 seconds. Elapsed time: 5.63 seconds; current allocated memory: 170.217 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:293:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:296:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:295:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:295:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:294:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:294:23)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:502:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:575:10)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_519_2' (mlp_sigmoid.cpp:519:20) in function 'mlp_sigmoid' partially with a factor of 8 (mlp_sigmoid.cpp:519:20)
INFO: [HLS 214-178] Inlining function 'std::exp(float)' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:479:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.09 seconds. CPU system time: 0.15 seconds. Elapsed time: 3.47 seconds; current allocated memory: 173.030 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 173.031 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.88 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.91 seconds; current allocated memory: 191.512 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.81 seconds. CPU system time: 0 seconds. Elapsed time: 2.42 seconds; current allocated memory: 199.773 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_500_1' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_541_5' (mlp_sigmoid.cpp:541) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_557_7' (mlp_sigmoid.cpp:556) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_565_8' (mlp_sigmoid.cpp:565) in function 'mlp_sigmoid' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.82 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.84 seconds; current allocated memory: 230.679 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_519_2' (mlp_sigmoid.cpp:523:8) in function 'mlp_sigmoid' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_536_4' (mlp_sigmoid.cpp:540:9) in function 'mlp_sigmoid' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_553_6' (mlp_sigmoid.cpp:556:9) in function 'mlp_sigmoid' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-472] Inferring partial write operation for 'Layer1_out' 
INFO: [HLS 200-472] Inferring partial write operation for 'Layer2_out' 
INFO: [HLS 200-472] Inferring partial write operation for 'Out_layer' 
INFO: [HLS 200-472] Inferring partial write operation for 'incoming_inputs' 
INFO: [HLS 200-472] Inferring partial write operation for 'incoming_inputs' (mlp_sigmoid.cpp:504:22)
INFO: [HLS 200-472] Inferring partial write operation for 'incoming_inputs' (mlp_sigmoid.cpp:509:21)
INFO: [HLS 200-472] Inferring partial write operation for 'Layer1_out' (mlp_sigmoid.cpp:528:18)
INFO: [HLS 200-472] Inferring partial write operation for 'Layer1_out' (mlp_sigmoid.cpp:531:16)
INFO: [HLS 200-472] Inferring partial write operation for 'Layer2_out' (mlp_sigmoid.cpp:545:18)
INFO: [HLS 200-472] Inferring partial write operation for 'Layer2_out' (mlp_sigmoid.cpp:547:16)
INFO: [HLS 200-472] Inferring partial write operation for 'Out_layer' (mlp_sigmoid.cpp:562:15)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.01 seconds. CPU system time: 0 seconds. Elapsed time: 2.01 seconds; current allocated memory: 240.122 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp_sigmoid' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp_sigmoid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_500_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_500_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_541_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_541_5'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_557_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_557_7'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_565_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_565_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.7 seconds. CPU system time: 0 seconds. Elapsed time: 0.71 seconds; current allocated memory: 241.875 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.2 seconds. CPU system time: 0 seconds. Elapsed time: 1.19 seconds; current allocated memory: 244.384 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp_sigmoid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_sigmoid/S_AXIS_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_sigmoid/S_AXIS_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_sigmoid/S_AXIS_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_sigmoid/S_AXIS_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_sigmoid/M_AXIS_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_sigmoid/M_AXIS_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_sigmoid/M_AXIS_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_sigmoid/M_AXIS_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp_sigmoid' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_10_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp_sigmoid'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 249.831 MB.
INFO: [RTMG 210-279] Implementing memory 'mlp_sigmoid_InputToLayer1Weights_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_sigmoid_Layer1ToLayer2Weights_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_sigmoid_Layer2ToOutputWeights_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_sigmoid_Layer1_out_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_sigmoid_Layer2_out_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_sigmoid_Out_layer_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_sigmoid_incoming_inputs_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 4.29 seconds. CPU system time: 0.06 seconds. Elapsed time: 4.35 seconds; current allocated memory: 268.491 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mlp_sigmoid.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp_sigmoid.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 142.83 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 23.04 seconds. CPU system time: 0.54 seconds. Elapsed time: 24.19 seconds; current allocated memory: 268.722 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name mlp_sigmoid mlp_sigmoid 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 168.918 MB.
INFO: [HLS 200-10] Analyzing design file 'mlp_sigmoid.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.51 seconds. CPU system time: 0.39 seconds. Elapsed time: 10 seconds; current allocated memory: 170.192 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:293:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:296:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:295:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:295:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:294:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:294:23)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:502:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:575:10)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_519_2' (mlp_sigmoid.cpp:519:20) in function 'mlp_sigmoid' partially with a factor of 16 (mlp_sigmoid.cpp:519:20)
INFO: [HLS 214-178] Inlining function 'std::exp(float)' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:479:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.4 seconds. CPU system time: 0.25 seconds. Elapsed time: 5.77 seconds; current allocated memory: 173.369 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 173.371 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 2.24 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.86 seconds; current allocated memory: 192.070 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 2.13 seconds. CPU system time: 0 seconds. Elapsed time: 2.13 seconds; current allocated memory: 200.262 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_500_1' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_541_5' (mlp_sigmoid.cpp:541) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_557_7' (mlp_sigmoid.cpp:556) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_565_8' (mlp_sigmoid.cpp:565) in function 'mlp_sigmoid' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.35 seconds; current allocated memory: 231.441 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_519_2' (mlp_sigmoid.cpp:523:8) in function 'mlp_sigmoid' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_536_4' (mlp_sigmoid.cpp:540:9) in function 'mlp_sigmoid' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_553_6' (mlp_sigmoid.cpp:556:9) in function 'mlp_sigmoid' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-472] Inferring partial write operation for 'Layer1_out' 
INFO: [HLS 200-472] Inferring partial write operation for 'Layer2_out' 
INFO: [HLS 200-472] Inferring partial write operation for 'Out_layer' 
INFO: [HLS 200-472] Inferring partial write operation for 'incoming_inputs' 
INFO: [HLS 200-472] Inferring partial write operation for 'incoming_inputs' (mlp_sigmoid.cpp:504:22)
INFO: [HLS 200-472] Inferring partial write operation for 'incoming_inputs' (mlp_sigmoid.cpp:509:21)
INFO: [HLS 200-472] Inferring partial write operation for 'Layer1_out' (mlp_sigmoid.cpp:528:18)
INFO: [HLS 200-472] Inferring partial write operation for 'Layer1_out' (mlp_sigmoid.cpp:531:16)
INFO: [HLS 200-472] Inferring partial write operation for 'Layer2_out' (mlp_sigmoid.cpp:545:18)
INFO: [HLS 200-472] Inferring partial write operation for 'Layer2_out' (mlp_sigmoid.cpp:547:16)
INFO: [HLS 200-472] Inferring partial write operation for 'Out_layer' (mlp_sigmoid.cpp:562:15)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.44 seconds. CPU system time: 0 seconds. Elapsed time: 2.96 seconds; current allocated memory: 242.238 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp_sigmoid' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp_sigmoid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_500_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_500_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_541_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_541_5'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_557_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_557_7'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_565_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_565_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.88 seconds; current allocated memory: 245.027 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.56 seconds; current allocated memory: 249.877 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp_sigmoid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_sigmoid/S_AXIS_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_sigmoid/S_AXIS_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_sigmoid/S_AXIS_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_sigmoid/S_AXIS_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_sigmoid/M_AXIS_V_data_V' to 'axis' (register, both mode).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name mlp_sigmoid mlp_sigmoid 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 168.904 MB.
INFO: [HLS 200-10] Analyzing design file 'mlp_sigmoid.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.29 seconds. CPU system time: 0.33 seconds. Elapsed time: 5.33 seconds; current allocated memory: 170.146 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:293:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:296:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:295:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:295:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:294:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:294:23)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:502:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:575:10)
INFO: [HLS 214-178] Inlining function 'std::exp(float)' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:479:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.78 seconds. CPU system time: 0.16 seconds. Elapsed time: 2.93 seconds; current allocated memory: 172.665 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 172.666 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.4 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.48 seconds; current allocated memory: 190.712 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.45 seconds. CPU system time: 0 seconds. Elapsed time: 1.48 seconds; current allocated memory: 199.239 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_500_1' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_541_5' (mlp_sigmoid.cpp:541) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_557_7' (mlp_sigmoid.cpp:556) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_565_8' (mlp_sigmoid.cpp:565) in function 'mlp_sigmoid' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.49 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.54 seconds; current allocated memory: 229.605 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_519_2' (mlp_sigmoid.cpp:523:9) in function 'mlp_sigmoid' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_536_4' (mlp_sigmoid.cpp:540:9) in function 'mlp_sigmoid' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_553_6' (mlp_sigmoid.cpp:556:9) in function 'mlp_sigmoid' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-472] Inferring partial write operation for 'Layer1_out' 
INFO: [HLS 200-472] Inferring partial write operation for 'Layer2_out' 
INFO: [HLS 200-472] Inferring partial write operation for 'Out_layer' 
INFO: [HLS 200-472] Inferring partial write operation for 'incoming_inputs' 
INFO: [HLS 200-472] Inferring partial write operation for 'incoming_inputs' (mlp_sigmoid.cpp:504:22)
INFO: [HLS 200-472] Inferring partial write operation for 'incoming_inputs' (mlp_sigmoid.cpp:509:21)
INFO: [HLS 200-472]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name mlp_sigmoid mlp_sigmoid 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 168.904 MB.
INFO: [HLS 200-10] Analyzing design file 'mlp_sigmoid.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: mlp_sigmoid.cpp:500:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: mlp_sigmoid.cpp:509:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: mlp_sigmoid.cpp:519:2
WARNING: [HLS 214-169] There are a total of 8 such instances of non-canonical statements in the dataflow region: mlp_sigmoid.cpp:488:2
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file mlp_sigmoid.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.31 seconds. CPU system time: 0.31 seconds. Elapsed time: 5.32 seconds; current allocated memory: 170.201 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:293:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:296:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:295:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:295:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:294:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:294:23)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:502:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:575:10)
INFO: [HLS 214-178] Inlining function 'std::exp(float)' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:479:0)
WARNING: [HLS 214-167] The program may have out of bound array access (mlp_sigmoid.cpp:504:22)
WARNING: [HLS 214-167] The program may have out of bound array access (mlp_sigmoid.cpp:525:10)
WARNING: [HLS 214-167] The program may have out of bound array access (mlp_sigmoid.cpp:528:18)
WARNING: [HLS 214-167] The program may have out of bound array access (mlp_sigmoid.cpp:542:10)
WARNING: [HLS 214-167] The program may have out of bound array access (mlp_sigmoid.cpp:545:18)
WARNING: [HLS 214-167] The program may have out of bound array access (mlp_sigmoid.cpp:559:10)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.68 seconds. CPU system time: 0.21 seconds. Elapsed time: 2.9 seconds; current allocated memory: 172.345 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 172.347 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 190.407 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 198.904 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_500_1' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_541_5' (mlp_sigmoid.cpp:541) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_557_7' (mlp_sigmoid.cpp:556) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_565_8' (mlp_sigmoid.cpp:567) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_565_8_proc' (mlp_sigmoid.cpp:567) to a process function for dataflow in function 'mlp_sigmoid'.
INFO: [XFORM 203-712] Applying dataflow to function 'mlp_sigmoid' (mlp_sigmoid.cpp:496:1), detected/extracted 2 process function(s): 
	 'Loop_1_proc4'
	 'Loop_VITIS_LOOP_565_8_proc'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 229.370 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_519_2' (mlp_sigmoid.cpp:523:9) in function 'Loop_1_proc4' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_536_4' (mlp_sigmoid.cpp:540:9) in function 'Loop_1_proc4' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_553_6' (mlp_sigmoid.cpp:556:9) in function 'Loop_1_proc4' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-472] Inferring partial write operation for 'Layer1_out' 
INFO: [HLS 200-472] Inferring partial write operation for 'Layer2_out' 
INFO: [HLS 200-472] Inferring partial write operation for 'Out_layer' 
INFO: [HLS 200-472] Inferring partial write operation for 'incoming_inputs' 
INFO: [HLS 200-472] Inferring partial write operation for 'incoming_inputs' (mlp_sigmoid.cpp:504:22)
INFO: [HLS 200-472] Inferring partial write operation for 'incoming_inputs' (mlp_sigmoid.cpp:509:21)
INFO: [HLS 200-472] Inferring partial write operation for 'Layer1_out' (mlp_sigmoid.cpp:528:18)
INFO: [HLS 200-472] Inferring partial write operation for 'Layer1_out' (mlp_sigmoid.cpp:531:16)
INFO: [HLS 200-472] Inferring partial write operation for 'Layer2_out' (mlp_sigmoid.cpp:545:18)
INFO: [HLS 200-472] Inferring partial write operation for 'Layer2_out' (mlp_sigmoid.cpp:547:16)
INFO: [HLS 200-472] Inferring partial write operation for 'Out_layer' (mlp_sigmoid.cpp:562:15)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 251.100 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp_sigmoid' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_500_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_500_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_541_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_541_5'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_557_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_557_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 251.956 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 252.943 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_VITIS_LOOP_565_8_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_565_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_565_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 253.053 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 253.226 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp_sigmoid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 253.316 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 253.431 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_10_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 255.654 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_VITIS_LOOP_565_8_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_VITIS_LOOP_565_8_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 259.253 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp_sigmoid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name mlp_sigmoid mlp_sigmoid 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 168.904 MB.
INFO: [HLS 200-10] Analyzing design file 'mlp_sigmoid.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.24 seconds. CPU system time: 0.29 seconds. Elapsed time: 5.3 seconds; current allocated memory: 170.146 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:293:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:296:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:295:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:295:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:294:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:294:23)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:502:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:575:10)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_519_2' (mlp_sigmoid.cpp:519:20) in function 'mlp_sigmoid' partially with a factor of 16 (mlp_sigmoid.cpp:519:20)
INFO: [HLS 214-178] Inlining function 'std::exp(float)' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:479:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.05 seconds. CPU system time: 0.2 seconds. Elapsed time: 3.26 seconds; current allocated memory: 173.355 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 173.357 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 2.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.16 seconds; current allocated memory: 192.054 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 2.17 seconds. CPU system time: 0 seconds. Elapsed time: 2.18 seconds; current allocated memory: 200.265 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_500_1' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_541_5' (mlp_sigmoid.cpp:541) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_557_7' (mlp_sigmoid.cpp:556) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_565_8' (mlp_sigmoid.cpp:565) in function 'mlp_sigmoid' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.48 seconds; current allocated memory: 231.428 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_519_2' (mlp_sigmoid.cpp:523:8) in function 'mlp_sigmoid' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_536_4' (mlp_sigmoid.cpp:540:9) in function 'mlp_sigmoid' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_553_6' (mlp_sigmoid.cpp:556:9) in function 'mlp_sigmoid' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-472] Inferring partial write operation for 'Layer1_out' 
INFO: [HLS 200-472] Inferring partial write operation for 'Layer2_out' 
INFO: [HLS 200-472] Inferring partial write operation for 'Out_layer' 
INFO: [HLS 200-472] Inferring partial write operation for 'incoming_inputs' 
INFO: [HLS 200-472] Inferring partial write operation for 'incoming_inputs' (mlp_sigmoid.cpp:504:22)
INFO: [HLS 200-472] Inferring partial write operation for 'incoming_inputs' (mlp_sigmoid.cpp:509:21)
INFO: [HLS 200-472] Inferring partial write operation for 'Layer1_out' (mlp_sigmoid.cpp:528:18)
INFO: [HLS 200-472] Inferring partial write operation for 'Layer1_out' (mlp_sigmoid.cpp:531:16)
INFO: [HLS 200-472] Inferring partial write operation for 'Layer2_out' (mlp_sigmoid.cpp:545:18)
INFO: [HLS 200-472] Inferring partial write operation for 'Layer2_out' (mlp_sigmoid.cpp:547:16)
INFO: [HLS 200-472] Inferring partial write operation for 'Out_layer' (mlp_sigmoid.cpp:562:15)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.51 seconds. CPU system time: 0 seconds. Elapsed time: 2.52 seconds; current allocated memory: 242.217 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp_sigmoid' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp_sigmoid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_500_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_500_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_541_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_541_5'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_557_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_557_7'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_565_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_565_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.42 seconds. CPU system time: 0 seconds. Elapsed time: 1.42 seconds; current allocated memory: 245.015 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.29 seconds; current allocated memory: 249.864 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp_sigmoid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_sigmoid/S_AXIS_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_sigmoid/S_AXIS_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_sigmoid/S_AXIS_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_sigmoid/S_AXIS_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_sigmoid/M_AXIS_V_data_V' to 'axis' (register, both mode).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name mlp_sigmoid mlp_sigmoid 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 168.904 MB.
INFO: [HLS 200-10] Analyzing design file 'mlp_sigmoid.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.36 seconds. CPU system time: 0.27 seconds. Elapsed time: 5.34 seconds; current allocated memory: 170.146 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:293:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:296:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:295:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:295:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:294:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:294:23)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:502:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:576:10)
INFO: [HLS 214-178] Inlining function 'std::exp(float)' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:479:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.82 seconds. CPU system time: 0.16 seconds. Elapsed time: 3 seconds; current allocated memory: 172.665 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 172.666 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.45 seconds; current allocated memory: 190.734 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.4 seconds; current allocated memory: 199.245 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_500_1' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_542_5' (mlp_sigmoid.cpp:542) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_558_7' (mlp_sigmoid.cpp:557) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_566_8' (mlp_sigmoid.cpp:566) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-501] Unrolling loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' partially with a factor of 16.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 4 for loop 'VITIS_LOOP_524_3' in function 'mlp_sigmoid'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 4 for loop 'VITIS_LOOP_524_3' in function 'mlp_sigmoid'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.53 seconds. CPU system time: 0 seconds. Elapsed time: 1.53 seconds; current allocated memory: 229.787 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_519_2' (mlp_sigmoid.cpp:523:9) in function 'mlp_sigmoid' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_537_4' (mlp_sigmoid.cpp:541:9) in function 'mlp_sigmoid' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_554_6' (mlp_sigmoid.cpp:557:9) in function 'mlp_sigmoid' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-472] Inferring partial write operation for 'Layer1_out' 
INFO: [HLS 200-472] Inferring partial write operation for 'Layer2_out' 
INFO: [HLS 200-472] Inferring partial write operation for 'Out_layer' 
INFO: [HLS 200-472] Inferring partial write operation for 'incoming_inputs' 
INFO: [HLS 200-472] Inferring partial write operation for 'incoming_inputs' (mlp_sigmoid.cpp:504:22)
INFO: [HLS 200-472] Inferring partial write operation for 'incoming_inputs' (mlp_sigmoid.cpp:509:21)
INFO: [HLS 200-472] Inferring partial write operation for 'Layer1_out' (mlp_sigmoid.cpp:529:18)
INFO: [HLS 200-472] Inferring partial write operation for 'Layer1_out' (mlp_sigmoid.cpp:532:16)
INFO: [HLS 200-472] Inferring partial write operation for 'Layer2_out' (mlp_sigmoid.cpp:546:18)
INFO: [HLS 200-472] Inferring partial write operation for 'Layer2_out' (mlp_sigmoid.cpp:548:16)
INFO: [HLS 200-472] Inferring partial write operation for 'Out_layer' (mlp_sigmoid.cpp:563:15)
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_BitConcatenate.i9.i1.i8' (mlp_sigmoid.cpp:526:8) in function 'mlp_sigmoid' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.28 seconds; current allocated memory: 238.348 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp_sigmoid' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp_sigmoid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'incoming_inputs'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_500_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_500_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
WARNING: [HLS 200-880] The II Violation in module 'mlp_sigmoid' (loop 'VITIS_LOOP_524_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fadd' operation ('sum_1_14', mlp_sigmoid.cpp:526) and 'fadd' operation ('sum_1', mlp_sigmoid.cpp:526).
WARNING: [HLS 200-880] The II Violation in module 'mlp_sigmoid' (loop 'VITIS_LOOP_524_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fadd' operation ('sum_1_14', mlp_sigmoid.cpp:526) and 'fadd' operation ('sum_1', mlp_sigmoid.cpp:526).
WARNING: [HLS 200-880] The II Violation in module 'mlp_sigmoid' (loop 'VITIS_LOOP_524_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fadd' operation ('sum_1_14', mlp_sigmoid.cpp:526) and 'fadd' operation ('sum_1', mlp_sigmoid.cpp:526).
WARNING: [HLS 200-880] The II Violation in module 'mlp_sigmoid' (loop 'VITIS_LOOP_524_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'fadd' operation ('sum_1_14', mlp_sigmoid.cpp:526) and 'fadd' operation ('sum_1', mlp_sigmoid.cpp:526).
WARNING: [HLS 200-880] The II Violation in module 'mlp_sigmoid' (loop 'VITIS_LOOP_524_3'): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1) between 'fadd' operation ('sum_1_14', mlp_sigmoid.cpp:526) and 'fadd' operation ('sum_1', mlp_sigmoid.cpp:526).
WARNING: [HLS 200-880] The II Violation in module 'mlp_sigmoid' (loop 'VITIS_LOOP_524_3'): Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 1) between 'fadd' operation ('sum_1_14', mlp_sigmoid.cpp:526) and 'fadd' operation ('sum_1', mlp_sigmoid.cpp:526).
WARNING: [HLS 200-880] The II Violation in module 'mlp_sigmoid' (loop 'VITIS_LOOP_524_3'): Unable to enforce a carried dependence constraint (II = 78, distance = 1, offset = 1) between 'fadd' operation ('sum_1_14', mlp_sigmoid.cpp:526) and 'fadd' operation ('sum_1', mlp_sigmoid.cpp:526).
WARNING: [HLS 200-880] The II Violation in module 'mlp_sigmoid' (loop 'VITIS_LOOP_524_3'): Unable to enforce a carried dependence constraint (II = 79, distance = 1, offset = 1) between 'fadd' operation ('sum_1_14', mlp_sigmoid.cpp:526) and 'fadd' operation ('sum_1', mlp_sigmoid.cpp:526).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 80, Depth = 85, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_542_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_542_5'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_558_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_558_7'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_566_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_566_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 239.883 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.75 seconds. CPU system time: 0 seconds. Elapsed time: 0.83 seconds; current allocated memory: 241.880 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp_sigmoid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_sigmoid/S_AXIS_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_sigmoid/S_AXIS_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_sigmoid/S_AXIS_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_sigmoid/S_AXIS_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_sigmoid/M_AXIS_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_sigmoid/M_AXIS_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_sigmoid/M_AXIS_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_sigmoid/M_AXIS_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp_sigmoid' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_10_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp_sigmoid'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 246.198 MB.
INFO: [RTMG 210-279] Implementing memory 'mlp_sigmoid_InputToLayer1Weights_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_sigmoid_Layer1ToLayer2Weights_rom' using auto ROMs.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name mlp_sigmoid mlp_sigmoid 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 184.918 MB.
INFO: [HLS 200-10] Analyzing design file 'mlp_sigmoid.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: mlp_sigmoid.cpp:500:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: mlp_sigmoid.cpp:509:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: mlp_sigmoid.cpp:519:2
WARNING: [HLS 214-169] There are a total of 8 such instances of non-canonical statements in the dataflow region: mlp_sigmoid.cpp:488:2
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file mlp_sigmoid.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.39 seconds. CPU system time: 0.42 seconds. Elapsed time: 12.68 seconds; current allocated memory: 186.230 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:293:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:296:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:295:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:295:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:294:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:294:23)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:502:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:576:10)
INFO: [HLS 214-178] Inlining function 'std::exp(float)' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:479:0)
WARNING: [HLS 214-167] The program may have out of bound array access (mlp_sigmoid.cpp:504:22)
WARNING: [HLS 214-167] The program may have out of bound array access (mlp_sigmoid.cpp:526:10)
WARNING: [HLS 214-167] The program may have out of bound array access (mlp_sigmoid.cpp:529:18)
WARNING: [HLS 214-167] The program may have out of bound array access (mlp_sigmoid.cpp:543:10)
WARNING: [HLS 214-167] The program may have out of bound array access (mlp_sigmoid.cpp:546:18)
WARNING: [HLS 214-167] The program may have out of bound array access (mlp_sigmoid.cpp:560:10)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.01 seconds. CPU system time: 0.31 seconds. Elapsed time: 5.3 seconds; current allocated memory: 188.344 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 188.345 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.74 seconds; current allocated memory: 206.391 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 214.887 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_500_1' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (mlp_sigmoid.cpp:524) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_542_5' (mlp_sigmoid.cpp:542) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_558_7' (mlp_sigmoid.cpp:557) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_566_8' (mlp_sigmoid.cpp:568) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_566_8_proc' (mlp_sigmoid.cpp:568) to a process function for dataflow in function 'mlp_sigmoid'.
INFO: [XFORM 203-712] Applying dataflow to function 'mlp_sigmoid' (mlp_sigmoid.cpp:496:1), detected/extracted 2 process function(s): 
	 'Loop_1_proc4'
	 'Loop_VITIS_LOOP_566_8_proc'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 245.347 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_519_2' (mlp_sigmoid.cpp:523:9) in function 'Loop_1_proc4' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_537_4' (mlp_sigmoid.cpp:541:9) in function 'Loop_1_proc4' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_554_6' (mlp_sigmoid.cpp:557:9) in function 'Loop_1_proc4' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-472] Inferring partial write operation for 'Layer1_out' 
INFO: [HLS 200-472] Inferring partial write operation for 'Layer2_out' 
INFO: [HLS 200-472] Inferring partial write operation for 'Out_layer' 
INFO: [HLS 200-472] Inferring partial write operation for 'incoming_inputs' 
INFO: [HLS 200-472] Inferring partial write operation for 'incoming_inputs' (mlp_sigmoid.cpp:504:22)
INFO: [HLS 200-472] Inferring partial write operation for 'incoming_inputs' (mlp_sigmoid.cpp:509:21)
INFO: [HLS 200-472] Inferring partial write operation for 'Layer1_out' (mlp_sigmoid.cpp:529:18)
INFO: [HLS 200-472] Inferring partial write operation for 'Layer1_out' (mlp_sigmoid.cpp:532:16)
INFO: [HLS 200-472] Inferring partial write operation for 'Layer2_out' (mlp_sigmoid.cpp:546:18)
INFO: [HLS 200-472] Inferring partial write operation for 'Layer2_out' (mlp_sigmoid.cpp:548:16)
INFO: [HLS 200-472] Inferring partial write operation for 'Out_layer' (mlp_sigmoid.cpp:563:15)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.58 seconds. CPU system time: 0 seconds. Elapsed time: 0.65 seconds; current allocated memory: 267.079 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp_sigmoid' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_500_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_500_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_542_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_542_5'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_558_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_558_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 267.949 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 268.937 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_VITIS_LOOP_566_8_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_566_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_566_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 269.047 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 269.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp_sigmoid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 269.309 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 269.425 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_10_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 271.650 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_VITIS_LOOP_566_8_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_VITIS_LOOP_566_8_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 275.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp_sigmoid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name mlp_sigmoid mlp_sigmoid 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 168.895 MB.
INFO: [HLS 200-10] Analyzing design file 'mlp_sigmoid.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: mlp_sigmoid.cpp:500:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: mlp_sigmoid.cpp:509:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: mlp_sigmoid.cpp:519:2
WARNING: [HLS 214-169] There are a total of 8 such instances of non-canonical statements in the dataflow region: mlp_sigmoid.cpp:488:2
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file mlp_sigmoid.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.81 seconds. CPU system time: 0.28 seconds. Elapsed time: 12.73 seconds; current allocated memory: 170.200 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:293:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:296:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:295:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:295:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:294:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:294:23)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:502:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:575:10)
INFO: [HLS 214-178] Inlining function 'std::exp(float)' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:479:0)
WARNING: [HLS 214-167] The program may have out of bound array access (mlp_sigmoid.cpp:504:22)
WARNING: [HLS 214-167] The program may have out of bound array access (mlp_sigmoid.cpp:525:10)
WARNING: [HLS 214-167] The program may have out of bound array access (mlp_sigmoid.cpp:528:18)
WARNING: [HLS 214-167] The program may have out of bound array access (mlp_sigmoid.cpp:542:10)
WARNING: [HLS 214-167] The program may have out of bound array access (mlp_sigmoid.cpp:545:18)
WARNING: [HLS 214-167] The program may have out of bound array access (mlp_sigmoid.cpp:559:10)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.29 seconds. CPU system time: 0.23 seconds. Elapsed time: 7.79 seconds; current allocated memory: 172.345 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 172.347 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 190.452 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 198.950 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_500_1' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_523_3' (mlp_sigmoid.cpp:523) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_541_5' (mlp_sigmoid.cpp:541) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_557_7' (mlp_sigmoid.cpp:556) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_565_8' (mlp_sigmoid.cpp:567) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_565_8_proc' (mlp_sigmoid.cpp:567) to a process function for dataflow in function 'mlp_sigmoid'.
INFO: [XFORM 203-712] Applying dataflow to function 'mlp_sigmoid' (mlp_sigmoid.cpp:496:1), detected/extracted 2 process function(s): 
	 'Loop_1_proc4'
	 'Loop_VITIS_LOOP_565_8_proc'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 229.416 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_519_2' (mlp_sigmoid.cpp:522:9) in function 'Loop_1_proc4' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_536_4' (mlp_sigmoid.cpp:540:9) in function 'Loop_1_proc4' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_553_6' (mlp_sigmoid.cpp:556:9) in function 'Loop_1_proc4' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-472] Inferring partial write operation for 'Layer1_out' 
INFO: [HLS 200-472] Inferring partial write operation for 'Layer2_out' 
INFO: [HLS 200-472] Inferring partial write operation for 'Out_layer' 
INFO: [HLS 200-472] Inferring partial write operation for 'incoming_inputs' 
INFO: [HLS 200-472] Inferring partial write operation for 'incoming_inputs' (mlp_sigmoid.cpp:504:22)
INFO: [HLS 200-472] Inferring partial write operation for 'incoming_inputs' (mlp_sigmoid.cpp:509:21)
INFO: [HLS 200-472] Inferring partial write operation for 'Layer1_out' (mlp_sigmoid.cpp:528:18)
INFO: [HLS 200-472] Inferring partial write operation for 'Layer1_out' (mlp_sigmoid.cpp:531:16)
INFO: [HLS 200-472] Inferring partial write operation for 'Layer2_out' (mlp_sigmoid.cpp:545:18)
INFO: [HLS 200-472] Inferring partial write operation for 'Layer2_out' (mlp_sigmoid.cpp:547:16)
INFO: [HLS 200-472] Inferring partial write operation for 'Out_layer' (mlp_sigmoid.cpp:562:15)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.65 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.8 seconds; current allocated memory: 251.155 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp_sigmoid' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_500_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_500_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_523_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_523_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_541_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_541_5'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_557_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_557_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.71 seconds; current allocated memory: 252.019 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0 seconds. Elapsed time: 0.64 seconds; current allocated memory: 253.011 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_VITIS_LOOP_565_8_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_565_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_565_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 253.120 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 253.295 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp_sigmoid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 253.382 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 253.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_10_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 255.728 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_VITIS_LOOP_565_8_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_VITIS_LOOP_565_8_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 259.362 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp_sigmoid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name mlp_sigmoid mlp_sigmoid 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 184.989 MB.
INFO: [HLS 200-10] Analyzing design file 'mlp_sigmoid.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.54 seconds. CPU system time: 0.44 seconds. Elapsed time: 10.76 seconds; current allocated memory: 186.217 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:293:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:296:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:295:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:295:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:294:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:294:23)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::read()' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:502:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_int<32>, 0ul, 0ul, 0ul> const&)' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:575:10)
INFO: [HLS 214-178] Inlining function 'std::exp(float)' into 'mlp_sigmoid(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&)' (mlp_sigmoid.cpp:479:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.13 seconds. CPU system time: 0.24 seconds. Elapsed time: 6.54 seconds; current allocated memory: 188.743 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 188.744 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.5 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.17 seconds; current allocated memory: 206.837 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.43 seconds. CPU system time: 0 seconds. Elapsed time: 1.43 seconds; current allocated memory: 215.368 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_500_1' in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_523_3' (mlp_sigmoid.cpp:523) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_541_5' (mlp_sigmoid.cpp:541) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_557_7' (mlp_sigmoid.cpp:556) in function 'mlp_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_565_8' (mlp_sigmoid.cpp:565) in function 'mlp_sigmoid' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.54 seconds; current allocated memory: 245.730 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_519_2' (mlp_sigmoid.cpp:522:9) in function 'mlp_sigmoid' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_536_4' (mlp_sigmoid.cpp:540:9) in function 'mlp_sigmoid' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_553_6' (mlp_sigmoid.cpp:556:9) in function 'mlp_sigmoid' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-472] Inferring partial write operation for 'Layer1_out' 
INFO: [HLS 200-472] Inferring partial write operation for 'Layer2_out' 
INFO: [HLS 200-472] Inferring partial write operation for 'Out_layer' 
INFO: [HLS 200-472] Inferring partial write operation for 'incoming_inputs' 
INFO: [HLS 200-472] Inferring partial write operation for 'incoming_inputs' (mlp_sigmoid.cpp:504:22)
INFO: [HLS 200-472] Inferring partial write operation for 'incoming_inputs' (mlp_sigmoid.cpp:509:21)
INFO: [HLS 200-472]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
