// Seed: 3860416044
module module_0 (
    output logic id_0,
    output logic id_1,
    output logic id_2,
    output logic id_3,
    output logic id_4
);
  logic id_6;
  logic id_7;
  logic id_8;
  assign #1 id_4 = 1 ? 1 + 1 + 1 + 1'd0 : 1;
  logic id_9;
endmodule
