
Gongxun_Taolin.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001284c  080002d0  080002d0  000012d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000057c  08012b20  08012b20  00013b20  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0801309c  0801309c  0001409c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080130a4  080130a4  000140a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  080130a8  080130a8  000140a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000214  24000000  080130ac  00015000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000c50  24000214  080132c0  00015214  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  24000e64  080132c0  00015e64  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  00015214  2**0
                  CONTENTS, READONLY
 10 .debug_info   000219e9  00000000  00000000  00015242  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00004649  00000000  00000000  00036c2b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001b10  00000000  00000000  0003b278  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00001504  00000000  00000000  0003cd88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00037d9a  00000000  00000000  0003e28c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00029827  00000000  00000000  00076026  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0015994c  00000000  00000000  0009f84d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001f9199  2**0
                  CONTENTS, READONLY
 18 .debug_frame  0000864c  00000000  00000000  001f91dc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 0000004f  00000000  00000000  00201828  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002d0 <__do_global_dtors_aux>:
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4c05      	ldr	r4, [pc, #20]	@ (80002e8 <__do_global_dtors_aux+0x18>)
 80002d4:	7823      	ldrb	r3, [r4, #0]
 80002d6:	b933      	cbnz	r3, 80002e6 <__do_global_dtors_aux+0x16>
 80002d8:	4b04      	ldr	r3, [pc, #16]	@ (80002ec <__do_global_dtors_aux+0x1c>)
 80002da:	b113      	cbz	r3, 80002e2 <__do_global_dtors_aux+0x12>
 80002dc:	4804      	ldr	r0, [pc, #16]	@ (80002f0 <__do_global_dtors_aux+0x20>)
 80002de:	f3af 8000 	nop.w
 80002e2:	2301      	movs	r3, #1
 80002e4:	7023      	strb	r3, [r4, #0]
 80002e6:	bd10      	pop	{r4, pc}
 80002e8:	24000214 	.word	0x24000214
 80002ec:	00000000 	.word	0x00000000
 80002f0:	08012b04 	.word	0x08012b04

080002f4 <frame_dummy>:
 80002f4:	b508      	push	{r3, lr}
 80002f6:	4b03      	ldr	r3, [pc, #12]	@ (8000304 <frame_dummy+0x10>)
 80002f8:	b11b      	cbz	r3, 8000302 <frame_dummy+0xe>
 80002fa:	4903      	ldr	r1, [pc, #12]	@ (8000308 <frame_dummy+0x14>)
 80002fc:	4803      	ldr	r0, [pc, #12]	@ (800030c <frame_dummy+0x18>)
 80002fe:	f3af 8000 	nop.w
 8000302:	bd08      	pop	{r3, pc}
 8000304:	00000000 	.word	0x00000000
 8000308:	24000218 	.word	0x24000218
 800030c:	08012b04 	.word	0x08012b04

08000310 <memchr>:
 8000310:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000314:	2a10      	cmp	r2, #16
 8000316:	db2b      	blt.n	8000370 <memchr+0x60>
 8000318:	f010 0f07 	tst.w	r0, #7
 800031c:	d008      	beq.n	8000330 <memchr+0x20>
 800031e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000322:	3a01      	subs	r2, #1
 8000324:	428b      	cmp	r3, r1
 8000326:	d02d      	beq.n	8000384 <memchr+0x74>
 8000328:	f010 0f07 	tst.w	r0, #7
 800032c:	b342      	cbz	r2, 8000380 <memchr+0x70>
 800032e:	d1f6      	bne.n	800031e <memchr+0xe>
 8000330:	b4f0      	push	{r4, r5, r6, r7}
 8000332:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000336:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800033a:	f022 0407 	bic.w	r4, r2, #7
 800033e:	f07f 0700 	mvns.w	r7, #0
 8000342:	2300      	movs	r3, #0
 8000344:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000348:	3c08      	subs	r4, #8
 800034a:	ea85 0501 	eor.w	r5, r5, r1
 800034e:	ea86 0601 	eor.w	r6, r6, r1
 8000352:	fa85 f547 	uadd8	r5, r5, r7
 8000356:	faa3 f587 	sel	r5, r3, r7
 800035a:	fa86 f647 	uadd8	r6, r6, r7
 800035e:	faa5 f687 	sel	r6, r5, r7
 8000362:	b98e      	cbnz	r6, 8000388 <memchr+0x78>
 8000364:	d1ee      	bne.n	8000344 <memchr+0x34>
 8000366:	bcf0      	pop	{r4, r5, r6, r7}
 8000368:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800036c:	f002 0207 	and.w	r2, r2, #7
 8000370:	b132      	cbz	r2, 8000380 <memchr+0x70>
 8000372:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000376:	3a01      	subs	r2, #1
 8000378:	ea83 0301 	eor.w	r3, r3, r1
 800037c:	b113      	cbz	r3, 8000384 <memchr+0x74>
 800037e:	d1f8      	bne.n	8000372 <memchr+0x62>
 8000380:	2000      	movs	r0, #0
 8000382:	4770      	bx	lr
 8000384:	3801      	subs	r0, #1
 8000386:	4770      	bx	lr
 8000388:	2d00      	cmp	r5, #0
 800038a:	bf06      	itte	eq
 800038c:	4635      	moveq	r5, r6
 800038e:	3803      	subeq	r0, #3
 8000390:	3807      	subne	r0, #7
 8000392:	f015 0f01 	tst.w	r5, #1
 8000396:	d107      	bne.n	80003a8 <memchr+0x98>
 8000398:	3001      	adds	r0, #1
 800039a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800039e:	bf02      	ittt	eq
 80003a0:	3001      	addeq	r0, #1
 80003a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80003a6:	3001      	addeq	r0, #1
 80003a8:	bcf0      	pop	{r4, r5, r6, r7}
 80003aa:	3801      	subs	r0, #1
 80003ac:	4770      	bx	lr
 80003ae:	bf00      	nop

080003b0 <strlen>:
 80003b0:	4603      	mov	r3, r0
 80003b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80003b6:	2a00      	cmp	r2, #0
 80003b8:	d1fb      	bne.n	80003b2 <strlen+0x2>
 80003ba:	1a18      	subs	r0, r3, r0
 80003bc:	3801      	subs	r0, #1
 80003be:	4770      	bx	lr

080003c0 <__aeabi_drsub>:
 80003c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80003c4:	e002      	b.n	80003cc <__adddf3>
 80003c6:	bf00      	nop

080003c8 <__aeabi_dsub>:
 80003c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080003cc <__adddf3>:
 80003cc:	b530      	push	{r4, r5, lr}
 80003ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003d6:	ea94 0f05 	teq	r4, r5
 80003da:	bf08      	it	eq
 80003dc:	ea90 0f02 	teqeq	r0, r2
 80003e0:	bf1f      	itttt	ne
 80003e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003f2:	f000 80e2 	beq.w	80005ba <__adddf3+0x1ee>
 80003f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003fe:	bfb8      	it	lt
 8000400:	426d      	neglt	r5, r5
 8000402:	dd0c      	ble.n	800041e <__adddf3+0x52>
 8000404:	442c      	add	r4, r5
 8000406:	ea80 0202 	eor.w	r2, r0, r2
 800040a:	ea81 0303 	eor.w	r3, r1, r3
 800040e:	ea82 0000 	eor.w	r0, r2, r0
 8000412:	ea83 0101 	eor.w	r1, r3, r1
 8000416:	ea80 0202 	eor.w	r2, r0, r2
 800041a:	ea81 0303 	eor.w	r3, r1, r3
 800041e:	2d36      	cmp	r5, #54	@ 0x36
 8000420:	bf88      	it	hi
 8000422:	bd30      	pophi	{r4, r5, pc}
 8000424:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000428:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800042c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000430:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000434:	d002      	beq.n	800043c <__adddf3+0x70>
 8000436:	4240      	negs	r0, r0
 8000438:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800043c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000440:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000444:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000448:	d002      	beq.n	8000450 <__adddf3+0x84>
 800044a:	4252      	negs	r2, r2
 800044c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000450:	ea94 0f05 	teq	r4, r5
 8000454:	f000 80a7 	beq.w	80005a6 <__adddf3+0x1da>
 8000458:	f1a4 0401 	sub.w	r4, r4, #1
 800045c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000460:	db0d      	blt.n	800047e <__adddf3+0xb2>
 8000462:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000466:	fa22 f205 	lsr.w	r2, r2, r5
 800046a:	1880      	adds	r0, r0, r2
 800046c:	f141 0100 	adc.w	r1, r1, #0
 8000470:	fa03 f20e 	lsl.w	r2, r3, lr
 8000474:	1880      	adds	r0, r0, r2
 8000476:	fa43 f305 	asr.w	r3, r3, r5
 800047a:	4159      	adcs	r1, r3
 800047c:	e00e      	b.n	800049c <__adddf3+0xd0>
 800047e:	f1a5 0520 	sub.w	r5, r5, #32
 8000482:	f10e 0e20 	add.w	lr, lr, #32
 8000486:	2a01      	cmp	r2, #1
 8000488:	fa03 fc0e 	lsl.w	ip, r3, lr
 800048c:	bf28      	it	cs
 800048e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000492:	fa43 f305 	asr.w	r3, r3, r5
 8000496:	18c0      	adds	r0, r0, r3
 8000498:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800049c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004a0:	d507      	bpl.n	80004b2 <__adddf3+0xe6>
 80004a2:	f04f 0e00 	mov.w	lr, #0
 80004a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80004aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80004ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80004b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80004b6:	d31b      	bcc.n	80004f0 <__adddf3+0x124>
 80004b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80004bc:	d30c      	bcc.n	80004d8 <__adddf3+0x10c>
 80004be:	0849      	lsrs	r1, r1, #1
 80004c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80004c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80004c8:	f104 0401 	add.w	r4, r4, #1
 80004cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80004d4:	f080 809a 	bcs.w	800060c <__adddf3+0x240>
 80004d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80004dc:	bf08      	it	eq
 80004de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004e2:	f150 0000 	adcs.w	r0, r0, #0
 80004e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004ea:	ea41 0105 	orr.w	r1, r1, r5
 80004ee:	bd30      	pop	{r4, r5, pc}
 80004f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004f4:	4140      	adcs	r0, r0
 80004f6:	eb41 0101 	adc.w	r1, r1, r1
 80004fa:	3c01      	subs	r4, #1
 80004fc:	bf28      	it	cs
 80004fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000502:	d2e9      	bcs.n	80004d8 <__adddf3+0x10c>
 8000504:	f091 0f00 	teq	r1, #0
 8000508:	bf04      	itt	eq
 800050a:	4601      	moveq	r1, r0
 800050c:	2000      	moveq	r0, #0
 800050e:	fab1 f381 	clz	r3, r1
 8000512:	bf08      	it	eq
 8000514:	3320      	addeq	r3, #32
 8000516:	f1a3 030b 	sub.w	r3, r3, #11
 800051a:	f1b3 0220 	subs.w	r2, r3, #32
 800051e:	da0c      	bge.n	800053a <__adddf3+0x16e>
 8000520:	320c      	adds	r2, #12
 8000522:	dd08      	ble.n	8000536 <__adddf3+0x16a>
 8000524:	f102 0c14 	add.w	ip, r2, #20
 8000528:	f1c2 020c 	rsb	r2, r2, #12
 800052c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000530:	fa21 f102 	lsr.w	r1, r1, r2
 8000534:	e00c      	b.n	8000550 <__adddf3+0x184>
 8000536:	f102 0214 	add.w	r2, r2, #20
 800053a:	bfd8      	it	le
 800053c:	f1c2 0c20 	rsble	ip, r2, #32
 8000540:	fa01 f102 	lsl.w	r1, r1, r2
 8000544:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000548:	bfdc      	itt	le
 800054a:	ea41 010c 	orrle.w	r1, r1, ip
 800054e:	4090      	lslle	r0, r2
 8000550:	1ae4      	subs	r4, r4, r3
 8000552:	bfa2      	ittt	ge
 8000554:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000558:	4329      	orrge	r1, r5
 800055a:	bd30      	popge	{r4, r5, pc}
 800055c:	ea6f 0404 	mvn.w	r4, r4
 8000560:	3c1f      	subs	r4, #31
 8000562:	da1c      	bge.n	800059e <__adddf3+0x1d2>
 8000564:	340c      	adds	r4, #12
 8000566:	dc0e      	bgt.n	8000586 <__adddf3+0x1ba>
 8000568:	f104 0414 	add.w	r4, r4, #20
 800056c:	f1c4 0220 	rsb	r2, r4, #32
 8000570:	fa20 f004 	lsr.w	r0, r0, r4
 8000574:	fa01 f302 	lsl.w	r3, r1, r2
 8000578:	ea40 0003 	orr.w	r0, r0, r3
 800057c:	fa21 f304 	lsr.w	r3, r1, r4
 8000580:	ea45 0103 	orr.w	r1, r5, r3
 8000584:	bd30      	pop	{r4, r5, pc}
 8000586:	f1c4 040c 	rsb	r4, r4, #12
 800058a:	f1c4 0220 	rsb	r2, r4, #32
 800058e:	fa20 f002 	lsr.w	r0, r0, r2
 8000592:	fa01 f304 	lsl.w	r3, r1, r4
 8000596:	ea40 0003 	orr.w	r0, r0, r3
 800059a:	4629      	mov	r1, r5
 800059c:	bd30      	pop	{r4, r5, pc}
 800059e:	fa21 f004 	lsr.w	r0, r1, r4
 80005a2:	4629      	mov	r1, r5
 80005a4:	bd30      	pop	{r4, r5, pc}
 80005a6:	f094 0f00 	teq	r4, #0
 80005aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80005ae:	bf06      	itte	eq
 80005b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80005b4:	3401      	addeq	r4, #1
 80005b6:	3d01      	subne	r5, #1
 80005b8:	e74e      	b.n	8000458 <__adddf3+0x8c>
 80005ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005be:	bf18      	it	ne
 80005c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80005c4:	d029      	beq.n	800061a <__adddf3+0x24e>
 80005c6:	ea94 0f05 	teq	r4, r5
 80005ca:	bf08      	it	eq
 80005cc:	ea90 0f02 	teqeq	r0, r2
 80005d0:	d005      	beq.n	80005de <__adddf3+0x212>
 80005d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80005d6:	bf04      	itt	eq
 80005d8:	4619      	moveq	r1, r3
 80005da:	4610      	moveq	r0, r2
 80005dc:	bd30      	pop	{r4, r5, pc}
 80005de:	ea91 0f03 	teq	r1, r3
 80005e2:	bf1e      	ittt	ne
 80005e4:	2100      	movne	r1, #0
 80005e6:	2000      	movne	r0, #0
 80005e8:	bd30      	popne	{r4, r5, pc}
 80005ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005ee:	d105      	bne.n	80005fc <__adddf3+0x230>
 80005f0:	0040      	lsls	r0, r0, #1
 80005f2:	4149      	adcs	r1, r1
 80005f4:	bf28      	it	cs
 80005f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80005fa:	bd30      	pop	{r4, r5, pc}
 80005fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000600:	bf3c      	itt	cc
 8000602:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000606:	bd30      	popcc	{r4, r5, pc}
 8000608:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800060c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000610:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000614:	f04f 0000 	mov.w	r0, #0
 8000618:	bd30      	pop	{r4, r5, pc}
 800061a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800061e:	bf1a      	itte	ne
 8000620:	4619      	movne	r1, r3
 8000622:	4610      	movne	r0, r2
 8000624:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000628:	bf1c      	itt	ne
 800062a:	460b      	movne	r3, r1
 800062c:	4602      	movne	r2, r0
 800062e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000632:	bf06      	itte	eq
 8000634:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000638:	ea91 0f03 	teqeq	r1, r3
 800063c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000640:	bd30      	pop	{r4, r5, pc}
 8000642:	bf00      	nop

08000644 <__aeabi_ui2d>:
 8000644:	f090 0f00 	teq	r0, #0
 8000648:	bf04      	itt	eq
 800064a:	2100      	moveq	r1, #0
 800064c:	4770      	bxeq	lr
 800064e:	b530      	push	{r4, r5, lr}
 8000650:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000654:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000658:	f04f 0500 	mov.w	r5, #0
 800065c:	f04f 0100 	mov.w	r1, #0
 8000660:	e750      	b.n	8000504 <__adddf3+0x138>
 8000662:	bf00      	nop

08000664 <__aeabi_i2d>:
 8000664:	f090 0f00 	teq	r0, #0
 8000668:	bf04      	itt	eq
 800066a:	2100      	moveq	r1, #0
 800066c:	4770      	bxeq	lr
 800066e:	b530      	push	{r4, r5, lr}
 8000670:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000674:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000678:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800067c:	bf48      	it	mi
 800067e:	4240      	negmi	r0, r0
 8000680:	f04f 0100 	mov.w	r1, #0
 8000684:	e73e      	b.n	8000504 <__adddf3+0x138>
 8000686:	bf00      	nop

08000688 <__aeabi_f2d>:
 8000688:	0042      	lsls	r2, r0, #1
 800068a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800068e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000692:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000696:	bf1f      	itttt	ne
 8000698:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800069c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80006a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80006a4:	4770      	bxne	lr
 80006a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80006aa:	bf08      	it	eq
 80006ac:	4770      	bxeq	lr
 80006ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80006b2:	bf04      	itt	eq
 80006b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80006b8:	4770      	bxeq	lr
 80006ba:	b530      	push	{r4, r5, lr}
 80006bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80006c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80006c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006c8:	e71c      	b.n	8000504 <__adddf3+0x138>
 80006ca:	bf00      	nop

080006cc <__aeabi_ul2d>:
 80006cc:	ea50 0201 	orrs.w	r2, r0, r1
 80006d0:	bf08      	it	eq
 80006d2:	4770      	bxeq	lr
 80006d4:	b530      	push	{r4, r5, lr}
 80006d6:	f04f 0500 	mov.w	r5, #0
 80006da:	e00a      	b.n	80006f2 <__aeabi_l2d+0x16>

080006dc <__aeabi_l2d>:
 80006dc:	ea50 0201 	orrs.w	r2, r0, r1
 80006e0:	bf08      	it	eq
 80006e2:	4770      	bxeq	lr
 80006e4:	b530      	push	{r4, r5, lr}
 80006e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80006ea:	d502      	bpl.n	80006f2 <__aeabi_l2d+0x16>
 80006ec:	4240      	negs	r0, r0
 80006ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006fe:	f43f aed8 	beq.w	80004b2 <__adddf3+0xe6>
 8000702:	f04f 0203 	mov.w	r2, #3
 8000706:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800070a:	bf18      	it	ne
 800070c:	3203      	addne	r2, #3
 800070e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000712:	bf18      	it	ne
 8000714:	3203      	addne	r2, #3
 8000716:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800071a:	f1c2 0320 	rsb	r3, r2, #32
 800071e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000722:	fa20 f002 	lsr.w	r0, r0, r2
 8000726:	fa01 fe03 	lsl.w	lr, r1, r3
 800072a:	ea40 000e 	orr.w	r0, r0, lr
 800072e:	fa21 f102 	lsr.w	r1, r1, r2
 8000732:	4414      	add	r4, r2
 8000734:	e6bd      	b.n	80004b2 <__adddf3+0xe6>
 8000736:	bf00      	nop

08000738 <__aeabi_uldivmod>:
 8000738:	b953      	cbnz	r3, 8000750 <__aeabi_uldivmod+0x18>
 800073a:	b94a      	cbnz	r2, 8000750 <__aeabi_uldivmod+0x18>
 800073c:	2900      	cmp	r1, #0
 800073e:	bf08      	it	eq
 8000740:	2800      	cmpeq	r0, #0
 8000742:	bf1c      	itt	ne
 8000744:	f04f 31ff 	movne.w	r1, #4294967295
 8000748:	f04f 30ff 	movne.w	r0, #4294967295
 800074c:	f000 b9a2 	b.w	8000a94 <__aeabi_idiv0>
 8000750:	f1ad 0c08 	sub.w	ip, sp, #8
 8000754:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000758:	f000 f83e 	bl	80007d8 <__udivmoddi4>
 800075c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000760:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000764:	b004      	add	sp, #16
 8000766:	4770      	bx	lr

08000768 <__aeabi_d2lz>:
 8000768:	b508      	push	{r3, lr}
 800076a:	4602      	mov	r2, r0
 800076c:	460b      	mov	r3, r1
 800076e:	ec43 2b17 	vmov	d7, r2, r3
 8000772:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8000776:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800077a:	d403      	bmi.n	8000784 <__aeabi_d2lz+0x1c>
 800077c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8000780:	f000 b80a 	b.w	8000798 <__aeabi_d2ulz>
 8000784:	eeb1 7b47 	vneg.f64	d7, d7
 8000788:	ec51 0b17 	vmov	r0, r1, d7
 800078c:	f000 f804 	bl	8000798 <__aeabi_d2ulz>
 8000790:	4240      	negs	r0, r0
 8000792:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000796:	bd08      	pop	{r3, pc}

08000798 <__aeabi_d2ulz>:
 8000798:	ed9f 6b0b 	vldr	d6, [pc, #44]	@ 80007c8 <__aeabi_d2ulz+0x30>
 800079c:	ec41 0b17 	vmov	d7, r0, r1
 80007a0:	ed9f 5b0b 	vldr	d5, [pc, #44]	@ 80007d0 <__aeabi_d2ulz+0x38>
 80007a4:	ee27 6b06 	vmul.f64	d6, d7, d6
 80007a8:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 80007ac:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 80007b0:	eea4 7b45 	vfms.f64	d7, d4, d5
 80007b4:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80007b8:	ee16 1a10 	vmov	r1, s12
 80007bc:	ee17 0a90 	vmov	r0, s15
 80007c0:	4770      	bx	lr
 80007c2:	bf00      	nop
 80007c4:	f3af 8000 	nop.w
 80007c8:	00000000 	.word	0x00000000
 80007cc:	3df00000 	.word	0x3df00000
 80007d0:	00000000 	.word	0x00000000
 80007d4:	41f00000 	.word	0x41f00000

080007d8 <__udivmoddi4>:
 80007d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80007dc:	9d08      	ldr	r5, [sp, #32]
 80007de:	460c      	mov	r4, r1
 80007e0:	2b00      	cmp	r3, #0
 80007e2:	d14e      	bne.n	8000882 <__udivmoddi4+0xaa>
 80007e4:	4694      	mov	ip, r2
 80007e6:	458c      	cmp	ip, r1
 80007e8:	4686      	mov	lr, r0
 80007ea:	fab2 f282 	clz	r2, r2
 80007ee:	d962      	bls.n	80008b6 <__udivmoddi4+0xde>
 80007f0:	b14a      	cbz	r2, 8000806 <__udivmoddi4+0x2e>
 80007f2:	f1c2 0320 	rsb	r3, r2, #32
 80007f6:	4091      	lsls	r1, r2
 80007f8:	fa20 f303 	lsr.w	r3, r0, r3
 80007fc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000800:	4319      	orrs	r1, r3
 8000802:	fa00 fe02 	lsl.w	lr, r0, r2
 8000806:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800080a:	fa1f f68c 	uxth.w	r6, ip
 800080e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000812:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000816:	fb07 1114 	mls	r1, r7, r4, r1
 800081a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800081e:	fb04 f106 	mul.w	r1, r4, r6
 8000822:	4299      	cmp	r1, r3
 8000824:	d90a      	bls.n	800083c <__udivmoddi4+0x64>
 8000826:	eb1c 0303 	adds.w	r3, ip, r3
 800082a:	f104 30ff 	add.w	r0, r4, #4294967295
 800082e:	f080 8112 	bcs.w	8000a56 <__udivmoddi4+0x27e>
 8000832:	4299      	cmp	r1, r3
 8000834:	f240 810f 	bls.w	8000a56 <__udivmoddi4+0x27e>
 8000838:	3c02      	subs	r4, #2
 800083a:	4463      	add	r3, ip
 800083c:	1a59      	subs	r1, r3, r1
 800083e:	fa1f f38e 	uxth.w	r3, lr
 8000842:	fbb1 f0f7 	udiv	r0, r1, r7
 8000846:	fb07 1110 	mls	r1, r7, r0, r1
 800084a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800084e:	fb00 f606 	mul.w	r6, r0, r6
 8000852:	429e      	cmp	r6, r3
 8000854:	d90a      	bls.n	800086c <__udivmoddi4+0x94>
 8000856:	eb1c 0303 	adds.w	r3, ip, r3
 800085a:	f100 31ff 	add.w	r1, r0, #4294967295
 800085e:	f080 80fc 	bcs.w	8000a5a <__udivmoddi4+0x282>
 8000862:	429e      	cmp	r6, r3
 8000864:	f240 80f9 	bls.w	8000a5a <__udivmoddi4+0x282>
 8000868:	4463      	add	r3, ip
 800086a:	3802      	subs	r0, #2
 800086c:	1b9b      	subs	r3, r3, r6
 800086e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000872:	2100      	movs	r1, #0
 8000874:	b11d      	cbz	r5, 800087e <__udivmoddi4+0xa6>
 8000876:	40d3      	lsrs	r3, r2
 8000878:	2200      	movs	r2, #0
 800087a:	e9c5 3200 	strd	r3, r2, [r5]
 800087e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000882:	428b      	cmp	r3, r1
 8000884:	d905      	bls.n	8000892 <__udivmoddi4+0xba>
 8000886:	b10d      	cbz	r5, 800088c <__udivmoddi4+0xb4>
 8000888:	e9c5 0100 	strd	r0, r1, [r5]
 800088c:	2100      	movs	r1, #0
 800088e:	4608      	mov	r0, r1
 8000890:	e7f5      	b.n	800087e <__udivmoddi4+0xa6>
 8000892:	fab3 f183 	clz	r1, r3
 8000896:	2900      	cmp	r1, #0
 8000898:	d146      	bne.n	8000928 <__udivmoddi4+0x150>
 800089a:	42a3      	cmp	r3, r4
 800089c:	d302      	bcc.n	80008a4 <__udivmoddi4+0xcc>
 800089e:	4290      	cmp	r0, r2
 80008a0:	f0c0 80f0 	bcc.w	8000a84 <__udivmoddi4+0x2ac>
 80008a4:	1a86      	subs	r6, r0, r2
 80008a6:	eb64 0303 	sbc.w	r3, r4, r3
 80008aa:	2001      	movs	r0, #1
 80008ac:	2d00      	cmp	r5, #0
 80008ae:	d0e6      	beq.n	800087e <__udivmoddi4+0xa6>
 80008b0:	e9c5 6300 	strd	r6, r3, [r5]
 80008b4:	e7e3      	b.n	800087e <__udivmoddi4+0xa6>
 80008b6:	2a00      	cmp	r2, #0
 80008b8:	f040 8090 	bne.w	80009dc <__udivmoddi4+0x204>
 80008bc:	eba1 040c 	sub.w	r4, r1, ip
 80008c0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80008c4:	fa1f f78c 	uxth.w	r7, ip
 80008c8:	2101      	movs	r1, #1
 80008ca:	fbb4 f6f8 	udiv	r6, r4, r8
 80008ce:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80008d2:	fb08 4416 	mls	r4, r8, r6, r4
 80008d6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80008da:	fb07 f006 	mul.w	r0, r7, r6
 80008de:	4298      	cmp	r0, r3
 80008e0:	d908      	bls.n	80008f4 <__udivmoddi4+0x11c>
 80008e2:	eb1c 0303 	adds.w	r3, ip, r3
 80008e6:	f106 34ff 	add.w	r4, r6, #4294967295
 80008ea:	d202      	bcs.n	80008f2 <__udivmoddi4+0x11a>
 80008ec:	4298      	cmp	r0, r3
 80008ee:	f200 80cd 	bhi.w	8000a8c <__udivmoddi4+0x2b4>
 80008f2:	4626      	mov	r6, r4
 80008f4:	1a1c      	subs	r4, r3, r0
 80008f6:	fa1f f38e 	uxth.w	r3, lr
 80008fa:	fbb4 f0f8 	udiv	r0, r4, r8
 80008fe:	fb08 4410 	mls	r4, r8, r0, r4
 8000902:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000906:	fb00 f707 	mul.w	r7, r0, r7
 800090a:	429f      	cmp	r7, r3
 800090c:	d908      	bls.n	8000920 <__udivmoddi4+0x148>
 800090e:	eb1c 0303 	adds.w	r3, ip, r3
 8000912:	f100 34ff 	add.w	r4, r0, #4294967295
 8000916:	d202      	bcs.n	800091e <__udivmoddi4+0x146>
 8000918:	429f      	cmp	r7, r3
 800091a:	f200 80b0 	bhi.w	8000a7e <__udivmoddi4+0x2a6>
 800091e:	4620      	mov	r0, r4
 8000920:	1bdb      	subs	r3, r3, r7
 8000922:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000926:	e7a5      	b.n	8000874 <__udivmoddi4+0x9c>
 8000928:	f1c1 0620 	rsb	r6, r1, #32
 800092c:	408b      	lsls	r3, r1
 800092e:	fa22 f706 	lsr.w	r7, r2, r6
 8000932:	431f      	orrs	r7, r3
 8000934:	fa20 fc06 	lsr.w	ip, r0, r6
 8000938:	fa04 f301 	lsl.w	r3, r4, r1
 800093c:	ea43 030c 	orr.w	r3, r3, ip
 8000940:	40f4      	lsrs	r4, r6
 8000942:	fa00 f801 	lsl.w	r8, r0, r1
 8000946:	0c38      	lsrs	r0, r7, #16
 8000948:	ea4f 4913 	mov.w	r9, r3, lsr #16
 800094c:	fbb4 fef0 	udiv	lr, r4, r0
 8000950:	fa1f fc87 	uxth.w	ip, r7
 8000954:	fb00 441e 	mls	r4, r0, lr, r4
 8000958:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800095c:	fb0e f90c 	mul.w	r9, lr, ip
 8000960:	45a1      	cmp	r9, r4
 8000962:	fa02 f201 	lsl.w	r2, r2, r1
 8000966:	d90a      	bls.n	800097e <__udivmoddi4+0x1a6>
 8000968:	193c      	adds	r4, r7, r4
 800096a:	f10e 3aff 	add.w	sl, lr, #4294967295
 800096e:	f080 8084 	bcs.w	8000a7a <__udivmoddi4+0x2a2>
 8000972:	45a1      	cmp	r9, r4
 8000974:	f240 8081 	bls.w	8000a7a <__udivmoddi4+0x2a2>
 8000978:	f1ae 0e02 	sub.w	lr, lr, #2
 800097c:	443c      	add	r4, r7
 800097e:	eba4 0409 	sub.w	r4, r4, r9
 8000982:	fa1f f983 	uxth.w	r9, r3
 8000986:	fbb4 f3f0 	udiv	r3, r4, r0
 800098a:	fb00 4413 	mls	r4, r0, r3, r4
 800098e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000992:	fb03 fc0c 	mul.w	ip, r3, ip
 8000996:	45a4      	cmp	ip, r4
 8000998:	d907      	bls.n	80009aa <__udivmoddi4+0x1d2>
 800099a:	193c      	adds	r4, r7, r4
 800099c:	f103 30ff 	add.w	r0, r3, #4294967295
 80009a0:	d267      	bcs.n	8000a72 <__udivmoddi4+0x29a>
 80009a2:	45a4      	cmp	ip, r4
 80009a4:	d965      	bls.n	8000a72 <__udivmoddi4+0x29a>
 80009a6:	3b02      	subs	r3, #2
 80009a8:	443c      	add	r4, r7
 80009aa:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80009ae:	fba0 9302 	umull	r9, r3, r0, r2
 80009b2:	eba4 040c 	sub.w	r4, r4, ip
 80009b6:	429c      	cmp	r4, r3
 80009b8:	46ce      	mov	lr, r9
 80009ba:	469c      	mov	ip, r3
 80009bc:	d351      	bcc.n	8000a62 <__udivmoddi4+0x28a>
 80009be:	d04e      	beq.n	8000a5e <__udivmoddi4+0x286>
 80009c0:	b155      	cbz	r5, 80009d8 <__udivmoddi4+0x200>
 80009c2:	ebb8 030e 	subs.w	r3, r8, lr
 80009c6:	eb64 040c 	sbc.w	r4, r4, ip
 80009ca:	fa04 f606 	lsl.w	r6, r4, r6
 80009ce:	40cb      	lsrs	r3, r1
 80009d0:	431e      	orrs	r6, r3
 80009d2:	40cc      	lsrs	r4, r1
 80009d4:	e9c5 6400 	strd	r6, r4, [r5]
 80009d8:	2100      	movs	r1, #0
 80009da:	e750      	b.n	800087e <__udivmoddi4+0xa6>
 80009dc:	f1c2 0320 	rsb	r3, r2, #32
 80009e0:	fa20 f103 	lsr.w	r1, r0, r3
 80009e4:	fa0c fc02 	lsl.w	ip, ip, r2
 80009e8:	fa24 f303 	lsr.w	r3, r4, r3
 80009ec:	4094      	lsls	r4, r2
 80009ee:	430c      	orrs	r4, r1
 80009f0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80009f4:	fa00 fe02 	lsl.w	lr, r0, r2
 80009f8:	fa1f f78c 	uxth.w	r7, ip
 80009fc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000a00:	fb08 3110 	mls	r1, r8, r0, r3
 8000a04:	0c23      	lsrs	r3, r4, #16
 8000a06:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000a0a:	fb00 f107 	mul.w	r1, r0, r7
 8000a0e:	4299      	cmp	r1, r3
 8000a10:	d908      	bls.n	8000a24 <__udivmoddi4+0x24c>
 8000a12:	eb1c 0303 	adds.w	r3, ip, r3
 8000a16:	f100 36ff 	add.w	r6, r0, #4294967295
 8000a1a:	d22c      	bcs.n	8000a76 <__udivmoddi4+0x29e>
 8000a1c:	4299      	cmp	r1, r3
 8000a1e:	d92a      	bls.n	8000a76 <__udivmoddi4+0x29e>
 8000a20:	3802      	subs	r0, #2
 8000a22:	4463      	add	r3, ip
 8000a24:	1a5b      	subs	r3, r3, r1
 8000a26:	b2a4      	uxth	r4, r4
 8000a28:	fbb3 f1f8 	udiv	r1, r3, r8
 8000a2c:	fb08 3311 	mls	r3, r8, r1, r3
 8000a30:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000a34:	fb01 f307 	mul.w	r3, r1, r7
 8000a38:	42a3      	cmp	r3, r4
 8000a3a:	d908      	bls.n	8000a4e <__udivmoddi4+0x276>
 8000a3c:	eb1c 0404 	adds.w	r4, ip, r4
 8000a40:	f101 36ff 	add.w	r6, r1, #4294967295
 8000a44:	d213      	bcs.n	8000a6e <__udivmoddi4+0x296>
 8000a46:	42a3      	cmp	r3, r4
 8000a48:	d911      	bls.n	8000a6e <__udivmoddi4+0x296>
 8000a4a:	3902      	subs	r1, #2
 8000a4c:	4464      	add	r4, ip
 8000a4e:	1ae4      	subs	r4, r4, r3
 8000a50:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000a54:	e739      	b.n	80008ca <__udivmoddi4+0xf2>
 8000a56:	4604      	mov	r4, r0
 8000a58:	e6f0      	b.n	800083c <__udivmoddi4+0x64>
 8000a5a:	4608      	mov	r0, r1
 8000a5c:	e706      	b.n	800086c <__udivmoddi4+0x94>
 8000a5e:	45c8      	cmp	r8, r9
 8000a60:	d2ae      	bcs.n	80009c0 <__udivmoddi4+0x1e8>
 8000a62:	ebb9 0e02 	subs.w	lr, r9, r2
 8000a66:	eb63 0c07 	sbc.w	ip, r3, r7
 8000a6a:	3801      	subs	r0, #1
 8000a6c:	e7a8      	b.n	80009c0 <__udivmoddi4+0x1e8>
 8000a6e:	4631      	mov	r1, r6
 8000a70:	e7ed      	b.n	8000a4e <__udivmoddi4+0x276>
 8000a72:	4603      	mov	r3, r0
 8000a74:	e799      	b.n	80009aa <__udivmoddi4+0x1d2>
 8000a76:	4630      	mov	r0, r6
 8000a78:	e7d4      	b.n	8000a24 <__udivmoddi4+0x24c>
 8000a7a:	46d6      	mov	lr, sl
 8000a7c:	e77f      	b.n	800097e <__udivmoddi4+0x1a6>
 8000a7e:	4463      	add	r3, ip
 8000a80:	3802      	subs	r0, #2
 8000a82:	e74d      	b.n	8000920 <__udivmoddi4+0x148>
 8000a84:	4606      	mov	r6, r0
 8000a86:	4623      	mov	r3, r4
 8000a88:	4608      	mov	r0, r1
 8000a8a:	e70f      	b.n	80008ac <__udivmoddi4+0xd4>
 8000a8c:	3e02      	subs	r6, #2
 8000a8e:	4463      	add	r3, ip
 8000a90:	e730      	b.n	80008f4 <__udivmoddi4+0x11c>
 8000a92:	bf00      	nop

08000a94 <__aeabi_idiv0>:
 8000a94:	4770      	bx	lr
 8000a96:	bf00      	nop

08000a98 <MX_FDCAN1_Init>:

FDCAN_HandleTypeDef hfdcan1;

/* FDCAN1 init function */
void MX_FDCAN1_Init(void)
{
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	b082      	sub	sp, #8
 8000a9c:	af02      	add	r7, sp, #8
	/* USER CODE END FDCAN1_Init 0 */

	/* USER CODE BEGIN FDCAN1_Init 1 */

	/* USER CODE END FDCAN1_Init 1 */
	hfdcan1.Instance = FDCAN1;
 8000a9e:	4b43      	ldr	r3, [pc, #268]	@ (8000bac <MX_FDCAN1_Init+0x114>)
 8000aa0:	4a43      	ldr	r2, [pc, #268]	@ (8000bb0 <MX_FDCAN1_Init+0x118>)
 8000aa2:	601a      	str	r2, [r3, #0]
	hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8000aa4:	4b41      	ldr	r3, [pc, #260]	@ (8000bac <MX_FDCAN1_Init+0x114>)
 8000aa6:	2200      	movs	r2, #0
 8000aa8:	609a      	str	r2, [r3, #8]
	hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8000aaa:	4b40      	ldr	r3, [pc, #256]	@ (8000bac <MX_FDCAN1_Init+0x114>)
 8000aac:	2200      	movs	r2, #0
 8000aae:	60da      	str	r2, [r3, #12]
	hfdcan1.Init.AutoRetransmission = DISABLE;
 8000ab0:	4b3e      	ldr	r3, [pc, #248]	@ (8000bac <MX_FDCAN1_Init+0x114>)
 8000ab2:	2200      	movs	r2, #0
 8000ab4:	741a      	strb	r2, [r3, #16]
	hfdcan1.Init.TransmitPause = DISABLE;
 8000ab6:	4b3d      	ldr	r3, [pc, #244]	@ (8000bac <MX_FDCAN1_Init+0x114>)
 8000ab8:	2200      	movs	r2, #0
 8000aba:	745a      	strb	r2, [r3, #17]
	hfdcan1.Init.ProtocolException = DISABLE;
 8000abc:	4b3b      	ldr	r3, [pc, #236]	@ (8000bac <MX_FDCAN1_Init+0x114>)
 8000abe:	2200      	movs	r2, #0
 8000ac0:	749a      	strb	r2, [r3, #18]
	hfdcan1.Init.NominalPrescaler = 10;
 8000ac2:	4b3a      	ldr	r3, [pc, #232]	@ (8000bac <MX_FDCAN1_Init+0x114>)
 8000ac4:	220a      	movs	r2, #10
 8000ac6:	615a      	str	r2, [r3, #20]
	hfdcan1.Init.NominalSyncJumpWidth = 8;
 8000ac8:	4b38      	ldr	r3, [pc, #224]	@ (8000bac <MX_FDCAN1_Init+0x114>)
 8000aca:	2208      	movs	r2, #8
 8000acc:	619a      	str	r2, [r3, #24]
	hfdcan1.Init.NominalTimeSeg1 = 2;
 8000ace:	4b37      	ldr	r3, [pc, #220]	@ (8000bac <MX_FDCAN1_Init+0x114>)
 8000ad0:	2202      	movs	r2, #2
 8000ad2:	61da      	str	r2, [r3, #28]
	hfdcan1.Init.NominalTimeSeg2 = 2;
 8000ad4:	4b35      	ldr	r3, [pc, #212]	@ (8000bac <MX_FDCAN1_Init+0x114>)
 8000ad6:	2202      	movs	r2, #2
 8000ad8:	621a      	str	r2, [r3, #32]
	hfdcan1.Init.DataPrescaler = 1;
 8000ada:	4b34      	ldr	r3, [pc, #208]	@ (8000bac <MX_FDCAN1_Init+0x114>)
 8000adc:	2201      	movs	r2, #1
 8000ade:	625a      	str	r2, [r3, #36]	@ 0x24
	hfdcan1.Init.DataSyncJumpWidth = 10;
 8000ae0:	4b32      	ldr	r3, [pc, #200]	@ (8000bac <MX_FDCAN1_Init+0x114>)
 8000ae2:	220a      	movs	r2, #10
 8000ae4:	629a      	str	r2, [r3, #40]	@ 0x28
	hfdcan1.Init.DataTimeSeg1 = 2;
 8000ae6:	4b31      	ldr	r3, [pc, #196]	@ (8000bac <MX_FDCAN1_Init+0x114>)
 8000ae8:	2202      	movs	r2, #2
 8000aea:	62da      	str	r2, [r3, #44]	@ 0x2c
	hfdcan1.Init.DataTimeSeg2 = 2;
 8000aec:	4b2f      	ldr	r3, [pc, #188]	@ (8000bac <MX_FDCAN1_Init+0x114>)
 8000aee:	2202      	movs	r2, #2
 8000af0:	631a      	str	r2, [r3, #48]	@ 0x30
	hfdcan1.Init.MessageRAMOffset = 0;
 8000af2:	4b2e      	ldr	r3, [pc, #184]	@ (8000bac <MX_FDCAN1_Init+0x114>)
 8000af4:	2200      	movs	r2, #0
 8000af6:	635a      	str	r2, [r3, #52]	@ 0x34
	hfdcan1.Init.StdFiltersNbr = 0;
 8000af8:	4b2c      	ldr	r3, [pc, #176]	@ (8000bac <MX_FDCAN1_Init+0x114>)
 8000afa:	2200      	movs	r2, #0
 8000afc:	639a      	str	r2, [r3, #56]	@ 0x38
	hfdcan1.Init.ExtFiltersNbr = 1;
 8000afe:	4b2b      	ldr	r3, [pc, #172]	@ (8000bac <MX_FDCAN1_Init+0x114>)
 8000b00:	2201      	movs	r2, #1
 8000b02:	63da      	str	r2, [r3, #60]	@ 0x3c
	hfdcan1.Init.RxFifo0ElmtsNbr = 4;
 8000b04:	4b29      	ldr	r3, [pc, #164]	@ (8000bac <MX_FDCAN1_Init+0x114>)
 8000b06:	2204      	movs	r2, #4
 8000b08:	641a      	str	r2, [r3, #64]	@ 0x40
	hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 8000b0a:	4b28      	ldr	r3, [pc, #160]	@ (8000bac <MX_FDCAN1_Init+0x114>)
 8000b0c:	2204      	movs	r2, #4
 8000b0e:	645a      	str	r2, [r3, #68]	@ 0x44
	hfdcan1.Init.RxFifo1ElmtsNbr = 0;
 8000b10:	4b26      	ldr	r3, [pc, #152]	@ (8000bac <MX_FDCAN1_Init+0x114>)
 8000b12:	2200      	movs	r2, #0
 8000b14:	649a      	str	r2, [r3, #72]	@ 0x48
	hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 8000b16:	4b25      	ldr	r3, [pc, #148]	@ (8000bac <MX_FDCAN1_Init+0x114>)
 8000b18:	2204      	movs	r2, #4
 8000b1a:	64da      	str	r2, [r3, #76]	@ 0x4c
	hfdcan1.Init.RxBuffersNbr = 0;
 8000b1c:	4b23      	ldr	r3, [pc, #140]	@ (8000bac <MX_FDCAN1_Init+0x114>)
 8000b1e:	2200      	movs	r2, #0
 8000b20:	651a      	str	r2, [r3, #80]	@ 0x50
	hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 8000b22:	4b22      	ldr	r3, [pc, #136]	@ (8000bac <MX_FDCAN1_Init+0x114>)
 8000b24:	2204      	movs	r2, #4
 8000b26:	655a      	str	r2, [r3, #84]	@ 0x54
	hfdcan1.Init.TxEventsNbr = 0;
 8000b28:	4b20      	ldr	r3, [pc, #128]	@ (8000bac <MX_FDCAN1_Init+0x114>)
 8000b2a:	2200      	movs	r2, #0
 8000b2c:	659a      	str	r2, [r3, #88]	@ 0x58
	hfdcan1.Init.TxBuffersNbr = 0;
 8000b2e:	4b1f      	ldr	r3, [pc, #124]	@ (8000bac <MX_FDCAN1_Init+0x114>)
 8000b30:	2200      	movs	r2, #0
 8000b32:	65da      	str	r2, [r3, #92]	@ 0x5c
	hfdcan1.Init.TxFifoQueueElmtsNbr = 1;
 8000b34:	4b1d      	ldr	r3, [pc, #116]	@ (8000bac <MX_FDCAN1_Init+0x114>)
 8000b36:	2201      	movs	r2, #1
 8000b38:	661a      	str	r2, [r3, #96]	@ 0x60
	hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000b3a:	4b1c      	ldr	r3, [pc, #112]	@ (8000bac <MX_FDCAN1_Init+0x114>)
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	665a      	str	r2, [r3, #100]	@ 0x64
	hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 8000b40:	4b1a      	ldr	r3, [pc, #104]	@ (8000bac <MX_FDCAN1_Init+0x114>)
 8000b42:	2204      	movs	r2, #4
 8000b44:	669a      	str	r2, [r3, #104]	@ 0x68
	if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8000b46:	4819      	ldr	r0, [pc, #100]	@ (8000bac <MX_FDCAN1_Init+0x114>)
 8000b48:	f003 f80a 	bl	8003b60 <HAL_FDCAN_Init>
 8000b4c:	4603      	mov	r3, r0
 8000b4e:	2b00      	cmp	r3, #0
 8000b50:	d001      	beq.n	8000b56 <MX_FDCAN1_Init+0xbe>
	{
		Error_Handler();
 8000b52:	f000 fdf1 	bl	8001738 <Error_Handler>
	}
	/* USER CODE BEGIN FDCAN1_Init 2 */
//配置RX滤波
	hfdcan1_RX_Filter.IdType = FDCAN_EXTENDED_ID;       //标准 IDFDCAN_STANDARD_ID
 8000b56:	4b17      	ldr	r3, [pc, #92]	@ (8000bb4 <MX_FDCAN1_Init+0x11c>)
 8000b58:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000b5c:	601a      	str	r2, [r3, #0]
	hfdcan1_RX_Filter.FilterIndex = 0;                           //滤波器索�????????
 8000b5e:	4b15      	ldr	r3, [pc, #84]	@ (8000bb4 <MX_FDCAN1_Init+0x11c>)
 8000b60:	2200      	movs	r2, #0
 8000b62:	605a      	str	r2, [r3, #4]
	hfdcan1_RX_Filter.FilterType = FDCAN_FILTER_MASK;            //滤波器类�????????
 8000b64:	4b13      	ldr	r3, [pc, #76]	@ (8000bb4 <MX_FDCAN1_Init+0x11c>)
 8000b66:	2202      	movs	r2, #2
 8000b68:	609a      	str	r2, [r3, #8]
	hfdcan1_RX_Filter.FilterConfig = FDCAN_FILTER_TO_RXFIFO0; //过滤�????????0关联到FIFO0
 8000b6a:	4b12      	ldr	r3, [pc, #72]	@ (8000bb4 <MX_FDCAN1_Init+0x11c>)
 8000b6c:	2201      	movs	r2, #1
 8000b6e:	60da      	str	r2, [r3, #12]
	hfdcan1_RX_Filter.FilterID1 = 0x000;                               //32位ID
 8000b70:	4b10      	ldr	r3, [pc, #64]	@ (8000bb4 <MX_FDCAN1_Init+0x11c>)
 8000b72:	2200      	movs	r2, #0
 8000b74:	611a      	str	r2, [r3, #16]
	hfdcan1_RX_Filter.FilterID2 = 0x000; //如果FDCAN配置为传统模式的话，这里�????????32位掩�????????
 8000b76:	4b0f      	ldr	r3, [pc, #60]	@ (8000bb4 <MX_FDCAN1_Init+0x11c>)
 8000b78:	2200      	movs	r2, #0
 8000b7a:	615a      	str	r2, [r3, #20]
	HAL_FDCAN_ConfigFilter(&hfdcan1, &hfdcan1_RX_Filter);               //滤波器初始化
 8000b7c:	490d      	ldr	r1, [pc, #52]	@ (8000bb4 <MX_FDCAN1_Init+0x11c>)
 8000b7e:	480b      	ldr	r0, [pc, #44]	@ (8000bac <MX_FDCAN1_Init+0x114>)
 8000b80:	f003 f9cc 	bl	8003f1c <HAL_FDCAN_ConfigFilter>
	HAL_FDCAN_ConfigGlobalFilter(&hfdcan1, FDCAN_REJECT, FDCAN_REJECT, ENABLE,
 8000b84:	2301      	movs	r3, #1
 8000b86:	9300      	str	r3, [sp, #0]
 8000b88:	2301      	movs	r3, #1
 8000b8a:	2202      	movs	r2, #2
 8000b8c:	2102      	movs	r1, #2
 8000b8e:	4807      	ldr	r0, [pc, #28]	@ (8000bac <MX_FDCAN1_Init+0x114>)
 8000b90:	f003 fa3a 	bl	8004008 <HAL_FDCAN_ConfigGlobalFilter>
			ENABLE);
	HAL_FDCAN_Start(&hfdcan1);                               //�???启FDCAN
 8000b94:	4805      	ldr	r0, [pc, #20]	@ (8000bac <MX_FDCAN1_Init+0x114>)
 8000b96:	f003 fa64 	bl	8004062 <HAL_FDCAN_Start>
	HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0);
 8000b9a:	2200      	movs	r2, #0
 8000b9c:	2101      	movs	r1, #1
 8000b9e:	4803      	ldr	r0, [pc, #12]	@ (8000bac <MX_FDCAN1_Init+0x114>)
 8000ba0:	f003 fc52 	bl	8004448 <HAL_FDCAN_ActivateNotification>
	/* USER CODE END FDCAN1_Init 2 */

}
 8000ba4:	bf00      	nop
 8000ba6:	46bd      	mov	sp, r7
 8000ba8:	bd80      	pop	{r7, pc}
 8000baa:	bf00      	nop
 8000bac:	240002a0 	.word	0x240002a0
 8000bb0:	4000a000 	.word	0x4000a000
 8000bb4:	24000230 	.word	0x24000230

08000bb8 <HAL_FDCAN_MspInit>:

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef *fdcanHandle)
{
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	b0b8      	sub	sp, #224	@ 0xe0
 8000bbc:	af00      	add	r7, sp, #0
 8000bbe:	6078      	str	r0, [r7, #4]

	GPIO_InitTypeDef GPIO_InitStruct =
 8000bc0:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8000bc4:	2200      	movs	r2, #0
 8000bc6:	601a      	str	r2, [r3, #0]
 8000bc8:	605a      	str	r2, [r3, #4]
 8000bca:	609a      	str	r2, [r3, #8]
 8000bcc:	60da      	str	r2, [r3, #12]
 8000bce:	611a      	str	r2, [r3, #16]
	{ 0 };
	RCC_PeriphCLKInitTypeDef PeriphClkInitStruct =
 8000bd0:	f107 0310 	add.w	r3, r7, #16
 8000bd4:	22b8      	movs	r2, #184	@ 0xb8
 8000bd6:	2100      	movs	r1, #0
 8000bd8:	4618      	mov	r0, r3
 8000bda:	f00e fede 	bl	800f99a <memset>
	{ 0 };
	if (fdcanHandle->Instance == FDCAN1)
 8000bde:	687b      	ldr	r3, [r7, #4]
 8000be0:	681b      	ldr	r3, [r3, #0]
 8000be2:	4a2a      	ldr	r2, [pc, #168]	@ (8000c8c <HAL_FDCAN_MspInit+0xd4>)
 8000be4:	4293      	cmp	r3, r2
 8000be6:	d14c      	bne.n	8000c82 <HAL_FDCAN_MspInit+0xca>

		/* USER CODE END FDCAN1_MspInit 0 */

		/** Initializes the peripherals clock
		 */
		PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8000be8:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000bec:	f04f 0300 	mov.w	r3, #0
 8000bf0:	e9c7 2304 	strd	r2, r3, [r7, #16]
		PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_HSE;
 8000bf4:	2300      	movs	r3, #0
 8000bf6:	67fb      	str	r3, [r7, #124]	@ 0x7c
		if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000bf8:	f107 0310 	add.w	r3, r7, #16
 8000bfc:	4618      	mov	r0, r3
 8000bfe:	f005 fae1 	bl	80061c4 <HAL_RCCEx_PeriphCLKConfig>
 8000c02:	4603      	mov	r3, r0
 8000c04:	2b00      	cmp	r3, #0
 8000c06:	d001      	beq.n	8000c0c <HAL_FDCAN_MspInit+0x54>
		{
			Error_Handler();
 8000c08:	f000 fd96 	bl	8001738 <Error_Handler>
		}

		/* FDCAN1 clock enable */
		__HAL_RCC_FDCAN_CLK_ENABLE();
 8000c0c:	4b20      	ldr	r3, [pc, #128]	@ (8000c90 <HAL_FDCAN_MspInit+0xd8>)
 8000c0e:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8000c12:	4a1f      	ldr	r2, [pc, #124]	@ (8000c90 <HAL_FDCAN_MspInit+0xd8>)
 8000c14:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000c18:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 8000c1c:	4b1c      	ldr	r3, [pc, #112]	@ (8000c90 <HAL_FDCAN_MspInit+0xd8>)
 8000c1e:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8000c22:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000c26:	60fb      	str	r3, [r7, #12]
 8000c28:	68fb      	ldr	r3, [r7, #12]

		__HAL_RCC_GPIOD_CLK_ENABLE();
 8000c2a:	4b19      	ldr	r3, [pc, #100]	@ (8000c90 <HAL_FDCAN_MspInit+0xd8>)
 8000c2c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c30:	4a17      	ldr	r2, [pc, #92]	@ (8000c90 <HAL_FDCAN_MspInit+0xd8>)
 8000c32:	f043 0308 	orr.w	r3, r3, #8
 8000c36:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000c3a:	4b15      	ldr	r3, [pc, #84]	@ (8000c90 <HAL_FDCAN_MspInit+0xd8>)
 8000c3c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c40:	f003 0308 	and.w	r3, r3, #8
 8000c44:	60bb      	str	r3, [r7, #8]
 8000c46:	68bb      	ldr	r3, [r7, #8]
		/**FDCAN1 GPIO Configuration
		 PD0     ------> FDCAN1_RX
		 PD1     ------> FDCAN1_TX
		 */
		GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_1;
 8000c48:	2303      	movs	r3, #3
 8000c4a:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c4e:	2302      	movs	r3, #2
 8000c50:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c54:	2300      	movs	r3, #0
 8000c56:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c5a:	2300      	movs	r3, #0
 8000c5c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
		GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8000c60:	2309      	movs	r3, #9
 8000c62:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
		HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000c66:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8000c6a:	4619      	mov	r1, r3
 8000c6c:	4809      	ldr	r0, [pc, #36]	@ (8000c94 <HAL_FDCAN_MspInit+0xdc>)
 8000c6e:	f004 f961 	bl	8004f34 <HAL_GPIO_Init>

		/* FDCAN1 interrupt Init */
		HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 2, 0);
 8000c72:	2200      	movs	r2, #0
 8000c74:	2102      	movs	r1, #2
 8000c76:	2013      	movs	r0, #19
 8000c78:	f002 f961 	bl	8002f3e <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 8000c7c:	2013      	movs	r0, #19
 8000c7e:	f002 f978 	bl	8002f72 <HAL_NVIC_EnableIRQ>
		/* USER CODE BEGIN FDCAN1_MspInit 1 */

		/* USER CODE END FDCAN1_MspInit 1 */
	}
}
 8000c82:	bf00      	nop
 8000c84:	37e0      	adds	r7, #224	@ 0xe0
 8000c86:	46bd      	mov	sp, r7
 8000c88:	bd80      	pop	{r7, pc}
 8000c8a:	bf00      	nop
 8000c8c:	4000a000 	.word	0x4000a000
 8000c90:	58024400 	.word	0x58024400
 8000c94:	58020c00 	.word	0x58020c00

08000c98 <FDCAN_Send_Msg>:
	}
}

/* USER CODE BEGIN 1 */
void FDCAN_Send_Msg(uint8_t *msg, uint32_t len)
{
 8000c98:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000c9c:	b087      	sub	sp, #28
 8000c9e:	af00      	add	r7, sp, #0
 8000ca0:	6078      	str	r0, [r7, #4]
 8000ca2:	6039      	str	r1, [r7, #0]
 8000ca4:	466b      	mov	r3, sp
 8000ca6:	461e      	mov	r6, r3
	uint8_t i = 0, j = 0, k = 0, l = 0, packNum = 0;
 8000ca8:	2300      	movs	r3, #0
 8000caa:	75fb      	strb	r3, [r7, #23]
 8000cac:	2300      	movs	r3, #0
 8000cae:	753b      	strb	r3, [r7, #20]
 8000cb0:	2300      	movs	r3, #0
 8000cb2:	74fb      	strb	r3, [r7, #19]
 8000cb4:	2300      	movs	r3, #0
 8000cb6:	75bb      	strb	r3, [r7, #22]
 8000cb8:	2300      	movs	r3, #0
 8000cba:	757b      	strb	r3, [r7, #21]
	uint8_t TxData[len];
 8000cbc:	6839      	ldr	r1, [r7, #0]
 8000cbe:	460b      	mov	r3, r1
 8000cc0:	3b01      	subs	r3, #1
 8000cc2:	60fb      	str	r3, [r7, #12]
 8000cc4:	2300      	movs	r3, #0
 8000cc6:	4688      	mov	r8, r1
 8000cc8:	4699      	mov	r9, r3
 8000cca:	f04f 0200 	mov.w	r2, #0
 8000cce:	f04f 0300 	mov.w	r3, #0
 8000cd2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8000cd6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8000cda:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8000cde:	2300      	movs	r3, #0
 8000ce0:	460c      	mov	r4, r1
 8000ce2:	461d      	mov	r5, r3
 8000ce4:	f04f 0200 	mov.w	r2, #0
 8000ce8:	f04f 0300 	mov.w	r3, #0
 8000cec:	00eb      	lsls	r3, r5, #3
 8000cee:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8000cf2:	00e2      	lsls	r2, r4, #3
 8000cf4:	1dcb      	adds	r3, r1, #7
 8000cf6:	08db      	lsrs	r3, r3, #3
 8000cf8:	00db      	lsls	r3, r3, #3
 8000cfa:	ebad 0d03 	sub.w	sp, sp, r3
 8000cfe:	466b      	mov	r3, sp
 8000d00:	3300      	adds	r3, #0
 8000d02:	60bb      	str	r3, [r7, #8]
	j = len - 2;
 8000d04:	683b      	ldr	r3, [r7, #0]
 8000d06:	b2db      	uxtb	r3, r3
 8000d08:	3b02      	subs	r3, #2
 8000d0a:	753b      	strb	r3, [r7, #20]
	// 除去ID地址和功能码后的数据长度
	TxData[0] = msg[1];
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	785a      	ldrb	r2, [r3, #1]
 8000d10:	68bb      	ldr	r3, [r7, #8]
 8000d12:	701a      	strb	r2, [r3, #0]
	// 发�?�数�????????
	while (i < j)
 8000d14:	e062      	b.n	8000ddc <FDCAN_Send_Msg+0x144>
	{
		// 数据个数
		k = j - i;
 8000d16:	7d3a      	ldrb	r2, [r7, #20]
 8000d18:	7dfb      	ldrb	r3, [r7, #23]
 8000d1a:	1ad3      	subs	r3, r2, r3
 8000d1c:	74fb      	strb	r3, [r7, #19]
		fdcan_TxHeader.Identifier = ((uint32_t) msg[0] << 8)
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	781b      	ldrb	r3, [r3, #0]
 8000d22:	021a      	lsls	r2, r3, #8
				| (uint32_t) packNum;  //32位ID   0x00
 8000d24:	7d7b      	ldrb	r3, [r7, #21]
 8000d26:	4313      	orrs	r3, r2
		fdcan_TxHeader.Identifier = ((uint32_t) msg[0] << 8)
 8000d28:	4a31      	ldr	r2, [pc, #196]	@ (8000df0 <FDCAN_Send_Msg+0x158>)
 8000d2a:	6013      	str	r3, [r2, #0]
		fdcan_TxHeader.IdType = FDCAN_EXTENDED_ID;      //ID   FDCAN_STANDARD_ID
 8000d2c:	4b30      	ldr	r3, [pc, #192]	@ (8000df0 <FDCAN_Send_Msg+0x158>)
 8000d2e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000d32:	605a      	str	r2, [r3, #4]
		fdcan_TxHeader.TxFrameType = FDCAN_DATA_FRAME;             //数据�????????
 8000d34:	4b2e      	ldr	r3, [pc, #184]	@ (8000df0 <FDCAN_Send_Msg+0x158>)
 8000d36:	2200      	movs	r2, #0
 8000d38:	609a      	str	r2, [r3, #8]
		//    fdcan_TxHeader.DataLength=len;              //数据长度
		fdcan_TxHeader.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 8000d3a:	4b2d      	ldr	r3, [pc, #180]	@ (8000df0 <FDCAN_Send_Msg+0x158>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	611a      	str	r2, [r3, #16]
		fdcan_TxHeader.BitRateSwitch = FDCAN_BRS_OFF;               //关闭速率切换
 8000d40:	4b2b      	ldr	r3, [pc, #172]	@ (8000df0 <FDCAN_Send_Msg+0x158>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	615a      	str	r2, [r3, #20]
		fdcan_TxHeader.FDFormat = FDCAN_CLASSIC_CAN;                //传统的CAN模式
 8000d46:	4b2a      	ldr	r3, [pc, #168]	@ (8000df0 <FDCAN_Send_Msg+0x158>)
 8000d48:	2200      	movs	r2, #0
 8000d4a:	619a      	str	r2, [r3, #24]
		fdcan_TxHeader.TxEventFifoControl = FDCAN_NO_TX_EVENTS;  //无发送事�????????
 8000d4c:	4b28      	ldr	r3, [pc, #160]	@ (8000df0 <FDCAN_Send_Msg+0x158>)
 8000d4e:	2200      	movs	r2, #0
 8000d50:	61da      	str	r2, [r3, #28]
		fdcan_TxHeader.MessageMarker = 0;
 8000d52:	4b27      	ldr	r3, [pc, #156]	@ (8000df0 <FDCAN_Send_Msg+0x158>)
 8000d54:	2200      	movs	r2, #0
 8000d56:	621a      	str	r2, [r3, #32]
		//小于8字节命令
		if (k < 8)
 8000d58:	7cfb      	ldrb	r3, [r7, #19]
 8000d5a:	2b07      	cmp	r3, #7
 8000d5c:	d81b      	bhi.n	8000d96 <FDCAN_Send_Msg+0xfe>
		{
			for (l = 0; l < k; l++, i++)
 8000d5e:	2300      	movs	r3, #0
 8000d60:	75bb      	strb	r3, [r7, #22]
 8000d62:	e00e      	b.n	8000d82 <FDCAN_Send_Msg+0xea>
			{
				TxData[l + 1] = msg[i + 2];
 8000d64:	7dfb      	ldrb	r3, [r7, #23]
 8000d66:	3302      	adds	r3, #2
 8000d68:	687a      	ldr	r2, [r7, #4]
 8000d6a:	441a      	add	r2, r3
 8000d6c:	7dbb      	ldrb	r3, [r7, #22]
 8000d6e:	3301      	adds	r3, #1
 8000d70:	7811      	ldrb	r1, [r2, #0]
 8000d72:	68ba      	ldr	r2, [r7, #8]
 8000d74:	54d1      	strb	r1, [r2, r3]
			for (l = 0; l < k; l++, i++)
 8000d76:	7dbb      	ldrb	r3, [r7, #22]
 8000d78:	3301      	adds	r3, #1
 8000d7a:	75bb      	strb	r3, [r7, #22]
 8000d7c:	7dfb      	ldrb	r3, [r7, #23]
 8000d7e:	3301      	adds	r3, #1
 8000d80:	75fb      	strb	r3, [r7, #23]
 8000d82:	7dba      	ldrb	r2, [r7, #22]
 8000d84:	7cfb      	ldrb	r3, [r7, #19]
 8000d86:	429a      	cmp	r2, r3
 8000d88:	d3ec      	bcc.n	8000d64 <FDCAN_Send_Msg+0xcc>
			}
			fdcan_TxHeader.DataLength = k + 1;
 8000d8a:	7cfb      	ldrb	r3, [r7, #19]
 8000d8c:	3301      	adds	r3, #1
 8000d8e:	461a      	mov	r2, r3
 8000d90:	4b17      	ldr	r3, [pc, #92]	@ (8000df0 <FDCAN_Send_Msg+0x158>)
 8000d92:	60da      	str	r2, [r3, #12]
 8000d94:	e017      	b.n	8000dc6 <FDCAN_Send_Msg+0x12e>
		}
		// 大于8字节命令，分包发送，每包数据�????????多发�????????8个字�????????
		else
		{
			for (l = 0; l < 7; l++, i++)
 8000d96:	2300      	movs	r3, #0
 8000d98:	75bb      	strb	r3, [r7, #22]
 8000d9a:	e00e      	b.n	8000dba <FDCAN_Send_Msg+0x122>
			{
				TxData[l + 1] = msg[i + 2];
 8000d9c:	7dfb      	ldrb	r3, [r7, #23]
 8000d9e:	3302      	adds	r3, #2
 8000da0:	687a      	ldr	r2, [r7, #4]
 8000da2:	441a      	add	r2, r3
 8000da4:	7dbb      	ldrb	r3, [r7, #22]
 8000da6:	3301      	adds	r3, #1
 8000da8:	7811      	ldrb	r1, [r2, #0]
 8000daa:	68ba      	ldr	r2, [r7, #8]
 8000dac:	54d1      	strb	r1, [r2, r3]
			for (l = 0; l < 7; l++, i++)
 8000dae:	7dbb      	ldrb	r3, [r7, #22]
 8000db0:	3301      	adds	r3, #1
 8000db2:	75bb      	strb	r3, [r7, #22]
 8000db4:	7dfb      	ldrb	r3, [r7, #23]
 8000db6:	3301      	adds	r3, #1
 8000db8:	75fb      	strb	r3, [r7, #23]
 8000dba:	7dbb      	ldrb	r3, [r7, #22]
 8000dbc:	2b06      	cmp	r3, #6
 8000dbe:	d9ed      	bls.n	8000d9c <FDCAN_Send_Msg+0x104>
			}
			fdcan_TxHeader.DataLength = 8;
 8000dc0:	4b0b      	ldr	r3, [pc, #44]	@ (8000df0 <FDCAN_Send_Msg+0x158>)
 8000dc2:	2208      	movs	r2, #8
 8000dc4:	60da      	str	r2, [r3, #12]
		}

		// 发�?�数�??????
		HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &fdcan_TxHeader, TxData);
 8000dc6:	68ba      	ldr	r2, [r7, #8]
 8000dc8:	4909      	ldr	r1, [pc, #36]	@ (8000df0 <FDCAN_Send_Msg+0x158>)
 8000dca:	480a      	ldr	r0, [pc, #40]	@ (8000df4 <FDCAN_Send_Msg+0x15c>)
 8000dcc:	f003 f974 	bl	80040b8 <HAL_FDCAN_AddMessageToTxFifoQ>
		HAL_Delay(5);  //发第二帧数据的关键，若无延时，不发第二帧数据
 8000dd0:	2005      	movs	r0, #5
 8000dd2:	f001 ffb5 	bl	8002d40 <HAL_Delay>
		// 记录发�?�的第几包的数据
		++packNum;
 8000dd6:	7d7b      	ldrb	r3, [r7, #21]
 8000dd8:	3301      	adds	r3, #1
 8000dda:	757b      	strb	r3, [r7, #21]
	while (i < j)
 8000ddc:	7dfa      	ldrb	r2, [r7, #23]
 8000dde:	7d3b      	ldrb	r3, [r7, #20]
 8000de0:	429a      	cmp	r2, r3
 8000de2:	d398      	bcc.n	8000d16 <FDCAN_Send_Msg+0x7e>
 8000de4:	46b5      	mov	sp, r6
	}
}
 8000de6:	bf00      	nop
 8000de8:	371c      	adds	r7, #28
 8000dea:	46bd      	mov	sp, r7
 8000dec:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8000df0:	24000250 	.word	0x24000250
 8000df4:	240002a0 	.word	0x240002a0

08000df8 <HAL_FDCAN_RxFifo0Callback>:
bool Base_Data = false;
bool Top_Data = false;
// 允许查询状态标志位
extern bool Call_Flag;
void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs)
{
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	b082      	sub	sp, #8
 8000dfc:	af00      	add	r7, sp, #0
 8000dfe:	6078      	str	r0, [r7, #4]
 8000e00:	6039      	str	r1, [r7, #0]
//	提取FIFO中的数据,
	HAL_FDCAN_GetRxMessage(&hfdcan1, FDCAN_RX_FIFO0, &fdcan_RxHeader, rxdata);
 8000e02:	4b34      	ldr	r3, [pc, #208]	@ (8000ed4 <HAL_FDCAN_RxFifo0Callback+0xdc>)
 8000e04:	4a34      	ldr	r2, [pc, #208]	@ (8000ed8 <HAL_FDCAN_RxFifo0Callback+0xe0>)
 8000e06:	2140      	movs	r1, #64	@ 0x40
 8000e08:	4834      	ldr	r0, [pc, #208]	@ (8000edc <HAL_FDCAN_RxFifo0Callback+0xe4>)
 8000e0a:	f003 f9b1 	bl	8004170 <HAL_FDCAN_GetRxMessage>
	if (Call_Flag == true)
 8000e0e:	4b34      	ldr	r3, [pc, #208]	@ (8000ee0 <HAL_FDCAN_RxFifo0Callback+0xe8>)
 8000e10:	781b      	ldrb	r3, [r3, #0]
 8000e12:	2b00      	cmp	r3, #0
 8000e14:	d054      	beq.n	8000ec0 <HAL_FDCAN_RxFifo0Callback+0xc8>
	{
//	底盘步进电机帧头
		if (fdcan_RxHeader.Identifier / 256 == 2)
 8000e16:	4b30      	ldr	r3, [pc, #192]	@ (8000ed8 <HAL_FDCAN_RxFifo0Callback+0xe0>)
 8000e18:	681b      	ldr	r3, [r3, #0]
 8000e1a:	f5a3 7300 	sub.w	r3, r3, #512	@ 0x200
 8000e1e:	2bff      	cmp	r3, #255	@ 0xff
 8000e20:	d824      	bhi.n	8000e6c <HAL_FDCAN_RxFifo0Callback+0x74>
		{
			if (RxState == 0)
 8000e22:	4b30      	ldr	r3, [pc, #192]	@ (8000ee4 <HAL_FDCAN_RxFifo0Callback+0xec>)
 8000e24:	781b      	ldrb	r3, [r3, #0]
 8000e26:	2b00      	cmp	r3, #0
 8000e28:	d106      	bne.n	8000e38 <HAL_FDCAN_RxFifo0Callback+0x40>
			{
				if (rxdata[0] == 0xFD)
 8000e2a:	4b2a      	ldr	r3, [pc, #168]	@ (8000ed4 <HAL_FDCAN_RxFifo0Callback+0xdc>)
 8000e2c:	781b      	ldrb	r3, [r3, #0]
 8000e2e:	2bfd      	cmp	r3, #253	@ 0xfd
 8000e30:	d102      	bne.n	8000e38 <HAL_FDCAN_RxFifo0Callback+0x40>
				{
					RxState = 1;
 8000e32:	4b2c      	ldr	r3, [pc, #176]	@ (8000ee4 <HAL_FDCAN_RxFifo0Callback+0xec>)
 8000e34:	2201      	movs	r2, #1
 8000e36:	701a      	strb	r2, [r3, #0]
				}
			}
			if (RxState == 1)
 8000e38:	4b2a      	ldr	r3, [pc, #168]	@ (8000ee4 <HAL_FDCAN_RxFifo0Callback+0xec>)
 8000e3a:	781b      	ldrb	r3, [r3, #0]
 8000e3c:	2b01      	cmp	r3, #1
 8000e3e:	d106      	bne.n	8000e4e <HAL_FDCAN_RxFifo0Callback+0x56>
			{
				if (rxdata[1] == 0x9F)
 8000e40:	4b24      	ldr	r3, [pc, #144]	@ (8000ed4 <HAL_FDCAN_RxFifo0Callback+0xdc>)
 8000e42:	785b      	ldrb	r3, [r3, #1]
 8000e44:	2b9f      	cmp	r3, #159	@ 0x9f
 8000e46:	d102      	bne.n	8000e4e <HAL_FDCAN_RxFifo0Callback+0x56>
				{
					RxState = 2;
 8000e48:	4b26      	ldr	r3, [pc, #152]	@ (8000ee4 <HAL_FDCAN_RxFifo0Callback+0xec>)
 8000e4a:	2202      	movs	r2, #2
 8000e4c:	701a      	strb	r2, [r3, #0]
				}
			}
			if (RxState == 2)
 8000e4e:	4b25      	ldr	r3, [pc, #148]	@ (8000ee4 <HAL_FDCAN_RxFifo0Callback+0xec>)
 8000e50:	781b      	ldrb	r3, [r3, #0]
 8000e52:	2b02      	cmp	r3, #2
 8000e54:	d134      	bne.n	8000ec0 <HAL_FDCAN_RxFifo0Callback+0xc8>
			{
				if (rxdata[2] == 0x6B)
 8000e56:	4b1f      	ldr	r3, [pc, #124]	@ (8000ed4 <HAL_FDCAN_RxFifo0Callback+0xdc>)
 8000e58:	789b      	ldrb	r3, [r3, #2]
 8000e5a:	2b6b      	cmp	r3, #107	@ 0x6b
 8000e5c:	d130      	bne.n	8000ec0 <HAL_FDCAN_RxFifo0Callback+0xc8>
				{
//				到位数据接收完毕，底盘步进确认到位
					Base_Data = true;
 8000e5e:	4b22      	ldr	r3, [pc, #136]	@ (8000ee8 <HAL_FDCAN_RxFifo0Callback+0xf0>)
 8000e60:	2201      	movs	r2, #1
 8000e62:	701a      	strb	r2, [r3, #0]
					RxState = 0;
 8000e64:	4b1f      	ldr	r3, [pc, #124]	@ (8000ee4 <HAL_FDCAN_RxFifo0Callback+0xec>)
 8000e66:	2200      	movs	r2, #0
 8000e68:	701a      	strb	r2, [r3, #0]
 8000e6a:	e029      	b.n	8000ec0 <HAL_FDCAN_RxFifo0Callback+0xc8>
				}
			}
		}
//	升降步进电机帧头
		else if (fdcan_RxHeader.Identifier / 256 == 5)
 8000e6c:	4b1a      	ldr	r3, [pc, #104]	@ (8000ed8 <HAL_FDCAN_RxFifo0Callback+0xe0>)
 8000e6e:	681b      	ldr	r3, [r3, #0]
 8000e70:	f5a3 63a0 	sub.w	r3, r3, #1280	@ 0x500
 8000e74:	2bff      	cmp	r3, #255	@ 0xff
 8000e76:	d823      	bhi.n	8000ec0 <HAL_FDCAN_RxFifo0Callback+0xc8>
		{
			if (RxState == 0)
 8000e78:	4b1a      	ldr	r3, [pc, #104]	@ (8000ee4 <HAL_FDCAN_RxFifo0Callback+0xec>)
 8000e7a:	781b      	ldrb	r3, [r3, #0]
 8000e7c:	2b00      	cmp	r3, #0
 8000e7e:	d106      	bne.n	8000e8e <HAL_FDCAN_RxFifo0Callback+0x96>
			{
				if (rxdata[0] == 0xFD)
 8000e80:	4b14      	ldr	r3, [pc, #80]	@ (8000ed4 <HAL_FDCAN_RxFifo0Callback+0xdc>)
 8000e82:	781b      	ldrb	r3, [r3, #0]
 8000e84:	2bfd      	cmp	r3, #253	@ 0xfd
 8000e86:	d102      	bne.n	8000e8e <HAL_FDCAN_RxFifo0Callback+0x96>
				{
					RxState = 1;
 8000e88:	4b16      	ldr	r3, [pc, #88]	@ (8000ee4 <HAL_FDCAN_RxFifo0Callback+0xec>)
 8000e8a:	2201      	movs	r2, #1
 8000e8c:	701a      	strb	r2, [r3, #0]
				}
			}
			if (RxState == 1)
 8000e8e:	4b15      	ldr	r3, [pc, #84]	@ (8000ee4 <HAL_FDCAN_RxFifo0Callback+0xec>)
 8000e90:	781b      	ldrb	r3, [r3, #0]
 8000e92:	2b01      	cmp	r3, #1
 8000e94:	d106      	bne.n	8000ea4 <HAL_FDCAN_RxFifo0Callback+0xac>
			{
				if (rxdata[1] == 0x9F)
 8000e96:	4b0f      	ldr	r3, [pc, #60]	@ (8000ed4 <HAL_FDCAN_RxFifo0Callback+0xdc>)
 8000e98:	785b      	ldrb	r3, [r3, #1]
 8000e9a:	2b9f      	cmp	r3, #159	@ 0x9f
 8000e9c:	d102      	bne.n	8000ea4 <HAL_FDCAN_RxFifo0Callback+0xac>
				{
					RxState = 2;
 8000e9e:	4b11      	ldr	r3, [pc, #68]	@ (8000ee4 <HAL_FDCAN_RxFifo0Callback+0xec>)
 8000ea0:	2202      	movs	r2, #2
 8000ea2:	701a      	strb	r2, [r3, #0]
				}
			}
			if (RxState == 2)
 8000ea4:	4b0f      	ldr	r3, [pc, #60]	@ (8000ee4 <HAL_FDCAN_RxFifo0Callback+0xec>)
 8000ea6:	781b      	ldrb	r3, [r3, #0]
 8000ea8:	2b02      	cmp	r3, #2
 8000eaa:	d109      	bne.n	8000ec0 <HAL_FDCAN_RxFifo0Callback+0xc8>
			{
				if (rxdata[2] == 0x6B)
 8000eac:	4b09      	ldr	r3, [pc, #36]	@ (8000ed4 <HAL_FDCAN_RxFifo0Callback+0xdc>)
 8000eae:	789b      	ldrb	r3, [r3, #2]
 8000eb0:	2b6b      	cmp	r3, #107	@ 0x6b
 8000eb2:	d105      	bne.n	8000ec0 <HAL_FDCAN_RxFifo0Callback+0xc8>
				{
//				到位数据接收完毕，底盘步进确认到位
					Top_Data = true;
 8000eb4:	4b0d      	ldr	r3, [pc, #52]	@ (8000eec <HAL_FDCAN_RxFifo0Callback+0xf4>)
 8000eb6:	2201      	movs	r2, #1
 8000eb8:	701a      	strb	r2, [r3, #0]
					RxState = 0;
 8000eba:	4b0a      	ldr	r3, [pc, #40]	@ (8000ee4 <HAL_FDCAN_RxFifo0Callback+0xec>)
 8000ebc:	2200      	movs	r2, #0
 8000ebe:	701a      	strb	r2, [r3, #0]
				}
			}
		}
	}
	HAL_FDCAN_ActivateNotification(hfdcan,
 8000ec0:	2200      	movs	r2, #0
 8000ec2:	2101      	movs	r1, #1
 8000ec4:	6878      	ldr	r0, [r7, #4]
 8000ec6:	f003 fabf 	bl	8004448 <HAL_FDCAN_ActivateNotification>
	FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0);
}
 8000eca:	bf00      	nop
 8000ecc:	3708      	adds	r7, #8
 8000ece:	46bd      	mov	sp, r7
 8000ed0:	bd80      	pop	{r7, pc}
 8000ed2:	bf00      	nop
 8000ed4:	24000340 	.word	0x24000340
 8000ed8:	24000274 	.word	0x24000274
 8000edc:	240002a0 	.word	0x240002a0
 8000ee0:	24000c2e 	.word	0x24000c2e
 8000ee4:	24000348 	.word	0x24000348
 8000ee8:	24000349 	.word	0x24000349
 8000eec:	2400034a 	.word	0x2400034a

08000ef0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000ef0:	b480      	push	{r7}
 8000ef2:	b087      	sub	sp, #28
 8000ef4:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000ef6:	4b30      	ldr	r3, [pc, #192]	@ (8000fb8 <MX_GPIO_Init+0xc8>)
 8000ef8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000efc:	4a2e      	ldr	r2, [pc, #184]	@ (8000fb8 <MX_GPIO_Init+0xc8>)
 8000efe:	f043 0310 	orr.w	r3, r3, #16
 8000f02:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f06:	4b2c      	ldr	r3, [pc, #176]	@ (8000fb8 <MX_GPIO_Init+0xc8>)
 8000f08:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f0c:	f003 0310 	and.w	r3, r3, #16
 8000f10:	617b      	str	r3, [r7, #20]
 8000f12:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f14:	4b28      	ldr	r3, [pc, #160]	@ (8000fb8 <MX_GPIO_Init+0xc8>)
 8000f16:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f1a:	4a27      	ldr	r2, [pc, #156]	@ (8000fb8 <MX_GPIO_Init+0xc8>)
 8000f1c:	f043 0304 	orr.w	r3, r3, #4
 8000f20:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f24:	4b24      	ldr	r3, [pc, #144]	@ (8000fb8 <MX_GPIO_Init+0xc8>)
 8000f26:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f2a:	f003 0304 	and.w	r3, r3, #4
 8000f2e:	613b      	str	r3, [r7, #16]
 8000f30:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000f32:	4b21      	ldr	r3, [pc, #132]	@ (8000fb8 <MX_GPIO_Init+0xc8>)
 8000f34:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f38:	4a1f      	ldr	r2, [pc, #124]	@ (8000fb8 <MX_GPIO_Init+0xc8>)
 8000f3a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000f3e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f42:	4b1d      	ldr	r3, [pc, #116]	@ (8000fb8 <MX_GPIO_Init+0xc8>)
 8000f44:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f48:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000f4c:	60fb      	str	r3, [r7, #12]
 8000f4e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f50:	4b19      	ldr	r3, [pc, #100]	@ (8000fb8 <MX_GPIO_Init+0xc8>)
 8000f52:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f56:	4a18      	ldr	r2, [pc, #96]	@ (8000fb8 <MX_GPIO_Init+0xc8>)
 8000f58:	f043 0301 	orr.w	r3, r3, #1
 8000f5c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f60:	4b15      	ldr	r3, [pc, #84]	@ (8000fb8 <MX_GPIO_Init+0xc8>)
 8000f62:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f66:	f003 0301 	and.w	r3, r3, #1
 8000f6a:	60bb      	str	r3, [r7, #8]
 8000f6c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f6e:	4b12      	ldr	r3, [pc, #72]	@ (8000fb8 <MX_GPIO_Init+0xc8>)
 8000f70:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f74:	4a10      	ldr	r2, [pc, #64]	@ (8000fb8 <MX_GPIO_Init+0xc8>)
 8000f76:	f043 0302 	orr.w	r3, r3, #2
 8000f7a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f7e:	4b0e      	ldr	r3, [pc, #56]	@ (8000fb8 <MX_GPIO_Init+0xc8>)
 8000f80:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f84:	f003 0302 	and.w	r3, r3, #2
 8000f88:	607b      	str	r3, [r7, #4]
 8000f8a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000f8c:	4b0a      	ldr	r3, [pc, #40]	@ (8000fb8 <MX_GPIO_Init+0xc8>)
 8000f8e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f92:	4a09      	ldr	r2, [pc, #36]	@ (8000fb8 <MX_GPIO_Init+0xc8>)
 8000f94:	f043 0308 	orr.w	r3, r3, #8
 8000f98:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f9c:	4b06      	ldr	r3, [pc, #24]	@ (8000fb8 <MX_GPIO_Init+0xc8>)
 8000f9e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000fa2:	f003 0308 	and.w	r3, r3, #8
 8000fa6:	603b      	str	r3, [r7, #0]
 8000fa8:	683b      	ldr	r3, [r7, #0]

}
 8000faa:	bf00      	nop
 8000fac:	371c      	adds	r7, #28
 8000fae:	46bd      	mov	sp, r7
 8000fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb4:	4770      	bx	lr
 8000fb6:	bf00      	nop
 8000fb8:	58024400 	.word	0x58024400

08000fbc <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	b082      	sub	sp, #8
 8000fc0:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN 1 */

	/* USER CODE END 1 */

	/* MPU Configuration--------------------------------------------------------*/
	MPU_Config();
 8000fc2:	f000 fb8d 	bl	80016e0 <MPU_Config>

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000fc6:	f001 fe29 	bl	8002c1c <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000fca:	f000 f9ad 	bl	8001328 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */
	//  USART10 用于Action串口转发,暂时使用无线串口将数据转发到主机
	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000fce:	f7ff ff8f 	bl	8000ef0 <MX_GPIO_Init>
	MX_FDCAN1_Init();
 8000fd2:	f7ff fd61 	bl	8000a98 <MX_FDCAN1_Init>
	MX_UART4_Init();
 8000fd6:	f000 ff75 	bl	8001ec4 <MX_UART4_Init>
	MX_UART5_Init();
 8000fda:	f000 ffbf 	bl	8001f5c <MX_UART5_Init>
	MX_UART9_Init();
 8000fde:	f001 f8a1 	bl	8002124 <MX_UART9_Init>
	MX_USART6_UART_Init();
 8000fe2:	f001 f9bd 	bl	8002360 <MX_USART6_UART_Init>
	MX_USART10_UART_Init();
 8000fe6:	f001 fa07 	bl	80023f8 <MX_USART10_UART_Init>
	MX_TIM2_Init();
 8000fea:	f000 fdab 	bl	8001b44 <MX_TIM2_Init>
	MX_USART3_UART_Init();
 8000fee:	f001 f96b 	bl	80022c8 <MX_USART3_UART_Init>
	MX_UART7_Init();
 8000ff2:	f000 ffff 	bl	8001ff4 <MX_UART7_Init>
	MX_UART8_Init();
 8000ff6:	f001 f849 	bl	800208c <MX_UART8_Init>
	MX_TIM3_Init();
 8000ffa:	f000 fdf1 	bl	8001be0 <MX_TIM3_Init>
	MX_TIM5_Init();
 8000ffe:	f000 fe3f 	bl	8001c80 <MX_TIM5_Init>
	MX_USART2_UART_Init();
 8001002:	f001 f8db 	bl	80021bc <MX_USART2_UART_Init>
	MX_TIM12_Init();
 8001006:	f000 fe8b 	bl	8001d20 <MX_TIM12_Init>
	/* USER CODE BEGIN 2 */

//	清除定时器初始化过程中的更新中断标志�?
	__HAL_TIM_CLEAR_IT(&htim2, TIM_IT_UPDATE);
 800100a:	4baa      	ldr	r3, [pc, #680]	@ (80012b4 <main+0x2f8>)
 800100c:	681b      	ldr	r3, [r3, #0]
 800100e:	f06f 0201 	mvn.w	r2, #1
 8001012:	611a      	str	r2, [r3, #16]
//	使能定时器中�?
	HAL_TIM_Base_Start_IT(&htim2);
 8001014:	48a7      	ldr	r0, [pc, #668]	@ (80012b4 <main+0x2f8>)
 8001016:	f006 feef 	bl	8007df8 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim5);
 800101a:	48a7      	ldr	r0, [pc, #668]	@ (80012b8 <main+0x2fc>)
 800101c:	f006 feec 	bl	8007df8 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim3);
 8001020:	48a6      	ldr	r0, [pc, #664]	@ (80012bc <main+0x300>)
 8001022:	f006 fee9 	bl	8007df8 <HAL_TIM_Base_Start_IT>
//	使能串口接收中断
	HAL_UART_Receive_IT(&huart4, &Screen_data, 1);
 8001026:	2201      	movs	r2, #1
 8001028:	49a5      	ldr	r1, [pc, #660]	@ (80012c0 <main+0x304>)
 800102a:	48a6      	ldr	r0, [pc, #664]	@ (80012c4 <main+0x308>)
 800102c:	f007 fd70 	bl	8008b10 <HAL_UART_Receive_IT>
//	HWT101预留中断接口
	HAL_UART_Receive_IT(&huart2, &HwtData, 1);
 8001030:	2201      	movs	r2, #1
 8001032:	49a5      	ldr	r1, [pc, #660]	@ (80012c8 <main+0x30c>)
 8001034:	48a5      	ldr	r0, [pc, #660]	@ (80012cc <main+0x310>)
 8001036:	f007 fd6b 	bl	8008b10 <HAL_UART_Receive_IT>
//	TX2通信接收中断
	HAL_UART_Receive_IT(&huart10, (uint8_t*) &aRxBuffer, 1);
 800103a:	2201      	movs	r2, #1
 800103c:	49a4      	ldr	r1, [pc, #656]	@ (80012d0 <main+0x314>)
 800103e:	48a5      	ldr	r0, [pc, #660]	@ (80012d4 <main+0x318>)
 8001040:	f007 fd66 	bl	8008b10 <HAL_UART_Receive_IT>
	HAL_UART_Receive_IT(&huart9, &data, 1);
 8001044:	2201      	movs	r2, #1
 8001046:	49a4      	ldr	r1, [pc, #656]	@ (80012d8 <main+0x31c>)
 8001048:	48a4      	ldr	r0, [pc, #656]	@ (80012dc <main+0x320>)
 800104a:	f007 fd61 	bl	8008b10 <HAL_UART_Receive_IT>
//	HAL_UART_Receive_IT(&huart10, &Joy_data, 1);

	PID_Init();
 800104e:	f00a ff13 	bl	800be78 <PID_Init>
//			if (Joy_Flag == 1) {
//				Check_Joydata();
//				HAL_Delay(100);
//			}
//		}
		if (Ready_Flag == 1)
 8001052:	4ba3      	ldr	r3, [pc, #652]	@ (80012e0 <main+0x324>)
 8001054:	781b      	ldrb	r3, [r3, #0]
 8001056:	2b01      	cmp	r3, #1
 8001058:	d104      	bne.n	8001064 <main+0xa8>
		{
			Ready_Flag = 0;
 800105a:	4ba1      	ldr	r3, [pc, #644]	@ (80012e0 <main+0x324>)
 800105c:	2200      	movs	r2, #0
 800105e:	701a      	strb	r2, [r3, #0]
//			整定车身
			Check_Status();
 8001060:	f00c fe28 	bl	800dcb4 <Check_Status>
		}
		if (System_Flag == 1)
 8001064:	4b9f      	ldr	r3, [pc, #636]	@ (80012e4 <main+0x328>)
 8001066:	781b      	ldrb	r3, [r3, #0]
 8001068:	2b01      	cmp	r3, #1
 800106a:	d1f2      	bne.n	8001052 <main+0x96>
		{
			System_Flag = 0;
 800106c:	4b9d      	ldr	r3, [pc, #628]	@ (80012e4 <main+0x328>)
 800106e:	2200      	movs	r2, #0
 8001070:	701a      	strb	r2, [r3, #0]
//			向TX2发�?�字符串"e1f"
			HAL_UART_Transmit(&huart10, (uint8_t*) "e1f", sizeof("elf") - 1,
 8001072:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001076:	2203      	movs	r2, #3
 8001078:	499b      	ldr	r1, [pc, #620]	@ (80012e8 <main+0x32c>)
 800107a:	4896      	ldr	r0, [pc, #600]	@ (80012d4 <main+0x318>)
 800107c:	f007 fbf2 	bl	8008864 <HAL_UART_Transmit>
//			Move_Left(50,50,8000);
///////////////////////////////////////////////////////////////////////////////////////////////////////////
			/***********************运行逻辑-状�?�机*************************/
			while (1)
			{
				switch (flag)
 8001080:	4b9a      	ldr	r3, [pc, #616]	@ (80012ec <main+0x330>)
 8001082:	881b      	ldrh	r3, [r3, #0]
 8001084:	2b0d      	cmp	r3, #13
 8001086:	f200 8111 	bhi.w	80012ac <main+0x2f0>
 800108a:	a201      	add	r2, pc, #4	@ (adr r2, 8001090 <main+0xd4>)
 800108c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001090:	080010c9 	.word	0x080010c9
 8001094:	08001107 	.word	0x08001107
 8001098:	08001151 	.word	0x08001151
 800109c:	0800116f 	.word	0x0800116f
 80010a0:	0800117f 	.word	0x0800117f
 80010a4:	0800119f 	.word	0x0800119f
 80010a8:	080011b3 	.word	0x080011b3
 80010ac:	080011df 	.word	0x080011df
 80010b0:	080011ff 	.word	0x080011ff
 80010b4:	0800122b 	.word	0x0800122b
 80010b8:	0800124d 	.word	0x0800124d
 80010bc:	0800126d 	.word	0x0800126d
 80010c0:	0800127d 	.word	0x0800127d
 80010c4:	0800129d 	.word	0x0800129d
				{
				case 0:  //发车，进入扫码区
//					X轴建议移动到150左右
					// Move_TO_Saomaqu(2400, 8250);
					bool temp = Move_Left(RunSpeed, RunAcc, 2400);
 80010c8:	f44f 6216 	mov.w	r2, #2400	@ 0x960
 80010cc:	2178      	movs	r1, #120	@ 0x78
 80010ce:	2064      	movs	r0, #100	@ 0x64
 80010d0:	f00b f984 	bl	800c3dc <Move_Left>
 80010d4:	4603      	mov	r3, r0
 80010d6:	71fb      	strb	r3, [r7, #7]
					while(temp != true)
 80010d8:	e007      	b.n	80010ea <main+0x12e>
					{
						temp = Move_Left(RunSpeed, RunAcc, 2400);
 80010da:	f44f 6216 	mov.w	r2, #2400	@ 0x960
 80010de:	2178      	movs	r1, #120	@ 0x78
 80010e0:	2064      	movs	r0, #100	@ 0x64
 80010e2:	f00b f97b 	bl	800c3dc <Move_Left>
 80010e6:	4603      	mov	r3, r0
 80010e8:	71fb      	strb	r3, [r7, #7]
					while(temp != true)
 80010ea:	79fb      	ldrb	r3, [r7, #7]
 80010ec:	f083 0301 	eor.w	r3, r3, #1
 80010f0:	b2db      	uxtb	r3, r3
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d1f1      	bne.n	80010da <main+0x11e>
					}    
					Start();    //5400�?
 80010f6:	f00a fb4e 	bl	800b796 <Start>
					flag = 1;
 80010fa:	4b7c      	ldr	r3, [pc, #496]	@ (80012ec <main+0x330>)
 80010fc:	2201      	movs	r2, #1
 80010fe:	801a      	strh	r2, [r3, #0]
					temp=false;
 8001100:	2300      	movs	r3, #0
 8001102:	71fb      	strb	r3, [r7, #7]
					break;
 8001104:	e0d5      	b.n	80012b2 <main+0x2f6>
//					Drop_Location_jiang(200, 120, 4000);
				case 1:  //离开扫码区，进入原料�?
//					物料理想点位 375
					temp = Move_Line(RunSpeed, RunAcc, 10500);
 8001106:	f642 1204 	movw	r2, #10500	@ 0x2904
 800110a:	2178      	movs	r1, #120	@ 0x78
 800110c:	2064      	movs	r0, #100	@ 0x64
 800110e:	f00b f907 	bl	800c320 <Move_Line>
 8001112:	4603      	mov	r3, r0
 8001114:	71fb      	strb	r3, [r7, #7]
					while(temp != true)
 8001116:	e007      	b.n	8001128 <main+0x16c>
					{
						temp = Move_Line(RunSpeed, RunAcc, 10500);
 8001118:	f642 1204 	movw	r2, #10500	@ 0x2904
 800111c:	2178      	movs	r1, #120	@ 0x78
 800111e:	2064      	movs	r0, #100	@ 0x64
 8001120:	f00b f8fe 	bl	800c320 <Move_Line>
 8001124:	4603      	mov	r3, r0
 8001126:	71fb      	strb	r3, [r7, #7]
					while(temp != true)
 8001128:	79fb      	ldrb	r3, [r7, #7]
 800112a:	f083 0301 	eor.w	r3, r3, #1
 800112e:	b2db      	uxtb	r3, r3
 8001130:	2b00      	cmp	r3, #0
 8001132:	d1f1      	bne.n	8001118 <main+0x15c>
					}
//					Move_TO_yuanliaoqu(10500);
//					Choke_Flag = false确定Move_Line已经执行完毕，可以开始进入PID整定阶段
					while(Choke_Flag == true)
 8001134:	bf00      	nop
 8001136:	4b6e      	ldr	r3, [pc, #440]	@ (80012f0 <main+0x334>)
 8001138:	781b      	ldrb	r3, [r3, #0]
 800113a:	2b00      	cmp	r3, #0
 800113c:	d1fb      	bne.n	8001136 <main+0x17a>
						;
					}
//					X参�??150 Y参�??1430
//					Move_Action_Nopid_Left_Ctrl(150, 1455);  //ACTION调整
//					�?查TX2是否传�?�物料�??
					while (Point_Flag != 1)
 800113e:	bf00      	nop
 8001140:	4b6c      	ldr	r3, [pc, #432]	@ (80012f4 <main+0x338>)
 8001142:	781b      	ldrb	r3, [r3, #0]
 8001144:	2b01      	cmp	r3, #1
 8001146:	d1fb      	bne.n	8001140 <main+0x184>
					{
						;  //如果Point_Flag值不�?1,则在此处等待
					}
//					TODO:应该在物料抓取函数中实现基于TX2的物料点位闭�?
//					Frist_Grab_Wuliao();
					flag = 2;
 8001148:	4b68      	ldr	r3, [pc, #416]	@ (80012ec <main+0x330>)
 800114a:	2202      	movs	r2, #2
 800114c:	801a      	strh	r2, [r3, #0]
					break;
 800114e:	e0b0      	b.n	80012b2 <main+0x2f6>

				case 2:  //离开原料区，进入加工�?

					Move_TO_jianzhi1(4500, 4335);
 8001150:	eddf 0a69 	vldr	s1, [pc, #420]	@ 80012f8 <main+0x33c>
 8001154:	ed9f 0a69 	vldr	s0, [pc, #420]	@ 80012fc <main+0x340>
 8001158:	f00b fbec 	bl	800c934 <Move_TO_jianzhi1>
					Roll_Status();
 800115c:	f00c fdcd 	bl	800dcfa <Roll_Status>
					HAL_Delay(50);
 8001160:	2032      	movs	r0, #50	@ 0x32
 8001162:	f001 fded 	bl	8002d40 <HAL_Delay>
//					Move_Action_Nopid_Forward_Ctrl(160, 1070);
					flag = 3;
 8001166:	4b61      	ldr	r3, [pc, #388]	@ (80012ec <main+0x330>)
 8001168:	2203      	movs	r2, #3
 800116a:	801a      	strh	r2, [r3, #0]
					break;
 800116c:	e0a1      	b.n	80012b2 <main+0x2f6>
				case 3:    //暂存�??
					Move_TO_zancunqu(22000, 4335);
 800116e:	eddf 0a62 	vldr	s1, [pc, #392]	@ 80012f8 <main+0x33c>
 8001172:	ed9f 0a63 	vldr	s0, [pc, #396]	@ 8001300 <main+0x344>
 8001176:	f00b fc02 	bl	800c97e <Move_TO_zancunqu>
					while(1)
 800117a:	bf00      	nop
 800117c:	e7fd      	b.n	800117a <main+0x1be>
					put_wuliao_to_Car_frist();
					HAL_Delay(yanshi);
					flag = 4;
					break;
				case 4:
					Move_TO_jianzhi2(9000, 4335);     //ACTION调整
 800117e:	eddf 0a5e 	vldr	s1, [pc, #376]	@ 80012f8 <main+0x33c>
 8001182:	ed9f 0a60 	vldr	s0, [pc, #384]	@ 8001304 <main+0x348>
 8001186:	f00b fc20 	bl	800c9ca <Move_TO_jianzhi2>
					Move_Action_Nopid_Forward_Ctrl(1870, 1860);
 800118a:	eddf 0a5f 	vldr	s1, [pc, #380]	@ 8001308 <main+0x34c>
 800118e:	ed9f 0a5f 	vldr	s0, [pc, #380]	@ 800130c <main+0x350>
 8001192:	f00b fdf1 	bl	800cd78 <Move_Action_Nopid_Forward_Ctrl>
					flag = 5;
 8001196:	4b55      	ldr	r3, [pc, #340]	@ (80012ec <main+0x330>)
 8001198:	2205      	movs	r2, #5
 800119a:	801a      	strh	r2, [r3, #0]
					break;
 800119c:	e089      	b.n	80012b2 <main+0x2f6>
				case 5:       //粗加工区
					Move_TO_cujiagongqu(10000);
 800119e:	ed9f 0a5c 	vldr	s0, [pc, #368]	@ 8001310 <main+0x354>
 80011a2:	f00b fc37 	bl	800ca14 <Move_TO_cujiagongqu>
					put_wuliao_to_circular_second();
 80011a6:	f00a fbb7 	bl	800b918 <put_wuliao_to_circular_second>
					flag = 6;
 80011aa:	4b50      	ldr	r3, [pc, #320]	@ (80012ec <main+0x330>)
 80011ac:	2206      	movs	r2, #6
 80011ae:	801a      	strh	r2, [r3, #0]
					break;
 80011b0:	e07f      	b.n	80012b2 <main+0x2f6>
				case 6:
					Move_TO_jianzhi3(9000, 4335);
 80011b2:	eddf 0a51 	vldr	s1, [pc, #324]	@ 80012f8 <main+0x33c>
 80011b6:	ed9f 0a53 	vldr	s0, [pc, #332]	@ 8001304 <main+0x348>
 80011ba:	f00b fc41 	bl	800ca40 <Move_TO_jianzhi3>
					Move_Action_Nopid_Left_Ctrl(170, 1860);
 80011be:	eddf 0a52 	vldr	s1, [pc, #328]	@ 8001308 <main+0x34c>
 80011c2:	ed9f 0a54 	vldr	s0, [pc, #336]	@ 8001314 <main+0x358>
 80011c6:	f00b fc77 	bl	800cab8 <Move_Action_Nopid_Left_Ctrl>
					Drop_Location_jiang(50, 50, 11000);
 80011ca:	f642 22f8 	movw	r2, #11000	@ 0x2af8
 80011ce:	2132      	movs	r1, #50	@ 0x32
 80011d0:	2032      	movs	r0, #50	@ 0x32
 80011d2:	f00b fb11 	bl	800c7f8 <Drop_Location_jiang>
					flag = 7;
 80011d6:	4b45      	ldr	r3, [pc, #276]	@ (80012ec <main+0x330>)
 80011d8:	2207      	movs	r2, #7
 80011da:	801a      	strh	r2, [r3, #0]
					break;
 80011dc:	e069      	b.n	80012b2 <main+0x2f6>
				case 7:      //原料�??
					Move_TO_fanyuanliaoqu(4000);
 80011de:	ed9f 0a4e 	vldr	s0, [pc, #312]	@ 8001318 <main+0x35c>
 80011e2:	f00b fc52 	bl	800ca8a <Move_TO_fanyuanliaoqu>
					Move_Action_Nopid_Left_Ctrl(160, 1400);      //ACTION调整
 80011e6:	eddf 0a4d 	vldr	s1, [pc, #308]	@ 800131c <main+0x360>
 80011ea:	ed9f 0a4d 	vldr	s0, [pc, #308]	@ 8001320 <main+0x364>
 80011ee:	f00b fc63 	bl	800cab8 <Move_Action_Nopid_Left_Ctrl>
					Second_Run_Frist_Grab_Wuliao();
 80011f2:	f00a fc1d 	bl	800ba30 <Second_Run_Frist_Grab_Wuliao>
					flag = 8;
 80011f6:	4b3d      	ldr	r3, [pc, #244]	@ (80012ec <main+0x330>)
 80011f8:	2208      	movs	r2, #8
 80011fa:	801a      	strh	r2, [r3, #0]
					break;
 80011fc:	e059      	b.n	80012b2 <main+0x2f6>
				case 8:
					Move_TO_jianzhi1(4500, 4335);
 80011fe:	eddf 0a3e 	vldr	s1, [pc, #248]	@ 80012f8 <main+0x33c>
 8001202:	ed9f 0a3e 	vldr	s0, [pc, #248]	@ 80012fc <main+0x340>
 8001206:	f00b fb95 	bl	800c934 <Move_TO_jianzhi1>
					Drop_Location_jiang(50, 50, 11000);
 800120a:	f642 22f8 	movw	r2, #11000	@ 0x2af8
 800120e:	2132      	movs	r1, #50	@ 0x32
 8001210:	2032      	movs	r0, #50	@ 0x32
 8001212:	f00b faf1 	bl	800c7f8 <Drop_Location_jiang>
					Move_Action_Nopid_Forward_Ctrl(160, 1070);
 8001216:	eddf 0a43 	vldr	s1, [pc, #268]	@ 8001324 <main+0x368>
 800121a:	ed9f 0a41 	vldr	s0, [pc, #260]	@ 8001320 <main+0x364>
 800121e:	f00b fdab 	bl	800cd78 <Move_Action_Nopid_Forward_Ctrl>
					flag = 9;
 8001222:	4b32      	ldr	r3, [pc, #200]	@ (80012ec <main+0x330>)
 8001224:	2209      	movs	r2, #9
 8001226:	801a      	strh	r2, [r3, #0]
					break;
 8001228:	e043      	b.n	80012b2 <main+0x2f6>
				case 9:    //暂存�??
					Move_TO_zancunqu(22000, 4335);
 800122a:	eddf 0a33 	vldr	s1, [pc, #204]	@ 80012f8 <main+0x33c>
 800122e:	ed9f 0a34 	vldr	s0, [pc, #208]	@ 8001300 <main+0x344>
 8001232:	f00b fba4 	bl	800c97e <Move_TO_zancunqu>
					Second_Run_put_wuliao_to_circular_frist();
 8001236:	f00a fcdf 	bl	800bbf8 <Second_Run_put_wuliao_to_circular_frist>

					Second_Run_put_wuliao_to_Car_frist();
 800123a:	f00a fc59 	bl	800baf0 <Second_Run_put_wuliao_to_Car_frist>
					HAL_Delay(yanshi);
 800123e:	2032      	movs	r0, #50	@ 0x32
 8001240:	f001 fd7e 	bl	8002d40 <HAL_Delay>
					flag = 10;
 8001244:	4b29      	ldr	r3, [pc, #164]	@ (80012ec <main+0x330>)
 8001246:	220a      	movs	r2, #10
 8001248:	801a      	strh	r2, [r3, #0]
					break;
 800124a:	e032      	b.n	80012b2 <main+0x2f6>
				case 10:
					Move_TO_jianzhi2(9000, 4335);     //ACTION调整
 800124c:	eddf 0a2a 	vldr	s1, [pc, #168]	@ 80012f8 <main+0x33c>
 8001250:	ed9f 0a2c 	vldr	s0, [pc, #176]	@ 8001304 <main+0x348>
 8001254:	f00b fbb9 	bl	800c9ca <Move_TO_jianzhi2>
					Move_Action_Nopid_Forward_Ctrl(1870, 1860);
 8001258:	eddf 0a2b 	vldr	s1, [pc, #172]	@ 8001308 <main+0x34c>
 800125c:	ed9f 0a2b 	vldr	s0, [pc, #172]	@ 800130c <main+0x350>
 8001260:	f00b fd8a 	bl	800cd78 <Move_Action_Nopid_Forward_Ctrl>
					flag = 11;
 8001264:	4b21      	ldr	r3, [pc, #132]	@ (80012ec <main+0x330>)
 8001266:	220b      	movs	r2, #11
 8001268:	801a      	strh	r2, [r3, #0]
					break;
 800126a:	e022      	b.n	80012b2 <main+0x2f6>
				case 11:       //粗加工区
					Move_TO_cujiagongqu(10000);
 800126c:	ed9f 0a28 	vldr	s0, [pc, #160]	@ 8001310 <main+0x354>
 8001270:	f00b fbd0 	bl	800ca14 <Move_TO_cujiagongqu>

					flag = 12;
 8001274:	4b1d      	ldr	r3, [pc, #116]	@ (80012ec <main+0x330>)
 8001276:	220c      	movs	r2, #12
 8001278:	801a      	strh	r2, [r3, #0]
					break;
 800127a:	e01a      	b.n	80012b2 <main+0x2f6>
				case 12:
					Move_TO_jianzhi3(9000, 4335);
 800127c:	eddf 0a1e 	vldr	s1, [pc, #120]	@ 80012f8 <main+0x33c>
 8001280:	ed9f 0a20 	vldr	s0, [pc, #128]	@ 8001304 <main+0x348>
 8001284:	f00b fbdc 	bl	800ca40 <Move_TO_jianzhi3>
					Move_Action_Nopid_Left_Ctrl(170, 1860);
 8001288:	eddf 0a1f 	vldr	s1, [pc, #124]	@ 8001308 <main+0x34c>
 800128c:	ed9f 0a21 	vldr	s0, [pc, #132]	@ 8001314 <main+0x358>
 8001290:	f00b fc12 	bl	800cab8 <Move_Action_Nopid_Left_Ctrl>
					flag = 13;
 8001294:	4b15      	ldr	r3, [pc, #84]	@ (80012ec <main+0x330>)
 8001296:	220d      	movs	r2, #13
 8001298:	801a      	strh	r2, [r3, #0]
					break;
 800129a:	e00a      	b.n	80012b2 <main+0x2f6>
				case 13:      //原料�??
					Move_TO_fanyuanliaoqu(22000);
 800129c:	ed9f 0a18 	vldr	s0, [pc, #96]	@ 8001300 <main+0x344>
 80012a0:	f00b fbf3 	bl	800ca8a <Move_TO_fanyuanliaoqu>
					flag = 14;
 80012a4:	4b11      	ldr	r3, [pc, #68]	@ (80012ec <main+0x330>)
 80012a6:	220e      	movs	r2, #14
 80012a8:	801a      	strh	r2, [r3, #0]
					break;
 80012aa:	e002      	b.n	80012b2 <main+0x2f6>
				default:
					Move_Stop();
 80012ac:	f00b fb2c 	bl	800c908 <Move_Stop>
					break;
 80012b0:	bf00      	nop
				switch (flag)
 80012b2:	e6e5      	b.n	8001080 <main+0xc4>
 80012b4:	24000490 	.word	0x24000490
 80012b8:	24000528 	.word	0x24000528
 80012bc:	240004dc 	.word	0x240004dc
 80012c0:	2400034c 	.word	0x2400034c
 80012c4:	240005c0 	.word	0x240005c0
 80012c8:	2400034d 	.word	0x2400034d
 80012cc:	240008a4 	.word	0x240008a4
 80012d0:	2400034e 	.word	0x2400034e
 80012d4:	24000a60 	.word	0x24000a60
 80012d8:	2400034b 	.word	0x2400034b
 80012dc:	24000810 	.word	0x24000810
 80012e0:	24000d13 	.word	0x24000d13
 80012e4:	24000d12 	.word	0x24000d12
 80012e8:	08012b20 	.word	0x08012b20
 80012ec:	24000478 	.word	0x24000478
 80012f0:	24000c2c 	.word	0x24000c2c
 80012f4:	2400045c 	.word	0x2400045c
 80012f8:	45877800 	.word	0x45877800
 80012fc:	458ca000 	.word	0x458ca000
 8001300:	46abe000 	.word	0x46abe000
 8001304:	460ca000 	.word	0x460ca000
 8001308:	44e88000 	.word	0x44e88000
 800130c:	44e9c000 	.word	0x44e9c000
 8001310:	461c4000 	.word	0x461c4000
 8001314:	432a0000 	.word	0x432a0000
 8001318:	457a0000 	.word	0x457a0000
 800131c:	44af0000 	.word	0x44af0000
 8001320:	43200000 	.word	0x43200000
 8001324:	4485c000 	.word	0x4485c000

08001328 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8001328:	b580      	push	{r7, lr}
 800132a:	b09c      	sub	sp, #112	@ 0x70
 800132c:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct =
 800132e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001332:	224c      	movs	r2, #76	@ 0x4c
 8001334:	2100      	movs	r1, #0
 8001336:	4618      	mov	r0, r3
 8001338:	f00e fb2f 	bl	800f99a <memset>
	{ 0 };
	RCC_ClkInitTypeDef RCC_ClkInitStruct =
 800133c:	1d3b      	adds	r3, r7, #4
 800133e:	2220      	movs	r2, #32
 8001340:	2100      	movs	r1, #0
 8001342:	4618      	mov	r0, r3
 8001344:	f00e fb29 	bl	800f99a <memset>
	{ 0 };

	/** Supply configuration update enable
	 */
	HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8001348:	2002      	movs	r0, #2
 800134a:	f003 ff9b 	bl	8005284 <HAL_PWREx_ConfigSupply>

	/** Configure the main internal regulator output voltage
	 */
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 800134e:	2300      	movs	r3, #0
 8001350:	603b      	str	r3, [r7, #0]
 8001352:	4b2b      	ldr	r3, [pc, #172]	@ (8001400 <SystemClock_Config+0xd8>)
 8001354:	699b      	ldr	r3, [r3, #24]
 8001356:	4a2a      	ldr	r2, [pc, #168]	@ (8001400 <SystemClock_Config+0xd8>)
 8001358:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 800135c:	6193      	str	r3, [r2, #24]
 800135e:	4b28      	ldr	r3, [pc, #160]	@ (8001400 <SystemClock_Config+0xd8>)
 8001360:	699b      	ldr	r3, [r3, #24]
 8001362:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001366:	603b      	str	r3, [r7, #0]
 8001368:	683b      	ldr	r3, [r7, #0]

	while (!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY))
 800136a:	bf00      	nop
 800136c:	4b24      	ldr	r3, [pc, #144]	@ (8001400 <SystemClock_Config+0xd8>)
 800136e:	699b      	ldr	r3, [r3, #24]
 8001370:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001374:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001378:	d1f8      	bne.n	800136c <SystemClock_Config+0x44>
	}

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800137a:	2301      	movs	r3, #1
 800137c:	627b      	str	r3, [r7, #36]	@ 0x24
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800137e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001382:	62bb      	str	r3, [r7, #40]	@ 0x28
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001384:	2302      	movs	r3, #2
 8001386:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001388:	2302      	movs	r3, #2
 800138a:	64fb      	str	r3, [r7, #76]	@ 0x4c
	RCC_OscInitStruct.PLL.PLLM = 2;
 800138c:	2302      	movs	r3, #2
 800138e:	653b      	str	r3, [r7, #80]	@ 0x50
	RCC_OscInitStruct.PLL.PLLN = 44;
 8001390:	232c      	movs	r3, #44	@ 0x2c
 8001392:	657b      	str	r3, [r7, #84]	@ 0x54
	RCC_OscInitStruct.PLL.PLLP = 1;
 8001394:	2301      	movs	r3, #1
 8001396:	65bb      	str	r3, [r7, #88]	@ 0x58
	RCC_OscInitStruct.PLL.PLLQ = 2;
 8001398:	2302      	movs	r3, #2
 800139a:	65fb      	str	r3, [r7, #92]	@ 0x5c
	RCC_OscInitStruct.PLL.PLLR = 2;
 800139c:	2302      	movs	r3, #2
 800139e:	663b      	str	r3, [r7, #96]	@ 0x60
	RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 80013a0:	230c      	movs	r3, #12
 80013a2:	667b      	str	r3, [r7, #100]	@ 0x64
	RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80013a4:	2300      	movs	r3, #0
 80013a6:	66bb      	str	r3, [r7, #104]	@ 0x68
	RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80013a8:	2300      	movs	r3, #0
 80013aa:	66fb      	str	r3, [r7, #108]	@ 0x6c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80013ac:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80013b0:	4618      	mov	r0, r3
 80013b2:	f003 ffa1 	bl	80052f8 <HAL_RCC_OscConfig>
 80013b6:	4603      	mov	r3, r0
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d001      	beq.n	80013c0 <SystemClock_Config+0x98>
	{
		Error_Handler();
 80013bc:	f000 f9bc 	bl	8001738 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 80013c0:	233f      	movs	r3, #63	@ 0x3f
 80013c2:	607b      	str	r3, [r7, #4]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_D3PCLK1
			| RCC_CLOCKTYPE_D1PCLK1;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80013c4:	2303      	movs	r3, #3
 80013c6:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80013c8:	2300      	movs	r3, #0
 80013ca:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 80013cc:	2308      	movs	r3, #8
 80013ce:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 80013d0:	2340      	movs	r3, #64	@ 0x40
 80013d2:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 80013d4:	2340      	movs	r3, #64	@ 0x40
 80013d6:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 80013d8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80013dc:	61fb      	str	r3, [r7, #28]
	RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 80013de:	2340      	movs	r3, #64	@ 0x40
 80013e0:	623b      	str	r3, [r7, #32]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80013e2:	1d3b      	adds	r3, r7, #4
 80013e4:	2103      	movs	r1, #3
 80013e6:	4618      	mov	r0, r3
 80013e8:	f004 fb60 	bl	8005aac <HAL_RCC_ClockConfig>
 80013ec:	4603      	mov	r3, r0
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d001      	beq.n	80013f6 <SystemClock_Config+0xce>
	{
		Error_Handler();
 80013f2:	f000 f9a1 	bl	8001738 <Error_Handler>
	}
}
 80013f6:	bf00      	nop
 80013f8:	3770      	adds	r7, #112	@ 0x70
 80013fa:	46bd      	mov	sp, r7
 80013fc:	bd80      	pop	{r7, pc}
 80013fe:	bf00      	nop
 8001400:	58024800 	.word	0x58024800

08001404 <__io_putchar>:

/* USER CODE BEGIN 4 */
PUTCHAR_PROTOTYPE
{
 8001404:	b580      	push	{r7, lr}
 8001406:	b082      	sub	sp, #8
 8001408:	af00      	add	r7, sp, #0
 800140a:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart4, (uint8_t*) &ch, 1, 0xFFFF);
 800140c:	1d39      	adds	r1, r7, #4
 800140e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001412:	2201      	movs	r2, #1
 8001414:	4803      	ldr	r0, [pc, #12]	@ (8001424 <__io_putchar+0x20>)
 8001416:	f007 fa25 	bl	8008864 <HAL_UART_Transmit>
	return ch;
 800141a:	687b      	ldr	r3, [r7, #4]
}
 800141c:	4618      	mov	r0, r3
 800141e:	3708      	adds	r7, #8
 8001420:	46bd      	mov	sp, r7
 8001422:	bd80      	pop	{r7, pc}
 8001424:	240005c0 	.word	0x240005c0

08001428 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001428:	b580      	push	{r7, lr}
 800142a:	b08a      	sub	sp, #40	@ 0x28
 800142c:	af04      	add	r7, sp, #16
 800142e:	6078      	str	r0, [r7, #4]
	if (huart->Instance == UART9)                          // 判断中断�?
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	4a50      	ldr	r2, [pc, #320]	@ (8001578 <HAL_UART_RxCpltCallback+0x150>)
 8001436:	4293      	cmp	r3, r2
 8001438:	d10a      	bne.n	8001450 <HAL_UART_RxCpltCallback+0x28>
	{
		Data_Analyse(data);                                // 处理Action数据
 800143a:	4b50      	ldr	r3, [pc, #320]	@ (800157c <HAL_UART_RxCpltCallback+0x154>)
 800143c:	781b      	ldrb	r3, [r3, #0]
 800143e:	4618      	mov	r0, r3
 8001440:	f009 ffba 	bl	800b3b8 <Data_Analyse>
		HAL_UART_Receive_IT(&huart9, &data, 1);            // 继续中断回调
 8001444:	2201      	movs	r2, #1
 8001446:	494d      	ldr	r1, [pc, #308]	@ (800157c <HAL_UART_RxCpltCallback+0x154>)
 8001448:	484d      	ldr	r0, [pc, #308]	@ (8001580 <HAL_UART_RxCpltCallback+0x158>)
 800144a:	f007 fb61 	bl	8008b10 <HAL_UART_Receive_IT>
 800144e:	e090      	b.n	8001572 <HAL_UART_RxCpltCallback+0x14a>

	}
	else if (huart->Instance == UART4)                   // 判断中断�?
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	4a4b      	ldr	r2, [pc, #300]	@ (8001584 <HAL_UART_RxCpltCallback+0x15c>)
 8001456:	4293      	cmp	r3, r2
 8001458:	d10a      	bne.n	8001470 <HAL_UART_RxCpltCallback+0x48>
	{
		Check_Flag(Screen_data);                       	   // 处理串口屏数�?
 800145a:	4b4b      	ldr	r3, [pc, #300]	@ (8001588 <HAL_UART_RxCpltCallback+0x160>)
 800145c:	781b      	ldrb	r3, [r3, #0]
 800145e:	4618      	mov	r0, r3
 8001460:	f00c fb90 	bl	800db84 <Check_Flag>
		HAL_UART_Receive_IT(&huart4, &Screen_data, 1);     // 继续中断回调
 8001464:	2201      	movs	r2, #1
 8001466:	4948      	ldr	r1, [pc, #288]	@ (8001588 <HAL_UART_RxCpltCallback+0x160>)
 8001468:	4848      	ldr	r0, [pc, #288]	@ (800158c <HAL_UART_RxCpltCallback+0x164>)
 800146a:	f007 fb51 	bl	8008b10 <HAL_UART_Receive_IT>
 800146e:	e080      	b.n	8001572 <HAL_UART_RxCpltCallback+0x14a>
	}

	else if (huart->Instance == USART10)
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	4a46      	ldr	r2, [pc, #280]	@ (8001590 <HAL_UART_RxCpltCallback+0x168>)
 8001476:	4293      	cmp	r3, r2
 8001478:	d17b      	bne.n	8001572 <HAL_UART_RxCpltCallback+0x14a>
	{
		//static uint8_t RxState = 0;

		RxBuffer[Uart10_Rx_Cnt++] = aRxBuffer;
 800147a:	4b46      	ldr	r3, [pc, #280]	@ (8001594 <HAL_UART_RxCpltCallback+0x16c>)
 800147c:	781b      	ldrb	r3, [r3, #0]
 800147e:	1c5a      	adds	r2, r3, #1
 8001480:	b2d1      	uxtb	r1, r2
 8001482:	4a44      	ldr	r2, [pc, #272]	@ (8001594 <HAL_UART_RxCpltCallback+0x16c>)
 8001484:	7011      	strb	r1, [r2, #0]
 8001486:	461a      	mov	r2, r3
 8001488:	4b43      	ldr	r3, [pc, #268]	@ (8001598 <HAL_UART_RxCpltCallback+0x170>)
 800148a:	7819      	ldrb	r1, [r3, #0]
 800148c:	4b43      	ldr	r3, [pc, #268]	@ (800159c <HAL_UART_RxCpltCallback+0x174>)
 800148e:	5499      	strb	r1, [r3, r2]
			memset(RxBuffer, 0, sizeof(RxBuffer));
			Uart10_Rx_Cnt = 0;
			return;
		}

		if (aRxBuffer == 'd')
 8001490:	4b41      	ldr	r3, [pc, #260]	@ (8001598 <HAL_UART_RxCpltCallback+0x170>)
 8001492:	781b      	ldrb	r3, [r3, #0]
 8001494:	2b64      	cmp	r3, #100	@ 0x64
 8001496:	d12e      	bne.n	80014f6 <HAL_UART_RxCpltCallback+0xce>
		{ // 如果包尾�?'d'，说明是物料和圆环点位数�?
			char *start = strchr(RxBuffer, 'a');
 8001498:	2161      	movs	r1, #97	@ 0x61
 800149a:	4840      	ldr	r0, [pc, #256]	@ (800159c <HAL_UART_RxCpltCallback+0x174>)
 800149c:	f00e fa85 	bl	800f9aa <strchr>
 80014a0:	6178      	str	r0, [r7, #20]
			char *end = strchr(RxBuffer, 'd');
 80014a2:	2164      	movs	r1, #100	@ 0x64
 80014a4:	483d      	ldr	r0, [pc, #244]	@ (800159c <HAL_UART_RxCpltCallback+0x174>)
 80014a6:	f00e fa80 	bl	800f9aa <strchr>
 80014aa:	6138      	str	r0, [r7, #16]

			if (start != NULL && end != NULL && end > start)
 80014ac:	697b      	ldr	r3, [r7, #20]
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d021      	beq.n	80014f6 <HAL_UART_RxCpltCallback+0xce>
 80014b2:	693b      	ldr	r3, [r7, #16]
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d01e      	beq.n	80014f6 <HAL_UART_RxCpltCallback+0xce>
 80014b8:	693a      	ldr	r2, [r7, #16]
 80014ba:	697b      	ldr	r3, [r7, #20]
 80014bc:	429a      	cmp	r2, r3
 80014be:	d91a      	bls.n	80014f6 <HAL_UART_RxCpltCallback+0xce>
			{
				*end = '\0';
 80014c0:	693b      	ldr	r3, [r7, #16]
 80014c2:	2200      	movs	r2, #0
 80014c4:	701a      	strb	r2, [r3, #0]
				if (sscanf(start + 1, "%f,%f,%d", &x, &y, &colour) == 3)
 80014c6:	697b      	ldr	r3, [r7, #20]
 80014c8:	1c58      	adds	r0, r3, #1
 80014ca:	4b35      	ldr	r3, [pc, #212]	@ (80015a0 <HAL_UART_RxCpltCallback+0x178>)
 80014cc:	9300      	str	r3, [sp, #0]
 80014ce:	4b35      	ldr	r3, [pc, #212]	@ (80015a4 <HAL_UART_RxCpltCallback+0x17c>)
 80014d0:	4a35      	ldr	r2, [pc, #212]	@ (80015a8 <HAL_UART_RxCpltCallback+0x180>)
 80014d2:	4936      	ldr	r1, [pc, #216]	@ (80015ac <HAL_UART_RxCpltCallback+0x184>)
 80014d4:	f00e f9f2 	bl	800f8bc <siscanf>
 80014d8:	4603      	mov	r3, r0
 80014da:	2b03      	cmp	r3, #3
 80014dc:	d102      	bne.n	80014e4 <HAL_UART_RxCpltCallback+0xbc>
				{
					// 数据解析成功
					Point_Flag = 1;
 80014de:	4b34      	ldr	r3, [pc, #208]	@ (80015b0 <HAL_UART_RxCpltCallback+0x188>)
 80014e0:	2201      	movs	r2, #1
 80014e2:	701a      	strb	r2, [r3, #0]
				}

				// 清空缓冲�?
				memset(RxBuffer, 0, sizeof(RxBuffer));
 80014e4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80014e8:	2100      	movs	r1, #0
 80014ea:	482c      	ldr	r0, [pc, #176]	@ (800159c <HAL_UART_RxCpltCallback+0x174>)
 80014ec:	f00e fa55 	bl	800f99a <memset>
				Uart10_Rx_Cnt = 0;
 80014f0:	4b28      	ldr	r3, [pc, #160]	@ (8001594 <HAL_UART_RxCpltCallback+0x16c>)
 80014f2:	2200      	movs	r2, #0
 80014f4:	701a      	strb	r2, [r3, #0]
			}
		}

		if (aRxBuffer == 'b')
 80014f6:	4b28      	ldr	r3, [pc, #160]	@ (8001598 <HAL_UART_RxCpltCallback+0x170>)
 80014f8:	781b      	ldrb	r3, [r3, #0]
 80014fa:	2b62      	cmp	r3, #98	@ 0x62
 80014fc:	d134      	bne.n	8001568 <HAL_UART_RxCpltCallback+0x140>
		{ // 如果包尾�?'b'，说明是二维码数�?
			char *start = strchr(RxBuffer, 'c');
 80014fe:	2163      	movs	r1, #99	@ 0x63
 8001500:	4826      	ldr	r0, [pc, #152]	@ (800159c <HAL_UART_RxCpltCallback+0x174>)
 8001502:	f00e fa52 	bl	800f9aa <strchr>
 8001506:	60f8      	str	r0, [r7, #12]
			char *end = strchr(RxBuffer, 'b');
 8001508:	2162      	movs	r1, #98	@ 0x62
 800150a:	4824      	ldr	r0, [pc, #144]	@ (800159c <HAL_UART_RxCpltCallback+0x174>)
 800150c:	f00e fa4d 	bl	800f9aa <strchr>
 8001510:	60b8      	str	r0, [r7, #8]

			if (start != NULL && end != NULL && end > start)
 8001512:	68fb      	ldr	r3, [r7, #12]
 8001514:	2b00      	cmp	r3, #0
 8001516:	d027      	beq.n	8001568 <HAL_UART_RxCpltCallback+0x140>
 8001518:	68bb      	ldr	r3, [r7, #8]
 800151a:	2b00      	cmp	r3, #0
 800151c:	d024      	beq.n	8001568 <HAL_UART_RxCpltCallback+0x140>
 800151e:	68ba      	ldr	r2, [r7, #8]
 8001520:	68fb      	ldr	r3, [r7, #12]
 8001522:	429a      	cmp	r2, r3
 8001524:	d920      	bls.n	8001568 <HAL_UART_RxCpltCallback+0x140>
			{
				*end = '\0';
 8001526:	68bb      	ldr	r3, [r7, #8]
 8001528:	2200      	movs	r2, #0
 800152a:	701a      	strb	r2, [r3, #0]
//				for (int i = 0; i < 6; i++) {
//					if (sscanf(start +1+ i, "%d", &QR_data[i])) {
				if (sscanf(start + 1, "%d,%d,%d,%d,%d,%d", &QR_data[0],
 800152c:	68fb      	ldr	r3, [r7, #12]
 800152e:	1c58      	adds	r0, r3, #1
 8001530:	4b20      	ldr	r3, [pc, #128]	@ (80015b4 <HAL_UART_RxCpltCallback+0x18c>)
 8001532:	9303      	str	r3, [sp, #12]
 8001534:	4b20      	ldr	r3, [pc, #128]	@ (80015b8 <HAL_UART_RxCpltCallback+0x190>)
 8001536:	9302      	str	r3, [sp, #8]
 8001538:	4b20      	ldr	r3, [pc, #128]	@ (80015bc <HAL_UART_RxCpltCallback+0x194>)
 800153a:	9301      	str	r3, [sp, #4]
 800153c:	4b20      	ldr	r3, [pc, #128]	@ (80015c0 <HAL_UART_RxCpltCallback+0x198>)
 800153e:	9300      	str	r3, [sp, #0]
 8001540:	4b20      	ldr	r3, [pc, #128]	@ (80015c4 <HAL_UART_RxCpltCallback+0x19c>)
 8001542:	4a21      	ldr	r2, [pc, #132]	@ (80015c8 <HAL_UART_RxCpltCallback+0x1a0>)
 8001544:	4921      	ldr	r1, [pc, #132]	@ (80015cc <HAL_UART_RxCpltCallback+0x1a4>)
 8001546:	f00e f9b9 	bl	800f8bc <siscanf>
 800154a:	4603      	mov	r3, r0
 800154c:	2b00      	cmp	r3, #0
 800154e:	d002      	beq.n	8001556 <HAL_UART_RxCpltCallback+0x12e>
						&QR_data[1], &QR_data[2], &QR_data[3], &QR_data[4],
						&QR_data[5]))
				{
					// 数据解析成功
//						if(i==5) QR_Flag =  1;
					QR_Flag = 1;
 8001550:	4b1f      	ldr	r3, [pc, #124]	@ (80015d0 <HAL_UART_RxCpltCallback+0x1a8>)
 8001552:	2201      	movs	r2, #1
 8001554:	601a      	str	r2, [r3, #0]
				}
//				}
				// 清空缓冲�?
				memset(RxBuffer, 0, sizeof(RxBuffer));
 8001556:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800155a:	2100      	movs	r1, #0
 800155c:	480f      	ldr	r0, [pc, #60]	@ (800159c <HAL_UART_RxCpltCallback+0x174>)
 800155e:	f00e fa1c 	bl	800f99a <memset>
				Uart10_Rx_Cnt = 0;
 8001562:	4b0c      	ldr	r3, [pc, #48]	@ (8001594 <HAL_UART_RxCpltCallback+0x16c>)
 8001564:	2200      	movs	r2, #0
 8001566:	701a      	strb	r2, [r3, #0]
			}
		}
		// 重新启动接收
		HAL_UART_Receive_IT(&huart10, (uint8_t*) &aRxBuffer, 1);
 8001568:	2201      	movs	r2, #1
 800156a:	490b      	ldr	r1, [pc, #44]	@ (8001598 <HAL_UART_RxCpltCallback+0x170>)
 800156c:	4819      	ldr	r0, [pc, #100]	@ (80015d4 <HAL_UART_RxCpltCallback+0x1ac>)
 800156e:	f007 facf 	bl	8008b10 <HAL_UART_Receive_IT>
//	else if (huart->Instance == USART10)                            // 判断中断
//	{
//		Recive_Joydata(Joy_data);                             	// 处理Joy_data数据
//		HAL_UART_Receive_IT(&huart10, &Joy_data, 1);       // 继续中断回调
//	}
}
 8001572:	3718      	adds	r7, #24
 8001574:	46bd      	mov	sp, r7
 8001576:	bd80      	pop	{r7, pc}
 8001578:	40011800 	.word	0x40011800
 800157c:	2400034b 	.word	0x2400034b
 8001580:	24000810 	.word	0x24000810
 8001584:	40004c00 	.word	0x40004c00
 8001588:	2400034c 	.word	0x2400034c
 800158c:	240005c0 	.word	0x240005c0
 8001590:	40011c00 	.word	0x40011c00
 8001594:	24000450 	.word	0x24000450
 8001598:	2400034e 	.word	0x2400034e
 800159c:	24000350 	.word	0x24000350
 80015a0:	2400047c 	.word	0x2400047c
 80015a4:	24000458 	.word	0x24000458
 80015a8:	24000454 	.word	0x24000454
 80015ac:	08012b24 	.word	0x08012b24
 80015b0:	2400045c 	.word	0x2400045c
 80015b4:	24000474 	.word	0x24000474
 80015b8:	24000470 	.word	0x24000470
 80015bc:	2400046c 	.word	0x2400046c
 80015c0:	24000468 	.word	0x24000468
 80015c4:	24000464 	.word	0x24000464
 80015c8:	24000460 	.word	0x24000460
 80015cc:	08012b30 	.word	0x08012b30
 80015d0:	24000484 	.word	0x24000484
 80015d4:	24000a60 	.word	0x24000a60

080015d8 <HAL_TIM_PeriodElapsedCallback>:
extern uint16_t time_tx;

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80015d8:	b580      	push	{r7, lr}
 80015da:	b082      	sub	sp, #8
 80015dc:	af00      	add	r7, sp, #0
 80015de:	6078      	str	r0, [r7, #4]
	if (htim == &htim2)
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	4a30      	ldr	r2, [pc, #192]	@ (80016a4 <HAL_TIM_PeriodElapsedCallback+0xcc>)
 80015e4:	4293      	cmp	r3, r2
 80015e6:	d106      	bne.n	80015f6 <HAL_TIM_PeriodElapsedCallback+0x1e>
	{

//		X_out = X_Ctrl(&XPID, x_goal);
//		Y_out = Y_Ctrl(&YPID, y_goal);
//		A_out = A_Ctrl(&APID, a_goal);
		Action_Show();
 80015e8:	f00c f984 	bl	800d8f4 <Action_Show>
		QR_Show();
 80015ec:	f00c f9fe 	bl	800d9ec <QR_Show>
		Point_Show();
 80015f0:	f00c fa38 	bl	800da64 <Point_Show>
 80015f4:	e052      	b.n	800169c <HAL_TIM_PeriodElapsedCallback+0xc4>

	}
	else if (htim == &htim3)
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	4a2b      	ldr	r2, [pc, #172]	@ (80016a8 <HAL_TIM_PeriodElapsedCallback+0xd0>)
 80015fa:	4293      	cmp	r3, r2
 80015fc:	d126      	bne.n	800164c <HAL_TIM_PeriodElapsedCallback+0x74>
	{
		TX_X_out = Tx_X_Ctrl(&TXPID, tx_target);
 80015fe:	4b2b      	ldr	r3, [pc, #172]	@ (80016ac <HAL_TIM_PeriodElapsedCallback+0xd4>)
 8001600:	edd3 7a00 	vldr	s15, [r3]
 8001604:	eeb0 0a67 	vmov.f32	s0, s15
 8001608:	4829      	ldr	r0, [pc, #164]	@ (80016b0 <HAL_TIM_PeriodElapsedCallback+0xd8>)
 800160a:	f00a fd29 	bl	800c060 <Tx_X_Ctrl>
 800160e:	4603      	mov	r3, r0
 8001610:	ee07 3a90 	vmov	s15, r3
 8001614:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001618:	4b26      	ldr	r3, [pc, #152]	@ (80016b4 <HAL_TIM_PeriodElapsedCallback+0xdc>)
 800161a:	edc3 7a00 	vstr	s15, [r3]
		TX_Y_out = Tx_Y_Ctrl(&TYPID, ty_target);
 800161e:	4b26      	ldr	r3, [pc, #152]	@ (80016b8 <HAL_TIM_PeriodElapsedCallback+0xe0>)
 8001620:	edd3 7a00 	vldr	s15, [r3]
 8001624:	eeb0 0a67 	vmov.f32	s0, s15
 8001628:	4824      	ldr	r0, [pc, #144]	@ (80016bc <HAL_TIM_PeriodElapsedCallback+0xe4>)
 800162a:	f00a fdbf 	bl	800c1ac <Tx_Y_Ctrl>
 800162e:	4603      	mov	r3, r0
 8001630:	ee07 3a90 	vmov	s15, r3
 8001634:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001638:	4b21      	ldr	r3, [pc, #132]	@ (80016c0 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 800163a:	edc3 7a00 	vstr	s15, [r3]
		time_tx++;
 800163e:	4b21      	ldr	r3, [pc, #132]	@ (80016c4 <HAL_TIM_PeriodElapsedCallback+0xec>)
 8001640:	881b      	ldrh	r3, [r3, #0]
 8001642:	3301      	adds	r3, #1
 8001644:	b29a      	uxth	r2, r3
 8001646:	4b1f      	ldr	r3, [pc, #124]	@ (80016c4 <HAL_TIM_PeriodElapsedCallback+0xec>)
 8001648:	801a      	strh	r2, [r3, #0]
 800164a:	e027      	b.n	800169c <HAL_TIM_PeriodElapsedCallback+0xc4>
	}
	else if (htim == &htim5)
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	4a1e      	ldr	r2, [pc, #120]	@ (80016c8 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 8001650:	4293      	cmp	r3, r2
 8001652:	d109      	bne.n	8001668 <HAL_TIM_PeriodElapsedCallback+0x90>
	{

		if (time5_jiancha != 0)
 8001654:	4b1d      	ldr	r3, [pc, #116]	@ (80016cc <HAL_TIM_PeriodElapsedCallback+0xf4>)
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	2b00      	cmp	r3, #0
 800165a:	d01f      	beq.n	800169c <HAL_TIM_PeriodElapsedCallback+0xc4>
			time5_jiancha--;
 800165c:	4b1b      	ldr	r3, [pc, #108]	@ (80016cc <HAL_TIM_PeriodElapsedCallback+0xf4>)
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	3b01      	subs	r3, #1
 8001662:	4a1a      	ldr	r2, [pc, #104]	@ (80016cc <HAL_TIM_PeriodElapsedCallback+0xf4>)
 8001664:	6013      	str	r3, [r2, #0]
 8001666:	e019      	b.n	800169c <HAL_TIM_PeriodElapsedCallback+0xc4>
	}
//	步进电机阻塞操作回调
	else if (htim == &htim12)
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	4a19      	ldr	r2, [pc, #100]	@ (80016d0 <HAL_TIM_PeriodElapsedCallback+0xf8>)
 800166c:	4293      	cmp	r3, r2
 800166e:	d115      	bne.n	800169c <HAL_TIM_PeriodElapsedCallback+0xc4>
	{
		if(Apply_Chock == true)
 8001670:	4b18      	ldr	r3, [pc, #96]	@ (80016d4 <HAL_TIM_PeriodElapsedCallback+0xfc>)
 8001672:	781b      	ldrb	r3, [r3, #0]
 8001674:	2b00      	cmp	r3, #0
 8001676:	d011      	beq.n	800169c <HAL_TIM_PeriodElapsedCallback+0xc4>
		{
			if(Base_Data == true)
 8001678:	4b17      	ldr	r3, [pc, #92]	@ (80016d8 <HAL_TIM_PeriodElapsedCallback+0x100>)
 800167a:	781b      	ldrb	r3, [r3, #0]
 800167c:	2b00      	cmp	r3, #0
 800167e:	d00c      	beq.n	800169a <HAL_TIM_PeriodElapsedCallback+0xc2>
			{
				Choke_Flag = false;
 8001680:	4b16      	ldr	r3, [pc, #88]	@ (80016dc <HAL_TIM_PeriodElapsedCallback+0x104>)
 8001682:	2200      	movs	r2, #0
 8001684:	701a      	strb	r2, [r3, #0]
				Apply_Chock = false;
 8001686:	4b13      	ldr	r3, [pc, #76]	@ (80016d4 <HAL_TIM_PeriodElapsedCallback+0xfc>)
 8001688:	2200      	movs	r2, #0
 800168a:	701a      	strb	r2, [r3, #0]
				HAL_TIM_Base_Stop_IT(&htim12);
 800168c:	4810      	ldr	r0, [pc, #64]	@ (80016d0 <HAL_TIM_PeriodElapsedCallback+0xf8>)
 800168e:	f006 fc39 	bl	8007f04 <HAL_TIM_Base_Stop_IT>
				Base_Data = false;
 8001692:	4b11      	ldr	r3, [pc, #68]	@ (80016d8 <HAL_TIM_PeriodElapsedCallback+0x100>)
 8001694:	2200      	movs	r2, #0
 8001696:	701a      	strb	r2, [r3, #0]
 8001698:	e000      	b.n	800169c <HAL_TIM_PeriodElapsedCallback+0xc4>
			}
			else
			{
				return ;
 800169a:	bf00      	nop
			}
		}
//		根据查询情况来确定是否要继续阻塞 Choke_Flag
	}
}
 800169c:	3708      	adds	r7, #8
 800169e:	46bd      	mov	sp, r7
 80016a0:	bd80      	pop	{r7, pc}
 80016a2:	bf00      	nop
 80016a4:	24000490 	.word	0x24000490
 80016a8:	240004dc 	.word	0x240004dc
 80016ac:	24000000 	.word	0x24000000
 80016b0:	24000bcc 	.word	0x24000bcc
 80016b4:	24000c24 	.word	0x24000c24
 80016b8:	24000004 	.word	0x24000004
 80016bc:	24000bf8 	.word	0x24000bf8
 80016c0:	24000c28 	.word	0x24000c28
 80016c4:	24000c34 	.word	0x24000c34
 80016c8:	24000528 	.word	0x24000528
 80016cc:	24000c30 	.word	0x24000c30
 80016d0:	24000574 	.word	0x24000574
 80016d4:	24000c2d 	.word	0x24000c2d
 80016d8:	24000349 	.word	0x24000349
 80016dc:	24000c2c 	.word	0x24000c2c

080016e0 <MPU_Config>:
/* USER CODE END 4 */

/* MPU Configuration */

void MPU_Config(void)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b084      	sub	sp, #16
 80016e4:	af00      	add	r7, sp, #0
	MPU_Region_InitTypeDef MPU_InitStruct =
 80016e6:	463b      	mov	r3, r7
 80016e8:	2200      	movs	r2, #0
 80016ea:	601a      	str	r2, [r3, #0]
 80016ec:	605a      	str	r2, [r3, #4]
 80016ee:	609a      	str	r2, [r3, #8]
 80016f0:	60da      	str	r2, [r3, #12]
	{ 0 };

	/* Disables the MPU */
	HAL_MPU_Disable();
 80016f2:	f001 fc59 	bl	8002fa8 <HAL_MPU_Disable>

	/** Initializes and configures the Region and the memory to be protected
	 */
	MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 80016f6:	2301      	movs	r3, #1
 80016f8:	703b      	strb	r3, [r7, #0]
	MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 80016fa:	2300      	movs	r3, #0
 80016fc:	707b      	strb	r3, [r7, #1]
	MPU_InitStruct.BaseAddress = 0x0;
 80016fe:	2300      	movs	r3, #0
 8001700:	607b      	str	r3, [r7, #4]
	MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8001702:	231f      	movs	r3, #31
 8001704:	723b      	strb	r3, [r7, #8]
	MPU_InitStruct.SubRegionDisable = 0x87;
 8001706:	2387      	movs	r3, #135	@ 0x87
 8001708:	727b      	strb	r3, [r7, #9]
	MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 800170a:	2300      	movs	r3, #0
 800170c:	72bb      	strb	r3, [r7, #10]
	MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 800170e:	2300      	movs	r3, #0
 8001710:	72fb      	strb	r3, [r7, #11]
	MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8001712:	2301      	movs	r3, #1
 8001714:	733b      	strb	r3, [r7, #12]
	MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8001716:	2301      	movs	r3, #1
 8001718:	737b      	strb	r3, [r7, #13]
	MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 800171a:	2300      	movs	r3, #0
 800171c:	73bb      	strb	r3, [r7, #14]
	MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 800171e:	2300      	movs	r3, #0
 8001720:	73fb      	strb	r3, [r7, #15]

	HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8001722:	463b      	mov	r3, r7
 8001724:	4618      	mov	r0, r3
 8001726:	f001 fc77 	bl	8003018 <HAL_MPU_ConfigRegion>
	/* Enables the MPU */
	HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 800172a:	2004      	movs	r0, #4
 800172c:	f001 fc54 	bl	8002fd8 <HAL_MPU_Enable>

}
 8001730:	bf00      	nop
 8001732:	3710      	adds	r7, #16
 8001734:	46bd      	mov	sp, r7
 8001736:	bd80      	pop	{r7, pc}

08001738 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8001738:	b480      	push	{r7}
 800173a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800173c:	b672      	cpsid	i
}
 800173e:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8001740:	bf00      	nop
 8001742:	e7fd      	b.n	8001740 <Error_Handler+0x8>

08001744 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001744:	b480      	push	{r7}
 8001746:	b083      	sub	sp, #12
 8001748:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800174a:	4b0a      	ldr	r3, [pc, #40]	@ (8001774 <HAL_MspInit+0x30>)
 800174c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001750:	4a08      	ldr	r2, [pc, #32]	@ (8001774 <HAL_MspInit+0x30>)
 8001752:	f043 0302 	orr.w	r3, r3, #2
 8001756:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800175a:	4b06      	ldr	r3, [pc, #24]	@ (8001774 <HAL_MspInit+0x30>)
 800175c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001760:	f003 0302 	and.w	r3, r3, #2
 8001764:	607b      	str	r3, [r7, #4]
 8001766:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001768:	bf00      	nop
 800176a:	370c      	adds	r7, #12
 800176c:	46bd      	mov	sp, r7
 800176e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001772:	4770      	bx	lr
 8001774:	58024400 	.word	0x58024400

08001778 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001778:	b480      	push	{r7}
 800177a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1)
 800177c:	bf00      	nop
 800177e:	e7fd      	b.n	800177c <NMI_Handler+0x4>

08001780 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001780:	b480      	push	{r7}
 8001782:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001784:	bf00      	nop
 8001786:	e7fd      	b.n	8001784 <HardFault_Handler+0x4>

08001788 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001788:	b480      	push	{r7}
 800178a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800178c:	bf00      	nop
 800178e:	e7fd      	b.n	800178c <MemManage_Handler+0x4>

08001790 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001790:	b480      	push	{r7}
 8001792:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001794:	bf00      	nop
 8001796:	e7fd      	b.n	8001794 <BusFault_Handler+0x4>

08001798 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001798:	b480      	push	{r7}
 800179a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800179c:	bf00      	nop
 800179e:	e7fd      	b.n	800179c <UsageFault_Handler+0x4>

080017a0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80017a0:	b480      	push	{r7}
 80017a2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80017a4:	bf00      	nop
 80017a6:	46bd      	mov	sp, r7
 80017a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ac:	4770      	bx	lr

080017ae <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80017ae:	b480      	push	{r7}
 80017b0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80017b2:	bf00      	nop
 80017b4:	46bd      	mov	sp, r7
 80017b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ba:	4770      	bx	lr

080017bc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80017bc:	b480      	push	{r7}
 80017be:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80017c0:	bf00      	nop
 80017c2:	46bd      	mov	sp, r7
 80017c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c8:	4770      	bx	lr

080017ca <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80017ca:	b580      	push	{r7, lr}
 80017cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80017ce:	f001 fa97 	bl	8002d00 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80017d2:	bf00      	nop
 80017d4:	bd80      	pop	{r7, pc}
	...

080017d8 <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 80017d8:	b580      	push	{r7, lr}
 80017da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 80017dc:	4802      	ldr	r0, [pc, #8]	@ (80017e8 <FDCAN1_IT0_IRQHandler+0x10>)
 80017de:	f002 fead 	bl	800453c <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */

  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 80017e2:	bf00      	nop
 80017e4:	bd80      	pop	{r7, pc}
 80017e6:	bf00      	nop
 80017e8:	240002a0 	.word	0x240002a0

080017ec <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80017f0:	4802      	ldr	r0, [pc, #8]	@ (80017fc <TIM2_IRQHandler+0x10>)
 80017f2:	f006 fbb6 	bl	8007f62 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80017f6:	bf00      	nop
 80017f8:	bd80      	pop	{r7, pc}
 80017fa:	bf00      	nop
 80017fc:	24000490 	.word	0x24000490

08001800 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001800:	b580      	push	{r7, lr}
 8001802:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001804:	4802      	ldr	r0, [pc, #8]	@ (8001810 <TIM3_IRQHandler+0x10>)
 8001806:	f006 fbac 	bl	8007f62 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800180a:	bf00      	nop
 800180c:	bd80      	pop	{r7, pc}
 800180e:	bf00      	nop
 8001810:	240004dc 	.word	0x240004dc

08001814 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001814:	b580      	push	{r7, lr}
 8001816:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001818:	4802      	ldr	r0, [pc, #8]	@ (8001824 <USART2_IRQHandler+0x10>)
 800181a:	f007 f9c5 	bl	8008ba8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800181e:	bf00      	nop
 8001820:	bd80      	pop	{r7, pc}
 8001822:	bf00      	nop
 8001824:	240008a4 	.word	0x240008a4

08001828 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001828:	b580      	push	{r7, lr}
 800182a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 800182c:	4802      	ldr	r0, [pc, #8]	@ (8001838 <USART3_IRQHandler+0x10>)
 800182e:	f007 f9bb 	bl	8008ba8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001832:	bf00      	nop
 8001834:	bd80      	pop	{r7, pc}
 8001836:	bf00      	nop
 8001838:	24000938 	.word	0x24000938

0800183c <TIM8_BRK_TIM12_IRQHandler>:

/**
  * @brief This function handles TIM8 break interrupt and TIM12 global interrupt.
  */
void TIM8_BRK_TIM12_IRQHandler(void)
{
 800183c:	b580      	push	{r7, lr}
 800183e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 0 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 0 */
  HAL_TIM_IRQHandler(&htim12);
 8001840:	4802      	ldr	r0, [pc, #8]	@ (800184c <TIM8_BRK_TIM12_IRQHandler+0x10>)
 8001842:	f006 fb8e 	bl	8007f62 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 1 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 1 */
}
 8001846:	bf00      	nop
 8001848:	bd80      	pop	{r7, pc}
 800184a:	bf00      	nop
 800184c:	24000574 	.word	0x24000574

08001850 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8001850:	b580      	push	{r7, lr}
 8001852:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8001854:	4802      	ldr	r0, [pc, #8]	@ (8001860 <TIM5_IRQHandler+0x10>)
 8001856:	f006 fb84 	bl	8007f62 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 800185a:	bf00      	nop
 800185c:	bd80      	pop	{r7, pc}
 800185e:	bf00      	nop
 8001860:	24000528 	.word	0x24000528

08001864 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8001864:	b580      	push	{r7, lr}
 8001866:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8001868:	4802      	ldr	r0, [pc, #8]	@ (8001874 <UART4_IRQHandler+0x10>)
 800186a:	f007 f99d 	bl	8008ba8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 800186e:	bf00      	nop
 8001870:	bd80      	pop	{r7, pc}
 8001872:	bf00      	nop
 8001874:	240005c0 	.word	0x240005c0

08001878 <UART7_IRQHandler>:

/**
  * @brief This function handles UART7 global interrupt.
  */
void UART7_IRQHandler(void)
{
 8001878:	b580      	push	{r7, lr}
 800187a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART7_IRQn 0 */

  /* USER CODE END UART7_IRQn 0 */
  HAL_UART_IRQHandler(&huart7);
 800187c:	4802      	ldr	r0, [pc, #8]	@ (8001888 <UART7_IRQHandler+0x10>)
 800187e:	f007 f993 	bl	8008ba8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART7_IRQn 1 */

  /* USER CODE END UART7_IRQn 1 */
}
 8001882:	bf00      	nop
 8001884:	bd80      	pop	{r7, pc}
 8001886:	bf00      	nop
 8001888:	240006e8 	.word	0x240006e8

0800188c <UART8_IRQHandler>:

/**
  * @brief This function handles UART8 global interrupt.
  */
void UART8_IRQHandler(void)
{
 800188c:	b580      	push	{r7, lr}
 800188e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART8_IRQn 0 */

  /* USER CODE END UART8_IRQn 0 */
  HAL_UART_IRQHandler(&huart8);
 8001890:	4802      	ldr	r0, [pc, #8]	@ (800189c <UART8_IRQHandler+0x10>)
 8001892:	f007 f989 	bl	8008ba8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART8_IRQn 1 */

  /* USER CODE END UART8_IRQn 1 */
}
 8001896:	bf00      	nop
 8001898:	bd80      	pop	{r7, pc}
 800189a:	bf00      	nop
 800189c:	2400077c 	.word	0x2400077c

080018a0 <UART9_IRQHandler>:

/**
  * @brief This function handles UART9 global interrupt.
  */
void UART9_IRQHandler(void)
{
 80018a0:	b580      	push	{r7, lr}
 80018a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART9_IRQn 0 */

  /* USER CODE END UART9_IRQn 0 */
  HAL_UART_IRQHandler(&huart9);
 80018a4:	4802      	ldr	r0, [pc, #8]	@ (80018b0 <UART9_IRQHandler+0x10>)
 80018a6:	f007 f97f 	bl	8008ba8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART9_IRQn 1 */

  /* USER CODE END UART9_IRQn 1 */
}
 80018aa:	bf00      	nop
 80018ac:	bd80      	pop	{r7, pc}
 80018ae:	bf00      	nop
 80018b0:	24000810 	.word	0x24000810

080018b4 <USART10_IRQHandler>:

/**
  * @brief This function handles USART10 global interrupt.
  */
void USART10_IRQHandler(void)
{
 80018b4:	b580      	push	{r7, lr}
 80018b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART10_IRQn 0 */

  /* USER CODE END USART10_IRQn 0 */
  HAL_UART_IRQHandler(&huart10);
 80018b8:	4802      	ldr	r0, [pc, #8]	@ (80018c4 <USART10_IRQHandler+0x10>)
 80018ba:	f007 f975 	bl	8008ba8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART10_IRQn 1 */

  /* USER CODE END USART10_IRQn 1 */
}
 80018be:	bf00      	nop
 80018c0:	bd80      	pop	{r7, pc}
 80018c2:	bf00      	nop
 80018c4:	24000a60 	.word	0x24000a60

080018c8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80018c8:	b480      	push	{r7}
 80018ca:	af00      	add	r7, sp, #0
	return 1;
 80018cc:	2301      	movs	r3, #1
}
 80018ce:	4618      	mov	r0, r3
 80018d0:	46bd      	mov	sp, r7
 80018d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d6:	4770      	bx	lr

080018d8 <_kill>:

int _kill(int pid, int sig)
{
 80018d8:	b580      	push	{r7, lr}
 80018da:	b082      	sub	sp, #8
 80018dc:	af00      	add	r7, sp, #0
 80018de:	6078      	str	r0, [r7, #4]
 80018e0:	6039      	str	r1, [r7, #0]
	(void) pid;
	(void) sig;
	errno = EINVAL;
 80018e2:	f00e f8db 	bl	800fa9c <__errno>
 80018e6:	4603      	mov	r3, r0
 80018e8:	2216      	movs	r2, #22
 80018ea:	601a      	str	r2, [r3, #0]
	return -1;
 80018ec:	f04f 33ff 	mov.w	r3, #4294967295
}
 80018f0:	4618      	mov	r0, r3
 80018f2:	3708      	adds	r7, #8
 80018f4:	46bd      	mov	sp, r7
 80018f6:	bd80      	pop	{r7, pc}

080018f8 <_exit>:

void _exit(int status)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	b082      	sub	sp, #8
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001900:	f04f 31ff 	mov.w	r1, #4294967295
 8001904:	6878      	ldr	r0, [r7, #4]
 8001906:	f7ff ffe7 	bl	80018d8 <_kill>
	while (1)
 800190a:	bf00      	nop
 800190c:	e7fd      	b.n	800190a <_exit+0x12>

0800190e <_read>:
	{
	} /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800190e:	b580      	push	{r7, lr}
 8001910:	b086      	sub	sp, #24
 8001912:	af00      	add	r7, sp, #0
 8001914:	60f8      	str	r0, [r7, #12]
 8001916:	60b9      	str	r1, [r7, #8]
 8001918:	607a      	str	r2, [r7, #4]
	(void) file;
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800191a:	2300      	movs	r3, #0
 800191c:	617b      	str	r3, [r7, #20]
 800191e:	e00a      	b.n	8001936 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001920:	f3af 8000 	nop.w
 8001924:	4601      	mov	r1, r0
 8001926:	68bb      	ldr	r3, [r7, #8]
 8001928:	1c5a      	adds	r2, r3, #1
 800192a:	60ba      	str	r2, [r7, #8]
 800192c:	b2ca      	uxtb	r2, r1
 800192e:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001930:	697b      	ldr	r3, [r7, #20]
 8001932:	3301      	adds	r3, #1
 8001934:	617b      	str	r3, [r7, #20]
 8001936:	697a      	ldr	r2, [r7, #20]
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	429a      	cmp	r2, r3
 800193c:	dbf0      	blt.n	8001920 <_read+0x12>
	}

	return len;
 800193e:	687b      	ldr	r3, [r7, #4]
}
 8001940:	4618      	mov	r0, r3
 8001942:	3718      	adds	r7, #24
 8001944:	46bd      	mov	sp, r7
 8001946:	bd80      	pop	{r7, pc}

08001948 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001948:	b580      	push	{r7, lr}
 800194a:	b086      	sub	sp, #24
 800194c:	af00      	add	r7, sp, #0
 800194e:	60f8      	str	r0, [r7, #12]
 8001950:	60b9      	str	r1, [r7, #8]
 8001952:	607a      	str	r2, [r7, #4]
	(void) file;
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001954:	2300      	movs	r3, #0
 8001956:	617b      	str	r3, [r7, #20]
 8001958:	e009      	b.n	800196e <_write+0x26>
	{
		__io_putchar(*ptr++);
 800195a:	68bb      	ldr	r3, [r7, #8]
 800195c:	1c5a      	adds	r2, r3, #1
 800195e:	60ba      	str	r2, [r7, #8]
 8001960:	781b      	ldrb	r3, [r3, #0]
 8001962:	4618      	mov	r0, r3
 8001964:	f7ff fd4e 	bl	8001404 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001968:	697b      	ldr	r3, [r7, #20]
 800196a:	3301      	adds	r3, #1
 800196c:	617b      	str	r3, [r7, #20]
 800196e:	697a      	ldr	r2, [r7, #20]
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	429a      	cmp	r2, r3
 8001974:	dbf1      	blt.n	800195a <_write+0x12>
	}
	return len;
 8001976:	687b      	ldr	r3, [r7, #4]
}
 8001978:	4618      	mov	r0, r3
 800197a:	3718      	adds	r7, #24
 800197c:	46bd      	mov	sp, r7
 800197e:	bd80      	pop	{r7, pc}

08001980 <_close>:

int _close(int file)
{
 8001980:	b480      	push	{r7}
 8001982:	b083      	sub	sp, #12
 8001984:	af00      	add	r7, sp, #0
 8001986:	6078      	str	r0, [r7, #4]
	(void) file;
	return -1;
 8001988:	f04f 33ff 	mov.w	r3, #4294967295
}
 800198c:	4618      	mov	r0, r3
 800198e:	370c      	adds	r7, #12
 8001990:	46bd      	mov	sp, r7
 8001992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001996:	4770      	bx	lr

08001998 <_fstat>:

int _fstat(int file, struct stat *st)
{
 8001998:	b480      	push	{r7}
 800199a:	b083      	sub	sp, #12
 800199c:	af00      	add	r7, sp, #0
 800199e:	6078      	str	r0, [r7, #4]
 80019a0:	6039      	str	r1, [r7, #0]
	(void) file;
	st->st_mode = S_IFCHR;
 80019a2:	683b      	ldr	r3, [r7, #0]
 80019a4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80019a8:	605a      	str	r2, [r3, #4]
	return 0;
 80019aa:	2300      	movs	r3, #0
}
 80019ac:	4618      	mov	r0, r3
 80019ae:	370c      	adds	r7, #12
 80019b0:	46bd      	mov	sp, r7
 80019b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b6:	4770      	bx	lr

080019b8 <_isatty>:

int _isatty(int file)
{
 80019b8:	b480      	push	{r7}
 80019ba:	b083      	sub	sp, #12
 80019bc:	af00      	add	r7, sp, #0
 80019be:	6078      	str	r0, [r7, #4]
	(void) file;
	return 1;
 80019c0:	2301      	movs	r3, #1
}
 80019c2:	4618      	mov	r0, r3
 80019c4:	370c      	adds	r7, #12
 80019c6:	46bd      	mov	sp, r7
 80019c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019cc:	4770      	bx	lr

080019ce <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80019ce:	b480      	push	{r7}
 80019d0:	b085      	sub	sp, #20
 80019d2:	af00      	add	r7, sp, #0
 80019d4:	60f8      	str	r0, [r7, #12]
 80019d6:	60b9      	str	r1, [r7, #8]
 80019d8:	607a      	str	r2, [r7, #4]
	(void) file;
	(void) ptr;
	(void) dir;
	return 0;
 80019da:	2300      	movs	r3, #0
}
 80019dc:	4618      	mov	r0, r3
 80019de:	3714      	adds	r7, #20
 80019e0:	46bd      	mov	sp, r7
 80019e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e6:	4770      	bx	lr

080019e8 <_sbrk>:
 * reserved size, please increase the '_Min_Stack_Size'.
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void* _sbrk(ptrdiff_t incr) {
 80019e8:	b580      	push	{r7, lr}
 80019ea:	b086      	sub	sp, #24
 80019ec:	af00      	add	r7, sp, #0
 80019ee:	6078      	str	r0, [r7, #4]
	extern uint8_t _end; /* Symbol defined in the linker script */
	extern uint8_t _estack; /* Symbol defined in the linker script */
	extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
	const uint32_t stack_limit = (uint32_t) &_estack
 80019f0:	4a14      	ldr	r2, [pc, #80]	@ (8001a44 <_sbrk+0x5c>)
			- (uint32_t) &_Min_Stack_Size;
 80019f2:	4b15      	ldr	r3, [pc, #84]	@ (8001a48 <_sbrk+0x60>)
	const uint32_t stack_limit = (uint32_t) &_estack
 80019f4:	1ad3      	subs	r3, r2, r3
 80019f6:	617b      	str	r3, [r7, #20]
	const uint8_t *max_heap = (uint8_t*) stack_limit;
 80019f8:	697b      	ldr	r3, [r7, #20]
 80019fa:	613b      	str	r3, [r7, #16]
	uint8_t *prev_heap_end;

	/* Initialize heap end at first call */
	if (NULL == __sbrk_heap_end) {
 80019fc:	4b13      	ldr	r3, [pc, #76]	@ (8001a4c <_sbrk+0x64>)
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	d102      	bne.n	8001a0a <_sbrk+0x22>
		__sbrk_heap_end = &_end;
 8001a04:	4b11      	ldr	r3, [pc, #68]	@ (8001a4c <_sbrk+0x64>)
 8001a06:	4a12      	ldr	r2, [pc, #72]	@ (8001a50 <_sbrk+0x68>)
 8001a08:	601a      	str	r2, [r3, #0]
	}

	/* Protect heap from growing into the reserved MSP stack */
	if (__sbrk_heap_end + incr > max_heap) {
 8001a0a:	4b10      	ldr	r3, [pc, #64]	@ (8001a4c <_sbrk+0x64>)
 8001a0c:	681a      	ldr	r2, [r3, #0]
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	4413      	add	r3, r2
 8001a12:	693a      	ldr	r2, [r7, #16]
 8001a14:	429a      	cmp	r2, r3
 8001a16:	d207      	bcs.n	8001a28 <_sbrk+0x40>
		errno = ENOMEM;
 8001a18:	f00e f840 	bl	800fa9c <__errno>
 8001a1c:	4603      	mov	r3, r0
 8001a1e:	220c      	movs	r2, #12
 8001a20:	601a      	str	r2, [r3, #0]
		return (void*) -1;
 8001a22:	f04f 33ff 	mov.w	r3, #4294967295
 8001a26:	e009      	b.n	8001a3c <_sbrk+0x54>
	}

	prev_heap_end = __sbrk_heap_end;
 8001a28:	4b08      	ldr	r3, [pc, #32]	@ (8001a4c <_sbrk+0x64>)
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	60fb      	str	r3, [r7, #12]
	__sbrk_heap_end += incr;
 8001a2e:	4b07      	ldr	r3, [pc, #28]	@ (8001a4c <_sbrk+0x64>)
 8001a30:	681a      	ldr	r2, [r3, #0]
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	4413      	add	r3, r2
 8001a36:	4a05      	ldr	r2, [pc, #20]	@ (8001a4c <_sbrk+0x64>)
 8001a38:	6013      	str	r3, [r2, #0]

	return (void*) prev_heap_end;
 8001a3a:	68fb      	ldr	r3, [r7, #12]
}
 8001a3c:	4618      	mov	r0, r3
 8001a3e:	3718      	adds	r7, #24
 8001a40:	46bd      	mov	sp, r7
 8001a42:	bd80      	pop	{r7, pc}
 8001a44:	24050000 	.word	0x24050000
 8001a48:	00000400 	.word	0x00000400
 8001a4c:	2400048c 	.word	0x2400048c
 8001a50:	24000e68 	.word	0x24000e68

08001a54 <SystemInit>:
 *         configuration.
 * @param  None
 * @retval None
 */
void SystemInit(void)
{
 8001a54:	b480      	push	{r7}
 8001a56:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

	/* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
	SCB->CPACR |= ((3UL << (10 * 2)) | (3UL << (11 * 2))); /* set CP10 and CP11 Full Access */
 8001a58:	4b32      	ldr	r3, [pc, #200]	@ (8001b24 <SystemInit+0xd0>)
 8001a5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001a5e:	4a31      	ldr	r2, [pc, #196]	@ (8001b24 <SystemInit+0xd0>)
 8001a60:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001a64:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
	/* Reset the RCC clock configuration to the default reset state ------------*/

	/* Increasing the CPU frequency */
	if (FLASH_LATENCY_DEFAULT > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001a68:	4b2f      	ldr	r3, [pc, #188]	@ (8001b28 <SystemInit+0xd4>)
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	f003 030f 	and.w	r3, r3, #15
 8001a70:	2b06      	cmp	r3, #6
 8001a72:	d807      	bhi.n	8001a84 <SystemInit+0x30>
	{
		/* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
		MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY,
 8001a74:	4b2c      	ldr	r3, [pc, #176]	@ (8001b28 <SystemInit+0xd4>)
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	f023 030f 	bic.w	r3, r3, #15
 8001a7c:	4a2a      	ldr	r2, [pc, #168]	@ (8001b28 <SystemInit+0xd4>)
 8001a7e:	f043 0307 	orr.w	r3, r3, #7
 8001a82:	6013      	str	r3, [r2, #0]
				(uint32_t)(FLASH_LATENCY_DEFAULT));
	}

	/* Set HSION bit */
	RCC->CR |= RCC_CR_HSION;
 8001a84:	4b29      	ldr	r3, [pc, #164]	@ (8001b2c <SystemInit+0xd8>)
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	4a28      	ldr	r2, [pc, #160]	@ (8001b2c <SystemInit+0xd8>)
 8001a8a:	f043 0301 	orr.w	r3, r3, #1
 8001a8e:	6013      	str	r3, [r2, #0]

	/* Reset CFGR register */
	RCC->CFGR = 0x00000000;
 8001a90:	4b26      	ldr	r3, [pc, #152]	@ (8001b2c <SystemInit+0xd8>)
 8001a92:	2200      	movs	r2, #0
 8001a94:	611a      	str	r2, [r3, #16]

	/* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
	RCC->CR &= 0xEAF6ED7FU;
 8001a96:	4b25      	ldr	r3, [pc, #148]	@ (8001b2c <SystemInit+0xd8>)
 8001a98:	681a      	ldr	r2, [r3, #0]
 8001a9a:	4924      	ldr	r1, [pc, #144]	@ (8001b2c <SystemInit+0xd8>)
 8001a9c:	4b24      	ldr	r3, [pc, #144]	@ (8001b30 <SystemInit+0xdc>)
 8001a9e:	4013      	ands	r3, r2
 8001aa0:	600b      	str	r3, [r1, #0]

	/* Decreasing the number of wait states because of lower CPU frequency */
	if (FLASH_LATENCY_DEFAULT < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001aa2:	4b21      	ldr	r3, [pc, #132]	@ (8001b28 <SystemInit+0xd4>)
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	f003 0308 	and.w	r3, r3, #8
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d007      	beq.n	8001abe <SystemInit+0x6a>
	{
		/* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
		MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY,
 8001aae:	4b1e      	ldr	r3, [pc, #120]	@ (8001b28 <SystemInit+0xd4>)
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	f023 030f 	bic.w	r3, r3, #15
 8001ab6:	4a1c      	ldr	r2, [pc, #112]	@ (8001b28 <SystemInit+0xd4>)
 8001ab8:	f043 0307 	orr.w	r3, r3, #7
 8001abc:	6013      	str	r3, [r2, #0]
				(uint32_t)(FLASH_LATENCY_DEFAULT));
	}

#if defined(D3_SRAM_BASE)
	/* Reset D1CFGR register */
	RCC->D1CFGR = 0x00000000;
 8001abe:	4b1b      	ldr	r3, [pc, #108]	@ (8001b2c <SystemInit+0xd8>)
 8001ac0:	2200      	movs	r2, #0
 8001ac2:	619a      	str	r2, [r3, #24]

	/* Reset D2CFGR register */
	RCC->D2CFGR = 0x00000000;
 8001ac4:	4b19      	ldr	r3, [pc, #100]	@ (8001b2c <SystemInit+0xd8>)
 8001ac6:	2200      	movs	r2, #0
 8001ac8:	61da      	str	r2, [r3, #28]

	/* Reset D3CFGR register */
	RCC->D3CFGR = 0x00000000;
 8001aca:	4b18      	ldr	r3, [pc, #96]	@ (8001b2c <SystemInit+0xd8>)
 8001acc:	2200      	movs	r2, #0
 8001ace:	621a      	str	r2, [r3, #32]

	/* Reset SRDCFGR register */
	RCC->SRDCFGR = 0x00000000;
#endif
	/* Reset PLLCKSELR register */
	RCC->PLLCKSELR = 0x02020200;
 8001ad0:	4b16      	ldr	r3, [pc, #88]	@ (8001b2c <SystemInit+0xd8>)
 8001ad2:	4a18      	ldr	r2, [pc, #96]	@ (8001b34 <SystemInit+0xe0>)
 8001ad4:	629a      	str	r2, [r3, #40]	@ 0x28

	/* Reset PLLCFGR register */
	RCC->PLLCFGR = 0x01FF0000;
 8001ad6:	4b15      	ldr	r3, [pc, #84]	@ (8001b2c <SystemInit+0xd8>)
 8001ad8:	4a17      	ldr	r2, [pc, #92]	@ (8001b38 <SystemInit+0xe4>)
 8001ada:	62da      	str	r2, [r3, #44]	@ 0x2c
	/* Reset PLL1DIVR register */
	RCC->PLL1DIVR = 0x01010280;
 8001adc:	4b13      	ldr	r3, [pc, #76]	@ (8001b2c <SystemInit+0xd8>)
 8001ade:	4a17      	ldr	r2, [pc, #92]	@ (8001b3c <SystemInit+0xe8>)
 8001ae0:	631a      	str	r2, [r3, #48]	@ 0x30
	/* Reset PLL1FRACR register */
	RCC->PLL1FRACR = 0x00000000;
 8001ae2:	4b12      	ldr	r3, [pc, #72]	@ (8001b2c <SystemInit+0xd8>)
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	635a      	str	r2, [r3, #52]	@ 0x34

	/* Reset PLL2DIVR register */
	RCC->PLL2DIVR = 0x01010280;
 8001ae8:	4b10      	ldr	r3, [pc, #64]	@ (8001b2c <SystemInit+0xd8>)
 8001aea:	4a14      	ldr	r2, [pc, #80]	@ (8001b3c <SystemInit+0xe8>)
 8001aec:	639a      	str	r2, [r3, #56]	@ 0x38

	/* Reset PLL2FRACR register */

	RCC->PLL2FRACR = 0x00000000;
 8001aee:	4b0f      	ldr	r3, [pc, #60]	@ (8001b2c <SystemInit+0xd8>)
 8001af0:	2200      	movs	r2, #0
 8001af2:	63da      	str	r2, [r3, #60]	@ 0x3c
	/* Reset PLL3DIVR register */
	RCC->PLL3DIVR = 0x01010280;
 8001af4:	4b0d      	ldr	r3, [pc, #52]	@ (8001b2c <SystemInit+0xd8>)
 8001af6:	4a11      	ldr	r2, [pc, #68]	@ (8001b3c <SystemInit+0xe8>)
 8001af8:	641a      	str	r2, [r3, #64]	@ 0x40

	/* Reset PLL3FRACR register */
	RCC->PLL3FRACR = 0x00000000;
 8001afa:	4b0c      	ldr	r3, [pc, #48]	@ (8001b2c <SystemInit+0xd8>)
 8001afc:	2200      	movs	r2, #0
 8001afe:	645a      	str	r2, [r3, #68]	@ 0x44

	/* Reset HSEBYP bit */
	RCC->CR &= 0xFFFBFFFFU;
 8001b00:	4b0a      	ldr	r3, [pc, #40]	@ (8001b2c <SystemInit+0xd8>)
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	4a09      	ldr	r2, [pc, #36]	@ (8001b2c <SystemInit+0xd8>)
 8001b06:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001b0a:	6013      	str	r3, [r2, #0]

	/* Disable all interrupts */
	RCC->CIER = 0x00000000;
 8001b0c:	4b07      	ldr	r3, [pc, #28]	@ (8001b2c <SystemInit+0xd8>)
 8001b0e:	2200      	movs	r2, #0
 8001b10:	661a      	str	r2, [r3, #96]	@ 0x60
	/*
	 * Disable the FMC bank1 (enabled after reset).
	 * This, prevents CPU speculation access on this bank which blocks the use of FMC during
	 * 24us. During this time the others FMC master (such as LTDC) cannot use it!
	 */
	FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8001b12:	4b0b      	ldr	r3, [pc, #44]	@ (8001b40 <SystemInit+0xec>)
 8001b14:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8001b18:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8001b1a:	bf00      	nop
 8001b1c:	46bd      	mov	sp, r7
 8001b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b22:	4770      	bx	lr
 8001b24:	e000ed00 	.word	0xe000ed00
 8001b28:	52002000 	.word	0x52002000
 8001b2c:	58024400 	.word	0x58024400
 8001b30:	eaf6ed7f 	.word	0xeaf6ed7f
 8001b34:	02020200 	.word	0x02020200
 8001b38:	01ff0000 	.word	0x01ff0000
 8001b3c:	01010280 	.word	0x01010280
 8001b40:	52004000 	.word	0x52004000

08001b44 <MX_TIM2_Init>:
TIM_HandleTypeDef htim5;
TIM_HandleTypeDef htim12;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001b44:	b580      	push	{r7, lr}
 8001b46:	b088      	sub	sp, #32
 8001b48:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001b4a:	f107 0310 	add.w	r3, r7, #16
 8001b4e:	2200      	movs	r2, #0
 8001b50:	601a      	str	r2, [r3, #0]
 8001b52:	605a      	str	r2, [r3, #4]
 8001b54:	609a      	str	r2, [r3, #8]
 8001b56:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b58:	1d3b      	adds	r3, r7, #4
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	601a      	str	r2, [r3, #0]
 8001b5e:	605a      	str	r2, [r3, #4]
 8001b60:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001b62:	4b1e      	ldr	r3, [pc, #120]	@ (8001bdc <MX_TIM2_Init+0x98>)
 8001b64:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001b68:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 550-1;
 8001b6a:	4b1c      	ldr	r3, [pc, #112]	@ (8001bdc <MX_TIM2_Init+0x98>)
 8001b6c:	f240 2225 	movw	r2, #549	@ 0x225
 8001b70:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b72:	4b1a      	ldr	r3, [pc, #104]	@ (8001bdc <MX_TIM2_Init+0x98>)
 8001b74:	2200      	movs	r2, #0
 8001b76:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 20000-1;
 8001b78:	4b18      	ldr	r3, [pc, #96]	@ (8001bdc <MX_TIM2_Init+0x98>)
 8001b7a:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8001b7e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b80:	4b16      	ldr	r3, [pc, #88]	@ (8001bdc <MX_TIM2_Init+0x98>)
 8001b82:	2200      	movs	r2, #0
 8001b84:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001b86:	4b15      	ldr	r3, [pc, #84]	@ (8001bdc <MX_TIM2_Init+0x98>)
 8001b88:	2280      	movs	r2, #128	@ 0x80
 8001b8a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001b8c:	4813      	ldr	r0, [pc, #76]	@ (8001bdc <MX_TIM2_Init+0x98>)
 8001b8e:	f006 f8db 	bl	8007d48 <HAL_TIM_Base_Init>
 8001b92:	4603      	mov	r3, r0
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d001      	beq.n	8001b9c <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 8001b98:	f7ff fdce 	bl	8001738 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001b9c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001ba0:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001ba2:	f107 0310 	add.w	r3, r7, #16
 8001ba6:	4619      	mov	r1, r3
 8001ba8:	480c      	ldr	r0, [pc, #48]	@ (8001bdc <MX_TIM2_Init+0x98>)
 8001baa:	f006 fae1 	bl	8008170 <HAL_TIM_ConfigClockSource>
 8001bae:	4603      	mov	r3, r0
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d001      	beq.n	8001bb8 <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 8001bb4:	f7ff fdc0 	bl	8001738 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001bb8:	2300      	movs	r3, #0
 8001bba:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001bbc:	2300      	movs	r3, #0
 8001bbe:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001bc0:	1d3b      	adds	r3, r7, #4
 8001bc2:	4619      	mov	r1, r3
 8001bc4:	4805      	ldr	r0, [pc, #20]	@ (8001bdc <MX_TIM2_Init+0x98>)
 8001bc6:	f006 fd43 	bl	8008650 <HAL_TIMEx_MasterConfigSynchronization>
 8001bca:	4603      	mov	r3, r0
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d001      	beq.n	8001bd4 <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 8001bd0:	f7ff fdb2 	bl	8001738 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001bd4:	bf00      	nop
 8001bd6:	3720      	adds	r7, #32
 8001bd8:	46bd      	mov	sp, r7
 8001bda:	bd80      	pop	{r7, pc}
 8001bdc:	24000490 	.word	0x24000490

08001be0 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001be0:	b580      	push	{r7, lr}
 8001be2:	b088      	sub	sp, #32
 8001be4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001be6:	f107 0310 	add.w	r3, r7, #16
 8001bea:	2200      	movs	r2, #0
 8001bec:	601a      	str	r2, [r3, #0]
 8001bee:	605a      	str	r2, [r3, #4]
 8001bf0:	609a      	str	r2, [r3, #8]
 8001bf2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001bf4:	1d3b      	adds	r3, r7, #4
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	601a      	str	r2, [r3, #0]
 8001bfa:	605a      	str	r2, [r3, #4]
 8001bfc:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001bfe:	4b1e      	ldr	r3, [pc, #120]	@ (8001c78 <MX_TIM3_Init+0x98>)
 8001c00:	4a1e      	ldr	r2, [pc, #120]	@ (8001c7c <MX_TIM3_Init+0x9c>)
 8001c02:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 550-1;
 8001c04:	4b1c      	ldr	r3, [pc, #112]	@ (8001c78 <MX_TIM3_Init+0x98>)
 8001c06:	f240 2225 	movw	r2, #549	@ 0x225
 8001c0a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c0c:	4b1a      	ldr	r3, [pc, #104]	@ (8001c78 <MX_TIM3_Init+0x98>)
 8001c0e:	2200      	movs	r2, #0
 8001c10:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 20000-1;
 8001c12:	4b19      	ldr	r3, [pc, #100]	@ (8001c78 <MX_TIM3_Init+0x98>)
 8001c14:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8001c18:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c1a:	4b17      	ldr	r3, [pc, #92]	@ (8001c78 <MX_TIM3_Init+0x98>)
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c20:	4b15      	ldr	r3, [pc, #84]	@ (8001c78 <MX_TIM3_Init+0x98>)
 8001c22:	2200      	movs	r2, #0
 8001c24:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001c26:	4814      	ldr	r0, [pc, #80]	@ (8001c78 <MX_TIM3_Init+0x98>)
 8001c28:	f006 f88e 	bl	8007d48 <HAL_TIM_Base_Init>
 8001c2c:	4603      	mov	r3, r0
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d001      	beq.n	8001c36 <MX_TIM3_Init+0x56>
  {
    Error_Handler();
 8001c32:	f7ff fd81 	bl	8001738 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001c36:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001c3a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001c3c:	f107 0310 	add.w	r3, r7, #16
 8001c40:	4619      	mov	r1, r3
 8001c42:	480d      	ldr	r0, [pc, #52]	@ (8001c78 <MX_TIM3_Init+0x98>)
 8001c44:	f006 fa94 	bl	8008170 <HAL_TIM_ConfigClockSource>
 8001c48:	4603      	mov	r3, r0
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d001      	beq.n	8001c52 <MX_TIM3_Init+0x72>
  {
    Error_Handler();
 8001c4e:	f7ff fd73 	bl	8001738 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c52:	2300      	movs	r3, #0
 8001c54:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c56:	2300      	movs	r3, #0
 8001c58:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001c5a:	1d3b      	adds	r3, r7, #4
 8001c5c:	4619      	mov	r1, r3
 8001c5e:	4806      	ldr	r0, [pc, #24]	@ (8001c78 <MX_TIM3_Init+0x98>)
 8001c60:	f006 fcf6 	bl	8008650 <HAL_TIMEx_MasterConfigSynchronization>
 8001c64:	4603      	mov	r3, r0
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d001      	beq.n	8001c6e <MX_TIM3_Init+0x8e>
  {
    Error_Handler();
 8001c6a:	f7ff fd65 	bl	8001738 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001c6e:	bf00      	nop
 8001c70:	3720      	adds	r7, #32
 8001c72:	46bd      	mov	sp, r7
 8001c74:	bd80      	pop	{r7, pc}
 8001c76:	bf00      	nop
 8001c78:	240004dc 	.word	0x240004dc
 8001c7c:	40000400 	.word	0x40000400

08001c80 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8001c80:	b580      	push	{r7, lr}
 8001c82:	b088      	sub	sp, #32
 8001c84:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001c86:	f107 0310 	add.w	r3, r7, #16
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	601a      	str	r2, [r3, #0]
 8001c8e:	605a      	str	r2, [r3, #4]
 8001c90:	609a      	str	r2, [r3, #8]
 8001c92:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c94:	1d3b      	adds	r3, r7, #4
 8001c96:	2200      	movs	r2, #0
 8001c98:	601a      	str	r2, [r3, #0]
 8001c9a:	605a      	str	r2, [r3, #4]
 8001c9c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001c9e:	4b1e      	ldr	r3, [pc, #120]	@ (8001d18 <MX_TIM5_Init+0x98>)
 8001ca0:	4a1e      	ldr	r2, [pc, #120]	@ (8001d1c <MX_TIM5_Init+0x9c>)
 8001ca2:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 550-1;
 8001ca4:	4b1c      	ldr	r3, [pc, #112]	@ (8001d18 <MX_TIM5_Init+0x98>)
 8001ca6:	f240 2225 	movw	r2, #549	@ 0x225
 8001caa:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001cac:	4b1a      	ldr	r3, [pc, #104]	@ (8001d18 <MX_TIM5_Init+0x98>)
 8001cae:	2200      	movs	r2, #0
 8001cb0:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 10000-1;
 8001cb2:	4b19      	ldr	r3, [pc, #100]	@ (8001d18 <MX_TIM5_Init+0x98>)
 8001cb4:	f242 720f 	movw	r2, #9999	@ 0x270f
 8001cb8:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001cba:	4b17      	ldr	r3, [pc, #92]	@ (8001d18 <MX_TIM5_Init+0x98>)
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001cc0:	4b15      	ldr	r3, [pc, #84]	@ (8001d18 <MX_TIM5_Init+0x98>)
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8001cc6:	4814      	ldr	r0, [pc, #80]	@ (8001d18 <MX_TIM5_Init+0x98>)
 8001cc8:	f006 f83e 	bl	8007d48 <HAL_TIM_Base_Init>
 8001ccc:	4603      	mov	r3, r0
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d001      	beq.n	8001cd6 <MX_TIM5_Init+0x56>
  {
    Error_Handler();
 8001cd2:	f7ff fd31 	bl	8001738 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001cd6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001cda:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8001cdc:	f107 0310 	add.w	r3, r7, #16
 8001ce0:	4619      	mov	r1, r3
 8001ce2:	480d      	ldr	r0, [pc, #52]	@ (8001d18 <MX_TIM5_Init+0x98>)
 8001ce4:	f006 fa44 	bl	8008170 <HAL_TIM_ConfigClockSource>
 8001ce8:	4603      	mov	r3, r0
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d001      	beq.n	8001cf2 <MX_TIM5_Init+0x72>
  {
    Error_Handler();
 8001cee:	f7ff fd23 	bl	8001738 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001cf2:	2300      	movs	r3, #0
 8001cf4:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001cf6:	2300      	movs	r3, #0
 8001cf8:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001cfa:	1d3b      	adds	r3, r7, #4
 8001cfc:	4619      	mov	r1, r3
 8001cfe:	4806      	ldr	r0, [pc, #24]	@ (8001d18 <MX_TIM5_Init+0x98>)
 8001d00:	f006 fca6 	bl	8008650 <HAL_TIMEx_MasterConfigSynchronization>
 8001d04:	4603      	mov	r3, r0
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d001      	beq.n	8001d0e <MX_TIM5_Init+0x8e>
  {
    Error_Handler();
 8001d0a:	f7ff fd15 	bl	8001738 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8001d0e:	bf00      	nop
 8001d10:	3720      	adds	r7, #32
 8001d12:	46bd      	mov	sp, r7
 8001d14:	bd80      	pop	{r7, pc}
 8001d16:	bf00      	nop
 8001d18:	24000528 	.word	0x24000528
 8001d1c:	40000c00 	.word	0x40000c00

08001d20 <MX_TIM12_Init>:
/* TIM12 init function */
void MX_TIM12_Init(void)
{
 8001d20:	b580      	push	{r7, lr}
 8001d22:	b088      	sub	sp, #32
 8001d24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001d26:	f107 0310 	add.w	r3, r7, #16
 8001d2a:	2200      	movs	r2, #0
 8001d2c:	601a      	str	r2, [r3, #0]
 8001d2e:	605a      	str	r2, [r3, #4]
 8001d30:	609a      	str	r2, [r3, #8]
 8001d32:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d34:	1d3b      	adds	r3, r7, #4
 8001d36:	2200      	movs	r2, #0
 8001d38:	601a      	str	r2, [r3, #0]
 8001d3a:	605a      	str	r2, [r3, #4]
 8001d3c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 8001d3e:	4b1d      	ldr	r3, [pc, #116]	@ (8001db4 <MX_TIM12_Init+0x94>)
 8001d40:	4a1d      	ldr	r2, [pc, #116]	@ (8001db8 <MX_TIM12_Init+0x98>)
 8001d42:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 65535;
 8001d44:	4b1b      	ldr	r3, [pc, #108]	@ (8001db4 <MX_TIM12_Init+0x94>)
 8001d46:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001d4a:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d4c:	4b19      	ldr	r3, [pc, #100]	@ (8001db4 <MX_TIM12_Init+0x94>)
 8001d4e:	2200      	movs	r2, #0
 8001d50:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 19;
 8001d52:	4b18      	ldr	r3, [pc, #96]	@ (8001db4 <MX_TIM12_Init+0x94>)
 8001d54:	2213      	movs	r2, #19
 8001d56:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d58:	4b16      	ldr	r3, [pc, #88]	@ (8001db4 <MX_TIM12_Init+0x94>)
 8001d5a:	2200      	movs	r2, #0
 8001d5c:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d5e:	4b15      	ldr	r3, [pc, #84]	@ (8001db4 <MX_TIM12_Init+0x94>)
 8001d60:	2200      	movs	r2, #0
 8001d62:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim12) != HAL_OK)
 8001d64:	4813      	ldr	r0, [pc, #76]	@ (8001db4 <MX_TIM12_Init+0x94>)
 8001d66:	f005 ffef 	bl	8007d48 <HAL_TIM_Base_Init>
 8001d6a:	4603      	mov	r3, r0
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d001      	beq.n	8001d74 <MX_TIM12_Init+0x54>
  {
    Error_Handler();
 8001d70:	f7ff fce2 	bl	8001738 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001d74:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001d78:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim12, &sClockSourceConfig) != HAL_OK)
 8001d7a:	f107 0310 	add.w	r3, r7, #16
 8001d7e:	4619      	mov	r1, r3
 8001d80:	480c      	ldr	r0, [pc, #48]	@ (8001db4 <MX_TIM12_Init+0x94>)
 8001d82:	f006 f9f5 	bl	8008170 <HAL_TIM_ConfigClockSource>
 8001d86:	4603      	mov	r3, r0
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d001      	beq.n	8001d90 <MX_TIM12_Init+0x70>
  {
    Error_Handler();
 8001d8c:	f7ff fcd4 	bl	8001738 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d90:	2300      	movs	r3, #0
 8001d92:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d94:	2300      	movs	r3, #0
 8001d96:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim12, &sMasterConfig) != HAL_OK)
 8001d98:	1d3b      	adds	r3, r7, #4
 8001d9a:	4619      	mov	r1, r3
 8001d9c:	4805      	ldr	r0, [pc, #20]	@ (8001db4 <MX_TIM12_Init+0x94>)
 8001d9e:	f006 fc57 	bl	8008650 <HAL_TIMEx_MasterConfigSynchronization>
 8001da2:	4603      	mov	r3, r0
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d001      	beq.n	8001dac <MX_TIM12_Init+0x8c>
  {
    Error_Handler();
 8001da8:	f7ff fcc6 	bl	8001738 <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */

}
 8001dac:	bf00      	nop
 8001dae:	3720      	adds	r7, #32
 8001db0:	46bd      	mov	sp, r7
 8001db2:	bd80      	pop	{r7, pc}
 8001db4:	24000574 	.word	0x24000574
 8001db8:	40001800 	.word	0x40001800

08001dbc <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	b086      	sub	sp, #24
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001dcc:	d117      	bne.n	8001dfe <HAL_TIM_Base_MspInit+0x42>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001dce:	4b39      	ldr	r3, [pc, #228]	@ (8001eb4 <HAL_TIM_Base_MspInit+0xf8>)
 8001dd0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001dd4:	4a37      	ldr	r2, [pc, #220]	@ (8001eb4 <HAL_TIM_Base_MspInit+0xf8>)
 8001dd6:	f043 0301 	orr.w	r3, r3, #1
 8001dda:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001dde:	4b35      	ldr	r3, [pc, #212]	@ (8001eb4 <HAL_TIM_Base_MspInit+0xf8>)
 8001de0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001de4:	f003 0301 	and.w	r3, r3, #1
 8001de8:	617b      	str	r3, [r7, #20]
 8001dea:	697b      	ldr	r3, [r7, #20]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 11, 0);
 8001dec:	2200      	movs	r2, #0
 8001dee:	210b      	movs	r1, #11
 8001df0:	201c      	movs	r0, #28
 8001df2:	f001 f8a4 	bl	8002f3e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001df6:	201c      	movs	r0, #28
 8001df8:	f001 f8bb 	bl	8002f72 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
  /* USER CODE BEGIN TIM12_MspInit 1 */

  /* USER CODE END TIM12_MspInit 1 */
  }
}
 8001dfc:	e055      	b.n	8001eaa <HAL_TIM_Base_MspInit+0xee>
  else if(tim_baseHandle->Instance==TIM3)
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	4a2d      	ldr	r2, [pc, #180]	@ (8001eb8 <HAL_TIM_Base_MspInit+0xfc>)
 8001e04:	4293      	cmp	r3, r2
 8001e06:	d117      	bne.n	8001e38 <HAL_TIM_Base_MspInit+0x7c>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001e08:	4b2a      	ldr	r3, [pc, #168]	@ (8001eb4 <HAL_TIM_Base_MspInit+0xf8>)
 8001e0a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001e0e:	4a29      	ldr	r2, [pc, #164]	@ (8001eb4 <HAL_TIM_Base_MspInit+0xf8>)
 8001e10:	f043 0302 	orr.w	r3, r3, #2
 8001e14:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001e18:	4b26      	ldr	r3, [pc, #152]	@ (8001eb4 <HAL_TIM_Base_MspInit+0xf8>)
 8001e1a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001e1e:	f003 0302 	and.w	r3, r3, #2
 8001e22:	613b      	str	r3, [r7, #16]
 8001e24:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM3_IRQn, 2, 0);
 8001e26:	2200      	movs	r2, #0
 8001e28:	2102      	movs	r1, #2
 8001e2a:	201d      	movs	r0, #29
 8001e2c:	f001 f887 	bl	8002f3e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001e30:	201d      	movs	r0, #29
 8001e32:	f001 f89e 	bl	8002f72 <HAL_NVIC_EnableIRQ>
}
 8001e36:	e038      	b.n	8001eaa <HAL_TIM_Base_MspInit+0xee>
  else if(tim_baseHandle->Instance==TIM5)
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	4a1f      	ldr	r2, [pc, #124]	@ (8001ebc <HAL_TIM_Base_MspInit+0x100>)
 8001e3e:	4293      	cmp	r3, r2
 8001e40:	d117      	bne.n	8001e72 <HAL_TIM_Base_MspInit+0xb6>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8001e42:	4b1c      	ldr	r3, [pc, #112]	@ (8001eb4 <HAL_TIM_Base_MspInit+0xf8>)
 8001e44:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001e48:	4a1a      	ldr	r2, [pc, #104]	@ (8001eb4 <HAL_TIM_Base_MspInit+0xf8>)
 8001e4a:	f043 0308 	orr.w	r3, r3, #8
 8001e4e:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001e52:	4b18      	ldr	r3, [pc, #96]	@ (8001eb4 <HAL_TIM_Base_MspInit+0xf8>)
 8001e54:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001e58:	f003 0308 	and.w	r3, r3, #8
 8001e5c:	60fb      	str	r3, [r7, #12]
 8001e5e:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM5_IRQn, 13, 0);
 8001e60:	2200      	movs	r2, #0
 8001e62:	210d      	movs	r1, #13
 8001e64:	2032      	movs	r0, #50	@ 0x32
 8001e66:	f001 f86a 	bl	8002f3e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8001e6a:	2032      	movs	r0, #50	@ 0x32
 8001e6c:	f001 f881 	bl	8002f72 <HAL_NVIC_EnableIRQ>
}
 8001e70:	e01b      	b.n	8001eaa <HAL_TIM_Base_MspInit+0xee>
  else if(tim_baseHandle->Instance==TIM12)
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	4a12      	ldr	r2, [pc, #72]	@ (8001ec0 <HAL_TIM_Base_MspInit+0x104>)
 8001e78:	4293      	cmp	r3, r2
 8001e7a:	d116      	bne.n	8001eaa <HAL_TIM_Base_MspInit+0xee>
    __HAL_RCC_TIM12_CLK_ENABLE();
 8001e7c:	4b0d      	ldr	r3, [pc, #52]	@ (8001eb4 <HAL_TIM_Base_MspInit+0xf8>)
 8001e7e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001e82:	4a0c      	ldr	r2, [pc, #48]	@ (8001eb4 <HAL_TIM_Base_MspInit+0xf8>)
 8001e84:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001e88:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001e8c:	4b09      	ldr	r3, [pc, #36]	@ (8001eb4 <HAL_TIM_Base_MspInit+0xf8>)
 8001e8e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001e92:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001e96:	60bb      	str	r3, [r7, #8]
 8001e98:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM8_BRK_TIM12_IRQn, 12, 0);
 8001e9a:	2200      	movs	r2, #0
 8001e9c:	210c      	movs	r1, #12
 8001e9e:	202b      	movs	r0, #43	@ 0x2b
 8001ea0:	f001 f84d 	bl	8002f3e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
 8001ea4:	202b      	movs	r0, #43	@ 0x2b
 8001ea6:	f001 f864 	bl	8002f72 <HAL_NVIC_EnableIRQ>
}
 8001eaa:	bf00      	nop
 8001eac:	3718      	adds	r7, #24
 8001eae:	46bd      	mov	sp, r7
 8001eb0:	bd80      	pop	{r7, pc}
 8001eb2:	bf00      	nop
 8001eb4:	58024400 	.word	0x58024400
 8001eb8:	40000400 	.word	0x40000400
 8001ebc:	40000c00 	.word	0x40000c00
 8001ec0:	40001800 	.word	0x40001800

08001ec4 <MX_UART4_Init>:
UART_HandleTypeDef huart6;
UART_HandleTypeDef huart10;

/* UART4 init function */
void MX_UART4_Init(void)
{
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8001ec8:	4b22      	ldr	r3, [pc, #136]	@ (8001f54 <MX_UART4_Init+0x90>)
 8001eca:	4a23      	ldr	r2, [pc, #140]	@ (8001f58 <MX_UART4_Init+0x94>)
 8001ecc:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8001ece:	4b21      	ldr	r3, [pc, #132]	@ (8001f54 <MX_UART4_Init+0x90>)
 8001ed0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001ed4:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8001ed6:	4b1f      	ldr	r3, [pc, #124]	@ (8001f54 <MX_UART4_Init+0x90>)
 8001ed8:	2200      	movs	r2, #0
 8001eda:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8001edc:	4b1d      	ldr	r3, [pc, #116]	@ (8001f54 <MX_UART4_Init+0x90>)
 8001ede:	2200      	movs	r2, #0
 8001ee0:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8001ee2:	4b1c      	ldr	r3, [pc, #112]	@ (8001f54 <MX_UART4_Init+0x90>)
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8001ee8:	4b1a      	ldr	r3, [pc, #104]	@ (8001f54 <MX_UART4_Init+0x90>)
 8001eea:	220c      	movs	r2, #12
 8001eec:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001eee:	4b19      	ldr	r3, [pc, #100]	@ (8001f54 <MX_UART4_Init+0x90>)
 8001ef0:	2200      	movs	r2, #0
 8001ef2:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ef4:	4b17      	ldr	r3, [pc, #92]	@ (8001f54 <MX_UART4_Init+0x90>)
 8001ef6:	2200      	movs	r2, #0
 8001ef8:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001efa:	4b16      	ldr	r3, [pc, #88]	@ (8001f54 <MX_UART4_Init+0x90>)
 8001efc:	2200      	movs	r2, #0
 8001efe:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001f00:	4b14      	ldr	r3, [pc, #80]	@ (8001f54 <MX_UART4_Init+0x90>)
 8001f02:	2200      	movs	r2, #0
 8001f04:	625a      	str	r2, [r3, #36]	@ 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001f06:	4b13      	ldr	r3, [pc, #76]	@ (8001f54 <MX_UART4_Init+0x90>)
 8001f08:	2200      	movs	r2, #0
 8001f0a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8001f0c:	4811      	ldr	r0, [pc, #68]	@ (8001f54 <MX_UART4_Init+0x90>)
 8001f0e:	f006 fc59 	bl	80087c4 <HAL_UART_Init>
 8001f12:	4603      	mov	r3, r0
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d001      	beq.n	8001f1c <MX_UART4_Init+0x58>
  {
    Error_Handler();
 8001f18:	f7ff fc0e 	bl	8001738 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001f1c:	2100      	movs	r1, #0
 8001f1e:	480d      	ldr	r0, [pc, #52]	@ (8001f54 <MX_UART4_Init+0x90>)
 8001f20:	f009 f97f 	bl	800b222 <HAL_UARTEx_SetTxFifoThreshold>
 8001f24:	4603      	mov	r3, r0
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d001      	beq.n	8001f2e <MX_UART4_Init+0x6a>
  {
    Error_Handler();
 8001f2a:	f7ff fc05 	bl	8001738 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001f2e:	2100      	movs	r1, #0
 8001f30:	4808      	ldr	r0, [pc, #32]	@ (8001f54 <MX_UART4_Init+0x90>)
 8001f32:	f009 f9b4 	bl	800b29e <HAL_UARTEx_SetRxFifoThreshold>
 8001f36:	4603      	mov	r3, r0
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d001      	beq.n	8001f40 <MX_UART4_Init+0x7c>
  {
    Error_Handler();
 8001f3c:	f7ff fbfc 	bl	8001738 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 8001f40:	4804      	ldr	r0, [pc, #16]	@ (8001f54 <MX_UART4_Init+0x90>)
 8001f42:	f009 f935 	bl	800b1b0 <HAL_UARTEx_DisableFifoMode>
 8001f46:	4603      	mov	r3, r0
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d001      	beq.n	8001f50 <MX_UART4_Init+0x8c>
  {
    Error_Handler();
 8001f4c:	f7ff fbf4 	bl	8001738 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8001f50:	bf00      	nop
 8001f52:	bd80      	pop	{r7, pc}
 8001f54:	240005c0 	.word	0x240005c0
 8001f58:	40004c00 	.word	0x40004c00

08001f5c <MX_UART5_Init>:
/* UART5 init function */
void MX_UART5_Init(void)
{
 8001f5c:	b580      	push	{r7, lr}
 8001f5e:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8001f60:	4b22      	ldr	r3, [pc, #136]	@ (8001fec <MX_UART5_Init+0x90>)
 8001f62:	4a23      	ldr	r2, [pc, #140]	@ (8001ff0 <MX_UART5_Init+0x94>)
 8001f64:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 9600;
 8001f66:	4b21      	ldr	r3, [pc, #132]	@ (8001fec <MX_UART5_Init+0x90>)
 8001f68:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001f6c:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8001f6e:	4b1f      	ldr	r3, [pc, #124]	@ (8001fec <MX_UART5_Init+0x90>)
 8001f70:	2200      	movs	r2, #0
 8001f72:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8001f74:	4b1d      	ldr	r3, [pc, #116]	@ (8001fec <MX_UART5_Init+0x90>)
 8001f76:	2200      	movs	r2, #0
 8001f78:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8001f7a:	4b1c      	ldr	r3, [pc, #112]	@ (8001fec <MX_UART5_Init+0x90>)
 8001f7c:	2200      	movs	r2, #0
 8001f7e:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8001f80:	4b1a      	ldr	r3, [pc, #104]	@ (8001fec <MX_UART5_Init+0x90>)
 8001f82:	220c      	movs	r2, #12
 8001f84:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f86:	4b19      	ldr	r3, [pc, #100]	@ (8001fec <MX_UART5_Init+0x90>)
 8001f88:	2200      	movs	r2, #0
 8001f8a:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8001f8c:	4b17      	ldr	r3, [pc, #92]	@ (8001fec <MX_UART5_Init+0x90>)
 8001f8e:	2200      	movs	r2, #0
 8001f90:	61da      	str	r2, [r3, #28]
  huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001f92:	4b16      	ldr	r3, [pc, #88]	@ (8001fec <MX_UART5_Init+0x90>)
 8001f94:	2200      	movs	r2, #0
 8001f96:	621a      	str	r2, [r3, #32]
  huart5.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001f98:	4b14      	ldr	r3, [pc, #80]	@ (8001fec <MX_UART5_Init+0x90>)
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001f9e:	4b13      	ldr	r3, [pc, #76]	@ (8001fec <MX_UART5_Init+0x90>)
 8001fa0:	2200      	movs	r2, #0
 8001fa2:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8001fa4:	4811      	ldr	r0, [pc, #68]	@ (8001fec <MX_UART5_Init+0x90>)
 8001fa6:	f006 fc0d 	bl	80087c4 <HAL_UART_Init>
 8001faa:	4603      	mov	r3, r0
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d001      	beq.n	8001fb4 <MX_UART5_Init+0x58>
  {
    Error_Handler();
 8001fb0:	f7ff fbc2 	bl	8001738 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart5, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001fb4:	2100      	movs	r1, #0
 8001fb6:	480d      	ldr	r0, [pc, #52]	@ (8001fec <MX_UART5_Init+0x90>)
 8001fb8:	f009 f933 	bl	800b222 <HAL_UARTEx_SetTxFifoThreshold>
 8001fbc:	4603      	mov	r3, r0
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d001      	beq.n	8001fc6 <MX_UART5_Init+0x6a>
  {
    Error_Handler();
 8001fc2:	f7ff fbb9 	bl	8001738 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart5, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001fc6:	2100      	movs	r1, #0
 8001fc8:	4808      	ldr	r0, [pc, #32]	@ (8001fec <MX_UART5_Init+0x90>)
 8001fca:	f009 f968 	bl	800b29e <HAL_UARTEx_SetRxFifoThreshold>
 8001fce:	4603      	mov	r3, r0
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d001      	beq.n	8001fd8 <MX_UART5_Init+0x7c>
  {
    Error_Handler();
 8001fd4:	f7ff fbb0 	bl	8001738 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart5) != HAL_OK)
 8001fd8:	4804      	ldr	r0, [pc, #16]	@ (8001fec <MX_UART5_Init+0x90>)
 8001fda:	f009 f8e9 	bl	800b1b0 <HAL_UARTEx_DisableFifoMode>
 8001fde:	4603      	mov	r3, r0
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d001      	beq.n	8001fe8 <MX_UART5_Init+0x8c>
  {
    Error_Handler();
 8001fe4:	f7ff fba8 	bl	8001738 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8001fe8:	bf00      	nop
 8001fea:	bd80      	pop	{r7, pc}
 8001fec:	24000654 	.word	0x24000654
 8001ff0:	40005000 	.word	0x40005000

08001ff4 <MX_UART7_Init>:
/* UART7 init function */
void MX_UART7_Init(void)
{
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	af00      	add	r7, sp, #0
  /* USER CODE END UART7_Init 0 */

  /* USER CODE BEGIN UART7_Init 1 */

  /* USER CODE END UART7_Init 1 */
  huart7.Instance = UART7;
 8001ff8:	4b22      	ldr	r3, [pc, #136]	@ (8002084 <MX_UART7_Init+0x90>)
 8001ffa:	4a23      	ldr	r2, [pc, #140]	@ (8002088 <MX_UART7_Init+0x94>)
 8001ffc:	601a      	str	r2, [r3, #0]
  huart7.Init.BaudRate = 115200;
 8001ffe:	4b21      	ldr	r3, [pc, #132]	@ (8002084 <MX_UART7_Init+0x90>)
 8002000:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002004:	605a      	str	r2, [r3, #4]
  huart7.Init.WordLength = UART_WORDLENGTH_8B;
 8002006:	4b1f      	ldr	r3, [pc, #124]	@ (8002084 <MX_UART7_Init+0x90>)
 8002008:	2200      	movs	r2, #0
 800200a:	609a      	str	r2, [r3, #8]
  huart7.Init.StopBits = UART_STOPBITS_1;
 800200c:	4b1d      	ldr	r3, [pc, #116]	@ (8002084 <MX_UART7_Init+0x90>)
 800200e:	2200      	movs	r2, #0
 8002010:	60da      	str	r2, [r3, #12]
  huart7.Init.Parity = UART_PARITY_NONE;
 8002012:	4b1c      	ldr	r3, [pc, #112]	@ (8002084 <MX_UART7_Init+0x90>)
 8002014:	2200      	movs	r2, #0
 8002016:	611a      	str	r2, [r3, #16]
  huart7.Init.Mode = UART_MODE_TX_RX;
 8002018:	4b1a      	ldr	r3, [pc, #104]	@ (8002084 <MX_UART7_Init+0x90>)
 800201a:	220c      	movs	r2, #12
 800201c:	615a      	str	r2, [r3, #20]
  huart7.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800201e:	4b19      	ldr	r3, [pc, #100]	@ (8002084 <MX_UART7_Init+0x90>)
 8002020:	2200      	movs	r2, #0
 8002022:	619a      	str	r2, [r3, #24]
  huart7.Init.OverSampling = UART_OVERSAMPLING_16;
 8002024:	4b17      	ldr	r3, [pc, #92]	@ (8002084 <MX_UART7_Init+0x90>)
 8002026:	2200      	movs	r2, #0
 8002028:	61da      	str	r2, [r3, #28]
  huart7.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800202a:	4b16      	ldr	r3, [pc, #88]	@ (8002084 <MX_UART7_Init+0x90>)
 800202c:	2200      	movs	r2, #0
 800202e:	621a      	str	r2, [r3, #32]
  huart7.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002030:	4b14      	ldr	r3, [pc, #80]	@ (8002084 <MX_UART7_Init+0x90>)
 8002032:	2200      	movs	r2, #0
 8002034:	625a      	str	r2, [r3, #36]	@ 0x24
  huart7.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002036:	4b13      	ldr	r3, [pc, #76]	@ (8002084 <MX_UART7_Init+0x90>)
 8002038:	2200      	movs	r2, #0
 800203a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart7) != HAL_OK)
 800203c:	4811      	ldr	r0, [pc, #68]	@ (8002084 <MX_UART7_Init+0x90>)
 800203e:	f006 fbc1 	bl	80087c4 <HAL_UART_Init>
 8002042:	4603      	mov	r3, r0
 8002044:	2b00      	cmp	r3, #0
 8002046:	d001      	beq.n	800204c <MX_UART7_Init+0x58>
  {
    Error_Handler();
 8002048:	f7ff fb76 	bl	8001738 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart7, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800204c:	2100      	movs	r1, #0
 800204e:	480d      	ldr	r0, [pc, #52]	@ (8002084 <MX_UART7_Init+0x90>)
 8002050:	f009 f8e7 	bl	800b222 <HAL_UARTEx_SetTxFifoThreshold>
 8002054:	4603      	mov	r3, r0
 8002056:	2b00      	cmp	r3, #0
 8002058:	d001      	beq.n	800205e <MX_UART7_Init+0x6a>
  {
    Error_Handler();
 800205a:	f7ff fb6d 	bl	8001738 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart7, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800205e:	2100      	movs	r1, #0
 8002060:	4808      	ldr	r0, [pc, #32]	@ (8002084 <MX_UART7_Init+0x90>)
 8002062:	f009 f91c 	bl	800b29e <HAL_UARTEx_SetRxFifoThreshold>
 8002066:	4603      	mov	r3, r0
 8002068:	2b00      	cmp	r3, #0
 800206a:	d001      	beq.n	8002070 <MX_UART7_Init+0x7c>
  {
    Error_Handler();
 800206c:	f7ff fb64 	bl	8001738 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart7) != HAL_OK)
 8002070:	4804      	ldr	r0, [pc, #16]	@ (8002084 <MX_UART7_Init+0x90>)
 8002072:	f009 f89d 	bl	800b1b0 <HAL_UARTEx_DisableFifoMode>
 8002076:	4603      	mov	r3, r0
 8002078:	2b00      	cmp	r3, #0
 800207a:	d001      	beq.n	8002080 <MX_UART7_Init+0x8c>
  {
    Error_Handler();
 800207c:	f7ff fb5c 	bl	8001738 <Error_Handler>
  }
  /* USER CODE BEGIN UART7_Init 2 */

  /* USER CODE END UART7_Init 2 */

}
 8002080:	bf00      	nop
 8002082:	bd80      	pop	{r7, pc}
 8002084:	240006e8 	.word	0x240006e8
 8002088:	40007800 	.word	0x40007800

0800208c <MX_UART8_Init>:
/* UART8 init function */
void MX_UART8_Init(void)
{
 800208c:	b580      	push	{r7, lr}
 800208e:	af00      	add	r7, sp, #0
  /* USER CODE END UART8_Init 0 */

  /* USER CODE BEGIN UART8_Init 1 */

  /* USER CODE END UART8_Init 1 */
  huart8.Instance = UART8;
 8002090:	4b22      	ldr	r3, [pc, #136]	@ (800211c <MX_UART8_Init+0x90>)
 8002092:	4a23      	ldr	r2, [pc, #140]	@ (8002120 <MX_UART8_Init+0x94>)
 8002094:	601a      	str	r2, [r3, #0]
  huart8.Init.BaudRate = 115200;
 8002096:	4b21      	ldr	r3, [pc, #132]	@ (800211c <MX_UART8_Init+0x90>)
 8002098:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800209c:	605a      	str	r2, [r3, #4]
  huart8.Init.WordLength = UART_WORDLENGTH_8B;
 800209e:	4b1f      	ldr	r3, [pc, #124]	@ (800211c <MX_UART8_Init+0x90>)
 80020a0:	2200      	movs	r2, #0
 80020a2:	609a      	str	r2, [r3, #8]
  huart8.Init.StopBits = UART_STOPBITS_1;
 80020a4:	4b1d      	ldr	r3, [pc, #116]	@ (800211c <MX_UART8_Init+0x90>)
 80020a6:	2200      	movs	r2, #0
 80020a8:	60da      	str	r2, [r3, #12]
  huart8.Init.Parity = UART_PARITY_NONE;
 80020aa:	4b1c      	ldr	r3, [pc, #112]	@ (800211c <MX_UART8_Init+0x90>)
 80020ac:	2200      	movs	r2, #0
 80020ae:	611a      	str	r2, [r3, #16]
  huart8.Init.Mode = UART_MODE_TX_RX;
 80020b0:	4b1a      	ldr	r3, [pc, #104]	@ (800211c <MX_UART8_Init+0x90>)
 80020b2:	220c      	movs	r2, #12
 80020b4:	615a      	str	r2, [r3, #20]
  huart8.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80020b6:	4b19      	ldr	r3, [pc, #100]	@ (800211c <MX_UART8_Init+0x90>)
 80020b8:	2200      	movs	r2, #0
 80020ba:	619a      	str	r2, [r3, #24]
  huart8.Init.OverSampling = UART_OVERSAMPLING_16;
 80020bc:	4b17      	ldr	r3, [pc, #92]	@ (800211c <MX_UART8_Init+0x90>)
 80020be:	2200      	movs	r2, #0
 80020c0:	61da      	str	r2, [r3, #28]
  huart8.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80020c2:	4b16      	ldr	r3, [pc, #88]	@ (800211c <MX_UART8_Init+0x90>)
 80020c4:	2200      	movs	r2, #0
 80020c6:	621a      	str	r2, [r3, #32]
  huart8.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80020c8:	4b14      	ldr	r3, [pc, #80]	@ (800211c <MX_UART8_Init+0x90>)
 80020ca:	2200      	movs	r2, #0
 80020cc:	625a      	str	r2, [r3, #36]	@ 0x24
  huart8.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80020ce:	4b13      	ldr	r3, [pc, #76]	@ (800211c <MX_UART8_Init+0x90>)
 80020d0:	2200      	movs	r2, #0
 80020d2:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart8) != HAL_OK)
 80020d4:	4811      	ldr	r0, [pc, #68]	@ (800211c <MX_UART8_Init+0x90>)
 80020d6:	f006 fb75 	bl	80087c4 <HAL_UART_Init>
 80020da:	4603      	mov	r3, r0
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d001      	beq.n	80020e4 <MX_UART8_Init+0x58>
  {
    Error_Handler();
 80020e0:	f7ff fb2a 	bl	8001738 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart8, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80020e4:	2100      	movs	r1, #0
 80020e6:	480d      	ldr	r0, [pc, #52]	@ (800211c <MX_UART8_Init+0x90>)
 80020e8:	f009 f89b 	bl	800b222 <HAL_UARTEx_SetTxFifoThreshold>
 80020ec:	4603      	mov	r3, r0
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d001      	beq.n	80020f6 <MX_UART8_Init+0x6a>
  {
    Error_Handler();
 80020f2:	f7ff fb21 	bl	8001738 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart8, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80020f6:	2100      	movs	r1, #0
 80020f8:	4808      	ldr	r0, [pc, #32]	@ (800211c <MX_UART8_Init+0x90>)
 80020fa:	f009 f8d0 	bl	800b29e <HAL_UARTEx_SetRxFifoThreshold>
 80020fe:	4603      	mov	r3, r0
 8002100:	2b00      	cmp	r3, #0
 8002102:	d001      	beq.n	8002108 <MX_UART8_Init+0x7c>
  {
    Error_Handler();
 8002104:	f7ff fb18 	bl	8001738 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart8) != HAL_OK)
 8002108:	4804      	ldr	r0, [pc, #16]	@ (800211c <MX_UART8_Init+0x90>)
 800210a:	f009 f851 	bl	800b1b0 <HAL_UARTEx_DisableFifoMode>
 800210e:	4603      	mov	r3, r0
 8002110:	2b00      	cmp	r3, #0
 8002112:	d001      	beq.n	8002118 <MX_UART8_Init+0x8c>
  {
    Error_Handler();
 8002114:	f7ff fb10 	bl	8001738 <Error_Handler>
  }
  /* USER CODE BEGIN UART8_Init 2 */

  /* USER CODE END UART8_Init 2 */

}
 8002118:	bf00      	nop
 800211a:	bd80      	pop	{r7, pc}
 800211c:	2400077c 	.word	0x2400077c
 8002120:	40007c00 	.word	0x40007c00

08002124 <MX_UART9_Init>:
/* UART9 init function */
void MX_UART9_Init(void)
{
 8002124:	b580      	push	{r7, lr}
 8002126:	af00      	add	r7, sp, #0
  /* USER CODE END UART9_Init 0 */

  /* USER CODE BEGIN UART9_Init 1 */

  /* USER CODE END UART9_Init 1 */
  huart9.Instance = UART9;
 8002128:	4b22      	ldr	r3, [pc, #136]	@ (80021b4 <MX_UART9_Init+0x90>)
 800212a:	4a23      	ldr	r2, [pc, #140]	@ (80021b8 <MX_UART9_Init+0x94>)
 800212c:	601a      	str	r2, [r3, #0]
  huart9.Init.BaudRate = 115200;
 800212e:	4b21      	ldr	r3, [pc, #132]	@ (80021b4 <MX_UART9_Init+0x90>)
 8002130:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002134:	605a      	str	r2, [r3, #4]
  huart9.Init.WordLength = UART_WORDLENGTH_8B;
 8002136:	4b1f      	ldr	r3, [pc, #124]	@ (80021b4 <MX_UART9_Init+0x90>)
 8002138:	2200      	movs	r2, #0
 800213a:	609a      	str	r2, [r3, #8]
  huart9.Init.StopBits = UART_STOPBITS_1;
 800213c:	4b1d      	ldr	r3, [pc, #116]	@ (80021b4 <MX_UART9_Init+0x90>)
 800213e:	2200      	movs	r2, #0
 8002140:	60da      	str	r2, [r3, #12]
  huart9.Init.Parity = UART_PARITY_NONE;
 8002142:	4b1c      	ldr	r3, [pc, #112]	@ (80021b4 <MX_UART9_Init+0x90>)
 8002144:	2200      	movs	r2, #0
 8002146:	611a      	str	r2, [r3, #16]
  huart9.Init.Mode = UART_MODE_TX_RX;
 8002148:	4b1a      	ldr	r3, [pc, #104]	@ (80021b4 <MX_UART9_Init+0x90>)
 800214a:	220c      	movs	r2, #12
 800214c:	615a      	str	r2, [r3, #20]
  huart9.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800214e:	4b19      	ldr	r3, [pc, #100]	@ (80021b4 <MX_UART9_Init+0x90>)
 8002150:	2200      	movs	r2, #0
 8002152:	619a      	str	r2, [r3, #24]
  huart9.Init.OverSampling = UART_OVERSAMPLING_16;
 8002154:	4b17      	ldr	r3, [pc, #92]	@ (80021b4 <MX_UART9_Init+0x90>)
 8002156:	2200      	movs	r2, #0
 8002158:	61da      	str	r2, [r3, #28]
  huart9.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800215a:	4b16      	ldr	r3, [pc, #88]	@ (80021b4 <MX_UART9_Init+0x90>)
 800215c:	2200      	movs	r2, #0
 800215e:	621a      	str	r2, [r3, #32]
  huart9.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002160:	4b14      	ldr	r3, [pc, #80]	@ (80021b4 <MX_UART9_Init+0x90>)
 8002162:	2200      	movs	r2, #0
 8002164:	625a      	str	r2, [r3, #36]	@ 0x24
  huart9.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002166:	4b13      	ldr	r3, [pc, #76]	@ (80021b4 <MX_UART9_Init+0x90>)
 8002168:	2200      	movs	r2, #0
 800216a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart9) != HAL_OK)
 800216c:	4811      	ldr	r0, [pc, #68]	@ (80021b4 <MX_UART9_Init+0x90>)
 800216e:	f006 fb29 	bl	80087c4 <HAL_UART_Init>
 8002172:	4603      	mov	r3, r0
 8002174:	2b00      	cmp	r3, #0
 8002176:	d001      	beq.n	800217c <MX_UART9_Init+0x58>
  {
    Error_Handler();
 8002178:	f7ff fade 	bl	8001738 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart9, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800217c:	2100      	movs	r1, #0
 800217e:	480d      	ldr	r0, [pc, #52]	@ (80021b4 <MX_UART9_Init+0x90>)
 8002180:	f009 f84f 	bl	800b222 <HAL_UARTEx_SetTxFifoThreshold>
 8002184:	4603      	mov	r3, r0
 8002186:	2b00      	cmp	r3, #0
 8002188:	d001      	beq.n	800218e <MX_UART9_Init+0x6a>
  {
    Error_Handler();
 800218a:	f7ff fad5 	bl	8001738 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart9, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800218e:	2100      	movs	r1, #0
 8002190:	4808      	ldr	r0, [pc, #32]	@ (80021b4 <MX_UART9_Init+0x90>)
 8002192:	f009 f884 	bl	800b29e <HAL_UARTEx_SetRxFifoThreshold>
 8002196:	4603      	mov	r3, r0
 8002198:	2b00      	cmp	r3, #0
 800219a:	d001      	beq.n	80021a0 <MX_UART9_Init+0x7c>
  {
    Error_Handler();
 800219c:	f7ff facc 	bl	8001738 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart9) != HAL_OK)
 80021a0:	4804      	ldr	r0, [pc, #16]	@ (80021b4 <MX_UART9_Init+0x90>)
 80021a2:	f009 f805 	bl	800b1b0 <HAL_UARTEx_DisableFifoMode>
 80021a6:	4603      	mov	r3, r0
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d001      	beq.n	80021b0 <MX_UART9_Init+0x8c>
  {
    Error_Handler();
 80021ac:	f7ff fac4 	bl	8001738 <Error_Handler>
  }
  /* USER CODE BEGIN UART9_Init 2 */

  /* USER CODE END UART9_Init 2 */

}
 80021b0:	bf00      	nop
 80021b2:	bd80      	pop	{r7, pc}
 80021b4:	24000810 	.word	0x24000810
 80021b8:	40011800 	.word	0x40011800

080021bc <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80021bc:	b580      	push	{r7, lr}
 80021be:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80021c0:	4b39      	ldr	r3, [pc, #228]	@ (80022a8 <MX_USART2_UART_Init+0xec>)
 80021c2:	4a3a      	ldr	r2, [pc, #232]	@ (80022ac <MX_USART2_UART_Init+0xf0>)
 80021c4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80021c6:	4b38      	ldr	r3, [pc, #224]	@ (80022a8 <MX_USART2_UART_Init+0xec>)
 80021c8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80021cc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80021ce:	4b36      	ldr	r3, [pc, #216]	@ (80022a8 <MX_USART2_UART_Init+0xec>)
 80021d0:	2200      	movs	r2, #0
 80021d2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80021d4:	4b34      	ldr	r3, [pc, #208]	@ (80022a8 <MX_USART2_UART_Init+0xec>)
 80021d6:	2200      	movs	r2, #0
 80021d8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80021da:	4b33      	ldr	r3, [pc, #204]	@ (80022a8 <MX_USART2_UART_Init+0xec>)
 80021dc:	2200      	movs	r2, #0
 80021de:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80021e0:	4b31      	ldr	r3, [pc, #196]	@ (80022a8 <MX_USART2_UART_Init+0xec>)
 80021e2:	220c      	movs	r2, #12
 80021e4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80021e6:	4b30      	ldr	r3, [pc, #192]	@ (80022a8 <MX_USART2_UART_Init+0xec>)
 80021e8:	2200      	movs	r2, #0
 80021ea:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80021ec:	4b2e      	ldr	r3, [pc, #184]	@ (80022a8 <MX_USART2_UART_Init+0xec>)
 80021ee:	2200      	movs	r2, #0
 80021f0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80021f2:	4b2d      	ldr	r3, [pc, #180]	@ (80022a8 <MX_USART2_UART_Init+0xec>)
 80021f4:	2200      	movs	r2, #0
 80021f6:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80021f8:	4b2b      	ldr	r3, [pc, #172]	@ (80022a8 <MX_USART2_UART_Init+0xec>)
 80021fa:	2200      	movs	r2, #0
 80021fc:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80021fe:	4b2a      	ldr	r3, [pc, #168]	@ (80022a8 <MX_USART2_UART_Init+0xec>)
 8002200:	2200      	movs	r2, #0
 8002202:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002204:	4828      	ldr	r0, [pc, #160]	@ (80022a8 <MX_USART2_UART_Init+0xec>)
 8002206:	f006 fadd 	bl	80087c4 <HAL_UART_Init>
 800220a:	4603      	mov	r3, r0
 800220c:	2b00      	cmp	r3, #0
 800220e:	d001      	beq.n	8002214 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8002210:	f7ff fa92 	bl	8001738 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002214:	2100      	movs	r1, #0
 8002216:	4824      	ldr	r0, [pc, #144]	@ (80022a8 <MX_USART2_UART_Init+0xec>)
 8002218:	f009 f803 	bl	800b222 <HAL_UARTEx_SetTxFifoThreshold>
 800221c:	4603      	mov	r3, r0
 800221e:	2b00      	cmp	r3, #0
 8002220:	d001      	beq.n	8002226 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8002222:	f7ff fa89 	bl	8001738 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002226:	2100      	movs	r1, #0
 8002228:	481f      	ldr	r0, [pc, #124]	@ (80022a8 <MX_USART2_UART_Init+0xec>)
 800222a:	f009 f838 	bl	800b29e <HAL_UARTEx_SetRxFifoThreshold>
 800222e:	4603      	mov	r3, r0
 8002230:	2b00      	cmp	r3, #0
 8002232:	d001      	beq.n	8002238 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8002234:	f7ff fa80 	bl	8001738 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8002238:	481b      	ldr	r0, [pc, #108]	@ (80022a8 <MX_USART2_UART_Init+0xec>)
 800223a:	f008 ffb9 	bl	800b1b0 <HAL_UARTEx_DisableFifoMode>
 800223e:	4603      	mov	r3, r0
 8002240:	2b00      	cmp	r3, #0
 8002242:	d001      	beq.n	8002248 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8002244:	f7ff fa78 	bl	8001738 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  HAL_UART_Transmit(&huart2,unlock_register, sizeof(unlock_register),1000);
 8002248:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800224c:	2205      	movs	r2, #5
 800224e:	4918      	ldr	r1, [pc, #96]	@ (80022b0 <MX_USART2_UART_Init+0xf4>)
 8002250:	4815      	ldr	r0, [pc, #84]	@ (80022a8 <MX_USART2_UART_Init+0xec>)
 8002252:	f006 fb07 	bl	8008864 <HAL_UART_Transmit>
  HAL_Delay(5);
 8002256:	2005      	movs	r0, #5
 8002258:	f000 fd72 	bl	8002d40 <HAL_Delay>
  HAL_UART_Transmit(&huart2,reset_z_axis, sizeof(reset_z_axis),1000);
 800225c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002260:	2205      	movs	r2, #5
 8002262:	4914      	ldr	r1, [pc, #80]	@ (80022b4 <MX_USART2_UART_Init+0xf8>)
 8002264:	4810      	ldr	r0, [pc, #64]	@ (80022a8 <MX_USART2_UART_Init+0xec>)
 8002266:	f006 fafd 	bl	8008864 <HAL_UART_Transmit>
  HAL_UART_Transmit(&huart2,set_output_200Hz, sizeof(set_output_200Hz),1000);
 800226a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800226e:	2205      	movs	r2, #5
 8002270:	4911      	ldr	r1, [pc, #68]	@ (80022b8 <MX_USART2_UART_Init+0xfc>)
 8002272:	480d      	ldr	r0, [pc, #52]	@ (80022a8 <MX_USART2_UART_Init+0xec>)
 8002274:	f006 faf6 	bl	8008864 <HAL_UART_Transmit>
  HAL_UART_Transmit(&huart2,set_baudrate_115200, sizeof(set_baudrate_115200),1000);
 8002278:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800227c:	2205      	movs	r2, #5
 800227e:	490f      	ldr	r1, [pc, #60]	@ (80022bc <MX_USART2_UART_Init+0x100>)
 8002280:	4809      	ldr	r0, [pc, #36]	@ (80022a8 <MX_USART2_UART_Init+0xec>)
 8002282:	f006 faef 	bl	8008864 <HAL_UART_Transmit>
  HAL_UART_Transmit(&huart2,save_settings, sizeof(save_settings),1000);
 8002286:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800228a:	2205      	movs	r2, #5
 800228c:	490c      	ldr	r1, [pc, #48]	@ (80022c0 <MX_USART2_UART_Init+0x104>)
 800228e:	4806      	ldr	r0, [pc, #24]	@ (80022a8 <MX_USART2_UART_Init+0xec>)
 8002290:	f006 fae8 	bl	8008864 <HAL_UART_Transmit>
  HAL_UART_Transmit(&huart2,restart_device, sizeof(restart_device),1000);
 8002294:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002298:	2205      	movs	r2, #5
 800229a:	490a      	ldr	r1, [pc, #40]	@ (80022c4 <MX_USART2_UART_Init+0x108>)
 800229c:	4802      	ldr	r0, [pc, #8]	@ (80022a8 <MX_USART2_UART_Init+0xec>)
 800229e:	f006 fae1 	bl	8008864 <HAL_UART_Transmit>


  /* USER CODE END USART2_Init 2 */

}
 80022a2:	bf00      	nop
 80022a4:	bd80      	pop	{r7, pc}
 80022a6:	bf00      	nop
 80022a8:	240008a4 	.word	0x240008a4
 80022ac:	40004400 	.word	0x40004400
 80022b0:	24000010 	.word	0x24000010
 80022b4:	24000018 	.word	0x24000018
 80022b8:	24000020 	.word	0x24000020
 80022bc:	24000028 	.word	0x24000028
 80022c0:	24000030 	.word	0x24000030
 80022c4:	24000038 	.word	0x24000038

080022c8 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80022c8:	b580      	push	{r7, lr}
 80022ca:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80022cc:	4b22      	ldr	r3, [pc, #136]	@ (8002358 <MX_USART3_UART_Init+0x90>)
 80022ce:	4a23      	ldr	r2, [pc, #140]	@ (800235c <MX_USART3_UART_Init+0x94>)
 80022d0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80022d2:	4b21      	ldr	r3, [pc, #132]	@ (8002358 <MX_USART3_UART_Init+0x90>)
 80022d4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80022d8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80022da:	4b1f      	ldr	r3, [pc, #124]	@ (8002358 <MX_USART3_UART_Init+0x90>)
 80022dc:	2200      	movs	r2, #0
 80022de:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80022e0:	4b1d      	ldr	r3, [pc, #116]	@ (8002358 <MX_USART3_UART_Init+0x90>)
 80022e2:	2200      	movs	r2, #0
 80022e4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80022e6:	4b1c      	ldr	r3, [pc, #112]	@ (8002358 <MX_USART3_UART_Init+0x90>)
 80022e8:	2200      	movs	r2, #0
 80022ea:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80022ec:	4b1a      	ldr	r3, [pc, #104]	@ (8002358 <MX_USART3_UART_Init+0x90>)
 80022ee:	220c      	movs	r2, #12
 80022f0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80022f2:	4b19      	ldr	r3, [pc, #100]	@ (8002358 <MX_USART3_UART_Init+0x90>)
 80022f4:	2200      	movs	r2, #0
 80022f6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80022f8:	4b17      	ldr	r3, [pc, #92]	@ (8002358 <MX_USART3_UART_Init+0x90>)
 80022fa:	2200      	movs	r2, #0
 80022fc:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80022fe:	4b16      	ldr	r3, [pc, #88]	@ (8002358 <MX_USART3_UART_Init+0x90>)
 8002300:	2200      	movs	r2, #0
 8002302:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002304:	4b14      	ldr	r3, [pc, #80]	@ (8002358 <MX_USART3_UART_Init+0x90>)
 8002306:	2200      	movs	r2, #0
 8002308:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800230a:	4b13      	ldr	r3, [pc, #76]	@ (8002358 <MX_USART3_UART_Init+0x90>)
 800230c:	2200      	movs	r2, #0
 800230e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002310:	4811      	ldr	r0, [pc, #68]	@ (8002358 <MX_USART3_UART_Init+0x90>)
 8002312:	f006 fa57 	bl	80087c4 <HAL_UART_Init>
 8002316:	4603      	mov	r3, r0
 8002318:	2b00      	cmp	r3, #0
 800231a:	d001      	beq.n	8002320 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 800231c:	f7ff fa0c 	bl	8001738 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002320:	2100      	movs	r1, #0
 8002322:	480d      	ldr	r0, [pc, #52]	@ (8002358 <MX_USART3_UART_Init+0x90>)
 8002324:	f008 ff7d 	bl	800b222 <HAL_UARTEx_SetTxFifoThreshold>
 8002328:	4603      	mov	r3, r0
 800232a:	2b00      	cmp	r3, #0
 800232c:	d001      	beq.n	8002332 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 800232e:	f7ff fa03 	bl	8001738 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002332:	2100      	movs	r1, #0
 8002334:	4808      	ldr	r0, [pc, #32]	@ (8002358 <MX_USART3_UART_Init+0x90>)
 8002336:	f008 ffb2 	bl	800b29e <HAL_UARTEx_SetRxFifoThreshold>
 800233a:	4603      	mov	r3, r0
 800233c:	2b00      	cmp	r3, #0
 800233e:	d001      	beq.n	8002344 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8002340:	f7ff f9fa 	bl	8001738 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8002344:	4804      	ldr	r0, [pc, #16]	@ (8002358 <MX_USART3_UART_Init+0x90>)
 8002346:	f008 ff33 	bl	800b1b0 <HAL_UARTEx_DisableFifoMode>
 800234a:	4603      	mov	r3, r0
 800234c:	2b00      	cmp	r3, #0
 800234e:	d001      	beq.n	8002354 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8002350:	f7ff f9f2 	bl	8001738 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002354:	bf00      	nop
 8002356:	bd80      	pop	{r7, pc}
 8002358:	24000938 	.word	0x24000938
 800235c:	40004800 	.word	0x40004800

08002360 <MX_USART6_UART_Init>:
/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 8002360:	b580      	push	{r7, lr}
 8002362:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8002364:	4b22      	ldr	r3, [pc, #136]	@ (80023f0 <MX_USART6_UART_Init+0x90>)
 8002366:	4a23      	ldr	r2, [pc, #140]	@ (80023f4 <MX_USART6_UART_Init+0x94>)
 8002368:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 800236a:	4b21      	ldr	r3, [pc, #132]	@ (80023f0 <MX_USART6_UART_Init+0x90>)
 800236c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002370:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8002372:	4b1f      	ldr	r3, [pc, #124]	@ (80023f0 <MX_USART6_UART_Init+0x90>)
 8002374:	2200      	movs	r2, #0
 8002376:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8002378:	4b1d      	ldr	r3, [pc, #116]	@ (80023f0 <MX_USART6_UART_Init+0x90>)
 800237a:	2200      	movs	r2, #0
 800237c:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 800237e:	4b1c      	ldr	r3, [pc, #112]	@ (80023f0 <MX_USART6_UART_Init+0x90>)
 8002380:	2200      	movs	r2, #0
 8002382:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8002384:	4b1a      	ldr	r3, [pc, #104]	@ (80023f0 <MX_USART6_UART_Init+0x90>)
 8002386:	220c      	movs	r2, #12
 8002388:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800238a:	4b19      	ldr	r3, [pc, #100]	@ (80023f0 <MX_USART6_UART_Init+0x90>)
 800238c:	2200      	movs	r2, #0
 800238e:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8002390:	4b17      	ldr	r3, [pc, #92]	@ (80023f0 <MX_USART6_UART_Init+0x90>)
 8002392:	2200      	movs	r2, #0
 8002394:	61da      	str	r2, [r3, #28]
  huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002396:	4b16      	ldr	r3, [pc, #88]	@ (80023f0 <MX_USART6_UART_Init+0x90>)
 8002398:	2200      	movs	r2, #0
 800239a:	621a      	str	r2, [r3, #32]
  huart6.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800239c:	4b14      	ldr	r3, [pc, #80]	@ (80023f0 <MX_USART6_UART_Init+0x90>)
 800239e:	2200      	movs	r2, #0
 80023a0:	625a      	str	r2, [r3, #36]	@ 0x24
  huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80023a2:	4b13      	ldr	r3, [pc, #76]	@ (80023f0 <MX_USART6_UART_Init+0x90>)
 80023a4:	2200      	movs	r2, #0
 80023a6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart6) != HAL_OK)
 80023a8:	4811      	ldr	r0, [pc, #68]	@ (80023f0 <MX_USART6_UART_Init+0x90>)
 80023aa:	f006 fa0b 	bl	80087c4 <HAL_UART_Init>
 80023ae:	4603      	mov	r3, r0
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d001      	beq.n	80023b8 <MX_USART6_UART_Init+0x58>
  {
    Error_Handler();
 80023b4:	f7ff f9c0 	bl	8001738 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart6, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80023b8:	2100      	movs	r1, #0
 80023ba:	480d      	ldr	r0, [pc, #52]	@ (80023f0 <MX_USART6_UART_Init+0x90>)
 80023bc:	f008 ff31 	bl	800b222 <HAL_UARTEx_SetTxFifoThreshold>
 80023c0:	4603      	mov	r3, r0
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d001      	beq.n	80023ca <MX_USART6_UART_Init+0x6a>
  {
    Error_Handler();
 80023c6:	f7ff f9b7 	bl	8001738 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart6, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80023ca:	2100      	movs	r1, #0
 80023cc:	4808      	ldr	r0, [pc, #32]	@ (80023f0 <MX_USART6_UART_Init+0x90>)
 80023ce:	f008 ff66 	bl	800b29e <HAL_UARTEx_SetRxFifoThreshold>
 80023d2:	4603      	mov	r3, r0
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d001      	beq.n	80023dc <MX_USART6_UART_Init+0x7c>
  {
    Error_Handler();
 80023d8:	f7ff f9ae 	bl	8001738 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart6) != HAL_OK)
 80023dc:	4804      	ldr	r0, [pc, #16]	@ (80023f0 <MX_USART6_UART_Init+0x90>)
 80023de:	f008 fee7 	bl	800b1b0 <HAL_UARTEx_DisableFifoMode>
 80023e2:	4603      	mov	r3, r0
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d001      	beq.n	80023ec <MX_USART6_UART_Init+0x8c>
  {
    Error_Handler();
 80023e8:	f7ff f9a6 	bl	8001738 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 80023ec:	bf00      	nop
 80023ee:	bd80      	pop	{r7, pc}
 80023f0:	240009cc 	.word	0x240009cc
 80023f4:	40011400 	.word	0x40011400

080023f8 <MX_USART10_UART_Init>:
/* USART10 init function */

void MX_USART10_UART_Init(void)
{
 80023f8:	b580      	push	{r7, lr}
 80023fa:	af00      	add	r7, sp, #0
  /* USER CODE END USART10_Init 0 */

  /* USER CODE BEGIN USART10_Init 1 */

  /* USER CODE END USART10_Init 1 */
  huart10.Instance = USART10;
 80023fc:	4b22      	ldr	r3, [pc, #136]	@ (8002488 <MX_USART10_UART_Init+0x90>)
 80023fe:	4a23      	ldr	r2, [pc, #140]	@ (800248c <MX_USART10_UART_Init+0x94>)
 8002400:	601a      	str	r2, [r3, #0]
  huart10.Init.BaudRate = 115200;
 8002402:	4b21      	ldr	r3, [pc, #132]	@ (8002488 <MX_USART10_UART_Init+0x90>)
 8002404:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002408:	605a      	str	r2, [r3, #4]
  huart10.Init.WordLength = UART_WORDLENGTH_8B;
 800240a:	4b1f      	ldr	r3, [pc, #124]	@ (8002488 <MX_USART10_UART_Init+0x90>)
 800240c:	2200      	movs	r2, #0
 800240e:	609a      	str	r2, [r3, #8]
  huart10.Init.StopBits = UART_STOPBITS_1;
 8002410:	4b1d      	ldr	r3, [pc, #116]	@ (8002488 <MX_USART10_UART_Init+0x90>)
 8002412:	2200      	movs	r2, #0
 8002414:	60da      	str	r2, [r3, #12]
  huart10.Init.Parity = UART_PARITY_NONE;
 8002416:	4b1c      	ldr	r3, [pc, #112]	@ (8002488 <MX_USART10_UART_Init+0x90>)
 8002418:	2200      	movs	r2, #0
 800241a:	611a      	str	r2, [r3, #16]
  huart10.Init.Mode = UART_MODE_TX_RX;
 800241c:	4b1a      	ldr	r3, [pc, #104]	@ (8002488 <MX_USART10_UART_Init+0x90>)
 800241e:	220c      	movs	r2, #12
 8002420:	615a      	str	r2, [r3, #20]
  huart10.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002422:	4b19      	ldr	r3, [pc, #100]	@ (8002488 <MX_USART10_UART_Init+0x90>)
 8002424:	2200      	movs	r2, #0
 8002426:	619a      	str	r2, [r3, #24]
  huart10.Init.OverSampling = UART_OVERSAMPLING_16;
 8002428:	4b17      	ldr	r3, [pc, #92]	@ (8002488 <MX_USART10_UART_Init+0x90>)
 800242a:	2200      	movs	r2, #0
 800242c:	61da      	str	r2, [r3, #28]
  huart10.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800242e:	4b16      	ldr	r3, [pc, #88]	@ (8002488 <MX_USART10_UART_Init+0x90>)
 8002430:	2200      	movs	r2, #0
 8002432:	621a      	str	r2, [r3, #32]
  huart10.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002434:	4b14      	ldr	r3, [pc, #80]	@ (8002488 <MX_USART10_UART_Init+0x90>)
 8002436:	2200      	movs	r2, #0
 8002438:	625a      	str	r2, [r3, #36]	@ 0x24
  huart10.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800243a:	4b13      	ldr	r3, [pc, #76]	@ (8002488 <MX_USART10_UART_Init+0x90>)
 800243c:	2200      	movs	r2, #0
 800243e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart10) != HAL_OK)
 8002440:	4811      	ldr	r0, [pc, #68]	@ (8002488 <MX_USART10_UART_Init+0x90>)
 8002442:	f006 f9bf 	bl	80087c4 <HAL_UART_Init>
 8002446:	4603      	mov	r3, r0
 8002448:	2b00      	cmp	r3, #0
 800244a:	d001      	beq.n	8002450 <MX_USART10_UART_Init+0x58>
  {
    Error_Handler();
 800244c:	f7ff f974 	bl	8001738 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart10, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002450:	2100      	movs	r1, #0
 8002452:	480d      	ldr	r0, [pc, #52]	@ (8002488 <MX_USART10_UART_Init+0x90>)
 8002454:	f008 fee5 	bl	800b222 <HAL_UARTEx_SetTxFifoThreshold>
 8002458:	4603      	mov	r3, r0
 800245a:	2b00      	cmp	r3, #0
 800245c:	d001      	beq.n	8002462 <MX_USART10_UART_Init+0x6a>
  {
    Error_Handler();
 800245e:	f7ff f96b 	bl	8001738 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart10, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002462:	2100      	movs	r1, #0
 8002464:	4808      	ldr	r0, [pc, #32]	@ (8002488 <MX_USART10_UART_Init+0x90>)
 8002466:	f008 ff1a 	bl	800b29e <HAL_UARTEx_SetRxFifoThreshold>
 800246a:	4603      	mov	r3, r0
 800246c:	2b00      	cmp	r3, #0
 800246e:	d001      	beq.n	8002474 <MX_USART10_UART_Init+0x7c>
  {
    Error_Handler();
 8002470:	f7ff f962 	bl	8001738 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart10) != HAL_OK)
 8002474:	4804      	ldr	r0, [pc, #16]	@ (8002488 <MX_USART10_UART_Init+0x90>)
 8002476:	f008 fe9b 	bl	800b1b0 <HAL_UARTEx_DisableFifoMode>
 800247a:	4603      	mov	r3, r0
 800247c:	2b00      	cmp	r3, #0
 800247e:	d001      	beq.n	8002484 <MX_USART10_UART_Init+0x8c>
  {
    Error_Handler();
 8002480:	f7ff f95a 	bl	8001738 <Error_Handler>
  }
  /* USER CODE BEGIN USART10_Init 2 */

  /* USER CODE END USART10_Init 2 */

}
 8002484:	bf00      	nop
 8002486:	bd80      	pop	{r7, pc}
 8002488:	24000a60 	.word	0x24000a60
 800248c:	40011c00 	.word	0x40011c00

08002490 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002490:	b580      	push	{r7, lr}
 8002492:	b0c8      	sub	sp, #288	@ 0x120
 8002494:	af00      	add	r7, sp, #0
 8002496:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800249a:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800249e:	6018      	str	r0, [r3, #0]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024a0:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 80024a4:	2200      	movs	r2, #0
 80024a6:	601a      	str	r2, [r3, #0]
 80024a8:	605a      	str	r2, [r3, #4]
 80024aa:	609a      	str	r2, [r3, #8]
 80024ac:	60da      	str	r2, [r3, #12]
 80024ae:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80024b0:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 80024b4:	22b8      	movs	r2, #184	@ 0xb8
 80024b6:	2100      	movs	r1, #0
 80024b8:	4618      	mov	r0, r3
 80024ba:	f00d fa6e 	bl	800f99a <memset>
  if(uartHandle->Instance==UART4)
 80024be:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80024c2:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	4aaa      	ldr	r2, [pc, #680]	@ (8002774 <HAL_UART_MspInit+0x2e4>)
 80024cc:	4293      	cmp	r3, r2
 80024ce:	d14e      	bne.n	800256e <HAL_UART_MspInit+0xde>

  /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 80024d0:	f04f 0202 	mov.w	r2, #2
 80024d4:	f04f 0300 	mov.w	r3, #0
 80024d8:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 80024dc:	2300      	movs	r3, #0
 80024de:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80024e2:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 80024e6:	4618      	mov	r0, r3
 80024e8:	f003 fe6c 	bl	80061c4 <HAL_RCCEx_PeriphCLKConfig>
 80024ec:	4603      	mov	r3, r0
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d001      	beq.n	80024f6 <HAL_UART_MspInit+0x66>
    {
      Error_Handler();
 80024f2:	f7ff f921 	bl	8001738 <Error_Handler>
    }

    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 80024f6:	4ba0      	ldr	r3, [pc, #640]	@ (8002778 <HAL_UART_MspInit+0x2e8>)
 80024f8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80024fc:	4a9e      	ldr	r2, [pc, #632]	@ (8002778 <HAL_UART_MspInit+0x2e8>)
 80024fe:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8002502:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8002506:	4b9c      	ldr	r3, [pc, #624]	@ (8002778 <HAL_UART_MspInit+0x2e8>)
 8002508:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800250c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002510:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002512:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002514:	4b98      	ldr	r3, [pc, #608]	@ (8002778 <HAL_UART_MspInit+0x2e8>)
 8002516:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800251a:	4a97      	ldr	r2, [pc, #604]	@ (8002778 <HAL_UART_MspInit+0x2e8>)
 800251c:	f043 0301 	orr.w	r3, r3, #1
 8002520:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002524:	4b94      	ldr	r3, [pc, #592]	@ (8002778 <HAL_UART_MspInit+0x2e8>)
 8002526:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800252a:	f003 0301 	and.w	r3, r3, #1
 800252e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002530:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
    /**UART4 GPIO Configuration
    PA0     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002532:	2303      	movs	r3, #3
 8002534:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002538:	2302      	movs	r3, #2
 800253a:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800253e:	2300      	movs	r3, #0
 8002540:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002544:	2300      	movs	r3, #0
 8002546:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 800254a:	2308      	movs	r3, #8
 800254c:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002550:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8002554:	4619      	mov	r1, r3
 8002556:	4889      	ldr	r0, [pc, #548]	@ (800277c <HAL_UART_MspInit+0x2ec>)
 8002558:	f002 fcec 	bl	8004f34 <HAL_GPIO_Init>

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 8, 0);
 800255c:	2200      	movs	r2, #0
 800255e:	2108      	movs	r1, #8
 8002560:	2034      	movs	r0, #52	@ 0x34
 8002562:	f000 fcec 	bl	8002f3e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8002566:	2034      	movs	r0, #52	@ 0x34
 8002568:	f000 fd03 	bl	8002f72 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART10_IRQn);
  /* USER CODE BEGIN USART10_MspInit 1 */

  /* USER CODE END USART10_MspInit 1 */
  }
}
 800256c:	e320      	b.n	8002bb0 <HAL_UART_MspInit+0x720>
  else if(uartHandle->Instance==UART5)
 800256e:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8002572:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	4a81      	ldr	r2, [pc, #516]	@ (8002780 <HAL_UART_MspInit+0x2f0>)
 800257c:	4293      	cmp	r3, r2
 800257e:	d147      	bne.n	8002610 <HAL_UART_MspInit+0x180>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART5;
 8002580:	f04f 0202 	mov.w	r2, #2
 8002584:	f04f 0300 	mov.w	r3, #0
 8002588:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 800258c:	2300      	movs	r3, #0
 800258e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002592:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8002596:	4618      	mov	r0, r3
 8002598:	f003 fe14 	bl	80061c4 <HAL_RCCEx_PeriphCLKConfig>
 800259c:	4603      	mov	r3, r0
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d001      	beq.n	80025a6 <HAL_UART_MspInit+0x116>
      Error_Handler();
 80025a2:	f7ff f8c9 	bl	8001738 <Error_Handler>
    __HAL_RCC_UART5_CLK_ENABLE();
 80025a6:	4b74      	ldr	r3, [pc, #464]	@ (8002778 <HAL_UART_MspInit+0x2e8>)
 80025a8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80025ac:	4a72      	ldr	r2, [pc, #456]	@ (8002778 <HAL_UART_MspInit+0x2e8>)
 80025ae:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80025b2:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80025b6:	4b70      	ldr	r3, [pc, #448]	@ (8002778 <HAL_UART_MspInit+0x2e8>)
 80025b8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80025bc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80025c0:	647b      	str	r3, [r7, #68]	@ 0x44
 80025c2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80025c4:	4b6c      	ldr	r3, [pc, #432]	@ (8002778 <HAL_UART_MspInit+0x2e8>)
 80025c6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80025ca:	4a6b      	ldr	r2, [pc, #428]	@ (8002778 <HAL_UART_MspInit+0x2e8>)
 80025cc:	f043 0302 	orr.w	r3, r3, #2
 80025d0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80025d4:	4b68      	ldr	r3, [pc, #416]	@ (8002778 <HAL_UART_MspInit+0x2e8>)
 80025d6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80025da:	f003 0302 	and.w	r3, r3, #2
 80025de:	643b      	str	r3, [r7, #64]	@ 0x40
 80025e0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_5;
 80025e2:	f242 0320 	movw	r3, #8224	@ 0x2020
 80025e6:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025ea:	2302      	movs	r3, #2
 80025ec:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025f0:	2300      	movs	r3, #0
 80025f2:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025f6:	2300      	movs	r3, #0
 80025f8:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
    GPIO_InitStruct.Alternate = GPIO_AF14_UART5;
 80025fc:	230e      	movs	r3, #14
 80025fe:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002602:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8002606:	4619      	mov	r1, r3
 8002608:	485e      	ldr	r0, [pc, #376]	@ (8002784 <HAL_UART_MspInit+0x2f4>)
 800260a:	f002 fc93 	bl	8004f34 <HAL_GPIO_Init>
}
 800260e:	e2cf      	b.n	8002bb0 <HAL_UART_MspInit+0x720>
  else if(uartHandle->Instance==UART7)
 8002610:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8002614:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	4a5a      	ldr	r2, [pc, #360]	@ (8002788 <HAL_UART_MspInit+0x2f8>)
 800261e:	4293      	cmp	r3, r2
 8002620:	d14f      	bne.n	80026c2 <HAL_UART_MspInit+0x232>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART7;
 8002622:	f04f 0202 	mov.w	r2, #2
 8002626:	f04f 0300 	mov.w	r3, #0
 800262a:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 800262e:	2300      	movs	r3, #0
 8002630:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002634:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8002638:	4618      	mov	r0, r3
 800263a:	f003 fdc3 	bl	80061c4 <HAL_RCCEx_PeriphCLKConfig>
 800263e:	4603      	mov	r3, r0
 8002640:	2b00      	cmp	r3, #0
 8002642:	d001      	beq.n	8002648 <HAL_UART_MspInit+0x1b8>
      Error_Handler();
 8002644:	f7ff f878 	bl	8001738 <Error_Handler>
    __HAL_RCC_UART7_CLK_ENABLE();
 8002648:	4b4b      	ldr	r3, [pc, #300]	@ (8002778 <HAL_UART_MspInit+0x2e8>)
 800264a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800264e:	4a4a      	ldr	r2, [pc, #296]	@ (8002778 <HAL_UART_MspInit+0x2e8>)
 8002650:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8002654:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8002658:	4b47      	ldr	r3, [pc, #284]	@ (8002778 <HAL_UART_MspInit+0x2e8>)
 800265a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800265e:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8002662:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002664:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002666:	4b44      	ldr	r3, [pc, #272]	@ (8002778 <HAL_UART_MspInit+0x2e8>)
 8002668:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800266c:	4a42      	ldr	r2, [pc, #264]	@ (8002778 <HAL_UART_MspInit+0x2e8>)
 800266e:	f043 0310 	orr.w	r3, r3, #16
 8002672:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002676:	4b40      	ldr	r3, [pc, #256]	@ (8002778 <HAL_UART_MspInit+0x2e8>)
 8002678:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800267c:	f003 0310 	and.w	r3, r3, #16
 8002680:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002682:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8002684:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8002688:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800268c:	2302      	movs	r3, #2
 800268e:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002692:	2300      	movs	r3, #0
 8002694:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002698:	2300      	movs	r3, #0
 800269a:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
    GPIO_InitStruct.Alternate = GPIO_AF7_UART7;
 800269e:	2307      	movs	r3, #7
 80026a0:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80026a4:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 80026a8:	4619      	mov	r1, r3
 80026aa:	4838      	ldr	r0, [pc, #224]	@ (800278c <HAL_UART_MspInit+0x2fc>)
 80026ac:	f002 fc42 	bl	8004f34 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(UART7_IRQn, 6, 0);
 80026b0:	2200      	movs	r2, #0
 80026b2:	2106      	movs	r1, #6
 80026b4:	2052      	movs	r0, #82	@ 0x52
 80026b6:	f000 fc42 	bl	8002f3e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART7_IRQn);
 80026ba:	2052      	movs	r0, #82	@ 0x52
 80026bc:	f000 fc59 	bl	8002f72 <HAL_NVIC_EnableIRQ>
}
 80026c0:	e276      	b.n	8002bb0 <HAL_UART_MspInit+0x720>
  else if(uartHandle->Instance==UART8)
 80026c2:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80026c6:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	4a30      	ldr	r2, [pc, #192]	@ (8002790 <HAL_UART_MspInit+0x300>)
 80026d0:	4293      	cmp	r3, r2
 80026d2:	d15f      	bne.n	8002794 <HAL_UART_MspInit+0x304>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART8;
 80026d4:	f04f 0202 	mov.w	r2, #2
 80026d8:	f04f 0300 	mov.w	r3, #0
 80026dc:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 80026e0:	2300      	movs	r3, #0
 80026e2:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80026e6:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 80026ea:	4618      	mov	r0, r3
 80026ec:	f003 fd6a 	bl	80061c4 <HAL_RCCEx_PeriphCLKConfig>
 80026f0:	4603      	mov	r3, r0
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d001      	beq.n	80026fa <HAL_UART_MspInit+0x26a>
      Error_Handler();
 80026f6:	f7ff f81f 	bl	8001738 <Error_Handler>
    __HAL_RCC_UART8_CLK_ENABLE();
 80026fa:	4b1f      	ldr	r3, [pc, #124]	@ (8002778 <HAL_UART_MspInit+0x2e8>)
 80026fc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002700:	4a1d      	ldr	r2, [pc, #116]	@ (8002778 <HAL_UART_MspInit+0x2e8>)
 8002702:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8002706:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800270a:	4b1b      	ldr	r3, [pc, #108]	@ (8002778 <HAL_UART_MspInit+0x2e8>)
 800270c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002710:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8002714:	637b      	str	r3, [r7, #52]	@ 0x34
 8002716:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002718:	4b17      	ldr	r3, [pc, #92]	@ (8002778 <HAL_UART_MspInit+0x2e8>)
 800271a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800271e:	4a16      	ldr	r2, [pc, #88]	@ (8002778 <HAL_UART_MspInit+0x2e8>)
 8002720:	f043 0310 	orr.w	r3, r3, #16
 8002724:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002728:	4b13      	ldr	r3, [pc, #76]	@ (8002778 <HAL_UART_MspInit+0x2e8>)
 800272a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800272e:	f003 0310 	and.w	r3, r3, #16
 8002732:	633b      	str	r3, [r7, #48]	@ 0x30
 8002734:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002736:	2303      	movs	r3, #3
 8002738:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800273c:	2302      	movs	r3, #2
 800273e:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002742:	2300      	movs	r3, #0
 8002744:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002748:	2300      	movs	r3, #0
 800274a:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
    GPIO_InitStruct.Alternate = GPIO_AF8_UART8;
 800274e:	2308      	movs	r3, #8
 8002750:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002754:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8002758:	4619      	mov	r1, r3
 800275a:	480c      	ldr	r0, [pc, #48]	@ (800278c <HAL_UART_MspInit+0x2fc>)
 800275c:	f002 fbea 	bl	8004f34 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(UART8_IRQn, 15, 0);
 8002760:	2200      	movs	r2, #0
 8002762:	210f      	movs	r1, #15
 8002764:	2053      	movs	r0, #83	@ 0x53
 8002766:	f000 fbea 	bl	8002f3e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART8_IRQn);
 800276a:	2053      	movs	r0, #83	@ 0x53
 800276c:	f000 fc01 	bl	8002f72 <HAL_NVIC_EnableIRQ>
}
 8002770:	e21e      	b.n	8002bb0 <HAL_UART_MspInit+0x720>
 8002772:	bf00      	nop
 8002774:	40004c00 	.word	0x40004c00
 8002778:	58024400 	.word	0x58024400
 800277c:	58020000 	.word	0x58020000
 8002780:	40005000 	.word	0x40005000
 8002784:	58020400 	.word	0x58020400
 8002788:	40007800 	.word	0x40007800
 800278c:	58021000 	.word	0x58021000
 8002790:	40007c00 	.word	0x40007c00
  else if(uartHandle->Instance==UART9)
 8002794:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8002798:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	4abd      	ldr	r2, [pc, #756]	@ (8002a98 <HAL_UART_MspInit+0x608>)
 80027a2:	4293      	cmp	r3, r2
 80027a4:	d14f      	bne.n	8002846 <HAL_UART_MspInit+0x3b6>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART9;
 80027a6:	f04f 0201 	mov.w	r2, #1
 80027aa:	f04f 0300 	mov.w	r3, #0
 80027ae:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16910CLKSOURCE_D2PCLK2;
 80027b2:	2300      	movs	r3, #0
 80027b4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80027b8:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 80027bc:	4618      	mov	r0, r3
 80027be:	f003 fd01 	bl	80061c4 <HAL_RCCEx_PeriphCLKConfig>
 80027c2:	4603      	mov	r3, r0
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d001      	beq.n	80027cc <HAL_UART_MspInit+0x33c>
      Error_Handler();
 80027c8:	f7fe ffb6 	bl	8001738 <Error_Handler>
    __HAL_RCC_UART9_CLK_ENABLE();
 80027cc:	4bb3      	ldr	r3, [pc, #716]	@ (8002a9c <HAL_UART_MspInit+0x60c>)
 80027ce:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80027d2:	4ab2      	ldr	r2, [pc, #712]	@ (8002a9c <HAL_UART_MspInit+0x60c>)
 80027d4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80027d8:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80027dc:	4baf      	ldr	r3, [pc, #700]	@ (8002a9c <HAL_UART_MspInit+0x60c>)
 80027de:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80027e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80027e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80027e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80027ea:	4bac      	ldr	r3, [pc, #688]	@ (8002a9c <HAL_UART_MspInit+0x60c>)
 80027ec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80027f0:	4aaa      	ldr	r2, [pc, #680]	@ (8002a9c <HAL_UART_MspInit+0x60c>)
 80027f2:	f043 0308 	orr.w	r3, r3, #8
 80027f6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80027fa:	4ba8      	ldr	r3, [pc, #672]	@ (8002a9c <HAL_UART_MspInit+0x60c>)
 80027fc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002800:	f003 0308 	and.w	r3, r3, #8
 8002804:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002806:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8002808:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 800280c:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002810:	2302      	movs	r3, #2
 8002812:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002816:	2300      	movs	r3, #0
 8002818:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800281c:	2300      	movs	r3, #0
 800281e:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
    GPIO_InitStruct.Alternate = GPIO_AF11_UART9;
 8002822:	230b      	movs	r3, #11
 8002824:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002828:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 800282c:	4619      	mov	r1, r3
 800282e:	489c      	ldr	r0, [pc, #624]	@ (8002aa0 <HAL_UART_MspInit+0x610>)
 8002830:	f002 fb80 	bl	8004f34 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(UART9_IRQn, 5, 0);
 8002834:	2200      	movs	r2, #0
 8002836:	2105      	movs	r1, #5
 8002838:	209b      	movs	r0, #155	@ 0x9b
 800283a:	f000 fb80 	bl	8002f3e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART9_IRQn);
 800283e:	209b      	movs	r0, #155	@ 0x9b
 8002840:	f000 fb97 	bl	8002f72 <HAL_NVIC_EnableIRQ>
}
 8002844:	e1b4      	b.n	8002bb0 <HAL_UART_MspInit+0x720>
  else if(uartHandle->Instance==USART2)
 8002846:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800284a:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	4a94      	ldr	r2, [pc, #592]	@ (8002aa4 <HAL_UART_MspInit+0x614>)
 8002854:	4293      	cmp	r3, r2
 8002856:	d156      	bne.n	8002906 <HAL_UART_MspInit+0x476>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002858:	f04f 0202 	mov.w	r2, #2
 800285c:	f04f 0300 	mov.w	r3, #0
 8002860:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8002864:	2300      	movs	r3, #0
 8002866:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800286a:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 800286e:	4618      	mov	r0, r3
 8002870:	f003 fca8 	bl	80061c4 <HAL_RCCEx_PeriphCLKConfig>
 8002874:	4603      	mov	r3, r0
 8002876:	2b00      	cmp	r3, #0
 8002878:	d001      	beq.n	800287e <HAL_UART_MspInit+0x3ee>
      Error_Handler();
 800287a:	f7fe ff5d 	bl	8001738 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 800287e:	4b87      	ldr	r3, [pc, #540]	@ (8002a9c <HAL_UART_MspInit+0x60c>)
 8002880:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002884:	4a85      	ldr	r2, [pc, #532]	@ (8002a9c <HAL_UART_MspInit+0x60c>)
 8002886:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800288a:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800288e:	4b83      	ldr	r3, [pc, #524]	@ (8002a9c <HAL_UART_MspInit+0x60c>)
 8002890:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002894:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002898:	627b      	str	r3, [r7, #36]	@ 0x24
 800289a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800289c:	4b7f      	ldr	r3, [pc, #508]	@ (8002a9c <HAL_UART_MspInit+0x60c>)
 800289e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80028a2:	4a7e      	ldr	r2, [pc, #504]	@ (8002a9c <HAL_UART_MspInit+0x60c>)
 80028a4:	f043 0301 	orr.w	r3, r3, #1
 80028a8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80028ac:	4b7b      	ldr	r3, [pc, #492]	@ (8002a9c <HAL_UART_MspInit+0x60c>)
 80028ae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80028b2:	f003 0201 	and.w	r2, r3, #1
 80028b6:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80028ba:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80028be:	601a      	str	r2, [r3, #0]
 80028c0:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80028c4:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80028c8:	681b      	ldr	r3, [r3, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80028ca:	230c      	movs	r3, #12
 80028cc:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028d0:	2302      	movs	r3, #2
 80028d2:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028d6:	2300      	movs	r3, #0
 80028d8:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028dc:	2300      	movs	r3, #0
 80028de:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80028e2:	2307      	movs	r3, #7
 80028e4:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028e8:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 80028ec:	4619      	mov	r1, r3
 80028ee:	486e      	ldr	r0, [pc, #440]	@ (8002aa8 <HAL_UART_MspInit+0x618>)
 80028f0:	f002 fb20 	bl	8004f34 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 15, 0);
 80028f4:	2200      	movs	r2, #0
 80028f6:	210f      	movs	r1, #15
 80028f8:	2026      	movs	r0, #38	@ 0x26
 80028fa:	f000 fb20 	bl	8002f3e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80028fe:	2026      	movs	r0, #38	@ 0x26
 8002900:	f000 fb37 	bl	8002f72 <HAL_NVIC_EnableIRQ>
}
 8002904:	e154      	b.n	8002bb0 <HAL_UART_MspInit+0x720>
  else if(uartHandle->Instance==USART3)
 8002906:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800290a:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	4a66      	ldr	r2, [pc, #408]	@ (8002aac <HAL_UART_MspInit+0x61c>)
 8002914:	4293      	cmp	r3, r2
 8002916:	d15f      	bne.n	80029d8 <HAL_UART_MspInit+0x548>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8002918:	f04f 0202 	mov.w	r2, #2
 800291c:	f04f 0300 	mov.w	r3, #0
 8002920:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8002924:	2300      	movs	r3, #0
 8002926:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800292a:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 800292e:	4618      	mov	r0, r3
 8002930:	f003 fc48 	bl	80061c4 <HAL_RCCEx_PeriphCLKConfig>
 8002934:	4603      	mov	r3, r0
 8002936:	2b00      	cmp	r3, #0
 8002938:	d001      	beq.n	800293e <HAL_UART_MspInit+0x4ae>
      Error_Handler();
 800293a:	f7fe fefd 	bl	8001738 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 800293e:	4b57      	ldr	r3, [pc, #348]	@ (8002a9c <HAL_UART_MspInit+0x60c>)
 8002940:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002944:	4a55      	ldr	r2, [pc, #340]	@ (8002a9c <HAL_UART_MspInit+0x60c>)
 8002946:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800294a:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800294e:	4b53      	ldr	r3, [pc, #332]	@ (8002a9c <HAL_UART_MspInit+0x60c>)
 8002950:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002954:	f403 2280 	and.w	r2, r3, #262144	@ 0x40000
 8002958:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800295c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8002960:	601a      	str	r2, [r3, #0]
 8002962:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8002966:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800296a:	681b      	ldr	r3, [r3, #0]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800296c:	4b4b      	ldr	r3, [pc, #300]	@ (8002a9c <HAL_UART_MspInit+0x60c>)
 800296e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002972:	4a4a      	ldr	r2, [pc, #296]	@ (8002a9c <HAL_UART_MspInit+0x60c>)
 8002974:	f043 0308 	orr.w	r3, r3, #8
 8002978:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800297c:	4b47      	ldr	r3, [pc, #284]	@ (8002a9c <HAL_UART_MspInit+0x60c>)
 800297e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002982:	f003 0208 	and.w	r2, r3, #8
 8002986:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800298a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800298e:	601a      	str	r2, [r3, #0]
 8002990:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8002994:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8002998:	681b      	ldr	r3, [r3, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800299a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800299e:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029a2:	2302      	movs	r3, #2
 80029a4:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029a8:	2300      	movs	r3, #0
 80029aa:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029ae:	2300      	movs	r3, #0
 80029b0:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80029b4:	2307      	movs	r3, #7
 80029b6:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80029ba:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 80029be:	4619      	mov	r1, r3
 80029c0:	4837      	ldr	r0, [pc, #220]	@ (8002aa0 <HAL_UART_MspInit+0x610>)
 80029c2:	f002 fab7 	bl	8004f34 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 14, 0);
 80029c6:	2200      	movs	r2, #0
 80029c8:	210e      	movs	r1, #14
 80029ca:	2027      	movs	r0, #39	@ 0x27
 80029cc:	f000 fab7 	bl	8002f3e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80029d0:	2027      	movs	r0, #39	@ 0x27
 80029d2:	f000 face 	bl	8002f72 <HAL_NVIC_EnableIRQ>
}
 80029d6:	e0eb      	b.n	8002bb0 <HAL_UART_MspInit+0x720>
  else if(uartHandle->Instance==USART6)
 80029d8:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80029dc:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	4a32      	ldr	r2, [pc, #200]	@ (8002ab0 <HAL_UART_MspInit+0x620>)
 80029e6:	4293      	cmp	r3, r2
 80029e8:	d166      	bne.n	8002ab8 <HAL_UART_MspInit+0x628>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART6;
 80029ea:	f04f 0201 	mov.w	r2, #1
 80029ee:	f04f 0300 	mov.w	r3, #0
 80029f2:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16910CLKSOURCE_D2PCLK2;
 80029f6:	2300      	movs	r3, #0
 80029f8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80029fc:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8002a00:	4618      	mov	r0, r3
 8002a02:	f003 fbdf 	bl	80061c4 <HAL_RCCEx_PeriphCLKConfig>
 8002a06:	4603      	mov	r3, r0
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d001      	beq.n	8002a10 <HAL_UART_MspInit+0x580>
      Error_Handler();
 8002a0c:	f7fe fe94 	bl	8001738 <Error_Handler>
    __HAL_RCC_USART6_CLK_ENABLE();
 8002a10:	4b22      	ldr	r3, [pc, #136]	@ (8002a9c <HAL_UART_MspInit+0x60c>)
 8002a12:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002a16:	4a21      	ldr	r2, [pc, #132]	@ (8002a9c <HAL_UART_MspInit+0x60c>)
 8002a18:	f043 0320 	orr.w	r3, r3, #32
 8002a1c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002a20:	4b1e      	ldr	r3, [pc, #120]	@ (8002a9c <HAL_UART_MspInit+0x60c>)
 8002a22:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002a26:	f003 0220 	and.w	r2, r3, #32
 8002a2a:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8002a2e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002a32:	601a      	str	r2, [r3, #0]
 8002a34:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8002a38:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002a3c:	681b      	ldr	r3, [r3, #0]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002a3e:	4b17      	ldr	r3, [pc, #92]	@ (8002a9c <HAL_UART_MspInit+0x60c>)
 8002a40:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002a44:	4a15      	ldr	r2, [pc, #84]	@ (8002a9c <HAL_UART_MspInit+0x60c>)
 8002a46:	f043 0304 	orr.w	r3, r3, #4
 8002a4a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002a4e:	4b13      	ldr	r3, [pc, #76]	@ (8002a9c <HAL_UART_MspInit+0x60c>)
 8002a50:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002a54:	f003 0204 	and.w	r2, r3, #4
 8002a58:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8002a5c:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8002a60:	601a      	str	r2, [r3, #0]
 8002a62:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8002a66:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8002a6a:	681b      	ldr	r3, [r3, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002a6c:	23c0      	movs	r3, #192	@ 0xc0
 8002a6e:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a72:	2302      	movs	r3, #2
 8002a74:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a78:	2300      	movs	r3, #0
 8002a7a:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a7e:	2300      	movs	r3, #0
 8002a80:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
    GPIO_InitStruct.Alternate = GPIO_AF7_USART6;
 8002a84:	2307      	movs	r3, #7
 8002a86:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002a8a:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8002a8e:	4619      	mov	r1, r3
 8002a90:	4808      	ldr	r0, [pc, #32]	@ (8002ab4 <HAL_UART_MspInit+0x624>)
 8002a92:	f002 fa4f 	bl	8004f34 <HAL_GPIO_Init>
}
 8002a96:	e08b      	b.n	8002bb0 <HAL_UART_MspInit+0x720>
 8002a98:	40011800 	.word	0x40011800
 8002a9c:	58024400 	.word	0x58024400
 8002aa0:	58020c00 	.word	0x58020c00
 8002aa4:	40004400 	.word	0x40004400
 8002aa8:	58020000 	.word	0x58020000
 8002aac:	40004800 	.word	0x40004800
 8002ab0:	40011400 	.word	0x40011400
 8002ab4:	58020800 	.word	0x58020800
  else if(uartHandle->Instance==USART10)
 8002ab8:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8002abc:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	4a3d      	ldr	r2, [pc, #244]	@ (8002bbc <HAL_UART_MspInit+0x72c>)
 8002ac6:	4293      	cmp	r3, r2
 8002ac8:	d172      	bne.n	8002bb0 <HAL_UART_MspInit+0x720>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART10;
 8002aca:	f04f 0201 	mov.w	r2, #1
 8002ace:	f04f 0300 	mov.w	r3, #0
 8002ad2:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16910CLKSOURCE_D2PCLK2;
 8002ad6:	2300      	movs	r3, #0
 8002ad8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002adc:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8002ae0:	4618      	mov	r0, r3
 8002ae2:	f003 fb6f 	bl	80061c4 <HAL_RCCEx_PeriphCLKConfig>
 8002ae6:	4603      	mov	r3, r0
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d001      	beq.n	8002af0 <HAL_UART_MspInit+0x660>
      Error_Handler();
 8002aec:	f7fe fe24 	bl	8001738 <Error_Handler>
    __HAL_RCC_USART10_CLK_ENABLE();
 8002af0:	4b33      	ldr	r3, [pc, #204]	@ (8002bc0 <HAL_UART_MspInit+0x730>)
 8002af2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002af6:	4a32      	ldr	r2, [pc, #200]	@ (8002bc0 <HAL_UART_MspInit+0x730>)
 8002af8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002afc:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002b00:	4b2f      	ldr	r3, [pc, #188]	@ (8002bc0 <HAL_UART_MspInit+0x730>)
 8002b02:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002b06:	f003 0280 	and.w	r2, r3, #128	@ 0x80
 8002b0a:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8002b0e:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8002b12:	601a      	str	r2, [r3, #0]
 8002b14:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8002b18:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8002b1c:	681b      	ldr	r3, [r3, #0]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002b1e:	4b28      	ldr	r3, [pc, #160]	@ (8002bc0 <HAL_UART_MspInit+0x730>)
 8002b20:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002b24:	4a26      	ldr	r2, [pc, #152]	@ (8002bc0 <HAL_UART_MspInit+0x730>)
 8002b26:	f043 0310 	orr.w	r3, r3, #16
 8002b2a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002b2e:	4b24      	ldr	r3, [pc, #144]	@ (8002bc0 <HAL_UART_MspInit+0x730>)
 8002b30:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002b34:	f003 0210 	and.w	r2, r3, #16
 8002b38:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8002b3c:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8002b40:	601a      	str	r2, [r3, #0]
 8002b42:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8002b46:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8002b4a:	681b      	ldr	r3, [r3, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002b4c:	2304      	movs	r3, #4
 8002b4e:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b52:	2302      	movs	r3, #2
 8002b54:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b58:	2300      	movs	r3, #0
 8002b5a:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b5e:	2300      	movs	r3, #0
 8002b60:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
    GPIO_InitStruct.Alternate = GPIO_AF4_USART10;
 8002b64:	2304      	movs	r3, #4
 8002b66:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002b6a:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8002b6e:	4619      	mov	r1, r3
 8002b70:	4814      	ldr	r0, [pc, #80]	@ (8002bc4 <HAL_UART_MspInit+0x734>)
 8002b72:	f002 f9df 	bl	8004f34 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002b76:	2308      	movs	r3, #8
 8002b78:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b7c:	2302      	movs	r3, #2
 8002b7e:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b82:	2300      	movs	r3, #0
 8002b84:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b88:	2300      	movs	r3, #0
 8002b8a:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
    GPIO_InitStruct.Alternate = GPIO_AF11_USART10;
 8002b8e:	230b      	movs	r3, #11
 8002b90:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002b94:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8002b98:	4619      	mov	r1, r3
 8002b9a:	480a      	ldr	r0, [pc, #40]	@ (8002bc4 <HAL_UART_MspInit+0x734>)
 8002b9c:	f002 f9ca 	bl	8004f34 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART10_IRQn, 1, 0);
 8002ba0:	2200      	movs	r2, #0
 8002ba2:	2101      	movs	r1, #1
 8002ba4:	209c      	movs	r0, #156	@ 0x9c
 8002ba6:	f000 f9ca 	bl	8002f3e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART10_IRQn);
 8002baa:	209c      	movs	r0, #156	@ 0x9c
 8002bac:	f000 f9e1 	bl	8002f72 <HAL_NVIC_EnableIRQ>
}
 8002bb0:	bf00      	nop
 8002bb2:	f507 7790 	add.w	r7, r7, #288	@ 0x120
 8002bb6:	46bd      	mov	sp, r7
 8002bb8:	bd80      	pop	{r7, pc}
 8002bba:	bf00      	nop
 8002bbc:	40011c00 	.word	0x40011c00
 8002bc0:	58024400 	.word	0x58024400
 8002bc4:	58021000 	.word	0x58021000

08002bc8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
     ldr   sp, =_estack      /* set stack pointer */
 8002bc8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002c00 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8002bcc:	f7fe ff42 	bl	8001a54 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002bd0:	480c      	ldr	r0, [pc, #48]	@ (8002c04 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002bd2:	490d      	ldr	r1, [pc, #52]	@ (8002c08 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002bd4:	4a0d      	ldr	r2, [pc, #52]	@ (8002c0c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002bd6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002bd8:	e002      	b.n	8002be0 <LoopCopyDataInit>

08002bda <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002bda:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002bdc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002bde:	3304      	adds	r3, #4

08002be0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002be0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002be2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002be4:	d3f9      	bcc.n	8002bda <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002be6:	4a0a      	ldr	r2, [pc, #40]	@ (8002c10 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002be8:	4c0a      	ldr	r4, [pc, #40]	@ (8002c14 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002bea:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002bec:	e001      	b.n	8002bf2 <LoopFillZerobss>

08002bee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002bee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002bf0:	3204      	adds	r2, #4

08002bf2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002bf2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002bf4:	d3fb      	bcc.n	8002bee <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002bf6:	f00c ff57 	bl	800faa8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002bfa:	f7fe f9df 	bl	8000fbc <main>
  bx  lr
 8002bfe:	4770      	bx	lr
     ldr   sp, =_estack      /* set stack pointer */
 8002c00:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 8002c04:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8002c08:	24000214 	.word	0x24000214
  ldr r2, =_sidata
 8002c0c:	080130ac 	.word	0x080130ac
  ldr r2, =_sbss
 8002c10:	24000214 	.word	0x24000214
  ldr r4, =_ebss
 8002c14:	24000e64 	.word	0x24000e64

08002c18 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002c18:	e7fe      	b.n	8002c18 <ADC3_IRQHandler>
	...

08002c1c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002c1c:	b580      	push	{r7, lr}
 8002c1e:	b082      	sub	sp, #8
 8002c20:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002c22:	2003      	movs	r0, #3
 8002c24:	f000 f980 	bl	8002f28 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002c28:	f003 f8f6 	bl	8005e18 <HAL_RCC_GetSysClockFreq>
 8002c2c:	4602      	mov	r2, r0
 8002c2e:	4b15      	ldr	r3, [pc, #84]	@ (8002c84 <HAL_Init+0x68>)
 8002c30:	699b      	ldr	r3, [r3, #24]
 8002c32:	0a1b      	lsrs	r3, r3, #8
 8002c34:	f003 030f 	and.w	r3, r3, #15
 8002c38:	4913      	ldr	r1, [pc, #76]	@ (8002c88 <HAL_Init+0x6c>)
 8002c3a:	5ccb      	ldrb	r3, [r1, r3]
 8002c3c:	f003 031f 	and.w	r3, r3, #31
 8002c40:	fa22 f303 	lsr.w	r3, r2, r3
 8002c44:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002c46:	4b0f      	ldr	r3, [pc, #60]	@ (8002c84 <HAL_Init+0x68>)
 8002c48:	699b      	ldr	r3, [r3, #24]
 8002c4a:	f003 030f 	and.w	r3, r3, #15
 8002c4e:	4a0e      	ldr	r2, [pc, #56]	@ (8002c88 <HAL_Init+0x6c>)
 8002c50:	5cd3      	ldrb	r3, [r2, r3]
 8002c52:	f003 031f 	and.w	r3, r3, #31
 8002c56:	687a      	ldr	r2, [r7, #4]
 8002c58:	fa22 f303 	lsr.w	r3, r2, r3
 8002c5c:	4a0b      	ldr	r2, [pc, #44]	@ (8002c8c <HAL_Init+0x70>)
 8002c5e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002c60:	4a0b      	ldr	r2, [pc, #44]	@ (8002c90 <HAL_Init+0x74>)
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002c66:	200f      	movs	r0, #15
 8002c68:	f000 f814 	bl	8002c94 <HAL_InitTick>
 8002c6c:	4603      	mov	r3, r0
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d001      	beq.n	8002c76 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8002c72:	2301      	movs	r3, #1
 8002c74:	e002      	b.n	8002c7c <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8002c76:	f7fe fd65 	bl	8001744 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002c7a:	2300      	movs	r3, #0
}
 8002c7c:	4618      	mov	r0, r3
 8002c7e:	3708      	adds	r7, #8
 8002c80:	46bd      	mov	sp, r7
 8002c82:	bd80      	pop	{r7, pc}
 8002c84:	58024400 	.word	0x58024400
 8002c88:	08012c08 	.word	0x08012c08
 8002c8c:	2400000c 	.word	0x2400000c
 8002c90:	24000008 	.word	0x24000008

08002c94 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002c94:	b580      	push	{r7, lr}
 8002c96:	b082      	sub	sp, #8
 8002c98:	af00      	add	r7, sp, #0
 8002c9a:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8002c9c:	4b15      	ldr	r3, [pc, #84]	@ (8002cf4 <HAL_InitTick+0x60>)
 8002c9e:	781b      	ldrb	r3, [r3, #0]
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d101      	bne.n	8002ca8 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8002ca4:	2301      	movs	r3, #1
 8002ca6:	e021      	b.n	8002cec <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8002ca8:	4b13      	ldr	r3, [pc, #76]	@ (8002cf8 <HAL_InitTick+0x64>)
 8002caa:	681a      	ldr	r2, [r3, #0]
 8002cac:	4b11      	ldr	r3, [pc, #68]	@ (8002cf4 <HAL_InitTick+0x60>)
 8002cae:	781b      	ldrb	r3, [r3, #0]
 8002cb0:	4619      	mov	r1, r3
 8002cb2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002cb6:	fbb3 f3f1 	udiv	r3, r3, r1
 8002cba:	fbb2 f3f3 	udiv	r3, r2, r3
 8002cbe:	4618      	mov	r0, r3
 8002cc0:	f000 f965 	bl	8002f8e <HAL_SYSTICK_Config>
 8002cc4:	4603      	mov	r3, r0
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d001      	beq.n	8002cce <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8002cca:	2301      	movs	r3, #1
 8002ccc:	e00e      	b.n	8002cec <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	2b0f      	cmp	r3, #15
 8002cd2:	d80a      	bhi.n	8002cea <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002cd4:	2200      	movs	r2, #0
 8002cd6:	6879      	ldr	r1, [r7, #4]
 8002cd8:	f04f 30ff 	mov.w	r0, #4294967295
 8002cdc:	f000 f92f 	bl	8002f3e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002ce0:	4a06      	ldr	r2, [pc, #24]	@ (8002cfc <HAL_InitTick+0x68>)
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002ce6:	2300      	movs	r3, #0
 8002ce8:	e000      	b.n	8002cec <HAL_InitTick+0x58>
    return HAL_ERROR;
 8002cea:	2301      	movs	r3, #1
}
 8002cec:	4618      	mov	r0, r3
 8002cee:	3708      	adds	r7, #8
 8002cf0:	46bd      	mov	sp, r7
 8002cf2:	bd80      	pop	{r7, pc}
 8002cf4:	24000044 	.word	0x24000044
 8002cf8:	24000008 	.word	0x24000008
 8002cfc:	24000040 	.word	0x24000040

08002d00 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002d00:	b480      	push	{r7}
 8002d02:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002d04:	4b06      	ldr	r3, [pc, #24]	@ (8002d20 <HAL_IncTick+0x20>)
 8002d06:	781b      	ldrb	r3, [r3, #0]
 8002d08:	461a      	mov	r2, r3
 8002d0a:	4b06      	ldr	r3, [pc, #24]	@ (8002d24 <HAL_IncTick+0x24>)
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	4413      	add	r3, r2
 8002d10:	4a04      	ldr	r2, [pc, #16]	@ (8002d24 <HAL_IncTick+0x24>)
 8002d12:	6013      	str	r3, [r2, #0]
}
 8002d14:	bf00      	nop
 8002d16:	46bd      	mov	sp, r7
 8002d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d1c:	4770      	bx	lr
 8002d1e:	bf00      	nop
 8002d20:	24000044 	.word	0x24000044
 8002d24:	24000af4 	.word	0x24000af4

08002d28 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002d28:	b480      	push	{r7}
 8002d2a:	af00      	add	r7, sp, #0
  return uwTick;
 8002d2c:	4b03      	ldr	r3, [pc, #12]	@ (8002d3c <HAL_GetTick+0x14>)
 8002d2e:	681b      	ldr	r3, [r3, #0]
}
 8002d30:	4618      	mov	r0, r3
 8002d32:	46bd      	mov	sp, r7
 8002d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d38:	4770      	bx	lr
 8002d3a:	bf00      	nop
 8002d3c:	24000af4 	.word	0x24000af4

08002d40 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002d40:	b580      	push	{r7, lr}
 8002d42:	b084      	sub	sp, #16
 8002d44:	af00      	add	r7, sp, #0
 8002d46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002d48:	f7ff ffee 	bl	8002d28 <HAL_GetTick>
 8002d4c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d58:	d005      	beq.n	8002d66 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002d5a:	4b0a      	ldr	r3, [pc, #40]	@ (8002d84 <HAL_Delay+0x44>)
 8002d5c:	781b      	ldrb	r3, [r3, #0]
 8002d5e:	461a      	mov	r2, r3
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	4413      	add	r3, r2
 8002d64:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002d66:	bf00      	nop
 8002d68:	f7ff ffde 	bl	8002d28 <HAL_GetTick>
 8002d6c:	4602      	mov	r2, r0
 8002d6e:	68bb      	ldr	r3, [r7, #8]
 8002d70:	1ad3      	subs	r3, r2, r3
 8002d72:	68fa      	ldr	r2, [r7, #12]
 8002d74:	429a      	cmp	r2, r3
 8002d76:	d8f7      	bhi.n	8002d68 <HAL_Delay+0x28>
  {
  }
}
 8002d78:	bf00      	nop
 8002d7a:	bf00      	nop
 8002d7c:	3710      	adds	r7, #16
 8002d7e:	46bd      	mov	sp, r7
 8002d80:	bd80      	pop	{r7, pc}
 8002d82:	bf00      	nop
 8002d84:	24000044 	.word	0x24000044

08002d88 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d88:	b480      	push	{r7}
 8002d8a:	b085      	sub	sp, #20
 8002d8c:	af00      	add	r7, sp, #0
 8002d8e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	f003 0307 	and.w	r3, r3, #7
 8002d96:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002d98:	4b0b      	ldr	r3, [pc, #44]	@ (8002dc8 <__NVIC_SetPriorityGrouping+0x40>)
 8002d9a:	68db      	ldr	r3, [r3, #12]
 8002d9c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002d9e:	68ba      	ldr	r2, [r7, #8]
 8002da0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002da4:	4013      	ands	r3, r2
 8002da6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002dac:	68bb      	ldr	r3, [r7, #8]
 8002dae:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002db0:	4b06      	ldr	r3, [pc, #24]	@ (8002dcc <__NVIC_SetPriorityGrouping+0x44>)
 8002db2:	4313      	orrs	r3, r2
 8002db4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002db6:	4a04      	ldr	r2, [pc, #16]	@ (8002dc8 <__NVIC_SetPriorityGrouping+0x40>)
 8002db8:	68bb      	ldr	r3, [r7, #8]
 8002dba:	60d3      	str	r3, [r2, #12]
}
 8002dbc:	bf00      	nop
 8002dbe:	3714      	adds	r7, #20
 8002dc0:	46bd      	mov	sp, r7
 8002dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc6:	4770      	bx	lr
 8002dc8:	e000ed00 	.word	0xe000ed00
 8002dcc:	05fa0000 	.word	0x05fa0000

08002dd0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002dd0:	b480      	push	{r7}
 8002dd2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002dd4:	4b04      	ldr	r3, [pc, #16]	@ (8002de8 <__NVIC_GetPriorityGrouping+0x18>)
 8002dd6:	68db      	ldr	r3, [r3, #12]
 8002dd8:	0a1b      	lsrs	r3, r3, #8
 8002dda:	f003 0307 	and.w	r3, r3, #7
}
 8002dde:	4618      	mov	r0, r3
 8002de0:	46bd      	mov	sp, r7
 8002de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de6:	4770      	bx	lr
 8002de8:	e000ed00 	.word	0xe000ed00

08002dec <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002dec:	b480      	push	{r7}
 8002dee:	b083      	sub	sp, #12
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	4603      	mov	r3, r0
 8002df4:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002df6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	db0b      	blt.n	8002e16 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002dfe:	88fb      	ldrh	r3, [r7, #6]
 8002e00:	f003 021f 	and.w	r2, r3, #31
 8002e04:	4907      	ldr	r1, [pc, #28]	@ (8002e24 <__NVIC_EnableIRQ+0x38>)
 8002e06:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002e0a:	095b      	lsrs	r3, r3, #5
 8002e0c:	2001      	movs	r0, #1
 8002e0e:	fa00 f202 	lsl.w	r2, r0, r2
 8002e12:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002e16:	bf00      	nop
 8002e18:	370c      	adds	r7, #12
 8002e1a:	46bd      	mov	sp, r7
 8002e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e20:	4770      	bx	lr
 8002e22:	bf00      	nop
 8002e24:	e000e100 	.word	0xe000e100

08002e28 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002e28:	b480      	push	{r7}
 8002e2a:	b083      	sub	sp, #12
 8002e2c:	af00      	add	r7, sp, #0
 8002e2e:	4603      	mov	r3, r0
 8002e30:	6039      	str	r1, [r7, #0]
 8002e32:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002e34:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	db0a      	blt.n	8002e52 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e3c:	683b      	ldr	r3, [r7, #0]
 8002e3e:	b2da      	uxtb	r2, r3
 8002e40:	490c      	ldr	r1, [pc, #48]	@ (8002e74 <__NVIC_SetPriority+0x4c>)
 8002e42:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002e46:	0112      	lsls	r2, r2, #4
 8002e48:	b2d2      	uxtb	r2, r2
 8002e4a:	440b      	add	r3, r1
 8002e4c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002e50:	e00a      	b.n	8002e68 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e52:	683b      	ldr	r3, [r7, #0]
 8002e54:	b2da      	uxtb	r2, r3
 8002e56:	4908      	ldr	r1, [pc, #32]	@ (8002e78 <__NVIC_SetPriority+0x50>)
 8002e58:	88fb      	ldrh	r3, [r7, #6]
 8002e5a:	f003 030f 	and.w	r3, r3, #15
 8002e5e:	3b04      	subs	r3, #4
 8002e60:	0112      	lsls	r2, r2, #4
 8002e62:	b2d2      	uxtb	r2, r2
 8002e64:	440b      	add	r3, r1
 8002e66:	761a      	strb	r2, [r3, #24]
}
 8002e68:	bf00      	nop
 8002e6a:	370c      	adds	r7, #12
 8002e6c:	46bd      	mov	sp, r7
 8002e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e72:	4770      	bx	lr
 8002e74:	e000e100 	.word	0xe000e100
 8002e78:	e000ed00 	.word	0xe000ed00

08002e7c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002e7c:	b480      	push	{r7}
 8002e7e:	b089      	sub	sp, #36	@ 0x24
 8002e80:	af00      	add	r7, sp, #0
 8002e82:	60f8      	str	r0, [r7, #12]
 8002e84:	60b9      	str	r1, [r7, #8]
 8002e86:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	f003 0307 	and.w	r3, r3, #7
 8002e8e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002e90:	69fb      	ldr	r3, [r7, #28]
 8002e92:	f1c3 0307 	rsb	r3, r3, #7
 8002e96:	2b04      	cmp	r3, #4
 8002e98:	bf28      	it	cs
 8002e9a:	2304      	movcs	r3, #4
 8002e9c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002e9e:	69fb      	ldr	r3, [r7, #28]
 8002ea0:	3304      	adds	r3, #4
 8002ea2:	2b06      	cmp	r3, #6
 8002ea4:	d902      	bls.n	8002eac <NVIC_EncodePriority+0x30>
 8002ea6:	69fb      	ldr	r3, [r7, #28]
 8002ea8:	3b03      	subs	r3, #3
 8002eaa:	e000      	b.n	8002eae <NVIC_EncodePriority+0x32>
 8002eac:	2300      	movs	r3, #0
 8002eae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002eb0:	f04f 32ff 	mov.w	r2, #4294967295
 8002eb4:	69bb      	ldr	r3, [r7, #24]
 8002eb6:	fa02 f303 	lsl.w	r3, r2, r3
 8002eba:	43da      	mvns	r2, r3
 8002ebc:	68bb      	ldr	r3, [r7, #8]
 8002ebe:	401a      	ands	r2, r3
 8002ec0:	697b      	ldr	r3, [r7, #20]
 8002ec2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002ec4:	f04f 31ff 	mov.w	r1, #4294967295
 8002ec8:	697b      	ldr	r3, [r7, #20]
 8002eca:	fa01 f303 	lsl.w	r3, r1, r3
 8002ece:	43d9      	mvns	r1, r3
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ed4:	4313      	orrs	r3, r2
         );
}
 8002ed6:	4618      	mov	r0, r3
 8002ed8:	3724      	adds	r7, #36	@ 0x24
 8002eda:	46bd      	mov	sp, r7
 8002edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee0:	4770      	bx	lr
	...

08002ee4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002ee4:	b580      	push	{r7, lr}
 8002ee6:	b082      	sub	sp, #8
 8002ee8:	af00      	add	r7, sp, #0
 8002eea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	3b01      	subs	r3, #1
 8002ef0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002ef4:	d301      	bcc.n	8002efa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002ef6:	2301      	movs	r3, #1
 8002ef8:	e00f      	b.n	8002f1a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002efa:	4a0a      	ldr	r2, [pc, #40]	@ (8002f24 <SysTick_Config+0x40>)
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	3b01      	subs	r3, #1
 8002f00:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002f02:	210f      	movs	r1, #15
 8002f04:	f04f 30ff 	mov.w	r0, #4294967295
 8002f08:	f7ff ff8e 	bl	8002e28 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002f0c:	4b05      	ldr	r3, [pc, #20]	@ (8002f24 <SysTick_Config+0x40>)
 8002f0e:	2200      	movs	r2, #0
 8002f10:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002f12:	4b04      	ldr	r3, [pc, #16]	@ (8002f24 <SysTick_Config+0x40>)
 8002f14:	2207      	movs	r2, #7
 8002f16:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002f18:	2300      	movs	r3, #0
}
 8002f1a:	4618      	mov	r0, r3
 8002f1c:	3708      	adds	r7, #8
 8002f1e:	46bd      	mov	sp, r7
 8002f20:	bd80      	pop	{r7, pc}
 8002f22:	bf00      	nop
 8002f24:	e000e010 	.word	0xe000e010

08002f28 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f28:	b580      	push	{r7, lr}
 8002f2a:	b082      	sub	sp, #8
 8002f2c:	af00      	add	r7, sp, #0
 8002f2e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002f30:	6878      	ldr	r0, [r7, #4]
 8002f32:	f7ff ff29 	bl	8002d88 <__NVIC_SetPriorityGrouping>
}
 8002f36:	bf00      	nop
 8002f38:	3708      	adds	r7, #8
 8002f3a:	46bd      	mov	sp, r7
 8002f3c:	bd80      	pop	{r7, pc}

08002f3e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002f3e:	b580      	push	{r7, lr}
 8002f40:	b086      	sub	sp, #24
 8002f42:	af00      	add	r7, sp, #0
 8002f44:	4603      	mov	r3, r0
 8002f46:	60b9      	str	r1, [r7, #8]
 8002f48:	607a      	str	r2, [r7, #4]
 8002f4a:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002f4c:	f7ff ff40 	bl	8002dd0 <__NVIC_GetPriorityGrouping>
 8002f50:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002f52:	687a      	ldr	r2, [r7, #4]
 8002f54:	68b9      	ldr	r1, [r7, #8]
 8002f56:	6978      	ldr	r0, [r7, #20]
 8002f58:	f7ff ff90 	bl	8002e7c <NVIC_EncodePriority>
 8002f5c:	4602      	mov	r2, r0
 8002f5e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002f62:	4611      	mov	r1, r2
 8002f64:	4618      	mov	r0, r3
 8002f66:	f7ff ff5f 	bl	8002e28 <__NVIC_SetPriority>
}
 8002f6a:	bf00      	nop
 8002f6c:	3718      	adds	r7, #24
 8002f6e:	46bd      	mov	sp, r7
 8002f70:	bd80      	pop	{r7, pc}

08002f72 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f72:	b580      	push	{r7, lr}
 8002f74:	b082      	sub	sp, #8
 8002f76:	af00      	add	r7, sp, #0
 8002f78:	4603      	mov	r3, r0
 8002f7a:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002f7c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002f80:	4618      	mov	r0, r3
 8002f82:	f7ff ff33 	bl	8002dec <__NVIC_EnableIRQ>
}
 8002f86:	bf00      	nop
 8002f88:	3708      	adds	r7, #8
 8002f8a:	46bd      	mov	sp, r7
 8002f8c:	bd80      	pop	{r7, pc}

08002f8e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002f8e:	b580      	push	{r7, lr}
 8002f90:	b082      	sub	sp, #8
 8002f92:	af00      	add	r7, sp, #0
 8002f94:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002f96:	6878      	ldr	r0, [r7, #4]
 8002f98:	f7ff ffa4 	bl	8002ee4 <SysTick_Config>
 8002f9c:	4603      	mov	r3, r0
}
 8002f9e:	4618      	mov	r0, r3
 8002fa0:	3708      	adds	r7, #8
 8002fa2:	46bd      	mov	sp, r7
 8002fa4:	bd80      	pop	{r7, pc}
	...

08002fa8 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8002fa8:	b480      	push	{r7}
 8002faa:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8002fac:	f3bf 8f5f 	dmb	sy
}
 8002fb0:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8002fb2:	4b07      	ldr	r3, [pc, #28]	@ (8002fd0 <HAL_MPU_Disable+0x28>)
 8002fb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fb6:	4a06      	ldr	r2, [pc, #24]	@ (8002fd0 <HAL_MPU_Disable+0x28>)
 8002fb8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002fbc:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8002fbe:	4b05      	ldr	r3, [pc, #20]	@ (8002fd4 <HAL_MPU_Disable+0x2c>)
 8002fc0:	2200      	movs	r2, #0
 8002fc2:	605a      	str	r2, [r3, #4]
}
 8002fc4:	bf00      	nop
 8002fc6:	46bd      	mov	sp, r7
 8002fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fcc:	4770      	bx	lr
 8002fce:	bf00      	nop
 8002fd0:	e000ed00 	.word	0xe000ed00
 8002fd4:	e000ed90 	.word	0xe000ed90

08002fd8 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8002fd8:	b480      	push	{r7}
 8002fda:	b083      	sub	sp, #12
 8002fdc:	af00      	add	r7, sp, #0
 8002fde:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8002fe0:	4a0b      	ldr	r2, [pc, #44]	@ (8003010 <HAL_MPU_Enable+0x38>)
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	f043 0301 	orr.w	r3, r3, #1
 8002fe8:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8002fea:	4b0a      	ldr	r3, [pc, #40]	@ (8003014 <HAL_MPU_Enable+0x3c>)
 8002fec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fee:	4a09      	ldr	r2, [pc, #36]	@ (8003014 <HAL_MPU_Enable+0x3c>)
 8002ff0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002ff4:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8002ff6:	f3bf 8f4f 	dsb	sy
}
 8002ffa:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002ffc:	f3bf 8f6f 	isb	sy
}
 8003000:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8003002:	bf00      	nop
 8003004:	370c      	adds	r7, #12
 8003006:	46bd      	mov	sp, r7
 8003008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800300c:	4770      	bx	lr
 800300e:	bf00      	nop
 8003010:	e000ed90 	.word	0xe000ed90
 8003014:	e000ed00 	.word	0xe000ed00

08003018 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 8003018:	b480      	push	{r7}
 800301a:	b083      	sub	sp, #12
 800301c:	af00      	add	r7, sp, #0
 800301e:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	785a      	ldrb	r2, [r3, #1]
 8003024:	4b1b      	ldr	r3, [pc, #108]	@ (8003094 <HAL_MPU_ConfigRegion+0x7c>)
 8003026:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8003028:	4b1a      	ldr	r3, [pc, #104]	@ (8003094 <HAL_MPU_ConfigRegion+0x7c>)
 800302a:	691b      	ldr	r3, [r3, #16]
 800302c:	4a19      	ldr	r2, [pc, #100]	@ (8003094 <HAL_MPU_ConfigRegion+0x7c>)
 800302e:	f023 0301 	bic.w	r3, r3, #1
 8003032:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8003034:	4a17      	ldr	r2, [pc, #92]	@ (8003094 <HAL_MPU_ConfigRegion+0x7c>)
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	685b      	ldr	r3, [r3, #4]
 800303a:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	7b1b      	ldrb	r3, [r3, #12]
 8003040:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	7adb      	ldrb	r3, [r3, #11]
 8003046:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8003048:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	7a9b      	ldrb	r3, [r3, #10]
 800304e:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8003050:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	7b5b      	ldrb	r3, [r3, #13]
 8003056:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8003058:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	7b9b      	ldrb	r3, [r3, #14]
 800305e:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8003060:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	7bdb      	ldrb	r3, [r3, #15]
 8003066:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8003068:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	7a5b      	ldrb	r3, [r3, #9]
 800306e:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8003070:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	7a1b      	ldrb	r3, [r3, #8]
 8003076:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8003078:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 800307a:	687a      	ldr	r2, [r7, #4]
 800307c:	7812      	ldrb	r2, [r2, #0]
 800307e:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8003080:	4a04      	ldr	r2, [pc, #16]	@ (8003094 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8003082:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8003084:	6113      	str	r3, [r2, #16]
}
 8003086:	bf00      	nop
 8003088:	370c      	adds	r7, #12
 800308a:	46bd      	mov	sp, r7
 800308c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003090:	4770      	bx	lr
 8003092:	bf00      	nop
 8003094:	e000ed90 	.word	0xe000ed90

08003098 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003098:	b580      	push	{r7, lr}
 800309a:	b086      	sub	sp, #24
 800309c:	af00      	add	r7, sp, #0
 800309e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 80030a0:	f7ff fe42 	bl	8002d28 <HAL_GetTick>
 80030a4:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d101      	bne.n	80030b0 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 80030ac:	2301      	movs	r3, #1
 80030ae:	e2dc      	b.n	800366a <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80030b6:	b2db      	uxtb	r3, r3
 80030b8:	2b02      	cmp	r3, #2
 80030ba:	d008      	beq.n	80030ce <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	2280      	movs	r2, #128	@ 0x80
 80030c0:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	2200      	movs	r2, #0
 80030c6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 80030ca:	2301      	movs	r3, #1
 80030cc:	e2cd      	b.n	800366a <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	4a76      	ldr	r2, [pc, #472]	@ (80032ac <HAL_DMA_Abort+0x214>)
 80030d4:	4293      	cmp	r3, r2
 80030d6:	d04a      	beq.n	800316e <HAL_DMA_Abort+0xd6>
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	4a74      	ldr	r2, [pc, #464]	@ (80032b0 <HAL_DMA_Abort+0x218>)
 80030de:	4293      	cmp	r3, r2
 80030e0:	d045      	beq.n	800316e <HAL_DMA_Abort+0xd6>
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	4a73      	ldr	r2, [pc, #460]	@ (80032b4 <HAL_DMA_Abort+0x21c>)
 80030e8:	4293      	cmp	r3, r2
 80030ea:	d040      	beq.n	800316e <HAL_DMA_Abort+0xd6>
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	4a71      	ldr	r2, [pc, #452]	@ (80032b8 <HAL_DMA_Abort+0x220>)
 80030f2:	4293      	cmp	r3, r2
 80030f4:	d03b      	beq.n	800316e <HAL_DMA_Abort+0xd6>
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	4a70      	ldr	r2, [pc, #448]	@ (80032bc <HAL_DMA_Abort+0x224>)
 80030fc:	4293      	cmp	r3, r2
 80030fe:	d036      	beq.n	800316e <HAL_DMA_Abort+0xd6>
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	4a6e      	ldr	r2, [pc, #440]	@ (80032c0 <HAL_DMA_Abort+0x228>)
 8003106:	4293      	cmp	r3, r2
 8003108:	d031      	beq.n	800316e <HAL_DMA_Abort+0xd6>
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	4a6d      	ldr	r2, [pc, #436]	@ (80032c4 <HAL_DMA_Abort+0x22c>)
 8003110:	4293      	cmp	r3, r2
 8003112:	d02c      	beq.n	800316e <HAL_DMA_Abort+0xd6>
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	4a6b      	ldr	r2, [pc, #428]	@ (80032c8 <HAL_DMA_Abort+0x230>)
 800311a:	4293      	cmp	r3, r2
 800311c:	d027      	beq.n	800316e <HAL_DMA_Abort+0xd6>
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	4a6a      	ldr	r2, [pc, #424]	@ (80032cc <HAL_DMA_Abort+0x234>)
 8003124:	4293      	cmp	r3, r2
 8003126:	d022      	beq.n	800316e <HAL_DMA_Abort+0xd6>
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	4a68      	ldr	r2, [pc, #416]	@ (80032d0 <HAL_DMA_Abort+0x238>)
 800312e:	4293      	cmp	r3, r2
 8003130:	d01d      	beq.n	800316e <HAL_DMA_Abort+0xd6>
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	4a67      	ldr	r2, [pc, #412]	@ (80032d4 <HAL_DMA_Abort+0x23c>)
 8003138:	4293      	cmp	r3, r2
 800313a:	d018      	beq.n	800316e <HAL_DMA_Abort+0xd6>
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	4a65      	ldr	r2, [pc, #404]	@ (80032d8 <HAL_DMA_Abort+0x240>)
 8003142:	4293      	cmp	r3, r2
 8003144:	d013      	beq.n	800316e <HAL_DMA_Abort+0xd6>
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	4a64      	ldr	r2, [pc, #400]	@ (80032dc <HAL_DMA_Abort+0x244>)
 800314c:	4293      	cmp	r3, r2
 800314e:	d00e      	beq.n	800316e <HAL_DMA_Abort+0xd6>
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	4a62      	ldr	r2, [pc, #392]	@ (80032e0 <HAL_DMA_Abort+0x248>)
 8003156:	4293      	cmp	r3, r2
 8003158:	d009      	beq.n	800316e <HAL_DMA_Abort+0xd6>
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	4a61      	ldr	r2, [pc, #388]	@ (80032e4 <HAL_DMA_Abort+0x24c>)
 8003160:	4293      	cmp	r3, r2
 8003162:	d004      	beq.n	800316e <HAL_DMA_Abort+0xd6>
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	4a5f      	ldr	r2, [pc, #380]	@ (80032e8 <HAL_DMA_Abort+0x250>)
 800316a:	4293      	cmp	r3, r2
 800316c:	d101      	bne.n	8003172 <HAL_DMA_Abort+0xda>
 800316e:	2301      	movs	r3, #1
 8003170:	e000      	b.n	8003174 <HAL_DMA_Abort+0xdc>
 8003172:	2300      	movs	r3, #0
 8003174:	2b00      	cmp	r3, #0
 8003176:	d013      	beq.n	80031a0 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	681a      	ldr	r2, [r3, #0]
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	f022 021e 	bic.w	r2, r2, #30
 8003186:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	695a      	ldr	r2, [r3, #20]
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003196:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	617b      	str	r3, [r7, #20]
 800319e:	e00a      	b.n	80031b6 <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	681a      	ldr	r2, [r3, #0]
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	f022 020e 	bic.w	r2, r2, #14
 80031ae:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	4a3c      	ldr	r2, [pc, #240]	@ (80032ac <HAL_DMA_Abort+0x214>)
 80031bc:	4293      	cmp	r3, r2
 80031be:	d072      	beq.n	80032a6 <HAL_DMA_Abort+0x20e>
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	4a3a      	ldr	r2, [pc, #232]	@ (80032b0 <HAL_DMA_Abort+0x218>)
 80031c6:	4293      	cmp	r3, r2
 80031c8:	d06d      	beq.n	80032a6 <HAL_DMA_Abort+0x20e>
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	4a39      	ldr	r2, [pc, #228]	@ (80032b4 <HAL_DMA_Abort+0x21c>)
 80031d0:	4293      	cmp	r3, r2
 80031d2:	d068      	beq.n	80032a6 <HAL_DMA_Abort+0x20e>
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	4a37      	ldr	r2, [pc, #220]	@ (80032b8 <HAL_DMA_Abort+0x220>)
 80031da:	4293      	cmp	r3, r2
 80031dc:	d063      	beq.n	80032a6 <HAL_DMA_Abort+0x20e>
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	4a36      	ldr	r2, [pc, #216]	@ (80032bc <HAL_DMA_Abort+0x224>)
 80031e4:	4293      	cmp	r3, r2
 80031e6:	d05e      	beq.n	80032a6 <HAL_DMA_Abort+0x20e>
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	4a34      	ldr	r2, [pc, #208]	@ (80032c0 <HAL_DMA_Abort+0x228>)
 80031ee:	4293      	cmp	r3, r2
 80031f0:	d059      	beq.n	80032a6 <HAL_DMA_Abort+0x20e>
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	4a33      	ldr	r2, [pc, #204]	@ (80032c4 <HAL_DMA_Abort+0x22c>)
 80031f8:	4293      	cmp	r3, r2
 80031fa:	d054      	beq.n	80032a6 <HAL_DMA_Abort+0x20e>
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	4a31      	ldr	r2, [pc, #196]	@ (80032c8 <HAL_DMA_Abort+0x230>)
 8003202:	4293      	cmp	r3, r2
 8003204:	d04f      	beq.n	80032a6 <HAL_DMA_Abort+0x20e>
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	4a30      	ldr	r2, [pc, #192]	@ (80032cc <HAL_DMA_Abort+0x234>)
 800320c:	4293      	cmp	r3, r2
 800320e:	d04a      	beq.n	80032a6 <HAL_DMA_Abort+0x20e>
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	4a2e      	ldr	r2, [pc, #184]	@ (80032d0 <HAL_DMA_Abort+0x238>)
 8003216:	4293      	cmp	r3, r2
 8003218:	d045      	beq.n	80032a6 <HAL_DMA_Abort+0x20e>
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	4a2d      	ldr	r2, [pc, #180]	@ (80032d4 <HAL_DMA_Abort+0x23c>)
 8003220:	4293      	cmp	r3, r2
 8003222:	d040      	beq.n	80032a6 <HAL_DMA_Abort+0x20e>
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	4a2b      	ldr	r2, [pc, #172]	@ (80032d8 <HAL_DMA_Abort+0x240>)
 800322a:	4293      	cmp	r3, r2
 800322c:	d03b      	beq.n	80032a6 <HAL_DMA_Abort+0x20e>
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	4a2a      	ldr	r2, [pc, #168]	@ (80032dc <HAL_DMA_Abort+0x244>)
 8003234:	4293      	cmp	r3, r2
 8003236:	d036      	beq.n	80032a6 <HAL_DMA_Abort+0x20e>
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	4a28      	ldr	r2, [pc, #160]	@ (80032e0 <HAL_DMA_Abort+0x248>)
 800323e:	4293      	cmp	r3, r2
 8003240:	d031      	beq.n	80032a6 <HAL_DMA_Abort+0x20e>
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	4a27      	ldr	r2, [pc, #156]	@ (80032e4 <HAL_DMA_Abort+0x24c>)
 8003248:	4293      	cmp	r3, r2
 800324a:	d02c      	beq.n	80032a6 <HAL_DMA_Abort+0x20e>
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	4a25      	ldr	r2, [pc, #148]	@ (80032e8 <HAL_DMA_Abort+0x250>)
 8003252:	4293      	cmp	r3, r2
 8003254:	d027      	beq.n	80032a6 <HAL_DMA_Abort+0x20e>
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	4a24      	ldr	r2, [pc, #144]	@ (80032ec <HAL_DMA_Abort+0x254>)
 800325c:	4293      	cmp	r3, r2
 800325e:	d022      	beq.n	80032a6 <HAL_DMA_Abort+0x20e>
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	4a22      	ldr	r2, [pc, #136]	@ (80032f0 <HAL_DMA_Abort+0x258>)
 8003266:	4293      	cmp	r3, r2
 8003268:	d01d      	beq.n	80032a6 <HAL_DMA_Abort+0x20e>
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	4a21      	ldr	r2, [pc, #132]	@ (80032f4 <HAL_DMA_Abort+0x25c>)
 8003270:	4293      	cmp	r3, r2
 8003272:	d018      	beq.n	80032a6 <HAL_DMA_Abort+0x20e>
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	4a1f      	ldr	r2, [pc, #124]	@ (80032f8 <HAL_DMA_Abort+0x260>)
 800327a:	4293      	cmp	r3, r2
 800327c:	d013      	beq.n	80032a6 <HAL_DMA_Abort+0x20e>
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	4a1e      	ldr	r2, [pc, #120]	@ (80032fc <HAL_DMA_Abort+0x264>)
 8003284:	4293      	cmp	r3, r2
 8003286:	d00e      	beq.n	80032a6 <HAL_DMA_Abort+0x20e>
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	4a1c      	ldr	r2, [pc, #112]	@ (8003300 <HAL_DMA_Abort+0x268>)
 800328e:	4293      	cmp	r3, r2
 8003290:	d009      	beq.n	80032a6 <HAL_DMA_Abort+0x20e>
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	4a1b      	ldr	r2, [pc, #108]	@ (8003304 <HAL_DMA_Abort+0x26c>)
 8003298:	4293      	cmp	r3, r2
 800329a:	d004      	beq.n	80032a6 <HAL_DMA_Abort+0x20e>
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	4a19      	ldr	r2, [pc, #100]	@ (8003308 <HAL_DMA_Abort+0x270>)
 80032a2:	4293      	cmp	r3, r2
 80032a4:	d132      	bne.n	800330c <HAL_DMA_Abort+0x274>
 80032a6:	2301      	movs	r3, #1
 80032a8:	e031      	b.n	800330e <HAL_DMA_Abort+0x276>
 80032aa:	bf00      	nop
 80032ac:	40020010 	.word	0x40020010
 80032b0:	40020028 	.word	0x40020028
 80032b4:	40020040 	.word	0x40020040
 80032b8:	40020058 	.word	0x40020058
 80032bc:	40020070 	.word	0x40020070
 80032c0:	40020088 	.word	0x40020088
 80032c4:	400200a0 	.word	0x400200a0
 80032c8:	400200b8 	.word	0x400200b8
 80032cc:	40020410 	.word	0x40020410
 80032d0:	40020428 	.word	0x40020428
 80032d4:	40020440 	.word	0x40020440
 80032d8:	40020458 	.word	0x40020458
 80032dc:	40020470 	.word	0x40020470
 80032e0:	40020488 	.word	0x40020488
 80032e4:	400204a0 	.word	0x400204a0
 80032e8:	400204b8 	.word	0x400204b8
 80032ec:	58025408 	.word	0x58025408
 80032f0:	5802541c 	.word	0x5802541c
 80032f4:	58025430 	.word	0x58025430
 80032f8:	58025444 	.word	0x58025444
 80032fc:	58025458 	.word	0x58025458
 8003300:	5802546c 	.word	0x5802546c
 8003304:	58025480 	.word	0x58025480
 8003308:	58025494 	.word	0x58025494
 800330c:	2300      	movs	r3, #0
 800330e:	2b00      	cmp	r3, #0
 8003310:	d007      	beq.n	8003322 <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003316:	681a      	ldr	r2, [r3, #0]
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800331c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003320:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	4a6d      	ldr	r2, [pc, #436]	@ (80034dc <HAL_DMA_Abort+0x444>)
 8003328:	4293      	cmp	r3, r2
 800332a:	d04a      	beq.n	80033c2 <HAL_DMA_Abort+0x32a>
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	4a6b      	ldr	r2, [pc, #428]	@ (80034e0 <HAL_DMA_Abort+0x448>)
 8003332:	4293      	cmp	r3, r2
 8003334:	d045      	beq.n	80033c2 <HAL_DMA_Abort+0x32a>
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	4a6a      	ldr	r2, [pc, #424]	@ (80034e4 <HAL_DMA_Abort+0x44c>)
 800333c:	4293      	cmp	r3, r2
 800333e:	d040      	beq.n	80033c2 <HAL_DMA_Abort+0x32a>
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	4a68      	ldr	r2, [pc, #416]	@ (80034e8 <HAL_DMA_Abort+0x450>)
 8003346:	4293      	cmp	r3, r2
 8003348:	d03b      	beq.n	80033c2 <HAL_DMA_Abort+0x32a>
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	4a67      	ldr	r2, [pc, #412]	@ (80034ec <HAL_DMA_Abort+0x454>)
 8003350:	4293      	cmp	r3, r2
 8003352:	d036      	beq.n	80033c2 <HAL_DMA_Abort+0x32a>
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	4a65      	ldr	r2, [pc, #404]	@ (80034f0 <HAL_DMA_Abort+0x458>)
 800335a:	4293      	cmp	r3, r2
 800335c:	d031      	beq.n	80033c2 <HAL_DMA_Abort+0x32a>
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	4a64      	ldr	r2, [pc, #400]	@ (80034f4 <HAL_DMA_Abort+0x45c>)
 8003364:	4293      	cmp	r3, r2
 8003366:	d02c      	beq.n	80033c2 <HAL_DMA_Abort+0x32a>
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	4a62      	ldr	r2, [pc, #392]	@ (80034f8 <HAL_DMA_Abort+0x460>)
 800336e:	4293      	cmp	r3, r2
 8003370:	d027      	beq.n	80033c2 <HAL_DMA_Abort+0x32a>
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	4a61      	ldr	r2, [pc, #388]	@ (80034fc <HAL_DMA_Abort+0x464>)
 8003378:	4293      	cmp	r3, r2
 800337a:	d022      	beq.n	80033c2 <HAL_DMA_Abort+0x32a>
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	4a5f      	ldr	r2, [pc, #380]	@ (8003500 <HAL_DMA_Abort+0x468>)
 8003382:	4293      	cmp	r3, r2
 8003384:	d01d      	beq.n	80033c2 <HAL_DMA_Abort+0x32a>
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	4a5e      	ldr	r2, [pc, #376]	@ (8003504 <HAL_DMA_Abort+0x46c>)
 800338c:	4293      	cmp	r3, r2
 800338e:	d018      	beq.n	80033c2 <HAL_DMA_Abort+0x32a>
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	4a5c      	ldr	r2, [pc, #368]	@ (8003508 <HAL_DMA_Abort+0x470>)
 8003396:	4293      	cmp	r3, r2
 8003398:	d013      	beq.n	80033c2 <HAL_DMA_Abort+0x32a>
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	4a5b      	ldr	r2, [pc, #364]	@ (800350c <HAL_DMA_Abort+0x474>)
 80033a0:	4293      	cmp	r3, r2
 80033a2:	d00e      	beq.n	80033c2 <HAL_DMA_Abort+0x32a>
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	4a59      	ldr	r2, [pc, #356]	@ (8003510 <HAL_DMA_Abort+0x478>)
 80033aa:	4293      	cmp	r3, r2
 80033ac:	d009      	beq.n	80033c2 <HAL_DMA_Abort+0x32a>
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	4a58      	ldr	r2, [pc, #352]	@ (8003514 <HAL_DMA_Abort+0x47c>)
 80033b4:	4293      	cmp	r3, r2
 80033b6:	d004      	beq.n	80033c2 <HAL_DMA_Abort+0x32a>
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	4a56      	ldr	r2, [pc, #344]	@ (8003518 <HAL_DMA_Abort+0x480>)
 80033be:	4293      	cmp	r3, r2
 80033c0:	d108      	bne.n	80033d4 <HAL_DMA_Abort+0x33c>
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	681a      	ldr	r2, [r3, #0]
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	f022 0201 	bic.w	r2, r2, #1
 80033d0:	601a      	str	r2, [r3, #0]
 80033d2:	e007      	b.n	80033e4 <HAL_DMA_Abort+0x34c>
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	681a      	ldr	r2, [r3, #0]
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	f022 0201 	bic.w	r2, r2, #1
 80033e2:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 80033e4:	e013      	b.n	800340e <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80033e6:	f7ff fc9f 	bl	8002d28 <HAL_GetTick>
 80033ea:	4602      	mov	r2, r0
 80033ec:	693b      	ldr	r3, [r7, #16]
 80033ee:	1ad3      	subs	r3, r2, r3
 80033f0:	2b05      	cmp	r3, #5
 80033f2:	d90c      	bls.n	800340e <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	2220      	movs	r2, #32
 80033f8:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	2203      	movs	r2, #3
 80033fe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	2200      	movs	r2, #0
 8003406:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 800340a:	2301      	movs	r3, #1
 800340c:	e12d      	b.n	800366a <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 800340e:	697b      	ldr	r3, [r7, #20]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	f003 0301 	and.w	r3, r3, #1
 8003416:	2b00      	cmp	r3, #0
 8003418:	d1e5      	bne.n	80033e6 <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	4a2f      	ldr	r2, [pc, #188]	@ (80034dc <HAL_DMA_Abort+0x444>)
 8003420:	4293      	cmp	r3, r2
 8003422:	d04a      	beq.n	80034ba <HAL_DMA_Abort+0x422>
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	4a2d      	ldr	r2, [pc, #180]	@ (80034e0 <HAL_DMA_Abort+0x448>)
 800342a:	4293      	cmp	r3, r2
 800342c:	d045      	beq.n	80034ba <HAL_DMA_Abort+0x422>
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	4a2c      	ldr	r2, [pc, #176]	@ (80034e4 <HAL_DMA_Abort+0x44c>)
 8003434:	4293      	cmp	r3, r2
 8003436:	d040      	beq.n	80034ba <HAL_DMA_Abort+0x422>
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	4a2a      	ldr	r2, [pc, #168]	@ (80034e8 <HAL_DMA_Abort+0x450>)
 800343e:	4293      	cmp	r3, r2
 8003440:	d03b      	beq.n	80034ba <HAL_DMA_Abort+0x422>
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	4a29      	ldr	r2, [pc, #164]	@ (80034ec <HAL_DMA_Abort+0x454>)
 8003448:	4293      	cmp	r3, r2
 800344a:	d036      	beq.n	80034ba <HAL_DMA_Abort+0x422>
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	4a27      	ldr	r2, [pc, #156]	@ (80034f0 <HAL_DMA_Abort+0x458>)
 8003452:	4293      	cmp	r3, r2
 8003454:	d031      	beq.n	80034ba <HAL_DMA_Abort+0x422>
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	4a26      	ldr	r2, [pc, #152]	@ (80034f4 <HAL_DMA_Abort+0x45c>)
 800345c:	4293      	cmp	r3, r2
 800345e:	d02c      	beq.n	80034ba <HAL_DMA_Abort+0x422>
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	4a24      	ldr	r2, [pc, #144]	@ (80034f8 <HAL_DMA_Abort+0x460>)
 8003466:	4293      	cmp	r3, r2
 8003468:	d027      	beq.n	80034ba <HAL_DMA_Abort+0x422>
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	4a23      	ldr	r2, [pc, #140]	@ (80034fc <HAL_DMA_Abort+0x464>)
 8003470:	4293      	cmp	r3, r2
 8003472:	d022      	beq.n	80034ba <HAL_DMA_Abort+0x422>
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	4a21      	ldr	r2, [pc, #132]	@ (8003500 <HAL_DMA_Abort+0x468>)
 800347a:	4293      	cmp	r3, r2
 800347c:	d01d      	beq.n	80034ba <HAL_DMA_Abort+0x422>
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	4a20      	ldr	r2, [pc, #128]	@ (8003504 <HAL_DMA_Abort+0x46c>)
 8003484:	4293      	cmp	r3, r2
 8003486:	d018      	beq.n	80034ba <HAL_DMA_Abort+0x422>
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	4a1e      	ldr	r2, [pc, #120]	@ (8003508 <HAL_DMA_Abort+0x470>)
 800348e:	4293      	cmp	r3, r2
 8003490:	d013      	beq.n	80034ba <HAL_DMA_Abort+0x422>
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	4a1d      	ldr	r2, [pc, #116]	@ (800350c <HAL_DMA_Abort+0x474>)
 8003498:	4293      	cmp	r3, r2
 800349a:	d00e      	beq.n	80034ba <HAL_DMA_Abort+0x422>
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	4a1b      	ldr	r2, [pc, #108]	@ (8003510 <HAL_DMA_Abort+0x478>)
 80034a2:	4293      	cmp	r3, r2
 80034a4:	d009      	beq.n	80034ba <HAL_DMA_Abort+0x422>
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	4a1a      	ldr	r2, [pc, #104]	@ (8003514 <HAL_DMA_Abort+0x47c>)
 80034ac:	4293      	cmp	r3, r2
 80034ae:	d004      	beq.n	80034ba <HAL_DMA_Abort+0x422>
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	4a18      	ldr	r2, [pc, #96]	@ (8003518 <HAL_DMA_Abort+0x480>)
 80034b6:	4293      	cmp	r3, r2
 80034b8:	d101      	bne.n	80034be <HAL_DMA_Abort+0x426>
 80034ba:	2301      	movs	r3, #1
 80034bc:	e000      	b.n	80034c0 <HAL_DMA_Abort+0x428>
 80034be:	2300      	movs	r3, #0
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d02b      	beq.n	800351c <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034c8:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80034ce:	f003 031f 	and.w	r3, r3, #31
 80034d2:	223f      	movs	r2, #63	@ 0x3f
 80034d4:	409a      	lsls	r2, r3
 80034d6:	68bb      	ldr	r3, [r7, #8]
 80034d8:	609a      	str	r2, [r3, #8]
 80034da:	e02a      	b.n	8003532 <HAL_DMA_Abort+0x49a>
 80034dc:	40020010 	.word	0x40020010
 80034e0:	40020028 	.word	0x40020028
 80034e4:	40020040 	.word	0x40020040
 80034e8:	40020058 	.word	0x40020058
 80034ec:	40020070 	.word	0x40020070
 80034f0:	40020088 	.word	0x40020088
 80034f4:	400200a0 	.word	0x400200a0
 80034f8:	400200b8 	.word	0x400200b8
 80034fc:	40020410 	.word	0x40020410
 8003500:	40020428 	.word	0x40020428
 8003504:	40020440 	.word	0x40020440
 8003508:	40020458 	.word	0x40020458
 800350c:	40020470 	.word	0x40020470
 8003510:	40020488 	.word	0x40020488
 8003514:	400204a0 	.word	0x400204a0
 8003518:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003520:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003526:	f003 031f 	and.w	r3, r3, #31
 800352a:	2201      	movs	r2, #1
 800352c:	409a      	lsls	r2, r3
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	4a4f      	ldr	r2, [pc, #316]	@ (8003674 <HAL_DMA_Abort+0x5dc>)
 8003538:	4293      	cmp	r3, r2
 800353a:	d072      	beq.n	8003622 <HAL_DMA_Abort+0x58a>
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	4a4d      	ldr	r2, [pc, #308]	@ (8003678 <HAL_DMA_Abort+0x5e0>)
 8003542:	4293      	cmp	r3, r2
 8003544:	d06d      	beq.n	8003622 <HAL_DMA_Abort+0x58a>
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	4a4c      	ldr	r2, [pc, #304]	@ (800367c <HAL_DMA_Abort+0x5e4>)
 800354c:	4293      	cmp	r3, r2
 800354e:	d068      	beq.n	8003622 <HAL_DMA_Abort+0x58a>
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	4a4a      	ldr	r2, [pc, #296]	@ (8003680 <HAL_DMA_Abort+0x5e8>)
 8003556:	4293      	cmp	r3, r2
 8003558:	d063      	beq.n	8003622 <HAL_DMA_Abort+0x58a>
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	4a49      	ldr	r2, [pc, #292]	@ (8003684 <HAL_DMA_Abort+0x5ec>)
 8003560:	4293      	cmp	r3, r2
 8003562:	d05e      	beq.n	8003622 <HAL_DMA_Abort+0x58a>
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	4a47      	ldr	r2, [pc, #284]	@ (8003688 <HAL_DMA_Abort+0x5f0>)
 800356a:	4293      	cmp	r3, r2
 800356c:	d059      	beq.n	8003622 <HAL_DMA_Abort+0x58a>
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	4a46      	ldr	r2, [pc, #280]	@ (800368c <HAL_DMA_Abort+0x5f4>)
 8003574:	4293      	cmp	r3, r2
 8003576:	d054      	beq.n	8003622 <HAL_DMA_Abort+0x58a>
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	4a44      	ldr	r2, [pc, #272]	@ (8003690 <HAL_DMA_Abort+0x5f8>)
 800357e:	4293      	cmp	r3, r2
 8003580:	d04f      	beq.n	8003622 <HAL_DMA_Abort+0x58a>
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	4a43      	ldr	r2, [pc, #268]	@ (8003694 <HAL_DMA_Abort+0x5fc>)
 8003588:	4293      	cmp	r3, r2
 800358a:	d04a      	beq.n	8003622 <HAL_DMA_Abort+0x58a>
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	4a41      	ldr	r2, [pc, #260]	@ (8003698 <HAL_DMA_Abort+0x600>)
 8003592:	4293      	cmp	r3, r2
 8003594:	d045      	beq.n	8003622 <HAL_DMA_Abort+0x58a>
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	4a40      	ldr	r2, [pc, #256]	@ (800369c <HAL_DMA_Abort+0x604>)
 800359c:	4293      	cmp	r3, r2
 800359e:	d040      	beq.n	8003622 <HAL_DMA_Abort+0x58a>
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	4a3e      	ldr	r2, [pc, #248]	@ (80036a0 <HAL_DMA_Abort+0x608>)
 80035a6:	4293      	cmp	r3, r2
 80035a8:	d03b      	beq.n	8003622 <HAL_DMA_Abort+0x58a>
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	4a3d      	ldr	r2, [pc, #244]	@ (80036a4 <HAL_DMA_Abort+0x60c>)
 80035b0:	4293      	cmp	r3, r2
 80035b2:	d036      	beq.n	8003622 <HAL_DMA_Abort+0x58a>
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	4a3b      	ldr	r2, [pc, #236]	@ (80036a8 <HAL_DMA_Abort+0x610>)
 80035ba:	4293      	cmp	r3, r2
 80035bc:	d031      	beq.n	8003622 <HAL_DMA_Abort+0x58a>
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	4a3a      	ldr	r2, [pc, #232]	@ (80036ac <HAL_DMA_Abort+0x614>)
 80035c4:	4293      	cmp	r3, r2
 80035c6:	d02c      	beq.n	8003622 <HAL_DMA_Abort+0x58a>
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	4a38      	ldr	r2, [pc, #224]	@ (80036b0 <HAL_DMA_Abort+0x618>)
 80035ce:	4293      	cmp	r3, r2
 80035d0:	d027      	beq.n	8003622 <HAL_DMA_Abort+0x58a>
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	4a37      	ldr	r2, [pc, #220]	@ (80036b4 <HAL_DMA_Abort+0x61c>)
 80035d8:	4293      	cmp	r3, r2
 80035da:	d022      	beq.n	8003622 <HAL_DMA_Abort+0x58a>
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	4a35      	ldr	r2, [pc, #212]	@ (80036b8 <HAL_DMA_Abort+0x620>)
 80035e2:	4293      	cmp	r3, r2
 80035e4:	d01d      	beq.n	8003622 <HAL_DMA_Abort+0x58a>
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	4a34      	ldr	r2, [pc, #208]	@ (80036bc <HAL_DMA_Abort+0x624>)
 80035ec:	4293      	cmp	r3, r2
 80035ee:	d018      	beq.n	8003622 <HAL_DMA_Abort+0x58a>
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	4a32      	ldr	r2, [pc, #200]	@ (80036c0 <HAL_DMA_Abort+0x628>)
 80035f6:	4293      	cmp	r3, r2
 80035f8:	d013      	beq.n	8003622 <HAL_DMA_Abort+0x58a>
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	4a31      	ldr	r2, [pc, #196]	@ (80036c4 <HAL_DMA_Abort+0x62c>)
 8003600:	4293      	cmp	r3, r2
 8003602:	d00e      	beq.n	8003622 <HAL_DMA_Abort+0x58a>
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	4a2f      	ldr	r2, [pc, #188]	@ (80036c8 <HAL_DMA_Abort+0x630>)
 800360a:	4293      	cmp	r3, r2
 800360c:	d009      	beq.n	8003622 <HAL_DMA_Abort+0x58a>
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	4a2e      	ldr	r2, [pc, #184]	@ (80036cc <HAL_DMA_Abort+0x634>)
 8003614:	4293      	cmp	r3, r2
 8003616:	d004      	beq.n	8003622 <HAL_DMA_Abort+0x58a>
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	4a2c      	ldr	r2, [pc, #176]	@ (80036d0 <HAL_DMA_Abort+0x638>)
 800361e:	4293      	cmp	r3, r2
 8003620:	d101      	bne.n	8003626 <HAL_DMA_Abort+0x58e>
 8003622:	2301      	movs	r3, #1
 8003624:	e000      	b.n	8003628 <HAL_DMA_Abort+0x590>
 8003626:	2300      	movs	r3, #0
 8003628:	2b00      	cmp	r3, #0
 800362a:	d015      	beq.n	8003658 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003630:	687a      	ldr	r2, [r7, #4]
 8003632:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8003634:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800363a:	2b00      	cmp	r3, #0
 800363c:	d00c      	beq.n	8003658 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003642:	681a      	ldr	r2, [r3, #0]
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003648:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800364c:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003652:	687a      	ldr	r2, [r7, #4]
 8003654:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8003656:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	2201      	movs	r2, #1
 800365c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	2200      	movs	r2, #0
 8003664:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 8003668:	2300      	movs	r3, #0
}
 800366a:	4618      	mov	r0, r3
 800366c:	3718      	adds	r7, #24
 800366e:	46bd      	mov	sp, r7
 8003670:	bd80      	pop	{r7, pc}
 8003672:	bf00      	nop
 8003674:	40020010 	.word	0x40020010
 8003678:	40020028 	.word	0x40020028
 800367c:	40020040 	.word	0x40020040
 8003680:	40020058 	.word	0x40020058
 8003684:	40020070 	.word	0x40020070
 8003688:	40020088 	.word	0x40020088
 800368c:	400200a0 	.word	0x400200a0
 8003690:	400200b8 	.word	0x400200b8
 8003694:	40020410 	.word	0x40020410
 8003698:	40020428 	.word	0x40020428
 800369c:	40020440 	.word	0x40020440
 80036a0:	40020458 	.word	0x40020458
 80036a4:	40020470 	.word	0x40020470
 80036a8:	40020488 	.word	0x40020488
 80036ac:	400204a0 	.word	0x400204a0
 80036b0:	400204b8 	.word	0x400204b8
 80036b4:	58025408 	.word	0x58025408
 80036b8:	5802541c 	.word	0x5802541c
 80036bc:	58025430 	.word	0x58025430
 80036c0:	58025444 	.word	0x58025444
 80036c4:	58025458 	.word	0x58025458
 80036c8:	5802546c 	.word	0x5802546c
 80036cc:	58025480 	.word	0x58025480
 80036d0:	58025494 	.word	0x58025494

080036d4 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80036d4:	b580      	push	{r7, lr}
 80036d6:	b084      	sub	sp, #16
 80036d8:	af00      	add	r7, sp, #0
 80036da:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d101      	bne.n	80036e6 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 80036e2:	2301      	movs	r3, #1
 80036e4:	e237      	b.n	8003b56 <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80036ec:	b2db      	uxtb	r3, r3
 80036ee:	2b02      	cmp	r3, #2
 80036f0:	d004      	beq.n	80036fc <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	2280      	movs	r2, #128	@ 0x80
 80036f6:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80036f8:	2301      	movs	r3, #1
 80036fa:	e22c      	b.n	8003b56 <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	4a5c      	ldr	r2, [pc, #368]	@ (8003874 <HAL_DMA_Abort_IT+0x1a0>)
 8003702:	4293      	cmp	r3, r2
 8003704:	d04a      	beq.n	800379c <HAL_DMA_Abort_IT+0xc8>
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	4a5b      	ldr	r2, [pc, #364]	@ (8003878 <HAL_DMA_Abort_IT+0x1a4>)
 800370c:	4293      	cmp	r3, r2
 800370e:	d045      	beq.n	800379c <HAL_DMA_Abort_IT+0xc8>
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	4a59      	ldr	r2, [pc, #356]	@ (800387c <HAL_DMA_Abort_IT+0x1a8>)
 8003716:	4293      	cmp	r3, r2
 8003718:	d040      	beq.n	800379c <HAL_DMA_Abort_IT+0xc8>
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	4a58      	ldr	r2, [pc, #352]	@ (8003880 <HAL_DMA_Abort_IT+0x1ac>)
 8003720:	4293      	cmp	r3, r2
 8003722:	d03b      	beq.n	800379c <HAL_DMA_Abort_IT+0xc8>
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	4a56      	ldr	r2, [pc, #344]	@ (8003884 <HAL_DMA_Abort_IT+0x1b0>)
 800372a:	4293      	cmp	r3, r2
 800372c:	d036      	beq.n	800379c <HAL_DMA_Abort_IT+0xc8>
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	4a55      	ldr	r2, [pc, #340]	@ (8003888 <HAL_DMA_Abort_IT+0x1b4>)
 8003734:	4293      	cmp	r3, r2
 8003736:	d031      	beq.n	800379c <HAL_DMA_Abort_IT+0xc8>
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	4a53      	ldr	r2, [pc, #332]	@ (800388c <HAL_DMA_Abort_IT+0x1b8>)
 800373e:	4293      	cmp	r3, r2
 8003740:	d02c      	beq.n	800379c <HAL_DMA_Abort_IT+0xc8>
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	4a52      	ldr	r2, [pc, #328]	@ (8003890 <HAL_DMA_Abort_IT+0x1bc>)
 8003748:	4293      	cmp	r3, r2
 800374a:	d027      	beq.n	800379c <HAL_DMA_Abort_IT+0xc8>
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	4a50      	ldr	r2, [pc, #320]	@ (8003894 <HAL_DMA_Abort_IT+0x1c0>)
 8003752:	4293      	cmp	r3, r2
 8003754:	d022      	beq.n	800379c <HAL_DMA_Abort_IT+0xc8>
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	4a4f      	ldr	r2, [pc, #316]	@ (8003898 <HAL_DMA_Abort_IT+0x1c4>)
 800375c:	4293      	cmp	r3, r2
 800375e:	d01d      	beq.n	800379c <HAL_DMA_Abort_IT+0xc8>
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	4a4d      	ldr	r2, [pc, #308]	@ (800389c <HAL_DMA_Abort_IT+0x1c8>)
 8003766:	4293      	cmp	r3, r2
 8003768:	d018      	beq.n	800379c <HAL_DMA_Abort_IT+0xc8>
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	4a4c      	ldr	r2, [pc, #304]	@ (80038a0 <HAL_DMA_Abort_IT+0x1cc>)
 8003770:	4293      	cmp	r3, r2
 8003772:	d013      	beq.n	800379c <HAL_DMA_Abort_IT+0xc8>
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	4a4a      	ldr	r2, [pc, #296]	@ (80038a4 <HAL_DMA_Abort_IT+0x1d0>)
 800377a:	4293      	cmp	r3, r2
 800377c:	d00e      	beq.n	800379c <HAL_DMA_Abort_IT+0xc8>
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	4a49      	ldr	r2, [pc, #292]	@ (80038a8 <HAL_DMA_Abort_IT+0x1d4>)
 8003784:	4293      	cmp	r3, r2
 8003786:	d009      	beq.n	800379c <HAL_DMA_Abort_IT+0xc8>
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	4a47      	ldr	r2, [pc, #284]	@ (80038ac <HAL_DMA_Abort_IT+0x1d8>)
 800378e:	4293      	cmp	r3, r2
 8003790:	d004      	beq.n	800379c <HAL_DMA_Abort_IT+0xc8>
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	4a46      	ldr	r2, [pc, #280]	@ (80038b0 <HAL_DMA_Abort_IT+0x1dc>)
 8003798:	4293      	cmp	r3, r2
 800379a:	d101      	bne.n	80037a0 <HAL_DMA_Abort_IT+0xcc>
 800379c:	2301      	movs	r3, #1
 800379e:	e000      	b.n	80037a2 <HAL_DMA_Abort_IT+0xce>
 80037a0:	2300      	movs	r3, #0
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	f000 8086 	beq.w	80038b4 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	2204      	movs	r2, #4
 80037ac:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	4a2f      	ldr	r2, [pc, #188]	@ (8003874 <HAL_DMA_Abort_IT+0x1a0>)
 80037b6:	4293      	cmp	r3, r2
 80037b8:	d04a      	beq.n	8003850 <HAL_DMA_Abort_IT+0x17c>
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	4a2e      	ldr	r2, [pc, #184]	@ (8003878 <HAL_DMA_Abort_IT+0x1a4>)
 80037c0:	4293      	cmp	r3, r2
 80037c2:	d045      	beq.n	8003850 <HAL_DMA_Abort_IT+0x17c>
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	4a2c      	ldr	r2, [pc, #176]	@ (800387c <HAL_DMA_Abort_IT+0x1a8>)
 80037ca:	4293      	cmp	r3, r2
 80037cc:	d040      	beq.n	8003850 <HAL_DMA_Abort_IT+0x17c>
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	4a2b      	ldr	r2, [pc, #172]	@ (8003880 <HAL_DMA_Abort_IT+0x1ac>)
 80037d4:	4293      	cmp	r3, r2
 80037d6:	d03b      	beq.n	8003850 <HAL_DMA_Abort_IT+0x17c>
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	4a29      	ldr	r2, [pc, #164]	@ (8003884 <HAL_DMA_Abort_IT+0x1b0>)
 80037de:	4293      	cmp	r3, r2
 80037e0:	d036      	beq.n	8003850 <HAL_DMA_Abort_IT+0x17c>
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	4a28      	ldr	r2, [pc, #160]	@ (8003888 <HAL_DMA_Abort_IT+0x1b4>)
 80037e8:	4293      	cmp	r3, r2
 80037ea:	d031      	beq.n	8003850 <HAL_DMA_Abort_IT+0x17c>
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	4a26      	ldr	r2, [pc, #152]	@ (800388c <HAL_DMA_Abort_IT+0x1b8>)
 80037f2:	4293      	cmp	r3, r2
 80037f4:	d02c      	beq.n	8003850 <HAL_DMA_Abort_IT+0x17c>
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	4a25      	ldr	r2, [pc, #148]	@ (8003890 <HAL_DMA_Abort_IT+0x1bc>)
 80037fc:	4293      	cmp	r3, r2
 80037fe:	d027      	beq.n	8003850 <HAL_DMA_Abort_IT+0x17c>
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	4a23      	ldr	r2, [pc, #140]	@ (8003894 <HAL_DMA_Abort_IT+0x1c0>)
 8003806:	4293      	cmp	r3, r2
 8003808:	d022      	beq.n	8003850 <HAL_DMA_Abort_IT+0x17c>
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	4a22      	ldr	r2, [pc, #136]	@ (8003898 <HAL_DMA_Abort_IT+0x1c4>)
 8003810:	4293      	cmp	r3, r2
 8003812:	d01d      	beq.n	8003850 <HAL_DMA_Abort_IT+0x17c>
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	4a20      	ldr	r2, [pc, #128]	@ (800389c <HAL_DMA_Abort_IT+0x1c8>)
 800381a:	4293      	cmp	r3, r2
 800381c:	d018      	beq.n	8003850 <HAL_DMA_Abort_IT+0x17c>
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	4a1f      	ldr	r2, [pc, #124]	@ (80038a0 <HAL_DMA_Abort_IT+0x1cc>)
 8003824:	4293      	cmp	r3, r2
 8003826:	d013      	beq.n	8003850 <HAL_DMA_Abort_IT+0x17c>
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	4a1d      	ldr	r2, [pc, #116]	@ (80038a4 <HAL_DMA_Abort_IT+0x1d0>)
 800382e:	4293      	cmp	r3, r2
 8003830:	d00e      	beq.n	8003850 <HAL_DMA_Abort_IT+0x17c>
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	4a1c      	ldr	r2, [pc, #112]	@ (80038a8 <HAL_DMA_Abort_IT+0x1d4>)
 8003838:	4293      	cmp	r3, r2
 800383a:	d009      	beq.n	8003850 <HAL_DMA_Abort_IT+0x17c>
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	4a1a      	ldr	r2, [pc, #104]	@ (80038ac <HAL_DMA_Abort_IT+0x1d8>)
 8003842:	4293      	cmp	r3, r2
 8003844:	d004      	beq.n	8003850 <HAL_DMA_Abort_IT+0x17c>
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	4a19      	ldr	r2, [pc, #100]	@ (80038b0 <HAL_DMA_Abort_IT+0x1dc>)
 800384c:	4293      	cmp	r3, r2
 800384e:	d108      	bne.n	8003862 <HAL_DMA_Abort_IT+0x18e>
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	681a      	ldr	r2, [r3, #0]
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	f022 0201 	bic.w	r2, r2, #1
 800385e:	601a      	str	r2, [r3, #0]
 8003860:	e178      	b.n	8003b54 <HAL_DMA_Abort_IT+0x480>
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	681a      	ldr	r2, [r3, #0]
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	f022 0201 	bic.w	r2, r2, #1
 8003870:	601a      	str	r2, [r3, #0]
 8003872:	e16f      	b.n	8003b54 <HAL_DMA_Abort_IT+0x480>
 8003874:	40020010 	.word	0x40020010
 8003878:	40020028 	.word	0x40020028
 800387c:	40020040 	.word	0x40020040
 8003880:	40020058 	.word	0x40020058
 8003884:	40020070 	.word	0x40020070
 8003888:	40020088 	.word	0x40020088
 800388c:	400200a0 	.word	0x400200a0
 8003890:	400200b8 	.word	0x400200b8
 8003894:	40020410 	.word	0x40020410
 8003898:	40020428 	.word	0x40020428
 800389c:	40020440 	.word	0x40020440
 80038a0:	40020458 	.word	0x40020458
 80038a4:	40020470 	.word	0x40020470
 80038a8:	40020488 	.word	0x40020488
 80038ac:	400204a0 	.word	0x400204a0
 80038b0:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	681a      	ldr	r2, [r3, #0]
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	f022 020e 	bic.w	r2, r2, #14
 80038c2:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	4a6c      	ldr	r2, [pc, #432]	@ (8003a7c <HAL_DMA_Abort_IT+0x3a8>)
 80038ca:	4293      	cmp	r3, r2
 80038cc:	d04a      	beq.n	8003964 <HAL_DMA_Abort_IT+0x290>
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	4a6b      	ldr	r2, [pc, #428]	@ (8003a80 <HAL_DMA_Abort_IT+0x3ac>)
 80038d4:	4293      	cmp	r3, r2
 80038d6:	d045      	beq.n	8003964 <HAL_DMA_Abort_IT+0x290>
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	4a69      	ldr	r2, [pc, #420]	@ (8003a84 <HAL_DMA_Abort_IT+0x3b0>)
 80038de:	4293      	cmp	r3, r2
 80038e0:	d040      	beq.n	8003964 <HAL_DMA_Abort_IT+0x290>
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	4a68      	ldr	r2, [pc, #416]	@ (8003a88 <HAL_DMA_Abort_IT+0x3b4>)
 80038e8:	4293      	cmp	r3, r2
 80038ea:	d03b      	beq.n	8003964 <HAL_DMA_Abort_IT+0x290>
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	4a66      	ldr	r2, [pc, #408]	@ (8003a8c <HAL_DMA_Abort_IT+0x3b8>)
 80038f2:	4293      	cmp	r3, r2
 80038f4:	d036      	beq.n	8003964 <HAL_DMA_Abort_IT+0x290>
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	4a65      	ldr	r2, [pc, #404]	@ (8003a90 <HAL_DMA_Abort_IT+0x3bc>)
 80038fc:	4293      	cmp	r3, r2
 80038fe:	d031      	beq.n	8003964 <HAL_DMA_Abort_IT+0x290>
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	4a63      	ldr	r2, [pc, #396]	@ (8003a94 <HAL_DMA_Abort_IT+0x3c0>)
 8003906:	4293      	cmp	r3, r2
 8003908:	d02c      	beq.n	8003964 <HAL_DMA_Abort_IT+0x290>
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	4a62      	ldr	r2, [pc, #392]	@ (8003a98 <HAL_DMA_Abort_IT+0x3c4>)
 8003910:	4293      	cmp	r3, r2
 8003912:	d027      	beq.n	8003964 <HAL_DMA_Abort_IT+0x290>
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	4a60      	ldr	r2, [pc, #384]	@ (8003a9c <HAL_DMA_Abort_IT+0x3c8>)
 800391a:	4293      	cmp	r3, r2
 800391c:	d022      	beq.n	8003964 <HAL_DMA_Abort_IT+0x290>
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	4a5f      	ldr	r2, [pc, #380]	@ (8003aa0 <HAL_DMA_Abort_IT+0x3cc>)
 8003924:	4293      	cmp	r3, r2
 8003926:	d01d      	beq.n	8003964 <HAL_DMA_Abort_IT+0x290>
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	4a5d      	ldr	r2, [pc, #372]	@ (8003aa4 <HAL_DMA_Abort_IT+0x3d0>)
 800392e:	4293      	cmp	r3, r2
 8003930:	d018      	beq.n	8003964 <HAL_DMA_Abort_IT+0x290>
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	4a5c      	ldr	r2, [pc, #368]	@ (8003aa8 <HAL_DMA_Abort_IT+0x3d4>)
 8003938:	4293      	cmp	r3, r2
 800393a:	d013      	beq.n	8003964 <HAL_DMA_Abort_IT+0x290>
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	4a5a      	ldr	r2, [pc, #360]	@ (8003aac <HAL_DMA_Abort_IT+0x3d8>)
 8003942:	4293      	cmp	r3, r2
 8003944:	d00e      	beq.n	8003964 <HAL_DMA_Abort_IT+0x290>
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	4a59      	ldr	r2, [pc, #356]	@ (8003ab0 <HAL_DMA_Abort_IT+0x3dc>)
 800394c:	4293      	cmp	r3, r2
 800394e:	d009      	beq.n	8003964 <HAL_DMA_Abort_IT+0x290>
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	4a57      	ldr	r2, [pc, #348]	@ (8003ab4 <HAL_DMA_Abort_IT+0x3e0>)
 8003956:	4293      	cmp	r3, r2
 8003958:	d004      	beq.n	8003964 <HAL_DMA_Abort_IT+0x290>
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	4a56      	ldr	r2, [pc, #344]	@ (8003ab8 <HAL_DMA_Abort_IT+0x3e4>)
 8003960:	4293      	cmp	r3, r2
 8003962:	d108      	bne.n	8003976 <HAL_DMA_Abort_IT+0x2a2>
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	681a      	ldr	r2, [r3, #0]
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	f022 0201 	bic.w	r2, r2, #1
 8003972:	601a      	str	r2, [r3, #0]
 8003974:	e007      	b.n	8003986 <HAL_DMA_Abort_IT+0x2b2>
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	681a      	ldr	r2, [r3, #0]
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	f022 0201 	bic.w	r2, r2, #1
 8003984:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	4a3c      	ldr	r2, [pc, #240]	@ (8003a7c <HAL_DMA_Abort_IT+0x3a8>)
 800398c:	4293      	cmp	r3, r2
 800398e:	d072      	beq.n	8003a76 <HAL_DMA_Abort_IT+0x3a2>
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	4a3a      	ldr	r2, [pc, #232]	@ (8003a80 <HAL_DMA_Abort_IT+0x3ac>)
 8003996:	4293      	cmp	r3, r2
 8003998:	d06d      	beq.n	8003a76 <HAL_DMA_Abort_IT+0x3a2>
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	4a39      	ldr	r2, [pc, #228]	@ (8003a84 <HAL_DMA_Abort_IT+0x3b0>)
 80039a0:	4293      	cmp	r3, r2
 80039a2:	d068      	beq.n	8003a76 <HAL_DMA_Abort_IT+0x3a2>
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	4a37      	ldr	r2, [pc, #220]	@ (8003a88 <HAL_DMA_Abort_IT+0x3b4>)
 80039aa:	4293      	cmp	r3, r2
 80039ac:	d063      	beq.n	8003a76 <HAL_DMA_Abort_IT+0x3a2>
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	4a36      	ldr	r2, [pc, #216]	@ (8003a8c <HAL_DMA_Abort_IT+0x3b8>)
 80039b4:	4293      	cmp	r3, r2
 80039b6:	d05e      	beq.n	8003a76 <HAL_DMA_Abort_IT+0x3a2>
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	4a34      	ldr	r2, [pc, #208]	@ (8003a90 <HAL_DMA_Abort_IT+0x3bc>)
 80039be:	4293      	cmp	r3, r2
 80039c0:	d059      	beq.n	8003a76 <HAL_DMA_Abort_IT+0x3a2>
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	4a33      	ldr	r2, [pc, #204]	@ (8003a94 <HAL_DMA_Abort_IT+0x3c0>)
 80039c8:	4293      	cmp	r3, r2
 80039ca:	d054      	beq.n	8003a76 <HAL_DMA_Abort_IT+0x3a2>
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	4a31      	ldr	r2, [pc, #196]	@ (8003a98 <HAL_DMA_Abort_IT+0x3c4>)
 80039d2:	4293      	cmp	r3, r2
 80039d4:	d04f      	beq.n	8003a76 <HAL_DMA_Abort_IT+0x3a2>
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	4a30      	ldr	r2, [pc, #192]	@ (8003a9c <HAL_DMA_Abort_IT+0x3c8>)
 80039dc:	4293      	cmp	r3, r2
 80039de:	d04a      	beq.n	8003a76 <HAL_DMA_Abort_IT+0x3a2>
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	4a2e      	ldr	r2, [pc, #184]	@ (8003aa0 <HAL_DMA_Abort_IT+0x3cc>)
 80039e6:	4293      	cmp	r3, r2
 80039e8:	d045      	beq.n	8003a76 <HAL_DMA_Abort_IT+0x3a2>
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	4a2d      	ldr	r2, [pc, #180]	@ (8003aa4 <HAL_DMA_Abort_IT+0x3d0>)
 80039f0:	4293      	cmp	r3, r2
 80039f2:	d040      	beq.n	8003a76 <HAL_DMA_Abort_IT+0x3a2>
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	4a2b      	ldr	r2, [pc, #172]	@ (8003aa8 <HAL_DMA_Abort_IT+0x3d4>)
 80039fa:	4293      	cmp	r3, r2
 80039fc:	d03b      	beq.n	8003a76 <HAL_DMA_Abort_IT+0x3a2>
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	4a2a      	ldr	r2, [pc, #168]	@ (8003aac <HAL_DMA_Abort_IT+0x3d8>)
 8003a04:	4293      	cmp	r3, r2
 8003a06:	d036      	beq.n	8003a76 <HAL_DMA_Abort_IT+0x3a2>
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	4a28      	ldr	r2, [pc, #160]	@ (8003ab0 <HAL_DMA_Abort_IT+0x3dc>)
 8003a0e:	4293      	cmp	r3, r2
 8003a10:	d031      	beq.n	8003a76 <HAL_DMA_Abort_IT+0x3a2>
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	4a27      	ldr	r2, [pc, #156]	@ (8003ab4 <HAL_DMA_Abort_IT+0x3e0>)
 8003a18:	4293      	cmp	r3, r2
 8003a1a:	d02c      	beq.n	8003a76 <HAL_DMA_Abort_IT+0x3a2>
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	4a25      	ldr	r2, [pc, #148]	@ (8003ab8 <HAL_DMA_Abort_IT+0x3e4>)
 8003a22:	4293      	cmp	r3, r2
 8003a24:	d027      	beq.n	8003a76 <HAL_DMA_Abort_IT+0x3a2>
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	4a24      	ldr	r2, [pc, #144]	@ (8003abc <HAL_DMA_Abort_IT+0x3e8>)
 8003a2c:	4293      	cmp	r3, r2
 8003a2e:	d022      	beq.n	8003a76 <HAL_DMA_Abort_IT+0x3a2>
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	4a22      	ldr	r2, [pc, #136]	@ (8003ac0 <HAL_DMA_Abort_IT+0x3ec>)
 8003a36:	4293      	cmp	r3, r2
 8003a38:	d01d      	beq.n	8003a76 <HAL_DMA_Abort_IT+0x3a2>
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	4a21      	ldr	r2, [pc, #132]	@ (8003ac4 <HAL_DMA_Abort_IT+0x3f0>)
 8003a40:	4293      	cmp	r3, r2
 8003a42:	d018      	beq.n	8003a76 <HAL_DMA_Abort_IT+0x3a2>
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	4a1f      	ldr	r2, [pc, #124]	@ (8003ac8 <HAL_DMA_Abort_IT+0x3f4>)
 8003a4a:	4293      	cmp	r3, r2
 8003a4c:	d013      	beq.n	8003a76 <HAL_DMA_Abort_IT+0x3a2>
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	4a1e      	ldr	r2, [pc, #120]	@ (8003acc <HAL_DMA_Abort_IT+0x3f8>)
 8003a54:	4293      	cmp	r3, r2
 8003a56:	d00e      	beq.n	8003a76 <HAL_DMA_Abort_IT+0x3a2>
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	4a1c      	ldr	r2, [pc, #112]	@ (8003ad0 <HAL_DMA_Abort_IT+0x3fc>)
 8003a5e:	4293      	cmp	r3, r2
 8003a60:	d009      	beq.n	8003a76 <HAL_DMA_Abort_IT+0x3a2>
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	4a1b      	ldr	r2, [pc, #108]	@ (8003ad4 <HAL_DMA_Abort_IT+0x400>)
 8003a68:	4293      	cmp	r3, r2
 8003a6a:	d004      	beq.n	8003a76 <HAL_DMA_Abort_IT+0x3a2>
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	4a19      	ldr	r2, [pc, #100]	@ (8003ad8 <HAL_DMA_Abort_IT+0x404>)
 8003a72:	4293      	cmp	r3, r2
 8003a74:	d132      	bne.n	8003adc <HAL_DMA_Abort_IT+0x408>
 8003a76:	2301      	movs	r3, #1
 8003a78:	e031      	b.n	8003ade <HAL_DMA_Abort_IT+0x40a>
 8003a7a:	bf00      	nop
 8003a7c:	40020010 	.word	0x40020010
 8003a80:	40020028 	.word	0x40020028
 8003a84:	40020040 	.word	0x40020040
 8003a88:	40020058 	.word	0x40020058
 8003a8c:	40020070 	.word	0x40020070
 8003a90:	40020088 	.word	0x40020088
 8003a94:	400200a0 	.word	0x400200a0
 8003a98:	400200b8 	.word	0x400200b8
 8003a9c:	40020410 	.word	0x40020410
 8003aa0:	40020428 	.word	0x40020428
 8003aa4:	40020440 	.word	0x40020440
 8003aa8:	40020458 	.word	0x40020458
 8003aac:	40020470 	.word	0x40020470
 8003ab0:	40020488 	.word	0x40020488
 8003ab4:	400204a0 	.word	0x400204a0
 8003ab8:	400204b8 	.word	0x400204b8
 8003abc:	58025408 	.word	0x58025408
 8003ac0:	5802541c 	.word	0x5802541c
 8003ac4:	58025430 	.word	0x58025430
 8003ac8:	58025444 	.word	0x58025444
 8003acc:	58025458 	.word	0x58025458
 8003ad0:	5802546c 	.word	0x5802546c
 8003ad4:	58025480 	.word	0x58025480
 8003ad8:	58025494 	.word	0x58025494
 8003adc:	2300      	movs	r3, #0
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d028      	beq.n	8003b34 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003ae6:	681a      	ldr	r2, [r3, #0]
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003aec:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003af0:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003af6:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003afc:	f003 031f 	and.w	r3, r3, #31
 8003b00:	2201      	movs	r2, #1
 8003b02:	409a      	lsls	r2, r3
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003b0c:	687a      	ldr	r2, [r7, #4]
 8003b0e:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8003b10:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d00c      	beq.n	8003b34 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003b1e:	681a      	ldr	r2, [r3, #0]
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003b24:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003b28:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b2e:	687a      	ldr	r2, [r7, #4]
 8003b30:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8003b32:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	2201      	movs	r2, #1
 8003b38:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	2200      	movs	r2, #0
 8003b40:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d003      	beq.n	8003b54 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003b50:	6878      	ldr	r0, [r7, #4]
 8003b52:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8003b54:	2300      	movs	r3, #0
}
 8003b56:	4618      	mov	r0, r3
 8003b58:	3710      	adds	r7, #16
 8003b5a:	46bd      	mov	sp, r7
 8003b5c:	bd80      	pop	{r7, pc}
 8003b5e:	bf00      	nop

08003b60 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8003b60:	b580      	push	{r7, lr}
 8003b62:	b098      	sub	sp, #96	@ 0x60
 8003b64:	af00      	add	r7, sp, #0
 8003b66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 8003b68:	4a84      	ldr	r2, [pc, #528]	@ (8003d7c <HAL_FDCAN_Init+0x21c>)
 8003b6a:	f107 030c 	add.w	r3, r7, #12
 8003b6e:	4611      	mov	r1, r2
 8003b70:	224c      	movs	r2, #76	@ 0x4c
 8003b72:	4618      	mov	r0, r3
 8003b74:	f00b ffbf 	bl	800faf6 <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d101      	bne.n	8003b82 <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 8003b7e:	2301      	movs	r3, #1
 8003b80:	e1c6      	b.n	8003f10 <HAL_FDCAN_Init+0x3b0>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	4a7e      	ldr	r2, [pc, #504]	@ (8003d80 <HAL_FDCAN_Init+0x220>)
 8003b88:	4293      	cmp	r3, r2
 8003b8a:	d106      	bne.n	8003b9a <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8003b94:	461a      	mov	r2, r3
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8003ba0:	b2db      	uxtb	r3, r3
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d106      	bne.n	8003bb4 <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	2200      	movs	r2, #0
 8003baa:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8003bae:	6878      	ldr	r0, [r7, #4]
 8003bb0:	f7fd f802 	bl	8000bb8 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	699a      	ldr	r2, [r3, #24]
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	f022 0210 	bic.w	r2, r2, #16
 8003bc2:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003bc4:	f7ff f8b0 	bl	8002d28 <HAL_GetTick>
 8003bc8:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8003bca:	e014      	b.n	8003bf6 <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8003bcc:	f7ff f8ac 	bl	8002d28 <HAL_GetTick>
 8003bd0:	4602      	mov	r2, r0
 8003bd2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003bd4:	1ad3      	subs	r3, r2, r3
 8003bd6:	2b0a      	cmp	r3, #10
 8003bd8:	d90d      	bls.n	8003bf6 <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003be0:	f043 0201 	orr.w	r2, r3, #1
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	2203      	movs	r2, #3
 8003bee:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8003bf2:	2301      	movs	r3, #1
 8003bf4:	e18c      	b.n	8003f10 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	699b      	ldr	r3, [r3, #24]
 8003bfc:	f003 0308 	and.w	r3, r3, #8
 8003c00:	2b08      	cmp	r3, #8
 8003c02:	d0e3      	beq.n	8003bcc <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	699a      	ldr	r2, [r3, #24]
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	f042 0201 	orr.w	r2, r2, #1
 8003c12:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003c14:	f7ff f888 	bl	8002d28 <HAL_GetTick>
 8003c18:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8003c1a:	e014      	b.n	8003c46 <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8003c1c:	f7ff f884 	bl	8002d28 <HAL_GetTick>
 8003c20:	4602      	mov	r2, r0
 8003c22:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003c24:	1ad3      	subs	r3, r2, r3
 8003c26:	2b0a      	cmp	r3, #10
 8003c28:	d90d      	bls.n	8003c46 <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003c30:	f043 0201 	orr.w	r2, r3, #1
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	2203      	movs	r2, #3
 8003c3e:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8003c42:	2301      	movs	r3, #1
 8003c44:	e164      	b.n	8003f10 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	699b      	ldr	r3, [r3, #24]
 8003c4c:	f003 0301 	and.w	r3, r3, #1
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d0e3      	beq.n	8003c1c <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	699a      	ldr	r2, [r3, #24]
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	f042 0202 	orr.w	r2, r2, #2
 8003c62:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	7c1b      	ldrb	r3, [r3, #16]
 8003c68:	2b01      	cmp	r3, #1
 8003c6a:	d108      	bne.n	8003c7e <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	699a      	ldr	r2, [r3, #24]
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003c7a:	619a      	str	r2, [r3, #24]
 8003c7c:	e007      	b.n	8003c8e <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	699a      	ldr	r2, [r3, #24]
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003c8c:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	7c5b      	ldrb	r3, [r3, #17]
 8003c92:	2b01      	cmp	r3, #1
 8003c94:	d108      	bne.n	8003ca8 <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	699a      	ldr	r2, [r3, #24]
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003ca4:	619a      	str	r2, [r3, #24]
 8003ca6:	e007      	b.n	8003cb8 <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	699a      	ldr	r2, [r3, #24]
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8003cb6:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	7c9b      	ldrb	r3, [r3, #18]
 8003cbc:	2b01      	cmp	r3, #1
 8003cbe:	d108      	bne.n	8003cd2 <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	699a      	ldr	r2, [r3, #24]
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003cce:	619a      	str	r2, [r3, #24]
 8003cd0:	e007      	b.n	8003ce2 <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	699a      	ldr	r2, [r3, #24]
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003ce0:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	699b      	ldr	r3, [r3, #24]
 8003ce8:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	689a      	ldr	r2, [r3, #8]
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	430a      	orrs	r2, r1
 8003cf6:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	699a      	ldr	r2, [r3, #24]
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 8003d06:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	691a      	ldr	r2, [r3, #16]
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	f022 0210 	bic.w	r2, r2, #16
 8003d16:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	68db      	ldr	r3, [r3, #12]
 8003d1c:	2b01      	cmp	r3, #1
 8003d1e:	d108      	bne.n	8003d32 <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	699a      	ldr	r2, [r3, #24]
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	f042 0204 	orr.w	r2, r2, #4
 8003d2e:	619a      	str	r2, [r3, #24]
 8003d30:	e030      	b.n	8003d94 <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	68db      	ldr	r3, [r3, #12]
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d02c      	beq.n	8003d94 <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	68db      	ldr	r3, [r3, #12]
 8003d3e:	2b02      	cmp	r3, #2
 8003d40:	d020      	beq.n	8003d84 <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	699a      	ldr	r2, [r3, #24]
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003d50:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	691a      	ldr	r2, [r3, #16]
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	f042 0210 	orr.w	r2, r2, #16
 8003d60:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	68db      	ldr	r3, [r3, #12]
 8003d66:	2b03      	cmp	r3, #3
 8003d68:	d114      	bne.n	8003d94 <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	699a      	ldr	r2, [r3, #24]
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	f042 0220 	orr.w	r2, r2, #32
 8003d78:	619a      	str	r2, [r3, #24]
 8003d7a:	e00b      	b.n	8003d94 <HAL_FDCAN_Init+0x234>
 8003d7c:	08012b44 	.word	0x08012b44
 8003d80:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	699a      	ldr	r2, [r3, #24]
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	f042 0220 	orr.w	r2, r2, #32
 8003d92:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	699b      	ldr	r3, [r3, #24]
 8003d98:	3b01      	subs	r3, #1
 8003d9a:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	69db      	ldr	r3, [r3, #28]
 8003da0:	3b01      	subs	r3, #1
 8003da2:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8003da4:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	6a1b      	ldr	r3, [r3, #32]
 8003daa:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8003dac:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	695b      	ldr	r3, [r3, #20]
 8003db4:	3b01      	subs	r3, #1
 8003db6:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8003dbc:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8003dbe:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	689b      	ldr	r3, [r3, #8]
 8003dc4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003dc8:	d115      	bne.n	8003df6 <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003dce:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003dd4:	3b01      	subs	r3, #1
 8003dd6:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8003dd8:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003dde:	3b01      	subs	r3, #1
 8003de0:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8003de2:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dea:	3b01      	subs	r3, #1
 8003dec:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8003df2:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8003df4:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d00a      	beq.n	8003e14 <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	430a      	orrs	r2, r1
 8003e10:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003e1c:	4413      	add	r3, r2
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d011      	beq.n	8003e46 <HAL_FDCAN_Init+0x2e6>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8003e2a:	f023 0107 	bic.w	r1, r3, #7
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003e32:	009b      	lsls	r3, r3, #2
 8003e34:	3360      	adds	r3, #96	@ 0x60
 8003e36:	443b      	add	r3, r7
 8003e38:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	430a      	orrs	r2, r1
 8003e42:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d011      	beq.n	8003e72 <HAL_FDCAN_Init+0x312>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS,
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8003e56:	f023 0107 	bic.w	r1, r3, #7
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e5e:	009b      	lsls	r3, r3, #2
 8003e60:	3360      	adds	r3, #96	@ 0x60
 8003e62:	443b      	add	r3, r7
 8003e64:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	430a      	orrs	r2, r1
 8003e6e:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d012      	beq.n	8003ea0 <HAL_FDCAN_Init+0x340>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS,
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8003e82:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e8a:	009b      	lsls	r3, r3, #2
 8003e8c:	3360      	adds	r3, #96	@ 0x60
 8003e8e:	443b      	add	r3, r7
 8003e90:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8003e94:	011a      	lsls	r2, r3, #4
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	430a      	orrs	r2, r1
 8003e9c:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d012      	beq.n	8003ece <HAL_FDCAN_Init+0x36e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS,
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8003eb0:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003eb8:	009b      	lsls	r3, r3, #2
 8003eba:	3360      	adds	r3, #96	@ 0x60
 8003ebc:	443b      	add	r3, r7
 8003ebe:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8003ec2:	021a      	lsls	r2, r3, #8
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	430a      	orrs	r2, r1
 8003eca:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	4a11      	ldr	r2, [pc, #68]	@ (8003f18 <HAL_FDCAN_Init+0x3b8>)
 8003ed4:	4293      	cmp	r3, r2
 8003ed6:	d107      	bne.n	8003ee8 <HAL_FDCAN_Init+0x388>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	685b      	ldr	r3, [r3, #4]
 8003edc:	689a      	ldr	r2, [r3, #8]
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	685b      	ldr	r3, [r3, #4]
 8003ee2:	f022 0203 	bic.w	r2, r2, #3
 8003ee6:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	2200      	movs	r2, #0
 8003eec:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	2200      	movs	r2, #0
 8003ef4:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	2201      	movs	r2, #1
 8003efc:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8003f00:	6878      	ldr	r0, [r7, #4]
 8003f02:	f000 fe13 	bl	8004b2c <FDCAN_CalcultateRamBlockAddresses>
 8003f06:	4603      	mov	r3, r0
 8003f08:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b

  /* Return function status */
  return status;
 8003f0c:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
}
 8003f10:	4618      	mov	r0, r3
 8003f12:	3760      	adds	r7, #96	@ 0x60
 8003f14:	46bd      	mov	sp, r7
 8003f16:	bd80      	pop	{r7, pc}
 8003f18:	4000a000 	.word	0x4000a000

08003f1c <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, const FDCAN_FilterTypeDef *sFilterConfig)
{
 8003f1c:	b480      	push	{r7}
 8003f1e:	b087      	sub	sp, #28
 8003f20:	af00      	add	r7, sp, #0
 8003f22:	6078      	str	r0, [r7, #4]
 8003f24:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8003f2c:	73fb      	strb	r3, [r7, #15]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8003f2e:	7bfb      	ldrb	r3, [r7, #15]
 8003f30:	2b01      	cmp	r3, #1
 8003f32:	d002      	beq.n	8003f3a <HAL_FDCAN_ConfigFilter+0x1e>
 8003f34:	7bfb      	ldrb	r3, [r7, #15]
 8003f36:	2b02      	cmp	r3, #2
 8003f38:	d157      	bne.n	8003fea <HAL_FDCAN_ConfigFilter+0xce>
    {
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->RxBufferIndex, 63U));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->IsCalibrationMsg, 1U));
    }

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 8003f3a:	683b      	ldr	r3, [r7, #0]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d12b      	bne.n	8003f9a <HAL_FDCAN_ConfigFilter+0x7e>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
        assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 8003f42:	683b      	ldr	r3, [r7, #0]
 8003f44:	68db      	ldr	r3, [r3, #12]
 8003f46:	2b07      	cmp	r3, #7
 8003f48:	d10d      	bne.n	8003f66 <HAL_FDCAN_ConfigFilter+0x4a>
      {
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
                           (sFilterConfig->FilterID1 << 16U)       |
 8003f4a:	683b      	ldr	r3, [r7, #0]
 8003f4c:	691b      	ldr	r3, [r3, #16]
 8003f4e:	041a      	lsls	r2, r3, #16
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 8003f50:	683b      	ldr	r3, [r7, #0]
 8003f52:	69db      	ldr	r3, [r3, #28]
 8003f54:	021b      	lsls	r3, r3, #8
                           (sFilterConfig->FilterID1 << 16U)       |
 8003f56:	431a      	orrs	r2, r3
                           sFilterConfig->RxBufferIndex);
 8003f58:	683b      	ldr	r3, [r7, #0]
 8003f5a:	699b      	ldr	r3, [r3, #24]
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 8003f5c:	4313      	orrs	r3, r2
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
 8003f5e:	f043 5360 	orr.w	r3, r3, #939524096	@ 0x38000000
 8003f62:	617b      	str	r3, [r7, #20]
 8003f64:	e00e      	b.n	8003f84 <HAL_FDCAN_ConfigFilter+0x68>
      }
      else
      {
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8003f66:	683b      	ldr	r3, [r7, #0]
 8003f68:	689b      	ldr	r3, [r3, #8]
 8003f6a:	079a      	lsls	r2, r3, #30
                           (sFilterConfig->FilterConfig << 27U) |
 8003f6c:	683b      	ldr	r3, [r7, #0]
 8003f6e:	68db      	ldr	r3, [r3, #12]
 8003f70:	06db      	lsls	r3, r3, #27
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8003f72:	431a      	orrs	r2, r3
                           (sFilterConfig->FilterID1 << 16U)    |
 8003f74:	683b      	ldr	r3, [r7, #0]
 8003f76:	691b      	ldr	r3, [r3, #16]
 8003f78:	041b      	lsls	r3, r3, #16
                           (sFilterConfig->FilterConfig << 27U) |
 8003f7a:	431a      	orrs	r2, r3
                           sFilterConfig->FilterID2);
 8003f7c:	683b      	ldr	r3, [r7, #0]
 8003f7e:	695b      	ldr	r3, [r3, #20]
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8003f80:	4313      	orrs	r3, r2
 8003f82:	617b      	str	r3, [r7, #20]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * 4U));
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8003f88:	683b      	ldr	r3, [r7, #0]
 8003f8a:	685b      	ldr	r3, [r3, #4]
 8003f8c:	009b      	lsls	r3, r3, #2
 8003f8e:	4413      	add	r3, r2
 8003f90:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8003f92:	68bb      	ldr	r3, [r7, #8]
 8003f94:	697a      	ldr	r2, [r7, #20]
 8003f96:	601a      	str	r2, [r3, #0]
 8003f98:	e025      	b.n	8003fe6 <HAL_FDCAN_ConfigFilter+0xca>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
        assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 8003f9a:	683b      	ldr	r3, [r7, #0]
 8003f9c:	68db      	ldr	r3, [r3, #12]
 8003f9e:	075a      	lsls	r2, r3, #29
 8003fa0:	683b      	ldr	r3, [r7, #0]
 8003fa2:	691b      	ldr	r3, [r3, #16]
 8003fa4:	4313      	orrs	r3, r2
 8003fa6:	617b      	str	r3, [r7, #20]

      /* Build second word of filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 8003fa8:	683b      	ldr	r3, [r7, #0]
 8003faa:	68db      	ldr	r3, [r3, #12]
 8003fac:	2b07      	cmp	r3, #7
 8003fae:	d103      	bne.n	8003fb8 <HAL_FDCAN_ConfigFilter+0x9c>
      {
        FilterElementW2 = sFilterConfig->RxBufferIndex;
 8003fb0:	683b      	ldr	r3, [r7, #0]
 8003fb2:	699b      	ldr	r3, [r3, #24]
 8003fb4:	613b      	str	r3, [r7, #16]
 8003fb6:	e006      	b.n	8003fc6 <HAL_FDCAN_ConfigFilter+0xaa>
      }
      else
      {
        FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 8003fb8:	683b      	ldr	r3, [r7, #0]
 8003fba:	689b      	ldr	r3, [r3, #8]
 8003fbc:	079a      	lsls	r2, r3, #30
 8003fbe:	683b      	ldr	r3, [r7, #0]
 8003fc0:	695b      	ldr	r3, [r3, #20]
 8003fc2:	4313      	orrs	r3, r2
 8003fc4:	613b      	str	r3, [r7, #16]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * 4U * 2U));
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003fca:	683b      	ldr	r3, [r7, #0]
 8003fcc:	685b      	ldr	r3, [r3, #4]
 8003fce:	00db      	lsls	r3, r3, #3
 8003fd0:	4413      	add	r3, r2
 8003fd2:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8003fd4:	68bb      	ldr	r3, [r7, #8]
 8003fd6:	697a      	ldr	r2, [r7, #20]
 8003fd8:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 8003fda:	68bb      	ldr	r3, [r7, #8]
 8003fdc:	3304      	adds	r3, #4
 8003fde:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 8003fe0:	68bb      	ldr	r3, [r7, #8]
 8003fe2:	693a      	ldr	r2, [r7, #16]
 8003fe4:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 8003fe6:	2300      	movs	r3, #0
 8003fe8:	e008      	b.n	8003ffc <HAL_FDCAN_ConfigFilter+0xe0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003ff0:	f043 0202 	orr.w	r2, r3, #2
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8003ffa:	2301      	movs	r3, #1
  }
}
 8003ffc:	4618      	mov	r0, r3
 8003ffe:	371c      	adds	r7, #28
 8004000:	46bd      	mov	sp, r7
 8004002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004006:	4770      	bx	lr

08004008 <HAL_FDCAN_ConfigGlobalFilter>:
HAL_StatusTypeDef HAL_FDCAN_ConfigGlobalFilter(FDCAN_HandleTypeDef *hfdcan,
                                               uint32_t NonMatchingStd,
                                               uint32_t NonMatchingExt,
                                               uint32_t RejectRemoteStd,
                                               uint32_t RejectRemoteExt)
{
 8004008:	b480      	push	{r7}
 800400a:	b085      	sub	sp, #20
 800400c:	af00      	add	r7, sp, #0
 800400e:	60f8      	str	r0, [r7, #12]
 8004010:	60b9      	str	r1, [r7, #8]
 8004012:	607a      	str	r2, [r7, #4]
 8004014:	603b      	str	r3, [r7, #0]
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingStd));
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingExt));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteStd));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteExt));

  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 800401c:	b2db      	uxtb	r3, r3
 800401e:	2b01      	cmp	r3, #1
 8004020:	d110      	bne.n	8004044 <HAL_FDCAN_ConfigGlobalFilter+0x3c>
  {
    /* Configure global filter */
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 8004022:	68bb      	ldr	r3, [r7, #8]
 8004024:	011a      	lsls	r2, r3, #4
                             (NonMatchingExt << FDCAN_GFC_ANFE_Pos)  |
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	009b      	lsls	r3, r3, #2
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 800402a:	431a      	orrs	r2, r3
                             (RejectRemoteStd << FDCAN_GFC_RRFS_Pos) |
 800402c:	683b      	ldr	r3, [r7, #0]
 800402e:	005b      	lsls	r3, r3, #1
                             (NonMatchingExt << FDCAN_GFC_ANFE_Pos)  |
 8004030:	ea42 0103 	orr.w	r1, r2, r3
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	681b      	ldr	r3, [r3, #0]
                             (RejectRemoteStd << FDCAN_GFC_RRFS_Pos) |
 8004038:	69ba      	ldr	r2, [r7, #24]
 800403a:	430a      	orrs	r2, r1
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 800403c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
                             (RejectRemoteExt << FDCAN_GFC_RRFE_Pos));

    /* Return function status */
    return HAL_OK;
 8004040:	2300      	movs	r3, #0
 8004042:	e008      	b.n	8004056 <HAL_FDCAN_ConfigGlobalFilter+0x4e>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800404a:	f043 0204 	orr.w	r2, r3, #4
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8004054:	2301      	movs	r3, #1
  }
}
 8004056:	4618      	mov	r0, r3
 8004058:	3714      	adds	r7, #20
 800405a:	46bd      	mov	sp, r7
 800405c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004060:	4770      	bx	lr

08004062 <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 8004062:	b480      	push	{r7}
 8004064:	b083      	sub	sp, #12
 8004066:	af00      	add	r7, sp, #0
 8004068:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8004070:	b2db      	uxtb	r3, r3
 8004072:	2b01      	cmp	r3, #1
 8004074:	d111      	bne.n	800409a <HAL_FDCAN_Start+0x38>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	2202      	movs	r2, #2
 800407a:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	699a      	ldr	r2, [r3, #24]
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	f022 0201 	bic.w	r2, r2, #1
 800408c:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	2200      	movs	r2, #0
 8004092:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Return function status */
    return HAL_OK;
 8004096:	2300      	movs	r3, #0
 8004098:	e008      	b.n	80040ac <HAL_FDCAN_Start+0x4a>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80040a0:	f043 0204 	orr.w	r2, r3, #4
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 80040aa:	2301      	movs	r3, #1
  }
}
 80040ac:	4618      	mov	r0, r3
 80040ae:	370c      	adds	r7, #12
 80040b0:	46bd      	mov	sp, r7
 80040b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040b6:	4770      	bx	lr

080040b8 <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                                const uint8_t *pTxData)
{
 80040b8:	b580      	push	{r7, lr}
 80040ba:	b086      	sub	sp, #24
 80040bc:	af00      	add	r7, sp, #0
 80040be:	60f8      	str	r0, [r7, #12]
 80040c0:	60b9      	str	r1, [r7, #8]
 80040c2:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80040ca:	b2db      	uxtb	r3, r3
 80040cc:	2b02      	cmp	r3, #2
 80040ce:	d141      	bne.n	8004154 <HAL_FDCAN_AddMessageToTxFifoQ+0x9c>
  {
    /* Check that the Tx FIFO/Queue has an allocated area into the RAM */
    if ((hfdcan->Instance->TXBC & FDCAN_TXBC_TFQS) == 0U)
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80040d8:	f003 537c 	and.w	r3, r3, #1056964608	@ 0x3f000000
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d109      	bne.n	80040f4 <HAL_FDCAN_AddMessageToTxFifoQ+0x3c>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80040e6:	f043 0220 	orr.w	r2, r3, #32
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      return HAL_ERROR;
 80040f0:	2301      	movs	r3, #1
 80040f2:	e038      	b.n	8004166 <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
    }

    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 80040fc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004100:	2b00      	cmp	r3, #0
 8004102:	d009      	beq.n	8004118 <HAL_FDCAN_AddMessageToTxFifoQ+0x60>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800410a:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      return HAL_ERROR;
 8004114:	2301      	movs	r3, #1
 8004116:	e026      	b.n	8004166 <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8004120:	0c1b      	lsrs	r3, r3, #16
 8004122:	f003 031f 	and.w	r3, r3, #31
 8004126:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 8004128:	697b      	ldr	r3, [r7, #20]
 800412a:	687a      	ldr	r2, [r7, #4]
 800412c:	68b9      	ldr	r1, [r7, #8]
 800412e:	68f8      	ldr	r0, [r7, #12]
 8004130:	f000 fe82 	bl	8004e38 <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	2101      	movs	r1, #1
 800413a:	697a      	ldr	r2, [r7, #20]
 800413c:	fa01 f202 	lsl.w	r2, r1, r2
 8004140:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 8004144:	2201      	movs	r2, #1
 8004146:	697b      	ldr	r3, [r7, #20]
 8004148:	409a      	lsls	r2, r3
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    }

    /* Return function status */
    return HAL_OK;
 8004150:	2300      	movs	r3, #0
 8004152:	e008      	b.n	8004166 <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800415a:	f043 0208 	orr.w	r2, r3, #8
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8004164:	2301      	movs	r3, #1
  }
}
 8004166:	4618      	mov	r0, r3
 8004168:	3718      	adds	r7, #24
 800416a:	46bd      	mov	sp, r7
 800416c:	bd80      	pop	{r7, pc}
	...

08004170 <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 8004170:	b480      	push	{r7}
 8004172:	b08b      	sub	sp, #44	@ 0x2c
 8004174:	af00      	add	r7, sp, #0
 8004176:	60f8      	str	r0, [r7, #12]
 8004178:	60b9      	str	r1, [r7, #8]
 800417a:	607a      	str	r2, [r7, #4]
 800417c:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex = 0;
 800417e:	2300      	movs	r3, #0
 8004180:	61fb      	str	r3, [r7, #28]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8004188:	76fb      	strb	r3, [r7, #27]

  if (state == HAL_FDCAN_STATE_BUSY)
 800418a:	7efb      	ldrb	r3, [r7, #27]
 800418c:	2b02      	cmp	r3, #2
 800418e:	f040 8149 	bne.w	8004424 <HAL_FDCAN_GetRxMessage+0x2b4>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8004192:	68bb      	ldr	r3, [r7, #8]
 8004194:	2b40      	cmp	r3, #64	@ 0x40
 8004196:	d14c      	bne.n	8004232 <HAL_FDCAN_GetRxMessage+0xc2>
    {
      /* Check that the Rx FIFO 0 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0S) == 0U)
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80041a0:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d109      	bne.n	80041bc <HAL_FDCAN_GetRxMessage+0x4c>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80041ae:	f043 0220 	orr.w	r2, r3, #32
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 80041b8:	2301      	movs	r3, #1
 80041ba:	e13c      	b.n	8004436 <HAL_FDCAN_GetRxMessage+0x2c6>
      }

      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80041c4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d109      	bne.n	80041e0 <HAL_FDCAN_GetRxMessage+0x70>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80041d2:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 80041dc:	2301      	movs	r3, #1
 80041de:	e12a      	b.n	8004436 <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Check that the Rx FIFO 0 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0F) >> FDCAN_RXF0S_F0F_Pos) == 1U)
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80041e8:	0e1b      	lsrs	r3, r3, #24
 80041ea:	f003 0301 	and.w	r3, r3, #1
 80041ee:	2b01      	cmp	r3, #1
 80041f0:	d10a      	bne.n	8004208 <HAL_FDCAN_GetRxMessage+0x98>
        {
          if (((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0OM) >> FDCAN_RXF0C_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80041fa:	0fdb      	lsrs	r3, r3, #31
 80041fc:	f003 0301 	and.w	r3, r3, #1
 8004200:	2b01      	cmp	r3, #1
 8004202:	d101      	bne.n	8004208 <HAL_FDCAN_GetRxMessage+0x98>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8004204:	2301      	movs	r3, #1
 8004206:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 0 element index */
        GetIndex += ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004210:	0a1b      	lsrs	r3, r3, #8
 8004212:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004216:	69fa      	ldr	r2, [r7, #28]
 8004218:	4413      	add	r3, r2
 800421a:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 0 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * hfdcan->Init.RxFifo0ElmtSize * 4U));
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004224:	69f9      	ldr	r1, [r7, #28]
 8004226:	fb01 f303 	mul.w	r3, r1, r3
 800422a:	009b      	lsls	r3, r3, #2
 800422c:	4413      	add	r3, r2
 800422e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004230:	e068      	b.n	8004304 <HAL_FDCAN_GetRxMessage+0x194>
      }
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 8004232:	68bb      	ldr	r3, [r7, #8]
 8004234:	2b41      	cmp	r3, #65	@ 0x41
 8004236:	d14c      	bne.n	80042d2 <HAL_FDCAN_GetRxMessage+0x162>
    {
      /* Check that the Rx FIFO 1 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1S) == 0U)
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004240:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004244:	2b00      	cmp	r3, #0
 8004246:	d109      	bne.n	800425c <HAL_FDCAN_GetRxMessage+0xec>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800424e:	f043 0220 	orr.w	r2, r3, #32
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8004258:	2301      	movs	r3, #1
 800425a:	e0ec      	b.n	8004436 <HAL_FDCAN_GetRxMessage+0x2c6>
      }

      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004264:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004268:	2b00      	cmp	r3, #0
 800426a:	d109      	bne.n	8004280 <HAL_FDCAN_GetRxMessage+0x110>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004272:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 800427c:	2301      	movs	r3, #1
 800427e:	e0da      	b.n	8004436 <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Check that the Rx FIFO 1 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1F) >> FDCAN_RXF1S_F1F_Pos) == 1U)
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004288:	0e1b      	lsrs	r3, r3, #24
 800428a:	f003 0301 	and.w	r3, r3, #1
 800428e:	2b01      	cmp	r3, #1
 8004290:	d10a      	bne.n	80042a8 <HAL_FDCAN_GetRxMessage+0x138>
        {
          if (((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1OM) >> FDCAN_RXF1C_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800429a:	0fdb      	lsrs	r3, r3, #31
 800429c:	f003 0301 	and.w	r3, r3, #1
 80042a0:	2b01      	cmp	r3, #1
 80042a2:	d101      	bne.n	80042a8 <HAL_FDCAN_GetRxMessage+0x138>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 80042a4:	2301      	movs	r3, #1
 80042a6:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 1 element index */
        GetIndex += ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80042b0:	0a1b      	lsrs	r3, r3, #8
 80042b2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80042b6:	69fa      	ldr	r2, [r7, #28]
 80042b8:	4413      	add	r3, r2
 80042ba:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 1 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * hfdcan->Init.RxFifo1ElmtSize * 4U));
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80042c4:	69f9      	ldr	r1, [r7, #28]
 80042c6:	fb01 f303 	mul.w	r3, r1, r3
 80042ca:	009b      	lsls	r3, r3, #2
 80042cc:	4413      	add	r3, r2
 80042ce:	627b      	str	r3, [r7, #36]	@ 0x24
 80042d0:	e018      	b.n	8004304 <HAL_FDCAN_GetRxMessage+0x194>
      }
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Check that the selected buffer has an allocated area into the RAM */
      if (RxLocation >= hfdcan->Init.RxBuffersNbr)
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80042d6:	68ba      	ldr	r2, [r7, #8]
 80042d8:	429a      	cmp	r2, r3
 80042da:	d309      	bcc.n	80042f0 <HAL_FDCAN_GetRxMessage+0x180>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80042e2:	f043 0220 	orr.w	r2, r3, #32
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 80042ec:	2301      	movs	r3, #1
 80042ee:	e0a2      	b.n	8004436 <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Calculate Rx buffer address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxBufferSA + (RxLocation * hfdcan->Init.RxBufferSize * 4U));
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80042f8:	68b9      	ldr	r1, [r7, #8]
 80042fa:	fb01 f303 	mul.w	r3, r1, r3
 80042fe:	009b      	lsls	r3, r3, #2
 8004300:	4413      	add	r3, r2
 8004302:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 8004304:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	685b      	ldr	r3, [r3, #4]
 8004314:	2b00      	cmp	r3, #0
 8004316:	d107      	bne.n	8004328 <HAL_FDCAN_GetRxMessage+0x1b8>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 8004318:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	0c9b      	lsrs	r3, r3, #18
 800431e:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	601a      	str	r2, [r3, #0]
 8004326:	e005      	b.n	8004334 <HAL_FDCAN_GetRxMessage+0x1c4>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 8004328:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 8004334:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	f003 5200 	and.w	r2, r3, #536870912	@ 0x20000000
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 8004340:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 800434c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800434e:	3304      	adds	r3, #4
 8004350:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 8004352:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	b29a      	uxth	r2, r3
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = ((*RxAddress & FDCAN_ELEMENT_MASK_DLC) >> 16U);
 800435c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	0c1b      	lsrs	r3, r3, #16
 8004362:	f003 020f 	and.w	r2, r3, #15
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 800436a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	f403 1280 	and.w	r2, r3, #1048576	@ 0x100000
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 8004376:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 8004382:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	0e1b      	lsrs	r3, r3, #24
 8004388:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 8004390:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	0fda      	lsrs	r2, r3, #31
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 800439a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800439c:	3304      	adds	r3, #4
 800439e:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 80043a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043a2:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 80043a4:	2300      	movs	r3, #0
 80043a6:	623b      	str	r3, [r7, #32]
 80043a8:	e00a      	b.n	80043c0 <HAL_FDCAN_GetRxMessage+0x250>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 80043aa:	697a      	ldr	r2, [r7, #20]
 80043ac:	6a3b      	ldr	r3, [r7, #32]
 80043ae:	441a      	add	r2, r3
 80043b0:	6839      	ldr	r1, [r7, #0]
 80043b2:	6a3b      	ldr	r3, [r7, #32]
 80043b4:	440b      	add	r3, r1
 80043b6:	7812      	ldrb	r2, [r2, #0]
 80043b8:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 80043ba:	6a3b      	ldr	r3, [r7, #32]
 80043bc:	3301      	adds	r3, #1
 80043be:	623b      	str	r3, [r7, #32]
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	68db      	ldr	r3, [r3, #12]
 80043c4:	4a1f      	ldr	r2, [pc, #124]	@ (8004444 <HAL_FDCAN_GetRxMessage+0x2d4>)
 80043c6:	5cd3      	ldrb	r3, [r2, r3]
 80043c8:	461a      	mov	r2, r3
 80043ca:	6a3b      	ldr	r3, [r7, #32]
 80043cc:	4293      	cmp	r3, r2
 80043ce:	d3ec      	bcc.n	80043aa <HAL_FDCAN_GetRxMessage+0x23a>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 80043d0:	68bb      	ldr	r3, [r7, #8]
 80043d2:	2b40      	cmp	r3, #64	@ 0x40
 80043d4:	d105      	bne.n	80043e2 <HAL_FDCAN_GetRxMessage+0x272>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	69fa      	ldr	r2, [r7, #28]
 80043dc:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
 80043e0:	e01e      	b.n	8004420 <HAL_FDCAN_GetRxMessage+0x2b0>
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 80043e2:	68bb      	ldr	r3, [r7, #8]
 80043e4:	2b41      	cmp	r3, #65	@ 0x41
 80043e6:	d105      	bne.n	80043f4 <HAL_FDCAN_GetRxMessage+0x284>
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	69fa      	ldr	r2, [r7, #28]
 80043ee:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
 80043f2:	e015      	b.n	8004420 <HAL_FDCAN_GetRxMessage+0x2b0>
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Clear the New Data flag of the current Rx buffer */
      if (RxLocation < FDCAN_RX_BUFFER32)
 80043f4:	68bb      	ldr	r3, [r7, #8]
 80043f6:	2b1f      	cmp	r3, #31
 80043f8:	d808      	bhi.n	800440c <HAL_FDCAN_GetRxMessage+0x29c>
      {
        hfdcan->Instance->NDAT1 = ((uint32_t)1U << RxLocation);
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	2101      	movs	r1, #1
 8004400:	68ba      	ldr	r2, [r7, #8]
 8004402:	fa01 f202 	lsl.w	r2, r1, r2
 8004406:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
 800440a:	e009      	b.n	8004420 <HAL_FDCAN_GetRxMessage+0x2b0>
      }
      else /* FDCAN_RX_BUFFER32 <= RxLocation <= FDCAN_RX_BUFFER63 */
      {
        hfdcan->Instance->NDAT2 = ((uint32_t)1U << (RxLocation & 0x1FU));
 800440c:	68bb      	ldr	r3, [r7, #8]
 800440e:	f003 021f 	and.w	r2, r3, #31
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	2101      	movs	r1, #1
 8004418:	fa01 f202 	lsl.w	r2, r1, r2
 800441c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }
    }

    /* Return function status */
    return HAL_OK;
 8004420:	2300      	movs	r3, #0
 8004422:	e008      	b.n	8004436 <HAL_FDCAN_GetRxMessage+0x2c6>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800442a:	f043 0208 	orr.w	r2, r3, #8
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8004434:	2301      	movs	r3, #1
  }
}
 8004436:	4618      	mov	r0, r3
 8004438:	372c      	adds	r7, #44	@ 0x2c
 800443a:	46bd      	mov	sp, r7
 800443c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004440:	4770      	bx	lr
 8004442:	bf00      	nop
 8004444:	08012c18 	.word	0x08012c18

08004448 <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 8004448:	b480      	push	{r7}
 800444a:	b087      	sub	sp, #28
 800444c:	af00      	add	r7, sp, #0
 800444e:	60f8      	str	r0, [r7, #12]
 8004450:	60b9      	str	r1, [r7, #8]
 8004452:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 800445a:	75fb      	strb	r3, [r7, #23]

  /* Check function parameters */
  assert_param(IS_FDCAN_IT(ActiveITs));

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 800445c:	7dfb      	ldrb	r3, [r7, #23]
 800445e:	2b01      	cmp	r3, #1
 8004460:	d002      	beq.n	8004468 <HAL_FDCAN_ActivateNotification+0x20>
 8004462:	7dfb      	ldrb	r3, [r7, #23]
 8004464:	2b02      	cmp	r3, #2
 8004466:	d155      	bne.n	8004514 <HAL_FDCAN_ActivateNotification+0xcc>
  {
    /* Enable Interrupt lines */
    if ((ActiveITs & hfdcan->Instance->ILS) == 0U)
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800446e:	68bb      	ldr	r3, [r7, #8]
 8004470:	4013      	ands	r3, r2
 8004472:	2b00      	cmp	r3, #0
 8004474:	d108      	bne.n	8004488 <HAL_FDCAN_ActivateNotification+0x40>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	f042 0201 	orr.w	r2, r2, #1
 8004484:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004486:	e014      	b.n	80044b2 <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else if ((ActiveITs & hfdcan->Instance->ILS) == ActiveITs)
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800448e:	68bb      	ldr	r3, [r7, #8]
 8004490:	4013      	ands	r3, r2
 8004492:	68ba      	ldr	r2, [r7, #8]
 8004494:	429a      	cmp	r2, r3
 8004496:	d108      	bne.n	80044aa <HAL_FDCAN_ActivateNotification+0x62>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	f042 0202 	orr.w	r2, r2, #2
 80044a6:	65da      	str	r2, [r3, #92]	@ 0x5c
 80044a8:	e003      	b.n	80044b2 <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else
    {
      /* Enable Interrupt lines 0 and 1 */
      hfdcan->Instance->ILE = (FDCAN_INTERRUPT_LINE0 | FDCAN_INTERRUPT_LINE1);
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	2203      	movs	r2, #3
 80044b0:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 80044b2:	68bb      	ldr	r3, [r7, #8]
 80044b4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d009      	beq.n	80044d0 <HAL_FDCAN_ActivateNotification+0x88>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	f8d3 10e0 	ldr.w	r1, [r3, #224]	@ 0xe0
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	687a      	ldr	r2, [r7, #4]
 80044ca:	430a      	orrs	r2, r1
 80044cc:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 80044d0:	68bb      	ldr	r3, [r7, #8]
 80044d2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d009      	beq.n	80044ee <HAL_FDCAN_ActivateNotification+0xa6>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	f8d3 10e4 	ldr.w	r1, [r3, #228]	@ 0xe4
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	687a      	ldr	r2, [r7, #4]
 80044e8:	430a      	orrs	r2, r1
 80044ea:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80044f4:	68ba      	ldr	r2, [r7, #8]
 80044f6:	4b0f      	ldr	r3, [pc, #60]	@ (8004534 <HAL_FDCAN_ActivateNotification+0xec>)
 80044f8:	4013      	ands	r3, r2
 80044fa:	68fa      	ldr	r2, [r7, #12]
 80044fc:	6812      	ldr	r2, [r2, #0]
 80044fe:	430b      	orrs	r3, r1
 8004500:	6553      	str	r3, [r2, #84]	@ 0x54
 8004502:	4b0d      	ldr	r3, [pc, #52]	@ (8004538 <HAL_FDCAN_ActivateNotification+0xf0>)
 8004504:	695a      	ldr	r2, [r3, #20]
 8004506:	68bb      	ldr	r3, [r7, #8]
 8004508:	0f9b      	lsrs	r3, r3, #30
 800450a:	490b      	ldr	r1, [pc, #44]	@ (8004538 <HAL_FDCAN_ActivateNotification+0xf0>)
 800450c:	4313      	orrs	r3, r2
 800450e:	614b      	str	r3, [r1, #20]

    /* Return function status */
    return HAL_OK;
 8004510:	2300      	movs	r3, #0
 8004512:	e008      	b.n	8004526 <HAL_FDCAN_ActivateNotification+0xde>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800451a:	f043 0202 	orr.w	r2, r3, #2
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8004524:	2301      	movs	r3, #1
  }
}
 8004526:	4618      	mov	r0, r3
 8004528:	371c      	adds	r7, #28
 800452a:	46bd      	mov	sp, r7
 800452c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004530:	4770      	bx	lr
 8004532:	bf00      	nop
 8004534:	3fcfffff 	.word	0x3fcfffff
 8004538:	4000a800 	.word	0x4000a800

0800453c <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 800453c:	b580      	push	{r7, lr}
 800453e:	b096      	sub	sp, #88	@ 0x58
 8004540:	af00      	add	r7, sp, #0
 8004542:	6078      	str	r0, [r7, #4]
  uint32_t itsourceIE;
  uint32_t itsourceTTIE;
  uint32_t itflagIR;
  uint32_t itflagTTIR;

  ClkCalibrationITs = (FDCAN_CCU->IR << 30);
 8004544:	4b95      	ldr	r3, [pc, #596]	@ (800479c <HAL_FDCAN_IRQHandler+0x260>)
 8004546:	691b      	ldr	r3, [r3, #16]
 8004548:	079b      	lsls	r3, r3, #30
 800454a:	657b      	str	r3, [r7, #84]	@ 0x54
  ClkCalibrationITs &= (FDCAN_CCU->IE << 30);
 800454c:	4b93      	ldr	r3, [pc, #588]	@ (800479c <HAL_FDCAN_IRQHandler+0x260>)
 800454e:	695b      	ldr	r3, [r3, #20]
 8004550:	079b      	lsls	r3, r3, #30
 8004552:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8004554:	4013      	ands	r3, r2
 8004556:	657b      	str	r3, [r7, #84]	@ 0x54
  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800455e:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 8004562:	653b      	str	r3, [r7, #80]	@ 0x50
  TxEventFifoITs &= hfdcan->Instance->IE;
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800456a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800456c:	4013      	ands	r3, r2
 800456e:	653b      	str	r3, [r7, #80]	@ 0x50
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004576:	f003 030f 	and.w	r3, r3, #15
 800457a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RxFifo0ITs &= hfdcan->Instance->IE;
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004582:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004584:	4013      	ands	r3, r2
 8004586:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800458e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004592:	64bb      	str	r3, [r7, #72]	@ 0x48
  RxFifo1ITs &= hfdcan->Instance->IE;
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800459a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800459c:	4013      	ands	r3, r2
 800459e:	64bb      	str	r3, [r7, #72]	@ 0x48
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80045a6:	f003 5371 	and.w	r3, r3, #1010827264	@ 0x3c400000
 80045aa:	647b      	str	r3, [r7, #68]	@ 0x44
  Errors &= hfdcan->Instance->IE;
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80045b2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80045b4:	4013      	ands	r3, r2
 80045b6:	647b      	str	r3, [r7, #68]	@ 0x44
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80045be:	f003 7360 	and.w	r3, r3, #58720256	@ 0x3800000
 80045c2:	643b      	str	r3, [r7, #64]	@ 0x40
  ErrorStatusITs &= hfdcan->Instance->IE;
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80045ca:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80045cc:	4013      	ands	r3, r2
 80045ce:	643b      	str	r3, [r7, #64]	@ 0x40
  itsourceIE = hfdcan->Instance->IE;
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80045d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  itflagIR = hfdcan->Instance->IR;
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80045de:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 80045e0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80045e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d00f      	beq.n	800460a <HAL_FDCAN_IRQHandler+0xce>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 80045ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80045ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d00a      	beq.n	800460a <HAL_FDCAN_IRQHandler+0xce>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80045fc:	651a      	str	r2, [r3, #80]	@ 0x50
 80045fe:	4b67      	ldr	r3, [pc, #412]	@ (800479c <HAL_FDCAN_IRQHandler+0x260>)
 8004600:	2200      	movs	r2, #0
 8004602:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 8004604:	6878      	ldr	r0, [r7, #4]
 8004606:	f000 fa44 	bl	8004a92 <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 800460a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800460c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004610:	2b00      	cmp	r3, #0
 8004612:	d01c      	beq.n	800464e <HAL_FDCAN_IRQHandler+0x112>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 8004614:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004616:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800461a:	2b00      	cmp	r3, #0
 800461c:	d017      	beq.n	800464e <HAL_FDCAN_IRQHandler+0x112>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8004626:	637b      	str	r3, [r7, #52]	@ 0x34
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004630:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004632:	4013      	ands	r3, r2
 8004634:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800463e:	651a      	str	r2, [r3, #80]	@ 0x50
 8004640:	4b56      	ldr	r3, [pc, #344]	@ (800479c <HAL_FDCAN_IRQHandler+0x260>)
 8004642:	2200      	movs	r2, #0
 8004644:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 8004646:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8004648:	6878      	ldr	r0, [r7, #4]
 800464a:	f000 f9f9 	bl	8004a40 <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Clock calibration unit interrupts management *****************************/
  if (ClkCalibrationITs != 0U)
 800464e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004650:	2b00      	cmp	r3, #0
 8004652:	d00d      	beq.n	8004670 <HAL_FDCAN_IRQHandler+0x134>
  {
    /* Clear the Clock Calibration flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ClkCalibrationITs);
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681a      	ldr	r2, [r3, #0]
 8004658:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800465a:	4b51      	ldr	r3, [pc, #324]	@ (80047a0 <HAL_FDCAN_IRQHandler+0x264>)
 800465c:	400b      	ands	r3, r1
 800465e:	6513      	str	r3, [r2, #80]	@ 0x50
 8004660:	4a4e      	ldr	r2, [pc, #312]	@ (800479c <HAL_FDCAN_IRQHandler+0x260>)
 8004662:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004664:	0f9b      	lsrs	r3, r3, #30
 8004666:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ClockCalibrationCallback(hfdcan, ClkCalibrationITs);
#else
    /* Clock Calibration Callback */
    HAL_FDCAN_ClockCalibrationCallback(hfdcan, ClkCalibrationITs);
 8004668:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800466a:	6878      	ldr	r0, [r7, #4]
 800466c:	f000 f9b2 	bl	80049d4 <HAL_FDCAN_ClockCalibrationCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 8004670:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004672:	2b00      	cmp	r3, #0
 8004674:	d00d      	beq.n	8004692 <HAL_FDCAN_IRQHandler+0x156>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681a      	ldr	r2, [r3, #0]
 800467a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800467c:	4b48      	ldr	r3, [pc, #288]	@ (80047a0 <HAL_FDCAN_IRQHandler+0x264>)
 800467e:	400b      	ands	r3, r1
 8004680:	6513      	str	r3, [r2, #80]	@ 0x50
 8004682:	4a46      	ldr	r2, [pc, #280]	@ (800479c <HAL_FDCAN_IRQHandler+0x260>)
 8004684:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004686:	0f9b      	lsrs	r3, r3, #30
 8004688:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 800468a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800468c:	6878      	ldr	r0, [r7, #4]
 800468e:	f000 f9ac 	bl	80049ea <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 8004692:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004694:	2b00      	cmp	r3, #0
 8004696:	d00d      	beq.n	80046b4 <HAL_FDCAN_IRQHandler+0x178>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681a      	ldr	r2, [r3, #0]
 800469c:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 800469e:	4b40      	ldr	r3, [pc, #256]	@ (80047a0 <HAL_FDCAN_IRQHandler+0x264>)
 80046a0:	400b      	ands	r3, r1
 80046a2:	6513      	str	r3, [r2, #80]	@ 0x50
 80046a4:	4a3d      	ldr	r2, [pc, #244]	@ (800479c <HAL_FDCAN_IRQHandler+0x260>)
 80046a6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80046a8:	0f9b      	lsrs	r3, r3, #30
 80046aa:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 80046ac:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 80046ae:	6878      	ldr	r0, [r7, #4]
 80046b0:	f7fc fba2 	bl	8000df8 <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 80046b4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d00d      	beq.n	80046d6 <HAL_FDCAN_IRQHandler+0x19a>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681a      	ldr	r2, [r3, #0]
 80046be:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 80046c0:	4b37      	ldr	r3, [pc, #220]	@ (80047a0 <HAL_FDCAN_IRQHandler+0x264>)
 80046c2:	400b      	ands	r3, r1
 80046c4:	6513      	str	r3, [r2, #80]	@ 0x50
 80046c6:	4a35      	ldr	r2, [pc, #212]	@ (800479c <HAL_FDCAN_IRQHandler+0x260>)
 80046c8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80046ca:	0f9b      	lsrs	r3, r3, #30
 80046cc:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 80046ce:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 80046d0:	6878      	ldr	r0, [r7, #4]
 80046d2:	f000 f995 	bl	8004a00 <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 80046d6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80046d8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d00f      	beq.n	8004700 <HAL_FDCAN_IRQHandler+0x1c4>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 80046e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80046e2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d00a      	beq.n	8004700 <HAL_FDCAN_IRQHandler+0x1c4>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80046f2:	651a      	str	r2, [r3, #80]	@ 0x50
 80046f4:	4b29      	ldr	r3, [pc, #164]	@ (800479c <HAL_FDCAN_IRQHandler+0x260>)
 80046f6:	2200      	movs	r2, #0
 80046f8:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 80046fa:	6878      	ldr	r0, [r7, #4]
 80046fc:	f000 f98b 	bl	8004a16 <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_COMPLETE) != RESET)
 8004700:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004702:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004706:	2b00      	cmp	r3, #0
 8004708:	d01c      	beq.n	8004744 <HAL_FDCAN_IRQHandler+0x208>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_COMPLETE) != RESET)
 800470a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800470c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004710:	2b00      	cmp	r3, #0
 8004712:	d017      	beq.n	8004744 <HAL_FDCAN_IRQHandler+0x208>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800471c:	633b      	str	r3, [r7, #48]	@ 0x30
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004726:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004728:	4013      	ands	r3, r2
 800472a:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004734:	651a      	str	r2, [r3, #80]	@ 0x50
 8004736:	4b19      	ldr	r3, [pc, #100]	@ (800479c <HAL_FDCAN_IRQHandler+0x260>)
 8004738:	2200      	movs	r2, #0
 800473a:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 800473c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800473e:	6878      	ldr	r0, [r7, #4]
 8004740:	f000 f973 	bl	8004a2a <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Rx Buffer New Message interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RX_BUFFER_NEW_MESSAGE) != RESET)
 8004744:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004746:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800474a:	2b00      	cmp	r3, #0
 800474c:	d00f      	beq.n	800476e <HAL_FDCAN_IRQHandler+0x232>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RX_BUFFER_NEW_MESSAGE) != RESET)
 800474e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004750:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004754:	2b00      	cmp	r3, #0
 8004756:	d00a      	beq.n	800476e <HAL_FDCAN_IRQHandler+0x232>
    {
      /* Clear the Rx Buffer New Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_BUFFER_NEW_MESSAGE);
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8004760:	651a      	str	r2, [r3, #80]	@ 0x50
 8004762:	4b0e      	ldr	r3, [pc, #56]	@ (800479c <HAL_FDCAN_IRQHandler+0x260>)
 8004764:	2200      	movs	r2, #0
 8004766:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->RxBufferNewMessageCallback(hfdcan);
#else
      /* Rx Buffer New Message Callback */
      HAL_FDCAN_RxBufferNewMessageCallback(hfdcan);
 8004768:	6878      	ldr	r0, [r7, #4]
 800476a:	f000 f974 	bl	8004a56 <HAL_FDCAN_RxBufferNewMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 800476e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004770:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004774:	2b00      	cmp	r3, #0
 8004776:	d015      	beq.n	80047a4 <HAL_FDCAN_IRQHandler+0x268>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 8004778:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800477a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800477e:	2b00      	cmp	r3, #0
 8004780:	d010      	beq.n	80047a4 <HAL_FDCAN_IRQHandler+0x268>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800478a:	651a      	str	r2, [r3, #80]	@ 0x50
 800478c:	4b03      	ldr	r3, [pc, #12]	@ (800479c <HAL_FDCAN_IRQHandler+0x260>)
 800478e:	2200      	movs	r2, #0
 8004790:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 8004792:	6878      	ldr	r0, [r7, #4]
 8004794:	f000 f969 	bl	8004a6a <HAL_FDCAN_TimestampWraparoundCallback>
 8004798:	e004      	b.n	80047a4 <HAL_FDCAN_IRQHandler+0x268>
 800479a:	bf00      	nop
 800479c:	4000a800 	.word	0x4000a800
 80047a0:	3fcfffff 	.word	0x3fcfffff
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 80047a4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80047a6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d00f      	beq.n	80047ce <HAL_FDCAN_IRQHandler+0x292>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 80047ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80047b0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d00a      	beq.n	80047ce <HAL_FDCAN_IRQHandler+0x292>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80047c0:	651a      	str	r2, [r3, #80]	@ 0x50
 80047c2:	4b81      	ldr	r3, [pc, #516]	@ (80049c8 <HAL_FDCAN_IRQHandler+0x48c>)
 80047c4:	2200      	movs	r2, #0
 80047c6:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 80047c8:	6878      	ldr	r0, [r7, #4]
 80047ca:	f000 f958 	bl	8004a7e <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 80047ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80047d0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d014      	beq.n	8004802 <HAL_FDCAN_IRQHandler+0x2c6>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 80047d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80047da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d00f      	beq.n	8004802 <HAL_FDCAN_IRQHandler+0x2c6>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80047ea:	651a      	str	r2, [r3, #80]	@ 0x50
 80047ec:	4b76      	ldr	r3, [pc, #472]	@ (80049c8 <HAL_FDCAN_IRQHandler+0x48c>)
 80047ee:	2200      	movs	r2, #0
 80047f0:	611a      	str	r2, [r3, #16]

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80047f8:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 8004802:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004804:	2b00      	cmp	r3, #0
 8004806:	d00d      	beq.n	8004824 <HAL_FDCAN_IRQHandler+0x2e8>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681a      	ldr	r2, [r3, #0]
 800480c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800480e:	4b6f      	ldr	r3, [pc, #444]	@ (80049cc <HAL_FDCAN_IRQHandler+0x490>)
 8004810:	400b      	ands	r3, r1
 8004812:	6513      	str	r3, [r2, #80]	@ 0x50
 8004814:	4a6c      	ldr	r2, [pc, #432]	@ (80049c8 <HAL_FDCAN_IRQHandler+0x48c>)
 8004816:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004818:	0f9b      	lsrs	r3, r3, #30
 800481a:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 800481c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800481e:	6878      	ldr	r0, [r7, #4]
 8004820:	f000 f94b 	bl	8004aba <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 8004824:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004826:	2b00      	cmp	r3, #0
 8004828:	d011      	beq.n	800484e <HAL_FDCAN_IRQHandler+0x312>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681a      	ldr	r2, [r3, #0]
 800482e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8004830:	4b66      	ldr	r3, [pc, #408]	@ (80049cc <HAL_FDCAN_IRQHandler+0x490>)
 8004832:	400b      	ands	r3, r1
 8004834:	6513      	str	r3, [r2, #80]	@ 0x50
 8004836:	4a64      	ldr	r2, [pc, #400]	@ (80049c8 <HAL_FDCAN_IRQHandler+0x48c>)
 8004838:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800483a:	0f9b      	lsrs	r3, r3, #30
 800483c:	6113      	str	r3, [r2, #16]

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 8004844:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004846:	431a      	orrs	r2, r3
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  }

  if (hfdcan->Instance == FDCAN1)
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	4a5f      	ldr	r2, [pc, #380]	@ (80049d0 <HAL_FDCAN_IRQHandler+0x494>)
 8004854:	4293      	cmp	r3, r2
 8004856:	f040 80aa 	bne.w	80049ae <HAL_FDCAN_IRQHandler+0x472>
  {
    if ((hfdcan->ttcan->TTOCF & FDCAN_TTOCF_OM) != 0U)
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	685b      	ldr	r3, [r3, #4]
 800485e:	689b      	ldr	r3, [r3, #8]
 8004860:	f003 0303 	and.w	r3, r3, #3
 8004864:	2b00      	cmp	r3, #0
 8004866:	f000 80a2 	beq.w	80049ae <HAL_FDCAN_IRQHandler+0x472>
    {
      TTSchedSyncITs = hfdcan->ttcan->TTIR & FDCAN_TT_SCHEDULE_SYNC_MASK;
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	685b      	ldr	r3, [r3, #4]
 800486e:	6a1b      	ldr	r3, [r3, #32]
 8004870:	f003 030f 	and.w	r3, r3, #15
 8004874:	62fb      	str	r3, [r7, #44]	@ 0x2c
      TTSchedSyncITs &= hfdcan->ttcan->TTIE;
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	685b      	ldr	r3, [r3, #4]
 800487a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800487c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800487e:	4013      	ands	r3, r2
 8004880:	62fb      	str	r3, [r7, #44]	@ 0x2c
      TTTimeMarkITs = hfdcan->ttcan->TTIR & FDCAN_TT_TIME_MARK_MASK;
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	685b      	ldr	r3, [r3, #4]
 8004886:	6a1b      	ldr	r3, [r3, #32]
 8004888:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800488c:	62bb      	str	r3, [r7, #40]	@ 0x28
      TTTimeMarkITs &= hfdcan->ttcan->TTIE;
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	685b      	ldr	r3, [r3, #4]
 8004892:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004894:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004896:	4013      	ands	r3, r2
 8004898:	62bb      	str	r3, [r7, #40]	@ 0x28
      TTGlobTimeITs = hfdcan->ttcan->TTIR & FDCAN_TT_GLOBAL_TIME_MASK;
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	685b      	ldr	r3, [r3, #4]
 800489e:	6a1b      	ldr	r3, [r3, #32]
 80048a0:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 80048a4:	627b      	str	r3, [r7, #36]	@ 0x24
      TTGlobTimeITs &= hfdcan->ttcan->TTIE;
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	685b      	ldr	r3, [r3, #4]
 80048aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048ac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80048ae:	4013      	ands	r3, r2
 80048b0:	627b      	str	r3, [r7, #36]	@ 0x24
      TTDistErrors = hfdcan->ttcan->TTIR & FDCAN_TT_DISTURBING_ERROR_MASK;
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	685b      	ldr	r3, [r3, #4]
 80048b6:	6a1b      	ldr	r3, [r3, #32]
 80048b8:	f403 43fc 	and.w	r3, r3, #32256	@ 0x7e00
 80048bc:	623b      	str	r3, [r7, #32]
      TTDistErrors &= hfdcan->ttcan->TTIE;
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	685b      	ldr	r3, [r3, #4]
 80048c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048c4:	6a3a      	ldr	r2, [r7, #32]
 80048c6:	4013      	ands	r3, r2
 80048c8:	623b      	str	r3, [r7, #32]
      TTFatalErrors = hfdcan->ttcan->TTIR & FDCAN_TT_FATAL_ERROR_MASK;
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	685b      	ldr	r3, [r3, #4]
 80048ce:	6a1b      	ldr	r3, [r3, #32]
 80048d0:	f403 23f0 	and.w	r3, r3, #491520	@ 0x78000
 80048d4:	61fb      	str	r3, [r7, #28]
      TTFatalErrors &= hfdcan->ttcan->TTIE;
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	685b      	ldr	r3, [r3, #4]
 80048da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048dc:	69fa      	ldr	r2, [r7, #28]
 80048de:	4013      	ands	r3, r2
 80048e0:	61fb      	str	r3, [r7, #28]
      itsourceTTIE = hfdcan->ttcan->TTIE;
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	685b      	ldr	r3, [r3, #4]
 80048e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048e8:	61bb      	str	r3, [r7, #24]
      itflagTTIR = hfdcan->ttcan->TTIR;
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	685b      	ldr	r3, [r3, #4]
 80048ee:	6a1b      	ldr	r3, [r3, #32]
 80048f0:	617b      	str	r3, [r7, #20]

      /* TT Schedule Synchronization interrupts management **********************/
      if (TTSchedSyncITs != 0U)
 80048f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d007      	beq.n	8004908 <HAL_FDCAN_IRQHandler+0x3cc>
      {
        /* Clear the TT Schedule Synchronization flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTSchedSyncITs);
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	685b      	ldr	r3, [r3, #4]
 80048fc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80048fe:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_ScheduleSyncCallback(hfdcan, TTSchedSyncITs);
#else
        /* TT Schedule Synchronization Callback */
        HAL_FDCAN_TT_ScheduleSyncCallback(hfdcan, TTSchedSyncITs);
 8004900:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004902:	6878      	ldr	r0, [r7, #4]
 8004904:	f000 f8e4 	bl	8004ad0 <HAL_FDCAN_TT_ScheduleSyncCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Time Mark interrupts management *************************************/
      if (TTTimeMarkITs != 0U)
 8004908:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800490a:	2b00      	cmp	r3, #0
 800490c:	d007      	beq.n	800491e <HAL_FDCAN_IRQHandler+0x3e2>
      {
        /* Clear the TT Time Mark flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTTimeMarkITs);
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	685b      	ldr	r3, [r3, #4]
 8004912:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004914:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_TimeMarkCallback(hfdcan, TTTimeMarkITs);
#else
        /* TT Time Mark Callback */
        HAL_FDCAN_TT_TimeMarkCallback(hfdcan, TTTimeMarkITs);
 8004916:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004918:	6878      	ldr	r0, [r7, #4]
 800491a:	f000 f8e4 	bl	8004ae6 <HAL_FDCAN_TT_TimeMarkCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Stop Watch interrupt management *************************************/
      if (FDCAN_CHECK_IT_SOURCE(itsourceTTIE, FDCAN_TT_IT_STOP_WATCH) != RESET)
 800491e:	69bb      	ldr	r3, [r7, #24]
 8004920:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004924:	2b00      	cmp	r3, #0
 8004926:	d019      	beq.n	800495c <HAL_FDCAN_IRQHandler+0x420>
      {
        if (FDCAN_CHECK_FLAG(itflagTTIR, FDCAN_TT_FLAG_STOP_WATCH) != RESET)
 8004928:	697b      	ldr	r3, [r7, #20]
 800492a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800492e:	2b00      	cmp	r3, #0
 8004930:	d014      	beq.n	800495c <HAL_FDCAN_IRQHandler+0x420>
        {
          /* Retrieve Stop watch Time and Cycle count */
          SWTime = ((hfdcan->ttcan->TTCPT & FDCAN_TTCPT_SWV) >> FDCAN_TTCPT_SWV_Pos);
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	685b      	ldr	r3, [r3, #4]
 8004936:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004938:	0c1b      	lsrs	r3, r3, #16
 800493a:	b29b      	uxth	r3, r3
 800493c:	613b      	str	r3, [r7, #16]
          SWCycleCount = ((hfdcan->ttcan->TTCPT & FDCAN_TTCPT_CCV) >> FDCAN_TTCPT_CCV_Pos);
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	685b      	ldr	r3, [r3, #4]
 8004942:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004944:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004948:	60fb      	str	r3, [r7, #12]

          /* Clear the TT Stop Watch flag */
          __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, FDCAN_TT_FLAG_STOP_WATCH);
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	685b      	ldr	r3, [r3, #4]
 800494e:	2240      	movs	r2, #64	@ 0x40
 8004950:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hfdcan->TT_StopWatchCallback(hfdcan, SWTime, SWCycleCount);
#else
          /* TT Stop Watch Callback */
          HAL_FDCAN_TT_StopWatchCallback(hfdcan, SWTime, SWCycleCount);
 8004952:	68fa      	ldr	r2, [r7, #12]
 8004954:	6939      	ldr	r1, [r7, #16]
 8004956:	6878      	ldr	r0, [r7, #4]
 8004958:	f000 f8d0 	bl	8004afc <HAL_FDCAN_TT_StopWatchCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
        }
      }

      /* TT Global Time interrupts management ***********************************/
      if (TTGlobTimeITs != 0U)
 800495c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800495e:	2b00      	cmp	r3, #0
 8004960:	d007      	beq.n	8004972 <HAL_FDCAN_IRQHandler+0x436>
      {
        /* Clear the TT Global Time flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTGlobTimeITs);
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	685b      	ldr	r3, [r3, #4]
 8004966:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004968:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_GlobalTimeCallback(hfdcan, TTGlobTimeITs);
#else
        /* TT Global Time Callback */
        HAL_FDCAN_TT_GlobalTimeCallback(hfdcan, TTGlobTimeITs);
 800496a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800496c:	6878      	ldr	r0, [r7, #4]
 800496e:	f000 f8d1 	bl	8004b14 <HAL_FDCAN_TT_GlobalTimeCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Disturbing Error interrupts management ******************************/
      if (TTDistErrors != 0U)
 8004972:	6a3b      	ldr	r3, [r7, #32]
 8004974:	2b00      	cmp	r3, #0
 8004976:	d00b      	beq.n	8004990 <HAL_FDCAN_IRQHandler+0x454>
      {
        /* Clear the TT Disturbing Error flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTDistErrors);
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	685b      	ldr	r3, [r3, #4]
 800497c:	6a3a      	ldr	r2, [r7, #32]
 800497e:	621a      	str	r2, [r3, #32]

        /* Update error code */
        hfdcan->ErrorCode |= TTDistErrors;
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 8004986:	6a3b      	ldr	r3, [r7, #32]
 8004988:	431a      	orrs	r2, r3
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }

      /* TT Fatal Error interrupts management ***********************************/
      if (TTFatalErrors != 0U)
 8004990:	69fb      	ldr	r3, [r7, #28]
 8004992:	2b00      	cmp	r3, #0
 8004994:	d00b      	beq.n	80049ae <HAL_FDCAN_IRQHandler+0x472>
      {
        /* Clear the TT Fatal Error flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTFatalErrors);
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	685b      	ldr	r3, [r3, #4]
 800499a:	69fa      	ldr	r2, [r7, #28]
 800499c:	621a      	str	r2, [r3, #32]

        /* Update error code */
        hfdcan->ErrorCode |= TTFatalErrors;
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 80049a4:	69fb      	ldr	r3, [r7, #28]
 80049a6:	431a      	orrs	r2, r3
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }
    }
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d002      	beq.n	80049be <HAL_FDCAN_IRQHandler+0x482>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 80049b8:	6878      	ldr	r0, [r7, #4]
 80049ba:	f000 f874 	bl	8004aa6 <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 80049be:	bf00      	nop
 80049c0:	3758      	adds	r7, #88	@ 0x58
 80049c2:	46bd      	mov	sp, r7
 80049c4:	bd80      	pop	{r7, pc}
 80049c6:	bf00      	nop
 80049c8:	4000a800 	.word	0x4000a800
 80049cc:	3fcfffff 	.word	0x3fcfffff
 80049d0:	4000a000 	.word	0x4000a000

080049d4 <HAL_FDCAN_ClockCalibrationCallback>:
  * @param  ClkCalibrationITs indicates which Clock Calibration interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Clock_Calibration_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ClockCalibrationCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ClkCalibrationITs)
{
 80049d4:	b480      	push	{r7}
 80049d6:	b083      	sub	sp, #12
 80049d8:	af00      	add	r7, sp, #0
 80049da:	6078      	str	r0, [r7, #4]
 80049dc:	6039      	str	r1, [r7, #0]
  UNUSED(ClkCalibrationITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ClockCalibrationCallback could be implemented in the user file
   */
}
 80049de:	bf00      	nop
 80049e0:	370c      	adds	r7, #12
 80049e2:	46bd      	mov	sp, r7
 80049e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049e8:	4770      	bx	lr

080049ea <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 80049ea:	b480      	push	{r7}
 80049ec:	b083      	sub	sp, #12
 80049ee:	af00      	add	r7, sp, #0
 80049f0:	6078      	str	r0, [r7, #4]
 80049f2:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 80049f4:	bf00      	nop
 80049f6:	370c      	adds	r7, #12
 80049f8:	46bd      	mov	sp, r7
 80049fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049fe:	4770      	bx	lr

08004a00 <HAL_FDCAN_RxFifo1Callback>:
  * @param  RxFifo1ITs indicates which Rx FIFO 1 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo1_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 8004a00:	b480      	push	{r7}
 8004a02:	b083      	sub	sp, #12
 8004a04:	af00      	add	r7, sp, #0
 8004a06:	6078      	str	r0, [r7, #4]
 8004a08:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo1ITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo1Callback could be implemented in the user file
   */
}
 8004a0a:	bf00      	nop
 8004a0c:	370c      	adds	r7, #12
 8004a0e:	46bd      	mov	sp, r7
 8004a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a14:	4770      	bx	lr

08004a16 <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8004a16:	b480      	push	{r7}
 8004a18:	b083      	sub	sp, #12
 8004a1a:	af00      	add	r7, sp, #0
 8004a1c:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 8004a1e:	bf00      	nop
 8004a20:	370c      	adds	r7, #12
 8004a22:	46bd      	mov	sp, r7
 8004a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a28:	4770      	bx	lr

08004a2a <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8004a2a:	b480      	push	{r7}
 8004a2c:	b083      	sub	sp, #12
 8004a2e:	af00      	add	r7, sp, #0
 8004a30:	6078      	str	r0, [r7, #4]
 8004a32:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 8004a34:	bf00      	nop
 8004a36:	370c      	adds	r7, #12
 8004a38:	46bd      	mov	sp, r7
 8004a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a3e:	4770      	bx	lr

08004a40 <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8004a40:	b480      	push	{r7}
 8004a42:	b083      	sub	sp, #12
 8004a44:	af00      	add	r7, sp, #0
 8004a46:	6078      	str	r0, [r7, #4]
 8004a48:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 8004a4a:	bf00      	nop
 8004a4c:	370c      	adds	r7, #12
 8004a4e:	46bd      	mov	sp, r7
 8004a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a54:	4770      	bx	lr

08004a56 <HAL_FDCAN_RxBufferNewMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_RxBufferNewMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8004a56:	b480      	push	{r7}
 8004a58:	b083      	sub	sp, #12
 8004a5a:	af00      	add	r7, sp, #0
 8004a5c:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxBufferNewMessageCallback could be implemented in the user file
   */
}
 8004a5e:	bf00      	nop
 8004a60:	370c      	adds	r7, #12
 8004a62:	46bd      	mov	sp, r7
 8004a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a68:	4770      	bx	lr

08004a6a <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8004a6a:	b480      	push	{r7}
 8004a6c:	b083      	sub	sp, #12
 8004a6e:	af00      	add	r7, sp, #0
 8004a70:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 8004a72:	bf00      	nop
 8004a74:	370c      	adds	r7, #12
 8004a76:	46bd      	mov	sp, r7
 8004a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a7c:	4770      	bx	lr

08004a7e <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8004a7e:	b480      	push	{r7}
 8004a80:	b083      	sub	sp, #12
 8004a82:	af00      	add	r7, sp, #0
 8004a84:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 8004a86:	bf00      	nop
 8004a88:	370c      	adds	r7, #12
 8004a8a:	46bd      	mov	sp, r7
 8004a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a90:	4770      	bx	lr

08004a92 <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8004a92:	b480      	push	{r7}
 8004a94:	b083      	sub	sp, #12
 8004a96:	af00      	add	r7, sp, #0
 8004a98:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 8004a9a:	bf00      	nop
 8004a9c:	370c      	adds	r7, #12
 8004a9e:	46bd      	mov	sp, r7
 8004aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aa4:	4770      	bx	lr

08004aa6 <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8004aa6:	b480      	push	{r7}
 8004aa8:	b083      	sub	sp, #12
 8004aaa:	af00      	add	r7, sp, #0
 8004aac:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 8004aae:	bf00      	nop
 8004ab0:	370c      	adds	r7, #12
 8004ab2:	46bd      	mov	sp, r7
 8004ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ab8:	4770      	bx	lr

08004aba <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 8004aba:	b480      	push	{r7}
 8004abc:	b083      	sub	sp, #12
 8004abe:	af00      	add	r7, sp, #0
 8004ac0:	6078      	str	r0, [r7, #4]
 8004ac2:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 8004ac4:	bf00      	nop
 8004ac6:	370c      	adds	r7, #12
 8004ac8:	46bd      	mov	sp, r7
 8004aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ace:	4770      	bx	lr

08004ad0 <HAL_FDCAN_TT_ScheduleSyncCallback>:
  * @param  TTSchedSyncITs indicates which TT Schedule Synchronization interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTScheduleSynchronization_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_ScheduleSyncCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTSchedSyncITs)
{
 8004ad0:	b480      	push	{r7}
 8004ad2:	b083      	sub	sp, #12
 8004ad4:	af00      	add	r7, sp, #0
 8004ad6:	6078      	str	r0, [r7, #4]
 8004ad8:	6039      	str	r1, [r7, #0]
  UNUSED(TTSchedSyncITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_ScheduleSyncCallback could be implemented in the user file
   */
}
 8004ada:	bf00      	nop
 8004adc:	370c      	adds	r7, #12
 8004ade:	46bd      	mov	sp, r7
 8004ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae4:	4770      	bx	lr

08004ae6 <HAL_FDCAN_TT_TimeMarkCallback>:
  * @param  TTTimeMarkITs indicates which TT Schedule Synchronization interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTTimeMark_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_TimeMarkCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTTimeMarkITs)
{
 8004ae6:	b480      	push	{r7}
 8004ae8:	b083      	sub	sp, #12
 8004aea:	af00      	add	r7, sp, #0
 8004aec:	6078      	str	r0, [r7, #4]
 8004aee:	6039      	str	r1, [r7, #0]
  UNUSED(TTTimeMarkITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_TimeMarkCallback could be implemented in the user file
   */
}
 8004af0:	bf00      	nop
 8004af2:	370c      	adds	r7, #12
 8004af4:	46bd      	mov	sp, r7
 8004af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004afa:	4770      	bx	lr

08004afc <HAL_FDCAN_TT_StopWatchCallback>:
  * @param  SWCycleCount Cycle count value captured together with SWTime.
  *         This parameter is a number between 0 and 0x3F.
  * @retval None
  */
__weak void HAL_FDCAN_TT_StopWatchCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t SWTime, uint32_t SWCycleCount)
{
 8004afc:	b480      	push	{r7}
 8004afe:	b085      	sub	sp, #20
 8004b00:	af00      	add	r7, sp, #0
 8004b02:	60f8      	str	r0, [r7, #12]
 8004b04:	60b9      	str	r1, [r7, #8]
 8004b06:	607a      	str	r2, [r7, #4]
  UNUSED(SWCycleCount);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_StopWatchCallback could be implemented in the user file
   */
}
 8004b08:	bf00      	nop
 8004b0a:	3714      	adds	r7, #20
 8004b0c:	46bd      	mov	sp, r7
 8004b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b12:	4770      	bx	lr

08004b14 <HAL_FDCAN_TT_GlobalTimeCallback>:
  * @param  TTGlobTimeITs indicates which TT Global Time interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTGlobalTime_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_GlobalTimeCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTGlobTimeITs)
{
 8004b14:	b480      	push	{r7}
 8004b16:	b083      	sub	sp, #12
 8004b18:	af00      	add	r7, sp, #0
 8004b1a:	6078      	str	r0, [r7, #4]
 8004b1c:	6039      	str	r1, [r7, #0]
  UNUSED(TTGlobTimeITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_GlobalTimeCallback could be implemented in the user file
   */
}
 8004b1e:	bf00      	nop
 8004b20:	370c      	adds	r7, #12
 8004b22:	46bd      	mov	sp, r7
 8004b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b28:	4770      	bx	lr
	...

08004b2c <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8004b2c:	b480      	push	{r7}
 8004b2e:	b085      	sub	sp, #20
 8004b30:	af00      	add	r7, sp, #0
 8004b32:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004b38:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8004b42:	4ba7      	ldr	r3, [pc, #668]	@ (8004de0 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8004b44:	4013      	ands	r3, r2
 8004b46:	68ba      	ldr	r2, [r7, #8]
 8004b48:	0091      	lsls	r1, r2, #2
 8004b4a:	687a      	ldr	r2, [r7, #4]
 8004b4c:	6812      	ldr	r2, [r2, #0]
 8004b4e:	430b      	orrs	r3, r1
 8004b50:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004b5c:	f423 017f 	bic.w	r1, r3, #16711680	@ 0xff0000
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b64:	041a      	lsls	r2, r3, #16
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	430a      	orrs	r2, r1
 8004b6c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b74:	68ba      	ldr	r2, [r7, #8]
 8004b76:	4413      	add	r3, r2
 8004b78:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8004b82:	4b97      	ldr	r3, [pc, #604]	@ (8004de0 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8004b84:	4013      	ands	r3, r2
 8004b86:	68ba      	ldr	r2, [r7, #8]
 8004b88:	0091      	lsls	r1, r2, #2
 8004b8a:	687a      	ldr	r2, [r7, #4]
 8004b8c:	6812      	ldr	r2, [r2, #0]
 8004b8e:	430b      	orrs	r3, r1
 8004b90:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b9c:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ba4:	041a      	lsls	r2, r3, #16
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	430a      	orrs	r2, r1
 8004bac:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004bb4:	005b      	lsls	r3, r3, #1
 8004bb6:	68ba      	ldr	r2, [r7, #8]
 8004bb8:	4413      	add	r3, r2
 8004bba:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8004bc4:	4b86      	ldr	r3, [pc, #536]	@ (8004de0 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8004bc6:	4013      	ands	r3, r2
 8004bc8:	68ba      	ldr	r2, [r7, #8]
 8004bca:	0091      	lsls	r1, r2, #2
 8004bcc:	687a      	ldr	r2, [r7, #4]
 8004bce:	6812      	ldr	r2, [r2, #0]
 8004bd0:	430b      	orrs	r3, r1
 8004bd2:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004bde:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004be6:	041a      	lsls	r2, r3, #16
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	430a      	orrs	r2, r1
 8004bee:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bf6:	687a      	ldr	r2, [r7, #4]
 8004bf8:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8004bfa:	fb02 f303 	mul.w	r3, r2, r3
 8004bfe:	68ba      	ldr	r2, [r7, #8]
 8004c00:	4413      	add	r3, r2
 8004c02:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8004c0c:	4b74      	ldr	r3, [pc, #464]	@ (8004de0 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8004c0e:	4013      	ands	r3, r2
 8004c10:	68ba      	ldr	r2, [r7, #8]
 8004c12:	0091      	lsls	r1, r2, #2
 8004c14:	687a      	ldr	r2, [r7, #4]
 8004c16:	6812      	ldr	r2, [r2, #0]
 8004c18:	430b      	orrs	r3, r1
 8004c1a:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004c26:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004c2e:	041a      	lsls	r2, r3, #16
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	430a      	orrs	r2, r1
 8004c36:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004c3e:	687a      	ldr	r2, [r7, #4]
 8004c40:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8004c42:	fb02 f303 	mul.w	r3, r2, r3
 8004c46:	68ba      	ldr	r2, [r7, #8]
 8004c48:	4413      	add	r3, r2
 8004c4a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
 8004c54:	4b62      	ldr	r3, [pc, #392]	@ (8004de0 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8004c56:	4013      	ands	r3, r2
 8004c58:	68ba      	ldr	r2, [r7, #8]
 8004c5a:	0091      	lsls	r1, r2, #2
 8004c5c:	687a      	ldr	r2, [r7, #4]
 8004c5e:	6812      	ldr	r2, [r2, #0]
 8004c60:	430b      	orrs	r3, r1
 8004c62:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004c6a:	687a      	ldr	r2, [r7, #4]
 8004c6c:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8004c6e:	fb02 f303 	mul.w	r3, r2, r3
 8004c72:	68ba      	ldr	r2, [r7, #8]
 8004c74:	4413      	add	r3, r2
 8004c76:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8004c80:	4b57      	ldr	r3, [pc, #348]	@ (8004de0 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8004c82:	4013      	ands	r3, r2
 8004c84:	68ba      	ldr	r2, [r7, #8]
 8004c86:	0091      	lsls	r1, r2, #2
 8004c88:	687a      	ldr	r2, [r7, #4]
 8004c8a:	6812      	ldr	r2, [r2, #0]
 8004c8c:	430b      	orrs	r3, r1
 8004c8e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004c9a:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ca2:	041a      	lsls	r2, r3, #16
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	430a      	orrs	r2, r1
 8004caa:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004cb2:	005b      	lsls	r3, r3, #1
 8004cb4:	68ba      	ldr	r2, [r7, #8]
 8004cb6:	4413      	add	r3, r2
 8004cb8:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8004cc2:	4b47      	ldr	r3, [pc, #284]	@ (8004de0 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8004cc4:	4013      	ands	r3, r2
 8004cc6:	68ba      	ldr	r2, [r7, #8]
 8004cc8:	0091      	lsls	r1, r2, #2
 8004cca:	687a      	ldr	r2, [r7, #4]
 8004ccc:	6812      	ldr	r2, [r2, #0]
 8004cce:	430b      	orrs	r3, r1
 8004cd0:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8004cdc:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004ce4:	041a      	lsls	r2, r3, #16
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	430a      	orrs	r2, r1
 8004cec:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8004cf8:	f023 517c 	bic.w	r1, r3, #1056964608	@ 0x3f000000
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004d00:	061a      	lsls	r2, r3, #24
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	430a      	orrs	r2, r1
 8004d08:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004d10:	4b34      	ldr	r3, [pc, #208]	@ (8004de4 <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 8004d12:	4413      	add	r3, r2
 8004d14:	009a      	lsls	r2, r3, #2
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	66da      	str	r2, [r3, #108]	@ 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d22:	009b      	lsls	r3, r3, #2
 8004d24:	441a      	add	r2, r3
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	671a      	str	r2, [r3, #112]	@ 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004d32:	00db      	lsls	r3, r3, #3
 8004d34:	441a      	add	r2, r3
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	675a      	str	r2, [r3, #116]	@ 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
                             (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d42:	6879      	ldr	r1, [r7, #4]
 8004d44:	6c49      	ldr	r1, [r1, #68]	@ 0x44
 8004d46:	fb01 f303 	mul.w	r3, r1, r3
 8004d4a:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8004d4c:	441a      	add	r2, r3
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	679a      	str	r2, [r3, #120]	@ 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
                              (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004d5a:	6879      	ldr	r1, [r7, #4]
 8004d5c:	6cc9      	ldr	r1, [r1, #76]	@ 0x4c
 8004d5e:	fb01 f303 	mul.w	r3, r1, r3
 8004d62:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8004d64:	441a      	add	r2, r3
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	67da      	str	r2, [r3, #124]	@ 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
                                 (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004d72:	6879      	ldr	r1, [r7, #4]
 8004d74:	6d49      	ldr	r1, [r1, #84]	@ 0x54
 8004d76:	fb01 f303 	mul.w	r3, r1, r3
 8004d7a:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 8004d7c:	441a      	add	r2, r3
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d8e:	00db      	lsls	r3, r3, #3
 8004d90:	441a      	add	r2, r3
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004da2:	6879      	ldr	r1, [r7, #4]
 8004da4:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 8004da6:	fb01 f303 	mul.w	r3, r1, r3
 8004daa:	009b      	lsls	r3, r3, #2
 8004dac:	441a      	add	r2, r3
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
                              (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004dbe:	6879      	ldr	r1, [r7, #4]
 8004dc0:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 8004dc2:	fb01 f303 	mul.w	r3, r1, r3
 8004dc6:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8004dc8:	441a      	add	r2, r3
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004dd6:	4a04      	ldr	r2, [pc, #16]	@ (8004de8 <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 8004dd8:	4293      	cmp	r3, r2
 8004dda:	d915      	bls.n	8004e08 <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 8004ddc:	e006      	b.n	8004dec <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 8004dde:	bf00      	nop
 8004de0:	ffff0003 	.word	0xffff0003
 8004de4:	10002b00 	.word	0x10002b00
 8004de8:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004df2:	f043 0220 	orr.w	r2, r3, #32
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	2203      	movs	r2, #3
 8004e00:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    return HAL_ERROR;
 8004e04:	2301      	movs	r3, #1
 8004e06:	e010      	b.n	8004e2a <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004e0c:	60fb      	str	r3, [r7, #12]
 8004e0e:	e005      	b.n	8004e1c <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	2200      	movs	r2, #0
 8004e14:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	3304      	adds	r3, #4
 8004e1a:	60fb      	str	r3, [r7, #12]
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e22:	68fa      	ldr	r2, [r7, #12]
 8004e24:	429a      	cmp	r2, r3
 8004e26:	d3f3      	bcc.n	8004e10 <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 8004e28:	2300      	movs	r3, #0
}
 8004e2a:	4618      	mov	r0, r3
 8004e2c:	3714      	adds	r7, #20
 8004e2e:	46bd      	mov	sp, r7
 8004e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e34:	4770      	bx	lr
 8004e36:	bf00      	nop

08004e38 <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(const FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                   const uint8_t *pTxData, uint32_t BufferIndex)
{
 8004e38:	b480      	push	{r7}
 8004e3a:	b089      	sub	sp, #36	@ 0x24
 8004e3c:	af00      	add	r7, sp, #0
 8004e3e:	60f8      	str	r0, [r7, #12]
 8004e40:	60b9      	str	r1, [r7, #8]
 8004e42:	607a      	str	r2, [r7, #4]
 8004e44:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 8004e46:	68bb      	ldr	r3, [r7, #8]
 8004e48:	685b      	ldr	r3, [r3, #4]
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d10a      	bne.n	8004e64 <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8004e4e:	68bb      	ldr	r3, [r7, #8]
 8004e50:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 8004e52:	68bb      	ldr	r3, [r7, #8]
 8004e54:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 8004e56:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 8004e58:	68bb      	ldr	r3, [r7, #8]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8004e5e:	4313      	orrs	r3, r2
 8004e60:	61fb      	str	r3, [r7, #28]
 8004e62:	e00a      	b.n	8004e7a <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8004e64:	68bb      	ldr	r3, [r7, #8]
 8004e66:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 8004e68:	68bb      	ldr	r3, [r7, #8]
 8004e6a:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 8004e6c:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 8004e6e:	68bb      	ldr	r3, [r7, #8]
 8004e70:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 8004e72:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8004e74:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004e78:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8004e7a:	68bb      	ldr	r3, [r7, #8]
 8004e7c:	6a1b      	ldr	r3, [r3, #32]
 8004e7e:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 8004e80:	68bb      	ldr	r3, [r7, #8]
 8004e82:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8004e84:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 8004e86:	68bb      	ldr	r3, [r7, #8]
 8004e88:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 8004e8a:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 8004e8c:	68bb      	ldr	r3, [r7, #8]
 8004e8e:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 8004e90:	431a      	orrs	r2, r3
                 (pTxHeader->DataLength << 16U));
 8004e92:	68bb      	ldr	r3, [r7, #8]
 8004e94:	68db      	ldr	r3, [r3, #12]
 8004e96:	041b      	lsls	r3, r3, #16
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8004e98:	4313      	orrs	r3, r2
 8004e9a:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxBufferSA + (BufferIndex * hfdcan->Init.TxElmtSize * 4U));
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004ea6:	6839      	ldr	r1, [r7, #0]
 8004ea8:	fb01 f303 	mul.w	r3, r1, r3
 8004eac:	009b      	lsls	r3, r3, #2
 8004eae:	4413      	add	r3, r2
 8004eb0:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 8004eb2:	69bb      	ldr	r3, [r7, #24]
 8004eb4:	69fa      	ldr	r2, [r7, #28]
 8004eb6:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8004eb8:	69bb      	ldr	r3, [r7, #24]
 8004eba:	3304      	adds	r3, #4
 8004ebc:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 8004ebe:	69bb      	ldr	r3, [r7, #24]
 8004ec0:	693a      	ldr	r2, [r7, #16]
 8004ec2:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8004ec4:	69bb      	ldr	r3, [r7, #24]
 8004ec6:	3304      	adds	r3, #4
 8004ec8:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8004eca:	2300      	movs	r3, #0
 8004ecc:	617b      	str	r3, [r7, #20]
 8004ece:	e020      	b.n	8004f12 <FDCAN_CopyMessageToRAM+0xda>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8004ed0:	697b      	ldr	r3, [r7, #20]
 8004ed2:	3303      	adds	r3, #3
 8004ed4:	687a      	ldr	r2, [r7, #4]
 8004ed6:	4413      	add	r3, r2
 8004ed8:	781b      	ldrb	r3, [r3, #0]
 8004eda:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8004edc:	697b      	ldr	r3, [r7, #20]
 8004ede:	3302      	adds	r3, #2
 8004ee0:	6879      	ldr	r1, [r7, #4]
 8004ee2:	440b      	add	r3, r1
 8004ee4:	781b      	ldrb	r3, [r3, #0]
 8004ee6:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8004ee8:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8004eea:	697b      	ldr	r3, [r7, #20]
 8004eec:	3301      	adds	r3, #1
 8004eee:	6879      	ldr	r1, [r7, #4]
 8004ef0:	440b      	add	r3, r1
 8004ef2:	781b      	ldrb	r3, [r3, #0]
 8004ef4:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8004ef6:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 8004ef8:	6879      	ldr	r1, [r7, #4]
 8004efa:	697a      	ldr	r2, [r7, #20]
 8004efc:	440a      	add	r2, r1
 8004efe:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8004f00:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8004f02:	69bb      	ldr	r3, [r7, #24]
 8004f04:	601a      	str	r2, [r3, #0]
    TxAddress++;
 8004f06:	69bb      	ldr	r3, [r7, #24]
 8004f08:	3304      	adds	r3, #4
 8004f0a:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8004f0c:	697b      	ldr	r3, [r7, #20]
 8004f0e:	3304      	adds	r3, #4
 8004f10:	617b      	str	r3, [r7, #20]
 8004f12:	68bb      	ldr	r3, [r7, #8]
 8004f14:	68db      	ldr	r3, [r3, #12]
 8004f16:	4a06      	ldr	r2, [pc, #24]	@ (8004f30 <FDCAN_CopyMessageToRAM+0xf8>)
 8004f18:	5cd3      	ldrb	r3, [r2, r3]
 8004f1a:	461a      	mov	r2, r3
 8004f1c:	697b      	ldr	r3, [r7, #20]
 8004f1e:	4293      	cmp	r3, r2
 8004f20:	d3d6      	bcc.n	8004ed0 <FDCAN_CopyMessageToRAM+0x98>
  }
}
 8004f22:	bf00      	nop
 8004f24:	bf00      	nop
 8004f26:	3724      	adds	r7, #36	@ 0x24
 8004f28:	46bd      	mov	sp, r7
 8004f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f2e:	4770      	bx	lr
 8004f30:	08012c18 	.word	0x08012c18

08004f34 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004f34:	b480      	push	{r7}
 8004f36:	b089      	sub	sp, #36	@ 0x24
 8004f38:	af00      	add	r7, sp, #0
 8004f3a:	6078      	str	r0, [r7, #4]
 8004f3c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8004f3e:	2300      	movs	r3, #0
 8004f40:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8004f42:	4b86      	ldr	r3, [pc, #536]	@ (800515c <HAL_GPIO_Init+0x228>)
 8004f44:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8004f46:	e18c      	b.n	8005262 <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8004f48:	683b      	ldr	r3, [r7, #0]
 8004f4a:	681a      	ldr	r2, [r3, #0]
 8004f4c:	2101      	movs	r1, #1
 8004f4e:	69fb      	ldr	r3, [r7, #28]
 8004f50:	fa01 f303 	lsl.w	r3, r1, r3
 8004f54:	4013      	ands	r3, r2
 8004f56:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8004f58:	693b      	ldr	r3, [r7, #16]
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	f000 817e 	beq.w	800525c <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004f60:	683b      	ldr	r3, [r7, #0]
 8004f62:	685b      	ldr	r3, [r3, #4]
 8004f64:	f003 0303 	and.w	r3, r3, #3
 8004f68:	2b01      	cmp	r3, #1
 8004f6a:	d005      	beq.n	8004f78 <HAL_GPIO_Init+0x44>
 8004f6c:	683b      	ldr	r3, [r7, #0]
 8004f6e:	685b      	ldr	r3, [r3, #4]
 8004f70:	f003 0303 	and.w	r3, r3, #3
 8004f74:	2b02      	cmp	r3, #2
 8004f76:	d130      	bne.n	8004fda <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	689b      	ldr	r3, [r3, #8]
 8004f7c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004f7e:	69fb      	ldr	r3, [r7, #28]
 8004f80:	005b      	lsls	r3, r3, #1
 8004f82:	2203      	movs	r2, #3
 8004f84:	fa02 f303 	lsl.w	r3, r2, r3
 8004f88:	43db      	mvns	r3, r3
 8004f8a:	69ba      	ldr	r2, [r7, #24]
 8004f8c:	4013      	ands	r3, r2
 8004f8e:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004f90:	683b      	ldr	r3, [r7, #0]
 8004f92:	68da      	ldr	r2, [r3, #12]
 8004f94:	69fb      	ldr	r3, [r7, #28]
 8004f96:	005b      	lsls	r3, r3, #1
 8004f98:	fa02 f303 	lsl.w	r3, r2, r3
 8004f9c:	69ba      	ldr	r2, [r7, #24]
 8004f9e:	4313      	orrs	r3, r2
 8004fa0:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	69ba      	ldr	r2, [r7, #24]
 8004fa6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	685b      	ldr	r3, [r3, #4]
 8004fac:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004fae:	2201      	movs	r2, #1
 8004fb0:	69fb      	ldr	r3, [r7, #28]
 8004fb2:	fa02 f303 	lsl.w	r3, r2, r3
 8004fb6:	43db      	mvns	r3, r3
 8004fb8:	69ba      	ldr	r2, [r7, #24]
 8004fba:	4013      	ands	r3, r2
 8004fbc:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004fbe:	683b      	ldr	r3, [r7, #0]
 8004fc0:	685b      	ldr	r3, [r3, #4]
 8004fc2:	091b      	lsrs	r3, r3, #4
 8004fc4:	f003 0201 	and.w	r2, r3, #1
 8004fc8:	69fb      	ldr	r3, [r7, #28]
 8004fca:	fa02 f303 	lsl.w	r3, r2, r3
 8004fce:	69ba      	ldr	r2, [r7, #24]
 8004fd0:	4313      	orrs	r3, r2
 8004fd2:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	69ba      	ldr	r2, [r7, #24]
 8004fd8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004fda:	683b      	ldr	r3, [r7, #0]
 8004fdc:	685b      	ldr	r3, [r3, #4]
 8004fde:	f003 0303 	and.w	r3, r3, #3
 8004fe2:	2b03      	cmp	r3, #3
 8004fe4:	d017      	beq.n	8005016 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	68db      	ldr	r3, [r3, #12]
 8004fea:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004fec:	69fb      	ldr	r3, [r7, #28]
 8004fee:	005b      	lsls	r3, r3, #1
 8004ff0:	2203      	movs	r2, #3
 8004ff2:	fa02 f303 	lsl.w	r3, r2, r3
 8004ff6:	43db      	mvns	r3, r3
 8004ff8:	69ba      	ldr	r2, [r7, #24]
 8004ffa:	4013      	ands	r3, r2
 8004ffc:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004ffe:	683b      	ldr	r3, [r7, #0]
 8005000:	689a      	ldr	r2, [r3, #8]
 8005002:	69fb      	ldr	r3, [r7, #28]
 8005004:	005b      	lsls	r3, r3, #1
 8005006:	fa02 f303 	lsl.w	r3, r2, r3
 800500a:	69ba      	ldr	r2, [r7, #24]
 800500c:	4313      	orrs	r3, r2
 800500e:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	69ba      	ldr	r2, [r7, #24]
 8005014:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005016:	683b      	ldr	r3, [r7, #0]
 8005018:	685b      	ldr	r3, [r3, #4]
 800501a:	f003 0303 	and.w	r3, r3, #3
 800501e:	2b02      	cmp	r3, #2
 8005020:	d123      	bne.n	800506a <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005022:	69fb      	ldr	r3, [r7, #28]
 8005024:	08da      	lsrs	r2, r3, #3
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	3208      	adds	r2, #8
 800502a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800502e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005030:	69fb      	ldr	r3, [r7, #28]
 8005032:	f003 0307 	and.w	r3, r3, #7
 8005036:	009b      	lsls	r3, r3, #2
 8005038:	220f      	movs	r2, #15
 800503a:	fa02 f303 	lsl.w	r3, r2, r3
 800503e:	43db      	mvns	r3, r3
 8005040:	69ba      	ldr	r2, [r7, #24]
 8005042:	4013      	ands	r3, r2
 8005044:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8005046:	683b      	ldr	r3, [r7, #0]
 8005048:	691a      	ldr	r2, [r3, #16]
 800504a:	69fb      	ldr	r3, [r7, #28]
 800504c:	f003 0307 	and.w	r3, r3, #7
 8005050:	009b      	lsls	r3, r3, #2
 8005052:	fa02 f303 	lsl.w	r3, r2, r3
 8005056:	69ba      	ldr	r2, [r7, #24]
 8005058:	4313      	orrs	r3, r2
 800505a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800505c:	69fb      	ldr	r3, [r7, #28]
 800505e:	08da      	lsrs	r2, r3, #3
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	3208      	adds	r2, #8
 8005064:	69b9      	ldr	r1, [r7, #24]
 8005066:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8005070:	69fb      	ldr	r3, [r7, #28]
 8005072:	005b      	lsls	r3, r3, #1
 8005074:	2203      	movs	r2, #3
 8005076:	fa02 f303 	lsl.w	r3, r2, r3
 800507a:	43db      	mvns	r3, r3
 800507c:	69ba      	ldr	r2, [r7, #24]
 800507e:	4013      	ands	r3, r2
 8005080:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005082:	683b      	ldr	r3, [r7, #0]
 8005084:	685b      	ldr	r3, [r3, #4]
 8005086:	f003 0203 	and.w	r2, r3, #3
 800508a:	69fb      	ldr	r3, [r7, #28]
 800508c:	005b      	lsls	r3, r3, #1
 800508e:	fa02 f303 	lsl.w	r3, r2, r3
 8005092:	69ba      	ldr	r2, [r7, #24]
 8005094:	4313      	orrs	r3, r2
 8005096:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	69ba      	ldr	r2, [r7, #24]
 800509c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800509e:	683b      	ldr	r3, [r7, #0]
 80050a0:	685b      	ldr	r3, [r3, #4]
 80050a2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	f000 80d8 	beq.w	800525c <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80050ac:	4b2c      	ldr	r3, [pc, #176]	@ (8005160 <HAL_GPIO_Init+0x22c>)
 80050ae:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80050b2:	4a2b      	ldr	r2, [pc, #172]	@ (8005160 <HAL_GPIO_Init+0x22c>)
 80050b4:	f043 0302 	orr.w	r3, r3, #2
 80050b8:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80050bc:	4b28      	ldr	r3, [pc, #160]	@ (8005160 <HAL_GPIO_Init+0x22c>)
 80050be:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80050c2:	f003 0302 	and.w	r3, r3, #2
 80050c6:	60fb      	str	r3, [r7, #12]
 80050c8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80050ca:	4a26      	ldr	r2, [pc, #152]	@ (8005164 <HAL_GPIO_Init+0x230>)
 80050cc:	69fb      	ldr	r3, [r7, #28]
 80050ce:	089b      	lsrs	r3, r3, #2
 80050d0:	3302      	adds	r3, #2
 80050d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80050d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80050d8:	69fb      	ldr	r3, [r7, #28]
 80050da:	f003 0303 	and.w	r3, r3, #3
 80050de:	009b      	lsls	r3, r3, #2
 80050e0:	220f      	movs	r2, #15
 80050e2:	fa02 f303 	lsl.w	r3, r2, r3
 80050e6:	43db      	mvns	r3, r3
 80050e8:	69ba      	ldr	r2, [r7, #24]
 80050ea:	4013      	ands	r3, r2
 80050ec:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	4a1d      	ldr	r2, [pc, #116]	@ (8005168 <HAL_GPIO_Init+0x234>)
 80050f2:	4293      	cmp	r3, r2
 80050f4:	d04a      	beq.n	800518c <HAL_GPIO_Init+0x258>
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	4a1c      	ldr	r2, [pc, #112]	@ (800516c <HAL_GPIO_Init+0x238>)
 80050fa:	4293      	cmp	r3, r2
 80050fc:	d02b      	beq.n	8005156 <HAL_GPIO_Init+0x222>
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	4a1b      	ldr	r2, [pc, #108]	@ (8005170 <HAL_GPIO_Init+0x23c>)
 8005102:	4293      	cmp	r3, r2
 8005104:	d025      	beq.n	8005152 <HAL_GPIO_Init+0x21e>
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	4a1a      	ldr	r2, [pc, #104]	@ (8005174 <HAL_GPIO_Init+0x240>)
 800510a:	4293      	cmp	r3, r2
 800510c:	d01f      	beq.n	800514e <HAL_GPIO_Init+0x21a>
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	4a19      	ldr	r2, [pc, #100]	@ (8005178 <HAL_GPIO_Init+0x244>)
 8005112:	4293      	cmp	r3, r2
 8005114:	d019      	beq.n	800514a <HAL_GPIO_Init+0x216>
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	4a18      	ldr	r2, [pc, #96]	@ (800517c <HAL_GPIO_Init+0x248>)
 800511a:	4293      	cmp	r3, r2
 800511c:	d013      	beq.n	8005146 <HAL_GPIO_Init+0x212>
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	4a17      	ldr	r2, [pc, #92]	@ (8005180 <HAL_GPIO_Init+0x24c>)
 8005122:	4293      	cmp	r3, r2
 8005124:	d00d      	beq.n	8005142 <HAL_GPIO_Init+0x20e>
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	4a16      	ldr	r2, [pc, #88]	@ (8005184 <HAL_GPIO_Init+0x250>)
 800512a:	4293      	cmp	r3, r2
 800512c:	d007      	beq.n	800513e <HAL_GPIO_Init+0x20a>
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	4a15      	ldr	r2, [pc, #84]	@ (8005188 <HAL_GPIO_Init+0x254>)
 8005132:	4293      	cmp	r3, r2
 8005134:	d101      	bne.n	800513a <HAL_GPIO_Init+0x206>
 8005136:	2309      	movs	r3, #9
 8005138:	e029      	b.n	800518e <HAL_GPIO_Init+0x25a>
 800513a:	230a      	movs	r3, #10
 800513c:	e027      	b.n	800518e <HAL_GPIO_Init+0x25a>
 800513e:	2307      	movs	r3, #7
 8005140:	e025      	b.n	800518e <HAL_GPIO_Init+0x25a>
 8005142:	2306      	movs	r3, #6
 8005144:	e023      	b.n	800518e <HAL_GPIO_Init+0x25a>
 8005146:	2305      	movs	r3, #5
 8005148:	e021      	b.n	800518e <HAL_GPIO_Init+0x25a>
 800514a:	2304      	movs	r3, #4
 800514c:	e01f      	b.n	800518e <HAL_GPIO_Init+0x25a>
 800514e:	2303      	movs	r3, #3
 8005150:	e01d      	b.n	800518e <HAL_GPIO_Init+0x25a>
 8005152:	2302      	movs	r3, #2
 8005154:	e01b      	b.n	800518e <HAL_GPIO_Init+0x25a>
 8005156:	2301      	movs	r3, #1
 8005158:	e019      	b.n	800518e <HAL_GPIO_Init+0x25a>
 800515a:	bf00      	nop
 800515c:	58000080 	.word	0x58000080
 8005160:	58024400 	.word	0x58024400
 8005164:	58000400 	.word	0x58000400
 8005168:	58020000 	.word	0x58020000
 800516c:	58020400 	.word	0x58020400
 8005170:	58020800 	.word	0x58020800
 8005174:	58020c00 	.word	0x58020c00
 8005178:	58021000 	.word	0x58021000
 800517c:	58021400 	.word	0x58021400
 8005180:	58021800 	.word	0x58021800
 8005184:	58021c00 	.word	0x58021c00
 8005188:	58022400 	.word	0x58022400
 800518c:	2300      	movs	r3, #0
 800518e:	69fa      	ldr	r2, [r7, #28]
 8005190:	f002 0203 	and.w	r2, r2, #3
 8005194:	0092      	lsls	r2, r2, #2
 8005196:	4093      	lsls	r3, r2
 8005198:	69ba      	ldr	r2, [r7, #24]
 800519a:	4313      	orrs	r3, r2
 800519c:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800519e:	4938      	ldr	r1, [pc, #224]	@ (8005280 <HAL_GPIO_Init+0x34c>)
 80051a0:	69fb      	ldr	r3, [r7, #28]
 80051a2:	089b      	lsrs	r3, r3, #2
 80051a4:	3302      	adds	r3, #2
 80051a6:	69ba      	ldr	r2, [r7, #24]
 80051a8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80051ac:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80051b4:	693b      	ldr	r3, [r7, #16]
 80051b6:	43db      	mvns	r3, r3
 80051b8:	69ba      	ldr	r2, [r7, #24]
 80051ba:	4013      	ands	r3, r2
 80051bc:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80051be:	683b      	ldr	r3, [r7, #0]
 80051c0:	685b      	ldr	r3, [r3, #4]
 80051c2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d003      	beq.n	80051d2 <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 80051ca:	69ba      	ldr	r2, [r7, #24]
 80051cc:	693b      	ldr	r3, [r7, #16]
 80051ce:	4313      	orrs	r3, r2
 80051d0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80051d2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80051d6:	69bb      	ldr	r3, [r7, #24]
 80051d8:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80051da:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80051de:	685b      	ldr	r3, [r3, #4]
 80051e0:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80051e2:	693b      	ldr	r3, [r7, #16]
 80051e4:	43db      	mvns	r3, r3
 80051e6:	69ba      	ldr	r2, [r7, #24]
 80051e8:	4013      	ands	r3, r2
 80051ea:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80051ec:	683b      	ldr	r3, [r7, #0]
 80051ee:	685b      	ldr	r3, [r3, #4]
 80051f0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d003      	beq.n	8005200 <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 80051f8:	69ba      	ldr	r2, [r7, #24]
 80051fa:	693b      	ldr	r3, [r7, #16]
 80051fc:	4313      	orrs	r3, r2
 80051fe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8005200:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005204:	69bb      	ldr	r3, [r7, #24]
 8005206:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8005208:	697b      	ldr	r3, [r7, #20]
 800520a:	685b      	ldr	r3, [r3, #4]
 800520c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800520e:	693b      	ldr	r3, [r7, #16]
 8005210:	43db      	mvns	r3, r3
 8005212:	69ba      	ldr	r2, [r7, #24]
 8005214:	4013      	ands	r3, r2
 8005216:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005218:	683b      	ldr	r3, [r7, #0]
 800521a:	685b      	ldr	r3, [r3, #4]
 800521c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005220:	2b00      	cmp	r3, #0
 8005222:	d003      	beq.n	800522c <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 8005224:	69ba      	ldr	r2, [r7, #24]
 8005226:	693b      	ldr	r3, [r7, #16]
 8005228:	4313      	orrs	r3, r2
 800522a:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 800522c:	697b      	ldr	r3, [r7, #20]
 800522e:	69ba      	ldr	r2, [r7, #24]
 8005230:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8005232:	697b      	ldr	r3, [r7, #20]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005238:	693b      	ldr	r3, [r7, #16]
 800523a:	43db      	mvns	r3, r3
 800523c:	69ba      	ldr	r2, [r7, #24]
 800523e:	4013      	ands	r3, r2
 8005240:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005242:	683b      	ldr	r3, [r7, #0]
 8005244:	685b      	ldr	r3, [r3, #4]
 8005246:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800524a:	2b00      	cmp	r3, #0
 800524c:	d003      	beq.n	8005256 <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 800524e:	69ba      	ldr	r2, [r7, #24]
 8005250:	693b      	ldr	r3, [r7, #16]
 8005252:	4313      	orrs	r3, r2
 8005254:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8005256:	697b      	ldr	r3, [r7, #20]
 8005258:	69ba      	ldr	r2, [r7, #24]
 800525a:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 800525c:	69fb      	ldr	r3, [r7, #28]
 800525e:	3301      	adds	r3, #1
 8005260:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8005262:	683b      	ldr	r3, [r7, #0]
 8005264:	681a      	ldr	r2, [r3, #0]
 8005266:	69fb      	ldr	r3, [r7, #28]
 8005268:	fa22 f303 	lsr.w	r3, r2, r3
 800526c:	2b00      	cmp	r3, #0
 800526e:	f47f ae6b 	bne.w	8004f48 <HAL_GPIO_Init+0x14>
  }
}
 8005272:	bf00      	nop
 8005274:	bf00      	nop
 8005276:	3724      	adds	r7, #36	@ 0x24
 8005278:	46bd      	mov	sp, r7
 800527a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800527e:	4770      	bx	lr
 8005280:	58000400 	.word	0x58000400

08005284 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8005284:	b580      	push	{r7, lr}
 8005286:	b084      	sub	sp, #16
 8005288:	af00      	add	r7, sp, #0
 800528a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 800528c:	4b19      	ldr	r3, [pc, #100]	@ (80052f4 <HAL_PWREx_ConfigSupply+0x70>)
 800528e:	68db      	ldr	r3, [r3, #12]
 8005290:	f003 0304 	and.w	r3, r3, #4
 8005294:	2b04      	cmp	r3, #4
 8005296:	d00a      	beq.n	80052ae <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8005298:	4b16      	ldr	r3, [pc, #88]	@ (80052f4 <HAL_PWREx_ConfigSupply+0x70>)
 800529a:	68db      	ldr	r3, [r3, #12]
 800529c:	f003 0307 	and.w	r3, r3, #7
 80052a0:	687a      	ldr	r2, [r7, #4]
 80052a2:	429a      	cmp	r2, r3
 80052a4:	d001      	beq.n	80052aa <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 80052a6:	2301      	movs	r3, #1
 80052a8:	e01f      	b.n	80052ea <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 80052aa:	2300      	movs	r3, #0
 80052ac:	e01d      	b.n	80052ea <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80052ae:	4b11      	ldr	r3, [pc, #68]	@ (80052f4 <HAL_PWREx_ConfigSupply+0x70>)
 80052b0:	68db      	ldr	r3, [r3, #12]
 80052b2:	f023 0207 	bic.w	r2, r3, #7
 80052b6:	490f      	ldr	r1, [pc, #60]	@ (80052f4 <HAL_PWREx_ConfigSupply+0x70>)
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	4313      	orrs	r3, r2
 80052bc:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 80052be:	f7fd fd33 	bl	8002d28 <HAL_GetTick>
 80052c2:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80052c4:	e009      	b.n	80052da <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80052c6:	f7fd fd2f 	bl	8002d28 <HAL_GetTick>
 80052ca:	4602      	mov	r2, r0
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	1ad3      	subs	r3, r2, r3
 80052d0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80052d4:	d901      	bls.n	80052da <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 80052d6:	2301      	movs	r3, #1
 80052d8:	e007      	b.n	80052ea <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80052da:	4b06      	ldr	r3, [pc, #24]	@ (80052f4 <HAL_PWREx_ConfigSupply+0x70>)
 80052dc:	685b      	ldr	r3, [r3, #4]
 80052de:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80052e2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80052e6:	d1ee      	bne.n	80052c6 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80052e8:	2300      	movs	r3, #0
}
 80052ea:	4618      	mov	r0, r3
 80052ec:	3710      	adds	r7, #16
 80052ee:	46bd      	mov	sp, r7
 80052f0:	bd80      	pop	{r7, pc}
 80052f2:	bf00      	nop
 80052f4:	58024800 	.word	0x58024800

080052f8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80052f8:	b580      	push	{r7, lr}
 80052fa:	b08c      	sub	sp, #48	@ 0x30
 80052fc:	af00      	add	r7, sp, #0
 80052fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	2b00      	cmp	r3, #0
 8005304:	d101      	bne.n	800530a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005306:	2301      	movs	r3, #1
 8005308:	e3c8      	b.n	8005a9c <HAL_RCC_OscConfig+0x7a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	f003 0301 	and.w	r3, r3, #1
 8005312:	2b00      	cmp	r3, #0
 8005314:	f000 8087 	beq.w	8005426 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005318:	4b88      	ldr	r3, [pc, #544]	@ (800553c <HAL_RCC_OscConfig+0x244>)
 800531a:	691b      	ldr	r3, [r3, #16]
 800531c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005320:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8005322:	4b86      	ldr	r3, [pc, #536]	@ (800553c <HAL_RCC_OscConfig+0x244>)
 8005324:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005326:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8005328:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800532a:	2b10      	cmp	r3, #16
 800532c:	d007      	beq.n	800533e <HAL_RCC_OscConfig+0x46>
 800532e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005330:	2b18      	cmp	r3, #24
 8005332:	d110      	bne.n	8005356 <HAL_RCC_OscConfig+0x5e>
 8005334:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005336:	f003 0303 	and.w	r3, r3, #3
 800533a:	2b02      	cmp	r3, #2
 800533c:	d10b      	bne.n	8005356 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800533e:	4b7f      	ldr	r3, [pc, #508]	@ (800553c <HAL_RCC_OscConfig+0x244>)
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005346:	2b00      	cmp	r3, #0
 8005348:	d06c      	beq.n	8005424 <HAL_RCC_OscConfig+0x12c>
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	685b      	ldr	r3, [r3, #4]
 800534e:	2b00      	cmp	r3, #0
 8005350:	d168      	bne.n	8005424 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8005352:	2301      	movs	r3, #1
 8005354:	e3a2      	b.n	8005a9c <HAL_RCC_OscConfig+0x7a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	685b      	ldr	r3, [r3, #4]
 800535a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800535e:	d106      	bne.n	800536e <HAL_RCC_OscConfig+0x76>
 8005360:	4b76      	ldr	r3, [pc, #472]	@ (800553c <HAL_RCC_OscConfig+0x244>)
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	4a75      	ldr	r2, [pc, #468]	@ (800553c <HAL_RCC_OscConfig+0x244>)
 8005366:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800536a:	6013      	str	r3, [r2, #0]
 800536c:	e02e      	b.n	80053cc <HAL_RCC_OscConfig+0xd4>
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	685b      	ldr	r3, [r3, #4]
 8005372:	2b00      	cmp	r3, #0
 8005374:	d10c      	bne.n	8005390 <HAL_RCC_OscConfig+0x98>
 8005376:	4b71      	ldr	r3, [pc, #452]	@ (800553c <HAL_RCC_OscConfig+0x244>)
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	4a70      	ldr	r2, [pc, #448]	@ (800553c <HAL_RCC_OscConfig+0x244>)
 800537c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005380:	6013      	str	r3, [r2, #0]
 8005382:	4b6e      	ldr	r3, [pc, #440]	@ (800553c <HAL_RCC_OscConfig+0x244>)
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	4a6d      	ldr	r2, [pc, #436]	@ (800553c <HAL_RCC_OscConfig+0x244>)
 8005388:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800538c:	6013      	str	r3, [r2, #0]
 800538e:	e01d      	b.n	80053cc <HAL_RCC_OscConfig+0xd4>
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	685b      	ldr	r3, [r3, #4]
 8005394:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005398:	d10c      	bne.n	80053b4 <HAL_RCC_OscConfig+0xbc>
 800539a:	4b68      	ldr	r3, [pc, #416]	@ (800553c <HAL_RCC_OscConfig+0x244>)
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	4a67      	ldr	r2, [pc, #412]	@ (800553c <HAL_RCC_OscConfig+0x244>)
 80053a0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80053a4:	6013      	str	r3, [r2, #0]
 80053a6:	4b65      	ldr	r3, [pc, #404]	@ (800553c <HAL_RCC_OscConfig+0x244>)
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	4a64      	ldr	r2, [pc, #400]	@ (800553c <HAL_RCC_OscConfig+0x244>)
 80053ac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80053b0:	6013      	str	r3, [r2, #0]
 80053b2:	e00b      	b.n	80053cc <HAL_RCC_OscConfig+0xd4>
 80053b4:	4b61      	ldr	r3, [pc, #388]	@ (800553c <HAL_RCC_OscConfig+0x244>)
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	4a60      	ldr	r2, [pc, #384]	@ (800553c <HAL_RCC_OscConfig+0x244>)
 80053ba:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80053be:	6013      	str	r3, [r2, #0]
 80053c0:	4b5e      	ldr	r3, [pc, #376]	@ (800553c <HAL_RCC_OscConfig+0x244>)
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	4a5d      	ldr	r2, [pc, #372]	@ (800553c <HAL_RCC_OscConfig+0x244>)
 80053c6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80053ca:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	685b      	ldr	r3, [r3, #4]
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d013      	beq.n	80053fc <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80053d4:	f7fd fca8 	bl	8002d28 <HAL_GetTick>
 80053d8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80053da:	e008      	b.n	80053ee <HAL_RCC_OscConfig+0xf6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80053dc:	f7fd fca4 	bl	8002d28 <HAL_GetTick>
 80053e0:	4602      	mov	r2, r0
 80053e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053e4:	1ad3      	subs	r3, r2, r3
 80053e6:	2b64      	cmp	r3, #100	@ 0x64
 80053e8:	d901      	bls.n	80053ee <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80053ea:	2303      	movs	r3, #3
 80053ec:	e356      	b.n	8005a9c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80053ee:	4b53      	ldr	r3, [pc, #332]	@ (800553c <HAL_RCC_OscConfig+0x244>)
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d0f0      	beq.n	80053dc <HAL_RCC_OscConfig+0xe4>
 80053fa:	e014      	b.n	8005426 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80053fc:	f7fd fc94 	bl	8002d28 <HAL_GetTick>
 8005400:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8005402:	e008      	b.n	8005416 <HAL_RCC_OscConfig+0x11e>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005404:	f7fd fc90 	bl	8002d28 <HAL_GetTick>
 8005408:	4602      	mov	r2, r0
 800540a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800540c:	1ad3      	subs	r3, r2, r3
 800540e:	2b64      	cmp	r3, #100	@ 0x64
 8005410:	d901      	bls.n	8005416 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8005412:	2303      	movs	r3, #3
 8005414:	e342      	b.n	8005a9c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8005416:	4b49      	ldr	r3, [pc, #292]	@ (800553c <HAL_RCC_OscConfig+0x244>)
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800541e:	2b00      	cmp	r3, #0
 8005420:	d1f0      	bne.n	8005404 <HAL_RCC_OscConfig+0x10c>
 8005422:	e000      	b.n	8005426 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005424:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	f003 0302 	and.w	r3, r3, #2
 800542e:	2b00      	cmp	r3, #0
 8005430:	f000 808c 	beq.w	800554c <HAL_RCC_OscConfig+0x254>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005434:	4b41      	ldr	r3, [pc, #260]	@ (800553c <HAL_RCC_OscConfig+0x244>)
 8005436:	691b      	ldr	r3, [r3, #16]
 8005438:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800543c:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800543e:	4b3f      	ldr	r3, [pc, #252]	@ (800553c <HAL_RCC_OscConfig+0x244>)
 8005440:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005442:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8005444:	6a3b      	ldr	r3, [r7, #32]
 8005446:	2b00      	cmp	r3, #0
 8005448:	d007      	beq.n	800545a <HAL_RCC_OscConfig+0x162>
 800544a:	6a3b      	ldr	r3, [r7, #32]
 800544c:	2b18      	cmp	r3, #24
 800544e:	d137      	bne.n	80054c0 <HAL_RCC_OscConfig+0x1c8>
 8005450:	69fb      	ldr	r3, [r7, #28]
 8005452:	f003 0303 	and.w	r3, r3, #3
 8005456:	2b00      	cmp	r3, #0
 8005458:	d132      	bne.n	80054c0 <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800545a:	4b38      	ldr	r3, [pc, #224]	@ (800553c <HAL_RCC_OscConfig+0x244>)
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	f003 0304 	and.w	r3, r3, #4
 8005462:	2b00      	cmp	r3, #0
 8005464:	d005      	beq.n	8005472 <HAL_RCC_OscConfig+0x17a>
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	68db      	ldr	r3, [r3, #12]
 800546a:	2b00      	cmp	r3, #0
 800546c:	d101      	bne.n	8005472 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800546e:	2301      	movs	r3, #1
 8005470:	e314      	b.n	8005a9c <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8005472:	4b32      	ldr	r3, [pc, #200]	@ (800553c <HAL_RCC_OscConfig+0x244>)
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	f023 0219 	bic.w	r2, r3, #25
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	68db      	ldr	r3, [r3, #12]
 800547e:	492f      	ldr	r1, [pc, #188]	@ (800553c <HAL_RCC_OscConfig+0x244>)
 8005480:	4313      	orrs	r3, r2
 8005482:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005484:	f7fd fc50 	bl	8002d28 <HAL_GetTick>
 8005488:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800548a:	e008      	b.n	800549e <HAL_RCC_OscConfig+0x1a6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800548c:	f7fd fc4c 	bl	8002d28 <HAL_GetTick>
 8005490:	4602      	mov	r2, r0
 8005492:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005494:	1ad3      	subs	r3, r2, r3
 8005496:	2b02      	cmp	r3, #2
 8005498:	d901      	bls.n	800549e <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 800549a:	2303      	movs	r3, #3
 800549c:	e2fe      	b.n	8005a9c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800549e:	4b27      	ldr	r3, [pc, #156]	@ (800553c <HAL_RCC_OscConfig+0x244>)
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	f003 0304 	and.w	r3, r3, #4
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d0f0      	beq.n	800548c <HAL_RCC_OscConfig+0x194>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80054aa:	4b24      	ldr	r3, [pc, #144]	@ (800553c <HAL_RCC_OscConfig+0x244>)
 80054ac:	685b      	ldr	r3, [r3, #4]
 80054ae:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	691b      	ldr	r3, [r3, #16]
 80054b6:	061b      	lsls	r3, r3, #24
 80054b8:	4920      	ldr	r1, [pc, #128]	@ (800553c <HAL_RCC_OscConfig+0x244>)
 80054ba:	4313      	orrs	r3, r2
 80054bc:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80054be:	e045      	b.n	800554c <HAL_RCC_OscConfig+0x254>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	68db      	ldr	r3, [r3, #12]
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	d026      	beq.n	8005516 <HAL_RCC_OscConfig+0x21e>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80054c8:	4b1c      	ldr	r3, [pc, #112]	@ (800553c <HAL_RCC_OscConfig+0x244>)
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	f023 0219 	bic.w	r2, r3, #25
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	68db      	ldr	r3, [r3, #12]
 80054d4:	4919      	ldr	r1, [pc, #100]	@ (800553c <HAL_RCC_OscConfig+0x244>)
 80054d6:	4313      	orrs	r3, r2
 80054d8:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80054da:	f7fd fc25 	bl	8002d28 <HAL_GetTick>
 80054de:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80054e0:	e008      	b.n	80054f4 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80054e2:	f7fd fc21 	bl	8002d28 <HAL_GetTick>
 80054e6:	4602      	mov	r2, r0
 80054e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054ea:	1ad3      	subs	r3, r2, r3
 80054ec:	2b02      	cmp	r3, #2
 80054ee:	d901      	bls.n	80054f4 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 80054f0:	2303      	movs	r3, #3
 80054f2:	e2d3      	b.n	8005a9c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80054f4:	4b11      	ldr	r3, [pc, #68]	@ (800553c <HAL_RCC_OscConfig+0x244>)
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	f003 0304 	and.w	r3, r3, #4
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d0f0      	beq.n	80054e2 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005500:	4b0e      	ldr	r3, [pc, #56]	@ (800553c <HAL_RCC_OscConfig+0x244>)
 8005502:	685b      	ldr	r3, [r3, #4]
 8005504:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	691b      	ldr	r3, [r3, #16]
 800550c:	061b      	lsls	r3, r3, #24
 800550e:	490b      	ldr	r1, [pc, #44]	@ (800553c <HAL_RCC_OscConfig+0x244>)
 8005510:	4313      	orrs	r3, r2
 8005512:	604b      	str	r3, [r1, #4]
 8005514:	e01a      	b.n	800554c <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005516:	4b09      	ldr	r3, [pc, #36]	@ (800553c <HAL_RCC_OscConfig+0x244>)
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	4a08      	ldr	r2, [pc, #32]	@ (800553c <HAL_RCC_OscConfig+0x244>)
 800551c:	f023 0301 	bic.w	r3, r3, #1
 8005520:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005522:	f7fd fc01 	bl	8002d28 <HAL_GetTick>
 8005526:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8005528:	e00a      	b.n	8005540 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800552a:	f7fd fbfd 	bl	8002d28 <HAL_GetTick>
 800552e:	4602      	mov	r2, r0
 8005530:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005532:	1ad3      	subs	r3, r2, r3
 8005534:	2b02      	cmp	r3, #2
 8005536:	d903      	bls.n	8005540 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8005538:	2303      	movs	r3, #3
 800553a:	e2af      	b.n	8005a9c <HAL_RCC_OscConfig+0x7a4>
 800553c:	58024400 	.word	0x58024400
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8005540:	4b96      	ldr	r3, [pc, #600]	@ (800579c <HAL_RCC_OscConfig+0x4a4>)
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	f003 0304 	and.w	r3, r3, #4
 8005548:	2b00      	cmp	r3, #0
 800554a:	d1ee      	bne.n	800552a <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	f003 0310 	and.w	r3, r3, #16
 8005554:	2b00      	cmp	r3, #0
 8005556:	d06a      	beq.n	800562e <HAL_RCC_OscConfig+0x336>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005558:	4b90      	ldr	r3, [pc, #576]	@ (800579c <HAL_RCC_OscConfig+0x4a4>)
 800555a:	691b      	ldr	r3, [r3, #16]
 800555c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005560:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8005562:	4b8e      	ldr	r3, [pc, #568]	@ (800579c <HAL_RCC_OscConfig+0x4a4>)
 8005564:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005566:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8005568:	69bb      	ldr	r3, [r7, #24]
 800556a:	2b08      	cmp	r3, #8
 800556c:	d007      	beq.n	800557e <HAL_RCC_OscConfig+0x286>
 800556e:	69bb      	ldr	r3, [r7, #24]
 8005570:	2b18      	cmp	r3, #24
 8005572:	d11b      	bne.n	80055ac <HAL_RCC_OscConfig+0x2b4>
 8005574:	697b      	ldr	r3, [r7, #20]
 8005576:	f003 0303 	and.w	r3, r3, #3
 800557a:	2b01      	cmp	r3, #1
 800557c:	d116      	bne.n	80055ac <HAL_RCC_OscConfig+0x2b4>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800557e:	4b87      	ldr	r3, [pc, #540]	@ (800579c <HAL_RCC_OscConfig+0x4a4>)
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005586:	2b00      	cmp	r3, #0
 8005588:	d005      	beq.n	8005596 <HAL_RCC_OscConfig+0x29e>
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	69db      	ldr	r3, [r3, #28]
 800558e:	2b80      	cmp	r3, #128	@ 0x80
 8005590:	d001      	beq.n	8005596 <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 8005592:	2301      	movs	r3, #1
 8005594:	e282      	b.n	8005a9c <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8005596:	4b81      	ldr	r3, [pc, #516]	@ (800579c <HAL_RCC_OscConfig+0x4a4>)
 8005598:	68db      	ldr	r3, [r3, #12]
 800559a:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	6a1b      	ldr	r3, [r3, #32]
 80055a2:	061b      	lsls	r3, r3, #24
 80055a4:	497d      	ldr	r1, [pc, #500]	@ (800579c <HAL_RCC_OscConfig+0x4a4>)
 80055a6:	4313      	orrs	r3, r2
 80055a8:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80055aa:	e040      	b.n	800562e <HAL_RCC_OscConfig+0x336>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	69db      	ldr	r3, [r3, #28]
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d023      	beq.n	80055fc <HAL_RCC_OscConfig+0x304>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80055b4:	4b79      	ldr	r3, [pc, #484]	@ (800579c <HAL_RCC_OscConfig+0x4a4>)
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	4a78      	ldr	r2, [pc, #480]	@ (800579c <HAL_RCC_OscConfig+0x4a4>)
 80055ba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80055be:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80055c0:	f7fd fbb2 	bl	8002d28 <HAL_GetTick>
 80055c4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80055c6:	e008      	b.n	80055da <HAL_RCC_OscConfig+0x2e2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80055c8:	f7fd fbae 	bl	8002d28 <HAL_GetTick>
 80055cc:	4602      	mov	r2, r0
 80055ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055d0:	1ad3      	subs	r3, r2, r3
 80055d2:	2b02      	cmp	r3, #2
 80055d4:	d901      	bls.n	80055da <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80055d6:	2303      	movs	r3, #3
 80055d8:	e260      	b.n	8005a9c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80055da:	4b70      	ldr	r3, [pc, #448]	@ (800579c <HAL_RCC_OscConfig+0x4a4>)
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d0f0      	beq.n	80055c8 <HAL_RCC_OscConfig+0x2d0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80055e6:	4b6d      	ldr	r3, [pc, #436]	@ (800579c <HAL_RCC_OscConfig+0x4a4>)
 80055e8:	68db      	ldr	r3, [r3, #12]
 80055ea:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	6a1b      	ldr	r3, [r3, #32]
 80055f2:	061b      	lsls	r3, r3, #24
 80055f4:	4969      	ldr	r1, [pc, #420]	@ (800579c <HAL_RCC_OscConfig+0x4a4>)
 80055f6:	4313      	orrs	r3, r2
 80055f8:	60cb      	str	r3, [r1, #12]
 80055fa:	e018      	b.n	800562e <HAL_RCC_OscConfig+0x336>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80055fc:	4b67      	ldr	r3, [pc, #412]	@ (800579c <HAL_RCC_OscConfig+0x4a4>)
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	4a66      	ldr	r2, [pc, #408]	@ (800579c <HAL_RCC_OscConfig+0x4a4>)
 8005602:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005606:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005608:	f7fd fb8e 	bl	8002d28 <HAL_GetTick>
 800560c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800560e:	e008      	b.n	8005622 <HAL_RCC_OscConfig+0x32a>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8005610:	f7fd fb8a 	bl	8002d28 <HAL_GetTick>
 8005614:	4602      	mov	r2, r0
 8005616:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005618:	1ad3      	subs	r3, r2, r3
 800561a:	2b02      	cmp	r3, #2
 800561c:	d901      	bls.n	8005622 <HAL_RCC_OscConfig+0x32a>
          {
            return HAL_TIMEOUT;
 800561e:	2303      	movs	r3, #3
 8005620:	e23c      	b.n	8005a9c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8005622:	4b5e      	ldr	r3, [pc, #376]	@ (800579c <HAL_RCC_OscConfig+0x4a4>)
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800562a:	2b00      	cmp	r3, #0
 800562c:	d1f0      	bne.n	8005610 <HAL_RCC_OscConfig+0x318>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	f003 0308 	and.w	r3, r3, #8
 8005636:	2b00      	cmp	r3, #0
 8005638:	d036      	beq.n	80056a8 <HAL_RCC_OscConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	695b      	ldr	r3, [r3, #20]
 800563e:	2b00      	cmp	r3, #0
 8005640:	d019      	beq.n	8005676 <HAL_RCC_OscConfig+0x37e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005642:	4b56      	ldr	r3, [pc, #344]	@ (800579c <HAL_RCC_OscConfig+0x4a4>)
 8005644:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005646:	4a55      	ldr	r2, [pc, #340]	@ (800579c <HAL_RCC_OscConfig+0x4a4>)
 8005648:	f043 0301 	orr.w	r3, r3, #1
 800564c:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800564e:	f7fd fb6b 	bl	8002d28 <HAL_GetTick>
 8005652:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8005654:	e008      	b.n	8005668 <HAL_RCC_OscConfig+0x370>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005656:	f7fd fb67 	bl	8002d28 <HAL_GetTick>
 800565a:	4602      	mov	r2, r0
 800565c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800565e:	1ad3      	subs	r3, r2, r3
 8005660:	2b02      	cmp	r3, #2
 8005662:	d901      	bls.n	8005668 <HAL_RCC_OscConfig+0x370>
        {
          return HAL_TIMEOUT;
 8005664:	2303      	movs	r3, #3
 8005666:	e219      	b.n	8005a9c <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8005668:	4b4c      	ldr	r3, [pc, #304]	@ (800579c <HAL_RCC_OscConfig+0x4a4>)
 800566a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800566c:	f003 0302 	and.w	r3, r3, #2
 8005670:	2b00      	cmp	r3, #0
 8005672:	d0f0      	beq.n	8005656 <HAL_RCC_OscConfig+0x35e>
 8005674:	e018      	b.n	80056a8 <HAL_RCC_OscConfig+0x3b0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005676:	4b49      	ldr	r3, [pc, #292]	@ (800579c <HAL_RCC_OscConfig+0x4a4>)
 8005678:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800567a:	4a48      	ldr	r2, [pc, #288]	@ (800579c <HAL_RCC_OscConfig+0x4a4>)
 800567c:	f023 0301 	bic.w	r3, r3, #1
 8005680:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005682:	f7fd fb51 	bl	8002d28 <HAL_GetTick>
 8005686:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8005688:	e008      	b.n	800569c <HAL_RCC_OscConfig+0x3a4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800568a:	f7fd fb4d 	bl	8002d28 <HAL_GetTick>
 800568e:	4602      	mov	r2, r0
 8005690:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005692:	1ad3      	subs	r3, r2, r3
 8005694:	2b02      	cmp	r3, #2
 8005696:	d901      	bls.n	800569c <HAL_RCC_OscConfig+0x3a4>
        {
          return HAL_TIMEOUT;
 8005698:	2303      	movs	r3, #3
 800569a:	e1ff      	b.n	8005a9c <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800569c:	4b3f      	ldr	r3, [pc, #252]	@ (800579c <HAL_RCC_OscConfig+0x4a4>)
 800569e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80056a0:	f003 0302 	and.w	r3, r3, #2
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d1f0      	bne.n	800568a <HAL_RCC_OscConfig+0x392>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	f003 0320 	and.w	r3, r3, #32
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d036      	beq.n	8005722 <HAL_RCC_OscConfig+0x42a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	699b      	ldr	r3, [r3, #24]
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d019      	beq.n	80056f0 <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80056bc:	4b37      	ldr	r3, [pc, #220]	@ (800579c <HAL_RCC_OscConfig+0x4a4>)
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	4a36      	ldr	r2, [pc, #216]	@ (800579c <HAL_RCC_OscConfig+0x4a4>)
 80056c2:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80056c6:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80056c8:	f7fd fb2e 	bl	8002d28 <HAL_GetTick>
 80056cc:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80056ce:	e008      	b.n	80056e2 <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80056d0:	f7fd fb2a 	bl	8002d28 <HAL_GetTick>
 80056d4:	4602      	mov	r2, r0
 80056d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056d8:	1ad3      	subs	r3, r2, r3
 80056da:	2b02      	cmp	r3, #2
 80056dc:	d901      	bls.n	80056e2 <HAL_RCC_OscConfig+0x3ea>
        {
          return HAL_TIMEOUT;
 80056de:	2303      	movs	r3, #3
 80056e0:	e1dc      	b.n	8005a9c <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80056e2:	4b2e      	ldr	r3, [pc, #184]	@ (800579c <HAL_RCC_OscConfig+0x4a4>)
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d0f0      	beq.n	80056d0 <HAL_RCC_OscConfig+0x3d8>
 80056ee:	e018      	b.n	8005722 <HAL_RCC_OscConfig+0x42a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80056f0:	4b2a      	ldr	r3, [pc, #168]	@ (800579c <HAL_RCC_OscConfig+0x4a4>)
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	4a29      	ldr	r2, [pc, #164]	@ (800579c <HAL_RCC_OscConfig+0x4a4>)
 80056f6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80056fa:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80056fc:	f7fd fb14 	bl	8002d28 <HAL_GetTick>
 8005700:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8005702:	e008      	b.n	8005716 <HAL_RCC_OscConfig+0x41e>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005704:	f7fd fb10 	bl	8002d28 <HAL_GetTick>
 8005708:	4602      	mov	r2, r0
 800570a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800570c:	1ad3      	subs	r3, r2, r3
 800570e:	2b02      	cmp	r3, #2
 8005710:	d901      	bls.n	8005716 <HAL_RCC_OscConfig+0x41e>
        {
          return HAL_TIMEOUT;
 8005712:	2303      	movs	r3, #3
 8005714:	e1c2      	b.n	8005a9c <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8005716:	4b21      	ldr	r3, [pc, #132]	@ (800579c <HAL_RCC_OscConfig+0x4a4>)
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800571e:	2b00      	cmp	r3, #0
 8005720:	d1f0      	bne.n	8005704 <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	f003 0304 	and.w	r3, r3, #4
 800572a:	2b00      	cmp	r3, #0
 800572c:	f000 8086 	beq.w	800583c <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8005730:	4b1b      	ldr	r3, [pc, #108]	@ (80057a0 <HAL_RCC_OscConfig+0x4a8>)
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	4a1a      	ldr	r2, [pc, #104]	@ (80057a0 <HAL_RCC_OscConfig+0x4a8>)
 8005736:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800573a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800573c:	f7fd faf4 	bl	8002d28 <HAL_GetTick>
 8005740:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005742:	e008      	b.n	8005756 <HAL_RCC_OscConfig+0x45e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005744:	f7fd faf0 	bl	8002d28 <HAL_GetTick>
 8005748:	4602      	mov	r2, r0
 800574a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800574c:	1ad3      	subs	r3, r2, r3
 800574e:	2b64      	cmp	r3, #100	@ 0x64
 8005750:	d901      	bls.n	8005756 <HAL_RCC_OscConfig+0x45e>
      {
        return HAL_TIMEOUT;
 8005752:	2303      	movs	r3, #3
 8005754:	e1a2      	b.n	8005a9c <HAL_RCC_OscConfig+0x7a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005756:	4b12      	ldr	r3, [pc, #72]	@ (80057a0 <HAL_RCC_OscConfig+0x4a8>)
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800575e:	2b00      	cmp	r3, #0
 8005760:	d0f0      	beq.n	8005744 <HAL_RCC_OscConfig+0x44c>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	689b      	ldr	r3, [r3, #8]
 8005766:	2b01      	cmp	r3, #1
 8005768:	d106      	bne.n	8005778 <HAL_RCC_OscConfig+0x480>
 800576a:	4b0c      	ldr	r3, [pc, #48]	@ (800579c <HAL_RCC_OscConfig+0x4a4>)
 800576c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800576e:	4a0b      	ldr	r2, [pc, #44]	@ (800579c <HAL_RCC_OscConfig+0x4a4>)
 8005770:	f043 0301 	orr.w	r3, r3, #1
 8005774:	6713      	str	r3, [r2, #112]	@ 0x70
 8005776:	e032      	b.n	80057de <HAL_RCC_OscConfig+0x4e6>
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	689b      	ldr	r3, [r3, #8]
 800577c:	2b00      	cmp	r3, #0
 800577e:	d111      	bne.n	80057a4 <HAL_RCC_OscConfig+0x4ac>
 8005780:	4b06      	ldr	r3, [pc, #24]	@ (800579c <HAL_RCC_OscConfig+0x4a4>)
 8005782:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005784:	4a05      	ldr	r2, [pc, #20]	@ (800579c <HAL_RCC_OscConfig+0x4a4>)
 8005786:	f023 0301 	bic.w	r3, r3, #1
 800578a:	6713      	str	r3, [r2, #112]	@ 0x70
 800578c:	4b03      	ldr	r3, [pc, #12]	@ (800579c <HAL_RCC_OscConfig+0x4a4>)
 800578e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005790:	4a02      	ldr	r2, [pc, #8]	@ (800579c <HAL_RCC_OscConfig+0x4a4>)
 8005792:	f023 0304 	bic.w	r3, r3, #4
 8005796:	6713      	str	r3, [r2, #112]	@ 0x70
 8005798:	e021      	b.n	80057de <HAL_RCC_OscConfig+0x4e6>
 800579a:	bf00      	nop
 800579c:	58024400 	.word	0x58024400
 80057a0:	58024800 	.word	0x58024800
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	689b      	ldr	r3, [r3, #8]
 80057a8:	2b05      	cmp	r3, #5
 80057aa:	d10c      	bne.n	80057c6 <HAL_RCC_OscConfig+0x4ce>
 80057ac:	4b83      	ldr	r3, [pc, #524]	@ (80059bc <HAL_RCC_OscConfig+0x6c4>)
 80057ae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80057b0:	4a82      	ldr	r2, [pc, #520]	@ (80059bc <HAL_RCC_OscConfig+0x6c4>)
 80057b2:	f043 0304 	orr.w	r3, r3, #4
 80057b6:	6713      	str	r3, [r2, #112]	@ 0x70
 80057b8:	4b80      	ldr	r3, [pc, #512]	@ (80059bc <HAL_RCC_OscConfig+0x6c4>)
 80057ba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80057bc:	4a7f      	ldr	r2, [pc, #508]	@ (80059bc <HAL_RCC_OscConfig+0x6c4>)
 80057be:	f043 0301 	orr.w	r3, r3, #1
 80057c2:	6713      	str	r3, [r2, #112]	@ 0x70
 80057c4:	e00b      	b.n	80057de <HAL_RCC_OscConfig+0x4e6>
 80057c6:	4b7d      	ldr	r3, [pc, #500]	@ (80059bc <HAL_RCC_OscConfig+0x6c4>)
 80057c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80057ca:	4a7c      	ldr	r2, [pc, #496]	@ (80059bc <HAL_RCC_OscConfig+0x6c4>)
 80057cc:	f023 0301 	bic.w	r3, r3, #1
 80057d0:	6713      	str	r3, [r2, #112]	@ 0x70
 80057d2:	4b7a      	ldr	r3, [pc, #488]	@ (80059bc <HAL_RCC_OscConfig+0x6c4>)
 80057d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80057d6:	4a79      	ldr	r2, [pc, #484]	@ (80059bc <HAL_RCC_OscConfig+0x6c4>)
 80057d8:	f023 0304 	bic.w	r3, r3, #4
 80057dc:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	689b      	ldr	r3, [r3, #8]
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d015      	beq.n	8005812 <HAL_RCC_OscConfig+0x51a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80057e6:	f7fd fa9f 	bl	8002d28 <HAL_GetTick>
 80057ea:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80057ec:	e00a      	b.n	8005804 <HAL_RCC_OscConfig+0x50c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80057ee:	f7fd fa9b 	bl	8002d28 <HAL_GetTick>
 80057f2:	4602      	mov	r2, r0
 80057f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057f6:	1ad3      	subs	r3, r2, r3
 80057f8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80057fc:	4293      	cmp	r3, r2
 80057fe:	d901      	bls.n	8005804 <HAL_RCC_OscConfig+0x50c>
        {
          return HAL_TIMEOUT;
 8005800:	2303      	movs	r3, #3
 8005802:	e14b      	b.n	8005a9c <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005804:	4b6d      	ldr	r3, [pc, #436]	@ (80059bc <HAL_RCC_OscConfig+0x6c4>)
 8005806:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005808:	f003 0302 	and.w	r3, r3, #2
 800580c:	2b00      	cmp	r3, #0
 800580e:	d0ee      	beq.n	80057ee <HAL_RCC_OscConfig+0x4f6>
 8005810:	e014      	b.n	800583c <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005812:	f7fd fa89 	bl	8002d28 <HAL_GetTick>
 8005816:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8005818:	e00a      	b.n	8005830 <HAL_RCC_OscConfig+0x538>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800581a:	f7fd fa85 	bl	8002d28 <HAL_GetTick>
 800581e:	4602      	mov	r2, r0
 8005820:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005822:	1ad3      	subs	r3, r2, r3
 8005824:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005828:	4293      	cmp	r3, r2
 800582a:	d901      	bls.n	8005830 <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 800582c:	2303      	movs	r3, #3
 800582e:	e135      	b.n	8005a9c <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8005830:	4b62      	ldr	r3, [pc, #392]	@ (80059bc <HAL_RCC_OscConfig+0x6c4>)
 8005832:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005834:	f003 0302 	and.w	r3, r3, #2
 8005838:	2b00      	cmp	r3, #0
 800583a:	d1ee      	bne.n	800581a <HAL_RCC_OscConfig+0x522>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005840:	2b00      	cmp	r3, #0
 8005842:	f000 812a 	beq.w	8005a9a <HAL_RCC_OscConfig+0x7a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8005846:	4b5d      	ldr	r3, [pc, #372]	@ (80059bc <HAL_RCC_OscConfig+0x6c4>)
 8005848:	691b      	ldr	r3, [r3, #16]
 800584a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800584e:	2b18      	cmp	r3, #24
 8005850:	f000 80ba 	beq.w	80059c8 <HAL_RCC_OscConfig+0x6d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005858:	2b02      	cmp	r3, #2
 800585a:	f040 8095 	bne.w	8005988 <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800585e:	4b57      	ldr	r3, [pc, #348]	@ (80059bc <HAL_RCC_OscConfig+0x6c4>)
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	4a56      	ldr	r2, [pc, #344]	@ (80059bc <HAL_RCC_OscConfig+0x6c4>)
 8005864:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005868:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800586a:	f7fd fa5d 	bl	8002d28 <HAL_GetTick>
 800586e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005870:	e008      	b.n	8005884 <HAL_RCC_OscConfig+0x58c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005872:	f7fd fa59 	bl	8002d28 <HAL_GetTick>
 8005876:	4602      	mov	r2, r0
 8005878:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800587a:	1ad3      	subs	r3, r2, r3
 800587c:	2b02      	cmp	r3, #2
 800587e:	d901      	bls.n	8005884 <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 8005880:	2303      	movs	r3, #3
 8005882:	e10b      	b.n	8005a9c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005884:	4b4d      	ldr	r3, [pc, #308]	@ (80059bc <HAL_RCC_OscConfig+0x6c4>)
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800588c:	2b00      	cmp	r3, #0
 800588e:	d1f0      	bne.n	8005872 <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005890:	4b4a      	ldr	r3, [pc, #296]	@ (80059bc <HAL_RCC_OscConfig+0x6c4>)
 8005892:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005894:	4b4a      	ldr	r3, [pc, #296]	@ (80059c0 <HAL_RCC_OscConfig+0x6c8>)
 8005896:	4013      	ands	r3, r2
 8005898:	687a      	ldr	r2, [r7, #4]
 800589a:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 800589c:	687a      	ldr	r2, [r7, #4]
 800589e:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80058a0:	0112      	lsls	r2, r2, #4
 80058a2:	430a      	orrs	r2, r1
 80058a4:	4945      	ldr	r1, [pc, #276]	@ (80059bc <HAL_RCC_OscConfig+0x6c4>)
 80058a6:	4313      	orrs	r3, r2
 80058a8:	628b      	str	r3, [r1, #40]	@ 0x28
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80058ae:	3b01      	subs	r3, #1
 80058b0:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80058b8:	3b01      	subs	r3, #1
 80058ba:	025b      	lsls	r3, r3, #9
 80058bc:	b29b      	uxth	r3, r3
 80058be:	431a      	orrs	r2, r3
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058c4:	3b01      	subs	r3, #1
 80058c6:	041b      	lsls	r3, r3, #16
 80058c8:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80058cc:	431a      	orrs	r2, r3
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80058d2:	3b01      	subs	r3, #1
 80058d4:	061b      	lsls	r3, r3, #24
 80058d6:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80058da:	4938      	ldr	r1, [pc, #224]	@ (80059bc <HAL_RCC_OscConfig+0x6c4>)
 80058dc:	4313      	orrs	r3, r2
 80058de:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 80058e0:	4b36      	ldr	r3, [pc, #216]	@ (80059bc <HAL_RCC_OscConfig+0x6c4>)
 80058e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80058e4:	4a35      	ldr	r2, [pc, #212]	@ (80059bc <HAL_RCC_OscConfig+0x6c4>)
 80058e6:	f023 0301 	bic.w	r3, r3, #1
 80058ea:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80058ec:	4b33      	ldr	r3, [pc, #204]	@ (80059bc <HAL_RCC_OscConfig+0x6c4>)
 80058ee:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80058f0:	4b34      	ldr	r3, [pc, #208]	@ (80059c4 <HAL_RCC_OscConfig+0x6cc>)
 80058f2:	4013      	ands	r3, r2
 80058f4:	687a      	ldr	r2, [r7, #4]
 80058f6:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80058f8:	00d2      	lsls	r2, r2, #3
 80058fa:	4930      	ldr	r1, [pc, #192]	@ (80059bc <HAL_RCC_OscConfig+0x6c4>)
 80058fc:	4313      	orrs	r3, r2
 80058fe:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8005900:	4b2e      	ldr	r3, [pc, #184]	@ (80059bc <HAL_RCC_OscConfig+0x6c4>)
 8005902:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005904:	f023 020c 	bic.w	r2, r3, #12
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800590c:	492b      	ldr	r1, [pc, #172]	@ (80059bc <HAL_RCC_OscConfig+0x6c4>)
 800590e:	4313      	orrs	r3, r2
 8005910:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8005912:	4b2a      	ldr	r3, [pc, #168]	@ (80059bc <HAL_RCC_OscConfig+0x6c4>)
 8005914:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005916:	f023 0202 	bic.w	r2, r3, #2
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800591e:	4927      	ldr	r1, [pc, #156]	@ (80059bc <HAL_RCC_OscConfig+0x6c4>)
 8005920:	4313      	orrs	r3, r2
 8005922:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8005924:	4b25      	ldr	r3, [pc, #148]	@ (80059bc <HAL_RCC_OscConfig+0x6c4>)
 8005926:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005928:	4a24      	ldr	r2, [pc, #144]	@ (80059bc <HAL_RCC_OscConfig+0x6c4>)
 800592a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800592e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005930:	4b22      	ldr	r3, [pc, #136]	@ (80059bc <HAL_RCC_OscConfig+0x6c4>)
 8005932:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005934:	4a21      	ldr	r2, [pc, #132]	@ (80059bc <HAL_RCC_OscConfig+0x6c4>)
 8005936:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800593a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800593c:	4b1f      	ldr	r3, [pc, #124]	@ (80059bc <HAL_RCC_OscConfig+0x6c4>)
 800593e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005940:	4a1e      	ldr	r2, [pc, #120]	@ (80059bc <HAL_RCC_OscConfig+0x6c4>)
 8005942:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005946:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8005948:	4b1c      	ldr	r3, [pc, #112]	@ (80059bc <HAL_RCC_OscConfig+0x6c4>)
 800594a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800594c:	4a1b      	ldr	r2, [pc, #108]	@ (80059bc <HAL_RCC_OscConfig+0x6c4>)
 800594e:	f043 0301 	orr.w	r3, r3, #1
 8005952:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005954:	4b19      	ldr	r3, [pc, #100]	@ (80059bc <HAL_RCC_OscConfig+0x6c4>)
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	4a18      	ldr	r2, [pc, #96]	@ (80059bc <HAL_RCC_OscConfig+0x6c4>)
 800595a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800595e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005960:	f7fd f9e2 	bl	8002d28 <HAL_GetTick>
 8005964:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005966:	e008      	b.n	800597a <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005968:	f7fd f9de 	bl	8002d28 <HAL_GetTick>
 800596c:	4602      	mov	r2, r0
 800596e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005970:	1ad3      	subs	r3, r2, r3
 8005972:	2b02      	cmp	r3, #2
 8005974:	d901      	bls.n	800597a <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 8005976:	2303      	movs	r3, #3
 8005978:	e090      	b.n	8005a9c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800597a:	4b10      	ldr	r3, [pc, #64]	@ (80059bc <HAL_RCC_OscConfig+0x6c4>)
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005982:	2b00      	cmp	r3, #0
 8005984:	d0f0      	beq.n	8005968 <HAL_RCC_OscConfig+0x670>
 8005986:	e088      	b.n	8005a9a <HAL_RCC_OscConfig+0x7a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005988:	4b0c      	ldr	r3, [pc, #48]	@ (80059bc <HAL_RCC_OscConfig+0x6c4>)
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	4a0b      	ldr	r2, [pc, #44]	@ (80059bc <HAL_RCC_OscConfig+0x6c4>)
 800598e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005992:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005994:	f7fd f9c8 	bl	8002d28 <HAL_GetTick>
 8005998:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800599a:	e008      	b.n	80059ae <HAL_RCC_OscConfig+0x6b6>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800599c:	f7fd f9c4 	bl	8002d28 <HAL_GetTick>
 80059a0:	4602      	mov	r2, r0
 80059a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059a4:	1ad3      	subs	r3, r2, r3
 80059a6:	2b02      	cmp	r3, #2
 80059a8:	d901      	bls.n	80059ae <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 80059aa:	2303      	movs	r3, #3
 80059ac:	e076      	b.n	8005a9c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80059ae:	4b03      	ldr	r3, [pc, #12]	@ (80059bc <HAL_RCC_OscConfig+0x6c4>)
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d1f0      	bne.n	800599c <HAL_RCC_OscConfig+0x6a4>
 80059ba:	e06e      	b.n	8005a9a <HAL_RCC_OscConfig+0x7a2>
 80059bc:	58024400 	.word	0x58024400
 80059c0:	fffffc0c 	.word	0xfffffc0c
 80059c4:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 80059c8:	4b36      	ldr	r3, [pc, #216]	@ (8005aa4 <HAL_RCC_OscConfig+0x7ac>)
 80059ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80059cc:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80059ce:	4b35      	ldr	r3, [pc, #212]	@ (8005aa4 <HAL_RCC_OscConfig+0x7ac>)
 80059d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80059d2:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059d8:	2b01      	cmp	r3, #1
 80059da:	d031      	beq.n	8005a40 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80059dc:	693b      	ldr	r3, [r7, #16]
 80059de:	f003 0203 	and.w	r2, r3, #3
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80059e6:	429a      	cmp	r2, r3
 80059e8:	d12a      	bne.n	8005a40 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80059ea:	693b      	ldr	r3, [r7, #16]
 80059ec:	091b      	lsrs	r3, r3, #4
 80059ee:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80059f6:	429a      	cmp	r2, r3
 80059f8:	d122      	bne.n	8005a40 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a04:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8005a06:	429a      	cmp	r2, r3
 8005a08:	d11a      	bne.n	8005a40 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	0a5b      	lsrs	r3, r3, #9
 8005a0e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005a16:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8005a18:	429a      	cmp	r2, r3
 8005a1a:	d111      	bne.n	8005a40 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	0c1b      	lsrs	r3, r3, #16
 8005a20:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a28:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8005a2a:	429a      	cmp	r2, r3
 8005a2c:	d108      	bne.n	8005a40 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	0e1b      	lsrs	r3, r3, #24
 8005a32:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a3a:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8005a3c:	429a      	cmp	r2, r3
 8005a3e:	d001      	beq.n	8005a44 <HAL_RCC_OscConfig+0x74c>
      {
        return HAL_ERROR;
 8005a40:	2301      	movs	r3, #1
 8005a42:	e02b      	b.n	8005a9c <HAL_RCC_OscConfig+0x7a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8005a44:	4b17      	ldr	r3, [pc, #92]	@ (8005aa4 <HAL_RCC_OscConfig+0x7ac>)
 8005a46:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005a48:	08db      	lsrs	r3, r3, #3
 8005a4a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005a4e:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005a54:	693a      	ldr	r2, [r7, #16]
 8005a56:	429a      	cmp	r2, r3
 8005a58:	d01f      	beq.n	8005a9a <HAL_RCC_OscConfig+0x7a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8005a5a:	4b12      	ldr	r3, [pc, #72]	@ (8005aa4 <HAL_RCC_OscConfig+0x7ac>)
 8005a5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a5e:	4a11      	ldr	r2, [pc, #68]	@ (8005aa4 <HAL_RCC_OscConfig+0x7ac>)
 8005a60:	f023 0301 	bic.w	r3, r3, #1
 8005a64:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005a66:	f7fd f95f 	bl	8002d28 <HAL_GetTick>
 8005a6a:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8005a6c:	bf00      	nop
 8005a6e:	f7fd f95b 	bl	8002d28 <HAL_GetTick>
 8005a72:	4602      	mov	r2, r0
 8005a74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a76:	4293      	cmp	r3, r2
 8005a78:	d0f9      	beq.n	8005a6e <HAL_RCC_OscConfig+0x776>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8005a7a:	4b0a      	ldr	r3, [pc, #40]	@ (8005aa4 <HAL_RCC_OscConfig+0x7ac>)
 8005a7c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005a7e:	4b0a      	ldr	r3, [pc, #40]	@ (8005aa8 <HAL_RCC_OscConfig+0x7b0>)
 8005a80:	4013      	ands	r3, r2
 8005a82:	687a      	ldr	r2, [r7, #4]
 8005a84:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8005a86:	00d2      	lsls	r2, r2, #3
 8005a88:	4906      	ldr	r1, [pc, #24]	@ (8005aa4 <HAL_RCC_OscConfig+0x7ac>)
 8005a8a:	4313      	orrs	r3, r2
 8005a8c:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8005a8e:	4b05      	ldr	r3, [pc, #20]	@ (8005aa4 <HAL_RCC_OscConfig+0x7ac>)
 8005a90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a92:	4a04      	ldr	r2, [pc, #16]	@ (8005aa4 <HAL_RCC_OscConfig+0x7ac>)
 8005a94:	f043 0301 	orr.w	r3, r3, #1
 8005a98:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8005a9a:	2300      	movs	r3, #0
}
 8005a9c:	4618      	mov	r0, r3
 8005a9e:	3730      	adds	r7, #48	@ 0x30
 8005aa0:	46bd      	mov	sp, r7
 8005aa2:	bd80      	pop	{r7, pc}
 8005aa4:	58024400 	.word	0x58024400
 8005aa8:	ffff0007 	.word	0xffff0007

08005aac <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005aac:	b580      	push	{r7, lr}
 8005aae:	b086      	sub	sp, #24
 8005ab0:	af00      	add	r7, sp, #0
 8005ab2:	6078      	str	r0, [r7, #4]
 8005ab4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d101      	bne.n	8005ac0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005abc:	2301      	movs	r3, #1
 8005abe:	e19c      	b.n	8005dfa <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005ac0:	4b8a      	ldr	r3, [pc, #552]	@ (8005cec <HAL_RCC_ClockConfig+0x240>)
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	f003 030f 	and.w	r3, r3, #15
 8005ac8:	683a      	ldr	r2, [r7, #0]
 8005aca:	429a      	cmp	r2, r3
 8005acc:	d910      	bls.n	8005af0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005ace:	4b87      	ldr	r3, [pc, #540]	@ (8005cec <HAL_RCC_ClockConfig+0x240>)
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	f023 020f 	bic.w	r2, r3, #15
 8005ad6:	4985      	ldr	r1, [pc, #532]	@ (8005cec <HAL_RCC_ClockConfig+0x240>)
 8005ad8:	683b      	ldr	r3, [r7, #0]
 8005ada:	4313      	orrs	r3, r2
 8005adc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005ade:	4b83      	ldr	r3, [pc, #524]	@ (8005cec <HAL_RCC_ClockConfig+0x240>)
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	f003 030f 	and.w	r3, r3, #15
 8005ae6:	683a      	ldr	r2, [r7, #0]
 8005ae8:	429a      	cmp	r2, r3
 8005aea:	d001      	beq.n	8005af0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8005aec:	2301      	movs	r3, #1
 8005aee:	e184      	b.n	8005dfa <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	f003 0304 	and.w	r3, r3, #4
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	d010      	beq.n	8005b1e <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	691a      	ldr	r2, [r3, #16]
 8005b00:	4b7b      	ldr	r3, [pc, #492]	@ (8005cf0 <HAL_RCC_ClockConfig+0x244>)
 8005b02:	699b      	ldr	r3, [r3, #24]
 8005b04:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005b08:	429a      	cmp	r2, r3
 8005b0a:	d908      	bls.n	8005b1e <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8005b0c:	4b78      	ldr	r3, [pc, #480]	@ (8005cf0 <HAL_RCC_ClockConfig+0x244>)
 8005b0e:	699b      	ldr	r3, [r3, #24]
 8005b10:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	691b      	ldr	r3, [r3, #16]
 8005b18:	4975      	ldr	r1, [pc, #468]	@ (8005cf0 <HAL_RCC_ClockConfig+0x244>)
 8005b1a:	4313      	orrs	r3, r2
 8005b1c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	f003 0308 	and.w	r3, r3, #8
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d010      	beq.n	8005b4c <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	695a      	ldr	r2, [r3, #20]
 8005b2e:	4b70      	ldr	r3, [pc, #448]	@ (8005cf0 <HAL_RCC_ClockConfig+0x244>)
 8005b30:	69db      	ldr	r3, [r3, #28]
 8005b32:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005b36:	429a      	cmp	r2, r3
 8005b38:	d908      	bls.n	8005b4c <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8005b3a:	4b6d      	ldr	r3, [pc, #436]	@ (8005cf0 <HAL_RCC_ClockConfig+0x244>)
 8005b3c:	69db      	ldr	r3, [r3, #28]
 8005b3e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	695b      	ldr	r3, [r3, #20]
 8005b46:	496a      	ldr	r1, [pc, #424]	@ (8005cf0 <HAL_RCC_ClockConfig+0x244>)
 8005b48:	4313      	orrs	r3, r2
 8005b4a:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	f003 0310 	and.w	r3, r3, #16
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	d010      	beq.n	8005b7a <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	699a      	ldr	r2, [r3, #24]
 8005b5c:	4b64      	ldr	r3, [pc, #400]	@ (8005cf0 <HAL_RCC_ClockConfig+0x244>)
 8005b5e:	69db      	ldr	r3, [r3, #28]
 8005b60:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005b64:	429a      	cmp	r2, r3
 8005b66:	d908      	bls.n	8005b7a <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8005b68:	4b61      	ldr	r3, [pc, #388]	@ (8005cf0 <HAL_RCC_ClockConfig+0x244>)
 8005b6a:	69db      	ldr	r3, [r3, #28]
 8005b6c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	699b      	ldr	r3, [r3, #24]
 8005b74:	495e      	ldr	r1, [pc, #376]	@ (8005cf0 <HAL_RCC_ClockConfig+0x244>)
 8005b76:	4313      	orrs	r3, r2
 8005b78:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	f003 0320 	and.w	r3, r3, #32
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d010      	beq.n	8005ba8 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	69da      	ldr	r2, [r3, #28]
 8005b8a:	4b59      	ldr	r3, [pc, #356]	@ (8005cf0 <HAL_RCC_ClockConfig+0x244>)
 8005b8c:	6a1b      	ldr	r3, [r3, #32]
 8005b8e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005b92:	429a      	cmp	r2, r3
 8005b94:	d908      	bls.n	8005ba8 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8005b96:	4b56      	ldr	r3, [pc, #344]	@ (8005cf0 <HAL_RCC_ClockConfig+0x244>)
 8005b98:	6a1b      	ldr	r3, [r3, #32]
 8005b9a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	69db      	ldr	r3, [r3, #28]
 8005ba2:	4953      	ldr	r1, [pc, #332]	@ (8005cf0 <HAL_RCC_ClockConfig+0x244>)
 8005ba4:	4313      	orrs	r3, r2
 8005ba6:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	f003 0302 	and.w	r3, r3, #2
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d010      	beq.n	8005bd6 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	68da      	ldr	r2, [r3, #12]
 8005bb8:	4b4d      	ldr	r3, [pc, #308]	@ (8005cf0 <HAL_RCC_ClockConfig+0x244>)
 8005bba:	699b      	ldr	r3, [r3, #24]
 8005bbc:	f003 030f 	and.w	r3, r3, #15
 8005bc0:	429a      	cmp	r2, r3
 8005bc2:	d908      	bls.n	8005bd6 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005bc4:	4b4a      	ldr	r3, [pc, #296]	@ (8005cf0 <HAL_RCC_ClockConfig+0x244>)
 8005bc6:	699b      	ldr	r3, [r3, #24]
 8005bc8:	f023 020f 	bic.w	r2, r3, #15
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	68db      	ldr	r3, [r3, #12]
 8005bd0:	4947      	ldr	r1, [pc, #284]	@ (8005cf0 <HAL_RCC_ClockConfig+0x244>)
 8005bd2:	4313      	orrs	r3, r2
 8005bd4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	f003 0301 	and.w	r3, r3, #1
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d055      	beq.n	8005c8e <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8005be2:	4b43      	ldr	r3, [pc, #268]	@ (8005cf0 <HAL_RCC_ClockConfig+0x244>)
 8005be4:	699b      	ldr	r3, [r3, #24]
 8005be6:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	689b      	ldr	r3, [r3, #8]
 8005bee:	4940      	ldr	r1, [pc, #256]	@ (8005cf0 <HAL_RCC_ClockConfig+0x244>)
 8005bf0:	4313      	orrs	r3, r2
 8005bf2:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	685b      	ldr	r3, [r3, #4]
 8005bf8:	2b02      	cmp	r3, #2
 8005bfa:	d107      	bne.n	8005c0c <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005bfc:	4b3c      	ldr	r3, [pc, #240]	@ (8005cf0 <HAL_RCC_ClockConfig+0x244>)
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d121      	bne.n	8005c4c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8005c08:	2301      	movs	r3, #1
 8005c0a:	e0f6      	b.n	8005dfa <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	685b      	ldr	r3, [r3, #4]
 8005c10:	2b03      	cmp	r3, #3
 8005c12:	d107      	bne.n	8005c24 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005c14:	4b36      	ldr	r3, [pc, #216]	@ (8005cf0 <HAL_RCC_ClockConfig+0x244>)
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d115      	bne.n	8005c4c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8005c20:	2301      	movs	r3, #1
 8005c22:	e0ea      	b.n	8005dfa <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	685b      	ldr	r3, [r3, #4]
 8005c28:	2b01      	cmp	r3, #1
 8005c2a:	d107      	bne.n	8005c3c <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005c2c:	4b30      	ldr	r3, [pc, #192]	@ (8005cf0 <HAL_RCC_ClockConfig+0x244>)
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d109      	bne.n	8005c4c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8005c38:	2301      	movs	r3, #1
 8005c3a:	e0de      	b.n	8005dfa <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005c3c:	4b2c      	ldr	r3, [pc, #176]	@ (8005cf0 <HAL_RCC_ClockConfig+0x244>)
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	f003 0304 	and.w	r3, r3, #4
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	d101      	bne.n	8005c4c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8005c48:	2301      	movs	r3, #1
 8005c4a:	e0d6      	b.n	8005dfa <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005c4c:	4b28      	ldr	r3, [pc, #160]	@ (8005cf0 <HAL_RCC_ClockConfig+0x244>)
 8005c4e:	691b      	ldr	r3, [r3, #16]
 8005c50:	f023 0207 	bic.w	r2, r3, #7
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	685b      	ldr	r3, [r3, #4]
 8005c58:	4925      	ldr	r1, [pc, #148]	@ (8005cf0 <HAL_RCC_ClockConfig+0x244>)
 8005c5a:	4313      	orrs	r3, r2
 8005c5c:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005c5e:	f7fd f863 	bl	8002d28 <HAL_GetTick>
 8005c62:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005c64:	e00a      	b.n	8005c7c <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005c66:	f7fd f85f 	bl	8002d28 <HAL_GetTick>
 8005c6a:	4602      	mov	r2, r0
 8005c6c:	697b      	ldr	r3, [r7, #20]
 8005c6e:	1ad3      	subs	r3, r2, r3
 8005c70:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005c74:	4293      	cmp	r3, r2
 8005c76:	d901      	bls.n	8005c7c <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8005c78:	2303      	movs	r3, #3
 8005c7a:	e0be      	b.n	8005dfa <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005c7c:	4b1c      	ldr	r3, [pc, #112]	@ (8005cf0 <HAL_RCC_ClockConfig+0x244>)
 8005c7e:	691b      	ldr	r3, [r3, #16]
 8005c80:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	685b      	ldr	r3, [r3, #4]
 8005c88:	00db      	lsls	r3, r3, #3
 8005c8a:	429a      	cmp	r2, r3
 8005c8c:	d1eb      	bne.n	8005c66 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	f003 0302 	and.w	r3, r3, #2
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	d010      	beq.n	8005cbc <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	68da      	ldr	r2, [r3, #12]
 8005c9e:	4b14      	ldr	r3, [pc, #80]	@ (8005cf0 <HAL_RCC_ClockConfig+0x244>)
 8005ca0:	699b      	ldr	r3, [r3, #24]
 8005ca2:	f003 030f 	and.w	r3, r3, #15
 8005ca6:	429a      	cmp	r2, r3
 8005ca8:	d208      	bcs.n	8005cbc <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005caa:	4b11      	ldr	r3, [pc, #68]	@ (8005cf0 <HAL_RCC_ClockConfig+0x244>)
 8005cac:	699b      	ldr	r3, [r3, #24]
 8005cae:	f023 020f 	bic.w	r2, r3, #15
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	68db      	ldr	r3, [r3, #12]
 8005cb6:	490e      	ldr	r1, [pc, #56]	@ (8005cf0 <HAL_RCC_ClockConfig+0x244>)
 8005cb8:	4313      	orrs	r3, r2
 8005cba:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005cbc:	4b0b      	ldr	r3, [pc, #44]	@ (8005cec <HAL_RCC_ClockConfig+0x240>)
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	f003 030f 	and.w	r3, r3, #15
 8005cc4:	683a      	ldr	r2, [r7, #0]
 8005cc6:	429a      	cmp	r2, r3
 8005cc8:	d214      	bcs.n	8005cf4 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005cca:	4b08      	ldr	r3, [pc, #32]	@ (8005cec <HAL_RCC_ClockConfig+0x240>)
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	f023 020f 	bic.w	r2, r3, #15
 8005cd2:	4906      	ldr	r1, [pc, #24]	@ (8005cec <HAL_RCC_ClockConfig+0x240>)
 8005cd4:	683b      	ldr	r3, [r7, #0]
 8005cd6:	4313      	orrs	r3, r2
 8005cd8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005cda:	4b04      	ldr	r3, [pc, #16]	@ (8005cec <HAL_RCC_ClockConfig+0x240>)
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	f003 030f 	and.w	r3, r3, #15
 8005ce2:	683a      	ldr	r2, [r7, #0]
 8005ce4:	429a      	cmp	r2, r3
 8005ce6:	d005      	beq.n	8005cf4 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8005ce8:	2301      	movs	r3, #1
 8005cea:	e086      	b.n	8005dfa <HAL_RCC_ClockConfig+0x34e>
 8005cec:	52002000 	.word	0x52002000
 8005cf0:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	f003 0304 	and.w	r3, r3, #4
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d010      	beq.n	8005d22 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	691a      	ldr	r2, [r3, #16]
 8005d04:	4b3f      	ldr	r3, [pc, #252]	@ (8005e04 <HAL_RCC_ClockConfig+0x358>)
 8005d06:	699b      	ldr	r3, [r3, #24]
 8005d08:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005d0c:	429a      	cmp	r2, r3
 8005d0e:	d208      	bcs.n	8005d22 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8005d10:	4b3c      	ldr	r3, [pc, #240]	@ (8005e04 <HAL_RCC_ClockConfig+0x358>)
 8005d12:	699b      	ldr	r3, [r3, #24]
 8005d14:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	691b      	ldr	r3, [r3, #16]
 8005d1c:	4939      	ldr	r1, [pc, #228]	@ (8005e04 <HAL_RCC_ClockConfig+0x358>)
 8005d1e:	4313      	orrs	r3, r2
 8005d20:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	f003 0308 	and.w	r3, r3, #8
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d010      	beq.n	8005d50 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	695a      	ldr	r2, [r3, #20]
 8005d32:	4b34      	ldr	r3, [pc, #208]	@ (8005e04 <HAL_RCC_ClockConfig+0x358>)
 8005d34:	69db      	ldr	r3, [r3, #28]
 8005d36:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005d3a:	429a      	cmp	r2, r3
 8005d3c:	d208      	bcs.n	8005d50 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8005d3e:	4b31      	ldr	r3, [pc, #196]	@ (8005e04 <HAL_RCC_ClockConfig+0x358>)
 8005d40:	69db      	ldr	r3, [r3, #28]
 8005d42:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	695b      	ldr	r3, [r3, #20]
 8005d4a:	492e      	ldr	r1, [pc, #184]	@ (8005e04 <HAL_RCC_ClockConfig+0x358>)
 8005d4c:	4313      	orrs	r3, r2
 8005d4e:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	f003 0310 	and.w	r3, r3, #16
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	d010      	beq.n	8005d7e <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	699a      	ldr	r2, [r3, #24]
 8005d60:	4b28      	ldr	r3, [pc, #160]	@ (8005e04 <HAL_RCC_ClockConfig+0x358>)
 8005d62:	69db      	ldr	r3, [r3, #28]
 8005d64:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005d68:	429a      	cmp	r2, r3
 8005d6a:	d208      	bcs.n	8005d7e <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8005d6c:	4b25      	ldr	r3, [pc, #148]	@ (8005e04 <HAL_RCC_ClockConfig+0x358>)
 8005d6e:	69db      	ldr	r3, [r3, #28]
 8005d70:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	699b      	ldr	r3, [r3, #24]
 8005d78:	4922      	ldr	r1, [pc, #136]	@ (8005e04 <HAL_RCC_ClockConfig+0x358>)
 8005d7a:	4313      	orrs	r3, r2
 8005d7c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	f003 0320 	and.w	r3, r3, #32
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	d010      	beq.n	8005dac <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	69da      	ldr	r2, [r3, #28]
 8005d8e:	4b1d      	ldr	r3, [pc, #116]	@ (8005e04 <HAL_RCC_ClockConfig+0x358>)
 8005d90:	6a1b      	ldr	r3, [r3, #32]
 8005d92:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005d96:	429a      	cmp	r2, r3
 8005d98:	d208      	bcs.n	8005dac <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8005d9a:	4b1a      	ldr	r3, [pc, #104]	@ (8005e04 <HAL_RCC_ClockConfig+0x358>)
 8005d9c:	6a1b      	ldr	r3, [r3, #32]
 8005d9e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	69db      	ldr	r3, [r3, #28]
 8005da6:	4917      	ldr	r1, [pc, #92]	@ (8005e04 <HAL_RCC_ClockConfig+0x358>)
 8005da8:	4313      	orrs	r3, r2
 8005daa:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8005dac:	f000 f834 	bl	8005e18 <HAL_RCC_GetSysClockFreq>
 8005db0:	4602      	mov	r2, r0
 8005db2:	4b14      	ldr	r3, [pc, #80]	@ (8005e04 <HAL_RCC_ClockConfig+0x358>)
 8005db4:	699b      	ldr	r3, [r3, #24]
 8005db6:	0a1b      	lsrs	r3, r3, #8
 8005db8:	f003 030f 	and.w	r3, r3, #15
 8005dbc:	4912      	ldr	r1, [pc, #72]	@ (8005e08 <HAL_RCC_ClockConfig+0x35c>)
 8005dbe:	5ccb      	ldrb	r3, [r1, r3]
 8005dc0:	f003 031f 	and.w	r3, r3, #31
 8005dc4:	fa22 f303 	lsr.w	r3, r2, r3
 8005dc8:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8005dca:	4b0e      	ldr	r3, [pc, #56]	@ (8005e04 <HAL_RCC_ClockConfig+0x358>)
 8005dcc:	699b      	ldr	r3, [r3, #24]
 8005dce:	f003 030f 	and.w	r3, r3, #15
 8005dd2:	4a0d      	ldr	r2, [pc, #52]	@ (8005e08 <HAL_RCC_ClockConfig+0x35c>)
 8005dd4:	5cd3      	ldrb	r3, [r2, r3]
 8005dd6:	f003 031f 	and.w	r3, r3, #31
 8005dda:	693a      	ldr	r2, [r7, #16]
 8005ddc:	fa22 f303 	lsr.w	r3, r2, r3
 8005de0:	4a0a      	ldr	r2, [pc, #40]	@ (8005e0c <HAL_RCC_ClockConfig+0x360>)
 8005de2:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8005de4:	4a0a      	ldr	r2, [pc, #40]	@ (8005e10 <HAL_RCC_ClockConfig+0x364>)
 8005de6:	693b      	ldr	r3, [r7, #16]
 8005de8:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8005dea:	4b0a      	ldr	r3, [pc, #40]	@ (8005e14 <HAL_RCC_ClockConfig+0x368>)
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	4618      	mov	r0, r3
 8005df0:	f7fc ff50 	bl	8002c94 <HAL_InitTick>
 8005df4:	4603      	mov	r3, r0
 8005df6:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8005df8:	7bfb      	ldrb	r3, [r7, #15]
}
 8005dfa:	4618      	mov	r0, r3
 8005dfc:	3718      	adds	r7, #24
 8005dfe:	46bd      	mov	sp, r7
 8005e00:	bd80      	pop	{r7, pc}
 8005e02:	bf00      	nop
 8005e04:	58024400 	.word	0x58024400
 8005e08:	08012c08 	.word	0x08012c08
 8005e0c:	2400000c 	.word	0x2400000c
 8005e10:	24000008 	.word	0x24000008
 8005e14:	24000040 	.word	0x24000040

08005e18 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005e18:	b480      	push	{r7}
 8005e1a:	b089      	sub	sp, #36	@ 0x24
 8005e1c:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005e1e:	4bb3      	ldr	r3, [pc, #716]	@ (80060ec <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005e20:	691b      	ldr	r3, [r3, #16]
 8005e22:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005e26:	2b18      	cmp	r3, #24
 8005e28:	f200 8155 	bhi.w	80060d6 <HAL_RCC_GetSysClockFreq+0x2be>
 8005e2c:	a201      	add	r2, pc, #4	@ (adr r2, 8005e34 <HAL_RCC_GetSysClockFreq+0x1c>)
 8005e2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e32:	bf00      	nop
 8005e34:	08005e99 	.word	0x08005e99
 8005e38:	080060d7 	.word	0x080060d7
 8005e3c:	080060d7 	.word	0x080060d7
 8005e40:	080060d7 	.word	0x080060d7
 8005e44:	080060d7 	.word	0x080060d7
 8005e48:	080060d7 	.word	0x080060d7
 8005e4c:	080060d7 	.word	0x080060d7
 8005e50:	080060d7 	.word	0x080060d7
 8005e54:	08005ebf 	.word	0x08005ebf
 8005e58:	080060d7 	.word	0x080060d7
 8005e5c:	080060d7 	.word	0x080060d7
 8005e60:	080060d7 	.word	0x080060d7
 8005e64:	080060d7 	.word	0x080060d7
 8005e68:	080060d7 	.word	0x080060d7
 8005e6c:	080060d7 	.word	0x080060d7
 8005e70:	080060d7 	.word	0x080060d7
 8005e74:	08005ec5 	.word	0x08005ec5
 8005e78:	080060d7 	.word	0x080060d7
 8005e7c:	080060d7 	.word	0x080060d7
 8005e80:	080060d7 	.word	0x080060d7
 8005e84:	080060d7 	.word	0x080060d7
 8005e88:	080060d7 	.word	0x080060d7
 8005e8c:	080060d7 	.word	0x080060d7
 8005e90:	080060d7 	.word	0x080060d7
 8005e94:	08005ecb 	.word	0x08005ecb
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005e98:	4b94      	ldr	r3, [pc, #592]	@ (80060ec <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	f003 0320 	and.w	r3, r3, #32
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d009      	beq.n	8005eb8 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005ea4:	4b91      	ldr	r3, [pc, #580]	@ (80060ec <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	08db      	lsrs	r3, r3, #3
 8005eaa:	f003 0303 	and.w	r3, r3, #3
 8005eae:	4a90      	ldr	r2, [pc, #576]	@ (80060f0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8005eb0:	fa22 f303 	lsr.w	r3, r2, r3
 8005eb4:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8005eb6:	e111      	b.n	80060dc <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8005eb8:	4b8d      	ldr	r3, [pc, #564]	@ (80060f0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8005eba:	61bb      	str	r3, [r7, #24]
      break;
 8005ebc:	e10e      	b.n	80060dc <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8005ebe:	4b8d      	ldr	r3, [pc, #564]	@ (80060f4 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8005ec0:	61bb      	str	r3, [r7, #24]
      break;
 8005ec2:	e10b      	b.n	80060dc <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8005ec4:	4b8c      	ldr	r3, [pc, #560]	@ (80060f8 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8005ec6:	61bb      	str	r3, [r7, #24]
      break;
 8005ec8:	e108      	b.n	80060dc <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005eca:	4b88      	ldr	r3, [pc, #544]	@ (80060ec <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005ecc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ece:	f003 0303 	and.w	r3, r3, #3
 8005ed2:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8005ed4:	4b85      	ldr	r3, [pc, #532]	@ (80060ec <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005ed6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ed8:	091b      	lsrs	r3, r3, #4
 8005eda:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005ede:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8005ee0:	4b82      	ldr	r3, [pc, #520]	@ (80060ec <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005ee2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ee4:	f003 0301 	and.w	r3, r3, #1
 8005ee8:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8005eea:	4b80      	ldr	r3, [pc, #512]	@ (80060ec <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005eec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005eee:	08db      	lsrs	r3, r3, #3
 8005ef0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005ef4:	68fa      	ldr	r2, [r7, #12]
 8005ef6:	fb02 f303 	mul.w	r3, r2, r3
 8005efa:	ee07 3a90 	vmov	s15, r3
 8005efe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005f02:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8005f06:	693b      	ldr	r3, [r7, #16]
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	f000 80e1 	beq.w	80060d0 <HAL_RCC_GetSysClockFreq+0x2b8>
 8005f0e:	697b      	ldr	r3, [r7, #20]
 8005f10:	2b02      	cmp	r3, #2
 8005f12:	f000 8083 	beq.w	800601c <HAL_RCC_GetSysClockFreq+0x204>
 8005f16:	697b      	ldr	r3, [r7, #20]
 8005f18:	2b02      	cmp	r3, #2
 8005f1a:	f200 80a1 	bhi.w	8006060 <HAL_RCC_GetSysClockFreq+0x248>
 8005f1e:	697b      	ldr	r3, [r7, #20]
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	d003      	beq.n	8005f2c <HAL_RCC_GetSysClockFreq+0x114>
 8005f24:	697b      	ldr	r3, [r7, #20]
 8005f26:	2b01      	cmp	r3, #1
 8005f28:	d056      	beq.n	8005fd8 <HAL_RCC_GetSysClockFreq+0x1c0>
 8005f2a:	e099      	b.n	8006060 <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005f2c:	4b6f      	ldr	r3, [pc, #444]	@ (80060ec <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	f003 0320 	and.w	r3, r3, #32
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	d02d      	beq.n	8005f94 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005f38:	4b6c      	ldr	r3, [pc, #432]	@ (80060ec <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	08db      	lsrs	r3, r3, #3
 8005f3e:	f003 0303 	and.w	r3, r3, #3
 8005f42:	4a6b      	ldr	r2, [pc, #428]	@ (80060f0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8005f44:	fa22 f303 	lsr.w	r3, r2, r3
 8005f48:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	ee07 3a90 	vmov	s15, r3
 8005f50:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005f54:	693b      	ldr	r3, [r7, #16]
 8005f56:	ee07 3a90 	vmov	s15, r3
 8005f5a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005f5e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005f62:	4b62      	ldr	r3, [pc, #392]	@ (80060ec <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005f64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f66:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005f6a:	ee07 3a90 	vmov	s15, r3
 8005f6e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005f72:	ed97 6a02 	vldr	s12, [r7, #8]
 8005f76:	eddf 5a61 	vldr	s11, [pc, #388]	@ 80060fc <HAL_RCC_GetSysClockFreq+0x2e4>
 8005f7a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005f7e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005f82:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005f86:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005f8a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005f8e:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8005f92:	e087      	b.n	80060a4 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005f94:	693b      	ldr	r3, [r7, #16]
 8005f96:	ee07 3a90 	vmov	s15, r3
 8005f9a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005f9e:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8006100 <HAL_RCC_GetSysClockFreq+0x2e8>
 8005fa2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005fa6:	4b51      	ldr	r3, [pc, #324]	@ (80060ec <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005fa8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005faa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005fae:	ee07 3a90 	vmov	s15, r3
 8005fb2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005fb6:	ed97 6a02 	vldr	s12, [r7, #8]
 8005fba:	eddf 5a50 	vldr	s11, [pc, #320]	@ 80060fc <HAL_RCC_GetSysClockFreq+0x2e4>
 8005fbe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005fc2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005fc6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005fca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005fce:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005fd2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8005fd6:	e065      	b.n	80060a4 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005fd8:	693b      	ldr	r3, [r7, #16]
 8005fda:	ee07 3a90 	vmov	s15, r3
 8005fde:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005fe2:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8006104 <HAL_RCC_GetSysClockFreq+0x2ec>
 8005fe6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005fea:	4b40      	ldr	r3, [pc, #256]	@ (80060ec <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005fec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005fee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005ff2:	ee07 3a90 	vmov	s15, r3
 8005ff6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005ffa:	ed97 6a02 	vldr	s12, [r7, #8]
 8005ffe:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 80060fc <HAL_RCC_GetSysClockFreq+0x2e4>
 8006002:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006006:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800600a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800600e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006012:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006016:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800601a:	e043      	b.n	80060a4 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800601c:	693b      	ldr	r3, [r7, #16]
 800601e:	ee07 3a90 	vmov	s15, r3
 8006022:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006026:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8006108 <HAL_RCC_GetSysClockFreq+0x2f0>
 800602a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800602e:	4b2f      	ldr	r3, [pc, #188]	@ (80060ec <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006030:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006032:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006036:	ee07 3a90 	vmov	s15, r3
 800603a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800603e:	ed97 6a02 	vldr	s12, [r7, #8]
 8006042:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 80060fc <HAL_RCC_GetSysClockFreq+0x2e4>
 8006046:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800604a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800604e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006052:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006056:	ee67 7a27 	vmul.f32	s15, s14, s15
 800605a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800605e:	e021      	b.n	80060a4 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006060:	693b      	ldr	r3, [r7, #16]
 8006062:	ee07 3a90 	vmov	s15, r3
 8006066:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800606a:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8006104 <HAL_RCC_GetSysClockFreq+0x2ec>
 800606e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006072:	4b1e      	ldr	r3, [pc, #120]	@ (80060ec <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006074:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006076:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800607a:	ee07 3a90 	vmov	s15, r3
 800607e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006082:	ed97 6a02 	vldr	s12, [r7, #8]
 8006086:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 80060fc <HAL_RCC_GetSysClockFreq+0x2e4>
 800608a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800608e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006092:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006096:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800609a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800609e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80060a2:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 80060a4:	4b11      	ldr	r3, [pc, #68]	@ (80060ec <HAL_RCC_GetSysClockFreq+0x2d4>)
 80060a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80060a8:	0a5b      	lsrs	r3, r3, #9
 80060aa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80060ae:	3301      	adds	r3, #1
 80060b0:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 80060b2:	683b      	ldr	r3, [r7, #0]
 80060b4:	ee07 3a90 	vmov	s15, r3
 80060b8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80060bc:	edd7 6a07 	vldr	s13, [r7, #28]
 80060c0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80060c4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80060c8:	ee17 3a90 	vmov	r3, s15
 80060cc:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 80060ce:	e005      	b.n	80060dc <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 80060d0:	2300      	movs	r3, #0
 80060d2:	61bb      	str	r3, [r7, #24]
      break;
 80060d4:	e002      	b.n	80060dc <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 80060d6:	4b07      	ldr	r3, [pc, #28]	@ (80060f4 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80060d8:	61bb      	str	r3, [r7, #24]
      break;
 80060da:	bf00      	nop
  }

  return sysclockfreq;
 80060dc:	69bb      	ldr	r3, [r7, #24]
}
 80060de:	4618      	mov	r0, r3
 80060e0:	3724      	adds	r7, #36	@ 0x24
 80060e2:	46bd      	mov	sp, r7
 80060e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060e8:	4770      	bx	lr
 80060ea:	bf00      	nop
 80060ec:	58024400 	.word	0x58024400
 80060f0:	03d09000 	.word	0x03d09000
 80060f4:	003d0900 	.word	0x003d0900
 80060f8:	017d7840 	.word	0x017d7840
 80060fc:	46000000 	.word	0x46000000
 8006100:	4c742400 	.word	0x4c742400
 8006104:	4a742400 	.word	0x4a742400
 8006108:	4bbebc20 	.word	0x4bbebc20

0800610c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800610c:	b580      	push	{r7, lr}
 800610e:	b082      	sub	sp, #8
 8006110:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8006112:	f7ff fe81 	bl	8005e18 <HAL_RCC_GetSysClockFreq>
 8006116:	4602      	mov	r2, r0
 8006118:	4b10      	ldr	r3, [pc, #64]	@ (800615c <HAL_RCC_GetHCLKFreq+0x50>)
 800611a:	699b      	ldr	r3, [r3, #24]
 800611c:	0a1b      	lsrs	r3, r3, #8
 800611e:	f003 030f 	and.w	r3, r3, #15
 8006122:	490f      	ldr	r1, [pc, #60]	@ (8006160 <HAL_RCC_GetHCLKFreq+0x54>)
 8006124:	5ccb      	ldrb	r3, [r1, r3]
 8006126:	f003 031f 	and.w	r3, r3, #31
 800612a:	fa22 f303 	lsr.w	r3, r2, r3
 800612e:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006130:	4b0a      	ldr	r3, [pc, #40]	@ (800615c <HAL_RCC_GetHCLKFreq+0x50>)
 8006132:	699b      	ldr	r3, [r3, #24]
 8006134:	f003 030f 	and.w	r3, r3, #15
 8006138:	4a09      	ldr	r2, [pc, #36]	@ (8006160 <HAL_RCC_GetHCLKFreq+0x54>)
 800613a:	5cd3      	ldrb	r3, [r2, r3]
 800613c:	f003 031f 	and.w	r3, r3, #31
 8006140:	687a      	ldr	r2, [r7, #4]
 8006142:	fa22 f303 	lsr.w	r3, r2, r3
 8006146:	4a07      	ldr	r2, [pc, #28]	@ (8006164 <HAL_RCC_GetHCLKFreq+0x58>)
 8006148:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800614a:	4a07      	ldr	r2, [pc, #28]	@ (8006168 <HAL_RCC_GetHCLKFreq+0x5c>)
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8006150:	4b04      	ldr	r3, [pc, #16]	@ (8006164 <HAL_RCC_GetHCLKFreq+0x58>)
 8006152:	681b      	ldr	r3, [r3, #0]
}
 8006154:	4618      	mov	r0, r3
 8006156:	3708      	adds	r7, #8
 8006158:	46bd      	mov	sp, r7
 800615a:	bd80      	pop	{r7, pc}
 800615c:	58024400 	.word	0x58024400
 8006160:	08012c08 	.word	0x08012c08
 8006164:	2400000c 	.word	0x2400000c
 8006168:	24000008 	.word	0x24000008

0800616c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800616c:	b580      	push	{r7, lr}
 800616e:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8006170:	f7ff ffcc 	bl	800610c <HAL_RCC_GetHCLKFreq>
 8006174:	4602      	mov	r2, r0
 8006176:	4b06      	ldr	r3, [pc, #24]	@ (8006190 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006178:	69db      	ldr	r3, [r3, #28]
 800617a:	091b      	lsrs	r3, r3, #4
 800617c:	f003 0307 	and.w	r3, r3, #7
 8006180:	4904      	ldr	r1, [pc, #16]	@ (8006194 <HAL_RCC_GetPCLK1Freq+0x28>)
 8006182:	5ccb      	ldrb	r3, [r1, r3]
 8006184:	f003 031f 	and.w	r3, r3, #31
 8006188:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800618c:	4618      	mov	r0, r3
 800618e:	bd80      	pop	{r7, pc}
 8006190:	58024400 	.word	0x58024400
 8006194:	08012c08 	.word	0x08012c08

08006198 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006198:	b580      	push	{r7, lr}
 800619a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800619c:	f7ff ffb6 	bl	800610c <HAL_RCC_GetHCLKFreq>
 80061a0:	4602      	mov	r2, r0
 80061a2:	4b06      	ldr	r3, [pc, #24]	@ (80061bc <HAL_RCC_GetPCLK2Freq+0x24>)
 80061a4:	69db      	ldr	r3, [r3, #28]
 80061a6:	0a1b      	lsrs	r3, r3, #8
 80061a8:	f003 0307 	and.w	r3, r3, #7
 80061ac:	4904      	ldr	r1, [pc, #16]	@ (80061c0 <HAL_RCC_GetPCLK2Freq+0x28>)
 80061ae:	5ccb      	ldrb	r3, [r1, r3]
 80061b0:	f003 031f 	and.w	r3, r3, #31
 80061b4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 80061b8:	4618      	mov	r0, r3
 80061ba:	bd80      	pop	{r7, pc}
 80061bc:	58024400 	.word	0x58024400
 80061c0:	08012c08 	.word	0x08012c08

080061c4 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80061c4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80061c8:	b0c6      	sub	sp, #280	@ 0x118
 80061ca:	af00      	add	r7, sp, #0
 80061cc:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80061d0:	2300      	movs	r3, #0
 80061d2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80061d6:	2300      	movs	r3, #0
 80061d8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80061dc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80061e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061e4:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 80061e8:	2500      	movs	r5, #0
 80061ea:	ea54 0305 	orrs.w	r3, r4, r5
 80061ee:	d049      	beq.n	8006284 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 80061f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80061f4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80061f6:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80061fa:	d02f      	beq.n	800625c <HAL_RCCEx_PeriphCLKConfig+0x98>
 80061fc:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006200:	d828      	bhi.n	8006254 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8006202:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006206:	d01a      	beq.n	800623e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8006208:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800620c:	d822      	bhi.n	8006254 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800620e:	2b00      	cmp	r3, #0
 8006210:	d003      	beq.n	800621a <HAL_RCCEx_PeriphCLKConfig+0x56>
 8006212:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006216:	d007      	beq.n	8006228 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8006218:	e01c      	b.n	8006254 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800621a:	4bab      	ldr	r3, [pc, #684]	@ (80064c8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800621c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800621e:	4aaa      	ldr	r2, [pc, #680]	@ (80064c8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006220:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006224:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8006226:	e01a      	b.n	800625e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006228:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800622c:	3308      	adds	r3, #8
 800622e:	2102      	movs	r1, #2
 8006230:	4618      	mov	r0, r3
 8006232:	f001 fc25 	bl	8007a80 <RCCEx_PLL2_Config>
 8006236:	4603      	mov	r3, r0
 8006238:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800623c:	e00f      	b.n	800625e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800623e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006242:	3328      	adds	r3, #40	@ 0x28
 8006244:	2102      	movs	r1, #2
 8006246:	4618      	mov	r0, r3
 8006248:	f001 fccc 	bl	8007be4 <RCCEx_PLL3_Config>
 800624c:	4603      	mov	r3, r0
 800624e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8006252:	e004      	b.n	800625e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006254:	2301      	movs	r3, #1
 8006256:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800625a:	e000      	b.n	800625e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 800625c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800625e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006262:	2b00      	cmp	r3, #0
 8006264:	d10a      	bne.n	800627c <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8006266:	4b98      	ldr	r3, [pc, #608]	@ (80064c8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006268:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800626a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800626e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006272:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006274:	4a94      	ldr	r2, [pc, #592]	@ (80064c8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006276:	430b      	orrs	r3, r1
 8006278:	6513      	str	r3, [r2, #80]	@ 0x50
 800627a:	e003      	b.n	8006284 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800627c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006280:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8006284:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006288:	e9d3 2300 	ldrd	r2, r3, [r3]
 800628c:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8006290:	f04f 0900 	mov.w	r9, #0
 8006294:	ea58 0309 	orrs.w	r3, r8, r9
 8006298:	d047      	beq.n	800632a <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800629a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800629e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80062a0:	2b04      	cmp	r3, #4
 80062a2:	d82a      	bhi.n	80062fa <HAL_RCCEx_PeriphCLKConfig+0x136>
 80062a4:	a201      	add	r2, pc, #4	@ (adr r2, 80062ac <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 80062a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80062aa:	bf00      	nop
 80062ac:	080062c1 	.word	0x080062c1
 80062b0:	080062cf 	.word	0x080062cf
 80062b4:	080062e5 	.word	0x080062e5
 80062b8:	08006303 	.word	0x08006303
 80062bc:	08006303 	.word	0x08006303
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80062c0:	4b81      	ldr	r3, [pc, #516]	@ (80064c8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80062c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80062c4:	4a80      	ldr	r2, [pc, #512]	@ (80064c8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80062c6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80062ca:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80062cc:	e01a      	b.n	8006304 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80062ce:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80062d2:	3308      	adds	r3, #8
 80062d4:	2100      	movs	r1, #0
 80062d6:	4618      	mov	r0, r3
 80062d8:	f001 fbd2 	bl	8007a80 <RCCEx_PLL2_Config>
 80062dc:	4603      	mov	r3, r0
 80062de:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80062e2:	e00f      	b.n	8006304 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80062e4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80062e8:	3328      	adds	r3, #40	@ 0x28
 80062ea:	2100      	movs	r1, #0
 80062ec:	4618      	mov	r0, r3
 80062ee:	f001 fc79 	bl	8007be4 <RCCEx_PLL3_Config>
 80062f2:	4603      	mov	r3, r0
 80062f4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80062f8:	e004      	b.n	8006304 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80062fa:	2301      	movs	r3, #1
 80062fc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006300:	e000      	b.n	8006304 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8006302:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006304:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006308:	2b00      	cmp	r3, #0
 800630a:	d10a      	bne.n	8006322 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800630c:	4b6e      	ldr	r3, [pc, #440]	@ (80064c8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800630e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006310:	f023 0107 	bic.w	r1, r3, #7
 8006314:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006318:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800631a:	4a6b      	ldr	r2, [pc, #428]	@ (80064c8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800631c:	430b      	orrs	r3, r1
 800631e:	6513      	str	r3, [r2, #80]	@ 0x50
 8006320:	e003      	b.n	800632a <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006322:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006326:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800632a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800632e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006332:	f402 6a80 	and.w	sl, r2, #1024	@ 0x400
 8006336:	f04f 0b00 	mov.w	fp, #0
 800633a:	ea5a 030b 	orrs.w	r3, sl, fp
 800633e:	d05b      	beq.n	80063f8 <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8006340:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006344:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8006348:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 800634c:	d03b      	beq.n	80063c6 <HAL_RCCEx_PeriphCLKConfig+0x202>
 800634e:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8006352:	d834      	bhi.n	80063be <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8006354:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006358:	d037      	beq.n	80063ca <HAL_RCCEx_PeriphCLKConfig+0x206>
 800635a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800635e:	d82e      	bhi.n	80063be <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8006360:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8006364:	d033      	beq.n	80063ce <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8006366:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800636a:	d828      	bhi.n	80063be <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800636c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006370:	d01a      	beq.n	80063a8 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 8006372:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006376:	d822      	bhi.n	80063be <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8006378:	2b00      	cmp	r3, #0
 800637a:	d003      	beq.n	8006384 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 800637c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006380:	d007      	beq.n	8006392 <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 8006382:	e01c      	b.n	80063be <HAL_RCCEx_PeriphCLKConfig+0x1fa>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006384:	4b50      	ldr	r3, [pc, #320]	@ (80064c8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006386:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006388:	4a4f      	ldr	r2, [pc, #316]	@ (80064c8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800638a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800638e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006390:	e01e      	b.n	80063d0 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006392:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006396:	3308      	adds	r3, #8
 8006398:	2100      	movs	r1, #0
 800639a:	4618      	mov	r0, r3
 800639c:	f001 fb70 	bl	8007a80 <RCCEx_PLL2_Config>
 80063a0:	4603      	mov	r3, r0
 80063a2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80063a6:	e013      	b.n	80063d0 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80063a8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80063ac:	3328      	adds	r3, #40	@ 0x28
 80063ae:	2100      	movs	r1, #0
 80063b0:	4618      	mov	r0, r3
 80063b2:	f001 fc17 	bl	8007be4 <RCCEx_PLL3_Config>
 80063b6:	4603      	mov	r3, r0
 80063b8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80063bc:	e008      	b.n	80063d0 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80063be:	2301      	movs	r3, #1
 80063c0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80063c4:	e004      	b.n	80063d0 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 80063c6:	bf00      	nop
 80063c8:	e002      	b.n	80063d0 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 80063ca:	bf00      	nop
 80063cc:	e000      	b.n	80063d0 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 80063ce:	bf00      	nop
    }

    if (ret == HAL_OK)
 80063d0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	d10b      	bne.n	80063f0 <HAL_RCCEx_PeriphCLKConfig+0x22c>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80063d8:	4b3b      	ldr	r3, [pc, #236]	@ (80064c8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80063da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80063dc:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 80063e0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80063e4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80063e8:	4a37      	ldr	r2, [pc, #220]	@ (80064c8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80063ea:	430b      	orrs	r3, r1
 80063ec:	6593      	str	r3, [r2, #88]	@ 0x58
 80063ee:	e003      	b.n	80063f8 <HAL_RCCEx_PeriphCLKConfig+0x234>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80063f0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80063f4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80063f8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80063fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006400:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8006404:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8006408:	2300      	movs	r3, #0
 800640a:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800640e:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8006412:	460b      	mov	r3, r1
 8006414:	4313      	orrs	r3, r2
 8006416:	d05d      	beq.n	80064d4 <HAL_RCCEx_PeriphCLKConfig+0x310>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8006418:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800641c:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8006420:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8006424:	d03b      	beq.n	800649e <HAL_RCCEx_PeriphCLKConfig+0x2da>
 8006426:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800642a:	d834      	bhi.n	8006496 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800642c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006430:	d037      	beq.n	80064a2 <HAL_RCCEx_PeriphCLKConfig+0x2de>
 8006432:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006436:	d82e      	bhi.n	8006496 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8006438:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800643c:	d033      	beq.n	80064a6 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
 800643e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8006442:	d828      	bhi.n	8006496 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8006444:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006448:	d01a      	beq.n	8006480 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
 800644a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800644e:	d822      	bhi.n	8006496 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8006450:	2b00      	cmp	r3, #0
 8006452:	d003      	beq.n	800645c <HAL_RCCEx_PeriphCLKConfig+0x298>
 8006454:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006458:	d007      	beq.n	800646a <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 800645a:	e01c      	b.n	8006496 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800645c:	4b1a      	ldr	r3, [pc, #104]	@ (80064c8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800645e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006460:	4a19      	ldr	r2, [pc, #100]	@ (80064c8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006462:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006466:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006468:	e01e      	b.n	80064a8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800646a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800646e:	3308      	adds	r3, #8
 8006470:	2100      	movs	r1, #0
 8006472:	4618      	mov	r0, r3
 8006474:	f001 fb04 	bl	8007a80 <RCCEx_PLL2_Config>
 8006478:	4603      	mov	r3, r0
 800647a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800647e:	e013      	b.n	80064a8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006480:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006484:	3328      	adds	r3, #40	@ 0x28
 8006486:	2100      	movs	r1, #0
 8006488:	4618      	mov	r0, r3
 800648a:	f001 fbab 	bl	8007be4 <RCCEx_PLL3_Config>
 800648e:	4603      	mov	r3, r0
 8006490:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006494:	e008      	b.n	80064a8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8006496:	2301      	movs	r3, #1
 8006498:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800649c:	e004      	b.n	80064a8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800649e:	bf00      	nop
 80064a0:	e002      	b.n	80064a8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 80064a2:	bf00      	nop
 80064a4:	e000      	b.n	80064a8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 80064a6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80064a8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d10d      	bne.n	80064cc <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 80064b0:	4b05      	ldr	r3, [pc, #20]	@ (80064c8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80064b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80064b4:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 80064b8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80064bc:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80064c0:	4a01      	ldr	r2, [pc, #4]	@ (80064c8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80064c2:	430b      	orrs	r3, r1
 80064c4:	6593      	str	r3, [r2, #88]	@ 0x58
 80064c6:	e005      	b.n	80064d4 <HAL_RCCEx_PeriphCLKConfig+0x310>
 80064c8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80064cc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80064d0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 80064d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80064d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064dc:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 80064e0:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80064e4:	2300      	movs	r3, #0
 80064e6:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80064ea:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 80064ee:	460b      	mov	r3, r1
 80064f0:	4313      	orrs	r3, r2
 80064f2:	d03a      	beq.n	800656a <HAL_RCCEx_PeriphCLKConfig+0x3a6>
  {
    switch (PeriphClkInit->OspiClockSelection)
 80064f4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80064f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80064fa:	2b30      	cmp	r3, #48	@ 0x30
 80064fc:	d01f      	beq.n	800653e <HAL_RCCEx_PeriphCLKConfig+0x37a>
 80064fe:	2b30      	cmp	r3, #48	@ 0x30
 8006500:	d819      	bhi.n	8006536 <HAL_RCCEx_PeriphCLKConfig+0x372>
 8006502:	2b20      	cmp	r3, #32
 8006504:	d00c      	beq.n	8006520 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 8006506:	2b20      	cmp	r3, #32
 8006508:	d815      	bhi.n	8006536 <HAL_RCCEx_PeriphCLKConfig+0x372>
 800650a:	2b00      	cmp	r3, #0
 800650c:	d019      	beq.n	8006542 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 800650e:	2b10      	cmp	r3, #16
 8006510:	d111      	bne.n	8006536 <HAL_RCCEx_PeriphCLKConfig+0x372>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006512:	4baa      	ldr	r3, [pc, #680]	@ (80067bc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8006514:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006516:	4aa9      	ldr	r2, [pc, #676]	@ (80067bc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8006518:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800651c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 800651e:	e011      	b.n	8006544 <HAL_RCCEx_PeriphCLKConfig+0x380>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006520:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006524:	3308      	adds	r3, #8
 8006526:	2102      	movs	r1, #2
 8006528:	4618      	mov	r0, r3
 800652a:	f001 faa9 	bl	8007a80 <RCCEx_PLL2_Config>
 800652e:	4603      	mov	r3, r0
 8006530:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8006534:	e006      	b.n	8006544 <HAL_RCCEx_PeriphCLKConfig+0x380>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8006536:	2301      	movs	r3, #1
 8006538:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800653c:	e002      	b.n	8006544 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 800653e:	bf00      	nop
 8006540:	e000      	b.n	8006544 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 8006542:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006544:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006548:	2b00      	cmp	r3, #0
 800654a:	d10a      	bne.n	8006562 <HAL_RCCEx_PeriphCLKConfig+0x39e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 800654c:	4b9b      	ldr	r3, [pc, #620]	@ (80067bc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800654e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006550:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8006554:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006558:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800655a:	4a98      	ldr	r2, [pc, #608]	@ (80067bc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800655c:	430b      	orrs	r3, r1
 800655e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006560:	e003      	b.n	800656a <HAL_RCCEx_PeriphCLKConfig+0x3a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006562:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006566:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800656a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800656e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006572:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8006576:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800657a:	2300      	movs	r3, #0
 800657c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8006580:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8006584:	460b      	mov	r3, r1
 8006586:	4313      	orrs	r3, r2
 8006588:	d051      	beq.n	800662e <HAL_RCCEx_PeriphCLKConfig+0x46a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800658a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800658e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006590:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006594:	d035      	beq.n	8006602 <HAL_RCCEx_PeriphCLKConfig+0x43e>
 8006596:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800659a:	d82e      	bhi.n	80065fa <HAL_RCCEx_PeriphCLKConfig+0x436>
 800659c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80065a0:	d031      	beq.n	8006606 <HAL_RCCEx_PeriphCLKConfig+0x442>
 80065a2:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80065a6:	d828      	bhi.n	80065fa <HAL_RCCEx_PeriphCLKConfig+0x436>
 80065a8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80065ac:	d01a      	beq.n	80065e4 <HAL_RCCEx_PeriphCLKConfig+0x420>
 80065ae:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80065b2:	d822      	bhi.n	80065fa <HAL_RCCEx_PeriphCLKConfig+0x436>
 80065b4:	2b00      	cmp	r3, #0
 80065b6:	d003      	beq.n	80065c0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
 80065b8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80065bc:	d007      	beq.n	80065ce <HAL_RCCEx_PeriphCLKConfig+0x40a>
 80065be:	e01c      	b.n	80065fa <HAL_RCCEx_PeriphCLKConfig+0x436>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80065c0:	4b7e      	ldr	r3, [pc, #504]	@ (80067bc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80065c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065c4:	4a7d      	ldr	r2, [pc, #500]	@ (80067bc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80065c6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80065ca:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80065cc:	e01c      	b.n	8006608 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80065ce:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80065d2:	3308      	adds	r3, #8
 80065d4:	2100      	movs	r1, #0
 80065d6:	4618      	mov	r0, r3
 80065d8:	f001 fa52 	bl	8007a80 <RCCEx_PLL2_Config>
 80065dc:	4603      	mov	r3, r0
 80065de:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80065e2:	e011      	b.n	8006608 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80065e4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80065e8:	3328      	adds	r3, #40	@ 0x28
 80065ea:	2100      	movs	r1, #0
 80065ec:	4618      	mov	r0, r3
 80065ee:	f001 faf9 	bl	8007be4 <RCCEx_PLL3_Config>
 80065f2:	4603      	mov	r3, r0
 80065f4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80065f8:	e006      	b.n	8006608 <HAL_RCCEx_PeriphCLKConfig+0x444>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80065fa:	2301      	movs	r3, #1
 80065fc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006600:	e002      	b.n	8006608 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 8006602:	bf00      	nop
 8006604:	e000      	b.n	8006608 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 8006606:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006608:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800660c:	2b00      	cmp	r3, #0
 800660e:	d10a      	bne.n	8006626 <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8006610:	4b6a      	ldr	r3, [pc, #424]	@ (80067bc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8006612:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006614:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8006618:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800661c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800661e:	4a67      	ldr	r2, [pc, #412]	@ (80067bc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8006620:	430b      	orrs	r3, r1
 8006622:	6513      	str	r3, [r2, #80]	@ 0x50
 8006624:	e003      	b.n	800662e <HAL_RCCEx_PeriphCLKConfig+0x46a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006626:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800662a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800662e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006632:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006636:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800663a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800663e:	2300      	movs	r3, #0
 8006640:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006644:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8006648:	460b      	mov	r3, r1
 800664a:	4313      	orrs	r3, r2
 800664c:	d053      	beq.n	80066f6 <HAL_RCCEx_PeriphCLKConfig+0x532>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800664e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006652:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006654:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006658:	d033      	beq.n	80066c2 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
 800665a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800665e:	d82c      	bhi.n	80066ba <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8006660:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006664:	d02f      	beq.n	80066c6 <HAL_RCCEx_PeriphCLKConfig+0x502>
 8006666:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800666a:	d826      	bhi.n	80066ba <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800666c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006670:	d02b      	beq.n	80066ca <HAL_RCCEx_PeriphCLKConfig+0x506>
 8006672:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006676:	d820      	bhi.n	80066ba <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8006678:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800667c:	d012      	beq.n	80066a4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 800667e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006682:	d81a      	bhi.n	80066ba <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8006684:	2b00      	cmp	r3, #0
 8006686:	d022      	beq.n	80066ce <HAL_RCCEx_PeriphCLKConfig+0x50a>
 8006688:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800668c:	d115      	bne.n	80066ba <HAL_RCCEx_PeriphCLKConfig+0x4f6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800668e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006692:	3308      	adds	r3, #8
 8006694:	2101      	movs	r1, #1
 8006696:	4618      	mov	r0, r3
 8006698:	f001 f9f2 	bl	8007a80 <RCCEx_PLL2_Config>
 800669c:	4603      	mov	r3, r0
 800669e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80066a2:	e015      	b.n	80066d0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80066a4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80066a8:	3328      	adds	r3, #40	@ 0x28
 80066aa:	2101      	movs	r1, #1
 80066ac:	4618      	mov	r0, r3
 80066ae:	f001 fa99 	bl	8007be4 <RCCEx_PLL3_Config>
 80066b2:	4603      	mov	r3, r0
 80066b4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80066b8:	e00a      	b.n	80066d0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80066ba:	2301      	movs	r3, #1
 80066bc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80066c0:	e006      	b.n	80066d0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 80066c2:	bf00      	nop
 80066c4:	e004      	b.n	80066d0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 80066c6:	bf00      	nop
 80066c8:	e002      	b.n	80066d0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 80066ca:	bf00      	nop
 80066cc:	e000      	b.n	80066d0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 80066ce:	bf00      	nop
    }

    if (ret == HAL_OK)
 80066d0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80066d4:	2b00      	cmp	r3, #0
 80066d6:	d10a      	bne.n	80066ee <HAL_RCCEx_PeriphCLKConfig+0x52a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80066d8:	4b38      	ldr	r3, [pc, #224]	@ (80067bc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80066da:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80066dc:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 80066e0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80066e4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80066e6:	4a35      	ldr	r2, [pc, #212]	@ (80067bc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80066e8:	430b      	orrs	r3, r1
 80066ea:	6513      	str	r3, [r2, #80]	@ 0x50
 80066ec:	e003      	b.n	80066f6 <HAL_RCCEx_PeriphCLKConfig+0x532>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80066ee:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80066f2:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80066f6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80066fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066fe:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8006702:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006706:	2300      	movs	r3, #0
 8006708:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800670c:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8006710:	460b      	mov	r3, r1
 8006712:	4313      	orrs	r3, r2
 8006714:	d058      	beq.n	80067c8 <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8006716:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800671a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800671e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006722:	d033      	beq.n	800678c <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 8006724:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006728:	d82c      	bhi.n	8006784 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800672a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800672e:	d02f      	beq.n	8006790 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 8006730:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006734:	d826      	bhi.n	8006784 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8006736:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800673a:	d02b      	beq.n	8006794 <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 800673c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006740:	d820      	bhi.n	8006784 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8006742:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006746:	d012      	beq.n	800676e <HAL_RCCEx_PeriphCLKConfig+0x5aa>
 8006748:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800674c:	d81a      	bhi.n	8006784 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800674e:	2b00      	cmp	r3, #0
 8006750:	d022      	beq.n	8006798 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8006752:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006756:	d115      	bne.n	8006784 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006758:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800675c:	3308      	adds	r3, #8
 800675e:	2101      	movs	r1, #1
 8006760:	4618      	mov	r0, r3
 8006762:	f001 f98d 	bl	8007a80 <RCCEx_PLL2_Config>
 8006766:	4603      	mov	r3, r0
 8006768:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800676c:	e015      	b.n	800679a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800676e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006772:	3328      	adds	r3, #40	@ 0x28
 8006774:	2101      	movs	r1, #1
 8006776:	4618      	mov	r0, r3
 8006778:	f001 fa34 	bl	8007be4 <RCCEx_PLL3_Config>
 800677c:	4603      	mov	r3, r0
 800677e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8006782:	e00a      	b.n	800679a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8006784:	2301      	movs	r3, #1
 8006786:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800678a:	e006      	b.n	800679a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800678c:	bf00      	nop
 800678e:	e004      	b.n	800679a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8006790:	bf00      	nop
 8006792:	e002      	b.n	800679a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8006794:	bf00      	nop
 8006796:	e000      	b.n	800679a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8006798:	bf00      	nop
    }

    if (ret == HAL_OK)
 800679a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800679e:	2b00      	cmp	r3, #0
 80067a0:	d10e      	bne.n	80067c0 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 80067a2:	4b06      	ldr	r3, [pc, #24]	@ (80067bc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80067a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80067a6:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80067aa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80067ae:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80067b2:	4a02      	ldr	r2, [pc, #8]	@ (80067bc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80067b4:	430b      	orrs	r3, r1
 80067b6:	6593      	str	r3, [r2, #88]	@ 0x58
 80067b8:	e006      	b.n	80067c8 <HAL_RCCEx_PeriphCLKConfig+0x604>
 80067ba:	bf00      	nop
 80067bc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80067c0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80067c4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80067c8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80067cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067d0:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 80067d4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80067d8:	2300      	movs	r3, #0
 80067da:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80067de:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 80067e2:	460b      	mov	r3, r1
 80067e4:	4313      	orrs	r3, r2
 80067e6:	d037      	beq.n	8006858 <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 80067e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80067ec:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80067ee:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80067f2:	d00e      	beq.n	8006812 <HAL_RCCEx_PeriphCLKConfig+0x64e>
 80067f4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80067f8:	d816      	bhi.n	8006828 <HAL_RCCEx_PeriphCLKConfig+0x664>
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d018      	beq.n	8006830 <HAL_RCCEx_PeriphCLKConfig+0x66c>
 80067fe:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006802:	d111      	bne.n	8006828 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006804:	4bc4      	ldr	r3, [pc, #784]	@ (8006b18 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006806:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006808:	4ac3      	ldr	r2, [pc, #780]	@ (8006b18 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800680a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800680e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8006810:	e00f      	b.n	8006832 <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006812:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006816:	3308      	adds	r3, #8
 8006818:	2101      	movs	r1, #1
 800681a:	4618      	mov	r0, r3
 800681c:	f001 f930 	bl	8007a80 <RCCEx_PLL2_Config>
 8006820:	4603      	mov	r3, r0
 8006822:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8006826:	e004      	b.n	8006832 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006828:	2301      	movs	r3, #1
 800682a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800682e:	e000      	b.n	8006832 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 8006830:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006832:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006836:	2b00      	cmp	r3, #0
 8006838:	d10a      	bne.n	8006850 <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800683a:	4bb7      	ldr	r3, [pc, #732]	@ (8006b18 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800683c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800683e:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8006842:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006846:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006848:	4ab3      	ldr	r2, [pc, #716]	@ (8006b18 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800684a:	430b      	orrs	r3, r1
 800684c:	6513      	str	r3, [r2, #80]	@ 0x50
 800684e:	e003      	b.n	8006858 <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006850:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006854:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8006858:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800685c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006860:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8006864:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006868:	2300      	movs	r3, #0
 800686a:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800686e:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8006872:	460b      	mov	r3, r1
 8006874:	4313      	orrs	r3, r2
 8006876:	d039      	beq.n	80068ec <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8006878:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800687c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800687e:	2b03      	cmp	r3, #3
 8006880:	d81c      	bhi.n	80068bc <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 8006882:	a201      	add	r2, pc, #4	@ (adr r2, 8006888 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 8006884:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006888:	080068c5 	.word	0x080068c5
 800688c:	08006899 	.word	0x08006899
 8006890:	080068a7 	.word	0x080068a7
 8006894:	080068c5 	.word	0x080068c5
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006898:	4b9f      	ldr	r3, [pc, #636]	@ (8006b18 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800689a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800689c:	4a9e      	ldr	r2, [pc, #632]	@ (8006b18 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800689e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80068a2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 80068a4:	e00f      	b.n	80068c6 <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80068a6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80068aa:	3308      	adds	r3, #8
 80068ac:	2102      	movs	r1, #2
 80068ae:	4618      	mov	r0, r3
 80068b0:	f001 f8e6 	bl	8007a80 <RCCEx_PLL2_Config>
 80068b4:	4603      	mov	r3, r0
 80068b6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FMC clock source configuration done later after clock selection check */
        break;
 80068ba:	e004      	b.n	80068c6 <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80068bc:	2301      	movs	r3, #1
 80068be:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80068c2:	e000      	b.n	80068c6 <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 80068c4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80068c6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	d10a      	bne.n	80068e4 <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 80068ce:	4b92      	ldr	r3, [pc, #584]	@ (8006b18 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80068d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80068d2:	f023 0103 	bic.w	r1, r3, #3
 80068d6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80068da:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80068dc:	4a8e      	ldr	r2, [pc, #568]	@ (8006b18 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80068de:	430b      	orrs	r3, r1
 80068e0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80068e2:	e003      	b.n	80068ec <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80068e4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80068e8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80068ec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80068f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068f4:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 80068f8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80068fc:	2300      	movs	r3, #0
 80068fe:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006902:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006906:	460b      	mov	r3, r1
 8006908:	4313      	orrs	r3, r2
 800690a:	f000 8099 	beq.w	8006a40 <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800690e:	4b83      	ldr	r3, [pc, #524]	@ (8006b1c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	4a82      	ldr	r2, [pc, #520]	@ (8006b1c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8006914:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006918:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800691a:	f7fc fa05 	bl	8002d28 <HAL_GetTick>
 800691e:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006922:	e00b      	b.n	800693c <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006924:	f7fc fa00 	bl	8002d28 <HAL_GetTick>
 8006928:	4602      	mov	r2, r0
 800692a:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800692e:	1ad3      	subs	r3, r2, r3
 8006930:	2b64      	cmp	r3, #100	@ 0x64
 8006932:	d903      	bls.n	800693c <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 8006934:	2303      	movs	r3, #3
 8006936:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800693a:	e005      	b.n	8006948 <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800693c:	4b77      	ldr	r3, [pc, #476]	@ (8006b1c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006944:	2b00      	cmp	r3, #0
 8006946:	d0ed      	beq.n	8006924 <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 8006948:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800694c:	2b00      	cmp	r3, #0
 800694e:	d173      	bne.n	8006a38 <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8006950:	4b71      	ldr	r3, [pc, #452]	@ (8006b18 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006952:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8006954:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006958:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800695c:	4053      	eors	r3, r2
 800695e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006962:	2b00      	cmp	r3, #0
 8006964:	d015      	beq.n	8006992 <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006966:	4b6c      	ldr	r3, [pc, #432]	@ (8006b18 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006968:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800696a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800696e:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006972:	4b69      	ldr	r3, [pc, #420]	@ (8006b18 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006974:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006976:	4a68      	ldr	r2, [pc, #416]	@ (8006b18 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006978:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800697c:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800697e:	4b66      	ldr	r3, [pc, #408]	@ (8006b18 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006980:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006982:	4a65      	ldr	r2, [pc, #404]	@ (8006b18 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006984:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006988:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800698a:	4a63      	ldr	r2, [pc, #396]	@ (8006b18 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800698c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006990:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8006992:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006996:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800699a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800699e:	d118      	bne.n	80069d2 <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80069a0:	f7fc f9c2 	bl	8002d28 <HAL_GetTick>
 80069a4:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80069a8:	e00d      	b.n	80069c6 <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80069aa:	f7fc f9bd 	bl	8002d28 <HAL_GetTick>
 80069ae:	4602      	mov	r2, r0
 80069b0:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80069b4:	1ad2      	subs	r2, r2, r3
 80069b6:	f241 3388 	movw	r3, #5000	@ 0x1388
 80069ba:	429a      	cmp	r2, r3
 80069bc:	d903      	bls.n	80069c6 <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 80069be:	2303      	movs	r3, #3
 80069c0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
            break;
 80069c4:	e005      	b.n	80069d2 <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80069c6:	4b54      	ldr	r3, [pc, #336]	@ (8006b18 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80069c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80069ca:	f003 0302 	and.w	r3, r3, #2
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	d0eb      	beq.n	80069aa <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 80069d2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	d129      	bne.n	8006a2e <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80069da:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80069de:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80069e2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80069e6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80069ea:	d10e      	bne.n	8006a0a <HAL_RCCEx_PeriphCLKConfig+0x846>
 80069ec:	4b4a      	ldr	r3, [pc, #296]	@ (8006b18 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80069ee:	691b      	ldr	r3, [r3, #16]
 80069f0:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 80069f4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80069f8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80069fc:	091a      	lsrs	r2, r3, #4
 80069fe:	4b48      	ldr	r3, [pc, #288]	@ (8006b20 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8006a00:	4013      	ands	r3, r2
 8006a02:	4a45      	ldr	r2, [pc, #276]	@ (8006b18 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006a04:	430b      	orrs	r3, r1
 8006a06:	6113      	str	r3, [r2, #16]
 8006a08:	e005      	b.n	8006a16 <HAL_RCCEx_PeriphCLKConfig+0x852>
 8006a0a:	4b43      	ldr	r3, [pc, #268]	@ (8006b18 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006a0c:	691b      	ldr	r3, [r3, #16]
 8006a0e:	4a42      	ldr	r2, [pc, #264]	@ (8006b18 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006a10:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8006a14:	6113      	str	r3, [r2, #16]
 8006a16:	4b40      	ldr	r3, [pc, #256]	@ (8006b18 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006a18:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8006a1a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006a1e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8006a22:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006a26:	4a3c      	ldr	r2, [pc, #240]	@ (8006b18 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006a28:	430b      	orrs	r3, r1
 8006a2a:	6713      	str	r3, [r2, #112]	@ 0x70
 8006a2c:	e008      	b.n	8006a40 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006a2e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006a32:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 8006a36:	e003      	b.n	8006a40 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006a38:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006a3c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8006a40:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006a44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a48:	f002 0301 	and.w	r3, r2, #1
 8006a4c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006a50:	2300      	movs	r3, #0
 8006a52:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8006a56:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8006a5a:	460b      	mov	r3, r1
 8006a5c:	4313      	orrs	r3, r2
 8006a5e:	f000 808f 	beq.w	8006b80 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8006a62:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006a66:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006a68:	2b28      	cmp	r3, #40	@ 0x28
 8006a6a:	d871      	bhi.n	8006b50 <HAL_RCCEx_PeriphCLKConfig+0x98c>
 8006a6c:	a201      	add	r2, pc, #4	@ (adr r2, 8006a74 <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 8006a6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a72:	bf00      	nop
 8006a74:	08006b59 	.word	0x08006b59
 8006a78:	08006b51 	.word	0x08006b51
 8006a7c:	08006b51 	.word	0x08006b51
 8006a80:	08006b51 	.word	0x08006b51
 8006a84:	08006b51 	.word	0x08006b51
 8006a88:	08006b51 	.word	0x08006b51
 8006a8c:	08006b51 	.word	0x08006b51
 8006a90:	08006b51 	.word	0x08006b51
 8006a94:	08006b25 	.word	0x08006b25
 8006a98:	08006b51 	.word	0x08006b51
 8006a9c:	08006b51 	.word	0x08006b51
 8006aa0:	08006b51 	.word	0x08006b51
 8006aa4:	08006b51 	.word	0x08006b51
 8006aa8:	08006b51 	.word	0x08006b51
 8006aac:	08006b51 	.word	0x08006b51
 8006ab0:	08006b51 	.word	0x08006b51
 8006ab4:	08006b3b 	.word	0x08006b3b
 8006ab8:	08006b51 	.word	0x08006b51
 8006abc:	08006b51 	.word	0x08006b51
 8006ac0:	08006b51 	.word	0x08006b51
 8006ac4:	08006b51 	.word	0x08006b51
 8006ac8:	08006b51 	.word	0x08006b51
 8006acc:	08006b51 	.word	0x08006b51
 8006ad0:	08006b51 	.word	0x08006b51
 8006ad4:	08006b59 	.word	0x08006b59
 8006ad8:	08006b51 	.word	0x08006b51
 8006adc:	08006b51 	.word	0x08006b51
 8006ae0:	08006b51 	.word	0x08006b51
 8006ae4:	08006b51 	.word	0x08006b51
 8006ae8:	08006b51 	.word	0x08006b51
 8006aec:	08006b51 	.word	0x08006b51
 8006af0:	08006b51 	.word	0x08006b51
 8006af4:	08006b59 	.word	0x08006b59
 8006af8:	08006b51 	.word	0x08006b51
 8006afc:	08006b51 	.word	0x08006b51
 8006b00:	08006b51 	.word	0x08006b51
 8006b04:	08006b51 	.word	0x08006b51
 8006b08:	08006b51 	.word	0x08006b51
 8006b0c:	08006b51 	.word	0x08006b51
 8006b10:	08006b51 	.word	0x08006b51
 8006b14:	08006b59 	.word	0x08006b59
 8006b18:	58024400 	.word	0x58024400
 8006b1c:	58024800 	.word	0x58024800
 8006b20:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006b24:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006b28:	3308      	adds	r3, #8
 8006b2a:	2101      	movs	r1, #1
 8006b2c:	4618      	mov	r0, r3
 8006b2e:	f000 ffa7 	bl	8007a80 <RCCEx_PLL2_Config>
 8006b32:	4603      	mov	r3, r0
 8006b34:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8006b38:	e00f      	b.n	8006b5a <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006b3a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006b3e:	3328      	adds	r3, #40	@ 0x28
 8006b40:	2101      	movs	r1, #1
 8006b42:	4618      	mov	r0, r3
 8006b44:	f001 f84e 	bl	8007be4 <RCCEx_PLL3_Config>
 8006b48:	4603      	mov	r3, r0
 8006b4a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8006b4e:	e004      	b.n	8006b5a <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006b50:	2301      	movs	r3, #1
 8006b52:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006b56:	e000      	b.n	8006b5a <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 8006b58:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006b5a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006b5e:	2b00      	cmp	r3, #0
 8006b60:	d10a      	bne.n	8006b78 <HAL_RCCEx_PeriphCLKConfig+0x9b4>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8006b62:	4bbf      	ldr	r3, [pc, #764]	@ (8006e60 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8006b64:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006b66:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8006b6a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006b6e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006b70:	4abb      	ldr	r2, [pc, #748]	@ (8006e60 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8006b72:	430b      	orrs	r3, r1
 8006b74:	6553      	str	r3, [r2, #84]	@ 0x54
 8006b76:	e003      	b.n	8006b80 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006b78:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006b7c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8006b80:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006b84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b88:	f002 0302 	and.w	r3, r2, #2
 8006b8c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006b90:	2300      	movs	r3, #0
 8006b92:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006b96:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8006b9a:	460b      	mov	r3, r1
 8006b9c:	4313      	orrs	r3, r2
 8006b9e:	d041      	beq.n	8006c24 <HAL_RCCEx_PeriphCLKConfig+0xa60>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8006ba0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006ba4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006ba6:	2b05      	cmp	r3, #5
 8006ba8:	d824      	bhi.n	8006bf4 <HAL_RCCEx_PeriphCLKConfig+0xa30>
 8006baa:	a201      	add	r2, pc, #4	@ (adr r2, 8006bb0 <HAL_RCCEx_PeriphCLKConfig+0x9ec>)
 8006bac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006bb0:	08006bfd 	.word	0x08006bfd
 8006bb4:	08006bc9 	.word	0x08006bc9
 8006bb8:	08006bdf 	.word	0x08006bdf
 8006bbc:	08006bfd 	.word	0x08006bfd
 8006bc0:	08006bfd 	.word	0x08006bfd
 8006bc4:	08006bfd 	.word	0x08006bfd
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006bc8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006bcc:	3308      	adds	r3, #8
 8006bce:	2101      	movs	r1, #1
 8006bd0:	4618      	mov	r0, r3
 8006bd2:	f000 ff55 	bl	8007a80 <RCCEx_PLL2_Config>
 8006bd6:	4603      	mov	r3, r0
 8006bd8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8006bdc:	e00f      	b.n	8006bfe <HAL_RCCEx_PeriphCLKConfig+0xa3a>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006bde:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006be2:	3328      	adds	r3, #40	@ 0x28
 8006be4:	2101      	movs	r1, #1
 8006be6:	4618      	mov	r0, r3
 8006be8:	f000 fffc 	bl	8007be4 <RCCEx_PLL3_Config>
 8006bec:	4603      	mov	r3, r0
 8006bee:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8006bf2:	e004      	b.n	8006bfe <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006bf4:	2301      	movs	r3, #1
 8006bf6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006bfa:	e000      	b.n	8006bfe <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        break;
 8006bfc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006bfe:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	d10a      	bne.n	8006c1c <HAL_RCCEx_PeriphCLKConfig+0xa58>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8006c06:	4b96      	ldr	r3, [pc, #600]	@ (8006e60 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8006c08:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006c0a:	f023 0107 	bic.w	r1, r3, #7
 8006c0e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006c12:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006c14:	4a92      	ldr	r2, [pc, #584]	@ (8006e60 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8006c16:	430b      	orrs	r3, r1
 8006c18:	6553      	str	r3, [r2, #84]	@ 0x54
 8006c1a:	e003      	b.n	8006c24 <HAL_RCCEx_PeriphCLKConfig+0xa60>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006c1c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006c20:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006c24:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006c28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c2c:	f002 0304 	and.w	r3, r2, #4
 8006c30:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006c34:	2300      	movs	r3, #0
 8006c36:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006c3a:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8006c3e:	460b      	mov	r3, r1
 8006c40:	4313      	orrs	r3, r2
 8006c42:	d044      	beq.n	8006cce <HAL_RCCEx_PeriphCLKConfig+0xb0a>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8006c44:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006c48:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006c4c:	2b05      	cmp	r3, #5
 8006c4e:	d825      	bhi.n	8006c9c <HAL_RCCEx_PeriphCLKConfig+0xad8>
 8006c50:	a201      	add	r2, pc, #4	@ (adr r2, 8006c58 <HAL_RCCEx_PeriphCLKConfig+0xa94>)
 8006c52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c56:	bf00      	nop
 8006c58:	08006ca5 	.word	0x08006ca5
 8006c5c:	08006c71 	.word	0x08006c71
 8006c60:	08006c87 	.word	0x08006c87
 8006c64:	08006ca5 	.word	0x08006ca5
 8006c68:	08006ca5 	.word	0x08006ca5
 8006c6c:	08006ca5 	.word	0x08006ca5
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006c70:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006c74:	3308      	adds	r3, #8
 8006c76:	2101      	movs	r1, #1
 8006c78:	4618      	mov	r0, r3
 8006c7a:	f000 ff01 	bl	8007a80 <RCCEx_PLL2_Config>
 8006c7e:	4603      	mov	r3, r0
 8006c80:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8006c84:	e00f      	b.n	8006ca6 <HAL_RCCEx_PeriphCLKConfig+0xae2>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006c86:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006c8a:	3328      	adds	r3, #40	@ 0x28
 8006c8c:	2101      	movs	r1, #1
 8006c8e:	4618      	mov	r0, r3
 8006c90:	f000 ffa8 	bl	8007be4 <RCCEx_PLL3_Config>
 8006c94:	4603      	mov	r3, r0
 8006c96:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8006c9a:	e004      	b.n	8006ca6 <HAL_RCCEx_PeriphCLKConfig+0xae2>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006c9c:	2301      	movs	r3, #1
 8006c9e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006ca2:	e000      	b.n	8006ca6 <HAL_RCCEx_PeriphCLKConfig+0xae2>
        break;
 8006ca4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006ca6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006caa:	2b00      	cmp	r3, #0
 8006cac:	d10b      	bne.n	8006cc6 <HAL_RCCEx_PeriphCLKConfig+0xb02>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006cae:	4b6c      	ldr	r3, [pc, #432]	@ (8006e60 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8006cb0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006cb2:	f023 0107 	bic.w	r1, r3, #7
 8006cb6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006cba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006cbe:	4a68      	ldr	r2, [pc, #416]	@ (8006e60 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8006cc0:	430b      	orrs	r3, r1
 8006cc2:	6593      	str	r3, [r2, #88]	@ 0x58
 8006cc4:	e003      	b.n	8006cce <HAL_RCCEx_PeriphCLKConfig+0xb0a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006cc6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006cca:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8006cce:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006cd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cd6:	f002 0320 	and.w	r3, r2, #32
 8006cda:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006cde:	2300      	movs	r3, #0
 8006ce0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8006ce4:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8006ce8:	460b      	mov	r3, r1
 8006cea:	4313      	orrs	r3, r2
 8006cec:	d055      	beq.n	8006d9a <HAL_RCCEx_PeriphCLKConfig+0xbd6>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8006cee:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006cf2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006cf6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006cfa:	d033      	beq.n	8006d64 <HAL_RCCEx_PeriphCLKConfig+0xba0>
 8006cfc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006d00:	d82c      	bhi.n	8006d5c <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8006d02:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006d06:	d02f      	beq.n	8006d68 <HAL_RCCEx_PeriphCLKConfig+0xba4>
 8006d08:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006d0c:	d826      	bhi.n	8006d5c <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8006d0e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006d12:	d02b      	beq.n	8006d6c <HAL_RCCEx_PeriphCLKConfig+0xba8>
 8006d14:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006d18:	d820      	bhi.n	8006d5c <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8006d1a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006d1e:	d012      	beq.n	8006d46 <HAL_RCCEx_PeriphCLKConfig+0xb82>
 8006d20:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006d24:	d81a      	bhi.n	8006d5c <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	d022      	beq.n	8006d70 <HAL_RCCEx_PeriphCLKConfig+0xbac>
 8006d2a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006d2e:	d115      	bne.n	8006d5c <HAL_RCCEx_PeriphCLKConfig+0xb98>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006d30:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006d34:	3308      	adds	r3, #8
 8006d36:	2100      	movs	r1, #0
 8006d38:	4618      	mov	r0, r3
 8006d3a:	f000 fea1 	bl	8007a80 <RCCEx_PLL2_Config>
 8006d3e:	4603      	mov	r3, r0
 8006d40:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8006d44:	e015      	b.n	8006d72 <HAL_RCCEx_PeriphCLKConfig+0xbae>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006d46:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006d4a:	3328      	adds	r3, #40	@ 0x28
 8006d4c:	2102      	movs	r1, #2
 8006d4e:	4618      	mov	r0, r3
 8006d50:	f000 ff48 	bl	8007be4 <RCCEx_PLL3_Config>
 8006d54:	4603      	mov	r3, r0
 8006d56:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8006d5a:	e00a      	b.n	8006d72 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006d5c:	2301      	movs	r3, #1
 8006d5e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006d62:	e006      	b.n	8006d72 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8006d64:	bf00      	nop
 8006d66:	e004      	b.n	8006d72 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8006d68:	bf00      	nop
 8006d6a:	e002      	b.n	8006d72 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8006d6c:	bf00      	nop
 8006d6e:	e000      	b.n	8006d72 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8006d70:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006d72:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	d10b      	bne.n	8006d92 <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006d7a:	4b39      	ldr	r3, [pc, #228]	@ (8006e60 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8006d7c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006d7e:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8006d82:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006d86:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006d8a:	4a35      	ldr	r2, [pc, #212]	@ (8006e60 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8006d8c:	430b      	orrs	r3, r1
 8006d8e:	6553      	str	r3, [r2, #84]	@ 0x54
 8006d90:	e003      	b.n	8006d9a <HAL_RCCEx_PeriphCLKConfig+0xbd6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006d92:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006d96:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8006d9a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006d9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006da2:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8006da6:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006daa:	2300      	movs	r3, #0
 8006dac:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006db0:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8006db4:	460b      	mov	r3, r1
 8006db6:	4313      	orrs	r3, r2
 8006db8:	d058      	beq.n	8006e6c <HAL_RCCEx_PeriphCLKConfig+0xca8>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8006dba:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006dbe:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006dc2:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8006dc6:	d033      	beq.n	8006e30 <HAL_RCCEx_PeriphCLKConfig+0xc6c>
 8006dc8:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8006dcc:	d82c      	bhi.n	8006e28 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8006dce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006dd2:	d02f      	beq.n	8006e34 <HAL_RCCEx_PeriphCLKConfig+0xc70>
 8006dd4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006dd8:	d826      	bhi.n	8006e28 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8006dda:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006dde:	d02b      	beq.n	8006e38 <HAL_RCCEx_PeriphCLKConfig+0xc74>
 8006de0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006de4:	d820      	bhi.n	8006e28 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8006de6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006dea:	d012      	beq.n	8006e12 <HAL_RCCEx_PeriphCLKConfig+0xc4e>
 8006dec:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006df0:	d81a      	bhi.n	8006e28 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8006df2:	2b00      	cmp	r3, #0
 8006df4:	d022      	beq.n	8006e3c <HAL_RCCEx_PeriphCLKConfig+0xc78>
 8006df6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006dfa:	d115      	bne.n	8006e28 <HAL_RCCEx_PeriphCLKConfig+0xc64>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006dfc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006e00:	3308      	adds	r3, #8
 8006e02:	2100      	movs	r1, #0
 8006e04:	4618      	mov	r0, r3
 8006e06:	f000 fe3b 	bl	8007a80 <RCCEx_PLL2_Config>
 8006e0a:	4603      	mov	r3, r0
 8006e0c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8006e10:	e015      	b.n	8006e3e <HAL_RCCEx_PeriphCLKConfig+0xc7a>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006e12:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006e16:	3328      	adds	r3, #40	@ 0x28
 8006e18:	2102      	movs	r1, #2
 8006e1a:	4618      	mov	r0, r3
 8006e1c:	f000 fee2 	bl	8007be4 <RCCEx_PLL3_Config>
 8006e20:	4603      	mov	r3, r0
 8006e22:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8006e26:	e00a      	b.n	8006e3e <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006e28:	2301      	movs	r3, #1
 8006e2a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006e2e:	e006      	b.n	8006e3e <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8006e30:	bf00      	nop
 8006e32:	e004      	b.n	8006e3e <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8006e34:	bf00      	nop
 8006e36:	e002      	b.n	8006e3e <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8006e38:	bf00      	nop
 8006e3a:	e000      	b.n	8006e3e <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8006e3c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006e3e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006e42:	2b00      	cmp	r3, #0
 8006e44:	d10e      	bne.n	8006e64 <HAL_RCCEx_PeriphCLKConfig+0xca0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8006e46:	4b06      	ldr	r3, [pc, #24]	@ (8006e60 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8006e48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006e4a:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8006e4e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006e52:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006e56:	4a02      	ldr	r2, [pc, #8]	@ (8006e60 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8006e58:	430b      	orrs	r3, r1
 8006e5a:	6593      	str	r3, [r2, #88]	@ 0x58
 8006e5c:	e006      	b.n	8006e6c <HAL_RCCEx_PeriphCLKConfig+0xca8>
 8006e5e:	bf00      	nop
 8006e60:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006e64:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006e68:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8006e6c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006e70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e74:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8006e78:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006e7c:	2300      	movs	r3, #0
 8006e7e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006e82:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8006e86:	460b      	mov	r3, r1
 8006e88:	4313      	orrs	r3, r2
 8006e8a:	d055      	beq.n	8006f38 <HAL_RCCEx_PeriphCLKConfig+0xd74>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8006e8c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006e90:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006e94:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8006e98:	d033      	beq.n	8006f02 <HAL_RCCEx_PeriphCLKConfig+0xd3e>
 8006e9a:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8006e9e:	d82c      	bhi.n	8006efa <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8006ea0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006ea4:	d02f      	beq.n	8006f06 <HAL_RCCEx_PeriphCLKConfig+0xd42>
 8006ea6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006eaa:	d826      	bhi.n	8006efa <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8006eac:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8006eb0:	d02b      	beq.n	8006f0a <HAL_RCCEx_PeriphCLKConfig+0xd46>
 8006eb2:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8006eb6:	d820      	bhi.n	8006efa <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8006eb8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006ebc:	d012      	beq.n	8006ee4 <HAL_RCCEx_PeriphCLKConfig+0xd20>
 8006ebe:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006ec2:	d81a      	bhi.n	8006efa <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8006ec4:	2b00      	cmp	r3, #0
 8006ec6:	d022      	beq.n	8006f0e <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 8006ec8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006ecc:	d115      	bne.n	8006efa <HAL_RCCEx_PeriphCLKConfig+0xd36>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006ece:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006ed2:	3308      	adds	r3, #8
 8006ed4:	2100      	movs	r1, #0
 8006ed6:	4618      	mov	r0, r3
 8006ed8:	f000 fdd2 	bl	8007a80 <RCCEx_PLL2_Config>
 8006edc:	4603      	mov	r3, r0
 8006ede:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8006ee2:	e015      	b.n	8006f10 <HAL_RCCEx_PeriphCLKConfig+0xd4c>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006ee4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006ee8:	3328      	adds	r3, #40	@ 0x28
 8006eea:	2102      	movs	r1, #2
 8006eec:	4618      	mov	r0, r3
 8006eee:	f000 fe79 	bl	8007be4 <RCCEx_PLL3_Config>
 8006ef2:	4603      	mov	r3, r0
 8006ef4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8006ef8:	e00a      	b.n	8006f10 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006efa:	2301      	movs	r3, #1
 8006efc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006f00:	e006      	b.n	8006f10 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8006f02:	bf00      	nop
 8006f04:	e004      	b.n	8006f10 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8006f06:	bf00      	nop
 8006f08:	e002      	b.n	8006f10 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8006f0a:	bf00      	nop
 8006f0c:	e000      	b.n	8006f10 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8006f0e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006f10:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006f14:	2b00      	cmp	r3, #0
 8006f16:	d10b      	bne.n	8006f30 <HAL_RCCEx_PeriphCLKConfig+0xd6c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8006f18:	4ba0      	ldr	r3, [pc, #640]	@ (800719c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8006f1a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006f1c:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8006f20:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006f24:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006f28:	4a9c      	ldr	r2, [pc, #624]	@ (800719c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8006f2a:	430b      	orrs	r3, r1
 8006f2c:	6593      	str	r3, [r2, #88]	@ 0x58
 8006f2e:	e003      	b.n	8006f38 <HAL_RCCEx_PeriphCLKConfig+0xd74>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006f30:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006f34:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 8006f38:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006f3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f40:	f002 0308 	and.w	r3, r2, #8
 8006f44:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006f48:	2300      	movs	r3, #0
 8006f4a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8006f4e:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8006f52:	460b      	mov	r3, r1
 8006f54:	4313      	orrs	r3, r2
 8006f56:	d01e      	beq.n	8006f96 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection) == RCC_I2C1235CLKSOURCE_PLL3)
 8006f58:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006f5c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006f60:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006f64:	d10c      	bne.n	8006f80 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8006f66:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006f6a:	3328      	adds	r3, #40	@ 0x28
 8006f6c:	2102      	movs	r1, #2
 8006f6e:	4618      	mov	r0, r3
 8006f70:	f000 fe38 	bl	8007be4 <RCCEx_PLL3_Config>
 8006f74:	4603      	mov	r3, r0
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	d002      	beq.n	8006f80 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
      {
        status = HAL_ERROR;
 8006f7a:	2301      	movs	r3, #1
 8006f7c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 8006f80:	4b86      	ldr	r3, [pc, #536]	@ (800719c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8006f82:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006f84:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006f88:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006f8c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006f90:	4a82      	ldr	r2, [pc, #520]	@ (800719c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8006f92:	430b      	orrs	r3, r1
 8006f94:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8006f96:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006f9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f9e:	f002 0310 	and.w	r3, r2, #16
 8006fa2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006fa6:	2300      	movs	r3, #0
 8006fa8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006fac:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8006fb0:	460b      	mov	r3, r1
 8006fb2:	4313      	orrs	r3, r2
 8006fb4:	d01e      	beq.n	8006ff4 <HAL_RCCEx_PeriphCLKConfig+0xe30>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8006fb6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006fba:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006fbe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006fc2:	d10c      	bne.n	8006fde <HAL_RCCEx_PeriphCLKConfig+0xe1a>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8006fc4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006fc8:	3328      	adds	r3, #40	@ 0x28
 8006fca:	2102      	movs	r1, #2
 8006fcc:	4618      	mov	r0, r3
 8006fce:	f000 fe09 	bl	8007be4 <RCCEx_PLL3_Config>
 8006fd2:	4603      	mov	r3, r0
 8006fd4:	2b00      	cmp	r3, #0
 8006fd6:	d002      	beq.n	8006fde <HAL_RCCEx_PeriphCLKConfig+0xe1a>
      {
        status = HAL_ERROR;
 8006fd8:	2301      	movs	r3, #1
 8006fda:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8006fde:	4b6f      	ldr	r3, [pc, #444]	@ (800719c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8006fe0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006fe2:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8006fe6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006fea:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006fee:	4a6b      	ldr	r2, [pc, #428]	@ (800719c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8006ff0:	430b      	orrs	r3, r1
 8006ff2:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006ff4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006ff8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ffc:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8007000:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007002:	2300      	movs	r3, #0
 8007004:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007006:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 800700a:	460b      	mov	r3, r1
 800700c:	4313      	orrs	r3, r2
 800700e:	d03e      	beq.n	800708e <HAL_RCCEx_PeriphCLKConfig+0xeca>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8007010:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007014:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8007018:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800701c:	d022      	beq.n	8007064 <HAL_RCCEx_PeriphCLKConfig+0xea0>
 800701e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007022:	d81b      	bhi.n	800705c <HAL_RCCEx_PeriphCLKConfig+0xe98>
 8007024:	2b00      	cmp	r3, #0
 8007026:	d003      	beq.n	8007030 <HAL_RCCEx_PeriphCLKConfig+0xe6c>
 8007028:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800702c:	d00b      	beq.n	8007046 <HAL_RCCEx_PeriphCLKConfig+0xe82>
 800702e:	e015      	b.n	800705c <HAL_RCCEx_PeriphCLKConfig+0xe98>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007030:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007034:	3308      	adds	r3, #8
 8007036:	2100      	movs	r1, #0
 8007038:	4618      	mov	r0, r3
 800703a:	f000 fd21 	bl	8007a80 <RCCEx_PLL2_Config>
 800703e:	4603      	mov	r3, r0
 8007040:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 8007044:	e00f      	b.n	8007066 <HAL_RCCEx_PeriphCLKConfig+0xea2>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007046:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800704a:	3328      	adds	r3, #40	@ 0x28
 800704c:	2102      	movs	r1, #2
 800704e:	4618      	mov	r0, r3
 8007050:	f000 fdc8 	bl	8007be4 <RCCEx_PLL3_Config>
 8007054:	4603      	mov	r3, r0
 8007056:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 800705a:	e004      	b.n	8007066 <HAL_RCCEx_PeriphCLKConfig+0xea2>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800705c:	2301      	movs	r3, #1
 800705e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007062:	e000      	b.n	8007066 <HAL_RCCEx_PeriphCLKConfig+0xea2>
        break;
 8007064:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007066:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800706a:	2b00      	cmp	r3, #0
 800706c:	d10b      	bne.n	8007086 <HAL_RCCEx_PeriphCLKConfig+0xec2>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800706e:	4b4b      	ldr	r3, [pc, #300]	@ (800719c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007070:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007072:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8007076:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800707a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800707e:	4a47      	ldr	r2, [pc, #284]	@ (800719c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007080:	430b      	orrs	r3, r1
 8007082:	6593      	str	r3, [r2, #88]	@ 0x58
 8007084:	e003      	b.n	800708e <HAL_RCCEx_PeriphCLKConfig+0xeca>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007086:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800708a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800708e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007092:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007096:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800709a:	673b      	str	r3, [r7, #112]	@ 0x70
 800709c:	2300      	movs	r3, #0
 800709e:	677b      	str	r3, [r7, #116]	@ 0x74
 80070a0:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 80070a4:	460b      	mov	r3, r1
 80070a6:	4313      	orrs	r3, r2
 80070a8:	d03b      	beq.n	8007122 <HAL_RCCEx_PeriphCLKConfig+0xf5e>
  {

    switch (PeriphClkInit->UsbClockSelection)
 80070aa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80070ae:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80070b2:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80070b6:	d01f      	beq.n	80070f8 <HAL_RCCEx_PeriphCLKConfig+0xf34>
 80070b8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80070bc:	d818      	bhi.n	80070f0 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 80070be:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80070c2:	d003      	beq.n	80070cc <HAL_RCCEx_PeriphCLKConfig+0xf08>
 80070c4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80070c8:	d007      	beq.n	80070da <HAL_RCCEx_PeriphCLKConfig+0xf16>
 80070ca:	e011      	b.n	80070f0 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80070cc:	4b33      	ldr	r3, [pc, #204]	@ (800719c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80070ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80070d0:	4a32      	ldr	r2, [pc, #200]	@ (800719c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80070d2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80070d6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 80070d8:	e00f      	b.n	80070fa <HAL_RCCEx_PeriphCLKConfig+0xf36>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80070da:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80070de:	3328      	adds	r3, #40	@ 0x28
 80070e0:	2101      	movs	r1, #1
 80070e2:	4618      	mov	r0, r3
 80070e4:	f000 fd7e 	bl	8007be4 <RCCEx_PLL3_Config>
 80070e8:	4603      	mov	r3, r0
 80070ea:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* USB clock source configuration done later after clock selection check */
        break;
 80070ee:	e004      	b.n	80070fa <HAL_RCCEx_PeriphCLKConfig+0xf36>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80070f0:	2301      	movs	r3, #1
 80070f2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80070f6:	e000      	b.n	80070fa <HAL_RCCEx_PeriphCLKConfig+0xf36>
        break;
 80070f8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80070fa:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80070fe:	2b00      	cmp	r3, #0
 8007100:	d10b      	bne.n	800711a <HAL_RCCEx_PeriphCLKConfig+0xf56>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007102:	4b26      	ldr	r3, [pc, #152]	@ (800719c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007104:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007106:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800710a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800710e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007112:	4a22      	ldr	r2, [pc, #136]	@ (800719c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007114:	430b      	orrs	r3, r1
 8007116:	6553      	str	r3, [r2, #84]	@ 0x54
 8007118:	e003      	b.n	8007122 <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800711a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800711e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8007122:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007126:	e9d3 2300 	ldrd	r2, r3, [r3]
 800712a:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800712e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007130:	2300      	movs	r3, #0
 8007132:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007134:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8007138:	460b      	mov	r3, r1
 800713a:	4313      	orrs	r3, r2
 800713c:	d034      	beq.n	80071a8 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800713e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007142:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007144:	2b00      	cmp	r3, #0
 8007146:	d003      	beq.n	8007150 <HAL_RCCEx_PeriphCLKConfig+0xf8c>
 8007148:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800714c:	d007      	beq.n	800715e <HAL_RCCEx_PeriphCLKConfig+0xf9a>
 800714e:	e011      	b.n	8007174 <HAL_RCCEx_PeriphCLKConfig+0xfb0>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007150:	4b12      	ldr	r3, [pc, #72]	@ (800719c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007152:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007154:	4a11      	ldr	r2, [pc, #68]	@ (800719c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007156:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800715a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800715c:	e00e      	b.n	800717c <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800715e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007162:	3308      	adds	r3, #8
 8007164:	2102      	movs	r1, #2
 8007166:	4618      	mov	r0, r3
 8007168:	f000 fc8a 	bl	8007a80 <RCCEx_PLL2_Config>
 800716c:	4603      	mov	r3, r0
 800716e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8007172:	e003      	b.n	800717c <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      default:
        ret = HAL_ERROR;
 8007174:	2301      	movs	r3, #1
 8007176:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800717a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800717c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007180:	2b00      	cmp	r3, #0
 8007182:	d10d      	bne.n	80071a0 <HAL_RCCEx_PeriphCLKConfig+0xfdc>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8007184:	4b05      	ldr	r3, [pc, #20]	@ (800719c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007186:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007188:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800718c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007190:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007192:	4a02      	ldr	r2, [pc, #8]	@ (800719c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007194:	430b      	orrs	r3, r1
 8007196:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007198:	e006      	b.n	80071a8 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
 800719a:	bf00      	nop
 800719c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80071a0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80071a4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80071a8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80071ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071b0:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 80071b4:	663b      	str	r3, [r7, #96]	@ 0x60
 80071b6:	2300      	movs	r3, #0
 80071b8:	667b      	str	r3, [r7, #100]	@ 0x64
 80071ba:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 80071be:	460b      	mov	r3, r1
 80071c0:	4313      	orrs	r3, r2
 80071c2:	d00c      	beq.n	80071de <HAL_RCCEx_PeriphCLKConfig+0x101a>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80071c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80071c8:	3328      	adds	r3, #40	@ 0x28
 80071ca:	2102      	movs	r1, #2
 80071cc:	4618      	mov	r0, r3
 80071ce:	f000 fd09 	bl	8007be4 <RCCEx_PLL3_Config>
 80071d2:	4603      	mov	r3, r0
 80071d4:	2b00      	cmp	r3, #0
 80071d6:	d002      	beq.n	80071de <HAL_RCCEx_PeriphCLKConfig+0x101a>
    {
      status = HAL_ERROR;
 80071d8:	2301      	movs	r3, #1
 80071da:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80071de:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80071e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071e6:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 80071ea:	65bb      	str	r3, [r7, #88]	@ 0x58
 80071ec:	2300      	movs	r3, #0
 80071ee:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80071f0:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 80071f4:	460b      	mov	r3, r1
 80071f6:	4313      	orrs	r3, r2
 80071f8:	d036      	beq.n	8007268 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
  {

    switch (PeriphClkInit->RngClockSelection)
 80071fa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80071fe:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007200:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007204:	d018      	beq.n	8007238 <HAL_RCCEx_PeriphCLKConfig+0x1074>
 8007206:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800720a:	d811      	bhi.n	8007230 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 800720c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007210:	d014      	beq.n	800723c <HAL_RCCEx_PeriphCLKConfig+0x1078>
 8007212:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007216:	d80b      	bhi.n	8007230 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 8007218:	2b00      	cmp	r3, #0
 800721a:	d011      	beq.n	8007240 <HAL_RCCEx_PeriphCLKConfig+0x107c>
 800721c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007220:	d106      	bne.n	8007230 <HAL_RCCEx_PeriphCLKConfig+0x106c>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007222:	4bb7      	ldr	r3, [pc, #732]	@ (8007500 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007224:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007226:	4ab6      	ldr	r2, [pc, #728]	@ (8007500 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007228:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800722c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800722e:	e008      	b.n	8007242 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007230:	2301      	movs	r3, #1
 8007232:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007236:	e004      	b.n	8007242 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8007238:	bf00      	nop
 800723a:	e002      	b.n	8007242 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 800723c:	bf00      	nop
 800723e:	e000      	b.n	8007242 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8007240:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007242:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007246:	2b00      	cmp	r3, #0
 8007248:	d10a      	bne.n	8007260 <HAL_RCCEx_PeriphCLKConfig+0x109c>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800724a:	4bad      	ldr	r3, [pc, #692]	@ (8007500 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800724c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800724e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8007252:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007256:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007258:	4aa9      	ldr	r2, [pc, #676]	@ (8007500 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800725a:	430b      	orrs	r3, r1
 800725c:	6553      	str	r3, [r2, #84]	@ 0x54
 800725e:	e003      	b.n	8007268 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007260:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007264:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8007268:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800726c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007270:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8007274:	653b      	str	r3, [r7, #80]	@ 0x50
 8007276:	2300      	movs	r3, #0
 8007278:	657b      	str	r3, [r7, #84]	@ 0x54
 800727a:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800727e:	460b      	mov	r3, r1
 8007280:	4313      	orrs	r3, r2
 8007282:	d009      	beq.n	8007298 <HAL_RCCEx_PeriphCLKConfig+0x10d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8007284:	4b9e      	ldr	r3, [pc, #632]	@ (8007500 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007286:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007288:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800728c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007290:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007292:	4a9b      	ldr	r2, [pc, #620]	@ (8007500 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007294:	430b      	orrs	r3, r1
 8007296:	6513      	str	r3, [r2, #80]	@ 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8007298:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800729c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072a0:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 80072a4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80072a6:	2300      	movs	r3, #0
 80072a8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80072aa:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 80072ae:	460b      	mov	r3, r1
 80072b0:	4313      	orrs	r3, r2
 80072b2:	d009      	beq.n	80072c8 <HAL_RCCEx_PeriphCLKConfig+0x1104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80072b4:	4b92      	ldr	r3, [pc, #584]	@ (8007500 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80072b6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80072b8:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 80072bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80072c0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80072c2:	4a8f      	ldr	r2, [pc, #572]	@ (8007500 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80072c4:	430b      	orrs	r3, r1
 80072c6:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80072c8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80072cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072d0:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 80072d4:	643b      	str	r3, [r7, #64]	@ 0x40
 80072d6:	2300      	movs	r3, #0
 80072d8:	647b      	str	r3, [r7, #68]	@ 0x44
 80072da:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 80072de:	460b      	mov	r3, r1
 80072e0:	4313      	orrs	r3, r2
 80072e2:	d00e      	beq.n	8007302 <HAL_RCCEx_PeriphCLKConfig+0x113e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80072e4:	4b86      	ldr	r3, [pc, #536]	@ (8007500 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80072e6:	691b      	ldr	r3, [r3, #16]
 80072e8:	4a85      	ldr	r2, [pc, #532]	@ (8007500 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80072ea:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80072ee:	6113      	str	r3, [r2, #16]
 80072f0:	4b83      	ldr	r3, [pc, #524]	@ (8007500 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80072f2:	6919      	ldr	r1, [r3, #16]
 80072f4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80072f8:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80072fc:	4a80      	ldr	r2, [pc, #512]	@ (8007500 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80072fe:	430b      	orrs	r3, r1
 8007300:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8007302:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007306:	e9d3 2300 	ldrd	r2, r3, [r3]
 800730a:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 800730e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007310:	2300      	movs	r3, #0
 8007312:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007314:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8007318:	460b      	mov	r3, r1
 800731a:	4313      	orrs	r3, r2
 800731c:	d009      	beq.n	8007332 <HAL_RCCEx_PeriphCLKConfig+0x116e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800731e:	4b78      	ldr	r3, [pc, #480]	@ (8007500 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007320:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007322:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8007326:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800732a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800732c:	4a74      	ldr	r2, [pc, #464]	@ (8007500 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800732e:	430b      	orrs	r3, r1
 8007330:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8007332:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007336:	e9d3 2300 	ldrd	r2, r3, [r3]
 800733a:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 800733e:	633b      	str	r3, [r7, #48]	@ 0x30
 8007340:	2300      	movs	r3, #0
 8007342:	637b      	str	r3, [r7, #52]	@ 0x34
 8007344:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8007348:	460b      	mov	r3, r1
 800734a:	4313      	orrs	r3, r2
 800734c:	d00a      	beq.n	8007364 <HAL_RCCEx_PeriphCLKConfig+0x11a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800734e:	4b6c      	ldr	r3, [pc, #432]	@ (8007500 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007350:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007352:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8007356:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800735a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800735e:	4a68      	ldr	r2, [pc, #416]	@ (8007500 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007360:	430b      	orrs	r3, r1
 8007362:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8007364:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007368:	e9d3 2300 	ldrd	r2, r3, [r3]
 800736c:	2100      	movs	r1, #0
 800736e:	62b9      	str	r1, [r7, #40]	@ 0x28
 8007370:	f003 0301 	and.w	r3, r3, #1
 8007374:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007376:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800737a:	460b      	mov	r3, r1
 800737c:	4313      	orrs	r3, r2
 800737e:	d011      	beq.n	80073a4 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007380:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007384:	3308      	adds	r3, #8
 8007386:	2100      	movs	r1, #0
 8007388:	4618      	mov	r0, r3
 800738a:	f000 fb79 	bl	8007a80 <RCCEx_PLL2_Config>
 800738e:	4603      	mov	r3, r0
 8007390:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8007394:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007398:	2b00      	cmp	r3, #0
 800739a:	d003      	beq.n	80073a4 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800739c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80073a0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 80073a4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80073a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073ac:	2100      	movs	r1, #0
 80073ae:	6239      	str	r1, [r7, #32]
 80073b0:	f003 0302 	and.w	r3, r3, #2
 80073b4:	627b      	str	r3, [r7, #36]	@ 0x24
 80073b6:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 80073ba:	460b      	mov	r3, r1
 80073bc:	4313      	orrs	r3, r2
 80073be:	d011      	beq.n	80073e4 <HAL_RCCEx_PeriphCLKConfig+0x1220>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80073c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80073c4:	3308      	adds	r3, #8
 80073c6:	2101      	movs	r1, #1
 80073c8:	4618      	mov	r0, r3
 80073ca:	f000 fb59 	bl	8007a80 <RCCEx_PLL2_Config>
 80073ce:	4603      	mov	r3, r0
 80073d0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 80073d4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80073d8:	2b00      	cmp	r3, #0
 80073da:	d003      	beq.n	80073e4 <HAL_RCCEx_PeriphCLKConfig+0x1220>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80073dc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80073e0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 80073e4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80073e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073ec:	2100      	movs	r1, #0
 80073ee:	61b9      	str	r1, [r7, #24]
 80073f0:	f003 0304 	and.w	r3, r3, #4
 80073f4:	61fb      	str	r3, [r7, #28]
 80073f6:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 80073fa:	460b      	mov	r3, r1
 80073fc:	4313      	orrs	r3, r2
 80073fe:	d011      	beq.n	8007424 <HAL_RCCEx_PeriphCLKConfig+0x1260>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8007400:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007404:	3308      	adds	r3, #8
 8007406:	2102      	movs	r1, #2
 8007408:	4618      	mov	r0, r3
 800740a:	f000 fb39 	bl	8007a80 <RCCEx_PLL2_Config>
 800740e:	4603      	mov	r3, r0
 8007410:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8007414:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007418:	2b00      	cmp	r3, #0
 800741a:	d003      	beq.n	8007424 <HAL_RCCEx_PeriphCLKConfig+0x1260>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800741c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007420:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8007424:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007428:	e9d3 2300 	ldrd	r2, r3, [r3]
 800742c:	2100      	movs	r1, #0
 800742e:	6139      	str	r1, [r7, #16]
 8007430:	f003 0308 	and.w	r3, r3, #8
 8007434:	617b      	str	r3, [r7, #20]
 8007436:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800743a:	460b      	mov	r3, r1
 800743c:	4313      	orrs	r3, r2
 800743e:	d011      	beq.n	8007464 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007440:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007444:	3328      	adds	r3, #40	@ 0x28
 8007446:	2100      	movs	r1, #0
 8007448:	4618      	mov	r0, r3
 800744a:	f000 fbcb 	bl	8007be4 <RCCEx_PLL3_Config>
 800744e:	4603      	mov	r3, r0
 8007450:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  
    if (ret == HAL_OK)
 8007454:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007458:	2b00      	cmp	r3, #0
 800745a:	d003      	beq.n	8007464 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800745c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007460:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8007464:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007468:	e9d3 2300 	ldrd	r2, r3, [r3]
 800746c:	2100      	movs	r1, #0
 800746e:	60b9      	str	r1, [r7, #8]
 8007470:	f003 0310 	and.w	r3, r3, #16
 8007474:	60fb      	str	r3, [r7, #12]
 8007476:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800747a:	460b      	mov	r3, r1
 800747c:	4313      	orrs	r3, r2
 800747e:	d011      	beq.n	80074a4 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007480:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007484:	3328      	adds	r3, #40	@ 0x28
 8007486:	2101      	movs	r1, #1
 8007488:	4618      	mov	r0, r3
 800748a:	f000 fbab 	bl	8007be4 <RCCEx_PLL3_Config>
 800748e:	4603      	mov	r3, r0
 8007490:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8007494:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007498:	2b00      	cmp	r3, #0
 800749a:	d003      	beq.n	80074a4 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800749c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80074a0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 80074a4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80074a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074ac:	2100      	movs	r1, #0
 80074ae:	6039      	str	r1, [r7, #0]
 80074b0:	f003 0320 	and.w	r3, r3, #32
 80074b4:	607b      	str	r3, [r7, #4]
 80074b6:	e9d7 1200 	ldrd	r1, r2, [r7]
 80074ba:	460b      	mov	r3, r1
 80074bc:	4313      	orrs	r3, r2
 80074be:	d011      	beq.n	80074e4 <HAL_RCCEx_PeriphCLKConfig+0x1320>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80074c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80074c4:	3328      	adds	r3, #40	@ 0x28
 80074c6:	2102      	movs	r1, #2
 80074c8:	4618      	mov	r0, r3
 80074ca:	f000 fb8b 	bl	8007be4 <RCCEx_PLL3_Config>
 80074ce:	4603      	mov	r3, r0
 80074d0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 80074d4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80074d8:	2b00      	cmp	r3, #0
 80074da:	d003      	beq.n	80074e4 <HAL_RCCEx_PeriphCLKConfig+0x1320>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80074dc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80074e0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }

  if (status == HAL_OK)
 80074e4:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 80074e8:	2b00      	cmp	r3, #0
 80074ea:	d101      	bne.n	80074f0 <HAL_RCCEx_PeriphCLKConfig+0x132c>
  {
    return HAL_OK;
 80074ec:	2300      	movs	r3, #0
 80074ee:	e000      	b.n	80074f2 <HAL_RCCEx_PeriphCLKConfig+0x132e>
  }
  return HAL_ERROR;
 80074f0:	2301      	movs	r3, #1
}
 80074f2:	4618      	mov	r0, r3
 80074f4:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 80074f8:	46bd      	mov	sp, r7
 80074fa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80074fe:	bf00      	nop
 8007500:	58024400 	.word	0x58024400

08007504 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8007504:	b580      	push	{r7, lr}
 8007506:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8007508:	f7fe fe00 	bl	800610c <HAL_RCC_GetHCLKFreq>
 800750c:	4602      	mov	r2, r0
 800750e:	4b06      	ldr	r3, [pc, #24]	@ (8007528 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8007510:	6a1b      	ldr	r3, [r3, #32]
 8007512:	091b      	lsrs	r3, r3, #4
 8007514:	f003 0307 	and.w	r3, r3, #7
 8007518:	4904      	ldr	r1, [pc, #16]	@ (800752c <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800751a:	5ccb      	ldrb	r3, [r1, r3]
 800751c:	f003 031f 	and.w	r3, r3, #31
 8007520:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8007524:	4618      	mov	r0, r3
 8007526:	bd80      	pop	{r7, pc}
 8007528:	58024400 	.word	0x58024400
 800752c:	08012c08 	.word	0x08012c08

08007530 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8007530:	b480      	push	{r7}
 8007532:	b089      	sub	sp, #36	@ 0x24
 8007534:	af00      	add	r7, sp, #0
 8007536:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007538:	4ba1      	ldr	r3, [pc, #644]	@ (80077c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800753a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800753c:	f003 0303 	and.w	r3, r3, #3
 8007540:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8007542:	4b9f      	ldr	r3, [pc, #636]	@ (80077c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007544:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007546:	0b1b      	lsrs	r3, r3, #12
 8007548:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800754c:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800754e:	4b9c      	ldr	r3, [pc, #624]	@ (80077c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007550:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007552:	091b      	lsrs	r3, r3, #4
 8007554:	f003 0301 	and.w	r3, r3, #1
 8007558:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800755a:	4b99      	ldr	r3, [pc, #612]	@ (80077c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800755c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800755e:	08db      	lsrs	r3, r3, #3
 8007560:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007564:	693a      	ldr	r2, [r7, #16]
 8007566:	fb02 f303 	mul.w	r3, r2, r3
 800756a:	ee07 3a90 	vmov	s15, r3
 800756e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007572:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8007576:	697b      	ldr	r3, [r7, #20]
 8007578:	2b00      	cmp	r3, #0
 800757a:	f000 8111 	beq.w	80077a0 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800757e:	69bb      	ldr	r3, [r7, #24]
 8007580:	2b02      	cmp	r3, #2
 8007582:	f000 8083 	beq.w	800768c <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8007586:	69bb      	ldr	r3, [r7, #24]
 8007588:	2b02      	cmp	r3, #2
 800758a:	f200 80a1 	bhi.w	80076d0 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800758e:	69bb      	ldr	r3, [r7, #24]
 8007590:	2b00      	cmp	r3, #0
 8007592:	d003      	beq.n	800759c <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8007594:	69bb      	ldr	r3, [r7, #24]
 8007596:	2b01      	cmp	r3, #1
 8007598:	d056      	beq.n	8007648 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800759a:	e099      	b.n	80076d0 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800759c:	4b88      	ldr	r3, [pc, #544]	@ (80077c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	f003 0320 	and.w	r3, r3, #32
 80075a4:	2b00      	cmp	r3, #0
 80075a6:	d02d      	beq.n	8007604 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80075a8:	4b85      	ldr	r3, [pc, #532]	@ (80077c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	08db      	lsrs	r3, r3, #3
 80075ae:	f003 0303 	and.w	r3, r3, #3
 80075b2:	4a84      	ldr	r2, [pc, #528]	@ (80077c4 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 80075b4:	fa22 f303 	lsr.w	r3, r2, r3
 80075b8:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80075ba:	68bb      	ldr	r3, [r7, #8]
 80075bc:	ee07 3a90 	vmov	s15, r3
 80075c0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80075c4:	697b      	ldr	r3, [r7, #20]
 80075c6:	ee07 3a90 	vmov	s15, r3
 80075ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80075ce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80075d2:	4b7b      	ldr	r3, [pc, #492]	@ (80077c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80075d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80075d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80075da:	ee07 3a90 	vmov	s15, r3
 80075de:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80075e2:	ed97 6a03 	vldr	s12, [r7, #12]
 80075e6:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80077c8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80075ea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80075ee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80075f2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80075f6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80075fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80075fe:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8007602:	e087      	b.n	8007714 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007604:	697b      	ldr	r3, [r7, #20]
 8007606:	ee07 3a90 	vmov	s15, r3
 800760a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800760e:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80077cc <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8007612:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007616:	4b6a      	ldr	r3, [pc, #424]	@ (80077c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007618:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800761a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800761e:	ee07 3a90 	vmov	s15, r3
 8007622:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007626:	ed97 6a03 	vldr	s12, [r7, #12]
 800762a:	eddf 5a67 	vldr	s11, [pc, #412]	@ 80077c8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800762e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007632:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007636:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800763a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800763e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007642:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007646:	e065      	b.n	8007714 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007648:	697b      	ldr	r3, [r7, #20]
 800764a:	ee07 3a90 	vmov	s15, r3
 800764e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007652:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80077d0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8007656:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800765a:	4b59      	ldr	r3, [pc, #356]	@ (80077c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800765c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800765e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007662:	ee07 3a90 	vmov	s15, r3
 8007666:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800766a:	ed97 6a03 	vldr	s12, [r7, #12]
 800766e:	eddf 5a56 	vldr	s11, [pc, #344]	@ 80077c8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007672:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007676:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800767a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800767e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007682:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007686:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800768a:	e043      	b.n	8007714 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800768c:	697b      	ldr	r3, [r7, #20]
 800768e:	ee07 3a90 	vmov	s15, r3
 8007692:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007696:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80077d4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800769a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800769e:	4b48      	ldr	r3, [pc, #288]	@ (80077c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80076a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80076a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80076a6:	ee07 3a90 	vmov	s15, r3
 80076aa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80076ae:	ed97 6a03 	vldr	s12, [r7, #12]
 80076b2:	eddf 5a45 	vldr	s11, [pc, #276]	@ 80077c8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80076b6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80076ba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80076be:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80076c2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80076c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80076ca:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80076ce:	e021      	b.n	8007714 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80076d0:	697b      	ldr	r3, [r7, #20]
 80076d2:	ee07 3a90 	vmov	s15, r3
 80076d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80076da:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80077d0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80076de:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80076e2:	4b37      	ldr	r3, [pc, #220]	@ (80077c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80076e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80076e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80076ea:	ee07 3a90 	vmov	s15, r3
 80076ee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80076f2:	ed97 6a03 	vldr	s12, [r7, #12]
 80076f6:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80077c8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80076fa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80076fe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007702:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007706:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800770a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800770e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007712:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8007714:	4b2a      	ldr	r3, [pc, #168]	@ (80077c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007716:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007718:	0a5b      	lsrs	r3, r3, #9
 800771a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800771e:	ee07 3a90 	vmov	s15, r3
 8007722:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007726:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800772a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800772e:	edd7 6a07 	vldr	s13, [r7, #28]
 8007732:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007736:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800773a:	ee17 2a90 	vmov	r2, s15
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8007742:	4b1f      	ldr	r3, [pc, #124]	@ (80077c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007744:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007746:	0c1b      	lsrs	r3, r3, #16
 8007748:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800774c:	ee07 3a90 	vmov	s15, r3
 8007750:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007754:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007758:	ee37 7a87 	vadd.f32	s14, s15, s14
 800775c:	edd7 6a07 	vldr	s13, [r7, #28]
 8007760:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007764:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007768:	ee17 2a90 	vmov	r2, s15
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8007770:	4b13      	ldr	r3, [pc, #76]	@ (80077c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007772:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007774:	0e1b      	lsrs	r3, r3, #24
 8007776:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800777a:	ee07 3a90 	vmov	s15, r3
 800777e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007782:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007786:	ee37 7a87 	vadd.f32	s14, s15, s14
 800778a:	edd7 6a07 	vldr	s13, [r7, #28]
 800778e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007792:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007796:	ee17 2a90 	vmov	r2, s15
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800779e:	e008      	b.n	80077b2 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	2200      	movs	r2, #0
 80077a4:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	2200      	movs	r2, #0
 80077aa:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	2200      	movs	r2, #0
 80077b0:	609a      	str	r2, [r3, #8]
}
 80077b2:	bf00      	nop
 80077b4:	3724      	adds	r7, #36	@ 0x24
 80077b6:	46bd      	mov	sp, r7
 80077b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077bc:	4770      	bx	lr
 80077be:	bf00      	nop
 80077c0:	58024400 	.word	0x58024400
 80077c4:	03d09000 	.word	0x03d09000
 80077c8:	46000000 	.word	0x46000000
 80077cc:	4c742400 	.word	0x4c742400
 80077d0:	4a742400 	.word	0x4a742400
 80077d4:	4bbebc20 	.word	0x4bbebc20

080077d8 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 80077d8:	b480      	push	{r7}
 80077da:	b089      	sub	sp, #36	@ 0x24
 80077dc:	af00      	add	r7, sp, #0
 80077de:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80077e0:	4ba1      	ldr	r3, [pc, #644]	@ (8007a68 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80077e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80077e4:	f003 0303 	and.w	r3, r3, #3
 80077e8:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 80077ea:	4b9f      	ldr	r3, [pc, #636]	@ (8007a68 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80077ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80077ee:	0d1b      	lsrs	r3, r3, #20
 80077f0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80077f4:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 80077f6:	4b9c      	ldr	r3, [pc, #624]	@ (8007a68 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80077f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80077fa:	0a1b      	lsrs	r3, r3, #8
 80077fc:	f003 0301 	and.w	r3, r3, #1
 8007800:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8007802:	4b99      	ldr	r3, [pc, #612]	@ (8007a68 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007804:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007806:	08db      	lsrs	r3, r3, #3
 8007808:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800780c:	693a      	ldr	r2, [r7, #16]
 800780e:	fb02 f303 	mul.w	r3, r2, r3
 8007812:	ee07 3a90 	vmov	s15, r3
 8007816:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800781a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800781e:	697b      	ldr	r3, [r7, #20]
 8007820:	2b00      	cmp	r3, #0
 8007822:	f000 8111 	beq.w	8007a48 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8007826:	69bb      	ldr	r3, [r7, #24]
 8007828:	2b02      	cmp	r3, #2
 800782a:	f000 8083 	beq.w	8007934 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800782e:	69bb      	ldr	r3, [r7, #24]
 8007830:	2b02      	cmp	r3, #2
 8007832:	f200 80a1 	bhi.w	8007978 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8007836:	69bb      	ldr	r3, [r7, #24]
 8007838:	2b00      	cmp	r3, #0
 800783a:	d003      	beq.n	8007844 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800783c:	69bb      	ldr	r3, [r7, #24]
 800783e:	2b01      	cmp	r3, #1
 8007840:	d056      	beq.n	80078f0 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8007842:	e099      	b.n	8007978 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007844:	4b88      	ldr	r3, [pc, #544]	@ (8007a68 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	f003 0320 	and.w	r3, r3, #32
 800784c:	2b00      	cmp	r3, #0
 800784e:	d02d      	beq.n	80078ac <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007850:	4b85      	ldr	r3, [pc, #532]	@ (8007a68 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	08db      	lsrs	r3, r3, #3
 8007856:	f003 0303 	and.w	r3, r3, #3
 800785a:	4a84      	ldr	r2, [pc, #528]	@ (8007a6c <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800785c:	fa22 f303 	lsr.w	r3, r2, r3
 8007860:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007862:	68bb      	ldr	r3, [r7, #8]
 8007864:	ee07 3a90 	vmov	s15, r3
 8007868:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800786c:	697b      	ldr	r3, [r7, #20]
 800786e:	ee07 3a90 	vmov	s15, r3
 8007872:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007876:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800787a:	4b7b      	ldr	r3, [pc, #492]	@ (8007a68 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800787c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800787e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007882:	ee07 3a90 	vmov	s15, r3
 8007886:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800788a:	ed97 6a03 	vldr	s12, [r7, #12]
 800788e:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8007a70 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007892:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007896:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800789a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800789e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80078a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80078a6:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80078aa:	e087      	b.n	80079bc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80078ac:	697b      	ldr	r3, [r7, #20]
 80078ae:	ee07 3a90 	vmov	s15, r3
 80078b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80078b6:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8007a74 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 80078ba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80078be:	4b6a      	ldr	r3, [pc, #424]	@ (8007a68 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80078c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80078c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80078c6:	ee07 3a90 	vmov	s15, r3
 80078ca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80078ce:	ed97 6a03 	vldr	s12, [r7, #12]
 80078d2:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8007a70 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80078d6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80078da:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80078de:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80078e2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80078e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80078ea:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80078ee:	e065      	b.n	80079bc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80078f0:	697b      	ldr	r3, [r7, #20]
 80078f2:	ee07 3a90 	vmov	s15, r3
 80078f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80078fa:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8007a78 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80078fe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007902:	4b59      	ldr	r3, [pc, #356]	@ (8007a68 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007904:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007906:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800790a:	ee07 3a90 	vmov	s15, r3
 800790e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007912:	ed97 6a03 	vldr	s12, [r7, #12]
 8007916:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8007a70 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800791a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800791e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007922:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007926:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800792a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800792e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007932:	e043      	b.n	80079bc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007934:	697b      	ldr	r3, [r7, #20]
 8007936:	ee07 3a90 	vmov	s15, r3
 800793a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800793e:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8007a7c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8007942:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007946:	4b48      	ldr	r3, [pc, #288]	@ (8007a68 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007948:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800794a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800794e:	ee07 3a90 	vmov	s15, r3
 8007952:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007956:	ed97 6a03 	vldr	s12, [r7, #12]
 800795a:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8007a70 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800795e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007962:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007966:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800796a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800796e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007972:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007976:	e021      	b.n	80079bc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007978:	697b      	ldr	r3, [r7, #20]
 800797a:	ee07 3a90 	vmov	s15, r3
 800797e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007982:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8007a78 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8007986:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800798a:	4b37      	ldr	r3, [pc, #220]	@ (8007a68 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800798c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800798e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007992:	ee07 3a90 	vmov	s15, r3
 8007996:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800799a:	ed97 6a03 	vldr	s12, [r7, #12]
 800799e:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8007a70 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80079a2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80079a6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80079aa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80079ae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80079b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80079b6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80079ba:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 80079bc:	4b2a      	ldr	r3, [pc, #168]	@ (8007a68 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80079be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80079c0:	0a5b      	lsrs	r3, r3, #9
 80079c2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80079c6:	ee07 3a90 	vmov	s15, r3
 80079ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80079ce:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80079d2:	ee37 7a87 	vadd.f32	s14, s15, s14
 80079d6:	edd7 6a07 	vldr	s13, [r7, #28]
 80079da:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80079de:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80079e2:	ee17 2a90 	vmov	r2, s15
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 80079ea:	4b1f      	ldr	r3, [pc, #124]	@ (8007a68 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80079ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80079ee:	0c1b      	lsrs	r3, r3, #16
 80079f0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80079f4:	ee07 3a90 	vmov	s15, r3
 80079f8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80079fc:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007a00:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007a04:	edd7 6a07 	vldr	s13, [r7, #28]
 8007a08:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007a0c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007a10:	ee17 2a90 	vmov	r2, s15
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8007a18:	4b13      	ldr	r3, [pc, #76]	@ (8007a68 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007a1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a1c:	0e1b      	lsrs	r3, r3, #24
 8007a1e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007a22:	ee07 3a90 	vmov	s15, r3
 8007a26:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007a2a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007a2e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007a32:	edd7 6a07 	vldr	s13, [r7, #28]
 8007a36:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007a3a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007a3e:	ee17 2a90 	vmov	r2, s15
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8007a46:	e008      	b.n	8007a5a <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	2200      	movs	r2, #0
 8007a4c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	2200      	movs	r2, #0
 8007a52:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	2200      	movs	r2, #0
 8007a58:	609a      	str	r2, [r3, #8]
}
 8007a5a:	bf00      	nop
 8007a5c:	3724      	adds	r7, #36	@ 0x24
 8007a5e:	46bd      	mov	sp, r7
 8007a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a64:	4770      	bx	lr
 8007a66:	bf00      	nop
 8007a68:	58024400 	.word	0x58024400
 8007a6c:	03d09000 	.word	0x03d09000
 8007a70:	46000000 	.word	0x46000000
 8007a74:	4c742400 	.word	0x4c742400
 8007a78:	4a742400 	.word	0x4a742400
 8007a7c:	4bbebc20 	.word	0x4bbebc20

08007a80 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8007a80:	b580      	push	{r7, lr}
 8007a82:	b084      	sub	sp, #16
 8007a84:	af00      	add	r7, sp, #0
 8007a86:	6078      	str	r0, [r7, #4]
 8007a88:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007a8a:	2300      	movs	r3, #0
 8007a8c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8007a8e:	4b53      	ldr	r3, [pc, #332]	@ (8007bdc <RCCEx_PLL2_Config+0x15c>)
 8007a90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a92:	f003 0303 	and.w	r3, r3, #3
 8007a96:	2b03      	cmp	r3, #3
 8007a98:	d101      	bne.n	8007a9e <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8007a9a:	2301      	movs	r3, #1
 8007a9c:	e099      	b.n	8007bd2 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8007a9e:	4b4f      	ldr	r3, [pc, #316]	@ (8007bdc <RCCEx_PLL2_Config+0x15c>)
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	4a4e      	ldr	r2, [pc, #312]	@ (8007bdc <RCCEx_PLL2_Config+0x15c>)
 8007aa4:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007aa8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007aaa:	f7fb f93d 	bl	8002d28 <HAL_GetTick>
 8007aae:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8007ab0:	e008      	b.n	8007ac4 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8007ab2:	f7fb f939 	bl	8002d28 <HAL_GetTick>
 8007ab6:	4602      	mov	r2, r0
 8007ab8:	68bb      	ldr	r3, [r7, #8]
 8007aba:	1ad3      	subs	r3, r2, r3
 8007abc:	2b02      	cmp	r3, #2
 8007abe:	d901      	bls.n	8007ac4 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8007ac0:	2303      	movs	r3, #3
 8007ac2:	e086      	b.n	8007bd2 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8007ac4:	4b45      	ldr	r3, [pc, #276]	@ (8007bdc <RCCEx_PLL2_Config+0x15c>)
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007acc:	2b00      	cmp	r3, #0
 8007ace:	d1f0      	bne.n	8007ab2 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8007ad0:	4b42      	ldr	r3, [pc, #264]	@ (8007bdc <RCCEx_PLL2_Config+0x15c>)
 8007ad2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ad4:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	031b      	lsls	r3, r3, #12
 8007ade:	493f      	ldr	r1, [pc, #252]	@ (8007bdc <RCCEx_PLL2_Config+0x15c>)
 8007ae0:	4313      	orrs	r3, r2
 8007ae2:	628b      	str	r3, [r1, #40]	@ 0x28
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	685b      	ldr	r3, [r3, #4]
 8007ae8:	3b01      	subs	r3, #1
 8007aea:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	689b      	ldr	r3, [r3, #8]
 8007af2:	3b01      	subs	r3, #1
 8007af4:	025b      	lsls	r3, r3, #9
 8007af6:	b29b      	uxth	r3, r3
 8007af8:	431a      	orrs	r2, r3
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	68db      	ldr	r3, [r3, #12]
 8007afe:	3b01      	subs	r3, #1
 8007b00:	041b      	lsls	r3, r3, #16
 8007b02:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8007b06:	431a      	orrs	r2, r3
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	691b      	ldr	r3, [r3, #16]
 8007b0c:	3b01      	subs	r3, #1
 8007b0e:	061b      	lsls	r3, r3, #24
 8007b10:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8007b14:	4931      	ldr	r1, [pc, #196]	@ (8007bdc <RCCEx_PLL2_Config+0x15c>)
 8007b16:	4313      	orrs	r3, r2
 8007b18:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8007b1a:	4b30      	ldr	r3, [pc, #192]	@ (8007bdc <RCCEx_PLL2_Config+0x15c>)
 8007b1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007b1e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	695b      	ldr	r3, [r3, #20]
 8007b26:	492d      	ldr	r1, [pc, #180]	@ (8007bdc <RCCEx_PLL2_Config+0x15c>)
 8007b28:	4313      	orrs	r3, r2
 8007b2a:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8007b2c:	4b2b      	ldr	r3, [pc, #172]	@ (8007bdc <RCCEx_PLL2_Config+0x15c>)
 8007b2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007b30:	f023 0220 	bic.w	r2, r3, #32
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	699b      	ldr	r3, [r3, #24]
 8007b38:	4928      	ldr	r1, [pc, #160]	@ (8007bdc <RCCEx_PLL2_Config+0x15c>)
 8007b3a:	4313      	orrs	r3, r2
 8007b3c:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8007b3e:	4b27      	ldr	r3, [pc, #156]	@ (8007bdc <RCCEx_PLL2_Config+0x15c>)
 8007b40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007b42:	4a26      	ldr	r2, [pc, #152]	@ (8007bdc <RCCEx_PLL2_Config+0x15c>)
 8007b44:	f023 0310 	bic.w	r3, r3, #16
 8007b48:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8007b4a:	4b24      	ldr	r3, [pc, #144]	@ (8007bdc <RCCEx_PLL2_Config+0x15c>)
 8007b4c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007b4e:	4b24      	ldr	r3, [pc, #144]	@ (8007be0 <RCCEx_PLL2_Config+0x160>)
 8007b50:	4013      	ands	r3, r2
 8007b52:	687a      	ldr	r2, [r7, #4]
 8007b54:	69d2      	ldr	r2, [r2, #28]
 8007b56:	00d2      	lsls	r2, r2, #3
 8007b58:	4920      	ldr	r1, [pc, #128]	@ (8007bdc <RCCEx_PLL2_Config+0x15c>)
 8007b5a:	4313      	orrs	r3, r2
 8007b5c:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8007b5e:	4b1f      	ldr	r3, [pc, #124]	@ (8007bdc <RCCEx_PLL2_Config+0x15c>)
 8007b60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007b62:	4a1e      	ldr	r2, [pc, #120]	@ (8007bdc <RCCEx_PLL2_Config+0x15c>)
 8007b64:	f043 0310 	orr.w	r3, r3, #16
 8007b68:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8007b6a:	683b      	ldr	r3, [r7, #0]
 8007b6c:	2b00      	cmp	r3, #0
 8007b6e:	d106      	bne.n	8007b7e <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8007b70:	4b1a      	ldr	r3, [pc, #104]	@ (8007bdc <RCCEx_PLL2_Config+0x15c>)
 8007b72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007b74:	4a19      	ldr	r2, [pc, #100]	@ (8007bdc <RCCEx_PLL2_Config+0x15c>)
 8007b76:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007b7a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8007b7c:	e00f      	b.n	8007b9e <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8007b7e:	683b      	ldr	r3, [r7, #0]
 8007b80:	2b01      	cmp	r3, #1
 8007b82:	d106      	bne.n	8007b92 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8007b84:	4b15      	ldr	r3, [pc, #84]	@ (8007bdc <RCCEx_PLL2_Config+0x15c>)
 8007b86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007b88:	4a14      	ldr	r2, [pc, #80]	@ (8007bdc <RCCEx_PLL2_Config+0x15c>)
 8007b8a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007b8e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8007b90:	e005      	b.n	8007b9e <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8007b92:	4b12      	ldr	r3, [pc, #72]	@ (8007bdc <RCCEx_PLL2_Config+0x15c>)
 8007b94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007b96:	4a11      	ldr	r2, [pc, #68]	@ (8007bdc <RCCEx_PLL2_Config+0x15c>)
 8007b98:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8007b9c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8007b9e:	4b0f      	ldr	r3, [pc, #60]	@ (8007bdc <RCCEx_PLL2_Config+0x15c>)
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	4a0e      	ldr	r2, [pc, #56]	@ (8007bdc <RCCEx_PLL2_Config+0x15c>)
 8007ba4:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8007ba8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007baa:	f7fb f8bd 	bl	8002d28 <HAL_GetTick>
 8007bae:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8007bb0:	e008      	b.n	8007bc4 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8007bb2:	f7fb f8b9 	bl	8002d28 <HAL_GetTick>
 8007bb6:	4602      	mov	r2, r0
 8007bb8:	68bb      	ldr	r3, [r7, #8]
 8007bba:	1ad3      	subs	r3, r2, r3
 8007bbc:	2b02      	cmp	r3, #2
 8007bbe:	d901      	bls.n	8007bc4 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8007bc0:	2303      	movs	r3, #3
 8007bc2:	e006      	b.n	8007bd2 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8007bc4:	4b05      	ldr	r3, [pc, #20]	@ (8007bdc <RCCEx_PLL2_Config+0x15c>)
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007bcc:	2b00      	cmp	r3, #0
 8007bce:	d0f0      	beq.n	8007bb2 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8007bd0:	7bfb      	ldrb	r3, [r7, #15]
}
 8007bd2:	4618      	mov	r0, r3
 8007bd4:	3710      	adds	r7, #16
 8007bd6:	46bd      	mov	sp, r7
 8007bd8:	bd80      	pop	{r7, pc}
 8007bda:	bf00      	nop
 8007bdc:	58024400 	.word	0x58024400
 8007be0:	ffff0007 	.word	0xffff0007

08007be4 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8007be4:	b580      	push	{r7, lr}
 8007be6:	b084      	sub	sp, #16
 8007be8:	af00      	add	r7, sp, #0
 8007bea:	6078      	str	r0, [r7, #4]
 8007bec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007bee:	2300      	movs	r3, #0
 8007bf0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8007bf2:	4b53      	ldr	r3, [pc, #332]	@ (8007d40 <RCCEx_PLL3_Config+0x15c>)
 8007bf4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007bf6:	f003 0303 	and.w	r3, r3, #3
 8007bfa:	2b03      	cmp	r3, #3
 8007bfc:	d101      	bne.n	8007c02 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8007bfe:	2301      	movs	r3, #1
 8007c00:	e099      	b.n	8007d36 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8007c02:	4b4f      	ldr	r3, [pc, #316]	@ (8007d40 <RCCEx_PLL3_Config+0x15c>)
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	4a4e      	ldr	r2, [pc, #312]	@ (8007d40 <RCCEx_PLL3_Config+0x15c>)
 8007c08:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007c0c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007c0e:	f7fb f88b 	bl	8002d28 <HAL_GetTick>
 8007c12:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8007c14:	e008      	b.n	8007c28 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8007c16:	f7fb f887 	bl	8002d28 <HAL_GetTick>
 8007c1a:	4602      	mov	r2, r0
 8007c1c:	68bb      	ldr	r3, [r7, #8]
 8007c1e:	1ad3      	subs	r3, r2, r3
 8007c20:	2b02      	cmp	r3, #2
 8007c22:	d901      	bls.n	8007c28 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8007c24:	2303      	movs	r3, #3
 8007c26:	e086      	b.n	8007d36 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8007c28:	4b45      	ldr	r3, [pc, #276]	@ (8007d40 <RCCEx_PLL3_Config+0x15c>)
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007c30:	2b00      	cmp	r3, #0
 8007c32:	d1f0      	bne.n	8007c16 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8007c34:	4b42      	ldr	r3, [pc, #264]	@ (8007d40 <RCCEx_PLL3_Config+0x15c>)
 8007c36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c38:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	051b      	lsls	r3, r3, #20
 8007c42:	493f      	ldr	r1, [pc, #252]	@ (8007d40 <RCCEx_PLL3_Config+0x15c>)
 8007c44:	4313      	orrs	r3, r2
 8007c46:	628b      	str	r3, [r1, #40]	@ 0x28
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	685b      	ldr	r3, [r3, #4]
 8007c4c:	3b01      	subs	r3, #1
 8007c4e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	689b      	ldr	r3, [r3, #8]
 8007c56:	3b01      	subs	r3, #1
 8007c58:	025b      	lsls	r3, r3, #9
 8007c5a:	b29b      	uxth	r3, r3
 8007c5c:	431a      	orrs	r2, r3
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	68db      	ldr	r3, [r3, #12]
 8007c62:	3b01      	subs	r3, #1
 8007c64:	041b      	lsls	r3, r3, #16
 8007c66:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8007c6a:	431a      	orrs	r2, r3
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	691b      	ldr	r3, [r3, #16]
 8007c70:	3b01      	subs	r3, #1
 8007c72:	061b      	lsls	r3, r3, #24
 8007c74:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8007c78:	4931      	ldr	r1, [pc, #196]	@ (8007d40 <RCCEx_PLL3_Config+0x15c>)
 8007c7a:	4313      	orrs	r3, r2
 8007c7c:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8007c7e:	4b30      	ldr	r3, [pc, #192]	@ (8007d40 <RCCEx_PLL3_Config+0x15c>)
 8007c80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c82:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	695b      	ldr	r3, [r3, #20]
 8007c8a:	492d      	ldr	r1, [pc, #180]	@ (8007d40 <RCCEx_PLL3_Config+0x15c>)
 8007c8c:	4313      	orrs	r3, r2
 8007c8e:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8007c90:	4b2b      	ldr	r3, [pc, #172]	@ (8007d40 <RCCEx_PLL3_Config+0x15c>)
 8007c92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c94:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	699b      	ldr	r3, [r3, #24]
 8007c9c:	4928      	ldr	r1, [pc, #160]	@ (8007d40 <RCCEx_PLL3_Config+0x15c>)
 8007c9e:	4313      	orrs	r3, r2
 8007ca0:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8007ca2:	4b27      	ldr	r3, [pc, #156]	@ (8007d40 <RCCEx_PLL3_Config+0x15c>)
 8007ca4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ca6:	4a26      	ldr	r2, [pc, #152]	@ (8007d40 <RCCEx_PLL3_Config+0x15c>)
 8007ca8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007cac:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8007cae:	4b24      	ldr	r3, [pc, #144]	@ (8007d40 <RCCEx_PLL3_Config+0x15c>)
 8007cb0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007cb2:	4b24      	ldr	r3, [pc, #144]	@ (8007d44 <RCCEx_PLL3_Config+0x160>)
 8007cb4:	4013      	ands	r3, r2
 8007cb6:	687a      	ldr	r2, [r7, #4]
 8007cb8:	69d2      	ldr	r2, [r2, #28]
 8007cba:	00d2      	lsls	r2, r2, #3
 8007cbc:	4920      	ldr	r1, [pc, #128]	@ (8007d40 <RCCEx_PLL3_Config+0x15c>)
 8007cbe:	4313      	orrs	r3, r2
 8007cc0:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8007cc2:	4b1f      	ldr	r3, [pc, #124]	@ (8007d40 <RCCEx_PLL3_Config+0x15c>)
 8007cc4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007cc6:	4a1e      	ldr	r2, [pc, #120]	@ (8007d40 <RCCEx_PLL3_Config+0x15c>)
 8007cc8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007ccc:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8007cce:	683b      	ldr	r3, [r7, #0]
 8007cd0:	2b00      	cmp	r3, #0
 8007cd2:	d106      	bne.n	8007ce2 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8007cd4:	4b1a      	ldr	r3, [pc, #104]	@ (8007d40 <RCCEx_PLL3_Config+0x15c>)
 8007cd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007cd8:	4a19      	ldr	r2, [pc, #100]	@ (8007d40 <RCCEx_PLL3_Config+0x15c>)
 8007cda:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8007cde:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8007ce0:	e00f      	b.n	8007d02 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8007ce2:	683b      	ldr	r3, [r7, #0]
 8007ce4:	2b01      	cmp	r3, #1
 8007ce6:	d106      	bne.n	8007cf6 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8007ce8:	4b15      	ldr	r3, [pc, #84]	@ (8007d40 <RCCEx_PLL3_Config+0x15c>)
 8007cea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007cec:	4a14      	ldr	r2, [pc, #80]	@ (8007d40 <RCCEx_PLL3_Config+0x15c>)
 8007cee:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8007cf2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8007cf4:	e005      	b.n	8007d02 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8007cf6:	4b12      	ldr	r3, [pc, #72]	@ (8007d40 <RCCEx_PLL3_Config+0x15c>)
 8007cf8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007cfa:	4a11      	ldr	r2, [pc, #68]	@ (8007d40 <RCCEx_PLL3_Config+0x15c>)
 8007cfc:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007d00:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8007d02:	4b0f      	ldr	r3, [pc, #60]	@ (8007d40 <RCCEx_PLL3_Config+0x15c>)
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	4a0e      	ldr	r2, [pc, #56]	@ (8007d40 <RCCEx_PLL3_Config+0x15c>)
 8007d08:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007d0c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007d0e:	f7fb f80b 	bl	8002d28 <HAL_GetTick>
 8007d12:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8007d14:	e008      	b.n	8007d28 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8007d16:	f7fb f807 	bl	8002d28 <HAL_GetTick>
 8007d1a:	4602      	mov	r2, r0
 8007d1c:	68bb      	ldr	r3, [r7, #8]
 8007d1e:	1ad3      	subs	r3, r2, r3
 8007d20:	2b02      	cmp	r3, #2
 8007d22:	d901      	bls.n	8007d28 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8007d24:	2303      	movs	r3, #3
 8007d26:	e006      	b.n	8007d36 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8007d28:	4b05      	ldr	r3, [pc, #20]	@ (8007d40 <RCCEx_PLL3_Config+0x15c>)
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007d30:	2b00      	cmp	r3, #0
 8007d32:	d0f0      	beq.n	8007d16 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8007d34:	7bfb      	ldrb	r3, [r7, #15]
}
 8007d36:	4618      	mov	r0, r3
 8007d38:	3710      	adds	r7, #16
 8007d3a:	46bd      	mov	sp, r7
 8007d3c:	bd80      	pop	{r7, pc}
 8007d3e:	bf00      	nop
 8007d40:	58024400 	.word	0x58024400
 8007d44:	ffff0007 	.word	0xffff0007

08007d48 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007d48:	b580      	push	{r7, lr}
 8007d4a:	b082      	sub	sp, #8
 8007d4c:	af00      	add	r7, sp, #0
 8007d4e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	2b00      	cmp	r3, #0
 8007d54:	d101      	bne.n	8007d5a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007d56:	2301      	movs	r3, #1
 8007d58:	e049      	b.n	8007dee <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007d60:	b2db      	uxtb	r3, r3
 8007d62:	2b00      	cmp	r3, #0
 8007d64:	d106      	bne.n	8007d74 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	2200      	movs	r2, #0
 8007d6a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007d6e:	6878      	ldr	r0, [r7, #4]
 8007d70:	f7fa f824 	bl	8001dbc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	2202      	movs	r2, #2
 8007d78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	681a      	ldr	r2, [r3, #0]
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	3304      	adds	r3, #4
 8007d84:	4619      	mov	r1, r3
 8007d86:	4610      	mov	r0, r2
 8007d88:	f000 fb12 	bl	80083b0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	2201      	movs	r2, #1
 8007d90:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	2201      	movs	r2, #1
 8007d98:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	2201      	movs	r2, #1
 8007da0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	2201      	movs	r2, #1
 8007da8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	2201      	movs	r2, #1
 8007db0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	2201      	movs	r2, #1
 8007db8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	2201      	movs	r2, #1
 8007dc0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	2201      	movs	r2, #1
 8007dc8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	2201      	movs	r2, #1
 8007dd0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	2201      	movs	r2, #1
 8007dd8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	2201      	movs	r2, #1
 8007de0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	2201      	movs	r2, #1
 8007de8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007dec:	2300      	movs	r3, #0
}
 8007dee:	4618      	mov	r0, r3
 8007df0:	3708      	adds	r7, #8
 8007df2:	46bd      	mov	sp, r7
 8007df4:	bd80      	pop	{r7, pc}
	...

08007df8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007df8:	b480      	push	{r7}
 8007dfa:	b085      	sub	sp, #20
 8007dfc:	af00      	add	r7, sp, #0
 8007dfe:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007e06:	b2db      	uxtb	r3, r3
 8007e08:	2b01      	cmp	r3, #1
 8007e0a:	d001      	beq.n	8007e10 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007e0c:	2301      	movs	r3, #1
 8007e0e:	e05e      	b.n	8007ece <HAL_TIM_Base_Start_IT+0xd6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	2202      	movs	r2, #2
 8007e14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	68da      	ldr	r2, [r3, #12]
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	681b      	ldr	r3, [r3, #0]
 8007e22:	f042 0201 	orr.w	r2, r2, #1
 8007e26:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	4a2b      	ldr	r2, [pc, #172]	@ (8007edc <HAL_TIM_Base_Start_IT+0xe4>)
 8007e2e:	4293      	cmp	r3, r2
 8007e30:	d02c      	beq.n	8007e8c <HAL_TIM_Base_Start_IT+0x94>
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007e3a:	d027      	beq.n	8007e8c <HAL_TIM_Base_Start_IT+0x94>
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	4a27      	ldr	r2, [pc, #156]	@ (8007ee0 <HAL_TIM_Base_Start_IT+0xe8>)
 8007e42:	4293      	cmp	r3, r2
 8007e44:	d022      	beq.n	8007e8c <HAL_TIM_Base_Start_IT+0x94>
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	681b      	ldr	r3, [r3, #0]
 8007e4a:	4a26      	ldr	r2, [pc, #152]	@ (8007ee4 <HAL_TIM_Base_Start_IT+0xec>)
 8007e4c:	4293      	cmp	r3, r2
 8007e4e:	d01d      	beq.n	8007e8c <HAL_TIM_Base_Start_IT+0x94>
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	4a24      	ldr	r2, [pc, #144]	@ (8007ee8 <HAL_TIM_Base_Start_IT+0xf0>)
 8007e56:	4293      	cmp	r3, r2
 8007e58:	d018      	beq.n	8007e8c <HAL_TIM_Base_Start_IT+0x94>
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	4a23      	ldr	r2, [pc, #140]	@ (8007eec <HAL_TIM_Base_Start_IT+0xf4>)
 8007e60:	4293      	cmp	r3, r2
 8007e62:	d013      	beq.n	8007e8c <HAL_TIM_Base_Start_IT+0x94>
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	681b      	ldr	r3, [r3, #0]
 8007e68:	4a21      	ldr	r2, [pc, #132]	@ (8007ef0 <HAL_TIM_Base_Start_IT+0xf8>)
 8007e6a:	4293      	cmp	r3, r2
 8007e6c:	d00e      	beq.n	8007e8c <HAL_TIM_Base_Start_IT+0x94>
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	681b      	ldr	r3, [r3, #0]
 8007e72:	4a20      	ldr	r2, [pc, #128]	@ (8007ef4 <HAL_TIM_Base_Start_IT+0xfc>)
 8007e74:	4293      	cmp	r3, r2
 8007e76:	d009      	beq.n	8007e8c <HAL_TIM_Base_Start_IT+0x94>
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	681b      	ldr	r3, [r3, #0]
 8007e7c:	4a1e      	ldr	r2, [pc, #120]	@ (8007ef8 <HAL_TIM_Base_Start_IT+0x100>)
 8007e7e:	4293      	cmp	r3, r2
 8007e80:	d004      	beq.n	8007e8c <HAL_TIM_Base_Start_IT+0x94>
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	4a1d      	ldr	r2, [pc, #116]	@ (8007efc <HAL_TIM_Base_Start_IT+0x104>)
 8007e88:	4293      	cmp	r3, r2
 8007e8a:	d115      	bne.n	8007eb8 <HAL_TIM_Base_Start_IT+0xc0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	681b      	ldr	r3, [r3, #0]
 8007e90:	689a      	ldr	r2, [r3, #8]
 8007e92:	4b1b      	ldr	r3, [pc, #108]	@ (8007f00 <HAL_TIM_Base_Start_IT+0x108>)
 8007e94:	4013      	ands	r3, r2
 8007e96:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	2b06      	cmp	r3, #6
 8007e9c:	d015      	beq.n	8007eca <HAL_TIM_Base_Start_IT+0xd2>
 8007e9e:	68fb      	ldr	r3, [r7, #12]
 8007ea0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007ea4:	d011      	beq.n	8007eca <HAL_TIM_Base_Start_IT+0xd2>
    {
      __HAL_TIM_ENABLE(htim);
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	681a      	ldr	r2, [r3, #0]
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	f042 0201 	orr.w	r2, r2, #1
 8007eb4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007eb6:	e008      	b.n	8007eca <HAL_TIM_Base_Start_IT+0xd2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	681a      	ldr	r2, [r3, #0]
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	681b      	ldr	r3, [r3, #0]
 8007ec2:	f042 0201 	orr.w	r2, r2, #1
 8007ec6:	601a      	str	r2, [r3, #0]
 8007ec8:	e000      	b.n	8007ecc <HAL_TIM_Base_Start_IT+0xd4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007eca:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007ecc:	2300      	movs	r3, #0
}
 8007ece:	4618      	mov	r0, r3
 8007ed0:	3714      	adds	r7, #20
 8007ed2:	46bd      	mov	sp, r7
 8007ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ed8:	4770      	bx	lr
 8007eda:	bf00      	nop
 8007edc:	40010000 	.word	0x40010000
 8007ee0:	40000400 	.word	0x40000400
 8007ee4:	40000800 	.word	0x40000800
 8007ee8:	40000c00 	.word	0x40000c00
 8007eec:	40010400 	.word	0x40010400
 8007ef0:	40001800 	.word	0x40001800
 8007ef4:	40014000 	.word	0x40014000
 8007ef8:	4000e000 	.word	0x4000e000
 8007efc:	4000e400 	.word	0x4000e400
 8007f00:	00010007 	.word	0x00010007

08007f04 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8007f04:	b480      	push	{r7}
 8007f06:	b083      	sub	sp, #12
 8007f08:	af00      	add	r7, sp, #0
 8007f0a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	681b      	ldr	r3, [r3, #0]
 8007f10:	68da      	ldr	r2, [r3, #12]
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	f022 0201 	bic.w	r2, r2, #1
 8007f1a:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	6a1a      	ldr	r2, [r3, #32]
 8007f22:	f241 1311 	movw	r3, #4369	@ 0x1111
 8007f26:	4013      	ands	r3, r2
 8007f28:	2b00      	cmp	r3, #0
 8007f2a:	d10f      	bne.n	8007f4c <HAL_TIM_Base_Stop_IT+0x48>
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	6a1a      	ldr	r2, [r3, #32]
 8007f32:	f240 4344 	movw	r3, #1092	@ 0x444
 8007f36:	4013      	ands	r3, r2
 8007f38:	2b00      	cmp	r3, #0
 8007f3a:	d107      	bne.n	8007f4c <HAL_TIM_Base_Stop_IT+0x48>
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	681a      	ldr	r2, [r3, #0]
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	f022 0201 	bic.w	r2, r2, #1
 8007f4a:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	2201      	movs	r2, #1
 8007f50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8007f54:	2300      	movs	r3, #0
}
 8007f56:	4618      	mov	r0, r3
 8007f58:	370c      	adds	r7, #12
 8007f5a:	46bd      	mov	sp, r7
 8007f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f60:	4770      	bx	lr

08007f62 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007f62:	b580      	push	{r7, lr}
 8007f64:	b084      	sub	sp, #16
 8007f66:	af00      	add	r7, sp, #0
 8007f68:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	681b      	ldr	r3, [r3, #0]
 8007f6e:	68db      	ldr	r3, [r3, #12]
 8007f70:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	681b      	ldr	r3, [r3, #0]
 8007f76:	691b      	ldr	r3, [r3, #16]
 8007f78:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8007f7a:	68bb      	ldr	r3, [r7, #8]
 8007f7c:	f003 0302 	and.w	r3, r3, #2
 8007f80:	2b00      	cmp	r3, #0
 8007f82:	d020      	beq.n	8007fc6 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8007f84:	68fb      	ldr	r3, [r7, #12]
 8007f86:	f003 0302 	and.w	r3, r3, #2
 8007f8a:	2b00      	cmp	r3, #0
 8007f8c:	d01b      	beq.n	8007fc6 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	681b      	ldr	r3, [r3, #0]
 8007f92:	f06f 0202 	mvn.w	r2, #2
 8007f96:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	2201      	movs	r2, #1
 8007f9c:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	681b      	ldr	r3, [r3, #0]
 8007fa2:	699b      	ldr	r3, [r3, #24]
 8007fa4:	f003 0303 	and.w	r3, r3, #3
 8007fa8:	2b00      	cmp	r3, #0
 8007faa:	d003      	beq.n	8007fb4 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007fac:	6878      	ldr	r0, [r7, #4]
 8007fae:	f000 f9e1 	bl	8008374 <HAL_TIM_IC_CaptureCallback>
 8007fb2:	e005      	b.n	8007fc0 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007fb4:	6878      	ldr	r0, [r7, #4]
 8007fb6:	f000 f9d3 	bl	8008360 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007fba:	6878      	ldr	r0, [r7, #4]
 8007fbc:	f000 f9e4 	bl	8008388 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	2200      	movs	r2, #0
 8007fc4:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8007fc6:	68bb      	ldr	r3, [r7, #8]
 8007fc8:	f003 0304 	and.w	r3, r3, #4
 8007fcc:	2b00      	cmp	r3, #0
 8007fce:	d020      	beq.n	8008012 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8007fd0:	68fb      	ldr	r3, [r7, #12]
 8007fd2:	f003 0304 	and.w	r3, r3, #4
 8007fd6:	2b00      	cmp	r3, #0
 8007fd8:	d01b      	beq.n	8008012 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	681b      	ldr	r3, [r3, #0]
 8007fde:	f06f 0204 	mvn.w	r2, #4
 8007fe2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	2202      	movs	r2, #2
 8007fe8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	699b      	ldr	r3, [r3, #24]
 8007ff0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007ff4:	2b00      	cmp	r3, #0
 8007ff6:	d003      	beq.n	8008000 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007ff8:	6878      	ldr	r0, [r7, #4]
 8007ffa:	f000 f9bb 	bl	8008374 <HAL_TIM_IC_CaptureCallback>
 8007ffe:	e005      	b.n	800800c <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008000:	6878      	ldr	r0, [r7, #4]
 8008002:	f000 f9ad 	bl	8008360 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008006:	6878      	ldr	r0, [r7, #4]
 8008008:	f000 f9be 	bl	8008388 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	2200      	movs	r2, #0
 8008010:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8008012:	68bb      	ldr	r3, [r7, #8]
 8008014:	f003 0308 	and.w	r3, r3, #8
 8008018:	2b00      	cmp	r3, #0
 800801a:	d020      	beq.n	800805e <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800801c:	68fb      	ldr	r3, [r7, #12]
 800801e:	f003 0308 	and.w	r3, r3, #8
 8008022:	2b00      	cmp	r3, #0
 8008024:	d01b      	beq.n	800805e <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	681b      	ldr	r3, [r3, #0]
 800802a:	f06f 0208 	mvn.w	r2, #8
 800802e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	2204      	movs	r2, #4
 8008034:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	69db      	ldr	r3, [r3, #28]
 800803c:	f003 0303 	and.w	r3, r3, #3
 8008040:	2b00      	cmp	r3, #0
 8008042:	d003      	beq.n	800804c <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008044:	6878      	ldr	r0, [r7, #4]
 8008046:	f000 f995 	bl	8008374 <HAL_TIM_IC_CaptureCallback>
 800804a:	e005      	b.n	8008058 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800804c:	6878      	ldr	r0, [r7, #4]
 800804e:	f000 f987 	bl	8008360 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008052:	6878      	ldr	r0, [r7, #4]
 8008054:	f000 f998 	bl	8008388 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	2200      	movs	r2, #0
 800805c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800805e:	68bb      	ldr	r3, [r7, #8]
 8008060:	f003 0310 	and.w	r3, r3, #16
 8008064:	2b00      	cmp	r3, #0
 8008066:	d020      	beq.n	80080aa <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8008068:	68fb      	ldr	r3, [r7, #12]
 800806a:	f003 0310 	and.w	r3, r3, #16
 800806e:	2b00      	cmp	r3, #0
 8008070:	d01b      	beq.n	80080aa <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	f06f 0210 	mvn.w	r2, #16
 800807a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	2208      	movs	r2, #8
 8008080:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	69db      	ldr	r3, [r3, #28]
 8008088:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800808c:	2b00      	cmp	r3, #0
 800808e:	d003      	beq.n	8008098 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008090:	6878      	ldr	r0, [r7, #4]
 8008092:	f000 f96f 	bl	8008374 <HAL_TIM_IC_CaptureCallback>
 8008096:	e005      	b.n	80080a4 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008098:	6878      	ldr	r0, [r7, #4]
 800809a:	f000 f961 	bl	8008360 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800809e:	6878      	ldr	r0, [r7, #4]
 80080a0:	f000 f972 	bl	8008388 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	2200      	movs	r2, #0
 80080a8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80080aa:	68bb      	ldr	r3, [r7, #8]
 80080ac:	f003 0301 	and.w	r3, r3, #1
 80080b0:	2b00      	cmp	r3, #0
 80080b2:	d00c      	beq.n	80080ce <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80080b4:	68fb      	ldr	r3, [r7, #12]
 80080b6:	f003 0301 	and.w	r3, r3, #1
 80080ba:	2b00      	cmp	r3, #0
 80080bc:	d007      	beq.n	80080ce <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	f06f 0201 	mvn.w	r2, #1
 80080c6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80080c8:	6878      	ldr	r0, [r7, #4]
 80080ca:	f7f9 fa85 	bl	80015d8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80080ce:	68bb      	ldr	r3, [r7, #8]
 80080d0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80080d4:	2b00      	cmp	r3, #0
 80080d6:	d104      	bne.n	80080e2 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80080d8:	68bb      	ldr	r3, [r7, #8]
 80080da:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80080de:	2b00      	cmp	r3, #0
 80080e0:	d00c      	beq.n	80080fc <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80080e2:	68fb      	ldr	r3, [r7, #12]
 80080e4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80080e8:	2b00      	cmp	r3, #0
 80080ea:	d007      	beq.n	80080fc <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80080f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80080f6:	6878      	ldr	r0, [r7, #4]
 80080f8:	f000 fb50 	bl	800879c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80080fc:	68bb      	ldr	r3, [r7, #8]
 80080fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008102:	2b00      	cmp	r3, #0
 8008104:	d00c      	beq.n	8008120 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008106:	68fb      	ldr	r3, [r7, #12]
 8008108:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800810c:	2b00      	cmp	r3, #0
 800810e:	d007      	beq.n	8008120 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	681b      	ldr	r3, [r3, #0]
 8008114:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8008118:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800811a:	6878      	ldr	r0, [r7, #4]
 800811c:	f000 fb48 	bl	80087b0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8008120:	68bb      	ldr	r3, [r7, #8]
 8008122:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008126:	2b00      	cmp	r3, #0
 8008128:	d00c      	beq.n	8008144 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800812a:	68fb      	ldr	r3, [r7, #12]
 800812c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008130:	2b00      	cmp	r3, #0
 8008132:	d007      	beq.n	8008144 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800813c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800813e:	6878      	ldr	r0, [r7, #4]
 8008140:	f000 f92c 	bl	800839c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8008144:	68bb      	ldr	r3, [r7, #8]
 8008146:	f003 0320 	and.w	r3, r3, #32
 800814a:	2b00      	cmp	r3, #0
 800814c:	d00c      	beq.n	8008168 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800814e:	68fb      	ldr	r3, [r7, #12]
 8008150:	f003 0320 	and.w	r3, r3, #32
 8008154:	2b00      	cmp	r3, #0
 8008156:	d007      	beq.n	8008168 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	f06f 0220 	mvn.w	r2, #32
 8008160:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008162:	6878      	ldr	r0, [r7, #4]
 8008164:	f000 fb10 	bl	8008788 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008168:	bf00      	nop
 800816a:	3710      	adds	r7, #16
 800816c:	46bd      	mov	sp, r7
 800816e:	bd80      	pop	{r7, pc}

08008170 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008170:	b580      	push	{r7, lr}
 8008172:	b084      	sub	sp, #16
 8008174:	af00      	add	r7, sp, #0
 8008176:	6078      	str	r0, [r7, #4]
 8008178:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800817a:	2300      	movs	r3, #0
 800817c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008184:	2b01      	cmp	r3, #1
 8008186:	d101      	bne.n	800818c <HAL_TIM_ConfigClockSource+0x1c>
 8008188:	2302      	movs	r3, #2
 800818a:	e0dc      	b.n	8008346 <HAL_TIM_ConfigClockSource+0x1d6>
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	2201      	movs	r2, #1
 8008190:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	2202      	movs	r2, #2
 8008198:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	681b      	ldr	r3, [r3, #0]
 80081a0:	689b      	ldr	r3, [r3, #8]
 80081a2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80081a4:	68ba      	ldr	r2, [r7, #8]
 80081a6:	4b6a      	ldr	r3, [pc, #424]	@ (8008350 <HAL_TIM_ConfigClockSource+0x1e0>)
 80081a8:	4013      	ands	r3, r2
 80081aa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80081ac:	68bb      	ldr	r3, [r7, #8]
 80081ae:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80081b2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	68ba      	ldr	r2, [r7, #8]
 80081ba:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80081bc:	683b      	ldr	r3, [r7, #0]
 80081be:	681b      	ldr	r3, [r3, #0]
 80081c0:	4a64      	ldr	r2, [pc, #400]	@ (8008354 <HAL_TIM_ConfigClockSource+0x1e4>)
 80081c2:	4293      	cmp	r3, r2
 80081c4:	f000 80a9 	beq.w	800831a <HAL_TIM_ConfigClockSource+0x1aa>
 80081c8:	4a62      	ldr	r2, [pc, #392]	@ (8008354 <HAL_TIM_ConfigClockSource+0x1e4>)
 80081ca:	4293      	cmp	r3, r2
 80081cc:	f200 80ae 	bhi.w	800832c <HAL_TIM_ConfigClockSource+0x1bc>
 80081d0:	4a61      	ldr	r2, [pc, #388]	@ (8008358 <HAL_TIM_ConfigClockSource+0x1e8>)
 80081d2:	4293      	cmp	r3, r2
 80081d4:	f000 80a1 	beq.w	800831a <HAL_TIM_ConfigClockSource+0x1aa>
 80081d8:	4a5f      	ldr	r2, [pc, #380]	@ (8008358 <HAL_TIM_ConfigClockSource+0x1e8>)
 80081da:	4293      	cmp	r3, r2
 80081dc:	f200 80a6 	bhi.w	800832c <HAL_TIM_ConfigClockSource+0x1bc>
 80081e0:	4a5e      	ldr	r2, [pc, #376]	@ (800835c <HAL_TIM_ConfigClockSource+0x1ec>)
 80081e2:	4293      	cmp	r3, r2
 80081e4:	f000 8099 	beq.w	800831a <HAL_TIM_ConfigClockSource+0x1aa>
 80081e8:	4a5c      	ldr	r2, [pc, #368]	@ (800835c <HAL_TIM_ConfigClockSource+0x1ec>)
 80081ea:	4293      	cmp	r3, r2
 80081ec:	f200 809e 	bhi.w	800832c <HAL_TIM_ConfigClockSource+0x1bc>
 80081f0:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 80081f4:	f000 8091 	beq.w	800831a <HAL_TIM_ConfigClockSource+0x1aa>
 80081f8:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 80081fc:	f200 8096 	bhi.w	800832c <HAL_TIM_ConfigClockSource+0x1bc>
 8008200:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008204:	f000 8089 	beq.w	800831a <HAL_TIM_ConfigClockSource+0x1aa>
 8008208:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800820c:	f200 808e 	bhi.w	800832c <HAL_TIM_ConfigClockSource+0x1bc>
 8008210:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008214:	d03e      	beq.n	8008294 <HAL_TIM_ConfigClockSource+0x124>
 8008216:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800821a:	f200 8087 	bhi.w	800832c <HAL_TIM_ConfigClockSource+0x1bc>
 800821e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008222:	f000 8086 	beq.w	8008332 <HAL_TIM_ConfigClockSource+0x1c2>
 8008226:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800822a:	d87f      	bhi.n	800832c <HAL_TIM_ConfigClockSource+0x1bc>
 800822c:	2b70      	cmp	r3, #112	@ 0x70
 800822e:	d01a      	beq.n	8008266 <HAL_TIM_ConfigClockSource+0xf6>
 8008230:	2b70      	cmp	r3, #112	@ 0x70
 8008232:	d87b      	bhi.n	800832c <HAL_TIM_ConfigClockSource+0x1bc>
 8008234:	2b60      	cmp	r3, #96	@ 0x60
 8008236:	d050      	beq.n	80082da <HAL_TIM_ConfigClockSource+0x16a>
 8008238:	2b60      	cmp	r3, #96	@ 0x60
 800823a:	d877      	bhi.n	800832c <HAL_TIM_ConfigClockSource+0x1bc>
 800823c:	2b50      	cmp	r3, #80	@ 0x50
 800823e:	d03c      	beq.n	80082ba <HAL_TIM_ConfigClockSource+0x14a>
 8008240:	2b50      	cmp	r3, #80	@ 0x50
 8008242:	d873      	bhi.n	800832c <HAL_TIM_ConfigClockSource+0x1bc>
 8008244:	2b40      	cmp	r3, #64	@ 0x40
 8008246:	d058      	beq.n	80082fa <HAL_TIM_ConfigClockSource+0x18a>
 8008248:	2b40      	cmp	r3, #64	@ 0x40
 800824a:	d86f      	bhi.n	800832c <HAL_TIM_ConfigClockSource+0x1bc>
 800824c:	2b30      	cmp	r3, #48	@ 0x30
 800824e:	d064      	beq.n	800831a <HAL_TIM_ConfigClockSource+0x1aa>
 8008250:	2b30      	cmp	r3, #48	@ 0x30
 8008252:	d86b      	bhi.n	800832c <HAL_TIM_ConfigClockSource+0x1bc>
 8008254:	2b20      	cmp	r3, #32
 8008256:	d060      	beq.n	800831a <HAL_TIM_ConfigClockSource+0x1aa>
 8008258:	2b20      	cmp	r3, #32
 800825a:	d867      	bhi.n	800832c <HAL_TIM_ConfigClockSource+0x1bc>
 800825c:	2b00      	cmp	r3, #0
 800825e:	d05c      	beq.n	800831a <HAL_TIM_ConfigClockSource+0x1aa>
 8008260:	2b10      	cmp	r3, #16
 8008262:	d05a      	beq.n	800831a <HAL_TIM_ConfigClockSource+0x1aa>
 8008264:	e062      	b.n	800832c <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800826a:	683b      	ldr	r3, [r7, #0]
 800826c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800826e:	683b      	ldr	r3, [r7, #0]
 8008270:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008272:	683b      	ldr	r3, [r7, #0]
 8008274:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008276:	f000 f9cb 	bl	8008610 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	689b      	ldr	r3, [r3, #8]
 8008280:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008282:	68bb      	ldr	r3, [r7, #8]
 8008284:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8008288:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	681b      	ldr	r3, [r3, #0]
 800828e:	68ba      	ldr	r2, [r7, #8]
 8008290:	609a      	str	r2, [r3, #8]
      break;
 8008292:	e04f      	b.n	8008334 <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008298:	683b      	ldr	r3, [r7, #0]
 800829a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800829c:	683b      	ldr	r3, [r7, #0]
 800829e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80082a0:	683b      	ldr	r3, [r7, #0]
 80082a2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80082a4:	f000 f9b4 	bl	8008610 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	689a      	ldr	r2, [r3, #8]
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	681b      	ldr	r3, [r3, #0]
 80082b2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80082b6:	609a      	str	r2, [r3, #8]
      break;
 80082b8:	e03c      	b.n	8008334 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80082be:	683b      	ldr	r3, [r7, #0]
 80082c0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80082c2:	683b      	ldr	r3, [r7, #0]
 80082c4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80082c6:	461a      	mov	r2, r3
 80082c8:	f000 f924 	bl	8008514 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	2150      	movs	r1, #80	@ 0x50
 80082d2:	4618      	mov	r0, r3
 80082d4:	f000 f97e 	bl	80085d4 <TIM_ITRx_SetConfig>
      break;
 80082d8:	e02c      	b.n	8008334 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80082de:	683b      	ldr	r3, [r7, #0]
 80082e0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80082e2:	683b      	ldr	r3, [r7, #0]
 80082e4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80082e6:	461a      	mov	r2, r3
 80082e8:	f000 f943 	bl	8008572 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	681b      	ldr	r3, [r3, #0]
 80082f0:	2160      	movs	r1, #96	@ 0x60
 80082f2:	4618      	mov	r0, r3
 80082f4:	f000 f96e 	bl	80085d4 <TIM_ITRx_SetConfig>
      break;
 80082f8:	e01c      	b.n	8008334 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80082fe:	683b      	ldr	r3, [r7, #0]
 8008300:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008302:	683b      	ldr	r3, [r7, #0]
 8008304:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008306:	461a      	mov	r2, r3
 8008308:	f000 f904 	bl	8008514 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	2140      	movs	r1, #64	@ 0x40
 8008312:	4618      	mov	r0, r3
 8008314:	f000 f95e 	bl	80085d4 <TIM_ITRx_SetConfig>
      break;
 8008318:	e00c      	b.n	8008334 <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	681a      	ldr	r2, [r3, #0]
 800831e:	683b      	ldr	r3, [r7, #0]
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	4619      	mov	r1, r3
 8008324:	4610      	mov	r0, r2
 8008326:	f000 f955 	bl	80085d4 <TIM_ITRx_SetConfig>
      break;
 800832a:	e003      	b.n	8008334 <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 800832c:	2301      	movs	r3, #1
 800832e:	73fb      	strb	r3, [r7, #15]
      break;
 8008330:	e000      	b.n	8008334 <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 8008332:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	2201      	movs	r2, #1
 8008338:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	2200      	movs	r2, #0
 8008340:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008344:	7bfb      	ldrb	r3, [r7, #15]
}
 8008346:	4618      	mov	r0, r3
 8008348:	3710      	adds	r7, #16
 800834a:	46bd      	mov	sp, r7
 800834c:	bd80      	pop	{r7, pc}
 800834e:	bf00      	nop
 8008350:	ffceff88 	.word	0xffceff88
 8008354:	00100040 	.word	0x00100040
 8008358:	00100030 	.word	0x00100030
 800835c:	00100020 	.word	0x00100020

08008360 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008360:	b480      	push	{r7}
 8008362:	b083      	sub	sp, #12
 8008364:	af00      	add	r7, sp, #0
 8008366:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008368:	bf00      	nop
 800836a:	370c      	adds	r7, #12
 800836c:	46bd      	mov	sp, r7
 800836e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008372:	4770      	bx	lr

08008374 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008374:	b480      	push	{r7}
 8008376:	b083      	sub	sp, #12
 8008378:	af00      	add	r7, sp, #0
 800837a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800837c:	bf00      	nop
 800837e:	370c      	adds	r7, #12
 8008380:	46bd      	mov	sp, r7
 8008382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008386:	4770      	bx	lr

08008388 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008388:	b480      	push	{r7}
 800838a:	b083      	sub	sp, #12
 800838c:	af00      	add	r7, sp, #0
 800838e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008390:	bf00      	nop
 8008392:	370c      	adds	r7, #12
 8008394:	46bd      	mov	sp, r7
 8008396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800839a:	4770      	bx	lr

0800839c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800839c:	b480      	push	{r7}
 800839e:	b083      	sub	sp, #12
 80083a0:	af00      	add	r7, sp, #0
 80083a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80083a4:	bf00      	nop
 80083a6:	370c      	adds	r7, #12
 80083a8:	46bd      	mov	sp, r7
 80083aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083ae:	4770      	bx	lr

080083b0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80083b0:	b480      	push	{r7}
 80083b2:	b085      	sub	sp, #20
 80083b4:	af00      	add	r7, sp, #0
 80083b6:	6078      	str	r0, [r7, #4]
 80083b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	681b      	ldr	r3, [r3, #0]
 80083be:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	4a4a      	ldr	r2, [pc, #296]	@ (80084ec <TIM_Base_SetConfig+0x13c>)
 80083c4:	4293      	cmp	r3, r2
 80083c6:	d013      	beq.n	80083f0 <TIM_Base_SetConfig+0x40>
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80083ce:	d00f      	beq.n	80083f0 <TIM_Base_SetConfig+0x40>
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	4a47      	ldr	r2, [pc, #284]	@ (80084f0 <TIM_Base_SetConfig+0x140>)
 80083d4:	4293      	cmp	r3, r2
 80083d6:	d00b      	beq.n	80083f0 <TIM_Base_SetConfig+0x40>
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	4a46      	ldr	r2, [pc, #280]	@ (80084f4 <TIM_Base_SetConfig+0x144>)
 80083dc:	4293      	cmp	r3, r2
 80083de:	d007      	beq.n	80083f0 <TIM_Base_SetConfig+0x40>
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	4a45      	ldr	r2, [pc, #276]	@ (80084f8 <TIM_Base_SetConfig+0x148>)
 80083e4:	4293      	cmp	r3, r2
 80083e6:	d003      	beq.n	80083f0 <TIM_Base_SetConfig+0x40>
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	4a44      	ldr	r2, [pc, #272]	@ (80084fc <TIM_Base_SetConfig+0x14c>)
 80083ec:	4293      	cmp	r3, r2
 80083ee:	d108      	bne.n	8008402 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80083f0:	68fb      	ldr	r3, [r7, #12]
 80083f2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80083f6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80083f8:	683b      	ldr	r3, [r7, #0]
 80083fa:	685b      	ldr	r3, [r3, #4]
 80083fc:	68fa      	ldr	r2, [r7, #12]
 80083fe:	4313      	orrs	r3, r2
 8008400:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	4a39      	ldr	r2, [pc, #228]	@ (80084ec <TIM_Base_SetConfig+0x13c>)
 8008406:	4293      	cmp	r3, r2
 8008408:	d027      	beq.n	800845a <TIM_Base_SetConfig+0xaa>
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008410:	d023      	beq.n	800845a <TIM_Base_SetConfig+0xaa>
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	4a36      	ldr	r2, [pc, #216]	@ (80084f0 <TIM_Base_SetConfig+0x140>)
 8008416:	4293      	cmp	r3, r2
 8008418:	d01f      	beq.n	800845a <TIM_Base_SetConfig+0xaa>
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	4a35      	ldr	r2, [pc, #212]	@ (80084f4 <TIM_Base_SetConfig+0x144>)
 800841e:	4293      	cmp	r3, r2
 8008420:	d01b      	beq.n	800845a <TIM_Base_SetConfig+0xaa>
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	4a34      	ldr	r2, [pc, #208]	@ (80084f8 <TIM_Base_SetConfig+0x148>)
 8008426:	4293      	cmp	r3, r2
 8008428:	d017      	beq.n	800845a <TIM_Base_SetConfig+0xaa>
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	4a33      	ldr	r2, [pc, #204]	@ (80084fc <TIM_Base_SetConfig+0x14c>)
 800842e:	4293      	cmp	r3, r2
 8008430:	d013      	beq.n	800845a <TIM_Base_SetConfig+0xaa>
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	4a32      	ldr	r2, [pc, #200]	@ (8008500 <TIM_Base_SetConfig+0x150>)
 8008436:	4293      	cmp	r3, r2
 8008438:	d00f      	beq.n	800845a <TIM_Base_SetConfig+0xaa>
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	4a31      	ldr	r2, [pc, #196]	@ (8008504 <TIM_Base_SetConfig+0x154>)
 800843e:	4293      	cmp	r3, r2
 8008440:	d00b      	beq.n	800845a <TIM_Base_SetConfig+0xaa>
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	4a30      	ldr	r2, [pc, #192]	@ (8008508 <TIM_Base_SetConfig+0x158>)
 8008446:	4293      	cmp	r3, r2
 8008448:	d007      	beq.n	800845a <TIM_Base_SetConfig+0xaa>
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	4a2f      	ldr	r2, [pc, #188]	@ (800850c <TIM_Base_SetConfig+0x15c>)
 800844e:	4293      	cmp	r3, r2
 8008450:	d003      	beq.n	800845a <TIM_Base_SetConfig+0xaa>
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	4a2e      	ldr	r2, [pc, #184]	@ (8008510 <TIM_Base_SetConfig+0x160>)
 8008456:	4293      	cmp	r3, r2
 8008458:	d108      	bne.n	800846c <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800845a:	68fb      	ldr	r3, [r7, #12]
 800845c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008460:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008462:	683b      	ldr	r3, [r7, #0]
 8008464:	68db      	ldr	r3, [r3, #12]
 8008466:	68fa      	ldr	r2, [r7, #12]
 8008468:	4313      	orrs	r3, r2
 800846a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800846c:	68fb      	ldr	r3, [r7, #12]
 800846e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8008472:	683b      	ldr	r3, [r7, #0]
 8008474:	695b      	ldr	r3, [r3, #20]
 8008476:	4313      	orrs	r3, r2
 8008478:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	68fa      	ldr	r2, [r7, #12]
 800847e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008480:	683b      	ldr	r3, [r7, #0]
 8008482:	689a      	ldr	r2, [r3, #8]
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008488:	683b      	ldr	r3, [r7, #0]
 800848a:	681a      	ldr	r2, [r3, #0]
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	4a16      	ldr	r2, [pc, #88]	@ (80084ec <TIM_Base_SetConfig+0x13c>)
 8008494:	4293      	cmp	r3, r2
 8008496:	d00f      	beq.n	80084b8 <TIM_Base_SetConfig+0x108>
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	4a18      	ldr	r2, [pc, #96]	@ (80084fc <TIM_Base_SetConfig+0x14c>)
 800849c:	4293      	cmp	r3, r2
 800849e:	d00b      	beq.n	80084b8 <TIM_Base_SetConfig+0x108>
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	4a17      	ldr	r2, [pc, #92]	@ (8008500 <TIM_Base_SetConfig+0x150>)
 80084a4:	4293      	cmp	r3, r2
 80084a6:	d007      	beq.n	80084b8 <TIM_Base_SetConfig+0x108>
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	4a16      	ldr	r2, [pc, #88]	@ (8008504 <TIM_Base_SetConfig+0x154>)
 80084ac:	4293      	cmp	r3, r2
 80084ae:	d003      	beq.n	80084b8 <TIM_Base_SetConfig+0x108>
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	4a15      	ldr	r2, [pc, #84]	@ (8008508 <TIM_Base_SetConfig+0x158>)
 80084b4:	4293      	cmp	r3, r2
 80084b6:	d103      	bne.n	80084c0 <TIM_Base_SetConfig+0x110>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80084b8:	683b      	ldr	r3, [r7, #0]
 80084ba:	691a      	ldr	r2, [r3, #16]
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	2201      	movs	r2, #1
 80084c4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	691b      	ldr	r3, [r3, #16]
 80084ca:	f003 0301 	and.w	r3, r3, #1
 80084ce:	2b01      	cmp	r3, #1
 80084d0:	d105      	bne.n	80084de <TIM_Base_SetConfig+0x12e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	691b      	ldr	r3, [r3, #16]
 80084d6:	f023 0201 	bic.w	r2, r3, #1
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	611a      	str	r2, [r3, #16]
  }
}
 80084de:	bf00      	nop
 80084e0:	3714      	adds	r7, #20
 80084e2:	46bd      	mov	sp, r7
 80084e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084e8:	4770      	bx	lr
 80084ea:	bf00      	nop
 80084ec:	40010000 	.word	0x40010000
 80084f0:	40000400 	.word	0x40000400
 80084f4:	40000800 	.word	0x40000800
 80084f8:	40000c00 	.word	0x40000c00
 80084fc:	40010400 	.word	0x40010400
 8008500:	40014000 	.word	0x40014000
 8008504:	40014400 	.word	0x40014400
 8008508:	40014800 	.word	0x40014800
 800850c:	4000e000 	.word	0x4000e000
 8008510:	4000e400 	.word	0x4000e400

08008514 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008514:	b480      	push	{r7}
 8008516:	b087      	sub	sp, #28
 8008518:	af00      	add	r7, sp, #0
 800851a:	60f8      	str	r0, [r7, #12]
 800851c:	60b9      	str	r1, [r7, #8]
 800851e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008520:	68fb      	ldr	r3, [r7, #12]
 8008522:	6a1b      	ldr	r3, [r3, #32]
 8008524:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008526:	68fb      	ldr	r3, [r7, #12]
 8008528:	6a1b      	ldr	r3, [r3, #32]
 800852a:	f023 0201 	bic.w	r2, r3, #1
 800852e:	68fb      	ldr	r3, [r7, #12]
 8008530:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008532:	68fb      	ldr	r3, [r7, #12]
 8008534:	699b      	ldr	r3, [r3, #24]
 8008536:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008538:	693b      	ldr	r3, [r7, #16]
 800853a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800853e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	011b      	lsls	r3, r3, #4
 8008544:	693a      	ldr	r2, [r7, #16]
 8008546:	4313      	orrs	r3, r2
 8008548:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800854a:	697b      	ldr	r3, [r7, #20]
 800854c:	f023 030a 	bic.w	r3, r3, #10
 8008550:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008552:	697a      	ldr	r2, [r7, #20]
 8008554:	68bb      	ldr	r3, [r7, #8]
 8008556:	4313      	orrs	r3, r2
 8008558:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800855a:	68fb      	ldr	r3, [r7, #12]
 800855c:	693a      	ldr	r2, [r7, #16]
 800855e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008560:	68fb      	ldr	r3, [r7, #12]
 8008562:	697a      	ldr	r2, [r7, #20]
 8008564:	621a      	str	r2, [r3, #32]
}
 8008566:	bf00      	nop
 8008568:	371c      	adds	r7, #28
 800856a:	46bd      	mov	sp, r7
 800856c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008570:	4770      	bx	lr

08008572 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008572:	b480      	push	{r7}
 8008574:	b087      	sub	sp, #28
 8008576:	af00      	add	r7, sp, #0
 8008578:	60f8      	str	r0, [r7, #12]
 800857a:	60b9      	str	r1, [r7, #8]
 800857c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800857e:	68fb      	ldr	r3, [r7, #12]
 8008580:	6a1b      	ldr	r3, [r3, #32]
 8008582:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008584:	68fb      	ldr	r3, [r7, #12]
 8008586:	6a1b      	ldr	r3, [r3, #32]
 8008588:	f023 0210 	bic.w	r2, r3, #16
 800858c:	68fb      	ldr	r3, [r7, #12]
 800858e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008590:	68fb      	ldr	r3, [r7, #12]
 8008592:	699b      	ldr	r3, [r3, #24]
 8008594:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008596:	693b      	ldr	r3, [r7, #16]
 8008598:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800859c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	031b      	lsls	r3, r3, #12
 80085a2:	693a      	ldr	r2, [r7, #16]
 80085a4:	4313      	orrs	r3, r2
 80085a6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80085a8:	697b      	ldr	r3, [r7, #20]
 80085aa:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80085ae:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80085b0:	68bb      	ldr	r3, [r7, #8]
 80085b2:	011b      	lsls	r3, r3, #4
 80085b4:	697a      	ldr	r2, [r7, #20]
 80085b6:	4313      	orrs	r3, r2
 80085b8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80085ba:	68fb      	ldr	r3, [r7, #12]
 80085bc:	693a      	ldr	r2, [r7, #16]
 80085be:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80085c0:	68fb      	ldr	r3, [r7, #12]
 80085c2:	697a      	ldr	r2, [r7, #20]
 80085c4:	621a      	str	r2, [r3, #32]
}
 80085c6:	bf00      	nop
 80085c8:	371c      	adds	r7, #28
 80085ca:	46bd      	mov	sp, r7
 80085cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085d0:	4770      	bx	lr
	...

080085d4 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80085d4:	b480      	push	{r7}
 80085d6:	b085      	sub	sp, #20
 80085d8:	af00      	add	r7, sp, #0
 80085da:	6078      	str	r0, [r7, #4]
 80085dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	689b      	ldr	r3, [r3, #8]
 80085e2:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80085e4:	68fa      	ldr	r2, [r7, #12]
 80085e6:	4b09      	ldr	r3, [pc, #36]	@ (800860c <TIM_ITRx_SetConfig+0x38>)
 80085e8:	4013      	ands	r3, r2
 80085ea:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80085ec:	683a      	ldr	r2, [r7, #0]
 80085ee:	68fb      	ldr	r3, [r7, #12]
 80085f0:	4313      	orrs	r3, r2
 80085f2:	f043 0307 	orr.w	r3, r3, #7
 80085f6:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	68fa      	ldr	r2, [r7, #12]
 80085fc:	609a      	str	r2, [r3, #8]
}
 80085fe:	bf00      	nop
 8008600:	3714      	adds	r7, #20
 8008602:	46bd      	mov	sp, r7
 8008604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008608:	4770      	bx	lr
 800860a:	bf00      	nop
 800860c:	ffcfff8f 	.word	0xffcfff8f

08008610 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008610:	b480      	push	{r7}
 8008612:	b087      	sub	sp, #28
 8008614:	af00      	add	r7, sp, #0
 8008616:	60f8      	str	r0, [r7, #12]
 8008618:	60b9      	str	r1, [r7, #8]
 800861a:	607a      	str	r2, [r7, #4]
 800861c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800861e:	68fb      	ldr	r3, [r7, #12]
 8008620:	689b      	ldr	r3, [r3, #8]
 8008622:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008624:	697b      	ldr	r3, [r7, #20]
 8008626:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800862a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800862c:	683b      	ldr	r3, [r7, #0]
 800862e:	021a      	lsls	r2, r3, #8
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	431a      	orrs	r2, r3
 8008634:	68bb      	ldr	r3, [r7, #8]
 8008636:	4313      	orrs	r3, r2
 8008638:	697a      	ldr	r2, [r7, #20]
 800863a:	4313      	orrs	r3, r2
 800863c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800863e:	68fb      	ldr	r3, [r7, #12]
 8008640:	697a      	ldr	r2, [r7, #20]
 8008642:	609a      	str	r2, [r3, #8]
}
 8008644:	bf00      	nop
 8008646:	371c      	adds	r7, #28
 8008648:	46bd      	mov	sp, r7
 800864a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800864e:	4770      	bx	lr

08008650 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008650:	b480      	push	{r7}
 8008652:	b085      	sub	sp, #20
 8008654:	af00      	add	r7, sp, #0
 8008656:	6078      	str	r0, [r7, #4]
 8008658:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008660:	2b01      	cmp	r3, #1
 8008662:	d101      	bne.n	8008668 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008664:	2302      	movs	r3, #2
 8008666:	e077      	b.n	8008758 <HAL_TIMEx_MasterConfigSynchronization+0x108>
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	2201      	movs	r2, #1
 800866c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	2202      	movs	r2, #2
 8008674:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	681b      	ldr	r3, [r3, #0]
 800867c:	685b      	ldr	r3, [r3, #4]
 800867e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	681b      	ldr	r3, [r3, #0]
 8008684:	689b      	ldr	r3, [r3, #8]
 8008686:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	681b      	ldr	r3, [r3, #0]
 800868c:	4a35      	ldr	r2, [pc, #212]	@ (8008764 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800868e:	4293      	cmp	r3, r2
 8008690:	d004      	beq.n	800869c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	681b      	ldr	r3, [r3, #0]
 8008696:	4a34      	ldr	r2, [pc, #208]	@ (8008768 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8008698:	4293      	cmp	r3, r2
 800869a:	d108      	bne.n	80086ae <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800869c:	68fb      	ldr	r3, [r7, #12]
 800869e:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80086a2:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80086a4:	683b      	ldr	r3, [r7, #0]
 80086a6:	685b      	ldr	r3, [r3, #4]
 80086a8:	68fa      	ldr	r2, [r7, #12]
 80086aa:	4313      	orrs	r3, r2
 80086ac:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80086ae:	68fb      	ldr	r3, [r7, #12]
 80086b0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80086b4:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80086b6:	683b      	ldr	r3, [r7, #0]
 80086b8:	681b      	ldr	r3, [r3, #0]
 80086ba:	68fa      	ldr	r2, [r7, #12]
 80086bc:	4313      	orrs	r3, r2
 80086be:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	681b      	ldr	r3, [r3, #0]
 80086c4:	68fa      	ldr	r2, [r7, #12]
 80086c6:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	681b      	ldr	r3, [r3, #0]
 80086cc:	4a25      	ldr	r2, [pc, #148]	@ (8008764 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80086ce:	4293      	cmp	r3, r2
 80086d0:	d02c      	beq.n	800872c <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	681b      	ldr	r3, [r3, #0]
 80086d6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80086da:	d027      	beq.n	800872c <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	681b      	ldr	r3, [r3, #0]
 80086e0:	4a22      	ldr	r2, [pc, #136]	@ (800876c <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 80086e2:	4293      	cmp	r3, r2
 80086e4:	d022      	beq.n	800872c <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	681b      	ldr	r3, [r3, #0]
 80086ea:	4a21      	ldr	r2, [pc, #132]	@ (8008770 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 80086ec:	4293      	cmp	r3, r2
 80086ee:	d01d      	beq.n	800872c <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	681b      	ldr	r3, [r3, #0]
 80086f4:	4a1f      	ldr	r2, [pc, #124]	@ (8008774 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 80086f6:	4293      	cmp	r3, r2
 80086f8:	d018      	beq.n	800872c <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	681b      	ldr	r3, [r3, #0]
 80086fe:	4a1a      	ldr	r2, [pc, #104]	@ (8008768 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8008700:	4293      	cmp	r3, r2
 8008702:	d013      	beq.n	800872c <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	681b      	ldr	r3, [r3, #0]
 8008708:	4a1b      	ldr	r2, [pc, #108]	@ (8008778 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800870a:	4293      	cmp	r3, r2
 800870c:	d00e      	beq.n	800872c <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	681b      	ldr	r3, [r3, #0]
 8008712:	4a1a      	ldr	r2, [pc, #104]	@ (800877c <HAL_TIMEx_MasterConfigSynchronization+0x12c>)
 8008714:	4293      	cmp	r3, r2
 8008716:	d009      	beq.n	800872c <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	681b      	ldr	r3, [r3, #0]
 800871c:	4a18      	ldr	r2, [pc, #96]	@ (8008780 <HAL_TIMEx_MasterConfigSynchronization+0x130>)
 800871e:	4293      	cmp	r3, r2
 8008720:	d004      	beq.n	800872c <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	681b      	ldr	r3, [r3, #0]
 8008726:	4a17      	ldr	r2, [pc, #92]	@ (8008784 <HAL_TIMEx_MasterConfigSynchronization+0x134>)
 8008728:	4293      	cmp	r3, r2
 800872a:	d10c      	bne.n	8008746 <HAL_TIMEx_MasterConfigSynchronization+0xf6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800872c:	68bb      	ldr	r3, [r7, #8]
 800872e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008732:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008734:	683b      	ldr	r3, [r7, #0]
 8008736:	689b      	ldr	r3, [r3, #8]
 8008738:	68ba      	ldr	r2, [r7, #8]
 800873a:	4313      	orrs	r3, r2
 800873c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	681b      	ldr	r3, [r3, #0]
 8008742:	68ba      	ldr	r2, [r7, #8]
 8008744:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	2201      	movs	r2, #1
 800874a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	2200      	movs	r2, #0
 8008752:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008756:	2300      	movs	r3, #0
}
 8008758:	4618      	mov	r0, r3
 800875a:	3714      	adds	r7, #20
 800875c:	46bd      	mov	sp, r7
 800875e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008762:	4770      	bx	lr
 8008764:	40010000 	.word	0x40010000
 8008768:	40010400 	.word	0x40010400
 800876c:	40000400 	.word	0x40000400
 8008770:	40000800 	.word	0x40000800
 8008774:	40000c00 	.word	0x40000c00
 8008778:	40001800 	.word	0x40001800
 800877c:	40014000 	.word	0x40014000
 8008780:	4000e000 	.word	0x4000e000
 8008784:	4000e400 	.word	0x4000e400

08008788 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008788:	b480      	push	{r7}
 800878a:	b083      	sub	sp, #12
 800878c:	af00      	add	r7, sp, #0
 800878e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008790:	bf00      	nop
 8008792:	370c      	adds	r7, #12
 8008794:	46bd      	mov	sp, r7
 8008796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800879a:	4770      	bx	lr

0800879c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800879c:	b480      	push	{r7}
 800879e:	b083      	sub	sp, #12
 80087a0:	af00      	add	r7, sp, #0
 80087a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80087a4:	bf00      	nop
 80087a6:	370c      	adds	r7, #12
 80087a8:	46bd      	mov	sp, r7
 80087aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087ae:	4770      	bx	lr

080087b0 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80087b0:	b480      	push	{r7}
 80087b2:	b083      	sub	sp, #12
 80087b4:	af00      	add	r7, sp, #0
 80087b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80087b8:	bf00      	nop
 80087ba:	370c      	adds	r7, #12
 80087bc:	46bd      	mov	sp, r7
 80087be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087c2:	4770      	bx	lr

080087c4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80087c4:	b580      	push	{r7, lr}
 80087c6:	b082      	sub	sp, #8
 80087c8:	af00      	add	r7, sp, #0
 80087ca:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	2b00      	cmp	r3, #0
 80087d0:	d101      	bne.n	80087d6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80087d2:	2301      	movs	r3, #1
 80087d4:	e042      	b.n	800885c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80087dc:	2b00      	cmp	r3, #0
 80087de:	d106      	bne.n	80087ee <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	2200      	movs	r2, #0
 80087e4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80087e8:	6878      	ldr	r0, [r7, #4]
 80087ea:	f7f9 fe51 	bl	8002490 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	2224      	movs	r2, #36	@ 0x24
 80087f2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	681b      	ldr	r3, [r3, #0]
 80087fa:	681a      	ldr	r2, [r3, #0]
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	f022 0201 	bic.w	r2, r2, #1
 8008804:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800880a:	2b00      	cmp	r3, #0
 800880c:	d002      	beq.n	8008814 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800880e:	6878      	ldr	r0, [r7, #4]
 8008810:	f001 fc10 	bl	800a034 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008814:	6878      	ldr	r0, [r7, #4]
 8008816:	f000 fda1 	bl	800935c <UART_SetConfig>
 800881a:	4603      	mov	r3, r0
 800881c:	2b01      	cmp	r3, #1
 800881e:	d101      	bne.n	8008824 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8008820:	2301      	movs	r3, #1
 8008822:	e01b      	b.n	800885c <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	681b      	ldr	r3, [r3, #0]
 8008828:	685a      	ldr	r2, [r3, #4]
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	681b      	ldr	r3, [r3, #0]
 800882e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8008832:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	681b      	ldr	r3, [r3, #0]
 8008838:	689a      	ldr	r2, [r3, #8]
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	681b      	ldr	r3, [r3, #0]
 800883e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8008842:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	681b      	ldr	r3, [r3, #0]
 8008848:	681a      	ldr	r2, [r3, #0]
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	681b      	ldr	r3, [r3, #0]
 800884e:	f042 0201 	orr.w	r2, r2, #1
 8008852:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008854:	6878      	ldr	r0, [r7, #4]
 8008856:	f001 fc8f 	bl	800a178 <UART_CheckIdleState>
 800885a:	4603      	mov	r3, r0
}
 800885c:	4618      	mov	r0, r3
 800885e:	3708      	adds	r7, #8
 8008860:	46bd      	mov	sp, r7
 8008862:	bd80      	pop	{r7, pc}

08008864 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008864:	b580      	push	{r7, lr}
 8008866:	b08a      	sub	sp, #40	@ 0x28
 8008868:	af02      	add	r7, sp, #8
 800886a:	60f8      	str	r0, [r7, #12]
 800886c:	60b9      	str	r1, [r7, #8]
 800886e:	603b      	str	r3, [r7, #0]
 8008870:	4613      	mov	r3, r2
 8008872:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008874:	68fb      	ldr	r3, [r7, #12]
 8008876:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800887a:	2b20      	cmp	r3, #32
 800887c:	d17b      	bne.n	8008976 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800887e:	68bb      	ldr	r3, [r7, #8]
 8008880:	2b00      	cmp	r3, #0
 8008882:	d002      	beq.n	800888a <HAL_UART_Transmit+0x26>
 8008884:	88fb      	ldrh	r3, [r7, #6]
 8008886:	2b00      	cmp	r3, #0
 8008888:	d101      	bne.n	800888e <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800888a:	2301      	movs	r3, #1
 800888c:	e074      	b.n	8008978 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800888e:	68fb      	ldr	r3, [r7, #12]
 8008890:	2200      	movs	r2, #0
 8008892:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008896:	68fb      	ldr	r3, [r7, #12]
 8008898:	2221      	movs	r2, #33	@ 0x21
 800889a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800889e:	f7fa fa43 	bl	8002d28 <HAL_GetTick>
 80088a2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80088a4:	68fb      	ldr	r3, [r7, #12]
 80088a6:	88fa      	ldrh	r2, [r7, #6]
 80088a8:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80088ac:	68fb      	ldr	r3, [r7, #12]
 80088ae:	88fa      	ldrh	r2, [r7, #6]
 80088b0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80088b4:	68fb      	ldr	r3, [r7, #12]
 80088b6:	689b      	ldr	r3, [r3, #8]
 80088b8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80088bc:	d108      	bne.n	80088d0 <HAL_UART_Transmit+0x6c>
 80088be:	68fb      	ldr	r3, [r7, #12]
 80088c0:	691b      	ldr	r3, [r3, #16]
 80088c2:	2b00      	cmp	r3, #0
 80088c4:	d104      	bne.n	80088d0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80088c6:	2300      	movs	r3, #0
 80088c8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80088ca:	68bb      	ldr	r3, [r7, #8]
 80088cc:	61bb      	str	r3, [r7, #24]
 80088ce:	e003      	b.n	80088d8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80088d0:	68bb      	ldr	r3, [r7, #8]
 80088d2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80088d4:	2300      	movs	r3, #0
 80088d6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80088d8:	e030      	b.n	800893c <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80088da:	683b      	ldr	r3, [r7, #0]
 80088dc:	9300      	str	r3, [sp, #0]
 80088de:	697b      	ldr	r3, [r7, #20]
 80088e0:	2200      	movs	r2, #0
 80088e2:	2180      	movs	r1, #128	@ 0x80
 80088e4:	68f8      	ldr	r0, [r7, #12]
 80088e6:	f001 fcf1 	bl	800a2cc <UART_WaitOnFlagUntilTimeout>
 80088ea:	4603      	mov	r3, r0
 80088ec:	2b00      	cmp	r3, #0
 80088ee:	d005      	beq.n	80088fc <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 80088f0:	68fb      	ldr	r3, [r7, #12]
 80088f2:	2220      	movs	r2, #32
 80088f4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 80088f8:	2303      	movs	r3, #3
 80088fa:	e03d      	b.n	8008978 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 80088fc:	69fb      	ldr	r3, [r7, #28]
 80088fe:	2b00      	cmp	r3, #0
 8008900:	d10b      	bne.n	800891a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008902:	69bb      	ldr	r3, [r7, #24]
 8008904:	881b      	ldrh	r3, [r3, #0]
 8008906:	461a      	mov	r2, r3
 8008908:	68fb      	ldr	r3, [r7, #12]
 800890a:	681b      	ldr	r3, [r3, #0]
 800890c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008910:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8008912:	69bb      	ldr	r3, [r7, #24]
 8008914:	3302      	adds	r3, #2
 8008916:	61bb      	str	r3, [r7, #24]
 8008918:	e007      	b.n	800892a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800891a:	69fb      	ldr	r3, [r7, #28]
 800891c:	781a      	ldrb	r2, [r3, #0]
 800891e:	68fb      	ldr	r3, [r7, #12]
 8008920:	681b      	ldr	r3, [r3, #0]
 8008922:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8008924:	69fb      	ldr	r3, [r7, #28]
 8008926:	3301      	adds	r3, #1
 8008928:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800892a:	68fb      	ldr	r3, [r7, #12]
 800892c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8008930:	b29b      	uxth	r3, r3
 8008932:	3b01      	subs	r3, #1
 8008934:	b29a      	uxth	r2, r3
 8008936:	68fb      	ldr	r3, [r7, #12]
 8008938:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800893c:	68fb      	ldr	r3, [r7, #12]
 800893e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8008942:	b29b      	uxth	r3, r3
 8008944:	2b00      	cmp	r3, #0
 8008946:	d1c8      	bne.n	80088da <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008948:	683b      	ldr	r3, [r7, #0]
 800894a:	9300      	str	r3, [sp, #0]
 800894c:	697b      	ldr	r3, [r7, #20]
 800894e:	2200      	movs	r2, #0
 8008950:	2140      	movs	r1, #64	@ 0x40
 8008952:	68f8      	ldr	r0, [r7, #12]
 8008954:	f001 fcba 	bl	800a2cc <UART_WaitOnFlagUntilTimeout>
 8008958:	4603      	mov	r3, r0
 800895a:	2b00      	cmp	r3, #0
 800895c:	d005      	beq.n	800896a <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800895e:	68fb      	ldr	r3, [r7, #12]
 8008960:	2220      	movs	r2, #32
 8008962:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8008966:	2303      	movs	r3, #3
 8008968:	e006      	b.n	8008978 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800896a:	68fb      	ldr	r3, [r7, #12]
 800896c:	2220      	movs	r2, #32
 800896e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8008972:	2300      	movs	r3, #0
 8008974:	e000      	b.n	8008978 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8008976:	2302      	movs	r3, #2
  }
}
 8008978:	4618      	mov	r0, r3
 800897a:	3720      	adds	r7, #32
 800897c:	46bd      	mov	sp, r7
 800897e:	bd80      	pop	{r7, pc}

08008980 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008980:	b580      	push	{r7, lr}
 8008982:	b08a      	sub	sp, #40	@ 0x28
 8008984:	af02      	add	r7, sp, #8
 8008986:	60f8      	str	r0, [r7, #12]
 8008988:	60b9      	str	r1, [r7, #8]
 800898a:	603b      	str	r3, [r7, #0]
 800898c:	4613      	mov	r3, r2
 800898e:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008990:	68fb      	ldr	r3, [r7, #12]
 8008992:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008996:	2b20      	cmp	r3, #32
 8008998:	f040 80b5 	bne.w	8008b06 <HAL_UART_Receive+0x186>
  {
    if ((pData == NULL) || (Size == 0U))
 800899c:	68bb      	ldr	r3, [r7, #8]
 800899e:	2b00      	cmp	r3, #0
 80089a0:	d002      	beq.n	80089a8 <HAL_UART_Receive+0x28>
 80089a2:	88fb      	ldrh	r3, [r7, #6]
 80089a4:	2b00      	cmp	r3, #0
 80089a6:	d101      	bne.n	80089ac <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 80089a8:	2301      	movs	r3, #1
 80089aa:	e0ad      	b.n	8008b08 <HAL_UART_Receive+0x188>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80089ac:	68fb      	ldr	r3, [r7, #12]
 80089ae:	2200      	movs	r2, #0
 80089b0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80089b4:	68fb      	ldr	r3, [r7, #12]
 80089b6:	2222      	movs	r2, #34	@ 0x22
 80089b8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80089bc:	68fb      	ldr	r3, [r7, #12]
 80089be:	2200      	movs	r2, #0
 80089c0:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80089c2:	f7fa f9b1 	bl	8002d28 <HAL_GetTick>
 80089c6:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 80089c8:	68fb      	ldr	r3, [r7, #12]
 80089ca:	88fa      	ldrh	r2, [r7, #6]
 80089cc:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    huart->RxXferCount = Size;
 80089d0:	68fb      	ldr	r3, [r7, #12]
 80089d2:	88fa      	ldrh	r2, [r7, #6]
 80089d4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 80089d8:	68fb      	ldr	r3, [r7, #12]
 80089da:	689b      	ldr	r3, [r3, #8]
 80089dc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80089e0:	d10e      	bne.n	8008a00 <HAL_UART_Receive+0x80>
 80089e2:	68fb      	ldr	r3, [r7, #12]
 80089e4:	691b      	ldr	r3, [r3, #16]
 80089e6:	2b00      	cmp	r3, #0
 80089e8:	d105      	bne.n	80089f6 <HAL_UART_Receive+0x76>
 80089ea:	68fb      	ldr	r3, [r7, #12]
 80089ec:	f240 12ff 	movw	r2, #511	@ 0x1ff
 80089f0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80089f4:	e02d      	b.n	8008a52 <HAL_UART_Receive+0xd2>
 80089f6:	68fb      	ldr	r3, [r7, #12]
 80089f8:	22ff      	movs	r2, #255	@ 0xff
 80089fa:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80089fe:	e028      	b.n	8008a52 <HAL_UART_Receive+0xd2>
 8008a00:	68fb      	ldr	r3, [r7, #12]
 8008a02:	689b      	ldr	r3, [r3, #8]
 8008a04:	2b00      	cmp	r3, #0
 8008a06:	d10d      	bne.n	8008a24 <HAL_UART_Receive+0xa4>
 8008a08:	68fb      	ldr	r3, [r7, #12]
 8008a0a:	691b      	ldr	r3, [r3, #16]
 8008a0c:	2b00      	cmp	r3, #0
 8008a0e:	d104      	bne.n	8008a1a <HAL_UART_Receive+0x9a>
 8008a10:	68fb      	ldr	r3, [r7, #12]
 8008a12:	22ff      	movs	r2, #255	@ 0xff
 8008a14:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008a18:	e01b      	b.n	8008a52 <HAL_UART_Receive+0xd2>
 8008a1a:	68fb      	ldr	r3, [r7, #12]
 8008a1c:	227f      	movs	r2, #127	@ 0x7f
 8008a1e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008a22:	e016      	b.n	8008a52 <HAL_UART_Receive+0xd2>
 8008a24:	68fb      	ldr	r3, [r7, #12]
 8008a26:	689b      	ldr	r3, [r3, #8]
 8008a28:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008a2c:	d10d      	bne.n	8008a4a <HAL_UART_Receive+0xca>
 8008a2e:	68fb      	ldr	r3, [r7, #12]
 8008a30:	691b      	ldr	r3, [r3, #16]
 8008a32:	2b00      	cmp	r3, #0
 8008a34:	d104      	bne.n	8008a40 <HAL_UART_Receive+0xc0>
 8008a36:	68fb      	ldr	r3, [r7, #12]
 8008a38:	227f      	movs	r2, #127	@ 0x7f
 8008a3a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008a3e:	e008      	b.n	8008a52 <HAL_UART_Receive+0xd2>
 8008a40:	68fb      	ldr	r3, [r7, #12]
 8008a42:	223f      	movs	r2, #63	@ 0x3f
 8008a44:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008a48:	e003      	b.n	8008a52 <HAL_UART_Receive+0xd2>
 8008a4a:	68fb      	ldr	r3, [r7, #12]
 8008a4c:	2200      	movs	r2, #0
 8008a4e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    uhMask = huart->Mask;
 8008a52:	68fb      	ldr	r3, [r7, #12]
 8008a54:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8008a58:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008a5a:	68fb      	ldr	r3, [r7, #12]
 8008a5c:	689b      	ldr	r3, [r3, #8]
 8008a5e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008a62:	d108      	bne.n	8008a76 <HAL_UART_Receive+0xf6>
 8008a64:	68fb      	ldr	r3, [r7, #12]
 8008a66:	691b      	ldr	r3, [r3, #16]
 8008a68:	2b00      	cmp	r3, #0
 8008a6a:	d104      	bne.n	8008a76 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 8008a6c:	2300      	movs	r3, #0
 8008a6e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8008a70:	68bb      	ldr	r3, [r7, #8]
 8008a72:	61bb      	str	r3, [r7, #24]
 8008a74:	e003      	b.n	8008a7e <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 8008a76:	68bb      	ldr	r3, [r7, #8]
 8008a78:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008a7a:	2300      	movs	r3, #0
 8008a7c:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8008a7e:	e036      	b.n	8008aee <HAL_UART_Receive+0x16e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8008a80:	683b      	ldr	r3, [r7, #0]
 8008a82:	9300      	str	r3, [sp, #0]
 8008a84:	697b      	ldr	r3, [r7, #20]
 8008a86:	2200      	movs	r2, #0
 8008a88:	2120      	movs	r1, #32
 8008a8a:	68f8      	ldr	r0, [r7, #12]
 8008a8c:	f001 fc1e 	bl	800a2cc <UART_WaitOnFlagUntilTimeout>
 8008a90:	4603      	mov	r3, r0
 8008a92:	2b00      	cmp	r3, #0
 8008a94:	d005      	beq.n	8008aa2 <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8008a96:	68fb      	ldr	r3, [r7, #12]
 8008a98:	2220      	movs	r2, #32
 8008a9a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        return HAL_TIMEOUT;
 8008a9e:	2303      	movs	r3, #3
 8008aa0:	e032      	b.n	8008b08 <HAL_UART_Receive+0x188>
      }
      if (pdata8bits == NULL)
 8008aa2:	69fb      	ldr	r3, [r7, #28]
 8008aa4:	2b00      	cmp	r3, #0
 8008aa6:	d10c      	bne.n	8008ac2 <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8008aa8:	68fb      	ldr	r3, [r7, #12]
 8008aaa:	681b      	ldr	r3, [r3, #0]
 8008aac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008aae:	b29a      	uxth	r2, r3
 8008ab0:	8a7b      	ldrh	r3, [r7, #18]
 8008ab2:	4013      	ands	r3, r2
 8008ab4:	b29a      	uxth	r2, r3
 8008ab6:	69bb      	ldr	r3, [r7, #24]
 8008ab8:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8008aba:	69bb      	ldr	r3, [r7, #24]
 8008abc:	3302      	adds	r3, #2
 8008abe:	61bb      	str	r3, [r7, #24]
 8008ac0:	e00c      	b.n	8008adc <HAL_UART_Receive+0x15c>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8008ac2:	68fb      	ldr	r3, [r7, #12]
 8008ac4:	681b      	ldr	r3, [r3, #0]
 8008ac6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008ac8:	b2da      	uxtb	r2, r3
 8008aca:	8a7b      	ldrh	r3, [r7, #18]
 8008acc:	b2db      	uxtb	r3, r3
 8008ace:	4013      	ands	r3, r2
 8008ad0:	b2da      	uxtb	r2, r3
 8008ad2:	69fb      	ldr	r3, [r7, #28]
 8008ad4:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8008ad6:	69fb      	ldr	r3, [r7, #28]
 8008ad8:	3301      	adds	r3, #1
 8008ada:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8008adc:	68fb      	ldr	r3, [r7, #12]
 8008ade:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008ae2:	b29b      	uxth	r3, r3
 8008ae4:	3b01      	subs	r3, #1
 8008ae6:	b29a      	uxth	r2, r3
 8008ae8:	68fb      	ldr	r3, [r7, #12]
 8008aea:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    while (huart->RxXferCount > 0U)
 8008aee:	68fb      	ldr	r3, [r7, #12]
 8008af0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008af4:	b29b      	uxth	r3, r3
 8008af6:	2b00      	cmp	r3, #0
 8008af8:	d1c2      	bne.n	8008a80 <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8008afa:	68fb      	ldr	r3, [r7, #12]
 8008afc:	2220      	movs	r2, #32
 8008afe:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    return HAL_OK;
 8008b02:	2300      	movs	r3, #0
 8008b04:	e000      	b.n	8008b08 <HAL_UART_Receive+0x188>
  }
  else
  {
    return HAL_BUSY;
 8008b06:	2302      	movs	r3, #2
  }
}
 8008b08:	4618      	mov	r0, r3
 8008b0a:	3720      	adds	r7, #32
 8008b0c:	46bd      	mov	sp, r7
 8008b0e:	bd80      	pop	{r7, pc}

08008b10 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008b10:	b580      	push	{r7, lr}
 8008b12:	b08a      	sub	sp, #40	@ 0x28
 8008b14:	af00      	add	r7, sp, #0
 8008b16:	60f8      	str	r0, [r7, #12]
 8008b18:	60b9      	str	r1, [r7, #8]
 8008b1a:	4613      	mov	r3, r2
 8008b1c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008b1e:	68fb      	ldr	r3, [r7, #12]
 8008b20:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008b24:	2b20      	cmp	r3, #32
 8008b26:	d137      	bne.n	8008b98 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8008b28:	68bb      	ldr	r3, [r7, #8]
 8008b2a:	2b00      	cmp	r3, #0
 8008b2c:	d002      	beq.n	8008b34 <HAL_UART_Receive_IT+0x24>
 8008b2e:	88fb      	ldrh	r3, [r7, #6]
 8008b30:	2b00      	cmp	r3, #0
 8008b32:	d101      	bne.n	8008b38 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8008b34:	2301      	movs	r3, #1
 8008b36:	e030      	b.n	8008b9a <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008b38:	68fb      	ldr	r3, [r7, #12]
 8008b3a:	2200      	movs	r2, #0
 8008b3c:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8008b3e:	68fb      	ldr	r3, [r7, #12]
 8008b40:	681b      	ldr	r3, [r3, #0]
 8008b42:	4a18      	ldr	r2, [pc, #96]	@ (8008ba4 <HAL_UART_Receive_IT+0x94>)
 8008b44:	4293      	cmp	r3, r2
 8008b46:	d01f      	beq.n	8008b88 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008b48:	68fb      	ldr	r3, [r7, #12]
 8008b4a:	681b      	ldr	r3, [r3, #0]
 8008b4c:	685b      	ldr	r3, [r3, #4]
 8008b4e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008b52:	2b00      	cmp	r3, #0
 8008b54:	d018      	beq.n	8008b88 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008b56:	68fb      	ldr	r3, [r7, #12]
 8008b58:	681b      	ldr	r3, [r3, #0]
 8008b5a:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b5c:	697b      	ldr	r3, [r7, #20]
 8008b5e:	e853 3f00 	ldrex	r3, [r3]
 8008b62:	613b      	str	r3, [r7, #16]
   return(result);
 8008b64:	693b      	ldr	r3, [r7, #16]
 8008b66:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8008b6a:	627b      	str	r3, [r7, #36]	@ 0x24
 8008b6c:	68fb      	ldr	r3, [r7, #12]
 8008b6e:	681b      	ldr	r3, [r3, #0]
 8008b70:	461a      	mov	r2, r3
 8008b72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b74:	623b      	str	r3, [r7, #32]
 8008b76:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b78:	69f9      	ldr	r1, [r7, #28]
 8008b7a:	6a3a      	ldr	r2, [r7, #32]
 8008b7c:	e841 2300 	strex	r3, r2, [r1]
 8008b80:	61bb      	str	r3, [r7, #24]
   return(result);
 8008b82:	69bb      	ldr	r3, [r7, #24]
 8008b84:	2b00      	cmp	r3, #0
 8008b86:	d1e6      	bne.n	8008b56 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8008b88:	88fb      	ldrh	r3, [r7, #6]
 8008b8a:	461a      	mov	r2, r3
 8008b8c:	68b9      	ldr	r1, [r7, #8]
 8008b8e:	68f8      	ldr	r0, [r7, #12]
 8008b90:	f001 fc0a 	bl	800a3a8 <UART_Start_Receive_IT>
 8008b94:	4603      	mov	r3, r0
 8008b96:	e000      	b.n	8008b9a <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8008b98:	2302      	movs	r3, #2
  }
}
 8008b9a:	4618      	mov	r0, r3
 8008b9c:	3728      	adds	r7, #40	@ 0x28
 8008b9e:	46bd      	mov	sp, r7
 8008ba0:	bd80      	pop	{r7, pc}
 8008ba2:	bf00      	nop
 8008ba4:	58000c00 	.word	0x58000c00

08008ba8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008ba8:	b580      	push	{r7, lr}
 8008baa:	b0ba      	sub	sp, #232	@ 0xe8
 8008bac:	af00      	add	r7, sp, #0
 8008bae:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	681b      	ldr	r3, [r3, #0]
 8008bb4:	69db      	ldr	r3, [r3, #28]
 8008bb6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	681b      	ldr	r3, [r3, #0]
 8008bbe:	681b      	ldr	r3, [r3, #0]
 8008bc0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	681b      	ldr	r3, [r3, #0]
 8008bc8:	689b      	ldr	r3, [r3, #8]
 8008bca:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8008bce:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8008bd2:	f640 030f 	movw	r3, #2063	@ 0x80f
 8008bd6:	4013      	ands	r3, r2
 8008bd8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8008bdc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008be0:	2b00      	cmp	r3, #0
 8008be2:	d11b      	bne.n	8008c1c <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8008be4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008be8:	f003 0320 	and.w	r3, r3, #32
 8008bec:	2b00      	cmp	r3, #0
 8008bee:	d015      	beq.n	8008c1c <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8008bf0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008bf4:	f003 0320 	and.w	r3, r3, #32
 8008bf8:	2b00      	cmp	r3, #0
 8008bfa:	d105      	bne.n	8008c08 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8008bfc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008c00:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008c04:	2b00      	cmp	r3, #0
 8008c06:	d009      	beq.n	8008c1c <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008c0c:	2b00      	cmp	r3, #0
 8008c0e:	f000 8377 	beq.w	8009300 <HAL_UART_IRQHandler+0x758>
      {
        huart->RxISR(huart);
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008c16:	6878      	ldr	r0, [r7, #4]
 8008c18:	4798      	blx	r3
      }
      return;
 8008c1a:	e371      	b.n	8009300 <HAL_UART_IRQHandler+0x758>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8008c1c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008c20:	2b00      	cmp	r3, #0
 8008c22:	f000 8123 	beq.w	8008e6c <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8008c26:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8008c2a:	4b8d      	ldr	r3, [pc, #564]	@ (8008e60 <HAL_UART_IRQHandler+0x2b8>)
 8008c2c:	4013      	ands	r3, r2
 8008c2e:	2b00      	cmp	r3, #0
 8008c30:	d106      	bne.n	8008c40 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8008c32:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8008c36:	4b8b      	ldr	r3, [pc, #556]	@ (8008e64 <HAL_UART_IRQHandler+0x2bc>)
 8008c38:	4013      	ands	r3, r2
 8008c3a:	2b00      	cmp	r3, #0
 8008c3c:	f000 8116 	beq.w	8008e6c <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008c40:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008c44:	f003 0301 	and.w	r3, r3, #1
 8008c48:	2b00      	cmp	r3, #0
 8008c4a:	d011      	beq.n	8008c70 <HAL_UART_IRQHandler+0xc8>
 8008c4c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008c50:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008c54:	2b00      	cmp	r3, #0
 8008c56:	d00b      	beq.n	8008c70 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	681b      	ldr	r3, [r3, #0]
 8008c5c:	2201      	movs	r2, #1
 8008c5e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008c66:	f043 0201 	orr.w	r2, r3, #1
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008c70:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008c74:	f003 0302 	and.w	r3, r3, #2
 8008c78:	2b00      	cmp	r3, #0
 8008c7a:	d011      	beq.n	8008ca0 <HAL_UART_IRQHandler+0xf8>
 8008c7c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008c80:	f003 0301 	and.w	r3, r3, #1
 8008c84:	2b00      	cmp	r3, #0
 8008c86:	d00b      	beq.n	8008ca0 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	681b      	ldr	r3, [r3, #0]
 8008c8c:	2202      	movs	r2, #2
 8008c8e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008c96:	f043 0204 	orr.w	r2, r3, #4
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008ca0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008ca4:	f003 0304 	and.w	r3, r3, #4
 8008ca8:	2b00      	cmp	r3, #0
 8008caa:	d011      	beq.n	8008cd0 <HAL_UART_IRQHandler+0x128>
 8008cac:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008cb0:	f003 0301 	and.w	r3, r3, #1
 8008cb4:	2b00      	cmp	r3, #0
 8008cb6:	d00b      	beq.n	8008cd0 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	681b      	ldr	r3, [r3, #0]
 8008cbc:	2204      	movs	r2, #4
 8008cbe:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008cc6:	f043 0202 	orr.w	r2, r3, #2
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8008cd0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008cd4:	f003 0308 	and.w	r3, r3, #8
 8008cd8:	2b00      	cmp	r3, #0
 8008cda:	d017      	beq.n	8008d0c <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8008cdc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008ce0:	f003 0320 	and.w	r3, r3, #32
 8008ce4:	2b00      	cmp	r3, #0
 8008ce6:	d105      	bne.n	8008cf4 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8008ce8:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8008cec:	4b5c      	ldr	r3, [pc, #368]	@ (8008e60 <HAL_UART_IRQHandler+0x2b8>)
 8008cee:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8008cf0:	2b00      	cmp	r3, #0
 8008cf2:	d00b      	beq.n	8008d0c <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	681b      	ldr	r3, [r3, #0]
 8008cf8:	2208      	movs	r2, #8
 8008cfa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008d02:	f043 0208 	orr.w	r2, r3, #8
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8008d0c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008d10:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008d14:	2b00      	cmp	r3, #0
 8008d16:	d012      	beq.n	8008d3e <HAL_UART_IRQHandler+0x196>
 8008d18:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008d1c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8008d20:	2b00      	cmp	r3, #0
 8008d22:	d00c      	beq.n	8008d3e <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	681b      	ldr	r3, [r3, #0]
 8008d28:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008d2c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008d34:	f043 0220 	orr.w	r2, r3, #32
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008d44:	2b00      	cmp	r3, #0
 8008d46:	f000 82dd 	beq.w	8009304 <HAL_UART_IRQHandler+0x75c>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8008d4a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008d4e:	f003 0320 	and.w	r3, r3, #32
 8008d52:	2b00      	cmp	r3, #0
 8008d54:	d013      	beq.n	8008d7e <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8008d56:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008d5a:	f003 0320 	and.w	r3, r3, #32
 8008d5e:	2b00      	cmp	r3, #0
 8008d60:	d105      	bne.n	8008d6e <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8008d62:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008d66:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008d6a:	2b00      	cmp	r3, #0
 8008d6c:	d007      	beq.n	8008d7e <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008d72:	2b00      	cmp	r3, #0
 8008d74:	d003      	beq.n	8008d7e <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008d7a:	6878      	ldr	r0, [r7, #4]
 8008d7c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008d84:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	681b      	ldr	r3, [r3, #0]
 8008d8c:	689b      	ldr	r3, [r3, #8]
 8008d8e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008d92:	2b40      	cmp	r3, #64	@ 0x40
 8008d94:	d005      	beq.n	8008da2 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8008d96:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008d9a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008d9e:	2b00      	cmp	r3, #0
 8008da0:	d054      	beq.n	8008e4c <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008da2:	6878      	ldr	r0, [r7, #4]
 8008da4:	f001 fc22 	bl	800a5ec <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	681b      	ldr	r3, [r3, #0]
 8008dac:	689b      	ldr	r3, [r3, #8]
 8008dae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008db2:	2b40      	cmp	r3, #64	@ 0x40
 8008db4:	d146      	bne.n	8008e44 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	681b      	ldr	r3, [r3, #0]
 8008dba:	3308      	adds	r3, #8
 8008dbc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008dc0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008dc4:	e853 3f00 	ldrex	r3, [r3]
 8008dc8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8008dcc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008dd0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008dd4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	681b      	ldr	r3, [r3, #0]
 8008ddc:	3308      	adds	r3, #8
 8008dde:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8008de2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8008de6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008dea:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8008dee:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8008df2:	e841 2300 	strex	r3, r2, [r1]
 8008df6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8008dfa:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008dfe:	2b00      	cmp	r3, #0
 8008e00:	d1d9      	bne.n	8008db6 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008e08:	2b00      	cmp	r3, #0
 8008e0a:	d017      	beq.n	8008e3c <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008e12:	4a15      	ldr	r2, [pc, #84]	@ (8008e68 <HAL_UART_IRQHandler+0x2c0>)
 8008e14:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008e1c:	4618      	mov	r0, r3
 8008e1e:	f7fa fc59 	bl	80036d4 <HAL_DMA_Abort_IT>
 8008e22:	4603      	mov	r3, r0
 8008e24:	2b00      	cmp	r3, #0
 8008e26:	d019      	beq.n	8008e5c <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008e2e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008e30:	687a      	ldr	r2, [r7, #4]
 8008e32:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8008e36:	4610      	mov	r0, r2
 8008e38:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008e3a:	e00f      	b.n	8008e5c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008e3c:	6878      	ldr	r0, [r7, #4]
 8008e3e:	f000 fa77 	bl	8009330 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008e42:	e00b      	b.n	8008e5c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008e44:	6878      	ldr	r0, [r7, #4]
 8008e46:	f000 fa73 	bl	8009330 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008e4a:	e007      	b.n	8008e5c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008e4c:	6878      	ldr	r0, [r7, #4]
 8008e4e:	f000 fa6f 	bl	8009330 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	2200      	movs	r2, #0
 8008e56:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8008e5a:	e253      	b.n	8009304 <HAL_UART_IRQHandler+0x75c>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008e5c:	bf00      	nop
    return;
 8008e5e:	e251      	b.n	8009304 <HAL_UART_IRQHandler+0x75c>
 8008e60:	10000001 	.word	0x10000001
 8008e64:	04000120 	.word	0x04000120
 8008e68:	0800a6b9 	.word	0x0800a6b9

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008e70:	2b01      	cmp	r3, #1
 8008e72:	f040 81e7 	bne.w	8009244 <HAL_UART_IRQHandler+0x69c>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8008e76:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008e7a:	f003 0310 	and.w	r3, r3, #16
 8008e7e:	2b00      	cmp	r3, #0
 8008e80:	f000 81e0 	beq.w	8009244 <HAL_UART_IRQHandler+0x69c>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8008e84:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008e88:	f003 0310 	and.w	r3, r3, #16
 8008e8c:	2b00      	cmp	r3, #0
 8008e8e:	f000 81d9 	beq.w	8009244 <HAL_UART_IRQHandler+0x69c>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	681b      	ldr	r3, [r3, #0]
 8008e96:	2210      	movs	r2, #16
 8008e98:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	681b      	ldr	r3, [r3, #0]
 8008e9e:	689b      	ldr	r3, [r3, #8]
 8008ea0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008ea4:	2b40      	cmp	r3, #64	@ 0x40
 8008ea6:	f040 8151 	bne.w	800914c <HAL_UART_IRQHandler+0x5a4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008eb0:	681b      	ldr	r3, [r3, #0]
 8008eb2:	4a96      	ldr	r2, [pc, #600]	@ (800910c <HAL_UART_IRQHandler+0x564>)
 8008eb4:	4293      	cmp	r3, r2
 8008eb6:	d068      	beq.n	8008f8a <HAL_UART_IRQHandler+0x3e2>
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008ebe:	681b      	ldr	r3, [r3, #0]
 8008ec0:	4a93      	ldr	r2, [pc, #588]	@ (8009110 <HAL_UART_IRQHandler+0x568>)
 8008ec2:	4293      	cmp	r3, r2
 8008ec4:	d061      	beq.n	8008f8a <HAL_UART_IRQHandler+0x3e2>
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008ecc:	681b      	ldr	r3, [r3, #0]
 8008ece:	4a91      	ldr	r2, [pc, #580]	@ (8009114 <HAL_UART_IRQHandler+0x56c>)
 8008ed0:	4293      	cmp	r3, r2
 8008ed2:	d05a      	beq.n	8008f8a <HAL_UART_IRQHandler+0x3e2>
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008eda:	681b      	ldr	r3, [r3, #0]
 8008edc:	4a8e      	ldr	r2, [pc, #568]	@ (8009118 <HAL_UART_IRQHandler+0x570>)
 8008ede:	4293      	cmp	r3, r2
 8008ee0:	d053      	beq.n	8008f8a <HAL_UART_IRQHandler+0x3e2>
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008ee8:	681b      	ldr	r3, [r3, #0]
 8008eea:	4a8c      	ldr	r2, [pc, #560]	@ (800911c <HAL_UART_IRQHandler+0x574>)
 8008eec:	4293      	cmp	r3, r2
 8008eee:	d04c      	beq.n	8008f8a <HAL_UART_IRQHandler+0x3e2>
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008ef6:	681b      	ldr	r3, [r3, #0]
 8008ef8:	4a89      	ldr	r2, [pc, #548]	@ (8009120 <HAL_UART_IRQHandler+0x578>)
 8008efa:	4293      	cmp	r3, r2
 8008efc:	d045      	beq.n	8008f8a <HAL_UART_IRQHandler+0x3e2>
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008f04:	681b      	ldr	r3, [r3, #0]
 8008f06:	4a87      	ldr	r2, [pc, #540]	@ (8009124 <HAL_UART_IRQHandler+0x57c>)
 8008f08:	4293      	cmp	r3, r2
 8008f0a:	d03e      	beq.n	8008f8a <HAL_UART_IRQHandler+0x3e2>
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008f12:	681b      	ldr	r3, [r3, #0]
 8008f14:	4a84      	ldr	r2, [pc, #528]	@ (8009128 <HAL_UART_IRQHandler+0x580>)
 8008f16:	4293      	cmp	r3, r2
 8008f18:	d037      	beq.n	8008f8a <HAL_UART_IRQHandler+0x3e2>
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008f20:	681b      	ldr	r3, [r3, #0]
 8008f22:	4a82      	ldr	r2, [pc, #520]	@ (800912c <HAL_UART_IRQHandler+0x584>)
 8008f24:	4293      	cmp	r3, r2
 8008f26:	d030      	beq.n	8008f8a <HAL_UART_IRQHandler+0x3e2>
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008f2e:	681b      	ldr	r3, [r3, #0]
 8008f30:	4a7f      	ldr	r2, [pc, #508]	@ (8009130 <HAL_UART_IRQHandler+0x588>)
 8008f32:	4293      	cmp	r3, r2
 8008f34:	d029      	beq.n	8008f8a <HAL_UART_IRQHandler+0x3e2>
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008f3c:	681b      	ldr	r3, [r3, #0]
 8008f3e:	4a7d      	ldr	r2, [pc, #500]	@ (8009134 <HAL_UART_IRQHandler+0x58c>)
 8008f40:	4293      	cmp	r3, r2
 8008f42:	d022      	beq.n	8008f8a <HAL_UART_IRQHandler+0x3e2>
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008f4a:	681b      	ldr	r3, [r3, #0]
 8008f4c:	4a7a      	ldr	r2, [pc, #488]	@ (8009138 <HAL_UART_IRQHandler+0x590>)
 8008f4e:	4293      	cmp	r3, r2
 8008f50:	d01b      	beq.n	8008f8a <HAL_UART_IRQHandler+0x3e2>
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008f58:	681b      	ldr	r3, [r3, #0]
 8008f5a:	4a78      	ldr	r2, [pc, #480]	@ (800913c <HAL_UART_IRQHandler+0x594>)
 8008f5c:	4293      	cmp	r3, r2
 8008f5e:	d014      	beq.n	8008f8a <HAL_UART_IRQHandler+0x3e2>
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008f66:	681b      	ldr	r3, [r3, #0]
 8008f68:	4a75      	ldr	r2, [pc, #468]	@ (8009140 <HAL_UART_IRQHandler+0x598>)
 8008f6a:	4293      	cmp	r3, r2
 8008f6c:	d00d      	beq.n	8008f8a <HAL_UART_IRQHandler+0x3e2>
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008f74:	681b      	ldr	r3, [r3, #0]
 8008f76:	4a73      	ldr	r2, [pc, #460]	@ (8009144 <HAL_UART_IRQHandler+0x59c>)
 8008f78:	4293      	cmp	r3, r2
 8008f7a:	d006      	beq.n	8008f8a <HAL_UART_IRQHandler+0x3e2>
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008f82:	681b      	ldr	r3, [r3, #0]
 8008f84:	4a70      	ldr	r2, [pc, #448]	@ (8009148 <HAL_UART_IRQHandler+0x5a0>)
 8008f86:	4293      	cmp	r3, r2
 8008f88:	d106      	bne.n	8008f98 <HAL_UART_IRQHandler+0x3f0>
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008f90:	681b      	ldr	r3, [r3, #0]
 8008f92:	685b      	ldr	r3, [r3, #4]
 8008f94:	b29b      	uxth	r3, r3
 8008f96:	e005      	b.n	8008fa4 <HAL_UART_IRQHandler+0x3fc>
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008f9e:	681b      	ldr	r3, [r3, #0]
 8008fa0:	685b      	ldr	r3, [r3, #4]
 8008fa2:	b29b      	uxth	r3, r3
 8008fa4:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008fa8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8008fac:	2b00      	cmp	r3, #0
 8008fae:	f000 81ab 	beq.w	8009308 <HAL_UART_IRQHandler+0x760>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008fb8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008fbc:	429a      	cmp	r2, r3
 8008fbe:	f080 81a3 	bcs.w	8009308 <HAL_UART_IRQHandler+0x760>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008fc8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008fd2:	69db      	ldr	r3, [r3, #28]
 8008fd4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008fd8:	f000 8087 	beq.w	80090ea <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	681b      	ldr	r3, [r3, #0]
 8008fe0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008fe4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008fe8:	e853 3f00 	ldrex	r3, [r3]
 8008fec:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8008ff0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008ff4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008ff8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	681b      	ldr	r3, [r3, #0]
 8009000:	461a      	mov	r2, r3
 8009002:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8009006:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800900a:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800900e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8009012:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8009016:	e841 2300 	strex	r3, r2, [r1]
 800901a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800901e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009022:	2b00      	cmp	r3, #0
 8009024:	d1da      	bne.n	8008fdc <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	681b      	ldr	r3, [r3, #0]
 800902a:	3308      	adds	r3, #8
 800902c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800902e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009030:	e853 3f00 	ldrex	r3, [r3]
 8009034:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8009036:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009038:	f023 0301 	bic.w	r3, r3, #1
 800903c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	681b      	ldr	r3, [r3, #0]
 8009044:	3308      	adds	r3, #8
 8009046:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800904a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800904e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009050:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8009052:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8009056:	e841 2300 	strex	r3, r2, [r1]
 800905a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800905c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800905e:	2b00      	cmp	r3, #0
 8009060:	d1e1      	bne.n	8009026 <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	681b      	ldr	r3, [r3, #0]
 8009066:	3308      	adds	r3, #8
 8009068:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800906a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800906c:	e853 3f00 	ldrex	r3, [r3]
 8009070:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8009072:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009074:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009078:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	681b      	ldr	r3, [r3, #0]
 8009080:	3308      	adds	r3, #8
 8009082:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8009086:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8009088:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800908a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800908c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800908e:	e841 2300 	strex	r3, r2, [r1]
 8009092:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8009094:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009096:	2b00      	cmp	r3, #0
 8009098:	d1e3      	bne.n	8009062 <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	2220      	movs	r2, #32
 800909e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	2200      	movs	r2, #0
 80090a6:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	681b      	ldr	r3, [r3, #0]
 80090ac:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090ae:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80090b0:	e853 3f00 	ldrex	r3, [r3]
 80090b4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80090b6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80090b8:	f023 0310 	bic.w	r3, r3, #16
 80090bc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	681b      	ldr	r3, [r3, #0]
 80090c4:	461a      	mov	r2, r3
 80090c6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80090ca:	65bb      	str	r3, [r7, #88]	@ 0x58
 80090cc:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090ce:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80090d0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80090d2:	e841 2300 	strex	r3, r2, [r1]
 80090d6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80090d8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80090da:	2b00      	cmp	r3, #0
 80090dc:	d1e4      	bne.n	80090a8 <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80090e4:	4618      	mov	r0, r3
 80090e6:	f7f9 ffd7 	bl	8003098 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	2202      	movs	r2, #2
 80090ee:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80090fc:	b29b      	uxth	r3, r3
 80090fe:	1ad3      	subs	r3, r2, r3
 8009100:	b29b      	uxth	r3, r3
 8009102:	4619      	mov	r1, r3
 8009104:	6878      	ldr	r0, [r7, #4]
 8009106:	f000 f91d 	bl	8009344 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800910a:	e0fd      	b.n	8009308 <HAL_UART_IRQHandler+0x760>
 800910c:	40020010 	.word	0x40020010
 8009110:	40020028 	.word	0x40020028
 8009114:	40020040 	.word	0x40020040
 8009118:	40020058 	.word	0x40020058
 800911c:	40020070 	.word	0x40020070
 8009120:	40020088 	.word	0x40020088
 8009124:	400200a0 	.word	0x400200a0
 8009128:	400200b8 	.word	0x400200b8
 800912c:	40020410 	.word	0x40020410
 8009130:	40020428 	.word	0x40020428
 8009134:	40020440 	.word	0x40020440
 8009138:	40020458 	.word	0x40020458
 800913c:	40020470 	.word	0x40020470
 8009140:	40020488 	.word	0x40020488
 8009144:	400204a0 	.word	0x400204a0
 8009148:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009158:	b29b      	uxth	r3, r3
 800915a:	1ad3      	subs	r3, r2, r3
 800915c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009166:	b29b      	uxth	r3, r3
 8009168:	2b00      	cmp	r3, #0
 800916a:	f000 80cf 	beq.w	800930c <HAL_UART_IRQHandler+0x764>
          && (nb_rx_data > 0U))
 800916e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8009172:	2b00      	cmp	r3, #0
 8009174:	f000 80ca 	beq.w	800930c <HAL_UART_IRQHandler+0x764>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	681b      	ldr	r3, [r3, #0]
 800917c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800917e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009180:	e853 3f00 	ldrex	r3, [r3]
 8009184:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009186:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009188:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800918c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	681b      	ldr	r3, [r3, #0]
 8009194:	461a      	mov	r2, r3
 8009196:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800919a:	647b      	str	r3, [r7, #68]	@ 0x44
 800919c:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800919e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80091a0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80091a2:	e841 2300 	strex	r3, r2, [r1]
 80091a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80091a8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80091aa:	2b00      	cmp	r3, #0
 80091ac:	d1e4      	bne.n	8009178 <HAL_UART_IRQHandler+0x5d0>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	681b      	ldr	r3, [r3, #0]
 80091b2:	3308      	adds	r3, #8
 80091b4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091b8:	e853 3f00 	ldrex	r3, [r3]
 80091bc:	623b      	str	r3, [r7, #32]
   return(result);
 80091be:	6a3a      	ldr	r2, [r7, #32]
 80091c0:	4b55      	ldr	r3, [pc, #340]	@ (8009318 <HAL_UART_IRQHandler+0x770>)
 80091c2:	4013      	ands	r3, r2
 80091c4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	681b      	ldr	r3, [r3, #0]
 80091cc:	3308      	adds	r3, #8
 80091ce:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80091d2:	633a      	str	r2, [r7, #48]	@ 0x30
 80091d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80091d6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80091d8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80091da:	e841 2300 	strex	r3, r2, [r1]
 80091de:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80091e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80091e2:	2b00      	cmp	r3, #0
 80091e4:	d1e3      	bne.n	80091ae <HAL_UART_IRQHandler+0x606>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	2220      	movs	r2, #32
 80091ea:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	2200      	movs	r2, #0
 80091f2:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	2200      	movs	r2, #0
 80091f8:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	681b      	ldr	r3, [r3, #0]
 80091fe:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009200:	693b      	ldr	r3, [r7, #16]
 8009202:	e853 3f00 	ldrex	r3, [r3]
 8009206:	60fb      	str	r3, [r7, #12]
   return(result);
 8009208:	68fb      	ldr	r3, [r7, #12]
 800920a:	f023 0310 	bic.w	r3, r3, #16
 800920e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	681b      	ldr	r3, [r3, #0]
 8009216:	461a      	mov	r2, r3
 8009218:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800921c:	61fb      	str	r3, [r7, #28]
 800921e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009220:	69b9      	ldr	r1, [r7, #24]
 8009222:	69fa      	ldr	r2, [r7, #28]
 8009224:	e841 2300 	strex	r3, r2, [r1]
 8009228:	617b      	str	r3, [r7, #20]
   return(result);
 800922a:	697b      	ldr	r3, [r7, #20]
 800922c:	2b00      	cmp	r3, #0
 800922e:	d1e4      	bne.n	80091fa <HAL_UART_IRQHandler+0x652>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	2202      	movs	r2, #2
 8009234:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8009236:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800923a:	4619      	mov	r1, r3
 800923c:	6878      	ldr	r0, [r7, #4]
 800923e:	f000 f881 	bl	8009344 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8009242:	e063      	b.n	800930c <HAL_UART_IRQHandler+0x764>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8009244:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009248:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800924c:	2b00      	cmp	r3, #0
 800924e:	d00e      	beq.n	800926e <HAL_UART_IRQHandler+0x6c6>
 8009250:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009254:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009258:	2b00      	cmp	r3, #0
 800925a:	d008      	beq.n	800926e <HAL_UART_IRQHandler+0x6c6>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	681b      	ldr	r3, [r3, #0]
 8009260:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8009264:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8009266:	6878      	ldr	r0, [r7, #4]
 8009268:	f001 ff84 	bl	800b174 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800926c:	e051      	b.n	8009312 <HAL_UART_IRQHandler+0x76a>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800926e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009272:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009276:	2b00      	cmp	r3, #0
 8009278:	d014      	beq.n	80092a4 <HAL_UART_IRQHandler+0x6fc>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800927a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800927e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009282:	2b00      	cmp	r3, #0
 8009284:	d105      	bne.n	8009292 <HAL_UART_IRQHandler+0x6ea>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8009286:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800928a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800928e:	2b00      	cmp	r3, #0
 8009290:	d008      	beq.n	80092a4 <HAL_UART_IRQHandler+0x6fc>
  {
    if (huart->TxISR != NULL)
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009296:	2b00      	cmp	r3, #0
 8009298:	d03a      	beq.n	8009310 <HAL_UART_IRQHandler+0x768>
    {
      huart->TxISR(huart);
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800929e:	6878      	ldr	r0, [r7, #4]
 80092a0:	4798      	blx	r3
    }
    return;
 80092a2:	e035      	b.n	8009310 <HAL_UART_IRQHandler+0x768>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80092a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80092a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80092ac:	2b00      	cmp	r3, #0
 80092ae:	d009      	beq.n	80092c4 <HAL_UART_IRQHandler+0x71c>
 80092b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80092b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80092b8:	2b00      	cmp	r3, #0
 80092ba:	d003      	beq.n	80092c4 <HAL_UART_IRQHandler+0x71c>
  {
    UART_EndTransmit_IT(huart);
 80092bc:	6878      	ldr	r0, [r7, #4]
 80092be:	f001 fa11 	bl	800a6e4 <UART_EndTransmit_IT>
    return;
 80092c2:	e026      	b.n	8009312 <HAL_UART_IRQHandler+0x76a>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80092c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80092c8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80092cc:	2b00      	cmp	r3, #0
 80092ce:	d009      	beq.n	80092e4 <HAL_UART_IRQHandler+0x73c>
 80092d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80092d4:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80092d8:	2b00      	cmp	r3, #0
 80092da:	d003      	beq.n	80092e4 <HAL_UART_IRQHandler+0x73c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80092dc:	6878      	ldr	r0, [r7, #4]
 80092de:	f001 ff5d 	bl	800b19c <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80092e2:	e016      	b.n	8009312 <HAL_UART_IRQHandler+0x76a>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80092e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80092e8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80092ec:	2b00      	cmp	r3, #0
 80092ee:	d010      	beq.n	8009312 <HAL_UART_IRQHandler+0x76a>
 80092f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80092f4:	2b00      	cmp	r3, #0
 80092f6:	da0c      	bge.n	8009312 <HAL_UART_IRQHandler+0x76a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 80092f8:	6878      	ldr	r0, [r7, #4]
 80092fa:	f001 ff45 	bl	800b188 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80092fe:	e008      	b.n	8009312 <HAL_UART_IRQHandler+0x76a>
      return;
 8009300:	bf00      	nop
 8009302:	e006      	b.n	8009312 <HAL_UART_IRQHandler+0x76a>
    return;
 8009304:	bf00      	nop
 8009306:	e004      	b.n	8009312 <HAL_UART_IRQHandler+0x76a>
      return;
 8009308:	bf00      	nop
 800930a:	e002      	b.n	8009312 <HAL_UART_IRQHandler+0x76a>
      return;
 800930c:	bf00      	nop
 800930e:	e000      	b.n	8009312 <HAL_UART_IRQHandler+0x76a>
    return;
 8009310:	bf00      	nop
  }
}
 8009312:	37e8      	adds	r7, #232	@ 0xe8
 8009314:	46bd      	mov	sp, r7
 8009316:	bd80      	pop	{r7, pc}
 8009318:	effffffe 	.word	0xeffffffe

0800931c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800931c:	b480      	push	{r7}
 800931e:	b083      	sub	sp, #12
 8009320:	af00      	add	r7, sp, #0
 8009322:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8009324:	bf00      	nop
 8009326:	370c      	adds	r7, #12
 8009328:	46bd      	mov	sp, r7
 800932a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800932e:	4770      	bx	lr

08009330 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009330:	b480      	push	{r7}
 8009332:	b083      	sub	sp, #12
 8009334:	af00      	add	r7, sp, #0
 8009336:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8009338:	bf00      	nop
 800933a:	370c      	adds	r7, #12
 800933c:	46bd      	mov	sp, r7
 800933e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009342:	4770      	bx	lr

08009344 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8009344:	b480      	push	{r7}
 8009346:	b083      	sub	sp, #12
 8009348:	af00      	add	r7, sp, #0
 800934a:	6078      	str	r0, [r7, #4]
 800934c:	460b      	mov	r3, r1
 800934e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8009350:	bf00      	nop
 8009352:	370c      	adds	r7, #12
 8009354:	46bd      	mov	sp, r7
 8009356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800935a:	4770      	bx	lr

0800935c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800935c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009360:	b092      	sub	sp, #72	@ 0x48
 8009362:	af00      	add	r7, sp, #0
 8009364:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8009366:	2300      	movs	r3, #0
 8009368:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800936c:	697b      	ldr	r3, [r7, #20]
 800936e:	689a      	ldr	r2, [r3, #8]
 8009370:	697b      	ldr	r3, [r7, #20]
 8009372:	691b      	ldr	r3, [r3, #16]
 8009374:	431a      	orrs	r2, r3
 8009376:	697b      	ldr	r3, [r7, #20]
 8009378:	695b      	ldr	r3, [r3, #20]
 800937a:	431a      	orrs	r2, r3
 800937c:	697b      	ldr	r3, [r7, #20]
 800937e:	69db      	ldr	r3, [r3, #28]
 8009380:	4313      	orrs	r3, r2
 8009382:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009384:	697b      	ldr	r3, [r7, #20]
 8009386:	681b      	ldr	r3, [r3, #0]
 8009388:	681a      	ldr	r2, [r3, #0]
 800938a:	4bbe      	ldr	r3, [pc, #760]	@ (8009684 <UART_SetConfig+0x328>)
 800938c:	4013      	ands	r3, r2
 800938e:	697a      	ldr	r2, [r7, #20]
 8009390:	6812      	ldr	r2, [r2, #0]
 8009392:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8009394:	430b      	orrs	r3, r1
 8009396:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009398:	697b      	ldr	r3, [r7, #20]
 800939a:	681b      	ldr	r3, [r3, #0]
 800939c:	685b      	ldr	r3, [r3, #4]
 800939e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80093a2:	697b      	ldr	r3, [r7, #20]
 80093a4:	68da      	ldr	r2, [r3, #12]
 80093a6:	697b      	ldr	r3, [r7, #20]
 80093a8:	681b      	ldr	r3, [r3, #0]
 80093aa:	430a      	orrs	r2, r1
 80093ac:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80093ae:	697b      	ldr	r3, [r7, #20]
 80093b0:	699b      	ldr	r3, [r3, #24]
 80093b2:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80093b4:	697b      	ldr	r3, [r7, #20]
 80093b6:	681b      	ldr	r3, [r3, #0]
 80093b8:	4ab3      	ldr	r2, [pc, #716]	@ (8009688 <UART_SetConfig+0x32c>)
 80093ba:	4293      	cmp	r3, r2
 80093bc:	d004      	beq.n	80093c8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80093be:	697b      	ldr	r3, [r7, #20]
 80093c0:	6a1b      	ldr	r3, [r3, #32]
 80093c2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80093c4:	4313      	orrs	r3, r2
 80093c6:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80093c8:	697b      	ldr	r3, [r7, #20]
 80093ca:	681b      	ldr	r3, [r3, #0]
 80093cc:	689a      	ldr	r2, [r3, #8]
 80093ce:	4baf      	ldr	r3, [pc, #700]	@ (800968c <UART_SetConfig+0x330>)
 80093d0:	4013      	ands	r3, r2
 80093d2:	697a      	ldr	r2, [r7, #20]
 80093d4:	6812      	ldr	r2, [r2, #0]
 80093d6:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80093d8:	430b      	orrs	r3, r1
 80093da:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80093dc:	697b      	ldr	r3, [r7, #20]
 80093de:	681b      	ldr	r3, [r3, #0]
 80093e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80093e2:	f023 010f 	bic.w	r1, r3, #15
 80093e6:	697b      	ldr	r3, [r7, #20]
 80093e8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80093ea:	697b      	ldr	r3, [r7, #20]
 80093ec:	681b      	ldr	r3, [r3, #0]
 80093ee:	430a      	orrs	r2, r1
 80093f0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80093f2:	697b      	ldr	r3, [r7, #20]
 80093f4:	681b      	ldr	r3, [r3, #0]
 80093f6:	4aa6      	ldr	r2, [pc, #664]	@ (8009690 <UART_SetConfig+0x334>)
 80093f8:	4293      	cmp	r3, r2
 80093fa:	d177      	bne.n	80094ec <UART_SetConfig+0x190>
 80093fc:	4ba5      	ldr	r3, [pc, #660]	@ (8009694 <UART_SetConfig+0x338>)
 80093fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009400:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8009404:	2b28      	cmp	r3, #40	@ 0x28
 8009406:	d86d      	bhi.n	80094e4 <UART_SetConfig+0x188>
 8009408:	a201      	add	r2, pc, #4	@ (adr r2, 8009410 <UART_SetConfig+0xb4>)
 800940a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800940e:	bf00      	nop
 8009410:	080094b5 	.word	0x080094b5
 8009414:	080094e5 	.word	0x080094e5
 8009418:	080094e5 	.word	0x080094e5
 800941c:	080094e5 	.word	0x080094e5
 8009420:	080094e5 	.word	0x080094e5
 8009424:	080094e5 	.word	0x080094e5
 8009428:	080094e5 	.word	0x080094e5
 800942c:	080094e5 	.word	0x080094e5
 8009430:	080094bd 	.word	0x080094bd
 8009434:	080094e5 	.word	0x080094e5
 8009438:	080094e5 	.word	0x080094e5
 800943c:	080094e5 	.word	0x080094e5
 8009440:	080094e5 	.word	0x080094e5
 8009444:	080094e5 	.word	0x080094e5
 8009448:	080094e5 	.word	0x080094e5
 800944c:	080094e5 	.word	0x080094e5
 8009450:	080094c5 	.word	0x080094c5
 8009454:	080094e5 	.word	0x080094e5
 8009458:	080094e5 	.word	0x080094e5
 800945c:	080094e5 	.word	0x080094e5
 8009460:	080094e5 	.word	0x080094e5
 8009464:	080094e5 	.word	0x080094e5
 8009468:	080094e5 	.word	0x080094e5
 800946c:	080094e5 	.word	0x080094e5
 8009470:	080094cd 	.word	0x080094cd
 8009474:	080094e5 	.word	0x080094e5
 8009478:	080094e5 	.word	0x080094e5
 800947c:	080094e5 	.word	0x080094e5
 8009480:	080094e5 	.word	0x080094e5
 8009484:	080094e5 	.word	0x080094e5
 8009488:	080094e5 	.word	0x080094e5
 800948c:	080094e5 	.word	0x080094e5
 8009490:	080094d5 	.word	0x080094d5
 8009494:	080094e5 	.word	0x080094e5
 8009498:	080094e5 	.word	0x080094e5
 800949c:	080094e5 	.word	0x080094e5
 80094a0:	080094e5 	.word	0x080094e5
 80094a4:	080094e5 	.word	0x080094e5
 80094a8:	080094e5 	.word	0x080094e5
 80094ac:	080094e5 	.word	0x080094e5
 80094b0:	080094dd 	.word	0x080094dd
 80094b4:	2301      	movs	r3, #1
 80094b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80094ba:	e326      	b.n	8009b0a <UART_SetConfig+0x7ae>
 80094bc:	2304      	movs	r3, #4
 80094be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80094c2:	e322      	b.n	8009b0a <UART_SetConfig+0x7ae>
 80094c4:	2308      	movs	r3, #8
 80094c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80094ca:	e31e      	b.n	8009b0a <UART_SetConfig+0x7ae>
 80094cc:	2310      	movs	r3, #16
 80094ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80094d2:	e31a      	b.n	8009b0a <UART_SetConfig+0x7ae>
 80094d4:	2320      	movs	r3, #32
 80094d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80094da:	e316      	b.n	8009b0a <UART_SetConfig+0x7ae>
 80094dc:	2340      	movs	r3, #64	@ 0x40
 80094de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80094e2:	e312      	b.n	8009b0a <UART_SetConfig+0x7ae>
 80094e4:	2380      	movs	r3, #128	@ 0x80
 80094e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80094ea:	e30e      	b.n	8009b0a <UART_SetConfig+0x7ae>
 80094ec:	697b      	ldr	r3, [r7, #20]
 80094ee:	681b      	ldr	r3, [r3, #0]
 80094f0:	4a69      	ldr	r2, [pc, #420]	@ (8009698 <UART_SetConfig+0x33c>)
 80094f2:	4293      	cmp	r3, r2
 80094f4:	d130      	bne.n	8009558 <UART_SetConfig+0x1fc>
 80094f6:	4b67      	ldr	r3, [pc, #412]	@ (8009694 <UART_SetConfig+0x338>)
 80094f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80094fa:	f003 0307 	and.w	r3, r3, #7
 80094fe:	2b05      	cmp	r3, #5
 8009500:	d826      	bhi.n	8009550 <UART_SetConfig+0x1f4>
 8009502:	a201      	add	r2, pc, #4	@ (adr r2, 8009508 <UART_SetConfig+0x1ac>)
 8009504:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009508:	08009521 	.word	0x08009521
 800950c:	08009529 	.word	0x08009529
 8009510:	08009531 	.word	0x08009531
 8009514:	08009539 	.word	0x08009539
 8009518:	08009541 	.word	0x08009541
 800951c:	08009549 	.word	0x08009549
 8009520:	2300      	movs	r3, #0
 8009522:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009526:	e2f0      	b.n	8009b0a <UART_SetConfig+0x7ae>
 8009528:	2304      	movs	r3, #4
 800952a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800952e:	e2ec      	b.n	8009b0a <UART_SetConfig+0x7ae>
 8009530:	2308      	movs	r3, #8
 8009532:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009536:	e2e8      	b.n	8009b0a <UART_SetConfig+0x7ae>
 8009538:	2310      	movs	r3, #16
 800953a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800953e:	e2e4      	b.n	8009b0a <UART_SetConfig+0x7ae>
 8009540:	2320      	movs	r3, #32
 8009542:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009546:	e2e0      	b.n	8009b0a <UART_SetConfig+0x7ae>
 8009548:	2340      	movs	r3, #64	@ 0x40
 800954a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800954e:	e2dc      	b.n	8009b0a <UART_SetConfig+0x7ae>
 8009550:	2380      	movs	r3, #128	@ 0x80
 8009552:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009556:	e2d8      	b.n	8009b0a <UART_SetConfig+0x7ae>
 8009558:	697b      	ldr	r3, [r7, #20]
 800955a:	681b      	ldr	r3, [r3, #0]
 800955c:	4a4f      	ldr	r2, [pc, #316]	@ (800969c <UART_SetConfig+0x340>)
 800955e:	4293      	cmp	r3, r2
 8009560:	d130      	bne.n	80095c4 <UART_SetConfig+0x268>
 8009562:	4b4c      	ldr	r3, [pc, #304]	@ (8009694 <UART_SetConfig+0x338>)
 8009564:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009566:	f003 0307 	and.w	r3, r3, #7
 800956a:	2b05      	cmp	r3, #5
 800956c:	d826      	bhi.n	80095bc <UART_SetConfig+0x260>
 800956e:	a201      	add	r2, pc, #4	@ (adr r2, 8009574 <UART_SetConfig+0x218>)
 8009570:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009574:	0800958d 	.word	0x0800958d
 8009578:	08009595 	.word	0x08009595
 800957c:	0800959d 	.word	0x0800959d
 8009580:	080095a5 	.word	0x080095a5
 8009584:	080095ad 	.word	0x080095ad
 8009588:	080095b5 	.word	0x080095b5
 800958c:	2300      	movs	r3, #0
 800958e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009592:	e2ba      	b.n	8009b0a <UART_SetConfig+0x7ae>
 8009594:	2304      	movs	r3, #4
 8009596:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800959a:	e2b6      	b.n	8009b0a <UART_SetConfig+0x7ae>
 800959c:	2308      	movs	r3, #8
 800959e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80095a2:	e2b2      	b.n	8009b0a <UART_SetConfig+0x7ae>
 80095a4:	2310      	movs	r3, #16
 80095a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80095aa:	e2ae      	b.n	8009b0a <UART_SetConfig+0x7ae>
 80095ac:	2320      	movs	r3, #32
 80095ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80095b2:	e2aa      	b.n	8009b0a <UART_SetConfig+0x7ae>
 80095b4:	2340      	movs	r3, #64	@ 0x40
 80095b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80095ba:	e2a6      	b.n	8009b0a <UART_SetConfig+0x7ae>
 80095bc:	2380      	movs	r3, #128	@ 0x80
 80095be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80095c2:	e2a2      	b.n	8009b0a <UART_SetConfig+0x7ae>
 80095c4:	697b      	ldr	r3, [r7, #20]
 80095c6:	681b      	ldr	r3, [r3, #0]
 80095c8:	4a35      	ldr	r2, [pc, #212]	@ (80096a0 <UART_SetConfig+0x344>)
 80095ca:	4293      	cmp	r3, r2
 80095cc:	d130      	bne.n	8009630 <UART_SetConfig+0x2d4>
 80095ce:	4b31      	ldr	r3, [pc, #196]	@ (8009694 <UART_SetConfig+0x338>)
 80095d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80095d2:	f003 0307 	and.w	r3, r3, #7
 80095d6:	2b05      	cmp	r3, #5
 80095d8:	d826      	bhi.n	8009628 <UART_SetConfig+0x2cc>
 80095da:	a201      	add	r2, pc, #4	@ (adr r2, 80095e0 <UART_SetConfig+0x284>)
 80095dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80095e0:	080095f9 	.word	0x080095f9
 80095e4:	08009601 	.word	0x08009601
 80095e8:	08009609 	.word	0x08009609
 80095ec:	08009611 	.word	0x08009611
 80095f0:	08009619 	.word	0x08009619
 80095f4:	08009621 	.word	0x08009621
 80095f8:	2300      	movs	r3, #0
 80095fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80095fe:	e284      	b.n	8009b0a <UART_SetConfig+0x7ae>
 8009600:	2304      	movs	r3, #4
 8009602:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009606:	e280      	b.n	8009b0a <UART_SetConfig+0x7ae>
 8009608:	2308      	movs	r3, #8
 800960a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800960e:	e27c      	b.n	8009b0a <UART_SetConfig+0x7ae>
 8009610:	2310      	movs	r3, #16
 8009612:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009616:	e278      	b.n	8009b0a <UART_SetConfig+0x7ae>
 8009618:	2320      	movs	r3, #32
 800961a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800961e:	e274      	b.n	8009b0a <UART_SetConfig+0x7ae>
 8009620:	2340      	movs	r3, #64	@ 0x40
 8009622:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009626:	e270      	b.n	8009b0a <UART_SetConfig+0x7ae>
 8009628:	2380      	movs	r3, #128	@ 0x80
 800962a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800962e:	e26c      	b.n	8009b0a <UART_SetConfig+0x7ae>
 8009630:	697b      	ldr	r3, [r7, #20]
 8009632:	681b      	ldr	r3, [r3, #0]
 8009634:	4a1b      	ldr	r2, [pc, #108]	@ (80096a4 <UART_SetConfig+0x348>)
 8009636:	4293      	cmp	r3, r2
 8009638:	d142      	bne.n	80096c0 <UART_SetConfig+0x364>
 800963a:	4b16      	ldr	r3, [pc, #88]	@ (8009694 <UART_SetConfig+0x338>)
 800963c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800963e:	f003 0307 	and.w	r3, r3, #7
 8009642:	2b05      	cmp	r3, #5
 8009644:	d838      	bhi.n	80096b8 <UART_SetConfig+0x35c>
 8009646:	a201      	add	r2, pc, #4	@ (adr r2, 800964c <UART_SetConfig+0x2f0>)
 8009648:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800964c:	08009665 	.word	0x08009665
 8009650:	0800966d 	.word	0x0800966d
 8009654:	08009675 	.word	0x08009675
 8009658:	0800967d 	.word	0x0800967d
 800965c:	080096a9 	.word	0x080096a9
 8009660:	080096b1 	.word	0x080096b1
 8009664:	2300      	movs	r3, #0
 8009666:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800966a:	e24e      	b.n	8009b0a <UART_SetConfig+0x7ae>
 800966c:	2304      	movs	r3, #4
 800966e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009672:	e24a      	b.n	8009b0a <UART_SetConfig+0x7ae>
 8009674:	2308      	movs	r3, #8
 8009676:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800967a:	e246      	b.n	8009b0a <UART_SetConfig+0x7ae>
 800967c:	2310      	movs	r3, #16
 800967e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009682:	e242      	b.n	8009b0a <UART_SetConfig+0x7ae>
 8009684:	cfff69f3 	.word	0xcfff69f3
 8009688:	58000c00 	.word	0x58000c00
 800968c:	11fff4ff 	.word	0x11fff4ff
 8009690:	40011000 	.word	0x40011000
 8009694:	58024400 	.word	0x58024400
 8009698:	40004400 	.word	0x40004400
 800969c:	40004800 	.word	0x40004800
 80096a0:	40004c00 	.word	0x40004c00
 80096a4:	40005000 	.word	0x40005000
 80096a8:	2320      	movs	r3, #32
 80096aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80096ae:	e22c      	b.n	8009b0a <UART_SetConfig+0x7ae>
 80096b0:	2340      	movs	r3, #64	@ 0x40
 80096b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80096b6:	e228      	b.n	8009b0a <UART_SetConfig+0x7ae>
 80096b8:	2380      	movs	r3, #128	@ 0x80
 80096ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80096be:	e224      	b.n	8009b0a <UART_SetConfig+0x7ae>
 80096c0:	697b      	ldr	r3, [r7, #20]
 80096c2:	681b      	ldr	r3, [r3, #0]
 80096c4:	4ab1      	ldr	r2, [pc, #708]	@ (800998c <UART_SetConfig+0x630>)
 80096c6:	4293      	cmp	r3, r2
 80096c8:	d176      	bne.n	80097b8 <UART_SetConfig+0x45c>
 80096ca:	4bb1      	ldr	r3, [pc, #708]	@ (8009990 <UART_SetConfig+0x634>)
 80096cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80096ce:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80096d2:	2b28      	cmp	r3, #40	@ 0x28
 80096d4:	d86c      	bhi.n	80097b0 <UART_SetConfig+0x454>
 80096d6:	a201      	add	r2, pc, #4	@ (adr r2, 80096dc <UART_SetConfig+0x380>)
 80096d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80096dc:	08009781 	.word	0x08009781
 80096e0:	080097b1 	.word	0x080097b1
 80096e4:	080097b1 	.word	0x080097b1
 80096e8:	080097b1 	.word	0x080097b1
 80096ec:	080097b1 	.word	0x080097b1
 80096f0:	080097b1 	.word	0x080097b1
 80096f4:	080097b1 	.word	0x080097b1
 80096f8:	080097b1 	.word	0x080097b1
 80096fc:	08009789 	.word	0x08009789
 8009700:	080097b1 	.word	0x080097b1
 8009704:	080097b1 	.word	0x080097b1
 8009708:	080097b1 	.word	0x080097b1
 800970c:	080097b1 	.word	0x080097b1
 8009710:	080097b1 	.word	0x080097b1
 8009714:	080097b1 	.word	0x080097b1
 8009718:	080097b1 	.word	0x080097b1
 800971c:	08009791 	.word	0x08009791
 8009720:	080097b1 	.word	0x080097b1
 8009724:	080097b1 	.word	0x080097b1
 8009728:	080097b1 	.word	0x080097b1
 800972c:	080097b1 	.word	0x080097b1
 8009730:	080097b1 	.word	0x080097b1
 8009734:	080097b1 	.word	0x080097b1
 8009738:	080097b1 	.word	0x080097b1
 800973c:	08009799 	.word	0x08009799
 8009740:	080097b1 	.word	0x080097b1
 8009744:	080097b1 	.word	0x080097b1
 8009748:	080097b1 	.word	0x080097b1
 800974c:	080097b1 	.word	0x080097b1
 8009750:	080097b1 	.word	0x080097b1
 8009754:	080097b1 	.word	0x080097b1
 8009758:	080097b1 	.word	0x080097b1
 800975c:	080097a1 	.word	0x080097a1
 8009760:	080097b1 	.word	0x080097b1
 8009764:	080097b1 	.word	0x080097b1
 8009768:	080097b1 	.word	0x080097b1
 800976c:	080097b1 	.word	0x080097b1
 8009770:	080097b1 	.word	0x080097b1
 8009774:	080097b1 	.word	0x080097b1
 8009778:	080097b1 	.word	0x080097b1
 800977c:	080097a9 	.word	0x080097a9
 8009780:	2301      	movs	r3, #1
 8009782:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009786:	e1c0      	b.n	8009b0a <UART_SetConfig+0x7ae>
 8009788:	2304      	movs	r3, #4
 800978a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800978e:	e1bc      	b.n	8009b0a <UART_SetConfig+0x7ae>
 8009790:	2308      	movs	r3, #8
 8009792:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009796:	e1b8      	b.n	8009b0a <UART_SetConfig+0x7ae>
 8009798:	2310      	movs	r3, #16
 800979a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800979e:	e1b4      	b.n	8009b0a <UART_SetConfig+0x7ae>
 80097a0:	2320      	movs	r3, #32
 80097a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80097a6:	e1b0      	b.n	8009b0a <UART_SetConfig+0x7ae>
 80097a8:	2340      	movs	r3, #64	@ 0x40
 80097aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80097ae:	e1ac      	b.n	8009b0a <UART_SetConfig+0x7ae>
 80097b0:	2380      	movs	r3, #128	@ 0x80
 80097b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80097b6:	e1a8      	b.n	8009b0a <UART_SetConfig+0x7ae>
 80097b8:	697b      	ldr	r3, [r7, #20]
 80097ba:	681b      	ldr	r3, [r3, #0]
 80097bc:	4a75      	ldr	r2, [pc, #468]	@ (8009994 <UART_SetConfig+0x638>)
 80097be:	4293      	cmp	r3, r2
 80097c0:	d130      	bne.n	8009824 <UART_SetConfig+0x4c8>
 80097c2:	4b73      	ldr	r3, [pc, #460]	@ (8009990 <UART_SetConfig+0x634>)
 80097c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80097c6:	f003 0307 	and.w	r3, r3, #7
 80097ca:	2b05      	cmp	r3, #5
 80097cc:	d826      	bhi.n	800981c <UART_SetConfig+0x4c0>
 80097ce:	a201      	add	r2, pc, #4	@ (adr r2, 80097d4 <UART_SetConfig+0x478>)
 80097d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80097d4:	080097ed 	.word	0x080097ed
 80097d8:	080097f5 	.word	0x080097f5
 80097dc:	080097fd 	.word	0x080097fd
 80097e0:	08009805 	.word	0x08009805
 80097e4:	0800980d 	.word	0x0800980d
 80097e8:	08009815 	.word	0x08009815
 80097ec:	2300      	movs	r3, #0
 80097ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80097f2:	e18a      	b.n	8009b0a <UART_SetConfig+0x7ae>
 80097f4:	2304      	movs	r3, #4
 80097f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80097fa:	e186      	b.n	8009b0a <UART_SetConfig+0x7ae>
 80097fc:	2308      	movs	r3, #8
 80097fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009802:	e182      	b.n	8009b0a <UART_SetConfig+0x7ae>
 8009804:	2310      	movs	r3, #16
 8009806:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800980a:	e17e      	b.n	8009b0a <UART_SetConfig+0x7ae>
 800980c:	2320      	movs	r3, #32
 800980e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009812:	e17a      	b.n	8009b0a <UART_SetConfig+0x7ae>
 8009814:	2340      	movs	r3, #64	@ 0x40
 8009816:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800981a:	e176      	b.n	8009b0a <UART_SetConfig+0x7ae>
 800981c:	2380      	movs	r3, #128	@ 0x80
 800981e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009822:	e172      	b.n	8009b0a <UART_SetConfig+0x7ae>
 8009824:	697b      	ldr	r3, [r7, #20]
 8009826:	681b      	ldr	r3, [r3, #0]
 8009828:	4a5b      	ldr	r2, [pc, #364]	@ (8009998 <UART_SetConfig+0x63c>)
 800982a:	4293      	cmp	r3, r2
 800982c:	d130      	bne.n	8009890 <UART_SetConfig+0x534>
 800982e:	4b58      	ldr	r3, [pc, #352]	@ (8009990 <UART_SetConfig+0x634>)
 8009830:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009832:	f003 0307 	and.w	r3, r3, #7
 8009836:	2b05      	cmp	r3, #5
 8009838:	d826      	bhi.n	8009888 <UART_SetConfig+0x52c>
 800983a:	a201      	add	r2, pc, #4	@ (adr r2, 8009840 <UART_SetConfig+0x4e4>)
 800983c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009840:	08009859 	.word	0x08009859
 8009844:	08009861 	.word	0x08009861
 8009848:	08009869 	.word	0x08009869
 800984c:	08009871 	.word	0x08009871
 8009850:	08009879 	.word	0x08009879
 8009854:	08009881 	.word	0x08009881
 8009858:	2300      	movs	r3, #0
 800985a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800985e:	e154      	b.n	8009b0a <UART_SetConfig+0x7ae>
 8009860:	2304      	movs	r3, #4
 8009862:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009866:	e150      	b.n	8009b0a <UART_SetConfig+0x7ae>
 8009868:	2308      	movs	r3, #8
 800986a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800986e:	e14c      	b.n	8009b0a <UART_SetConfig+0x7ae>
 8009870:	2310      	movs	r3, #16
 8009872:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009876:	e148      	b.n	8009b0a <UART_SetConfig+0x7ae>
 8009878:	2320      	movs	r3, #32
 800987a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800987e:	e144      	b.n	8009b0a <UART_SetConfig+0x7ae>
 8009880:	2340      	movs	r3, #64	@ 0x40
 8009882:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009886:	e140      	b.n	8009b0a <UART_SetConfig+0x7ae>
 8009888:	2380      	movs	r3, #128	@ 0x80
 800988a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800988e:	e13c      	b.n	8009b0a <UART_SetConfig+0x7ae>
 8009890:	697b      	ldr	r3, [r7, #20]
 8009892:	681b      	ldr	r3, [r3, #0]
 8009894:	4a41      	ldr	r2, [pc, #260]	@ (800999c <UART_SetConfig+0x640>)
 8009896:	4293      	cmp	r3, r2
 8009898:	f040 8082 	bne.w	80099a0 <UART_SetConfig+0x644>
 800989c:	4b3c      	ldr	r3, [pc, #240]	@ (8009990 <UART_SetConfig+0x634>)
 800989e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80098a0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80098a4:	2b28      	cmp	r3, #40	@ 0x28
 80098a6:	d86d      	bhi.n	8009984 <UART_SetConfig+0x628>
 80098a8:	a201      	add	r2, pc, #4	@ (adr r2, 80098b0 <UART_SetConfig+0x554>)
 80098aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80098ae:	bf00      	nop
 80098b0:	08009955 	.word	0x08009955
 80098b4:	08009985 	.word	0x08009985
 80098b8:	08009985 	.word	0x08009985
 80098bc:	08009985 	.word	0x08009985
 80098c0:	08009985 	.word	0x08009985
 80098c4:	08009985 	.word	0x08009985
 80098c8:	08009985 	.word	0x08009985
 80098cc:	08009985 	.word	0x08009985
 80098d0:	0800995d 	.word	0x0800995d
 80098d4:	08009985 	.word	0x08009985
 80098d8:	08009985 	.word	0x08009985
 80098dc:	08009985 	.word	0x08009985
 80098e0:	08009985 	.word	0x08009985
 80098e4:	08009985 	.word	0x08009985
 80098e8:	08009985 	.word	0x08009985
 80098ec:	08009985 	.word	0x08009985
 80098f0:	08009965 	.word	0x08009965
 80098f4:	08009985 	.word	0x08009985
 80098f8:	08009985 	.word	0x08009985
 80098fc:	08009985 	.word	0x08009985
 8009900:	08009985 	.word	0x08009985
 8009904:	08009985 	.word	0x08009985
 8009908:	08009985 	.word	0x08009985
 800990c:	08009985 	.word	0x08009985
 8009910:	0800996d 	.word	0x0800996d
 8009914:	08009985 	.word	0x08009985
 8009918:	08009985 	.word	0x08009985
 800991c:	08009985 	.word	0x08009985
 8009920:	08009985 	.word	0x08009985
 8009924:	08009985 	.word	0x08009985
 8009928:	08009985 	.word	0x08009985
 800992c:	08009985 	.word	0x08009985
 8009930:	08009975 	.word	0x08009975
 8009934:	08009985 	.word	0x08009985
 8009938:	08009985 	.word	0x08009985
 800993c:	08009985 	.word	0x08009985
 8009940:	08009985 	.word	0x08009985
 8009944:	08009985 	.word	0x08009985
 8009948:	08009985 	.word	0x08009985
 800994c:	08009985 	.word	0x08009985
 8009950:	0800997d 	.word	0x0800997d
 8009954:	2301      	movs	r3, #1
 8009956:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800995a:	e0d6      	b.n	8009b0a <UART_SetConfig+0x7ae>
 800995c:	2304      	movs	r3, #4
 800995e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009962:	e0d2      	b.n	8009b0a <UART_SetConfig+0x7ae>
 8009964:	2308      	movs	r3, #8
 8009966:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800996a:	e0ce      	b.n	8009b0a <UART_SetConfig+0x7ae>
 800996c:	2310      	movs	r3, #16
 800996e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009972:	e0ca      	b.n	8009b0a <UART_SetConfig+0x7ae>
 8009974:	2320      	movs	r3, #32
 8009976:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800997a:	e0c6      	b.n	8009b0a <UART_SetConfig+0x7ae>
 800997c:	2340      	movs	r3, #64	@ 0x40
 800997e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009982:	e0c2      	b.n	8009b0a <UART_SetConfig+0x7ae>
 8009984:	2380      	movs	r3, #128	@ 0x80
 8009986:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800998a:	e0be      	b.n	8009b0a <UART_SetConfig+0x7ae>
 800998c:	40011400 	.word	0x40011400
 8009990:	58024400 	.word	0x58024400
 8009994:	40007800 	.word	0x40007800
 8009998:	40007c00 	.word	0x40007c00
 800999c:	40011800 	.word	0x40011800
 80099a0:	697b      	ldr	r3, [r7, #20]
 80099a2:	681b      	ldr	r3, [r3, #0]
 80099a4:	4aad      	ldr	r2, [pc, #692]	@ (8009c5c <UART_SetConfig+0x900>)
 80099a6:	4293      	cmp	r3, r2
 80099a8:	d176      	bne.n	8009a98 <UART_SetConfig+0x73c>
 80099aa:	4bad      	ldr	r3, [pc, #692]	@ (8009c60 <UART_SetConfig+0x904>)
 80099ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80099ae:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80099b2:	2b28      	cmp	r3, #40	@ 0x28
 80099b4:	d86c      	bhi.n	8009a90 <UART_SetConfig+0x734>
 80099b6:	a201      	add	r2, pc, #4	@ (adr r2, 80099bc <UART_SetConfig+0x660>)
 80099b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80099bc:	08009a61 	.word	0x08009a61
 80099c0:	08009a91 	.word	0x08009a91
 80099c4:	08009a91 	.word	0x08009a91
 80099c8:	08009a91 	.word	0x08009a91
 80099cc:	08009a91 	.word	0x08009a91
 80099d0:	08009a91 	.word	0x08009a91
 80099d4:	08009a91 	.word	0x08009a91
 80099d8:	08009a91 	.word	0x08009a91
 80099dc:	08009a69 	.word	0x08009a69
 80099e0:	08009a91 	.word	0x08009a91
 80099e4:	08009a91 	.word	0x08009a91
 80099e8:	08009a91 	.word	0x08009a91
 80099ec:	08009a91 	.word	0x08009a91
 80099f0:	08009a91 	.word	0x08009a91
 80099f4:	08009a91 	.word	0x08009a91
 80099f8:	08009a91 	.word	0x08009a91
 80099fc:	08009a71 	.word	0x08009a71
 8009a00:	08009a91 	.word	0x08009a91
 8009a04:	08009a91 	.word	0x08009a91
 8009a08:	08009a91 	.word	0x08009a91
 8009a0c:	08009a91 	.word	0x08009a91
 8009a10:	08009a91 	.word	0x08009a91
 8009a14:	08009a91 	.word	0x08009a91
 8009a18:	08009a91 	.word	0x08009a91
 8009a1c:	08009a79 	.word	0x08009a79
 8009a20:	08009a91 	.word	0x08009a91
 8009a24:	08009a91 	.word	0x08009a91
 8009a28:	08009a91 	.word	0x08009a91
 8009a2c:	08009a91 	.word	0x08009a91
 8009a30:	08009a91 	.word	0x08009a91
 8009a34:	08009a91 	.word	0x08009a91
 8009a38:	08009a91 	.word	0x08009a91
 8009a3c:	08009a81 	.word	0x08009a81
 8009a40:	08009a91 	.word	0x08009a91
 8009a44:	08009a91 	.word	0x08009a91
 8009a48:	08009a91 	.word	0x08009a91
 8009a4c:	08009a91 	.word	0x08009a91
 8009a50:	08009a91 	.word	0x08009a91
 8009a54:	08009a91 	.word	0x08009a91
 8009a58:	08009a91 	.word	0x08009a91
 8009a5c:	08009a89 	.word	0x08009a89
 8009a60:	2301      	movs	r3, #1
 8009a62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009a66:	e050      	b.n	8009b0a <UART_SetConfig+0x7ae>
 8009a68:	2304      	movs	r3, #4
 8009a6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009a6e:	e04c      	b.n	8009b0a <UART_SetConfig+0x7ae>
 8009a70:	2308      	movs	r3, #8
 8009a72:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009a76:	e048      	b.n	8009b0a <UART_SetConfig+0x7ae>
 8009a78:	2310      	movs	r3, #16
 8009a7a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009a7e:	e044      	b.n	8009b0a <UART_SetConfig+0x7ae>
 8009a80:	2320      	movs	r3, #32
 8009a82:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009a86:	e040      	b.n	8009b0a <UART_SetConfig+0x7ae>
 8009a88:	2340      	movs	r3, #64	@ 0x40
 8009a8a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009a8e:	e03c      	b.n	8009b0a <UART_SetConfig+0x7ae>
 8009a90:	2380      	movs	r3, #128	@ 0x80
 8009a92:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009a96:	e038      	b.n	8009b0a <UART_SetConfig+0x7ae>
 8009a98:	697b      	ldr	r3, [r7, #20]
 8009a9a:	681b      	ldr	r3, [r3, #0]
 8009a9c:	4a71      	ldr	r2, [pc, #452]	@ (8009c64 <UART_SetConfig+0x908>)
 8009a9e:	4293      	cmp	r3, r2
 8009aa0:	d130      	bne.n	8009b04 <UART_SetConfig+0x7a8>
 8009aa2:	4b6f      	ldr	r3, [pc, #444]	@ (8009c60 <UART_SetConfig+0x904>)
 8009aa4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009aa6:	f003 0307 	and.w	r3, r3, #7
 8009aaa:	2b05      	cmp	r3, #5
 8009aac:	d826      	bhi.n	8009afc <UART_SetConfig+0x7a0>
 8009aae:	a201      	add	r2, pc, #4	@ (adr r2, 8009ab4 <UART_SetConfig+0x758>)
 8009ab0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009ab4:	08009acd 	.word	0x08009acd
 8009ab8:	08009ad5 	.word	0x08009ad5
 8009abc:	08009add 	.word	0x08009add
 8009ac0:	08009ae5 	.word	0x08009ae5
 8009ac4:	08009aed 	.word	0x08009aed
 8009ac8:	08009af5 	.word	0x08009af5
 8009acc:	2302      	movs	r3, #2
 8009ace:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009ad2:	e01a      	b.n	8009b0a <UART_SetConfig+0x7ae>
 8009ad4:	2304      	movs	r3, #4
 8009ad6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009ada:	e016      	b.n	8009b0a <UART_SetConfig+0x7ae>
 8009adc:	2308      	movs	r3, #8
 8009ade:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009ae2:	e012      	b.n	8009b0a <UART_SetConfig+0x7ae>
 8009ae4:	2310      	movs	r3, #16
 8009ae6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009aea:	e00e      	b.n	8009b0a <UART_SetConfig+0x7ae>
 8009aec:	2320      	movs	r3, #32
 8009aee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009af2:	e00a      	b.n	8009b0a <UART_SetConfig+0x7ae>
 8009af4:	2340      	movs	r3, #64	@ 0x40
 8009af6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009afa:	e006      	b.n	8009b0a <UART_SetConfig+0x7ae>
 8009afc:	2380      	movs	r3, #128	@ 0x80
 8009afe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009b02:	e002      	b.n	8009b0a <UART_SetConfig+0x7ae>
 8009b04:	2380      	movs	r3, #128	@ 0x80
 8009b06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8009b0a:	697b      	ldr	r3, [r7, #20]
 8009b0c:	681b      	ldr	r3, [r3, #0]
 8009b0e:	4a55      	ldr	r2, [pc, #340]	@ (8009c64 <UART_SetConfig+0x908>)
 8009b10:	4293      	cmp	r3, r2
 8009b12:	f040 80f8 	bne.w	8009d06 <UART_SetConfig+0x9aa>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8009b16:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8009b1a:	2b20      	cmp	r3, #32
 8009b1c:	dc46      	bgt.n	8009bac <UART_SetConfig+0x850>
 8009b1e:	2b02      	cmp	r3, #2
 8009b20:	db75      	blt.n	8009c0e <UART_SetConfig+0x8b2>
 8009b22:	3b02      	subs	r3, #2
 8009b24:	2b1e      	cmp	r3, #30
 8009b26:	d872      	bhi.n	8009c0e <UART_SetConfig+0x8b2>
 8009b28:	a201      	add	r2, pc, #4	@ (adr r2, 8009b30 <UART_SetConfig+0x7d4>)
 8009b2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b2e:	bf00      	nop
 8009b30:	08009bb3 	.word	0x08009bb3
 8009b34:	08009c0f 	.word	0x08009c0f
 8009b38:	08009bbb 	.word	0x08009bbb
 8009b3c:	08009c0f 	.word	0x08009c0f
 8009b40:	08009c0f 	.word	0x08009c0f
 8009b44:	08009c0f 	.word	0x08009c0f
 8009b48:	08009bcb 	.word	0x08009bcb
 8009b4c:	08009c0f 	.word	0x08009c0f
 8009b50:	08009c0f 	.word	0x08009c0f
 8009b54:	08009c0f 	.word	0x08009c0f
 8009b58:	08009c0f 	.word	0x08009c0f
 8009b5c:	08009c0f 	.word	0x08009c0f
 8009b60:	08009c0f 	.word	0x08009c0f
 8009b64:	08009c0f 	.word	0x08009c0f
 8009b68:	08009bdb 	.word	0x08009bdb
 8009b6c:	08009c0f 	.word	0x08009c0f
 8009b70:	08009c0f 	.word	0x08009c0f
 8009b74:	08009c0f 	.word	0x08009c0f
 8009b78:	08009c0f 	.word	0x08009c0f
 8009b7c:	08009c0f 	.word	0x08009c0f
 8009b80:	08009c0f 	.word	0x08009c0f
 8009b84:	08009c0f 	.word	0x08009c0f
 8009b88:	08009c0f 	.word	0x08009c0f
 8009b8c:	08009c0f 	.word	0x08009c0f
 8009b90:	08009c0f 	.word	0x08009c0f
 8009b94:	08009c0f 	.word	0x08009c0f
 8009b98:	08009c0f 	.word	0x08009c0f
 8009b9c:	08009c0f 	.word	0x08009c0f
 8009ba0:	08009c0f 	.word	0x08009c0f
 8009ba4:	08009c0f 	.word	0x08009c0f
 8009ba8:	08009c01 	.word	0x08009c01
 8009bac:	2b40      	cmp	r3, #64	@ 0x40
 8009bae:	d02a      	beq.n	8009c06 <UART_SetConfig+0x8aa>
 8009bb0:	e02d      	b.n	8009c0e <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8009bb2:	f7fd fca7 	bl	8007504 <HAL_RCCEx_GetD3PCLK1Freq>
 8009bb6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8009bb8:	e02f      	b.n	8009c1a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009bba:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009bbe:	4618      	mov	r0, r3
 8009bc0:	f7fd fcb6 	bl	8007530 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8009bc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009bc6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009bc8:	e027      	b.n	8009c1a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009bca:	f107 0318 	add.w	r3, r7, #24
 8009bce:	4618      	mov	r0, r3
 8009bd0:	f7fd fe02 	bl	80077d8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8009bd4:	69fb      	ldr	r3, [r7, #28]
 8009bd6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009bd8:	e01f      	b.n	8009c1a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009bda:	4b21      	ldr	r3, [pc, #132]	@ (8009c60 <UART_SetConfig+0x904>)
 8009bdc:	681b      	ldr	r3, [r3, #0]
 8009bde:	f003 0320 	and.w	r3, r3, #32
 8009be2:	2b00      	cmp	r3, #0
 8009be4:	d009      	beq.n	8009bfa <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8009be6:	4b1e      	ldr	r3, [pc, #120]	@ (8009c60 <UART_SetConfig+0x904>)
 8009be8:	681b      	ldr	r3, [r3, #0]
 8009bea:	08db      	lsrs	r3, r3, #3
 8009bec:	f003 0303 	and.w	r3, r3, #3
 8009bf0:	4a1d      	ldr	r2, [pc, #116]	@ (8009c68 <UART_SetConfig+0x90c>)
 8009bf2:	fa22 f303 	lsr.w	r3, r2, r3
 8009bf6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8009bf8:	e00f      	b.n	8009c1a <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8009bfa:	4b1b      	ldr	r3, [pc, #108]	@ (8009c68 <UART_SetConfig+0x90c>)
 8009bfc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009bfe:	e00c      	b.n	8009c1a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8009c00:	4b1a      	ldr	r3, [pc, #104]	@ (8009c6c <UART_SetConfig+0x910>)
 8009c02:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009c04:	e009      	b.n	8009c1a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009c06:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009c0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009c0c:	e005      	b.n	8009c1a <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8009c0e:	2300      	movs	r3, #0
 8009c10:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8009c12:	2301      	movs	r3, #1
 8009c14:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8009c18:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8009c1a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009c1c:	2b00      	cmp	r3, #0
 8009c1e:	f000 81ee 	beq.w	8009ffe <UART_SetConfig+0xca2>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8009c22:	697b      	ldr	r3, [r7, #20]
 8009c24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009c26:	4a12      	ldr	r2, [pc, #72]	@ (8009c70 <UART_SetConfig+0x914>)
 8009c28:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009c2c:	461a      	mov	r2, r3
 8009c2e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009c30:	fbb3 f3f2 	udiv	r3, r3, r2
 8009c34:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009c36:	697b      	ldr	r3, [r7, #20]
 8009c38:	685a      	ldr	r2, [r3, #4]
 8009c3a:	4613      	mov	r3, r2
 8009c3c:	005b      	lsls	r3, r3, #1
 8009c3e:	4413      	add	r3, r2
 8009c40:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009c42:	429a      	cmp	r2, r3
 8009c44:	d305      	bcc.n	8009c52 <UART_SetConfig+0x8f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8009c46:	697b      	ldr	r3, [r7, #20]
 8009c48:	685b      	ldr	r3, [r3, #4]
 8009c4a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009c4c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009c4e:	429a      	cmp	r2, r3
 8009c50:	d910      	bls.n	8009c74 <UART_SetConfig+0x918>
      {
        ret = HAL_ERROR;
 8009c52:	2301      	movs	r3, #1
 8009c54:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8009c58:	e1d1      	b.n	8009ffe <UART_SetConfig+0xca2>
 8009c5a:	bf00      	nop
 8009c5c:	40011c00 	.word	0x40011c00
 8009c60:	58024400 	.word	0x58024400
 8009c64:	58000c00 	.word	0x58000c00
 8009c68:	03d09000 	.word	0x03d09000
 8009c6c:	003d0900 	.word	0x003d0900
 8009c70:	08012c28 	.word	0x08012c28
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009c74:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009c76:	2200      	movs	r2, #0
 8009c78:	60bb      	str	r3, [r7, #8]
 8009c7a:	60fa      	str	r2, [r7, #12]
 8009c7c:	697b      	ldr	r3, [r7, #20]
 8009c7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009c80:	4ac0      	ldr	r2, [pc, #768]	@ (8009f84 <UART_SetConfig+0xc28>)
 8009c82:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009c86:	b29b      	uxth	r3, r3
 8009c88:	2200      	movs	r2, #0
 8009c8a:	603b      	str	r3, [r7, #0]
 8009c8c:	607a      	str	r2, [r7, #4]
 8009c8e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009c92:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8009c96:	f7f6 fd4f 	bl	8000738 <__aeabi_uldivmod>
 8009c9a:	4602      	mov	r2, r0
 8009c9c:	460b      	mov	r3, r1
 8009c9e:	4610      	mov	r0, r2
 8009ca0:	4619      	mov	r1, r3
 8009ca2:	f04f 0200 	mov.w	r2, #0
 8009ca6:	f04f 0300 	mov.w	r3, #0
 8009caa:	020b      	lsls	r3, r1, #8
 8009cac:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8009cb0:	0202      	lsls	r2, r0, #8
 8009cb2:	6979      	ldr	r1, [r7, #20]
 8009cb4:	6849      	ldr	r1, [r1, #4]
 8009cb6:	0849      	lsrs	r1, r1, #1
 8009cb8:	2000      	movs	r0, #0
 8009cba:	460c      	mov	r4, r1
 8009cbc:	4605      	mov	r5, r0
 8009cbe:	eb12 0804 	adds.w	r8, r2, r4
 8009cc2:	eb43 0905 	adc.w	r9, r3, r5
 8009cc6:	697b      	ldr	r3, [r7, #20]
 8009cc8:	685b      	ldr	r3, [r3, #4]
 8009cca:	2200      	movs	r2, #0
 8009ccc:	469a      	mov	sl, r3
 8009cce:	4693      	mov	fp, r2
 8009cd0:	4652      	mov	r2, sl
 8009cd2:	465b      	mov	r3, fp
 8009cd4:	4640      	mov	r0, r8
 8009cd6:	4649      	mov	r1, r9
 8009cd8:	f7f6 fd2e 	bl	8000738 <__aeabi_uldivmod>
 8009cdc:	4602      	mov	r2, r0
 8009cde:	460b      	mov	r3, r1
 8009ce0:	4613      	mov	r3, r2
 8009ce2:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8009ce4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009ce6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009cea:	d308      	bcc.n	8009cfe <UART_SetConfig+0x9a2>
 8009cec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009cee:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009cf2:	d204      	bcs.n	8009cfe <UART_SetConfig+0x9a2>
        {
          huart->Instance->BRR = usartdiv;
 8009cf4:	697b      	ldr	r3, [r7, #20]
 8009cf6:	681b      	ldr	r3, [r3, #0]
 8009cf8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009cfa:	60da      	str	r2, [r3, #12]
 8009cfc:	e17f      	b.n	8009ffe <UART_SetConfig+0xca2>
        }
        else
        {
          ret = HAL_ERROR;
 8009cfe:	2301      	movs	r3, #1
 8009d00:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8009d04:	e17b      	b.n	8009ffe <UART_SetConfig+0xca2>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009d06:	697b      	ldr	r3, [r7, #20]
 8009d08:	69db      	ldr	r3, [r3, #28]
 8009d0a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009d0e:	f040 80bd 	bne.w	8009e8c <UART_SetConfig+0xb30>
  {
    switch (clocksource)
 8009d12:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8009d16:	2b20      	cmp	r3, #32
 8009d18:	dc48      	bgt.n	8009dac <UART_SetConfig+0xa50>
 8009d1a:	2b00      	cmp	r3, #0
 8009d1c:	db7b      	blt.n	8009e16 <UART_SetConfig+0xaba>
 8009d1e:	2b20      	cmp	r3, #32
 8009d20:	d879      	bhi.n	8009e16 <UART_SetConfig+0xaba>
 8009d22:	a201      	add	r2, pc, #4	@ (adr r2, 8009d28 <UART_SetConfig+0x9cc>)
 8009d24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009d28:	08009db3 	.word	0x08009db3
 8009d2c:	08009dbb 	.word	0x08009dbb
 8009d30:	08009e17 	.word	0x08009e17
 8009d34:	08009e17 	.word	0x08009e17
 8009d38:	08009dc3 	.word	0x08009dc3
 8009d3c:	08009e17 	.word	0x08009e17
 8009d40:	08009e17 	.word	0x08009e17
 8009d44:	08009e17 	.word	0x08009e17
 8009d48:	08009dd3 	.word	0x08009dd3
 8009d4c:	08009e17 	.word	0x08009e17
 8009d50:	08009e17 	.word	0x08009e17
 8009d54:	08009e17 	.word	0x08009e17
 8009d58:	08009e17 	.word	0x08009e17
 8009d5c:	08009e17 	.word	0x08009e17
 8009d60:	08009e17 	.word	0x08009e17
 8009d64:	08009e17 	.word	0x08009e17
 8009d68:	08009de3 	.word	0x08009de3
 8009d6c:	08009e17 	.word	0x08009e17
 8009d70:	08009e17 	.word	0x08009e17
 8009d74:	08009e17 	.word	0x08009e17
 8009d78:	08009e17 	.word	0x08009e17
 8009d7c:	08009e17 	.word	0x08009e17
 8009d80:	08009e17 	.word	0x08009e17
 8009d84:	08009e17 	.word	0x08009e17
 8009d88:	08009e17 	.word	0x08009e17
 8009d8c:	08009e17 	.word	0x08009e17
 8009d90:	08009e17 	.word	0x08009e17
 8009d94:	08009e17 	.word	0x08009e17
 8009d98:	08009e17 	.word	0x08009e17
 8009d9c:	08009e17 	.word	0x08009e17
 8009da0:	08009e17 	.word	0x08009e17
 8009da4:	08009e17 	.word	0x08009e17
 8009da8:	08009e09 	.word	0x08009e09
 8009dac:	2b40      	cmp	r3, #64	@ 0x40
 8009dae:	d02e      	beq.n	8009e0e <UART_SetConfig+0xab2>
 8009db0:	e031      	b.n	8009e16 <UART_SetConfig+0xaba>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009db2:	f7fc f9db 	bl	800616c <HAL_RCC_GetPCLK1Freq>
 8009db6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8009db8:	e033      	b.n	8009e22 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009dba:	f7fc f9ed 	bl	8006198 <HAL_RCC_GetPCLK2Freq>
 8009dbe:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8009dc0:	e02f      	b.n	8009e22 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009dc2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009dc6:	4618      	mov	r0, r3
 8009dc8:	f7fd fbb2 	bl	8007530 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8009dcc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009dce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009dd0:	e027      	b.n	8009e22 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009dd2:	f107 0318 	add.w	r3, r7, #24
 8009dd6:	4618      	mov	r0, r3
 8009dd8:	f7fd fcfe 	bl	80077d8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8009ddc:	69fb      	ldr	r3, [r7, #28]
 8009dde:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009de0:	e01f      	b.n	8009e22 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009de2:	4b69      	ldr	r3, [pc, #420]	@ (8009f88 <UART_SetConfig+0xc2c>)
 8009de4:	681b      	ldr	r3, [r3, #0]
 8009de6:	f003 0320 	and.w	r3, r3, #32
 8009dea:	2b00      	cmp	r3, #0
 8009dec:	d009      	beq.n	8009e02 <UART_SetConfig+0xaa6>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8009dee:	4b66      	ldr	r3, [pc, #408]	@ (8009f88 <UART_SetConfig+0xc2c>)
 8009df0:	681b      	ldr	r3, [r3, #0]
 8009df2:	08db      	lsrs	r3, r3, #3
 8009df4:	f003 0303 	and.w	r3, r3, #3
 8009df8:	4a64      	ldr	r2, [pc, #400]	@ (8009f8c <UART_SetConfig+0xc30>)
 8009dfa:	fa22 f303 	lsr.w	r3, r2, r3
 8009dfe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8009e00:	e00f      	b.n	8009e22 <UART_SetConfig+0xac6>
          pclk = (uint32_t) HSI_VALUE;
 8009e02:	4b62      	ldr	r3, [pc, #392]	@ (8009f8c <UART_SetConfig+0xc30>)
 8009e04:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009e06:	e00c      	b.n	8009e22 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8009e08:	4b61      	ldr	r3, [pc, #388]	@ (8009f90 <UART_SetConfig+0xc34>)
 8009e0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009e0c:	e009      	b.n	8009e22 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009e0e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009e12:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009e14:	e005      	b.n	8009e22 <UART_SetConfig+0xac6>
      default:
        pclk = 0U;
 8009e16:	2300      	movs	r3, #0
 8009e18:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8009e1a:	2301      	movs	r3, #1
 8009e1c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8009e20:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8009e22:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009e24:	2b00      	cmp	r3, #0
 8009e26:	f000 80ea 	beq.w	8009ffe <UART_SetConfig+0xca2>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009e2a:	697b      	ldr	r3, [r7, #20]
 8009e2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009e2e:	4a55      	ldr	r2, [pc, #340]	@ (8009f84 <UART_SetConfig+0xc28>)
 8009e30:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009e34:	461a      	mov	r2, r3
 8009e36:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009e38:	fbb3 f3f2 	udiv	r3, r3, r2
 8009e3c:	005a      	lsls	r2, r3, #1
 8009e3e:	697b      	ldr	r3, [r7, #20]
 8009e40:	685b      	ldr	r3, [r3, #4]
 8009e42:	085b      	lsrs	r3, r3, #1
 8009e44:	441a      	add	r2, r3
 8009e46:	697b      	ldr	r3, [r7, #20]
 8009e48:	685b      	ldr	r3, [r3, #4]
 8009e4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8009e4e:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009e50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e52:	2b0f      	cmp	r3, #15
 8009e54:	d916      	bls.n	8009e84 <UART_SetConfig+0xb28>
 8009e56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e58:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009e5c:	d212      	bcs.n	8009e84 <UART_SetConfig+0xb28>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009e5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e60:	b29b      	uxth	r3, r3
 8009e62:	f023 030f 	bic.w	r3, r3, #15
 8009e66:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009e68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e6a:	085b      	lsrs	r3, r3, #1
 8009e6c:	b29b      	uxth	r3, r3
 8009e6e:	f003 0307 	and.w	r3, r3, #7
 8009e72:	b29a      	uxth	r2, r3
 8009e74:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8009e76:	4313      	orrs	r3, r2
 8009e78:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 8009e7a:	697b      	ldr	r3, [r7, #20]
 8009e7c:	681b      	ldr	r3, [r3, #0]
 8009e7e:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8009e80:	60da      	str	r2, [r3, #12]
 8009e82:	e0bc      	b.n	8009ffe <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 8009e84:	2301      	movs	r3, #1
 8009e86:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8009e8a:	e0b8      	b.n	8009ffe <UART_SetConfig+0xca2>
      }
    }
  }
  else
  {
    switch (clocksource)
 8009e8c:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8009e90:	2b20      	cmp	r3, #32
 8009e92:	dc4b      	bgt.n	8009f2c <UART_SetConfig+0xbd0>
 8009e94:	2b00      	cmp	r3, #0
 8009e96:	f2c0 8087 	blt.w	8009fa8 <UART_SetConfig+0xc4c>
 8009e9a:	2b20      	cmp	r3, #32
 8009e9c:	f200 8084 	bhi.w	8009fa8 <UART_SetConfig+0xc4c>
 8009ea0:	a201      	add	r2, pc, #4	@ (adr r2, 8009ea8 <UART_SetConfig+0xb4c>)
 8009ea2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009ea6:	bf00      	nop
 8009ea8:	08009f33 	.word	0x08009f33
 8009eac:	08009f3b 	.word	0x08009f3b
 8009eb0:	08009fa9 	.word	0x08009fa9
 8009eb4:	08009fa9 	.word	0x08009fa9
 8009eb8:	08009f43 	.word	0x08009f43
 8009ebc:	08009fa9 	.word	0x08009fa9
 8009ec0:	08009fa9 	.word	0x08009fa9
 8009ec4:	08009fa9 	.word	0x08009fa9
 8009ec8:	08009f53 	.word	0x08009f53
 8009ecc:	08009fa9 	.word	0x08009fa9
 8009ed0:	08009fa9 	.word	0x08009fa9
 8009ed4:	08009fa9 	.word	0x08009fa9
 8009ed8:	08009fa9 	.word	0x08009fa9
 8009edc:	08009fa9 	.word	0x08009fa9
 8009ee0:	08009fa9 	.word	0x08009fa9
 8009ee4:	08009fa9 	.word	0x08009fa9
 8009ee8:	08009f63 	.word	0x08009f63
 8009eec:	08009fa9 	.word	0x08009fa9
 8009ef0:	08009fa9 	.word	0x08009fa9
 8009ef4:	08009fa9 	.word	0x08009fa9
 8009ef8:	08009fa9 	.word	0x08009fa9
 8009efc:	08009fa9 	.word	0x08009fa9
 8009f00:	08009fa9 	.word	0x08009fa9
 8009f04:	08009fa9 	.word	0x08009fa9
 8009f08:	08009fa9 	.word	0x08009fa9
 8009f0c:	08009fa9 	.word	0x08009fa9
 8009f10:	08009fa9 	.word	0x08009fa9
 8009f14:	08009fa9 	.word	0x08009fa9
 8009f18:	08009fa9 	.word	0x08009fa9
 8009f1c:	08009fa9 	.word	0x08009fa9
 8009f20:	08009fa9 	.word	0x08009fa9
 8009f24:	08009fa9 	.word	0x08009fa9
 8009f28:	08009f9b 	.word	0x08009f9b
 8009f2c:	2b40      	cmp	r3, #64	@ 0x40
 8009f2e:	d037      	beq.n	8009fa0 <UART_SetConfig+0xc44>
 8009f30:	e03a      	b.n	8009fa8 <UART_SetConfig+0xc4c>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009f32:	f7fc f91b 	bl	800616c <HAL_RCC_GetPCLK1Freq>
 8009f36:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8009f38:	e03c      	b.n	8009fb4 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009f3a:	f7fc f92d 	bl	8006198 <HAL_RCC_GetPCLK2Freq>
 8009f3e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8009f40:	e038      	b.n	8009fb4 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009f42:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009f46:	4618      	mov	r0, r3
 8009f48:	f7fd faf2 	bl	8007530 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8009f4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009f50:	e030      	b.n	8009fb4 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009f52:	f107 0318 	add.w	r3, r7, #24
 8009f56:	4618      	mov	r0, r3
 8009f58:	f7fd fc3e 	bl	80077d8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8009f5c:	69fb      	ldr	r3, [r7, #28]
 8009f5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009f60:	e028      	b.n	8009fb4 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009f62:	4b09      	ldr	r3, [pc, #36]	@ (8009f88 <UART_SetConfig+0xc2c>)
 8009f64:	681b      	ldr	r3, [r3, #0]
 8009f66:	f003 0320 	and.w	r3, r3, #32
 8009f6a:	2b00      	cmp	r3, #0
 8009f6c:	d012      	beq.n	8009f94 <UART_SetConfig+0xc38>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8009f6e:	4b06      	ldr	r3, [pc, #24]	@ (8009f88 <UART_SetConfig+0xc2c>)
 8009f70:	681b      	ldr	r3, [r3, #0]
 8009f72:	08db      	lsrs	r3, r3, #3
 8009f74:	f003 0303 	and.w	r3, r3, #3
 8009f78:	4a04      	ldr	r2, [pc, #16]	@ (8009f8c <UART_SetConfig+0xc30>)
 8009f7a:	fa22 f303 	lsr.w	r3, r2, r3
 8009f7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8009f80:	e018      	b.n	8009fb4 <UART_SetConfig+0xc58>
 8009f82:	bf00      	nop
 8009f84:	08012c28 	.word	0x08012c28
 8009f88:	58024400 	.word	0x58024400
 8009f8c:	03d09000 	.word	0x03d09000
 8009f90:	003d0900 	.word	0x003d0900
          pclk = (uint32_t) HSI_VALUE;
 8009f94:	4b24      	ldr	r3, [pc, #144]	@ (800a028 <UART_SetConfig+0xccc>)
 8009f96:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009f98:	e00c      	b.n	8009fb4 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8009f9a:	4b24      	ldr	r3, [pc, #144]	@ (800a02c <UART_SetConfig+0xcd0>)
 8009f9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009f9e:	e009      	b.n	8009fb4 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009fa0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009fa4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009fa6:	e005      	b.n	8009fb4 <UART_SetConfig+0xc58>
      default:
        pclk = 0U;
 8009fa8:	2300      	movs	r3, #0
 8009faa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8009fac:	2301      	movs	r3, #1
 8009fae:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8009fb2:	bf00      	nop
    }

    if (pclk != 0U)
 8009fb4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009fb6:	2b00      	cmp	r3, #0
 8009fb8:	d021      	beq.n	8009ffe <UART_SetConfig+0xca2>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009fba:	697b      	ldr	r3, [r7, #20]
 8009fbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009fbe:	4a1c      	ldr	r2, [pc, #112]	@ (800a030 <UART_SetConfig+0xcd4>)
 8009fc0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009fc4:	461a      	mov	r2, r3
 8009fc6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009fc8:	fbb3 f2f2 	udiv	r2, r3, r2
 8009fcc:	697b      	ldr	r3, [r7, #20]
 8009fce:	685b      	ldr	r3, [r3, #4]
 8009fd0:	085b      	lsrs	r3, r3, #1
 8009fd2:	441a      	add	r2, r3
 8009fd4:	697b      	ldr	r3, [r7, #20]
 8009fd6:	685b      	ldr	r3, [r3, #4]
 8009fd8:	fbb2 f3f3 	udiv	r3, r2, r3
 8009fdc:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009fde:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009fe0:	2b0f      	cmp	r3, #15
 8009fe2:	d909      	bls.n	8009ff8 <UART_SetConfig+0xc9c>
 8009fe4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009fe6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009fea:	d205      	bcs.n	8009ff8 <UART_SetConfig+0xc9c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009fec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009fee:	b29a      	uxth	r2, r3
 8009ff0:	697b      	ldr	r3, [r7, #20]
 8009ff2:	681b      	ldr	r3, [r3, #0]
 8009ff4:	60da      	str	r2, [r3, #12]
 8009ff6:	e002      	b.n	8009ffe <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 8009ff8:	2301      	movs	r3, #1
 8009ffa:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8009ffe:	697b      	ldr	r3, [r7, #20]
 800a000:	2201      	movs	r2, #1
 800a002:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800a006:	697b      	ldr	r3, [r7, #20]
 800a008:	2201      	movs	r2, #1
 800a00a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800a00e:	697b      	ldr	r3, [r7, #20]
 800a010:	2200      	movs	r2, #0
 800a012:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800a014:	697b      	ldr	r3, [r7, #20]
 800a016:	2200      	movs	r2, #0
 800a018:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800a01a:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 800a01e:	4618      	mov	r0, r3
 800a020:	3748      	adds	r7, #72	@ 0x48
 800a022:	46bd      	mov	sp, r7
 800a024:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a028:	03d09000 	.word	0x03d09000
 800a02c:	003d0900 	.word	0x003d0900
 800a030:	08012c28 	.word	0x08012c28

0800a034 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800a034:	b480      	push	{r7}
 800a036:	b083      	sub	sp, #12
 800a038:	af00      	add	r7, sp, #0
 800a03a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800a03c:	687b      	ldr	r3, [r7, #4]
 800a03e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a040:	f003 0308 	and.w	r3, r3, #8
 800a044:	2b00      	cmp	r3, #0
 800a046:	d00a      	beq.n	800a05e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800a048:	687b      	ldr	r3, [r7, #4]
 800a04a:	681b      	ldr	r3, [r3, #0]
 800a04c:	685b      	ldr	r3, [r3, #4]
 800a04e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800a052:	687b      	ldr	r3, [r7, #4]
 800a054:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a056:	687b      	ldr	r3, [r7, #4]
 800a058:	681b      	ldr	r3, [r3, #0]
 800a05a:	430a      	orrs	r2, r1
 800a05c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a062:	f003 0301 	and.w	r3, r3, #1
 800a066:	2b00      	cmp	r3, #0
 800a068:	d00a      	beq.n	800a080 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800a06a:	687b      	ldr	r3, [r7, #4]
 800a06c:	681b      	ldr	r3, [r3, #0]
 800a06e:	685b      	ldr	r3, [r3, #4]
 800a070:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	681b      	ldr	r3, [r3, #0]
 800a07c:	430a      	orrs	r2, r1
 800a07e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a084:	f003 0302 	and.w	r3, r3, #2
 800a088:	2b00      	cmp	r3, #0
 800a08a:	d00a      	beq.n	800a0a2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800a08c:	687b      	ldr	r3, [r7, #4]
 800a08e:	681b      	ldr	r3, [r3, #0]
 800a090:	685b      	ldr	r3, [r3, #4]
 800a092:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800a096:	687b      	ldr	r3, [r7, #4]
 800a098:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a09a:	687b      	ldr	r3, [r7, #4]
 800a09c:	681b      	ldr	r3, [r3, #0]
 800a09e:	430a      	orrs	r2, r1
 800a0a0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800a0a2:	687b      	ldr	r3, [r7, #4]
 800a0a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a0a6:	f003 0304 	and.w	r3, r3, #4
 800a0aa:	2b00      	cmp	r3, #0
 800a0ac:	d00a      	beq.n	800a0c4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800a0ae:	687b      	ldr	r3, [r7, #4]
 800a0b0:	681b      	ldr	r3, [r3, #0]
 800a0b2:	685b      	ldr	r3, [r3, #4]
 800a0b4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800a0b8:	687b      	ldr	r3, [r7, #4]
 800a0ba:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	681b      	ldr	r3, [r3, #0]
 800a0c0:	430a      	orrs	r2, r1
 800a0c2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800a0c4:	687b      	ldr	r3, [r7, #4]
 800a0c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a0c8:	f003 0310 	and.w	r3, r3, #16
 800a0cc:	2b00      	cmp	r3, #0
 800a0ce:	d00a      	beq.n	800a0e6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	681b      	ldr	r3, [r3, #0]
 800a0d4:	689b      	ldr	r3, [r3, #8]
 800a0d6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800a0da:	687b      	ldr	r3, [r7, #4]
 800a0dc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a0de:	687b      	ldr	r3, [r7, #4]
 800a0e0:	681b      	ldr	r3, [r3, #0]
 800a0e2:	430a      	orrs	r2, r1
 800a0e4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800a0e6:	687b      	ldr	r3, [r7, #4]
 800a0e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a0ea:	f003 0320 	and.w	r3, r3, #32
 800a0ee:	2b00      	cmp	r3, #0
 800a0f0:	d00a      	beq.n	800a108 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800a0f2:	687b      	ldr	r3, [r7, #4]
 800a0f4:	681b      	ldr	r3, [r3, #0]
 800a0f6:	689b      	ldr	r3, [r3, #8]
 800a0f8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800a100:	687b      	ldr	r3, [r7, #4]
 800a102:	681b      	ldr	r3, [r3, #0]
 800a104:	430a      	orrs	r2, r1
 800a106:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a10c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a110:	2b00      	cmp	r3, #0
 800a112:	d01a      	beq.n	800a14a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	681b      	ldr	r3, [r3, #0]
 800a118:	685b      	ldr	r3, [r3, #4]
 800a11a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a122:	687b      	ldr	r3, [r7, #4]
 800a124:	681b      	ldr	r3, [r3, #0]
 800a126:	430a      	orrs	r2, r1
 800a128:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a12a:	687b      	ldr	r3, [r7, #4]
 800a12c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a12e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a132:	d10a      	bne.n	800a14a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800a134:	687b      	ldr	r3, [r7, #4]
 800a136:	681b      	ldr	r3, [r3, #0]
 800a138:	685b      	ldr	r3, [r3, #4]
 800a13a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800a13e:	687b      	ldr	r3, [r7, #4]
 800a140:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800a142:	687b      	ldr	r3, [r7, #4]
 800a144:	681b      	ldr	r3, [r3, #0]
 800a146:	430a      	orrs	r2, r1
 800a148:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800a14a:	687b      	ldr	r3, [r7, #4]
 800a14c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a14e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a152:	2b00      	cmp	r3, #0
 800a154:	d00a      	beq.n	800a16c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800a156:	687b      	ldr	r3, [r7, #4]
 800a158:	681b      	ldr	r3, [r3, #0]
 800a15a:	685b      	ldr	r3, [r3, #4]
 800a15c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	681b      	ldr	r3, [r3, #0]
 800a168:	430a      	orrs	r2, r1
 800a16a:	605a      	str	r2, [r3, #4]
  }
}
 800a16c:	bf00      	nop
 800a16e:	370c      	adds	r7, #12
 800a170:	46bd      	mov	sp, r7
 800a172:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a176:	4770      	bx	lr

0800a178 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800a178:	b580      	push	{r7, lr}
 800a17a:	b098      	sub	sp, #96	@ 0x60
 800a17c:	af02      	add	r7, sp, #8
 800a17e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a180:	687b      	ldr	r3, [r7, #4]
 800a182:	2200      	movs	r2, #0
 800a184:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800a188:	f7f8 fdce 	bl	8002d28 <HAL_GetTick>
 800a18c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a18e:	687b      	ldr	r3, [r7, #4]
 800a190:	681b      	ldr	r3, [r3, #0]
 800a192:	681b      	ldr	r3, [r3, #0]
 800a194:	f003 0308 	and.w	r3, r3, #8
 800a198:	2b08      	cmp	r3, #8
 800a19a:	d12f      	bne.n	800a1fc <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a19c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a1a0:	9300      	str	r3, [sp, #0]
 800a1a2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a1a4:	2200      	movs	r2, #0
 800a1a6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800a1aa:	6878      	ldr	r0, [r7, #4]
 800a1ac:	f000 f88e 	bl	800a2cc <UART_WaitOnFlagUntilTimeout>
 800a1b0:	4603      	mov	r3, r0
 800a1b2:	2b00      	cmp	r3, #0
 800a1b4:	d022      	beq.n	800a1fc <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800a1b6:	687b      	ldr	r3, [r7, #4]
 800a1b8:	681b      	ldr	r3, [r3, #0]
 800a1ba:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a1bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a1be:	e853 3f00 	ldrex	r3, [r3]
 800a1c2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a1c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a1c6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a1ca:	653b      	str	r3, [r7, #80]	@ 0x50
 800a1cc:	687b      	ldr	r3, [r7, #4]
 800a1ce:	681b      	ldr	r3, [r3, #0]
 800a1d0:	461a      	mov	r2, r3
 800a1d2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a1d4:	647b      	str	r3, [r7, #68]	@ 0x44
 800a1d6:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a1d8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a1da:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a1dc:	e841 2300 	strex	r3, r2, [r1]
 800a1e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a1e2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a1e4:	2b00      	cmp	r3, #0
 800a1e6:	d1e6      	bne.n	800a1b6 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800a1e8:	687b      	ldr	r3, [r7, #4]
 800a1ea:	2220      	movs	r2, #32
 800a1ec:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	2200      	movs	r2, #0
 800a1f4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a1f8:	2303      	movs	r3, #3
 800a1fa:	e063      	b.n	800a2c4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800a1fc:	687b      	ldr	r3, [r7, #4]
 800a1fe:	681b      	ldr	r3, [r3, #0]
 800a200:	681b      	ldr	r3, [r3, #0]
 800a202:	f003 0304 	and.w	r3, r3, #4
 800a206:	2b04      	cmp	r3, #4
 800a208:	d149      	bne.n	800a29e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a20a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a20e:	9300      	str	r3, [sp, #0]
 800a210:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a212:	2200      	movs	r2, #0
 800a214:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800a218:	6878      	ldr	r0, [r7, #4]
 800a21a:	f000 f857 	bl	800a2cc <UART_WaitOnFlagUntilTimeout>
 800a21e:	4603      	mov	r3, r0
 800a220:	2b00      	cmp	r3, #0
 800a222:	d03c      	beq.n	800a29e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a224:	687b      	ldr	r3, [r7, #4]
 800a226:	681b      	ldr	r3, [r3, #0]
 800a228:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a22a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a22c:	e853 3f00 	ldrex	r3, [r3]
 800a230:	623b      	str	r3, [r7, #32]
   return(result);
 800a232:	6a3b      	ldr	r3, [r7, #32]
 800a234:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a238:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a23a:	687b      	ldr	r3, [r7, #4]
 800a23c:	681b      	ldr	r3, [r3, #0]
 800a23e:	461a      	mov	r2, r3
 800a240:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a242:	633b      	str	r3, [r7, #48]	@ 0x30
 800a244:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a246:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a248:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a24a:	e841 2300 	strex	r3, r2, [r1]
 800a24e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a250:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a252:	2b00      	cmp	r3, #0
 800a254:	d1e6      	bne.n	800a224 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a256:	687b      	ldr	r3, [r7, #4]
 800a258:	681b      	ldr	r3, [r3, #0]
 800a25a:	3308      	adds	r3, #8
 800a25c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a25e:	693b      	ldr	r3, [r7, #16]
 800a260:	e853 3f00 	ldrex	r3, [r3]
 800a264:	60fb      	str	r3, [r7, #12]
   return(result);
 800a266:	68fb      	ldr	r3, [r7, #12]
 800a268:	f023 0301 	bic.w	r3, r3, #1
 800a26c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a26e:	687b      	ldr	r3, [r7, #4]
 800a270:	681b      	ldr	r3, [r3, #0]
 800a272:	3308      	adds	r3, #8
 800a274:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a276:	61fa      	str	r2, [r7, #28]
 800a278:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a27a:	69b9      	ldr	r1, [r7, #24]
 800a27c:	69fa      	ldr	r2, [r7, #28]
 800a27e:	e841 2300 	strex	r3, r2, [r1]
 800a282:	617b      	str	r3, [r7, #20]
   return(result);
 800a284:	697b      	ldr	r3, [r7, #20]
 800a286:	2b00      	cmp	r3, #0
 800a288:	d1e5      	bne.n	800a256 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800a28a:	687b      	ldr	r3, [r7, #4]
 800a28c:	2220      	movs	r2, #32
 800a28e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800a292:	687b      	ldr	r3, [r7, #4]
 800a294:	2200      	movs	r2, #0
 800a296:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a29a:	2303      	movs	r3, #3
 800a29c:	e012      	b.n	800a2c4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800a29e:	687b      	ldr	r3, [r7, #4]
 800a2a0:	2220      	movs	r2, #32
 800a2a2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800a2a6:	687b      	ldr	r3, [r7, #4]
 800a2a8:	2220      	movs	r2, #32
 800a2aa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a2ae:	687b      	ldr	r3, [r7, #4]
 800a2b0:	2200      	movs	r2, #0
 800a2b2:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a2b4:	687b      	ldr	r3, [r7, #4]
 800a2b6:	2200      	movs	r2, #0
 800a2b8:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800a2ba:	687b      	ldr	r3, [r7, #4]
 800a2bc:	2200      	movs	r2, #0
 800a2be:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a2c2:	2300      	movs	r3, #0
}
 800a2c4:	4618      	mov	r0, r3
 800a2c6:	3758      	adds	r7, #88	@ 0x58
 800a2c8:	46bd      	mov	sp, r7
 800a2ca:	bd80      	pop	{r7, pc}

0800a2cc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a2cc:	b580      	push	{r7, lr}
 800a2ce:	b084      	sub	sp, #16
 800a2d0:	af00      	add	r7, sp, #0
 800a2d2:	60f8      	str	r0, [r7, #12]
 800a2d4:	60b9      	str	r1, [r7, #8]
 800a2d6:	603b      	str	r3, [r7, #0]
 800a2d8:	4613      	mov	r3, r2
 800a2da:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a2dc:	e04f      	b.n	800a37e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a2de:	69bb      	ldr	r3, [r7, #24]
 800a2e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a2e4:	d04b      	beq.n	800a37e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a2e6:	f7f8 fd1f 	bl	8002d28 <HAL_GetTick>
 800a2ea:	4602      	mov	r2, r0
 800a2ec:	683b      	ldr	r3, [r7, #0]
 800a2ee:	1ad3      	subs	r3, r2, r3
 800a2f0:	69ba      	ldr	r2, [r7, #24]
 800a2f2:	429a      	cmp	r2, r3
 800a2f4:	d302      	bcc.n	800a2fc <UART_WaitOnFlagUntilTimeout+0x30>
 800a2f6:	69bb      	ldr	r3, [r7, #24]
 800a2f8:	2b00      	cmp	r3, #0
 800a2fa:	d101      	bne.n	800a300 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800a2fc:	2303      	movs	r3, #3
 800a2fe:	e04e      	b.n	800a39e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800a300:	68fb      	ldr	r3, [r7, #12]
 800a302:	681b      	ldr	r3, [r3, #0]
 800a304:	681b      	ldr	r3, [r3, #0]
 800a306:	f003 0304 	and.w	r3, r3, #4
 800a30a:	2b00      	cmp	r3, #0
 800a30c:	d037      	beq.n	800a37e <UART_WaitOnFlagUntilTimeout+0xb2>
 800a30e:	68bb      	ldr	r3, [r7, #8]
 800a310:	2b80      	cmp	r3, #128	@ 0x80
 800a312:	d034      	beq.n	800a37e <UART_WaitOnFlagUntilTimeout+0xb2>
 800a314:	68bb      	ldr	r3, [r7, #8]
 800a316:	2b40      	cmp	r3, #64	@ 0x40
 800a318:	d031      	beq.n	800a37e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800a31a:	68fb      	ldr	r3, [r7, #12]
 800a31c:	681b      	ldr	r3, [r3, #0]
 800a31e:	69db      	ldr	r3, [r3, #28]
 800a320:	f003 0308 	and.w	r3, r3, #8
 800a324:	2b08      	cmp	r3, #8
 800a326:	d110      	bne.n	800a34a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a328:	68fb      	ldr	r3, [r7, #12]
 800a32a:	681b      	ldr	r3, [r3, #0]
 800a32c:	2208      	movs	r2, #8
 800a32e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a330:	68f8      	ldr	r0, [r7, #12]
 800a332:	f000 f95b 	bl	800a5ec <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800a336:	68fb      	ldr	r3, [r7, #12]
 800a338:	2208      	movs	r2, #8
 800a33a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a33e:	68fb      	ldr	r3, [r7, #12]
 800a340:	2200      	movs	r2, #0
 800a342:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800a346:	2301      	movs	r3, #1
 800a348:	e029      	b.n	800a39e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a34a:	68fb      	ldr	r3, [r7, #12]
 800a34c:	681b      	ldr	r3, [r3, #0]
 800a34e:	69db      	ldr	r3, [r3, #28]
 800a350:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a354:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a358:	d111      	bne.n	800a37e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a35a:	68fb      	ldr	r3, [r7, #12]
 800a35c:	681b      	ldr	r3, [r3, #0]
 800a35e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800a362:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a364:	68f8      	ldr	r0, [r7, #12]
 800a366:	f000 f941 	bl	800a5ec <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a36a:	68fb      	ldr	r3, [r7, #12]
 800a36c:	2220      	movs	r2, #32
 800a36e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a372:	68fb      	ldr	r3, [r7, #12]
 800a374:	2200      	movs	r2, #0
 800a376:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800a37a:	2303      	movs	r3, #3
 800a37c:	e00f      	b.n	800a39e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a37e:	68fb      	ldr	r3, [r7, #12]
 800a380:	681b      	ldr	r3, [r3, #0]
 800a382:	69da      	ldr	r2, [r3, #28]
 800a384:	68bb      	ldr	r3, [r7, #8]
 800a386:	4013      	ands	r3, r2
 800a388:	68ba      	ldr	r2, [r7, #8]
 800a38a:	429a      	cmp	r2, r3
 800a38c:	bf0c      	ite	eq
 800a38e:	2301      	moveq	r3, #1
 800a390:	2300      	movne	r3, #0
 800a392:	b2db      	uxtb	r3, r3
 800a394:	461a      	mov	r2, r3
 800a396:	79fb      	ldrb	r3, [r7, #7]
 800a398:	429a      	cmp	r2, r3
 800a39a:	d0a0      	beq.n	800a2de <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a39c:	2300      	movs	r3, #0
}
 800a39e:	4618      	mov	r0, r3
 800a3a0:	3710      	adds	r7, #16
 800a3a2:	46bd      	mov	sp, r7
 800a3a4:	bd80      	pop	{r7, pc}
	...

0800a3a8 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a3a8:	b480      	push	{r7}
 800a3aa:	b0a3      	sub	sp, #140	@ 0x8c
 800a3ac:	af00      	add	r7, sp, #0
 800a3ae:	60f8      	str	r0, [r7, #12]
 800a3b0:	60b9      	str	r1, [r7, #8]
 800a3b2:	4613      	mov	r3, r2
 800a3b4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800a3b6:	68fb      	ldr	r3, [r7, #12]
 800a3b8:	68ba      	ldr	r2, [r7, #8]
 800a3ba:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 800a3bc:	68fb      	ldr	r3, [r7, #12]
 800a3be:	88fa      	ldrh	r2, [r7, #6]
 800a3c0:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 800a3c4:	68fb      	ldr	r3, [r7, #12]
 800a3c6:	88fa      	ldrh	r2, [r7, #6]
 800a3c8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 800a3cc:	68fb      	ldr	r3, [r7, #12]
 800a3ce:	2200      	movs	r2, #0
 800a3d0:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800a3d2:	68fb      	ldr	r3, [r7, #12]
 800a3d4:	689b      	ldr	r3, [r3, #8]
 800a3d6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a3da:	d10e      	bne.n	800a3fa <UART_Start_Receive_IT+0x52>
 800a3dc:	68fb      	ldr	r3, [r7, #12]
 800a3de:	691b      	ldr	r3, [r3, #16]
 800a3e0:	2b00      	cmp	r3, #0
 800a3e2:	d105      	bne.n	800a3f0 <UART_Start_Receive_IT+0x48>
 800a3e4:	68fb      	ldr	r3, [r7, #12]
 800a3e6:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800a3ea:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800a3ee:	e02d      	b.n	800a44c <UART_Start_Receive_IT+0xa4>
 800a3f0:	68fb      	ldr	r3, [r7, #12]
 800a3f2:	22ff      	movs	r2, #255	@ 0xff
 800a3f4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800a3f8:	e028      	b.n	800a44c <UART_Start_Receive_IT+0xa4>
 800a3fa:	68fb      	ldr	r3, [r7, #12]
 800a3fc:	689b      	ldr	r3, [r3, #8]
 800a3fe:	2b00      	cmp	r3, #0
 800a400:	d10d      	bne.n	800a41e <UART_Start_Receive_IT+0x76>
 800a402:	68fb      	ldr	r3, [r7, #12]
 800a404:	691b      	ldr	r3, [r3, #16]
 800a406:	2b00      	cmp	r3, #0
 800a408:	d104      	bne.n	800a414 <UART_Start_Receive_IT+0x6c>
 800a40a:	68fb      	ldr	r3, [r7, #12]
 800a40c:	22ff      	movs	r2, #255	@ 0xff
 800a40e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800a412:	e01b      	b.n	800a44c <UART_Start_Receive_IT+0xa4>
 800a414:	68fb      	ldr	r3, [r7, #12]
 800a416:	227f      	movs	r2, #127	@ 0x7f
 800a418:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800a41c:	e016      	b.n	800a44c <UART_Start_Receive_IT+0xa4>
 800a41e:	68fb      	ldr	r3, [r7, #12]
 800a420:	689b      	ldr	r3, [r3, #8]
 800a422:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a426:	d10d      	bne.n	800a444 <UART_Start_Receive_IT+0x9c>
 800a428:	68fb      	ldr	r3, [r7, #12]
 800a42a:	691b      	ldr	r3, [r3, #16]
 800a42c:	2b00      	cmp	r3, #0
 800a42e:	d104      	bne.n	800a43a <UART_Start_Receive_IT+0x92>
 800a430:	68fb      	ldr	r3, [r7, #12]
 800a432:	227f      	movs	r2, #127	@ 0x7f
 800a434:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800a438:	e008      	b.n	800a44c <UART_Start_Receive_IT+0xa4>
 800a43a:	68fb      	ldr	r3, [r7, #12]
 800a43c:	223f      	movs	r2, #63	@ 0x3f
 800a43e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800a442:	e003      	b.n	800a44c <UART_Start_Receive_IT+0xa4>
 800a444:	68fb      	ldr	r3, [r7, #12]
 800a446:	2200      	movs	r2, #0
 800a448:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a44c:	68fb      	ldr	r3, [r7, #12]
 800a44e:	2200      	movs	r2, #0
 800a450:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800a454:	68fb      	ldr	r3, [r7, #12]
 800a456:	2222      	movs	r2, #34	@ 0x22
 800a458:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a45c:	68fb      	ldr	r3, [r7, #12]
 800a45e:	681b      	ldr	r3, [r3, #0]
 800a460:	3308      	adds	r3, #8
 800a462:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a464:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a466:	e853 3f00 	ldrex	r3, [r3]
 800a46a:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800a46c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a46e:	f043 0301 	orr.w	r3, r3, #1
 800a472:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800a476:	68fb      	ldr	r3, [r7, #12]
 800a478:	681b      	ldr	r3, [r3, #0]
 800a47a:	3308      	adds	r3, #8
 800a47c:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800a480:	673a      	str	r2, [r7, #112]	@ 0x70
 800a482:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a484:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800a486:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800a488:	e841 2300 	strex	r3, r2, [r1]
 800a48c:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 800a48e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800a490:	2b00      	cmp	r3, #0
 800a492:	d1e3      	bne.n	800a45c <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800a494:	68fb      	ldr	r3, [r7, #12]
 800a496:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a498:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a49c:	d14f      	bne.n	800a53e <UART_Start_Receive_IT+0x196>
 800a49e:	68fb      	ldr	r3, [r7, #12]
 800a4a0:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800a4a4:	88fa      	ldrh	r2, [r7, #6]
 800a4a6:	429a      	cmp	r2, r3
 800a4a8:	d349      	bcc.n	800a53e <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a4aa:	68fb      	ldr	r3, [r7, #12]
 800a4ac:	689b      	ldr	r3, [r3, #8]
 800a4ae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a4b2:	d107      	bne.n	800a4c4 <UART_Start_Receive_IT+0x11c>
 800a4b4:	68fb      	ldr	r3, [r7, #12]
 800a4b6:	691b      	ldr	r3, [r3, #16]
 800a4b8:	2b00      	cmp	r3, #0
 800a4ba:	d103      	bne.n	800a4c4 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800a4bc:	68fb      	ldr	r3, [r7, #12]
 800a4be:	4a47      	ldr	r2, [pc, #284]	@ (800a5dc <UART_Start_Receive_IT+0x234>)
 800a4c0:	675a      	str	r2, [r3, #116]	@ 0x74
 800a4c2:	e002      	b.n	800a4ca <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 800a4c4:	68fb      	ldr	r3, [r7, #12]
 800a4c6:	4a46      	ldr	r2, [pc, #280]	@ (800a5e0 <UART_Start_Receive_IT+0x238>)
 800a4c8:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800a4ca:	68fb      	ldr	r3, [r7, #12]
 800a4cc:	691b      	ldr	r3, [r3, #16]
 800a4ce:	2b00      	cmp	r3, #0
 800a4d0:	d01a      	beq.n	800a508 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a4d2:	68fb      	ldr	r3, [r7, #12]
 800a4d4:	681b      	ldr	r3, [r3, #0]
 800a4d6:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a4d8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a4da:	e853 3f00 	ldrex	r3, [r3]
 800a4de:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800a4e0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a4e2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a4e6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800a4ea:	68fb      	ldr	r3, [r7, #12]
 800a4ec:	681b      	ldr	r3, [r3, #0]
 800a4ee:	461a      	mov	r2, r3
 800a4f0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800a4f4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a4f6:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a4f8:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800a4fa:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800a4fc:	e841 2300 	strex	r3, r2, [r1]
 800a500:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 800a502:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a504:	2b00      	cmp	r3, #0
 800a506:	d1e4      	bne.n	800a4d2 <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800a508:	68fb      	ldr	r3, [r7, #12]
 800a50a:	681b      	ldr	r3, [r3, #0]
 800a50c:	3308      	adds	r3, #8
 800a50e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a510:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a512:	e853 3f00 	ldrex	r3, [r3]
 800a516:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a518:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a51a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a51e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800a520:	68fb      	ldr	r3, [r7, #12]
 800a522:	681b      	ldr	r3, [r3, #0]
 800a524:	3308      	adds	r3, #8
 800a526:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800a528:	64ba      	str	r2, [r7, #72]	@ 0x48
 800a52a:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a52c:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800a52e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a530:	e841 2300 	strex	r3, r2, [r1]
 800a534:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800a536:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a538:	2b00      	cmp	r3, #0
 800a53a:	d1e5      	bne.n	800a508 <UART_Start_Receive_IT+0x160>
 800a53c:	e046      	b.n	800a5cc <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a53e:	68fb      	ldr	r3, [r7, #12]
 800a540:	689b      	ldr	r3, [r3, #8]
 800a542:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a546:	d107      	bne.n	800a558 <UART_Start_Receive_IT+0x1b0>
 800a548:	68fb      	ldr	r3, [r7, #12]
 800a54a:	691b      	ldr	r3, [r3, #16]
 800a54c:	2b00      	cmp	r3, #0
 800a54e:	d103      	bne.n	800a558 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800a550:	68fb      	ldr	r3, [r7, #12]
 800a552:	4a24      	ldr	r2, [pc, #144]	@ (800a5e4 <UART_Start_Receive_IT+0x23c>)
 800a554:	675a      	str	r2, [r3, #116]	@ 0x74
 800a556:	e002      	b.n	800a55e <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800a558:	68fb      	ldr	r3, [r7, #12]
 800a55a:	4a23      	ldr	r2, [pc, #140]	@ (800a5e8 <UART_Start_Receive_IT+0x240>)
 800a55c:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800a55e:	68fb      	ldr	r3, [r7, #12]
 800a560:	691b      	ldr	r3, [r3, #16]
 800a562:	2b00      	cmp	r3, #0
 800a564:	d019      	beq.n	800a59a <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800a566:	68fb      	ldr	r3, [r7, #12]
 800a568:	681b      	ldr	r3, [r3, #0]
 800a56a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a56c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a56e:	e853 3f00 	ldrex	r3, [r3]
 800a572:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a574:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a576:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 800a57a:	677b      	str	r3, [r7, #116]	@ 0x74
 800a57c:	68fb      	ldr	r3, [r7, #12]
 800a57e:	681b      	ldr	r3, [r3, #0]
 800a580:	461a      	mov	r2, r3
 800a582:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a584:	637b      	str	r3, [r7, #52]	@ 0x34
 800a586:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a588:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800a58a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a58c:	e841 2300 	strex	r3, r2, [r1]
 800a590:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800a592:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a594:	2b00      	cmp	r3, #0
 800a596:	d1e6      	bne.n	800a566 <UART_Start_Receive_IT+0x1be>
 800a598:	e018      	b.n	800a5cc <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800a59a:	68fb      	ldr	r3, [r7, #12]
 800a59c:	681b      	ldr	r3, [r3, #0]
 800a59e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a5a0:	697b      	ldr	r3, [r7, #20]
 800a5a2:	e853 3f00 	ldrex	r3, [r3]
 800a5a6:	613b      	str	r3, [r7, #16]
   return(result);
 800a5a8:	693b      	ldr	r3, [r7, #16]
 800a5aa:	f043 0320 	orr.w	r3, r3, #32
 800a5ae:	67bb      	str	r3, [r7, #120]	@ 0x78
 800a5b0:	68fb      	ldr	r3, [r7, #12]
 800a5b2:	681b      	ldr	r3, [r3, #0]
 800a5b4:	461a      	mov	r2, r3
 800a5b6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a5b8:	623b      	str	r3, [r7, #32]
 800a5ba:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a5bc:	69f9      	ldr	r1, [r7, #28]
 800a5be:	6a3a      	ldr	r2, [r7, #32]
 800a5c0:	e841 2300 	strex	r3, r2, [r1]
 800a5c4:	61bb      	str	r3, [r7, #24]
   return(result);
 800a5c6:	69bb      	ldr	r3, [r7, #24]
 800a5c8:	2b00      	cmp	r3, #0
 800a5ca:	d1e6      	bne.n	800a59a <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 800a5cc:	2300      	movs	r3, #0
}
 800a5ce:	4618      	mov	r0, r3
 800a5d0:	378c      	adds	r7, #140	@ 0x8c
 800a5d2:	46bd      	mov	sp, r7
 800a5d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5d8:	4770      	bx	lr
 800a5da:	bf00      	nop
 800a5dc:	0800ae0d 	.word	0x0800ae0d
 800a5e0:	0800aaad 	.word	0x0800aaad
 800a5e4:	0800a8f5 	.word	0x0800a8f5
 800a5e8:	0800a73d 	.word	0x0800a73d

0800a5ec <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a5ec:	b480      	push	{r7}
 800a5ee:	b095      	sub	sp, #84	@ 0x54
 800a5f0:	af00      	add	r7, sp, #0
 800a5f2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a5f4:	687b      	ldr	r3, [r7, #4]
 800a5f6:	681b      	ldr	r3, [r3, #0]
 800a5f8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a5fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a5fc:	e853 3f00 	ldrex	r3, [r3]
 800a600:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800a602:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a604:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a608:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a60a:	687b      	ldr	r3, [r7, #4]
 800a60c:	681b      	ldr	r3, [r3, #0]
 800a60e:	461a      	mov	r2, r3
 800a610:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a612:	643b      	str	r3, [r7, #64]	@ 0x40
 800a614:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a616:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800a618:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a61a:	e841 2300 	strex	r3, r2, [r1]
 800a61e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a620:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a622:	2b00      	cmp	r3, #0
 800a624:	d1e6      	bne.n	800a5f4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a626:	687b      	ldr	r3, [r7, #4]
 800a628:	681b      	ldr	r3, [r3, #0]
 800a62a:	3308      	adds	r3, #8
 800a62c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a62e:	6a3b      	ldr	r3, [r7, #32]
 800a630:	e853 3f00 	ldrex	r3, [r3]
 800a634:	61fb      	str	r3, [r7, #28]
   return(result);
 800a636:	69fa      	ldr	r2, [r7, #28]
 800a638:	4b1e      	ldr	r3, [pc, #120]	@ (800a6b4 <UART_EndRxTransfer+0xc8>)
 800a63a:	4013      	ands	r3, r2
 800a63c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a63e:	687b      	ldr	r3, [r7, #4]
 800a640:	681b      	ldr	r3, [r3, #0]
 800a642:	3308      	adds	r3, #8
 800a644:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a646:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a648:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a64a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a64c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a64e:	e841 2300 	strex	r3, r2, [r1]
 800a652:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a654:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a656:	2b00      	cmp	r3, #0
 800a658:	d1e5      	bne.n	800a626 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a65a:	687b      	ldr	r3, [r7, #4]
 800a65c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a65e:	2b01      	cmp	r3, #1
 800a660:	d118      	bne.n	800a694 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a662:	687b      	ldr	r3, [r7, #4]
 800a664:	681b      	ldr	r3, [r3, #0]
 800a666:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a668:	68fb      	ldr	r3, [r7, #12]
 800a66a:	e853 3f00 	ldrex	r3, [r3]
 800a66e:	60bb      	str	r3, [r7, #8]
   return(result);
 800a670:	68bb      	ldr	r3, [r7, #8]
 800a672:	f023 0310 	bic.w	r3, r3, #16
 800a676:	647b      	str	r3, [r7, #68]	@ 0x44
 800a678:	687b      	ldr	r3, [r7, #4]
 800a67a:	681b      	ldr	r3, [r3, #0]
 800a67c:	461a      	mov	r2, r3
 800a67e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a680:	61bb      	str	r3, [r7, #24]
 800a682:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a684:	6979      	ldr	r1, [r7, #20]
 800a686:	69ba      	ldr	r2, [r7, #24]
 800a688:	e841 2300 	strex	r3, r2, [r1]
 800a68c:	613b      	str	r3, [r7, #16]
   return(result);
 800a68e:	693b      	ldr	r3, [r7, #16]
 800a690:	2b00      	cmp	r3, #0
 800a692:	d1e6      	bne.n	800a662 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a694:	687b      	ldr	r3, [r7, #4]
 800a696:	2220      	movs	r2, #32
 800a698:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	2200      	movs	r2, #0
 800a6a0:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800a6a2:	687b      	ldr	r3, [r7, #4]
 800a6a4:	2200      	movs	r2, #0
 800a6a6:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800a6a8:	bf00      	nop
 800a6aa:	3754      	adds	r7, #84	@ 0x54
 800a6ac:	46bd      	mov	sp, r7
 800a6ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6b2:	4770      	bx	lr
 800a6b4:	effffffe 	.word	0xeffffffe

0800a6b8 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a6b8:	b580      	push	{r7, lr}
 800a6ba:	b084      	sub	sp, #16
 800a6bc:	af00      	add	r7, sp, #0
 800a6be:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a6c0:	687b      	ldr	r3, [r7, #4]
 800a6c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a6c4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800a6c6:	68fb      	ldr	r3, [r7, #12]
 800a6c8:	2200      	movs	r2, #0
 800a6ca:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 800a6ce:	68fb      	ldr	r3, [r7, #12]
 800a6d0:	2200      	movs	r2, #0
 800a6d2:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a6d6:	68f8      	ldr	r0, [r7, #12]
 800a6d8:	f7fe fe2a 	bl	8009330 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a6dc:	bf00      	nop
 800a6de:	3710      	adds	r7, #16
 800a6e0:	46bd      	mov	sp, r7
 800a6e2:	bd80      	pop	{r7, pc}

0800a6e4 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a6e4:	b580      	push	{r7, lr}
 800a6e6:	b088      	sub	sp, #32
 800a6e8:	af00      	add	r7, sp, #0
 800a6ea:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a6ec:	687b      	ldr	r3, [r7, #4]
 800a6ee:	681b      	ldr	r3, [r3, #0]
 800a6f0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a6f2:	68fb      	ldr	r3, [r7, #12]
 800a6f4:	e853 3f00 	ldrex	r3, [r3]
 800a6f8:	60bb      	str	r3, [r7, #8]
   return(result);
 800a6fa:	68bb      	ldr	r3, [r7, #8]
 800a6fc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a700:	61fb      	str	r3, [r7, #28]
 800a702:	687b      	ldr	r3, [r7, #4]
 800a704:	681b      	ldr	r3, [r3, #0]
 800a706:	461a      	mov	r2, r3
 800a708:	69fb      	ldr	r3, [r7, #28]
 800a70a:	61bb      	str	r3, [r7, #24]
 800a70c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a70e:	6979      	ldr	r1, [r7, #20]
 800a710:	69ba      	ldr	r2, [r7, #24]
 800a712:	e841 2300 	strex	r3, r2, [r1]
 800a716:	613b      	str	r3, [r7, #16]
   return(result);
 800a718:	693b      	ldr	r3, [r7, #16]
 800a71a:	2b00      	cmp	r3, #0
 800a71c:	d1e6      	bne.n	800a6ec <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a71e:	687b      	ldr	r3, [r7, #4]
 800a720:	2220      	movs	r2, #32
 800a722:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800a726:	687b      	ldr	r3, [r7, #4]
 800a728:	2200      	movs	r2, #0
 800a72a:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800a72c:	6878      	ldr	r0, [r7, #4]
 800a72e:	f7fe fdf5 	bl	800931c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a732:	bf00      	nop
 800a734:	3720      	adds	r7, #32
 800a736:	46bd      	mov	sp, r7
 800a738:	bd80      	pop	{r7, pc}
	...

0800a73c <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800a73c:	b580      	push	{r7, lr}
 800a73e:	b09c      	sub	sp, #112	@ 0x70
 800a740:	af00      	add	r7, sp, #0
 800a742:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800a744:	687b      	ldr	r3, [r7, #4]
 800a746:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800a74a:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a74e:	687b      	ldr	r3, [r7, #4]
 800a750:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a754:	2b22      	cmp	r3, #34	@ 0x22
 800a756:	f040 80be 	bne.w	800a8d6 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800a75a:	687b      	ldr	r3, [r7, #4]
 800a75c:	681b      	ldr	r3, [r3, #0]
 800a75e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a760:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800a764:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800a768:	b2d9      	uxtb	r1, r3
 800a76a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800a76e:	b2da      	uxtb	r2, r3
 800a770:	687b      	ldr	r3, [r7, #4]
 800a772:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a774:	400a      	ands	r2, r1
 800a776:	b2d2      	uxtb	r2, r2
 800a778:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800a77a:	687b      	ldr	r3, [r7, #4]
 800a77c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a77e:	1c5a      	adds	r2, r3, #1
 800a780:	687b      	ldr	r3, [r7, #4]
 800a782:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800a784:	687b      	ldr	r3, [r7, #4]
 800a786:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a78a:	b29b      	uxth	r3, r3
 800a78c:	3b01      	subs	r3, #1
 800a78e:	b29a      	uxth	r2, r3
 800a790:	687b      	ldr	r3, [r7, #4]
 800a792:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800a796:	687b      	ldr	r3, [r7, #4]
 800a798:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a79c:	b29b      	uxth	r3, r3
 800a79e:	2b00      	cmp	r3, #0
 800a7a0:	f040 80a1 	bne.w	800a8e6 <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a7a4:	687b      	ldr	r3, [r7, #4]
 800a7a6:	681b      	ldr	r3, [r3, #0]
 800a7a8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a7aa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a7ac:	e853 3f00 	ldrex	r3, [r3]
 800a7b0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800a7b2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a7b4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a7b8:	66bb      	str	r3, [r7, #104]	@ 0x68
 800a7ba:	687b      	ldr	r3, [r7, #4]
 800a7bc:	681b      	ldr	r3, [r3, #0]
 800a7be:	461a      	mov	r2, r3
 800a7c0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800a7c2:	65bb      	str	r3, [r7, #88]	@ 0x58
 800a7c4:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a7c6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800a7c8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800a7ca:	e841 2300 	strex	r3, r2, [r1]
 800a7ce:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800a7d0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a7d2:	2b00      	cmp	r3, #0
 800a7d4:	d1e6      	bne.n	800a7a4 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a7d6:	687b      	ldr	r3, [r7, #4]
 800a7d8:	681b      	ldr	r3, [r3, #0]
 800a7da:	3308      	adds	r3, #8
 800a7dc:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a7de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a7e0:	e853 3f00 	ldrex	r3, [r3]
 800a7e4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a7e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a7e8:	f023 0301 	bic.w	r3, r3, #1
 800a7ec:	667b      	str	r3, [r7, #100]	@ 0x64
 800a7ee:	687b      	ldr	r3, [r7, #4]
 800a7f0:	681b      	ldr	r3, [r3, #0]
 800a7f2:	3308      	adds	r3, #8
 800a7f4:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800a7f6:	647a      	str	r2, [r7, #68]	@ 0x44
 800a7f8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a7fa:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a7fc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a7fe:	e841 2300 	strex	r3, r2, [r1]
 800a802:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a804:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a806:	2b00      	cmp	r3, #0
 800a808:	d1e5      	bne.n	800a7d6 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a80a:	687b      	ldr	r3, [r7, #4]
 800a80c:	2220      	movs	r2, #32
 800a80e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800a812:	687b      	ldr	r3, [r7, #4]
 800a814:	2200      	movs	r2, #0
 800a816:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a818:	687b      	ldr	r3, [r7, #4]
 800a81a:	2200      	movs	r2, #0
 800a81c:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800a81e:	687b      	ldr	r3, [r7, #4]
 800a820:	681b      	ldr	r3, [r3, #0]
 800a822:	4a33      	ldr	r2, [pc, #204]	@ (800a8f0 <UART_RxISR_8BIT+0x1b4>)
 800a824:	4293      	cmp	r3, r2
 800a826:	d01f      	beq.n	800a868 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800a828:	687b      	ldr	r3, [r7, #4]
 800a82a:	681b      	ldr	r3, [r3, #0]
 800a82c:	685b      	ldr	r3, [r3, #4]
 800a82e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a832:	2b00      	cmp	r3, #0
 800a834:	d018      	beq.n	800a868 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800a836:	687b      	ldr	r3, [r7, #4]
 800a838:	681b      	ldr	r3, [r3, #0]
 800a83a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a83c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a83e:	e853 3f00 	ldrex	r3, [r3]
 800a842:	623b      	str	r3, [r7, #32]
   return(result);
 800a844:	6a3b      	ldr	r3, [r7, #32]
 800a846:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800a84a:	663b      	str	r3, [r7, #96]	@ 0x60
 800a84c:	687b      	ldr	r3, [r7, #4]
 800a84e:	681b      	ldr	r3, [r3, #0]
 800a850:	461a      	mov	r2, r3
 800a852:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a854:	633b      	str	r3, [r7, #48]	@ 0x30
 800a856:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a858:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a85a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a85c:	e841 2300 	strex	r3, r2, [r1]
 800a860:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a862:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a864:	2b00      	cmp	r3, #0
 800a866:	d1e6      	bne.n	800a836 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a868:	687b      	ldr	r3, [r7, #4]
 800a86a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a86c:	2b01      	cmp	r3, #1
 800a86e:	d12e      	bne.n	800a8ce <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a870:	687b      	ldr	r3, [r7, #4]
 800a872:	2200      	movs	r2, #0
 800a874:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a876:	687b      	ldr	r3, [r7, #4]
 800a878:	681b      	ldr	r3, [r3, #0]
 800a87a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a87c:	693b      	ldr	r3, [r7, #16]
 800a87e:	e853 3f00 	ldrex	r3, [r3]
 800a882:	60fb      	str	r3, [r7, #12]
   return(result);
 800a884:	68fb      	ldr	r3, [r7, #12]
 800a886:	f023 0310 	bic.w	r3, r3, #16
 800a88a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a88c:	687b      	ldr	r3, [r7, #4]
 800a88e:	681b      	ldr	r3, [r3, #0]
 800a890:	461a      	mov	r2, r3
 800a892:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a894:	61fb      	str	r3, [r7, #28]
 800a896:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a898:	69b9      	ldr	r1, [r7, #24]
 800a89a:	69fa      	ldr	r2, [r7, #28]
 800a89c:	e841 2300 	strex	r3, r2, [r1]
 800a8a0:	617b      	str	r3, [r7, #20]
   return(result);
 800a8a2:	697b      	ldr	r3, [r7, #20]
 800a8a4:	2b00      	cmp	r3, #0
 800a8a6:	d1e6      	bne.n	800a876 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800a8a8:	687b      	ldr	r3, [r7, #4]
 800a8aa:	681b      	ldr	r3, [r3, #0]
 800a8ac:	69db      	ldr	r3, [r3, #28]
 800a8ae:	f003 0310 	and.w	r3, r3, #16
 800a8b2:	2b10      	cmp	r3, #16
 800a8b4:	d103      	bne.n	800a8be <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a8b6:	687b      	ldr	r3, [r7, #4]
 800a8b8:	681b      	ldr	r3, [r3, #0]
 800a8ba:	2210      	movs	r2, #16
 800a8bc:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a8be:	687b      	ldr	r3, [r7, #4]
 800a8c0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800a8c4:	4619      	mov	r1, r3
 800a8c6:	6878      	ldr	r0, [r7, #4]
 800a8c8:	f7fe fd3c 	bl	8009344 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800a8cc:	e00b      	b.n	800a8e6 <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800a8ce:	6878      	ldr	r0, [r7, #4]
 800a8d0:	f7f6 fdaa 	bl	8001428 <HAL_UART_RxCpltCallback>
}
 800a8d4:	e007      	b.n	800a8e6 <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800a8d6:	687b      	ldr	r3, [r7, #4]
 800a8d8:	681b      	ldr	r3, [r3, #0]
 800a8da:	699a      	ldr	r2, [r3, #24]
 800a8dc:	687b      	ldr	r3, [r7, #4]
 800a8de:	681b      	ldr	r3, [r3, #0]
 800a8e0:	f042 0208 	orr.w	r2, r2, #8
 800a8e4:	619a      	str	r2, [r3, #24]
}
 800a8e6:	bf00      	nop
 800a8e8:	3770      	adds	r7, #112	@ 0x70
 800a8ea:	46bd      	mov	sp, r7
 800a8ec:	bd80      	pop	{r7, pc}
 800a8ee:	bf00      	nop
 800a8f0:	58000c00 	.word	0x58000c00

0800a8f4 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800a8f4:	b580      	push	{r7, lr}
 800a8f6:	b09c      	sub	sp, #112	@ 0x70
 800a8f8:	af00      	add	r7, sp, #0
 800a8fa:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800a8fc:	687b      	ldr	r3, [r7, #4]
 800a8fe:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800a902:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a906:	687b      	ldr	r3, [r7, #4]
 800a908:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a90c:	2b22      	cmp	r3, #34	@ 0x22
 800a90e:	f040 80be 	bne.w	800aa8e <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800a912:	687b      	ldr	r3, [r7, #4]
 800a914:	681b      	ldr	r3, [r3, #0]
 800a916:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a918:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800a91c:	687b      	ldr	r3, [r7, #4]
 800a91e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a920:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800a922:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800a926:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800a92a:	4013      	ands	r3, r2
 800a92c:	b29a      	uxth	r2, r3
 800a92e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800a930:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800a932:	687b      	ldr	r3, [r7, #4]
 800a934:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a936:	1c9a      	adds	r2, r3, #2
 800a938:	687b      	ldr	r3, [r7, #4]
 800a93a:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800a93c:	687b      	ldr	r3, [r7, #4]
 800a93e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a942:	b29b      	uxth	r3, r3
 800a944:	3b01      	subs	r3, #1
 800a946:	b29a      	uxth	r2, r3
 800a948:	687b      	ldr	r3, [r7, #4]
 800a94a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800a94e:	687b      	ldr	r3, [r7, #4]
 800a950:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a954:	b29b      	uxth	r3, r3
 800a956:	2b00      	cmp	r3, #0
 800a958:	f040 80a1 	bne.w	800aa9e <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a95c:	687b      	ldr	r3, [r7, #4]
 800a95e:	681b      	ldr	r3, [r3, #0]
 800a960:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a962:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a964:	e853 3f00 	ldrex	r3, [r3]
 800a968:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800a96a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a96c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a970:	667b      	str	r3, [r7, #100]	@ 0x64
 800a972:	687b      	ldr	r3, [r7, #4]
 800a974:	681b      	ldr	r3, [r3, #0]
 800a976:	461a      	mov	r2, r3
 800a978:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a97a:	657b      	str	r3, [r7, #84]	@ 0x54
 800a97c:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a97e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800a980:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800a982:	e841 2300 	strex	r3, r2, [r1]
 800a986:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800a988:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a98a:	2b00      	cmp	r3, #0
 800a98c:	d1e6      	bne.n	800a95c <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a98e:	687b      	ldr	r3, [r7, #4]
 800a990:	681b      	ldr	r3, [r3, #0]
 800a992:	3308      	adds	r3, #8
 800a994:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a996:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a998:	e853 3f00 	ldrex	r3, [r3]
 800a99c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800a99e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a9a0:	f023 0301 	bic.w	r3, r3, #1
 800a9a4:	663b      	str	r3, [r7, #96]	@ 0x60
 800a9a6:	687b      	ldr	r3, [r7, #4]
 800a9a8:	681b      	ldr	r3, [r3, #0]
 800a9aa:	3308      	adds	r3, #8
 800a9ac:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800a9ae:	643a      	str	r2, [r7, #64]	@ 0x40
 800a9b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a9b2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800a9b4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a9b6:	e841 2300 	strex	r3, r2, [r1]
 800a9ba:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a9bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a9be:	2b00      	cmp	r3, #0
 800a9c0:	d1e5      	bne.n	800a98e <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a9c2:	687b      	ldr	r3, [r7, #4]
 800a9c4:	2220      	movs	r2, #32
 800a9c6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800a9ca:	687b      	ldr	r3, [r7, #4]
 800a9cc:	2200      	movs	r2, #0
 800a9ce:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a9d0:	687b      	ldr	r3, [r7, #4]
 800a9d2:	2200      	movs	r2, #0
 800a9d4:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800a9d6:	687b      	ldr	r3, [r7, #4]
 800a9d8:	681b      	ldr	r3, [r3, #0]
 800a9da:	4a33      	ldr	r2, [pc, #204]	@ (800aaa8 <UART_RxISR_16BIT+0x1b4>)
 800a9dc:	4293      	cmp	r3, r2
 800a9de:	d01f      	beq.n	800aa20 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800a9e0:	687b      	ldr	r3, [r7, #4]
 800a9e2:	681b      	ldr	r3, [r3, #0]
 800a9e4:	685b      	ldr	r3, [r3, #4]
 800a9e6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a9ea:	2b00      	cmp	r3, #0
 800a9ec:	d018      	beq.n	800aa20 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800a9ee:	687b      	ldr	r3, [r7, #4]
 800a9f0:	681b      	ldr	r3, [r3, #0]
 800a9f2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a9f4:	6a3b      	ldr	r3, [r7, #32]
 800a9f6:	e853 3f00 	ldrex	r3, [r3]
 800a9fa:	61fb      	str	r3, [r7, #28]
   return(result);
 800a9fc:	69fb      	ldr	r3, [r7, #28]
 800a9fe:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800aa02:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800aa04:	687b      	ldr	r3, [r7, #4]
 800aa06:	681b      	ldr	r3, [r3, #0]
 800aa08:	461a      	mov	r2, r3
 800aa0a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800aa0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800aa0e:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa10:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800aa12:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800aa14:	e841 2300 	strex	r3, r2, [r1]
 800aa18:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800aa1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa1c:	2b00      	cmp	r3, #0
 800aa1e:	d1e6      	bne.n	800a9ee <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800aa20:	687b      	ldr	r3, [r7, #4]
 800aa22:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800aa24:	2b01      	cmp	r3, #1
 800aa26:	d12e      	bne.n	800aa86 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800aa28:	687b      	ldr	r3, [r7, #4]
 800aa2a:	2200      	movs	r2, #0
 800aa2c:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800aa2e:	687b      	ldr	r3, [r7, #4]
 800aa30:	681b      	ldr	r3, [r3, #0]
 800aa32:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aa34:	68fb      	ldr	r3, [r7, #12]
 800aa36:	e853 3f00 	ldrex	r3, [r3]
 800aa3a:	60bb      	str	r3, [r7, #8]
   return(result);
 800aa3c:	68bb      	ldr	r3, [r7, #8]
 800aa3e:	f023 0310 	bic.w	r3, r3, #16
 800aa42:	65bb      	str	r3, [r7, #88]	@ 0x58
 800aa44:	687b      	ldr	r3, [r7, #4]
 800aa46:	681b      	ldr	r3, [r3, #0]
 800aa48:	461a      	mov	r2, r3
 800aa4a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800aa4c:	61bb      	str	r3, [r7, #24]
 800aa4e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa50:	6979      	ldr	r1, [r7, #20]
 800aa52:	69ba      	ldr	r2, [r7, #24]
 800aa54:	e841 2300 	strex	r3, r2, [r1]
 800aa58:	613b      	str	r3, [r7, #16]
   return(result);
 800aa5a:	693b      	ldr	r3, [r7, #16]
 800aa5c:	2b00      	cmp	r3, #0
 800aa5e:	d1e6      	bne.n	800aa2e <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800aa60:	687b      	ldr	r3, [r7, #4]
 800aa62:	681b      	ldr	r3, [r3, #0]
 800aa64:	69db      	ldr	r3, [r3, #28]
 800aa66:	f003 0310 	and.w	r3, r3, #16
 800aa6a:	2b10      	cmp	r3, #16
 800aa6c:	d103      	bne.n	800aa76 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800aa6e:	687b      	ldr	r3, [r7, #4]
 800aa70:	681b      	ldr	r3, [r3, #0]
 800aa72:	2210      	movs	r2, #16
 800aa74:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800aa76:	687b      	ldr	r3, [r7, #4]
 800aa78:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800aa7c:	4619      	mov	r1, r3
 800aa7e:	6878      	ldr	r0, [r7, #4]
 800aa80:	f7fe fc60 	bl	8009344 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800aa84:	e00b      	b.n	800aa9e <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800aa86:	6878      	ldr	r0, [r7, #4]
 800aa88:	f7f6 fcce 	bl	8001428 <HAL_UART_RxCpltCallback>
}
 800aa8c:	e007      	b.n	800aa9e <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800aa8e:	687b      	ldr	r3, [r7, #4]
 800aa90:	681b      	ldr	r3, [r3, #0]
 800aa92:	699a      	ldr	r2, [r3, #24]
 800aa94:	687b      	ldr	r3, [r7, #4]
 800aa96:	681b      	ldr	r3, [r3, #0]
 800aa98:	f042 0208 	orr.w	r2, r2, #8
 800aa9c:	619a      	str	r2, [r3, #24]
}
 800aa9e:	bf00      	nop
 800aaa0:	3770      	adds	r7, #112	@ 0x70
 800aaa2:	46bd      	mov	sp, r7
 800aaa4:	bd80      	pop	{r7, pc}
 800aaa6:	bf00      	nop
 800aaa8:	58000c00 	.word	0x58000c00

0800aaac <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800aaac:	b580      	push	{r7, lr}
 800aaae:	b0ac      	sub	sp, #176	@ 0xb0
 800aab0:	af00      	add	r7, sp, #0
 800aab2:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 800aab4:	687b      	ldr	r3, [r7, #4]
 800aab6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800aaba:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800aabe:	687b      	ldr	r3, [r7, #4]
 800aac0:	681b      	ldr	r3, [r3, #0]
 800aac2:	69db      	ldr	r3, [r3, #28]
 800aac4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800aac8:	687b      	ldr	r3, [r7, #4]
 800aaca:	681b      	ldr	r3, [r3, #0]
 800aacc:	681b      	ldr	r3, [r3, #0]
 800aace:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800aad2:	687b      	ldr	r3, [r7, #4]
 800aad4:	681b      	ldr	r3, [r3, #0]
 800aad6:	689b      	ldr	r3, [r3, #8]
 800aad8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800aadc:	687b      	ldr	r3, [r7, #4]
 800aade:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800aae2:	2b22      	cmp	r3, #34	@ 0x22
 800aae4:	f040 8180 	bne.w	800ade8 <UART_RxISR_8BIT_FIFOEN+0x33c>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800aae8:	687b      	ldr	r3, [r7, #4]
 800aaea:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800aaee:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800aaf2:	e123      	b.n	800ad3c <UART_RxISR_8BIT_FIFOEN+0x290>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800aaf4:	687b      	ldr	r3, [r7, #4]
 800aaf6:	681b      	ldr	r3, [r3, #0]
 800aaf8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aafa:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800aafe:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 800ab02:	b2d9      	uxtb	r1, r3
 800ab04:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 800ab08:	b2da      	uxtb	r2, r3
 800ab0a:	687b      	ldr	r3, [r7, #4]
 800ab0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ab0e:	400a      	ands	r2, r1
 800ab10:	b2d2      	uxtb	r2, r2
 800ab12:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800ab14:	687b      	ldr	r3, [r7, #4]
 800ab16:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ab18:	1c5a      	adds	r2, r3, #1
 800ab1a:	687b      	ldr	r3, [r7, #4]
 800ab1c:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800ab1e:	687b      	ldr	r3, [r7, #4]
 800ab20:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ab24:	b29b      	uxth	r3, r3
 800ab26:	3b01      	subs	r3, #1
 800ab28:	b29a      	uxth	r2, r3
 800ab2a:	687b      	ldr	r3, [r7, #4]
 800ab2c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800ab30:	687b      	ldr	r3, [r7, #4]
 800ab32:	681b      	ldr	r3, [r3, #0]
 800ab34:	69db      	ldr	r3, [r3, #28]
 800ab36:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800ab3a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ab3e:	f003 0307 	and.w	r3, r3, #7
 800ab42:	2b00      	cmp	r3, #0
 800ab44:	d053      	beq.n	800abee <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800ab46:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ab4a:	f003 0301 	and.w	r3, r3, #1
 800ab4e:	2b00      	cmp	r3, #0
 800ab50:	d011      	beq.n	800ab76 <UART_RxISR_8BIT_FIFOEN+0xca>
 800ab52:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800ab56:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ab5a:	2b00      	cmp	r3, #0
 800ab5c:	d00b      	beq.n	800ab76 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800ab5e:	687b      	ldr	r3, [r7, #4]
 800ab60:	681b      	ldr	r3, [r3, #0]
 800ab62:	2201      	movs	r2, #1
 800ab64:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800ab66:	687b      	ldr	r3, [r7, #4]
 800ab68:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ab6c:	f043 0201 	orr.w	r2, r3, #1
 800ab70:	687b      	ldr	r3, [r7, #4]
 800ab72:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800ab76:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ab7a:	f003 0302 	and.w	r3, r3, #2
 800ab7e:	2b00      	cmp	r3, #0
 800ab80:	d011      	beq.n	800aba6 <UART_RxISR_8BIT_FIFOEN+0xfa>
 800ab82:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800ab86:	f003 0301 	and.w	r3, r3, #1
 800ab8a:	2b00      	cmp	r3, #0
 800ab8c:	d00b      	beq.n	800aba6 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800ab8e:	687b      	ldr	r3, [r7, #4]
 800ab90:	681b      	ldr	r3, [r3, #0]
 800ab92:	2202      	movs	r2, #2
 800ab94:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800ab96:	687b      	ldr	r3, [r7, #4]
 800ab98:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ab9c:	f043 0204 	orr.w	r2, r3, #4
 800aba0:	687b      	ldr	r3, [r7, #4]
 800aba2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800aba6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800abaa:	f003 0304 	and.w	r3, r3, #4
 800abae:	2b00      	cmp	r3, #0
 800abb0:	d011      	beq.n	800abd6 <UART_RxISR_8BIT_FIFOEN+0x12a>
 800abb2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800abb6:	f003 0301 	and.w	r3, r3, #1
 800abba:	2b00      	cmp	r3, #0
 800abbc:	d00b      	beq.n	800abd6 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800abbe:	687b      	ldr	r3, [r7, #4]
 800abc0:	681b      	ldr	r3, [r3, #0]
 800abc2:	2204      	movs	r2, #4
 800abc4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800abc6:	687b      	ldr	r3, [r7, #4]
 800abc8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800abcc:	f043 0202 	orr.w	r2, r3, #2
 800abd0:	687b      	ldr	r3, [r7, #4]
 800abd2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800abd6:	687b      	ldr	r3, [r7, #4]
 800abd8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800abdc:	2b00      	cmp	r3, #0
 800abde:	d006      	beq.n	800abee <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800abe0:	6878      	ldr	r0, [r7, #4]
 800abe2:	f7fe fba5 	bl	8009330 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800abe6:	687b      	ldr	r3, [r7, #4]
 800abe8:	2200      	movs	r2, #0
 800abea:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800abee:	687b      	ldr	r3, [r7, #4]
 800abf0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800abf4:	b29b      	uxth	r3, r3
 800abf6:	2b00      	cmp	r3, #0
 800abf8:	f040 80a0 	bne.w	800ad3c <UART_RxISR_8BIT_FIFOEN+0x290>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800abfc:	687b      	ldr	r3, [r7, #4]
 800abfe:	681b      	ldr	r3, [r3, #0]
 800ac00:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac02:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800ac04:	e853 3f00 	ldrex	r3, [r3]
 800ac08:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 800ac0a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ac0c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800ac10:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800ac14:	687b      	ldr	r3, [r7, #4]
 800ac16:	681b      	ldr	r3, [r3, #0]
 800ac18:	461a      	mov	r2, r3
 800ac1a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800ac1e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800ac20:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ac22:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 800ac24:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800ac26:	e841 2300 	strex	r3, r2, [r1]
 800ac2a:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 800ac2c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800ac2e:	2b00      	cmp	r3, #0
 800ac30:	d1e4      	bne.n	800abfc <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800ac32:	687b      	ldr	r3, [r7, #4]
 800ac34:	681b      	ldr	r3, [r3, #0]
 800ac36:	3308      	adds	r3, #8
 800ac38:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac3a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ac3c:	e853 3f00 	ldrex	r3, [r3]
 800ac40:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800ac42:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800ac44:	4b6e      	ldr	r3, [pc, #440]	@ (800ae00 <UART_RxISR_8BIT_FIFOEN+0x354>)
 800ac46:	4013      	ands	r3, r2
 800ac48:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800ac4c:	687b      	ldr	r3, [r7, #4]
 800ac4e:	681b      	ldr	r3, [r3, #0]
 800ac50:	3308      	adds	r3, #8
 800ac52:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800ac56:	66ba      	str	r2, [r7, #104]	@ 0x68
 800ac58:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ac5a:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800ac5c:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800ac5e:	e841 2300 	strex	r3, r2, [r1]
 800ac62:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800ac64:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800ac66:	2b00      	cmp	r3, #0
 800ac68:	d1e3      	bne.n	800ac32 <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800ac6a:	687b      	ldr	r3, [r7, #4]
 800ac6c:	2220      	movs	r2, #32
 800ac6e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800ac72:	687b      	ldr	r3, [r7, #4]
 800ac74:	2200      	movs	r2, #0
 800ac76:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800ac78:	687b      	ldr	r3, [r7, #4]
 800ac7a:	2200      	movs	r2, #0
 800ac7c:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800ac7e:	687b      	ldr	r3, [r7, #4]
 800ac80:	681b      	ldr	r3, [r3, #0]
 800ac82:	4a60      	ldr	r2, [pc, #384]	@ (800ae04 <UART_RxISR_8BIT_FIFOEN+0x358>)
 800ac84:	4293      	cmp	r3, r2
 800ac86:	d021      	beq.n	800accc <UART_RxISR_8BIT_FIFOEN+0x220>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800ac88:	687b      	ldr	r3, [r7, #4]
 800ac8a:	681b      	ldr	r3, [r3, #0]
 800ac8c:	685b      	ldr	r3, [r3, #4]
 800ac8e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800ac92:	2b00      	cmp	r3, #0
 800ac94:	d01a      	beq.n	800accc <UART_RxISR_8BIT_FIFOEN+0x220>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800ac96:	687b      	ldr	r3, [r7, #4]
 800ac98:	681b      	ldr	r3, [r3, #0]
 800ac9a:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac9c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ac9e:	e853 3f00 	ldrex	r3, [r3]
 800aca2:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800aca4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800aca6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800acaa:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800acae:	687b      	ldr	r3, [r7, #4]
 800acb0:	681b      	ldr	r3, [r3, #0]
 800acb2:	461a      	mov	r2, r3
 800acb4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800acb8:	657b      	str	r3, [r7, #84]	@ 0x54
 800acba:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800acbc:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800acbe:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800acc0:	e841 2300 	strex	r3, r2, [r1]
 800acc4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800acc6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800acc8:	2b00      	cmp	r3, #0
 800acca:	d1e4      	bne.n	800ac96 <UART_RxISR_8BIT_FIFOEN+0x1ea>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800accc:	687b      	ldr	r3, [r7, #4]
 800acce:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800acd0:	2b01      	cmp	r3, #1
 800acd2:	d130      	bne.n	800ad36 <UART_RxISR_8BIT_FIFOEN+0x28a>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800acd4:	687b      	ldr	r3, [r7, #4]
 800acd6:	2200      	movs	r2, #0
 800acd8:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800acda:	687b      	ldr	r3, [r7, #4]
 800acdc:	681b      	ldr	r3, [r3, #0]
 800acde:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ace0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ace2:	e853 3f00 	ldrex	r3, [r3]
 800ace6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800ace8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800acea:	f023 0310 	bic.w	r3, r3, #16
 800acee:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800acf2:	687b      	ldr	r3, [r7, #4]
 800acf4:	681b      	ldr	r3, [r3, #0]
 800acf6:	461a      	mov	r2, r3
 800acf8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800acfc:	643b      	str	r3, [r7, #64]	@ 0x40
 800acfe:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad00:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800ad02:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800ad04:	e841 2300 	strex	r3, r2, [r1]
 800ad08:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800ad0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad0c:	2b00      	cmp	r3, #0
 800ad0e:	d1e4      	bne.n	800acda <UART_RxISR_8BIT_FIFOEN+0x22e>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800ad10:	687b      	ldr	r3, [r7, #4]
 800ad12:	681b      	ldr	r3, [r3, #0]
 800ad14:	69db      	ldr	r3, [r3, #28]
 800ad16:	f003 0310 	and.w	r3, r3, #16
 800ad1a:	2b10      	cmp	r3, #16
 800ad1c:	d103      	bne.n	800ad26 <UART_RxISR_8BIT_FIFOEN+0x27a>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800ad1e:	687b      	ldr	r3, [r7, #4]
 800ad20:	681b      	ldr	r3, [r3, #0]
 800ad22:	2210      	movs	r2, #16
 800ad24:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800ad26:	687b      	ldr	r3, [r7, #4]
 800ad28:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800ad2c:	4619      	mov	r1, r3
 800ad2e:	6878      	ldr	r0, [r7, #4]
 800ad30:	f7fe fb08 	bl	8009344 <HAL_UARTEx_RxEventCallback>
 800ad34:	e002      	b.n	800ad3c <UART_RxISR_8BIT_FIFOEN+0x290>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 800ad36:	6878      	ldr	r0, [r7, #4]
 800ad38:	f7f6 fb76 	bl	8001428 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800ad3c:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 800ad40:	2b00      	cmp	r3, #0
 800ad42:	d006      	beq.n	800ad52 <UART_RxISR_8BIT_FIFOEN+0x2a6>
 800ad44:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ad48:	f003 0320 	and.w	r3, r3, #32
 800ad4c:	2b00      	cmp	r3, #0
 800ad4e:	f47f aed1 	bne.w	800aaf4 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800ad52:	687b      	ldr	r3, [r7, #4]
 800ad54:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ad58:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800ad5c:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800ad60:	2b00      	cmp	r3, #0
 800ad62:	d049      	beq.n	800adf8 <UART_RxISR_8BIT_FIFOEN+0x34c>
 800ad64:	687b      	ldr	r3, [r7, #4]
 800ad66:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800ad6a:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 800ad6e:	429a      	cmp	r2, r3
 800ad70:	d242      	bcs.n	800adf8 <UART_RxISR_8BIT_FIFOEN+0x34c>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800ad72:	687b      	ldr	r3, [r7, #4]
 800ad74:	681b      	ldr	r3, [r3, #0]
 800ad76:	3308      	adds	r3, #8
 800ad78:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ad7a:	6a3b      	ldr	r3, [r7, #32]
 800ad7c:	e853 3f00 	ldrex	r3, [r3]
 800ad80:	61fb      	str	r3, [r7, #28]
   return(result);
 800ad82:	69fb      	ldr	r3, [r7, #28]
 800ad84:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800ad88:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800ad8c:	687b      	ldr	r3, [r7, #4]
 800ad8e:	681b      	ldr	r3, [r3, #0]
 800ad90:	3308      	adds	r3, #8
 800ad92:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800ad96:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800ad98:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad9a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800ad9c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ad9e:	e841 2300 	strex	r3, r2, [r1]
 800ada2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800ada4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ada6:	2b00      	cmp	r3, #0
 800ada8:	d1e3      	bne.n	800ad72 <UART_RxISR_8BIT_FIFOEN+0x2c6>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800adaa:	687b      	ldr	r3, [r7, #4]
 800adac:	4a16      	ldr	r2, [pc, #88]	@ (800ae08 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 800adae:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800adb0:	687b      	ldr	r3, [r7, #4]
 800adb2:	681b      	ldr	r3, [r3, #0]
 800adb4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800adb6:	68fb      	ldr	r3, [r7, #12]
 800adb8:	e853 3f00 	ldrex	r3, [r3]
 800adbc:	60bb      	str	r3, [r7, #8]
   return(result);
 800adbe:	68bb      	ldr	r3, [r7, #8]
 800adc0:	f043 0320 	orr.w	r3, r3, #32
 800adc4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800adc8:	687b      	ldr	r3, [r7, #4]
 800adca:	681b      	ldr	r3, [r3, #0]
 800adcc:	461a      	mov	r2, r3
 800adce:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800add2:	61bb      	str	r3, [r7, #24]
 800add4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800add6:	6979      	ldr	r1, [r7, #20]
 800add8:	69ba      	ldr	r2, [r7, #24]
 800adda:	e841 2300 	strex	r3, r2, [r1]
 800adde:	613b      	str	r3, [r7, #16]
   return(result);
 800ade0:	693b      	ldr	r3, [r7, #16]
 800ade2:	2b00      	cmp	r3, #0
 800ade4:	d1e4      	bne.n	800adb0 <UART_RxISR_8BIT_FIFOEN+0x304>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800ade6:	e007      	b.n	800adf8 <UART_RxISR_8BIT_FIFOEN+0x34c>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800ade8:	687b      	ldr	r3, [r7, #4]
 800adea:	681b      	ldr	r3, [r3, #0]
 800adec:	699a      	ldr	r2, [r3, #24]
 800adee:	687b      	ldr	r3, [r7, #4]
 800adf0:	681b      	ldr	r3, [r3, #0]
 800adf2:	f042 0208 	orr.w	r2, r2, #8
 800adf6:	619a      	str	r2, [r3, #24]
}
 800adf8:	bf00      	nop
 800adfa:	37b0      	adds	r7, #176	@ 0xb0
 800adfc:	46bd      	mov	sp, r7
 800adfe:	bd80      	pop	{r7, pc}
 800ae00:	effffffe 	.word	0xeffffffe
 800ae04:	58000c00 	.word	0x58000c00
 800ae08:	0800a73d 	.word	0x0800a73d

0800ae0c <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800ae0c:	b580      	push	{r7, lr}
 800ae0e:	b0ae      	sub	sp, #184	@ 0xb8
 800ae10:	af00      	add	r7, sp, #0
 800ae12:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800ae14:	687b      	ldr	r3, [r7, #4]
 800ae16:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800ae1a:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800ae1e:	687b      	ldr	r3, [r7, #4]
 800ae20:	681b      	ldr	r3, [r3, #0]
 800ae22:	69db      	ldr	r3, [r3, #28]
 800ae24:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800ae28:	687b      	ldr	r3, [r7, #4]
 800ae2a:	681b      	ldr	r3, [r3, #0]
 800ae2c:	681b      	ldr	r3, [r3, #0]
 800ae2e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800ae32:	687b      	ldr	r3, [r7, #4]
 800ae34:	681b      	ldr	r3, [r3, #0]
 800ae36:	689b      	ldr	r3, [r3, #8]
 800ae38:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800ae3c:	687b      	ldr	r3, [r7, #4]
 800ae3e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800ae42:	2b22      	cmp	r3, #34	@ 0x22
 800ae44:	f040 8184 	bne.w	800b150 <UART_RxISR_16BIT_FIFOEN+0x344>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800ae48:	687b      	ldr	r3, [r7, #4]
 800ae4a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800ae4e:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800ae52:	e127      	b.n	800b0a4 <UART_RxISR_16BIT_FIFOEN+0x298>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800ae54:	687b      	ldr	r3, [r7, #4]
 800ae56:	681b      	ldr	r3, [r3, #0]
 800ae58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ae5a:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800ae5e:	687b      	ldr	r3, [r7, #4]
 800ae60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ae62:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 800ae66:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 800ae6a:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 800ae6e:	4013      	ands	r3, r2
 800ae70:	b29a      	uxth	r2, r3
 800ae72:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800ae76:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800ae78:	687b      	ldr	r3, [r7, #4]
 800ae7a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ae7c:	1c9a      	adds	r2, r3, #2
 800ae7e:	687b      	ldr	r3, [r7, #4]
 800ae80:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800ae82:	687b      	ldr	r3, [r7, #4]
 800ae84:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ae88:	b29b      	uxth	r3, r3
 800ae8a:	3b01      	subs	r3, #1
 800ae8c:	b29a      	uxth	r2, r3
 800ae8e:	687b      	ldr	r3, [r7, #4]
 800ae90:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800ae94:	687b      	ldr	r3, [r7, #4]
 800ae96:	681b      	ldr	r3, [r3, #0]
 800ae98:	69db      	ldr	r3, [r3, #28]
 800ae9a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800ae9e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800aea2:	f003 0307 	and.w	r3, r3, #7
 800aea6:	2b00      	cmp	r3, #0
 800aea8:	d053      	beq.n	800af52 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800aeaa:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800aeae:	f003 0301 	and.w	r3, r3, #1
 800aeb2:	2b00      	cmp	r3, #0
 800aeb4:	d011      	beq.n	800aeda <UART_RxISR_16BIT_FIFOEN+0xce>
 800aeb6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800aeba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800aebe:	2b00      	cmp	r3, #0
 800aec0:	d00b      	beq.n	800aeda <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800aec2:	687b      	ldr	r3, [r7, #4]
 800aec4:	681b      	ldr	r3, [r3, #0]
 800aec6:	2201      	movs	r2, #1
 800aec8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800aeca:	687b      	ldr	r3, [r7, #4]
 800aecc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800aed0:	f043 0201 	orr.w	r2, r3, #1
 800aed4:	687b      	ldr	r3, [r7, #4]
 800aed6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800aeda:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800aede:	f003 0302 	and.w	r3, r3, #2
 800aee2:	2b00      	cmp	r3, #0
 800aee4:	d011      	beq.n	800af0a <UART_RxISR_16BIT_FIFOEN+0xfe>
 800aee6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800aeea:	f003 0301 	and.w	r3, r3, #1
 800aeee:	2b00      	cmp	r3, #0
 800aef0:	d00b      	beq.n	800af0a <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800aef2:	687b      	ldr	r3, [r7, #4]
 800aef4:	681b      	ldr	r3, [r3, #0]
 800aef6:	2202      	movs	r2, #2
 800aef8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800aefa:	687b      	ldr	r3, [r7, #4]
 800aefc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800af00:	f043 0204 	orr.w	r2, r3, #4
 800af04:	687b      	ldr	r3, [r7, #4]
 800af06:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800af0a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800af0e:	f003 0304 	and.w	r3, r3, #4
 800af12:	2b00      	cmp	r3, #0
 800af14:	d011      	beq.n	800af3a <UART_RxISR_16BIT_FIFOEN+0x12e>
 800af16:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800af1a:	f003 0301 	and.w	r3, r3, #1
 800af1e:	2b00      	cmp	r3, #0
 800af20:	d00b      	beq.n	800af3a <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800af22:	687b      	ldr	r3, [r7, #4]
 800af24:	681b      	ldr	r3, [r3, #0]
 800af26:	2204      	movs	r2, #4
 800af28:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800af2a:	687b      	ldr	r3, [r7, #4]
 800af2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800af30:	f043 0202 	orr.w	r2, r3, #2
 800af34:	687b      	ldr	r3, [r7, #4]
 800af36:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800af3a:	687b      	ldr	r3, [r7, #4]
 800af3c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800af40:	2b00      	cmp	r3, #0
 800af42:	d006      	beq.n	800af52 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800af44:	6878      	ldr	r0, [r7, #4]
 800af46:	f7fe f9f3 	bl	8009330 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800af4a:	687b      	ldr	r3, [r7, #4]
 800af4c:	2200      	movs	r2, #0
 800af4e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800af52:	687b      	ldr	r3, [r7, #4]
 800af54:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800af58:	b29b      	uxth	r3, r3
 800af5a:	2b00      	cmp	r3, #0
 800af5c:	f040 80a2 	bne.w	800b0a4 <UART_RxISR_16BIT_FIFOEN+0x298>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800af60:	687b      	ldr	r3, [r7, #4]
 800af62:	681b      	ldr	r3, [r3, #0]
 800af64:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af66:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800af68:	e853 3f00 	ldrex	r3, [r3]
 800af6c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800af6e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800af70:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800af74:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800af78:	687b      	ldr	r3, [r7, #4]
 800af7a:	681b      	ldr	r3, [r3, #0]
 800af7c:	461a      	mov	r2, r3
 800af7e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800af82:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800af86:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af88:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800af8a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800af8e:	e841 2300 	strex	r3, r2, [r1]
 800af92:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800af94:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800af96:	2b00      	cmp	r3, #0
 800af98:	d1e2      	bne.n	800af60 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800af9a:	687b      	ldr	r3, [r7, #4]
 800af9c:	681b      	ldr	r3, [r3, #0]
 800af9e:	3308      	adds	r3, #8
 800afa0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800afa2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800afa4:	e853 3f00 	ldrex	r3, [r3]
 800afa8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800afaa:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800afac:	4b6e      	ldr	r3, [pc, #440]	@ (800b168 <UART_RxISR_16BIT_FIFOEN+0x35c>)
 800afae:	4013      	ands	r3, r2
 800afb0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800afb4:	687b      	ldr	r3, [r7, #4]
 800afb6:	681b      	ldr	r3, [r3, #0]
 800afb8:	3308      	adds	r3, #8
 800afba:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800afbe:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800afc0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800afc2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800afc4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800afc6:	e841 2300 	strex	r3, r2, [r1]
 800afca:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800afcc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800afce:	2b00      	cmp	r3, #0
 800afd0:	d1e3      	bne.n	800af9a <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800afd2:	687b      	ldr	r3, [r7, #4]
 800afd4:	2220      	movs	r2, #32
 800afd6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800afda:	687b      	ldr	r3, [r7, #4]
 800afdc:	2200      	movs	r2, #0
 800afde:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800afe0:	687b      	ldr	r3, [r7, #4]
 800afe2:	2200      	movs	r2, #0
 800afe4:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800afe6:	687b      	ldr	r3, [r7, #4]
 800afe8:	681b      	ldr	r3, [r3, #0]
 800afea:	4a60      	ldr	r2, [pc, #384]	@ (800b16c <UART_RxISR_16BIT_FIFOEN+0x360>)
 800afec:	4293      	cmp	r3, r2
 800afee:	d021      	beq.n	800b034 <UART_RxISR_16BIT_FIFOEN+0x228>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800aff0:	687b      	ldr	r3, [r7, #4]
 800aff2:	681b      	ldr	r3, [r3, #0]
 800aff4:	685b      	ldr	r3, [r3, #4]
 800aff6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800affa:	2b00      	cmp	r3, #0
 800affc:	d01a      	beq.n	800b034 <UART_RxISR_16BIT_FIFOEN+0x228>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800affe:	687b      	ldr	r3, [r7, #4]
 800b000:	681b      	ldr	r3, [r3, #0]
 800b002:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b004:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b006:	e853 3f00 	ldrex	r3, [r3]
 800b00a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800b00c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b00e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800b012:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800b016:	687b      	ldr	r3, [r7, #4]
 800b018:	681b      	ldr	r3, [r3, #0]
 800b01a:	461a      	mov	r2, r3
 800b01c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800b020:	65bb      	str	r3, [r7, #88]	@ 0x58
 800b022:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b024:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800b026:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800b028:	e841 2300 	strex	r3, r2, [r1]
 800b02c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800b02e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b030:	2b00      	cmp	r3, #0
 800b032:	d1e4      	bne.n	800affe <UART_RxISR_16BIT_FIFOEN+0x1f2>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b034:	687b      	ldr	r3, [r7, #4]
 800b036:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b038:	2b01      	cmp	r3, #1
 800b03a:	d130      	bne.n	800b09e <UART_RxISR_16BIT_FIFOEN+0x292>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b03c:	687b      	ldr	r3, [r7, #4]
 800b03e:	2200      	movs	r2, #0
 800b040:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b042:	687b      	ldr	r3, [r7, #4]
 800b044:	681b      	ldr	r3, [r3, #0]
 800b046:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b048:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b04a:	e853 3f00 	ldrex	r3, [r3]
 800b04e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800b050:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b052:	f023 0310 	bic.w	r3, r3, #16
 800b056:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800b05a:	687b      	ldr	r3, [r7, #4]
 800b05c:	681b      	ldr	r3, [r3, #0]
 800b05e:	461a      	mov	r2, r3
 800b060:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800b064:	647b      	str	r3, [r7, #68]	@ 0x44
 800b066:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b068:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b06a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b06c:	e841 2300 	strex	r3, r2, [r1]
 800b070:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800b072:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b074:	2b00      	cmp	r3, #0
 800b076:	d1e4      	bne.n	800b042 <UART_RxISR_16BIT_FIFOEN+0x236>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800b078:	687b      	ldr	r3, [r7, #4]
 800b07a:	681b      	ldr	r3, [r3, #0]
 800b07c:	69db      	ldr	r3, [r3, #28]
 800b07e:	f003 0310 	and.w	r3, r3, #16
 800b082:	2b10      	cmp	r3, #16
 800b084:	d103      	bne.n	800b08e <UART_RxISR_16BIT_FIFOEN+0x282>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800b086:	687b      	ldr	r3, [r7, #4]
 800b088:	681b      	ldr	r3, [r3, #0]
 800b08a:	2210      	movs	r2, #16
 800b08c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800b08e:	687b      	ldr	r3, [r7, #4]
 800b090:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800b094:	4619      	mov	r1, r3
 800b096:	6878      	ldr	r0, [r7, #4]
 800b098:	f7fe f954 	bl	8009344 <HAL_UARTEx_RxEventCallback>
 800b09c:	e002      	b.n	800b0a4 <UART_RxISR_16BIT_FIFOEN+0x298>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 800b09e:	6878      	ldr	r0, [r7, #4]
 800b0a0:	f7f6 f9c2 	bl	8001428 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800b0a4:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 800b0a8:	2b00      	cmp	r3, #0
 800b0aa:	d006      	beq.n	800b0ba <UART_RxISR_16BIT_FIFOEN+0x2ae>
 800b0ac:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800b0b0:	f003 0320 	and.w	r3, r3, #32
 800b0b4:	2b00      	cmp	r3, #0
 800b0b6:	f47f aecd 	bne.w	800ae54 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800b0ba:	687b      	ldr	r3, [r7, #4]
 800b0bc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b0c0:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800b0c4:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800b0c8:	2b00      	cmp	r3, #0
 800b0ca:	d049      	beq.n	800b160 <UART_RxISR_16BIT_FIFOEN+0x354>
 800b0cc:	687b      	ldr	r3, [r7, #4]
 800b0ce:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800b0d2:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 800b0d6:	429a      	cmp	r2, r3
 800b0d8:	d242      	bcs.n	800b160 <UART_RxISR_16BIT_FIFOEN+0x354>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800b0da:	687b      	ldr	r3, [r7, #4]
 800b0dc:	681b      	ldr	r3, [r3, #0]
 800b0de:	3308      	adds	r3, #8
 800b0e0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b0e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b0e4:	e853 3f00 	ldrex	r3, [r3]
 800b0e8:	623b      	str	r3, [r7, #32]
   return(result);
 800b0ea:	6a3b      	ldr	r3, [r7, #32]
 800b0ec:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b0f0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800b0f4:	687b      	ldr	r3, [r7, #4]
 800b0f6:	681b      	ldr	r3, [r3, #0]
 800b0f8:	3308      	adds	r3, #8
 800b0fa:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800b0fe:	633a      	str	r2, [r7, #48]	@ 0x30
 800b100:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b102:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b104:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b106:	e841 2300 	strex	r3, r2, [r1]
 800b10a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b10c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b10e:	2b00      	cmp	r3, #0
 800b110:	d1e3      	bne.n	800b0da <UART_RxISR_16BIT_FIFOEN+0x2ce>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800b112:	687b      	ldr	r3, [r7, #4]
 800b114:	4a16      	ldr	r2, [pc, #88]	@ (800b170 <UART_RxISR_16BIT_FIFOEN+0x364>)
 800b116:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800b118:	687b      	ldr	r3, [r7, #4]
 800b11a:	681b      	ldr	r3, [r3, #0]
 800b11c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b11e:	693b      	ldr	r3, [r7, #16]
 800b120:	e853 3f00 	ldrex	r3, [r3]
 800b124:	60fb      	str	r3, [r7, #12]
   return(result);
 800b126:	68fb      	ldr	r3, [r7, #12]
 800b128:	f043 0320 	orr.w	r3, r3, #32
 800b12c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800b130:	687b      	ldr	r3, [r7, #4]
 800b132:	681b      	ldr	r3, [r3, #0]
 800b134:	461a      	mov	r2, r3
 800b136:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800b13a:	61fb      	str	r3, [r7, #28]
 800b13c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b13e:	69b9      	ldr	r1, [r7, #24]
 800b140:	69fa      	ldr	r2, [r7, #28]
 800b142:	e841 2300 	strex	r3, r2, [r1]
 800b146:	617b      	str	r3, [r7, #20]
   return(result);
 800b148:	697b      	ldr	r3, [r7, #20]
 800b14a:	2b00      	cmp	r3, #0
 800b14c:	d1e4      	bne.n	800b118 <UART_RxISR_16BIT_FIFOEN+0x30c>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800b14e:	e007      	b.n	800b160 <UART_RxISR_16BIT_FIFOEN+0x354>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800b150:	687b      	ldr	r3, [r7, #4]
 800b152:	681b      	ldr	r3, [r3, #0]
 800b154:	699a      	ldr	r2, [r3, #24]
 800b156:	687b      	ldr	r3, [r7, #4]
 800b158:	681b      	ldr	r3, [r3, #0]
 800b15a:	f042 0208 	orr.w	r2, r2, #8
 800b15e:	619a      	str	r2, [r3, #24]
}
 800b160:	bf00      	nop
 800b162:	37b8      	adds	r7, #184	@ 0xb8
 800b164:	46bd      	mov	sp, r7
 800b166:	bd80      	pop	{r7, pc}
 800b168:	effffffe 	.word	0xeffffffe
 800b16c:	58000c00 	.word	0x58000c00
 800b170:	0800a8f5 	.word	0x0800a8f5

0800b174 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800b174:	b480      	push	{r7}
 800b176:	b083      	sub	sp, #12
 800b178:	af00      	add	r7, sp, #0
 800b17a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800b17c:	bf00      	nop
 800b17e:	370c      	adds	r7, #12
 800b180:	46bd      	mov	sp, r7
 800b182:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b186:	4770      	bx	lr

0800b188 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800b188:	b480      	push	{r7}
 800b18a:	b083      	sub	sp, #12
 800b18c:	af00      	add	r7, sp, #0
 800b18e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800b190:	bf00      	nop
 800b192:	370c      	adds	r7, #12
 800b194:	46bd      	mov	sp, r7
 800b196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b19a:	4770      	bx	lr

0800b19c <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800b19c:	b480      	push	{r7}
 800b19e:	b083      	sub	sp, #12
 800b1a0:	af00      	add	r7, sp, #0
 800b1a2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800b1a4:	bf00      	nop
 800b1a6:	370c      	adds	r7, #12
 800b1a8:	46bd      	mov	sp, r7
 800b1aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1ae:	4770      	bx	lr

0800b1b0 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800b1b0:	b480      	push	{r7}
 800b1b2:	b085      	sub	sp, #20
 800b1b4:	af00      	add	r7, sp, #0
 800b1b6:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b1b8:	687b      	ldr	r3, [r7, #4]
 800b1ba:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b1be:	2b01      	cmp	r3, #1
 800b1c0:	d101      	bne.n	800b1c6 <HAL_UARTEx_DisableFifoMode+0x16>
 800b1c2:	2302      	movs	r3, #2
 800b1c4:	e027      	b.n	800b216 <HAL_UARTEx_DisableFifoMode+0x66>
 800b1c6:	687b      	ldr	r3, [r7, #4]
 800b1c8:	2201      	movs	r2, #1
 800b1ca:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b1ce:	687b      	ldr	r3, [r7, #4]
 800b1d0:	2224      	movs	r2, #36	@ 0x24
 800b1d2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b1d6:	687b      	ldr	r3, [r7, #4]
 800b1d8:	681b      	ldr	r3, [r3, #0]
 800b1da:	681b      	ldr	r3, [r3, #0]
 800b1dc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b1de:	687b      	ldr	r3, [r7, #4]
 800b1e0:	681b      	ldr	r3, [r3, #0]
 800b1e2:	681a      	ldr	r2, [r3, #0]
 800b1e4:	687b      	ldr	r3, [r7, #4]
 800b1e6:	681b      	ldr	r3, [r3, #0]
 800b1e8:	f022 0201 	bic.w	r2, r2, #1
 800b1ec:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800b1ee:	68fb      	ldr	r3, [r7, #12]
 800b1f0:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800b1f4:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800b1f6:	687b      	ldr	r3, [r7, #4]
 800b1f8:	2200      	movs	r2, #0
 800b1fa:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b1fc:	687b      	ldr	r3, [r7, #4]
 800b1fe:	681b      	ldr	r3, [r3, #0]
 800b200:	68fa      	ldr	r2, [r7, #12]
 800b202:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b204:	687b      	ldr	r3, [r7, #4]
 800b206:	2220      	movs	r2, #32
 800b208:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b20c:	687b      	ldr	r3, [r7, #4]
 800b20e:	2200      	movs	r2, #0
 800b210:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b214:	2300      	movs	r3, #0
}
 800b216:	4618      	mov	r0, r3
 800b218:	3714      	adds	r7, #20
 800b21a:	46bd      	mov	sp, r7
 800b21c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b220:	4770      	bx	lr

0800b222 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800b222:	b580      	push	{r7, lr}
 800b224:	b084      	sub	sp, #16
 800b226:	af00      	add	r7, sp, #0
 800b228:	6078      	str	r0, [r7, #4]
 800b22a:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b22c:	687b      	ldr	r3, [r7, #4]
 800b22e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b232:	2b01      	cmp	r3, #1
 800b234:	d101      	bne.n	800b23a <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800b236:	2302      	movs	r3, #2
 800b238:	e02d      	b.n	800b296 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800b23a:	687b      	ldr	r3, [r7, #4]
 800b23c:	2201      	movs	r2, #1
 800b23e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b242:	687b      	ldr	r3, [r7, #4]
 800b244:	2224      	movs	r2, #36	@ 0x24
 800b246:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b24a:	687b      	ldr	r3, [r7, #4]
 800b24c:	681b      	ldr	r3, [r3, #0]
 800b24e:	681b      	ldr	r3, [r3, #0]
 800b250:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b252:	687b      	ldr	r3, [r7, #4]
 800b254:	681b      	ldr	r3, [r3, #0]
 800b256:	681a      	ldr	r2, [r3, #0]
 800b258:	687b      	ldr	r3, [r7, #4]
 800b25a:	681b      	ldr	r3, [r3, #0]
 800b25c:	f022 0201 	bic.w	r2, r2, #1
 800b260:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800b262:	687b      	ldr	r3, [r7, #4]
 800b264:	681b      	ldr	r3, [r3, #0]
 800b266:	689b      	ldr	r3, [r3, #8]
 800b268:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800b26c:	687b      	ldr	r3, [r7, #4]
 800b26e:	681b      	ldr	r3, [r3, #0]
 800b270:	683a      	ldr	r2, [r7, #0]
 800b272:	430a      	orrs	r2, r1
 800b274:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800b276:	6878      	ldr	r0, [r7, #4]
 800b278:	f000 f850 	bl	800b31c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b27c:	687b      	ldr	r3, [r7, #4]
 800b27e:	681b      	ldr	r3, [r3, #0]
 800b280:	68fa      	ldr	r2, [r7, #12]
 800b282:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b284:	687b      	ldr	r3, [r7, #4]
 800b286:	2220      	movs	r2, #32
 800b288:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b28c:	687b      	ldr	r3, [r7, #4]
 800b28e:	2200      	movs	r2, #0
 800b290:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b294:	2300      	movs	r3, #0
}
 800b296:	4618      	mov	r0, r3
 800b298:	3710      	adds	r7, #16
 800b29a:	46bd      	mov	sp, r7
 800b29c:	bd80      	pop	{r7, pc}

0800b29e <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800b29e:	b580      	push	{r7, lr}
 800b2a0:	b084      	sub	sp, #16
 800b2a2:	af00      	add	r7, sp, #0
 800b2a4:	6078      	str	r0, [r7, #4]
 800b2a6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b2a8:	687b      	ldr	r3, [r7, #4]
 800b2aa:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b2ae:	2b01      	cmp	r3, #1
 800b2b0:	d101      	bne.n	800b2b6 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800b2b2:	2302      	movs	r3, #2
 800b2b4:	e02d      	b.n	800b312 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800b2b6:	687b      	ldr	r3, [r7, #4]
 800b2b8:	2201      	movs	r2, #1
 800b2ba:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b2be:	687b      	ldr	r3, [r7, #4]
 800b2c0:	2224      	movs	r2, #36	@ 0x24
 800b2c2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b2c6:	687b      	ldr	r3, [r7, #4]
 800b2c8:	681b      	ldr	r3, [r3, #0]
 800b2ca:	681b      	ldr	r3, [r3, #0]
 800b2cc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b2ce:	687b      	ldr	r3, [r7, #4]
 800b2d0:	681b      	ldr	r3, [r3, #0]
 800b2d2:	681a      	ldr	r2, [r3, #0]
 800b2d4:	687b      	ldr	r3, [r7, #4]
 800b2d6:	681b      	ldr	r3, [r3, #0]
 800b2d8:	f022 0201 	bic.w	r2, r2, #1
 800b2dc:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800b2de:	687b      	ldr	r3, [r7, #4]
 800b2e0:	681b      	ldr	r3, [r3, #0]
 800b2e2:	689b      	ldr	r3, [r3, #8]
 800b2e4:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800b2e8:	687b      	ldr	r3, [r7, #4]
 800b2ea:	681b      	ldr	r3, [r3, #0]
 800b2ec:	683a      	ldr	r2, [r7, #0]
 800b2ee:	430a      	orrs	r2, r1
 800b2f0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800b2f2:	6878      	ldr	r0, [r7, #4]
 800b2f4:	f000 f812 	bl	800b31c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b2f8:	687b      	ldr	r3, [r7, #4]
 800b2fa:	681b      	ldr	r3, [r3, #0]
 800b2fc:	68fa      	ldr	r2, [r7, #12]
 800b2fe:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b300:	687b      	ldr	r3, [r7, #4]
 800b302:	2220      	movs	r2, #32
 800b304:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b308:	687b      	ldr	r3, [r7, #4]
 800b30a:	2200      	movs	r2, #0
 800b30c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b310:	2300      	movs	r3, #0
}
 800b312:	4618      	mov	r0, r3
 800b314:	3710      	adds	r7, #16
 800b316:	46bd      	mov	sp, r7
 800b318:	bd80      	pop	{r7, pc}
	...

0800b31c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800b31c:	b480      	push	{r7}
 800b31e:	b085      	sub	sp, #20
 800b320:	af00      	add	r7, sp, #0
 800b322:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800b324:	687b      	ldr	r3, [r7, #4]
 800b326:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b328:	2b00      	cmp	r3, #0
 800b32a:	d108      	bne.n	800b33e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800b32c:	687b      	ldr	r3, [r7, #4]
 800b32e:	2201      	movs	r2, #1
 800b330:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800b334:	687b      	ldr	r3, [r7, #4]
 800b336:	2201      	movs	r2, #1
 800b338:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800b33c:	e031      	b.n	800b3a2 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800b33e:	2310      	movs	r3, #16
 800b340:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800b342:	2310      	movs	r3, #16
 800b344:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800b346:	687b      	ldr	r3, [r7, #4]
 800b348:	681b      	ldr	r3, [r3, #0]
 800b34a:	689b      	ldr	r3, [r3, #8]
 800b34c:	0e5b      	lsrs	r3, r3, #25
 800b34e:	b2db      	uxtb	r3, r3
 800b350:	f003 0307 	and.w	r3, r3, #7
 800b354:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800b356:	687b      	ldr	r3, [r7, #4]
 800b358:	681b      	ldr	r3, [r3, #0]
 800b35a:	689b      	ldr	r3, [r3, #8]
 800b35c:	0f5b      	lsrs	r3, r3, #29
 800b35e:	b2db      	uxtb	r3, r3
 800b360:	f003 0307 	and.w	r3, r3, #7
 800b364:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b366:	7bbb      	ldrb	r3, [r7, #14]
 800b368:	7b3a      	ldrb	r2, [r7, #12]
 800b36a:	4911      	ldr	r1, [pc, #68]	@ (800b3b0 <UARTEx_SetNbDataToProcess+0x94>)
 800b36c:	5c8a      	ldrb	r2, [r1, r2]
 800b36e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800b372:	7b3a      	ldrb	r2, [r7, #12]
 800b374:	490f      	ldr	r1, [pc, #60]	@ (800b3b4 <UARTEx_SetNbDataToProcess+0x98>)
 800b376:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b378:	fb93 f3f2 	sdiv	r3, r3, r2
 800b37c:	b29a      	uxth	r2, r3
 800b37e:	687b      	ldr	r3, [r7, #4]
 800b380:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b384:	7bfb      	ldrb	r3, [r7, #15]
 800b386:	7b7a      	ldrb	r2, [r7, #13]
 800b388:	4909      	ldr	r1, [pc, #36]	@ (800b3b0 <UARTEx_SetNbDataToProcess+0x94>)
 800b38a:	5c8a      	ldrb	r2, [r1, r2]
 800b38c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800b390:	7b7a      	ldrb	r2, [r7, #13]
 800b392:	4908      	ldr	r1, [pc, #32]	@ (800b3b4 <UARTEx_SetNbDataToProcess+0x98>)
 800b394:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b396:	fb93 f3f2 	sdiv	r3, r3, r2
 800b39a:	b29a      	uxth	r2, r3
 800b39c:	687b      	ldr	r3, [r7, #4]
 800b39e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800b3a2:	bf00      	nop
 800b3a4:	3714      	adds	r7, #20
 800b3a6:	46bd      	mov	sp, r7
 800b3a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3ac:	4770      	bx	lr
 800b3ae:	bf00      	nop
 800b3b0:	08012c40 	.word	0x08012c40
 800b3b4:	08012c48 	.word	0x08012c48

0800b3b8 <Data_Analyse>:
/**
 * @brief 数据解析函数  如更换MCU平台或更换软件库，只需将串口接收到的值传入该函数即可解析
 * @param  rec 串口接收到的字节数据
 */
void Data_Analyse(uint8_t rec)
{
 800b3b8:	b480      	push	{r7}
 800b3ba:	b083      	sub	sp, #12
 800b3bc:	af00      	add	r7, sp, #0
 800b3be:	4603      	mov	r3, r0
 800b3c0:	71fb      	strb	r3, [r7, #7]
		float ActVal[6];
	} posture;
	static uint8_t count = 0;
	static uint8_t i = 0;

	ch = rec;
 800b3c2:	4a48      	ldr	r2, [pc, #288]	@ (800b4e4 <Data_Analyse+0x12c>)
 800b3c4:	79fb      	ldrb	r3, [r7, #7]
 800b3c6:	7013      	strb	r3, [r2, #0]
//	HAL_UART_Transmit(&huart10, &ch, 1, 0xff);
//	HAL_UART_Transmit(&huart10, (uint8_t*) ch, 1, 0xff);
	switch (count)
 800b3c8:	4b47      	ldr	r3, [pc, #284]	@ (800b4e8 <Data_Analyse+0x130>)
 800b3ca:	781b      	ldrb	r3, [r3, #0]
 800b3cc:	2b04      	cmp	r3, #4
 800b3ce:	d87c      	bhi.n	800b4ca <Data_Analyse+0x112>
 800b3d0:	a201      	add	r2, pc, #4	@ (adr r2, 800b3d8 <Data_Analyse+0x20>)
 800b3d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b3d6:	bf00      	nop
 800b3d8:	0800b3ed 	.word	0x0800b3ed
 800b3dc:	0800b40b 	.word	0x0800b40b
 800b3e0:	0800b437 	.word	0x0800b437
 800b3e4:	0800b46d 	.word	0x0800b46d
 800b3e8:	0800b48b 	.word	0x0800b48b
	{
	case 0:
		if (ch == 0x0d)
 800b3ec:	4b3d      	ldr	r3, [pc, #244]	@ (800b4e4 <Data_Analyse+0x12c>)
 800b3ee:	781b      	ldrb	r3, [r3, #0]
 800b3f0:	2b0d      	cmp	r3, #13
 800b3f2:	d106      	bne.n	800b402 <Data_Analyse+0x4a>
			count++;
 800b3f4:	4b3c      	ldr	r3, [pc, #240]	@ (800b4e8 <Data_Analyse+0x130>)
 800b3f6:	781b      	ldrb	r3, [r3, #0]
 800b3f8:	3301      	adds	r3, #1
 800b3fa:	b2da      	uxtb	r2, r3
 800b3fc:	4b3a      	ldr	r3, [pc, #232]	@ (800b4e8 <Data_Analyse+0x130>)
 800b3fe:	701a      	strb	r2, [r3, #0]
		else
			count = 0;
		break;
 800b400:	e06a      	b.n	800b4d8 <Data_Analyse+0x120>
			count = 0;
 800b402:	4b39      	ldr	r3, [pc, #228]	@ (800b4e8 <Data_Analyse+0x130>)
 800b404:	2200      	movs	r2, #0
 800b406:	701a      	strb	r2, [r3, #0]
		break;
 800b408:	e066      	b.n	800b4d8 <Data_Analyse+0x120>
	case 1:
		if (ch == 0x0a)
 800b40a:	4b36      	ldr	r3, [pc, #216]	@ (800b4e4 <Data_Analyse+0x12c>)
 800b40c:	781b      	ldrb	r3, [r3, #0]
 800b40e:	2b0a      	cmp	r3, #10
 800b410:	d109      	bne.n	800b426 <Data_Analyse+0x6e>
		{
			i = 0;
 800b412:	4b36      	ldr	r3, [pc, #216]	@ (800b4ec <Data_Analyse+0x134>)
 800b414:	2200      	movs	r2, #0
 800b416:	701a      	strb	r2, [r3, #0]
			count++;
 800b418:	4b33      	ldr	r3, [pc, #204]	@ (800b4e8 <Data_Analyse+0x130>)
 800b41a:	781b      	ldrb	r3, [r3, #0]
 800b41c:	3301      	adds	r3, #1
 800b41e:	b2da      	uxtb	r2, r3
 800b420:	4b31      	ldr	r3, [pc, #196]	@ (800b4e8 <Data_Analyse+0x130>)
 800b422:	701a      	strb	r2, [r3, #0]
		}
		else if (ch == 0x0d)
			;
		else
			count = 0;
		break;
 800b424:	e055      	b.n	800b4d2 <Data_Analyse+0x11a>
		else if (ch == 0x0d)
 800b426:	4b2f      	ldr	r3, [pc, #188]	@ (800b4e4 <Data_Analyse+0x12c>)
 800b428:	781b      	ldrb	r3, [r3, #0]
 800b42a:	2b0d      	cmp	r3, #13
 800b42c:	d051      	beq.n	800b4d2 <Data_Analyse+0x11a>
			count = 0;
 800b42e:	4b2e      	ldr	r3, [pc, #184]	@ (800b4e8 <Data_Analyse+0x130>)
 800b430:	2200      	movs	r2, #0
 800b432:	701a      	strb	r2, [r3, #0]
		break;
 800b434:	e04d      	b.n	800b4d2 <Data_Analyse+0x11a>
	case 2:
		posture.date[i] = ch;
 800b436:	4b2d      	ldr	r3, [pc, #180]	@ (800b4ec <Data_Analyse+0x134>)
 800b438:	781b      	ldrb	r3, [r3, #0]
 800b43a:	461a      	mov	r2, r3
 800b43c:	4b29      	ldr	r3, [pc, #164]	@ (800b4e4 <Data_Analyse+0x12c>)
 800b43e:	7819      	ldrb	r1, [r3, #0]
 800b440:	4b2b      	ldr	r3, [pc, #172]	@ (800b4f0 <Data_Analyse+0x138>)
 800b442:	5499      	strb	r1, [r3, r2]
		i++;
 800b444:	4b29      	ldr	r3, [pc, #164]	@ (800b4ec <Data_Analyse+0x134>)
 800b446:	781b      	ldrb	r3, [r3, #0]
 800b448:	3301      	adds	r3, #1
 800b44a:	b2da      	uxtb	r2, r3
 800b44c:	4b27      	ldr	r3, [pc, #156]	@ (800b4ec <Data_Analyse+0x134>)
 800b44e:	701a      	strb	r2, [r3, #0]
		if (i >= 24)
 800b450:	4b26      	ldr	r3, [pc, #152]	@ (800b4ec <Data_Analyse+0x134>)
 800b452:	781b      	ldrb	r3, [r3, #0]
 800b454:	2b17      	cmp	r3, #23
 800b456:	d93e      	bls.n	800b4d6 <Data_Analyse+0x11e>
		{
			i = 0;
 800b458:	4b24      	ldr	r3, [pc, #144]	@ (800b4ec <Data_Analyse+0x134>)
 800b45a:	2200      	movs	r2, #0
 800b45c:	701a      	strb	r2, [r3, #0]
			count++;
 800b45e:	4b22      	ldr	r3, [pc, #136]	@ (800b4e8 <Data_Analyse+0x130>)
 800b460:	781b      	ldrb	r3, [r3, #0]
 800b462:	3301      	adds	r3, #1
 800b464:	b2da      	uxtb	r2, r3
 800b466:	4b20      	ldr	r3, [pc, #128]	@ (800b4e8 <Data_Analyse+0x130>)
 800b468:	701a      	strb	r2, [r3, #0]
		}
		break;
 800b46a:	e034      	b.n	800b4d6 <Data_Analyse+0x11e>
	case 3:
		if (ch == 0x0a)
 800b46c:	4b1d      	ldr	r3, [pc, #116]	@ (800b4e4 <Data_Analyse+0x12c>)
 800b46e:	781b      	ldrb	r3, [r3, #0]
 800b470:	2b0a      	cmp	r3, #10
 800b472:	d106      	bne.n	800b482 <Data_Analyse+0xca>
			count++;
 800b474:	4b1c      	ldr	r3, [pc, #112]	@ (800b4e8 <Data_Analyse+0x130>)
 800b476:	781b      	ldrb	r3, [r3, #0]
 800b478:	3301      	adds	r3, #1
 800b47a:	b2da      	uxtb	r2, r3
 800b47c:	4b1a      	ldr	r3, [pc, #104]	@ (800b4e8 <Data_Analyse+0x130>)
 800b47e:	701a      	strb	r2, [r3, #0]
		else
			count = 0;
		break;
 800b480:	e02a      	b.n	800b4d8 <Data_Analyse+0x120>
			count = 0;
 800b482:	4b19      	ldr	r3, [pc, #100]	@ (800b4e8 <Data_Analyse+0x130>)
 800b484:	2200      	movs	r2, #0
 800b486:	701a      	strb	r2, [r3, #0]
		break;
 800b488:	e026      	b.n	800b4d8 <Data_Analyse+0x120>
	case 4:
		if (ch == 0x0d)
 800b48a:	4b16      	ldr	r3, [pc, #88]	@ (800b4e4 <Data_Analyse+0x12c>)
 800b48c:	781b      	ldrb	r3, [r3, #0]
 800b48e:	2b0d      	cmp	r3, #13
 800b490:	d117      	bne.n	800b4c2 <Data_Analyse+0x10a>
		{
			zangle = posture.ActVal[0];
 800b492:	4b17      	ldr	r3, [pc, #92]	@ (800b4f0 <Data_Analyse+0x138>)
 800b494:	681b      	ldr	r3, [r3, #0]
 800b496:	4a17      	ldr	r2, [pc, #92]	@ (800b4f4 <Data_Analyse+0x13c>)
 800b498:	6013      	str	r3, [r2, #0]
			xangle = posture.ActVal[1];
 800b49a:	4b15      	ldr	r3, [pc, #84]	@ (800b4f0 <Data_Analyse+0x138>)
 800b49c:	685b      	ldr	r3, [r3, #4]
 800b49e:	4a16      	ldr	r2, [pc, #88]	@ (800b4f8 <Data_Analyse+0x140>)
 800b4a0:	6013      	str	r3, [r2, #0]
			yangle = posture.ActVal[2];
 800b4a2:	4b13      	ldr	r3, [pc, #76]	@ (800b4f0 <Data_Analyse+0x138>)
 800b4a4:	689b      	ldr	r3, [r3, #8]
 800b4a6:	4a15      	ldr	r2, [pc, #84]	@ (800b4fc <Data_Analyse+0x144>)
 800b4a8:	6013      	str	r3, [r2, #0]
			pos_x = posture.ActVal[3];
 800b4aa:	4b11      	ldr	r3, [pc, #68]	@ (800b4f0 <Data_Analyse+0x138>)
 800b4ac:	68db      	ldr	r3, [r3, #12]
 800b4ae:	4a14      	ldr	r2, [pc, #80]	@ (800b500 <Data_Analyse+0x148>)
 800b4b0:	6013      	str	r3, [r2, #0]
			pos_y = posture.ActVal[4];
 800b4b2:	4b0f      	ldr	r3, [pc, #60]	@ (800b4f0 <Data_Analyse+0x138>)
 800b4b4:	691b      	ldr	r3, [r3, #16]
 800b4b6:	4a13      	ldr	r2, [pc, #76]	@ (800b504 <Data_Analyse+0x14c>)
 800b4b8:	6013      	str	r3, [r2, #0]
			w_z = posture.ActVal[5];
 800b4ba:	4b0d      	ldr	r3, [pc, #52]	@ (800b4f0 <Data_Analyse+0x138>)
 800b4bc:	695b      	ldr	r3, [r3, #20]
 800b4be:	4a12      	ldr	r2, [pc, #72]	@ (800b508 <Data_Analyse+0x150>)
 800b4c0:	6013      	str	r3, [r2, #0]
		}
		count = 0;
 800b4c2:	4b09      	ldr	r3, [pc, #36]	@ (800b4e8 <Data_Analyse+0x130>)
 800b4c4:	2200      	movs	r2, #0
 800b4c6:	701a      	strb	r2, [r3, #0]
		break;
 800b4c8:	e006      	b.n	800b4d8 <Data_Analyse+0x120>
	default:
		count = 0;
 800b4ca:	4b07      	ldr	r3, [pc, #28]	@ (800b4e8 <Data_Analyse+0x130>)
 800b4cc:	2200      	movs	r2, #0
 800b4ce:	701a      	strb	r2, [r3, #0]
		break;
 800b4d0:	e002      	b.n	800b4d8 <Data_Analyse+0x120>
		break;
 800b4d2:	bf00      	nop
 800b4d4:	e000      	b.n	800b4d8 <Data_Analyse+0x120>
		break;
 800b4d6:	bf00      	nop
	}
}
 800b4d8:	bf00      	nop
 800b4da:	370c      	adds	r7, #12
 800b4dc:	46bd      	mov	sp, r7
 800b4de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4e2:	4770      	bx	lr
 800b4e4:	24000b10 	.word	0x24000b10
 800b4e8:	24000b11 	.word	0x24000b11
 800b4ec:	24000b12 	.word	0x24000b12
 800b4f0:	24000b14 	.word	0x24000b14
 800b4f4:	24000b00 	.word	0x24000b00
 800b4f8:	24000b04 	.word	0x24000b04
 800b4fc:	24000b08 	.word	0x24000b08
 800b500:	24000af8 	.word	0x24000af8
 800b504:	24000afc 	.word	0x24000afc
 800b508:	24000b0c 	.word	0x24000b0c

0800b50c <Move_Arm>:
extern float tx_target;
extern float ty_target;

//控制单个舵机运动
//参数：sevoID:舵机ID，Position:转动角度（这里以270°为例）,Time:转动时间
void Move_Arm(uint8_t servoID, int16_t Position, uint16_t Time) {
 800b50c:	b580      	push	{r7, lr}
 800b50e:	b086      	sub	sp, #24
 800b510:	af00      	add	r7, sp, #0
 800b512:	4603      	mov	r3, r0
 800b514:	71fb      	strb	r3, [r7, #7]
 800b516:	460b      	mov	r3, r1
 800b518:	80bb      	strh	r3, [r7, #4]
 800b51a:	4613      	mov	r3, r2
 800b51c:	807b      	strh	r3, [r7, #2]
	uint8_t TxBuf[11];
	if (servoID > 31 || !(Time > 0) || Position > 32767) {
 800b51e:	79fb      	ldrb	r3, [r7, #7]
 800b520:	2b1f      	cmp	r3, #31
 800b522:	d82b      	bhi.n	800b57c <Move_Arm+0x70>
 800b524:	887b      	ldrh	r3, [r7, #2]
 800b526:	2b00      	cmp	r3, #0
 800b528:	d028      	beq.n	800b57c <Move_Arm+0x70>
		return;
	}
	TxBuf[0] = FRAME_HEADER;
 800b52a:	2355      	movs	r3, #85	@ 0x55
 800b52c:	733b      	strb	r3, [r7, #12]
	TxBuf[1] = FRAME_HEADER;
 800b52e:	2355      	movs	r3, #85	@ 0x55
 800b530:	737b      	strb	r3, [r7, #13]
	TxBuf[2] = 8;
 800b532:	2308      	movs	r3, #8
 800b534:	73bb      	strb	r3, [r7, #14]
	TxBuf[3] = CMD_SERVO_MOVE;
 800b536:	2303      	movs	r3, #3
 800b538:	73fb      	strb	r3, [r7, #15]
	TxBuf[4] = 1;
 800b53a:	2301      	movs	r3, #1
 800b53c:	743b      	strb	r3, [r7, #16]
	TxBuf[5] = (uint8_t) Time;
 800b53e:	887b      	ldrh	r3, [r7, #2]
 800b540:	b2db      	uxtb	r3, r3
 800b542:	747b      	strb	r3, [r7, #17]
	TxBuf[6] = (uint8_t) (Time >> 8);
 800b544:	887b      	ldrh	r3, [r7, #2]
 800b546:	0a1b      	lsrs	r3, r3, #8
 800b548:	b29b      	uxth	r3, r3
 800b54a:	b2db      	uxtb	r3, r3
 800b54c:	74bb      	strb	r3, [r7, #18]
	TxBuf[7] = servoID;
 800b54e:	79fb      	ldrb	r3, [r7, #7]
 800b550:	74fb      	strb	r3, [r7, #19]
	TxBuf[8] = (uint8_t) Position;
 800b552:	88bb      	ldrh	r3, [r7, #4]
 800b554:	b2db      	uxtb	r3, r3
 800b556:	753b      	strb	r3, [r7, #20]
	TxBuf[9] = (uint8_t) (Position >> 8);
 800b558:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800b55c:	121b      	asrs	r3, r3, #8
 800b55e:	b21b      	sxth	r3, r3
 800b560:	b2db      	uxtb	r3, r3
 800b562:	757b      	strb	r3, [r7, #21]

	HAL_UART_Transmit(&jixiebi_usart, TxBuf, 10, 0xffff);
 800b564:	f107 010c 	add.w	r1, r7, #12
 800b568:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800b56c:	220a      	movs	r2, #10
 800b56e:	4805      	ldr	r0, [pc, #20]	@ (800b584 <Move_Arm+0x78>)
 800b570:	f7fd f978 	bl	8008864 <HAL_UART_Transmit>
	HAL_Delay(5);
 800b574:	2005      	movs	r0, #5
 800b576:	f7f7 fbe3 	bl	8002d40 <HAL_Delay>
 800b57a:	e000      	b.n	800b57e <Move_Arm+0x72>
		return;
 800b57c:	bf00      	nop

}
 800b57e:	3718      	adds	r7, #24
 800b580:	46bd      	mov	sp, r7
 800b582:	bd80      	pop	{r7, pc}
 800b584:	24000654 	.word	0x24000654

0800b588 <catch_Frist>:

}
//步进上升1800  下降1800
extern float x, y;
void catch_Frist(uint16_t Pos1, uint16_t Pos2) //5400
{
 800b588:	b580      	push	{r7, lr}
 800b58a:	b082      	sub	sp, #8
 800b58c:	af00      	add	r7, sp, #0
 800b58e:	4603      	mov	r3, r0
 800b590:	460a      	mov	r2, r1
 800b592:	80fb      	strh	r3, [r7, #6]
 800b594:	4613      	mov	r3, r2
 800b596:	80bb      	strh	r3, [r7, #4]
	WritePosEx(0, Pos1, 500, 50); //物料底盘移动
 800b598:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 800b59c:	2332      	movs	r3, #50	@ 0x32
 800b59e:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 800b5a2:	2000      	movs	r0, #0
 800b5a4:	f002 f95c 	bl	800d860 <WritePosEx>

	Move_Arm(1, Arm_close, time); //爪子闭合
 800b5a8:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800b5ac:	2114      	movs	r1, #20
 800b5ae:	2001      	movs	r0, #1
 800b5b0:	f7ff ffac 	bl	800b50c <Move_Arm>
	HAL_Delay(time);
 800b5b4:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800b5b8:	f7f7 fbc2 	bl	8002d40 <HAL_Delay>
	Drop_Location_Sheng(Emm_Speed, Emm_Acc, 500);
 800b5bc:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 800b5c0:	2132      	movs	r1, #50	@ 0x32
 800b5c2:	2032      	movs	r0, #50	@ 0x32
 800b5c4:	f001 f95c 	bl	800c880 <Drop_Location_Sheng>
//	HAL_Delay(3000);
	WritePosEx(1, Pos2, 500, 50); //爪子底盘向左
 800b5c8:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 800b5cc:	2332      	movs	r3, #50	@ 0x32
 800b5ce:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 800b5d2:	2001      	movs	r0, #1
 800b5d4:	f002 f944 	bl	800d860 <WritePosEx>
	HAL_Delay(3000);
 800b5d8:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 800b5dc:	f7f7 fbb0 	bl	8002d40 <HAL_Delay>
//	{
//		WritePosEx(1, 4045, 500, 50); //爪子底盘向左
//		HAL_Delay(1500);
//		Grab_count--;
//	}
	Move_Arm(6, 550, time); //爪子下降
 800b5e0:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800b5e4:	f240 2126 	movw	r1, #550	@ 0x226
 800b5e8:	2006      	movs	r0, #6
 800b5ea:	f7ff ff8f 	bl	800b50c <Move_Arm>
	Drop_Location_jiang(Emm_Speed, Emm_Acc, 4500);
 800b5ee:	f241 1294 	movw	r2, #4500	@ 0x1194
 800b5f2:	2132      	movs	r1, #50	@ 0x32
 800b5f4:	2032      	movs	r0, #50	@ 0x32
 800b5f6:	f001 f8ff 	bl	800c7f8 <Drop_Location_jiang>
	Move_Arm(1, 190, time); //爪子张开
 800b5fa:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800b5fe:	21be      	movs	r1, #190	@ 0xbe
 800b600:	2001      	movs	r0, #1
 800b602:	f7ff ff83 	bl	800b50c <Move_Arm>
	HAL_Delay(time);
 800b606:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800b60a:	f7f7 fb99 	bl	8002d40 <HAL_Delay>
	Move_Arm(6, 1000, time); //爪子上升
 800b60e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800b612:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800b616:	2006      	movs	r0, #6
 800b618:	f7ff ff78 	bl	800b50c <Move_Arm>
	Drop_Location_jiang(Emm_Speed, Emm_Acc, 500);
 800b61c:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 800b620:	2132      	movs	r1, #50	@ 0x32
 800b622:	2032      	movs	r0, #50	@ 0x32
 800b624:	f001 f8e8 	bl	800c7f8 <Drop_Location_jiang>

	WritePosEx(1, 4050, 500, 50); //爪子底盘向左
 800b628:	2332      	movs	r3, #50	@ 0x32
 800b62a:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 800b62e:	f640 71d2 	movw	r1, #4050	@ 0xfd2
 800b632:	2001      	movs	r0, #1
 800b634:	f002 f914 	bl	800d860 <WritePosEx>
	HAL_Delay(1500);
 800b638:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 800b63c:	f7f7 fb80 	bl	8002d40 <HAL_Delay>
	Move_Arm(1, 500, time); //爪子张开
 800b640:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800b644:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 800b648:	2001      	movs	r0, #1
 800b64a:	f7ff ff5f 	bl	800b50c <Move_Arm>
	Drop_Location_jiang(Emm_Speed, Emm_Acc, 8600);
 800b64e:	f242 1298 	movw	r2, #8600	@ 0x2198
 800b652:	2132      	movs	r1, #50	@ 0x32
 800b654:	2032      	movs	r0, #50	@ 0x32
 800b656:	f001 f8cf 	bl	800c7f8 <Drop_Location_jiang>
}
 800b65a:	bf00      	nop
 800b65c:	3708      	adds	r7, #8
 800b65e:	46bd      	mov	sp, r7
 800b660:	bd80      	pop	{r7, pc}

0800b662 <catch_Second>:
//上升1800，下降1800
void catch_Second(uint16_t Pos1, uint16_t Pos2) //从地上抓取到车上
{
 800b662:	b580      	push	{r7, lr}
 800b664:	b082      	sub	sp, #8
 800b666:	af00      	add	r7, sp, #0
 800b668:	4603      	mov	r3, r0
 800b66a:	460a      	mov	r2, r1
 800b66c:	80fb      	strh	r3, [r7, #6]
 800b66e:	4613      	mov	r3, r2
 800b670:	80bb      	strh	r3, [r7, #4]

	WritePosEx(0, Pos1, 500, 50); //物料底盘移动
 800b672:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 800b676:	2332      	movs	r3, #50	@ 0x32
 800b678:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 800b67c:	2000      	movs	r0, #0
 800b67e:	f002 f8ef 	bl	800d860 <WritePosEx>
	Move_Arm(1, 500, time); //爪子张开
 800b682:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800b686:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 800b68a:	2001      	movs	r0, #1
 800b68c:	f7ff ff3e 	bl	800b50c <Move_Arm>
	HAL_Delay(time);
 800b690:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800b694:	f7f7 fb54 	bl	8002d40 <HAL_Delay>
	Move_Arm(6, 360, time); //爪子下降
 800b698:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800b69c:	f44f 71b4 	mov.w	r1, #360	@ 0x168
 800b6a0:	2006      	movs	r0, #6
 800b6a2:	f7ff ff33 	bl	800b50c <Move_Arm>
	HAL_Delay(time);
 800b6a6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800b6aa:	f7f7 fb49 	bl	8002d40 <HAL_Delay>

	Move_Arm(1, Arm_close, time); //爪子闭合
 800b6ae:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800b6b2:	2114      	movs	r1, #20
 800b6b4:	2001      	movs	r0, #1
 800b6b6:	f7ff ff29 	bl	800b50c <Move_Arm>
	HAL_Delay(time);
 800b6ba:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800b6be:	f7f7 fb3f 	bl	8002d40 <HAL_Delay>
	Move_Arm(6, 1000, time); //爪子上升
 800b6c2:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800b6c6:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800b6ca:	2006      	movs	r0, #6
 800b6cc:	f7ff ff1e 	bl	800b50c <Move_Arm>
	HAL_Delay(time);
 800b6d0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800b6d4:	f7f7 fb34 	bl	8002d40 <HAL_Delay>
	Drop_Location_jiang(Emm_Speed, Emm_Acc, 1000);
 800b6d8:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800b6dc:	2132      	movs	r1, #50	@ 0x32
 800b6de:	2032      	movs	r0, #50	@ 0x32
 800b6e0:	f001 f88a 	bl	800c7f8 <Drop_Location_jiang>
	WritePosEx(1, Pos2, 500, 50); //爪子底盘向左
 800b6e4:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 800b6e8:	2332      	movs	r3, #50	@ 0x32
 800b6ea:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 800b6ee:	2001      	movs	r0, #1
 800b6f0:	f002 f8b6 	bl	800d860 <WritePosEx>
	HAL_Delay(5000);
 800b6f4:	f241 3088 	movw	r0, #5000	@ 0x1388
 800b6f8:	f7f7 fb22 	bl	8002d40 <HAL_Delay>
	Drop_Location_jiang(Emm_Speed, Emm_Acc, 5000);
 800b6fc:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b700:	2132      	movs	r1, #50	@ 0x32
 800b702:	2032      	movs	r0, #50	@ 0x32
 800b704:	f001 f878 	bl	800c7f8 <Drop_Location_jiang>
	Move_Arm(6, 550, time); //爪子下降
 800b708:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800b70c:	f240 2126 	movw	r1, #550	@ 0x226
 800b710:	2006      	movs	r0, #6
 800b712:	f7ff fefb 	bl	800b50c <Move_Arm>
	HAL_Delay(time);
 800b716:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800b71a:	f7f7 fb11 	bl	8002d40 <HAL_Delay>
	Move_Arm(1, 190, time); //爪子张开
 800b71e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800b722:	21be      	movs	r1, #190	@ 0xbe
 800b724:	2001      	movs	r0, #1
 800b726:	f7ff fef1 	bl	800b50c <Move_Arm>
	HAL_Delay(time);
 800b72a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800b72e:	f7f7 fb07 	bl	8002d40 <HAL_Delay>
	Move_Arm(6, 1000, time); //爪子上升
 800b732:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800b736:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800b73a:	2006      	movs	r0, #6
 800b73c:	f7ff fee6 	bl	800b50c <Move_Arm>
	HAL_Delay(time);
 800b740:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800b744:	f7f7 fafc 	bl	8002d40 <HAL_Delay>
	Drop_Location_jiang(Emm_Speed, Emm_Acc, 5000);
 800b748:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b74c:	2132      	movs	r1, #50	@ 0x32
 800b74e:	2032      	movs	r0, #50	@ 0x32
 800b750:	f001 f852 	bl	800c7f8 <Drop_Location_jiang>
	WritePosEx(1, 4045, 500, 50); //爪子底盘向左
 800b754:	2332      	movs	r3, #50	@ 0x32
 800b756:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 800b75a:	f640 71cd 	movw	r1, #4045	@ 0xfcd
 800b75e:	2001      	movs	r0, #1
 800b760:	f002 f87e 	bl	800d860 <WritePosEx>
	HAL_Delay(1500);
 800b764:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 800b768:	f7f7 faea 	bl	8002d40 <HAL_Delay>
	Move_Arm(1, 500, time); //爪子张开
 800b76c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800b770:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 800b774:	2001      	movs	r0, #1
 800b776:	f7ff fec9 	bl	800b50c <Move_Arm>
	HAL_Delay(time);
 800b77a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800b77e:	f7f7 fadf 	bl	8002d40 <HAL_Delay>
	Drop_Location_jiang(Emm_Speed, Emm_Acc, 11000);
 800b782:	f642 22f8 	movw	r2, #11000	@ 0x2af8
 800b786:	2132      	movs	r1, #50	@ 0x32
 800b788:	2032      	movs	r0, #50	@ 0x32
 800b78a:	f001 f835 	bl	800c7f8 <Drop_Location_jiang>

}
 800b78e:	bf00      	nop
 800b790:	3708      	adds	r7, #8
 800b792:	46bd      	mov	sp, r7
 800b794:	bd80      	pop	{r7, pc}

0800b796 <Start>:

extern int QR_Flag;
void Start(void) //下降14000
{
 800b796:	b580      	push	{r7, lr}
 800b798:	b082      	sub	sp, #8
 800b79a:	af00      	add	r7, sp, #0
//	HAL_Delay(2000);
	bool temp = Move_Line(RunSpeed, RunAcc, 8250);
 800b79c:	f242 023a 	movw	r2, #8250	@ 0x203a
 800b7a0:	2178      	movs	r1, #120	@ 0x78
 800b7a2:	2064      	movs	r0, #100	@ 0x64
 800b7a4:	f000 fdbc 	bl	800c320 <Move_Line>
 800b7a8:	4603      	mov	r3, r0
 800b7aa:	71fb      	strb	r3, [r7, #7]
	while(temp != true)
 800b7ac:	e007      	b.n	800b7be <Start+0x28>
	{
		temp = Move_Line(RunSpeed, RunAcc, 8250);
 800b7ae:	f242 023a 	movw	r2, #8250	@ 0x203a
 800b7b2:	2178      	movs	r1, #120	@ 0x78
 800b7b4:	2064      	movs	r0, #100	@ 0x64
 800b7b6:	f000 fdb3 	bl	800c320 <Move_Line>
 800b7ba:	4603      	mov	r3, r0
 800b7bc:	71fb      	strb	r3, [r7, #7]
	while(temp != true)
 800b7be:	79fb      	ldrb	r3, [r7, #7]
 800b7c0:	f083 0301 	eor.w	r3, r3, #1
 800b7c4:	b2db      	uxtb	r3, r3
 800b7c6:	2b00      	cmp	r3, #0
 800b7c8:	d1f1      	bne.n	800b7ae <Start+0x18>
	}
//	先将爪子升起来，避免打到TX2或者物料盘
	Drop_Location_jiang(200, 120, 4000);
 800b7ca:	f44f 627a 	mov.w	r2, #4000	@ 0xfa0
 800b7ce:	2178      	movs	r1, #120	@ 0x78
 800b7d0:	20c8      	movs	r0, #200	@ 0xc8
 800b7d2:	f001 f811 	bl	800c7f8 <Drop_Location_jiang>
//	将舵机向外转动
	FT_Servo_Orth();
 800b7d6:	f002 fad1 	bl	800dd7c <FT_Servo_Orth>
//	HAL_Delay(2000);
	Drop_Location_jiang(200, 120, 12000);
 800b7da:	f642 62e0 	movw	r2, #12000	@ 0x2ee0
 800b7de:	2178      	movs	r1, #120	@ 0x78
 800b7e0:	20c8      	movs	r0, #200	@ 0xc8
 800b7e2:	f001 f809 	bl	800c7f8 <Drop_Location_jiang>
	Move_Arm(1, 500, 300); //爪子张开
 800b7e6:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800b7ea:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 800b7ee:	2001      	movs	r0, #1
 800b7f0:	f7ff fe8c 	bl	800b50c <Move_Arm>
	Move_Arm(6, 500, 300);
 800b7f4:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800b7f8:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 800b7fc:	2006      	movs	r0, #6
 800b7fe:	f7ff fe85 	bl	800b50c <Move_Arm>
//	Move_Line(RunSpeed, RunAcc, 8250);
//	while (!QR_Flag)
//		;  //等待扫码完成
//	扫码完成后将爪子提起俩
	Drop_Location_jiang(200, 120, 8600);
 800b802:	f242 1298 	movw	r2, #8600	@ 0x2198
 800b806:	2178      	movs	r1, #120	@ 0x78
 800b808:	20c8      	movs	r0, #200	@ 0xc8
 800b80a:	f000 fff5 	bl	800c7f8 <Drop_Location_jiang>
	Move_Arm(6, 900, 300);
 800b80e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800b812:	f44f 7161 	mov.w	r1, #900	@ 0x384
 800b816:	2006      	movs	r0, #6
 800b818:	f7ff fe78 	bl	800b50c <Move_Arm>
}
 800b81c:	bf00      	nop
 800b81e:	3708      	adds	r7, #8
 800b820:	46bd      	mov	sp, r7
 800b822:	bd80      	pop	{r7, pc}

0800b824 <put>:
void put(uint16_t Pos1, uint16_t Pos2) {
 800b824:	b580      	push	{r7, lr}
 800b826:	b082      	sub	sp, #8
 800b828:	af00      	add	r7, sp, #0
 800b82a:	4603      	mov	r3, r0
 800b82c:	460a      	mov	r2, r1
 800b82e:	80fb      	strh	r3, [r7, #6]
 800b830:	4613      	mov	r3, r2
 800b832:	80bb      	strh	r3, [r7, #4]
	WritePosEx(0, Pos1, 1000, 100); //物料底盘移动
 800b834:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 800b838:	2364      	movs	r3, #100	@ 0x64
 800b83a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800b83e:	2000      	movs	r0, #0
 800b840:	f002 f80e 	bl	800d860 <WritePosEx>
	Move_Arm(6, 1000, time); //爪子上升
 800b844:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800b848:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800b84c:	2006      	movs	r0, #6
 800b84e:	f7ff fe5d 	bl	800b50c <Move_Arm>
	Move_Arm(1, 150, time); //爪子张开
 800b852:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800b856:	2196      	movs	r1, #150	@ 0x96
 800b858:	2001      	movs	r0, #1
 800b85a:	f7ff fe57 	bl	800b50c <Move_Arm>
	Drop_Location_jiang(Emm_Speed, Emm_Acc, 3500);
 800b85e:	f640 52ac 	movw	r2, #3500	@ 0xdac
 800b862:	2132      	movs	r1, #50	@ 0x32
 800b864:	2032      	movs	r0, #50	@ 0x32
 800b866:	f000 ffc7 	bl	800c7f8 <Drop_Location_jiang>
	HAL_Delay(1000);
 800b86a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800b86e:	f7f7 fa67 	bl	8002d40 <HAL_Delay>
	WritePosEx(1, Pos2, 800, 50); //爪子底盘向左
 800b872:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 800b876:	2332      	movs	r3, #50	@ 0x32
 800b878:	f44f 7248 	mov.w	r2, #800	@ 0x320
 800b87c:	2001      	movs	r0, #1
 800b87e:	f001 ffef 	bl	800d860 <WritePosEx>
	HAL_Delay(2000);                                       //延时是为了抓取底盘降下来，防止变转变降
 800b882:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800b886:	f7f7 fa5b 	bl	8002d40 <HAL_Delay>
	Move_Arm(6, 410, time); //爪子下降
 800b88a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800b88e:	f44f 71cd 	mov.w	r1, #410	@ 0x19a
 800b892:	2006      	movs	r0, #6
 800b894:	f7ff fe3a 	bl	800b50c <Move_Arm>
	HAL_Delay(time);
 800b898:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800b89c:	f7f7 fa50 	bl	8002d40 <HAL_Delay>
	Move_Arm(1, Arm_close, time); //爪子闭合
 800b8a0:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800b8a4:	2114      	movs	r1, #20
 800b8a6:	2001      	movs	r0, #1
 800b8a8:	f7ff fe30 	bl	800b50c <Move_Arm>
	HAL_Delay(time);
 800b8ac:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800b8b0:	f7f7 fa46 	bl	8002d40 <HAL_Delay>
	Move_Arm(6, 1000, time); //爪子上升
 800b8b4:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800b8b8:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800b8bc:	2006      	movs	r0, #6
 800b8be:	f7ff fe25 	bl	800b50c <Move_Arm>
	Drop_Location_jiang(Emm_Speed, Emm_Acc, 1000);
 800b8c2:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800b8c6:	2132      	movs	r1, #50	@ 0x32
 800b8c8:	2032      	movs	r0, #50	@ 0x32
 800b8ca:	f000 ff95 	bl	800c7f8 <Drop_Location_jiang>
	WritePosEx(1, 4100, 800, 50); //抓取底盘向摆放位置
 800b8ce:	2332      	movs	r3, #50	@ 0x32
 800b8d0:	f44f 7248 	mov.w	r2, #800	@ 0x320
 800b8d4:	f241 0104 	movw	r1, #4100	@ 0x1004
 800b8d8:	2001      	movs	r0, #1
 800b8da:	f001 ffc1 	bl	800d860 <WritePosEx>
	HAL_Delay(2000);                                        //延时是为了让抓取底盘转过来
 800b8de:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800b8e2:	f7f7 fa2d 	bl	8002d40 <HAL_Delay>
	Move_Arm(6, 360, time); //爪子下降
 800b8e6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800b8ea:	f44f 71b4 	mov.w	r1, #360	@ 0x168
 800b8ee:	2006      	movs	r0, #6
 800b8f0:	f7ff fe0c 	bl	800b50c <Move_Arm>
	Drop_Location_jiang(Emm_Speed, Emm_Acc, 11000);
 800b8f4:	f642 22f8 	movw	r2, #11000	@ 0x2af8
 800b8f8:	2132      	movs	r1, #50	@ 0x32
 800b8fa:	2032      	movs	r0, #50	@ 0x32
 800b8fc:	f000 ff7c 	bl	800c7f8 <Drop_Location_jiang>
	Move_Arm(1, 500, time); //爪子张开
 800b900:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800b904:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 800b908:	2001      	movs	r0, #1
 800b90a:	f7ff fdff 	bl	800b50c <Move_Arm>

}
 800b90e:	bf00      	nop
 800b910:	3708      	adds	r7, #8
 800b912:	46bd      	mov	sp, r7
 800b914:	bd80      	pop	{r7, pc}
	...

0800b918 <put_wuliao_to_circular_second>:
		}

	}
}

void put_wuliao_to_circular_second(void) {
 800b918:	b580      	push	{r7, lr}
 800b91a:	b082      	sub	sp, #8
 800b91c:	af00      	add	r7, sp, #0
	for (int i = 0; i < 3; i++) {
 800b91e:	2300      	movs	r3, #0
 800b920:	607b      	str	r3, [r7, #4]
 800b922:	e067      	b.n	800b9f4 <put_wuliao_to_circular_second+0xdc>
		if (QR_data[i] + 3 == 4) {
 800b924:	4a3a      	ldr	r2, [pc, #232]	@ (800ba10 <put_wuliao_to_circular_second+0xf8>)
 800b926:	687b      	ldr	r3, [r7, #4]
 800b928:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b92c:	2b01      	cmp	r3, #1
 800b92e:	d105      	bne.n	800b93c <put_wuliao_to_circular_second+0x24>
			Move_Action_Nopid_Forward_Ctrl(954, 1850);
 800b930:	eddf 0a38 	vldr	s1, [pc, #224]	@ 800ba14 <put_wuliao_to_circular_second+0xfc>
 800b934:	ed9f 0a38 	vldr	s0, [pc, #224]	@ 800ba18 <put_wuliao_to_circular_second+0x100>
 800b938:	f001 fa1e 	bl	800cd78 <Move_Action_Nopid_Forward_Ctrl>
		}
		if (QR_data[i] + 3 == 5) {
 800b93c:	4a34      	ldr	r2, [pc, #208]	@ (800ba10 <put_wuliao_to_circular_second+0xf8>)
 800b93e:	687b      	ldr	r3, [r7, #4]
 800b940:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b944:	2b02      	cmp	r3, #2
 800b946:	d105      	bne.n	800b954 <put_wuliao_to_circular_second+0x3c>
			Move_Action_Nopid_Forward_Ctrl(1050, 1850);
 800b948:	eddf 0a32 	vldr	s1, [pc, #200]	@ 800ba14 <put_wuliao_to_circular_second+0xfc>
 800b94c:	ed9f 0a33 	vldr	s0, [pc, #204]	@ 800ba1c <put_wuliao_to_circular_second+0x104>
 800b950:	f001 fa12 	bl	800cd78 <Move_Action_Nopid_Forward_Ctrl>
		}
		if (QR_data[i] + 3 == 6) {
 800b954:	4a2e      	ldr	r2, [pc, #184]	@ (800ba10 <put_wuliao_to_circular_second+0xf8>)
 800b956:	687b      	ldr	r3, [r7, #4]
 800b958:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b95c:	2b03      	cmp	r3, #3
 800b95e:	d105      	bne.n	800b96c <put_wuliao_to_circular_second+0x54>
			Move_Action_Nopid_Forward_Ctrl(1208, 1850);
 800b960:	eddf 0a2c 	vldr	s1, [pc, #176]	@ 800ba14 <put_wuliao_to_circular_second+0xfc>
 800b964:	ed9f 0a2e 	vldr	s0, [pc, #184]	@ 800ba20 <put_wuliao_to_circular_second+0x108>
 800b968:	f001 fa06 	bl	800cd78 <Move_Action_Nopid_Forward_Ctrl>
		}
		if (i == 0) {
 800b96c:	687b      	ldr	r3, [r7, #4]
 800b96e:	2b00      	cmp	r3, #0
 800b970:	d112      	bne.n	800b998 <put_wuliao_to_circular_second+0x80>
			Move_Tx_Pid_Ctrl(tx_target, ty_target); //TX
 800b972:	4b2c      	ldr	r3, [pc, #176]	@ (800ba24 <put_wuliao_to_circular_second+0x10c>)
 800b974:	edd3 7a00 	vldr	s15, [r3]
 800b978:	4b2b      	ldr	r3, [pc, #172]	@ (800ba28 <put_wuliao_to_circular_second+0x110>)
 800b97a:	ed93 7a00 	vldr	s14, [r3]
 800b97e:	eef0 0a47 	vmov.f32	s1, s14
 800b982:	eeb0 0a67 	vmov.f32	s0, s15
 800b986:	f001 fcb7 	bl	800d2f8 <Move_Tx_Pid_Ctrl>
			put(2150, 2680);
 800b98a:	f640 2178 	movw	r1, #2680	@ 0xa78
 800b98e:	f640 0066 	movw	r0, #2150	@ 0x866
 800b992:	f7ff ff47 	bl	800b824 <put>
 800b996:	e02a      	b.n	800b9ee <put_wuliao_to_circular_second+0xd6>

		} else if (i == 1) {
 800b998:	687b      	ldr	r3, [r7, #4]
 800b99a:	2b01      	cmp	r3, #1
 800b99c:	d112      	bne.n	800b9c4 <put_wuliao_to_circular_second+0xac>

			Move_Tx_Pid_Ctrl(tx_target, ty_target); //TX
 800b99e:	4b21      	ldr	r3, [pc, #132]	@ (800ba24 <put_wuliao_to_circular_second+0x10c>)
 800b9a0:	edd3 7a00 	vldr	s15, [r3]
 800b9a4:	4b20      	ldr	r3, [pc, #128]	@ (800ba28 <put_wuliao_to_circular_second+0x110>)
 800b9a6:	ed93 7a00 	vldr	s14, [r3]
 800b9aa:	eef0 0a47 	vmov.f32	s1, s14
 800b9ae:	eeb0 0a67 	vmov.f32	s0, s15
 800b9b2:	f001 fca1 	bl	800d2f8 <Move_Tx_Pid_Ctrl>
			put(3205, 2680);
 800b9b6:	f640 2178 	movw	r1, #2680	@ 0xa78
 800b9ba:	f640 4085 	movw	r0, #3205	@ 0xc85
 800b9be:	f7ff ff31 	bl	800b824 <put>
 800b9c2:	e014      	b.n	800b9ee <put_wuliao_to_circular_second+0xd6>
		} else if (i == 2) {
 800b9c4:	687b      	ldr	r3, [r7, #4]
 800b9c6:	2b02      	cmp	r3, #2
 800b9c8:	d111      	bne.n	800b9ee <put_wuliao_to_circular_second+0xd6>
			Move_Tx_Pid_Ctrl(tx_target, ty_target); //TX
 800b9ca:	4b16      	ldr	r3, [pc, #88]	@ (800ba24 <put_wuliao_to_circular_second+0x10c>)
 800b9cc:	edd3 7a00 	vldr	s15, [r3]
 800b9d0:	4b15      	ldr	r3, [pc, #84]	@ (800ba28 <put_wuliao_to_circular_second+0x110>)
 800b9d2:	ed93 7a00 	vldr	s14, [r3]
 800b9d6:	eef0 0a47 	vmov.f32	s1, s14
 800b9da:	eeb0 0a67 	vmov.f32	s0, s15
 800b9de:	f001 fc8b 	bl	800d2f8 <Move_Tx_Pid_Ctrl>
			put(2960, 2370);
 800b9e2:	f640 1142 	movw	r1, #2370	@ 0x942
 800b9e6:	f44f 6039 	mov.w	r0, #2960	@ 0xb90
 800b9ea:	f7ff ff1b 	bl	800b824 <put>
	for (int i = 0; i < 3; i++) {
 800b9ee:	687b      	ldr	r3, [r7, #4]
 800b9f0:	3301      	adds	r3, #1
 800b9f2:	607b      	str	r3, [r7, #4]
 800b9f4:	687b      	ldr	r3, [r7, #4]
 800b9f6:	2b02      	cmp	r3, #2
 800b9f8:	dd94      	ble.n	800b924 <put_wuliao_to_circular_second+0xc>
		}

	}
	Move_Action_Nopid_Forward_Ctrl(1000, 1850);
 800b9fa:	eddf 0a06 	vldr	s1, [pc, #24]	@ 800ba14 <put_wuliao_to_circular_second+0xfc>
 800b9fe:	ed9f 0a0b 	vldr	s0, [pc, #44]	@ 800ba2c <put_wuliao_to_circular_second+0x114>
 800ba02:	f001 f9b9 	bl	800cd78 <Move_Action_Nopid_Forward_Ctrl>
}
 800ba06:	bf00      	nop
 800ba08:	3708      	adds	r7, #8
 800ba0a:	46bd      	mov	sp, r7
 800ba0c:	bd80      	pop	{r7, pc}
 800ba0e:	bf00      	nop
 800ba10:	24000460 	.word	0x24000460
 800ba14:	44e74000 	.word	0x44e74000
 800ba18:	446e8000 	.word	0x446e8000
 800ba1c:	44834000 	.word	0x44834000
 800ba20:	44970000 	.word	0x44970000
 800ba24:	24000000 	.word	0x24000000
 800ba28:	24000004 	.word	0x24000004
 800ba2c:	447a0000 	.word	0x447a0000

0800ba30 <Second_Run_Frist_Grab_Wuliao>:

/*************************第二次抓取***********************************************/
void Second_Run_Frist_Grab_Wuliao(void) {
 800ba30:	b580      	push	{r7, lr}
 800ba32:	af00      	add	r7, sp, #0
	static uint8_t Grab_count = 0;
	wuliao_falg = 0;
 800ba34:	4b2a      	ldr	r3, [pc, #168]	@ (800bae0 <Second_Run_Frist_Grab_Wuliao+0xb0>)
 800ba36:	2200      	movs	r2, #0
 800ba38:	601a      	str	r2, [r3, #0]
	while (Grab_count < 3) {
 800ba3a:	e04a      	b.n	800bad2 <Second_Run_Frist_Grab_Wuliao+0xa2>
		if (QR_data[3] == colour && wuliao_falg == 0) {
 800ba3c:	4b29      	ldr	r3, [pc, #164]	@ (800bae4 <Second_Run_Frist_Grab_Wuliao+0xb4>)
 800ba3e:	68da      	ldr	r2, [r3, #12]
 800ba40:	4b29      	ldr	r3, [pc, #164]	@ (800bae8 <Second_Run_Frist_Grab_Wuliao+0xb8>)
 800ba42:	681b      	ldr	r3, [r3, #0]
 800ba44:	429a      	cmp	r2, r3
 800ba46:	d112      	bne.n	800ba6e <Second_Run_Frist_Grab_Wuliao+0x3e>
 800ba48:	4b25      	ldr	r3, [pc, #148]	@ (800bae0 <Second_Run_Frist_Grab_Wuliao+0xb0>)
 800ba4a:	681b      	ldr	r3, [r3, #0]
 800ba4c:	2b00      	cmp	r3, #0
 800ba4e:	d10e      	bne.n	800ba6e <Second_Run_Frist_Grab_Wuliao+0x3e>
			catch_Frist(860, 2375);
 800ba50:	f640 1147 	movw	r1, #2375	@ 0x947
 800ba54:	f44f 7057 	mov.w	r0, #860	@ 0x35c
 800ba58:	f7ff fd96 	bl	800b588 <catch_Frist>
			wuliao_falg = 1;
 800ba5c:	4b20      	ldr	r3, [pc, #128]	@ (800bae0 <Second_Run_Frist_Grab_Wuliao+0xb0>)
 800ba5e:	2201      	movs	r2, #1
 800ba60:	601a      	str	r2, [r3, #0]
			Grab_count += 1;
 800ba62:	4b22      	ldr	r3, [pc, #136]	@ (800baec <Second_Run_Frist_Grab_Wuliao+0xbc>)
 800ba64:	781b      	ldrb	r3, [r3, #0]
 800ba66:	3301      	adds	r3, #1
 800ba68:	b2da      	uxtb	r2, r3
 800ba6a:	4b20      	ldr	r3, [pc, #128]	@ (800baec <Second_Run_Frist_Grab_Wuliao+0xbc>)
 800ba6c:	701a      	strb	r2, [r3, #0]
		}
		if (QR_data[4] == colour && wuliao_falg == 1) {
 800ba6e:	4b1d      	ldr	r3, [pc, #116]	@ (800bae4 <Second_Run_Frist_Grab_Wuliao+0xb4>)
 800ba70:	691a      	ldr	r2, [r3, #16]
 800ba72:	4b1d      	ldr	r3, [pc, #116]	@ (800bae8 <Second_Run_Frist_Grab_Wuliao+0xb8>)
 800ba74:	681b      	ldr	r3, [r3, #0]
 800ba76:	429a      	cmp	r2, r3
 800ba78:	d112      	bne.n	800baa0 <Second_Run_Frist_Grab_Wuliao+0x70>
 800ba7a:	4b19      	ldr	r3, [pc, #100]	@ (800bae0 <Second_Run_Frist_Grab_Wuliao+0xb0>)
 800ba7c:	681b      	ldr	r3, [r3, #0]
 800ba7e:	2b01      	cmp	r3, #1
 800ba80:	d10e      	bne.n	800baa0 <Second_Run_Frist_Grab_Wuliao+0x70>
			catch_Frist(1910, 2370);
 800ba82:	f640 1142 	movw	r1, #2370	@ 0x942
 800ba86:	f240 7076 	movw	r0, #1910	@ 0x776
 800ba8a:	f7ff fd7d 	bl	800b588 <catch_Frist>
			wuliao_falg = 2;
 800ba8e:	4b14      	ldr	r3, [pc, #80]	@ (800bae0 <Second_Run_Frist_Grab_Wuliao+0xb0>)
 800ba90:	2202      	movs	r2, #2
 800ba92:	601a      	str	r2, [r3, #0]
			Grab_count += 1;
 800ba94:	4b15      	ldr	r3, [pc, #84]	@ (800baec <Second_Run_Frist_Grab_Wuliao+0xbc>)
 800ba96:	781b      	ldrb	r3, [r3, #0]
 800ba98:	3301      	adds	r3, #1
 800ba9a:	b2da      	uxtb	r2, r3
 800ba9c:	4b13      	ldr	r3, [pc, #76]	@ (800baec <Second_Run_Frist_Grab_Wuliao+0xbc>)
 800ba9e:	701a      	strb	r2, [r3, #0]
		}
		if (QR_data[5] == colour && wuliao_falg == 2) {
 800baa0:	4b10      	ldr	r3, [pc, #64]	@ (800bae4 <Second_Run_Frist_Grab_Wuliao+0xb4>)
 800baa2:	695a      	ldr	r2, [r3, #20]
 800baa4:	4b10      	ldr	r3, [pc, #64]	@ (800bae8 <Second_Run_Frist_Grab_Wuliao+0xb8>)
 800baa6:	681b      	ldr	r3, [r3, #0]
 800baa8:	429a      	cmp	r2, r3
 800baaa:	d112      	bne.n	800bad2 <Second_Run_Frist_Grab_Wuliao+0xa2>
 800baac:	4b0c      	ldr	r3, [pc, #48]	@ (800bae0 <Second_Run_Frist_Grab_Wuliao+0xb0>)
 800baae:	681b      	ldr	r3, [r3, #0]
 800bab0:	2b02      	cmp	r3, #2
 800bab2:	d10e      	bne.n	800bad2 <Second_Run_Frist_Grab_Wuliao+0xa2>
			catch_Frist(2960, 2370);
 800bab4:	f640 1142 	movw	r1, #2370	@ 0x942
 800bab8:	f44f 6039 	mov.w	r0, #2960	@ 0xb90
 800babc:	f7ff fd64 	bl	800b588 <catch_Frist>
			wuliao_falg = 0;
 800bac0:	4b07      	ldr	r3, [pc, #28]	@ (800bae0 <Second_Run_Frist_Grab_Wuliao+0xb0>)
 800bac2:	2200      	movs	r2, #0
 800bac4:	601a      	str	r2, [r3, #0]
			Grab_count += 1;
 800bac6:	4b09      	ldr	r3, [pc, #36]	@ (800baec <Second_Run_Frist_Grab_Wuliao+0xbc>)
 800bac8:	781b      	ldrb	r3, [r3, #0]
 800baca:	3301      	adds	r3, #1
 800bacc:	b2da      	uxtb	r2, r3
 800bace:	4b07      	ldr	r3, [pc, #28]	@ (800baec <Second_Run_Frist_Grab_Wuliao+0xbc>)
 800bad0:	701a      	strb	r2, [r3, #0]
	while (Grab_count < 3) {
 800bad2:	4b06      	ldr	r3, [pc, #24]	@ (800baec <Second_Run_Frist_Grab_Wuliao+0xbc>)
 800bad4:	781b      	ldrb	r3, [r3, #0]
 800bad6:	2b02      	cmp	r3, #2
 800bad8:	d9b0      	bls.n	800ba3c <Second_Run_Frist_Grab_Wuliao+0xc>
		}

	}
}
 800bada:	bf00      	nop
 800badc:	bf00      	nop
 800bade:	bd80      	pop	{r7, pc}
 800bae0:	24000480 	.word	0x24000480
 800bae4:	24000460 	.word	0x24000460
 800bae8:	2400047c 	.word	0x2400047c
 800baec:	24000b2c 	.word	0x24000b2c

0800baf0 <Second_Run_put_wuliao_to_Car_frist>:
void Second_Run_put_wuliao_to_Car_frist(void) {
 800baf0:	b580      	push	{r7, lr}
 800baf2:	b082      	sub	sp, #8
 800baf4:	af00      	add	r7, sp, #0
	for (int i = 3; i < 6; i++) {
 800baf6:	2303      	movs	r3, #3
 800baf8:	607b      	str	r3, [r7, #4]
 800bafa:	e067      	b.n	800bbcc <Second_Run_put_wuliao_to_Car_frist+0xdc>
		if (QR_data[i] == 1) {
 800bafc:	4a37      	ldr	r2, [pc, #220]	@ (800bbdc <Second_Run_put_wuliao_to_Car_frist+0xec>)
 800bafe:	687b      	ldr	r3, [r7, #4]
 800bb00:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bb04:	2b01      	cmp	r3, #1
 800bb06:	d105      	bne.n	800bb14 <Second_Run_put_wuliao_to_Car_frist+0x24>
			Move_Action_Nopid_Right_Ctrl(1850, 1200);
 800bb08:	eddf 0a35 	vldr	s1, [pc, #212]	@ 800bbe0 <Second_Run_put_wuliao_to_Car_frist+0xf0>
 800bb0c:	ed9f 0a35 	vldr	s0, [pc, #212]	@ 800bbe4 <Second_Run_put_wuliao_to_Car_frist+0xf4>
 800bb10:	f001 fa92 	bl	800d038 <Move_Action_Nopid_Right_Ctrl>
		}
		if (QR_data[i] == 2) {
 800bb14:	4a31      	ldr	r2, [pc, #196]	@ (800bbdc <Second_Run_put_wuliao_to_Car_frist+0xec>)
 800bb16:	687b      	ldr	r3, [r7, #4]
 800bb18:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bb1c:	2b02      	cmp	r3, #2
 800bb1e:	d105      	bne.n	800bb2c <Second_Run_put_wuliao_to_Car_frist+0x3c>
			Move_Action_Nopid_Right_Ctrl(1850, 1050);
 800bb20:	eddf 0a31 	vldr	s1, [pc, #196]	@ 800bbe8 <Second_Run_put_wuliao_to_Car_frist+0xf8>
 800bb24:	ed9f 0a2f 	vldr	s0, [pc, #188]	@ 800bbe4 <Second_Run_put_wuliao_to_Car_frist+0xf4>
 800bb28:	f001 fa86 	bl	800d038 <Move_Action_Nopid_Right_Ctrl>
		}
		if (QR_data[i] == 3) {
 800bb2c:	4a2b      	ldr	r2, [pc, #172]	@ (800bbdc <Second_Run_put_wuliao_to_Car_frist+0xec>)
 800bb2e:	687b      	ldr	r3, [r7, #4]
 800bb30:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bb34:	2b03      	cmp	r3, #3
 800bb36:	d105      	bne.n	800bb44 <Second_Run_put_wuliao_to_Car_frist+0x54>
			Move_Action_Nopid_Right_Ctrl(1850, 885);
 800bb38:	eddf 0a2c 	vldr	s1, [pc, #176]	@ 800bbec <Second_Run_put_wuliao_to_Car_frist+0xfc>
 800bb3c:	ed9f 0a29 	vldr	s0, [pc, #164]	@ 800bbe4 <Second_Run_put_wuliao_to_Car_frist+0xf4>
 800bb40:	f001 fa7a 	bl	800d038 <Move_Action_Nopid_Right_Ctrl>
		}
		if (i == 3) {
 800bb44:	687b      	ldr	r3, [r7, #4]
 800bb46:	2b03      	cmp	r3, #3
 800bb48:	d112      	bne.n	800bb70 <Second_Run_put_wuliao_to_Car_frist+0x80>
			Move_Tx_Pid_Ctrl(tx_target, ty_target); //TX
 800bb4a:	4b29      	ldr	r3, [pc, #164]	@ (800bbf0 <Second_Run_put_wuliao_to_Car_frist+0x100>)
 800bb4c:	edd3 7a00 	vldr	s15, [r3]
 800bb50:	4b28      	ldr	r3, [pc, #160]	@ (800bbf4 <Second_Run_put_wuliao_to_Car_frist+0x104>)
 800bb52:	ed93 7a00 	vldr	s14, [r3]
 800bb56:	eef0 0a47 	vmov.f32	s1, s14
 800bb5a:	eeb0 0a67 	vmov.f32	s0, s15
 800bb5e:	f001 fbcb 	bl	800d2f8 <Move_Tx_Pid_Ctrl>
			catch_Second(860, 2375);
 800bb62:	f640 1147 	movw	r1, #2375	@ 0x947
 800bb66:	f44f 7057 	mov.w	r0, #860	@ 0x35c
 800bb6a:	f7ff fd7a 	bl	800b662 <catch_Second>
 800bb6e:	e02a      	b.n	800bbc6 <Second_Run_put_wuliao_to_Car_frist+0xd6>

		} else if (i == 4) {
 800bb70:	687b      	ldr	r3, [r7, #4]
 800bb72:	2b04      	cmp	r3, #4
 800bb74:	d112      	bne.n	800bb9c <Second_Run_put_wuliao_to_Car_frist+0xac>
			Move_Tx_Pid_Ctrl(tx_target, ty_target); //TX调整
 800bb76:	4b1e      	ldr	r3, [pc, #120]	@ (800bbf0 <Second_Run_put_wuliao_to_Car_frist+0x100>)
 800bb78:	edd3 7a00 	vldr	s15, [r3]
 800bb7c:	4b1d      	ldr	r3, [pc, #116]	@ (800bbf4 <Second_Run_put_wuliao_to_Car_frist+0x104>)
 800bb7e:	ed93 7a00 	vldr	s14, [r3]
 800bb82:	eef0 0a47 	vmov.f32	s1, s14
 800bb86:	eeb0 0a67 	vmov.f32	s0, s15
 800bb8a:	f001 fbb5 	bl	800d2f8 <Move_Tx_Pid_Ctrl>
			catch_Second(1910, 2370);
 800bb8e:	f640 1142 	movw	r1, #2370	@ 0x942
 800bb92:	f240 7076 	movw	r0, #1910	@ 0x776
 800bb96:	f7ff fd64 	bl	800b662 <catch_Second>
 800bb9a:	e014      	b.n	800bbc6 <Second_Run_put_wuliao_to_Car_frist+0xd6>
		} else if (i == 5) {
 800bb9c:	687b      	ldr	r3, [r7, #4]
 800bb9e:	2b05      	cmp	r3, #5
 800bba0:	d111      	bne.n	800bbc6 <Second_Run_put_wuliao_to_Car_frist+0xd6>
			Move_Tx_Pid_Ctrl(tx_target, ty_target); //TX调整
 800bba2:	4b13      	ldr	r3, [pc, #76]	@ (800bbf0 <Second_Run_put_wuliao_to_Car_frist+0x100>)
 800bba4:	edd3 7a00 	vldr	s15, [r3]
 800bba8:	4b12      	ldr	r3, [pc, #72]	@ (800bbf4 <Second_Run_put_wuliao_to_Car_frist+0x104>)
 800bbaa:	ed93 7a00 	vldr	s14, [r3]
 800bbae:	eef0 0a47 	vmov.f32	s1, s14
 800bbb2:	eeb0 0a67 	vmov.f32	s0, s15
 800bbb6:	f001 fb9f 	bl	800d2f8 <Move_Tx_Pid_Ctrl>
			catch_Second(2960, 2370);
 800bbba:	f640 1142 	movw	r1, #2370	@ 0x942
 800bbbe:	f44f 6039 	mov.w	r0, #2960	@ 0xb90
 800bbc2:	f7ff fd4e 	bl	800b662 <catch_Second>
	for (int i = 3; i < 6; i++) {
 800bbc6:	687b      	ldr	r3, [r7, #4]
 800bbc8:	3301      	adds	r3, #1
 800bbca:	607b      	str	r3, [r7, #4]
 800bbcc:	687b      	ldr	r3, [r7, #4]
 800bbce:	2b05      	cmp	r3, #5
 800bbd0:	dd94      	ble.n	800bafc <Second_Run_put_wuliao_to_Car_frist+0xc>
		}

	}
}
 800bbd2:	bf00      	nop
 800bbd4:	bf00      	nop
 800bbd6:	3708      	adds	r7, #8
 800bbd8:	46bd      	mov	sp, r7
 800bbda:	bd80      	pop	{r7, pc}
 800bbdc:	24000460 	.word	0x24000460
 800bbe0:	44960000 	.word	0x44960000
 800bbe4:	44e74000 	.word	0x44e74000
 800bbe8:	44834000 	.word	0x44834000
 800bbec:	445d4000 	.word	0x445d4000
 800bbf0:	24000000 	.word	0x24000000
 800bbf4:	24000004 	.word	0x24000004

0800bbf8 <Second_Run_put_wuliao_to_circular_frist>:

void Second_Run_put_wuliao_to_circular_frist(void) {
 800bbf8:	b580      	push	{r7, lr}
 800bbfa:	b082      	sub	sp, #8
 800bbfc:	af00      	add	r7, sp, #0

	for (int i = 3; i < 6; i++) {
 800bbfe:	2303      	movs	r3, #3
 800bc00:	607b      	str	r3, [r7, #4]
 800bc02:	e067      	b.n	800bcd4 <Second_Run_put_wuliao_to_circular_frist+0xdc>
		if (QR_data[i] == 1) {
 800bc04:	4a37      	ldr	r2, [pc, #220]	@ (800bce4 <Second_Run_put_wuliao_to_circular_frist+0xec>)
 800bc06:	687b      	ldr	r3, [r7, #4]
 800bc08:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bc0c:	2b01      	cmp	r3, #1
 800bc0e:	d105      	bne.n	800bc1c <Second_Run_put_wuliao_to_circular_frist+0x24>
			Move_Action_Nopid_Right_Ctrl(910, 1910);
 800bc10:	eddf 0a35 	vldr	s1, [pc, #212]	@ 800bce8 <Second_Run_put_wuliao_to_circular_frist+0xf0>
 800bc14:	ed9f 0a35 	vldr	s0, [pc, #212]	@ 800bcec <Second_Run_put_wuliao_to_circular_frist+0xf4>
 800bc18:	f001 fa0e 	bl	800d038 <Move_Action_Nopid_Right_Ctrl>

		}
		if (QR_data[i] == 2) {
 800bc1c:	4a31      	ldr	r2, [pc, #196]	@ (800bce4 <Second_Run_put_wuliao_to_circular_frist+0xec>)
 800bc1e:	687b      	ldr	r3, [r7, #4]
 800bc20:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bc24:	2b02      	cmp	r3, #2
 800bc26:	d105      	bne.n	800bc34 <Second_Run_put_wuliao_to_circular_frist+0x3c>
			Move_Action_Nopid_Right_Ctrl(1060, 1910);
 800bc28:	eddf 0a2f 	vldr	s1, [pc, #188]	@ 800bce8 <Second_Run_put_wuliao_to_circular_frist+0xf0>
 800bc2c:	ed9f 0a30 	vldr	s0, [pc, #192]	@ 800bcf0 <Second_Run_put_wuliao_to_circular_frist+0xf8>
 800bc30:	f001 fa02 	bl	800d038 <Move_Action_Nopid_Right_Ctrl>
		}
		if (QR_data[i] == 3) {
 800bc34:	4a2b      	ldr	r2, [pc, #172]	@ (800bce4 <Second_Run_put_wuliao_to_circular_frist+0xec>)
 800bc36:	687b      	ldr	r3, [r7, #4]
 800bc38:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bc3c:	2b03      	cmp	r3, #3
 800bc3e:	d105      	bne.n	800bc4c <Second_Run_put_wuliao_to_circular_frist+0x54>
			Move_Action_Nopid_Right_Ctrl(1185, 1910);
 800bc40:	eddf 0a29 	vldr	s1, [pc, #164]	@ 800bce8 <Second_Run_put_wuliao_to_circular_frist+0xf0>
 800bc44:	ed9f 0a2b 	vldr	s0, [pc, #172]	@ 800bcf4 <Second_Run_put_wuliao_to_circular_frist+0xfc>
 800bc48:	f001 f9f6 	bl	800d038 <Move_Action_Nopid_Right_Ctrl>
		}
		if (i == 3) {
 800bc4c:	687b      	ldr	r3, [r7, #4]
 800bc4e:	2b03      	cmp	r3, #3
 800bc50:	d112      	bne.n	800bc78 <Second_Run_put_wuliao_to_circular_frist+0x80>
			Move_Tx_Pid_Ctrl(tx_target, ty_target); //TX调整
 800bc52:	4b29      	ldr	r3, [pc, #164]	@ (800bcf8 <Second_Run_put_wuliao_to_circular_frist+0x100>)
 800bc54:	edd3 7a00 	vldr	s15, [r3]
 800bc58:	4b28      	ldr	r3, [pc, #160]	@ (800bcfc <Second_Run_put_wuliao_to_circular_frist+0x104>)
 800bc5a:	ed93 7a00 	vldr	s14, [r3]
 800bc5e:	eef0 0a47 	vmov.f32	s1, s14
 800bc62:	eeb0 0a67 	vmov.f32	s0, s15
 800bc66:	f001 fb47 	bl	800d2f8 <Move_Tx_Pid_Ctrl>
			put(2150, 2680);
 800bc6a:	f640 2178 	movw	r1, #2680	@ 0xa78
 800bc6e:	f640 0066 	movw	r0, #2150	@ 0x866
 800bc72:	f7ff fdd7 	bl	800b824 <put>
 800bc76:	e02a      	b.n	800bcce <Second_Run_put_wuliao_to_circular_frist+0xd6>
		} else if (i == 4) {
 800bc78:	687b      	ldr	r3, [r7, #4]
 800bc7a:	2b04      	cmp	r3, #4
 800bc7c:	d112      	bne.n	800bca4 <Second_Run_put_wuliao_to_circular_frist+0xac>
			Move_Tx_Pid_Ctrl(tx_target, ty_target); //TX调整
 800bc7e:	4b1e      	ldr	r3, [pc, #120]	@ (800bcf8 <Second_Run_put_wuliao_to_circular_frist+0x100>)
 800bc80:	edd3 7a00 	vldr	s15, [r3]
 800bc84:	4b1d      	ldr	r3, [pc, #116]	@ (800bcfc <Second_Run_put_wuliao_to_circular_frist+0x104>)
 800bc86:	ed93 7a00 	vldr	s14, [r3]
 800bc8a:	eef0 0a47 	vmov.f32	s1, s14
 800bc8e:	eeb0 0a67 	vmov.f32	s0, s15
 800bc92:	f001 fb31 	bl	800d2f8 <Move_Tx_Pid_Ctrl>
			put(3205, 2680);
 800bc96:	f640 2178 	movw	r1, #2680	@ 0xa78
 800bc9a:	f640 4085 	movw	r0, #3205	@ 0xc85
 800bc9e:	f7ff fdc1 	bl	800b824 <put>
 800bca2:	e014      	b.n	800bcce <Second_Run_put_wuliao_to_circular_frist+0xd6>
		} else if (i == 5) {
 800bca4:	687b      	ldr	r3, [r7, #4]
 800bca6:	2b05      	cmp	r3, #5
 800bca8:	d111      	bne.n	800bcce <Second_Run_put_wuliao_to_circular_frist+0xd6>
			Move_Tx_Pid_Ctrl(tx_target, ty_target); //TX调整
 800bcaa:	4b13      	ldr	r3, [pc, #76]	@ (800bcf8 <Second_Run_put_wuliao_to_circular_frist+0x100>)
 800bcac:	edd3 7a00 	vldr	s15, [r3]
 800bcb0:	4b12      	ldr	r3, [pc, #72]	@ (800bcfc <Second_Run_put_wuliao_to_circular_frist+0x104>)
 800bcb2:	ed93 7a00 	vldr	s14, [r3]
 800bcb6:	eef0 0a47 	vmov.f32	s1, s14
 800bcba:	eeb0 0a67 	vmov.f32	s0, s15
 800bcbe:	f001 fb1b 	bl	800d2f8 <Move_Tx_Pid_Ctrl>
			put(2960, 2370);
 800bcc2:	f640 1142 	movw	r1, #2370	@ 0x942
 800bcc6:	f44f 6039 	mov.w	r0, #2960	@ 0xb90
 800bcca:	f7ff fdab 	bl	800b824 <put>
	for (int i = 3; i < 6; i++) {
 800bcce:	687b      	ldr	r3, [r7, #4]
 800bcd0:	3301      	adds	r3, #1
 800bcd2:	607b      	str	r3, [r7, #4]
 800bcd4:	687b      	ldr	r3, [r7, #4]
 800bcd6:	2b05      	cmp	r3, #5
 800bcd8:	dd94      	ble.n	800bc04 <Second_Run_put_wuliao_to_circular_frist+0xc>
		}

	}
}
 800bcda:	bf00      	nop
 800bcdc:	bf00      	nop
 800bcde:	3708      	adds	r7, #8
 800bce0:	46bd      	mov	sp, r7
 800bce2:	bd80      	pop	{r7, pc}
 800bce4:	24000460 	.word	0x24000460
 800bce8:	44eec000 	.word	0x44eec000
 800bcec:	44638000 	.word	0x44638000
 800bcf0:	44848000 	.word	0x44848000
 800bcf4:	44942000 	.word	0x44942000
 800bcf8:	24000000 	.word	0x24000000
 800bcfc:	24000004 	.word	0x24000004

0800bd00 <Emm_V5_Pos_Control>:
 * @param    raF ：相位/绝对标志，false为相对运动，true为绝对值运动
 * @param    snF ：多机同步标志 ，false为不启用，true为启用
 * @retval   地址 + 功能码 + 命令状态 + 校验字节
 */
void Emm_V5_Pos_Control(uint8_t addr, uint8_t dir, uint16_t vel, uint8_t acc,
		uint32_t clk, bool raF, bool snF) {
 800bd00:	b590      	push	{r4, r7, lr}
 800bd02:	b083      	sub	sp, #12
 800bd04:	af00      	add	r7, sp, #0
 800bd06:	4604      	mov	r4, r0
 800bd08:	4608      	mov	r0, r1
 800bd0a:	4611      	mov	r1, r2
 800bd0c:	461a      	mov	r2, r3
 800bd0e:	4623      	mov	r3, r4
 800bd10:	71fb      	strb	r3, [r7, #7]
 800bd12:	4603      	mov	r3, r0
 800bd14:	71bb      	strb	r3, [r7, #6]
 800bd16:	460b      	mov	r3, r1
 800bd18:	80bb      	strh	r3, [r7, #4]
 800bd1a:	4613      	mov	r3, r2
 800bd1c:	70fb      	strb	r3, [r7, #3]

	// 装载命令
	cmd[0] = addr;                      // 地址
 800bd1e:	4a20      	ldr	r2, [pc, #128]	@ (800bda0 <Emm_V5_Pos_Control+0xa0>)
 800bd20:	79fb      	ldrb	r3, [r7, #7]
 800bd22:	7013      	strb	r3, [r2, #0]
	cmd[1] = 0xFD;                      // 功能码
 800bd24:	4b1e      	ldr	r3, [pc, #120]	@ (800bda0 <Emm_V5_Pos_Control+0xa0>)
 800bd26:	22fd      	movs	r2, #253	@ 0xfd
 800bd28:	705a      	strb	r2, [r3, #1]
	cmd[2] = dir;                       // 方向
 800bd2a:	4a1d      	ldr	r2, [pc, #116]	@ (800bda0 <Emm_V5_Pos_Control+0xa0>)
 800bd2c:	79bb      	ldrb	r3, [r7, #6]
 800bd2e:	7093      	strb	r3, [r2, #2]
	cmd[3] = (uint8_t) (vel >> 8);       // 速度(RPM)高8位字节
 800bd30:	88bb      	ldrh	r3, [r7, #4]
 800bd32:	0a1b      	lsrs	r3, r3, #8
 800bd34:	b29b      	uxth	r3, r3
 800bd36:	b2da      	uxtb	r2, r3
 800bd38:	4b19      	ldr	r3, [pc, #100]	@ (800bda0 <Emm_V5_Pos_Control+0xa0>)
 800bd3a:	70da      	strb	r2, [r3, #3]
	cmd[4] = (uint8_t) (vel >> 0);       // 速度(RPM)低8位字节
 800bd3c:	88bb      	ldrh	r3, [r7, #4]
 800bd3e:	b2da      	uxtb	r2, r3
 800bd40:	4b17      	ldr	r3, [pc, #92]	@ (800bda0 <Emm_V5_Pos_Control+0xa0>)
 800bd42:	711a      	strb	r2, [r3, #4]
	cmd[5] = acc;                       // 加速度，注意：0是直接启动
 800bd44:	4a16      	ldr	r2, [pc, #88]	@ (800bda0 <Emm_V5_Pos_Control+0xa0>)
 800bd46:	78fb      	ldrb	r3, [r7, #3]
 800bd48:	7153      	strb	r3, [r2, #5]
	cmd[6] = (uint8_t) (clk >> 24);      // 脉冲数(bit24 - bit31)
 800bd4a:	69bb      	ldr	r3, [r7, #24]
 800bd4c:	0e1b      	lsrs	r3, r3, #24
 800bd4e:	b2da      	uxtb	r2, r3
 800bd50:	4b13      	ldr	r3, [pc, #76]	@ (800bda0 <Emm_V5_Pos_Control+0xa0>)
 800bd52:	719a      	strb	r2, [r3, #6]
	cmd[7] = (uint8_t) (clk >> 16);      // 脉冲数(bit16 - bit23)
 800bd54:	69bb      	ldr	r3, [r7, #24]
 800bd56:	0c1b      	lsrs	r3, r3, #16
 800bd58:	b2da      	uxtb	r2, r3
 800bd5a:	4b11      	ldr	r3, [pc, #68]	@ (800bda0 <Emm_V5_Pos_Control+0xa0>)
 800bd5c:	71da      	strb	r2, [r3, #7]
	cmd[8] = (uint8_t) (clk >> 8);       // 脉冲数(bit8  - bit15)
 800bd5e:	69bb      	ldr	r3, [r7, #24]
 800bd60:	0a1b      	lsrs	r3, r3, #8
 800bd62:	b2da      	uxtb	r2, r3
 800bd64:	4b0e      	ldr	r3, [pc, #56]	@ (800bda0 <Emm_V5_Pos_Control+0xa0>)
 800bd66:	721a      	strb	r2, [r3, #8]
	cmd[9] = (uint8_t) (clk >> 0);       // 脉冲数(bit0  - bit7 )
 800bd68:	69bb      	ldr	r3, [r7, #24]
 800bd6a:	b2da      	uxtb	r2, r3
 800bd6c:	4b0c      	ldr	r3, [pc, #48]	@ (800bda0 <Emm_V5_Pos_Control+0xa0>)
 800bd6e:	725a      	strb	r2, [r3, #9]
	cmd[10] = raF;                       // 相位/绝对标志，false为相对运动，true为绝对值运动
 800bd70:	7f3a      	ldrb	r2, [r7, #28]
 800bd72:	4b0b      	ldr	r3, [pc, #44]	@ (800bda0 <Emm_V5_Pos_Control+0xa0>)
 800bd74:	729a      	strb	r2, [r3, #10]
	cmd[11] = snF;                       // 多机同步运动标志，false为不启用，true为启用
 800bd76:	f897 2020 	ldrb.w	r2, [r7, #32]
 800bd7a:	4b09      	ldr	r3, [pc, #36]	@ (800bda0 <Emm_V5_Pos_Control+0xa0>)
 800bd7c:	72da      	strb	r2, [r3, #11]
	cmd[12] = 0x6B;                      // 校验字节
 800bd7e:	4b08      	ldr	r3, [pc, #32]	@ (800bda0 <Emm_V5_Pos_Control+0xa0>)
 800bd80:	226b      	movs	r2, #107	@ 0x6b
 800bd82:	731a      	strb	r2, [r3, #12]

	// 发送命令
	FDCAN_Send_Msg(cmd, 13);
 800bd84:	210d      	movs	r1, #13
 800bd86:	4806      	ldr	r0, [pc, #24]	@ (800bda0 <Emm_V5_Pos_Control+0xa0>)
 800bd88:	f7f4 ff86 	bl	8000c98 <FDCAN_Send_Msg>
	HAL_Delay(10);
 800bd8c:	200a      	movs	r0, #10
 800bd8e:	f7f6 ffd7 	bl	8002d40 <HAL_Delay>
	Emm_mode = 1;
 800bd92:	4b04      	ldr	r3, [pc, #16]	@ (800bda4 <Emm_V5_Pos_Control+0xa4>)
 800bd94:	2201      	movs	r2, #1
 800bd96:	701a      	strb	r2, [r3, #0]
}
 800bd98:	bf00      	nop
 800bd9a:	370c      	adds	r7, #12
 800bd9c:	46bd      	mov	sp, r7
 800bd9e:	bd90      	pop	{r4, r7, pc}
 800bda0:	24000b30 	.word	0x24000b30
 800bda4:	2400029c 	.word	0x2400029c

0800bda8 <Emm_V5_Stop_Now>:
 * @brief    立即停止（所有控制模式都通用）
 * @param    addr  ：电机地址
 * @param    snF   ：多机同步标志，false为不启用，true为启用
 * @retval   地址 + 功能码 + 命令状态 + 校验字节
 */
void Emm_V5_Stop_Now(uint8_t addr, bool snF) {
 800bda8:	b580      	push	{r7, lr}
 800bdaa:	b082      	sub	sp, #8
 800bdac:	af00      	add	r7, sp, #0
 800bdae:	4603      	mov	r3, r0
 800bdb0:	460a      	mov	r2, r1
 800bdb2:	71fb      	strb	r3, [r7, #7]
 800bdb4:	4613      	mov	r3, r2
 800bdb6:	71bb      	strb	r3, [r7, #6]

	// 装载命令
	cmd[0] = addr;                       // 地址
 800bdb8:	4a0b      	ldr	r2, [pc, #44]	@ (800bde8 <Emm_V5_Stop_Now+0x40>)
 800bdba:	79fb      	ldrb	r3, [r7, #7]
 800bdbc:	7013      	strb	r3, [r2, #0]
	cmd[1] = 0xFE;                       // 功能码
 800bdbe:	4b0a      	ldr	r3, [pc, #40]	@ (800bde8 <Emm_V5_Stop_Now+0x40>)
 800bdc0:	22fe      	movs	r2, #254	@ 0xfe
 800bdc2:	705a      	strb	r2, [r3, #1]
	cmd[2] = 0x98;                       // 辅助码
 800bdc4:	4b08      	ldr	r3, [pc, #32]	@ (800bde8 <Emm_V5_Stop_Now+0x40>)
 800bdc6:	2298      	movs	r2, #152	@ 0x98
 800bdc8:	709a      	strb	r2, [r3, #2]
	cmd[3] = snF;                        // 多机同步运动标志
 800bdca:	79ba      	ldrb	r2, [r7, #6]
 800bdcc:	4b06      	ldr	r3, [pc, #24]	@ (800bde8 <Emm_V5_Stop_Now+0x40>)
 800bdce:	70da      	strb	r2, [r3, #3]
	cmd[4] = 0x6B;                       // 校验字节
 800bdd0:	4b05      	ldr	r3, [pc, #20]	@ (800bde8 <Emm_V5_Stop_Now+0x40>)
 800bdd2:	226b      	movs	r2, #107	@ 0x6b
 800bdd4:	711a      	strb	r2, [r3, #4]

	// 发送命令
	FDCAN_Send_Msg(cmd, 5);
 800bdd6:	2105      	movs	r1, #5
 800bdd8:	4803      	ldr	r0, [pc, #12]	@ (800bde8 <Emm_V5_Stop_Now+0x40>)
 800bdda:	f7f4 ff5d 	bl	8000c98 <FDCAN_Send_Msg>
}
 800bdde:	bf00      	nop
 800bde0:	3708      	adds	r7, #8
 800bde2:	46bd      	mov	sp, r7
 800bde4:	bd80      	pop	{r7, pc}
 800bde6:	bf00      	nop
 800bde8:	24000b30 	.word	0x24000b30

0800bdec <Emm_V5_Synchronous_motion>:
/**
 * @brief    多机同步运动
 * @param    addr  ：电机地址
 * @retval   地址 + 功能码 + 命令状态 + 校验字节
 */
void Emm_V5_Synchronous_motion(void) {
 800bdec:	b580      	push	{r7, lr}
 800bdee:	af00      	add	r7, sp, #0

	// 装载命令
	cmd[0] = 0x00;                       // 地址
 800bdf0:	4b0a      	ldr	r3, [pc, #40]	@ (800be1c <Emm_V5_Synchronous_motion+0x30>)
 800bdf2:	2200      	movs	r2, #0
 800bdf4:	701a      	strb	r2, [r3, #0]
	cmd[1] = 0xFF;                       // 功能码
 800bdf6:	4b09      	ldr	r3, [pc, #36]	@ (800be1c <Emm_V5_Synchronous_motion+0x30>)
 800bdf8:	22ff      	movs	r2, #255	@ 0xff
 800bdfa:	705a      	strb	r2, [r3, #1]
	cmd[2] = 0x66;                       // 辅助码
 800bdfc:	4b07      	ldr	r3, [pc, #28]	@ (800be1c <Emm_V5_Synchronous_motion+0x30>)
 800bdfe:	2266      	movs	r2, #102	@ 0x66
 800be00:	709a      	strb	r2, [r3, #2]
	cmd[3] = 0x6B;                       // 校验字节
 800be02:	4b06      	ldr	r3, [pc, #24]	@ (800be1c <Emm_V5_Synchronous_motion+0x30>)
 800be04:	226b      	movs	r2, #107	@ 0x6b
 800be06:	70da      	strb	r2, [r3, #3]

	// 发送命令
	FDCAN_Send_Msg(cmd, 4);
 800be08:	2104      	movs	r1, #4
 800be0a:	4804      	ldr	r0, [pc, #16]	@ (800be1c <Emm_V5_Synchronous_motion+0x30>)
 800be0c:	f7f4 ff44 	bl	8000c98 <FDCAN_Send_Msg>
	HAL_Delay(5);
 800be10:	2005      	movs	r0, #5
 800be12:	f7f6 ff95 	bl	8002d40 <HAL_Delay>
}
 800be16:	bf00      	nop
 800be18:	bd80      	pop	{r7, pc}
 800be1a:	bf00      	nop
 800be1c:	24000b30 	.word	0x24000b30

0800be20 <limit>:
float A_out;
float TX_X_out;
float TX_Y_out;

// 输出限幅
float limit(float x, float min, float max) {
 800be20:	b480      	push	{r7}
 800be22:	b085      	sub	sp, #20
 800be24:	af00      	add	r7, sp, #0
 800be26:	ed87 0a03 	vstr	s0, [r7, #12]
 800be2a:	edc7 0a02 	vstr	s1, [r7, #8]
 800be2e:	ed87 1a01 	vstr	s2, [r7, #4]
	x = (x > max) ? max : ((x < min) ? min : x);
 800be32:	ed97 7a03 	vldr	s14, [r7, #12]
 800be36:	edd7 7a01 	vldr	s15, [r7, #4]
 800be3a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800be3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800be42:	dd01      	ble.n	800be48 <limit+0x28>
 800be44:	687b      	ldr	r3, [r7, #4]
 800be46:	e00b      	b.n	800be60 <limit+0x40>
 800be48:	ed97 7a03 	vldr	s14, [r7, #12]
 800be4c:	edd7 7a02 	vldr	s15, [r7, #8]
 800be50:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800be54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800be58:	d501      	bpl.n	800be5e <limit+0x3e>
 800be5a:	68bb      	ldr	r3, [r7, #8]
 800be5c:	e000      	b.n	800be60 <limit+0x40>
 800be5e:	68fb      	ldr	r3, [r7, #12]
 800be60:	60fb      	str	r3, [r7, #12]
	return x;
 800be62:	68fb      	ldr	r3, [r7, #12]
 800be64:	ee07 3a90 	vmov	s15, r3
}
 800be68:	eeb0 0a67 	vmov.f32	s0, s15
 800be6c:	3714      	adds	r7, #20
 800be6e:	46bd      	mov	sp, r7
 800be70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be74:	4770      	bx	lr
	...

0800be78 <PID_Init>:
		return in;
	}
}

//	初始化PID结构体
void PID_Init(void) {
 800be78:	b480      	push	{r7}
 800be7a:	af00      	add	r7, sp, #0
	//======================X=====================//   20   60
	XPID.P = 20;    //0.57    0  0.1
 800be7c:	4b69      	ldr	r3, [pc, #420]	@ (800c024 <PID_Init+0x1ac>)
 800be7e:	4a6a      	ldr	r2, [pc, #424]	@ (800c028 <PID_Init+0x1b0>)
 800be80:	601a      	str	r2, [r3, #0]
	XPID.I = 0;
 800be82:	4b68      	ldr	r3, [pc, #416]	@ (800c024 <PID_Init+0x1ac>)
 800be84:	f04f 0200 	mov.w	r2, #0
 800be88:	609a      	str	r2, [r3, #8]
	XPID.D = 60;
 800be8a:	4b66      	ldr	r3, [pc, #408]	@ (800c024 <PID_Init+0x1ac>)
 800be8c:	4a67      	ldr	r2, [pc, #412]	@ (800c02c <PID_Init+0x1b4>)
 800be8e:	615a      	str	r2, [r3, #20]

	XPID.I_LIMIT = 100.0;
 800be90:	4b64      	ldr	r3, [pc, #400]	@ (800c024 <PID_Init+0x1ac>)
 800be92:	4a67      	ldr	r2, [pc, #412]	@ (800c030 <PID_Init+0x1b8>)
 800be94:	611a      	str	r2, [r3, #16]
	XPID.OUT_LIMIT = 100.0;
 800be96:	4b63      	ldr	r3, [pc, #396]	@ (800c024 <PID_Init+0x1ac>)
 800be98:	4a65      	ldr	r2, [pc, #404]	@ (800c030 <PID_Init+0x1b8>)
 800be9a:	621a      	str	r2, [r3, #32]

	XPID.P_OUT = 0.0;
 800be9c:	4b61      	ldr	r3, [pc, #388]	@ (800c024 <PID_Init+0x1ac>)
 800be9e:	f04f 0200 	mov.w	r2, #0
 800bea2:	605a      	str	r2, [r3, #4]
	XPID.I_OUT = 0.0;
 800bea4:	4b5f      	ldr	r3, [pc, #380]	@ (800c024 <PID_Init+0x1ac>)
 800bea6:	f04f 0200 	mov.w	r2, #0
 800beaa:	60da      	str	r2, [r3, #12]
	XPID.D_OUT = 0.0;
 800beac:	4b5d      	ldr	r3, [pc, #372]	@ (800c024 <PID_Init+0x1ac>)
 800beae:	f04f 0200 	mov.w	r2, #0
 800beb2:	619a      	str	r2, [r3, #24]

	XPID.OUT = 0.0;
 800beb4:	4b5b      	ldr	r3, [pc, #364]	@ (800c024 <PID_Init+0x1ac>)
 800beb6:	f04f 0200 	mov.w	r2, #0
 800beba:	61da      	str	r2, [r3, #28]

	XPID.err = 0.0;
 800bebc:	4b59      	ldr	r3, [pc, #356]	@ (800c024 <PID_Init+0x1ac>)
 800bebe:	2200      	movs	r2, #0
 800bec0:	849a      	strh	r2, [r3, #36]	@ 0x24
	XPID.err_err = 0.0;
 800bec2:	4b58      	ldr	r3, [pc, #352]	@ (800c024 <PID_Init+0x1ac>)
 800bec4:	2200      	movs	r2, #0
 800bec6:	84da      	strh	r2, [r3, #38]	@ 0x26
	XPID.err_old = 0.0;
 800bec8:	4b56      	ldr	r3, [pc, #344]	@ (800c024 <PID_Init+0x1ac>)
 800beca:	2200      	movs	r2, #0
 800becc:	851a      	strh	r2, [r3, #40]	@ 0x28

	//========= =============Y=====================//
	YPID.P = 20;    //0.89                     //0.8 0 0.01
 800bece:	4b59      	ldr	r3, [pc, #356]	@ (800c034 <PID_Init+0x1bc>)
 800bed0:	4a55      	ldr	r2, [pc, #340]	@ (800c028 <PID_Init+0x1b0>)
 800bed2:	601a      	str	r2, [r3, #0]
	YPID.I = 0;
 800bed4:	4b57      	ldr	r3, [pc, #348]	@ (800c034 <PID_Init+0x1bc>)
 800bed6:	f04f 0200 	mov.w	r2, #0
 800beda:	609a      	str	r2, [r3, #8]
	YPID.D = 60;    //60
 800bedc:	4b55      	ldr	r3, [pc, #340]	@ (800c034 <PID_Init+0x1bc>)
 800bede:	4a53      	ldr	r2, [pc, #332]	@ (800c02c <PID_Init+0x1b4>)
 800bee0:	615a      	str	r2, [r3, #20]
	YPID.I_LIMIT = 100.0;
 800bee2:	4b54      	ldr	r3, [pc, #336]	@ (800c034 <PID_Init+0x1bc>)
 800bee4:	4a52      	ldr	r2, [pc, #328]	@ (800c030 <PID_Init+0x1b8>)
 800bee6:	611a      	str	r2, [r3, #16]
	YPID.OUT_LIMIT = 100.0;
 800bee8:	4b52      	ldr	r3, [pc, #328]	@ (800c034 <PID_Init+0x1bc>)
 800beea:	4a51      	ldr	r2, [pc, #324]	@ (800c030 <PID_Init+0x1b8>)
 800beec:	621a      	str	r2, [r3, #32]

	YPID.P_OUT = 0.0;
 800beee:	4b51      	ldr	r3, [pc, #324]	@ (800c034 <PID_Init+0x1bc>)
 800bef0:	f04f 0200 	mov.w	r2, #0
 800bef4:	605a      	str	r2, [r3, #4]
	YPID.I_OUT = 0.0;
 800bef6:	4b4f      	ldr	r3, [pc, #316]	@ (800c034 <PID_Init+0x1bc>)
 800bef8:	f04f 0200 	mov.w	r2, #0
 800befc:	60da      	str	r2, [r3, #12]
	YPID.D_OUT = 0.0;
 800befe:	4b4d      	ldr	r3, [pc, #308]	@ (800c034 <PID_Init+0x1bc>)
 800bf00:	f04f 0200 	mov.w	r2, #0
 800bf04:	619a      	str	r2, [r3, #24]

	YPID.OUT = 0.0;
 800bf06:	4b4b      	ldr	r3, [pc, #300]	@ (800c034 <PID_Init+0x1bc>)
 800bf08:	f04f 0200 	mov.w	r2, #0
 800bf0c:	61da      	str	r2, [r3, #28]

	YPID.err = 0.0;
 800bf0e:	4b49      	ldr	r3, [pc, #292]	@ (800c034 <PID_Init+0x1bc>)
 800bf10:	2200      	movs	r2, #0
 800bf12:	849a      	strh	r2, [r3, #36]	@ 0x24
	YPID.err_err = 0.0;
 800bf14:	4b47      	ldr	r3, [pc, #284]	@ (800c034 <PID_Init+0x1bc>)
 800bf16:	2200      	movs	r2, #0
 800bf18:	84da      	strh	r2, [r3, #38]	@ 0x26
	YPID.err_old = 0.0;
 800bf1a:	4b46      	ldr	r3, [pc, #280]	@ (800c034 <PID_Init+0x1bc>)
 800bf1c:	2200      	movs	r2, #0
 800bf1e:	851a      	strh	r2, [r3, #40]	@ 0x28

	//======================A=====================//
	APID.P = 0.9;
 800bf20:	4b45      	ldr	r3, [pc, #276]	@ (800c038 <PID_Init+0x1c0>)
 800bf22:	4a46      	ldr	r2, [pc, #280]	@ (800c03c <PID_Init+0x1c4>)
 800bf24:	601a      	str	r2, [r3, #0]
	APID.I = 0.0;
 800bf26:	4b44      	ldr	r3, [pc, #272]	@ (800c038 <PID_Init+0x1c0>)
 800bf28:	f04f 0200 	mov.w	r2, #0
 800bf2c:	609a      	str	r2, [r3, #8]
	APID.D = 0.0;
 800bf2e:	4b42      	ldr	r3, [pc, #264]	@ (800c038 <PID_Init+0x1c0>)
 800bf30:	f04f 0200 	mov.w	r2, #0
 800bf34:	615a      	str	r2, [r3, #20]

	APID.I_LIMIT = 1000.0;
 800bf36:	4b40      	ldr	r3, [pc, #256]	@ (800c038 <PID_Init+0x1c0>)
 800bf38:	4a41      	ldr	r2, [pc, #260]	@ (800c040 <PID_Init+0x1c8>)
 800bf3a:	611a      	str	r2, [r3, #16]
	APID.OUT_LIMIT = 2350.0;
 800bf3c:	4b3e      	ldr	r3, [pc, #248]	@ (800c038 <PID_Init+0x1c0>)
 800bf3e:	4a41      	ldr	r2, [pc, #260]	@ (800c044 <PID_Init+0x1cc>)
 800bf40:	621a      	str	r2, [r3, #32]

	APID.P_OUT = 0.0;
 800bf42:	4b3d      	ldr	r3, [pc, #244]	@ (800c038 <PID_Init+0x1c0>)
 800bf44:	f04f 0200 	mov.w	r2, #0
 800bf48:	605a      	str	r2, [r3, #4]
	APID.I_OUT = 0.0;
 800bf4a:	4b3b      	ldr	r3, [pc, #236]	@ (800c038 <PID_Init+0x1c0>)
 800bf4c:	f04f 0200 	mov.w	r2, #0
 800bf50:	60da      	str	r2, [r3, #12]
	APID.D_OUT = 0.0;
 800bf52:	4b39      	ldr	r3, [pc, #228]	@ (800c038 <PID_Init+0x1c0>)
 800bf54:	f04f 0200 	mov.w	r2, #0
 800bf58:	619a      	str	r2, [r3, #24]

	APID.OUT = 0.0;
 800bf5a:	4b37      	ldr	r3, [pc, #220]	@ (800c038 <PID_Init+0x1c0>)
 800bf5c:	f04f 0200 	mov.w	r2, #0
 800bf60:	61da      	str	r2, [r3, #28]

	APID.err = 0.0;
 800bf62:	4b35      	ldr	r3, [pc, #212]	@ (800c038 <PID_Init+0x1c0>)
 800bf64:	2200      	movs	r2, #0
 800bf66:	849a      	strh	r2, [r3, #36]	@ 0x24
	APID.err_err = 0.0;
 800bf68:	4b33      	ldr	r3, [pc, #204]	@ (800c038 <PID_Init+0x1c0>)
 800bf6a:	2200      	movs	r2, #0
 800bf6c:	84da      	strh	r2, [r3, #38]	@ 0x26
	APID.err_old = 0.0;
 800bf6e:	4b32      	ldr	r3, [pc, #200]	@ (800c038 <PID_Init+0x1c0>)
 800bf70:	2200      	movs	r2, #0
 800bf72:	851a      	strh	r2, [r3, #40]	@ 0x28
	//======================TX=====================//
	TXPID.P = 1;
 800bf74:	4b34      	ldr	r3, [pc, #208]	@ (800c048 <PID_Init+0x1d0>)
 800bf76:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 800bf7a:	601a      	str	r2, [r3, #0]
	TXPID.I = 0;
 800bf7c:	4b32      	ldr	r3, [pc, #200]	@ (800c048 <PID_Init+0x1d0>)
 800bf7e:	f04f 0200 	mov.w	r2, #0
 800bf82:	609a      	str	r2, [r3, #8]
	TXPID.D = 0.3;
 800bf84:	4b30      	ldr	r3, [pc, #192]	@ (800c048 <PID_Init+0x1d0>)
 800bf86:	4a31      	ldr	r2, [pc, #196]	@ (800c04c <PID_Init+0x1d4>)
 800bf88:	615a      	str	r2, [r3, #20]

	TXPID.I_LIMIT = 100.0;
 800bf8a:	4b2f      	ldr	r3, [pc, #188]	@ (800c048 <PID_Init+0x1d0>)
 800bf8c:	4a28      	ldr	r2, [pc, #160]	@ (800c030 <PID_Init+0x1b8>)
 800bf8e:	611a      	str	r2, [r3, #16]
	TXPID.OUT_LIMIT = 300.0;
 800bf90:	4b2d      	ldr	r3, [pc, #180]	@ (800c048 <PID_Init+0x1d0>)
 800bf92:	4a2f      	ldr	r2, [pc, #188]	@ (800c050 <PID_Init+0x1d8>)
 800bf94:	621a      	str	r2, [r3, #32]

	TXPID.P_OUT = 0.0;
 800bf96:	4b2c      	ldr	r3, [pc, #176]	@ (800c048 <PID_Init+0x1d0>)
 800bf98:	f04f 0200 	mov.w	r2, #0
 800bf9c:	605a      	str	r2, [r3, #4]
	TXPID.I_OUT = 0.0;
 800bf9e:	4b2a      	ldr	r3, [pc, #168]	@ (800c048 <PID_Init+0x1d0>)
 800bfa0:	f04f 0200 	mov.w	r2, #0
 800bfa4:	60da      	str	r2, [r3, #12]
	TXPID.D_OUT = 0.0;
 800bfa6:	4b28      	ldr	r3, [pc, #160]	@ (800c048 <PID_Init+0x1d0>)
 800bfa8:	f04f 0200 	mov.w	r2, #0
 800bfac:	619a      	str	r2, [r3, #24]

	TXPID.OUT = 0.0;
 800bfae:	4b26      	ldr	r3, [pc, #152]	@ (800c048 <PID_Init+0x1d0>)
 800bfb0:	f04f 0200 	mov.w	r2, #0
 800bfb4:	61da      	str	r2, [r3, #28]

	TXPID.err = 0.0;
 800bfb6:	4b24      	ldr	r3, [pc, #144]	@ (800c048 <PID_Init+0x1d0>)
 800bfb8:	2200      	movs	r2, #0
 800bfba:	849a      	strh	r2, [r3, #36]	@ 0x24
	TXPID.err_err = 0.0;
 800bfbc:	4b22      	ldr	r3, [pc, #136]	@ (800c048 <PID_Init+0x1d0>)
 800bfbe:	2200      	movs	r2, #0
 800bfc0:	84da      	strh	r2, [r3, #38]	@ 0x26
	TXPID.err_old = 0.0;
 800bfc2:	4b21      	ldr	r3, [pc, #132]	@ (800c048 <PID_Init+0x1d0>)
 800bfc4:	2200      	movs	r2, #0
 800bfc6:	851a      	strh	r2, [r3, #40]	@ 0x28

	//======================TY=====================//
	TYPID.P = -1;
 800bfc8:	4b22      	ldr	r3, [pc, #136]	@ (800c054 <PID_Init+0x1dc>)
 800bfca:	4a23      	ldr	r2, [pc, #140]	@ (800c058 <PID_Init+0x1e0>)
 800bfcc:	601a      	str	r2, [r3, #0]
	TYPID.I = -0;      //0.9  0.01   0.3
 800bfce:	4b21      	ldr	r3, [pc, #132]	@ (800c054 <PID_Init+0x1dc>)
 800bfd0:	f04f 0200 	mov.w	r2, #0
 800bfd4:	609a      	str	r2, [r3, #8]
	//0.9 0 0.2
	TYPID.D = -0.3;
 800bfd6:	4b1f      	ldr	r3, [pc, #124]	@ (800c054 <PID_Init+0x1dc>)
 800bfd8:	4a20      	ldr	r2, [pc, #128]	@ (800c05c <PID_Init+0x1e4>)
 800bfda:	615a      	str	r2, [r3, #20]

	TYPID.I_LIMIT = 100.0;
 800bfdc:	4b1d      	ldr	r3, [pc, #116]	@ (800c054 <PID_Init+0x1dc>)
 800bfde:	4a14      	ldr	r2, [pc, #80]	@ (800c030 <PID_Init+0x1b8>)
 800bfe0:	611a      	str	r2, [r3, #16]
	TYPID.OUT_LIMIT = 300.0;
 800bfe2:	4b1c      	ldr	r3, [pc, #112]	@ (800c054 <PID_Init+0x1dc>)
 800bfe4:	4a1a      	ldr	r2, [pc, #104]	@ (800c050 <PID_Init+0x1d8>)
 800bfe6:	621a      	str	r2, [r3, #32]

	TYPID.P_OUT = 0.0;
 800bfe8:	4b1a      	ldr	r3, [pc, #104]	@ (800c054 <PID_Init+0x1dc>)
 800bfea:	f04f 0200 	mov.w	r2, #0
 800bfee:	605a      	str	r2, [r3, #4]
	TYPID.I_OUT = 0.0;
 800bff0:	4b18      	ldr	r3, [pc, #96]	@ (800c054 <PID_Init+0x1dc>)
 800bff2:	f04f 0200 	mov.w	r2, #0
 800bff6:	60da      	str	r2, [r3, #12]
	TYPID.D_OUT = 0.0;
 800bff8:	4b16      	ldr	r3, [pc, #88]	@ (800c054 <PID_Init+0x1dc>)
 800bffa:	f04f 0200 	mov.w	r2, #0
 800bffe:	619a      	str	r2, [r3, #24]

	TYPID.OUT = 0.0;
 800c000:	4b14      	ldr	r3, [pc, #80]	@ (800c054 <PID_Init+0x1dc>)
 800c002:	f04f 0200 	mov.w	r2, #0
 800c006:	61da      	str	r2, [r3, #28]

	TYPID.err = 0.0;
 800c008:	4b12      	ldr	r3, [pc, #72]	@ (800c054 <PID_Init+0x1dc>)
 800c00a:	2200      	movs	r2, #0
 800c00c:	849a      	strh	r2, [r3, #36]	@ 0x24
	TYPID.err_err = 0.0;
 800c00e:	4b11      	ldr	r3, [pc, #68]	@ (800c054 <PID_Init+0x1dc>)
 800c010:	2200      	movs	r2, #0
 800c012:	84da      	strh	r2, [r3, #38]	@ 0x26
	TYPID.err_old = 0.0;
 800c014:	4b0f      	ldr	r3, [pc, #60]	@ (800c054 <PID_Init+0x1dc>)
 800c016:	2200      	movs	r2, #0
 800c018:	851a      	strh	r2, [r3, #40]	@ 0x28
}
 800c01a:	bf00      	nop
 800c01c:	46bd      	mov	sp, r7
 800c01e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c022:	4770      	bx	lr
 800c024:	24000b48 	.word	0x24000b48
 800c028:	41a00000 	.word	0x41a00000
 800c02c:	42700000 	.word	0x42700000
 800c030:	42c80000 	.word	0x42c80000
 800c034:	24000b74 	.word	0x24000b74
 800c038:	24000ba0 	.word	0x24000ba0
 800c03c:	3f666666 	.word	0x3f666666
 800c040:	447a0000 	.word	0x447a0000
 800c044:	4512e000 	.word	0x4512e000
 800c048:	24000bcc 	.word	0x24000bcc
 800c04c:	3e99999a 	.word	0x3e99999a
 800c050:	43960000 	.word	0x43960000
 800c054:	24000bf8 	.word	0x24000bf8
 800c058:	bf800000 	.word	0xbf800000
 800c05c:	be99999a 	.word	0xbe99999a

0800c060 <Tx_X_Ctrl>:
	PID->err_old = PID->err;

	return PID->OUT;
}
/* TX的X轴调整 */
short Tx_X_Ctrl(_PID *PID, float goal) {
 800c060:	b580      	push	{r7, lr}
 800c062:	b082      	sub	sp, #8
 800c064:	af00      	add	r7, sp, #0
 800c066:	6078      	str	r0, [r7, #4]
 800c068:	ed87 0a00 	vstr	s0, [r7]
	PID->err = Tx_NOW - goal;
 800c06c:	4b4e      	ldr	r3, [pc, #312]	@ (800c1a8 <Tx_X_Ctrl+0x148>)
 800c06e:	ed93 7a00 	vldr	s14, [r3]
 800c072:	edd7 7a00 	vldr	s15, [r7]
 800c076:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c07a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800c07e:	ee17 3a90 	vmov	r3, s15
 800c082:	b21a      	sxth	r2, r3
 800c084:	687b      	ldr	r3, [r7, #4]
 800c086:	849a      	strh	r2, [r3, #36]	@ 0x24

	PID->err_err = PID->err - PID->err_old;
 800c088:	687b      	ldr	r3, [r7, #4]
 800c08a:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	@ 0x24
 800c08e:	b29a      	uxth	r2, r3
 800c090:	687b      	ldr	r3, [r7, #4]
 800c092:	f9b3 3028 	ldrsh.w	r3, [r3, #40]	@ 0x28
 800c096:	b29b      	uxth	r3, r3
 800c098:	1ad3      	subs	r3, r2, r3
 800c09a:	b29b      	uxth	r3, r3
 800c09c:	b21a      	sxth	r2, r3
 800c09e:	687b      	ldr	r3, [r7, #4]
 800c0a0:	84da      	strh	r2, [r3, #38]	@ 0x26

	PID->P_OUT = PID->P * PID->err;
 800c0a2:	687b      	ldr	r3, [r7, #4]
 800c0a4:	ed93 7a00 	vldr	s14, [r3]
 800c0a8:	687b      	ldr	r3, [r7, #4]
 800c0aa:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	@ 0x24
 800c0ae:	ee07 3a90 	vmov	s15, r3
 800c0b2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c0b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c0ba:	687b      	ldr	r3, [r7, #4]
 800c0bc:	edc3 7a01 	vstr	s15, [r3, #4]
	PID->I_OUT += PID->I * PID->err;
 800c0c0:	687b      	ldr	r3, [r7, #4]
 800c0c2:	ed93 7a03 	vldr	s14, [r3, #12]
 800c0c6:	687b      	ldr	r3, [r7, #4]
 800c0c8:	edd3 6a02 	vldr	s13, [r3, #8]
 800c0cc:	687b      	ldr	r3, [r7, #4]
 800c0ce:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	@ 0x24
 800c0d2:	ee07 3a90 	vmov	s15, r3
 800c0d6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c0da:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800c0de:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c0e2:	687b      	ldr	r3, [r7, #4]
 800c0e4:	edc3 7a03 	vstr	s15, [r3, #12]
	PID->D_OUT = PID->D * PID->err_err;
 800c0e8:	687b      	ldr	r3, [r7, #4]
 800c0ea:	ed93 7a05 	vldr	s14, [r3, #20]
 800c0ee:	687b      	ldr	r3, [r7, #4]
 800c0f0:	f9b3 3026 	ldrsh.w	r3, [r3, #38]	@ 0x26
 800c0f4:	ee07 3a90 	vmov	s15, r3
 800c0f8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c0fc:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c100:	687b      	ldr	r3, [r7, #4]
 800c102:	edc3 7a06 	vstr	s15, [r3, #24]

	PID->I_OUT = limit(PID->I_OUT, -PID->I_LIMIT, PID->I_LIMIT);
 800c106:	687b      	ldr	r3, [r7, #4]
 800c108:	ed93 7a03 	vldr	s14, [r3, #12]
 800c10c:	687b      	ldr	r3, [r7, #4]
 800c10e:	edd3 7a04 	vldr	s15, [r3, #16]
 800c112:	eef1 7a67 	vneg.f32	s15, s15
 800c116:	687b      	ldr	r3, [r7, #4]
 800c118:	edd3 6a04 	vldr	s13, [r3, #16]
 800c11c:	eeb0 1a66 	vmov.f32	s2, s13
 800c120:	eef0 0a67 	vmov.f32	s1, s15
 800c124:	eeb0 0a47 	vmov.f32	s0, s14
 800c128:	f7ff fe7a 	bl	800be20 <limit>
 800c12c:	eef0 7a40 	vmov.f32	s15, s0
 800c130:	687b      	ldr	r3, [r7, #4]
 800c132:	edc3 7a03 	vstr	s15, [r3, #12]

	PID->OUT = PID->P_OUT + PID->I_OUT + PID->D_OUT;
 800c136:	687b      	ldr	r3, [r7, #4]
 800c138:	ed93 7a01 	vldr	s14, [r3, #4]
 800c13c:	687b      	ldr	r3, [r7, #4]
 800c13e:	edd3 7a03 	vldr	s15, [r3, #12]
 800c142:	ee37 7a27 	vadd.f32	s14, s14, s15
 800c146:	687b      	ldr	r3, [r7, #4]
 800c148:	edd3 7a06 	vldr	s15, [r3, #24]
 800c14c:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c150:	687b      	ldr	r3, [r7, #4]
 800c152:	edc3 7a07 	vstr	s15, [r3, #28]

	PID->OUT = limit(PID->OUT, -PID->OUT_LIMIT, PID->OUT_LIMIT);
 800c156:	687b      	ldr	r3, [r7, #4]
 800c158:	ed93 7a07 	vldr	s14, [r3, #28]
 800c15c:	687b      	ldr	r3, [r7, #4]
 800c15e:	edd3 7a08 	vldr	s15, [r3, #32]
 800c162:	eef1 7a67 	vneg.f32	s15, s15
 800c166:	687b      	ldr	r3, [r7, #4]
 800c168:	edd3 6a08 	vldr	s13, [r3, #32]
 800c16c:	eeb0 1a66 	vmov.f32	s2, s13
 800c170:	eef0 0a67 	vmov.f32	s1, s15
 800c174:	eeb0 0a47 	vmov.f32	s0, s14
 800c178:	f7ff fe52 	bl	800be20 <limit>
 800c17c:	eef0 7a40 	vmov.f32	s15, s0
 800c180:	687b      	ldr	r3, [r7, #4]
 800c182:	edc3 7a07 	vstr	s15, [r3, #28]

	PID->err_old = PID->err;
 800c186:	687b      	ldr	r3, [r7, #4]
 800c188:	f9b3 2024 	ldrsh.w	r2, [r3, #36]	@ 0x24
 800c18c:	687b      	ldr	r3, [r7, #4]
 800c18e:	851a      	strh	r2, [r3, #40]	@ 0x28

	return PID->OUT;
 800c190:	687b      	ldr	r3, [r7, #4]
 800c192:	edd3 7a07 	vldr	s15, [r3, #28]
 800c196:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800c19a:	ee17 3a90 	vmov	r3, s15
 800c19e:	b21b      	sxth	r3, r3
}
 800c1a0:	4618      	mov	r0, r3
 800c1a2:	3708      	adds	r7, #8
 800c1a4:	46bd      	mov	sp, r7
 800c1a6:	bd80      	pop	{r7, pc}
 800c1a8:	24000454 	.word	0x24000454

0800c1ac <Tx_Y_Ctrl>:

/* TX的Y轴调整 */
short Tx_Y_Ctrl(_PID *PID, float goal) {
 800c1ac:	b580      	push	{r7, lr}
 800c1ae:	b082      	sub	sp, #8
 800c1b0:	af00      	add	r7, sp, #0
 800c1b2:	6078      	str	r0, [r7, #4]
 800c1b4:	ed87 0a00 	vstr	s0, [r7]
	PID->err = Ty_NOW - goal;
 800c1b8:	4b4e      	ldr	r3, [pc, #312]	@ (800c2f4 <Tx_Y_Ctrl+0x148>)
 800c1ba:	ed93 7a00 	vldr	s14, [r3]
 800c1be:	edd7 7a00 	vldr	s15, [r7]
 800c1c2:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c1c6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800c1ca:	ee17 3a90 	vmov	r3, s15
 800c1ce:	b21a      	sxth	r2, r3
 800c1d0:	687b      	ldr	r3, [r7, #4]
 800c1d2:	849a      	strh	r2, [r3, #36]	@ 0x24

	PID->err_err = PID->err - PID->err_old;
 800c1d4:	687b      	ldr	r3, [r7, #4]
 800c1d6:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	@ 0x24
 800c1da:	b29a      	uxth	r2, r3
 800c1dc:	687b      	ldr	r3, [r7, #4]
 800c1de:	f9b3 3028 	ldrsh.w	r3, [r3, #40]	@ 0x28
 800c1e2:	b29b      	uxth	r3, r3
 800c1e4:	1ad3      	subs	r3, r2, r3
 800c1e6:	b29b      	uxth	r3, r3
 800c1e8:	b21a      	sxth	r2, r3
 800c1ea:	687b      	ldr	r3, [r7, #4]
 800c1ec:	84da      	strh	r2, [r3, #38]	@ 0x26

	PID->P_OUT = PID->P * PID->err;
 800c1ee:	687b      	ldr	r3, [r7, #4]
 800c1f0:	ed93 7a00 	vldr	s14, [r3]
 800c1f4:	687b      	ldr	r3, [r7, #4]
 800c1f6:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	@ 0x24
 800c1fa:	ee07 3a90 	vmov	s15, r3
 800c1fe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c202:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c206:	687b      	ldr	r3, [r7, #4]
 800c208:	edc3 7a01 	vstr	s15, [r3, #4]
	PID->I_OUT += PID->I * PID->err;
 800c20c:	687b      	ldr	r3, [r7, #4]
 800c20e:	ed93 7a03 	vldr	s14, [r3, #12]
 800c212:	687b      	ldr	r3, [r7, #4]
 800c214:	edd3 6a02 	vldr	s13, [r3, #8]
 800c218:	687b      	ldr	r3, [r7, #4]
 800c21a:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	@ 0x24
 800c21e:	ee07 3a90 	vmov	s15, r3
 800c222:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c226:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800c22a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c22e:	687b      	ldr	r3, [r7, #4]
 800c230:	edc3 7a03 	vstr	s15, [r3, #12]
	PID->D_OUT = PID->D * PID->err_err;
 800c234:	687b      	ldr	r3, [r7, #4]
 800c236:	ed93 7a05 	vldr	s14, [r3, #20]
 800c23a:	687b      	ldr	r3, [r7, #4]
 800c23c:	f9b3 3026 	ldrsh.w	r3, [r3, #38]	@ 0x26
 800c240:	ee07 3a90 	vmov	s15, r3
 800c244:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c248:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c24c:	687b      	ldr	r3, [r7, #4]
 800c24e:	edc3 7a06 	vstr	s15, [r3, #24]

	PID->I_OUT = limit(PID->I_OUT, -PID->I_LIMIT, PID->I_LIMIT);
 800c252:	687b      	ldr	r3, [r7, #4]
 800c254:	ed93 7a03 	vldr	s14, [r3, #12]
 800c258:	687b      	ldr	r3, [r7, #4]
 800c25a:	edd3 7a04 	vldr	s15, [r3, #16]
 800c25e:	eef1 7a67 	vneg.f32	s15, s15
 800c262:	687b      	ldr	r3, [r7, #4]
 800c264:	edd3 6a04 	vldr	s13, [r3, #16]
 800c268:	eeb0 1a66 	vmov.f32	s2, s13
 800c26c:	eef0 0a67 	vmov.f32	s1, s15
 800c270:	eeb0 0a47 	vmov.f32	s0, s14
 800c274:	f7ff fdd4 	bl	800be20 <limit>
 800c278:	eef0 7a40 	vmov.f32	s15, s0
 800c27c:	687b      	ldr	r3, [r7, #4]
 800c27e:	edc3 7a03 	vstr	s15, [r3, #12]

	PID->OUT = PID->P_OUT + PID->I_OUT + PID->D_OUT;
 800c282:	687b      	ldr	r3, [r7, #4]
 800c284:	ed93 7a01 	vldr	s14, [r3, #4]
 800c288:	687b      	ldr	r3, [r7, #4]
 800c28a:	edd3 7a03 	vldr	s15, [r3, #12]
 800c28e:	ee37 7a27 	vadd.f32	s14, s14, s15
 800c292:	687b      	ldr	r3, [r7, #4]
 800c294:	edd3 7a06 	vldr	s15, [r3, #24]
 800c298:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c29c:	687b      	ldr	r3, [r7, #4]
 800c29e:	edc3 7a07 	vstr	s15, [r3, #28]

	PID->OUT = limit(PID->OUT, -PID->OUT_LIMIT, PID->OUT_LIMIT);
 800c2a2:	687b      	ldr	r3, [r7, #4]
 800c2a4:	ed93 7a07 	vldr	s14, [r3, #28]
 800c2a8:	687b      	ldr	r3, [r7, #4]
 800c2aa:	edd3 7a08 	vldr	s15, [r3, #32]
 800c2ae:	eef1 7a67 	vneg.f32	s15, s15
 800c2b2:	687b      	ldr	r3, [r7, #4]
 800c2b4:	edd3 6a08 	vldr	s13, [r3, #32]
 800c2b8:	eeb0 1a66 	vmov.f32	s2, s13
 800c2bc:	eef0 0a67 	vmov.f32	s1, s15
 800c2c0:	eeb0 0a47 	vmov.f32	s0, s14
 800c2c4:	f7ff fdac 	bl	800be20 <limit>
 800c2c8:	eef0 7a40 	vmov.f32	s15, s0
 800c2cc:	687b      	ldr	r3, [r7, #4]
 800c2ce:	edc3 7a07 	vstr	s15, [r3, #28]

	PID->err_old = PID->err;
 800c2d2:	687b      	ldr	r3, [r7, #4]
 800c2d4:	f9b3 2024 	ldrsh.w	r2, [r3, #36]	@ 0x24
 800c2d8:	687b      	ldr	r3, [r7, #4]
 800c2da:	851a      	strh	r2, [r3, #40]	@ 0x28

	return PID->OUT;
 800c2dc:	687b      	ldr	r3, [r7, #4]
 800c2de:	edd3 7a07 	vldr	s15, [r3, #28]
 800c2e2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800c2e6:	ee17 3a90 	vmov	r3, s15
 800c2ea:	b21b      	sxth	r3, r3
}
 800c2ec:	4618      	mov	r0, r3
 800c2ee:	3708      	adds	r7, #8
 800c2f0:	46bd      	mov	sp, r7
 800c2f2:	bd80      	pop	{r7, pc}
 800c2f4:	24000458 	.word	0x24000458

0800c2f8 <GetRxFlag>:



int time5_jiancha = 0;

uint8_t GetRxFlag(void) {
 800c2f8:	b480      	push	{r7}
 800c2fa:	af00      	add	r7, sp, #0
	if (RxFlag == 1) {
 800c2fc:	4b07      	ldr	r3, [pc, #28]	@ (800c31c <GetRxFlag+0x24>)
 800c2fe:	781b      	ldrb	r3, [r3, #0]
 800c300:	2b01      	cmp	r3, #1
 800c302:	d104      	bne.n	800c30e <GetRxFlag+0x16>
		RxFlag = 0;
 800c304:	4b05      	ldr	r3, [pc, #20]	@ (800c31c <GetRxFlag+0x24>)
 800c306:	2200      	movs	r2, #0
 800c308:	701a      	strb	r2, [r3, #0]
		return 1;
 800c30a:	2301      	movs	r3, #1
 800c30c:	e000      	b.n	800c310 <GetRxFlag+0x18>
	}
	return 0;
 800c30e:	2300      	movs	r3, #0
}
 800c310:	4618      	mov	r0, r3
 800c312:	46bd      	mov	sp, r7
 800c314:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c318:	4770      	bx	lr
 800c31a:	bf00      	nop
 800c31c:	2400029d 	.word	0x2400029d

0800c320 <Move_Line>:
//		;
////	RxFlag = 0;·
//	HAL_Delay(30);
//}

bool Move_Line(u16 speed, u8 acc, u32 length) {
 800c320:	b580      	push	{r7, lr}
 800c322:	b086      	sub	sp, #24
 800c324:	af04      	add	r7, sp, #16
 800c326:	4603      	mov	r3, r0
 800c328:	603a      	str	r2, [r7, #0]
 800c32a:	80fb      	strh	r3, [r7, #6]
 800c32c:	460b      	mov	r3, r1
 800c32e:	717b      	strb	r3, [r7, #5]
	// 查询当前是否有阻塞操作,有阻塞操作，结束函数并返回false
	if(Choke_Flag == true)
 800c330:	4b26      	ldr	r3, [pc, #152]	@ (800c3cc <Move_Line+0xac>)
 800c332:	781b      	ldrb	r3, [r3, #0]
 800c334:	2b00      	cmp	r3, #0
 800c336:	d001      	beq.n	800c33c <Move_Line+0x1c>
		return  false;
 800c338:	2300      	movs	r3, #0
 800c33a:	e042      	b.n	800c3c2 <Move_Line+0xa2>
	else
		Choke_Flag = true;
 800c33c:	4b23      	ldr	r3, [pc, #140]	@ (800c3cc <Move_Line+0xac>)
 800c33e:	2201      	movs	r2, #1
 800c340:	701a      	strb	r2, [r3, #0]
	// 无阻塞操作，申请阻塞
	Apply_Chock = true;
 800c342:	4b23      	ldr	r3, [pc, #140]	@ (800c3d0 <Move_Line+0xb0>)
 800c344:	2201      	movs	r2, #1
 800c346:	701a      	strb	r2, [r3, #0]
	// 底盘步进电机移动
	Emm_V5_Pos_Control(1, 0, speed, acc, length, 0, true);
 800c348:	7979      	ldrb	r1, [r7, #5]
 800c34a:	88fa      	ldrh	r2, [r7, #6]
 800c34c:	2301      	movs	r3, #1
 800c34e:	9302      	str	r3, [sp, #8]
 800c350:	2300      	movs	r3, #0
 800c352:	9301      	str	r3, [sp, #4]
 800c354:	683b      	ldr	r3, [r7, #0]
 800c356:	9300      	str	r3, [sp, #0]
 800c358:	460b      	mov	r3, r1
 800c35a:	2100      	movs	r1, #0
 800c35c:	2001      	movs	r0, #1
 800c35e:	f7ff fccf 	bl	800bd00 <Emm_V5_Pos_Control>
	Emm_V5_Pos_Control(2, 0, speed, acc, length, 0, true);
 800c362:	7979      	ldrb	r1, [r7, #5]
 800c364:	88fa      	ldrh	r2, [r7, #6]
 800c366:	2301      	movs	r3, #1
 800c368:	9302      	str	r3, [sp, #8]
 800c36a:	2300      	movs	r3, #0
 800c36c:	9301      	str	r3, [sp, #4]
 800c36e:	683b      	ldr	r3, [r7, #0]
 800c370:	9300      	str	r3, [sp, #0]
 800c372:	460b      	mov	r3, r1
 800c374:	2100      	movs	r1, #0
 800c376:	2002      	movs	r0, #2
 800c378:	f7ff fcc2 	bl	800bd00 <Emm_V5_Pos_Control>
	Emm_V5_Pos_Control(3, 0, speed, acc, length, 0, true);
 800c37c:	7979      	ldrb	r1, [r7, #5]
 800c37e:	88fa      	ldrh	r2, [r7, #6]
 800c380:	2301      	movs	r3, #1
 800c382:	9302      	str	r3, [sp, #8]
 800c384:	2300      	movs	r3, #0
 800c386:	9301      	str	r3, [sp, #4]
 800c388:	683b      	ldr	r3, [r7, #0]
 800c38a:	9300      	str	r3, [sp, #0]
 800c38c:	460b      	mov	r3, r1
 800c38e:	2100      	movs	r1, #0
 800c390:	2003      	movs	r0, #3
 800c392:	f7ff fcb5 	bl	800bd00 <Emm_V5_Pos_Control>
	Emm_V5_Pos_Control(4, 0, speed, acc, length, 0, true);
 800c396:	7979      	ldrb	r1, [r7, #5]
 800c398:	88fa      	ldrh	r2, [r7, #6]
 800c39a:	2301      	movs	r3, #1
 800c39c:	9302      	str	r3, [sp, #8]
 800c39e:	2300      	movs	r3, #0
 800c3a0:	9301      	str	r3, [sp, #4]
 800c3a2:	683b      	ldr	r3, [r7, #0]
 800c3a4:	9300      	str	r3, [sp, #0]
 800c3a6:	460b      	mov	r3, r1
 800c3a8:	2100      	movs	r1, #0
 800c3aa:	2004      	movs	r0, #4
 800c3ac:	f7ff fca8 	bl	800bd00 <Emm_V5_Pos_Control>
	// 触发多机同步开始运动
	Emm_V5_Synchronous_motion();
 800c3b0:	f7ff fd1c 	bl	800bdec <Emm_V5_Synchronous_motion>
	// 使能阻塞定时器中断
	HAL_TIM_Base_Start_IT(&htim12);
 800c3b4:	4807      	ldr	r0, [pc, #28]	@ (800c3d4 <Move_Line+0xb4>)
 800c3b6:	f7fb fd1f 	bl	8007df8 <HAL_TIM_Base_Start_IT>
	Call_Flag = true;
 800c3ba:	4b07      	ldr	r3, [pc, #28]	@ (800c3d8 <Move_Line+0xb8>)
 800c3bc:	2201      	movs	r2, #1
 800c3be:	701a      	strb	r2, [r3, #0]
	return true;
 800c3c0:	2301      	movs	r3, #1
}
 800c3c2:	4618      	mov	r0, r3
 800c3c4:	3708      	adds	r7, #8
 800c3c6:	46bd      	mov	sp, r7
 800c3c8:	bd80      	pop	{r7, pc}
 800c3ca:	bf00      	nop
 800c3cc:	24000c2c 	.word	0x24000c2c
 800c3d0:	24000c2d 	.word	0x24000c2d
 800c3d4:	24000574 	.word	0x24000574
 800c3d8:	24000c2e 	.word	0x24000c2e

0800c3dc <Move_Left>:
bool Move_Left(u16 speed, u8 acc, u32 length) {
 800c3dc:	b580      	push	{r7, lr}
 800c3de:	b086      	sub	sp, #24
 800c3e0:	af04      	add	r7, sp, #16
 800c3e2:	4603      	mov	r3, r0
 800c3e4:	603a      	str	r2, [r7, #0]
 800c3e6:	80fb      	strh	r3, [r7, #6]
 800c3e8:	460b      	mov	r3, r1
 800c3ea:	717b      	strb	r3, [r7, #5]
	// 查询当前是否有阻塞操作,有阻塞操作，结束函数并返回false
	if(Choke_Flag == true)
 800c3ec:	4b26      	ldr	r3, [pc, #152]	@ (800c488 <Move_Left+0xac>)
 800c3ee:	781b      	ldrb	r3, [r3, #0]
 800c3f0:	2b00      	cmp	r3, #0
 800c3f2:	d001      	beq.n	800c3f8 <Move_Left+0x1c>
		return  false;
 800c3f4:	2300      	movs	r3, #0
 800c3f6:	e042      	b.n	800c47e <Move_Left+0xa2>
	else
		Choke_Flag = true;
 800c3f8:	4b23      	ldr	r3, [pc, #140]	@ (800c488 <Move_Left+0xac>)
 800c3fa:	2201      	movs	r2, #1
 800c3fc:	701a      	strb	r2, [r3, #0]
	// 无阻塞操作，申请阻塞
	Apply_Chock = true;
 800c3fe:	4b23      	ldr	r3, [pc, #140]	@ (800c48c <Move_Left+0xb0>)
 800c400:	2201      	movs	r2, #1
 800c402:	701a      	strb	r2, [r3, #0]
	// 底盘步进电机移动
	Emm_V5_Pos_Control(1, 1, speed, acc, length, 0, true);
 800c404:	7979      	ldrb	r1, [r7, #5]
 800c406:	88fa      	ldrh	r2, [r7, #6]
 800c408:	2301      	movs	r3, #1
 800c40a:	9302      	str	r3, [sp, #8]
 800c40c:	2300      	movs	r3, #0
 800c40e:	9301      	str	r3, [sp, #4]
 800c410:	683b      	ldr	r3, [r7, #0]
 800c412:	9300      	str	r3, [sp, #0]
 800c414:	460b      	mov	r3, r1
 800c416:	2101      	movs	r1, #1
 800c418:	2001      	movs	r0, #1
 800c41a:	f7ff fc71 	bl	800bd00 <Emm_V5_Pos_Control>
	Emm_V5_Pos_Control(2, 0, speed, acc, length, 0, true);
 800c41e:	7979      	ldrb	r1, [r7, #5]
 800c420:	88fa      	ldrh	r2, [r7, #6]
 800c422:	2301      	movs	r3, #1
 800c424:	9302      	str	r3, [sp, #8]
 800c426:	2300      	movs	r3, #0
 800c428:	9301      	str	r3, [sp, #4]
 800c42a:	683b      	ldr	r3, [r7, #0]
 800c42c:	9300      	str	r3, [sp, #0]
 800c42e:	460b      	mov	r3, r1
 800c430:	2100      	movs	r1, #0
 800c432:	2002      	movs	r0, #2
 800c434:	f7ff fc64 	bl	800bd00 <Emm_V5_Pos_Control>
	Emm_V5_Pos_Control(3, 1, speed, acc, length, 0, true);
 800c438:	7979      	ldrb	r1, [r7, #5]
 800c43a:	88fa      	ldrh	r2, [r7, #6]
 800c43c:	2301      	movs	r3, #1
 800c43e:	9302      	str	r3, [sp, #8]
 800c440:	2300      	movs	r3, #0
 800c442:	9301      	str	r3, [sp, #4]
 800c444:	683b      	ldr	r3, [r7, #0]
 800c446:	9300      	str	r3, [sp, #0]
 800c448:	460b      	mov	r3, r1
 800c44a:	2101      	movs	r1, #1
 800c44c:	2003      	movs	r0, #3
 800c44e:	f7ff fc57 	bl	800bd00 <Emm_V5_Pos_Control>
	Emm_V5_Pos_Control(4, 0, speed, acc, length, 0, true);
 800c452:	7979      	ldrb	r1, [r7, #5]
 800c454:	88fa      	ldrh	r2, [r7, #6]
 800c456:	2301      	movs	r3, #1
 800c458:	9302      	str	r3, [sp, #8]
 800c45a:	2300      	movs	r3, #0
 800c45c:	9301      	str	r3, [sp, #4]
 800c45e:	683b      	ldr	r3, [r7, #0]
 800c460:	9300      	str	r3, [sp, #0]
 800c462:	460b      	mov	r3, r1
 800c464:	2100      	movs	r1, #0
 800c466:	2004      	movs	r0, #4
 800c468:	f7ff fc4a 	bl	800bd00 <Emm_V5_Pos_Control>
	// 触发多机同步开始运动
	Emm_V5_Synchronous_motion();
 800c46c:	f7ff fcbe 	bl	800bdec <Emm_V5_Synchronous_motion>
	// 使能阻塞定时器中断
	HAL_TIM_Base_Start_IT(&htim12);
 800c470:	4807      	ldr	r0, [pc, #28]	@ (800c490 <Move_Left+0xb4>)
 800c472:	f7fb fcc1 	bl	8007df8 <HAL_TIM_Base_Start_IT>
	Call_Flag = true;
 800c476:	4b07      	ldr	r3, [pc, #28]	@ (800c494 <Move_Left+0xb8>)
 800c478:	2201      	movs	r2, #1
 800c47a:	701a      	strb	r2, [r3, #0]
	return true;
 800c47c:	2301      	movs	r3, #1
}
 800c47e:	4618      	mov	r0, r3
 800c480:	3708      	adds	r7, #8
 800c482:	46bd      	mov	sp, r7
 800c484:	bd80      	pop	{r7, pc}
 800c486:	bf00      	nop
 800c488:	24000c2c 	.word	0x24000c2c
 800c48c:	24000c2d 	.word	0x24000c2d
 800c490:	24000574 	.word	0x24000574
 800c494:	24000c2e 	.word	0x24000c2e

0800c498 <Move_Back>:
// 		;
// //	RxFlag = 0;
// 	HAL_Delay(30);
// }

void Move_Back(u16 speed, u8 acc, u32 length) {
 800c498:	b580      	push	{r7, lr}
 800c49a:	b088      	sub	sp, #32
 800c49c:	af04      	add	r7, sp, #16
 800c49e:	4603      	mov	r3, r0
 800c4a0:	603a      	str	r2, [r7, #0]
 800c4a2:	80fb      	strh	r3, [r7, #6]
 800c4a4:	460b      	mov	r3, r1
 800c4a6:	717b      	strb	r3, [r7, #5]
	int time;
	time = length / speed * 20;  //毫秒
 800c4a8:	88fb      	ldrh	r3, [r7, #6]
 800c4aa:	683a      	ldr	r2, [r7, #0]
 800c4ac:	fbb2 f2f3 	udiv	r2, r2, r3
 800c4b0:	4613      	mov	r3, r2
 800c4b2:	009b      	lsls	r3, r3, #2
 800c4b4:	4413      	add	r3, r2
 800c4b6:	009b      	lsls	r3, r3, #2
 800c4b8:	60fb      	str	r3, [r7, #12]
	Emm_V5_Pos_Control(1, 1, speed, acc, length, 0, true);
 800c4ba:	7979      	ldrb	r1, [r7, #5]
 800c4bc:	88fa      	ldrh	r2, [r7, #6]
 800c4be:	2301      	movs	r3, #1
 800c4c0:	9302      	str	r3, [sp, #8]
 800c4c2:	2300      	movs	r3, #0
 800c4c4:	9301      	str	r3, [sp, #4]
 800c4c6:	683b      	ldr	r3, [r7, #0]
 800c4c8:	9300      	str	r3, [sp, #0]
 800c4ca:	460b      	mov	r3, r1
 800c4cc:	2101      	movs	r1, #1
 800c4ce:	2001      	movs	r0, #1
 800c4d0:	f7ff fc16 	bl	800bd00 <Emm_V5_Pos_Control>
	Emm_V5_Pos_Control(2, 1, speed, acc, length, 0, true);
 800c4d4:	7979      	ldrb	r1, [r7, #5]
 800c4d6:	88fa      	ldrh	r2, [r7, #6]
 800c4d8:	2301      	movs	r3, #1
 800c4da:	9302      	str	r3, [sp, #8]
 800c4dc:	2300      	movs	r3, #0
 800c4de:	9301      	str	r3, [sp, #4]
 800c4e0:	683b      	ldr	r3, [r7, #0]
 800c4e2:	9300      	str	r3, [sp, #0]
 800c4e4:	460b      	mov	r3, r1
 800c4e6:	2101      	movs	r1, #1
 800c4e8:	2002      	movs	r0, #2
 800c4ea:	f7ff fc09 	bl	800bd00 <Emm_V5_Pos_Control>
	Emm_V5_Pos_Control(3, 1, speed, acc, length, 0, true);
 800c4ee:	7979      	ldrb	r1, [r7, #5]
 800c4f0:	88fa      	ldrh	r2, [r7, #6]
 800c4f2:	2301      	movs	r3, #1
 800c4f4:	9302      	str	r3, [sp, #8]
 800c4f6:	2300      	movs	r3, #0
 800c4f8:	9301      	str	r3, [sp, #4]
 800c4fa:	683b      	ldr	r3, [r7, #0]
 800c4fc:	9300      	str	r3, [sp, #0]
 800c4fe:	460b      	mov	r3, r1
 800c500:	2101      	movs	r1, #1
 800c502:	2003      	movs	r0, #3
 800c504:	f7ff fbfc 	bl	800bd00 <Emm_V5_Pos_Control>
	Emm_V5_Pos_Control(4, 1, speed, acc, length, 0, true);
 800c508:	7979      	ldrb	r1, [r7, #5]
 800c50a:	88fa      	ldrh	r2, [r7, #6]
 800c50c:	2301      	movs	r3, #1
 800c50e:	9302      	str	r3, [sp, #8]
 800c510:	2300      	movs	r3, #0
 800c512:	9301      	str	r3, [sp, #4]
 800c514:	683b      	ldr	r3, [r7, #0]
 800c516:	9300      	str	r3, [sp, #0]
 800c518:	460b      	mov	r3, r1
 800c51a:	2101      	movs	r1, #1
 800c51c:	2004      	movs	r0, #4
 800c51e:	f7ff fbef 	bl	800bd00 <Emm_V5_Pos_Control>

	Emm_V5_Synchronous_motion(); // 触发多机同步开始运动
 800c522:	f7ff fc63 	bl	800bdec <Emm_V5_Synchronous_motion>


	Emm_mode = 1;
 800c526:	4b0f      	ldr	r3, [pc, #60]	@ (800c564 <Move_Back+0xcc>)
 800c528:	2201      	movs	r2, #1
 800c52a:	701a      	strb	r2, [r3, #0]
	time5_jiancha = (time + 800) / 10;
 800c52c:	68fb      	ldr	r3, [r7, #12]
 800c52e:	f503 7348 	add.w	r3, r3, #800	@ 0x320
 800c532:	4a0d      	ldr	r2, [pc, #52]	@ (800c568 <Move_Back+0xd0>)
 800c534:	fb82 1203 	smull	r1, r2, r2, r3
 800c538:	1092      	asrs	r2, r2, #2
 800c53a:	17db      	asrs	r3, r3, #31
 800c53c:	1ad3      	subs	r3, r2, r3
 800c53e:	4a0b      	ldr	r2, [pc, #44]	@ (800c56c <Move_Back+0xd4>)
 800c540:	6013      	str	r3, [r2, #0]
	while ((GetRxFlag() == 0) && (time5_jiancha != 0))
 800c542:	bf00      	nop
 800c544:	f7ff fed8 	bl	800c2f8 <GetRxFlag>
 800c548:	4603      	mov	r3, r0
 800c54a:	2b00      	cmp	r3, #0
 800c54c:	d103      	bne.n	800c556 <Move_Back+0xbe>
 800c54e:	4b07      	ldr	r3, [pc, #28]	@ (800c56c <Move_Back+0xd4>)
 800c550:	681b      	ldr	r3, [r3, #0]
 800c552:	2b00      	cmp	r3, #0
 800c554:	d1f6      	bne.n	800c544 <Move_Back+0xac>
		;
//	RxFlag = 0;
	HAL_Delay(30);
 800c556:	201e      	movs	r0, #30
 800c558:	f7f6 fbf2 	bl	8002d40 <HAL_Delay>
}
 800c55c:	bf00      	nop
 800c55e:	3710      	adds	r7, #16
 800c560:	46bd      	mov	sp, r7
 800c562:	bd80      	pop	{r7, pc}
 800c564:	2400029c 	.word	0x2400029c
 800c568:	66666667 	.word	0x66666667
 800c56c:	24000c30 	.word	0x24000c30

0800c570 <Move_Right>:

void Move_Right(u16 speed, u8 acc, u32 length) {
 800c570:	b580      	push	{r7, lr}
 800c572:	b088      	sub	sp, #32
 800c574:	af04      	add	r7, sp, #16
 800c576:	4603      	mov	r3, r0
 800c578:	603a      	str	r2, [r7, #0]
 800c57a:	80fb      	strh	r3, [r7, #6]
 800c57c:	460b      	mov	r3, r1
 800c57e:	717b      	strb	r3, [r7, #5]
	int time;
	time = length / speed * 20;  //毫秒
 800c580:	88fb      	ldrh	r3, [r7, #6]
 800c582:	683a      	ldr	r2, [r7, #0]
 800c584:	fbb2 f2f3 	udiv	r2, r2, r3
 800c588:	4613      	mov	r3, r2
 800c58a:	009b      	lsls	r3, r3, #2
 800c58c:	4413      	add	r3, r2
 800c58e:	009b      	lsls	r3, r3, #2
 800c590:	60fb      	str	r3, [r7, #12]
	Emm_V5_Pos_Control(1, 0, speed, acc, length, 0, true);
 800c592:	7979      	ldrb	r1, [r7, #5]
 800c594:	88fa      	ldrh	r2, [r7, #6]
 800c596:	2301      	movs	r3, #1
 800c598:	9302      	str	r3, [sp, #8]
 800c59a:	2300      	movs	r3, #0
 800c59c:	9301      	str	r3, [sp, #4]
 800c59e:	683b      	ldr	r3, [r7, #0]
 800c5a0:	9300      	str	r3, [sp, #0]
 800c5a2:	460b      	mov	r3, r1
 800c5a4:	2100      	movs	r1, #0
 800c5a6:	2001      	movs	r0, #1
 800c5a8:	f7ff fbaa 	bl	800bd00 <Emm_V5_Pos_Control>
	Emm_V5_Pos_Control(2, 1, speed, acc, length, 0, true);
 800c5ac:	7979      	ldrb	r1, [r7, #5]
 800c5ae:	88fa      	ldrh	r2, [r7, #6]
 800c5b0:	2301      	movs	r3, #1
 800c5b2:	9302      	str	r3, [sp, #8]
 800c5b4:	2300      	movs	r3, #0
 800c5b6:	9301      	str	r3, [sp, #4]
 800c5b8:	683b      	ldr	r3, [r7, #0]
 800c5ba:	9300      	str	r3, [sp, #0]
 800c5bc:	460b      	mov	r3, r1
 800c5be:	2101      	movs	r1, #1
 800c5c0:	2002      	movs	r0, #2
 800c5c2:	f7ff fb9d 	bl	800bd00 <Emm_V5_Pos_Control>
	Emm_V5_Pos_Control(3, 0, speed, acc, length, 0, true);
 800c5c6:	7979      	ldrb	r1, [r7, #5]
 800c5c8:	88fa      	ldrh	r2, [r7, #6]
 800c5ca:	2301      	movs	r3, #1
 800c5cc:	9302      	str	r3, [sp, #8]
 800c5ce:	2300      	movs	r3, #0
 800c5d0:	9301      	str	r3, [sp, #4]
 800c5d2:	683b      	ldr	r3, [r7, #0]
 800c5d4:	9300      	str	r3, [sp, #0]
 800c5d6:	460b      	mov	r3, r1
 800c5d8:	2100      	movs	r1, #0
 800c5da:	2003      	movs	r0, #3
 800c5dc:	f7ff fb90 	bl	800bd00 <Emm_V5_Pos_Control>
	Emm_V5_Pos_Control(4, 1, speed, acc, length, 0, true);
 800c5e0:	7979      	ldrb	r1, [r7, #5]
 800c5e2:	88fa      	ldrh	r2, [r7, #6]
 800c5e4:	2301      	movs	r3, #1
 800c5e6:	9302      	str	r3, [sp, #8]
 800c5e8:	2300      	movs	r3, #0
 800c5ea:	9301      	str	r3, [sp, #4]
 800c5ec:	683b      	ldr	r3, [r7, #0]
 800c5ee:	9300      	str	r3, [sp, #0]
 800c5f0:	460b      	mov	r3, r1
 800c5f2:	2101      	movs	r1, #1
 800c5f4:	2004      	movs	r0, #4
 800c5f6:	f7ff fb83 	bl	800bd00 <Emm_V5_Pos_Control>

	Emm_V5_Synchronous_motion();
 800c5fa:	f7ff fbf7 	bl	800bdec <Emm_V5_Synchronous_motion>


	Emm_mode = 1;
 800c5fe:	4b0f      	ldr	r3, [pc, #60]	@ (800c63c <Move_Right+0xcc>)
 800c600:	2201      	movs	r2, #1
 800c602:	701a      	strb	r2, [r3, #0]
	time5_jiancha = (time + 800) / 10;
 800c604:	68fb      	ldr	r3, [r7, #12]
 800c606:	f503 7348 	add.w	r3, r3, #800	@ 0x320
 800c60a:	4a0d      	ldr	r2, [pc, #52]	@ (800c640 <Move_Right+0xd0>)
 800c60c:	fb82 1203 	smull	r1, r2, r2, r3
 800c610:	1092      	asrs	r2, r2, #2
 800c612:	17db      	asrs	r3, r3, #31
 800c614:	1ad3      	subs	r3, r2, r3
 800c616:	4a0b      	ldr	r2, [pc, #44]	@ (800c644 <Move_Right+0xd4>)
 800c618:	6013      	str	r3, [r2, #0]
	while ((GetRxFlag() == 0) && (time5_jiancha != 0))
 800c61a:	bf00      	nop
 800c61c:	f7ff fe6c 	bl	800c2f8 <GetRxFlag>
 800c620:	4603      	mov	r3, r0
 800c622:	2b00      	cmp	r3, #0
 800c624:	d103      	bne.n	800c62e <Move_Right+0xbe>
 800c626:	4b07      	ldr	r3, [pc, #28]	@ (800c644 <Move_Right+0xd4>)
 800c628:	681b      	ldr	r3, [r3, #0]
 800c62a:	2b00      	cmp	r3, #0
 800c62c:	d1f6      	bne.n	800c61c <Move_Right+0xac>
		;
//	RxFlag = 0;
	HAL_Delay(30);
 800c62e:	201e      	movs	r0, #30
 800c630:	f7f6 fb86 	bl	8002d40 <HAL_Delay>
}
 800c634:	bf00      	nop
 800c636:	3710      	adds	r7, #16
 800c638:	46bd      	mov	sp, r7
 800c63a:	bd80      	pop	{r7, pc}
 800c63c:	2400029c 	.word	0x2400029c
 800c640:	66666667 	.word	0x66666667
 800c644:	24000c30 	.word	0x24000c30

0800c648 <Move_zhengxuzhuan>:
void Move_zhengxuzhuan(u16 speed, u8 acc, u32 length) {
 800c648:	b580      	push	{r7, lr}
 800c64a:	b088      	sub	sp, #32
 800c64c:	af04      	add	r7, sp, #16
 800c64e:	4603      	mov	r3, r0
 800c650:	603a      	str	r2, [r7, #0]
 800c652:	80fb      	strh	r3, [r7, #6]
 800c654:	460b      	mov	r3, r1
 800c656:	717b      	strb	r3, [r7, #5]
	int time;
	time = length / speed * 20;  //毫秒
 800c658:	88fb      	ldrh	r3, [r7, #6]
 800c65a:	683a      	ldr	r2, [r7, #0]
 800c65c:	fbb2 f2f3 	udiv	r2, r2, r3
 800c660:	4613      	mov	r3, r2
 800c662:	009b      	lsls	r3, r3, #2
 800c664:	4413      	add	r3, r2
 800c666:	009b      	lsls	r3, r3, #2
 800c668:	60fb      	str	r3, [r7, #12]
	Emm_V5_Pos_Control(1, 0, speed, acc, length, 0, true);
 800c66a:	7979      	ldrb	r1, [r7, #5]
 800c66c:	88fa      	ldrh	r2, [r7, #6]
 800c66e:	2301      	movs	r3, #1
 800c670:	9302      	str	r3, [sp, #8]
 800c672:	2300      	movs	r3, #0
 800c674:	9301      	str	r3, [sp, #4]
 800c676:	683b      	ldr	r3, [r7, #0]
 800c678:	9300      	str	r3, [sp, #0]
 800c67a:	460b      	mov	r3, r1
 800c67c:	2100      	movs	r1, #0
 800c67e:	2001      	movs	r0, #1
 800c680:	f7ff fb3e 	bl	800bd00 <Emm_V5_Pos_Control>
	Emm_V5_Pos_Control(2, 1, speed, acc, length, 0, true);
 800c684:	7979      	ldrb	r1, [r7, #5]
 800c686:	88fa      	ldrh	r2, [r7, #6]
 800c688:	2301      	movs	r3, #1
 800c68a:	9302      	str	r3, [sp, #8]
 800c68c:	2300      	movs	r3, #0
 800c68e:	9301      	str	r3, [sp, #4]
 800c690:	683b      	ldr	r3, [r7, #0]
 800c692:	9300      	str	r3, [sp, #0]
 800c694:	460b      	mov	r3, r1
 800c696:	2101      	movs	r1, #1
 800c698:	2002      	movs	r0, #2
 800c69a:	f7ff fb31 	bl	800bd00 <Emm_V5_Pos_Control>
	Emm_V5_Pos_Control(3, 1, speed, acc, length, 0, true);
 800c69e:	7979      	ldrb	r1, [r7, #5]
 800c6a0:	88fa      	ldrh	r2, [r7, #6]
 800c6a2:	2301      	movs	r3, #1
 800c6a4:	9302      	str	r3, [sp, #8]
 800c6a6:	2300      	movs	r3, #0
 800c6a8:	9301      	str	r3, [sp, #4]
 800c6aa:	683b      	ldr	r3, [r7, #0]
 800c6ac:	9300      	str	r3, [sp, #0]
 800c6ae:	460b      	mov	r3, r1
 800c6b0:	2101      	movs	r1, #1
 800c6b2:	2003      	movs	r0, #3
 800c6b4:	f7ff fb24 	bl	800bd00 <Emm_V5_Pos_Control>
	Emm_V5_Pos_Control(4, 0, speed, acc, length, 0, true);
 800c6b8:	7979      	ldrb	r1, [r7, #5]
 800c6ba:	88fa      	ldrh	r2, [r7, #6]
 800c6bc:	2301      	movs	r3, #1
 800c6be:	9302      	str	r3, [sp, #8]
 800c6c0:	2300      	movs	r3, #0
 800c6c2:	9301      	str	r3, [sp, #4]
 800c6c4:	683b      	ldr	r3, [r7, #0]
 800c6c6:	9300      	str	r3, [sp, #0]
 800c6c8:	460b      	mov	r3, r1
 800c6ca:	2100      	movs	r1, #0
 800c6cc:	2004      	movs	r0, #4
 800c6ce:	f7ff fb17 	bl	800bd00 <Emm_V5_Pos_Control>

	Emm_V5_Synchronous_motion(); // 触发多机同步开始运动
 800c6d2:	f7ff fb8b 	bl	800bdec <Emm_V5_Synchronous_motion>

	Emm_mode = 1;
 800c6d6:	4b0f      	ldr	r3, [pc, #60]	@ (800c714 <Move_zhengxuzhuan+0xcc>)
 800c6d8:	2201      	movs	r2, #1
 800c6da:	701a      	strb	r2, [r3, #0]
	time5_jiancha = (time + 800) / 10;
 800c6dc:	68fb      	ldr	r3, [r7, #12]
 800c6de:	f503 7348 	add.w	r3, r3, #800	@ 0x320
 800c6e2:	4a0d      	ldr	r2, [pc, #52]	@ (800c718 <Move_zhengxuzhuan+0xd0>)
 800c6e4:	fb82 1203 	smull	r1, r2, r2, r3
 800c6e8:	1092      	asrs	r2, r2, #2
 800c6ea:	17db      	asrs	r3, r3, #31
 800c6ec:	1ad3      	subs	r3, r2, r3
 800c6ee:	4a0b      	ldr	r2, [pc, #44]	@ (800c71c <Move_zhengxuzhuan+0xd4>)
 800c6f0:	6013      	str	r3, [r2, #0]
	while ((GetRxFlag() == 0) && (time5_jiancha != 0))
 800c6f2:	bf00      	nop
 800c6f4:	f7ff fe00 	bl	800c2f8 <GetRxFlag>
 800c6f8:	4603      	mov	r3, r0
 800c6fa:	2b00      	cmp	r3, #0
 800c6fc:	d103      	bne.n	800c706 <Move_zhengxuzhuan+0xbe>
 800c6fe:	4b07      	ldr	r3, [pc, #28]	@ (800c71c <Move_zhengxuzhuan+0xd4>)
 800c700:	681b      	ldr	r3, [r3, #0]
 800c702:	2b00      	cmp	r3, #0
 800c704:	d1f6      	bne.n	800c6f4 <Move_zhengxuzhuan+0xac>
		;
//	RxFlag = 0;
	HAL_Delay(30);
 800c706:	201e      	movs	r0, #30
 800c708:	f7f6 fb1a 	bl	8002d40 <HAL_Delay>
}
 800c70c:	bf00      	nop
 800c70e:	3710      	adds	r7, #16
 800c710:	46bd      	mov	sp, r7
 800c712:	bd80      	pop	{r7, pc}
 800c714:	2400029c 	.word	0x2400029c
 800c718:	66666667 	.word	0x66666667
 800c71c:	24000c30 	.word	0x24000c30

0800c720 <Move_fanxuzhuan>:

void Move_fanxuzhuan(u16 speed, u8 acc, u32 length) //4340是90度
{
 800c720:	b580      	push	{r7, lr}
 800c722:	b088      	sub	sp, #32
 800c724:	af04      	add	r7, sp, #16
 800c726:	4603      	mov	r3, r0
 800c728:	603a      	str	r2, [r7, #0]
 800c72a:	80fb      	strh	r3, [r7, #6]
 800c72c:	460b      	mov	r3, r1
 800c72e:	717b      	strb	r3, [r7, #5]
	int time;
	time = length / speed * 20;  //毫秒
 800c730:	88fb      	ldrh	r3, [r7, #6]
 800c732:	683a      	ldr	r2, [r7, #0]
 800c734:	fbb2 f2f3 	udiv	r2, r2, r3
 800c738:	4613      	mov	r3, r2
 800c73a:	009b      	lsls	r3, r3, #2
 800c73c:	4413      	add	r3, r2
 800c73e:	009b      	lsls	r3, r3, #2
 800c740:	60fb      	str	r3, [r7, #12]

	Emm_V5_Pos_Control(1, 1, speed, acc, length, 0, true);
 800c742:	7979      	ldrb	r1, [r7, #5]
 800c744:	88fa      	ldrh	r2, [r7, #6]
 800c746:	2301      	movs	r3, #1
 800c748:	9302      	str	r3, [sp, #8]
 800c74a:	2300      	movs	r3, #0
 800c74c:	9301      	str	r3, [sp, #4]
 800c74e:	683b      	ldr	r3, [r7, #0]
 800c750:	9300      	str	r3, [sp, #0]
 800c752:	460b      	mov	r3, r1
 800c754:	2101      	movs	r1, #1
 800c756:	2001      	movs	r0, #1
 800c758:	f7ff fad2 	bl	800bd00 <Emm_V5_Pos_Control>
	Emm_V5_Pos_Control(2, 0, speed, acc, length, 0, true);
 800c75c:	7979      	ldrb	r1, [r7, #5]
 800c75e:	88fa      	ldrh	r2, [r7, #6]
 800c760:	2301      	movs	r3, #1
 800c762:	9302      	str	r3, [sp, #8]
 800c764:	2300      	movs	r3, #0
 800c766:	9301      	str	r3, [sp, #4]
 800c768:	683b      	ldr	r3, [r7, #0]
 800c76a:	9300      	str	r3, [sp, #0]
 800c76c:	460b      	mov	r3, r1
 800c76e:	2100      	movs	r1, #0
 800c770:	2002      	movs	r0, #2
 800c772:	f7ff fac5 	bl	800bd00 <Emm_V5_Pos_Control>
	Emm_V5_Pos_Control(3, 0, speed, acc, length, 0, true);
 800c776:	7979      	ldrb	r1, [r7, #5]
 800c778:	88fa      	ldrh	r2, [r7, #6]
 800c77a:	2301      	movs	r3, #1
 800c77c:	9302      	str	r3, [sp, #8]
 800c77e:	2300      	movs	r3, #0
 800c780:	9301      	str	r3, [sp, #4]
 800c782:	683b      	ldr	r3, [r7, #0]
 800c784:	9300      	str	r3, [sp, #0]
 800c786:	460b      	mov	r3, r1
 800c788:	2100      	movs	r1, #0
 800c78a:	2003      	movs	r0, #3
 800c78c:	f7ff fab8 	bl	800bd00 <Emm_V5_Pos_Control>
	Emm_V5_Pos_Control(4, 1, speed, acc, length, 0, true);
 800c790:	7979      	ldrb	r1, [r7, #5]
 800c792:	88fa      	ldrh	r2, [r7, #6]
 800c794:	2301      	movs	r3, #1
 800c796:	9302      	str	r3, [sp, #8]
 800c798:	2300      	movs	r3, #0
 800c79a:	9301      	str	r3, [sp, #4]
 800c79c:	683b      	ldr	r3, [r7, #0]
 800c79e:	9300      	str	r3, [sp, #0]
 800c7a0:	460b      	mov	r3, r1
 800c7a2:	2101      	movs	r1, #1
 800c7a4:	2004      	movs	r0, #4
 800c7a6:	f7ff faab 	bl	800bd00 <Emm_V5_Pos_Control>

	Emm_V5_Synchronous_motion(); // 触发多机同步开始运动
 800c7aa:	f7ff fb1f 	bl	800bdec <Emm_V5_Synchronous_motion>


	Emm_mode = 1;
 800c7ae:	4b0f      	ldr	r3, [pc, #60]	@ (800c7ec <Move_fanxuzhuan+0xcc>)
 800c7b0:	2201      	movs	r2, #1
 800c7b2:	701a      	strb	r2, [r3, #0]
	time5_jiancha = (time + 800) / 10;
 800c7b4:	68fb      	ldr	r3, [r7, #12]
 800c7b6:	f503 7348 	add.w	r3, r3, #800	@ 0x320
 800c7ba:	4a0d      	ldr	r2, [pc, #52]	@ (800c7f0 <Move_fanxuzhuan+0xd0>)
 800c7bc:	fb82 1203 	smull	r1, r2, r2, r3
 800c7c0:	1092      	asrs	r2, r2, #2
 800c7c2:	17db      	asrs	r3, r3, #31
 800c7c4:	1ad3      	subs	r3, r2, r3
 800c7c6:	4a0b      	ldr	r2, [pc, #44]	@ (800c7f4 <Move_fanxuzhuan+0xd4>)
 800c7c8:	6013      	str	r3, [r2, #0]
	while ((GetRxFlag() == 0) && (time5_jiancha != 0))
 800c7ca:	bf00      	nop
 800c7cc:	f7ff fd94 	bl	800c2f8 <GetRxFlag>
 800c7d0:	4603      	mov	r3, r0
 800c7d2:	2b00      	cmp	r3, #0
 800c7d4:	d103      	bne.n	800c7de <Move_fanxuzhuan+0xbe>
 800c7d6:	4b07      	ldr	r3, [pc, #28]	@ (800c7f4 <Move_fanxuzhuan+0xd4>)
 800c7d8:	681b      	ldr	r3, [r3, #0]
 800c7da:	2b00      	cmp	r3, #0
 800c7dc:	d1f6      	bne.n	800c7cc <Move_fanxuzhuan+0xac>
		;
//	RxFlag = 0;
	HAL_Delay(30);
 800c7de:	201e      	movs	r0, #30
 800c7e0:	f7f6 faae 	bl	8002d40 <HAL_Delay>
}
 800c7e4:	bf00      	nop
 800c7e6:	3710      	adds	r7, #16
 800c7e8:	46bd      	mov	sp, r7
 800c7ea:	bd80      	pop	{r7, pc}
 800c7ec:	2400029c 	.word	0x2400029c
 800c7f0:	66666667 	.word	0x66666667
 800c7f4:	24000c30 	.word	0x24000c30

0800c7f8 <Drop_Location_jiang>:
////	RxFlag = 0;
//	if(High_Length>=14000)
//		Emm_V5_Stop_Now(5,0);
//	HAL_Delay(30);
//}
void Drop_Location_jiang(u16 speed, u8 acc, u32 length) {
 800c7f8:	b580      	push	{r7, lr}
 800c7fa:	b088      	sub	sp, #32
 800c7fc:	af04      	add	r7, sp, #16
 800c7fe:	4603      	mov	r3, r0
 800c800:	603a      	str	r2, [r7, #0]
 800c802:	80fb      	strh	r3, [r7, #6]
 800c804:	460b      	mov	r3, r1
 800c806:	717b      	strb	r3, [r7, #5]
	int time;
	time = length / speed * 20;  //毫秒
 800c808:	88fb      	ldrh	r3, [r7, #6]
 800c80a:	683a      	ldr	r2, [r7, #0]
 800c80c:	fbb2 f2f3 	udiv	r2, r2, r3
 800c810:	4613      	mov	r3, r2
 800c812:	009b      	lsls	r3, r3, #2
 800c814:	4413      	add	r3, r2
 800c816:	009b      	lsls	r3, r3, #2
 800c818:	60fb      	str	r3, [r7, #12]
	Emm_V5_Pos_Control(5, 1, speed, acc, length, 1, 0);
 800c81a:	7979      	ldrb	r1, [r7, #5]
 800c81c:	88fa      	ldrh	r2, [r7, #6]
 800c81e:	2300      	movs	r3, #0
 800c820:	9302      	str	r3, [sp, #8]
 800c822:	2301      	movs	r3, #1
 800c824:	9301      	str	r3, [sp, #4]
 800c826:	683b      	ldr	r3, [r7, #0]
 800c828:	9300      	str	r3, [sp, #0]
 800c82a:	460b      	mov	r3, r1
 800c82c:	2101      	movs	r1, #1
 800c82e:	2005      	movs	r0, #5
 800c830:	f7ff fa66 	bl	800bd00 <Emm_V5_Pos_Control>
//	检查到位回读
	Emm_mode = 1;
 800c834:	4b0f      	ldr	r3, [pc, #60]	@ (800c874 <Drop_Location_jiang+0x7c>)
 800c836:	2201      	movs	r2, #1
 800c838:	701a      	strb	r2, [r3, #0]
	time5_jiancha = (time + 800) / 10;
 800c83a:	68fb      	ldr	r3, [r7, #12]
 800c83c:	f503 7348 	add.w	r3, r3, #800	@ 0x320
 800c840:	4a0d      	ldr	r2, [pc, #52]	@ (800c878 <Drop_Location_jiang+0x80>)
 800c842:	fb82 1203 	smull	r1, r2, r2, r3
 800c846:	1092      	asrs	r2, r2, #2
 800c848:	17db      	asrs	r3, r3, #31
 800c84a:	1ad3      	subs	r3, r2, r3
 800c84c:	4a0b      	ldr	r2, [pc, #44]	@ (800c87c <Drop_Location_jiang+0x84>)
 800c84e:	6013      	str	r3, [r2, #0]
	while ((GetRxFlag() == 0) && (time5_jiancha != 0))
 800c850:	bf00      	nop
 800c852:	f7ff fd51 	bl	800c2f8 <GetRxFlag>
 800c856:	4603      	mov	r3, r0
 800c858:	2b00      	cmp	r3, #0
 800c85a:	d103      	bne.n	800c864 <Drop_Location_jiang+0x6c>
 800c85c:	4b07      	ldr	r3, [pc, #28]	@ (800c87c <Drop_Location_jiang+0x84>)
 800c85e:	681b      	ldr	r3, [r3, #0]
 800c860:	2b00      	cmp	r3, #0
 800c862:	d1f6      	bne.n	800c852 <Drop_Location_jiang+0x5a>
		;
	HAL_Delay(30);
 800c864:	201e      	movs	r0, #30
 800c866:	f7f6 fa6b 	bl	8002d40 <HAL_Delay>
}
 800c86a:	bf00      	nop
 800c86c:	3710      	adds	r7, #16
 800c86e:	46bd      	mov	sp, r7
 800c870:	bd80      	pop	{r7, pc}
 800c872:	bf00      	nop
 800c874:	2400029c 	.word	0x2400029c
 800c878:	66666667 	.word	0x66666667
 800c87c:	24000c30 	.word	0x24000c30

0800c880 <Drop_Location_Sheng>:
void Drop_Location_Sheng(u16 speed, u8 acc, u32 length) {
 800c880:	b580      	push	{r7, lr}
 800c882:	b088      	sub	sp, #32
 800c884:	af04      	add	r7, sp, #16
 800c886:	4603      	mov	r3, r0
 800c888:	603a      	str	r2, [r7, #0]
 800c88a:	80fb      	strh	r3, [r7, #6]
 800c88c:	460b      	mov	r3, r1
 800c88e:	717b      	strb	r3, [r7, #5]
	int time;
	time = length / speed * 20;  //毫秒
 800c890:	88fb      	ldrh	r3, [r7, #6]
 800c892:	683a      	ldr	r2, [r7, #0]
 800c894:	fbb2 f2f3 	udiv	r2, r2, r3
 800c898:	4613      	mov	r3, r2
 800c89a:	009b      	lsls	r3, r3, #2
 800c89c:	4413      	add	r3, r2
 800c89e:	009b      	lsls	r3, r3, #2
 800c8a0:	60fb      	str	r3, [r7, #12]
	Emm_V5_Pos_Control(5, 1, speed, acc, length, 1, 0);
 800c8a2:	7979      	ldrb	r1, [r7, #5]
 800c8a4:	88fa      	ldrh	r2, [r7, #6]
 800c8a6:	2300      	movs	r3, #0
 800c8a8:	9302      	str	r3, [sp, #8]
 800c8aa:	2301      	movs	r3, #1
 800c8ac:	9301      	str	r3, [sp, #4]
 800c8ae:	683b      	ldr	r3, [r7, #0]
 800c8b0:	9300      	str	r3, [sp, #0]
 800c8b2:	460b      	mov	r3, r1
 800c8b4:	2101      	movs	r1, #1
 800c8b6:	2005      	movs	r0, #5
 800c8b8:	f7ff fa22 	bl	800bd00 <Emm_V5_Pos_Control>
	Emm_mode = 1;
 800c8bc:	4b0f      	ldr	r3, [pc, #60]	@ (800c8fc <Drop_Location_Sheng+0x7c>)
 800c8be:	2201      	movs	r2, #1
 800c8c0:	701a      	strb	r2, [r3, #0]
	time5_jiancha = (time + 800) / 10;
 800c8c2:	68fb      	ldr	r3, [r7, #12]
 800c8c4:	f503 7348 	add.w	r3, r3, #800	@ 0x320
 800c8c8:	4a0d      	ldr	r2, [pc, #52]	@ (800c900 <Drop_Location_Sheng+0x80>)
 800c8ca:	fb82 1203 	smull	r1, r2, r2, r3
 800c8ce:	1092      	asrs	r2, r2, #2
 800c8d0:	17db      	asrs	r3, r3, #31
 800c8d2:	1ad3      	subs	r3, r2, r3
 800c8d4:	4a0b      	ldr	r2, [pc, #44]	@ (800c904 <Drop_Location_Sheng+0x84>)
 800c8d6:	6013      	str	r3, [r2, #0]
	while ((GetRxFlag() == 0) && (time5_jiancha != 0))
 800c8d8:	bf00      	nop
 800c8da:	f7ff fd0d 	bl	800c2f8 <GetRxFlag>
 800c8de:	4603      	mov	r3, r0
 800c8e0:	2b00      	cmp	r3, #0
 800c8e2:	d103      	bne.n	800c8ec <Drop_Location_Sheng+0x6c>
 800c8e4:	4b07      	ldr	r3, [pc, #28]	@ (800c904 <Drop_Location_Sheng+0x84>)
 800c8e6:	681b      	ldr	r3, [r3, #0]
 800c8e8:	2b00      	cmp	r3, #0
 800c8ea:	d1f6      	bne.n	800c8da <Drop_Location_Sheng+0x5a>
		;

	HAL_Delay(30);
 800c8ec:	201e      	movs	r0, #30
 800c8ee:	f7f6 fa27 	bl	8002d40 <HAL_Delay>
}
 800c8f2:	bf00      	nop
 800c8f4:	3710      	adds	r7, #16
 800c8f6:	46bd      	mov	sp, r7
 800c8f8:	bd80      	pop	{r7, pc}
 800c8fa:	bf00      	nop
 800c8fc:	2400029c 	.word	0x2400029c
 800c900:	66666667 	.word	0x66666667
 800c904:	24000c30 	.word	0x24000c30

0800c908 <Move_Stop>:
	Emm_V5_Synchronous_motion();  // 触发多机同步开始运动

}

void Move_Stop(void)
{
 800c908:	b580      	push	{r7, lr}
 800c90a:	af00      	add	r7, sp, #0
	Emm_V5_Stop_Now(1,true);
 800c90c:	2101      	movs	r1, #1
 800c90e:	2001      	movs	r0, #1
 800c910:	f7ff fa4a 	bl	800bda8 <Emm_V5_Stop_Now>
	Emm_V5_Stop_Now(2,true);
 800c914:	2101      	movs	r1, #1
 800c916:	2002      	movs	r0, #2
 800c918:	f7ff fa46 	bl	800bda8 <Emm_V5_Stop_Now>
	Emm_V5_Stop_Now(3,true);
 800c91c:	2101      	movs	r1, #1
 800c91e:	2003      	movs	r0, #3
 800c920:	f7ff fa42 	bl	800bda8 <Emm_V5_Stop_Now>
	Emm_V5_Stop_Now(4,true);
 800c924:	2101      	movs	r1, #1
 800c926:	2004      	movs	r0, #4
 800c928:	f7ff fa3e 	bl	800bda8 <Emm_V5_Stop_Now>
	Emm_V5_Synchronous_motion();  // 触发多机同步开始运动
 800c92c:	f7ff fa5e 	bl	800bdec <Emm_V5_Synchronous_motion>
}
 800c930:	bf00      	nop
 800c932:	bd80      	pop	{r7, pc}

0800c934 <Move_TO_jianzhi1>:
	Move_Line(RunSpeed, RunAcc, Lineclk);
	HAL_Delay(yanshi);
}

void Move_TO_jianzhi1(float Backclk, float fanzhuanclk) //粗加工区
{
 800c934:	b580      	push	{r7, lr}
 800c936:	b082      	sub	sp, #8
 800c938:	af00      	add	r7, sp, #0
 800c93a:	ed87 0a01 	vstr	s0, [r7, #4]
 800c93e:	edc7 0a00 	vstr	s1, [r7]
	Move_Back(RunSpeed, RunAcc, Backclk);
 800c942:	edd7 7a01 	vldr	s15, [r7, #4]
 800c946:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c94a:	ee17 2a90 	vmov	r2, s15
 800c94e:	2178      	movs	r1, #120	@ 0x78
 800c950:	2064      	movs	r0, #100	@ 0x64
 800c952:	f7ff fda1 	bl	800c498 <Move_Back>
	HAL_Delay(yanshi);
 800c956:	2032      	movs	r0, #50	@ 0x32
 800c958:	f7f6 f9f2 	bl	8002d40 <HAL_Delay>
	Move_fanxuzhuan(RunSpeed, RunAcc, fanzhuanclk);
 800c95c:	edd7 7a00 	vldr	s15, [r7]
 800c960:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c964:	ee17 2a90 	vmov	r2, s15
 800c968:	2178      	movs	r1, #120	@ 0x78
 800c96a:	2064      	movs	r0, #100	@ 0x64
 800c96c:	f7ff fed8 	bl	800c720 <Move_fanxuzhuan>
	HAL_Delay(yanshi);
 800c970:	2032      	movs	r0, #50	@ 0x32
 800c972:	f7f6 f9e5 	bl	8002d40 <HAL_Delay>
}
 800c976:	bf00      	nop
 800c978:	3708      	adds	r7, #8
 800c97a:	46bd      	mov	sp, r7
 800c97c:	bd80      	pop	{r7, pc}

0800c97e <Move_TO_zancunqu>:

void Move_TO_zancunqu(float Lineclk, float fanzhuanclk) //暂存区
{
 800c97e:	b580      	push	{r7, lr}
 800c980:	b082      	sub	sp, #8
 800c982:	af00      	add	r7, sp, #0
 800c984:	ed87 0a01 	vstr	s0, [r7, #4]
 800c988:	edc7 0a00 	vstr	s1, [r7]
	Move_Line(RunSpeed, RunAcc, Lineclk);
 800c98c:	edd7 7a01 	vldr	s15, [r7, #4]
 800c990:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c994:	ee17 2a90 	vmov	r2, s15
 800c998:	2178      	movs	r1, #120	@ 0x78
 800c99a:	2064      	movs	r0, #100	@ 0x64
 800c99c:	f7ff fcc0 	bl	800c320 <Move_Line>
	HAL_Delay(3000);
 800c9a0:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 800c9a4:	f7f6 f9cc 	bl	8002d40 <HAL_Delay>
//	旋转
	Move_fanxuzhuan(RunSpeed, RunAcc, fanzhuanclk);
 800c9a8:	edd7 7a00 	vldr	s15, [r7]
 800c9ac:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c9b0:	ee17 2a90 	vmov	r2, s15
 800c9b4:	2178      	movs	r1, #120	@ 0x78
 800c9b6:	2064      	movs	r0, #100	@ 0x64
 800c9b8:	f7ff feb2 	bl	800c720 <Move_fanxuzhuan>
	HAL_Delay(yanshi);
 800c9bc:	2032      	movs	r0, #50	@ 0x32
 800c9be:	f7f6 f9bf 	bl	8002d40 <HAL_Delay>
}
 800c9c2:	bf00      	nop
 800c9c4:	3708      	adds	r7, #8
 800c9c6:	46bd      	mov	sp, r7
 800c9c8:	bd80      	pop	{r7, pc}

0800c9ca <Move_TO_jianzhi2>:
void Move_TO_jianzhi2(float Backclk, float Zhengzhuanclk) //从暂存区回到原料区
{
 800c9ca:	b580      	push	{r7, lr}
 800c9cc:	b082      	sub	sp, #8
 800c9ce:	af00      	add	r7, sp, #0
 800c9d0:	ed87 0a01 	vstr	s0, [r7, #4]
 800c9d4:	edc7 0a00 	vstr	s1, [r7]
	Move_Back(RunSpeed, RunAcc, Backclk);
 800c9d8:	edd7 7a01 	vldr	s15, [r7, #4]
 800c9dc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c9e0:	ee17 2a90 	vmov	r2, s15
 800c9e4:	2178      	movs	r1, #120	@ 0x78
 800c9e6:	2064      	movs	r0, #100	@ 0x64
 800c9e8:	f7ff fd56 	bl	800c498 <Move_Back>
	HAL_Delay(yanshi);
 800c9ec:	2032      	movs	r0, #50	@ 0x32
 800c9ee:	f7f6 f9a7 	bl	8002d40 <HAL_Delay>
	Move_zhengxuzhuan(RunSpeed, RunAcc, Zhengzhuanclk);
 800c9f2:	edd7 7a00 	vldr	s15, [r7]
 800c9f6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c9fa:	ee17 2a90 	vmov	r2, s15
 800c9fe:	2178      	movs	r1, #120	@ 0x78
 800ca00:	2064      	movs	r0, #100	@ 0x64
 800ca02:	f7ff fe21 	bl	800c648 <Move_zhengxuzhuan>
	HAL_Delay(yanshi);
 800ca06:	2032      	movs	r0, #50	@ 0x32
 800ca08:	f7f6 f99a 	bl	8002d40 <HAL_Delay>
}
 800ca0c:	bf00      	nop
 800ca0e:	3708      	adds	r7, #8
 800ca10:	46bd      	mov	sp, r7
 800ca12:	bd80      	pop	{r7, pc}

0800ca14 <Move_TO_cujiagongqu>:
void Move_TO_cujiagongqu(float Backclk) //粗加工区
{
 800ca14:	b580      	push	{r7, lr}
 800ca16:	b082      	sub	sp, #8
 800ca18:	af00      	add	r7, sp, #0
 800ca1a:	ed87 0a01 	vstr	s0, [r7, #4]
	Move_Back(RunSpeed, RunAcc, Backclk);
 800ca1e:	edd7 7a01 	vldr	s15, [r7, #4]
 800ca22:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800ca26:	ee17 2a90 	vmov	r2, s15
 800ca2a:	2178      	movs	r1, #120	@ 0x78
 800ca2c:	2064      	movs	r0, #100	@ 0x64
 800ca2e:	f7ff fd33 	bl	800c498 <Move_Back>
	HAL_Delay(yanshi);
 800ca32:	2032      	movs	r0, #50	@ 0x32
 800ca34:	f7f6 f984 	bl	8002d40 <HAL_Delay>
}
 800ca38:	bf00      	nop
 800ca3a:	3708      	adds	r7, #8
 800ca3c:	46bd      	mov	sp, r7
 800ca3e:	bd80      	pop	{r7, pc}

0800ca40 <Move_TO_jianzhi3>:
void Move_TO_jianzhi3(float Backclk, float Zhengzhuanclk) //从暂存区回到原料区
{
 800ca40:	b580      	push	{r7, lr}
 800ca42:	b082      	sub	sp, #8
 800ca44:	af00      	add	r7, sp, #0
 800ca46:	ed87 0a01 	vstr	s0, [r7, #4]
 800ca4a:	edc7 0a00 	vstr	s1, [r7]
	Move_Back(RunSpeed, RunAcc, Backclk);
 800ca4e:	edd7 7a01 	vldr	s15, [r7, #4]
 800ca52:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800ca56:	ee17 2a90 	vmov	r2, s15
 800ca5a:	2178      	movs	r1, #120	@ 0x78
 800ca5c:	2064      	movs	r0, #100	@ 0x64
 800ca5e:	f7ff fd1b 	bl	800c498 <Move_Back>
	HAL_Delay(yanshi);
 800ca62:	2032      	movs	r0, #50	@ 0x32
 800ca64:	f7f6 f96c 	bl	8002d40 <HAL_Delay>
	Move_zhengxuzhuan(RunSpeed, RunAcc, Zhengzhuanclk);
 800ca68:	edd7 7a00 	vldr	s15, [r7]
 800ca6c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800ca70:	ee17 2a90 	vmov	r2, s15
 800ca74:	2178      	movs	r1, #120	@ 0x78
 800ca76:	2064      	movs	r0, #100	@ 0x64
 800ca78:	f7ff fde6 	bl	800c648 <Move_zhengxuzhuan>
	HAL_Delay(yanshi);
 800ca7c:	2032      	movs	r0, #50	@ 0x32
 800ca7e:	f7f6 f95f 	bl	8002d40 <HAL_Delay>
}
 800ca82:	bf00      	nop
 800ca84:	3708      	adds	r7, #8
 800ca86:	46bd      	mov	sp, r7
 800ca88:	bd80      	pop	{r7, pc}

0800ca8a <Move_TO_fanyuanliaoqu>:
void Move_TO_fanyuanliaoqu(float Lineclk) //物料区
{
 800ca8a:	b580      	push	{r7, lr}
 800ca8c:	b082      	sub	sp, #8
 800ca8e:	af00      	add	r7, sp, #0
 800ca90:	ed87 0a01 	vstr	s0, [r7, #4]
	Move_Back(RunSpeed, RunAcc, Lineclk);
 800ca94:	edd7 7a01 	vldr	s15, [r7, #4]
 800ca98:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800ca9c:	ee17 2a90 	vmov	r2, s15
 800caa0:	2178      	movs	r1, #120	@ 0x78
 800caa2:	2064      	movs	r0, #100	@ 0x64
 800caa4:	f7ff fcf8 	bl	800c498 <Move_Back>
	HAL_Delay(20000);
 800caa8:	f644 6020 	movw	r0, #20000	@ 0x4e20
 800caac:	f7f6 f948 	bl	8002d40 <HAL_Delay>
}
 800cab0:	bf00      	nop
 800cab2:	3708      	adds	r7, #8
 800cab4:	46bd      	mov	sp, r7
 800cab6:	bd80      	pop	{r7, pc}

0800cab8 <Move_Action_Nopid_Left_Ctrl>:
	} else {
		Move_Line(100, 100, ABS(Y_NOW - y_goal) * 13.8);
		HAL_Delay(yanshi);
	}
}
void Move_Action_Nopid_Left_Ctrl(float x_goal, float y_goal) {
 800cab8:	b580      	push	{r7, lr}
 800caba:	b082      	sub	sp, #8
 800cabc:	af00      	add	r7, sp, #0
 800cabe:	ed87 0a01 	vstr	s0, [r7, #4]
 800cac2:	edc7 0a00 	vstr	s1, [r7]
	while (1) {
		if ((X_NOW - x_goal) < 0) {
 800cac6:	4baa      	ldr	r3, [pc, #680]	@ (800cd70 <Move_Action_Nopid_Left_Ctrl+0x2b8>)
 800cac8:	ed93 7a00 	vldr	s14, [r3]
 800cacc:	edd7 7a01 	vldr	s15, [r7, #4]
 800cad0:	ee77 7a67 	vsub.f32	s15, s14, s15
 800cad4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800cad8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cadc:	d52e      	bpl.n	800cb3c <Move_Action_Nopid_Left_Ctrl+0x84>
			Move_Left(100, 100, ABS(X_NOW - x_goal) * 13.8);
 800cade:	4ba4      	ldr	r3, [pc, #656]	@ (800cd70 <Move_Action_Nopid_Left_Ctrl+0x2b8>)
 800cae0:	ed93 7a00 	vldr	s14, [r3]
 800cae4:	edd7 7a01 	vldr	s15, [r7, #4]
 800cae8:	ee77 7a67 	vsub.f32	s15, s14, s15
 800caec:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800caf0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800caf4:	dd07      	ble.n	800cb06 <Move_Action_Nopid_Left_Ctrl+0x4e>
 800caf6:	4b9e      	ldr	r3, [pc, #632]	@ (800cd70 <Move_Action_Nopid_Left_Ctrl+0x2b8>)
 800caf8:	ed93 7a00 	vldr	s14, [r3]
 800cafc:	edd7 7a01 	vldr	s15, [r7, #4]
 800cb00:	ee77 7a67 	vsub.f32	s15, s14, s15
 800cb04:	e008      	b.n	800cb18 <Move_Action_Nopid_Left_Ctrl+0x60>
 800cb06:	4b9a      	ldr	r3, [pc, #616]	@ (800cd70 <Move_Action_Nopid_Left_Ctrl+0x2b8>)
 800cb08:	ed93 7a00 	vldr	s14, [r3]
 800cb0c:	edd7 7a01 	vldr	s15, [r7, #4]
 800cb10:	ee77 7a67 	vsub.f32	s15, s14, s15
 800cb14:	eef1 7a67 	vneg.f32	s15, s15
 800cb18:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800cb1c:	ed9f 6b92 	vldr	d6, [pc, #584]	@ 800cd68 <Move_Action_Nopid_Left_Ctrl+0x2b0>
 800cb20:	ee27 7b06 	vmul.f64	d7, d7, d6
 800cb24:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 800cb28:	ee17 2a90 	vmov	r2, s15
 800cb2c:	2164      	movs	r1, #100	@ 0x64
 800cb2e:	2064      	movs	r0, #100	@ 0x64
 800cb30:	f7ff fc54 	bl	800c3dc <Move_Left>
			HAL_Delay(yanshi);
 800cb34:	2032      	movs	r0, #50	@ 0x32
 800cb36:	f7f6 f903 	bl	8002d40 <HAL_Delay>
 800cb3a:	e02d      	b.n	800cb98 <Move_Action_Nopid_Left_Ctrl+0xe0>
		} else {
			Move_Right(100, 100, ABS(X_NOW - x_goal) * 13.8);
 800cb3c:	4b8c      	ldr	r3, [pc, #560]	@ (800cd70 <Move_Action_Nopid_Left_Ctrl+0x2b8>)
 800cb3e:	ed93 7a00 	vldr	s14, [r3]
 800cb42:	edd7 7a01 	vldr	s15, [r7, #4]
 800cb46:	ee77 7a67 	vsub.f32	s15, s14, s15
 800cb4a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800cb4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cb52:	dd07      	ble.n	800cb64 <Move_Action_Nopid_Left_Ctrl+0xac>
 800cb54:	4b86      	ldr	r3, [pc, #536]	@ (800cd70 <Move_Action_Nopid_Left_Ctrl+0x2b8>)
 800cb56:	ed93 7a00 	vldr	s14, [r3]
 800cb5a:	edd7 7a01 	vldr	s15, [r7, #4]
 800cb5e:	ee77 7a67 	vsub.f32	s15, s14, s15
 800cb62:	e008      	b.n	800cb76 <Move_Action_Nopid_Left_Ctrl+0xbe>
 800cb64:	4b82      	ldr	r3, [pc, #520]	@ (800cd70 <Move_Action_Nopid_Left_Ctrl+0x2b8>)
 800cb66:	ed93 7a00 	vldr	s14, [r3]
 800cb6a:	edd7 7a01 	vldr	s15, [r7, #4]
 800cb6e:	ee77 7a67 	vsub.f32	s15, s14, s15
 800cb72:	eef1 7a67 	vneg.f32	s15, s15
 800cb76:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800cb7a:	ed9f 6b7b 	vldr	d6, [pc, #492]	@ 800cd68 <Move_Action_Nopid_Left_Ctrl+0x2b0>
 800cb7e:	ee27 7b06 	vmul.f64	d7, d7, d6
 800cb82:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 800cb86:	ee17 2a90 	vmov	r2, s15
 800cb8a:	2164      	movs	r1, #100	@ 0x64
 800cb8c:	2064      	movs	r0, #100	@ 0x64
 800cb8e:	f7ff fcef 	bl	800c570 <Move_Right>
			HAL_Delay(yanshi);
 800cb92:	2032      	movs	r0, #50	@ 0x32
 800cb94:	f7f6 f8d4 	bl	8002d40 <HAL_Delay>
		}
		if (Y_NOW - y_goal < 0) {
 800cb98:	4b76      	ldr	r3, [pc, #472]	@ (800cd74 <Move_Action_Nopid_Left_Ctrl+0x2bc>)
 800cb9a:	edd3 7a00 	vldr	s15, [r3]
 800cb9e:	eeb1 7a67 	vneg.f32	s14, s15
 800cba2:	edd7 7a00 	vldr	s15, [r7]
 800cba6:	ee77 7a67 	vsub.f32	s15, s14, s15
 800cbaa:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800cbae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cbb2:	d534      	bpl.n	800cc1e <Move_Action_Nopid_Left_Ctrl+0x166>
			Move_Line(100, 100, ABS(Y_NOW - y_goal) * 13.8);
 800cbb4:	4b6f      	ldr	r3, [pc, #444]	@ (800cd74 <Move_Action_Nopid_Left_Ctrl+0x2bc>)
 800cbb6:	edd3 7a00 	vldr	s15, [r3]
 800cbba:	eeb1 7a67 	vneg.f32	s14, s15
 800cbbe:	edd7 7a00 	vldr	s15, [r7]
 800cbc2:	ee77 7a67 	vsub.f32	s15, s14, s15
 800cbc6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800cbca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cbce:	dd09      	ble.n	800cbe4 <Move_Action_Nopid_Left_Ctrl+0x12c>
 800cbd0:	4b68      	ldr	r3, [pc, #416]	@ (800cd74 <Move_Action_Nopid_Left_Ctrl+0x2bc>)
 800cbd2:	edd3 7a00 	vldr	s15, [r3]
 800cbd6:	eeb1 7a67 	vneg.f32	s14, s15
 800cbda:	edd7 7a00 	vldr	s15, [r7]
 800cbde:	ee77 7a67 	vsub.f32	s15, s14, s15
 800cbe2:	e00a      	b.n	800cbfa <Move_Action_Nopid_Left_Ctrl+0x142>
 800cbe4:	4b63      	ldr	r3, [pc, #396]	@ (800cd74 <Move_Action_Nopid_Left_Ctrl+0x2bc>)
 800cbe6:	edd3 7a00 	vldr	s15, [r3]
 800cbea:	eeb1 7a67 	vneg.f32	s14, s15
 800cbee:	edd7 7a00 	vldr	s15, [r7]
 800cbf2:	ee77 7a67 	vsub.f32	s15, s14, s15
 800cbf6:	eef1 7a67 	vneg.f32	s15, s15
 800cbfa:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800cbfe:	ed9f 6b5a 	vldr	d6, [pc, #360]	@ 800cd68 <Move_Action_Nopid_Left_Ctrl+0x2b0>
 800cc02:	ee27 7b06 	vmul.f64	d7, d7, d6
 800cc06:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 800cc0a:	ee17 2a90 	vmov	r2, s15
 800cc0e:	2164      	movs	r1, #100	@ 0x64
 800cc10:	2064      	movs	r0, #100	@ 0x64
 800cc12:	f7ff fb85 	bl	800c320 <Move_Line>
			HAL_Delay(yanshi);
 800cc16:	2032      	movs	r0, #50	@ 0x32
 800cc18:	f7f6 f892 	bl	8002d40 <HAL_Delay>
 800cc1c:	e033      	b.n	800cc86 <Move_Action_Nopid_Left_Ctrl+0x1ce>
		} else {
			Move_Back(100, 100, ABS(Y_NOW - y_goal) * 13.8);
 800cc1e:	4b55      	ldr	r3, [pc, #340]	@ (800cd74 <Move_Action_Nopid_Left_Ctrl+0x2bc>)
 800cc20:	edd3 7a00 	vldr	s15, [r3]
 800cc24:	eeb1 7a67 	vneg.f32	s14, s15
 800cc28:	edd7 7a00 	vldr	s15, [r7]
 800cc2c:	ee77 7a67 	vsub.f32	s15, s14, s15
 800cc30:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800cc34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cc38:	dd09      	ble.n	800cc4e <Move_Action_Nopid_Left_Ctrl+0x196>
 800cc3a:	4b4e      	ldr	r3, [pc, #312]	@ (800cd74 <Move_Action_Nopid_Left_Ctrl+0x2bc>)
 800cc3c:	edd3 7a00 	vldr	s15, [r3]
 800cc40:	eeb1 7a67 	vneg.f32	s14, s15
 800cc44:	edd7 7a00 	vldr	s15, [r7]
 800cc48:	ee77 7a67 	vsub.f32	s15, s14, s15
 800cc4c:	e00a      	b.n	800cc64 <Move_Action_Nopid_Left_Ctrl+0x1ac>
 800cc4e:	4b49      	ldr	r3, [pc, #292]	@ (800cd74 <Move_Action_Nopid_Left_Ctrl+0x2bc>)
 800cc50:	edd3 7a00 	vldr	s15, [r3]
 800cc54:	eeb1 7a67 	vneg.f32	s14, s15
 800cc58:	edd7 7a00 	vldr	s15, [r7]
 800cc5c:	ee77 7a67 	vsub.f32	s15, s14, s15
 800cc60:	eef1 7a67 	vneg.f32	s15, s15
 800cc64:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800cc68:	ed9f 6b3f 	vldr	d6, [pc, #252]	@ 800cd68 <Move_Action_Nopid_Left_Ctrl+0x2b0>
 800cc6c:	ee27 7b06 	vmul.f64	d7, d7, d6
 800cc70:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 800cc74:	ee17 2a90 	vmov	r2, s15
 800cc78:	2164      	movs	r1, #100	@ 0x64
 800cc7a:	2064      	movs	r0, #100	@ 0x64
 800cc7c:	f7ff fc0c 	bl	800c498 <Move_Back>
			HAL_Delay(yanshi);
 800cc80:	2032      	movs	r0, #50	@ 0x32
 800cc82:	f7f6 f85d 	bl	8002d40 <HAL_Delay>
		}
		if ( ABS(X_NOW - x_goal) < 2 && ABS(Y_NOW - y_goal) < 2) {
 800cc86:	4b3a      	ldr	r3, [pc, #232]	@ (800cd70 <Move_Action_Nopid_Left_Ctrl+0x2b8>)
 800cc88:	ed93 7a00 	vldr	s14, [r3]
 800cc8c:	edd7 7a01 	vldr	s15, [r7, #4]
 800cc90:	ee77 7a67 	vsub.f32	s15, s14, s15
 800cc94:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800cc98:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cc9c:	dd11      	ble.n	800ccc2 <Move_Action_Nopid_Left_Ctrl+0x20a>
 800cc9e:	4b34      	ldr	r3, [pc, #208]	@ (800cd70 <Move_Action_Nopid_Left_Ctrl+0x2b8>)
 800cca0:	ed93 7a00 	vldr	s14, [r3]
 800cca4:	edd7 7a01 	vldr	s15, [r7, #4]
 800cca8:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ccac:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 800ccb0:	eef4 7ac7 	vcmpe.f32	s15, s14
 800ccb4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ccb8:	bf4c      	ite	mi
 800ccba:	2301      	movmi	r3, #1
 800ccbc:	2300      	movpl	r3, #0
 800ccbe:	b2db      	uxtb	r3, r3
 800ccc0:	e010      	b.n	800cce4 <Move_Action_Nopid_Left_Ctrl+0x22c>
 800ccc2:	4b2b      	ldr	r3, [pc, #172]	@ (800cd70 <Move_Action_Nopid_Left_Ctrl+0x2b8>)
 800ccc4:	ed93 7a00 	vldr	s14, [r3]
 800ccc8:	edd7 7a01 	vldr	s15, [r7, #4]
 800cccc:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ccd0:	eeb8 7a00 	vmov.f32	s14, #128	@ 0xc0000000 -2.0
 800ccd4:	eef4 7ac7 	vcmpe.f32	s15, s14
 800ccd8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ccdc:	bfcc      	ite	gt
 800ccde:	2301      	movgt	r3, #1
 800cce0:	2300      	movle	r3, #0
 800cce2:	b2db      	uxtb	r3, r3
 800cce4:	2b00      	cmp	r3, #0
 800cce6:	f43f aeee 	beq.w	800cac6 <Move_Action_Nopid_Left_Ctrl+0xe>
 800ccea:	4b22      	ldr	r3, [pc, #136]	@ (800cd74 <Move_Action_Nopid_Left_Ctrl+0x2bc>)
 800ccec:	edd3 7a00 	vldr	s15, [r3]
 800ccf0:	eeb1 7a67 	vneg.f32	s14, s15
 800ccf4:	edd7 7a00 	vldr	s15, [r7]
 800ccf8:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ccfc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800cd00:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cd04:	dd13      	ble.n	800cd2e <Move_Action_Nopid_Left_Ctrl+0x276>
 800cd06:	4b1b      	ldr	r3, [pc, #108]	@ (800cd74 <Move_Action_Nopid_Left_Ctrl+0x2bc>)
 800cd08:	edd3 7a00 	vldr	s15, [r3]
 800cd0c:	eeb1 7a67 	vneg.f32	s14, s15
 800cd10:	edd7 7a00 	vldr	s15, [r7]
 800cd14:	ee77 7a67 	vsub.f32	s15, s14, s15
 800cd18:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 800cd1c:	eef4 7ac7 	vcmpe.f32	s15, s14
 800cd20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cd24:	bf4c      	ite	mi
 800cd26:	2301      	movmi	r3, #1
 800cd28:	2300      	movpl	r3, #0
 800cd2a:	b2db      	uxtb	r3, r3
 800cd2c:	e012      	b.n	800cd54 <Move_Action_Nopid_Left_Ctrl+0x29c>
 800cd2e:	4b11      	ldr	r3, [pc, #68]	@ (800cd74 <Move_Action_Nopid_Left_Ctrl+0x2bc>)
 800cd30:	edd3 7a00 	vldr	s15, [r3]
 800cd34:	eeb1 7a67 	vneg.f32	s14, s15
 800cd38:	edd7 7a00 	vldr	s15, [r7]
 800cd3c:	ee77 7a67 	vsub.f32	s15, s14, s15
 800cd40:	eeb8 7a00 	vmov.f32	s14, #128	@ 0xc0000000 -2.0
 800cd44:	eef4 7ac7 	vcmpe.f32	s15, s14
 800cd48:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cd4c:	bfcc      	ite	gt
 800cd4e:	2301      	movgt	r3, #1
 800cd50:	2300      	movle	r3, #0
 800cd52:	b2db      	uxtb	r3, r3
 800cd54:	2b00      	cmp	r3, #0
 800cd56:	d100      	bne.n	800cd5a <Move_Action_Nopid_Left_Ctrl+0x2a2>
		if ((X_NOW - x_goal) < 0) {
 800cd58:	e6b5      	b.n	800cac6 <Move_Action_Nopid_Left_Ctrl+0xe>
			break; /* 到达目标 */
 800cd5a:	bf00      	nop
		}
	}
}
 800cd5c:	bf00      	nop
 800cd5e:	3708      	adds	r7, #8
 800cd60:	46bd      	mov	sp, r7
 800cd62:	bd80      	pop	{r7, pc}
 800cd64:	f3af 8000 	nop.w
 800cd68:	9999999a 	.word	0x9999999a
 800cd6c:	402b9999 	.word	0x402b9999
 800cd70:	24000af8 	.word	0x24000af8
 800cd74:	24000afc 	.word	0x24000afc

0800cd78 <Move_Action_Nopid_Forward_Ctrl>:
void Move_Action_Nopid_Forward_Ctrl(float x_goal, float y_goal) {
 800cd78:	b580      	push	{r7, lr}
 800cd7a:	b082      	sub	sp, #8
 800cd7c:	af00      	add	r7, sp, #0
 800cd7e:	ed87 0a01 	vstr	s0, [r7, #4]
 800cd82:	edc7 0a00 	vstr	s1, [r7]
	//ACTION调整
	while (1) {

		if ((X_NOW - x_goal) < 0) {
 800cd86:	4baa      	ldr	r3, [pc, #680]	@ (800d030 <Move_Action_Nopid_Forward_Ctrl+0x2b8>)
 800cd88:	ed93 7a00 	vldr	s14, [r3]
 800cd8c:	edd7 7a01 	vldr	s15, [r7, #4]
 800cd90:	ee77 7a67 	vsub.f32	s15, s14, s15
 800cd94:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800cd98:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cd9c:	d52e      	bpl.n	800cdfc <Move_Action_Nopid_Forward_Ctrl+0x84>
			Move_Line(100, 100, ABS(X_NOW - x_goal) * 13.8);
 800cd9e:	4ba4      	ldr	r3, [pc, #656]	@ (800d030 <Move_Action_Nopid_Forward_Ctrl+0x2b8>)
 800cda0:	ed93 7a00 	vldr	s14, [r3]
 800cda4:	edd7 7a01 	vldr	s15, [r7, #4]
 800cda8:	ee77 7a67 	vsub.f32	s15, s14, s15
 800cdac:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800cdb0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cdb4:	dd07      	ble.n	800cdc6 <Move_Action_Nopid_Forward_Ctrl+0x4e>
 800cdb6:	4b9e      	ldr	r3, [pc, #632]	@ (800d030 <Move_Action_Nopid_Forward_Ctrl+0x2b8>)
 800cdb8:	ed93 7a00 	vldr	s14, [r3]
 800cdbc:	edd7 7a01 	vldr	s15, [r7, #4]
 800cdc0:	ee77 7a67 	vsub.f32	s15, s14, s15
 800cdc4:	e008      	b.n	800cdd8 <Move_Action_Nopid_Forward_Ctrl+0x60>
 800cdc6:	4b9a      	ldr	r3, [pc, #616]	@ (800d030 <Move_Action_Nopid_Forward_Ctrl+0x2b8>)
 800cdc8:	ed93 7a00 	vldr	s14, [r3]
 800cdcc:	edd7 7a01 	vldr	s15, [r7, #4]
 800cdd0:	ee77 7a67 	vsub.f32	s15, s14, s15
 800cdd4:	eef1 7a67 	vneg.f32	s15, s15
 800cdd8:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800cddc:	ed9f 6b92 	vldr	d6, [pc, #584]	@ 800d028 <Move_Action_Nopid_Forward_Ctrl+0x2b0>
 800cde0:	ee27 7b06 	vmul.f64	d7, d7, d6
 800cde4:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 800cde8:	ee17 2a90 	vmov	r2, s15
 800cdec:	2164      	movs	r1, #100	@ 0x64
 800cdee:	2064      	movs	r0, #100	@ 0x64
 800cdf0:	f7ff fa96 	bl	800c320 <Move_Line>
			HAL_Delay(yanshi);
 800cdf4:	2032      	movs	r0, #50	@ 0x32
 800cdf6:	f7f5 ffa3 	bl	8002d40 <HAL_Delay>
 800cdfa:	e02d      	b.n	800ce58 <Move_Action_Nopid_Forward_Ctrl+0xe0>
		} else {
			Move_Back(100, 100, ABS(X_NOW - x_goal) * 13.8);
 800cdfc:	4b8c      	ldr	r3, [pc, #560]	@ (800d030 <Move_Action_Nopid_Forward_Ctrl+0x2b8>)
 800cdfe:	ed93 7a00 	vldr	s14, [r3]
 800ce02:	edd7 7a01 	vldr	s15, [r7, #4]
 800ce06:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ce0a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800ce0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ce12:	dd07      	ble.n	800ce24 <Move_Action_Nopid_Forward_Ctrl+0xac>
 800ce14:	4b86      	ldr	r3, [pc, #536]	@ (800d030 <Move_Action_Nopid_Forward_Ctrl+0x2b8>)
 800ce16:	ed93 7a00 	vldr	s14, [r3]
 800ce1a:	edd7 7a01 	vldr	s15, [r7, #4]
 800ce1e:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ce22:	e008      	b.n	800ce36 <Move_Action_Nopid_Forward_Ctrl+0xbe>
 800ce24:	4b82      	ldr	r3, [pc, #520]	@ (800d030 <Move_Action_Nopid_Forward_Ctrl+0x2b8>)
 800ce26:	ed93 7a00 	vldr	s14, [r3]
 800ce2a:	edd7 7a01 	vldr	s15, [r7, #4]
 800ce2e:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ce32:	eef1 7a67 	vneg.f32	s15, s15
 800ce36:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800ce3a:	ed9f 6b7b 	vldr	d6, [pc, #492]	@ 800d028 <Move_Action_Nopid_Forward_Ctrl+0x2b0>
 800ce3e:	ee27 7b06 	vmul.f64	d7, d7, d6
 800ce42:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 800ce46:	ee17 2a90 	vmov	r2, s15
 800ce4a:	2164      	movs	r1, #100	@ 0x64
 800ce4c:	2064      	movs	r0, #100	@ 0x64
 800ce4e:	f7ff fb23 	bl	800c498 <Move_Back>
			HAL_Delay(yanshi);
 800ce52:	2032      	movs	r0, #50	@ 0x32
 800ce54:	f7f5 ff74 	bl	8002d40 <HAL_Delay>
		}
		if ((Y_NOW - y_goal) < 0) {
 800ce58:	4b76      	ldr	r3, [pc, #472]	@ (800d034 <Move_Action_Nopid_Forward_Ctrl+0x2bc>)
 800ce5a:	edd3 7a00 	vldr	s15, [r3]
 800ce5e:	eeb1 7a67 	vneg.f32	s14, s15
 800ce62:	edd7 7a00 	vldr	s15, [r7]
 800ce66:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ce6a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800ce6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ce72:	d534      	bpl.n	800cede <Move_Action_Nopid_Forward_Ctrl+0x166>
			Move_Right(100, 100, ABS(Y_NOW - y_goal) * 13.8);
 800ce74:	4b6f      	ldr	r3, [pc, #444]	@ (800d034 <Move_Action_Nopid_Forward_Ctrl+0x2bc>)
 800ce76:	edd3 7a00 	vldr	s15, [r3]
 800ce7a:	eeb1 7a67 	vneg.f32	s14, s15
 800ce7e:	edd7 7a00 	vldr	s15, [r7]
 800ce82:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ce86:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800ce8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ce8e:	dd09      	ble.n	800cea4 <Move_Action_Nopid_Forward_Ctrl+0x12c>
 800ce90:	4b68      	ldr	r3, [pc, #416]	@ (800d034 <Move_Action_Nopid_Forward_Ctrl+0x2bc>)
 800ce92:	edd3 7a00 	vldr	s15, [r3]
 800ce96:	eeb1 7a67 	vneg.f32	s14, s15
 800ce9a:	edd7 7a00 	vldr	s15, [r7]
 800ce9e:	ee77 7a67 	vsub.f32	s15, s14, s15
 800cea2:	e00a      	b.n	800ceba <Move_Action_Nopid_Forward_Ctrl+0x142>
 800cea4:	4b63      	ldr	r3, [pc, #396]	@ (800d034 <Move_Action_Nopid_Forward_Ctrl+0x2bc>)
 800cea6:	edd3 7a00 	vldr	s15, [r3]
 800ceaa:	eeb1 7a67 	vneg.f32	s14, s15
 800ceae:	edd7 7a00 	vldr	s15, [r7]
 800ceb2:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ceb6:	eef1 7a67 	vneg.f32	s15, s15
 800ceba:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800cebe:	ed9f 6b5a 	vldr	d6, [pc, #360]	@ 800d028 <Move_Action_Nopid_Forward_Ctrl+0x2b0>
 800cec2:	ee27 7b06 	vmul.f64	d7, d7, d6
 800cec6:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 800ceca:	ee17 2a90 	vmov	r2, s15
 800cece:	2164      	movs	r1, #100	@ 0x64
 800ced0:	2064      	movs	r0, #100	@ 0x64
 800ced2:	f7ff fb4d 	bl	800c570 <Move_Right>
			HAL_Delay(yanshi);
 800ced6:	2032      	movs	r0, #50	@ 0x32
 800ced8:	f7f5 ff32 	bl	8002d40 <HAL_Delay>
 800cedc:	e033      	b.n	800cf46 <Move_Action_Nopid_Forward_Ctrl+0x1ce>
		} else {
			Move_Left(100, 100, ABS(Y_NOW - y_goal) * 13.8);
 800cede:	4b55      	ldr	r3, [pc, #340]	@ (800d034 <Move_Action_Nopid_Forward_Ctrl+0x2bc>)
 800cee0:	edd3 7a00 	vldr	s15, [r3]
 800cee4:	eeb1 7a67 	vneg.f32	s14, s15
 800cee8:	edd7 7a00 	vldr	s15, [r7]
 800ceec:	ee77 7a67 	vsub.f32	s15, s14, s15
 800cef0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800cef4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cef8:	dd09      	ble.n	800cf0e <Move_Action_Nopid_Forward_Ctrl+0x196>
 800cefa:	4b4e      	ldr	r3, [pc, #312]	@ (800d034 <Move_Action_Nopid_Forward_Ctrl+0x2bc>)
 800cefc:	edd3 7a00 	vldr	s15, [r3]
 800cf00:	eeb1 7a67 	vneg.f32	s14, s15
 800cf04:	edd7 7a00 	vldr	s15, [r7]
 800cf08:	ee77 7a67 	vsub.f32	s15, s14, s15
 800cf0c:	e00a      	b.n	800cf24 <Move_Action_Nopid_Forward_Ctrl+0x1ac>
 800cf0e:	4b49      	ldr	r3, [pc, #292]	@ (800d034 <Move_Action_Nopid_Forward_Ctrl+0x2bc>)
 800cf10:	edd3 7a00 	vldr	s15, [r3]
 800cf14:	eeb1 7a67 	vneg.f32	s14, s15
 800cf18:	edd7 7a00 	vldr	s15, [r7]
 800cf1c:	ee77 7a67 	vsub.f32	s15, s14, s15
 800cf20:	eef1 7a67 	vneg.f32	s15, s15
 800cf24:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800cf28:	ed9f 6b3f 	vldr	d6, [pc, #252]	@ 800d028 <Move_Action_Nopid_Forward_Ctrl+0x2b0>
 800cf2c:	ee27 7b06 	vmul.f64	d7, d7, d6
 800cf30:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 800cf34:	ee17 2a90 	vmov	r2, s15
 800cf38:	2164      	movs	r1, #100	@ 0x64
 800cf3a:	2064      	movs	r0, #100	@ 0x64
 800cf3c:	f7ff fa4e 	bl	800c3dc <Move_Left>
			HAL_Delay(yanshi);
 800cf40:	2032      	movs	r0, #50	@ 0x32
 800cf42:	f7f5 fefd 	bl	8002d40 <HAL_Delay>
		}
		if ( ABS(X_NOW - x_goal) < 5 && ABS(Y_NOW - y_goal) < 5) {
 800cf46:	4b3a      	ldr	r3, [pc, #232]	@ (800d030 <Move_Action_Nopid_Forward_Ctrl+0x2b8>)
 800cf48:	ed93 7a00 	vldr	s14, [r3]
 800cf4c:	edd7 7a01 	vldr	s15, [r7, #4]
 800cf50:	ee77 7a67 	vsub.f32	s15, s14, s15
 800cf54:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800cf58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cf5c:	dd11      	ble.n	800cf82 <Move_Action_Nopid_Forward_Ctrl+0x20a>
 800cf5e:	4b34      	ldr	r3, [pc, #208]	@ (800d030 <Move_Action_Nopid_Forward_Ctrl+0x2b8>)
 800cf60:	ed93 7a00 	vldr	s14, [r3]
 800cf64:	edd7 7a01 	vldr	s15, [r7, #4]
 800cf68:	ee77 7a67 	vsub.f32	s15, s14, s15
 800cf6c:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 800cf70:	eef4 7ac7 	vcmpe.f32	s15, s14
 800cf74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cf78:	bf4c      	ite	mi
 800cf7a:	2301      	movmi	r3, #1
 800cf7c:	2300      	movpl	r3, #0
 800cf7e:	b2db      	uxtb	r3, r3
 800cf80:	e010      	b.n	800cfa4 <Move_Action_Nopid_Forward_Ctrl+0x22c>
 800cf82:	4b2b      	ldr	r3, [pc, #172]	@ (800d030 <Move_Action_Nopid_Forward_Ctrl+0x2b8>)
 800cf84:	ed93 7a00 	vldr	s14, [r3]
 800cf88:	edd7 7a01 	vldr	s15, [r7, #4]
 800cf8c:	ee77 7a67 	vsub.f32	s15, s14, s15
 800cf90:	eeb9 7a04 	vmov.f32	s14, #148	@ 0xc0a00000 -5.0
 800cf94:	eef4 7ac7 	vcmpe.f32	s15, s14
 800cf98:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cf9c:	bfcc      	ite	gt
 800cf9e:	2301      	movgt	r3, #1
 800cfa0:	2300      	movle	r3, #0
 800cfa2:	b2db      	uxtb	r3, r3
 800cfa4:	2b00      	cmp	r3, #0
 800cfa6:	f43f aeee 	beq.w	800cd86 <Move_Action_Nopid_Forward_Ctrl+0xe>
 800cfaa:	4b22      	ldr	r3, [pc, #136]	@ (800d034 <Move_Action_Nopid_Forward_Ctrl+0x2bc>)
 800cfac:	edd3 7a00 	vldr	s15, [r3]
 800cfb0:	eeb1 7a67 	vneg.f32	s14, s15
 800cfb4:	edd7 7a00 	vldr	s15, [r7]
 800cfb8:	ee77 7a67 	vsub.f32	s15, s14, s15
 800cfbc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800cfc0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cfc4:	dd13      	ble.n	800cfee <Move_Action_Nopid_Forward_Ctrl+0x276>
 800cfc6:	4b1b      	ldr	r3, [pc, #108]	@ (800d034 <Move_Action_Nopid_Forward_Ctrl+0x2bc>)
 800cfc8:	edd3 7a00 	vldr	s15, [r3]
 800cfcc:	eeb1 7a67 	vneg.f32	s14, s15
 800cfd0:	edd7 7a00 	vldr	s15, [r7]
 800cfd4:	ee77 7a67 	vsub.f32	s15, s14, s15
 800cfd8:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 800cfdc:	eef4 7ac7 	vcmpe.f32	s15, s14
 800cfe0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cfe4:	bf4c      	ite	mi
 800cfe6:	2301      	movmi	r3, #1
 800cfe8:	2300      	movpl	r3, #0
 800cfea:	b2db      	uxtb	r3, r3
 800cfec:	e012      	b.n	800d014 <Move_Action_Nopid_Forward_Ctrl+0x29c>
 800cfee:	4b11      	ldr	r3, [pc, #68]	@ (800d034 <Move_Action_Nopid_Forward_Ctrl+0x2bc>)
 800cff0:	edd3 7a00 	vldr	s15, [r3]
 800cff4:	eeb1 7a67 	vneg.f32	s14, s15
 800cff8:	edd7 7a00 	vldr	s15, [r7]
 800cffc:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d000:	eeb9 7a04 	vmov.f32	s14, #148	@ 0xc0a00000 -5.0
 800d004:	eef4 7ac7 	vcmpe.f32	s15, s14
 800d008:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d00c:	bfcc      	ite	gt
 800d00e:	2301      	movgt	r3, #1
 800d010:	2300      	movle	r3, #0
 800d012:	b2db      	uxtb	r3, r3
 800d014:	2b00      	cmp	r3, #0
 800d016:	d100      	bne.n	800d01a <Move_Action_Nopid_Forward_Ctrl+0x2a2>
		if ((X_NOW - x_goal) < 0) {
 800d018:	e6b5      	b.n	800cd86 <Move_Action_Nopid_Forward_Ctrl+0xe>
			break; /* 到达目标 */
 800d01a:	bf00      	nop
		}
	}
}
 800d01c:	bf00      	nop
 800d01e:	3708      	adds	r7, #8
 800d020:	46bd      	mov	sp, r7
 800d022:	bd80      	pop	{r7, pc}
 800d024:	f3af 8000 	nop.w
 800d028:	9999999a 	.word	0x9999999a
 800d02c:	402b9999 	.word	0x402b9999
 800d030:	24000af8 	.word	0x24000af8
 800d034:	24000afc 	.word	0x24000afc

0800d038 <Move_Action_Nopid_Right_Ctrl>:

void Move_Action_Nopid_Right_Ctrl(float x_goal, float y_goal) {
 800d038:	b580      	push	{r7, lr}
 800d03a:	b082      	sub	sp, #8
 800d03c:	af00      	add	r7, sp, #0
 800d03e:	ed87 0a01 	vstr	s0, [r7, #4]
 800d042:	edc7 0a00 	vstr	s1, [r7]
	while (1) {
		if ((X_NOW - x_goal) < 0) {
 800d046:	4baa      	ldr	r3, [pc, #680]	@ (800d2f0 <Move_Action_Nopid_Right_Ctrl+0x2b8>)
 800d048:	ed93 7a00 	vldr	s14, [r3]
 800d04c:	edd7 7a01 	vldr	s15, [r7, #4]
 800d050:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d054:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800d058:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d05c:	d52e      	bpl.n	800d0bc <Move_Action_Nopid_Right_Ctrl+0x84>

			Move_Right(100, 100, ABS(X_NOW - x_goal) * 13.8);
 800d05e:	4ba4      	ldr	r3, [pc, #656]	@ (800d2f0 <Move_Action_Nopid_Right_Ctrl+0x2b8>)
 800d060:	ed93 7a00 	vldr	s14, [r3]
 800d064:	edd7 7a01 	vldr	s15, [r7, #4]
 800d068:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d06c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800d070:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d074:	dd07      	ble.n	800d086 <Move_Action_Nopid_Right_Ctrl+0x4e>
 800d076:	4b9e      	ldr	r3, [pc, #632]	@ (800d2f0 <Move_Action_Nopid_Right_Ctrl+0x2b8>)
 800d078:	ed93 7a00 	vldr	s14, [r3]
 800d07c:	edd7 7a01 	vldr	s15, [r7, #4]
 800d080:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d084:	e008      	b.n	800d098 <Move_Action_Nopid_Right_Ctrl+0x60>
 800d086:	4b9a      	ldr	r3, [pc, #616]	@ (800d2f0 <Move_Action_Nopid_Right_Ctrl+0x2b8>)
 800d088:	ed93 7a00 	vldr	s14, [r3]
 800d08c:	edd7 7a01 	vldr	s15, [r7, #4]
 800d090:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d094:	eef1 7a67 	vneg.f32	s15, s15
 800d098:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800d09c:	ed9f 6b92 	vldr	d6, [pc, #584]	@ 800d2e8 <Move_Action_Nopid_Right_Ctrl+0x2b0>
 800d0a0:	ee27 7b06 	vmul.f64	d7, d7, d6
 800d0a4:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 800d0a8:	ee17 2a90 	vmov	r2, s15
 800d0ac:	2164      	movs	r1, #100	@ 0x64
 800d0ae:	2064      	movs	r0, #100	@ 0x64
 800d0b0:	f7ff fa5e 	bl	800c570 <Move_Right>
			HAL_Delay(yanshi);
 800d0b4:	2032      	movs	r0, #50	@ 0x32
 800d0b6:	f7f5 fe43 	bl	8002d40 <HAL_Delay>
 800d0ba:	e02d      	b.n	800d118 <Move_Action_Nopid_Right_Ctrl+0xe0>
		} else {
			Move_Left(100, 100, ABS(X_NOW - x_goal) * 13.8);
 800d0bc:	4b8c      	ldr	r3, [pc, #560]	@ (800d2f0 <Move_Action_Nopid_Right_Ctrl+0x2b8>)
 800d0be:	ed93 7a00 	vldr	s14, [r3]
 800d0c2:	edd7 7a01 	vldr	s15, [r7, #4]
 800d0c6:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d0ca:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800d0ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d0d2:	dd07      	ble.n	800d0e4 <Move_Action_Nopid_Right_Ctrl+0xac>
 800d0d4:	4b86      	ldr	r3, [pc, #536]	@ (800d2f0 <Move_Action_Nopid_Right_Ctrl+0x2b8>)
 800d0d6:	ed93 7a00 	vldr	s14, [r3]
 800d0da:	edd7 7a01 	vldr	s15, [r7, #4]
 800d0de:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d0e2:	e008      	b.n	800d0f6 <Move_Action_Nopid_Right_Ctrl+0xbe>
 800d0e4:	4b82      	ldr	r3, [pc, #520]	@ (800d2f0 <Move_Action_Nopid_Right_Ctrl+0x2b8>)
 800d0e6:	ed93 7a00 	vldr	s14, [r3]
 800d0ea:	edd7 7a01 	vldr	s15, [r7, #4]
 800d0ee:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d0f2:	eef1 7a67 	vneg.f32	s15, s15
 800d0f6:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800d0fa:	ed9f 6b7b 	vldr	d6, [pc, #492]	@ 800d2e8 <Move_Action_Nopid_Right_Ctrl+0x2b0>
 800d0fe:	ee27 7b06 	vmul.f64	d7, d7, d6
 800d102:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 800d106:	ee17 2a90 	vmov	r2, s15
 800d10a:	2164      	movs	r1, #100	@ 0x64
 800d10c:	2064      	movs	r0, #100	@ 0x64
 800d10e:	f7ff f965 	bl	800c3dc <Move_Left>
			HAL_Delay(yanshi);
 800d112:	2032      	movs	r0, #50	@ 0x32
 800d114:	f7f5 fe14 	bl	8002d40 <HAL_Delay>
		}
		if ((Y_NOW - y_goal) < 0) {
 800d118:	4b76      	ldr	r3, [pc, #472]	@ (800d2f4 <Move_Action_Nopid_Right_Ctrl+0x2bc>)
 800d11a:	edd3 7a00 	vldr	s15, [r3]
 800d11e:	eeb1 7a67 	vneg.f32	s14, s15
 800d122:	edd7 7a00 	vldr	s15, [r7]
 800d126:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d12a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800d12e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d132:	d534      	bpl.n	800d19e <Move_Action_Nopid_Right_Ctrl+0x166>
			Move_Back(100, 100, ABS(Y_NOW - y_goal) * 13.8);
 800d134:	4b6f      	ldr	r3, [pc, #444]	@ (800d2f4 <Move_Action_Nopid_Right_Ctrl+0x2bc>)
 800d136:	edd3 7a00 	vldr	s15, [r3]
 800d13a:	eeb1 7a67 	vneg.f32	s14, s15
 800d13e:	edd7 7a00 	vldr	s15, [r7]
 800d142:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d146:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800d14a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d14e:	dd09      	ble.n	800d164 <Move_Action_Nopid_Right_Ctrl+0x12c>
 800d150:	4b68      	ldr	r3, [pc, #416]	@ (800d2f4 <Move_Action_Nopid_Right_Ctrl+0x2bc>)
 800d152:	edd3 7a00 	vldr	s15, [r3]
 800d156:	eeb1 7a67 	vneg.f32	s14, s15
 800d15a:	edd7 7a00 	vldr	s15, [r7]
 800d15e:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d162:	e00a      	b.n	800d17a <Move_Action_Nopid_Right_Ctrl+0x142>
 800d164:	4b63      	ldr	r3, [pc, #396]	@ (800d2f4 <Move_Action_Nopid_Right_Ctrl+0x2bc>)
 800d166:	edd3 7a00 	vldr	s15, [r3]
 800d16a:	eeb1 7a67 	vneg.f32	s14, s15
 800d16e:	edd7 7a00 	vldr	s15, [r7]
 800d172:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d176:	eef1 7a67 	vneg.f32	s15, s15
 800d17a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800d17e:	ed9f 6b5a 	vldr	d6, [pc, #360]	@ 800d2e8 <Move_Action_Nopid_Right_Ctrl+0x2b0>
 800d182:	ee27 7b06 	vmul.f64	d7, d7, d6
 800d186:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 800d18a:	ee17 2a90 	vmov	r2, s15
 800d18e:	2164      	movs	r1, #100	@ 0x64
 800d190:	2064      	movs	r0, #100	@ 0x64
 800d192:	f7ff f981 	bl	800c498 <Move_Back>
			HAL_Delay(yanshi);
 800d196:	2032      	movs	r0, #50	@ 0x32
 800d198:	f7f5 fdd2 	bl	8002d40 <HAL_Delay>
 800d19c:	e033      	b.n	800d206 <Move_Action_Nopid_Right_Ctrl+0x1ce>
		} else {
			Move_Line(100, 100, ABS(Y_NOW - y_goal) * 13.8);
 800d19e:	4b55      	ldr	r3, [pc, #340]	@ (800d2f4 <Move_Action_Nopid_Right_Ctrl+0x2bc>)
 800d1a0:	edd3 7a00 	vldr	s15, [r3]
 800d1a4:	eeb1 7a67 	vneg.f32	s14, s15
 800d1a8:	edd7 7a00 	vldr	s15, [r7]
 800d1ac:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d1b0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800d1b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d1b8:	dd09      	ble.n	800d1ce <Move_Action_Nopid_Right_Ctrl+0x196>
 800d1ba:	4b4e      	ldr	r3, [pc, #312]	@ (800d2f4 <Move_Action_Nopid_Right_Ctrl+0x2bc>)
 800d1bc:	edd3 7a00 	vldr	s15, [r3]
 800d1c0:	eeb1 7a67 	vneg.f32	s14, s15
 800d1c4:	edd7 7a00 	vldr	s15, [r7]
 800d1c8:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d1cc:	e00a      	b.n	800d1e4 <Move_Action_Nopid_Right_Ctrl+0x1ac>
 800d1ce:	4b49      	ldr	r3, [pc, #292]	@ (800d2f4 <Move_Action_Nopid_Right_Ctrl+0x2bc>)
 800d1d0:	edd3 7a00 	vldr	s15, [r3]
 800d1d4:	eeb1 7a67 	vneg.f32	s14, s15
 800d1d8:	edd7 7a00 	vldr	s15, [r7]
 800d1dc:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d1e0:	eef1 7a67 	vneg.f32	s15, s15
 800d1e4:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800d1e8:	ed9f 6b3f 	vldr	d6, [pc, #252]	@ 800d2e8 <Move_Action_Nopid_Right_Ctrl+0x2b0>
 800d1ec:	ee27 7b06 	vmul.f64	d7, d7, d6
 800d1f0:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 800d1f4:	ee17 2a90 	vmov	r2, s15
 800d1f8:	2164      	movs	r1, #100	@ 0x64
 800d1fa:	2064      	movs	r0, #100	@ 0x64
 800d1fc:	f7ff f890 	bl	800c320 <Move_Line>
			HAL_Delay(yanshi);
 800d200:	2032      	movs	r0, #50	@ 0x32
 800d202:	f7f5 fd9d 	bl	8002d40 <HAL_Delay>
		}
		if ( ABS(X_NOW - x_goal) < 5 && ABS(Y_NOW - y_goal) < 5) {
 800d206:	4b3a      	ldr	r3, [pc, #232]	@ (800d2f0 <Move_Action_Nopid_Right_Ctrl+0x2b8>)
 800d208:	ed93 7a00 	vldr	s14, [r3]
 800d20c:	edd7 7a01 	vldr	s15, [r7, #4]
 800d210:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d214:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800d218:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d21c:	dd11      	ble.n	800d242 <Move_Action_Nopid_Right_Ctrl+0x20a>
 800d21e:	4b34      	ldr	r3, [pc, #208]	@ (800d2f0 <Move_Action_Nopid_Right_Ctrl+0x2b8>)
 800d220:	ed93 7a00 	vldr	s14, [r3]
 800d224:	edd7 7a01 	vldr	s15, [r7, #4]
 800d228:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d22c:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 800d230:	eef4 7ac7 	vcmpe.f32	s15, s14
 800d234:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d238:	bf4c      	ite	mi
 800d23a:	2301      	movmi	r3, #1
 800d23c:	2300      	movpl	r3, #0
 800d23e:	b2db      	uxtb	r3, r3
 800d240:	e010      	b.n	800d264 <Move_Action_Nopid_Right_Ctrl+0x22c>
 800d242:	4b2b      	ldr	r3, [pc, #172]	@ (800d2f0 <Move_Action_Nopid_Right_Ctrl+0x2b8>)
 800d244:	ed93 7a00 	vldr	s14, [r3]
 800d248:	edd7 7a01 	vldr	s15, [r7, #4]
 800d24c:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d250:	eeb9 7a04 	vmov.f32	s14, #148	@ 0xc0a00000 -5.0
 800d254:	eef4 7ac7 	vcmpe.f32	s15, s14
 800d258:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d25c:	bfcc      	ite	gt
 800d25e:	2301      	movgt	r3, #1
 800d260:	2300      	movle	r3, #0
 800d262:	b2db      	uxtb	r3, r3
 800d264:	2b00      	cmp	r3, #0
 800d266:	f43f aeee 	beq.w	800d046 <Move_Action_Nopid_Right_Ctrl+0xe>
 800d26a:	4b22      	ldr	r3, [pc, #136]	@ (800d2f4 <Move_Action_Nopid_Right_Ctrl+0x2bc>)
 800d26c:	edd3 7a00 	vldr	s15, [r3]
 800d270:	eeb1 7a67 	vneg.f32	s14, s15
 800d274:	edd7 7a00 	vldr	s15, [r7]
 800d278:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d27c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800d280:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d284:	dd13      	ble.n	800d2ae <Move_Action_Nopid_Right_Ctrl+0x276>
 800d286:	4b1b      	ldr	r3, [pc, #108]	@ (800d2f4 <Move_Action_Nopid_Right_Ctrl+0x2bc>)
 800d288:	edd3 7a00 	vldr	s15, [r3]
 800d28c:	eeb1 7a67 	vneg.f32	s14, s15
 800d290:	edd7 7a00 	vldr	s15, [r7]
 800d294:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d298:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 800d29c:	eef4 7ac7 	vcmpe.f32	s15, s14
 800d2a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d2a4:	bf4c      	ite	mi
 800d2a6:	2301      	movmi	r3, #1
 800d2a8:	2300      	movpl	r3, #0
 800d2aa:	b2db      	uxtb	r3, r3
 800d2ac:	e012      	b.n	800d2d4 <Move_Action_Nopid_Right_Ctrl+0x29c>
 800d2ae:	4b11      	ldr	r3, [pc, #68]	@ (800d2f4 <Move_Action_Nopid_Right_Ctrl+0x2bc>)
 800d2b0:	edd3 7a00 	vldr	s15, [r3]
 800d2b4:	eeb1 7a67 	vneg.f32	s14, s15
 800d2b8:	edd7 7a00 	vldr	s15, [r7]
 800d2bc:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d2c0:	eeb9 7a04 	vmov.f32	s14, #148	@ 0xc0a00000 -5.0
 800d2c4:	eef4 7ac7 	vcmpe.f32	s15, s14
 800d2c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d2cc:	bfcc      	ite	gt
 800d2ce:	2301      	movgt	r3, #1
 800d2d0:	2300      	movle	r3, #0
 800d2d2:	b2db      	uxtb	r3, r3
 800d2d4:	2b00      	cmp	r3, #0
 800d2d6:	d100      	bne.n	800d2da <Move_Action_Nopid_Right_Ctrl+0x2a2>
		if ((X_NOW - x_goal) < 0) {
 800d2d8:	e6b5      	b.n	800d046 <Move_Action_Nopid_Right_Ctrl+0xe>
			break; /* 到达目标 */
 800d2da:	bf00      	nop
		}
	}
}
 800d2dc:	bf00      	nop
 800d2de:	3708      	adds	r7, #8
 800d2e0:	46bd      	mov	sp, r7
 800d2e2:	bd80      	pop	{r7, pc}
 800d2e4:	f3af 8000 	nop.w
 800d2e8:	9999999a 	.word	0x9999999a
 800d2ec:	402b9999 	.word	0x402b9999
 800d2f0:	24000af8 	.word	0x24000af8
 800d2f4:	24000afc 	.word	0x24000afc

0800d2f8 <Move_Tx_Pid_Ctrl>:

/* Tx姿态调整 */
uint16_t time_tx=0;
void Move_Tx_Pid_Ctrl(float TX_X_Goal,float TX_Y_Goal) {
 800d2f8:	b580      	push	{r7, lr}
 800d2fa:	b082      	sub	sp, #8
 800d2fc:	af00      	add	r7, sp, #0
 800d2fe:	ed87 0a01 	vstr	s0, [r7, #4]
 800d302:	edc7 0a00 	vstr	s1, [r7]

	while (1) {
	if (TX_Y_out >= 0) {
 800d306:	4b72      	ldr	r3, [pc, #456]	@ (800d4d0 <Move_Tx_Pid_Ctrl+0x1d8>)
 800d308:	edd3 7a00 	vldr	s15, [r3]
 800d30c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800d310:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d314:	db12      	blt.n	800d33c <Move_Tx_Pid_Ctrl+0x44>
			Move_Right(80, 80, TX_Y_out * 5);
 800d316:	4b6e      	ldr	r3, [pc, #440]	@ (800d4d0 <Move_Tx_Pid_Ctrl+0x1d8>)
 800d318:	edd3 7a00 	vldr	s15, [r3]
 800d31c:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 800d320:	ee67 7a87 	vmul.f32	s15, s15, s14
 800d324:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d328:	ee17 2a90 	vmov	r2, s15
 800d32c:	2150      	movs	r1, #80	@ 0x50
 800d32e:	2050      	movs	r0, #80	@ 0x50
 800d330:	f7ff f91e 	bl	800c570 <Move_Right>
			HAL_Delay(5);
 800d334:	2005      	movs	r0, #5
 800d336:	f7f5 fd03 	bl	8002d40 <HAL_Delay>
 800d33a:	e013      	b.n	800d364 <Move_Tx_Pid_Ctrl+0x6c>
		} else {
			Move_Left(80, 80, -TX_Y_out * 5);
 800d33c:	4b64      	ldr	r3, [pc, #400]	@ (800d4d0 <Move_Tx_Pid_Ctrl+0x1d8>)
 800d33e:	edd3 7a00 	vldr	s15, [r3]
 800d342:	eef1 7a67 	vneg.f32	s15, s15
 800d346:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 800d34a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800d34e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d352:	ee17 2a90 	vmov	r2, s15
 800d356:	2150      	movs	r1, #80	@ 0x50
 800d358:	2050      	movs	r0, #80	@ 0x50
 800d35a:	f7ff f83f 	bl	800c3dc <Move_Left>
			HAL_Delay(5);
 800d35e:	2005      	movs	r0, #5
 800d360:	f7f5 fcee 	bl	8002d40 <HAL_Delay>
		}

		if (TX_X_out >= 0) {
 800d364:	4b5b      	ldr	r3, [pc, #364]	@ (800d4d4 <Move_Tx_Pid_Ctrl+0x1dc>)
 800d366:	edd3 7a00 	vldr	s15, [r3]
 800d36a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800d36e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d372:	db12      	blt.n	800d39a <Move_Tx_Pid_Ctrl+0xa2>
			Move_Back(80, 80, TX_X_out * 5);
 800d374:	4b57      	ldr	r3, [pc, #348]	@ (800d4d4 <Move_Tx_Pid_Ctrl+0x1dc>)
 800d376:	edd3 7a00 	vldr	s15, [r3]
 800d37a:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 800d37e:	ee67 7a87 	vmul.f32	s15, s15, s14
 800d382:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d386:	ee17 2a90 	vmov	r2, s15
 800d38a:	2150      	movs	r1, #80	@ 0x50
 800d38c:	2050      	movs	r0, #80	@ 0x50
 800d38e:	f7ff f883 	bl	800c498 <Move_Back>
			HAL_Delay(5);
 800d392:	2005      	movs	r0, #5
 800d394:	f7f5 fcd4 	bl	8002d40 <HAL_Delay>
 800d398:	e013      	b.n	800d3c2 <Move_Tx_Pid_Ctrl+0xca>
		} else {
			Move_Line(80, 80, -TX_X_out * 5);
 800d39a:	4b4e      	ldr	r3, [pc, #312]	@ (800d4d4 <Move_Tx_Pid_Ctrl+0x1dc>)
 800d39c:	edd3 7a00 	vldr	s15, [r3]
 800d3a0:	eef1 7a67 	vneg.f32	s15, s15
 800d3a4:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 800d3a8:	ee67 7a87 	vmul.f32	s15, s15, s14
 800d3ac:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d3b0:	ee17 2a90 	vmov	r2, s15
 800d3b4:	2150      	movs	r1, #80	@ 0x50
 800d3b6:	2050      	movs	r0, #80	@ 0x50
 800d3b8:	f7fe ffb2 	bl	800c320 <Move_Line>
			HAL_Delay(5);
 800d3bc:	2005      	movs	r0, #5
 800d3be:	f7f5 fcbf 	bl	8002d40 <HAL_Delay>
		}

		if (ABS(Tx_NOW - 370.5) < 5 && ABS(Ty_NOW -230.5) < 5) {
 800d3c2:	4b45      	ldr	r3, [pc, #276]	@ (800d4d8 <Move_Tx_Pid_Ctrl+0x1e0>)
 800d3c4:	edd3 7a00 	vldr	s15, [r3]
 800d3c8:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800d3cc:	ed9f 6b3c 	vldr	d6, [pc, #240]	@ 800d4c0 <Move_Tx_Pid_Ctrl+0x1c8>
 800d3d0:	ee37 7b46 	vsub.f64	d7, d7, d6
 800d3d4:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800d3d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d3dc:	dd13      	ble.n	800d406 <Move_Tx_Pid_Ctrl+0x10e>
 800d3de:	4b3e      	ldr	r3, [pc, #248]	@ (800d4d8 <Move_Tx_Pid_Ctrl+0x1e0>)
 800d3e0:	edd3 7a00 	vldr	s15, [r3]
 800d3e4:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800d3e8:	ed9f 6b35 	vldr	d6, [pc, #212]	@ 800d4c0 <Move_Tx_Pid_Ctrl+0x1c8>
 800d3ec:	ee37 7b46 	vsub.f64	d7, d7, d6
 800d3f0:	eeb1 6b04 	vmov.f64	d6, #20	@ 0x40a00000  5.0
 800d3f4:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800d3f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d3fc:	bf4c      	ite	mi
 800d3fe:	2301      	movmi	r3, #1
 800d400:	2300      	movpl	r3, #0
 800d402:	b2db      	uxtb	r3, r3
 800d404:	e012      	b.n	800d42c <Move_Tx_Pid_Ctrl+0x134>
 800d406:	4b34      	ldr	r3, [pc, #208]	@ (800d4d8 <Move_Tx_Pid_Ctrl+0x1e0>)
 800d408:	edd3 7a00 	vldr	s15, [r3]
 800d40c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800d410:	ed9f 6b2b 	vldr	d6, [pc, #172]	@ 800d4c0 <Move_Tx_Pid_Ctrl+0x1c8>
 800d414:	ee37 7b46 	vsub.f64	d7, d7, d6
 800d418:	eeb9 6b04 	vmov.f64	d6, #148	@ 0xc0a00000 -5.0
 800d41c:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800d420:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d424:	bfcc      	ite	gt
 800d426:	2301      	movgt	r3, #1
 800d428:	2300      	movle	r3, #0
 800d42a:	b2db      	uxtb	r3, r3
 800d42c:	2b00      	cmp	r3, #0
 800d42e:	d036      	beq.n	800d49e <Move_Tx_Pid_Ctrl+0x1a6>
 800d430:	4b2a      	ldr	r3, [pc, #168]	@ (800d4dc <Move_Tx_Pid_Ctrl+0x1e4>)
 800d432:	edd3 7a00 	vldr	s15, [r3]
 800d436:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800d43a:	ed9f 6b23 	vldr	d6, [pc, #140]	@ 800d4c8 <Move_Tx_Pid_Ctrl+0x1d0>
 800d43e:	ee37 7b46 	vsub.f64	d7, d7, d6
 800d442:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800d446:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d44a:	dd13      	ble.n	800d474 <Move_Tx_Pid_Ctrl+0x17c>
 800d44c:	4b23      	ldr	r3, [pc, #140]	@ (800d4dc <Move_Tx_Pid_Ctrl+0x1e4>)
 800d44e:	edd3 7a00 	vldr	s15, [r3]
 800d452:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800d456:	ed9f 6b1c 	vldr	d6, [pc, #112]	@ 800d4c8 <Move_Tx_Pid_Ctrl+0x1d0>
 800d45a:	ee37 7b46 	vsub.f64	d7, d7, d6
 800d45e:	eeb1 6b04 	vmov.f64	d6, #20	@ 0x40a00000  5.0
 800d462:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800d466:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d46a:	bf4c      	ite	mi
 800d46c:	2301      	movmi	r3, #1
 800d46e:	2300      	movpl	r3, #0
 800d470:	b2db      	uxtb	r3, r3
 800d472:	e012      	b.n	800d49a <Move_Tx_Pid_Ctrl+0x1a2>
 800d474:	4b19      	ldr	r3, [pc, #100]	@ (800d4dc <Move_Tx_Pid_Ctrl+0x1e4>)
 800d476:	edd3 7a00 	vldr	s15, [r3]
 800d47a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800d47e:	ed9f 6b12 	vldr	d6, [pc, #72]	@ 800d4c8 <Move_Tx_Pid_Ctrl+0x1d0>
 800d482:	ee37 7b46 	vsub.f64	d7, d7, d6
 800d486:	eeb9 6b04 	vmov.f64	d6, #148	@ 0xc0a00000 -5.0
 800d48a:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800d48e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d492:	bfcc      	ite	gt
 800d494:	2301      	movgt	r3, #1
 800d496:	2300      	movle	r3, #0
 800d498:	b2db      	uxtb	r3, r3
 800d49a:	2b00      	cmp	r3, #0
 800d49c:	d108      	bne.n	800d4b0 <Move_Tx_Pid_Ctrl+0x1b8>
			break;
		}
		if(time_tx>=250)
 800d49e:	4b10      	ldr	r3, [pc, #64]	@ (800d4e0 <Move_Tx_Pid_Ctrl+0x1e8>)
 800d4a0:	881b      	ldrh	r3, [r3, #0]
 800d4a2:	2bf9      	cmp	r3, #249	@ 0xf9
 800d4a4:	f67f af2f 	bls.w	800d306 <Move_Tx_Pid_Ctrl+0xe>
		{time_tx=0;
 800d4a8:	4b0d      	ldr	r3, [pc, #52]	@ (800d4e0 <Move_Tx_Pid_Ctrl+0x1e8>)
 800d4aa:	2200      	movs	r2, #0
 800d4ac:	801a      	strh	r2, [r3, #0]
			break;
 800d4ae:	e000      	b.n	800d4b2 <Move_Tx_Pid_Ctrl+0x1ba>
			break;
 800d4b0:	bf00      	nop
		}
	}

}
 800d4b2:	bf00      	nop
 800d4b4:	3708      	adds	r7, #8
 800d4b6:	46bd      	mov	sp, r7
 800d4b8:	bd80      	pop	{r7, pc}
 800d4ba:	bf00      	nop
 800d4bc:	f3af 8000 	nop.w
 800d4c0:	00000000 	.word	0x00000000
 800d4c4:	40772800 	.word	0x40772800
 800d4c8:	00000000 	.word	0x00000000
 800d4cc:	406cd000 	.word	0x406cd000
 800d4d0:	24000c28 	.word	0x24000c28
 800d4d4:	24000c24 	.word	0x24000c24
 800d4d8:	24000454 	.word	0x24000454
 800d4dc:	24000458 	.word	0x24000458
 800d4e0:	24000c34 	.word	0x24000c34

0800d4e4 <Host2SCS>:
}

//1个16位数拆分为2个8位数
//DataL为低位，DataH为高位
void Host2SCS(uint8_t *DataL, uint8_t *DataH, int Data)
{
 800d4e4:	b480      	push	{r7}
 800d4e6:	b085      	sub	sp, #20
 800d4e8:	af00      	add	r7, sp, #0
 800d4ea:	60f8      	str	r0, [r7, #12]
 800d4ec:	60b9      	str	r1, [r7, #8]
 800d4ee:	607a      	str	r2, [r7, #4]
	if (End)
 800d4f0:	4b0e      	ldr	r3, [pc, #56]	@ (800d52c <Host2SCS+0x48>)
 800d4f2:	781b      	ldrb	r3, [r3, #0]
 800d4f4:	2b00      	cmp	r3, #0
 800d4f6:	d009      	beq.n	800d50c <Host2SCS+0x28>
	{
		*DataL = (Data >> 8);
 800d4f8:	687b      	ldr	r3, [r7, #4]
 800d4fa:	121b      	asrs	r3, r3, #8
 800d4fc:	b2da      	uxtb	r2, r3
 800d4fe:	68fb      	ldr	r3, [r7, #12]
 800d500:	701a      	strb	r2, [r3, #0]
		*DataH = (Data & 0xff);
 800d502:	687b      	ldr	r3, [r7, #4]
 800d504:	b2da      	uxtb	r2, r3
 800d506:	68bb      	ldr	r3, [r7, #8]
 800d508:	701a      	strb	r2, [r3, #0]
	else
	{
		*DataH = (Data >> 8);
		*DataL = (Data & 0xff);
	}
}
 800d50a:	e008      	b.n	800d51e <Host2SCS+0x3a>
		*DataH = (Data >> 8);
 800d50c:	687b      	ldr	r3, [r7, #4]
 800d50e:	121b      	asrs	r3, r3, #8
 800d510:	b2da      	uxtb	r2, r3
 800d512:	68bb      	ldr	r3, [r7, #8]
 800d514:	701a      	strb	r2, [r3, #0]
		*DataL = (Data & 0xff);
 800d516:	687b      	ldr	r3, [r7, #4]
 800d518:	b2da      	uxtb	r2, r3
 800d51a:	68fb      	ldr	r3, [r7, #12]
 800d51c:	701a      	strb	r2, [r3, #0]
}
 800d51e:	bf00      	nop
 800d520:	3714      	adds	r7, #20
 800d522:	46bd      	mov	sp, r7
 800d524:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d528:	4770      	bx	lr
 800d52a:	bf00      	nop
 800d52c:	24000c36 	.word	0x24000c36

0800d530 <writeBuf>:
	return Data;
}

void writeBuf(uint8_t ID, uint8_t MemAddr, uint8_t *nDat, uint8_t nLen,
		uint8_t Fun)
{
 800d530:	b580      	push	{r7, lr}
 800d532:	b086      	sub	sp, #24
 800d534:	af00      	add	r7, sp, #0
 800d536:	603a      	str	r2, [r7, #0]
 800d538:	461a      	mov	r2, r3
 800d53a:	4603      	mov	r3, r0
 800d53c:	71fb      	strb	r3, [r7, #7]
 800d53e:	460b      	mov	r3, r1
 800d540:	71bb      	strb	r3, [r7, #6]
 800d542:	4613      	mov	r3, r2
 800d544:	717b      	strb	r3, [r7, #5]
	uint8_t i;
	uint8_t msgLen = 2;
 800d546:	2302      	movs	r3, #2
 800d548:	75bb      	strb	r3, [r7, #22]
	uint8_t bBuf[6];
	uint8_t CheckSum = 0;
 800d54a:	2300      	movs	r3, #0
 800d54c:	73fb      	strb	r3, [r7, #15]
	bBuf[0] = 0xff;
 800d54e:	23ff      	movs	r3, #255	@ 0xff
 800d550:	743b      	strb	r3, [r7, #16]
	bBuf[1] = 0xff;
 800d552:	23ff      	movs	r3, #255	@ 0xff
 800d554:	747b      	strb	r3, [r7, #17]
	bBuf[2] = ID;
 800d556:	79fb      	ldrb	r3, [r7, #7]
 800d558:	74bb      	strb	r3, [r7, #18]
	bBuf[4] = Fun;
 800d55a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800d55e:	753b      	strb	r3, [r7, #20]
	if (nDat)
 800d560:	683b      	ldr	r3, [r7, #0]
 800d562:	2b00      	cmp	r3, #0
 800d564:	d010      	beq.n	800d588 <writeBuf+0x58>
	{
		msgLen += nLen + 1;
 800d566:	797a      	ldrb	r2, [r7, #5]
 800d568:	7dbb      	ldrb	r3, [r7, #22]
 800d56a:	4413      	add	r3, r2
 800d56c:	b2db      	uxtb	r3, r3
 800d56e:	3301      	adds	r3, #1
 800d570:	75bb      	strb	r3, [r7, #22]
		bBuf[3] = msgLen;
 800d572:	7dbb      	ldrb	r3, [r7, #22]
 800d574:	74fb      	strb	r3, [r7, #19]
		bBuf[5] = MemAddr;
 800d576:	79bb      	ldrb	r3, [r7, #6]
 800d578:	757b      	strb	r3, [r7, #21]
		writeSCS(bBuf, 6);
 800d57a:	f107 0310 	add.w	r3, r7, #16
 800d57e:	2106      	movs	r1, #6
 800d580:	4618      	mov	r0, r3
 800d582:	f000 f911 	bl	800d7a8 <writeSCS>
 800d586:	e007      	b.n	800d598 <writeBuf+0x68>

	}
	else
	{
		bBuf[3] = msgLen;
 800d588:	7dbb      	ldrb	r3, [r7, #22]
 800d58a:	74fb      	strb	r3, [r7, #19]
		writeSCS(bBuf, 5);
 800d58c:	f107 0310 	add.w	r3, r7, #16
 800d590:	2105      	movs	r1, #5
 800d592:	4618      	mov	r0, r3
 800d594:	f000 f908 	bl	800d7a8 <writeSCS>
	}
	CheckSum = ID + msgLen + Fun + MemAddr;
 800d598:	79fa      	ldrb	r2, [r7, #7]
 800d59a:	7dbb      	ldrb	r3, [r7, #22]
 800d59c:	4413      	add	r3, r2
 800d59e:	b2da      	uxtb	r2, r3
 800d5a0:	f897 3020 	ldrb.w	r3, [r7, #32]
 800d5a4:	4413      	add	r3, r2
 800d5a6:	b2da      	uxtb	r2, r3
 800d5a8:	79bb      	ldrb	r3, [r7, #6]
 800d5aa:	4413      	add	r3, r2
 800d5ac:	b2db      	uxtb	r3, r3
 800d5ae:	73fb      	strb	r3, [r7, #15]
	if (nDat)
 800d5b0:	683b      	ldr	r3, [r7, #0]
 800d5b2:	2b00      	cmp	r3, #0
 800d5b4:	d016      	beq.n	800d5e4 <writeBuf+0xb4>
	{
		for (i = 0; i < nLen; i++)
 800d5b6:	2300      	movs	r3, #0
 800d5b8:	75fb      	strb	r3, [r7, #23]
 800d5ba:	e00a      	b.n	800d5d2 <writeBuf+0xa2>
		{
			CheckSum += nDat[i];
 800d5bc:	7dfb      	ldrb	r3, [r7, #23]
 800d5be:	683a      	ldr	r2, [r7, #0]
 800d5c0:	4413      	add	r3, r2
 800d5c2:	781a      	ldrb	r2, [r3, #0]
 800d5c4:	7bfb      	ldrb	r3, [r7, #15]
 800d5c6:	4413      	add	r3, r2
 800d5c8:	b2db      	uxtb	r3, r3
 800d5ca:	73fb      	strb	r3, [r7, #15]
		for (i = 0; i < nLen; i++)
 800d5cc:	7dfb      	ldrb	r3, [r7, #23]
 800d5ce:	3301      	adds	r3, #1
 800d5d0:	75fb      	strb	r3, [r7, #23]
 800d5d2:	7dfa      	ldrb	r2, [r7, #23]
 800d5d4:	797b      	ldrb	r3, [r7, #5]
 800d5d6:	429a      	cmp	r2, r3
 800d5d8:	d3f0      	bcc.n	800d5bc <writeBuf+0x8c>
		}
		writeSCS(nDat, nLen);
 800d5da:	797b      	ldrb	r3, [r7, #5]
 800d5dc:	4619      	mov	r1, r3
 800d5de:	6838      	ldr	r0, [r7, #0]
 800d5e0:	f000 f8e2 	bl	800d7a8 <writeSCS>
	}
	CheckSum = ~CheckSum;
 800d5e4:	7bfb      	ldrb	r3, [r7, #15]
 800d5e6:	43db      	mvns	r3, r3
 800d5e8:	b2db      	uxtb	r3, r3
 800d5ea:	73fb      	strb	r3, [r7, #15]
	writeSCS(&CheckSum, 1);
 800d5ec:	f107 030f 	add.w	r3, r7, #15
 800d5f0:	2101      	movs	r1, #1
 800d5f2:	4618      	mov	r0, r3
 800d5f4:	f000 f8d8 	bl	800d7a8 <writeSCS>
}
 800d5f8:	bf00      	nop
 800d5fa:	3718      	adds	r7, #24
 800d5fc:	46bd      	mov	sp, r7
 800d5fe:	bd80      	pop	{r7, pc}

0800d600 <genWrite>:

//普通写指令
//舵机ID，MemAddr内存表地址，写入数据，写入长度
int genWrite(uint8_t ID, uint8_t MemAddr, uint8_t *nDat, uint8_t nLen)
{
 800d600:	b580      	push	{r7, lr}
 800d602:	b084      	sub	sp, #16
 800d604:	af02      	add	r7, sp, #8
 800d606:	603a      	str	r2, [r7, #0]
 800d608:	461a      	mov	r2, r3
 800d60a:	4603      	mov	r3, r0
 800d60c:	71fb      	strb	r3, [r7, #7]
 800d60e:	460b      	mov	r3, r1
 800d610:	71bb      	strb	r3, [r7, #6]
 800d612:	4613      	mov	r3, r2
 800d614:	717b      	strb	r3, [r7, #5]
	rFlushSCS();
 800d616:	f000 f906 	bl	800d826 <rFlushSCS>
	writeBuf(ID, MemAddr, nDat, nLen, INST_WRITE);
 800d61a:	797b      	ldrb	r3, [r7, #5]
 800d61c:	79b9      	ldrb	r1, [r7, #6]
 800d61e:	79f8      	ldrb	r0, [r7, #7]
 800d620:	2203      	movs	r2, #3
 800d622:	9200      	str	r2, [sp, #0]
 800d624:	683a      	ldr	r2, [r7, #0]
 800d626:	f7ff ff83 	bl	800d530 <writeBuf>
	wFlushSCS();
 800d62a:	f000 f903 	bl	800d834 <wFlushSCS>
	return Ack(ID);
 800d62e:	79fb      	ldrb	r3, [r7, #7]
 800d630:	4618      	mov	r0, r3
 800d632:	f000 f82f 	bl	800d694 <Ack>
 800d636:	4603      	mov	r3, r0
}
 800d638:	4618      	mov	r0, r3
 800d63a:	3708      	adds	r7, #8
 800d63c:	46bd      	mov	sp, r7
 800d63e:	bd80      	pop	{r7, pc}

0800d640 <checkHead>:
	Error = bBuf[2];
	return bBuf[0];
}

int checkHead(void)
{
 800d640:	b580      	push	{r7, lr}
 800d642:	b082      	sub	sp, #8
 800d644:	af00      	add	r7, sp, #0
	uint8_t bDat;
	uint8_t bBuf[2] =
 800d646:	2300      	movs	r3, #0
 800d648:	80bb      	strh	r3, [r7, #4]
	{ 0, 0 };
	uint8_t Cnt = 0;
 800d64a:	2300      	movs	r3, #0
 800d64c:	71fb      	strb	r3, [r7, #7]
	while (1)
	{
		if (!readSCS(&bDat, 1))
 800d64e:	1dbb      	adds	r3, r7, #6
 800d650:	2101      	movs	r1, #1
 800d652:	4618      	mov	r0, r3
 800d654:	f000 f894 	bl	800d780 <readSCS>
 800d658:	4603      	mov	r3, r0
 800d65a:	2b00      	cmp	r3, #0
 800d65c:	d101      	bne.n	800d662 <checkHead+0x22>
		{
			return 0;
 800d65e:	2300      	movs	r3, #0
 800d660:	e013      	b.n	800d68a <checkHead+0x4a>
		}
		bBuf[1] = bBuf[0];
 800d662:	793b      	ldrb	r3, [r7, #4]
 800d664:	717b      	strb	r3, [r7, #5]
		bBuf[0] = bDat;
 800d666:	79bb      	ldrb	r3, [r7, #6]
 800d668:	713b      	strb	r3, [r7, #4]
		if (bBuf[0] == 0xff && bBuf[1] == 0xff)
 800d66a:	793b      	ldrb	r3, [r7, #4]
 800d66c:	2bff      	cmp	r3, #255	@ 0xff
 800d66e:	d102      	bne.n	800d676 <checkHead+0x36>
 800d670:	797b      	ldrb	r3, [r7, #5]
 800d672:	2bff      	cmp	r3, #255	@ 0xff
 800d674:	d007      	beq.n	800d686 <checkHead+0x46>
		{
			break;
		}
		Cnt++;
 800d676:	79fb      	ldrb	r3, [r7, #7]
 800d678:	3301      	adds	r3, #1
 800d67a:	71fb      	strb	r3, [r7, #7]
		if (Cnt > 10)
 800d67c:	79fb      	ldrb	r3, [r7, #7]
 800d67e:	2b0a      	cmp	r3, #10
 800d680:	d9e5      	bls.n	800d64e <checkHead+0xe>
		{
			return 0;
 800d682:	2300      	movs	r3, #0
 800d684:	e001      	b.n	800d68a <checkHead+0x4a>
			break;
 800d686:	bf00      	nop
		}
	}
	return 1;
 800d688:	2301      	movs	r3, #1
}
 800d68a:	4618      	mov	r0, r3
 800d68c:	3708      	adds	r7, #8
 800d68e:	46bd      	mov	sp, r7
 800d690:	bd80      	pop	{r7, pc}
	...

0800d694 <Ack>:

//指令应答
int Ack(uint8_t ID)
{
 800d694:	b580      	push	{r7, lr}
 800d696:	b084      	sub	sp, #16
 800d698:	af00      	add	r7, sp, #0
 800d69a:	4603      	mov	r3, r0
 800d69c:	71fb      	strb	r3, [r7, #7]
	uint8_t bBuf[4];
	uint8_t calSum;
	Error = 0;
 800d69e:	4b1f      	ldr	r3, [pc, #124]	@ (800d71c <Ack+0x88>)
 800d6a0:	2200      	movs	r2, #0
 800d6a2:	701a      	strb	r2, [r3, #0]
	if (ID != 0xfe && Level)
 800d6a4:	79fb      	ldrb	r3, [r7, #7]
 800d6a6:	2bfe      	cmp	r3, #254	@ 0xfe
 800d6a8:	d032      	beq.n	800d710 <Ack+0x7c>
 800d6aa:	4b1d      	ldr	r3, [pc, #116]	@ (800d720 <Ack+0x8c>)
 800d6ac:	781b      	ldrb	r3, [r3, #0]
 800d6ae:	2b00      	cmp	r3, #0
 800d6b0:	d02e      	beq.n	800d710 <Ack+0x7c>
	{
		if (!checkHead())
 800d6b2:	f7ff ffc5 	bl	800d640 <checkHead>
 800d6b6:	4603      	mov	r3, r0
 800d6b8:	2b00      	cmp	r3, #0
 800d6ba:	d101      	bne.n	800d6c0 <Ack+0x2c>
		{
			return 0;
 800d6bc:	2300      	movs	r3, #0
 800d6be:	e028      	b.n	800d712 <Ack+0x7e>
		}
		if (readSCS(bBuf, 4) != 4)
 800d6c0:	f107 0308 	add.w	r3, r7, #8
 800d6c4:	2104      	movs	r1, #4
 800d6c6:	4618      	mov	r0, r3
 800d6c8:	f000 f85a 	bl	800d780 <readSCS>
 800d6cc:	4603      	mov	r3, r0
 800d6ce:	2b04      	cmp	r3, #4
 800d6d0:	d001      	beq.n	800d6d6 <Ack+0x42>
		{
			return 0;
 800d6d2:	2300      	movs	r3, #0
 800d6d4:	e01d      	b.n	800d712 <Ack+0x7e>
		}
		if (bBuf[0] != ID)
 800d6d6:	7a3b      	ldrb	r3, [r7, #8]
 800d6d8:	79fa      	ldrb	r2, [r7, #7]
 800d6da:	429a      	cmp	r2, r3
 800d6dc:	d001      	beq.n	800d6e2 <Ack+0x4e>
		{
			return 0;
 800d6de:	2300      	movs	r3, #0
 800d6e0:	e017      	b.n	800d712 <Ack+0x7e>
		}
		if (bBuf[1] != 2)
 800d6e2:	7a7b      	ldrb	r3, [r7, #9]
 800d6e4:	2b02      	cmp	r3, #2
 800d6e6:	d001      	beq.n	800d6ec <Ack+0x58>
		{
			return 0;
 800d6e8:	2300      	movs	r3, #0
 800d6ea:	e012      	b.n	800d712 <Ack+0x7e>
		}
		calSum = ~(bBuf[0] + bBuf[1] + bBuf[2]);
 800d6ec:	7a3a      	ldrb	r2, [r7, #8]
 800d6ee:	7a7b      	ldrb	r3, [r7, #9]
 800d6f0:	4413      	add	r3, r2
 800d6f2:	b2da      	uxtb	r2, r3
 800d6f4:	7abb      	ldrb	r3, [r7, #10]
 800d6f6:	4413      	add	r3, r2
 800d6f8:	b2db      	uxtb	r3, r3
 800d6fa:	43db      	mvns	r3, r3
 800d6fc:	73fb      	strb	r3, [r7, #15]
		if (calSum != bBuf[3])
 800d6fe:	7afb      	ldrb	r3, [r7, #11]
 800d700:	7bfa      	ldrb	r2, [r7, #15]
 800d702:	429a      	cmp	r2, r3
 800d704:	d001      	beq.n	800d70a <Ack+0x76>
		{
			return 0;
 800d706:	2300      	movs	r3, #0
 800d708:	e003      	b.n	800d712 <Ack+0x7e>
		}
		Error = bBuf[2];
 800d70a:	7aba      	ldrb	r2, [r7, #10]
 800d70c:	4b03      	ldr	r3, [pc, #12]	@ (800d71c <Ack+0x88>)
 800d70e:	701a      	strb	r2, [r3, #0]
	}
	return 1;
 800d710:	2301      	movs	r3, #1
}
 800d712:	4618      	mov	r0, r3
 800d714:	3710      	adds	r7, #16
 800d716:	46bd      	mov	sp, r7
 800d718:	bd80      	pop	{r7, pc}
 800d71a:	bf00      	nop
 800d71c:	24000c37 	.word	0x24000c37
 800d720:	24000045 	.word	0x24000045

0800d724 <Uart_Send>:
#include "stm32h7xx_hal.h"
#include "SCS_Uart.h"
#include "usart.h"

void Uart_Send(uint8_t *buf, uint16_t len)
{
 800d724:	b580      	push	{r7, lr}
 800d726:	b082      	sub	sp, #8
 800d728:	af00      	add	r7, sp, #0
 800d72a:	6078      	str	r0, [r7, #4]
 800d72c:	460b      	mov	r3, r1
 800d72e:	807b      	strh	r3, [r7, #2]
	HAL_UART_Transmit(&huart6, buf, len, HAL_MAX_DELAY);
 800d730:	887a      	ldrh	r2, [r7, #2]
 800d732:	f04f 33ff 	mov.w	r3, #4294967295
 800d736:	6879      	ldr	r1, [r7, #4]
 800d738:	4803      	ldr	r0, [pc, #12]	@ (800d748 <Uart_Send+0x24>)
 800d73a:	f7fb f893 	bl	8008864 <HAL_UART_Transmit>
}
 800d73e:	bf00      	nop
 800d740:	3708      	adds	r7, #8
 800d742:	46bd      	mov	sp, r7
 800d744:	bd80      	pop	{r7, pc}
 800d746:	bf00      	nop
 800d748:	240009cc 	.word	0x240009cc

0800d74c <Uart_Read>:

int16_t Uart_Read(uint8_t *buf, uint16_t len, uint32_t timeout)
{
 800d74c:	b580      	push	{r7, lr}
 800d74e:	b084      	sub	sp, #16
 800d750:	af00      	add	r7, sp, #0
 800d752:	60f8      	str	r0, [r7, #12]
 800d754:	460b      	mov	r3, r1
 800d756:	607a      	str	r2, [r7, #4]
 800d758:	817b      	strh	r3, [r7, #10]
	if (HAL_UART_Receive(&huart6, buf, len, timeout) == HAL_OK)
 800d75a:	897a      	ldrh	r2, [r7, #10]
 800d75c:	687b      	ldr	r3, [r7, #4]
 800d75e:	68f9      	ldr	r1, [r7, #12]
 800d760:	4806      	ldr	r0, [pc, #24]	@ (800d77c <Uart_Read+0x30>)
 800d762:	f7fb f90d 	bl	8008980 <HAL_UART_Receive>
 800d766:	4603      	mov	r3, r0
 800d768:	2b00      	cmp	r3, #0
 800d76a:	d102      	bne.n	800d772 <Uart_Read+0x26>
	{
		return len;
 800d76c:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800d770:	e000      	b.n	800d774 <Uart_Read+0x28>
	}
	else
	{
		return 0;
 800d772:	2300      	movs	r3, #0
	}
}
 800d774:	4618      	mov	r0, r3
 800d776:	3710      	adds	r7, #16
 800d778:	46bd      	mov	sp, r7
 800d77a:	bd80      	pop	{r7, pc}
 800d77c:	240009cc 	.word	0x240009cc

0800d780 <readSCS>:
uint8_t wBuf[128];
uint8_t wLen = 0;

//UART 接收数据接口
int readSCS(unsigned char *nDat, int nLen)
{
 800d780:	b580      	push	{r7, lr}
 800d782:	b082      	sub	sp, #8
 800d784:	af00      	add	r7, sp, #0
 800d786:	6078      	str	r0, [r7, #4]
 800d788:	6039      	str	r1, [r7, #0]
	return Uart_Read(nDat, nLen, IOTimeOut);
 800d78a:	683b      	ldr	r3, [r7, #0]
 800d78c:	b29b      	uxth	r3, r3
 800d78e:	4a05      	ldr	r2, [pc, #20]	@ (800d7a4 <readSCS+0x24>)
 800d790:	6812      	ldr	r2, [r2, #0]
 800d792:	4619      	mov	r1, r3
 800d794:	6878      	ldr	r0, [r7, #4]
 800d796:	f7ff ffd9 	bl	800d74c <Uart_Read>
 800d79a:	4603      	mov	r3, r0
}
 800d79c:	4618      	mov	r0, r3
 800d79e:	3708      	adds	r7, #8
 800d7a0:	46bd      	mov	sp, r7
 800d7a2:	bd80      	pop	{r7, pc}
 800d7a4:	24000048 	.word	0x24000048

0800d7a8 <writeSCS>:

//UART 发送数据接口
int writeSCS(unsigned char *nDat, int nLen)
{
 800d7a8:	b480      	push	{r7}
 800d7aa:	b083      	sub	sp, #12
 800d7ac:	af00      	add	r7, sp, #0
 800d7ae:	6078      	str	r0, [r7, #4]
 800d7b0:	6039      	str	r1, [r7, #0]
	while (nLen--)
 800d7b2:	e014      	b.n	800d7de <writeSCS+0x36>
	{
		if (wLen < sizeof(wBuf))
 800d7b4:	4b10      	ldr	r3, [pc, #64]	@ (800d7f8 <writeSCS+0x50>)
 800d7b6:	781b      	ldrb	r3, [r3, #0]
 800d7b8:	b25b      	sxtb	r3, r3
 800d7ba:	2b00      	cmp	r3, #0
 800d7bc:	db0f      	blt.n	800d7de <writeSCS+0x36>
		{
			wBuf[wLen] = *nDat;
 800d7be:	4b0e      	ldr	r3, [pc, #56]	@ (800d7f8 <writeSCS+0x50>)
 800d7c0:	781b      	ldrb	r3, [r3, #0]
 800d7c2:	461a      	mov	r2, r3
 800d7c4:	687b      	ldr	r3, [r7, #4]
 800d7c6:	7819      	ldrb	r1, [r3, #0]
 800d7c8:	4b0c      	ldr	r3, [pc, #48]	@ (800d7fc <writeSCS+0x54>)
 800d7ca:	5499      	strb	r1, [r3, r2]
			wLen++;
 800d7cc:	4b0a      	ldr	r3, [pc, #40]	@ (800d7f8 <writeSCS+0x50>)
 800d7ce:	781b      	ldrb	r3, [r3, #0]
 800d7d0:	3301      	adds	r3, #1
 800d7d2:	b2da      	uxtb	r2, r3
 800d7d4:	4b08      	ldr	r3, [pc, #32]	@ (800d7f8 <writeSCS+0x50>)
 800d7d6:	701a      	strb	r2, [r3, #0]
			nDat++;
 800d7d8:	687b      	ldr	r3, [r7, #4]
 800d7da:	3301      	adds	r3, #1
 800d7dc:	607b      	str	r3, [r7, #4]
	while (nLen--)
 800d7de:	683b      	ldr	r3, [r7, #0]
 800d7e0:	1e5a      	subs	r2, r3, #1
 800d7e2:	603a      	str	r2, [r7, #0]
 800d7e4:	2b00      	cmp	r3, #0
 800d7e6:	d1e5      	bne.n	800d7b4 <writeSCS+0xc>
		}
	}
	return wLen;
 800d7e8:	4b03      	ldr	r3, [pc, #12]	@ (800d7f8 <writeSCS+0x50>)
 800d7ea:	781b      	ldrb	r3, [r3, #0]
}
 800d7ec:	4618      	mov	r0, r3
 800d7ee:	370c      	adds	r7, #12
 800d7f0:	46bd      	mov	sp, r7
 800d7f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7f6:	4770      	bx	lr
 800d7f8:	24000cb8 	.word	0x24000cb8
 800d7fc:	24000c38 	.word	0x24000c38

0800d800 <nopDelay>:
	return wLen;
}

//等待舵机总线切换(约8us)
void nopDelay(void)
{
 800d800:	b480      	push	{r7}
 800d802:	b083      	sub	sp, #12
 800d804:	af00      	add	r7, sp, #0
	uint16_t i = 500;
 800d806:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 800d80a:	80fb      	strh	r3, [r7, #6]
	while (i--)
 800d80c:	bf00      	nop
 800d80e:	88fb      	ldrh	r3, [r7, #6]
 800d810:	1e5a      	subs	r2, r3, #1
 800d812:	80fa      	strh	r2, [r7, #6]
 800d814:	2b00      	cmp	r3, #0
 800d816:	d1fa      	bne.n	800d80e <nopDelay+0xe>
		;
}
 800d818:	bf00      	nop
 800d81a:	bf00      	nop
 800d81c:	370c      	adds	r7, #12
 800d81e:	46bd      	mov	sp, r7
 800d820:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d824:	4770      	bx	lr

0800d826 <rFlushSCS>:

//接收缓冲区刷新
void rFlushSCS()
{
 800d826:	b580      	push	{r7, lr}
 800d828:	af00      	add	r7, sp, #0
	nopDelay();
 800d82a:	f7ff ffe9 	bl	800d800 <nopDelay>
}
 800d82e:	bf00      	nop
 800d830:	bd80      	pop	{r7, pc}
	...

0800d834 <wFlushSCS>:

//发送缓冲区刷新
void wFlushSCS()
{
 800d834:	b580      	push	{r7, lr}
 800d836:	af00      	add	r7, sp, #0
	if (wLen)
 800d838:	4b07      	ldr	r3, [pc, #28]	@ (800d858 <wFlushSCS+0x24>)
 800d83a:	781b      	ldrb	r3, [r3, #0]
 800d83c:	2b00      	cmp	r3, #0
 800d83e:	d008      	beq.n	800d852 <wFlushSCS+0x1e>
	{
		Uart_Send(wBuf, wLen);
 800d840:	4b05      	ldr	r3, [pc, #20]	@ (800d858 <wFlushSCS+0x24>)
 800d842:	781b      	ldrb	r3, [r3, #0]
 800d844:	4619      	mov	r1, r3
 800d846:	4805      	ldr	r0, [pc, #20]	@ (800d85c <wFlushSCS+0x28>)
 800d848:	f7ff ff6c 	bl	800d724 <Uart_Send>
		wLen = 0;
 800d84c:	4b02      	ldr	r3, [pc, #8]	@ (800d858 <wFlushSCS+0x24>)
 800d84e:	2200      	movs	r2, #0
 800d850:	701a      	strb	r2, [r3, #0]
	}
}
 800d852:	bf00      	nop
 800d854:	bd80      	pop	{r7, pc}
 800d856:	bf00      	nop
 800d858:	24000cb8 	.word	0x24000cb8
 800d85c:	24000c38 	.word	0x24000c38

0800d860 <WritePosEx>:
{
	return Err;
}

int WritePosEx(uint8_t ID, int16_t Position, uint16_t Speed, uint8_t ACC)
{
 800d860:	b590      	push	{r4, r7, lr}
 800d862:	b085      	sub	sp, #20
 800d864:	af00      	add	r7, sp, #0
 800d866:	4604      	mov	r4, r0
 800d868:	4608      	mov	r0, r1
 800d86a:	4611      	mov	r1, r2
 800d86c:	461a      	mov	r2, r3
 800d86e:	4623      	mov	r3, r4
 800d870:	71fb      	strb	r3, [r7, #7]
 800d872:	4603      	mov	r3, r0
 800d874:	80bb      	strh	r3, [r7, #4]
 800d876:	460b      	mov	r3, r1
 800d878:	807b      	strh	r3, [r7, #2]
 800d87a:	4613      	mov	r3, r2
 800d87c:	71bb      	strb	r3, [r7, #6]
	uint8_t bBuf[7];
	if (Position < 0)
 800d87e:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800d882:	2b00      	cmp	r3, #0
 800d884:	da09      	bge.n	800d89a <WritePosEx+0x3a>
	{
		Position = -Position;
 800d886:	88bb      	ldrh	r3, [r7, #4]
 800d888:	425b      	negs	r3, r3
 800d88a:	b29b      	uxth	r3, r3
 800d88c:	80bb      	strh	r3, [r7, #4]
		Position |= (1 << 15);
 800d88e:	88bb      	ldrh	r3, [r7, #4]
 800d890:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d894:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d898:	80bb      	strh	r3, [r7, #4]
	}

	bBuf[0] = ACC;
 800d89a:	79bb      	ldrb	r3, [r7, #6]
 800d89c:	723b      	strb	r3, [r7, #8]
	Host2SCS(bBuf + 1, bBuf + 2, Position);
 800d89e:	f107 0308 	add.w	r3, r7, #8
 800d8a2:	3301      	adds	r3, #1
 800d8a4:	f107 0108 	add.w	r1, r7, #8
 800d8a8:	3102      	adds	r1, #2
 800d8aa:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 800d8ae:	4618      	mov	r0, r3
 800d8b0:	f7ff fe18 	bl	800d4e4 <Host2SCS>
	Host2SCS(bBuf + 3, bBuf + 4, 0);
 800d8b4:	f107 0308 	add.w	r3, r7, #8
 800d8b8:	3303      	adds	r3, #3
 800d8ba:	f107 0108 	add.w	r1, r7, #8
 800d8be:	3104      	adds	r1, #4
 800d8c0:	2200      	movs	r2, #0
 800d8c2:	4618      	mov	r0, r3
 800d8c4:	f7ff fe0e 	bl	800d4e4 <Host2SCS>
	Host2SCS(bBuf + 5, bBuf + 6, Speed);
 800d8c8:	f107 0308 	add.w	r3, r7, #8
 800d8cc:	3305      	adds	r3, #5
 800d8ce:	f107 0108 	add.w	r1, r7, #8
 800d8d2:	3106      	adds	r1, #6
 800d8d4:	887a      	ldrh	r2, [r7, #2]
 800d8d6:	4618      	mov	r0, r3
 800d8d8:	f7ff fe04 	bl	800d4e4 <Host2SCS>

	return genWrite(ID, SMS_STS_ACC, bBuf, 7);
 800d8dc:	f107 0208 	add.w	r2, r7, #8
 800d8e0:	79f8      	ldrb	r0, [r7, #7]
 800d8e2:	2307      	movs	r3, #7
 800d8e4:	2129      	movs	r1, #41	@ 0x29
 800d8e6:	f7ff fe8b 	bl	800d600 <genWrite>
 800d8ea:	4603      	mov	r3, r0
}
 800d8ec:	4618      	mov	r0, r3
 800d8ee:	3714      	adds	r7, #20
 800d8f0:	46bd      	mov	sp, r7
 800d8f2:	bd90      	pop	{r4, r7, pc}

0800d8f4 <Action_Show>:
extern float x;
extern float y;
extern int colour;
extern char Point_Flag;

void Action_Show(void) {
 800d8f4:	b580      	push	{r7, lr}
 800d8f6:	af00      	add	r7, sp, #0
	sprintf(Z_str, "%.2f", zangle);
 800d8f8:	4b30      	ldr	r3, [pc, #192]	@ (800d9bc <Action_Show+0xc8>)
 800d8fa:	edd3 7a00 	vldr	s15, [r3]
 800d8fe:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800d902:	ec53 2b17 	vmov	r2, r3, d7
 800d906:	492e      	ldr	r1, [pc, #184]	@ (800d9c0 <Action_Show+0xcc>)
 800d908:	482e      	ldr	r0, [pc, #184]	@ (800d9c4 <Action_Show+0xd0>)
 800d90a:	f001 ffb7 	bl	800f87c <siprintf>
	sprintf(X_srt, "%.2f", pos_x);
 800d90e:	4b2e      	ldr	r3, [pc, #184]	@ (800d9c8 <Action_Show+0xd4>)
 800d910:	edd3 7a00 	vldr	s15, [r3]
 800d914:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800d918:	ec53 2b17 	vmov	r2, r3, d7
 800d91c:	4928      	ldr	r1, [pc, #160]	@ (800d9c0 <Action_Show+0xcc>)
 800d91e:	482b      	ldr	r0, [pc, #172]	@ (800d9cc <Action_Show+0xd8>)
 800d920:	f001 ffac 	bl	800f87c <siprintf>
	sprintf(Y_srt, "%.2f", pos_y);
 800d924:	4b2a      	ldr	r3, [pc, #168]	@ (800d9d0 <Action_Show+0xdc>)
 800d926:	edd3 7a00 	vldr	s15, [r3]
 800d92a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800d92e:	ec53 2b17 	vmov	r2, r3, d7
 800d932:	4923      	ldr	r1, [pc, #140]	@ (800d9c0 <Action_Show+0xcc>)
 800d934:	4827      	ldr	r0, [pc, #156]	@ (800d9d4 <Action_Show+0xe0>)
 800d936:	f001 ffa1 	bl	800f87c <siprintf>
	HAL_UART_Transmit(&huart4, (uint8_t*) "Z_Angle.txt=\"",
 800d93a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800d93e:	220d      	movs	r2, #13
 800d940:	4925      	ldr	r1, [pc, #148]	@ (800d9d8 <Action_Show+0xe4>)
 800d942:	4826      	ldr	r0, [pc, #152]	@ (800d9dc <Action_Show+0xe8>)
 800d944:	f7fa ff8e 	bl	8008864 <HAL_UART_Transmit>
			sizeof("Z_Angle.txt=\"") - 1, 0xffff);
	HAL_UART_Transmit(&huart4, (uint8_t*) Z_str, sizeof(X_srt) - 1, 0xffff);
 800d948:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800d94c:	2213      	movs	r2, #19
 800d94e:	491d      	ldr	r1, [pc, #116]	@ (800d9c4 <Action_Show+0xd0>)
 800d950:	4822      	ldr	r0, [pc, #136]	@ (800d9dc <Action_Show+0xe8>)
 800d952:	f7fa ff87 	bl	8008864 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart4, (uint8_t*) "\"\xff\xff\xff",
 800d956:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800d95a:	2204      	movs	r2, #4
 800d95c:	4920      	ldr	r1, [pc, #128]	@ (800d9e0 <Action_Show+0xec>)
 800d95e:	481f      	ldr	r0, [pc, #124]	@ (800d9dc <Action_Show+0xe8>)
 800d960:	f7fa ff80 	bl	8008864 <HAL_UART_Transmit>
			sizeof("\"\xff\xff\xff") - 1, 0xffff);

	HAL_UART_Transmit(&huart4, (uint8_t*) "X_Point.txt=\"",
 800d964:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800d968:	220d      	movs	r2, #13
 800d96a:	491e      	ldr	r1, [pc, #120]	@ (800d9e4 <Action_Show+0xf0>)
 800d96c:	481b      	ldr	r0, [pc, #108]	@ (800d9dc <Action_Show+0xe8>)
 800d96e:	f7fa ff79 	bl	8008864 <HAL_UART_Transmit>
			sizeof("X_Point.txt=\"") - 1, 0xffff);
	HAL_UART_Transmit(&huart4, (uint8_t*) X_srt, sizeof(X_srt) - 1, 0xffff);
 800d972:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800d976:	2213      	movs	r2, #19
 800d978:	4914      	ldr	r1, [pc, #80]	@ (800d9cc <Action_Show+0xd8>)
 800d97a:	4818      	ldr	r0, [pc, #96]	@ (800d9dc <Action_Show+0xe8>)
 800d97c:	f7fa ff72 	bl	8008864 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart4, (uint8_t*) "\"\xff\xff\xff",
 800d980:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800d984:	2204      	movs	r2, #4
 800d986:	4916      	ldr	r1, [pc, #88]	@ (800d9e0 <Action_Show+0xec>)
 800d988:	4814      	ldr	r0, [pc, #80]	@ (800d9dc <Action_Show+0xe8>)
 800d98a:	f7fa ff6b 	bl	8008864 <HAL_UART_Transmit>
			sizeof("\"\xff\xff\xff") - 1, 0xffff);

	HAL_UART_Transmit(&huart4, (uint8_t*) "Y_Point.txt=\"",
 800d98e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800d992:	220d      	movs	r2, #13
 800d994:	4914      	ldr	r1, [pc, #80]	@ (800d9e8 <Action_Show+0xf4>)
 800d996:	4811      	ldr	r0, [pc, #68]	@ (800d9dc <Action_Show+0xe8>)
 800d998:	f7fa ff64 	bl	8008864 <HAL_UART_Transmit>
			sizeof("Y_Point.txt=\"") - 1, 0xffff);
	HAL_UART_Transmit(&huart4, (uint8_t*) Y_srt, sizeof(X_srt) - 1, 0xffff);
 800d99c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800d9a0:	2213      	movs	r2, #19
 800d9a2:	490c      	ldr	r1, [pc, #48]	@ (800d9d4 <Action_Show+0xe0>)
 800d9a4:	480d      	ldr	r0, [pc, #52]	@ (800d9dc <Action_Show+0xe8>)
 800d9a6:	f7fa ff5d 	bl	8008864 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart4, (uint8_t*) "\"\xff\xff\xff",
 800d9aa:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800d9ae:	2204      	movs	r2, #4
 800d9b0:	490b      	ldr	r1, [pc, #44]	@ (800d9e0 <Action_Show+0xec>)
 800d9b2:	480a      	ldr	r0, [pc, #40]	@ (800d9dc <Action_Show+0xe8>)
 800d9b4:	f7fa ff56 	bl	8008864 <HAL_UART_Transmit>
			sizeof("\"\xff\xff\xff") - 1, 0xffff);
}
 800d9b8:	bf00      	nop
 800d9ba:	bd80      	pop	{r7, pc}
 800d9bc:	24000b00 	.word	0x24000b00
 800d9c0:	08012b90 	.word	0x08012b90
 800d9c4:	24000cbc 	.word	0x24000cbc
 800d9c8:	24000af8 	.word	0x24000af8
 800d9cc:	24000cc4 	.word	0x24000cc4
 800d9d0:	24000afc 	.word	0x24000afc
 800d9d4:	24000cd8 	.word	0x24000cd8
 800d9d8:	08012b98 	.word	0x08012b98
 800d9dc:	240005c0 	.word	0x240005c0
 800d9e0:	08012ba8 	.word	0x08012ba8
 800d9e4:	08012bb0 	.word	0x08012bb0
 800d9e8:	08012bc0 	.word	0x08012bc0

0800d9ec <QR_Show>:
extern int QR_data[6];
void QR_Show(void) {
 800d9ec:	b580      	push	{r7, lr}
 800d9ee:	b082      	sub	sp, #8
 800d9f0:	af00      	add	r7, sp, #0
	for (int i = 0; i < 6; i++) {
 800d9f2:	2300      	movs	r3, #0
 800d9f4:	607b      	str	r3, [r7, #4]
 800d9f6:	e00d      	b.n	800da14 <QR_Show+0x28>
		sprintf(&Y_pid[i], "%d", QR_data[i]);
 800d9f8:	687b      	ldr	r3, [r7, #4]
 800d9fa:	4a14      	ldr	r2, [pc, #80]	@ (800da4c <QR_Show+0x60>)
 800d9fc:	1898      	adds	r0, r3, r2
 800d9fe:	4a14      	ldr	r2, [pc, #80]	@ (800da50 <QR_Show+0x64>)
 800da00:	687b      	ldr	r3, [r7, #4]
 800da02:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800da06:	461a      	mov	r2, r3
 800da08:	4912      	ldr	r1, [pc, #72]	@ (800da54 <QR_Show+0x68>)
 800da0a:	f001 ff37 	bl	800f87c <siprintf>
	for (int i = 0; i < 6; i++) {
 800da0e:	687b      	ldr	r3, [r7, #4]
 800da10:	3301      	adds	r3, #1
 800da12:	607b      	str	r3, [r7, #4]
 800da14:	687b      	ldr	r3, [r7, #4]
 800da16:	2b05      	cmp	r3, #5
 800da18:	ddee      	ble.n	800d9f8 <QR_Show+0xc>
	}
	HAL_UART_Transmit(&huart4, (uint8_t*) "QR.txt=\"", sizeof("QR.txt=\"") - 1,
 800da1a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800da1e:	2208      	movs	r2, #8
 800da20:	490d      	ldr	r1, [pc, #52]	@ (800da58 <QR_Show+0x6c>)
 800da22:	480e      	ldr	r0, [pc, #56]	@ (800da5c <QR_Show+0x70>)
 800da24:	f7fa ff1e 	bl	8008864 <HAL_UART_Transmit>
			0xffff);
	HAL_UART_Transmit(&huart4, (uint8_t*) Y_pid, sizeof(Y_pid) - 1, 0xffff);
 800da28:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800da2c:	2213      	movs	r2, #19
 800da2e:	4907      	ldr	r1, [pc, #28]	@ (800da4c <QR_Show+0x60>)
 800da30:	480a      	ldr	r0, [pc, #40]	@ (800da5c <QR_Show+0x70>)
 800da32:	f7fa ff17 	bl	8008864 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart4, (uint8_t*) "\"\xff\xff\xff",
 800da36:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800da3a:	2204      	movs	r2, #4
 800da3c:	4908      	ldr	r1, [pc, #32]	@ (800da60 <QR_Show+0x74>)
 800da3e:	4807      	ldr	r0, [pc, #28]	@ (800da5c <QR_Show+0x70>)
 800da40:	f7fa ff10 	bl	8008864 <HAL_UART_Transmit>
	 HAL_UART_Transmit(&huart4, (uint8_t*) QR_data, sizeof(QR_data) - 1, 0xffff);
	 HAL_UART_Transmit(&huart4, (uint8_t*) "\"\xff\xff\xff",
	 sizeof("\"\xff\xff\xff") - 1, 0xffff);
	 */

}
 800da44:	bf00      	nop
 800da46:	3708      	adds	r7, #8
 800da48:	46bd      	mov	sp, r7
 800da4a:	bd80      	pop	{r7, pc}
 800da4c:	24000cec 	.word	0x24000cec
 800da50:	24000460 	.word	0x24000460
 800da54:	08012bd0 	.word	0x08012bd0
 800da58:	08012bd4 	.word	0x08012bd4
 800da5c:	240005c0 	.word	0x240005c0
 800da60:	08012ba8 	.word	0x08012ba8

0800da64 <Point_Show>:
// 抓取过程标志位，值为目标颜色
extern char Match_Flag;
// 抓取计算稳定性标志位，0为识别有故障,1为正常计算
extern char Check_flag;
// TODO：屏幕缺失字符"+",暂时判断为编码格式问题，需要通过串口助手确定编码格式
void Point_Show(void) {
 800da64:	b580      	push	{r7, lr}
 800da66:	af00      	add	r7, sp, #0
	if(Point_Flag == 0)
 800da68:	4b36      	ldr	r3, [pc, #216]	@ (800db44 <Point_Show+0xe0>)
 800da6a:	781b      	ldrb	r3, [r3, #0]
 800da6c:	2b00      	cmp	r3, #0
 800da6e:	d066      	beq.n	800db3e <Point_Show+0xda>
	{
//		TX2点位数据还未接收，结束该函数
		return ;
	}
	Point_Flag = 0;
 800da70:	4b34      	ldr	r3, [pc, #208]	@ (800db44 <Point_Show+0xe0>)
 800da72:	2200      	movs	r2, #0
 800da74:	701a      	strb	r2, [r3, #0]
//	在抓取过程中,进行颜色校验，如果颜色与抓取目标颜色不同，则放弃该帧数据，并传递放弃稳定性计算标志位
	if(Match_Flag != colour)
 800da76:	4b34      	ldr	r3, [pc, #208]	@ (800db48 <Point_Show+0xe4>)
 800da78:	781b      	ldrb	r3, [r3, #0]
 800da7a:	461a      	mov	r2, r3
 800da7c:	4b33      	ldr	r3, [pc, #204]	@ (800db4c <Point_Show+0xe8>)
 800da7e:	681b      	ldr	r3, [r3, #0]
 800da80:	429a      	cmp	r2, r3
 800da82:	d003      	beq.n	800da8c <Point_Show+0x28>
		Check_flag = 0;
 800da84:	4b32      	ldr	r3, [pc, #200]	@ (800db50 <Point_Show+0xec>)
 800da86:	2200      	movs	r2, #0
 800da88:	701a      	strb	r2, [r3, #0]
 800da8a:	e002      	b.n	800da92 <Point_Show+0x2e>
	else
		Check_flag = 1;
 800da8c:	4b30      	ldr	r3, [pc, #192]	@ (800db50 <Point_Show+0xec>)
 800da8e:	2201      	movs	r2, #1
 800da90:	701a      	strb	r2, [r3, #0]
	sprintf(TX2_X_Point, "%.2f", x);
 800da92:	4b30      	ldr	r3, [pc, #192]	@ (800db54 <Point_Show+0xf0>)
 800da94:	edd3 7a00 	vldr	s15, [r3]
 800da98:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800da9c:	ec53 2b17 	vmov	r2, r3, d7
 800daa0:	492d      	ldr	r1, [pc, #180]	@ (800db58 <Point_Show+0xf4>)
 800daa2:	482e      	ldr	r0, [pc, #184]	@ (800db5c <Point_Show+0xf8>)
 800daa4:	f001 feea 	bl	800f87c <siprintf>
	sprintf(TX2_Y_Point, "%.2f", y);
 800daa8:	4b2d      	ldr	r3, [pc, #180]	@ (800db60 <Point_Show+0xfc>)
 800daaa:	edd3 7a00 	vldr	s15, [r3]
 800daae:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800dab2:	ec53 2b17 	vmov	r2, r3, d7
 800dab6:	4928      	ldr	r1, [pc, #160]	@ (800db58 <Point_Show+0xf4>)
 800dab8:	482a      	ldr	r0, [pc, #168]	@ (800db64 <Point_Show+0x100>)
 800daba:	f001 fedf 	bl	800f87c <siprintf>
	sprintf(TX2_Color, "%d", colour);
 800dabe:	4b23      	ldr	r3, [pc, #140]	@ (800db4c <Point_Show+0xe8>)
 800dac0:	681b      	ldr	r3, [r3, #0]
 800dac2:	461a      	mov	r2, r3
 800dac4:	4928      	ldr	r1, [pc, #160]	@ (800db68 <Point_Show+0x104>)
 800dac6:	4829      	ldr	r0, [pc, #164]	@ (800db6c <Point_Show+0x108>)
 800dac8:	f001 fed8 	bl	800f87c <siprintf>
//	开始发送一帧点位数据
	HAL_UART_Transmit(&huart4, (uint8_t*) "Point.txt=\"",sizeof("Point.txt=\"") - 1, 0xffff);
 800dacc:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800dad0:	220b      	movs	r2, #11
 800dad2:	4927      	ldr	r1, [pc, #156]	@ (800db70 <Point_Show+0x10c>)
 800dad4:	4827      	ldr	r0, [pc, #156]	@ (800db74 <Point_Show+0x110>)
 800dad6:	f7fa fec5 	bl	8008864 <HAL_UART_Transmit>

	HAL_UART_Transmit(&huart4, (uint8_t*) TX2_X_Point, sizeof(TX2_X_Point) - 2, 0xffff);
 800dada:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800dade:	2206      	movs	r2, #6
 800dae0:	491e      	ldr	r1, [pc, #120]	@ (800db5c <Point_Show+0xf8>)
 800dae2:	4824      	ldr	r0, [pc, #144]	@ (800db74 <Point_Show+0x110>)
 800dae4:	f7fa febe 	bl	8008864 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart4, (uint8_t*) "+", sizeof("+")-2, 0xffff);
 800dae8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800daec:	2200      	movs	r2, #0
 800daee:	4922      	ldr	r1, [pc, #136]	@ (800db78 <Point_Show+0x114>)
 800daf0:	4820      	ldr	r0, [pc, #128]	@ (800db74 <Point_Show+0x110>)
 800daf2:	f7fa feb7 	bl	8008864 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart4, (uint8_t*) TX2_Y_Point, sizeof(TX2_Y_Point) - 1, 0xffff);
 800daf6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800dafa:	2207      	movs	r2, #7
 800dafc:	4919      	ldr	r1, [pc, #100]	@ (800db64 <Point_Show+0x100>)
 800dafe:	481d      	ldr	r0, [pc, #116]	@ (800db74 <Point_Show+0x110>)
 800db00:	f7fa feb0 	bl	8008864 <HAL_UART_Transmit>
//	结束发送一帧点位数据
	HAL_UART_Transmit(&huart4, (uint8_t*) "\"\xff\xff\xff",sizeof("\"\xff\xff\xff") - 1, 0xffff);
 800db04:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800db08:	2204      	movs	r2, #4
 800db0a:	491c      	ldr	r1, [pc, #112]	@ (800db7c <Point_Show+0x118>)
 800db0c:	4819      	ldr	r0, [pc, #100]	@ (800db74 <Point_Show+0x110>)
 800db0e:	f7fa fea9 	bl	8008864 <HAL_UART_Transmit>

//	开始发送一帧颜色数据
	HAL_UART_Transmit(&huart4, (uint8_t*) "Color.txt=\"",sizeof("Color.txt=\"") - 1, 0xffff);
 800db12:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800db16:	220b      	movs	r2, #11
 800db18:	4919      	ldr	r1, [pc, #100]	@ (800db80 <Point_Show+0x11c>)
 800db1a:	4816      	ldr	r0, [pc, #88]	@ (800db74 <Point_Show+0x110>)
 800db1c:	f7fa fea2 	bl	8008864 <HAL_UART_Transmit>

	HAL_UART_Transmit(&huart4, (uint8_t*) TX2_Color, sizeof(TX2_Color)-1 , 0xffff);
 800db20:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800db24:	2201      	movs	r2, #1
 800db26:	4911      	ldr	r1, [pc, #68]	@ (800db6c <Point_Show+0x108>)
 800db28:	4812      	ldr	r0, [pc, #72]	@ (800db74 <Point_Show+0x110>)
 800db2a:	f7fa fe9b 	bl	8008864 <HAL_UART_Transmit>

//	结束发送一帧颜色数据
	HAL_UART_Transmit(&huart4, (uint8_t*) "\"\xff\xff\xff",sizeof("\"\xff\xff\xff") - 1, 0xffff);
 800db2e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800db32:	2204      	movs	r2, #4
 800db34:	4911      	ldr	r1, [pc, #68]	@ (800db7c <Point_Show+0x118>)
 800db36:	480f      	ldr	r0, [pc, #60]	@ (800db74 <Point_Show+0x110>)
 800db38:	f7fa fe94 	bl	8008864 <HAL_UART_Transmit>
 800db3c:	e000      	b.n	800db40 <Point_Show+0xdc>
		return ;
 800db3e:	bf00      	nop
}
 800db40:	bd80      	pop	{r7, pc}
 800db42:	bf00      	nop
 800db44:	2400045c 	.word	0x2400045c
 800db48:	24000488 	.word	0x24000488
 800db4c:	2400047c 	.word	0x2400047c
 800db50:	24000489 	.word	0x24000489
 800db54:	24000454 	.word	0x24000454
 800db58:	08012b90 	.word	0x08012b90
 800db5c:	24000d00 	.word	0x24000d00
 800db60:	24000458 	.word	0x24000458
 800db64:	24000d08 	.word	0x24000d08
 800db68:	08012bd0 	.word	0x08012bd0
 800db6c:	24000d10 	.word	0x24000d10
 800db70:	08012be0 	.word	0x08012be0
 800db74:	240005c0 	.word	0x240005c0
 800db78:	08012bec 	.word	0x08012bec
 800db7c:	08012ba8 	.word	0x08012ba8
 800db80:	08012bf0 	.word	0x08012bf0

0800db84 <Check_Flag>:

void Check_Flag(uint8_t rec) {
 800db84:	b480      	push	{r7}
 800db86:	b083      	sub	sp, #12
 800db88:	af00      	add	r7, sp, #0
 800db8a:	4603      	mov	r3, r0
 800db8c:	71fb      	strb	r3, [r7, #7]
	static uint8_t ch;
	static uint8_t count = 0;

	ch = rec;
 800db8e:	4a45      	ldr	r2, [pc, #276]	@ (800dca4 <Check_Flag+0x120>)
 800db90:	79fb      	ldrb	r3, [r7, #7]
 800db92:	7013      	strb	r3, [r2, #0]

	switch (count) {
 800db94:	4b44      	ldr	r3, [pc, #272]	@ (800dca8 <Check_Flag+0x124>)
 800db96:	781b      	ldrb	r3, [r3, #0]
 800db98:	2b05      	cmp	r3, #5
 800db9a:	d876      	bhi.n	800dc8a <Check_Flag+0x106>
 800db9c:	a201      	add	r2, pc, #4	@ (adr r2, 800dba4 <Check_Flag+0x20>)
 800db9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dba2:	bf00      	nop
 800dba4:	0800dbbd 	.word	0x0800dbbd
 800dba8:	0800dbf5 	.word	0x0800dbf5
 800dbac:	0800dc1b 	.word	0x0800dc1b
 800dbb0:	0800dc39 	.word	0x0800dc39
 800dbb4:	0800dc57 	.word	0x0800dc57
 800dbb8:	0800dc75 	.word	0x0800dc75
	case 0:
		if (ch == 'G')
 800dbbc:	4b39      	ldr	r3, [pc, #228]	@ (800dca4 <Check_Flag+0x120>)
 800dbbe:	781b      	ldrb	r3, [r3, #0]
 800dbc0:	2b47      	cmp	r3, #71	@ 0x47
 800dbc2:	d103      	bne.n	800dbcc <Check_Flag+0x48>
			count = 1;
 800dbc4:	4b38      	ldr	r3, [pc, #224]	@ (800dca8 <Check_Flag+0x124>)
 800dbc6:	2201      	movs	r2, #1
 800dbc8:	701a      	strb	r2, [r3, #0]
			count = 2;
		else if (ch == 'M')
			count = 4;
		else
			count = 0;
		break;
 800dbca:	e065      	b.n	800dc98 <Check_Flag+0x114>
		else if (ch == 'R')
 800dbcc:	4b35      	ldr	r3, [pc, #212]	@ (800dca4 <Check_Flag+0x120>)
 800dbce:	781b      	ldrb	r3, [r3, #0]
 800dbd0:	2b52      	cmp	r3, #82	@ 0x52
 800dbd2:	d103      	bne.n	800dbdc <Check_Flag+0x58>
			count = 2;
 800dbd4:	4b34      	ldr	r3, [pc, #208]	@ (800dca8 <Check_Flag+0x124>)
 800dbd6:	2202      	movs	r2, #2
 800dbd8:	701a      	strb	r2, [r3, #0]
		break;
 800dbda:	e05d      	b.n	800dc98 <Check_Flag+0x114>
		else if (ch == 'M')
 800dbdc:	4b31      	ldr	r3, [pc, #196]	@ (800dca4 <Check_Flag+0x120>)
 800dbde:	781b      	ldrb	r3, [r3, #0]
 800dbe0:	2b4d      	cmp	r3, #77	@ 0x4d
 800dbe2:	d103      	bne.n	800dbec <Check_Flag+0x68>
			count = 4;
 800dbe4:	4b30      	ldr	r3, [pc, #192]	@ (800dca8 <Check_Flag+0x124>)
 800dbe6:	2204      	movs	r2, #4
 800dbe8:	701a      	strb	r2, [r3, #0]
		break;
 800dbea:	e055      	b.n	800dc98 <Check_Flag+0x114>
			count = 0;
 800dbec:	4b2e      	ldr	r3, [pc, #184]	@ (800dca8 <Check_Flag+0x124>)
 800dbee:	2200      	movs	r2, #0
 800dbf0:	701a      	strb	r2, [r3, #0]
		break;
 800dbf2:	e051      	b.n	800dc98 <Check_Flag+0x114>
	case 1:
		if (ch == 'o') {
 800dbf4:	4b2b      	ldr	r3, [pc, #172]	@ (800dca4 <Check_Flag+0x120>)
 800dbf6:	781b      	ldrb	r3, [r3, #0]
 800dbf8:	2b6f      	cmp	r3, #111	@ 0x6f
 800dbfa:	d106      	bne.n	800dc0a <Check_Flag+0x86>
			System_Flag = 1;
 800dbfc:	4b2b      	ldr	r3, [pc, #172]	@ (800dcac <Check_Flag+0x128>)
 800dbfe:	2201      	movs	r2, #1
 800dc00:	701a      	strb	r2, [r3, #0]
			count = 0;
 800dc02:	4b29      	ldr	r3, [pc, #164]	@ (800dca8 <Check_Flag+0x124>)
 800dc04:	2200      	movs	r2, #0
 800dc06:	701a      	strb	r2, [r3, #0]
		} else if (ch == 'G')
			;
		else
			count = 0;
		break;
 800dc08:	e043      	b.n	800dc92 <Check_Flag+0x10e>
		} else if (ch == 'G')
 800dc0a:	4b26      	ldr	r3, [pc, #152]	@ (800dca4 <Check_Flag+0x120>)
 800dc0c:	781b      	ldrb	r3, [r3, #0]
 800dc0e:	2b47      	cmp	r3, #71	@ 0x47
 800dc10:	d03f      	beq.n	800dc92 <Check_Flag+0x10e>
			count = 0;
 800dc12:	4b25      	ldr	r3, [pc, #148]	@ (800dca8 <Check_Flag+0x124>)
 800dc14:	2200      	movs	r2, #0
 800dc16:	701a      	strb	r2, [r3, #0]
		break;
 800dc18:	e03b      	b.n	800dc92 <Check_Flag+0x10e>
	case 2:
//		此处用于判断是否进入准备模式，调整车身姿态
		if (ch == 'e')
 800dc1a:	4b22      	ldr	r3, [pc, #136]	@ (800dca4 <Check_Flag+0x120>)
 800dc1c:	781b      	ldrb	r3, [r3, #0]
 800dc1e:	2b65      	cmp	r3, #101	@ 0x65
 800dc20:	d106      	bne.n	800dc30 <Check_Flag+0xac>
			count++;
 800dc22:	4b21      	ldr	r3, [pc, #132]	@ (800dca8 <Check_Flag+0x124>)
 800dc24:	781b      	ldrb	r3, [r3, #0]
 800dc26:	3301      	adds	r3, #1
 800dc28:	b2da      	uxtb	r2, r3
 800dc2a:	4b1f      	ldr	r3, [pc, #124]	@ (800dca8 <Check_Flag+0x124>)
 800dc2c:	701a      	strb	r2, [r3, #0]
		else
			count = 0;
		break;
 800dc2e:	e033      	b.n	800dc98 <Check_Flag+0x114>
			count = 0;
 800dc30:	4b1d      	ldr	r3, [pc, #116]	@ (800dca8 <Check_Flag+0x124>)
 800dc32:	2200      	movs	r2, #0
 800dc34:	701a      	strb	r2, [r3, #0]
		break;
 800dc36:	e02f      	b.n	800dc98 <Check_Flag+0x114>
	case 3:
		if (ch == 'a') {
 800dc38:	4b1a      	ldr	r3, [pc, #104]	@ (800dca4 <Check_Flag+0x120>)
 800dc3a:	781b      	ldrb	r3, [r3, #0]
 800dc3c:	2b61      	cmp	r3, #97	@ 0x61
 800dc3e:	d106      	bne.n	800dc4e <Check_Flag+0xca>
			Ready_Flag = 1;
 800dc40:	4b1b      	ldr	r3, [pc, #108]	@ (800dcb0 <Check_Flag+0x12c>)
 800dc42:	2201      	movs	r2, #1
 800dc44:	701a      	strb	r2, [r3, #0]
			count = 0;
 800dc46:	4b18      	ldr	r3, [pc, #96]	@ (800dca8 <Check_Flag+0x124>)
 800dc48:	2200      	movs	r2, #0
 800dc4a:	701a      	strb	r2, [r3, #0]
		} else
			count = 0;
		break;
 800dc4c:	e024      	b.n	800dc98 <Check_Flag+0x114>
			count = 0;
 800dc4e:	4b16      	ldr	r3, [pc, #88]	@ (800dca8 <Check_Flag+0x124>)
 800dc50:	2200      	movs	r2, #0
 800dc52:	701a      	strb	r2, [r3, #0]
		break;
 800dc54:	e020      	b.n	800dc98 <Check_Flag+0x114>
	case 4:
		if (ch == 'a')
 800dc56:	4b13      	ldr	r3, [pc, #76]	@ (800dca4 <Check_Flag+0x120>)
 800dc58:	781b      	ldrb	r3, [r3, #0]
 800dc5a:	2b61      	cmp	r3, #97	@ 0x61
 800dc5c:	d106      	bne.n	800dc6c <Check_Flag+0xe8>
			count++;
 800dc5e:	4b12      	ldr	r3, [pc, #72]	@ (800dca8 <Check_Flag+0x124>)
 800dc60:	781b      	ldrb	r3, [r3, #0]
 800dc62:	3301      	adds	r3, #1
 800dc64:	b2da      	uxtb	r2, r3
 800dc66:	4b10      	ldr	r3, [pc, #64]	@ (800dca8 <Check_Flag+0x124>)
 800dc68:	701a      	strb	r2, [r3, #0]
		else
			count = 0;
		break;
 800dc6a:	e015      	b.n	800dc98 <Check_Flag+0x114>
			count = 0;
 800dc6c:	4b0e      	ldr	r3, [pc, #56]	@ (800dca8 <Check_Flag+0x124>)
 800dc6e:	2200      	movs	r2, #0
 800dc70:	701a      	strb	r2, [r3, #0]
		break;
 800dc72:	e011      	b.n	800dc98 <Check_Flag+0x114>
	case 5:
		if (ch == 't') {
 800dc74:	4b0b      	ldr	r3, [pc, #44]	@ (800dca4 <Check_Flag+0x120>)
 800dc76:	781b      	ldrb	r3, [r3, #0]
 800dc78:	2b74      	cmp	r3, #116	@ 0x74
 800dc7a:	d10c      	bne.n	800dc96 <Check_Flag+0x112>
			System_Flag = 1;
 800dc7c:	4b0b      	ldr	r3, [pc, #44]	@ (800dcac <Check_Flag+0x128>)
 800dc7e:	2201      	movs	r2, #1
 800dc80:	701a      	strb	r2, [r3, #0]
			count = 0;
 800dc82:	4b09      	ldr	r3, [pc, #36]	@ (800dca8 <Check_Flag+0x124>)
 800dc84:	2200      	movs	r2, #0
 800dc86:	701a      	strb	r2, [r3, #0]
		}
		break;
 800dc88:	e005      	b.n	800dc96 <Check_Flag+0x112>
	default:
		count = 0;
 800dc8a:	4b07      	ldr	r3, [pc, #28]	@ (800dca8 <Check_Flag+0x124>)
 800dc8c:	2200      	movs	r2, #0
 800dc8e:	701a      	strb	r2, [r3, #0]
		break;
 800dc90:	e002      	b.n	800dc98 <Check_Flag+0x114>
		break;
 800dc92:	bf00      	nop
 800dc94:	e000      	b.n	800dc98 <Check_Flag+0x114>
		break;
 800dc96:	bf00      	nop
	}

}
 800dc98:	bf00      	nop
 800dc9a:	370c      	adds	r7, #12
 800dc9c:	46bd      	mov	sp, r7
 800dc9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dca2:	4770      	bx	lr
 800dca4:	24000d14 	.word	0x24000d14
 800dca8:	24000d15 	.word	0x24000d15
 800dcac:	24000d12 	.word	0x24000d12
 800dcb0:	24000d13 	.word	0x24000d13

0800dcb4 <Check_Status>:
	首先，在步进电机上电以后，需要进行调零，找到一个零位用来确定后面一切操作的参考点，因此5号步进电机设置为上电回零
	但是在比赛过程中，要求车身及其垂直投影部分在未发车前全部处于发车区域，这就要求爪子在发车前是在车体内侧的，同时爪子不能处于太高处，否则违规
	因此在Check_Status()函数用于在回零操作已完成后进行调整，以满足发车条件，
*/
uint8_t Check_Status(void)
{
 800dcb4:	b580      	push	{r7, lr}
 800dcb6:	af00      	add	r7, sp, #0
//  首先控制步进电机,回到零点
	Drop_Location_jiang(200, 120, 0);
 800dcb8:	2200      	movs	r2, #0
 800dcba:	2178      	movs	r1, #120	@ 0x78
 800dcbc:	20c8      	movs	r0, #200	@ 0xc8
 800dcbe:	f7fe fd9b 	bl	800c7f8 <Drop_Location_jiang>
	Move_Arm(1, 50, 300);
 800dcc2:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800dcc6:	2132      	movs	r1, #50	@ 0x32
 800dcc8:	2001      	movs	r0, #1
 800dcca:	f7fd fc1f 	bl	800b50c <Move_Arm>
//  6号舵机900
	Move_Arm(6, 900, 300);
 800dcce:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800dcd2:	f44f 7161 	mov.w	r1, #900	@ 0x384
 800dcd6:	2006      	movs	r0, #6
 800dcd8:	f7fd fc18 	bl	800b50c <Move_Arm>
//  旋转物料结构的支撑舵机
	FT_Servo_Zero(0);
 800dcdc:	2000      	movs	r0, #0
 800dcde:	f000 f82f 	bl	800dd40 <FT_Servo_Zero>
//  旋转爪子结构的支撑舵机
	FT_Servo_Zero(1);
 800dce2:	2001      	movs	r0, #1
 800dce4:	f000 f82c 	bl	800dd40 <FT_Servo_Zero>
//  步进电机下降,将位置调整为最最低点
	Drop_Location_jiang(200, 120, 9000);
 800dce8:	f242 3228 	movw	r2, #9000	@ 0x2328
 800dcec:	2178      	movs	r1, #120	@ 0x78
 800dcee:	20c8      	movs	r0, #200	@ 0xc8
 800dcf0:	f7fe fd82 	bl	800c7f8 <Drop_Location_jiang>
	return 1;
 800dcf4:	2301      	movs	r3, #1
}
 800dcf6:	4618      	mov	r0, r3
 800dcf8:	bd80      	pop	{r7, pc}

0800dcfa <Roll_Status>:

uint8_t Roll_Status(void)
{
 800dcfa:	b580      	push	{r7, lr}
 800dcfc:	af00      	add	r7, sp, #0
//  首先控制步进电机,回到零点
	Drop_Location_jiang(200, 120, 0);
 800dcfe:	2200      	movs	r2, #0
 800dd00:	2178      	movs	r1, #120	@ 0x78
 800dd02:	20c8      	movs	r0, #200	@ 0xc8
 800dd04:	f7fe fd78 	bl	800c7f8 <Drop_Location_jiang>
	Move_Arm(1, 50, 300);
 800dd08:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800dd0c:	2132      	movs	r1, #50	@ 0x32
 800dd0e:	2001      	movs	r0, #1
 800dd10:	f7fd fbfc 	bl	800b50c <Move_Arm>
//  6号舵机900
	Move_Arm(6, 900, 300);
 800dd14:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800dd18:	f44f 7161 	mov.w	r1, #900	@ 0x384
 800dd1c:	2006      	movs	r0, #6
 800dd1e:	f7fd fbf5 	bl	800b50c <Move_Arm>
//  旋转物料结构的支撑舵机
	FT_Servo_Zero(0);
 800dd22:	2000      	movs	r0, #0
 800dd24:	f000 f80c 	bl	800dd40 <FT_Servo_Zero>
//  旋转爪子结构的支撑舵机
	FT_Servo_Zero(1);
 800dd28:	2001      	movs	r0, #1
 800dd2a:	f000 f809 	bl	800dd40 <FT_Servo_Zero>
//  步进电机下降,将位置调整为最最低点
	Drop_Location_jiang(200, 120, 7000);
 800dd2e:	f641 3258 	movw	r2, #7000	@ 0x1b58
 800dd32:	2178      	movs	r1, #120	@ 0x78
 800dd34:	20c8      	movs	r0, #200	@ 0xc8
 800dd36:	f7fe fd5f 	bl	800c7f8 <Drop_Location_jiang>
//	Choke_Flag = false;
	return 1;
 800dd3a:	2301      	movs	r3, #1
}
 800dd3c:	4618      	mov	r0, r3
 800dd3e:	bd80      	pop	{r7, pc}

0800dd40 <FT_Servo_Zero>:

// 将目标舵机回零
uint8_t FT_Servo_Zero(uint8_t Number)
{
 800dd40:	b580      	push	{r7, lr}
 800dd42:	b082      	sub	sp, #8
 800dd44:	af00      	add	r7, sp, #0
 800dd46:	4603      	mov	r3, r0
 800dd48:	71fb      	strb	r3, [r7, #7]
	if(Number == 0)
 800dd4a:	79fb      	ldrb	r3, [r7, #7]
 800dd4c:	2b00      	cmp	r3, #0
 800dd4e:	d106      	bne.n	800dd5e <FT_Servo_Zero+0x1e>
		WritePosEx(0, 0, 0, 0);
 800dd50:	2300      	movs	r3, #0
 800dd52:	2200      	movs	r2, #0
 800dd54:	2100      	movs	r1, #0
 800dd56:	2000      	movs	r0, #0
 800dd58:	f7ff fd82 	bl	800d860 <WritePosEx>
 800dd5c:	e009      	b.n	800dd72 <FT_Servo_Zero+0x32>
	else if (Number == 1)
 800dd5e:	79fb      	ldrb	r3, [r7, #7]
 800dd60:	2b01      	cmp	r3, #1
 800dd62:	d106      	bne.n	800dd72 <FT_Servo_Zero+0x32>
		WritePosEx(1, 1020, 0, 0);
 800dd64:	2300      	movs	r3, #0
 800dd66:	2200      	movs	r2, #0
 800dd68:	f44f 717f 	mov.w	r1, #1020	@ 0x3fc
 800dd6c:	2001      	movs	r0, #1
 800dd6e:	f7ff fd77 	bl	800d860 <WritePosEx>
	return 1;
 800dd72:	2301      	movs	r3, #1
}
 800dd74:	4618      	mov	r0, r3
 800dd76:	3708      	adds	r7, #8
 800dd78:	46bd      	mov	sp, r7
 800dd7a:	bd80      	pop	{r7, pc}

0800dd7c <FT_Servo_Orth>:

// 将爪子处飞特舵机调整为向外，正交于车身
uint8_t FT_Servo_Orth(void)
{
 800dd7c:	b580      	push	{r7, lr}
 800dd7e:	af00      	add	r7, sp, #0
	WritePosEx(1, 3087, 0, 0);
 800dd80:	2300      	movs	r3, #0
 800dd82:	2200      	movs	r2, #0
 800dd84:	f640 410f 	movw	r1, #3087	@ 0xc0f
 800dd88:	2001      	movs	r0, #1
 800dd8a:	f7ff fd69 	bl	800d860 <WritePosEx>
	return 1;
 800dd8e:	2301      	movs	r3, #1
}
 800dd90:	4618      	mov	r0, r3
 800dd92:	bd80      	pop	{r7, pc}

0800dd94 <malloc>:
 800dd94:	4b02      	ldr	r3, [pc, #8]	@ (800dda0 <malloc+0xc>)
 800dd96:	4601      	mov	r1, r0
 800dd98:	6818      	ldr	r0, [r3, #0]
 800dd9a:	f000 b825 	b.w	800dde8 <_malloc_r>
 800dd9e:	bf00      	nop
 800dda0:	240001c4 	.word	0x240001c4

0800dda4 <sbrk_aligned>:
 800dda4:	b570      	push	{r4, r5, r6, lr}
 800dda6:	4e0f      	ldr	r6, [pc, #60]	@ (800dde4 <sbrk_aligned+0x40>)
 800dda8:	460c      	mov	r4, r1
 800ddaa:	6831      	ldr	r1, [r6, #0]
 800ddac:	4605      	mov	r5, r0
 800ddae:	b911      	cbnz	r1, 800ddb6 <sbrk_aligned+0x12>
 800ddb0:	f001 fe52 	bl	800fa58 <_sbrk_r>
 800ddb4:	6030      	str	r0, [r6, #0]
 800ddb6:	4621      	mov	r1, r4
 800ddb8:	4628      	mov	r0, r5
 800ddba:	f001 fe4d 	bl	800fa58 <_sbrk_r>
 800ddbe:	1c43      	adds	r3, r0, #1
 800ddc0:	d103      	bne.n	800ddca <sbrk_aligned+0x26>
 800ddc2:	f04f 34ff 	mov.w	r4, #4294967295
 800ddc6:	4620      	mov	r0, r4
 800ddc8:	bd70      	pop	{r4, r5, r6, pc}
 800ddca:	1cc4      	adds	r4, r0, #3
 800ddcc:	f024 0403 	bic.w	r4, r4, #3
 800ddd0:	42a0      	cmp	r0, r4
 800ddd2:	d0f8      	beq.n	800ddc6 <sbrk_aligned+0x22>
 800ddd4:	1a21      	subs	r1, r4, r0
 800ddd6:	4628      	mov	r0, r5
 800ddd8:	f001 fe3e 	bl	800fa58 <_sbrk_r>
 800dddc:	3001      	adds	r0, #1
 800ddde:	d1f2      	bne.n	800ddc6 <sbrk_aligned+0x22>
 800dde0:	e7ef      	b.n	800ddc2 <sbrk_aligned+0x1e>
 800dde2:	bf00      	nop
 800dde4:	24000d18 	.word	0x24000d18

0800dde8 <_malloc_r>:
 800dde8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ddec:	1ccd      	adds	r5, r1, #3
 800ddee:	f025 0503 	bic.w	r5, r5, #3
 800ddf2:	3508      	adds	r5, #8
 800ddf4:	2d0c      	cmp	r5, #12
 800ddf6:	bf38      	it	cc
 800ddf8:	250c      	movcc	r5, #12
 800ddfa:	2d00      	cmp	r5, #0
 800ddfc:	4606      	mov	r6, r0
 800ddfe:	db01      	blt.n	800de04 <_malloc_r+0x1c>
 800de00:	42a9      	cmp	r1, r5
 800de02:	d904      	bls.n	800de0e <_malloc_r+0x26>
 800de04:	230c      	movs	r3, #12
 800de06:	6033      	str	r3, [r6, #0]
 800de08:	2000      	movs	r0, #0
 800de0a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800de0e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800dee4 <_malloc_r+0xfc>
 800de12:	f000 f869 	bl	800dee8 <__malloc_lock>
 800de16:	f8d8 3000 	ldr.w	r3, [r8]
 800de1a:	461c      	mov	r4, r3
 800de1c:	bb44      	cbnz	r4, 800de70 <_malloc_r+0x88>
 800de1e:	4629      	mov	r1, r5
 800de20:	4630      	mov	r0, r6
 800de22:	f7ff ffbf 	bl	800dda4 <sbrk_aligned>
 800de26:	1c43      	adds	r3, r0, #1
 800de28:	4604      	mov	r4, r0
 800de2a:	d158      	bne.n	800dede <_malloc_r+0xf6>
 800de2c:	f8d8 4000 	ldr.w	r4, [r8]
 800de30:	4627      	mov	r7, r4
 800de32:	2f00      	cmp	r7, #0
 800de34:	d143      	bne.n	800debe <_malloc_r+0xd6>
 800de36:	2c00      	cmp	r4, #0
 800de38:	d04b      	beq.n	800ded2 <_malloc_r+0xea>
 800de3a:	6823      	ldr	r3, [r4, #0]
 800de3c:	4639      	mov	r1, r7
 800de3e:	4630      	mov	r0, r6
 800de40:	eb04 0903 	add.w	r9, r4, r3
 800de44:	f001 fe08 	bl	800fa58 <_sbrk_r>
 800de48:	4581      	cmp	r9, r0
 800de4a:	d142      	bne.n	800ded2 <_malloc_r+0xea>
 800de4c:	6821      	ldr	r1, [r4, #0]
 800de4e:	1a6d      	subs	r5, r5, r1
 800de50:	4629      	mov	r1, r5
 800de52:	4630      	mov	r0, r6
 800de54:	f7ff ffa6 	bl	800dda4 <sbrk_aligned>
 800de58:	3001      	adds	r0, #1
 800de5a:	d03a      	beq.n	800ded2 <_malloc_r+0xea>
 800de5c:	6823      	ldr	r3, [r4, #0]
 800de5e:	442b      	add	r3, r5
 800de60:	6023      	str	r3, [r4, #0]
 800de62:	f8d8 3000 	ldr.w	r3, [r8]
 800de66:	685a      	ldr	r2, [r3, #4]
 800de68:	bb62      	cbnz	r2, 800dec4 <_malloc_r+0xdc>
 800de6a:	f8c8 7000 	str.w	r7, [r8]
 800de6e:	e00f      	b.n	800de90 <_malloc_r+0xa8>
 800de70:	6822      	ldr	r2, [r4, #0]
 800de72:	1b52      	subs	r2, r2, r5
 800de74:	d420      	bmi.n	800deb8 <_malloc_r+0xd0>
 800de76:	2a0b      	cmp	r2, #11
 800de78:	d917      	bls.n	800deaa <_malloc_r+0xc2>
 800de7a:	1961      	adds	r1, r4, r5
 800de7c:	42a3      	cmp	r3, r4
 800de7e:	6025      	str	r5, [r4, #0]
 800de80:	bf18      	it	ne
 800de82:	6059      	strne	r1, [r3, #4]
 800de84:	6863      	ldr	r3, [r4, #4]
 800de86:	bf08      	it	eq
 800de88:	f8c8 1000 	streq.w	r1, [r8]
 800de8c:	5162      	str	r2, [r4, r5]
 800de8e:	604b      	str	r3, [r1, #4]
 800de90:	4630      	mov	r0, r6
 800de92:	f000 f82f 	bl	800def4 <__malloc_unlock>
 800de96:	f104 000b 	add.w	r0, r4, #11
 800de9a:	1d23      	adds	r3, r4, #4
 800de9c:	f020 0007 	bic.w	r0, r0, #7
 800dea0:	1ac2      	subs	r2, r0, r3
 800dea2:	bf1c      	itt	ne
 800dea4:	1a1b      	subne	r3, r3, r0
 800dea6:	50a3      	strne	r3, [r4, r2]
 800dea8:	e7af      	b.n	800de0a <_malloc_r+0x22>
 800deaa:	6862      	ldr	r2, [r4, #4]
 800deac:	42a3      	cmp	r3, r4
 800deae:	bf0c      	ite	eq
 800deb0:	f8c8 2000 	streq.w	r2, [r8]
 800deb4:	605a      	strne	r2, [r3, #4]
 800deb6:	e7eb      	b.n	800de90 <_malloc_r+0xa8>
 800deb8:	4623      	mov	r3, r4
 800deba:	6864      	ldr	r4, [r4, #4]
 800debc:	e7ae      	b.n	800de1c <_malloc_r+0x34>
 800debe:	463c      	mov	r4, r7
 800dec0:	687f      	ldr	r7, [r7, #4]
 800dec2:	e7b6      	b.n	800de32 <_malloc_r+0x4a>
 800dec4:	461a      	mov	r2, r3
 800dec6:	685b      	ldr	r3, [r3, #4]
 800dec8:	42a3      	cmp	r3, r4
 800deca:	d1fb      	bne.n	800dec4 <_malloc_r+0xdc>
 800decc:	2300      	movs	r3, #0
 800dece:	6053      	str	r3, [r2, #4]
 800ded0:	e7de      	b.n	800de90 <_malloc_r+0xa8>
 800ded2:	230c      	movs	r3, #12
 800ded4:	6033      	str	r3, [r6, #0]
 800ded6:	4630      	mov	r0, r6
 800ded8:	f000 f80c 	bl	800def4 <__malloc_unlock>
 800dedc:	e794      	b.n	800de08 <_malloc_r+0x20>
 800dede:	6005      	str	r5, [r0, #0]
 800dee0:	e7d6      	b.n	800de90 <_malloc_r+0xa8>
 800dee2:	bf00      	nop
 800dee4:	24000d1c 	.word	0x24000d1c

0800dee8 <__malloc_lock>:
 800dee8:	4801      	ldr	r0, [pc, #4]	@ (800def0 <__malloc_lock+0x8>)
 800deea:	f001 be02 	b.w	800faf2 <__retarget_lock_acquire_recursive>
 800deee:	bf00      	nop
 800def0:	24000e60 	.word	0x24000e60

0800def4 <__malloc_unlock>:
 800def4:	4801      	ldr	r0, [pc, #4]	@ (800defc <__malloc_unlock+0x8>)
 800def6:	f001 bdfd 	b.w	800faf4 <__retarget_lock_release_recursive>
 800defa:	bf00      	nop
 800defc:	24000e60 	.word	0x24000e60

0800df00 <sulp>:
 800df00:	b570      	push	{r4, r5, r6, lr}
 800df02:	4604      	mov	r4, r0
 800df04:	460d      	mov	r5, r1
 800df06:	4616      	mov	r6, r2
 800df08:	ec45 4b10 	vmov	d0, r4, r5
 800df0c:	f003 fafc 	bl	8011508 <__ulp>
 800df10:	b17e      	cbz	r6, 800df32 <sulp+0x32>
 800df12:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800df16:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800df1a:	2b00      	cmp	r3, #0
 800df1c:	dd09      	ble.n	800df32 <sulp+0x32>
 800df1e:	051b      	lsls	r3, r3, #20
 800df20:	f103 517f 	add.w	r1, r3, #1069547520	@ 0x3fc00000
 800df24:	2000      	movs	r0, #0
 800df26:	f501 1140 	add.w	r1, r1, #3145728	@ 0x300000
 800df2a:	ec41 0b17 	vmov	d7, r0, r1
 800df2e:	ee20 0b07 	vmul.f64	d0, d0, d7
 800df32:	bd70      	pop	{r4, r5, r6, pc}
 800df34:	0000      	movs	r0, r0
	...

0800df38 <_strtod_l>:
 800df38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800df3c:	ed2d 8b0a 	vpush	{d8-d12}
 800df40:	b097      	sub	sp, #92	@ 0x5c
 800df42:	4688      	mov	r8, r1
 800df44:	920e      	str	r2, [sp, #56]	@ 0x38
 800df46:	2200      	movs	r2, #0
 800df48:	9212      	str	r2, [sp, #72]	@ 0x48
 800df4a:	9005      	str	r0, [sp, #20]
 800df4c:	f04f 0a00 	mov.w	sl, #0
 800df50:	f04f 0b00 	mov.w	fp, #0
 800df54:	460a      	mov	r2, r1
 800df56:	9211      	str	r2, [sp, #68]	@ 0x44
 800df58:	7811      	ldrb	r1, [r2, #0]
 800df5a:	292b      	cmp	r1, #43	@ 0x2b
 800df5c:	d04c      	beq.n	800dff8 <_strtod_l+0xc0>
 800df5e:	d839      	bhi.n	800dfd4 <_strtod_l+0x9c>
 800df60:	290d      	cmp	r1, #13
 800df62:	d833      	bhi.n	800dfcc <_strtod_l+0x94>
 800df64:	2908      	cmp	r1, #8
 800df66:	d833      	bhi.n	800dfd0 <_strtod_l+0x98>
 800df68:	2900      	cmp	r1, #0
 800df6a:	d03c      	beq.n	800dfe6 <_strtod_l+0xae>
 800df6c:	2200      	movs	r2, #0
 800df6e:	9208      	str	r2, [sp, #32]
 800df70:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 800df72:	782a      	ldrb	r2, [r5, #0]
 800df74:	2a30      	cmp	r2, #48	@ 0x30
 800df76:	f040 80b5 	bne.w	800e0e4 <_strtod_l+0x1ac>
 800df7a:	786a      	ldrb	r2, [r5, #1]
 800df7c:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800df80:	2a58      	cmp	r2, #88	@ 0x58
 800df82:	d170      	bne.n	800e066 <_strtod_l+0x12e>
 800df84:	9302      	str	r3, [sp, #8]
 800df86:	9b08      	ldr	r3, [sp, #32]
 800df88:	9301      	str	r3, [sp, #4]
 800df8a:	ab12      	add	r3, sp, #72	@ 0x48
 800df8c:	9300      	str	r3, [sp, #0]
 800df8e:	4a8b      	ldr	r2, [pc, #556]	@ (800e1bc <_strtod_l+0x284>)
 800df90:	9805      	ldr	r0, [sp, #20]
 800df92:	ab13      	add	r3, sp, #76	@ 0x4c
 800df94:	a911      	add	r1, sp, #68	@ 0x44
 800df96:	f002 fc5f 	bl	8010858 <__gethex>
 800df9a:	f010 060f 	ands.w	r6, r0, #15
 800df9e:	4604      	mov	r4, r0
 800dfa0:	d005      	beq.n	800dfae <_strtod_l+0x76>
 800dfa2:	2e06      	cmp	r6, #6
 800dfa4:	d12a      	bne.n	800dffc <_strtod_l+0xc4>
 800dfa6:	3501      	adds	r5, #1
 800dfa8:	2300      	movs	r3, #0
 800dfaa:	9511      	str	r5, [sp, #68]	@ 0x44
 800dfac:	9308      	str	r3, [sp, #32]
 800dfae:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800dfb0:	2b00      	cmp	r3, #0
 800dfb2:	f040 852f 	bne.w	800ea14 <_strtod_l+0xadc>
 800dfb6:	9b08      	ldr	r3, [sp, #32]
 800dfb8:	ec4b ab10 	vmov	d0, sl, fp
 800dfbc:	b1cb      	cbz	r3, 800dff2 <_strtod_l+0xba>
 800dfbe:	eeb1 0b40 	vneg.f64	d0, d0
 800dfc2:	b017      	add	sp, #92	@ 0x5c
 800dfc4:	ecbd 8b0a 	vpop	{d8-d12}
 800dfc8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dfcc:	2920      	cmp	r1, #32
 800dfce:	d1cd      	bne.n	800df6c <_strtod_l+0x34>
 800dfd0:	3201      	adds	r2, #1
 800dfd2:	e7c0      	b.n	800df56 <_strtod_l+0x1e>
 800dfd4:	292d      	cmp	r1, #45	@ 0x2d
 800dfd6:	d1c9      	bne.n	800df6c <_strtod_l+0x34>
 800dfd8:	2101      	movs	r1, #1
 800dfda:	9108      	str	r1, [sp, #32]
 800dfdc:	1c51      	adds	r1, r2, #1
 800dfde:	9111      	str	r1, [sp, #68]	@ 0x44
 800dfe0:	7852      	ldrb	r2, [r2, #1]
 800dfe2:	2a00      	cmp	r2, #0
 800dfe4:	d1c4      	bne.n	800df70 <_strtod_l+0x38>
 800dfe6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800dfe8:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 800dfec:	2b00      	cmp	r3, #0
 800dfee:	f040 850f 	bne.w	800ea10 <_strtod_l+0xad8>
 800dff2:	ec4b ab10 	vmov	d0, sl, fp
 800dff6:	e7e4      	b.n	800dfc2 <_strtod_l+0x8a>
 800dff8:	2100      	movs	r1, #0
 800dffa:	e7ee      	b.n	800dfda <_strtod_l+0xa2>
 800dffc:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800dffe:	b13a      	cbz	r2, 800e010 <_strtod_l+0xd8>
 800e000:	2135      	movs	r1, #53	@ 0x35
 800e002:	a814      	add	r0, sp, #80	@ 0x50
 800e004:	f003 fb77 	bl	80116f6 <__copybits>
 800e008:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800e00a:	9805      	ldr	r0, [sp, #20]
 800e00c:	f002 ff48 	bl	8010ea0 <_Bfree>
 800e010:	1e73      	subs	r3, r6, #1
 800e012:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800e014:	2b04      	cmp	r3, #4
 800e016:	d806      	bhi.n	800e026 <_strtod_l+0xee>
 800e018:	e8df f003 	tbb	[pc, r3]
 800e01c:	201d0314 	.word	0x201d0314
 800e020:	14          	.byte	0x14
 800e021:	00          	.byte	0x00
 800e022:	e9dd ab14 	ldrd	sl, fp, [sp, #80]	@ 0x50
 800e026:	05e3      	lsls	r3, r4, #23
 800e028:	bf48      	it	mi
 800e02a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800e02e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800e032:	0d1b      	lsrs	r3, r3, #20
 800e034:	051b      	lsls	r3, r3, #20
 800e036:	2b00      	cmp	r3, #0
 800e038:	d1b9      	bne.n	800dfae <_strtod_l+0x76>
 800e03a:	f001 fd2f 	bl	800fa9c <__errno>
 800e03e:	2322      	movs	r3, #34	@ 0x22
 800e040:	6003      	str	r3, [r0, #0]
 800e042:	e7b4      	b.n	800dfae <_strtod_l+0x76>
 800e044:	e9dd a314 	ldrd	sl, r3, [sp, #80]	@ 0x50
 800e048:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800e04c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800e050:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800e054:	e7e7      	b.n	800e026 <_strtod_l+0xee>
 800e056:	f8df b16c 	ldr.w	fp, [pc, #364]	@ 800e1c4 <_strtod_l+0x28c>
 800e05a:	e7e4      	b.n	800e026 <_strtod_l+0xee>
 800e05c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800e060:	f04f 3aff 	mov.w	sl, #4294967295
 800e064:	e7df      	b.n	800e026 <_strtod_l+0xee>
 800e066:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800e068:	1c5a      	adds	r2, r3, #1
 800e06a:	9211      	str	r2, [sp, #68]	@ 0x44
 800e06c:	785b      	ldrb	r3, [r3, #1]
 800e06e:	2b30      	cmp	r3, #48	@ 0x30
 800e070:	d0f9      	beq.n	800e066 <_strtod_l+0x12e>
 800e072:	2b00      	cmp	r3, #0
 800e074:	d09b      	beq.n	800dfae <_strtod_l+0x76>
 800e076:	2301      	movs	r3, #1
 800e078:	2600      	movs	r6, #0
 800e07a:	9307      	str	r3, [sp, #28]
 800e07c:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800e07e:	930a      	str	r3, [sp, #40]	@ 0x28
 800e080:	46b1      	mov	r9, r6
 800e082:	4635      	mov	r5, r6
 800e084:	220a      	movs	r2, #10
 800e086:	9811      	ldr	r0, [sp, #68]	@ 0x44
 800e088:	7804      	ldrb	r4, [r0, #0]
 800e08a:	f1a4 0330 	sub.w	r3, r4, #48	@ 0x30
 800e08e:	b2d9      	uxtb	r1, r3
 800e090:	2909      	cmp	r1, #9
 800e092:	d929      	bls.n	800e0e8 <_strtod_l+0x1b0>
 800e094:	494a      	ldr	r1, [pc, #296]	@ (800e1c0 <_strtod_l+0x288>)
 800e096:	2201      	movs	r2, #1
 800e098:	f001 fc94 	bl	800f9c4 <strncmp>
 800e09c:	b378      	cbz	r0, 800e0fe <_strtod_l+0x1c6>
 800e09e:	2000      	movs	r0, #0
 800e0a0:	4622      	mov	r2, r4
 800e0a2:	462b      	mov	r3, r5
 800e0a4:	4607      	mov	r7, r0
 800e0a6:	9006      	str	r0, [sp, #24]
 800e0a8:	2a65      	cmp	r2, #101	@ 0x65
 800e0aa:	d001      	beq.n	800e0b0 <_strtod_l+0x178>
 800e0ac:	2a45      	cmp	r2, #69	@ 0x45
 800e0ae:	d117      	bne.n	800e0e0 <_strtod_l+0x1a8>
 800e0b0:	b91b      	cbnz	r3, 800e0ba <_strtod_l+0x182>
 800e0b2:	9b07      	ldr	r3, [sp, #28]
 800e0b4:	4303      	orrs	r3, r0
 800e0b6:	d096      	beq.n	800dfe6 <_strtod_l+0xae>
 800e0b8:	2300      	movs	r3, #0
 800e0ba:	f8dd 8044 	ldr.w	r8, [sp, #68]	@ 0x44
 800e0be:	f108 0201 	add.w	r2, r8, #1
 800e0c2:	9211      	str	r2, [sp, #68]	@ 0x44
 800e0c4:	f898 2001 	ldrb.w	r2, [r8, #1]
 800e0c8:	2a2b      	cmp	r2, #43	@ 0x2b
 800e0ca:	d06b      	beq.n	800e1a4 <_strtod_l+0x26c>
 800e0cc:	2a2d      	cmp	r2, #45	@ 0x2d
 800e0ce:	d071      	beq.n	800e1b4 <_strtod_l+0x27c>
 800e0d0:	f04f 0e00 	mov.w	lr, #0
 800e0d4:	f1a2 0430 	sub.w	r4, r2, #48	@ 0x30
 800e0d8:	2c09      	cmp	r4, #9
 800e0da:	d979      	bls.n	800e1d0 <_strtod_l+0x298>
 800e0dc:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 800e0e0:	2400      	movs	r4, #0
 800e0e2:	e094      	b.n	800e20e <_strtod_l+0x2d6>
 800e0e4:	2300      	movs	r3, #0
 800e0e6:	e7c7      	b.n	800e078 <_strtod_l+0x140>
 800e0e8:	2d08      	cmp	r5, #8
 800e0ea:	f100 0001 	add.w	r0, r0, #1
 800e0ee:	bfd4      	ite	le
 800e0f0:	fb02 3909 	mlale	r9, r2, r9, r3
 800e0f4:	fb02 3606 	mlagt	r6, r2, r6, r3
 800e0f8:	3501      	adds	r5, #1
 800e0fa:	9011      	str	r0, [sp, #68]	@ 0x44
 800e0fc:	e7c3      	b.n	800e086 <_strtod_l+0x14e>
 800e0fe:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800e100:	1c5a      	adds	r2, r3, #1
 800e102:	9211      	str	r2, [sp, #68]	@ 0x44
 800e104:	785a      	ldrb	r2, [r3, #1]
 800e106:	b375      	cbz	r5, 800e166 <_strtod_l+0x22e>
 800e108:	4607      	mov	r7, r0
 800e10a:	462b      	mov	r3, r5
 800e10c:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800e110:	2909      	cmp	r1, #9
 800e112:	d913      	bls.n	800e13c <_strtod_l+0x204>
 800e114:	2101      	movs	r1, #1
 800e116:	9106      	str	r1, [sp, #24]
 800e118:	e7c6      	b.n	800e0a8 <_strtod_l+0x170>
 800e11a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800e11c:	1c5a      	adds	r2, r3, #1
 800e11e:	9211      	str	r2, [sp, #68]	@ 0x44
 800e120:	785a      	ldrb	r2, [r3, #1]
 800e122:	3001      	adds	r0, #1
 800e124:	2a30      	cmp	r2, #48	@ 0x30
 800e126:	d0f8      	beq.n	800e11a <_strtod_l+0x1e2>
 800e128:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800e12c:	2b08      	cmp	r3, #8
 800e12e:	f200 8476 	bhi.w	800ea1e <_strtod_l+0xae6>
 800e132:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800e134:	930a      	str	r3, [sp, #40]	@ 0x28
 800e136:	4607      	mov	r7, r0
 800e138:	2000      	movs	r0, #0
 800e13a:	4603      	mov	r3, r0
 800e13c:	3a30      	subs	r2, #48	@ 0x30
 800e13e:	f100 0101 	add.w	r1, r0, #1
 800e142:	d023      	beq.n	800e18c <_strtod_l+0x254>
 800e144:	440f      	add	r7, r1
 800e146:	eb00 0c03 	add.w	ip, r0, r3
 800e14a:	4619      	mov	r1, r3
 800e14c:	240a      	movs	r4, #10
 800e14e:	4561      	cmp	r1, ip
 800e150:	d10b      	bne.n	800e16a <_strtod_l+0x232>
 800e152:	1c5c      	adds	r4, r3, #1
 800e154:	4403      	add	r3, r0
 800e156:	2b08      	cmp	r3, #8
 800e158:	4404      	add	r4, r0
 800e15a:	dc11      	bgt.n	800e180 <_strtod_l+0x248>
 800e15c:	230a      	movs	r3, #10
 800e15e:	fb03 2909 	mla	r9, r3, r9, r2
 800e162:	2100      	movs	r1, #0
 800e164:	e013      	b.n	800e18e <_strtod_l+0x256>
 800e166:	4628      	mov	r0, r5
 800e168:	e7dc      	b.n	800e124 <_strtod_l+0x1ec>
 800e16a:	2908      	cmp	r1, #8
 800e16c:	f101 0101 	add.w	r1, r1, #1
 800e170:	dc02      	bgt.n	800e178 <_strtod_l+0x240>
 800e172:	fb04 f909 	mul.w	r9, r4, r9
 800e176:	e7ea      	b.n	800e14e <_strtod_l+0x216>
 800e178:	2910      	cmp	r1, #16
 800e17a:	bfd8      	it	le
 800e17c:	4366      	mulle	r6, r4
 800e17e:	e7e6      	b.n	800e14e <_strtod_l+0x216>
 800e180:	2b0f      	cmp	r3, #15
 800e182:	dcee      	bgt.n	800e162 <_strtod_l+0x22a>
 800e184:	230a      	movs	r3, #10
 800e186:	fb03 2606 	mla	r6, r3, r6, r2
 800e18a:	e7ea      	b.n	800e162 <_strtod_l+0x22a>
 800e18c:	461c      	mov	r4, r3
 800e18e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800e190:	1c5a      	adds	r2, r3, #1
 800e192:	9211      	str	r2, [sp, #68]	@ 0x44
 800e194:	785a      	ldrb	r2, [r3, #1]
 800e196:	4608      	mov	r0, r1
 800e198:	4623      	mov	r3, r4
 800e19a:	e7b7      	b.n	800e10c <_strtod_l+0x1d4>
 800e19c:	2301      	movs	r3, #1
 800e19e:	2700      	movs	r7, #0
 800e1a0:	9306      	str	r3, [sp, #24]
 800e1a2:	e786      	b.n	800e0b2 <_strtod_l+0x17a>
 800e1a4:	f04f 0e00 	mov.w	lr, #0
 800e1a8:	f108 0202 	add.w	r2, r8, #2
 800e1ac:	9211      	str	r2, [sp, #68]	@ 0x44
 800e1ae:	f898 2002 	ldrb.w	r2, [r8, #2]
 800e1b2:	e78f      	b.n	800e0d4 <_strtod_l+0x19c>
 800e1b4:	f04f 0e01 	mov.w	lr, #1
 800e1b8:	e7f6      	b.n	800e1a8 <_strtod_l+0x270>
 800e1ba:	bf00      	nop
 800e1bc:	08012c68 	.word	0x08012c68
 800e1c0:	08012c50 	.word	0x08012c50
 800e1c4:	7ff00000 	.word	0x7ff00000
 800e1c8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800e1ca:	1c54      	adds	r4, r2, #1
 800e1cc:	9411      	str	r4, [sp, #68]	@ 0x44
 800e1ce:	7852      	ldrb	r2, [r2, #1]
 800e1d0:	2a30      	cmp	r2, #48	@ 0x30
 800e1d2:	d0f9      	beq.n	800e1c8 <_strtod_l+0x290>
 800e1d4:	f1a2 0431 	sub.w	r4, r2, #49	@ 0x31
 800e1d8:	2c08      	cmp	r4, #8
 800e1da:	d881      	bhi.n	800e0e0 <_strtod_l+0x1a8>
 800e1dc:	f1a2 0c30 	sub.w	ip, r2, #48	@ 0x30
 800e1e0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800e1e2:	9209      	str	r2, [sp, #36]	@ 0x24
 800e1e4:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800e1e6:	1c51      	adds	r1, r2, #1
 800e1e8:	9111      	str	r1, [sp, #68]	@ 0x44
 800e1ea:	7852      	ldrb	r2, [r2, #1]
 800e1ec:	f1a2 0430 	sub.w	r4, r2, #48	@ 0x30
 800e1f0:	2c09      	cmp	r4, #9
 800e1f2:	d938      	bls.n	800e266 <_strtod_l+0x32e>
 800e1f4:	9c09      	ldr	r4, [sp, #36]	@ 0x24
 800e1f6:	1b0c      	subs	r4, r1, r4
 800e1f8:	2c08      	cmp	r4, #8
 800e1fa:	f644 641f 	movw	r4, #19999	@ 0x4e1f
 800e1fe:	dc02      	bgt.n	800e206 <_strtod_l+0x2ce>
 800e200:	4564      	cmp	r4, ip
 800e202:	bfa8      	it	ge
 800e204:	4664      	movge	r4, ip
 800e206:	f1be 0f00 	cmp.w	lr, #0
 800e20a:	d000      	beq.n	800e20e <_strtod_l+0x2d6>
 800e20c:	4264      	negs	r4, r4
 800e20e:	2b00      	cmp	r3, #0
 800e210:	d14e      	bne.n	800e2b0 <_strtod_l+0x378>
 800e212:	9b07      	ldr	r3, [sp, #28]
 800e214:	4318      	orrs	r0, r3
 800e216:	f47f aeca 	bne.w	800dfae <_strtod_l+0x76>
 800e21a:	9b06      	ldr	r3, [sp, #24]
 800e21c:	2b00      	cmp	r3, #0
 800e21e:	f47f aee2 	bne.w	800dfe6 <_strtod_l+0xae>
 800e222:	2a69      	cmp	r2, #105	@ 0x69
 800e224:	d027      	beq.n	800e276 <_strtod_l+0x33e>
 800e226:	dc24      	bgt.n	800e272 <_strtod_l+0x33a>
 800e228:	2a49      	cmp	r2, #73	@ 0x49
 800e22a:	d024      	beq.n	800e276 <_strtod_l+0x33e>
 800e22c:	2a4e      	cmp	r2, #78	@ 0x4e
 800e22e:	f47f aeda 	bne.w	800dfe6 <_strtod_l+0xae>
 800e232:	4997      	ldr	r1, [pc, #604]	@ (800e490 <_strtod_l+0x558>)
 800e234:	a811      	add	r0, sp, #68	@ 0x44
 800e236:	f002 fd31 	bl	8010c9c <__match>
 800e23a:	2800      	cmp	r0, #0
 800e23c:	f43f aed3 	beq.w	800dfe6 <_strtod_l+0xae>
 800e240:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800e242:	781b      	ldrb	r3, [r3, #0]
 800e244:	2b28      	cmp	r3, #40	@ 0x28
 800e246:	d12d      	bne.n	800e2a4 <_strtod_l+0x36c>
 800e248:	4992      	ldr	r1, [pc, #584]	@ (800e494 <_strtod_l+0x55c>)
 800e24a:	aa14      	add	r2, sp, #80	@ 0x50
 800e24c:	a811      	add	r0, sp, #68	@ 0x44
 800e24e:	f002 fd39 	bl	8010cc4 <__hexnan>
 800e252:	2805      	cmp	r0, #5
 800e254:	d126      	bne.n	800e2a4 <_strtod_l+0x36c>
 800e256:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800e258:	f8dd a050 	ldr.w	sl, [sp, #80]	@ 0x50
 800e25c:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800e260:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800e264:	e6a3      	b.n	800dfae <_strtod_l+0x76>
 800e266:	240a      	movs	r4, #10
 800e268:	fb04 2c0c 	mla	ip, r4, ip, r2
 800e26c:	f1ac 0c30 	sub.w	ip, ip, #48	@ 0x30
 800e270:	e7b8      	b.n	800e1e4 <_strtod_l+0x2ac>
 800e272:	2a6e      	cmp	r2, #110	@ 0x6e
 800e274:	e7db      	b.n	800e22e <_strtod_l+0x2f6>
 800e276:	4988      	ldr	r1, [pc, #544]	@ (800e498 <_strtod_l+0x560>)
 800e278:	a811      	add	r0, sp, #68	@ 0x44
 800e27a:	f002 fd0f 	bl	8010c9c <__match>
 800e27e:	2800      	cmp	r0, #0
 800e280:	f43f aeb1 	beq.w	800dfe6 <_strtod_l+0xae>
 800e284:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800e286:	4985      	ldr	r1, [pc, #532]	@ (800e49c <_strtod_l+0x564>)
 800e288:	3b01      	subs	r3, #1
 800e28a:	a811      	add	r0, sp, #68	@ 0x44
 800e28c:	9311      	str	r3, [sp, #68]	@ 0x44
 800e28e:	f002 fd05 	bl	8010c9c <__match>
 800e292:	b910      	cbnz	r0, 800e29a <_strtod_l+0x362>
 800e294:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800e296:	3301      	adds	r3, #1
 800e298:	9311      	str	r3, [sp, #68]	@ 0x44
 800e29a:	f8df b214 	ldr.w	fp, [pc, #532]	@ 800e4b0 <_strtod_l+0x578>
 800e29e:	f04f 0a00 	mov.w	sl, #0
 800e2a2:	e684      	b.n	800dfae <_strtod_l+0x76>
 800e2a4:	487e      	ldr	r0, [pc, #504]	@ (800e4a0 <_strtod_l+0x568>)
 800e2a6:	f001 fc37 	bl	800fb18 <nan>
 800e2aa:	ec5b ab10 	vmov	sl, fp, d0
 800e2ae:	e67e      	b.n	800dfae <_strtod_l+0x76>
 800e2b0:	ee07 9a90 	vmov	s15, r9
 800e2b4:	1be2      	subs	r2, r4, r7
 800e2b6:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800e2ba:	2d00      	cmp	r5, #0
 800e2bc:	bf08      	it	eq
 800e2be:	461d      	moveq	r5, r3
 800e2c0:	2b10      	cmp	r3, #16
 800e2c2:	9209      	str	r2, [sp, #36]	@ 0x24
 800e2c4:	461a      	mov	r2, r3
 800e2c6:	bfa8      	it	ge
 800e2c8:	2210      	movge	r2, #16
 800e2ca:	2b09      	cmp	r3, #9
 800e2cc:	ec5b ab17 	vmov	sl, fp, d7
 800e2d0:	dc15      	bgt.n	800e2fe <_strtod_l+0x3c6>
 800e2d2:	1be1      	subs	r1, r4, r7
 800e2d4:	2900      	cmp	r1, #0
 800e2d6:	f43f ae6a 	beq.w	800dfae <_strtod_l+0x76>
 800e2da:	eba4 0107 	sub.w	r1, r4, r7
 800e2de:	dd72      	ble.n	800e3c6 <_strtod_l+0x48e>
 800e2e0:	2916      	cmp	r1, #22
 800e2e2:	dc59      	bgt.n	800e398 <_strtod_l+0x460>
 800e2e4:	4b6f      	ldr	r3, [pc, #444]	@ (800e4a4 <_strtod_l+0x56c>)
 800e2e6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e2e8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e2ec:	ed93 7b00 	vldr	d7, [r3]
 800e2f0:	ec4b ab16 	vmov	d6, sl, fp
 800e2f4:	ee27 7b06 	vmul.f64	d7, d7, d6
 800e2f8:	ec5b ab17 	vmov	sl, fp, d7
 800e2fc:	e657      	b.n	800dfae <_strtod_l+0x76>
 800e2fe:	4969      	ldr	r1, [pc, #420]	@ (800e4a4 <_strtod_l+0x56c>)
 800e300:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 800e304:	ed11 5b12 	vldr	d5, [r1, #-72]	@ 0xffffffb8
 800e308:	ee06 6a90 	vmov	s13, r6
 800e30c:	2b0f      	cmp	r3, #15
 800e30e:	eeb8 6b66 	vcvt.f64.u32	d6, s13
 800e312:	eea7 6b05 	vfma.f64	d6, d7, d5
 800e316:	ec5b ab16 	vmov	sl, fp, d6
 800e31a:	ddda      	ble.n	800e2d2 <_strtod_l+0x39a>
 800e31c:	1a9a      	subs	r2, r3, r2
 800e31e:	1be1      	subs	r1, r4, r7
 800e320:	440a      	add	r2, r1
 800e322:	2a00      	cmp	r2, #0
 800e324:	f340 8094 	ble.w	800e450 <_strtod_l+0x518>
 800e328:	f012 000f 	ands.w	r0, r2, #15
 800e32c:	d00a      	beq.n	800e344 <_strtod_l+0x40c>
 800e32e:	495d      	ldr	r1, [pc, #372]	@ (800e4a4 <_strtod_l+0x56c>)
 800e330:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 800e334:	ed91 7b00 	vldr	d7, [r1]
 800e338:	ec4b ab16 	vmov	d6, sl, fp
 800e33c:	ee27 7b06 	vmul.f64	d7, d7, d6
 800e340:	ec5b ab17 	vmov	sl, fp, d7
 800e344:	f032 020f 	bics.w	r2, r2, #15
 800e348:	d073      	beq.n	800e432 <_strtod_l+0x4fa>
 800e34a:	f5b2 7f9a 	cmp.w	r2, #308	@ 0x134
 800e34e:	dd47      	ble.n	800e3e0 <_strtod_l+0x4a8>
 800e350:	2400      	movs	r4, #0
 800e352:	4625      	mov	r5, r4
 800e354:	9407      	str	r4, [sp, #28]
 800e356:	4626      	mov	r6, r4
 800e358:	9a05      	ldr	r2, [sp, #20]
 800e35a:	f8df b154 	ldr.w	fp, [pc, #340]	@ 800e4b0 <_strtod_l+0x578>
 800e35e:	2322      	movs	r3, #34	@ 0x22
 800e360:	6013      	str	r3, [r2, #0]
 800e362:	f04f 0a00 	mov.w	sl, #0
 800e366:	9b07      	ldr	r3, [sp, #28]
 800e368:	2b00      	cmp	r3, #0
 800e36a:	f43f ae20 	beq.w	800dfae <_strtod_l+0x76>
 800e36e:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800e370:	9805      	ldr	r0, [sp, #20]
 800e372:	f002 fd95 	bl	8010ea0 <_Bfree>
 800e376:	9805      	ldr	r0, [sp, #20]
 800e378:	4631      	mov	r1, r6
 800e37a:	f002 fd91 	bl	8010ea0 <_Bfree>
 800e37e:	9805      	ldr	r0, [sp, #20]
 800e380:	4629      	mov	r1, r5
 800e382:	f002 fd8d 	bl	8010ea0 <_Bfree>
 800e386:	9907      	ldr	r1, [sp, #28]
 800e388:	9805      	ldr	r0, [sp, #20]
 800e38a:	f002 fd89 	bl	8010ea0 <_Bfree>
 800e38e:	9805      	ldr	r0, [sp, #20]
 800e390:	4621      	mov	r1, r4
 800e392:	f002 fd85 	bl	8010ea0 <_Bfree>
 800e396:	e60a      	b.n	800dfae <_strtod_l+0x76>
 800e398:	f1c3 0125 	rsb	r1, r3, #37	@ 0x25
 800e39c:	1be0      	subs	r0, r4, r7
 800e39e:	4281      	cmp	r1, r0
 800e3a0:	dbbc      	blt.n	800e31c <_strtod_l+0x3e4>
 800e3a2:	4a40      	ldr	r2, [pc, #256]	@ (800e4a4 <_strtod_l+0x56c>)
 800e3a4:	f1c3 030f 	rsb	r3, r3, #15
 800e3a8:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 800e3ac:	ed91 7b00 	vldr	d7, [r1]
 800e3b0:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800e3b2:	ec4b ab16 	vmov	d6, sl, fp
 800e3b6:	1acb      	subs	r3, r1, r3
 800e3b8:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 800e3bc:	ee27 7b06 	vmul.f64	d7, d7, d6
 800e3c0:	ed92 6b00 	vldr	d6, [r2]
 800e3c4:	e796      	b.n	800e2f4 <_strtod_l+0x3bc>
 800e3c6:	3116      	adds	r1, #22
 800e3c8:	dba8      	blt.n	800e31c <_strtod_l+0x3e4>
 800e3ca:	4b36      	ldr	r3, [pc, #216]	@ (800e4a4 <_strtod_l+0x56c>)
 800e3cc:	1b3c      	subs	r4, r7, r4
 800e3ce:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 800e3d2:	ed94 7b00 	vldr	d7, [r4]
 800e3d6:	ec4b ab16 	vmov	d6, sl, fp
 800e3da:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800e3de:	e78b      	b.n	800e2f8 <_strtod_l+0x3c0>
 800e3e0:	2000      	movs	r0, #0
 800e3e2:	ec4b ab17 	vmov	d7, sl, fp
 800e3e6:	4e30      	ldr	r6, [pc, #192]	@ (800e4a8 <_strtod_l+0x570>)
 800e3e8:	1112      	asrs	r2, r2, #4
 800e3ea:	4601      	mov	r1, r0
 800e3ec:	2a01      	cmp	r2, #1
 800e3ee:	dc23      	bgt.n	800e438 <_strtod_l+0x500>
 800e3f0:	b108      	cbz	r0, 800e3f6 <_strtod_l+0x4be>
 800e3f2:	ec5b ab17 	vmov	sl, fp, d7
 800e3f6:	4a2c      	ldr	r2, [pc, #176]	@ (800e4a8 <_strtod_l+0x570>)
 800e3f8:	482c      	ldr	r0, [pc, #176]	@ (800e4ac <_strtod_l+0x574>)
 800e3fa:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800e3fe:	ed92 7b00 	vldr	d7, [r2]
 800e402:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800e406:	ec4b ab16 	vmov	d6, sl, fp
 800e40a:	4a29      	ldr	r2, [pc, #164]	@ (800e4b0 <_strtod_l+0x578>)
 800e40c:	ee27 7b06 	vmul.f64	d7, d7, d6
 800e410:	ee17 1a90 	vmov	r1, s15
 800e414:	400a      	ands	r2, r1
 800e416:	4282      	cmp	r2, r0
 800e418:	ec5b ab17 	vmov	sl, fp, d7
 800e41c:	d898      	bhi.n	800e350 <_strtod_l+0x418>
 800e41e:	f5a0 1080 	sub.w	r0, r0, #1048576	@ 0x100000
 800e422:	4282      	cmp	r2, r0
 800e424:	bf86      	itte	hi
 800e426:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 800e4b4 <_strtod_l+0x57c>
 800e42a:	f04f 3aff 	movhi.w	sl, #4294967295
 800e42e:	f101 7b54 	addls.w	fp, r1, #55574528	@ 0x3500000
 800e432:	2200      	movs	r2, #0
 800e434:	9206      	str	r2, [sp, #24]
 800e436:	e076      	b.n	800e526 <_strtod_l+0x5ee>
 800e438:	f012 0f01 	tst.w	r2, #1
 800e43c:	d004      	beq.n	800e448 <_strtod_l+0x510>
 800e43e:	ed96 6b00 	vldr	d6, [r6]
 800e442:	2001      	movs	r0, #1
 800e444:	ee27 7b06 	vmul.f64	d7, d7, d6
 800e448:	3101      	adds	r1, #1
 800e44a:	1052      	asrs	r2, r2, #1
 800e44c:	3608      	adds	r6, #8
 800e44e:	e7cd      	b.n	800e3ec <_strtod_l+0x4b4>
 800e450:	d0ef      	beq.n	800e432 <_strtod_l+0x4fa>
 800e452:	4252      	negs	r2, r2
 800e454:	f012 000f 	ands.w	r0, r2, #15
 800e458:	d00a      	beq.n	800e470 <_strtod_l+0x538>
 800e45a:	4912      	ldr	r1, [pc, #72]	@ (800e4a4 <_strtod_l+0x56c>)
 800e45c:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 800e460:	ed91 7b00 	vldr	d7, [r1]
 800e464:	ec4b ab16 	vmov	d6, sl, fp
 800e468:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800e46c:	ec5b ab17 	vmov	sl, fp, d7
 800e470:	1112      	asrs	r2, r2, #4
 800e472:	d0de      	beq.n	800e432 <_strtod_l+0x4fa>
 800e474:	2a1f      	cmp	r2, #31
 800e476:	dd1f      	ble.n	800e4b8 <_strtod_l+0x580>
 800e478:	2400      	movs	r4, #0
 800e47a:	4625      	mov	r5, r4
 800e47c:	9407      	str	r4, [sp, #28]
 800e47e:	4626      	mov	r6, r4
 800e480:	9a05      	ldr	r2, [sp, #20]
 800e482:	2322      	movs	r3, #34	@ 0x22
 800e484:	f04f 0a00 	mov.w	sl, #0
 800e488:	f04f 0b00 	mov.w	fp, #0
 800e48c:	6013      	str	r3, [r2, #0]
 800e48e:	e76a      	b.n	800e366 <_strtod_l+0x42e>
 800e490:	08012cb5 	.word	0x08012cb5
 800e494:	08012c54 	.word	0x08012c54
 800e498:	08012cad 	.word	0x08012cad
 800e49c:	08012cea 	.word	0x08012cea
 800e4a0:	08013098 	.word	0x08013098
 800e4a4:	08012e68 	.word	0x08012e68
 800e4a8:	08012e40 	.word	0x08012e40
 800e4ac:	7ca00000 	.word	0x7ca00000
 800e4b0:	7ff00000 	.word	0x7ff00000
 800e4b4:	7fefffff 	.word	0x7fefffff
 800e4b8:	f012 0110 	ands.w	r1, r2, #16
 800e4bc:	bf18      	it	ne
 800e4be:	216a      	movne	r1, #106	@ 0x6a
 800e4c0:	9106      	str	r1, [sp, #24]
 800e4c2:	ec4b ab17 	vmov	d7, sl, fp
 800e4c6:	49b0      	ldr	r1, [pc, #704]	@ (800e788 <_strtod_l+0x850>)
 800e4c8:	2000      	movs	r0, #0
 800e4ca:	07d6      	lsls	r6, r2, #31
 800e4cc:	d504      	bpl.n	800e4d8 <_strtod_l+0x5a0>
 800e4ce:	ed91 6b00 	vldr	d6, [r1]
 800e4d2:	2001      	movs	r0, #1
 800e4d4:	ee27 7b06 	vmul.f64	d7, d7, d6
 800e4d8:	1052      	asrs	r2, r2, #1
 800e4da:	f101 0108 	add.w	r1, r1, #8
 800e4de:	d1f4      	bne.n	800e4ca <_strtod_l+0x592>
 800e4e0:	b108      	cbz	r0, 800e4e6 <_strtod_l+0x5ae>
 800e4e2:	ec5b ab17 	vmov	sl, fp, d7
 800e4e6:	9a06      	ldr	r2, [sp, #24]
 800e4e8:	b1b2      	cbz	r2, 800e518 <_strtod_l+0x5e0>
 800e4ea:	f3cb 510a 	ubfx	r1, fp, #20, #11
 800e4ee:	f1c1 026b 	rsb	r2, r1, #107	@ 0x6b
 800e4f2:	2a00      	cmp	r2, #0
 800e4f4:	4658      	mov	r0, fp
 800e4f6:	dd0f      	ble.n	800e518 <_strtod_l+0x5e0>
 800e4f8:	2a1f      	cmp	r2, #31
 800e4fa:	dd55      	ble.n	800e5a8 <_strtod_l+0x670>
 800e4fc:	2a34      	cmp	r2, #52	@ 0x34
 800e4fe:	bfde      	ittt	le
 800e500:	f04f 32ff 	movle.w	r2, #4294967295
 800e504:	f1c1 014b 	rsble	r1, r1, #75	@ 0x4b
 800e508:	408a      	lslle	r2, r1
 800e50a:	f04f 0a00 	mov.w	sl, #0
 800e50e:	bfcc      	ite	gt
 800e510:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800e514:	ea02 0b00 	andle.w	fp, r2, r0
 800e518:	ec4b ab17 	vmov	d7, sl, fp
 800e51c:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800e520:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e524:	d0a8      	beq.n	800e478 <_strtod_l+0x540>
 800e526:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800e528:	9805      	ldr	r0, [sp, #20]
 800e52a:	f8cd 9000 	str.w	r9, [sp]
 800e52e:	462a      	mov	r2, r5
 800e530:	f002 fd1e 	bl	8010f70 <__s2b>
 800e534:	9007      	str	r0, [sp, #28]
 800e536:	2800      	cmp	r0, #0
 800e538:	f43f af0a 	beq.w	800e350 <_strtod_l+0x418>
 800e53c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e53e:	1b3f      	subs	r7, r7, r4
 800e540:	2b00      	cmp	r3, #0
 800e542:	bfb4      	ite	lt
 800e544:	463b      	movlt	r3, r7
 800e546:	2300      	movge	r3, #0
 800e548:	930a      	str	r3, [sp, #40]	@ 0x28
 800e54a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e54c:	ed9f bb8a 	vldr	d11, [pc, #552]	@ 800e778 <_strtod_l+0x840>
 800e550:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800e554:	2400      	movs	r4, #0
 800e556:	930d      	str	r3, [sp, #52]	@ 0x34
 800e558:	4625      	mov	r5, r4
 800e55a:	9b07      	ldr	r3, [sp, #28]
 800e55c:	9805      	ldr	r0, [sp, #20]
 800e55e:	6859      	ldr	r1, [r3, #4]
 800e560:	f002 fc5e 	bl	8010e20 <_Balloc>
 800e564:	4606      	mov	r6, r0
 800e566:	2800      	cmp	r0, #0
 800e568:	f43f aef6 	beq.w	800e358 <_strtod_l+0x420>
 800e56c:	9b07      	ldr	r3, [sp, #28]
 800e56e:	691a      	ldr	r2, [r3, #16]
 800e570:	ec4b ab19 	vmov	d9, sl, fp
 800e574:	3202      	adds	r2, #2
 800e576:	f103 010c 	add.w	r1, r3, #12
 800e57a:	0092      	lsls	r2, r2, #2
 800e57c:	300c      	adds	r0, #12
 800e57e:	f001 faba 	bl	800faf6 <memcpy>
 800e582:	eeb0 0b49 	vmov.f64	d0, d9
 800e586:	9805      	ldr	r0, [sp, #20]
 800e588:	aa14      	add	r2, sp, #80	@ 0x50
 800e58a:	a913      	add	r1, sp, #76	@ 0x4c
 800e58c:	f003 f82c 	bl	80115e8 <__d2b>
 800e590:	9012      	str	r0, [sp, #72]	@ 0x48
 800e592:	2800      	cmp	r0, #0
 800e594:	f43f aee0 	beq.w	800e358 <_strtod_l+0x420>
 800e598:	9805      	ldr	r0, [sp, #20]
 800e59a:	2101      	movs	r1, #1
 800e59c:	f002 fd7e 	bl	801109c <__i2b>
 800e5a0:	4605      	mov	r5, r0
 800e5a2:	b940      	cbnz	r0, 800e5b6 <_strtod_l+0x67e>
 800e5a4:	2500      	movs	r5, #0
 800e5a6:	e6d7      	b.n	800e358 <_strtod_l+0x420>
 800e5a8:	f04f 31ff 	mov.w	r1, #4294967295
 800e5ac:	fa01 f202 	lsl.w	r2, r1, r2
 800e5b0:	ea02 0a0a 	and.w	sl, r2, sl
 800e5b4:	e7b0      	b.n	800e518 <_strtod_l+0x5e0>
 800e5b6:	9f13      	ldr	r7, [sp, #76]	@ 0x4c
 800e5b8:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800e5ba:	2f00      	cmp	r7, #0
 800e5bc:	bfab      	itete	ge
 800e5be:	9b0a      	ldrge	r3, [sp, #40]	@ 0x28
 800e5c0:	9b0d      	ldrlt	r3, [sp, #52]	@ 0x34
 800e5c2:	f8dd 8034 	ldrge.w	r8, [sp, #52]	@ 0x34
 800e5c6:	f8dd 9028 	ldrlt.w	r9, [sp, #40]	@ 0x28
 800e5ca:	bfac      	ite	ge
 800e5cc:	eb07 0903 	addge.w	r9, r7, r3
 800e5d0:	eba3 0807 	sublt.w	r8, r3, r7
 800e5d4:	9b06      	ldr	r3, [sp, #24]
 800e5d6:	1aff      	subs	r7, r7, r3
 800e5d8:	4417      	add	r7, r2
 800e5da:	f1c2 0336 	rsb	r3, r2, #54	@ 0x36
 800e5de:	4a6b      	ldr	r2, [pc, #428]	@ (800e78c <_strtod_l+0x854>)
 800e5e0:	3f01      	subs	r7, #1
 800e5e2:	4297      	cmp	r7, r2
 800e5e4:	da51      	bge.n	800e68a <_strtod_l+0x752>
 800e5e6:	1bd1      	subs	r1, r2, r7
 800e5e8:	291f      	cmp	r1, #31
 800e5ea:	eba3 0301 	sub.w	r3, r3, r1
 800e5ee:	f04f 0201 	mov.w	r2, #1
 800e5f2:	dc3e      	bgt.n	800e672 <_strtod_l+0x73a>
 800e5f4:	408a      	lsls	r2, r1
 800e5f6:	920c      	str	r2, [sp, #48]	@ 0x30
 800e5f8:	2200      	movs	r2, #0
 800e5fa:	920b      	str	r2, [sp, #44]	@ 0x2c
 800e5fc:	eb09 0703 	add.w	r7, r9, r3
 800e600:	4498      	add	r8, r3
 800e602:	9b06      	ldr	r3, [sp, #24]
 800e604:	45b9      	cmp	r9, r7
 800e606:	4498      	add	r8, r3
 800e608:	464b      	mov	r3, r9
 800e60a:	bfa8      	it	ge
 800e60c:	463b      	movge	r3, r7
 800e60e:	4543      	cmp	r3, r8
 800e610:	bfa8      	it	ge
 800e612:	4643      	movge	r3, r8
 800e614:	2b00      	cmp	r3, #0
 800e616:	bfc2      	ittt	gt
 800e618:	1aff      	subgt	r7, r7, r3
 800e61a:	eba8 0803 	subgt.w	r8, r8, r3
 800e61e:	eba9 0903 	subgt.w	r9, r9, r3
 800e622:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e624:	2b00      	cmp	r3, #0
 800e626:	dd16      	ble.n	800e656 <_strtod_l+0x71e>
 800e628:	4629      	mov	r1, r5
 800e62a:	9805      	ldr	r0, [sp, #20]
 800e62c:	461a      	mov	r2, r3
 800e62e:	f002 fdf5 	bl	801121c <__pow5mult>
 800e632:	4605      	mov	r5, r0
 800e634:	2800      	cmp	r0, #0
 800e636:	d0b5      	beq.n	800e5a4 <_strtod_l+0x66c>
 800e638:	4601      	mov	r1, r0
 800e63a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800e63c:	9805      	ldr	r0, [sp, #20]
 800e63e:	f002 fd43 	bl	80110c8 <__multiply>
 800e642:	900f      	str	r0, [sp, #60]	@ 0x3c
 800e644:	2800      	cmp	r0, #0
 800e646:	f43f ae87 	beq.w	800e358 <_strtod_l+0x420>
 800e64a:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800e64c:	9805      	ldr	r0, [sp, #20]
 800e64e:	f002 fc27 	bl	8010ea0 <_Bfree>
 800e652:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e654:	9312      	str	r3, [sp, #72]	@ 0x48
 800e656:	2f00      	cmp	r7, #0
 800e658:	dc1b      	bgt.n	800e692 <_strtod_l+0x75a>
 800e65a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e65c:	2b00      	cmp	r3, #0
 800e65e:	dd21      	ble.n	800e6a4 <_strtod_l+0x76c>
 800e660:	4631      	mov	r1, r6
 800e662:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800e664:	9805      	ldr	r0, [sp, #20]
 800e666:	f002 fdd9 	bl	801121c <__pow5mult>
 800e66a:	4606      	mov	r6, r0
 800e66c:	b9d0      	cbnz	r0, 800e6a4 <_strtod_l+0x76c>
 800e66e:	2600      	movs	r6, #0
 800e670:	e672      	b.n	800e358 <_strtod_l+0x420>
 800e672:	f1c7 477f 	rsb	r7, r7, #4278190080	@ 0xff000000
 800e676:	f507 077f 	add.w	r7, r7, #16711680	@ 0xff0000
 800e67a:	f507 477b 	add.w	r7, r7, #64256	@ 0xfb00
 800e67e:	37e2      	adds	r7, #226	@ 0xe2
 800e680:	fa02 f107 	lsl.w	r1, r2, r7
 800e684:	910b      	str	r1, [sp, #44]	@ 0x2c
 800e686:	920c      	str	r2, [sp, #48]	@ 0x30
 800e688:	e7b8      	b.n	800e5fc <_strtod_l+0x6c4>
 800e68a:	2200      	movs	r2, #0
 800e68c:	920b      	str	r2, [sp, #44]	@ 0x2c
 800e68e:	2201      	movs	r2, #1
 800e690:	e7f9      	b.n	800e686 <_strtod_l+0x74e>
 800e692:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800e694:	9805      	ldr	r0, [sp, #20]
 800e696:	463a      	mov	r2, r7
 800e698:	f002 fe1a 	bl	80112d0 <__lshift>
 800e69c:	9012      	str	r0, [sp, #72]	@ 0x48
 800e69e:	2800      	cmp	r0, #0
 800e6a0:	d1db      	bne.n	800e65a <_strtod_l+0x722>
 800e6a2:	e659      	b.n	800e358 <_strtod_l+0x420>
 800e6a4:	f1b8 0f00 	cmp.w	r8, #0
 800e6a8:	dd07      	ble.n	800e6ba <_strtod_l+0x782>
 800e6aa:	4631      	mov	r1, r6
 800e6ac:	9805      	ldr	r0, [sp, #20]
 800e6ae:	4642      	mov	r2, r8
 800e6b0:	f002 fe0e 	bl	80112d0 <__lshift>
 800e6b4:	4606      	mov	r6, r0
 800e6b6:	2800      	cmp	r0, #0
 800e6b8:	d0d9      	beq.n	800e66e <_strtod_l+0x736>
 800e6ba:	f1b9 0f00 	cmp.w	r9, #0
 800e6be:	dd08      	ble.n	800e6d2 <_strtod_l+0x79a>
 800e6c0:	4629      	mov	r1, r5
 800e6c2:	9805      	ldr	r0, [sp, #20]
 800e6c4:	464a      	mov	r2, r9
 800e6c6:	f002 fe03 	bl	80112d0 <__lshift>
 800e6ca:	4605      	mov	r5, r0
 800e6cc:	2800      	cmp	r0, #0
 800e6ce:	f43f ae43 	beq.w	800e358 <_strtod_l+0x420>
 800e6d2:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800e6d4:	9805      	ldr	r0, [sp, #20]
 800e6d6:	4632      	mov	r2, r6
 800e6d8:	f002 fe82 	bl	80113e0 <__mdiff>
 800e6dc:	4604      	mov	r4, r0
 800e6de:	2800      	cmp	r0, #0
 800e6e0:	f43f ae3a 	beq.w	800e358 <_strtod_l+0x420>
 800e6e4:	2300      	movs	r3, #0
 800e6e6:	f8d0 800c 	ldr.w	r8, [r0, #12]
 800e6ea:	60c3      	str	r3, [r0, #12]
 800e6ec:	4629      	mov	r1, r5
 800e6ee:	f002 fe5b 	bl	80113a8 <__mcmp>
 800e6f2:	2800      	cmp	r0, #0
 800e6f4:	da4e      	bge.n	800e794 <_strtod_l+0x85c>
 800e6f6:	ea58 080a 	orrs.w	r8, r8, sl
 800e6fa:	d174      	bne.n	800e7e6 <_strtod_l+0x8ae>
 800e6fc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800e700:	2b00      	cmp	r3, #0
 800e702:	d170      	bne.n	800e7e6 <_strtod_l+0x8ae>
 800e704:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800e708:	0d1b      	lsrs	r3, r3, #20
 800e70a:	051b      	lsls	r3, r3, #20
 800e70c:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800e710:	d969      	bls.n	800e7e6 <_strtod_l+0x8ae>
 800e712:	6963      	ldr	r3, [r4, #20]
 800e714:	b913      	cbnz	r3, 800e71c <_strtod_l+0x7e4>
 800e716:	6923      	ldr	r3, [r4, #16]
 800e718:	2b01      	cmp	r3, #1
 800e71a:	dd64      	ble.n	800e7e6 <_strtod_l+0x8ae>
 800e71c:	4621      	mov	r1, r4
 800e71e:	2201      	movs	r2, #1
 800e720:	9805      	ldr	r0, [sp, #20]
 800e722:	f002 fdd5 	bl	80112d0 <__lshift>
 800e726:	4629      	mov	r1, r5
 800e728:	4604      	mov	r4, r0
 800e72a:	f002 fe3d 	bl	80113a8 <__mcmp>
 800e72e:	2800      	cmp	r0, #0
 800e730:	dd59      	ble.n	800e7e6 <_strtod_l+0x8ae>
 800e732:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800e736:	9a06      	ldr	r2, [sp, #24]
 800e738:	0d1b      	lsrs	r3, r3, #20
 800e73a:	051b      	lsls	r3, r3, #20
 800e73c:	2a00      	cmp	r2, #0
 800e73e:	d070      	beq.n	800e822 <_strtod_l+0x8ea>
 800e740:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800e744:	d86d      	bhi.n	800e822 <_strtod_l+0x8ea>
 800e746:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800e74a:	f67f ae99 	bls.w	800e480 <_strtod_l+0x548>
 800e74e:	ed9f 7b0c 	vldr	d7, [pc, #48]	@ 800e780 <_strtod_l+0x848>
 800e752:	ec4b ab16 	vmov	d6, sl, fp
 800e756:	4b0e      	ldr	r3, [pc, #56]	@ (800e790 <_strtod_l+0x858>)
 800e758:	ee26 7b07 	vmul.f64	d7, d6, d7
 800e75c:	ee17 2a90 	vmov	r2, s15
 800e760:	4013      	ands	r3, r2
 800e762:	ec5b ab17 	vmov	sl, fp, d7
 800e766:	2b00      	cmp	r3, #0
 800e768:	f47f ae01 	bne.w	800e36e <_strtod_l+0x436>
 800e76c:	9a05      	ldr	r2, [sp, #20]
 800e76e:	2322      	movs	r3, #34	@ 0x22
 800e770:	6013      	str	r3, [r2, #0]
 800e772:	e5fc      	b.n	800e36e <_strtod_l+0x436>
 800e774:	f3af 8000 	nop.w
 800e778:	ffc00000 	.word	0xffc00000
 800e77c:	41dfffff 	.word	0x41dfffff
 800e780:	00000000 	.word	0x00000000
 800e784:	39500000 	.word	0x39500000
 800e788:	08012c80 	.word	0x08012c80
 800e78c:	fffffc02 	.word	0xfffffc02
 800e790:	7ff00000 	.word	0x7ff00000
 800e794:	46d9      	mov	r9, fp
 800e796:	d15d      	bne.n	800e854 <_strtod_l+0x91c>
 800e798:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800e79c:	f1b8 0f00 	cmp.w	r8, #0
 800e7a0:	d02a      	beq.n	800e7f8 <_strtod_l+0x8c0>
 800e7a2:	4aab      	ldr	r2, [pc, #684]	@ (800ea50 <_strtod_l+0xb18>)
 800e7a4:	4293      	cmp	r3, r2
 800e7a6:	d12a      	bne.n	800e7fe <_strtod_l+0x8c6>
 800e7a8:	9b06      	ldr	r3, [sp, #24]
 800e7aa:	4652      	mov	r2, sl
 800e7ac:	b1fb      	cbz	r3, 800e7ee <_strtod_l+0x8b6>
 800e7ae:	4ba9      	ldr	r3, [pc, #676]	@ (800ea54 <_strtod_l+0xb1c>)
 800e7b0:	ea0b 0303 	and.w	r3, fp, r3
 800e7b4:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800e7b8:	f04f 31ff 	mov.w	r1, #4294967295
 800e7bc:	d81a      	bhi.n	800e7f4 <_strtod_l+0x8bc>
 800e7be:	0d1b      	lsrs	r3, r3, #20
 800e7c0:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800e7c4:	fa01 f303 	lsl.w	r3, r1, r3
 800e7c8:	429a      	cmp	r2, r3
 800e7ca:	d118      	bne.n	800e7fe <_strtod_l+0x8c6>
 800e7cc:	4ba2      	ldr	r3, [pc, #648]	@ (800ea58 <_strtod_l+0xb20>)
 800e7ce:	4599      	cmp	r9, r3
 800e7d0:	d102      	bne.n	800e7d8 <_strtod_l+0x8a0>
 800e7d2:	3201      	adds	r2, #1
 800e7d4:	f43f adc0 	beq.w	800e358 <_strtod_l+0x420>
 800e7d8:	4b9e      	ldr	r3, [pc, #632]	@ (800ea54 <_strtod_l+0xb1c>)
 800e7da:	ea09 0303 	and.w	r3, r9, r3
 800e7de:	f503 1b80 	add.w	fp, r3, #1048576	@ 0x100000
 800e7e2:	f04f 0a00 	mov.w	sl, #0
 800e7e6:	9b06      	ldr	r3, [sp, #24]
 800e7e8:	2b00      	cmp	r3, #0
 800e7ea:	d1b0      	bne.n	800e74e <_strtod_l+0x816>
 800e7ec:	e5bf      	b.n	800e36e <_strtod_l+0x436>
 800e7ee:	f04f 33ff 	mov.w	r3, #4294967295
 800e7f2:	e7e9      	b.n	800e7c8 <_strtod_l+0x890>
 800e7f4:	460b      	mov	r3, r1
 800e7f6:	e7e7      	b.n	800e7c8 <_strtod_l+0x890>
 800e7f8:	ea53 030a 	orrs.w	r3, r3, sl
 800e7fc:	d099      	beq.n	800e732 <_strtod_l+0x7fa>
 800e7fe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e800:	b1c3      	cbz	r3, 800e834 <_strtod_l+0x8fc>
 800e802:	ea13 0f09 	tst.w	r3, r9
 800e806:	d0ee      	beq.n	800e7e6 <_strtod_l+0x8ae>
 800e808:	9a06      	ldr	r2, [sp, #24]
 800e80a:	4650      	mov	r0, sl
 800e80c:	4659      	mov	r1, fp
 800e80e:	f1b8 0f00 	cmp.w	r8, #0
 800e812:	d013      	beq.n	800e83c <_strtod_l+0x904>
 800e814:	f7ff fb74 	bl	800df00 <sulp>
 800e818:	ee39 7b00 	vadd.f64	d7, d9, d0
 800e81c:	ec5b ab17 	vmov	sl, fp, d7
 800e820:	e7e1      	b.n	800e7e6 <_strtod_l+0x8ae>
 800e822:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800e826:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800e82a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800e82e:	f04f 3aff 	mov.w	sl, #4294967295
 800e832:	e7d8      	b.n	800e7e6 <_strtod_l+0x8ae>
 800e834:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800e836:	ea13 0f0a 	tst.w	r3, sl
 800e83a:	e7e4      	b.n	800e806 <_strtod_l+0x8ce>
 800e83c:	f7ff fb60 	bl	800df00 <sulp>
 800e840:	ee39 0b40 	vsub.f64	d0, d9, d0
 800e844:	eeb5 0b40 	vcmp.f64	d0, #0.0
 800e848:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e84c:	ec5b ab10 	vmov	sl, fp, d0
 800e850:	d1c9      	bne.n	800e7e6 <_strtod_l+0x8ae>
 800e852:	e615      	b.n	800e480 <_strtod_l+0x548>
 800e854:	4629      	mov	r1, r5
 800e856:	4620      	mov	r0, r4
 800e858:	f002 ff1e 	bl	8011698 <__ratio>
 800e85c:	eeb0 7b00 	vmov.f64	d7, #0	@ 0x40000000  2.0
 800e860:	eeb4 0bc7 	vcmpe.f64	d0, d7
 800e864:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e868:	d85d      	bhi.n	800e926 <_strtod_l+0x9ee>
 800e86a:	f1b8 0f00 	cmp.w	r8, #0
 800e86e:	d164      	bne.n	800e93a <_strtod_l+0xa02>
 800e870:	f1ba 0f00 	cmp.w	sl, #0
 800e874:	d14b      	bne.n	800e90e <_strtod_l+0x9d6>
 800e876:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800e87a:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 800e87e:	2b00      	cmp	r3, #0
 800e880:	d160      	bne.n	800e944 <_strtod_l+0xa0c>
 800e882:	eeb4 0bc8 	vcmpe.f64	d0, d8
 800e886:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 800e88a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e88e:	d401      	bmi.n	800e894 <_strtod_l+0x95c>
 800e890:	ee20 8b08 	vmul.f64	d8, d0, d8
 800e894:	eeb1 ab48 	vneg.f64	d10, d8
 800e898:	486e      	ldr	r0, [pc, #440]	@ (800ea54 <_strtod_l+0xb1c>)
 800e89a:	4970      	ldr	r1, [pc, #448]	@ (800ea5c <_strtod_l+0xb24>)
 800e89c:	ea09 0700 	and.w	r7, r9, r0
 800e8a0:	428f      	cmp	r7, r1
 800e8a2:	ec53 2b1a 	vmov	r2, r3, d10
 800e8a6:	d17d      	bne.n	800e9a4 <_strtod_l+0xa6c>
 800e8a8:	f1a9 7b54 	sub.w	fp, r9, #55574528	@ 0x3500000
 800e8ac:	ec4b ab1c 	vmov	d12, sl, fp
 800e8b0:	eeb0 0b4c 	vmov.f64	d0, d12
 800e8b4:	f002 fe28 	bl	8011508 <__ulp>
 800e8b8:	4866      	ldr	r0, [pc, #408]	@ (800ea54 <_strtod_l+0xb1c>)
 800e8ba:	eea0 cb0a 	vfma.f64	d12, d0, d10
 800e8be:	ee1c 3a90 	vmov	r3, s25
 800e8c2:	4a67      	ldr	r2, [pc, #412]	@ (800ea60 <_strtod_l+0xb28>)
 800e8c4:	ea03 0100 	and.w	r1, r3, r0
 800e8c8:	4291      	cmp	r1, r2
 800e8ca:	ec5b ab1c 	vmov	sl, fp, d12
 800e8ce:	d93c      	bls.n	800e94a <_strtod_l+0xa12>
 800e8d0:	ee19 2a90 	vmov	r2, s19
 800e8d4:	4b60      	ldr	r3, [pc, #384]	@ (800ea58 <_strtod_l+0xb20>)
 800e8d6:	429a      	cmp	r2, r3
 800e8d8:	d104      	bne.n	800e8e4 <_strtod_l+0x9ac>
 800e8da:	ee19 3a10 	vmov	r3, s18
 800e8de:	3301      	adds	r3, #1
 800e8e0:	f43f ad3a 	beq.w	800e358 <_strtod_l+0x420>
 800e8e4:	f8df b170 	ldr.w	fp, [pc, #368]	@ 800ea58 <_strtod_l+0xb20>
 800e8e8:	f04f 3aff 	mov.w	sl, #4294967295
 800e8ec:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800e8ee:	9805      	ldr	r0, [sp, #20]
 800e8f0:	f002 fad6 	bl	8010ea0 <_Bfree>
 800e8f4:	9805      	ldr	r0, [sp, #20]
 800e8f6:	4631      	mov	r1, r6
 800e8f8:	f002 fad2 	bl	8010ea0 <_Bfree>
 800e8fc:	9805      	ldr	r0, [sp, #20]
 800e8fe:	4629      	mov	r1, r5
 800e900:	f002 face 	bl	8010ea0 <_Bfree>
 800e904:	9805      	ldr	r0, [sp, #20]
 800e906:	4621      	mov	r1, r4
 800e908:	f002 faca 	bl	8010ea0 <_Bfree>
 800e90c:	e625      	b.n	800e55a <_strtod_l+0x622>
 800e90e:	f1ba 0f01 	cmp.w	sl, #1
 800e912:	d103      	bne.n	800e91c <_strtod_l+0x9e4>
 800e914:	f1bb 0f00 	cmp.w	fp, #0
 800e918:	f43f adb2 	beq.w	800e480 <_strtod_l+0x548>
 800e91c:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 800e920:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 800e924:	e7b8      	b.n	800e898 <_strtod_l+0x960>
 800e926:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 800e92a:	ee20 8b08 	vmul.f64	d8, d0, d8
 800e92e:	f1b8 0f00 	cmp.w	r8, #0
 800e932:	d0af      	beq.n	800e894 <_strtod_l+0x95c>
 800e934:	eeb0 ab48 	vmov.f64	d10, d8
 800e938:	e7ae      	b.n	800e898 <_strtod_l+0x960>
 800e93a:	eeb7 ab00 	vmov.f64	d10, #112	@ 0x3f800000  1.0
 800e93e:	eeb0 8b4a 	vmov.f64	d8, d10
 800e942:	e7a9      	b.n	800e898 <_strtod_l+0x960>
 800e944:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 800e948:	e7a6      	b.n	800e898 <_strtod_l+0x960>
 800e94a:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800e94e:	9b06      	ldr	r3, [sp, #24]
 800e950:	46d9      	mov	r9, fp
 800e952:	2b00      	cmp	r3, #0
 800e954:	d1ca      	bne.n	800e8ec <_strtod_l+0x9b4>
 800e956:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800e95a:	0d1b      	lsrs	r3, r3, #20
 800e95c:	051b      	lsls	r3, r3, #20
 800e95e:	429f      	cmp	r7, r3
 800e960:	d1c4      	bne.n	800e8ec <_strtod_l+0x9b4>
 800e962:	ec51 0b18 	vmov	r0, r1, d8
 800e966:	f7f1 feff 	bl	8000768 <__aeabi_d2lz>
 800e96a:	f7f1 feb7 	bl	80006dc <__aeabi_l2d>
 800e96e:	f3cb 0913 	ubfx	r9, fp, #0, #20
 800e972:	ec41 0b17 	vmov	d7, r0, r1
 800e976:	ea49 090a 	orr.w	r9, r9, sl
 800e97a:	ea59 0908 	orrs.w	r9, r9, r8
 800e97e:	ee38 8b47 	vsub.f64	d8, d8, d7
 800e982:	d03c      	beq.n	800e9fe <_strtod_l+0xac6>
 800e984:	ed9f 7b2c 	vldr	d7, [pc, #176]	@ 800ea38 <_strtod_l+0xb00>
 800e988:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800e98c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e990:	f53f aced 	bmi.w	800e36e <_strtod_l+0x436>
 800e994:	ed9f 7b2a 	vldr	d7, [pc, #168]	@ 800ea40 <_strtod_l+0xb08>
 800e998:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800e99c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e9a0:	dda4      	ble.n	800e8ec <_strtod_l+0x9b4>
 800e9a2:	e4e4      	b.n	800e36e <_strtod_l+0x436>
 800e9a4:	9906      	ldr	r1, [sp, #24]
 800e9a6:	b1e1      	cbz	r1, 800e9e2 <_strtod_l+0xaaa>
 800e9a8:	f1b7 6fd4 	cmp.w	r7, #111149056	@ 0x6a00000
 800e9ac:	d819      	bhi.n	800e9e2 <_strtod_l+0xaaa>
 800e9ae:	eeb4 8bcb 	vcmpe.f64	d8, d11
 800e9b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e9b6:	d811      	bhi.n	800e9dc <_strtod_l+0xaa4>
 800e9b8:	eebc 8bc8 	vcvt.u32.f64	s16, d8
 800e9bc:	ee18 3a10 	vmov	r3, s16
 800e9c0:	2b01      	cmp	r3, #1
 800e9c2:	bf38      	it	cc
 800e9c4:	2301      	movcc	r3, #1
 800e9c6:	ee08 3a10 	vmov	s16, r3
 800e9ca:	eeb8 8b48 	vcvt.f64.u32	d8, s16
 800e9ce:	f1b8 0f00 	cmp.w	r8, #0
 800e9d2:	d111      	bne.n	800e9f8 <_strtod_l+0xac0>
 800e9d4:	eeb1 7b48 	vneg.f64	d7, d8
 800e9d8:	ec53 2b17 	vmov	r2, r3, d7
 800e9dc:	f103 61d6 	add.w	r1, r3, #112197632	@ 0x6b00000
 800e9e0:	1bcb      	subs	r3, r1, r7
 800e9e2:	eeb0 0b49 	vmov.f64	d0, d9
 800e9e6:	ec43 2b1a 	vmov	d10, r2, r3
 800e9ea:	f002 fd8d 	bl	8011508 <__ulp>
 800e9ee:	eeaa 9b00 	vfma.f64	d9, d10, d0
 800e9f2:	ec5b ab19 	vmov	sl, fp, d9
 800e9f6:	e7aa      	b.n	800e94e <_strtod_l+0xa16>
 800e9f8:	eeb0 7b48 	vmov.f64	d7, d8
 800e9fc:	e7ec      	b.n	800e9d8 <_strtod_l+0xaa0>
 800e9fe:	ed9f 7b12 	vldr	d7, [pc, #72]	@ 800ea48 <_strtod_l+0xb10>
 800ea02:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800ea06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ea0a:	f57f af6f 	bpl.w	800e8ec <_strtod_l+0x9b4>
 800ea0e:	e4ae      	b.n	800e36e <_strtod_l+0x436>
 800ea10:	2300      	movs	r3, #0
 800ea12:	9308      	str	r3, [sp, #32]
 800ea14:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ea16:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800ea18:	6013      	str	r3, [r2, #0]
 800ea1a:	f7ff bacc 	b.w	800dfb6 <_strtod_l+0x7e>
 800ea1e:	2a65      	cmp	r2, #101	@ 0x65
 800ea20:	f43f abbc 	beq.w	800e19c <_strtod_l+0x264>
 800ea24:	2a45      	cmp	r2, #69	@ 0x45
 800ea26:	f43f abb9 	beq.w	800e19c <_strtod_l+0x264>
 800ea2a:	2301      	movs	r3, #1
 800ea2c:	9306      	str	r3, [sp, #24]
 800ea2e:	f7ff bbf0 	b.w	800e212 <_strtod_l+0x2da>
 800ea32:	bf00      	nop
 800ea34:	f3af 8000 	nop.w
 800ea38:	94a03595 	.word	0x94a03595
 800ea3c:	3fdfffff 	.word	0x3fdfffff
 800ea40:	35afe535 	.word	0x35afe535
 800ea44:	3fe00000 	.word	0x3fe00000
 800ea48:	94a03595 	.word	0x94a03595
 800ea4c:	3fcfffff 	.word	0x3fcfffff
 800ea50:	000fffff 	.word	0x000fffff
 800ea54:	7ff00000 	.word	0x7ff00000
 800ea58:	7fefffff 	.word	0x7fefffff
 800ea5c:	7fe00000 	.word	0x7fe00000
 800ea60:	7c9fffff 	.word	0x7c9fffff

0800ea64 <_strtod_r>:
 800ea64:	4b01      	ldr	r3, [pc, #4]	@ (800ea6c <_strtod_r+0x8>)
 800ea66:	f7ff ba67 	b.w	800df38 <_strtod_l>
 800ea6a:	bf00      	nop
 800ea6c:	24000058 	.word	0x24000058

0800ea70 <__cvt>:
 800ea70:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ea72:	ed2d 8b02 	vpush	{d8}
 800ea76:	eeb0 8b40 	vmov.f64	d8, d0
 800ea7a:	b085      	sub	sp, #20
 800ea7c:	4617      	mov	r7, r2
 800ea7e:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 800ea80:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800ea82:	ee18 2a90 	vmov	r2, s17
 800ea86:	f025 0520 	bic.w	r5, r5, #32
 800ea8a:	2a00      	cmp	r2, #0
 800ea8c:	bfb6      	itet	lt
 800ea8e:	222d      	movlt	r2, #45	@ 0x2d
 800ea90:	2200      	movge	r2, #0
 800ea92:	eeb1 8b40 	vneglt.f64	d8, d0
 800ea96:	2d46      	cmp	r5, #70	@ 0x46
 800ea98:	460c      	mov	r4, r1
 800ea9a:	701a      	strb	r2, [r3, #0]
 800ea9c:	d004      	beq.n	800eaa8 <__cvt+0x38>
 800ea9e:	2d45      	cmp	r5, #69	@ 0x45
 800eaa0:	d100      	bne.n	800eaa4 <__cvt+0x34>
 800eaa2:	3401      	adds	r4, #1
 800eaa4:	2102      	movs	r1, #2
 800eaa6:	e000      	b.n	800eaaa <__cvt+0x3a>
 800eaa8:	2103      	movs	r1, #3
 800eaaa:	ab03      	add	r3, sp, #12
 800eaac:	9301      	str	r3, [sp, #4]
 800eaae:	ab02      	add	r3, sp, #8
 800eab0:	9300      	str	r3, [sp, #0]
 800eab2:	4622      	mov	r2, r4
 800eab4:	4633      	mov	r3, r6
 800eab6:	eeb0 0b48 	vmov.f64	d0, d8
 800eaba:	f001 f8c5 	bl	800fc48 <_dtoa_r>
 800eabe:	2d47      	cmp	r5, #71	@ 0x47
 800eac0:	d114      	bne.n	800eaec <__cvt+0x7c>
 800eac2:	07fb      	lsls	r3, r7, #31
 800eac4:	d50a      	bpl.n	800eadc <__cvt+0x6c>
 800eac6:	1902      	adds	r2, r0, r4
 800eac8:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800eacc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ead0:	bf08      	it	eq
 800ead2:	9203      	streq	r2, [sp, #12]
 800ead4:	2130      	movs	r1, #48	@ 0x30
 800ead6:	9b03      	ldr	r3, [sp, #12]
 800ead8:	4293      	cmp	r3, r2
 800eada:	d319      	bcc.n	800eb10 <__cvt+0xa0>
 800eadc:	9b03      	ldr	r3, [sp, #12]
 800eade:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800eae0:	1a1b      	subs	r3, r3, r0
 800eae2:	6013      	str	r3, [r2, #0]
 800eae4:	b005      	add	sp, #20
 800eae6:	ecbd 8b02 	vpop	{d8}
 800eaea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800eaec:	2d46      	cmp	r5, #70	@ 0x46
 800eaee:	eb00 0204 	add.w	r2, r0, r4
 800eaf2:	d1e9      	bne.n	800eac8 <__cvt+0x58>
 800eaf4:	7803      	ldrb	r3, [r0, #0]
 800eaf6:	2b30      	cmp	r3, #48	@ 0x30
 800eaf8:	d107      	bne.n	800eb0a <__cvt+0x9a>
 800eafa:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800eafe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800eb02:	bf1c      	itt	ne
 800eb04:	f1c4 0401 	rsbne	r4, r4, #1
 800eb08:	6034      	strne	r4, [r6, #0]
 800eb0a:	6833      	ldr	r3, [r6, #0]
 800eb0c:	441a      	add	r2, r3
 800eb0e:	e7db      	b.n	800eac8 <__cvt+0x58>
 800eb10:	1c5c      	adds	r4, r3, #1
 800eb12:	9403      	str	r4, [sp, #12]
 800eb14:	7019      	strb	r1, [r3, #0]
 800eb16:	e7de      	b.n	800ead6 <__cvt+0x66>

0800eb18 <__exponent>:
 800eb18:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800eb1a:	2900      	cmp	r1, #0
 800eb1c:	bfba      	itte	lt
 800eb1e:	4249      	neglt	r1, r1
 800eb20:	232d      	movlt	r3, #45	@ 0x2d
 800eb22:	232b      	movge	r3, #43	@ 0x2b
 800eb24:	2909      	cmp	r1, #9
 800eb26:	7002      	strb	r2, [r0, #0]
 800eb28:	7043      	strb	r3, [r0, #1]
 800eb2a:	dd29      	ble.n	800eb80 <__exponent+0x68>
 800eb2c:	f10d 0307 	add.w	r3, sp, #7
 800eb30:	461d      	mov	r5, r3
 800eb32:	270a      	movs	r7, #10
 800eb34:	461a      	mov	r2, r3
 800eb36:	fbb1 f6f7 	udiv	r6, r1, r7
 800eb3a:	fb07 1416 	mls	r4, r7, r6, r1
 800eb3e:	3430      	adds	r4, #48	@ 0x30
 800eb40:	f802 4c01 	strb.w	r4, [r2, #-1]
 800eb44:	460c      	mov	r4, r1
 800eb46:	2c63      	cmp	r4, #99	@ 0x63
 800eb48:	f103 33ff 	add.w	r3, r3, #4294967295
 800eb4c:	4631      	mov	r1, r6
 800eb4e:	dcf1      	bgt.n	800eb34 <__exponent+0x1c>
 800eb50:	3130      	adds	r1, #48	@ 0x30
 800eb52:	1e94      	subs	r4, r2, #2
 800eb54:	f803 1c01 	strb.w	r1, [r3, #-1]
 800eb58:	1c41      	adds	r1, r0, #1
 800eb5a:	4623      	mov	r3, r4
 800eb5c:	42ab      	cmp	r3, r5
 800eb5e:	d30a      	bcc.n	800eb76 <__exponent+0x5e>
 800eb60:	f10d 0309 	add.w	r3, sp, #9
 800eb64:	1a9b      	subs	r3, r3, r2
 800eb66:	42ac      	cmp	r4, r5
 800eb68:	bf88      	it	hi
 800eb6a:	2300      	movhi	r3, #0
 800eb6c:	3302      	adds	r3, #2
 800eb6e:	4403      	add	r3, r0
 800eb70:	1a18      	subs	r0, r3, r0
 800eb72:	b003      	add	sp, #12
 800eb74:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800eb76:	f813 6b01 	ldrb.w	r6, [r3], #1
 800eb7a:	f801 6f01 	strb.w	r6, [r1, #1]!
 800eb7e:	e7ed      	b.n	800eb5c <__exponent+0x44>
 800eb80:	2330      	movs	r3, #48	@ 0x30
 800eb82:	3130      	adds	r1, #48	@ 0x30
 800eb84:	7083      	strb	r3, [r0, #2]
 800eb86:	70c1      	strb	r1, [r0, #3]
 800eb88:	1d03      	adds	r3, r0, #4
 800eb8a:	e7f1      	b.n	800eb70 <__exponent+0x58>
 800eb8c:	0000      	movs	r0, r0
	...

0800eb90 <_printf_float>:
 800eb90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eb94:	b08d      	sub	sp, #52	@ 0x34
 800eb96:	460c      	mov	r4, r1
 800eb98:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800eb9c:	4616      	mov	r6, r2
 800eb9e:	461f      	mov	r7, r3
 800eba0:	4605      	mov	r5, r0
 800eba2:	f000 ff21 	bl	800f9e8 <_localeconv_r>
 800eba6:	f8d0 b000 	ldr.w	fp, [r0]
 800ebaa:	4658      	mov	r0, fp
 800ebac:	f7f1 fc00 	bl	80003b0 <strlen>
 800ebb0:	2300      	movs	r3, #0
 800ebb2:	930a      	str	r3, [sp, #40]	@ 0x28
 800ebb4:	f8d8 3000 	ldr.w	r3, [r8]
 800ebb8:	f894 9018 	ldrb.w	r9, [r4, #24]
 800ebbc:	6822      	ldr	r2, [r4, #0]
 800ebbe:	9005      	str	r0, [sp, #20]
 800ebc0:	3307      	adds	r3, #7
 800ebc2:	f023 0307 	bic.w	r3, r3, #7
 800ebc6:	f103 0108 	add.w	r1, r3, #8
 800ebca:	f8c8 1000 	str.w	r1, [r8]
 800ebce:	ed93 0b00 	vldr	d0, [r3]
 800ebd2:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 800ee30 <_printf_float+0x2a0>
 800ebd6:	eeb0 7bc0 	vabs.f64	d7, d0
 800ebda:	eeb4 7b46 	vcmp.f64	d7, d6
 800ebde:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ebe2:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 800ebe6:	dd24      	ble.n	800ec32 <_printf_float+0xa2>
 800ebe8:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800ebec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ebf0:	d502      	bpl.n	800ebf8 <_printf_float+0x68>
 800ebf2:	232d      	movs	r3, #45	@ 0x2d
 800ebf4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ebf8:	498f      	ldr	r1, [pc, #572]	@ (800ee38 <_printf_float+0x2a8>)
 800ebfa:	4b90      	ldr	r3, [pc, #576]	@ (800ee3c <_printf_float+0x2ac>)
 800ebfc:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 800ec00:	bf94      	ite	ls
 800ec02:	4688      	movls	r8, r1
 800ec04:	4698      	movhi	r8, r3
 800ec06:	f022 0204 	bic.w	r2, r2, #4
 800ec0a:	2303      	movs	r3, #3
 800ec0c:	6123      	str	r3, [r4, #16]
 800ec0e:	6022      	str	r2, [r4, #0]
 800ec10:	f04f 0a00 	mov.w	sl, #0
 800ec14:	9700      	str	r7, [sp, #0]
 800ec16:	4633      	mov	r3, r6
 800ec18:	aa0b      	add	r2, sp, #44	@ 0x2c
 800ec1a:	4621      	mov	r1, r4
 800ec1c:	4628      	mov	r0, r5
 800ec1e:	f000 f9d1 	bl	800efc4 <_printf_common>
 800ec22:	3001      	adds	r0, #1
 800ec24:	f040 8089 	bne.w	800ed3a <_printf_float+0x1aa>
 800ec28:	f04f 30ff 	mov.w	r0, #4294967295
 800ec2c:	b00d      	add	sp, #52	@ 0x34
 800ec2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ec32:	eeb4 0b40 	vcmp.f64	d0, d0
 800ec36:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ec3a:	d709      	bvc.n	800ec50 <_printf_float+0xc0>
 800ec3c:	ee10 3a90 	vmov	r3, s1
 800ec40:	2b00      	cmp	r3, #0
 800ec42:	bfbc      	itt	lt
 800ec44:	232d      	movlt	r3, #45	@ 0x2d
 800ec46:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800ec4a:	497d      	ldr	r1, [pc, #500]	@ (800ee40 <_printf_float+0x2b0>)
 800ec4c:	4b7d      	ldr	r3, [pc, #500]	@ (800ee44 <_printf_float+0x2b4>)
 800ec4e:	e7d5      	b.n	800ebfc <_printf_float+0x6c>
 800ec50:	6863      	ldr	r3, [r4, #4]
 800ec52:	1c59      	adds	r1, r3, #1
 800ec54:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 800ec58:	d139      	bne.n	800ecce <_printf_float+0x13e>
 800ec5a:	2306      	movs	r3, #6
 800ec5c:	6063      	str	r3, [r4, #4]
 800ec5e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800ec62:	2300      	movs	r3, #0
 800ec64:	6022      	str	r2, [r4, #0]
 800ec66:	9303      	str	r3, [sp, #12]
 800ec68:	ab0a      	add	r3, sp, #40	@ 0x28
 800ec6a:	e9cd 9301 	strd	r9, r3, [sp, #4]
 800ec6e:	ab09      	add	r3, sp, #36	@ 0x24
 800ec70:	9300      	str	r3, [sp, #0]
 800ec72:	6861      	ldr	r1, [r4, #4]
 800ec74:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800ec78:	4628      	mov	r0, r5
 800ec7a:	f7ff fef9 	bl	800ea70 <__cvt>
 800ec7e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800ec82:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800ec84:	4680      	mov	r8, r0
 800ec86:	d129      	bne.n	800ecdc <_printf_float+0x14c>
 800ec88:	1cc8      	adds	r0, r1, #3
 800ec8a:	db02      	blt.n	800ec92 <_printf_float+0x102>
 800ec8c:	6863      	ldr	r3, [r4, #4]
 800ec8e:	4299      	cmp	r1, r3
 800ec90:	dd41      	ble.n	800ed16 <_printf_float+0x186>
 800ec92:	f1a9 0902 	sub.w	r9, r9, #2
 800ec96:	fa5f f989 	uxtb.w	r9, r9
 800ec9a:	3901      	subs	r1, #1
 800ec9c:	464a      	mov	r2, r9
 800ec9e:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800eca2:	9109      	str	r1, [sp, #36]	@ 0x24
 800eca4:	f7ff ff38 	bl	800eb18 <__exponent>
 800eca8:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800ecaa:	1813      	adds	r3, r2, r0
 800ecac:	2a01      	cmp	r2, #1
 800ecae:	4682      	mov	sl, r0
 800ecb0:	6123      	str	r3, [r4, #16]
 800ecb2:	dc02      	bgt.n	800ecba <_printf_float+0x12a>
 800ecb4:	6822      	ldr	r2, [r4, #0]
 800ecb6:	07d2      	lsls	r2, r2, #31
 800ecb8:	d501      	bpl.n	800ecbe <_printf_float+0x12e>
 800ecba:	3301      	adds	r3, #1
 800ecbc:	6123      	str	r3, [r4, #16]
 800ecbe:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800ecc2:	2b00      	cmp	r3, #0
 800ecc4:	d0a6      	beq.n	800ec14 <_printf_float+0x84>
 800ecc6:	232d      	movs	r3, #45	@ 0x2d
 800ecc8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800eccc:	e7a2      	b.n	800ec14 <_printf_float+0x84>
 800ecce:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800ecd2:	d1c4      	bne.n	800ec5e <_printf_float+0xce>
 800ecd4:	2b00      	cmp	r3, #0
 800ecd6:	d1c2      	bne.n	800ec5e <_printf_float+0xce>
 800ecd8:	2301      	movs	r3, #1
 800ecda:	e7bf      	b.n	800ec5c <_printf_float+0xcc>
 800ecdc:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 800ece0:	d9db      	bls.n	800ec9a <_printf_float+0x10a>
 800ece2:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 800ece6:	d118      	bne.n	800ed1a <_printf_float+0x18a>
 800ece8:	2900      	cmp	r1, #0
 800ecea:	6863      	ldr	r3, [r4, #4]
 800ecec:	dd0b      	ble.n	800ed06 <_printf_float+0x176>
 800ecee:	6121      	str	r1, [r4, #16]
 800ecf0:	b913      	cbnz	r3, 800ecf8 <_printf_float+0x168>
 800ecf2:	6822      	ldr	r2, [r4, #0]
 800ecf4:	07d0      	lsls	r0, r2, #31
 800ecf6:	d502      	bpl.n	800ecfe <_printf_float+0x16e>
 800ecf8:	3301      	adds	r3, #1
 800ecfa:	440b      	add	r3, r1
 800ecfc:	6123      	str	r3, [r4, #16]
 800ecfe:	65a1      	str	r1, [r4, #88]	@ 0x58
 800ed00:	f04f 0a00 	mov.w	sl, #0
 800ed04:	e7db      	b.n	800ecbe <_printf_float+0x12e>
 800ed06:	b913      	cbnz	r3, 800ed0e <_printf_float+0x17e>
 800ed08:	6822      	ldr	r2, [r4, #0]
 800ed0a:	07d2      	lsls	r2, r2, #31
 800ed0c:	d501      	bpl.n	800ed12 <_printf_float+0x182>
 800ed0e:	3302      	adds	r3, #2
 800ed10:	e7f4      	b.n	800ecfc <_printf_float+0x16c>
 800ed12:	2301      	movs	r3, #1
 800ed14:	e7f2      	b.n	800ecfc <_printf_float+0x16c>
 800ed16:	f04f 0967 	mov.w	r9, #103	@ 0x67
 800ed1a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ed1c:	4299      	cmp	r1, r3
 800ed1e:	db05      	blt.n	800ed2c <_printf_float+0x19c>
 800ed20:	6823      	ldr	r3, [r4, #0]
 800ed22:	6121      	str	r1, [r4, #16]
 800ed24:	07d8      	lsls	r0, r3, #31
 800ed26:	d5ea      	bpl.n	800ecfe <_printf_float+0x16e>
 800ed28:	1c4b      	adds	r3, r1, #1
 800ed2a:	e7e7      	b.n	800ecfc <_printf_float+0x16c>
 800ed2c:	2900      	cmp	r1, #0
 800ed2e:	bfd4      	ite	le
 800ed30:	f1c1 0202 	rsble	r2, r1, #2
 800ed34:	2201      	movgt	r2, #1
 800ed36:	4413      	add	r3, r2
 800ed38:	e7e0      	b.n	800ecfc <_printf_float+0x16c>
 800ed3a:	6823      	ldr	r3, [r4, #0]
 800ed3c:	055a      	lsls	r2, r3, #21
 800ed3e:	d407      	bmi.n	800ed50 <_printf_float+0x1c0>
 800ed40:	6923      	ldr	r3, [r4, #16]
 800ed42:	4642      	mov	r2, r8
 800ed44:	4631      	mov	r1, r6
 800ed46:	4628      	mov	r0, r5
 800ed48:	47b8      	blx	r7
 800ed4a:	3001      	adds	r0, #1
 800ed4c:	d12a      	bne.n	800eda4 <_printf_float+0x214>
 800ed4e:	e76b      	b.n	800ec28 <_printf_float+0x98>
 800ed50:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 800ed54:	f240 80e0 	bls.w	800ef18 <_printf_float+0x388>
 800ed58:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 800ed5c:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800ed60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ed64:	d133      	bne.n	800edce <_printf_float+0x23e>
 800ed66:	4a38      	ldr	r2, [pc, #224]	@ (800ee48 <_printf_float+0x2b8>)
 800ed68:	2301      	movs	r3, #1
 800ed6a:	4631      	mov	r1, r6
 800ed6c:	4628      	mov	r0, r5
 800ed6e:	47b8      	blx	r7
 800ed70:	3001      	adds	r0, #1
 800ed72:	f43f af59 	beq.w	800ec28 <_printf_float+0x98>
 800ed76:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800ed7a:	4543      	cmp	r3, r8
 800ed7c:	db02      	blt.n	800ed84 <_printf_float+0x1f4>
 800ed7e:	6823      	ldr	r3, [r4, #0]
 800ed80:	07d8      	lsls	r0, r3, #31
 800ed82:	d50f      	bpl.n	800eda4 <_printf_float+0x214>
 800ed84:	9b05      	ldr	r3, [sp, #20]
 800ed86:	465a      	mov	r2, fp
 800ed88:	4631      	mov	r1, r6
 800ed8a:	4628      	mov	r0, r5
 800ed8c:	47b8      	blx	r7
 800ed8e:	3001      	adds	r0, #1
 800ed90:	f43f af4a 	beq.w	800ec28 <_printf_float+0x98>
 800ed94:	f04f 0900 	mov.w	r9, #0
 800ed98:	f108 38ff 	add.w	r8, r8, #4294967295
 800ed9c:	f104 0a1a 	add.w	sl, r4, #26
 800eda0:	45c8      	cmp	r8, r9
 800eda2:	dc09      	bgt.n	800edb8 <_printf_float+0x228>
 800eda4:	6823      	ldr	r3, [r4, #0]
 800eda6:	079b      	lsls	r3, r3, #30
 800eda8:	f100 8107 	bmi.w	800efba <_printf_float+0x42a>
 800edac:	68e0      	ldr	r0, [r4, #12]
 800edae:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800edb0:	4298      	cmp	r0, r3
 800edb2:	bfb8      	it	lt
 800edb4:	4618      	movlt	r0, r3
 800edb6:	e739      	b.n	800ec2c <_printf_float+0x9c>
 800edb8:	2301      	movs	r3, #1
 800edba:	4652      	mov	r2, sl
 800edbc:	4631      	mov	r1, r6
 800edbe:	4628      	mov	r0, r5
 800edc0:	47b8      	blx	r7
 800edc2:	3001      	adds	r0, #1
 800edc4:	f43f af30 	beq.w	800ec28 <_printf_float+0x98>
 800edc8:	f109 0901 	add.w	r9, r9, #1
 800edcc:	e7e8      	b.n	800eda0 <_printf_float+0x210>
 800edce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800edd0:	2b00      	cmp	r3, #0
 800edd2:	dc3b      	bgt.n	800ee4c <_printf_float+0x2bc>
 800edd4:	4a1c      	ldr	r2, [pc, #112]	@ (800ee48 <_printf_float+0x2b8>)
 800edd6:	2301      	movs	r3, #1
 800edd8:	4631      	mov	r1, r6
 800edda:	4628      	mov	r0, r5
 800eddc:	47b8      	blx	r7
 800edde:	3001      	adds	r0, #1
 800ede0:	f43f af22 	beq.w	800ec28 <_printf_float+0x98>
 800ede4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800ede8:	ea59 0303 	orrs.w	r3, r9, r3
 800edec:	d102      	bne.n	800edf4 <_printf_float+0x264>
 800edee:	6823      	ldr	r3, [r4, #0]
 800edf0:	07d9      	lsls	r1, r3, #31
 800edf2:	d5d7      	bpl.n	800eda4 <_printf_float+0x214>
 800edf4:	9b05      	ldr	r3, [sp, #20]
 800edf6:	465a      	mov	r2, fp
 800edf8:	4631      	mov	r1, r6
 800edfa:	4628      	mov	r0, r5
 800edfc:	47b8      	blx	r7
 800edfe:	3001      	adds	r0, #1
 800ee00:	f43f af12 	beq.w	800ec28 <_printf_float+0x98>
 800ee04:	f04f 0a00 	mov.w	sl, #0
 800ee08:	f104 0b1a 	add.w	fp, r4, #26
 800ee0c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ee0e:	425b      	negs	r3, r3
 800ee10:	4553      	cmp	r3, sl
 800ee12:	dc01      	bgt.n	800ee18 <_printf_float+0x288>
 800ee14:	464b      	mov	r3, r9
 800ee16:	e794      	b.n	800ed42 <_printf_float+0x1b2>
 800ee18:	2301      	movs	r3, #1
 800ee1a:	465a      	mov	r2, fp
 800ee1c:	4631      	mov	r1, r6
 800ee1e:	4628      	mov	r0, r5
 800ee20:	47b8      	blx	r7
 800ee22:	3001      	adds	r0, #1
 800ee24:	f43f af00 	beq.w	800ec28 <_printf_float+0x98>
 800ee28:	f10a 0a01 	add.w	sl, sl, #1
 800ee2c:	e7ee      	b.n	800ee0c <_printf_float+0x27c>
 800ee2e:	bf00      	nop
 800ee30:	ffffffff 	.word	0xffffffff
 800ee34:	7fefffff 	.word	0x7fefffff
 800ee38:	08012ca8 	.word	0x08012ca8
 800ee3c:	08012cac 	.word	0x08012cac
 800ee40:	08012cb0 	.word	0x08012cb0
 800ee44:	08012cb4 	.word	0x08012cb4
 800ee48:	08013058 	.word	0x08013058
 800ee4c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800ee4e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800ee52:	4553      	cmp	r3, sl
 800ee54:	bfa8      	it	ge
 800ee56:	4653      	movge	r3, sl
 800ee58:	2b00      	cmp	r3, #0
 800ee5a:	4699      	mov	r9, r3
 800ee5c:	dc37      	bgt.n	800eece <_printf_float+0x33e>
 800ee5e:	2300      	movs	r3, #0
 800ee60:	9307      	str	r3, [sp, #28]
 800ee62:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ee66:	f104 021a 	add.w	r2, r4, #26
 800ee6a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800ee6c:	9907      	ldr	r1, [sp, #28]
 800ee6e:	9306      	str	r3, [sp, #24]
 800ee70:	eba3 0309 	sub.w	r3, r3, r9
 800ee74:	428b      	cmp	r3, r1
 800ee76:	dc31      	bgt.n	800eedc <_printf_float+0x34c>
 800ee78:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ee7a:	459a      	cmp	sl, r3
 800ee7c:	dc3b      	bgt.n	800eef6 <_printf_float+0x366>
 800ee7e:	6823      	ldr	r3, [r4, #0]
 800ee80:	07da      	lsls	r2, r3, #31
 800ee82:	d438      	bmi.n	800eef6 <_printf_float+0x366>
 800ee84:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ee86:	ebaa 0903 	sub.w	r9, sl, r3
 800ee8a:	9b06      	ldr	r3, [sp, #24]
 800ee8c:	ebaa 0303 	sub.w	r3, sl, r3
 800ee90:	4599      	cmp	r9, r3
 800ee92:	bfa8      	it	ge
 800ee94:	4699      	movge	r9, r3
 800ee96:	f1b9 0f00 	cmp.w	r9, #0
 800ee9a:	dc34      	bgt.n	800ef06 <_printf_float+0x376>
 800ee9c:	f04f 0800 	mov.w	r8, #0
 800eea0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800eea4:	f104 0b1a 	add.w	fp, r4, #26
 800eea8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800eeaa:	ebaa 0303 	sub.w	r3, sl, r3
 800eeae:	eba3 0309 	sub.w	r3, r3, r9
 800eeb2:	4543      	cmp	r3, r8
 800eeb4:	f77f af76 	ble.w	800eda4 <_printf_float+0x214>
 800eeb8:	2301      	movs	r3, #1
 800eeba:	465a      	mov	r2, fp
 800eebc:	4631      	mov	r1, r6
 800eebe:	4628      	mov	r0, r5
 800eec0:	47b8      	blx	r7
 800eec2:	3001      	adds	r0, #1
 800eec4:	f43f aeb0 	beq.w	800ec28 <_printf_float+0x98>
 800eec8:	f108 0801 	add.w	r8, r8, #1
 800eecc:	e7ec      	b.n	800eea8 <_printf_float+0x318>
 800eece:	4642      	mov	r2, r8
 800eed0:	4631      	mov	r1, r6
 800eed2:	4628      	mov	r0, r5
 800eed4:	47b8      	blx	r7
 800eed6:	3001      	adds	r0, #1
 800eed8:	d1c1      	bne.n	800ee5e <_printf_float+0x2ce>
 800eeda:	e6a5      	b.n	800ec28 <_printf_float+0x98>
 800eedc:	2301      	movs	r3, #1
 800eede:	4631      	mov	r1, r6
 800eee0:	4628      	mov	r0, r5
 800eee2:	9206      	str	r2, [sp, #24]
 800eee4:	47b8      	blx	r7
 800eee6:	3001      	adds	r0, #1
 800eee8:	f43f ae9e 	beq.w	800ec28 <_printf_float+0x98>
 800eeec:	9b07      	ldr	r3, [sp, #28]
 800eeee:	9a06      	ldr	r2, [sp, #24]
 800eef0:	3301      	adds	r3, #1
 800eef2:	9307      	str	r3, [sp, #28]
 800eef4:	e7b9      	b.n	800ee6a <_printf_float+0x2da>
 800eef6:	9b05      	ldr	r3, [sp, #20]
 800eef8:	465a      	mov	r2, fp
 800eefa:	4631      	mov	r1, r6
 800eefc:	4628      	mov	r0, r5
 800eefe:	47b8      	blx	r7
 800ef00:	3001      	adds	r0, #1
 800ef02:	d1bf      	bne.n	800ee84 <_printf_float+0x2f4>
 800ef04:	e690      	b.n	800ec28 <_printf_float+0x98>
 800ef06:	9a06      	ldr	r2, [sp, #24]
 800ef08:	464b      	mov	r3, r9
 800ef0a:	4442      	add	r2, r8
 800ef0c:	4631      	mov	r1, r6
 800ef0e:	4628      	mov	r0, r5
 800ef10:	47b8      	blx	r7
 800ef12:	3001      	adds	r0, #1
 800ef14:	d1c2      	bne.n	800ee9c <_printf_float+0x30c>
 800ef16:	e687      	b.n	800ec28 <_printf_float+0x98>
 800ef18:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 800ef1c:	f1b9 0f01 	cmp.w	r9, #1
 800ef20:	dc01      	bgt.n	800ef26 <_printf_float+0x396>
 800ef22:	07db      	lsls	r3, r3, #31
 800ef24:	d536      	bpl.n	800ef94 <_printf_float+0x404>
 800ef26:	2301      	movs	r3, #1
 800ef28:	4642      	mov	r2, r8
 800ef2a:	4631      	mov	r1, r6
 800ef2c:	4628      	mov	r0, r5
 800ef2e:	47b8      	blx	r7
 800ef30:	3001      	adds	r0, #1
 800ef32:	f43f ae79 	beq.w	800ec28 <_printf_float+0x98>
 800ef36:	9b05      	ldr	r3, [sp, #20]
 800ef38:	465a      	mov	r2, fp
 800ef3a:	4631      	mov	r1, r6
 800ef3c:	4628      	mov	r0, r5
 800ef3e:	47b8      	blx	r7
 800ef40:	3001      	adds	r0, #1
 800ef42:	f43f ae71 	beq.w	800ec28 <_printf_float+0x98>
 800ef46:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 800ef4a:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800ef4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ef52:	f109 39ff 	add.w	r9, r9, #4294967295
 800ef56:	d018      	beq.n	800ef8a <_printf_float+0x3fa>
 800ef58:	464b      	mov	r3, r9
 800ef5a:	f108 0201 	add.w	r2, r8, #1
 800ef5e:	4631      	mov	r1, r6
 800ef60:	4628      	mov	r0, r5
 800ef62:	47b8      	blx	r7
 800ef64:	3001      	adds	r0, #1
 800ef66:	d10c      	bne.n	800ef82 <_printf_float+0x3f2>
 800ef68:	e65e      	b.n	800ec28 <_printf_float+0x98>
 800ef6a:	2301      	movs	r3, #1
 800ef6c:	465a      	mov	r2, fp
 800ef6e:	4631      	mov	r1, r6
 800ef70:	4628      	mov	r0, r5
 800ef72:	47b8      	blx	r7
 800ef74:	3001      	adds	r0, #1
 800ef76:	f43f ae57 	beq.w	800ec28 <_printf_float+0x98>
 800ef7a:	f108 0801 	add.w	r8, r8, #1
 800ef7e:	45c8      	cmp	r8, r9
 800ef80:	dbf3      	blt.n	800ef6a <_printf_float+0x3da>
 800ef82:	4653      	mov	r3, sl
 800ef84:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800ef88:	e6dc      	b.n	800ed44 <_printf_float+0x1b4>
 800ef8a:	f04f 0800 	mov.w	r8, #0
 800ef8e:	f104 0b1a 	add.w	fp, r4, #26
 800ef92:	e7f4      	b.n	800ef7e <_printf_float+0x3ee>
 800ef94:	2301      	movs	r3, #1
 800ef96:	4642      	mov	r2, r8
 800ef98:	e7e1      	b.n	800ef5e <_printf_float+0x3ce>
 800ef9a:	2301      	movs	r3, #1
 800ef9c:	464a      	mov	r2, r9
 800ef9e:	4631      	mov	r1, r6
 800efa0:	4628      	mov	r0, r5
 800efa2:	47b8      	blx	r7
 800efa4:	3001      	adds	r0, #1
 800efa6:	f43f ae3f 	beq.w	800ec28 <_printf_float+0x98>
 800efaa:	f108 0801 	add.w	r8, r8, #1
 800efae:	68e3      	ldr	r3, [r4, #12]
 800efb0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800efb2:	1a5b      	subs	r3, r3, r1
 800efb4:	4543      	cmp	r3, r8
 800efb6:	dcf0      	bgt.n	800ef9a <_printf_float+0x40a>
 800efb8:	e6f8      	b.n	800edac <_printf_float+0x21c>
 800efba:	f04f 0800 	mov.w	r8, #0
 800efbe:	f104 0919 	add.w	r9, r4, #25
 800efc2:	e7f4      	b.n	800efae <_printf_float+0x41e>

0800efc4 <_printf_common>:
 800efc4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800efc8:	4616      	mov	r6, r2
 800efca:	4698      	mov	r8, r3
 800efcc:	688a      	ldr	r2, [r1, #8]
 800efce:	690b      	ldr	r3, [r1, #16]
 800efd0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800efd4:	4293      	cmp	r3, r2
 800efd6:	bfb8      	it	lt
 800efd8:	4613      	movlt	r3, r2
 800efda:	6033      	str	r3, [r6, #0]
 800efdc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800efe0:	4607      	mov	r7, r0
 800efe2:	460c      	mov	r4, r1
 800efe4:	b10a      	cbz	r2, 800efea <_printf_common+0x26>
 800efe6:	3301      	adds	r3, #1
 800efe8:	6033      	str	r3, [r6, #0]
 800efea:	6823      	ldr	r3, [r4, #0]
 800efec:	0699      	lsls	r1, r3, #26
 800efee:	bf42      	ittt	mi
 800eff0:	6833      	ldrmi	r3, [r6, #0]
 800eff2:	3302      	addmi	r3, #2
 800eff4:	6033      	strmi	r3, [r6, #0]
 800eff6:	6825      	ldr	r5, [r4, #0]
 800eff8:	f015 0506 	ands.w	r5, r5, #6
 800effc:	d106      	bne.n	800f00c <_printf_common+0x48>
 800effe:	f104 0a19 	add.w	sl, r4, #25
 800f002:	68e3      	ldr	r3, [r4, #12]
 800f004:	6832      	ldr	r2, [r6, #0]
 800f006:	1a9b      	subs	r3, r3, r2
 800f008:	42ab      	cmp	r3, r5
 800f00a:	dc26      	bgt.n	800f05a <_printf_common+0x96>
 800f00c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800f010:	6822      	ldr	r2, [r4, #0]
 800f012:	3b00      	subs	r3, #0
 800f014:	bf18      	it	ne
 800f016:	2301      	movne	r3, #1
 800f018:	0692      	lsls	r2, r2, #26
 800f01a:	d42b      	bmi.n	800f074 <_printf_common+0xb0>
 800f01c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800f020:	4641      	mov	r1, r8
 800f022:	4638      	mov	r0, r7
 800f024:	47c8      	blx	r9
 800f026:	3001      	adds	r0, #1
 800f028:	d01e      	beq.n	800f068 <_printf_common+0xa4>
 800f02a:	6823      	ldr	r3, [r4, #0]
 800f02c:	6922      	ldr	r2, [r4, #16]
 800f02e:	f003 0306 	and.w	r3, r3, #6
 800f032:	2b04      	cmp	r3, #4
 800f034:	bf02      	ittt	eq
 800f036:	68e5      	ldreq	r5, [r4, #12]
 800f038:	6833      	ldreq	r3, [r6, #0]
 800f03a:	1aed      	subeq	r5, r5, r3
 800f03c:	68a3      	ldr	r3, [r4, #8]
 800f03e:	bf0c      	ite	eq
 800f040:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800f044:	2500      	movne	r5, #0
 800f046:	4293      	cmp	r3, r2
 800f048:	bfc4      	itt	gt
 800f04a:	1a9b      	subgt	r3, r3, r2
 800f04c:	18ed      	addgt	r5, r5, r3
 800f04e:	2600      	movs	r6, #0
 800f050:	341a      	adds	r4, #26
 800f052:	42b5      	cmp	r5, r6
 800f054:	d11a      	bne.n	800f08c <_printf_common+0xc8>
 800f056:	2000      	movs	r0, #0
 800f058:	e008      	b.n	800f06c <_printf_common+0xa8>
 800f05a:	2301      	movs	r3, #1
 800f05c:	4652      	mov	r2, sl
 800f05e:	4641      	mov	r1, r8
 800f060:	4638      	mov	r0, r7
 800f062:	47c8      	blx	r9
 800f064:	3001      	adds	r0, #1
 800f066:	d103      	bne.n	800f070 <_printf_common+0xac>
 800f068:	f04f 30ff 	mov.w	r0, #4294967295
 800f06c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f070:	3501      	adds	r5, #1
 800f072:	e7c6      	b.n	800f002 <_printf_common+0x3e>
 800f074:	18e1      	adds	r1, r4, r3
 800f076:	1c5a      	adds	r2, r3, #1
 800f078:	2030      	movs	r0, #48	@ 0x30
 800f07a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800f07e:	4422      	add	r2, r4
 800f080:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800f084:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800f088:	3302      	adds	r3, #2
 800f08a:	e7c7      	b.n	800f01c <_printf_common+0x58>
 800f08c:	2301      	movs	r3, #1
 800f08e:	4622      	mov	r2, r4
 800f090:	4641      	mov	r1, r8
 800f092:	4638      	mov	r0, r7
 800f094:	47c8      	blx	r9
 800f096:	3001      	adds	r0, #1
 800f098:	d0e6      	beq.n	800f068 <_printf_common+0xa4>
 800f09a:	3601      	adds	r6, #1
 800f09c:	e7d9      	b.n	800f052 <_printf_common+0x8e>
	...

0800f0a0 <_printf_i>:
 800f0a0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800f0a4:	7e0f      	ldrb	r7, [r1, #24]
 800f0a6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800f0a8:	2f78      	cmp	r7, #120	@ 0x78
 800f0aa:	4691      	mov	r9, r2
 800f0ac:	4680      	mov	r8, r0
 800f0ae:	460c      	mov	r4, r1
 800f0b0:	469a      	mov	sl, r3
 800f0b2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800f0b6:	d807      	bhi.n	800f0c8 <_printf_i+0x28>
 800f0b8:	2f62      	cmp	r7, #98	@ 0x62
 800f0ba:	d80a      	bhi.n	800f0d2 <_printf_i+0x32>
 800f0bc:	2f00      	cmp	r7, #0
 800f0be:	f000 80d2 	beq.w	800f266 <_printf_i+0x1c6>
 800f0c2:	2f58      	cmp	r7, #88	@ 0x58
 800f0c4:	f000 80b9 	beq.w	800f23a <_printf_i+0x19a>
 800f0c8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800f0cc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800f0d0:	e03a      	b.n	800f148 <_printf_i+0xa8>
 800f0d2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800f0d6:	2b15      	cmp	r3, #21
 800f0d8:	d8f6      	bhi.n	800f0c8 <_printf_i+0x28>
 800f0da:	a101      	add	r1, pc, #4	@ (adr r1, 800f0e0 <_printf_i+0x40>)
 800f0dc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800f0e0:	0800f139 	.word	0x0800f139
 800f0e4:	0800f14d 	.word	0x0800f14d
 800f0e8:	0800f0c9 	.word	0x0800f0c9
 800f0ec:	0800f0c9 	.word	0x0800f0c9
 800f0f0:	0800f0c9 	.word	0x0800f0c9
 800f0f4:	0800f0c9 	.word	0x0800f0c9
 800f0f8:	0800f14d 	.word	0x0800f14d
 800f0fc:	0800f0c9 	.word	0x0800f0c9
 800f100:	0800f0c9 	.word	0x0800f0c9
 800f104:	0800f0c9 	.word	0x0800f0c9
 800f108:	0800f0c9 	.word	0x0800f0c9
 800f10c:	0800f24d 	.word	0x0800f24d
 800f110:	0800f177 	.word	0x0800f177
 800f114:	0800f207 	.word	0x0800f207
 800f118:	0800f0c9 	.word	0x0800f0c9
 800f11c:	0800f0c9 	.word	0x0800f0c9
 800f120:	0800f26f 	.word	0x0800f26f
 800f124:	0800f0c9 	.word	0x0800f0c9
 800f128:	0800f177 	.word	0x0800f177
 800f12c:	0800f0c9 	.word	0x0800f0c9
 800f130:	0800f0c9 	.word	0x0800f0c9
 800f134:	0800f20f 	.word	0x0800f20f
 800f138:	6833      	ldr	r3, [r6, #0]
 800f13a:	1d1a      	adds	r2, r3, #4
 800f13c:	681b      	ldr	r3, [r3, #0]
 800f13e:	6032      	str	r2, [r6, #0]
 800f140:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800f144:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800f148:	2301      	movs	r3, #1
 800f14a:	e09d      	b.n	800f288 <_printf_i+0x1e8>
 800f14c:	6833      	ldr	r3, [r6, #0]
 800f14e:	6820      	ldr	r0, [r4, #0]
 800f150:	1d19      	adds	r1, r3, #4
 800f152:	6031      	str	r1, [r6, #0]
 800f154:	0606      	lsls	r6, r0, #24
 800f156:	d501      	bpl.n	800f15c <_printf_i+0xbc>
 800f158:	681d      	ldr	r5, [r3, #0]
 800f15a:	e003      	b.n	800f164 <_printf_i+0xc4>
 800f15c:	0645      	lsls	r5, r0, #25
 800f15e:	d5fb      	bpl.n	800f158 <_printf_i+0xb8>
 800f160:	f9b3 5000 	ldrsh.w	r5, [r3]
 800f164:	2d00      	cmp	r5, #0
 800f166:	da03      	bge.n	800f170 <_printf_i+0xd0>
 800f168:	232d      	movs	r3, #45	@ 0x2d
 800f16a:	426d      	negs	r5, r5
 800f16c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800f170:	4859      	ldr	r0, [pc, #356]	@ (800f2d8 <_printf_i+0x238>)
 800f172:	230a      	movs	r3, #10
 800f174:	e011      	b.n	800f19a <_printf_i+0xfa>
 800f176:	6821      	ldr	r1, [r4, #0]
 800f178:	6833      	ldr	r3, [r6, #0]
 800f17a:	0608      	lsls	r0, r1, #24
 800f17c:	f853 5b04 	ldr.w	r5, [r3], #4
 800f180:	d402      	bmi.n	800f188 <_printf_i+0xe8>
 800f182:	0649      	lsls	r1, r1, #25
 800f184:	bf48      	it	mi
 800f186:	b2ad      	uxthmi	r5, r5
 800f188:	2f6f      	cmp	r7, #111	@ 0x6f
 800f18a:	4853      	ldr	r0, [pc, #332]	@ (800f2d8 <_printf_i+0x238>)
 800f18c:	6033      	str	r3, [r6, #0]
 800f18e:	bf14      	ite	ne
 800f190:	230a      	movne	r3, #10
 800f192:	2308      	moveq	r3, #8
 800f194:	2100      	movs	r1, #0
 800f196:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800f19a:	6866      	ldr	r6, [r4, #4]
 800f19c:	60a6      	str	r6, [r4, #8]
 800f19e:	2e00      	cmp	r6, #0
 800f1a0:	bfa2      	ittt	ge
 800f1a2:	6821      	ldrge	r1, [r4, #0]
 800f1a4:	f021 0104 	bicge.w	r1, r1, #4
 800f1a8:	6021      	strge	r1, [r4, #0]
 800f1aa:	b90d      	cbnz	r5, 800f1b0 <_printf_i+0x110>
 800f1ac:	2e00      	cmp	r6, #0
 800f1ae:	d04b      	beq.n	800f248 <_printf_i+0x1a8>
 800f1b0:	4616      	mov	r6, r2
 800f1b2:	fbb5 f1f3 	udiv	r1, r5, r3
 800f1b6:	fb03 5711 	mls	r7, r3, r1, r5
 800f1ba:	5dc7      	ldrb	r7, [r0, r7]
 800f1bc:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800f1c0:	462f      	mov	r7, r5
 800f1c2:	42bb      	cmp	r3, r7
 800f1c4:	460d      	mov	r5, r1
 800f1c6:	d9f4      	bls.n	800f1b2 <_printf_i+0x112>
 800f1c8:	2b08      	cmp	r3, #8
 800f1ca:	d10b      	bne.n	800f1e4 <_printf_i+0x144>
 800f1cc:	6823      	ldr	r3, [r4, #0]
 800f1ce:	07df      	lsls	r7, r3, #31
 800f1d0:	d508      	bpl.n	800f1e4 <_printf_i+0x144>
 800f1d2:	6923      	ldr	r3, [r4, #16]
 800f1d4:	6861      	ldr	r1, [r4, #4]
 800f1d6:	4299      	cmp	r1, r3
 800f1d8:	bfde      	ittt	le
 800f1da:	2330      	movle	r3, #48	@ 0x30
 800f1dc:	f806 3c01 	strble.w	r3, [r6, #-1]
 800f1e0:	f106 36ff 	addle.w	r6, r6, #4294967295
 800f1e4:	1b92      	subs	r2, r2, r6
 800f1e6:	6122      	str	r2, [r4, #16]
 800f1e8:	f8cd a000 	str.w	sl, [sp]
 800f1ec:	464b      	mov	r3, r9
 800f1ee:	aa03      	add	r2, sp, #12
 800f1f0:	4621      	mov	r1, r4
 800f1f2:	4640      	mov	r0, r8
 800f1f4:	f7ff fee6 	bl	800efc4 <_printf_common>
 800f1f8:	3001      	adds	r0, #1
 800f1fa:	d14a      	bne.n	800f292 <_printf_i+0x1f2>
 800f1fc:	f04f 30ff 	mov.w	r0, #4294967295
 800f200:	b004      	add	sp, #16
 800f202:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f206:	6823      	ldr	r3, [r4, #0]
 800f208:	f043 0320 	orr.w	r3, r3, #32
 800f20c:	6023      	str	r3, [r4, #0]
 800f20e:	4833      	ldr	r0, [pc, #204]	@ (800f2dc <_printf_i+0x23c>)
 800f210:	2778      	movs	r7, #120	@ 0x78
 800f212:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800f216:	6823      	ldr	r3, [r4, #0]
 800f218:	6831      	ldr	r1, [r6, #0]
 800f21a:	061f      	lsls	r7, r3, #24
 800f21c:	f851 5b04 	ldr.w	r5, [r1], #4
 800f220:	d402      	bmi.n	800f228 <_printf_i+0x188>
 800f222:	065f      	lsls	r7, r3, #25
 800f224:	bf48      	it	mi
 800f226:	b2ad      	uxthmi	r5, r5
 800f228:	6031      	str	r1, [r6, #0]
 800f22a:	07d9      	lsls	r1, r3, #31
 800f22c:	bf44      	itt	mi
 800f22e:	f043 0320 	orrmi.w	r3, r3, #32
 800f232:	6023      	strmi	r3, [r4, #0]
 800f234:	b11d      	cbz	r5, 800f23e <_printf_i+0x19e>
 800f236:	2310      	movs	r3, #16
 800f238:	e7ac      	b.n	800f194 <_printf_i+0xf4>
 800f23a:	4827      	ldr	r0, [pc, #156]	@ (800f2d8 <_printf_i+0x238>)
 800f23c:	e7e9      	b.n	800f212 <_printf_i+0x172>
 800f23e:	6823      	ldr	r3, [r4, #0]
 800f240:	f023 0320 	bic.w	r3, r3, #32
 800f244:	6023      	str	r3, [r4, #0]
 800f246:	e7f6      	b.n	800f236 <_printf_i+0x196>
 800f248:	4616      	mov	r6, r2
 800f24a:	e7bd      	b.n	800f1c8 <_printf_i+0x128>
 800f24c:	6833      	ldr	r3, [r6, #0]
 800f24e:	6825      	ldr	r5, [r4, #0]
 800f250:	6961      	ldr	r1, [r4, #20]
 800f252:	1d18      	adds	r0, r3, #4
 800f254:	6030      	str	r0, [r6, #0]
 800f256:	062e      	lsls	r6, r5, #24
 800f258:	681b      	ldr	r3, [r3, #0]
 800f25a:	d501      	bpl.n	800f260 <_printf_i+0x1c0>
 800f25c:	6019      	str	r1, [r3, #0]
 800f25e:	e002      	b.n	800f266 <_printf_i+0x1c6>
 800f260:	0668      	lsls	r0, r5, #25
 800f262:	d5fb      	bpl.n	800f25c <_printf_i+0x1bc>
 800f264:	8019      	strh	r1, [r3, #0]
 800f266:	2300      	movs	r3, #0
 800f268:	6123      	str	r3, [r4, #16]
 800f26a:	4616      	mov	r6, r2
 800f26c:	e7bc      	b.n	800f1e8 <_printf_i+0x148>
 800f26e:	6833      	ldr	r3, [r6, #0]
 800f270:	1d1a      	adds	r2, r3, #4
 800f272:	6032      	str	r2, [r6, #0]
 800f274:	681e      	ldr	r6, [r3, #0]
 800f276:	6862      	ldr	r2, [r4, #4]
 800f278:	2100      	movs	r1, #0
 800f27a:	4630      	mov	r0, r6
 800f27c:	f7f1 f848 	bl	8000310 <memchr>
 800f280:	b108      	cbz	r0, 800f286 <_printf_i+0x1e6>
 800f282:	1b80      	subs	r0, r0, r6
 800f284:	6060      	str	r0, [r4, #4]
 800f286:	6863      	ldr	r3, [r4, #4]
 800f288:	6123      	str	r3, [r4, #16]
 800f28a:	2300      	movs	r3, #0
 800f28c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800f290:	e7aa      	b.n	800f1e8 <_printf_i+0x148>
 800f292:	6923      	ldr	r3, [r4, #16]
 800f294:	4632      	mov	r2, r6
 800f296:	4649      	mov	r1, r9
 800f298:	4640      	mov	r0, r8
 800f29a:	47d0      	blx	sl
 800f29c:	3001      	adds	r0, #1
 800f29e:	d0ad      	beq.n	800f1fc <_printf_i+0x15c>
 800f2a0:	6823      	ldr	r3, [r4, #0]
 800f2a2:	079b      	lsls	r3, r3, #30
 800f2a4:	d413      	bmi.n	800f2ce <_printf_i+0x22e>
 800f2a6:	68e0      	ldr	r0, [r4, #12]
 800f2a8:	9b03      	ldr	r3, [sp, #12]
 800f2aa:	4298      	cmp	r0, r3
 800f2ac:	bfb8      	it	lt
 800f2ae:	4618      	movlt	r0, r3
 800f2b0:	e7a6      	b.n	800f200 <_printf_i+0x160>
 800f2b2:	2301      	movs	r3, #1
 800f2b4:	4632      	mov	r2, r6
 800f2b6:	4649      	mov	r1, r9
 800f2b8:	4640      	mov	r0, r8
 800f2ba:	47d0      	blx	sl
 800f2bc:	3001      	adds	r0, #1
 800f2be:	d09d      	beq.n	800f1fc <_printf_i+0x15c>
 800f2c0:	3501      	adds	r5, #1
 800f2c2:	68e3      	ldr	r3, [r4, #12]
 800f2c4:	9903      	ldr	r1, [sp, #12]
 800f2c6:	1a5b      	subs	r3, r3, r1
 800f2c8:	42ab      	cmp	r3, r5
 800f2ca:	dcf2      	bgt.n	800f2b2 <_printf_i+0x212>
 800f2cc:	e7eb      	b.n	800f2a6 <_printf_i+0x206>
 800f2ce:	2500      	movs	r5, #0
 800f2d0:	f104 0619 	add.w	r6, r4, #25
 800f2d4:	e7f5      	b.n	800f2c2 <_printf_i+0x222>
 800f2d6:	bf00      	nop
 800f2d8:	08012cb8 	.word	0x08012cb8
 800f2dc:	08012cc9 	.word	0x08012cc9

0800f2e0 <_scanf_float>:
 800f2e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f2e4:	b087      	sub	sp, #28
 800f2e6:	4617      	mov	r7, r2
 800f2e8:	9303      	str	r3, [sp, #12]
 800f2ea:	688b      	ldr	r3, [r1, #8]
 800f2ec:	1e5a      	subs	r2, r3, #1
 800f2ee:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800f2f2:	bf81      	itttt	hi
 800f2f4:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800f2f8:	eb03 0b05 	addhi.w	fp, r3, r5
 800f2fc:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800f300:	608b      	strhi	r3, [r1, #8]
 800f302:	680b      	ldr	r3, [r1, #0]
 800f304:	460a      	mov	r2, r1
 800f306:	f04f 0500 	mov.w	r5, #0
 800f30a:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800f30e:	f842 3b1c 	str.w	r3, [r2], #28
 800f312:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800f316:	4680      	mov	r8, r0
 800f318:	460c      	mov	r4, r1
 800f31a:	bf98      	it	ls
 800f31c:	f04f 0b00 	movls.w	fp, #0
 800f320:	9201      	str	r2, [sp, #4]
 800f322:	4616      	mov	r6, r2
 800f324:	46aa      	mov	sl, r5
 800f326:	46a9      	mov	r9, r5
 800f328:	9502      	str	r5, [sp, #8]
 800f32a:	68a2      	ldr	r2, [r4, #8]
 800f32c:	b152      	cbz	r2, 800f344 <_scanf_float+0x64>
 800f32e:	683b      	ldr	r3, [r7, #0]
 800f330:	781b      	ldrb	r3, [r3, #0]
 800f332:	2b4e      	cmp	r3, #78	@ 0x4e
 800f334:	d864      	bhi.n	800f400 <_scanf_float+0x120>
 800f336:	2b40      	cmp	r3, #64	@ 0x40
 800f338:	d83c      	bhi.n	800f3b4 <_scanf_float+0xd4>
 800f33a:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800f33e:	b2c8      	uxtb	r0, r1
 800f340:	280e      	cmp	r0, #14
 800f342:	d93a      	bls.n	800f3ba <_scanf_float+0xda>
 800f344:	f1b9 0f00 	cmp.w	r9, #0
 800f348:	d003      	beq.n	800f352 <_scanf_float+0x72>
 800f34a:	6823      	ldr	r3, [r4, #0]
 800f34c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800f350:	6023      	str	r3, [r4, #0]
 800f352:	f10a 3aff 	add.w	sl, sl, #4294967295
 800f356:	f1ba 0f01 	cmp.w	sl, #1
 800f35a:	f200 8117 	bhi.w	800f58c <_scanf_float+0x2ac>
 800f35e:	9b01      	ldr	r3, [sp, #4]
 800f360:	429e      	cmp	r6, r3
 800f362:	f200 8108 	bhi.w	800f576 <_scanf_float+0x296>
 800f366:	2001      	movs	r0, #1
 800f368:	b007      	add	sp, #28
 800f36a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f36e:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800f372:	2a0d      	cmp	r2, #13
 800f374:	d8e6      	bhi.n	800f344 <_scanf_float+0x64>
 800f376:	a101      	add	r1, pc, #4	@ (adr r1, 800f37c <_scanf_float+0x9c>)
 800f378:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800f37c:	0800f4c3 	.word	0x0800f4c3
 800f380:	0800f345 	.word	0x0800f345
 800f384:	0800f345 	.word	0x0800f345
 800f388:	0800f345 	.word	0x0800f345
 800f38c:	0800f523 	.word	0x0800f523
 800f390:	0800f4fb 	.word	0x0800f4fb
 800f394:	0800f345 	.word	0x0800f345
 800f398:	0800f345 	.word	0x0800f345
 800f39c:	0800f4d1 	.word	0x0800f4d1
 800f3a0:	0800f345 	.word	0x0800f345
 800f3a4:	0800f345 	.word	0x0800f345
 800f3a8:	0800f345 	.word	0x0800f345
 800f3ac:	0800f345 	.word	0x0800f345
 800f3b0:	0800f489 	.word	0x0800f489
 800f3b4:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800f3b8:	e7db      	b.n	800f372 <_scanf_float+0x92>
 800f3ba:	290e      	cmp	r1, #14
 800f3bc:	d8c2      	bhi.n	800f344 <_scanf_float+0x64>
 800f3be:	a001      	add	r0, pc, #4	@ (adr r0, 800f3c4 <_scanf_float+0xe4>)
 800f3c0:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800f3c4:	0800f479 	.word	0x0800f479
 800f3c8:	0800f345 	.word	0x0800f345
 800f3cc:	0800f479 	.word	0x0800f479
 800f3d0:	0800f50f 	.word	0x0800f50f
 800f3d4:	0800f345 	.word	0x0800f345
 800f3d8:	0800f421 	.word	0x0800f421
 800f3dc:	0800f45f 	.word	0x0800f45f
 800f3e0:	0800f45f 	.word	0x0800f45f
 800f3e4:	0800f45f 	.word	0x0800f45f
 800f3e8:	0800f45f 	.word	0x0800f45f
 800f3ec:	0800f45f 	.word	0x0800f45f
 800f3f0:	0800f45f 	.word	0x0800f45f
 800f3f4:	0800f45f 	.word	0x0800f45f
 800f3f8:	0800f45f 	.word	0x0800f45f
 800f3fc:	0800f45f 	.word	0x0800f45f
 800f400:	2b6e      	cmp	r3, #110	@ 0x6e
 800f402:	d809      	bhi.n	800f418 <_scanf_float+0x138>
 800f404:	2b60      	cmp	r3, #96	@ 0x60
 800f406:	d8b2      	bhi.n	800f36e <_scanf_float+0x8e>
 800f408:	2b54      	cmp	r3, #84	@ 0x54
 800f40a:	d07b      	beq.n	800f504 <_scanf_float+0x224>
 800f40c:	2b59      	cmp	r3, #89	@ 0x59
 800f40e:	d199      	bne.n	800f344 <_scanf_float+0x64>
 800f410:	2d07      	cmp	r5, #7
 800f412:	d197      	bne.n	800f344 <_scanf_float+0x64>
 800f414:	2508      	movs	r5, #8
 800f416:	e02c      	b.n	800f472 <_scanf_float+0x192>
 800f418:	2b74      	cmp	r3, #116	@ 0x74
 800f41a:	d073      	beq.n	800f504 <_scanf_float+0x224>
 800f41c:	2b79      	cmp	r3, #121	@ 0x79
 800f41e:	e7f6      	b.n	800f40e <_scanf_float+0x12e>
 800f420:	6821      	ldr	r1, [r4, #0]
 800f422:	05c8      	lsls	r0, r1, #23
 800f424:	d51b      	bpl.n	800f45e <_scanf_float+0x17e>
 800f426:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800f42a:	6021      	str	r1, [r4, #0]
 800f42c:	f109 0901 	add.w	r9, r9, #1
 800f430:	f1bb 0f00 	cmp.w	fp, #0
 800f434:	d003      	beq.n	800f43e <_scanf_float+0x15e>
 800f436:	3201      	adds	r2, #1
 800f438:	f10b 3bff 	add.w	fp, fp, #4294967295
 800f43c:	60a2      	str	r2, [r4, #8]
 800f43e:	68a3      	ldr	r3, [r4, #8]
 800f440:	3b01      	subs	r3, #1
 800f442:	60a3      	str	r3, [r4, #8]
 800f444:	6923      	ldr	r3, [r4, #16]
 800f446:	3301      	adds	r3, #1
 800f448:	6123      	str	r3, [r4, #16]
 800f44a:	687b      	ldr	r3, [r7, #4]
 800f44c:	3b01      	subs	r3, #1
 800f44e:	2b00      	cmp	r3, #0
 800f450:	607b      	str	r3, [r7, #4]
 800f452:	f340 8087 	ble.w	800f564 <_scanf_float+0x284>
 800f456:	683b      	ldr	r3, [r7, #0]
 800f458:	3301      	adds	r3, #1
 800f45a:	603b      	str	r3, [r7, #0]
 800f45c:	e765      	b.n	800f32a <_scanf_float+0x4a>
 800f45e:	eb1a 0105 	adds.w	r1, sl, r5
 800f462:	f47f af6f 	bne.w	800f344 <_scanf_float+0x64>
 800f466:	6822      	ldr	r2, [r4, #0]
 800f468:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800f46c:	6022      	str	r2, [r4, #0]
 800f46e:	460d      	mov	r5, r1
 800f470:	468a      	mov	sl, r1
 800f472:	f806 3b01 	strb.w	r3, [r6], #1
 800f476:	e7e2      	b.n	800f43e <_scanf_float+0x15e>
 800f478:	6822      	ldr	r2, [r4, #0]
 800f47a:	0610      	lsls	r0, r2, #24
 800f47c:	f57f af62 	bpl.w	800f344 <_scanf_float+0x64>
 800f480:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800f484:	6022      	str	r2, [r4, #0]
 800f486:	e7f4      	b.n	800f472 <_scanf_float+0x192>
 800f488:	f1ba 0f00 	cmp.w	sl, #0
 800f48c:	d10e      	bne.n	800f4ac <_scanf_float+0x1cc>
 800f48e:	f1b9 0f00 	cmp.w	r9, #0
 800f492:	d10e      	bne.n	800f4b2 <_scanf_float+0x1d2>
 800f494:	6822      	ldr	r2, [r4, #0]
 800f496:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800f49a:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800f49e:	d108      	bne.n	800f4b2 <_scanf_float+0x1d2>
 800f4a0:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800f4a4:	6022      	str	r2, [r4, #0]
 800f4a6:	f04f 0a01 	mov.w	sl, #1
 800f4aa:	e7e2      	b.n	800f472 <_scanf_float+0x192>
 800f4ac:	f1ba 0f02 	cmp.w	sl, #2
 800f4b0:	d055      	beq.n	800f55e <_scanf_float+0x27e>
 800f4b2:	2d01      	cmp	r5, #1
 800f4b4:	d002      	beq.n	800f4bc <_scanf_float+0x1dc>
 800f4b6:	2d04      	cmp	r5, #4
 800f4b8:	f47f af44 	bne.w	800f344 <_scanf_float+0x64>
 800f4bc:	3501      	adds	r5, #1
 800f4be:	b2ed      	uxtb	r5, r5
 800f4c0:	e7d7      	b.n	800f472 <_scanf_float+0x192>
 800f4c2:	f1ba 0f01 	cmp.w	sl, #1
 800f4c6:	f47f af3d 	bne.w	800f344 <_scanf_float+0x64>
 800f4ca:	f04f 0a02 	mov.w	sl, #2
 800f4ce:	e7d0      	b.n	800f472 <_scanf_float+0x192>
 800f4d0:	b97d      	cbnz	r5, 800f4f2 <_scanf_float+0x212>
 800f4d2:	f1b9 0f00 	cmp.w	r9, #0
 800f4d6:	f47f af38 	bne.w	800f34a <_scanf_float+0x6a>
 800f4da:	6822      	ldr	r2, [r4, #0]
 800f4dc:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800f4e0:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800f4e4:	f040 8101 	bne.w	800f6ea <_scanf_float+0x40a>
 800f4e8:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800f4ec:	6022      	str	r2, [r4, #0]
 800f4ee:	2501      	movs	r5, #1
 800f4f0:	e7bf      	b.n	800f472 <_scanf_float+0x192>
 800f4f2:	2d03      	cmp	r5, #3
 800f4f4:	d0e2      	beq.n	800f4bc <_scanf_float+0x1dc>
 800f4f6:	2d05      	cmp	r5, #5
 800f4f8:	e7de      	b.n	800f4b8 <_scanf_float+0x1d8>
 800f4fa:	2d02      	cmp	r5, #2
 800f4fc:	f47f af22 	bne.w	800f344 <_scanf_float+0x64>
 800f500:	2503      	movs	r5, #3
 800f502:	e7b6      	b.n	800f472 <_scanf_float+0x192>
 800f504:	2d06      	cmp	r5, #6
 800f506:	f47f af1d 	bne.w	800f344 <_scanf_float+0x64>
 800f50a:	2507      	movs	r5, #7
 800f50c:	e7b1      	b.n	800f472 <_scanf_float+0x192>
 800f50e:	6822      	ldr	r2, [r4, #0]
 800f510:	0591      	lsls	r1, r2, #22
 800f512:	f57f af17 	bpl.w	800f344 <_scanf_float+0x64>
 800f516:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800f51a:	6022      	str	r2, [r4, #0]
 800f51c:	f8cd 9008 	str.w	r9, [sp, #8]
 800f520:	e7a7      	b.n	800f472 <_scanf_float+0x192>
 800f522:	6822      	ldr	r2, [r4, #0]
 800f524:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800f528:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800f52c:	d006      	beq.n	800f53c <_scanf_float+0x25c>
 800f52e:	0550      	lsls	r0, r2, #21
 800f530:	f57f af08 	bpl.w	800f344 <_scanf_float+0x64>
 800f534:	f1b9 0f00 	cmp.w	r9, #0
 800f538:	f000 80d7 	beq.w	800f6ea <_scanf_float+0x40a>
 800f53c:	0591      	lsls	r1, r2, #22
 800f53e:	bf58      	it	pl
 800f540:	9902      	ldrpl	r1, [sp, #8]
 800f542:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800f546:	bf58      	it	pl
 800f548:	eba9 0101 	subpl.w	r1, r9, r1
 800f54c:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800f550:	bf58      	it	pl
 800f552:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800f556:	6022      	str	r2, [r4, #0]
 800f558:	f04f 0900 	mov.w	r9, #0
 800f55c:	e789      	b.n	800f472 <_scanf_float+0x192>
 800f55e:	f04f 0a03 	mov.w	sl, #3
 800f562:	e786      	b.n	800f472 <_scanf_float+0x192>
 800f564:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800f568:	4639      	mov	r1, r7
 800f56a:	4640      	mov	r0, r8
 800f56c:	4798      	blx	r3
 800f56e:	2800      	cmp	r0, #0
 800f570:	f43f aedb 	beq.w	800f32a <_scanf_float+0x4a>
 800f574:	e6e6      	b.n	800f344 <_scanf_float+0x64>
 800f576:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800f57a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800f57e:	463a      	mov	r2, r7
 800f580:	4640      	mov	r0, r8
 800f582:	4798      	blx	r3
 800f584:	6923      	ldr	r3, [r4, #16]
 800f586:	3b01      	subs	r3, #1
 800f588:	6123      	str	r3, [r4, #16]
 800f58a:	e6e8      	b.n	800f35e <_scanf_float+0x7e>
 800f58c:	1e6b      	subs	r3, r5, #1
 800f58e:	2b06      	cmp	r3, #6
 800f590:	d824      	bhi.n	800f5dc <_scanf_float+0x2fc>
 800f592:	2d02      	cmp	r5, #2
 800f594:	d836      	bhi.n	800f604 <_scanf_float+0x324>
 800f596:	9b01      	ldr	r3, [sp, #4]
 800f598:	429e      	cmp	r6, r3
 800f59a:	f67f aee4 	bls.w	800f366 <_scanf_float+0x86>
 800f59e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800f5a2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800f5a6:	463a      	mov	r2, r7
 800f5a8:	4640      	mov	r0, r8
 800f5aa:	4798      	blx	r3
 800f5ac:	6923      	ldr	r3, [r4, #16]
 800f5ae:	3b01      	subs	r3, #1
 800f5b0:	6123      	str	r3, [r4, #16]
 800f5b2:	e7f0      	b.n	800f596 <_scanf_float+0x2b6>
 800f5b4:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800f5b8:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800f5bc:	463a      	mov	r2, r7
 800f5be:	4640      	mov	r0, r8
 800f5c0:	4798      	blx	r3
 800f5c2:	6923      	ldr	r3, [r4, #16]
 800f5c4:	3b01      	subs	r3, #1
 800f5c6:	6123      	str	r3, [r4, #16]
 800f5c8:	f10a 3aff 	add.w	sl, sl, #4294967295
 800f5cc:	fa5f fa8a 	uxtb.w	sl, sl
 800f5d0:	f1ba 0f02 	cmp.w	sl, #2
 800f5d4:	d1ee      	bne.n	800f5b4 <_scanf_float+0x2d4>
 800f5d6:	3d03      	subs	r5, #3
 800f5d8:	b2ed      	uxtb	r5, r5
 800f5da:	1b76      	subs	r6, r6, r5
 800f5dc:	6823      	ldr	r3, [r4, #0]
 800f5de:	05da      	lsls	r2, r3, #23
 800f5e0:	d530      	bpl.n	800f644 <_scanf_float+0x364>
 800f5e2:	055b      	lsls	r3, r3, #21
 800f5e4:	d511      	bpl.n	800f60a <_scanf_float+0x32a>
 800f5e6:	9b01      	ldr	r3, [sp, #4]
 800f5e8:	429e      	cmp	r6, r3
 800f5ea:	f67f aebc 	bls.w	800f366 <_scanf_float+0x86>
 800f5ee:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800f5f2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800f5f6:	463a      	mov	r2, r7
 800f5f8:	4640      	mov	r0, r8
 800f5fa:	4798      	blx	r3
 800f5fc:	6923      	ldr	r3, [r4, #16]
 800f5fe:	3b01      	subs	r3, #1
 800f600:	6123      	str	r3, [r4, #16]
 800f602:	e7f0      	b.n	800f5e6 <_scanf_float+0x306>
 800f604:	46aa      	mov	sl, r5
 800f606:	46b3      	mov	fp, r6
 800f608:	e7de      	b.n	800f5c8 <_scanf_float+0x2e8>
 800f60a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800f60e:	6923      	ldr	r3, [r4, #16]
 800f610:	2965      	cmp	r1, #101	@ 0x65
 800f612:	f103 33ff 	add.w	r3, r3, #4294967295
 800f616:	f106 35ff 	add.w	r5, r6, #4294967295
 800f61a:	6123      	str	r3, [r4, #16]
 800f61c:	d00c      	beq.n	800f638 <_scanf_float+0x358>
 800f61e:	2945      	cmp	r1, #69	@ 0x45
 800f620:	d00a      	beq.n	800f638 <_scanf_float+0x358>
 800f622:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800f626:	463a      	mov	r2, r7
 800f628:	4640      	mov	r0, r8
 800f62a:	4798      	blx	r3
 800f62c:	6923      	ldr	r3, [r4, #16]
 800f62e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800f632:	3b01      	subs	r3, #1
 800f634:	1eb5      	subs	r5, r6, #2
 800f636:	6123      	str	r3, [r4, #16]
 800f638:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800f63c:	463a      	mov	r2, r7
 800f63e:	4640      	mov	r0, r8
 800f640:	4798      	blx	r3
 800f642:	462e      	mov	r6, r5
 800f644:	6822      	ldr	r2, [r4, #0]
 800f646:	f012 0210 	ands.w	r2, r2, #16
 800f64a:	d001      	beq.n	800f650 <_scanf_float+0x370>
 800f64c:	2000      	movs	r0, #0
 800f64e:	e68b      	b.n	800f368 <_scanf_float+0x88>
 800f650:	7032      	strb	r2, [r6, #0]
 800f652:	6823      	ldr	r3, [r4, #0]
 800f654:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800f658:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800f65c:	d11a      	bne.n	800f694 <_scanf_float+0x3b4>
 800f65e:	9b02      	ldr	r3, [sp, #8]
 800f660:	454b      	cmp	r3, r9
 800f662:	eba3 0209 	sub.w	r2, r3, r9
 800f666:	d121      	bne.n	800f6ac <_scanf_float+0x3cc>
 800f668:	9901      	ldr	r1, [sp, #4]
 800f66a:	2200      	movs	r2, #0
 800f66c:	4640      	mov	r0, r8
 800f66e:	f7ff f9f9 	bl	800ea64 <_strtod_r>
 800f672:	9b03      	ldr	r3, [sp, #12]
 800f674:	6821      	ldr	r1, [r4, #0]
 800f676:	681b      	ldr	r3, [r3, #0]
 800f678:	f011 0f02 	tst.w	r1, #2
 800f67c:	f103 0204 	add.w	r2, r3, #4
 800f680:	d01f      	beq.n	800f6c2 <_scanf_float+0x3e2>
 800f682:	9903      	ldr	r1, [sp, #12]
 800f684:	600a      	str	r2, [r1, #0]
 800f686:	681b      	ldr	r3, [r3, #0]
 800f688:	ed83 0b00 	vstr	d0, [r3]
 800f68c:	68e3      	ldr	r3, [r4, #12]
 800f68e:	3301      	adds	r3, #1
 800f690:	60e3      	str	r3, [r4, #12]
 800f692:	e7db      	b.n	800f64c <_scanf_float+0x36c>
 800f694:	9b04      	ldr	r3, [sp, #16]
 800f696:	2b00      	cmp	r3, #0
 800f698:	d0e6      	beq.n	800f668 <_scanf_float+0x388>
 800f69a:	9905      	ldr	r1, [sp, #20]
 800f69c:	230a      	movs	r3, #10
 800f69e:	3101      	adds	r1, #1
 800f6a0:	4640      	mov	r0, r8
 800f6a2:	f002 f8e7 	bl	8011874 <_strtol_r>
 800f6a6:	9b04      	ldr	r3, [sp, #16]
 800f6a8:	9e05      	ldr	r6, [sp, #20]
 800f6aa:	1ac2      	subs	r2, r0, r3
 800f6ac:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800f6b0:	429e      	cmp	r6, r3
 800f6b2:	bf28      	it	cs
 800f6b4:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800f6b8:	490d      	ldr	r1, [pc, #52]	@ (800f6f0 <_scanf_float+0x410>)
 800f6ba:	4630      	mov	r0, r6
 800f6bc:	f000 f8de 	bl	800f87c <siprintf>
 800f6c0:	e7d2      	b.n	800f668 <_scanf_float+0x388>
 800f6c2:	f011 0f04 	tst.w	r1, #4
 800f6c6:	9903      	ldr	r1, [sp, #12]
 800f6c8:	600a      	str	r2, [r1, #0]
 800f6ca:	d1dc      	bne.n	800f686 <_scanf_float+0x3a6>
 800f6cc:	eeb4 0b40 	vcmp.f64	d0, d0
 800f6d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f6d4:	681d      	ldr	r5, [r3, #0]
 800f6d6:	d705      	bvc.n	800f6e4 <_scanf_float+0x404>
 800f6d8:	4806      	ldr	r0, [pc, #24]	@ (800f6f4 <_scanf_float+0x414>)
 800f6da:	f000 fa25 	bl	800fb28 <nanf>
 800f6de:	ed85 0a00 	vstr	s0, [r5]
 800f6e2:	e7d3      	b.n	800f68c <_scanf_float+0x3ac>
 800f6e4:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 800f6e8:	e7f9      	b.n	800f6de <_scanf_float+0x3fe>
 800f6ea:	f04f 0900 	mov.w	r9, #0
 800f6ee:	e630      	b.n	800f352 <_scanf_float+0x72>
 800f6f0:	08012cda 	.word	0x08012cda
 800f6f4:	08013098 	.word	0x08013098

0800f6f8 <std>:
 800f6f8:	2300      	movs	r3, #0
 800f6fa:	b510      	push	{r4, lr}
 800f6fc:	4604      	mov	r4, r0
 800f6fe:	e9c0 3300 	strd	r3, r3, [r0]
 800f702:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800f706:	6083      	str	r3, [r0, #8]
 800f708:	8181      	strh	r1, [r0, #12]
 800f70a:	6643      	str	r3, [r0, #100]	@ 0x64
 800f70c:	81c2      	strh	r2, [r0, #14]
 800f70e:	6183      	str	r3, [r0, #24]
 800f710:	4619      	mov	r1, r3
 800f712:	2208      	movs	r2, #8
 800f714:	305c      	adds	r0, #92	@ 0x5c
 800f716:	f000 f940 	bl	800f99a <memset>
 800f71a:	4b0d      	ldr	r3, [pc, #52]	@ (800f750 <std+0x58>)
 800f71c:	6263      	str	r3, [r4, #36]	@ 0x24
 800f71e:	4b0d      	ldr	r3, [pc, #52]	@ (800f754 <std+0x5c>)
 800f720:	62a3      	str	r3, [r4, #40]	@ 0x28
 800f722:	4b0d      	ldr	r3, [pc, #52]	@ (800f758 <std+0x60>)
 800f724:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800f726:	4b0d      	ldr	r3, [pc, #52]	@ (800f75c <std+0x64>)
 800f728:	6323      	str	r3, [r4, #48]	@ 0x30
 800f72a:	4b0d      	ldr	r3, [pc, #52]	@ (800f760 <std+0x68>)
 800f72c:	6224      	str	r4, [r4, #32]
 800f72e:	429c      	cmp	r4, r3
 800f730:	d006      	beq.n	800f740 <std+0x48>
 800f732:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800f736:	4294      	cmp	r4, r2
 800f738:	d002      	beq.n	800f740 <std+0x48>
 800f73a:	33d0      	adds	r3, #208	@ 0xd0
 800f73c:	429c      	cmp	r4, r3
 800f73e:	d105      	bne.n	800f74c <std+0x54>
 800f740:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800f744:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f748:	f000 b9d2 	b.w	800faf0 <__retarget_lock_init_recursive>
 800f74c:	bd10      	pop	{r4, pc}
 800f74e:	bf00      	nop
 800f750:	0800f911 	.word	0x0800f911
 800f754:	0800f937 	.word	0x0800f937
 800f758:	0800f96f 	.word	0x0800f96f
 800f75c:	0800f993 	.word	0x0800f993
 800f760:	24000d20 	.word	0x24000d20

0800f764 <stdio_exit_handler>:
 800f764:	4a02      	ldr	r2, [pc, #8]	@ (800f770 <stdio_exit_handler+0xc>)
 800f766:	4903      	ldr	r1, [pc, #12]	@ (800f774 <stdio_exit_handler+0x10>)
 800f768:	4803      	ldr	r0, [pc, #12]	@ (800f778 <stdio_exit_handler+0x14>)
 800f76a:	f000 b869 	b.w	800f840 <_fwalk_sglue>
 800f76e:	bf00      	nop
 800f770:	2400004c 	.word	0x2400004c
 800f774:	0801227d 	.word	0x0801227d
 800f778:	240001c8 	.word	0x240001c8

0800f77c <cleanup_stdio>:
 800f77c:	6841      	ldr	r1, [r0, #4]
 800f77e:	4b0c      	ldr	r3, [pc, #48]	@ (800f7b0 <cleanup_stdio+0x34>)
 800f780:	4299      	cmp	r1, r3
 800f782:	b510      	push	{r4, lr}
 800f784:	4604      	mov	r4, r0
 800f786:	d001      	beq.n	800f78c <cleanup_stdio+0x10>
 800f788:	f002 fd78 	bl	801227c <_fflush_r>
 800f78c:	68a1      	ldr	r1, [r4, #8]
 800f78e:	4b09      	ldr	r3, [pc, #36]	@ (800f7b4 <cleanup_stdio+0x38>)
 800f790:	4299      	cmp	r1, r3
 800f792:	d002      	beq.n	800f79a <cleanup_stdio+0x1e>
 800f794:	4620      	mov	r0, r4
 800f796:	f002 fd71 	bl	801227c <_fflush_r>
 800f79a:	68e1      	ldr	r1, [r4, #12]
 800f79c:	4b06      	ldr	r3, [pc, #24]	@ (800f7b8 <cleanup_stdio+0x3c>)
 800f79e:	4299      	cmp	r1, r3
 800f7a0:	d004      	beq.n	800f7ac <cleanup_stdio+0x30>
 800f7a2:	4620      	mov	r0, r4
 800f7a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f7a8:	f002 bd68 	b.w	801227c <_fflush_r>
 800f7ac:	bd10      	pop	{r4, pc}
 800f7ae:	bf00      	nop
 800f7b0:	24000d20 	.word	0x24000d20
 800f7b4:	24000d88 	.word	0x24000d88
 800f7b8:	24000df0 	.word	0x24000df0

0800f7bc <global_stdio_init.part.0>:
 800f7bc:	b510      	push	{r4, lr}
 800f7be:	4b0b      	ldr	r3, [pc, #44]	@ (800f7ec <global_stdio_init.part.0+0x30>)
 800f7c0:	4c0b      	ldr	r4, [pc, #44]	@ (800f7f0 <global_stdio_init.part.0+0x34>)
 800f7c2:	4a0c      	ldr	r2, [pc, #48]	@ (800f7f4 <global_stdio_init.part.0+0x38>)
 800f7c4:	601a      	str	r2, [r3, #0]
 800f7c6:	4620      	mov	r0, r4
 800f7c8:	2200      	movs	r2, #0
 800f7ca:	2104      	movs	r1, #4
 800f7cc:	f7ff ff94 	bl	800f6f8 <std>
 800f7d0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800f7d4:	2201      	movs	r2, #1
 800f7d6:	2109      	movs	r1, #9
 800f7d8:	f7ff ff8e 	bl	800f6f8 <std>
 800f7dc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800f7e0:	2202      	movs	r2, #2
 800f7e2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f7e6:	2112      	movs	r1, #18
 800f7e8:	f7ff bf86 	b.w	800f6f8 <std>
 800f7ec:	24000e58 	.word	0x24000e58
 800f7f0:	24000d20 	.word	0x24000d20
 800f7f4:	0800f765 	.word	0x0800f765

0800f7f8 <__sfp_lock_acquire>:
 800f7f8:	4801      	ldr	r0, [pc, #4]	@ (800f800 <__sfp_lock_acquire+0x8>)
 800f7fa:	f000 b97a 	b.w	800faf2 <__retarget_lock_acquire_recursive>
 800f7fe:	bf00      	nop
 800f800:	24000e61 	.word	0x24000e61

0800f804 <__sfp_lock_release>:
 800f804:	4801      	ldr	r0, [pc, #4]	@ (800f80c <__sfp_lock_release+0x8>)
 800f806:	f000 b975 	b.w	800faf4 <__retarget_lock_release_recursive>
 800f80a:	bf00      	nop
 800f80c:	24000e61 	.word	0x24000e61

0800f810 <__sinit>:
 800f810:	b510      	push	{r4, lr}
 800f812:	4604      	mov	r4, r0
 800f814:	f7ff fff0 	bl	800f7f8 <__sfp_lock_acquire>
 800f818:	6a23      	ldr	r3, [r4, #32]
 800f81a:	b11b      	cbz	r3, 800f824 <__sinit+0x14>
 800f81c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f820:	f7ff bff0 	b.w	800f804 <__sfp_lock_release>
 800f824:	4b04      	ldr	r3, [pc, #16]	@ (800f838 <__sinit+0x28>)
 800f826:	6223      	str	r3, [r4, #32]
 800f828:	4b04      	ldr	r3, [pc, #16]	@ (800f83c <__sinit+0x2c>)
 800f82a:	681b      	ldr	r3, [r3, #0]
 800f82c:	2b00      	cmp	r3, #0
 800f82e:	d1f5      	bne.n	800f81c <__sinit+0xc>
 800f830:	f7ff ffc4 	bl	800f7bc <global_stdio_init.part.0>
 800f834:	e7f2      	b.n	800f81c <__sinit+0xc>
 800f836:	bf00      	nop
 800f838:	0800f77d 	.word	0x0800f77d
 800f83c:	24000e58 	.word	0x24000e58

0800f840 <_fwalk_sglue>:
 800f840:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f844:	4607      	mov	r7, r0
 800f846:	4688      	mov	r8, r1
 800f848:	4614      	mov	r4, r2
 800f84a:	2600      	movs	r6, #0
 800f84c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800f850:	f1b9 0901 	subs.w	r9, r9, #1
 800f854:	d505      	bpl.n	800f862 <_fwalk_sglue+0x22>
 800f856:	6824      	ldr	r4, [r4, #0]
 800f858:	2c00      	cmp	r4, #0
 800f85a:	d1f7      	bne.n	800f84c <_fwalk_sglue+0xc>
 800f85c:	4630      	mov	r0, r6
 800f85e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f862:	89ab      	ldrh	r3, [r5, #12]
 800f864:	2b01      	cmp	r3, #1
 800f866:	d907      	bls.n	800f878 <_fwalk_sglue+0x38>
 800f868:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800f86c:	3301      	adds	r3, #1
 800f86e:	d003      	beq.n	800f878 <_fwalk_sglue+0x38>
 800f870:	4629      	mov	r1, r5
 800f872:	4638      	mov	r0, r7
 800f874:	47c0      	blx	r8
 800f876:	4306      	orrs	r6, r0
 800f878:	3568      	adds	r5, #104	@ 0x68
 800f87a:	e7e9      	b.n	800f850 <_fwalk_sglue+0x10>

0800f87c <siprintf>:
 800f87c:	b40e      	push	{r1, r2, r3}
 800f87e:	b500      	push	{lr}
 800f880:	b09c      	sub	sp, #112	@ 0x70
 800f882:	ab1d      	add	r3, sp, #116	@ 0x74
 800f884:	9002      	str	r0, [sp, #8]
 800f886:	9006      	str	r0, [sp, #24]
 800f888:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800f88c:	4809      	ldr	r0, [pc, #36]	@ (800f8b4 <siprintf+0x38>)
 800f88e:	9107      	str	r1, [sp, #28]
 800f890:	9104      	str	r1, [sp, #16]
 800f892:	4909      	ldr	r1, [pc, #36]	@ (800f8b8 <siprintf+0x3c>)
 800f894:	f853 2b04 	ldr.w	r2, [r3], #4
 800f898:	9105      	str	r1, [sp, #20]
 800f89a:	6800      	ldr	r0, [r0, #0]
 800f89c:	9301      	str	r3, [sp, #4]
 800f89e:	a902      	add	r1, sp, #8
 800f8a0:	f002 f852 	bl	8011948 <_svfiprintf_r>
 800f8a4:	9b02      	ldr	r3, [sp, #8]
 800f8a6:	2200      	movs	r2, #0
 800f8a8:	701a      	strb	r2, [r3, #0]
 800f8aa:	b01c      	add	sp, #112	@ 0x70
 800f8ac:	f85d eb04 	ldr.w	lr, [sp], #4
 800f8b0:	b003      	add	sp, #12
 800f8b2:	4770      	bx	lr
 800f8b4:	240001c4 	.word	0x240001c4
 800f8b8:	ffff0208 	.word	0xffff0208

0800f8bc <siscanf>:
 800f8bc:	b40e      	push	{r1, r2, r3}
 800f8be:	b530      	push	{r4, r5, lr}
 800f8c0:	b09c      	sub	sp, #112	@ 0x70
 800f8c2:	ac1f      	add	r4, sp, #124	@ 0x7c
 800f8c4:	f44f 7201 	mov.w	r2, #516	@ 0x204
 800f8c8:	f854 5b04 	ldr.w	r5, [r4], #4
 800f8cc:	f8ad 2014 	strh.w	r2, [sp, #20]
 800f8d0:	9002      	str	r0, [sp, #8]
 800f8d2:	9006      	str	r0, [sp, #24]
 800f8d4:	f7f0 fd6c 	bl	80003b0 <strlen>
 800f8d8:	4b0b      	ldr	r3, [pc, #44]	@ (800f908 <siscanf+0x4c>)
 800f8da:	9003      	str	r0, [sp, #12]
 800f8dc:	9007      	str	r0, [sp, #28]
 800f8de:	930b      	str	r3, [sp, #44]	@ 0x2c
 800f8e0:	480a      	ldr	r0, [pc, #40]	@ (800f90c <siscanf+0x50>)
 800f8e2:	9401      	str	r4, [sp, #4]
 800f8e4:	2300      	movs	r3, #0
 800f8e6:	930f      	str	r3, [sp, #60]	@ 0x3c
 800f8e8:	9314      	str	r3, [sp, #80]	@ 0x50
 800f8ea:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800f8ee:	f8ad 3016 	strh.w	r3, [sp, #22]
 800f8f2:	462a      	mov	r2, r5
 800f8f4:	4623      	mov	r3, r4
 800f8f6:	a902      	add	r1, sp, #8
 800f8f8:	6800      	ldr	r0, [r0, #0]
 800f8fa:	f002 f979 	bl	8011bf0 <__ssvfiscanf_r>
 800f8fe:	b01c      	add	sp, #112	@ 0x70
 800f900:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800f904:	b003      	add	sp, #12
 800f906:	4770      	bx	lr
 800f908:	0800f933 	.word	0x0800f933
 800f90c:	240001c4 	.word	0x240001c4

0800f910 <__sread>:
 800f910:	b510      	push	{r4, lr}
 800f912:	460c      	mov	r4, r1
 800f914:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f918:	f000 f88c 	bl	800fa34 <_read_r>
 800f91c:	2800      	cmp	r0, #0
 800f91e:	bfab      	itete	ge
 800f920:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800f922:	89a3      	ldrhlt	r3, [r4, #12]
 800f924:	181b      	addge	r3, r3, r0
 800f926:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800f92a:	bfac      	ite	ge
 800f92c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800f92e:	81a3      	strhlt	r3, [r4, #12]
 800f930:	bd10      	pop	{r4, pc}

0800f932 <__seofread>:
 800f932:	2000      	movs	r0, #0
 800f934:	4770      	bx	lr

0800f936 <__swrite>:
 800f936:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f93a:	461f      	mov	r7, r3
 800f93c:	898b      	ldrh	r3, [r1, #12]
 800f93e:	05db      	lsls	r3, r3, #23
 800f940:	4605      	mov	r5, r0
 800f942:	460c      	mov	r4, r1
 800f944:	4616      	mov	r6, r2
 800f946:	d505      	bpl.n	800f954 <__swrite+0x1e>
 800f948:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f94c:	2302      	movs	r3, #2
 800f94e:	2200      	movs	r2, #0
 800f950:	f000 f85e 	bl	800fa10 <_lseek_r>
 800f954:	89a3      	ldrh	r3, [r4, #12]
 800f956:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f95a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800f95e:	81a3      	strh	r3, [r4, #12]
 800f960:	4632      	mov	r2, r6
 800f962:	463b      	mov	r3, r7
 800f964:	4628      	mov	r0, r5
 800f966:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f96a:	f000 b885 	b.w	800fa78 <_write_r>

0800f96e <__sseek>:
 800f96e:	b510      	push	{r4, lr}
 800f970:	460c      	mov	r4, r1
 800f972:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f976:	f000 f84b 	bl	800fa10 <_lseek_r>
 800f97a:	1c43      	adds	r3, r0, #1
 800f97c:	89a3      	ldrh	r3, [r4, #12]
 800f97e:	bf15      	itete	ne
 800f980:	6560      	strne	r0, [r4, #84]	@ 0x54
 800f982:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800f986:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800f98a:	81a3      	strheq	r3, [r4, #12]
 800f98c:	bf18      	it	ne
 800f98e:	81a3      	strhne	r3, [r4, #12]
 800f990:	bd10      	pop	{r4, pc}

0800f992 <__sclose>:
 800f992:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f996:	f000 b82b 	b.w	800f9f0 <_close_r>

0800f99a <memset>:
 800f99a:	4402      	add	r2, r0
 800f99c:	4603      	mov	r3, r0
 800f99e:	4293      	cmp	r3, r2
 800f9a0:	d100      	bne.n	800f9a4 <memset+0xa>
 800f9a2:	4770      	bx	lr
 800f9a4:	f803 1b01 	strb.w	r1, [r3], #1
 800f9a8:	e7f9      	b.n	800f99e <memset+0x4>

0800f9aa <strchr>:
 800f9aa:	b2c9      	uxtb	r1, r1
 800f9ac:	4603      	mov	r3, r0
 800f9ae:	4618      	mov	r0, r3
 800f9b0:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f9b4:	b112      	cbz	r2, 800f9bc <strchr+0x12>
 800f9b6:	428a      	cmp	r2, r1
 800f9b8:	d1f9      	bne.n	800f9ae <strchr+0x4>
 800f9ba:	4770      	bx	lr
 800f9bc:	2900      	cmp	r1, #0
 800f9be:	bf18      	it	ne
 800f9c0:	2000      	movne	r0, #0
 800f9c2:	4770      	bx	lr

0800f9c4 <strncmp>:
 800f9c4:	b510      	push	{r4, lr}
 800f9c6:	b16a      	cbz	r2, 800f9e4 <strncmp+0x20>
 800f9c8:	3901      	subs	r1, #1
 800f9ca:	1884      	adds	r4, r0, r2
 800f9cc:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f9d0:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800f9d4:	429a      	cmp	r2, r3
 800f9d6:	d103      	bne.n	800f9e0 <strncmp+0x1c>
 800f9d8:	42a0      	cmp	r0, r4
 800f9da:	d001      	beq.n	800f9e0 <strncmp+0x1c>
 800f9dc:	2a00      	cmp	r2, #0
 800f9de:	d1f5      	bne.n	800f9cc <strncmp+0x8>
 800f9e0:	1ad0      	subs	r0, r2, r3
 800f9e2:	bd10      	pop	{r4, pc}
 800f9e4:	4610      	mov	r0, r2
 800f9e6:	e7fc      	b.n	800f9e2 <strncmp+0x1e>

0800f9e8 <_localeconv_r>:
 800f9e8:	4800      	ldr	r0, [pc, #0]	@ (800f9ec <_localeconv_r+0x4>)
 800f9ea:	4770      	bx	lr
 800f9ec:	24000148 	.word	0x24000148

0800f9f0 <_close_r>:
 800f9f0:	b538      	push	{r3, r4, r5, lr}
 800f9f2:	4d06      	ldr	r5, [pc, #24]	@ (800fa0c <_close_r+0x1c>)
 800f9f4:	2300      	movs	r3, #0
 800f9f6:	4604      	mov	r4, r0
 800f9f8:	4608      	mov	r0, r1
 800f9fa:	602b      	str	r3, [r5, #0]
 800f9fc:	f7f1 ffc0 	bl	8001980 <_close>
 800fa00:	1c43      	adds	r3, r0, #1
 800fa02:	d102      	bne.n	800fa0a <_close_r+0x1a>
 800fa04:	682b      	ldr	r3, [r5, #0]
 800fa06:	b103      	cbz	r3, 800fa0a <_close_r+0x1a>
 800fa08:	6023      	str	r3, [r4, #0]
 800fa0a:	bd38      	pop	{r3, r4, r5, pc}
 800fa0c:	24000e5c 	.word	0x24000e5c

0800fa10 <_lseek_r>:
 800fa10:	b538      	push	{r3, r4, r5, lr}
 800fa12:	4d07      	ldr	r5, [pc, #28]	@ (800fa30 <_lseek_r+0x20>)
 800fa14:	4604      	mov	r4, r0
 800fa16:	4608      	mov	r0, r1
 800fa18:	4611      	mov	r1, r2
 800fa1a:	2200      	movs	r2, #0
 800fa1c:	602a      	str	r2, [r5, #0]
 800fa1e:	461a      	mov	r2, r3
 800fa20:	f7f1 ffd5 	bl	80019ce <_lseek>
 800fa24:	1c43      	adds	r3, r0, #1
 800fa26:	d102      	bne.n	800fa2e <_lseek_r+0x1e>
 800fa28:	682b      	ldr	r3, [r5, #0]
 800fa2a:	b103      	cbz	r3, 800fa2e <_lseek_r+0x1e>
 800fa2c:	6023      	str	r3, [r4, #0]
 800fa2e:	bd38      	pop	{r3, r4, r5, pc}
 800fa30:	24000e5c 	.word	0x24000e5c

0800fa34 <_read_r>:
 800fa34:	b538      	push	{r3, r4, r5, lr}
 800fa36:	4d07      	ldr	r5, [pc, #28]	@ (800fa54 <_read_r+0x20>)
 800fa38:	4604      	mov	r4, r0
 800fa3a:	4608      	mov	r0, r1
 800fa3c:	4611      	mov	r1, r2
 800fa3e:	2200      	movs	r2, #0
 800fa40:	602a      	str	r2, [r5, #0]
 800fa42:	461a      	mov	r2, r3
 800fa44:	f7f1 ff63 	bl	800190e <_read>
 800fa48:	1c43      	adds	r3, r0, #1
 800fa4a:	d102      	bne.n	800fa52 <_read_r+0x1e>
 800fa4c:	682b      	ldr	r3, [r5, #0]
 800fa4e:	b103      	cbz	r3, 800fa52 <_read_r+0x1e>
 800fa50:	6023      	str	r3, [r4, #0]
 800fa52:	bd38      	pop	{r3, r4, r5, pc}
 800fa54:	24000e5c 	.word	0x24000e5c

0800fa58 <_sbrk_r>:
 800fa58:	b538      	push	{r3, r4, r5, lr}
 800fa5a:	4d06      	ldr	r5, [pc, #24]	@ (800fa74 <_sbrk_r+0x1c>)
 800fa5c:	2300      	movs	r3, #0
 800fa5e:	4604      	mov	r4, r0
 800fa60:	4608      	mov	r0, r1
 800fa62:	602b      	str	r3, [r5, #0]
 800fa64:	f7f1 ffc0 	bl	80019e8 <_sbrk>
 800fa68:	1c43      	adds	r3, r0, #1
 800fa6a:	d102      	bne.n	800fa72 <_sbrk_r+0x1a>
 800fa6c:	682b      	ldr	r3, [r5, #0]
 800fa6e:	b103      	cbz	r3, 800fa72 <_sbrk_r+0x1a>
 800fa70:	6023      	str	r3, [r4, #0]
 800fa72:	bd38      	pop	{r3, r4, r5, pc}
 800fa74:	24000e5c 	.word	0x24000e5c

0800fa78 <_write_r>:
 800fa78:	b538      	push	{r3, r4, r5, lr}
 800fa7a:	4d07      	ldr	r5, [pc, #28]	@ (800fa98 <_write_r+0x20>)
 800fa7c:	4604      	mov	r4, r0
 800fa7e:	4608      	mov	r0, r1
 800fa80:	4611      	mov	r1, r2
 800fa82:	2200      	movs	r2, #0
 800fa84:	602a      	str	r2, [r5, #0]
 800fa86:	461a      	mov	r2, r3
 800fa88:	f7f1 ff5e 	bl	8001948 <_write>
 800fa8c:	1c43      	adds	r3, r0, #1
 800fa8e:	d102      	bne.n	800fa96 <_write_r+0x1e>
 800fa90:	682b      	ldr	r3, [r5, #0]
 800fa92:	b103      	cbz	r3, 800fa96 <_write_r+0x1e>
 800fa94:	6023      	str	r3, [r4, #0]
 800fa96:	bd38      	pop	{r3, r4, r5, pc}
 800fa98:	24000e5c 	.word	0x24000e5c

0800fa9c <__errno>:
 800fa9c:	4b01      	ldr	r3, [pc, #4]	@ (800faa4 <__errno+0x8>)
 800fa9e:	6818      	ldr	r0, [r3, #0]
 800faa0:	4770      	bx	lr
 800faa2:	bf00      	nop
 800faa4:	240001c4 	.word	0x240001c4

0800faa8 <__libc_init_array>:
 800faa8:	b570      	push	{r4, r5, r6, lr}
 800faaa:	4d0d      	ldr	r5, [pc, #52]	@ (800fae0 <__libc_init_array+0x38>)
 800faac:	4c0d      	ldr	r4, [pc, #52]	@ (800fae4 <__libc_init_array+0x3c>)
 800faae:	1b64      	subs	r4, r4, r5
 800fab0:	10a4      	asrs	r4, r4, #2
 800fab2:	2600      	movs	r6, #0
 800fab4:	42a6      	cmp	r6, r4
 800fab6:	d109      	bne.n	800facc <__libc_init_array+0x24>
 800fab8:	4d0b      	ldr	r5, [pc, #44]	@ (800fae8 <__libc_init_array+0x40>)
 800faba:	4c0c      	ldr	r4, [pc, #48]	@ (800faec <__libc_init_array+0x44>)
 800fabc:	f003 f822 	bl	8012b04 <_init>
 800fac0:	1b64      	subs	r4, r4, r5
 800fac2:	10a4      	asrs	r4, r4, #2
 800fac4:	2600      	movs	r6, #0
 800fac6:	42a6      	cmp	r6, r4
 800fac8:	d105      	bne.n	800fad6 <__libc_init_array+0x2e>
 800faca:	bd70      	pop	{r4, r5, r6, pc}
 800facc:	f855 3b04 	ldr.w	r3, [r5], #4
 800fad0:	4798      	blx	r3
 800fad2:	3601      	adds	r6, #1
 800fad4:	e7ee      	b.n	800fab4 <__libc_init_array+0xc>
 800fad6:	f855 3b04 	ldr.w	r3, [r5], #4
 800fada:	4798      	blx	r3
 800fadc:	3601      	adds	r6, #1
 800fade:	e7f2      	b.n	800fac6 <__libc_init_array+0x1e>
 800fae0:	080130a4 	.word	0x080130a4
 800fae4:	080130a4 	.word	0x080130a4
 800fae8:	080130a4 	.word	0x080130a4
 800faec:	080130a8 	.word	0x080130a8

0800faf0 <__retarget_lock_init_recursive>:
 800faf0:	4770      	bx	lr

0800faf2 <__retarget_lock_acquire_recursive>:
 800faf2:	4770      	bx	lr

0800faf4 <__retarget_lock_release_recursive>:
 800faf4:	4770      	bx	lr

0800faf6 <memcpy>:
 800faf6:	440a      	add	r2, r1
 800faf8:	4291      	cmp	r1, r2
 800fafa:	f100 33ff 	add.w	r3, r0, #4294967295
 800fafe:	d100      	bne.n	800fb02 <memcpy+0xc>
 800fb00:	4770      	bx	lr
 800fb02:	b510      	push	{r4, lr}
 800fb04:	f811 4b01 	ldrb.w	r4, [r1], #1
 800fb08:	f803 4f01 	strb.w	r4, [r3, #1]!
 800fb0c:	4291      	cmp	r1, r2
 800fb0e:	d1f9      	bne.n	800fb04 <memcpy+0xe>
 800fb10:	bd10      	pop	{r4, pc}
 800fb12:	0000      	movs	r0, r0
 800fb14:	0000      	movs	r0, r0
	...

0800fb18 <nan>:
 800fb18:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800fb20 <nan+0x8>
 800fb1c:	4770      	bx	lr
 800fb1e:	bf00      	nop
 800fb20:	00000000 	.word	0x00000000
 800fb24:	7ff80000 	.word	0x7ff80000

0800fb28 <nanf>:
 800fb28:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800fb30 <nanf+0x8>
 800fb2c:	4770      	bx	lr
 800fb2e:	bf00      	nop
 800fb30:	7fc00000 	.word	0x7fc00000

0800fb34 <quorem>:
 800fb34:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fb38:	6903      	ldr	r3, [r0, #16]
 800fb3a:	690c      	ldr	r4, [r1, #16]
 800fb3c:	42a3      	cmp	r3, r4
 800fb3e:	4607      	mov	r7, r0
 800fb40:	db7e      	blt.n	800fc40 <quorem+0x10c>
 800fb42:	3c01      	subs	r4, #1
 800fb44:	f101 0814 	add.w	r8, r1, #20
 800fb48:	00a3      	lsls	r3, r4, #2
 800fb4a:	f100 0514 	add.w	r5, r0, #20
 800fb4e:	9300      	str	r3, [sp, #0]
 800fb50:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800fb54:	9301      	str	r3, [sp, #4]
 800fb56:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800fb5a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800fb5e:	3301      	adds	r3, #1
 800fb60:	429a      	cmp	r2, r3
 800fb62:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800fb66:	fbb2 f6f3 	udiv	r6, r2, r3
 800fb6a:	d32e      	bcc.n	800fbca <quorem+0x96>
 800fb6c:	f04f 0a00 	mov.w	sl, #0
 800fb70:	46c4      	mov	ip, r8
 800fb72:	46ae      	mov	lr, r5
 800fb74:	46d3      	mov	fp, sl
 800fb76:	f85c 3b04 	ldr.w	r3, [ip], #4
 800fb7a:	b298      	uxth	r0, r3
 800fb7c:	fb06 a000 	mla	r0, r6, r0, sl
 800fb80:	0c02      	lsrs	r2, r0, #16
 800fb82:	0c1b      	lsrs	r3, r3, #16
 800fb84:	fb06 2303 	mla	r3, r6, r3, r2
 800fb88:	f8de 2000 	ldr.w	r2, [lr]
 800fb8c:	b280      	uxth	r0, r0
 800fb8e:	b292      	uxth	r2, r2
 800fb90:	1a12      	subs	r2, r2, r0
 800fb92:	445a      	add	r2, fp
 800fb94:	f8de 0000 	ldr.w	r0, [lr]
 800fb98:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800fb9c:	b29b      	uxth	r3, r3
 800fb9e:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800fba2:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800fba6:	b292      	uxth	r2, r2
 800fba8:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800fbac:	45e1      	cmp	r9, ip
 800fbae:	f84e 2b04 	str.w	r2, [lr], #4
 800fbb2:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800fbb6:	d2de      	bcs.n	800fb76 <quorem+0x42>
 800fbb8:	9b00      	ldr	r3, [sp, #0]
 800fbba:	58eb      	ldr	r3, [r5, r3]
 800fbbc:	b92b      	cbnz	r3, 800fbca <quorem+0x96>
 800fbbe:	9b01      	ldr	r3, [sp, #4]
 800fbc0:	3b04      	subs	r3, #4
 800fbc2:	429d      	cmp	r5, r3
 800fbc4:	461a      	mov	r2, r3
 800fbc6:	d32f      	bcc.n	800fc28 <quorem+0xf4>
 800fbc8:	613c      	str	r4, [r7, #16]
 800fbca:	4638      	mov	r0, r7
 800fbcc:	f001 fbec 	bl	80113a8 <__mcmp>
 800fbd0:	2800      	cmp	r0, #0
 800fbd2:	db25      	blt.n	800fc20 <quorem+0xec>
 800fbd4:	4629      	mov	r1, r5
 800fbd6:	2000      	movs	r0, #0
 800fbd8:	f858 2b04 	ldr.w	r2, [r8], #4
 800fbdc:	f8d1 c000 	ldr.w	ip, [r1]
 800fbe0:	fa1f fe82 	uxth.w	lr, r2
 800fbe4:	fa1f f38c 	uxth.w	r3, ip
 800fbe8:	eba3 030e 	sub.w	r3, r3, lr
 800fbec:	4403      	add	r3, r0
 800fbee:	0c12      	lsrs	r2, r2, #16
 800fbf0:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800fbf4:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800fbf8:	b29b      	uxth	r3, r3
 800fbfa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800fbfe:	45c1      	cmp	r9, r8
 800fc00:	f841 3b04 	str.w	r3, [r1], #4
 800fc04:	ea4f 4022 	mov.w	r0, r2, asr #16
 800fc08:	d2e6      	bcs.n	800fbd8 <quorem+0xa4>
 800fc0a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800fc0e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800fc12:	b922      	cbnz	r2, 800fc1e <quorem+0xea>
 800fc14:	3b04      	subs	r3, #4
 800fc16:	429d      	cmp	r5, r3
 800fc18:	461a      	mov	r2, r3
 800fc1a:	d30b      	bcc.n	800fc34 <quorem+0x100>
 800fc1c:	613c      	str	r4, [r7, #16]
 800fc1e:	3601      	adds	r6, #1
 800fc20:	4630      	mov	r0, r6
 800fc22:	b003      	add	sp, #12
 800fc24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fc28:	6812      	ldr	r2, [r2, #0]
 800fc2a:	3b04      	subs	r3, #4
 800fc2c:	2a00      	cmp	r2, #0
 800fc2e:	d1cb      	bne.n	800fbc8 <quorem+0x94>
 800fc30:	3c01      	subs	r4, #1
 800fc32:	e7c6      	b.n	800fbc2 <quorem+0x8e>
 800fc34:	6812      	ldr	r2, [r2, #0]
 800fc36:	3b04      	subs	r3, #4
 800fc38:	2a00      	cmp	r2, #0
 800fc3a:	d1ef      	bne.n	800fc1c <quorem+0xe8>
 800fc3c:	3c01      	subs	r4, #1
 800fc3e:	e7ea      	b.n	800fc16 <quorem+0xe2>
 800fc40:	2000      	movs	r0, #0
 800fc42:	e7ee      	b.n	800fc22 <quorem+0xee>
 800fc44:	0000      	movs	r0, r0
	...

0800fc48 <_dtoa_r>:
 800fc48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fc4c:	ed2d 8b02 	vpush	{d8}
 800fc50:	69c7      	ldr	r7, [r0, #28]
 800fc52:	b091      	sub	sp, #68	@ 0x44
 800fc54:	ed8d 0b02 	vstr	d0, [sp, #8]
 800fc58:	ec55 4b10 	vmov	r4, r5, d0
 800fc5c:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 800fc5e:	9107      	str	r1, [sp, #28]
 800fc60:	4681      	mov	r9, r0
 800fc62:	9209      	str	r2, [sp, #36]	@ 0x24
 800fc64:	930d      	str	r3, [sp, #52]	@ 0x34
 800fc66:	b97f      	cbnz	r7, 800fc88 <_dtoa_r+0x40>
 800fc68:	2010      	movs	r0, #16
 800fc6a:	f7fe f893 	bl	800dd94 <malloc>
 800fc6e:	4602      	mov	r2, r0
 800fc70:	f8c9 001c 	str.w	r0, [r9, #28]
 800fc74:	b920      	cbnz	r0, 800fc80 <_dtoa_r+0x38>
 800fc76:	4ba0      	ldr	r3, [pc, #640]	@ (800fef8 <_dtoa_r+0x2b0>)
 800fc78:	21ef      	movs	r1, #239	@ 0xef
 800fc7a:	48a0      	ldr	r0, [pc, #640]	@ (800fefc <_dtoa_r+0x2b4>)
 800fc7c:	f002 fbb4 	bl	80123e8 <__assert_func>
 800fc80:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800fc84:	6007      	str	r7, [r0, #0]
 800fc86:	60c7      	str	r7, [r0, #12]
 800fc88:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800fc8c:	6819      	ldr	r1, [r3, #0]
 800fc8e:	b159      	cbz	r1, 800fca8 <_dtoa_r+0x60>
 800fc90:	685a      	ldr	r2, [r3, #4]
 800fc92:	604a      	str	r2, [r1, #4]
 800fc94:	2301      	movs	r3, #1
 800fc96:	4093      	lsls	r3, r2
 800fc98:	608b      	str	r3, [r1, #8]
 800fc9a:	4648      	mov	r0, r9
 800fc9c:	f001 f900 	bl	8010ea0 <_Bfree>
 800fca0:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800fca4:	2200      	movs	r2, #0
 800fca6:	601a      	str	r2, [r3, #0]
 800fca8:	1e2b      	subs	r3, r5, #0
 800fcaa:	bfbb      	ittet	lt
 800fcac:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800fcb0:	9303      	strlt	r3, [sp, #12]
 800fcb2:	2300      	movge	r3, #0
 800fcb4:	2201      	movlt	r2, #1
 800fcb6:	bfac      	ite	ge
 800fcb8:	6033      	strge	r3, [r6, #0]
 800fcba:	6032      	strlt	r2, [r6, #0]
 800fcbc:	4b90      	ldr	r3, [pc, #576]	@ (800ff00 <_dtoa_r+0x2b8>)
 800fcbe:	9e03      	ldr	r6, [sp, #12]
 800fcc0:	43b3      	bics	r3, r6
 800fcc2:	d110      	bne.n	800fce6 <_dtoa_r+0x9e>
 800fcc4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800fcc6:	f242 730f 	movw	r3, #9999	@ 0x270f
 800fcca:	6013      	str	r3, [r2, #0]
 800fccc:	f3c6 0313 	ubfx	r3, r6, #0, #20
 800fcd0:	4323      	orrs	r3, r4
 800fcd2:	f000 84de 	beq.w	8010692 <_dtoa_r+0xa4a>
 800fcd6:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800fcd8:	4f8a      	ldr	r7, [pc, #552]	@ (800ff04 <_dtoa_r+0x2bc>)
 800fcda:	2b00      	cmp	r3, #0
 800fcdc:	f000 84e0 	beq.w	80106a0 <_dtoa_r+0xa58>
 800fce0:	1cfb      	adds	r3, r7, #3
 800fce2:	f000 bcdb 	b.w	801069c <_dtoa_r+0xa54>
 800fce6:	ed9d 8b02 	vldr	d8, [sp, #8]
 800fcea:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800fcee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fcf2:	d10a      	bne.n	800fd0a <_dtoa_r+0xc2>
 800fcf4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800fcf6:	2301      	movs	r3, #1
 800fcf8:	6013      	str	r3, [r2, #0]
 800fcfa:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800fcfc:	b113      	cbz	r3, 800fd04 <_dtoa_r+0xbc>
 800fcfe:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800fd00:	4b81      	ldr	r3, [pc, #516]	@ (800ff08 <_dtoa_r+0x2c0>)
 800fd02:	6013      	str	r3, [r2, #0]
 800fd04:	4f81      	ldr	r7, [pc, #516]	@ (800ff0c <_dtoa_r+0x2c4>)
 800fd06:	f000 bccb 	b.w	80106a0 <_dtoa_r+0xa58>
 800fd0a:	aa0e      	add	r2, sp, #56	@ 0x38
 800fd0c:	a90f      	add	r1, sp, #60	@ 0x3c
 800fd0e:	4648      	mov	r0, r9
 800fd10:	eeb0 0b48 	vmov.f64	d0, d8
 800fd14:	f001 fc68 	bl	80115e8 <__d2b>
 800fd18:	f3c6 530a 	ubfx	r3, r6, #20, #11
 800fd1c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800fd1e:	9001      	str	r0, [sp, #4]
 800fd20:	2b00      	cmp	r3, #0
 800fd22:	d045      	beq.n	800fdb0 <_dtoa_r+0x168>
 800fd24:	eeb0 7b48 	vmov.f64	d7, d8
 800fd28:	ee18 1a90 	vmov	r1, s17
 800fd2c:	f3c1 0113 	ubfx	r1, r1, #0, #20
 800fd30:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 800fd34:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 800fd38:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 800fd3c:	2500      	movs	r5, #0
 800fd3e:	ee07 1a90 	vmov	s15, r1
 800fd42:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 800fd46:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 800fee0 <_dtoa_r+0x298>
 800fd4a:	ee37 7b46 	vsub.f64	d7, d7, d6
 800fd4e:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 800fee8 <_dtoa_r+0x2a0>
 800fd52:	eea7 6b05 	vfma.f64	d6, d7, d5
 800fd56:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 800fef0 <_dtoa_r+0x2a8>
 800fd5a:	ee07 3a90 	vmov	s15, r3
 800fd5e:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 800fd62:	eeb0 7b46 	vmov.f64	d7, d6
 800fd66:	eea4 7b05 	vfma.f64	d7, d4, d5
 800fd6a:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 800fd6e:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800fd72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fd76:	ee16 8a90 	vmov	r8, s13
 800fd7a:	d508      	bpl.n	800fd8e <_dtoa_r+0x146>
 800fd7c:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 800fd80:	eeb4 6b47 	vcmp.f64	d6, d7
 800fd84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fd88:	bf18      	it	ne
 800fd8a:	f108 38ff 	addne.w	r8, r8, #4294967295
 800fd8e:	f1b8 0f16 	cmp.w	r8, #22
 800fd92:	d82b      	bhi.n	800fdec <_dtoa_r+0x1a4>
 800fd94:	495e      	ldr	r1, [pc, #376]	@ (800ff10 <_dtoa_r+0x2c8>)
 800fd96:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 800fd9a:	ed91 7b00 	vldr	d7, [r1]
 800fd9e:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800fda2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fda6:	d501      	bpl.n	800fdac <_dtoa_r+0x164>
 800fda8:	f108 38ff 	add.w	r8, r8, #4294967295
 800fdac:	2100      	movs	r1, #0
 800fdae:	e01e      	b.n	800fdee <_dtoa_r+0x1a6>
 800fdb0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800fdb2:	4413      	add	r3, r2
 800fdb4:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 800fdb8:	2920      	cmp	r1, #32
 800fdba:	bfc1      	itttt	gt
 800fdbc:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 800fdc0:	408e      	lslgt	r6, r1
 800fdc2:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 800fdc6:	fa24 f101 	lsrgt.w	r1, r4, r1
 800fdca:	bfd6      	itet	le
 800fdcc:	f1c1 0120 	rsble	r1, r1, #32
 800fdd0:	4331      	orrgt	r1, r6
 800fdd2:	fa04 f101 	lslle.w	r1, r4, r1
 800fdd6:	ee07 1a90 	vmov	s15, r1
 800fdda:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800fdde:	3b01      	subs	r3, #1
 800fde0:	ee17 1a90 	vmov	r1, s15
 800fde4:	2501      	movs	r5, #1
 800fde6:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 800fdea:	e7a8      	b.n	800fd3e <_dtoa_r+0xf6>
 800fdec:	2101      	movs	r1, #1
 800fdee:	1ad2      	subs	r2, r2, r3
 800fdf0:	1e53      	subs	r3, r2, #1
 800fdf2:	9306      	str	r3, [sp, #24]
 800fdf4:	bf45      	ittet	mi
 800fdf6:	f1c2 0301 	rsbmi	r3, r2, #1
 800fdfa:	9305      	strmi	r3, [sp, #20]
 800fdfc:	2300      	movpl	r3, #0
 800fdfe:	2300      	movmi	r3, #0
 800fe00:	bf4c      	ite	mi
 800fe02:	9306      	strmi	r3, [sp, #24]
 800fe04:	9305      	strpl	r3, [sp, #20]
 800fe06:	f1b8 0f00 	cmp.w	r8, #0
 800fe0a:	910c      	str	r1, [sp, #48]	@ 0x30
 800fe0c:	db18      	blt.n	800fe40 <_dtoa_r+0x1f8>
 800fe0e:	9b06      	ldr	r3, [sp, #24]
 800fe10:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800fe14:	4443      	add	r3, r8
 800fe16:	9306      	str	r3, [sp, #24]
 800fe18:	2300      	movs	r3, #0
 800fe1a:	9a07      	ldr	r2, [sp, #28]
 800fe1c:	2a09      	cmp	r2, #9
 800fe1e:	d849      	bhi.n	800feb4 <_dtoa_r+0x26c>
 800fe20:	2a05      	cmp	r2, #5
 800fe22:	bfc4      	itt	gt
 800fe24:	3a04      	subgt	r2, #4
 800fe26:	9207      	strgt	r2, [sp, #28]
 800fe28:	9a07      	ldr	r2, [sp, #28]
 800fe2a:	f1a2 0202 	sub.w	r2, r2, #2
 800fe2e:	bfcc      	ite	gt
 800fe30:	2400      	movgt	r4, #0
 800fe32:	2401      	movle	r4, #1
 800fe34:	2a03      	cmp	r2, #3
 800fe36:	d848      	bhi.n	800feca <_dtoa_r+0x282>
 800fe38:	e8df f002 	tbb	[pc, r2]
 800fe3c:	3a2c2e0b 	.word	0x3a2c2e0b
 800fe40:	9b05      	ldr	r3, [sp, #20]
 800fe42:	2200      	movs	r2, #0
 800fe44:	eba3 0308 	sub.w	r3, r3, r8
 800fe48:	9305      	str	r3, [sp, #20]
 800fe4a:	920a      	str	r2, [sp, #40]	@ 0x28
 800fe4c:	f1c8 0300 	rsb	r3, r8, #0
 800fe50:	e7e3      	b.n	800fe1a <_dtoa_r+0x1d2>
 800fe52:	2200      	movs	r2, #0
 800fe54:	9208      	str	r2, [sp, #32]
 800fe56:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800fe58:	2a00      	cmp	r2, #0
 800fe5a:	dc39      	bgt.n	800fed0 <_dtoa_r+0x288>
 800fe5c:	f04f 0b01 	mov.w	fp, #1
 800fe60:	46da      	mov	sl, fp
 800fe62:	465a      	mov	r2, fp
 800fe64:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 800fe68:	f8d9 701c 	ldr.w	r7, [r9, #28]
 800fe6c:	2100      	movs	r1, #0
 800fe6e:	2004      	movs	r0, #4
 800fe70:	f100 0614 	add.w	r6, r0, #20
 800fe74:	4296      	cmp	r6, r2
 800fe76:	d930      	bls.n	800feda <_dtoa_r+0x292>
 800fe78:	6079      	str	r1, [r7, #4]
 800fe7a:	4648      	mov	r0, r9
 800fe7c:	9304      	str	r3, [sp, #16]
 800fe7e:	f000 ffcf 	bl	8010e20 <_Balloc>
 800fe82:	9b04      	ldr	r3, [sp, #16]
 800fe84:	4607      	mov	r7, r0
 800fe86:	2800      	cmp	r0, #0
 800fe88:	d146      	bne.n	800ff18 <_dtoa_r+0x2d0>
 800fe8a:	4b22      	ldr	r3, [pc, #136]	@ (800ff14 <_dtoa_r+0x2cc>)
 800fe8c:	4602      	mov	r2, r0
 800fe8e:	f240 11af 	movw	r1, #431	@ 0x1af
 800fe92:	e6f2      	b.n	800fc7a <_dtoa_r+0x32>
 800fe94:	2201      	movs	r2, #1
 800fe96:	e7dd      	b.n	800fe54 <_dtoa_r+0x20c>
 800fe98:	2200      	movs	r2, #0
 800fe9a:	9208      	str	r2, [sp, #32]
 800fe9c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800fe9e:	eb08 0b02 	add.w	fp, r8, r2
 800fea2:	f10b 0a01 	add.w	sl, fp, #1
 800fea6:	4652      	mov	r2, sl
 800fea8:	2a01      	cmp	r2, #1
 800feaa:	bfb8      	it	lt
 800feac:	2201      	movlt	r2, #1
 800feae:	e7db      	b.n	800fe68 <_dtoa_r+0x220>
 800feb0:	2201      	movs	r2, #1
 800feb2:	e7f2      	b.n	800fe9a <_dtoa_r+0x252>
 800feb4:	2401      	movs	r4, #1
 800feb6:	2200      	movs	r2, #0
 800feb8:	e9cd 2407 	strd	r2, r4, [sp, #28]
 800febc:	f04f 3bff 	mov.w	fp, #4294967295
 800fec0:	2100      	movs	r1, #0
 800fec2:	46da      	mov	sl, fp
 800fec4:	2212      	movs	r2, #18
 800fec6:	9109      	str	r1, [sp, #36]	@ 0x24
 800fec8:	e7ce      	b.n	800fe68 <_dtoa_r+0x220>
 800feca:	2201      	movs	r2, #1
 800fecc:	9208      	str	r2, [sp, #32]
 800fece:	e7f5      	b.n	800febc <_dtoa_r+0x274>
 800fed0:	f8dd b024 	ldr.w	fp, [sp, #36]	@ 0x24
 800fed4:	46da      	mov	sl, fp
 800fed6:	465a      	mov	r2, fp
 800fed8:	e7c6      	b.n	800fe68 <_dtoa_r+0x220>
 800feda:	3101      	adds	r1, #1
 800fedc:	0040      	lsls	r0, r0, #1
 800fede:	e7c7      	b.n	800fe70 <_dtoa_r+0x228>
 800fee0:	636f4361 	.word	0x636f4361
 800fee4:	3fd287a7 	.word	0x3fd287a7
 800fee8:	8b60c8b3 	.word	0x8b60c8b3
 800feec:	3fc68a28 	.word	0x3fc68a28
 800fef0:	509f79fb 	.word	0x509f79fb
 800fef4:	3fd34413 	.word	0x3fd34413
 800fef8:	08012cf4 	.word	0x08012cf4
 800fefc:	08012d0b 	.word	0x08012d0b
 800ff00:	7ff00000 	.word	0x7ff00000
 800ff04:	08012cf0 	.word	0x08012cf0
 800ff08:	08013059 	.word	0x08013059
 800ff0c:	08013058 	.word	0x08013058
 800ff10:	08012e68 	.word	0x08012e68
 800ff14:	08012d63 	.word	0x08012d63
 800ff18:	f8d9 201c 	ldr.w	r2, [r9, #28]
 800ff1c:	f1ba 0f0e 	cmp.w	sl, #14
 800ff20:	6010      	str	r0, [r2, #0]
 800ff22:	d86f      	bhi.n	8010004 <_dtoa_r+0x3bc>
 800ff24:	2c00      	cmp	r4, #0
 800ff26:	d06d      	beq.n	8010004 <_dtoa_r+0x3bc>
 800ff28:	f1b8 0f00 	cmp.w	r8, #0
 800ff2c:	f340 80c2 	ble.w	80100b4 <_dtoa_r+0x46c>
 800ff30:	4aca      	ldr	r2, [pc, #808]	@ (801025c <_dtoa_r+0x614>)
 800ff32:	f008 010f 	and.w	r1, r8, #15
 800ff36:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800ff3a:	f418 7f80 	tst.w	r8, #256	@ 0x100
 800ff3e:	ed92 7b00 	vldr	d7, [r2]
 800ff42:	ea4f 1128 	mov.w	r1, r8, asr #4
 800ff46:	f000 80a9 	beq.w	801009c <_dtoa_r+0x454>
 800ff4a:	4ac5      	ldr	r2, [pc, #788]	@ (8010260 <_dtoa_r+0x618>)
 800ff4c:	ed92 6b08 	vldr	d6, [r2, #32]
 800ff50:	ee88 6b06 	vdiv.f64	d6, d8, d6
 800ff54:	ed8d 6b02 	vstr	d6, [sp, #8]
 800ff58:	f001 010f 	and.w	r1, r1, #15
 800ff5c:	2203      	movs	r2, #3
 800ff5e:	48c0      	ldr	r0, [pc, #768]	@ (8010260 <_dtoa_r+0x618>)
 800ff60:	2900      	cmp	r1, #0
 800ff62:	f040 809d 	bne.w	80100a0 <_dtoa_r+0x458>
 800ff66:	ed9d 6b02 	vldr	d6, [sp, #8]
 800ff6a:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800ff6e:	ed8d 7b02 	vstr	d7, [sp, #8]
 800ff72:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800ff74:	ed9d 7b02 	vldr	d7, [sp, #8]
 800ff78:	2900      	cmp	r1, #0
 800ff7a:	f000 80c1 	beq.w	8010100 <_dtoa_r+0x4b8>
 800ff7e:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 800ff82:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800ff86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ff8a:	f140 80b9 	bpl.w	8010100 <_dtoa_r+0x4b8>
 800ff8e:	f1ba 0f00 	cmp.w	sl, #0
 800ff92:	f000 80b5 	beq.w	8010100 <_dtoa_r+0x4b8>
 800ff96:	f1bb 0f00 	cmp.w	fp, #0
 800ff9a:	dd31      	ble.n	8010000 <_dtoa_r+0x3b8>
 800ff9c:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 800ffa0:	ee27 7b06 	vmul.f64	d7, d7, d6
 800ffa4:	ed8d 7b02 	vstr	d7, [sp, #8]
 800ffa8:	f108 31ff 	add.w	r1, r8, #4294967295
 800ffac:	9104      	str	r1, [sp, #16]
 800ffae:	3201      	adds	r2, #1
 800ffb0:	465c      	mov	r4, fp
 800ffb2:	ed9d 6b02 	vldr	d6, [sp, #8]
 800ffb6:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 800ffba:	ee07 2a90 	vmov	s15, r2
 800ffbe:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800ffc2:	eea7 5b06 	vfma.f64	d5, d7, d6
 800ffc6:	ee15 2a90 	vmov	r2, s11
 800ffca:	ec51 0b15 	vmov	r0, r1, d5
 800ffce:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 800ffd2:	2c00      	cmp	r4, #0
 800ffd4:	f040 8098 	bne.w	8010108 <_dtoa_r+0x4c0>
 800ffd8:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 800ffdc:	ee36 6b47 	vsub.f64	d6, d6, d7
 800ffe0:	ec41 0b17 	vmov	d7, r0, r1
 800ffe4:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800ffe8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ffec:	f300 8261 	bgt.w	80104b2 <_dtoa_r+0x86a>
 800fff0:	eeb1 7b47 	vneg.f64	d7, d7
 800fff4:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800fff8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fffc:	f100 80f5 	bmi.w	80101ea <_dtoa_r+0x5a2>
 8010000:	ed8d 8b02 	vstr	d8, [sp, #8]
 8010004:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8010006:	2a00      	cmp	r2, #0
 8010008:	f2c0 812c 	blt.w	8010264 <_dtoa_r+0x61c>
 801000c:	f1b8 0f0e 	cmp.w	r8, #14
 8010010:	f300 8128 	bgt.w	8010264 <_dtoa_r+0x61c>
 8010014:	4b91      	ldr	r3, [pc, #580]	@ (801025c <_dtoa_r+0x614>)
 8010016:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 801001a:	ed93 6b00 	vldr	d6, [r3]
 801001e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010020:	2b00      	cmp	r3, #0
 8010022:	da03      	bge.n	801002c <_dtoa_r+0x3e4>
 8010024:	f1ba 0f00 	cmp.w	sl, #0
 8010028:	f340 80d2 	ble.w	80101d0 <_dtoa_r+0x588>
 801002c:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 8010030:	ed9d 7b02 	vldr	d7, [sp, #8]
 8010034:	463e      	mov	r6, r7
 8010036:	ee87 5b06 	vdiv.f64	d5, d7, d6
 801003a:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 801003e:	ee15 3a10 	vmov	r3, s10
 8010042:	3330      	adds	r3, #48	@ 0x30
 8010044:	f806 3b01 	strb.w	r3, [r6], #1
 8010048:	1bf3      	subs	r3, r6, r7
 801004a:	459a      	cmp	sl, r3
 801004c:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8010050:	eea3 7b46 	vfms.f64	d7, d3, d6
 8010054:	f040 80f8 	bne.w	8010248 <_dtoa_r+0x600>
 8010058:	ee37 7b07 	vadd.f64	d7, d7, d7
 801005c:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8010060:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010064:	f300 80dd 	bgt.w	8010222 <_dtoa_r+0x5da>
 8010068:	eeb4 7b46 	vcmp.f64	d7, d6
 801006c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010070:	d104      	bne.n	801007c <_dtoa_r+0x434>
 8010072:	ee15 3a10 	vmov	r3, s10
 8010076:	07db      	lsls	r3, r3, #31
 8010078:	f100 80d3 	bmi.w	8010222 <_dtoa_r+0x5da>
 801007c:	9901      	ldr	r1, [sp, #4]
 801007e:	4648      	mov	r0, r9
 8010080:	f000 ff0e 	bl	8010ea0 <_Bfree>
 8010084:	2300      	movs	r3, #0
 8010086:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8010088:	7033      	strb	r3, [r6, #0]
 801008a:	f108 0301 	add.w	r3, r8, #1
 801008e:	6013      	str	r3, [r2, #0]
 8010090:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8010092:	2b00      	cmp	r3, #0
 8010094:	f000 8304 	beq.w	80106a0 <_dtoa_r+0xa58>
 8010098:	601e      	str	r6, [r3, #0]
 801009a:	e301      	b.n	80106a0 <_dtoa_r+0xa58>
 801009c:	2202      	movs	r2, #2
 801009e:	e75e      	b.n	800ff5e <_dtoa_r+0x316>
 80100a0:	07cc      	lsls	r4, r1, #31
 80100a2:	d504      	bpl.n	80100ae <_dtoa_r+0x466>
 80100a4:	ed90 6b00 	vldr	d6, [r0]
 80100a8:	3201      	adds	r2, #1
 80100aa:	ee27 7b06 	vmul.f64	d7, d7, d6
 80100ae:	1049      	asrs	r1, r1, #1
 80100b0:	3008      	adds	r0, #8
 80100b2:	e755      	b.n	800ff60 <_dtoa_r+0x318>
 80100b4:	d022      	beq.n	80100fc <_dtoa_r+0x4b4>
 80100b6:	f1c8 0100 	rsb	r1, r8, #0
 80100ba:	4a68      	ldr	r2, [pc, #416]	@ (801025c <_dtoa_r+0x614>)
 80100bc:	f001 000f 	and.w	r0, r1, #15
 80100c0:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 80100c4:	ed92 7b00 	vldr	d7, [r2]
 80100c8:	ee28 7b07 	vmul.f64	d7, d8, d7
 80100cc:	ed8d 7b02 	vstr	d7, [sp, #8]
 80100d0:	4863      	ldr	r0, [pc, #396]	@ (8010260 <_dtoa_r+0x618>)
 80100d2:	1109      	asrs	r1, r1, #4
 80100d4:	2400      	movs	r4, #0
 80100d6:	2202      	movs	r2, #2
 80100d8:	b929      	cbnz	r1, 80100e6 <_dtoa_r+0x49e>
 80100da:	2c00      	cmp	r4, #0
 80100dc:	f43f af49 	beq.w	800ff72 <_dtoa_r+0x32a>
 80100e0:	ed8d 7b02 	vstr	d7, [sp, #8]
 80100e4:	e745      	b.n	800ff72 <_dtoa_r+0x32a>
 80100e6:	07ce      	lsls	r6, r1, #31
 80100e8:	d505      	bpl.n	80100f6 <_dtoa_r+0x4ae>
 80100ea:	ed90 6b00 	vldr	d6, [r0]
 80100ee:	3201      	adds	r2, #1
 80100f0:	2401      	movs	r4, #1
 80100f2:	ee27 7b06 	vmul.f64	d7, d7, d6
 80100f6:	1049      	asrs	r1, r1, #1
 80100f8:	3008      	adds	r0, #8
 80100fa:	e7ed      	b.n	80100d8 <_dtoa_r+0x490>
 80100fc:	2202      	movs	r2, #2
 80100fe:	e738      	b.n	800ff72 <_dtoa_r+0x32a>
 8010100:	f8cd 8010 	str.w	r8, [sp, #16]
 8010104:	4654      	mov	r4, sl
 8010106:	e754      	b.n	800ffb2 <_dtoa_r+0x36a>
 8010108:	4a54      	ldr	r2, [pc, #336]	@ (801025c <_dtoa_r+0x614>)
 801010a:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 801010e:	ed12 4b02 	vldr	d4, [r2, #-8]
 8010112:	9a08      	ldr	r2, [sp, #32]
 8010114:	ec41 0b17 	vmov	d7, r0, r1
 8010118:	443c      	add	r4, r7
 801011a:	b34a      	cbz	r2, 8010170 <_dtoa_r+0x528>
 801011c:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 8010120:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 8010124:	463e      	mov	r6, r7
 8010126:	ee83 5b04 	vdiv.f64	d5, d3, d4
 801012a:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 801012e:	ee35 7b47 	vsub.f64	d7, d5, d7
 8010132:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8010136:	ee14 2a90 	vmov	r2, s9
 801013a:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 801013e:	3230      	adds	r2, #48	@ 0x30
 8010140:	ee36 6b45 	vsub.f64	d6, d6, d5
 8010144:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8010148:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801014c:	f806 2b01 	strb.w	r2, [r6], #1
 8010150:	d438      	bmi.n	80101c4 <_dtoa_r+0x57c>
 8010152:	ee32 5b46 	vsub.f64	d5, d2, d6
 8010156:	eeb4 5bc7 	vcmpe.f64	d5, d7
 801015a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801015e:	d462      	bmi.n	8010226 <_dtoa_r+0x5de>
 8010160:	42a6      	cmp	r6, r4
 8010162:	f43f af4d 	beq.w	8010000 <_dtoa_r+0x3b8>
 8010166:	ee27 7b03 	vmul.f64	d7, d7, d3
 801016a:	ee26 6b03 	vmul.f64	d6, d6, d3
 801016e:	e7e0      	b.n	8010132 <_dtoa_r+0x4ea>
 8010170:	4621      	mov	r1, r4
 8010172:	463e      	mov	r6, r7
 8010174:	ee27 7b04 	vmul.f64	d7, d7, d4
 8010178:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 801017c:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8010180:	ee14 2a90 	vmov	r2, s9
 8010184:	3230      	adds	r2, #48	@ 0x30
 8010186:	f806 2b01 	strb.w	r2, [r6], #1
 801018a:	42a6      	cmp	r6, r4
 801018c:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8010190:	ee36 6b45 	vsub.f64	d6, d6, d5
 8010194:	d119      	bne.n	80101ca <_dtoa_r+0x582>
 8010196:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 801019a:	ee37 4b05 	vadd.f64	d4, d7, d5
 801019e:	eeb4 6bc4 	vcmpe.f64	d6, d4
 80101a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80101a6:	dc3e      	bgt.n	8010226 <_dtoa_r+0x5de>
 80101a8:	ee35 5b47 	vsub.f64	d5, d5, d7
 80101ac:	eeb4 6bc5 	vcmpe.f64	d6, d5
 80101b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80101b4:	f57f af24 	bpl.w	8010000 <_dtoa_r+0x3b8>
 80101b8:	460e      	mov	r6, r1
 80101ba:	3901      	subs	r1, #1
 80101bc:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80101c0:	2b30      	cmp	r3, #48	@ 0x30
 80101c2:	d0f9      	beq.n	80101b8 <_dtoa_r+0x570>
 80101c4:	f8dd 8010 	ldr.w	r8, [sp, #16]
 80101c8:	e758      	b.n	801007c <_dtoa_r+0x434>
 80101ca:	ee26 6b03 	vmul.f64	d6, d6, d3
 80101ce:	e7d5      	b.n	801017c <_dtoa_r+0x534>
 80101d0:	d10b      	bne.n	80101ea <_dtoa_r+0x5a2>
 80101d2:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 80101d6:	ee26 6b07 	vmul.f64	d6, d6, d7
 80101da:	ed9d 7b02 	vldr	d7, [sp, #8]
 80101de:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80101e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80101e6:	f2c0 8161 	blt.w	80104ac <_dtoa_r+0x864>
 80101ea:	2400      	movs	r4, #0
 80101ec:	4625      	mov	r5, r4
 80101ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80101f0:	43db      	mvns	r3, r3
 80101f2:	9304      	str	r3, [sp, #16]
 80101f4:	463e      	mov	r6, r7
 80101f6:	f04f 0800 	mov.w	r8, #0
 80101fa:	4621      	mov	r1, r4
 80101fc:	4648      	mov	r0, r9
 80101fe:	f000 fe4f 	bl	8010ea0 <_Bfree>
 8010202:	2d00      	cmp	r5, #0
 8010204:	d0de      	beq.n	80101c4 <_dtoa_r+0x57c>
 8010206:	f1b8 0f00 	cmp.w	r8, #0
 801020a:	d005      	beq.n	8010218 <_dtoa_r+0x5d0>
 801020c:	45a8      	cmp	r8, r5
 801020e:	d003      	beq.n	8010218 <_dtoa_r+0x5d0>
 8010210:	4641      	mov	r1, r8
 8010212:	4648      	mov	r0, r9
 8010214:	f000 fe44 	bl	8010ea0 <_Bfree>
 8010218:	4629      	mov	r1, r5
 801021a:	4648      	mov	r0, r9
 801021c:	f000 fe40 	bl	8010ea0 <_Bfree>
 8010220:	e7d0      	b.n	80101c4 <_dtoa_r+0x57c>
 8010222:	f8cd 8010 	str.w	r8, [sp, #16]
 8010226:	4633      	mov	r3, r6
 8010228:	461e      	mov	r6, r3
 801022a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801022e:	2a39      	cmp	r2, #57	@ 0x39
 8010230:	d106      	bne.n	8010240 <_dtoa_r+0x5f8>
 8010232:	429f      	cmp	r7, r3
 8010234:	d1f8      	bne.n	8010228 <_dtoa_r+0x5e0>
 8010236:	9a04      	ldr	r2, [sp, #16]
 8010238:	3201      	adds	r2, #1
 801023a:	9204      	str	r2, [sp, #16]
 801023c:	2230      	movs	r2, #48	@ 0x30
 801023e:	703a      	strb	r2, [r7, #0]
 8010240:	781a      	ldrb	r2, [r3, #0]
 8010242:	3201      	adds	r2, #1
 8010244:	701a      	strb	r2, [r3, #0]
 8010246:	e7bd      	b.n	80101c4 <_dtoa_r+0x57c>
 8010248:	ee27 7b04 	vmul.f64	d7, d7, d4
 801024c:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8010250:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010254:	f47f aeef 	bne.w	8010036 <_dtoa_r+0x3ee>
 8010258:	e710      	b.n	801007c <_dtoa_r+0x434>
 801025a:	bf00      	nop
 801025c:	08012e68 	.word	0x08012e68
 8010260:	08012e40 	.word	0x08012e40
 8010264:	9908      	ldr	r1, [sp, #32]
 8010266:	2900      	cmp	r1, #0
 8010268:	f000 80e3 	beq.w	8010432 <_dtoa_r+0x7ea>
 801026c:	9907      	ldr	r1, [sp, #28]
 801026e:	2901      	cmp	r1, #1
 8010270:	f300 80c8 	bgt.w	8010404 <_dtoa_r+0x7bc>
 8010274:	2d00      	cmp	r5, #0
 8010276:	f000 80c1 	beq.w	80103fc <_dtoa_r+0x7b4>
 801027a:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 801027e:	9e05      	ldr	r6, [sp, #20]
 8010280:	461c      	mov	r4, r3
 8010282:	9304      	str	r3, [sp, #16]
 8010284:	9b05      	ldr	r3, [sp, #20]
 8010286:	4413      	add	r3, r2
 8010288:	9305      	str	r3, [sp, #20]
 801028a:	9b06      	ldr	r3, [sp, #24]
 801028c:	2101      	movs	r1, #1
 801028e:	4413      	add	r3, r2
 8010290:	4648      	mov	r0, r9
 8010292:	9306      	str	r3, [sp, #24]
 8010294:	f000 ff02 	bl	801109c <__i2b>
 8010298:	9b04      	ldr	r3, [sp, #16]
 801029a:	4605      	mov	r5, r0
 801029c:	b166      	cbz	r6, 80102b8 <_dtoa_r+0x670>
 801029e:	9a06      	ldr	r2, [sp, #24]
 80102a0:	2a00      	cmp	r2, #0
 80102a2:	dd09      	ble.n	80102b8 <_dtoa_r+0x670>
 80102a4:	42b2      	cmp	r2, r6
 80102a6:	9905      	ldr	r1, [sp, #20]
 80102a8:	bfa8      	it	ge
 80102aa:	4632      	movge	r2, r6
 80102ac:	1a89      	subs	r1, r1, r2
 80102ae:	9105      	str	r1, [sp, #20]
 80102b0:	9906      	ldr	r1, [sp, #24]
 80102b2:	1ab6      	subs	r6, r6, r2
 80102b4:	1a8a      	subs	r2, r1, r2
 80102b6:	9206      	str	r2, [sp, #24]
 80102b8:	b1fb      	cbz	r3, 80102fa <_dtoa_r+0x6b2>
 80102ba:	9a08      	ldr	r2, [sp, #32]
 80102bc:	2a00      	cmp	r2, #0
 80102be:	f000 80bc 	beq.w	801043a <_dtoa_r+0x7f2>
 80102c2:	b19c      	cbz	r4, 80102ec <_dtoa_r+0x6a4>
 80102c4:	4629      	mov	r1, r5
 80102c6:	4622      	mov	r2, r4
 80102c8:	4648      	mov	r0, r9
 80102ca:	930b      	str	r3, [sp, #44]	@ 0x2c
 80102cc:	f000 ffa6 	bl	801121c <__pow5mult>
 80102d0:	9a01      	ldr	r2, [sp, #4]
 80102d2:	4601      	mov	r1, r0
 80102d4:	4605      	mov	r5, r0
 80102d6:	4648      	mov	r0, r9
 80102d8:	f000 fef6 	bl	80110c8 <__multiply>
 80102dc:	9901      	ldr	r1, [sp, #4]
 80102de:	9004      	str	r0, [sp, #16]
 80102e0:	4648      	mov	r0, r9
 80102e2:	f000 fddd 	bl	8010ea0 <_Bfree>
 80102e6:	9a04      	ldr	r2, [sp, #16]
 80102e8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80102ea:	9201      	str	r2, [sp, #4]
 80102ec:	1b1a      	subs	r2, r3, r4
 80102ee:	d004      	beq.n	80102fa <_dtoa_r+0x6b2>
 80102f0:	9901      	ldr	r1, [sp, #4]
 80102f2:	4648      	mov	r0, r9
 80102f4:	f000 ff92 	bl	801121c <__pow5mult>
 80102f8:	9001      	str	r0, [sp, #4]
 80102fa:	2101      	movs	r1, #1
 80102fc:	4648      	mov	r0, r9
 80102fe:	f000 fecd 	bl	801109c <__i2b>
 8010302:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010304:	4604      	mov	r4, r0
 8010306:	2b00      	cmp	r3, #0
 8010308:	f000 81d0 	beq.w	80106ac <_dtoa_r+0xa64>
 801030c:	461a      	mov	r2, r3
 801030e:	4601      	mov	r1, r0
 8010310:	4648      	mov	r0, r9
 8010312:	f000 ff83 	bl	801121c <__pow5mult>
 8010316:	9b07      	ldr	r3, [sp, #28]
 8010318:	2b01      	cmp	r3, #1
 801031a:	4604      	mov	r4, r0
 801031c:	f300 8095 	bgt.w	801044a <_dtoa_r+0x802>
 8010320:	9b02      	ldr	r3, [sp, #8]
 8010322:	2b00      	cmp	r3, #0
 8010324:	f040 808b 	bne.w	801043e <_dtoa_r+0x7f6>
 8010328:	9b03      	ldr	r3, [sp, #12]
 801032a:	f3c3 0213 	ubfx	r2, r3, #0, #20
 801032e:	2a00      	cmp	r2, #0
 8010330:	f040 8087 	bne.w	8010442 <_dtoa_r+0x7fa>
 8010334:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8010338:	0d12      	lsrs	r2, r2, #20
 801033a:	0512      	lsls	r2, r2, #20
 801033c:	2a00      	cmp	r2, #0
 801033e:	f000 8082 	beq.w	8010446 <_dtoa_r+0x7fe>
 8010342:	9b05      	ldr	r3, [sp, #20]
 8010344:	3301      	adds	r3, #1
 8010346:	9305      	str	r3, [sp, #20]
 8010348:	9b06      	ldr	r3, [sp, #24]
 801034a:	3301      	adds	r3, #1
 801034c:	9306      	str	r3, [sp, #24]
 801034e:	2301      	movs	r3, #1
 8010350:	930b      	str	r3, [sp, #44]	@ 0x2c
 8010352:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010354:	2b00      	cmp	r3, #0
 8010356:	f000 81af 	beq.w	80106b8 <_dtoa_r+0xa70>
 801035a:	6922      	ldr	r2, [r4, #16]
 801035c:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8010360:	6910      	ldr	r0, [r2, #16]
 8010362:	f000 fe4f 	bl	8011004 <__hi0bits>
 8010366:	f1c0 0020 	rsb	r0, r0, #32
 801036a:	9b06      	ldr	r3, [sp, #24]
 801036c:	4418      	add	r0, r3
 801036e:	f010 001f 	ands.w	r0, r0, #31
 8010372:	d076      	beq.n	8010462 <_dtoa_r+0x81a>
 8010374:	f1c0 0220 	rsb	r2, r0, #32
 8010378:	2a04      	cmp	r2, #4
 801037a:	dd69      	ble.n	8010450 <_dtoa_r+0x808>
 801037c:	9b05      	ldr	r3, [sp, #20]
 801037e:	f1c0 001c 	rsb	r0, r0, #28
 8010382:	4403      	add	r3, r0
 8010384:	9305      	str	r3, [sp, #20]
 8010386:	9b06      	ldr	r3, [sp, #24]
 8010388:	4406      	add	r6, r0
 801038a:	4403      	add	r3, r0
 801038c:	9306      	str	r3, [sp, #24]
 801038e:	9b05      	ldr	r3, [sp, #20]
 8010390:	2b00      	cmp	r3, #0
 8010392:	dd05      	ble.n	80103a0 <_dtoa_r+0x758>
 8010394:	9901      	ldr	r1, [sp, #4]
 8010396:	461a      	mov	r2, r3
 8010398:	4648      	mov	r0, r9
 801039a:	f000 ff99 	bl	80112d0 <__lshift>
 801039e:	9001      	str	r0, [sp, #4]
 80103a0:	9b06      	ldr	r3, [sp, #24]
 80103a2:	2b00      	cmp	r3, #0
 80103a4:	dd05      	ble.n	80103b2 <_dtoa_r+0x76a>
 80103a6:	4621      	mov	r1, r4
 80103a8:	461a      	mov	r2, r3
 80103aa:	4648      	mov	r0, r9
 80103ac:	f000 ff90 	bl	80112d0 <__lshift>
 80103b0:	4604      	mov	r4, r0
 80103b2:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80103b4:	2b00      	cmp	r3, #0
 80103b6:	d056      	beq.n	8010466 <_dtoa_r+0x81e>
 80103b8:	9801      	ldr	r0, [sp, #4]
 80103ba:	4621      	mov	r1, r4
 80103bc:	f000 fff4 	bl	80113a8 <__mcmp>
 80103c0:	2800      	cmp	r0, #0
 80103c2:	da50      	bge.n	8010466 <_dtoa_r+0x81e>
 80103c4:	f108 33ff 	add.w	r3, r8, #4294967295
 80103c8:	9304      	str	r3, [sp, #16]
 80103ca:	9901      	ldr	r1, [sp, #4]
 80103cc:	2300      	movs	r3, #0
 80103ce:	220a      	movs	r2, #10
 80103d0:	4648      	mov	r0, r9
 80103d2:	f000 fd87 	bl	8010ee4 <__multadd>
 80103d6:	9b08      	ldr	r3, [sp, #32]
 80103d8:	9001      	str	r0, [sp, #4]
 80103da:	2b00      	cmp	r3, #0
 80103dc:	f000 816e 	beq.w	80106bc <_dtoa_r+0xa74>
 80103e0:	4629      	mov	r1, r5
 80103e2:	2300      	movs	r3, #0
 80103e4:	220a      	movs	r2, #10
 80103e6:	4648      	mov	r0, r9
 80103e8:	f000 fd7c 	bl	8010ee4 <__multadd>
 80103ec:	f1bb 0f00 	cmp.w	fp, #0
 80103f0:	4605      	mov	r5, r0
 80103f2:	dc64      	bgt.n	80104be <_dtoa_r+0x876>
 80103f4:	9b07      	ldr	r3, [sp, #28]
 80103f6:	2b02      	cmp	r3, #2
 80103f8:	dc3e      	bgt.n	8010478 <_dtoa_r+0x830>
 80103fa:	e060      	b.n	80104be <_dtoa_r+0x876>
 80103fc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80103fe:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8010402:	e73c      	b.n	801027e <_dtoa_r+0x636>
 8010404:	f10a 34ff 	add.w	r4, sl, #4294967295
 8010408:	42a3      	cmp	r3, r4
 801040a:	bfbf      	itttt	lt
 801040c:	1ae2      	sublt	r2, r4, r3
 801040e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8010410:	189b      	addlt	r3, r3, r2
 8010412:	930a      	strlt	r3, [sp, #40]	@ 0x28
 8010414:	bfae      	itee	ge
 8010416:	1b1c      	subge	r4, r3, r4
 8010418:	4623      	movlt	r3, r4
 801041a:	2400      	movlt	r4, #0
 801041c:	f1ba 0f00 	cmp.w	sl, #0
 8010420:	bfb5      	itete	lt
 8010422:	9a05      	ldrlt	r2, [sp, #20]
 8010424:	9e05      	ldrge	r6, [sp, #20]
 8010426:	eba2 060a 	sublt.w	r6, r2, sl
 801042a:	4652      	movge	r2, sl
 801042c:	bfb8      	it	lt
 801042e:	2200      	movlt	r2, #0
 8010430:	e727      	b.n	8010282 <_dtoa_r+0x63a>
 8010432:	9e05      	ldr	r6, [sp, #20]
 8010434:	9d08      	ldr	r5, [sp, #32]
 8010436:	461c      	mov	r4, r3
 8010438:	e730      	b.n	801029c <_dtoa_r+0x654>
 801043a:	461a      	mov	r2, r3
 801043c:	e758      	b.n	80102f0 <_dtoa_r+0x6a8>
 801043e:	2300      	movs	r3, #0
 8010440:	e786      	b.n	8010350 <_dtoa_r+0x708>
 8010442:	9b02      	ldr	r3, [sp, #8]
 8010444:	e784      	b.n	8010350 <_dtoa_r+0x708>
 8010446:	920b      	str	r2, [sp, #44]	@ 0x2c
 8010448:	e783      	b.n	8010352 <_dtoa_r+0x70a>
 801044a:	2300      	movs	r3, #0
 801044c:	930b      	str	r3, [sp, #44]	@ 0x2c
 801044e:	e784      	b.n	801035a <_dtoa_r+0x712>
 8010450:	d09d      	beq.n	801038e <_dtoa_r+0x746>
 8010452:	9b05      	ldr	r3, [sp, #20]
 8010454:	321c      	adds	r2, #28
 8010456:	4413      	add	r3, r2
 8010458:	9305      	str	r3, [sp, #20]
 801045a:	9b06      	ldr	r3, [sp, #24]
 801045c:	4416      	add	r6, r2
 801045e:	4413      	add	r3, r2
 8010460:	e794      	b.n	801038c <_dtoa_r+0x744>
 8010462:	4602      	mov	r2, r0
 8010464:	e7f5      	b.n	8010452 <_dtoa_r+0x80a>
 8010466:	f1ba 0f00 	cmp.w	sl, #0
 801046a:	f8cd 8010 	str.w	r8, [sp, #16]
 801046e:	46d3      	mov	fp, sl
 8010470:	dc21      	bgt.n	80104b6 <_dtoa_r+0x86e>
 8010472:	9b07      	ldr	r3, [sp, #28]
 8010474:	2b02      	cmp	r3, #2
 8010476:	dd1e      	ble.n	80104b6 <_dtoa_r+0x86e>
 8010478:	f1bb 0f00 	cmp.w	fp, #0
 801047c:	f47f aeb7 	bne.w	80101ee <_dtoa_r+0x5a6>
 8010480:	4621      	mov	r1, r4
 8010482:	465b      	mov	r3, fp
 8010484:	2205      	movs	r2, #5
 8010486:	4648      	mov	r0, r9
 8010488:	f000 fd2c 	bl	8010ee4 <__multadd>
 801048c:	4601      	mov	r1, r0
 801048e:	4604      	mov	r4, r0
 8010490:	9801      	ldr	r0, [sp, #4]
 8010492:	f000 ff89 	bl	80113a8 <__mcmp>
 8010496:	2800      	cmp	r0, #0
 8010498:	f77f aea9 	ble.w	80101ee <_dtoa_r+0x5a6>
 801049c:	463e      	mov	r6, r7
 801049e:	2331      	movs	r3, #49	@ 0x31
 80104a0:	f806 3b01 	strb.w	r3, [r6], #1
 80104a4:	9b04      	ldr	r3, [sp, #16]
 80104a6:	3301      	adds	r3, #1
 80104a8:	9304      	str	r3, [sp, #16]
 80104aa:	e6a4      	b.n	80101f6 <_dtoa_r+0x5ae>
 80104ac:	f8cd 8010 	str.w	r8, [sp, #16]
 80104b0:	4654      	mov	r4, sl
 80104b2:	4625      	mov	r5, r4
 80104b4:	e7f2      	b.n	801049c <_dtoa_r+0x854>
 80104b6:	9b08      	ldr	r3, [sp, #32]
 80104b8:	2b00      	cmp	r3, #0
 80104ba:	f000 8103 	beq.w	80106c4 <_dtoa_r+0xa7c>
 80104be:	2e00      	cmp	r6, #0
 80104c0:	dd05      	ble.n	80104ce <_dtoa_r+0x886>
 80104c2:	4629      	mov	r1, r5
 80104c4:	4632      	mov	r2, r6
 80104c6:	4648      	mov	r0, r9
 80104c8:	f000 ff02 	bl	80112d0 <__lshift>
 80104cc:	4605      	mov	r5, r0
 80104ce:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80104d0:	2b00      	cmp	r3, #0
 80104d2:	d058      	beq.n	8010586 <_dtoa_r+0x93e>
 80104d4:	6869      	ldr	r1, [r5, #4]
 80104d6:	4648      	mov	r0, r9
 80104d8:	f000 fca2 	bl	8010e20 <_Balloc>
 80104dc:	4606      	mov	r6, r0
 80104de:	b928      	cbnz	r0, 80104ec <_dtoa_r+0x8a4>
 80104e0:	4b82      	ldr	r3, [pc, #520]	@ (80106ec <_dtoa_r+0xaa4>)
 80104e2:	4602      	mov	r2, r0
 80104e4:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80104e8:	f7ff bbc7 	b.w	800fc7a <_dtoa_r+0x32>
 80104ec:	692a      	ldr	r2, [r5, #16]
 80104ee:	3202      	adds	r2, #2
 80104f0:	0092      	lsls	r2, r2, #2
 80104f2:	f105 010c 	add.w	r1, r5, #12
 80104f6:	300c      	adds	r0, #12
 80104f8:	f7ff fafd 	bl	800faf6 <memcpy>
 80104fc:	2201      	movs	r2, #1
 80104fe:	4631      	mov	r1, r6
 8010500:	4648      	mov	r0, r9
 8010502:	f000 fee5 	bl	80112d0 <__lshift>
 8010506:	1c7b      	adds	r3, r7, #1
 8010508:	9305      	str	r3, [sp, #20]
 801050a:	eb07 030b 	add.w	r3, r7, fp
 801050e:	9309      	str	r3, [sp, #36]	@ 0x24
 8010510:	9b02      	ldr	r3, [sp, #8]
 8010512:	f003 0301 	and.w	r3, r3, #1
 8010516:	46a8      	mov	r8, r5
 8010518:	9308      	str	r3, [sp, #32]
 801051a:	4605      	mov	r5, r0
 801051c:	9b05      	ldr	r3, [sp, #20]
 801051e:	9801      	ldr	r0, [sp, #4]
 8010520:	4621      	mov	r1, r4
 8010522:	f103 3bff 	add.w	fp, r3, #4294967295
 8010526:	f7ff fb05 	bl	800fb34 <quorem>
 801052a:	4641      	mov	r1, r8
 801052c:	9002      	str	r0, [sp, #8]
 801052e:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 8010532:	9801      	ldr	r0, [sp, #4]
 8010534:	f000 ff38 	bl	80113a8 <__mcmp>
 8010538:	462a      	mov	r2, r5
 801053a:	9006      	str	r0, [sp, #24]
 801053c:	4621      	mov	r1, r4
 801053e:	4648      	mov	r0, r9
 8010540:	f000 ff4e 	bl	80113e0 <__mdiff>
 8010544:	68c2      	ldr	r2, [r0, #12]
 8010546:	4606      	mov	r6, r0
 8010548:	b9fa      	cbnz	r2, 801058a <_dtoa_r+0x942>
 801054a:	4601      	mov	r1, r0
 801054c:	9801      	ldr	r0, [sp, #4]
 801054e:	f000 ff2b 	bl	80113a8 <__mcmp>
 8010552:	4602      	mov	r2, r0
 8010554:	4631      	mov	r1, r6
 8010556:	4648      	mov	r0, r9
 8010558:	920a      	str	r2, [sp, #40]	@ 0x28
 801055a:	f000 fca1 	bl	8010ea0 <_Bfree>
 801055e:	9b07      	ldr	r3, [sp, #28]
 8010560:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8010562:	9e05      	ldr	r6, [sp, #20]
 8010564:	ea43 0102 	orr.w	r1, r3, r2
 8010568:	9b08      	ldr	r3, [sp, #32]
 801056a:	4319      	orrs	r1, r3
 801056c:	d10f      	bne.n	801058e <_dtoa_r+0x946>
 801056e:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8010572:	d028      	beq.n	80105c6 <_dtoa_r+0x97e>
 8010574:	9b06      	ldr	r3, [sp, #24]
 8010576:	2b00      	cmp	r3, #0
 8010578:	dd02      	ble.n	8010580 <_dtoa_r+0x938>
 801057a:	9b02      	ldr	r3, [sp, #8]
 801057c:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 8010580:	f88b a000 	strb.w	sl, [fp]
 8010584:	e639      	b.n	80101fa <_dtoa_r+0x5b2>
 8010586:	4628      	mov	r0, r5
 8010588:	e7bd      	b.n	8010506 <_dtoa_r+0x8be>
 801058a:	2201      	movs	r2, #1
 801058c:	e7e2      	b.n	8010554 <_dtoa_r+0x90c>
 801058e:	9b06      	ldr	r3, [sp, #24]
 8010590:	2b00      	cmp	r3, #0
 8010592:	db04      	blt.n	801059e <_dtoa_r+0x956>
 8010594:	9907      	ldr	r1, [sp, #28]
 8010596:	430b      	orrs	r3, r1
 8010598:	9908      	ldr	r1, [sp, #32]
 801059a:	430b      	orrs	r3, r1
 801059c:	d120      	bne.n	80105e0 <_dtoa_r+0x998>
 801059e:	2a00      	cmp	r2, #0
 80105a0:	ddee      	ble.n	8010580 <_dtoa_r+0x938>
 80105a2:	9901      	ldr	r1, [sp, #4]
 80105a4:	2201      	movs	r2, #1
 80105a6:	4648      	mov	r0, r9
 80105a8:	f000 fe92 	bl	80112d0 <__lshift>
 80105ac:	4621      	mov	r1, r4
 80105ae:	9001      	str	r0, [sp, #4]
 80105b0:	f000 fefa 	bl	80113a8 <__mcmp>
 80105b4:	2800      	cmp	r0, #0
 80105b6:	dc03      	bgt.n	80105c0 <_dtoa_r+0x978>
 80105b8:	d1e2      	bne.n	8010580 <_dtoa_r+0x938>
 80105ba:	f01a 0f01 	tst.w	sl, #1
 80105be:	d0df      	beq.n	8010580 <_dtoa_r+0x938>
 80105c0:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 80105c4:	d1d9      	bne.n	801057a <_dtoa_r+0x932>
 80105c6:	2339      	movs	r3, #57	@ 0x39
 80105c8:	f88b 3000 	strb.w	r3, [fp]
 80105cc:	4633      	mov	r3, r6
 80105ce:	461e      	mov	r6, r3
 80105d0:	3b01      	subs	r3, #1
 80105d2:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80105d6:	2a39      	cmp	r2, #57	@ 0x39
 80105d8:	d053      	beq.n	8010682 <_dtoa_r+0xa3a>
 80105da:	3201      	adds	r2, #1
 80105dc:	701a      	strb	r2, [r3, #0]
 80105de:	e60c      	b.n	80101fa <_dtoa_r+0x5b2>
 80105e0:	2a00      	cmp	r2, #0
 80105e2:	dd07      	ble.n	80105f4 <_dtoa_r+0x9ac>
 80105e4:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 80105e8:	d0ed      	beq.n	80105c6 <_dtoa_r+0x97e>
 80105ea:	f10a 0301 	add.w	r3, sl, #1
 80105ee:	f88b 3000 	strb.w	r3, [fp]
 80105f2:	e602      	b.n	80101fa <_dtoa_r+0x5b2>
 80105f4:	9b05      	ldr	r3, [sp, #20]
 80105f6:	9a05      	ldr	r2, [sp, #20]
 80105f8:	f803 ac01 	strb.w	sl, [r3, #-1]
 80105fc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80105fe:	4293      	cmp	r3, r2
 8010600:	d029      	beq.n	8010656 <_dtoa_r+0xa0e>
 8010602:	9901      	ldr	r1, [sp, #4]
 8010604:	2300      	movs	r3, #0
 8010606:	220a      	movs	r2, #10
 8010608:	4648      	mov	r0, r9
 801060a:	f000 fc6b 	bl	8010ee4 <__multadd>
 801060e:	45a8      	cmp	r8, r5
 8010610:	9001      	str	r0, [sp, #4]
 8010612:	f04f 0300 	mov.w	r3, #0
 8010616:	f04f 020a 	mov.w	r2, #10
 801061a:	4641      	mov	r1, r8
 801061c:	4648      	mov	r0, r9
 801061e:	d107      	bne.n	8010630 <_dtoa_r+0x9e8>
 8010620:	f000 fc60 	bl	8010ee4 <__multadd>
 8010624:	4680      	mov	r8, r0
 8010626:	4605      	mov	r5, r0
 8010628:	9b05      	ldr	r3, [sp, #20]
 801062a:	3301      	adds	r3, #1
 801062c:	9305      	str	r3, [sp, #20]
 801062e:	e775      	b.n	801051c <_dtoa_r+0x8d4>
 8010630:	f000 fc58 	bl	8010ee4 <__multadd>
 8010634:	4629      	mov	r1, r5
 8010636:	4680      	mov	r8, r0
 8010638:	2300      	movs	r3, #0
 801063a:	220a      	movs	r2, #10
 801063c:	4648      	mov	r0, r9
 801063e:	f000 fc51 	bl	8010ee4 <__multadd>
 8010642:	4605      	mov	r5, r0
 8010644:	e7f0      	b.n	8010628 <_dtoa_r+0x9e0>
 8010646:	f1bb 0f00 	cmp.w	fp, #0
 801064a:	bfcc      	ite	gt
 801064c:	465e      	movgt	r6, fp
 801064e:	2601      	movle	r6, #1
 8010650:	443e      	add	r6, r7
 8010652:	f04f 0800 	mov.w	r8, #0
 8010656:	9901      	ldr	r1, [sp, #4]
 8010658:	2201      	movs	r2, #1
 801065a:	4648      	mov	r0, r9
 801065c:	f000 fe38 	bl	80112d0 <__lshift>
 8010660:	4621      	mov	r1, r4
 8010662:	9001      	str	r0, [sp, #4]
 8010664:	f000 fea0 	bl	80113a8 <__mcmp>
 8010668:	2800      	cmp	r0, #0
 801066a:	dcaf      	bgt.n	80105cc <_dtoa_r+0x984>
 801066c:	d102      	bne.n	8010674 <_dtoa_r+0xa2c>
 801066e:	f01a 0f01 	tst.w	sl, #1
 8010672:	d1ab      	bne.n	80105cc <_dtoa_r+0x984>
 8010674:	4633      	mov	r3, r6
 8010676:	461e      	mov	r6, r3
 8010678:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801067c:	2a30      	cmp	r2, #48	@ 0x30
 801067e:	d0fa      	beq.n	8010676 <_dtoa_r+0xa2e>
 8010680:	e5bb      	b.n	80101fa <_dtoa_r+0x5b2>
 8010682:	429f      	cmp	r7, r3
 8010684:	d1a3      	bne.n	80105ce <_dtoa_r+0x986>
 8010686:	9b04      	ldr	r3, [sp, #16]
 8010688:	3301      	adds	r3, #1
 801068a:	9304      	str	r3, [sp, #16]
 801068c:	2331      	movs	r3, #49	@ 0x31
 801068e:	703b      	strb	r3, [r7, #0]
 8010690:	e5b3      	b.n	80101fa <_dtoa_r+0x5b2>
 8010692:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8010694:	4f16      	ldr	r7, [pc, #88]	@ (80106f0 <_dtoa_r+0xaa8>)
 8010696:	b11b      	cbz	r3, 80106a0 <_dtoa_r+0xa58>
 8010698:	f107 0308 	add.w	r3, r7, #8
 801069c:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 801069e:	6013      	str	r3, [r2, #0]
 80106a0:	4638      	mov	r0, r7
 80106a2:	b011      	add	sp, #68	@ 0x44
 80106a4:	ecbd 8b02 	vpop	{d8}
 80106a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80106ac:	9b07      	ldr	r3, [sp, #28]
 80106ae:	2b01      	cmp	r3, #1
 80106b0:	f77f ae36 	ble.w	8010320 <_dtoa_r+0x6d8>
 80106b4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80106b6:	930b      	str	r3, [sp, #44]	@ 0x2c
 80106b8:	2001      	movs	r0, #1
 80106ba:	e656      	b.n	801036a <_dtoa_r+0x722>
 80106bc:	f1bb 0f00 	cmp.w	fp, #0
 80106c0:	f77f aed7 	ble.w	8010472 <_dtoa_r+0x82a>
 80106c4:	463e      	mov	r6, r7
 80106c6:	9801      	ldr	r0, [sp, #4]
 80106c8:	4621      	mov	r1, r4
 80106ca:	f7ff fa33 	bl	800fb34 <quorem>
 80106ce:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 80106d2:	f806 ab01 	strb.w	sl, [r6], #1
 80106d6:	1bf2      	subs	r2, r6, r7
 80106d8:	4593      	cmp	fp, r2
 80106da:	ddb4      	ble.n	8010646 <_dtoa_r+0x9fe>
 80106dc:	9901      	ldr	r1, [sp, #4]
 80106de:	2300      	movs	r3, #0
 80106e0:	220a      	movs	r2, #10
 80106e2:	4648      	mov	r0, r9
 80106e4:	f000 fbfe 	bl	8010ee4 <__multadd>
 80106e8:	9001      	str	r0, [sp, #4]
 80106ea:	e7ec      	b.n	80106c6 <_dtoa_r+0xa7e>
 80106ec:	08012d63 	.word	0x08012d63
 80106f0:	08012ce7 	.word	0x08012ce7

080106f4 <_free_r>:
 80106f4:	b538      	push	{r3, r4, r5, lr}
 80106f6:	4605      	mov	r5, r0
 80106f8:	2900      	cmp	r1, #0
 80106fa:	d041      	beq.n	8010780 <_free_r+0x8c>
 80106fc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010700:	1f0c      	subs	r4, r1, #4
 8010702:	2b00      	cmp	r3, #0
 8010704:	bfb8      	it	lt
 8010706:	18e4      	addlt	r4, r4, r3
 8010708:	f7fd fbee 	bl	800dee8 <__malloc_lock>
 801070c:	4a1d      	ldr	r2, [pc, #116]	@ (8010784 <_free_r+0x90>)
 801070e:	6813      	ldr	r3, [r2, #0]
 8010710:	b933      	cbnz	r3, 8010720 <_free_r+0x2c>
 8010712:	6063      	str	r3, [r4, #4]
 8010714:	6014      	str	r4, [r2, #0]
 8010716:	4628      	mov	r0, r5
 8010718:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801071c:	f7fd bbea 	b.w	800def4 <__malloc_unlock>
 8010720:	42a3      	cmp	r3, r4
 8010722:	d908      	bls.n	8010736 <_free_r+0x42>
 8010724:	6820      	ldr	r0, [r4, #0]
 8010726:	1821      	adds	r1, r4, r0
 8010728:	428b      	cmp	r3, r1
 801072a:	bf01      	itttt	eq
 801072c:	6819      	ldreq	r1, [r3, #0]
 801072e:	685b      	ldreq	r3, [r3, #4]
 8010730:	1809      	addeq	r1, r1, r0
 8010732:	6021      	streq	r1, [r4, #0]
 8010734:	e7ed      	b.n	8010712 <_free_r+0x1e>
 8010736:	461a      	mov	r2, r3
 8010738:	685b      	ldr	r3, [r3, #4]
 801073a:	b10b      	cbz	r3, 8010740 <_free_r+0x4c>
 801073c:	42a3      	cmp	r3, r4
 801073e:	d9fa      	bls.n	8010736 <_free_r+0x42>
 8010740:	6811      	ldr	r1, [r2, #0]
 8010742:	1850      	adds	r0, r2, r1
 8010744:	42a0      	cmp	r0, r4
 8010746:	d10b      	bne.n	8010760 <_free_r+0x6c>
 8010748:	6820      	ldr	r0, [r4, #0]
 801074a:	4401      	add	r1, r0
 801074c:	1850      	adds	r0, r2, r1
 801074e:	4283      	cmp	r3, r0
 8010750:	6011      	str	r1, [r2, #0]
 8010752:	d1e0      	bne.n	8010716 <_free_r+0x22>
 8010754:	6818      	ldr	r0, [r3, #0]
 8010756:	685b      	ldr	r3, [r3, #4]
 8010758:	6053      	str	r3, [r2, #4]
 801075a:	4408      	add	r0, r1
 801075c:	6010      	str	r0, [r2, #0]
 801075e:	e7da      	b.n	8010716 <_free_r+0x22>
 8010760:	d902      	bls.n	8010768 <_free_r+0x74>
 8010762:	230c      	movs	r3, #12
 8010764:	602b      	str	r3, [r5, #0]
 8010766:	e7d6      	b.n	8010716 <_free_r+0x22>
 8010768:	6820      	ldr	r0, [r4, #0]
 801076a:	1821      	adds	r1, r4, r0
 801076c:	428b      	cmp	r3, r1
 801076e:	bf04      	itt	eq
 8010770:	6819      	ldreq	r1, [r3, #0]
 8010772:	685b      	ldreq	r3, [r3, #4]
 8010774:	6063      	str	r3, [r4, #4]
 8010776:	bf04      	itt	eq
 8010778:	1809      	addeq	r1, r1, r0
 801077a:	6021      	streq	r1, [r4, #0]
 801077c:	6054      	str	r4, [r2, #4]
 801077e:	e7ca      	b.n	8010716 <_free_r+0x22>
 8010780:	bd38      	pop	{r3, r4, r5, pc}
 8010782:	bf00      	nop
 8010784:	24000d1c 	.word	0x24000d1c

08010788 <rshift>:
 8010788:	6903      	ldr	r3, [r0, #16]
 801078a:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 801078e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8010792:	ea4f 1261 	mov.w	r2, r1, asr #5
 8010796:	f100 0414 	add.w	r4, r0, #20
 801079a:	dd45      	ble.n	8010828 <rshift+0xa0>
 801079c:	f011 011f 	ands.w	r1, r1, #31
 80107a0:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80107a4:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80107a8:	d10c      	bne.n	80107c4 <rshift+0x3c>
 80107aa:	f100 0710 	add.w	r7, r0, #16
 80107ae:	4629      	mov	r1, r5
 80107b0:	42b1      	cmp	r1, r6
 80107b2:	d334      	bcc.n	801081e <rshift+0x96>
 80107b4:	1a9b      	subs	r3, r3, r2
 80107b6:	009b      	lsls	r3, r3, #2
 80107b8:	1eea      	subs	r2, r5, #3
 80107ba:	4296      	cmp	r6, r2
 80107bc:	bf38      	it	cc
 80107be:	2300      	movcc	r3, #0
 80107c0:	4423      	add	r3, r4
 80107c2:	e015      	b.n	80107f0 <rshift+0x68>
 80107c4:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80107c8:	f1c1 0820 	rsb	r8, r1, #32
 80107cc:	40cf      	lsrs	r7, r1
 80107ce:	f105 0e04 	add.w	lr, r5, #4
 80107d2:	46a1      	mov	r9, r4
 80107d4:	4576      	cmp	r6, lr
 80107d6:	46f4      	mov	ip, lr
 80107d8:	d815      	bhi.n	8010806 <rshift+0x7e>
 80107da:	1a9a      	subs	r2, r3, r2
 80107dc:	0092      	lsls	r2, r2, #2
 80107de:	3a04      	subs	r2, #4
 80107e0:	3501      	adds	r5, #1
 80107e2:	42ae      	cmp	r6, r5
 80107e4:	bf38      	it	cc
 80107e6:	2200      	movcc	r2, #0
 80107e8:	18a3      	adds	r3, r4, r2
 80107ea:	50a7      	str	r7, [r4, r2]
 80107ec:	b107      	cbz	r7, 80107f0 <rshift+0x68>
 80107ee:	3304      	adds	r3, #4
 80107f0:	1b1a      	subs	r2, r3, r4
 80107f2:	42a3      	cmp	r3, r4
 80107f4:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80107f8:	bf08      	it	eq
 80107fa:	2300      	moveq	r3, #0
 80107fc:	6102      	str	r2, [r0, #16]
 80107fe:	bf08      	it	eq
 8010800:	6143      	streq	r3, [r0, #20]
 8010802:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8010806:	f8dc c000 	ldr.w	ip, [ip]
 801080a:	fa0c fc08 	lsl.w	ip, ip, r8
 801080e:	ea4c 0707 	orr.w	r7, ip, r7
 8010812:	f849 7b04 	str.w	r7, [r9], #4
 8010816:	f85e 7b04 	ldr.w	r7, [lr], #4
 801081a:	40cf      	lsrs	r7, r1
 801081c:	e7da      	b.n	80107d4 <rshift+0x4c>
 801081e:	f851 cb04 	ldr.w	ip, [r1], #4
 8010822:	f847 cf04 	str.w	ip, [r7, #4]!
 8010826:	e7c3      	b.n	80107b0 <rshift+0x28>
 8010828:	4623      	mov	r3, r4
 801082a:	e7e1      	b.n	80107f0 <rshift+0x68>

0801082c <__hexdig_fun>:
 801082c:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8010830:	2b09      	cmp	r3, #9
 8010832:	d802      	bhi.n	801083a <__hexdig_fun+0xe>
 8010834:	3820      	subs	r0, #32
 8010836:	b2c0      	uxtb	r0, r0
 8010838:	4770      	bx	lr
 801083a:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 801083e:	2b05      	cmp	r3, #5
 8010840:	d801      	bhi.n	8010846 <__hexdig_fun+0x1a>
 8010842:	3847      	subs	r0, #71	@ 0x47
 8010844:	e7f7      	b.n	8010836 <__hexdig_fun+0xa>
 8010846:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 801084a:	2b05      	cmp	r3, #5
 801084c:	d801      	bhi.n	8010852 <__hexdig_fun+0x26>
 801084e:	3827      	subs	r0, #39	@ 0x27
 8010850:	e7f1      	b.n	8010836 <__hexdig_fun+0xa>
 8010852:	2000      	movs	r0, #0
 8010854:	4770      	bx	lr
	...

08010858 <__gethex>:
 8010858:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801085c:	b085      	sub	sp, #20
 801085e:	468a      	mov	sl, r1
 8010860:	9302      	str	r3, [sp, #8]
 8010862:	680b      	ldr	r3, [r1, #0]
 8010864:	9001      	str	r0, [sp, #4]
 8010866:	4690      	mov	r8, r2
 8010868:	1c9c      	adds	r4, r3, #2
 801086a:	46a1      	mov	r9, r4
 801086c:	f814 0b01 	ldrb.w	r0, [r4], #1
 8010870:	2830      	cmp	r0, #48	@ 0x30
 8010872:	d0fa      	beq.n	801086a <__gethex+0x12>
 8010874:	eba9 0303 	sub.w	r3, r9, r3
 8010878:	f1a3 0b02 	sub.w	fp, r3, #2
 801087c:	f7ff ffd6 	bl	801082c <__hexdig_fun>
 8010880:	4605      	mov	r5, r0
 8010882:	2800      	cmp	r0, #0
 8010884:	d168      	bne.n	8010958 <__gethex+0x100>
 8010886:	49a0      	ldr	r1, [pc, #640]	@ (8010b08 <__gethex+0x2b0>)
 8010888:	2201      	movs	r2, #1
 801088a:	4648      	mov	r0, r9
 801088c:	f7ff f89a 	bl	800f9c4 <strncmp>
 8010890:	4607      	mov	r7, r0
 8010892:	2800      	cmp	r0, #0
 8010894:	d167      	bne.n	8010966 <__gethex+0x10e>
 8010896:	f899 0001 	ldrb.w	r0, [r9, #1]
 801089a:	4626      	mov	r6, r4
 801089c:	f7ff ffc6 	bl	801082c <__hexdig_fun>
 80108a0:	2800      	cmp	r0, #0
 80108a2:	d062      	beq.n	801096a <__gethex+0x112>
 80108a4:	4623      	mov	r3, r4
 80108a6:	7818      	ldrb	r0, [r3, #0]
 80108a8:	2830      	cmp	r0, #48	@ 0x30
 80108aa:	4699      	mov	r9, r3
 80108ac:	f103 0301 	add.w	r3, r3, #1
 80108b0:	d0f9      	beq.n	80108a6 <__gethex+0x4e>
 80108b2:	f7ff ffbb 	bl	801082c <__hexdig_fun>
 80108b6:	fab0 f580 	clz	r5, r0
 80108ba:	096d      	lsrs	r5, r5, #5
 80108bc:	f04f 0b01 	mov.w	fp, #1
 80108c0:	464a      	mov	r2, r9
 80108c2:	4616      	mov	r6, r2
 80108c4:	3201      	adds	r2, #1
 80108c6:	7830      	ldrb	r0, [r6, #0]
 80108c8:	f7ff ffb0 	bl	801082c <__hexdig_fun>
 80108cc:	2800      	cmp	r0, #0
 80108ce:	d1f8      	bne.n	80108c2 <__gethex+0x6a>
 80108d0:	498d      	ldr	r1, [pc, #564]	@ (8010b08 <__gethex+0x2b0>)
 80108d2:	2201      	movs	r2, #1
 80108d4:	4630      	mov	r0, r6
 80108d6:	f7ff f875 	bl	800f9c4 <strncmp>
 80108da:	2800      	cmp	r0, #0
 80108dc:	d13f      	bne.n	801095e <__gethex+0x106>
 80108de:	b944      	cbnz	r4, 80108f2 <__gethex+0x9a>
 80108e0:	1c74      	adds	r4, r6, #1
 80108e2:	4622      	mov	r2, r4
 80108e4:	4616      	mov	r6, r2
 80108e6:	3201      	adds	r2, #1
 80108e8:	7830      	ldrb	r0, [r6, #0]
 80108ea:	f7ff ff9f 	bl	801082c <__hexdig_fun>
 80108ee:	2800      	cmp	r0, #0
 80108f0:	d1f8      	bne.n	80108e4 <__gethex+0x8c>
 80108f2:	1ba4      	subs	r4, r4, r6
 80108f4:	00a7      	lsls	r7, r4, #2
 80108f6:	7833      	ldrb	r3, [r6, #0]
 80108f8:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 80108fc:	2b50      	cmp	r3, #80	@ 0x50
 80108fe:	d13e      	bne.n	801097e <__gethex+0x126>
 8010900:	7873      	ldrb	r3, [r6, #1]
 8010902:	2b2b      	cmp	r3, #43	@ 0x2b
 8010904:	d033      	beq.n	801096e <__gethex+0x116>
 8010906:	2b2d      	cmp	r3, #45	@ 0x2d
 8010908:	d034      	beq.n	8010974 <__gethex+0x11c>
 801090a:	1c71      	adds	r1, r6, #1
 801090c:	2400      	movs	r4, #0
 801090e:	7808      	ldrb	r0, [r1, #0]
 8010910:	f7ff ff8c 	bl	801082c <__hexdig_fun>
 8010914:	1e43      	subs	r3, r0, #1
 8010916:	b2db      	uxtb	r3, r3
 8010918:	2b18      	cmp	r3, #24
 801091a:	d830      	bhi.n	801097e <__gethex+0x126>
 801091c:	f1a0 0210 	sub.w	r2, r0, #16
 8010920:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8010924:	f7ff ff82 	bl	801082c <__hexdig_fun>
 8010928:	f100 3cff 	add.w	ip, r0, #4294967295
 801092c:	fa5f fc8c 	uxtb.w	ip, ip
 8010930:	f1bc 0f18 	cmp.w	ip, #24
 8010934:	f04f 030a 	mov.w	r3, #10
 8010938:	d91e      	bls.n	8010978 <__gethex+0x120>
 801093a:	b104      	cbz	r4, 801093e <__gethex+0xe6>
 801093c:	4252      	negs	r2, r2
 801093e:	4417      	add	r7, r2
 8010940:	f8ca 1000 	str.w	r1, [sl]
 8010944:	b1ed      	cbz	r5, 8010982 <__gethex+0x12a>
 8010946:	f1bb 0f00 	cmp.w	fp, #0
 801094a:	bf0c      	ite	eq
 801094c:	2506      	moveq	r5, #6
 801094e:	2500      	movne	r5, #0
 8010950:	4628      	mov	r0, r5
 8010952:	b005      	add	sp, #20
 8010954:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010958:	2500      	movs	r5, #0
 801095a:	462c      	mov	r4, r5
 801095c:	e7b0      	b.n	80108c0 <__gethex+0x68>
 801095e:	2c00      	cmp	r4, #0
 8010960:	d1c7      	bne.n	80108f2 <__gethex+0x9a>
 8010962:	4627      	mov	r7, r4
 8010964:	e7c7      	b.n	80108f6 <__gethex+0x9e>
 8010966:	464e      	mov	r6, r9
 8010968:	462f      	mov	r7, r5
 801096a:	2501      	movs	r5, #1
 801096c:	e7c3      	b.n	80108f6 <__gethex+0x9e>
 801096e:	2400      	movs	r4, #0
 8010970:	1cb1      	adds	r1, r6, #2
 8010972:	e7cc      	b.n	801090e <__gethex+0xb6>
 8010974:	2401      	movs	r4, #1
 8010976:	e7fb      	b.n	8010970 <__gethex+0x118>
 8010978:	fb03 0002 	mla	r0, r3, r2, r0
 801097c:	e7ce      	b.n	801091c <__gethex+0xc4>
 801097e:	4631      	mov	r1, r6
 8010980:	e7de      	b.n	8010940 <__gethex+0xe8>
 8010982:	eba6 0309 	sub.w	r3, r6, r9
 8010986:	3b01      	subs	r3, #1
 8010988:	4629      	mov	r1, r5
 801098a:	2b07      	cmp	r3, #7
 801098c:	dc0a      	bgt.n	80109a4 <__gethex+0x14c>
 801098e:	9801      	ldr	r0, [sp, #4]
 8010990:	f000 fa46 	bl	8010e20 <_Balloc>
 8010994:	4604      	mov	r4, r0
 8010996:	b940      	cbnz	r0, 80109aa <__gethex+0x152>
 8010998:	4b5c      	ldr	r3, [pc, #368]	@ (8010b0c <__gethex+0x2b4>)
 801099a:	4602      	mov	r2, r0
 801099c:	21e4      	movs	r1, #228	@ 0xe4
 801099e:	485c      	ldr	r0, [pc, #368]	@ (8010b10 <__gethex+0x2b8>)
 80109a0:	f001 fd22 	bl	80123e8 <__assert_func>
 80109a4:	3101      	adds	r1, #1
 80109a6:	105b      	asrs	r3, r3, #1
 80109a8:	e7ef      	b.n	801098a <__gethex+0x132>
 80109aa:	f100 0a14 	add.w	sl, r0, #20
 80109ae:	2300      	movs	r3, #0
 80109b0:	4655      	mov	r5, sl
 80109b2:	469b      	mov	fp, r3
 80109b4:	45b1      	cmp	r9, r6
 80109b6:	d337      	bcc.n	8010a28 <__gethex+0x1d0>
 80109b8:	f845 bb04 	str.w	fp, [r5], #4
 80109bc:	eba5 050a 	sub.w	r5, r5, sl
 80109c0:	10ad      	asrs	r5, r5, #2
 80109c2:	6125      	str	r5, [r4, #16]
 80109c4:	4658      	mov	r0, fp
 80109c6:	f000 fb1d 	bl	8011004 <__hi0bits>
 80109ca:	016d      	lsls	r5, r5, #5
 80109cc:	f8d8 6000 	ldr.w	r6, [r8]
 80109d0:	1a2d      	subs	r5, r5, r0
 80109d2:	42b5      	cmp	r5, r6
 80109d4:	dd54      	ble.n	8010a80 <__gethex+0x228>
 80109d6:	1bad      	subs	r5, r5, r6
 80109d8:	4629      	mov	r1, r5
 80109da:	4620      	mov	r0, r4
 80109dc:	f000 feae 	bl	801173c <__any_on>
 80109e0:	4681      	mov	r9, r0
 80109e2:	b178      	cbz	r0, 8010a04 <__gethex+0x1ac>
 80109e4:	1e6b      	subs	r3, r5, #1
 80109e6:	1159      	asrs	r1, r3, #5
 80109e8:	f003 021f 	and.w	r2, r3, #31
 80109ec:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 80109f0:	f04f 0901 	mov.w	r9, #1
 80109f4:	fa09 f202 	lsl.w	r2, r9, r2
 80109f8:	420a      	tst	r2, r1
 80109fa:	d003      	beq.n	8010a04 <__gethex+0x1ac>
 80109fc:	454b      	cmp	r3, r9
 80109fe:	dc36      	bgt.n	8010a6e <__gethex+0x216>
 8010a00:	f04f 0902 	mov.w	r9, #2
 8010a04:	4629      	mov	r1, r5
 8010a06:	4620      	mov	r0, r4
 8010a08:	f7ff febe 	bl	8010788 <rshift>
 8010a0c:	442f      	add	r7, r5
 8010a0e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8010a12:	42bb      	cmp	r3, r7
 8010a14:	da42      	bge.n	8010a9c <__gethex+0x244>
 8010a16:	9801      	ldr	r0, [sp, #4]
 8010a18:	4621      	mov	r1, r4
 8010a1a:	f000 fa41 	bl	8010ea0 <_Bfree>
 8010a1e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8010a20:	2300      	movs	r3, #0
 8010a22:	6013      	str	r3, [r2, #0]
 8010a24:	25a3      	movs	r5, #163	@ 0xa3
 8010a26:	e793      	b.n	8010950 <__gethex+0xf8>
 8010a28:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8010a2c:	2a2e      	cmp	r2, #46	@ 0x2e
 8010a2e:	d012      	beq.n	8010a56 <__gethex+0x1fe>
 8010a30:	2b20      	cmp	r3, #32
 8010a32:	d104      	bne.n	8010a3e <__gethex+0x1e6>
 8010a34:	f845 bb04 	str.w	fp, [r5], #4
 8010a38:	f04f 0b00 	mov.w	fp, #0
 8010a3c:	465b      	mov	r3, fp
 8010a3e:	7830      	ldrb	r0, [r6, #0]
 8010a40:	9303      	str	r3, [sp, #12]
 8010a42:	f7ff fef3 	bl	801082c <__hexdig_fun>
 8010a46:	9b03      	ldr	r3, [sp, #12]
 8010a48:	f000 000f 	and.w	r0, r0, #15
 8010a4c:	4098      	lsls	r0, r3
 8010a4e:	ea4b 0b00 	orr.w	fp, fp, r0
 8010a52:	3304      	adds	r3, #4
 8010a54:	e7ae      	b.n	80109b4 <__gethex+0x15c>
 8010a56:	45b1      	cmp	r9, r6
 8010a58:	d8ea      	bhi.n	8010a30 <__gethex+0x1d8>
 8010a5a:	492b      	ldr	r1, [pc, #172]	@ (8010b08 <__gethex+0x2b0>)
 8010a5c:	9303      	str	r3, [sp, #12]
 8010a5e:	2201      	movs	r2, #1
 8010a60:	4630      	mov	r0, r6
 8010a62:	f7fe ffaf 	bl	800f9c4 <strncmp>
 8010a66:	9b03      	ldr	r3, [sp, #12]
 8010a68:	2800      	cmp	r0, #0
 8010a6a:	d1e1      	bne.n	8010a30 <__gethex+0x1d8>
 8010a6c:	e7a2      	b.n	80109b4 <__gethex+0x15c>
 8010a6e:	1ea9      	subs	r1, r5, #2
 8010a70:	4620      	mov	r0, r4
 8010a72:	f000 fe63 	bl	801173c <__any_on>
 8010a76:	2800      	cmp	r0, #0
 8010a78:	d0c2      	beq.n	8010a00 <__gethex+0x1a8>
 8010a7a:	f04f 0903 	mov.w	r9, #3
 8010a7e:	e7c1      	b.n	8010a04 <__gethex+0x1ac>
 8010a80:	da09      	bge.n	8010a96 <__gethex+0x23e>
 8010a82:	1b75      	subs	r5, r6, r5
 8010a84:	4621      	mov	r1, r4
 8010a86:	9801      	ldr	r0, [sp, #4]
 8010a88:	462a      	mov	r2, r5
 8010a8a:	f000 fc21 	bl	80112d0 <__lshift>
 8010a8e:	1b7f      	subs	r7, r7, r5
 8010a90:	4604      	mov	r4, r0
 8010a92:	f100 0a14 	add.w	sl, r0, #20
 8010a96:	f04f 0900 	mov.w	r9, #0
 8010a9a:	e7b8      	b.n	8010a0e <__gethex+0x1b6>
 8010a9c:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8010aa0:	42bd      	cmp	r5, r7
 8010aa2:	dd6f      	ble.n	8010b84 <__gethex+0x32c>
 8010aa4:	1bed      	subs	r5, r5, r7
 8010aa6:	42ae      	cmp	r6, r5
 8010aa8:	dc34      	bgt.n	8010b14 <__gethex+0x2bc>
 8010aaa:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8010aae:	2b02      	cmp	r3, #2
 8010ab0:	d022      	beq.n	8010af8 <__gethex+0x2a0>
 8010ab2:	2b03      	cmp	r3, #3
 8010ab4:	d024      	beq.n	8010b00 <__gethex+0x2a8>
 8010ab6:	2b01      	cmp	r3, #1
 8010ab8:	d115      	bne.n	8010ae6 <__gethex+0x28e>
 8010aba:	42ae      	cmp	r6, r5
 8010abc:	d113      	bne.n	8010ae6 <__gethex+0x28e>
 8010abe:	2e01      	cmp	r6, #1
 8010ac0:	d10b      	bne.n	8010ada <__gethex+0x282>
 8010ac2:	9a02      	ldr	r2, [sp, #8]
 8010ac4:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8010ac8:	6013      	str	r3, [r2, #0]
 8010aca:	2301      	movs	r3, #1
 8010acc:	6123      	str	r3, [r4, #16]
 8010ace:	f8ca 3000 	str.w	r3, [sl]
 8010ad2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010ad4:	2562      	movs	r5, #98	@ 0x62
 8010ad6:	601c      	str	r4, [r3, #0]
 8010ad8:	e73a      	b.n	8010950 <__gethex+0xf8>
 8010ada:	1e71      	subs	r1, r6, #1
 8010adc:	4620      	mov	r0, r4
 8010ade:	f000 fe2d 	bl	801173c <__any_on>
 8010ae2:	2800      	cmp	r0, #0
 8010ae4:	d1ed      	bne.n	8010ac2 <__gethex+0x26a>
 8010ae6:	9801      	ldr	r0, [sp, #4]
 8010ae8:	4621      	mov	r1, r4
 8010aea:	f000 f9d9 	bl	8010ea0 <_Bfree>
 8010aee:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8010af0:	2300      	movs	r3, #0
 8010af2:	6013      	str	r3, [r2, #0]
 8010af4:	2550      	movs	r5, #80	@ 0x50
 8010af6:	e72b      	b.n	8010950 <__gethex+0xf8>
 8010af8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010afa:	2b00      	cmp	r3, #0
 8010afc:	d1f3      	bne.n	8010ae6 <__gethex+0x28e>
 8010afe:	e7e0      	b.n	8010ac2 <__gethex+0x26a>
 8010b00:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010b02:	2b00      	cmp	r3, #0
 8010b04:	d1dd      	bne.n	8010ac2 <__gethex+0x26a>
 8010b06:	e7ee      	b.n	8010ae6 <__gethex+0x28e>
 8010b08:	08012c50 	.word	0x08012c50
 8010b0c:	08012d63 	.word	0x08012d63
 8010b10:	08012d74 	.word	0x08012d74
 8010b14:	1e6f      	subs	r7, r5, #1
 8010b16:	f1b9 0f00 	cmp.w	r9, #0
 8010b1a:	d130      	bne.n	8010b7e <__gethex+0x326>
 8010b1c:	b127      	cbz	r7, 8010b28 <__gethex+0x2d0>
 8010b1e:	4639      	mov	r1, r7
 8010b20:	4620      	mov	r0, r4
 8010b22:	f000 fe0b 	bl	801173c <__any_on>
 8010b26:	4681      	mov	r9, r0
 8010b28:	117a      	asrs	r2, r7, #5
 8010b2a:	2301      	movs	r3, #1
 8010b2c:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8010b30:	f007 071f 	and.w	r7, r7, #31
 8010b34:	40bb      	lsls	r3, r7
 8010b36:	4213      	tst	r3, r2
 8010b38:	4629      	mov	r1, r5
 8010b3a:	4620      	mov	r0, r4
 8010b3c:	bf18      	it	ne
 8010b3e:	f049 0902 	orrne.w	r9, r9, #2
 8010b42:	f7ff fe21 	bl	8010788 <rshift>
 8010b46:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8010b4a:	1b76      	subs	r6, r6, r5
 8010b4c:	2502      	movs	r5, #2
 8010b4e:	f1b9 0f00 	cmp.w	r9, #0
 8010b52:	d047      	beq.n	8010be4 <__gethex+0x38c>
 8010b54:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8010b58:	2b02      	cmp	r3, #2
 8010b5a:	d015      	beq.n	8010b88 <__gethex+0x330>
 8010b5c:	2b03      	cmp	r3, #3
 8010b5e:	d017      	beq.n	8010b90 <__gethex+0x338>
 8010b60:	2b01      	cmp	r3, #1
 8010b62:	d109      	bne.n	8010b78 <__gethex+0x320>
 8010b64:	f019 0f02 	tst.w	r9, #2
 8010b68:	d006      	beq.n	8010b78 <__gethex+0x320>
 8010b6a:	f8da 3000 	ldr.w	r3, [sl]
 8010b6e:	ea49 0903 	orr.w	r9, r9, r3
 8010b72:	f019 0f01 	tst.w	r9, #1
 8010b76:	d10e      	bne.n	8010b96 <__gethex+0x33e>
 8010b78:	f045 0510 	orr.w	r5, r5, #16
 8010b7c:	e032      	b.n	8010be4 <__gethex+0x38c>
 8010b7e:	f04f 0901 	mov.w	r9, #1
 8010b82:	e7d1      	b.n	8010b28 <__gethex+0x2d0>
 8010b84:	2501      	movs	r5, #1
 8010b86:	e7e2      	b.n	8010b4e <__gethex+0x2f6>
 8010b88:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010b8a:	f1c3 0301 	rsb	r3, r3, #1
 8010b8e:	930f      	str	r3, [sp, #60]	@ 0x3c
 8010b90:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010b92:	2b00      	cmp	r3, #0
 8010b94:	d0f0      	beq.n	8010b78 <__gethex+0x320>
 8010b96:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8010b9a:	f104 0314 	add.w	r3, r4, #20
 8010b9e:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8010ba2:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8010ba6:	f04f 0c00 	mov.w	ip, #0
 8010baa:	4618      	mov	r0, r3
 8010bac:	f853 2b04 	ldr.w	r2, [r3], #4
 8010bb0:	f1b2 3fff 	cmp.w	r2, #4294967295
 8010bb4:	d01b      	beq.n	8010bee <__gethex+0x396>
 8010bb6:	3201      	adds	r2, #1
 8010bb8:	6002      	str	r2, [r0, #0]
 8010bba:	2d02      	cmp	r5, #2
 8010bbc:	f104 0314 	add.w	r3, r4, #20
 8010bc0:	d13c      	bne.n	8010c3c <__gethex+0x3e4>
 8010bc2:	f8d8 2000 	ldr.w	r2, [r8]
 8010bc6:	3a01      	subs	r2, #1
 8010bc8:	42b2      	cmp	r2, r6
 8010bca:	d109      	bne.n	8010be0 <__gethex+0x388>
 8010bcc:	1171      	asrs	r1, r6, #5
 8010bce:	2201      	movs	r2, #1
 8010bd0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8010bd4:	f006 061f 	and.w	r6, r6, #31
 8010bd8:	fa02 f606 	lsl.w	r6, r2, r6
 8010bdc:	421e      	tst	r6, r3
 8010bde:	d13a      	bne.n	8010c56 <__gethex+0x3fe>
 8010be0:	f045 0520 	orr.w	r5, r5, #32
 8010be4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010be6:	601c      	str	r4, [r3, #0]
 8010be8:	9b02      	ldr	r3, [sp, #8]
 8010bea:	601f      	str	r7, [r3, #0]
 8010bec:	e6b0      	b.n	8010950 <__gethex+0xf8>
 8010bee:	4299      	cmp	r1, r3
 8010bf0:	f843 cc04 	str.w	ip, [r3, #-4]
 8010bf4:	d8d9      	bhi.n	8010baa <__gethex+0x352>
 8010bf6:	68a3      	ldr	r3, [r4, #8]
 8010bf8:	459b      	cmp	fp, r3
 8010bfa:	db17      	blt.n	8010c2c <__gethex+0x3d4>
 8010bfc:	6861      	ldr	r1, [r4, #4]
 8010bfe:	9801      	ldr	r0, [sp, #4]
 8010c00:	3101      	adds	r1, #1
 8010c02:	f000 f90d 	bl	8010e20 <_Balloc>
 8010c06:	4681      	mov	r9, r0
 8010c08:	b918      	cbnz	r0, 8010c12 <__gethex+0x3ba>
 8010c0a:	4b1a      	ldr	r3, [pc, #104]	@ (8010c74 <__gethex+0x41c>)
 8010c0c:	4602      	mov	r2, r0
 8010c0e:	2184      	movs	r1, #132	@ 0x84
 8010c10:	e6c5      	b.n	801099e <__gethex+0x146>
 8010c12:	6922      	ldr	r2, [r4, #16]
 8010c14:	3202      	adds	r2, #2
 8010c16:	f104 010c 	add.w	r1, r4, #12
 8010c1a:	0092      	lsls	r2, r2, #2
 8010c1c:	300c      	adds	r0, #12
 8010c1e:	f7fe ff6a 	bl	800faf6 <memcpy>
 8010c22:	4621      	mov	r1, r4
 8010c24:	9801      	ldr	r0, [sp, #4]
 8010c26:	f000 f93b 	bl	8010ea0 <_Bfree>
 8010c2a:	464c      	mov	r4, r9
 8010c2c:	6923      	ldr	r3, [r4, #16]
 8010c2e:	1c5a      	adds	r2, r3, #1
 8010c30:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8010c34:	6122      	str	r2, [r4, #16]
 8010c36:	2201      	movs	r2, #1
 8010c38:	615a      	str	r2, [r3, #20]
 8010c3a:	e7be      	b.n	8010bba <__gethex+0x362>
 8010c3c:	6922      	ldr	r2, [r4, #16]
 8010c3e:	455a      	cmp	r2, fp
 8010c40:	dd0b      	ble.n	8010c5a <__gethex+0x402>
 8010c42:	2101      	movs	r1, #1
 8010c44:	4620      	mov	r0, r4
 8010c46:	f7ff fd9f 	bl	8010788 <rshift>
 8010c4a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8010c4e:	3701      	adds	r7, #1
 8010c50:	42bb      	cmp	r3, r7
 8010c52:	f6ff aee0 	blt.w	8010a16 <__gethex+0x1be>
 8010c56:	2501      	movs	r5, #1
 8010c58:	e7c2      	b.n	8010be0 <__gethex+0x388>
 8010c5a:	f016 061f 	ands.w	r6, r6, #31
 8010c5e:	d0fa      	beq.n	8010c56 <__gethex+0x3fe>
 8010c60:	4453      	add	r3, sl
 8010c62:	f1c6 0620 	rsb	r6, r6, #32
 8010c66:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8010c6a:	f000 f9cb 	bl	8011004 <__hi0bits>
 8010c6e:	42b0      	cmp	r0, r6
 8010c70:	dbe7      	blt.n	8010c42 <__gethex+0x3ea>
 8010c72:	e7f0      	b.n	8010c56 <__gethex+0x3fe>
 8010c74:	08012d63 	.word	0x08012d63

08010c78 <L_shift>:
 8010c78:	f1c2 0208 	rsb	r2, r2, #8
 8010c7c:	0092      	lsls	r2, r2, #2
 8010c7e:	b570      	push	{r4, r5, r6, lr}
 8010c80:	f1c2 0620 	rsb	r6, r2, #32
 8010c84:	6843      	ldr	r3, [r0, #4]
 8010c86:	6804      	ldr	r4, [r0, #0]
 8010c88:	fa03 f506 	lsl.w	r5, r3, r6
 8010c8c:	432c      	orrs	r4, r5
 8010c8e:	40d3      	lsrs	r3, r2
 8010c90:	6004      	str	r4, [r0, #0]
 8010c92:	f840 3f04 	str.w	r3, [r0, #4]!
 8010c96:	4288      	cmp	r0, r1
 8010c98:	d3f4      	bcc.n	8010c84 <L_shift+0xc>
 8010c9a:	bd70      	pop	{r4, r5, r6, pc}

08010c9c <__match>:
 8010c9c:	b530      	push	{r4, r5, lr}
 8010c9e:	6803      	ldr	r3, [r0, #0]
 8010ca0:	3301      	adds	r3, #1
 8010ca2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8010ca6:	b914      	cbnz	r4, 8010cae <__match+0x12>
 8010ca8:	6003      	str	r3, [r0, #0]
 8010caa:	2001      	movs	r0, #1
 8010cac:	bd30      	pop	{r4, r5, pc}
 8010cae:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010cb2:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8010cb6:	2d19      	cmp	r5, #25
 8010cb8:	bf98      	it	ls
 8010cba:	3220      	addls	r2, #32
 8010cbc:	42a2      	cmp	r2, r4
 8010cbe:	d0f0      	beq.n	8010ca2 <__match+0x6>
 8010cc0:	2000      	movs	r0, #0
 8010cc2:	e7f3      	b.n	8010cac <__match+0x10>

08010cc4 <__hexnan>:
 8010cc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010cc8:	680b      	ldr	r3, [r1, #0]
 8010cca:	6801      	ldr	r1, [r0, #0]
 8010ccc:	115e      	asrs	r6, r3, #5
 8010cce:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8010cd2:	f013 031f 	ands.w	r3, r3, #31
 8010cd6:	b087      	sub	sp, #28
 8010cd8:	bf18      	it	ne
 8010cda:	3604      	addne	r6, #4
 8010cdc:	2500      	movs	r5, #0
 8010cde:	1f37      	subs	r7, r6, #4
 8010ce0:	4682      	mov	sl, r0
 8010ce2:	4690      	mov	r8, r2
 8010ce4:	9301      	str	r3, [sp, #4]
 8010ce6:	f846 5c04 	str.w	r5, [r6, #-4]
 8010cea:	46b9      	mov	r9, r7
 8010cec:	463c      	mov	r4, r7
 8010cee:	9502      	str	r5, [sp, #8]
 8010cf0:	46ab      	mov	fp, r5
 8010cf2:	784a      	ldrb	r2, [r1, #1]
 8010cf4:	1c4b      	adds	r3, r1, #1
 8010cf6:	9303      	str	r3, [sp, #12]
 8010cf8:	b342      	cbz	r2, 8010d4c <__hexnan+0x88>
 8010cfa:	4610      	mov	r0, r2
 8010cfc:	9105      	str	r1, [sp, #20]
 8010cfe:	9204      	str	r2, [sp, #16]
 8010d00:	f7ff fd94 	bl	801082c <__hexdig_fun>
 8010d04:	2800      	cmp	r0, #0
 8010d06:	d151      	bne.n	8010dac <__hexnan+0xe8>
 8010d08:	9a04      	ldr	r2, [sp, #16]
 8010d0a:	9905      	ldr	r1, [sp, #20]
 8010d0c:	2a20      	cmp	r2, #32
 8010d0e:	d818      	bhi.n	8010d42 <__hexnan+0x7e>
 8010d10:	9b02      	ldr	r3, [sp, #8]
 8010d12:	459b      	cmp	fp, r3
 8010d14:	dd13      	ble.n	8010d3e <__hexnan+0x7a>
 8010d16:	454c      	cmp	r4, r9
 8010d18:	d206      	bcs.n	8010d28 <__hexnan+0x64>
 8010d1a:	2d07      	cmp	r5, #7
 8010d1c:	dc04      	bgt.n	8010d28 <__hexnan+0x64>
 8010d1e:	462a      	mov	r2, r5
 8010d20:	4649      	mov	r1, r9
 8010d22:	4620      	mov	r0, r4
 8010d24:	f7ff ffa8 	bl	8010c78 <L_shift>
 8010d28:	4544      	cmp	r4, r8
 8010d2a:	d952      	bls.n	8010dd2 <__hexnan+0x10e>
 8010d2c:	2300      	movs	r3, #0
 8010d2e:	f1a4 0904 	sub.w	r9, r4, #4
 8010d32:	f844 3c04 	str.w	r3, [r4, #-4]
 8010d36:	f8cd b008 	str.w	fp, [sp, #8]
 8010d3a:	464c      	mov	r4, r9
 8010d3c:	461d      	mov	r5, r3
 8010d3e:	9903      	ldr	r1, [sp, #12]
 8010d40:	e7d7      	b.n	8010cf2 <__hexnan+0x2e>
 8010d42:	2a29      	cmp	r2, #41	@ 0x29
 8010d44:	d157      	bne.n	8010df6 <__hexnan+0x132>
 8010d46:	3102      	adds	r1, #2
 8010d48:	f8ca 1000 	str.w	r1, [sl]
 8010d4c:	f1bb 0f00 	cmp.w	fp, #0
 8010d50:	d051      	beq.n	8010df6 <__hexnan+0x132>
 8010d52:	454c      	cmp	r4, r9
 8010d54:	d206      	bcs.n	8010d64 <__hexnan+0xa0>
 8010d56:	2d07      	cmp	r5, #7
 8010d58:	dc04      	bgt.n	8010d64 <__hexnan+0xa0>
 8010d5a:	462a      	mov	r2, r5
 8010d5c:	4649      	mov	r1, r9
 8010d5e:	4620      	mov	r0, r4
 8010d60:	f7ff ff8a 	bl	8010c78 <L_shift>
 8010d64:	4544      	cmp	r4, r8
 8010d66:	d936      	bls.n	8010dd6 <__hexnan+0x112>
 8010d68:	f1a8 0204 	sub.w	r2, r8, #4
 8010d6c:	4623      	mov	r3, r4
 8010d6e:	f853 1b04 	ldr.w	r1, [r3], #4
 8010d72:	f842 1f04 	str.w	r1, [r2, #4]!
 8010d76:	429f      	cmp	r7, r3
 8010d78:	d2f9      	bcs.n	8010d6e <__hexnan+0xaa>
 8010d7a:	1b3b      	subs	r3, r7, r4
 8010d7c:	f023 0303 	bic.w	r3, r3, #3
 8010d80:	3304      	adds	r3, #4
 8010d82:	3401      	adds	r4, #1
 8010d84:	3e03      	subs	r6, #3
 8010d86:	42b4      	cmp	r4, r6
 8010d88:	bf88      	it	hi
 8010d8a:	2304      	movhi	r3, #4
 8010d8c:	4443      	add	r3, r8
 8010d8e:	2200      	movs	r2, #0
 8010d90:	f843 2b04 	str.w	r2, [r3], #4
 8010d94:	429f      	cmp	r7, r3
 8010d96:	d2fb      	bcs.n	8010d90 <__hexnan+0xcc>
 8010d98:	683b      	ldr	r3, [r7, #0]
 8010d9a:	b91b      	cbnz	r3, 8010da4 <__hexnan+0xe0>
 8010d9c:	4547      	cmp	r7, r8
 8010d9e:	d128      	bne.n	8010df2 <__hexnan+0x12e>
 8010da0:	2301      	movs	r3, #1
 8010da2:	603b      	str	r3, [r7, #0]
 8010da4:	2005      	movs	r0, #5
 8010da6:	b007      	add	sp, #28
 8010da8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010dac:	3501      	adds	r5, #1
 8010dae:	2d08      	cmp	r5, #8
 8010db0:	f10b 0b01 	add.w	fp, fp, #1
 8010db4:	dd06      	ble.n	8010dc4 <__hexnan+0x100>
 8010db6:	4544      	cmp	r4, r8
 8010db8:	d9c1      	bls.n	8010d3e <__hexnan+0x7a>
 8010dba:	2300      	movs	r3, #0
 8010dbc:	f844 3c04 	str.w	r3, [r4, #-4]
 8010dc0:	2501      	movs	r5, #1
 8010dc2:	3c04      	subs	r4, #4
 8010dc4:	6822      	ldr	r2, [r4, #0]
 8010dc6:	f000 000f 	and.w	r0, r0, #15
 8010dca:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8010dce:	6020      	str	r0, [r4, #0]
 8010dd0:	e7b5      	b.n	8010d3e <__hexnan+0x7a>
 8010dd2:	2508      	movs	r5, #8
 8010dd4:	e7b3      	b.n	8010d3e <__hexnan+0x7a>
 8010dd6:	9b01      	ldr	r3, [sp, #4]
 8010dd8:	2b00      	cmp	r3, #0
 8010dda:	d0dd      	beq.n	8010d98 <__hexnan+0xd4>
 8010ddc:	f1c3 0320 	rsb	r3, r3, #32
 8010de0:	f04f 32ff 	mov.w	r2, #4294967295
 8010de4:	40da      	lsrs	r2, r3
 8010de6:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8010dea:	4013      	ands	r3, r2
 8010dec:	f846 3c04 	str.w	r3, [r6, #-4]
 8010df0:	e7d2      	b.n	8010d98 <__hexnan+0xd4>
 8010df2:	3f04      	subs	r7, #4
 8010df4:	e7d0      	b.n	8010d98 <__hexnan+0xd4>
 8010df6:	2004      	movs	r0, #4
 8010df8:	e7d5      	b.n	8010da6 <__hexnan+0xe2>

08010dfa <__ascii_mbtowc>:
 8010dfa:	b082      	sub	sp, #8
 8010dfc:	b901      	cbnz	r1, 8010e00 <__ascii_mbtowc+0x6>
 8010dfe:	a901      	add	r1, sp, #4
 8010e00:	b142      	cbz	r2, 8010e14 <__ascii_mbtowc+0x1a>
 8010e02:	b14b      	cbz	r3, 8010e18 <__ascii_mbtowc+0x1e>
 8010e04:	7813      	ldrb	r3, [r2, #0]
 8010e06:	600b      	str	r3, [r1, #0]
 8010e08:	7812      	ldrb	r2, [r2, #0]
 8010e0a:	1e10      	subs	r0, r2, #0
 8010e0c:	bf18      	it	ne
 8010e0e:	2001      	movne	r0, #1
 8010e10:	b002      	add	sp, #8
 8010e12:	4770      	bx	lr
 8010e14:	4610      	mov	r0, r2
 8010e16:	e7fb      	b.n	8010e10 <__ascii_mbtowc+0x16>
 8010e18:	f06f 0001 	mvn.w	r0, #1
 8010e1c:	e7f8      	b.n	8010e10 <__ascii_mbtowc+0x16>
	...

08010e20 <_Balloc>:
 8010e20:	b570      	push	{r4, r5, r6, lr}
 8010e22:	69c6      	ldr	r6, [r0, #28]
 8010e24:	4604      	mov	r4, r0
 8010e26:	460d      	mov	r5, r1
 8010e28:	b976      	cbnz	r6, 8010e48 <_Balloc+0x28>
 8010e2a:	2010      	movs	r0, #16
 8010e2c:	f7fc ffb2 	bl	800dd94 <malloc>
 8010e30:	4602      	mov	r2, r0
 8010e32:	61e0      	str	r0, [r4, #28]
 8010e34:	b920      	cbnz	r0, 8010e40 <_Balloc+0x20>
 8010e36:	4b18      	ldr	r3, [pc, #96]	@ (8010e98 <_Balloc+0x78>)
 8010e38:	4818      	ldr	r0, [pc, #96]	@ (8010e9c <_Balloc+0x7c>)
 8010e3a:	216b      	movs	r1, #107	@ 0x6b
 8010e3c:	f001 fad4 	bl	80123e8 <__assert_func>
 8010e40:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8010e44:	6006      	str	r6, [r0, #0]
 8010e46:	60c6      	str	r6, [r0, #12]
 8010e48:	69e6      	ldr	r6, [r4, #28]
 8010e4a:	68f3      	ldr	r3, [r6, #12]
 8010e4c:	b183      	cbz	r3, 8010e70 <_Balloc+0x50>
 8010e4e:	69e3      	ldr	r3, [r4, #28]
 8010e50:	68db      	ldr	r3, [r3, #12]
 8010e52:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8010e56:	b9b8      	cbnz	r0, 8010e88 <_Balloc+0x68>
 8010e58:	2101      	movs	r1, #1
 8010e5a:	fa01 f605 	lsl.w	r6, r1, r5
 8010e5e:	1d72      	adds	r2, r6, #5
 8010e60:	0092      	lsls	r2, r2, #2
 8010e62:	4620      	mov	r0, r4
 8010e64:	f001 fade 	bl	8012424 <_calloc_r>
 8010e68:	b160      	cbz	r0, 8010e84 <_Balloc+0x64>
 8010e6a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8010e6e:	e00e      	b.n	8010e8e <_Balloc+0x6e>
 8010e70:	2221      	movs	r2, #33	@ 0x21
 8010e72:	2104      	movs	r1, #4
 8010e74:	4620      	mov	r0, r4
 8010e76:	f001 fad5 	bl	8012424 <_calloc_r>
 8010e7a:	69e3      	ldr	r3, [r4, #28]
 8010e7c:	60f0      	str	r0, [r6, #12]
 8010e7e:	68db      	ldr	r3, [r3, #12]
 8010e80:	2b00      	cmp	r3, #0
 8010e82:	d1e4      	bne.n	8010e4e <_Balloc+0x2e>
 8010e84:	2000      	movs	r0, #0
 8010e86:	bd70      	pop	{r4, r5, r6, pc}
 8010e88:	6802      	ldr	r2, [r0, #0]
 8010e8a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8010e8e:	2300      	movs	r3, #0
 8010e90:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8010e94:	e7f7      	b.n	8010e86 <_Balloc+0x66>
 8010e96:	bf00      	nop
 8010e98:	08012cf4 	.word	0x08012cf4
 8010e9c:	08012dd4 	.word	0x08012dd4

08010ea0 <_Bfree>:
 8010ea0:	b570      	push	{r4, r5, r6, lr}
 8010ea2:	69c6      	ldr	r6, [r0, #28]
 8010ea4:	4605      	mov	r5, r0
 8010ea6:	460c      	mov	r4, r1
 8010ea8:	b976      	cbnz	r6, 8010ec8 <_Bfree+0x28>
 8010eaa:	2010      	movs	r0, #16
 8010eac:	f7fc ff72 	bl	800dd94 <malloc>
 8010eb0:	4602      	mov	r2, r0
 8010eb2:	61e8      	str	r0, [r5, #28]
 8010eb4:	b920      	cbnz	r0, 8010ec0 <_Bfree+0x20>
 8010eb6:	4b09      	ldr	r3, [pc, #36]	@ (8010edc <_Bfree+0x3c>)
 8010eb8:	4809      	ldr	r0, [pc, #36]	@ (8010ee0 <_Bfree+0x40>)
 8010eba:	218f      	movs	r1, #143	@ 0x8f
 8010ebc:	f001 fa94 	bl	80123e8 <__assert_func>
 8010ec0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8010ec4:	6006      	str	r6, [r0, #0]
 8010ec6:	60c6      	str	r6, [r0, #12]
 8010ec8:	b13c      	cbz	r4, 8010eda <_Bfree+0x3a>
 8010eca:	69eb      	ldr	r3, [r5, #28]
 8010ecc:	6862      	ldr	r2, [r4, #4]
 8010ece:	68db      	ldr	r3, [r3, #12]
 8010ed0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8010ed4:	6021      	str	r1, [r4, #0]
 8010ed6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8010eda:	bd70      	pop	{r4, r5, r6, pc}
 8010edc:	08012cf4 	.word	0x08012cf4
 8010ee0:	08012dd4 	.word	0x08012dd4

08010ee4 <__multadd>:
 8010ee4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010ee8:	690d      	ldr	r5, [r1, #16]
 8010eea:	4607      	mov	r7, r0
 8010eec:	460c      	mov	r4, r1
 8010eee:	461e      	mov	r6, r3
 8010ef0:	f101 0c14 	add.w	ip, r1, #20
 8010ef4:	2000      	movs	r0, #0
 8010ef6:	f8dc 3000 	ldr.w	r3, [ip]
 8010efa:	b299      	uxth	r1, r3
 8010efc:	fb02 6101 	mla	r1, r2, r1, r6
 8010f00:	0c1e      	lsrs	r6, r3, #16
 8010f02:	0c0b      	lsrs	r3, r1, #16
 8010f04:	fb02 3306 	mla	r3, r2, r6, r3
 8010f08:	b289      	uxth	r1, r1
 8010f0a:	3001      	adds	r0, #1
 8010f0c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8010f10:	4285      	cmp	r5, r0
 8010f12:	f84c 1b04 	str.w	r1, [ip], #4
 8010f16:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8010f1a:	dcec      	bgt.n	8010ef6 <__multadd+0x12>
 8010f1c:	b30e      	cbz	r6, 8010f62 <__multadd+0x7e>
 8010f1e:	68a3      	ldr	r3, [r4, #8]
 8010f20:	42ab      	cmp	r3, r5
 8010f22:	dc19      	bgt.n	8010f58 <__multadd+0x74>
 8010f24:	6861      	ldr	r1, [r4, #4]
 8010f26:	4638      	mov	r0, r7
 8010f28:	3101      	adds	r1, #1
 8010f2a:	f7ff ff79 	bl	8010e20 <_Balloc>
 8010f2e:	4680      	mov	r8, r0
 8010f30:	b928      	cbnz	r0, 8010f3e <__multadd+0x5a>
 8010f32:	4602      	mov	r2, r0
 8010f34:	4b0c      	ldr	r3, [pc, #48]	@ (8010f68 <__multadd+0x84>)
 8010f36:	480d      	ldr	r0, [pc, #52]	@ (8010f6c <__multadd+0x88>)
 8010f38:	21ba      	movs	r1, #186	@ 0xba
 8010f3a:	f001 fa55 	bl	80123e8 <__assert_func>
 8010f3e:	6922      	ldr	r2, [r4, #16]
 8010f40:	3202      	adds	r2, #2
 8010f42:	f104 010c 	add.w	r1, r4, #12
 8010f46:	0092      	lsls	r2, r2, #2
 8010f48:	300c      	adds	r0, #12
 8010f4a:	f7fe fdd4 	bl	800faf6 <memcpy>
 8010f4e:	4621      	mov	r1, r4
 8010f50:	4638      	mov	r0, r7
 8010f52:	f7ff ffa5 	bl	8010ea0 <_Bfree>
 8010f56:	4644      	mov	r4, r8
 8010f58:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8010f5c:	3501      	adds	r5, #1
 8010f5e:	615e      	str	r6, [r3, #20]
 8010f60:	6125      	str	r5, [r4, #16]
 8010f62:	4620      	mov	r0, r4
 8010f64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010f68:	08012d63 	.word	0x08012d63
 8010f6c:	08012dd4 	.word	0x08012dd4

08010f70 <__s2b>:
 8010f70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010f74:	460c      	mov	r4, r1
 8010f76:	4615      	mov	r5, r2
 8010f78:	461f      	mov	r7, r3
 8010f7a:	2209      	movs	r2, #9
 8010f7c:	3308      	adds	r3, #8
 8010f7e:	4606      	mov	r6, r0
 8010f80:	fb93 f3f2 	sdiv	r3, r3, r2
 8010f84:	2100      	movs	r1, #0
 8010f86:	2201      	movs	r2, #1
 8010f88:	429a      	cmp	r2, r3
 8010f8a:	db09      	blt.n	8010fa0 <__s2b+0x30>
 8010f8c:	4630      	mov	r0, r6
 8010f8e:	f7ff ff47 	bl	8010e20 <_Balloc>
 8010f92:	b940      	cbnz	r0, 8010fa6 <__s2b+0x36>
 8010f94:	4602      	mov	r2, r0
 8010f96:	4b19      	ldr	r3, [pc, #100]	@ (8010ffc <__s2b+0x8c>)
 8010f98:	4819      	ldr	r0, [pc, #100]	@ (8011000 <__s2b+0x90>)
 8010f9a:	21d3      	movs	r1, #211	@ 0xd3
 8010f9c:	f001 fa24 	bl	80123e8 <__assert_func>
 8010fa0:	0052      	lsls	r2, r2, #1
 8010fa2:	3101      	adds	r1, #1
 8010fa4:	e7f0      	b.n	8010f88 <__s2b+0x18>
 8010fa6:	9b08      	ldr	r3, [sp, #32]
 8010fa8:	6143      	str	r3, [r0, #20]
 8010faa:	2d09      	cmp	r5, #9
 8010fac:	f04f 0301 	mov.w	r3, #1
 8010fb0:	6103      	str	r3, [r0, #16]
 8010fb2:	dd16      	ble.n	8010fe2 <__s2b+0x72>
 8010fb4:	f104 0909 	add.w	r9, r4, #9
 8010fb8:	46c8      	mov	r8, r9
 8010fba:	442c      	add	r4, r5
 8010fbc:	f818 3b01 	ldrb.w	r3, [r8], #1
 8010fc0:	4601      	mov	r1, r0
 8010fc2:	3b30      	subs	r3, #48	@ 0x30
 8010fc4:	220a      	movs	r2, #10
 8010fc6:	4630      	mov	r0, r6
 8010fc8:	f7ff ff8c 	bl	8010ee4 <__multadd>
 8010fcc:	45a0      	cmp	r8, r4
 8010fce:	d1f5      	bne.n	8010fbc <__s2b+0x4c>
 8010fd0:	f1a5 0408 	sub.w	r4, r5, #8
 8010fd4:	444c      	add	r4, r9
 8010fd6:	1b2d      	subs	r5, r5, r4
 8010fd8:	1963      	adds	r3, r4, r5
 8010fda:	42bb      	cmp	r3, r7
 8010fdc:	db04      	blt.n	8010fe8 <__s2b+0x78>
 8010fde:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010fe2:	340a      	adds	r4, #10
 8010fe4:	2509      	movs	r5, #9
 8010fe6:	e7f6      	b.n	8010fd6 <__s2b+0x66>
 8010fe8:	f814 3b01 	ldrb.w	r3, [r4], #1
 8010fec:	4601      	mov	r1, r0
 8010fee:	3b30      	subs	r3, #48	@ 0x30
 8010ff0:	220a      	movs	r2, #10
 8010ff2:	4630      	mov	r0, r6
 8010ff4:	f7ff ff76 	bl	8010ee4 <__multadd>
 8010ff8:	e7ee      	b.n	8010fd8 <__s2b+0x68>
 8010ffa:	bf00      	nop
 8010ffc:	08012d63 	.word	0x08012d63
 8011000:	08012dd4 	.word	0x08012dd4

08011004 <__hi0bits>:
 8011004:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8011008:	4603      	mov	r3, r0
 801100a:	bf36      	itet	cc
 801100c:	0403      	lslcc	r3, r0, #16
 801100e:	2000      	movcs	r0, #0
 8011010:	2010      	movcc	r0, #16
 8011012:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8011016:	bf3c      	itt	cc
 8011018:	021b      	lslcc	r3, r3, #8
 801101a:	3008      	addcc	r0, #8
 801101c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8011020:	bf3c      	itt	cc
 8011022:	011b      	lslcc	r3, r3, #4
 8011024:	3004      	addcc	r0, #4
 8011026:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801102a:	bf3c      	itt	cc
 801102c:	009b      	lslcc	r3, r3, #2
 801102e:	3002      	addcc	r0, #2
 8011030:	2b00      	cmp	r3, #0
 8011032:	db05      	blt.n	8011040 <__hi0bits+0x3c>
 8011034:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8011038:	f100 0001 	add.w	r0, r0, #1
 801103c:	bf08      	it	eq
 801103e:	2020      	moveq	r0, #32
 8011040:	4770      	bx	lr

08011042 <__lo0bits>:
 8011042:	6803      	ldr	r3, [r0, #0]
 8011044:	4602      	mov	r2, r0
 8011046:	f013 0007 	ands.w	r0, r3, #7
 801104a:	d00b      	beq.n	8011064 <__lo0bits+0x22>
 801104c:	07d9      	lsls	r1, r3, #31
 801104e:	d421      	bmi.n	8011094 <__lo0bits+0x52>
 8011050:	0798      	lsls	r0, r3, #30
 8011052:	bf49      	itett	mi
 8011054:	085b      	lsrmi	r3, r3, #1
 8011056:	089b      	lsrpl	r3, r3, #2
 8011058:	2001      	movmi	r0, #1
 801105a:	6013      	strmi	r3, [r2, #0]
 801105c:	bf5c      	itt	pl
 801105e:	6013      	strpl	r3, [r2, #0]
 8011060:	2002      	movpl	r0, #2
 8011062:	4770      	bx	lr
 8011064:	b299      	uxth	r1, r3
 8011066:	b909      	cbnz	r1, 801106c <__lo0bits+0x2a>
 8011068:	0c1b      	lsrs	r3, r3, #16
 801106a:	2010      	movs	r0, #16
 801106c:	b2d9      	uxtb	r1, r3
 801106e:	b909      	cbnz	r1, 8011074 <__lo0bits+0x32>
 8011070:	3008      	adds	r0, #8
 8011072:	0a1b      	lsrs	r3, r3, #8
 8011074:	0719      	lsls	r1, r3, #28
 8011076:	bf04      	itt	eq
 8011078:	091b      	lsreq	r3, r3, #4
 801107a:	3004      	addeq	r0, #4
 801107c:	0799      	lsls	r1, r3, #30
 801107e:	bf04      	itt	eq
 8011080:	089b      	lsreq	r3, r3, #2
 8011082:	3002      	addeq	r0, #2
 8011084:	07d9      	lsls	r1, r3, #31
 8011086:	d403      	bmi.n	8011090 <__lo0bits+0x4e>
 8011088:	085b      	lsrs	r3, r3, #1
 801108a:	f100 0001 	add.w	r0, r0, #1
 801108e:	d003      	beq.n	8011098 <__lo0bits+0x56>
 8011090:	6013      	str	r3, [r2, #0]
 8011092:	4770      	bx	lr
 8011094:	2000      	movs	r0, #0
 8011096:	4770      	bx	lr
 8011098:	2020      	movs	r0, #32
 801109a:	4770      	bx	lr

0801109c <__i2b>:
 801109c:	b510      	push	{r4, lr}
 801109e:	460c      	mov	r4, r1
 80110a0:	2101      	movs	r1, #1
 80110a2:	f7ff febd 	bl	8010e20 <_Balloc>
 80110a6:	4602      	mov	r2, r0
 80110a8:	b928      	cbnz	r0, 80110b6 <__i2b+0x1a>
 80110aa:	4b05      	ldr	r3, [pc, #20]	@ (80110c0 <__i2b+0x24>)
 80110ac:	4805      	ldr	r0, [pc, #20]	@ (80110c4 <__i2b+0x28>)
 80110ae:	f240 1145 	movw	r1, #325	@ 0x145
 80110b2:	f001 f999 	bl	80123e8 <__assert_func>
 80110b6:	2301      	movs	r3, #1
 80110b8:	6144      	str	r4, [r0, #20]
 80110ba:	6103      	str	r3, [r0, #16]
 80110bc:	bd10      	pop	{r4, pc}
 80110be:	bf00      	nop
 80110c0:	08012d63 	.word	0x08012d63
 80110c4:	08012dd4 	.word	0x08012dd4

080110c8 <__multiply>:
 80110c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80110cc:	4614      	mov	r4, r2
 80110ce:	690a      	ldr	r2, [r1, #16]
 80110d0:	6923      	ldr	r3, [r4, #16]
 80110d2:	429a      	cmp	r2, r3
 80110d4:	bfa8      	it	ge
 80110d6:	4623      	movge	r3, r4
 80110d8:	460f      	mov	r7, r1
 80110da:	bfa4      	itt	ge
 80110dc:	460c      	movge	r4, r1
 80110de:	461f      	movge	r7, r3
 80110e0:	f8d4 a010 	ldr.w	sl, [r4, #16]
 80110e4:	f8d7 9010 	ldr.w	r9, [r7, #16]
 80110e8:	68a3      	ldr	r3, [r4, #8]
 80110ea:	6861      	ldr	r1, [r4, #4]
 80110ec:	eb0a 0609 	add.w	r6, sl, r9
 80110f0:	42b3      	cmp	r3, r6
 80110f2:	b085      	sub	sp, #20
 80110f4:	bfb8      	it	lt
 80110f6:	3101      	addlt	r1, #1
 80110f8:	f7ff fe92 	bl	8010e20 <_Balloc>
 80110fc:	b930      	cbnz	r0, 801110c <__multiply+0x44>
 80110fe:	4602      	mov	r2, r0
 8011100:	4b44      	ldr	r3, [pc, #272]	@ (8011214 <__multiply+0x14c>)
 8011102:	4845      	ldr	r0, [pc, #276]	@ (8011218 <__multiply+0x150>)
 8011104:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8011108:	f001 f96e 	bl	80123e8 <__assert_func>
 801110c:	f100 0514 	add.w	r5, r0, #20
 8011110:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8011114:	462b      	mov	r3, r5
 8011116:	2200      	movs	r2, #0
 8011118:	4543      	cmp	r3, r8
 801111a:	d321      	bcc.n	8011160 <__multiply+0x98>
 801111c:	f107 0114 	add.w	r1, r7, #20
 8011120:	f104 0214 	add.w	r2, r4, #20
 8011124:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8011128:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 801112c:	9302      	str	r3, [sp, #8]
 801112e:	1b13      	subs	r3, r2, r4
 8011130:	3b15      	subs	r3, #21
 8011132:	f023 0303 	bic.w	r3, r3, #3
 8011136:	3304      	adds	r3, #4
 8011138:	f104 0715 	add.w	r7, r4, #21
 801113c:	42ba      	cmp	r2, r7
 801113e:	bf38      	it	cc
 8011140:	2304      	movcc	r3, #4
 8011142:	9301      	str	r3, [sp, #4]
 8011144:	9b02      	ldr	r3, [sp, #8]
 8011146:	9103      	str	r1, [sp, #12]
 8011148:	428b      	cmp	r3, r1
 801114a:	d80c      	bhi.n	8011166 <__multiply+0x9e>
 801114c:	2e00      	cmp	r6, #0
 801114e:	dd03      	ble.n	8011158 <__multiply+0x90>
 8011150:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8011154:	2b00      	cmp	r3, #0
 8011156:	d05b      	beq.n	8011210 <__multiply+0x148>
 8011158:	6106      	str	r6, [r0, #16]
 801115a:	b005      	add	sp, #20
 801115c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011160:	f843 2b04 	str.w	r2, [r3], #4
 8011164:	e7d8      	b.n	8011118 <__multiply+0x50>
 8011166:	f8b1 a000 	ldrh.w	sl, [r1]
 801116a:	f1ba 0f00 	cmp.w	sl, #0
 801116e:	d024      	beq.n	80111ba <__multiply+0xf2>
 8011170:	f104 0e14 	add.w	lr, r4, #20
 8011174:	46a9      	mov	r9, r5
 8011176:	f04f 0c00 	mov.w	ip, #0
 801117a:	f85e 7b04 	ldr.w	r7, [lr], #4
 801117e:	f8d9 3000 	ldr.w	r3, [r9]
 8011182:	fa1f fb87 	uxth.w	fp, r7
 8011186:	b29b      	uxth	r3, r3
 8011188:	fb0a 330b 	mla	r3, sl, fp, r3
 801118c:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8011190:	f8d9 7000 	ldr.w	r7, [r9]
 8011194:	4463      	add	r3, ip
 8011196:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 801119a:	fb0a c70b 	mla	r7, sl, fp, ip
 801119e:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 80111a2:	b29b      	uxth	r3, r3
 80111a4:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80111a8:	4572      	cmp	r2, lr
 80111aa:	f849 3b04 	str.w	r3, [r9], #4
 80111ae:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80111b2:	d8e2      	bhi.n	801117a <__multiply+0xb2>
 80111b4:	9b01      	ldr	r3, [sp, #4]
 80111b6:	f845 c003 	str.w	ip, [r5, r3]
 80111ba:	9b03      	ldr	r3, [sp, #12]
 80111bc:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80111c0:	3104      	adds	r1, #4
 80111c2:	f1b9 0f00 	cmp.w	r9, #0
 80111c6:	d021      	beq.n	801120c <__multiply+0x144>
 80111c8:	682b      	ldr	r3, [r5, #0]
 80111ca:	f104 0c14 	add.w	ip, r4, #20
 80111ce:	46ae      	mov	lr, r5
 80111d0:	f04f 0a00 	mov.w	sl, #0
 80111d4:	f8bc b000 	ldrh.w	fp, [ip]
 80111d8:	f8be 7002 	ldrh.w	r7, [lr, #2]
 80111dc:	fb09 770b 	mla	r7, r9, fp, r7
 80111e0:	4457      	add	r7, sl
 80111e2:	b29b      	uxth	r3, r3
 80111e4:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80111e8:	f84e 3b04 	str.w	r3, [lr], #4
 80111ec:	f85c 3b04 	ldr.w	r3, [ip], #4
 80111f0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80111f4:	f8be 3000 	ldrh.w	r3, [lr]
 80111f8:	fb09 330a 	mla	r3, r9, sl, r3
 80111fc:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8011200:	4562      	cmp	r2, ip
 8011202:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8011206:	d8e5      	bhi.n	80111d4 <__multiply+0x10c>
 8011208:	9f01      	ldr	r7, [sp, #4]
 801120a:	51eb      	str	r3, [r5, r7]
 801120c:	3504      	adds	r5, #4
 801120e:	e799      	b.n	8011144 <__multiply+0x7c>
 8011210:	3e01      	subs	r6, #1
 8011212:	e79b      	b.n	801114c <__multiply+0x84>
 8011214:	08012d63 	.word	0x08012d63
 8011218:	08012dd4 	.word	0x08012dd4

0801121c <__pow5mult>:
 801121c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011220:	4615      	mov	r5, r2
 8011222:	f012 0203 	ands.w	r2, r2, #3
 8011226:	4607      	mov	r7, r0
 8011228:	460e      	mov	r6, r1
 801122a:	d007      	beq.n	801123c <__pow5mult+0x20>
 801122c:	4c25      	ldr	r4, [pc, #148]	@ (80112c4 <__pow5mult+0xa8>)
 801122e:	3a01      	subs	r2, #1
 8011230:	2300      	movs	r3, #0
 8011232:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8011236:	f7ff fe55 	bl	8010ee4 <__multadd>
 801123a:	4606      	mov	r6, r0
 801123c:	10ad      	asrs	r5, r5, #2
 801123e:	d03d      	beq.n	80112bc <__pow5mult+0xa0>
 8011240:	69fc      	ldr	r4, [r7, #28]
 8011242:	b97c      	cbnz	r4, 8011264 <__pow5mult+0x48>
 8011244:	2010      	movs	r0, #16
 8011246:	f7fc fda5 	bl	800dd94 <malloc>
 801124a:	4602      	mov	r2, r0
 801124c:	61f8      	str	r0, [r7, #28]
 801124e:	b928      	cbnz	r0, 801125c <__pow5mult+0x40>
 8011250:	4b1d      	ldr	r3, [pc, #116]	@ (80112c8 <__pow5mult+0xac>)
 8011252:	481e      	ldr	r0, [pc, #120]	@ (80112cc <__pow5mult+0xb0>)
 8011254:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8011258:	f001 f8c6 	bl	80123e8 <__assert_func>
 801125c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8011260:	6004      	str	r4, [r0, #0]
 8011262:	60c4      	str	r4, [r0, #12]
 8011264:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8011268:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801126c:	b94c      	cbnz	r4, 8011282 <__pow5mult+0x66>
 801126e:	f240 2171 	movw	r1, #625	@ 0x271
 8011272:	4638      	mov	r0, r7
 8011274:	f7ff ff12 	bl	801109c <__i2b>
 8011278:	2300      	movs	r3, #0
 801127a:	f8c8 0008 	str.w	r0, [r8, #8]
 801127e:	4604      	mov	r4, r0
 8011280:	6003      	str	r3, [r0, #0]
 8011282:	f04f 0900 	mov.w	r9, #0
 8011286:	07eb      	lsls	r3, r5, #31
 8011288:	d50a      	bpl.n	80112a0 <__pow5mult+0x84>
 801128a:	4631      	mov	r1, r6
 801128c:	4622      	mov	r2, r4
 801128e:	4638      	mov	r0, r7
 8011290:	f7ff ff1a 	bl	80110c8 <__multiply>
 8011294:	4631      	mov	r1, r6
 8011296:	4680      	mov	r8, r0
 8011298:	4638      	mov	r0, r7
 801129a:	f7ff fe01 	bl	8010ea0 <_Bfree>
 801129e:	4646      	mov	r6, r8
 80112a0:	106d      	asrs	r5, r5, #1
 80112a2:	d00b      	beq.n	80112bc <__pow5mult+0xa0>
 80112a4:	6820      	ldr	r0, [r4, #0]
 80112a6:	b938      	cbnz	r0, 80112b8 <__pow5mult+0x9c>
 80112a8:	4622      	mov	r2, r4
 80112aa:	4621      	mov	r1, r4
 80112ac:	4638      	mov	r0, r7
 80112ae:	f7ff ff0b 	bl	80110c8 <__multiply>
 80112b2:	6020      	str	r0, [r4, #0]
 80112b4:	f8c0 9000 	str.w	r9, [r0]
 80112b8:	4604      	mov	r4, r0
 80112ba:	e7e4      	b.n	8011286 <__pow5mult+0x6a>
 80112bc:	4630      	mov	r0, r6
 80112be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80112c2:	bf00      	nop
 80112c4:	08012e30 	.word	0x08012e30
 80112c8:	08012cf4 	.word	0x08012cf4
 80112cc:	08012dd4 	.word	0x08012dd4

080112d0 <__lshift>:
 80112d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80112d4:	460c      	mov	r4, r1
 80112d6:	6849      	ldr	r1, [r1, #4]
 80112d8:	6923      	ldr	r3, [r4, #16]
 80112da:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80112de:	68a3      	ldr	r3, [r4, #8]
 80112e0:	4607      	mov	r7, r0
 80112e2:	4691      	mov	r9, r2
 80112e4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80112e8:	f108 0601 	add.w	r6, r8, #1
 80112ec:	42b3      	cmp	r3, r6
 80112ee:	db0b      	blt.n	8011308 <__lshift+0x38>
 80112f0:	4638      	mov	r0, r7
 80112f2:	f7ff fd95 	bl	8010e20 <_Balloc>
 80112f6:	4605      	mov	r5, r0
 80112f8:	b948      	cbnz	r0, 801130e <__lshift+0x3e>
 80112fa:	4602      	mov	r2, r0
 80112fc:	4b28      	ldr	r3, [pc, #160]	@ (80113a0 <__lshift+0xd0>)
 80112fe:	4829      	ldr	r0, [pc, #164]	@ (80113a4 <__lshift+0xd4>)
 8011300:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8011304:	f001 f870 	bl	80123e8 <__assert_func>
 8011308:	3101      	adds	r1, #1
 801130a:	005b      	lsls	r3, r3, #1
 801130c:	e7ee      	b.n	80112ec <__lshift+0x1c>
 801130e:	2300      	movs	r3, #0
 8011310:	f100 0114 	add.w	r1, r0, #20
 8011314:	f100 0210 	add.w	r2, r0, #16
 8011318:	4618      	mov	r0, r3
 801131a:	4553      	cmp	r3, sl
 801131c:	db33      	blt.n	8011386 <__lshift+0xb6>
 801131e:	6920      	ldr	r0, [r4, #16]
 8011320:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8011324:	f104 0314 	add.w	r3, r4, #20
 8011328:	f019 091f 	ands.w	r9, r9, #31
 801132c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8011330:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8011334:	d02b      	beq.n	801138e <__lshift+0xbe>
 8011336:	f1c9 0e20 	rsb	lr, r9, #32
 801133a:	468a      	mov	sl, r1
 801133c:	2200      	movs	r2, #0
 801133e:	6818      	ldr	r0, [r3, #0]
 8011340:	fa00 f009 	lsl.w	r0, r0, r9
 8011344:	4310      	orrs	r0, r2
 8011346:	f84a 0b04 	str.w	r0, [sl], #4
 801134a:	f853 2b04 	ldr.w	r2, [r3], #4
 801134e:	459c      	cmp	ip, r3
 8011350:	fa22 f20e 	lsr.w	r2, r2, lr
 8011354:	d8f3      	bhi.n	801133e <__lshift+0x6e>
 8011356:	ebac 0304 	sub.w	r3, ip, r4
 801135a:	3b15      	subs	r3, #21
 801135c:	f023 0303 	bic.w	r3, r3, #3
 8011360:	3304      	adds	r3, #4
 8011362:	f104 0015 	add.w	r0, r4, #21
 8011366:	4584      	cmp	ip, r0
 8011368:	bf38      	it	cc
 801136a:	2304      	movcc	r3, #4
 801136c:	50ca      	str	r2, [r1, r3]
 801136e:	b10a      	cbz	r2, 8011374 <__lshift+0xa4>
 8011370:	f108 0602 	add.w	r6, r8, #2
 8011374:	3e01      	subs	r6, #1
 8011376:	4638      	mov	r0, r7
 8011378:	612e      	str	r6, [r5, #16]
 801137a:	4621      	mov	r1, r4
 801137c:	f7ff fd90 	bl	8010ea0 <_Bfree>
 8011380:	4628      	mov	r0, r5
 8011382:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011386:	f842 0f04 	str.w	r0, [r2, #4]!
 801138a:	3301      	adds	r3, #1
 801138c:	e7c5      	b.n	801131a <__lshift+0x4a>
 801138e:	3904      	subs	r1, #4
 8011390:	f853 2b04 	ldr.w	r2, [r3], #4
 8011394:	f841 2f04 	str.w	r2, [r1, #4]!
 8011398:	459c      	cmp	ip, r3
 801139a:	d8f9      	bhi.n	8011390 <__lshift+0xc0>
 801139c:	e7ea      	b.n	8011374 <__lshift+0xa4>
 801139e:	bf00      	nop
 80113a0:	08012d63 	.word	0x08012d63
 80113a4:	08012dd4 	.word	0x08012dd4

080113a8 <__mcmp>:
 80113a8:	690a      	ldr	r2, [r1, #16]
 80113aa:	4603      	mov	r3, r0
 80113ac:	6900      	ldr	r0, [r0, #16]
 80113ae:	1a80      	subs	r0, r0, r2
 80113b0:	b530      	push	{r4, r5, lr}
 80113b2:	d10e      	bne.n	80113d2 <__mcmp+0x2a>
 80113b4:	3314      	adds	r3, #20
 80113b6:	3114      	adds	r1, #20
 80113b8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80113bc:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80113c0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80113c4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80113c8:	4295      	cmp	r5, r2
 80113ca:	d003      	beq.n	80113d4 <__mcmp+0x2c>
 80113cc:	d205      	bcs.n	80113da <__mcmp+0x32>
 80113ce:	f04f 30ff 	mov.w	r0, #4294967295
 80113d2:	bd30      	pop	{r4, r5, pc}
 80113d4:	42a3      	cmp	r3, r4
 80113d6:	d3f3      	bcc.n	80113c0 <__mcmp+0x18>
 80113d8:	e7fb      	b.n	80113d2 <__mcmp+0x2a>
 80113da:	2001      	movs	r0, #1
 80113dc:	e7f9      	b.n	80113d2 <__mcmp+0x2a>
	...

080113e0 <__mdiff>:
 80113e0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80113e4:	4689      	mov	r9, r1
 80113e6:	4606      	mov	r6, r0
 80113e8:	4611      	mov	r1, r2
 80113ea:	4648      	mov	r0, r9
 80113ec:	4614      	mov	r4, r2
 80113ee:	f7ff ffdb 	bl	80113a8 <__mcmp>
 80113f2:	1e05      	subs	r5, r0, #0
 80113f4:	d112      	bne.n	801141c <__mdiff+0x3c>
 80113f6:	4629      	mov	r1, r5
 80113f8:	4630      	mov	r0, r6
 80113fa:	f7ff fd11 	bl	8010e20 <_Balloc>
 80113fe:	4602      	mov	r2, r0
 8011400:	b928      	cbnz	r0, 801140e <__mdiff+0x2e>
 8011402:	4b3f      	ldr	r3, [pc, #252]	@ (8011500 <__mdiff+0x120>)
 8011404:	f240 2137 	movw	r1, #567	@ 0x237
 8011408:	483e      	ldr	r0, [pc, #248]	@ (8011504 <__mdiff+0x124>)
 801140a:	f000 ffed 	bl	80123e8 <__assert_func>
 801140e:	2301      	movs	r3, #1
 8011410:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8011414:	4610      	mov	r0, r2
 8011416:	b003      	add	sp, #12
 8011418:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801141c:	bfbc      	itt	lt
 801141e:	464b      	movlt	r3, r9
 8011420:	46a1      	movlt	r9, r4
 8011422:	4630      	mov	r0, r6
 8011424:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8011428:	bfba      	itte	lt
 801142a:	461c      	movlt	r4, r3
 801142c:	2501      	movlt	r5, #1
 801142e:	2500      	movge	r5, #0
 8011430:	f7ff fcf6 	bl	8010e20 <_Balloc>
 8011434:	4602      	mov	r2, r0
 8011436:	b918      	cbnz	r0, 8011440 <__mdiff+0x60>
 8011438:	4b31      	ldr	r3, [pc, #196]	@ (8011500 <__mdiff+0x120>)
 801143a:	f240 2145 	movw	r1, #581	@ 0x245
 801143e:	e7e3      	b.n	8011408 <__mdiff+0x28>
 8011440:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8011444:	6926      	ldr	r6, [r4, #16]
 8011446:	60c5      	str	r5, [r0, #12]
 8011448:	f109 0310 	add.w	r3, r9, #16
 801144c:	f109 0514 	add.w	r5, r9, #20
 8011450:	f104 0e14 	add.w	lr, r4, #20
 8011454:	f100 0b14 	add.w	fp, r0, #20
 8011458:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 801145c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8011460:	9301      	str	r3, [sp, #4]
 8011462:	46d9      	mov	r9, fp
 8011464:	f04f 0c00 	mov.w	ip, #0
 8011468:	9b01      	ldr	r3, [sp, #4]
 801146a:	f85e 0b04 	ldr.w	r0, [lr], #4
 801146e:	f853 af04 	ldr.w	sl, [r3, #4]!
 8011472:	9301      	str	r3, [sp, #4]
 8011474:	fa1f f38a 	uxth.w	r3, sl
 8011478:	4619      	mov	r1, r3
 801147a:	b283      	uxth	r3, r0
 801147c:	1acb      	subs	r3, r1, r3
 801147e:	0c00      	lsrs	r0, r0, #16
 8011480:	4463      	add	r3, ip
 8011482:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8011486:	eb00 4023 	add.w	r0, r0, r3, asr #16
 801148a:	b29b      	uxth	r3, r3
 801148c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8011490:	4576      	cmp	r6, lr
 8011492:	f849 3b04 	str.w	r3, [r9], #4
 8011496:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801149a:	d8e5      	bhi.n	8011468 <__mdiff+0x88>
 801149c:	1b33      	subs	r3, r6, r4
 801149e:	3b15      	subs	r3, #21
 80114a0:	f023 0303 	bic.w	r3, r3, #3
 80114a4:	3415      	adds	r4, #21
 80114a6:	3304      	adds	r3, #4
 80114a8:	42a6      	cmp	r6, r4
 80114aa:	bf38      	it	cc
 80114ac:	2304      	movcc	r3, #4
 80114ae:	441d      	add	r5, r3
 80114b0:	445b      	add	r3, fp
 80114b2:	461e      	mov	r6, r3
 80114b4:	462c      	mov	r4, r5
 80114b6:	4544      	cmp	r4, r8
 80114b8:	d30e      	bcc.n	80114d8 <__mdiff+0xf8>
 80114ba:	f108 0103 	add.w	r1, r8, #3
 80114be:	1b49      	subs	r1, r1, r5
 80114c0:	f021 0103 	bic.w	r1, r1, #3
 80114c4:	3d03      	subs	r5, #3
 80114c6:	45a8      	cmp	r8, r5
 80114c8:	bf38      	it	cc
 80114ca:	2100      	movcc	r1, #0
 80114cc:	440b      	add	r3, r1
 80114ce:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80114d2:	b191      	cbz	r1, 80114fa <__mdiff+0x11a>
 80114d4:	6117      	str	r7, [r2, #16]
 80114d6:	e79d      	b.n	8011414 <__mdiff+0x34>
 80114d8:	f854 1b04 	ldr.w	r1, [r4], #4
 80114dc:	46e6      	mov	lr, ip
 80114de:	0c08      	lsrs	r0, r1, #16
 80114e0:	fa1c fc81 	uxtah	ip, ip, r1
 80114e4:	4471      	add	r1, lr
 80114e6:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80114ea:	b289      	uxth	r1, r1
 80114ec:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80114f0:	f846 1b04 	str.w	r1, [r6], #4
 80114f4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80114f8:	e7dd      	b.n	80114b6 <__mdiff+0xd6>
 80114fa:	3f01      	subs	r7, #1
 80114fc:	e7e7      	b.n	80114ce <__mdiff+0xee>
 80114fe:	bf00      	nop
 8011500:	08012d63 	.word	0x08012d63
 8011504:	08012dd4 	.word	0x08012dd4

08011508 <__ulp>:
 8011508:	b082      	sub	sp, #8
 801150a:	ed8d 0b00 	vstr	d0, [sp]
 801150e:	9a01      	ldr	r2, [sp, #4]
 8011510:	4b0f      	ldr	r3, [pc, #60]	@ (8011550 <__ulp+0x48>)
 8011512:	4013      	ands	r3, r2
 8011514:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8011518:	2b00      	cmp	r3, #0
 801151a:	dc08      	bgt.n	801152e <__ulp+0x26>
 801151c:	425b      	negs	r3, r3
 801151e:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8011522:	ea4f 5223 	mov.w	r2, r3, asr #20
 8011526:	da04      	bge.n	8011532 <__ulp+0x2a>
 8011528:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 801152c:	4113      	asrs	r3, r2
 801152e:	2200      	movs	r2, #0
 8011530:	e008      	b.n	8011544 <__ulp+0x3c>
 8011532:	f1a2 0314 	sub.w	r3, r2, #20
 8011536:	2b1e      	cmp	r3, #30
 8011538:	bfda      	itte	le
 801153a:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 801153e:	40da      	lsrle	r2, r3
 8011540:	2201      	movgt	r2, #1
 8011542:	2300      	movs	r3, #0
 8011544:	4619      	mov	r1, r3
 8011546:	4610      	mov	r0, r2
 8011548:	ec41 0b10 	vmov	d0, r0, r1
 801154c:	b002      	add	sp, #8
 801154e:	4770      	bx	lr
 8011550:	7ff00000 	.word	0x7ff00000

08011554 <__b2d>:
 8011554:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011558:	6906      	ldr	r6, [r0, #16]
 801155a:	f100 0814 	add.w	r8, r0, #20
 801155e:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8011562:	1f37      	subs	r7, r6, #4
 8011564:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8011568:	4610      	mov	r0, r2
 801156a:	f7ff fd4b 	bl	8011004 <__hi0bits>
 801156e:	f1c0 0320 	rsb	r3, r0, #32
 8011572:	280a      	cmp	r0, #10
 8011574:	600b      	str	r3, [r1, #0]
 8011576:	491b      	ldr	r1, [pc, #108]	@ (80115e4 <__b2d+0x90>)
 8011578:	dc15      	bgt.n	80115a6 <__b2d+0x52>
 801157a:	f1c0 0c0b 	rsb	ip, r0, #11
 801157e:	fa22 f30c 	lsr.w	r3, r2, ip
 8011582:	45b8      	cmp	r8, r7
 8011584:	ea43 0501 	orr.w	r5, r3, r1
 8011588:	bf34      	ite	cc
 801158a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 801158e:	2300      	movcs	r3, #0
 8011590:	3015      	adds	r0, #21
 8011592:	fa02 f000 	lsl.w	r0, r2, r0
 8011596:	fa23 f30c 	lsr.w	r3, r3, ip
 801159a:	4303      	orrs	r3, r0
 801159c:	461c      	mov	r4, r3
 801159e:	ec45 4b10 	vmov	d0, r4, r5
 80115a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80115a6:	45b8      	cmp	r8, r7
 80115a8:	bf3a      	itte	cc
 80115aa:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80115ae:	f1a6 0708 	subcc.w	r7, r6, #8
 80115b2:	2300      	movcs	r3, #0
 80115b4:	380b      	subs	r0, #11
 80115b6:	d012      	beq.n	80115de <__b2d+0x8a>
 80115b8:	f1c0 0120 	rsb	r1, r0, #32
 80115bc:	fa23 f401 	lsr.w	r4, r3, r1
 80115c0:	4082      	lsls	r2, r0
 80115c2:	4322      	orrs	r2, r4
 80115c4:	4547      	cmp	r7, r8
 80115c6:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 80115ca:	bf8c      	ite	hi
 80115cc:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 80115d0:	2200      	movls	r2, #0
 80115d2:	4083      	lsls	r3, r0
 80115d4:	40ca      	lsrs	r2, r1
 80115d6:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 80115da:	4313      	orrs	r3, r2
 80115dc:	e7de      	b.n	801159c <__b2d+0x48>
 80115de:	ea42 0501 	orr.w	r5, r2, r1
 80115e2:	e7db      	b.n	801159c <__b2d+0x48>
 80115e4:	3ff00000 	.word	0x3ff00000

080115e8 <__d2b>:
 80115e8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80115ec:	460f      	mov	r7, r1
 80115ee:	2101      	movs	r1, #1
 80115f0:	ec59 8b10 	vmov	r8, r9, d0
 80115f4:	4616      	mov	r6, r2
 80115f6:	f7ff fc13 	bl	8010e20 <_Balloc>
 80115fa:	4604      	mov	r4, r0
 80115fc:	b930      	cbnz	r0, 801160c <__d2b+0x24>
 80115fe:	4602      	mov	r2, r0
 8011600:	4b23      	ldr	r3, [pc, #140]	@ (8011690 <__d2b+0xa8>)
 8011602:	4824      	ldr	r0, [pc, #144]	@ (8011694 <__d2b+0xac>)
 8011604:	f240 310f 	movw	r1, #783	@ 0x30f
 8011608:	f000 feee 	bl	80123e8 <__assert_func>
 801160c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8011610:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8011614:	b10d      	cbz	r5, 801161a <__d2b+0x32>
 8011616:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801161a:	9301      	str	r3, [sp, #4]
 801161c:	f1b8 0300 	subs.w	r3, r8, #0
 8011620:	d023      	beq.n	801166a <__d2b+0x82>
 8011622:	4668      	mov	r0, sp
 8011624:	9300      	str	r3, [sp, #0]
 8011626:	f7ff fd0c 	bl	8011042 <__lo0bits>
 801162a:	e9dd 1200 	ldrd	r1, r2, [sp]
 801162e:	b1d0      	cbz	r0, 8011666 <__d2b+0x7e>
 8011630:	f1c0 0320 	rsb	r3, r0, #32
 8011634:	fa02 f303 	lsl.w	r3, r2, r3
 8011638:	430b      	orrs	r3, r1
 801163a:	40c2      	lsrs	r2, r0
 801163c:	6163      	str	r3, [r4, #20]
 801163e:	9201      	str	r2, [sp, #4]
 8011640:	9b01      	ldr	r3, [sp, #4]
 8011642:	61a3      	str	r3, [r4, #24]
 8011644:	2b00      	cmp	r3, #0
 8011646:	bf0c      	ite	eq
 8011648:	2201      	moveq	r2, #1
 801164a:	2202      	movne	r2, #2
 801164c:	6122      	str	r2, [r4, #16]
 801164e:	b1a5      	cbz	r5, 801167a <__d2b+0x92>
 8011650:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8011654:	4405      	add	r5, r0
 8011656:	603d      	str	r5, [r7, #0]
 8011658:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 801165c:	6030      	str	r0, [r6, #0]
 801165e:	4620      	mov	r0, r4
 8011660:	b003      	add	sp, #12
 8011662:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011666:	6161      	str	r1, [r4, #20]
 8011668:	e7ea      	b.n	8011640 <__d2b+0x58>
 801166a:	a801      	add	r0, sp, #4
 801166c:	f7ff fce9 	bl	8011042 <__lo0bits>
 8011670:	9b01      	ldr	r3, [sp, #4]
 8011672:	6163      	str	r3, [r4, #20]
 8011674:	3020      	adds	r0, #32
 8011676:	2201      	movs	r2, #1
 8011678:	e7e8      	b.n	801164c <__d2b+0x64>
 801167a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801167e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8011682:	6038      	str	r0, [r7, #0]
 8011684:	6918      	ldr	r0, [r3, #16]
 8011686:	f7ff fcbd 	bl	8011004 <__hi0bits>
 801168a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801168e:	e7e5      	b.n	801165c <__d2b+0x74>
 8011690:	08012d63 	.word	0x08012d63
 8011694:	08012dd4 	.word	0x08012dd4

08011698 <__ratio>:
 8011698:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801169c:	4688      	mov	r8, r1
 801169e:	4669      	mov	r1, sp
 80116a0:	4681      	mov	r9, r0
 80116a2:	f7ff ff57 	bl	8011554 <__b2d>
 80116a6:	a901      	add	r1, sp, #4
 80116a8:	4640      	mov	r0, r8
 80116aa:	ec55 4b10 	vmov	r4, r5, d0
 80116ae:	f7ff ff51 	bl	8011554 <__b2d>
 80116b2:	f8d8 3010 	ldr.w	r3, [r8, #16]
 80116b6:	f8d9 2010 	ldr.w	r2, [r9, #16]
 80116ba:	1ad2      	subs	r2, r2, r3
 80116bc:	e9dd 3100 	ldrd	r3, r1, [sp]
 80116c0:	1a5b      	subs	r3, r3, r1
 80116c2:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 80116c6:	ec57 6b10 	vmov	r6, r7, d0
 80116ca:	2b00      	cmp	r3, #0
 80116cc:	bfd6      	itet	le
 80116ce:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80116d2:	462a      	movgt	r2, r5
 80116d4:	463a      	movle	r2, r7
 80116d6:	46ab      	mov	fp, r5
 80116d8:	46a2      	mov	sl, r4
 80116da:	bfce      	itee	gt
 80116dc:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 80116e0:	eb02 5303 	addle.w	r3, r2, r3, lsl #20
 80116e4:	ee00 3a90 	vmovle	s1, r3
 80116e8:	ec4b ab17 	vmov	d7, sl, fp
 80116ec:	ee87 0b00 	vdiv.f64	d0, d7, d0
 80116f0:	b003      	add	sp, #12
 80116f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080116f6 <__copybits>:
 80116f6:	3901      	subs	r1, #1
 80116f8:	b570      	push	{r4, r5, r6, lr}
 80116fa:	1149      	asrs	r1, r1, #5
 80116fc:	6914      	ldr	r4, [r2, #16]
 80116fe:	3101      	adds	r1, #1
 8011700:	f102 0314 	add.w	r3, r2, #20
 8011704:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8011708:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 801170c:	1f05      	subs	r5, r0, #4
 801170e:	42a3      	cmp	r3, r4
 8011710:	d30c      	bcc.n	801172c <__copybits+0x36>
 8011712:	1aa3      	subs	r3, r4, r2
 8011714:	3b11      	subs	r3, #17
 8011716:	f023 0303 	bic.w	r3, r3, #3
 801171a:	3211      	adds	r2, #17
 801171c:	42a2      	cmp	r2, r4
 801171e:	bf88      	it	hi
 8011720:	2300      	movhi	r3, #0
 8011722:	4418      	add	r0, r3
 8011724:	2300      	movs	r3, #0
 8011726:	4288      	cmp	r0, r1
 8011728:	d305      	bcc.n	8011736 <__copybits+0x40>
 801172a:	bd70      	pop	{r4, r5, r6, pc}
 801172c:	f853 6b04 	ldr.w	r6, [r3], #4
 8011730:	f845 6f04 	str.w	r6, [r5, #4]!
 8011734:	e7eb      	b.n	801170e <__copybits+0x18>
 8011736:	f840 3b04 	str.w	r3, [r0], #4
 801173a:	e7f4      	b.n	8011726 <__copybits+0x30>

0801173c <__any_on>:
 801173c:	f100 0214 	add.w	r2, r0, #20
 8011740:	6900      	ldr	r0, [r0, #16]
 8011742:	114b      	asrs	r3, r1, #5
 8011744:	4298      	cmp	r0, r3
 8011746:	b510      	push	{r4, lr}
 8011748:	db11      	blt.n	801176e <__any_on+0x32>
 801174a:	dd0a      	ble.n	8011762 <__any_on+0x26>
 801174c:	f011 011f 	ands.w	r1, r1, #31
 8011750:	d007      	beq.n	8011762 <__any_on+0x26>
 8011752:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8011756:	fa24 f001 	lsr.w	r0, r4, r1
 801175a:	fa00 f101 	lsl.w	r1, r0, r1
 801175e:	428c      	cmp	r4, r1
 8011760:	d10b      	bne.n	801177a <__any_on+0x3e>
 8011762:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8011766:	4293      	cmp	r3, r2
 8011768:	d803      	bhi.n	8011772 <__any_on+0x36>
 801176a:	2000      	movs	r0, #0
 801176c:	bd10      	pop	{r4, pc}
 801176e:	4603      	mov	r3, r0
 8011770:	e7f7      	b.n	8011762 <__any_on+0x26>
 8011772:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8011776:	2900      	cmp	r1, #0
 8011778:	d0f5      	beq.n	8011766 <__any_on+0x2a>
 801177a:	2001      	movs	r0, #1
 801177c:	e7f6      	b.n	801176c <__any_on+0x30>
	...

08011780 <_strtol_l.constprop.0>:
 8011780:	2b24      	cmp	r3, #36	@ 0x24
 8011782:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011786:	4686      	mov	lr, r0
 8011788:	4690      	mov	r8, r2
 801178a:	d801      	bhi.n	8011790 <_strtol_l.constprop.0+0x10>
 801178c:	2b01      	cmp	r3, #1
 801178e:	d106      	bne.n	801179e <_strtol_l.constprop.0+0x1e>
 8011790:	f7fe f984 	bl	800fa9c <__errno>
 8011794:	2316      	movs	r3, #22
 8011796:	6003      	str	r3, [r0, #0]
 8011798:	2000      	movs	r0, #0
 801179a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801179e:	4834      	ldr	r0, [pc, #208]	@ (8011870 <_strtol_l.constprop.0+0xf0>)
 80117a0:	460d      	mov	r5, r1
 80117a2:	462a      	mov	r2, r5
 80117a4:	f815 4b01 	ldrb.w	r4, [r5], #1
 80117a8:	5d06      	ldrb	r6, [r0, r4]
 80117aa:	f016 0608 	ands.w	r6, r6, #8
 80117ae:	d1f8      	bne.n	80117a2 <_strtol_l.constprop.0+0x22>
 80117b0:	2c2d      	cmp	r4, #45	@ 0x2d
 80117b2:	d12d      	bne.n	8011810 <_strtol_l.constprop.0+0x90>
 80117b4:	782c      	ldrb	r4, [r5, #0]
 80117b6:	2601      	movs	r6, #1
 80117b8:	1c95      	adds	r5, r2, #2
 80117ba:	f033 0210 	bics.w	r2, r3, #16
 80117be:	d109      	bne.n	80117d4 <_strtol_l.constprop.0+0x54>
 80117c0:	2c30      	cmp	r4, #48	@ 0x30
 80117c2:	d12a      	bne.n	801181a <_strtol_l.constprop.0+0x9a>
 80117c4:	782a      	ldrb	r2, [r5, #0]
 80117c6:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80117ca:	2a58      	cmp	r2, #88	@ 0x58
 80117cc:	d125      	bne.n	801181a <_strtol_l.constprop.0+0x9a>
 80117ce:	786c      	ldrb	r4, [r5, #1]
 80117d0:	2310      	movs	r3, #16
 80117d2:	3502      	adds	r5, #2
 80117d4:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 80117d8:	f10c 3cff 	add.w	ip, ip, #4294967295
 80117dc:	2200      	movs	r2, #0
 80117de:	fbbc f9f3 	udiv	r9, ip, r3
 80117e2:	4610      	mov	r0, r2
 80117e4:	fb03 ca19 	mls	sl, r3, r9, ip
 80117e8:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 80117ec:	2f09      	cmp	r7, #9
 80117ee:	d81b      	bhi.n	8011828 <_strtol_l.constprop.0+0xa8>
 80117f0:	463c      	mov	r4, r7
 80117f2:	42a3      	cmp	r3, r4
 80117f4:	dd27      	ble.n	8011846 <_strtol_l.constprop.0+0xc6>
 80117f6:	1c57      	adds	r7, r2, #1
 80117f8:	d007      	beq.n	801180a <_strtol_l.constprop.0+0x8a>
 80117fa:	4581      	cmp	r9, r0
 80117fc:	d320      	bcc.n	8011840 <_strtol_l.constprop.0+0xc0>
 80117fe:	d101      	bne.n	8011804 <_strtol_l.constprop.0+0x84>
 8011800:	45a2      	cmp	sl, r4
 8011802:	db1d      	blt.n	8011840 <_strtol_l.constprop.0+0xc0>
 8011804:	fb00 4003 	mla	r0, r0, r3, r4
 8011808:	2201      	movs	r2, #1
 801180a:	f815 4b01 	ldrb.w	r4, [r5], #1
 801180e:	e7eb      	b.n	80117e8 <_strtol_l.constprop.0+0x68>
 8011810:	2c2b      	cmp	r4, #43	@ 0x2b
 8011812:	bf04      	itt	eq
 8011814:	782c      	ldrbeq	r4, [r5, #0]
 8011816:	1c95      	addeq	r5, r2, #2
 8011818:	e7cf      	b.n	80117ba <_strtol_l.constprop.0+0x3a>
 801181a:	2b00      	cmp	r3, #0
 801181c:	d1da      	bne.n	80117d4 <_strtol_l.constprop.0+0x54>
 801181e:	2c30      	cmp	r4, #48	@ 0x30
 8011820:	bf0c      	ite	eq
 8011822:	2308      	moveq	r3, #8
 8011824:	230a      	movne	r3, #10
 8011826:	e7d5      	b.n	80117d4 <_strtol_l.constprop.0+0x54>
 8011828:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 801182c:	2f19      	cmp	r7, #25
 801182e:	d801      	bhi.n	8011834 <_strtol_l.constprop.0+0xb4>
 8011830:	3c37      	subs	r4, #55	@ 0x37
 8011832:	e7de      	b.n	80117f2 <_strtol_l.constprop.0+0x72>
 8011834:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8011838:	2f19      	cmp	r7, #25
 801183a:	d804      	bhi.n	8011846 <_strtol_l.constprop.0+0xc6>
 801183c:	3c57      	subs	r4, #87	@ 0x57
 801183e:	e7d8      	b.n	80117f2 <_strtol_l.constprop.0+0x72>
 8011840:	f04f 32ff 	mov.w	r2, #4294967295
 8011844:	e7e1      	b.n	801180a <_strtol_l.constprop.0+0x8a>
 8011846:	1c53      	adds	r3, r2, #1
 8011848:	d108      	bne.n	801185c <_strtol_l.constprop.0+0xdc>
 801184a:	2322      	movs	r3, #34	@ 0x22
 801184c:	f8ce 3000 	str.w	r3, [lr]
 8011850:	4660      	mov	r0, ip
 8011852:	f1b8 0f00 	cmp.w	r8, #0
 8011856:	d0a0      	beq.n	801179a <_strtol_l.constprop.0+0x1a>
 8011858:	1e69      	subs	r1, r5, #1
 801185a:	e006      	b.n	801186a <_strtol_l.constprop.0+0xea>
 801185c:	b106      	cbz	r6, 8011860 <_strtol_l.constprop.0+0xe0>
 801185e:	4240      	negs	r0, r0
 8011860:	f1b8 0f00 	cmp.w	r8, #0
 8011864:	d099      	beq.n	801179a <_strtol_l.constprop.0+0x1a>
 8011866:	2a00      	cmp	r2, #0
 8011868:	d1f6      	bne.n	8011858 <_strtol_l.constprop.0+0xd8>
 801186a:	f8c8 1000 	str.w	r1, [r8]
 801186e:	e794      	b.n	801179a <_strtol_l.constprop.0+0x1a>
 8011870:	08012f31 	.word	0x08012f31

08011874 <_strtol_r>:
 8011874:	f7ff bf84 	b.w	8011780 <_strtol_l.constprop.0>

08011878 <__ascii_wctomb>:
 8011878:	4603      	mov	r3, r0
 801187a:	4608      	mov	r0, r1
 801187c:	b141      	cbz	r1, 8011890 <__ascii_wctomb+0x18>
 801187e:	2aff      	cmp	r2, #255	@ 0xff
 8011880:	d904      	bls.n	801188c <__ascii_wctomb+0x14>
 8011882:	228a      	movs	r2, #138	@ 0x8a
 8011884:	601a      	str	r2, [r3, #0]
 8011886:	f04f 30ff 	mov.w	r0, #4294967295
 801188a:	4770      	bx	lr
 801188c:	700a      	strb	r2, [r1, #0]
 801188e:	2001      	movs	r0, #1
 8011890:	4770      	bx	lr

08011892 <__ssputs_r>:
 8011892:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011896:	688e      	ldr	r6, [r1, #8]
 8011898:	461f      	mov	r7, r3
 801189a:	42be      	cmp	r6, r7
 801189c:	680b      	ldr	r3, [r1, #0]
 801189e:	4682      	mov	sl, r0
 80118a0:	460c      	mov	r4, r1
 80118a2:	4690      	mov	r8, r2
 80118a4:	d82d      	bhi.n	8011902 <__ssputs_r+0x70>
 80118a6:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80118aa:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80118ae:	d026      	beq.n	80118fe <__ssputs_r+0x6c>
 80118b0:	6965      	ldr	r5, [r4, #20]
 80118b2:	6909      	ldr	r1, [r1, #16]
 80118b4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80118b8:	eba3 0901 	sub.w	r9, r3, r1
 80118bc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80118c0:	1c7b      	adds	r3, r7, #1
 80118c2:	444b      	add	r3, r9
 80118c4:	106d      	asrs	r5, r5, #1
 80118c6:	429d      	cmp	r5, r3
 80118c8:	bf38      	it	cc
 80118ca:	461d      	movcc	r5, r3
 80118cc:	0553      	lsls	r3, r2, #21
 80118ce:	d527      	bpl.n	8011920 <__ssputs_r+0x8e>
 80118d0:	4629      	mov	r1, r5
 80118d2:	f7fc fa89 	bl	800dde8 <_malloc_r>
 80118d6:	4606      	mov	r6, r0
 80118d8:	b360      	cbz	r0, 8011934 <__ssputs_r+0xa2>
 80118da:	6921      	ldr	r1, [r4, #16]
 80118dc:	464a      	mov	r2, r9
 80118de:	f7fe f90a 	bl	800faf6 <memcpy>
 80118e2:	89a3      	ldrh	r3, [r4, #12]
 80118e4:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80118e8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80118ec:	81a3      	strh	r3, [r4, #12]
 80118ee:	6126      	str	r6, [r4, #16]
 80118f0:	6165      	str	r5, [r4, #20]
 80118f2:	444e      	add	r6, r9
 80118f4:	eba5 0509 	sub.w	r5, r5, r9
 80118f8:	6026      	str	r6, [r4, #0]
 80118fa:	60a5      	str	r5, [r4, #8]
 80118fc:	463e      	mov	r6, r7
 80118fe:	42be      	cmp	r6, r7
 8011900:	d900      	bls.n	8011904 <__ssputs_r+0x72>
 8011902:	463e      	mov	r6, r7
 8011904:	6820      	ldr	r0, [r4, #0]
 8011906:	4632      	mov	r2, r6
 8011908:	4641      	mov	r1, r8
 801190a:	f000 fd52 	bl	80123b2 <memmove>
 801190e:	68a3      	ldr	r3, [r4, #8]
 8011910:	1b9b      	subs	r3, r3, r6
 8011912:	60a3      	str	r3, [r4, #8]
 8011914:	6823      	ldr	r3, [r4, #0]
 8011916:	4433      	add	r3, r6
 8011918:	6023      	str	r3, [r4, #0]
 801191a:	2000      	movs	r0, #0
 801191c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011920:	462a      	mov	r2, r5
 8011922:	f000 fd93 	bl	801244c <_realloc_r>
 8011926:	4606      	mov	r6, r0
 8011928:	2800      	cmp	r0, #0
 801192a:	d1e0      	bne.n	80118ee <__ssputs_r+0x5c>
 801192c:	6921      	ldr	r1, [r4, #16]
 801192e:	4650      	mov	r0, sl
 8011930:	f7fe fee0 	bl	80106f4 <_free_r>
 8011934:	230c      	movs	r3, #12
 8011936:	f8ca 3000 	str.w	r3, [sl]
 801193a:	89a3      	ldrh	r3, [r4, #12]
 801193c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011940:	81a3      	strh	r3, [r4, #12]
 8011942:	f04f 30ff 	mov.w	r0, #4294967295
 8011946:	e7e9      	b.n	801191c <__ssputs_r+0x8a>

08011948 <_svfiprintf_r>:
 8011948:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801194c:	4698      	mov	r8, r3
 801194e:	898b      	ldrh	r3, [r1, #12]
 8011950:	061b      	lsls	r3, r3, #24
 8011952:	b09d      	sub	sp, #116	@ 0x74
 8011954:	4607      	mov	r7, r0
 8011956:	460d      	mov	r5, r1
 8011958:	4614      	mov	r4, r2
 801195a:	d510      	bpl.n	801197e <_svfiprintf_r+0x36>
 801195c:	690b      	ldr	r3, [r1, #16]
 801195e:	b973      	cbnz	r3, 801197e <_svfiprintf_r+0x36>
 8011960:	2140      	movs	r1, #64	@ 0x40
 8011962:	f7fc fa41 	bl	800dde8 <_malloc_r>
 8011966:	6028      	str	r0, [r5, #0]
 8011968:	6128      	str	r0, [r5, #16]
 801196a:	b930      	cbnz	r0, 801197a <_svfiprintf_r+0x32>
 801196c:	230c      	movs	r3, #12
 801196e:	603b      	str	r3, [r7, #0]
 8011970:	f04f 30ff 	mov.w	r0, #4294967295
 8011974:	b01d      	add	sp, #116	@ 0x74
 8011976:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801197a:	2340      	movs	r3, #64	@ 0x40
 801197c:	616b      	str	r3, [r5, #20]
 801197e:	2300      	movs	r3, #0
 8011980:	9309      	str	r3, [sp, #36]	@ 0x24
 8011982:	2320      	movs	r3, #32
 8011984:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8011988:	f8cd 800c 	str.w	r8, [sp, #12]
 801198c:	2330      	movs	r3, #48	@ 0x30
 801198e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8011b2c <_svfiprintf_r+0x1e4>
 8011992:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8011996:	f04f 0901 	mov.w	r9, #1
 801199a:	4623      	mov	r3, r4
 801199c:	469a      	mov	sl, r3
 801199e:	f813 2b01 	ldrb.w	r2, [r3], #1
 80119a2:	b10a      	cbz	r2, 80119a8 <_svfiprintf_r+0x60>
 80119a4:	2a25      	cmp	r2, #37	@ 0x25
 80119a6:	d1f9      	bne.n	801199c <_svfiprintf_r+0x54>
 80119a8:	ebba 0b04 	subs.w	fp, sl, r4
 80119ac:	d00b      	beq.n	80119c6 <_svfiprintf_r+0x7e>
 80119ae:	465b      	mov	r3, fp
 80119b0:	4622      	mov	r2, r4
 80119b2:	4629      	mov	r1, r5
 80119b4:	4638      	mov	r0, r7
 80119b6:	f7ff ff6c 	bl	8011892 <__ssputs_r>
 80119ba:	3001      	adds	r0, #1
 80119bc:	f000 80a7 	beq.w	8011b0e <_svfiprintf_r+0x1c6>
 80119c0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80119c2:	445a      	add	r2, fp
 80119c4:	9209      	str	r2, [sp, #36]	@ 0x24
 80119c6:	f89a 3000 	ldrb.w	r3, [sl]
 80119ca:	2b00      	cmp	r3, #0
 80119cc:	f000 809f 	beq.w	8011b0e <_svfiprintf_r+0x1c6>
 80119d0:	2300      	movs	r3, #0
 80119d2:	f04f 32ff 	mov.w	r2, #4294967295
 80119d6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80119da:	f10a 0a01 	add.w	sl, sl, #1
 80119de:	9304      	str	r3, [sp, #16]
 80119e0:	9307      	str	r3, [sp, #28]
 80119e2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80119e6:	931a      	str	r3, [sp, #104]	@ 0x68
 80119e8:	4654      	mov	r4, sl
 80119ea:	2205      	movs	r2, #5
 80119ec:	f814 1b01 	ldrb.w	r1, [r4], #1
 80119f0:	484e      	ldr	r0, [pc, #312]	@ (8011b2c <_svfiprintf_r+0x1e4>)
 80119f2:	f7ee fc8d 	bl	8000310 <memchr>
 80119f6:	9a04      	ldr	r2, [sp, #16]
 80119f8:	b9d8      	cbnz	r0, 8011a32 <_svfiprintf_r+0xea>
 80119fa:	06d0      	lsls	r0, r2, #27
 80119fc:	bf44      	itt	mi
 80119fe:	2320      	movmi	r3, #32
 8011a00:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8011a04:	0711      	lsls	r1, r2, #28
 8011a06:	bf44      	itt	mi
 8011a08:	232b      	movmi	r3, #43	@ 0x2b
 8011a0a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8011a0e:	f89a 3000 	ldrb.w	r3, [sl]
 8011a12:	2b2a      	cmp	r3, #42	@ 0x2a
 8011a14:	d015      	beq.n	8011a42 <_svfiprintf_r+0xfa>
 8011a16:	9a07      	ldr	r2, [sp, #28]
 8011a18:	4654      	mov	r4, sl
 8011a1a:	2000      	movs	r0, #0
 8011a1c:	f04f 0c0a 	mov.w	ip, #10
 8011a20:	4621      	mov	r1, r4
 8011a22:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011a26:	3b30      	subs	r3, #48	@ 0x30
 8011a28:	2b09      	cmp	r3, #9
 8011a2a:	d94b      	bls.n	8011ac4 <_svfiprintf_r+0x17c>
 8011a2c:	b1b0      	cbz	r0, 8011a5c <_svfiprintf_r+0x114>
 8011a2e:	9207      	str	r2, [sp, #28]
 8011a30:	e014      	b.n	8011a5c <_svfiprintf_r+0x114>
 8011a32:	eba0 0308 	sub.w	r3, r0, r8
 8011a36:	fa09 f303 	lsl.w	r3, r9, r3
 8011a3a:	4313      	orrs	r3, r2
 8011a3c:	9304      	str	r3, [sp, #16]
 8011a3e:	46a2      	mov	sl, r4
 8011a40:	e7d2      	b.n	80119e8 <_svfiprintf_r+0xa0>
 8011a42:	9b03      	ldr	r3, [sp, #12]
 8011a44:	1d19      	adds	r1, r3, #4
 8011a46:	681b      	ldr	r3, [r3, #0]
 8011a48:	9103      	str	r1, [sp, #12]
 8011a4a:	2b00      	cmp	r3, #0
 8011a4c:	bfbb      	ittet	lt
 8011a4e:	425b      	neglt	r3, r3
 8011a50:	f042 0202 	orrlt.w	r2, r2, #2
 8011a54:	9307      	strge	r3, [sp, #28]
 8011a56:	9307      	strlt	r3, [sp, #28]
 8011a58:	bfb8      	it	lt
 8011a5a:	9204      	strlt	r2, [sp, #16]
 8011a5c:	7823      	ldrb	r3, [r4, #0]
 8011a5e:	2b2e      	cmp	r3, #46	@ 0x2e
 8011a60:	d10a      	bne.n	8011a78 <_svfiprintf_r+0x130>
 8011a62:	7863      	ldrb	r3, [r4, #1]
 8011a64:	2b2a      	cmp	r3, #42	@ 0x2a
 8011a66:	d132      	bne.n	8011ace <_svfiprintf_r+0x186>
 8011a68:	9b03      	ldr	r3, [sp, #12]
 8011a6a:	1d1a      	adds	r2, r3, #4
 8011a6c:	681b      	ldr	r3, [r3, #0]
 8011a6e:	9203      	str	r2, [sp, #12]
 8011a70:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8011a74:	3402      	adds	r4, #2
 8011a76:	9305      	str	r3, [sp, #20]
 8011a78:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8011b3c <_svfiprintf_r+0x1f4>
 8011a7c:	7821      	ldrb	r1, [r4, #0]
 8011a7e:	2203      	movs	r2, #3
 8011a80:	4650      	mov	r0, sl
 8011a82:	f7ee fc45 	bl	8000310 <memchr>
 8011a86:	b138      	cbz	r0, 8011a98 <_svfiprintf_r+0x150>
 8011a88:	9b04      	ldr	r3, [sp, #16]
 8011a8a:	eba0 000a 	sub.w	r0, r0, sl
 8011a8e:	2240      	movs	r2, #64	@ 0x40
 8011a90:	4082      	lsls	r2, r0
 8011a92:	4313      	orrs	r3, r2
 8011a94:	3401      	adds	r4, #1
 8011a96:	9304      	str	r3, [sp, #16]
 8011a98:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011a9c:	4824      	ldr	r0, [pc, #144]	@ (8011b30 <_svfiprintf_r+0x1e8>)
 8011a9e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8011aa2:	2206      	movs	r2, #6
 8011aa4:	f7ee fc34 	bl	8000310 <memchr>
 8011aa8:	2800      	cmp	r0, #0
 8011aaa:	d036      	beq.n	8011b1a <_svfiprintf_r+0x1d2>
 8011aac:	4b21      	ldr	r3, [pc, #132]	@ (8011b34 <_svfiprintf_r+0x1ec>)
 8011aae:	bb1b      	cbnz	r3, 8011af8 <_svfiprintf_r+0x1b0>
 8011ab0:	9b03      	ldr	r3, [sp, #12]
 8011ab2:	3307      	adds	r3, #7
 8011ab4:	f023 0307 	bic.w	r3, r3, #7
 8011ab8:	3308      	adds	r3, #8
 8011aba:	9303      	str	r3, [sp, #12]
 8011abc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011abe:	4433      	add	r3, r6
 8011ac0:	9309      	str	r3, [sp, #36]	@ 0x24
 8011ac2:	e76a      	b.n	801199a <_svfiprintf_r+0x52>
 8011ac4:	fb0c 3202 	mla	r2, ip, r2, r3
 8011ac8:	460c      	mov	r4, r1
 8011aca:	2001      	movs	r0, #1
 8011acc:	e7a8      	b.n	8011a20 <_svfiprintf_r+0xd8>
 8011ace:	2300      	movs	r3, #0
 8011ad0:	3401      	adds	r4, #1
 8011ad2:	9305      	str	r3, [sp, #20]
 8011ad4:	4619      	mov	r1, r3
 8011ad6:	f04f 0c0a 	mov.w	ip, #10
 8011ada:	4620      	mov	r0, r4
 8011adc:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011ae0:	3a30      	subs	r2, #48	@ 0x30
 8011ae2:	2a09      	cmp	r2, #9
 8011ae4:	d903      	bls.n	8011aee <_svfiprintf_r+0x1a6>
 8011ae6:	2b00      	cmp	r3, #0
 8011ae8:	d0c6      	beq.n	8011a78 <_svfiprintf_r+0x130>
 8011aea:	9105      	str	r1, [sp, #20]
 8011aec:	e7c4      	b.n	8011a78 <_svfiprintf_r+0x130>
 8011aee:	fb0c 2101 	mla	r1, ip, r1, r2
 8011af2:	4604      	mov	r4, r0
 8011af4:	2301      	movs	r3, #1
 8011af6:	e7f0      	b.n	8011ada <_svfiprintf_r+0x192>
 8011af8:	ab03      	add	r3, sp, #12
 8011afa:	9300      	str	r3, [sp, #0]
 8011afc:	462a      	mov	r2, r5
 8011afe:	4b0e      	ldr	r3, [pc, #56]	@ (8011b38 <_svfiprintf_r+0x1f0>)
 8011b00:	a904      	add	r1, sp, #16
 8011b02:	4638      	mov	r0, r7
 8011b04:	f7fd f844 	bl	800eb90 <_printf_float>
 8011b08:	1c42      	adds	r2, r0, #1
 8011b0a:	4606      	mov	r6, r0
 8011b0c:	d1d6      	bne.n	8011abc <_svfiprintf_r+0x174>
 8011b0e:	89ab      	ldrh	r3, [r5, #12]
 8011b10:	065b      	lsls	r3, r3, #25
 8011b12:	f53f af2d 	bmi.w	8011970 <_svfiprintf_r+0x28>
 8011b16:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8011b18:	e72c      	b.n	8011974 <_svfiprintf_r+0x2c>
 8011b1a:	ab03      	add	r3, sp, #12
 8011b1c:	9300      	str	r3, [sp, #0]
 8011b1e:	462a      	mov	r2, r5
 8011b20:	4b05      	ldr	r3, [pc, #20]	@ (8011b38 <_svfiprintf_r+0x1f0>)
 8011b22:	a904      	add	r1, sp, #16
 8011b24:	4638      	mov	r0, r7
 8011b26:	f7fd fabb 	bl	800f0a0 <_printf_i>
 8011b2a:	e7ed      	b.n	8011b08 <_svfiprintf_r+0x1c0>
 8011b2c:	08013031 	.word	0x08013031
 8011b30:	0801303b 	.word	0x0801303b
 8011b34:	0800eb91 	.word	0x0800eb91
 8011b38:	08011893 	.word	0x08011893
 8011b3c:	08013037 	.word	0x08013037

08011b40 <_sungetc_r>:
 8011b40:	b538      	push	{r3, r4, r5, lr}
 8011b42:	1c4b      	adds	r3, r1, #1
 8011b44:	4614      	mov	r4, r2
 8011b46:	d103      	bne.n	8011b50 <_sungetc_r+0x10>
 8011b48:	f04f 35ff 	mov.w	r5, #4294967295
 8011b4c:	4628      	mov	r0, r5
 8011b4e:	bd38      	pop	{r3, r4, r5, pc}
 8011b50:	8993      	ldrh	r3, [r2, #12]
 8011b52:	f023 0320 	bic.w	r3, r3, #32
 8011b56:	8193      	strh	r3, [r2, #12]
 8011b58:	6853      	ldr	r3, [r2, #4]
 8011b5a:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8011b5c:	b2cd      	uxtb	r5, r1
 8011b5e:	b18a      	cbz	r2, 8011b84 <_sungetc_r+0x44>
 8011b60:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8011b62:	429a      	cmp	r2, r3
 8011b64:	dd08      	ble.n	8011b78 <_sungetc_r+0x38>
 8011b66:	6823      	ldr	r3, [r4, #0]
 8011b68:	1e5a      	subs	r2, r3, #1
 8011b6a:	6022      	str	r2, [r4, #0]
 8011b6c:	f803 5c01 	strb.w	r5, [r3, #-1]
 8011b70:	6863      	ldr	r3, [r4, #4]
 8011b72:	3301      	adds	r3, #1
 8011b74:	6063      	str	r3, [r4, #4]
 8011b76:	e7e9      	b.n	8011b4c <_sungetc_r+0xc>
 8011b78:	4621      	mov	r1, r4
 8011b7a:	f000 fbe0 	bl	801233e <__submore>
 8011b7e:	2800      	cmp	r0, #0
 8011b80:	d0f1      	beq.n	8011b66 <_sungetc_r+0x26>
 8011b82:	e7e1      	b.n	8011b48 <_sungetc_r+0x8>
 8011b84:	6921      	ldr	r1, [r4, #16]
 8011b86:	6822      	ldr	r2, [r4, #0]
 8011b88:	b141      	cbz	r1, 8011b9c <_sungetc_r+0x5c>
 8011b8a:	4291      	cmp	r1, r2
 8011b8c:	d206      	bcs.n	8011b9c <_sungetc_r+0x5c>
 8011b8e:	f812 1c01 	ldrb.w	r1, [r2, #-1]
 8011b92:	42a9      	cmp	r1, r5
 8011b94:	d102      	bne.n	8011b9c <_sungetc_r+0x5c>
 8011b96:	3a01      	subs	r2, #1
 8011b98:	6022      	str	r2, [r4, #0]
 8011b9a:	e7ea      	b.n	8011b72 <_sungetc_r+0x32>
 8011b9c:	e9c4 230f 	strd	r2, r3, [r4, #60]	@ 0x3c
 8011ba0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8011ba4:	6363      	str	r3, [r4, #52]	@ 0x34
 8011ba6:	2303      	movs	r3, #3
 8011ba8:	63a3      	str	r3, [r4, #56]	@ 0x38
 8011baa:	4623      	mov	r3, r4
 8011bac:	f803 5f46 	strb.w	r5, [r3, #70]!
 8011bb0:	6023      	str	r3, [r4, #0]
 8011bb2:	2301      	movs	r3, #1
 8011bb4:	e7de      	b.n	8011b74 <_sungetc_r+0x34>

08011bb6 <__ssrefill_r>:
 8011bb6:	b510      	push	{r4, lr}
 8011bb8:	460c      	mov	r4, r1
 8011bba:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8011bbc:	b169      	cbz	r1, 8011bda <__ssrefill_r+0x24>
 8011bbe:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8011bc2:	4299      	cmp	r1, r3
 8011bc4:	d001      	beq.n	8011bca <__ssrefill_r+0x14>
 8011bc6:	f7fe fd95 	bl	80106f4 <_free_r>
 8011bca:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8011bcc:	6063      	str	r3, [r4, #4]
 8011bce:	2000      	movs	r0, #0
 8011bd0:	6360      	str	r0, [r4, #52]	@ 0x34
 8011bd2:	b113      	cbz	r3, 8011bda <__ssrefill_r+0x24>
 8011bd4:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8011bd6:	6023      	str	r3, [r4, #0]
 8011bd8:	bd10      	pop	{r4, pc}
 8011bda:	6923      	ldr	r3, [r4, #16]
 8011bdc:	6023      	str	r3, [r4, #0]
 8011bde:	2300      	movs	r3, #0
 8011be0:	6063      	str	r3, [r4, #4]
 8011be2:	89a3      	ldrh	r3, [r4, #12]
 8011be4:	f043 0320 	orr.w	r3, r3, #32
 8011be8:	81a3      	strh	r3, [r4, #12]
 8011bea:	f04f 30ff 	mov.w	r0, #4294967295
 8011bee:	e7f3      	b.n	8011bd8 <__ssrefill_r+0x22>

08011bf0 <__ssvfiscanf_r>:
 8011bf0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011bf4:	460c      	mov	r4, r1
 8011bf6:	f5ad 7d22 	sub.w	sp, sp, #648	@ 0x288
 8011bfa:	2100      	movs	r1, #0
 8011bfc:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 8011c00:	49a5      	ldr	r1, [pc, #660]	@ (8011e98 <__ssvfiscanf_r+0x2a8>)
 8011c02:	91a0      	str	r1, [sp, #640]	@ 0x280
 8011c04:	f10d 0804 	add.w	r8, sp, #4
 8011c08:	49a4      	ldr	r1, [pc, #656]	@ (8011e9c <__ssvfiscanf_r+0x2ac>)
 8011c0a:	4fa5      	ldr	r7, [pc, #660]	@ (8011ea0 <__ssvfiscanf_r+0x2b0>)
 8011c0c:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 8011c10:	4606      	mov	r6, r0
 8011c12:	91a1      	str	r1, [sp, #644]	@ 0x284
 8011c14:	9300      	str	r3, [sp, #0]
 8011c16:	7813      	ldrb	r3, [r2, #0]
 8011c18:	2b00      	cmp	r3, #0
 8011c1a:	f000 8158 	beq.w	8011ece <__ssvfiscanf_r+0x2de>
 8011c1e:	5cf9      	ldrb	r1, [r7, r3]
 8011c20:	f011 0108 	ands.w	r1, r1, #8
 8011c24:	f102 0501 	add.w	r5, r2, #1
 8011c28:	d019      	beq.n	8011c5e <__ssvfiscanf_r+0x6e>
 8011c2a:	6863      	ldr	r3, [r4, #4]
 8011c2c:	2b00      	cmp	r3, #0
 8011c2e:	dd0f      	ble.n	8011c50 <__ssvfiscanf_r+0x60>
 8011c30:	6823      	ldr	r3, [r4, #0]
 8011c32:	781a      	ldrb	r2, [r3, #0]
 8011c34:	5cba      	ldrb	r2, [r7, r2]
 8011c36:	0712      	lsls	r2, r2, #28
 8011c38:	d401      	bmi.n	8011c3e <__ssvfiscanf_r+0x4e>
 8011c3a:	462a      	mov	r2, r5
 8011c3c:	e7eb      	b.n	8011c16 <__ssvfiscanf_r+0x26>
 8011c3e:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8011c40:	3201      	adds	r2, #1
 8011c42:	9245      	str	r2, [sp, #276]	@ 0x114
 8011c44:	6862      	ldr	r2, [r4, #4]
 8011c46:	3301      	adds	r3, #1
 8011c48:	3a01      	subs	r2, #1
 8011c4a:	6062      	str	r2, [r4, #4]
 8011c4c:	6023      	str	r3, [r4, #0]
 8011c4e:	e7ec      	b.n	8011c2a <__ssvfiscanf_r+0x3a>
 8011c50:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8011c52:	4621      	mov	r1, r4
 8011c54:	4630      	mov	r0, r6
 8011c56:	4798      	blx	r3
 8011c58:	2800      	cmp	r0, #0
 8011c5a:	d0e9      	beq.n	8011c30 <__ssvfiscanf_r+0x40>
 8011c5c:	e7ed      	b.n	8011c3a <__ssvfiscanf_r+0x4a>
 8011c5e:	2b25      	cmp	r3, #37	@ 0x25
 8011c60:	d012      	beq.n	8011c88 <__ssvfiscanf_r+0x98>
 8011c62:	4699      	mov	r9, r3
 8011c64:	6863      	ldr	r3, [r4, #4]
 8011c66:	2b00      	cmp	r3, #0
 8011c68:	f340 8093 	ble.w	8011d92 <__ssvfiscanf_r+0x1a2>
 8011c6c:	6822      	ldr	r2, [r4, #0]
 8011c6e:	7813      	ldrb	r3, [r2, #0]
 8011c70:	454b      	cmp	r3, r9
 8011c72:	f040 812c 	bne.w	8011ece <__ssvfiscanf_r+0x2de>
 8011c76:	6863      	ldr	r3, [r4, #4]
 8011c78:	3b01      	subs	r3, #1
 8011c7a:	6063      	str	r3, [r4, #4]
 8011c7c:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 8011c7e:	3201      	adds	r2, #1
 8011c80:	3301      	adds	r3, #1
 8011c82:	6022      	str	r2, [r4, #0]
 8011c84:	9345      	str	r3, [sp, #276]	@ 0x114
 8011c86:	e7d8      	b.n	8011c3a <__ssvfiscanf_r+0x4a>
 8011c88:	9141      	str	r1, [sp, #260]	@ 0x104
 8011c8a:	9143      	str	r1, [sp, #268]	@ 0x10c
 8011c8c:	7853      	ldrb	r3, [r2, #1]
 8011c8e:	2b2a      	cmp	r3, #42	@ 0x2a
 8011c90:	bf02      	ittt	eq
 8011c92:	2310      	moveq	r3, #16
 8011c94:	1c95      	addeq	r5, r2, #2
 8011c96:	9341      	streq	r3, [sp, #260]	@ 0x104
 8011c98:	220a      	movs	r2, #10
 8011c9a:	46a9      	mov	r9, r5
 8011c9c:	f819 1b01 	ldrb.w	r1, [r9], #1
 8011ca0:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 8011ca4:	2b09      	cmp	r3, #9
 8011ca6:	d91e      	bls.n	8011ce6 <__ssvfiscanf_r+0xf6>
 8011ca8:	f8df a1f8 	ldr.w	sl, [pc, #504]	@ 8011ea4 <__ssvfiscanf_r+0x2b4>
 8011cac:	2203      	movs	r2, #3
 8011cae:	4650      	mov	r0, sl
 8011cb0:	f7ee fb2e 	bl	8000310 <memchr>
 8011cb4:	b138      	cbz	r0, 8011cc6 <__ssvfiscanf_r+0xd6>
 8011cb6:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8011cb8:	eba0 000a 	sub.w	r0, r0, sl
 8011cbc:	2301      	movs	r3, #1
 8011cbe:	4083      	lsls	r3, r0
 8011cc0:	4313      	orrs	r3, r2
 8011cc2:	9341      	str	r3, [sp, #260]	@ 0x104
 8011cc4:	464d      	mov	r5, r9
 8011cc6:	f815 3b01 	ldrb.w	r3, [r5], #1
 8011cca:	2b78      	cmp	r3, #120	@ 0x78
 8011ccc:	d806      	bhi.n	8011cdc <__ssvfiscanf_r+0xec>
 8011cce:	2b57      	cmp	r3, #87	@ 0x57
 8011cd0:	d810      	bhi.n	8011cf4 <__ssvfiscanf_r+0x104>
 8011cd2:	2b25      	cmp	r3, #37	@ 0x25
 8011cd4:	d0c5      	beq.n	8011c62 <__ssvfiscanf_r+0x72>
 8011cd6:	d857      	bhi.n	8011d88 <__ssvfiscanf_r+0x198>
 8011cd8:	2b00      	cmp	r3, #0
 8011cda:	d065      	beq.n	8011da8 <__ssvfiscanf_r+0x1b8>
 8011cdc:	2303      	movs	r3, #3
 8011cde:	9347      	str	r3, [sp, #284]	@ 0x11c
 8011ce0:	230a      	movs	r3, #10
 8011ce2:	9342      	str	r3, [sp, #264]	@ 0x108
 8011ce4:	e078      	b.n	8011dd8 <__ssvfiscanf_r+0x1e8>
 8011ce6:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 8011ce8:	fb02 1103 	mla	r1, r2, r3, r1
 8011cec:	3930      	subs	r1, #48	@ 0x30
 8011cee:	9143      	str	r1, [sp, #268]	@ 0x10c
 8011cf0:	464d      	mov	r5, r9
 8011cf2:	e7d2      	b.n	8011c9a <__ssvfiscanf_r+0xaa>
 8011cf4:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 8011cf8:	2a20      	cmp	r2, #32
 8011cfa:	d8ef      	bhi.n	8011cdc <__ssvfiscanf_r+0xec>
 8011cfc:	a101      	add	r1, pc, #4	@ (adr r1, 8011d04 <__ssvfiscanf_r+0x114>)
 8011cfe:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8011d02:	bf00      	nop
 8011d04:	08011db7 	.word	0x08011db7
 8011d08:	08011cdd 	.word	0x08011cdd
 8011d0c:	08011cdd 	.word	0x08011cdd
 8011d10:	08011e11 	.word	0x08011e11
 8011d14:	08011cdd 	.word	0x08011cdd
 8011d18:	08011cdd 	.word	0x08011cdd
 8011d1c:	08011cdd 	.word	0x08011cdd
 8011d20:	08011cdd 	.word	0x08011cdd
 8011d24:	08011cdd 	.word	0x08011cdd
 8011d28:	08011cdd 	.word	0x08011cdd
 8011d2c:	08011cdd 	.word	0x08011cdd
 8011d30:	08011e27 	.word	0x08011e27
 8011d34:	08011e0d 	.word	0x08011e0d
 8011d38:	08011d8f 	.word	0x08011d8f
 8011d3c:	08011d8f 	.word	0x08011d8f
 8011d40:	08011d8f 	.word	0x08011d8f
 8011d44:	08011cdd 	.word	0x08011cdd
 8011d48:	08011dc9 	.word	0x08011dc9
 8011d4c:	08011cdd 	.word	0x08011cdd
 8011d50:	08011cdd 	.word	0x08011cdd
 8011d54:	08011cdd 	.word	0x08011cdd
 8011d58:	08011cdd 	.word	0x08011cdd
 8011d5c:	08011e37 	.word	0x08011e37
 8011d60:	08011dd1 	.word	0x08011dd1
 8011d64:	08011daf 	.word	0x08011daf
 8011d68:	08011cdd 	.word	0x08011cdd
 8011d6c:	08011cdd 	.word	0x08011cdd
 8011d70:	08011e33 	.word	0x08011e33
 8011d74:	08011cdd 	.word	0x08011cdd
 8011d78:	08011e0d 	.word	0x08011e0d
 8011d7c:	08011cdd 	.word	0x08011cdd
 8011d80:	08011cdd 	.word	0x08011cdd
 8011d84:	08011db7 	.word	0x08011db7
 8011d88:	3b45      	subs	r3, #69	@ 0x45
 8011d8a:	2b02      	cmp	r3, #2
 8011d8c:	d8a6      	bhi.n	8011cdc <__ssvfiscanf_r+0xec>
 8011d8e:	2305      	movs	r3, #5
 8011d90:	e021      	b.n	8011dd6 <__ssvfiscanf_r+0x1e6>
 8011d92:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8011d94:	4621      	mov	r1, r4
 8011d96:	4630      	mov	r0, r6
 8011d98:	4798      	blx	r3
 8011d9a:	2800      	cmp	r0, #0
 8011d9c:	f43f af66 	beq.w	8011c6c <__ssvfiscanf_r+0x7c>
 8011da0:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8011da2:	2800      	cmp	r0, #0
 8011da4:	f040 808b 	bne.w	8011ebe <__ssvfiscanf_r+0x2ce>
 8011da8:	f04f 30ff 	mov.w	r0, #4294967295
 8011dac:	e08b      	b.n	8011ec6 <__ssvfiscanf_r+0x2d6>
 8011dae:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8011db0:	f042 0220 	orr.w	r2, r2, #32
 8011db4:	9241      	str	r2, [sp, #260]	@ 0x104
 8011db6:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8011db8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8011dbc:	9241      	str	r2, [sp, #260]	@ 0x104
 8011dbe:	2210      	movs	r2, #16
 8011dc0:	2b6e      	cmp	r3, #110	@ 0x6e
 8011dc2:	9242      	str	r2, [sp, #264]	@ 0x108
 8011dc4:	d902      	bls.n	8011dcc <__ssvfiscanf_r+0x1dc>
 8011dc6:	e005      	b.n	8011dd4 <__ssvfiscanf_r+0x1e4>
 8011dc8:	2300      	movs	r3, #0
 8011dca:	9342      	str	r3, [sp, #264]	@ 0x108
 8011dcc:	2303      	movs	r3, #3
 8011dce:	e002      	b.n	8011dd6 <__ssvfiscanf_r+0x1e6>
 8011dd0:	2308      	movs	r3, #8
 8011dd2:	9342      	str	r3, [sp, #264]	@ 0x108
 8011dd4:	2304      	movs	r3, #4
 8011dd6:	9347      	str	r3, [sp, #284]	@ 0x11c
 8011dd8:	6863      	ldr	r3, [r4, #4]
 8011dda:	2b00      	cmp	r3, #0
 8011ddc:	dd39      	ble.n	8011e52 <__ssvfiscanf_r+0x262>
 8011dde:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8011de0:	0659      	lsls	r1, r3, #25
 8011de2:	d404      	bmi.n	8011dee <__ssvfiscanf_r+0x1fe>
 8011de4:	6823      	ldr	r3, [r4, #0]
 8011de6:	781a      	ldrb	r2, [r3, #0]
 8011de8:	5cba      	ldrb	r2, [r7, r2]
 8011dea:	0712      	lsls	r2, r2, #28
 8011dec:	d438      	bmi.n	8011e60 <__ssvfiscanf_r+0x270>
 8011dee:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 8011df0:	2b02      	cmp	r3, #2
 8011df2:	dc47      	bgt.n	8011e84 <__ssvfiscanf_r+0x294>
 8011df4:	466b      	mov	r3, sp
 8011df6:	4622      	mov	r2, r4
 8011df8:	a941      	add	r1, sp, #260	@ 0x104
 8011dfa:	4630      	mov	r0, r6
 8011dfc:	f000 f86c 	bl	8011ed8 <_scanf_chars>
 8011e00:	2801      	cmp	r0, #1
 8011e02:	d064      	beq.n	8011ece <__ssvfiscanf_r+0x2de>
 8011e04:	2802      	cmp	r0, #2
 8011e06:	f47f af18 	bne.w	8011c3a <__ssvfiscanf_r+0x4a>
 8011e0a:	e7c9      	b.n	8011da0 <__ssvfiscanf_r+0x1b0>
 8011e0c:	220a      	movs	r2, #10
 8011e0e:	e7d7      	b.n	8011dc0 <__ssvfiscanf_r+0x1d0>
 8011e10:	4629      	mov	r1, r5
 8011e12:	4640      	mov	r0, r8
 8011e14:	f000 fa5a 	bl	80122cc <__sccl>
 8011e18:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8011e1a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011e1e:	9341      	str	r3, [sp, #260]	@ 0x104
 8011e20:	4605      	mov	r5, r0
 8011e22:	2301      	movs	r3, #1
 8011e24:	e7d7      	b.n	8011dd6 <__ssvfiscanf_r+0x1e6>
 8011e26:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8011e28:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011e2c:	9341      	str	r3, [sp, #260]	@ 0x104
 8011e2e:	2300      	movs	r3, #0
 8011e30:	e7d1      	b.n	8011dd6 <__ssvfiscanf_r+0x1e6>
 8011e32:	2302      	movs	r3, #2
 8011e34:	e7cf      	b.n	8011dd6 <__ssvfiscanf_r+0x1e6>
 8011e36:	9841      	ldr	r0, [sp, #260]	@ 0x104
 8011e38:	06c3      	lsls	r3, r0, #27
 8011e3a:	f53f aefe 	bmi.w	8011c3a <__ssvfiscanf_r+0x4a>
 8011e3e:	9b00      	ldr	r3, [sp, #0]
 8011e40:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8011e42:	1d19      	adds	r1, r3, #4
 8011e44:	9100      	str	r1, [sp, #0]
 8011e46:	681b      	ldr	r3, [r3, #0]
 8011e48:	07c0      	lsls	r0, r0, #31
 8011e4a:	bf4c      	ite	mi
 8011e4c:	801a      	strhmi	r2, [r3, #0]
 8011e4e:	601a      	strpl	r2, [r3, #0]
 8011e50:	e6f3      	b.n	8011c3a <__ssvfiscanf_r+0x4a>
 8011e52:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8011e54:	4621      	mov	r1, r4
 8011e56:	4630      	mov	r0, r6
 8011e58:	4798      	blx	r3
 8011e5a:	2800      	cmp	r0, #0
 8011e5c:	d0bf      	beq.n	8011dde <__ssvfiscanf_r+0x1ee>
 8011e5e:	e79f      	b.n	8011da0 <__ssvfiscanf_r+0x1b0>
 8011e60:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8011e62:	3201      	adds	r2, #1
 8011e64:	9245      	str	r2, [sp, #276]	@ 0x114
 8011e66:	6862      	ldr	r2, [r4, #4]
 8011e68:	3a01      	subs	r2, #1
 8011e6a:	2a00      	cmp	r2, #0
 8011e6c:	6062      	str	r2, [r4, #4]
 8011e6e:	dd02      	ble.n	8011e76 <__ssvfiscanf_r+0x286>
 8011e70:	3301      	adds	r3, #1
 8011e72:	6023      	str	r3, [r4, #0]
 8011e74:	e7b6      	b.n	8011de4 <__ssvfiscanf_r+0x1f4>
 8011e76:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8011e78:	4621      	mov	r1, r4
 8011e7a:	4630      	mov	r0, r6
 8011e7c:	4798      	blx	r3
 8011e7e:	2800      	cmp	r0, #0
 8011e80:	d0b0      	beq.n	8011de4 <__ssvfiscanf_r+0x1f4>
 8011e82:	e78d      	b.n	8011da0 <__ssvfiscanf_r+0x1b0>
 8011e84:	2b04      	cmp	r3, #4
 8011e86:	dc0f      	bgt.n	8011ea8 <__ssvfiscanf_r+0x2b8>
 8011e88:	466b      	mov	r3, sp
 8011e8a:	4622      	mov	r2, r4
 8011e8c:	a941      	add	r1, sp, #260	@ 0x104
 8011e8e:	4630      	mov	r0, r6
 8011e90:	f000 f87c 	bl	8011f8c <_scanf_i>
 8011e94:	e7b4      	b.n	8011e00 <__ssvfiscanf_r+0x210>
 8011e96:	bf00      	nop
 8011e98:	08011b41 	.word	0x08011b41
 8011e9c:	08011bb7 	.word	0x08011bb7
 8011ea0:	08012f31 	.word	0x08012f31
 8011ea4:	08013037 	.word	0x08013037
 8011ea8:	4b0a      	ldr	r3, [pc, #40]	@ (8011ed4 <__ssvfiscanf_r+0x2e4>)
 8011eaa:	2b00      	cmp	r3, #0
 8011eac:	f43f aec5 	beq.w	8011c3a <__ssvfiscanf_r+0x4a>
 8011eb0:	466b      	mov	r3, sp
 8011eb2:	4622      	mov	r2, r4
 8011eb4:	a941      	add	r1, sp, #260	@ 0x104
 8011eb6:	4630      	mov	r0, r6
 8011eb8:	f7fd fa12 	bl	800f2e0 <_scanf_float>
 8011ebc:	e7a0      	b.n	8011e00 <__ssvfiscanf_r+0x210>
 8011ebe:	89a3      	ldrh	r3, [r4, #12]
 8011ec0:	065b      	lsls	r3, r3, #25
 8011ec2:	f53f af71 	bmi.w	8011da8 <__ssvfiscanf_r+0x1b8>
 8011ec6:	f50d 7d22 	add.w	sp, sp, #648	@ 0x288
 8011eca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011ece:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8011ed0:	e7f9      	b.n	8011ec6 <__ssvfiscanf_r+0x2d6>
 8011ed2:	bf00      	nop
 8011ed4:	0800f2e1 	.word	0x0800f2e1

08011ed8 <_scanf_chars>:
 8011ed8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011edc:	4615      	mov	r5, r2
 8011ede:	688a      	ldr	r2, [r1, #8]
 8011ee0:	4680      	mov	r8, r0
 8011ee2:	460c      	mov	r4, r1
 8011ee4:	b932      	cbnz	r2, 8011ef4 <_scanf_chars+0x1c>
 8011ee6:	698a      	ldr	r2, [r1, #24]
 8011ee8:	2a00      	cmp	r2, #0
 8011eea:	bf14      	ite	ne
 8011eec:	f04f 32ff 	movne.w	r2, #4294967295
 8011ef0:	2201      	moveq	r2, #1
 8011ef2:	608a      	str	r2, [r1, #8]
 8011ef4:	6822      	ldr	r2, [r4, #0]
 8011ef6:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 8011f88 <_scanf_chars+0xb0>
 8011efa:	06d1      	lsls	r1, r2, #27
 8011efc:	bf5f      	itttt	pl
 8011efe:	681a      	ldrpl	r2, [r3, #0]
 8011f00:	1d11      	addpl	r1, r2, #4
 8011f02:	6019      	strpl	r1, [r3, #0]
 8011f04:	6816      	ldrpl	r6, [r2, #0]
 8011f06:	2700      	movs	r7, #0
 8011f08:	69a0      	ldr	r0, [r4, #24]
 8011f0a:	b188      	cbz	r0, 8011f30 <_scanf_chars+0x58>
 8011f0c:	2801      	cmp	r0, #1
 8011f0e:	d107      	bne.n	8011f20 <_scanf_chars+0x48>
 8011f10:	682b      	ldr	r3, [r5, #0]
 8011f12:	781a      	ldrb	r2, [r3, #0]
 8011f14:	6963      	ldr	r3, [r4, #20]
 8011f16:	5c9b      	ldrb	r3, [r3, r2]
 8011f18:	b953      	cbnz	r3, 8011f30 <_scanf_chars+0x58>
 8011f1a:	2f00      	cmp	r7, #0
 8011f1c:	d031      	beq.n	8011f82 <_scanf_chars+0xaa>
 8011f1e:	e022      	b.n	8011f66 <_scanf_chars+0x8e>
 8011f20:	2802      	cmp	r0, #2
 8011f22:	d120      	bne.n	8011f66 <_scanf_chars+0x8e>
 8011f24:	682b      	ldr	r3, [r5, #0]
 8011f26:	781b      	ldrb	r3, [r3, #0]
 8011f28:	f819 3003 	ldrb.w	r3, [r9, r3]
 8011f2c:	071b      	lsls	r3, r3, #28
 8011f2e:	d41a      	bmi.n	8011f66 <_scanf_chars+0x8e>
 8011f30:	6823      	ldr	r3, [r4, #0]
 8011f32:	06da      	lsls	r2, r3, #27
 8011f34:	bf5e      	ittt	pl
 8011f36:	682b      	ldrpl	r3, [r5, #0]
 8011f38:	781b      	ldrbpl	r3, [r3, #0]
 8011f3a:	f806 3b01 	strbpl.w	r3, [r6], #1
 8011f3e:	682a      	ldr	r2, [r5, #0]
 8011f40:	686b      	ldr	r3, [r5, #4]
 8011f42:	3201      	adds	r2, #1
 8011f44:	602a      	str	r2, [r5, #0]
 8011f46:	68a2      	ldr	r2, [r4, #8]
 8011f48:	3b01      	subs	r3, #1
 8011f4a:	3a01      	subs	r2, #1
 8011f4c:	606b      	str	r3, [r5, #4]
 8011f4e:	3701      	adds	r7, #1
 8011f50:	60a2      	str	r2, [r4, #8]
 8011f52:	b142      	cbz	r2, 8011f66 <_scanf_chars+0x8e>
 8011f54:	2b00      	cmp	r3, #0
 8011f56:	dcd7      	bgt.n	8011f08 <_scanf_chars+0x30>
 8011f58:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8011f5c:	4629      	mov	r1, r5
 8011f5e:	4640      	mov	r0, r8
 8011f60:	4798      	blx	r3
 8011f62:	2800      	cmp	r0, #0
 8011f64:	d0d0      	beq.n	8011f08 <_scanf_chars+0x30>
 8011f66:	6823      	ldr	r3, [r4, #0]
 8011f68:	f013 0310 	ands.w	r3, r3, #16
 8011f6c:	d105      	bne.n	8011f7a <_scanf_chars+0xa2>
 8011f6e:	68e2      	ldr	r2, [r4, #12]
 8011f70:	3201      	adds	r2, #1
 8011f72:	60e2      	str	r2, [r4, #12]
 8011f74:	69a2      	ldr	r2, [r4, #24]
 8011f76:	b102      	cbz	r2, 8011f7a <_scanf_chars+0xa2>
 8011f78:	7033      	strb	r3, [r6, #0]
 8011f7a:	6923      	ldr	r3, [r4, #16]
 8011f7c:	443b      	add	r3, r7
 8011f7e:	6123      	str	r3, [r4, #16]
 8011f80:	2000      	movs	r0, #0
 8011f82:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011f86:	bf00      	nop
 8011f88:	08012f31 	.word	0x08012f31

08011f8c <_scanf_i>:
 8011f8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011f90:	4698      	mov	r8, r3
 8011f92:	4b74      	ldr	r3, [pc, #464]	@ (8012164 <_scanf_i+0x1d8>)
 8011f94:	460c      	mov	r4, r1
 8011f96:	4682      	mov	sl, r0
 8011f98:	4616      	mov	r6, r2
 8011f9a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8011f9e:	b087      	sub	sp, #28
 8011fa0:	ab03      	add	r3, sp, #12
 8011fa2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8011fa6:	4b70      	ldr	r3, [pc, #448]	@ (8012168 <_scanf_i+0x1dc>)
 8011fa8:	69a1      	ldr	r1, [r4, #24]
 8011faa:	4a70      	ldr	r2, [pc, #448]	@ (801216c <_scanf_i+0x1e0>)
 8011fac:	2903      	cmp	r1, #3
 8011fae:	bf08      	it	eq
 8011fb0:	461a      	moveq	r2, r3
 8011fb2:	68a3      	ldr	r3, [r4, #8]
 8011fb4:	9201      	str	r2, [sp, #4]
 8011fb6:	1e5a      	subs	r2, r3, #1
 8011fb8:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8011fbc:	bf88      	it	hi
 8011fbe:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8011fc2:	4627      	mov	r7, r4
 8011fc4:	bf82      	ittt	hi
 8011fc6:	eb03 0905 	addhi.w	r9, r3, r5
 8011fca:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8011fce:	60a3      	strhi	r3, [r4, #8]
 8011fd0:	f857 3b1c 	ldr.w	r3, [r7], #28
 8011fd4:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 8011fd8:	bf98      	it	ls
 8011fda:	f04f 0900 	movls.w	r9, #0
 8011fde:	6023      	str	r3, [r4, #0]
 8011fe0:	463d      	mov	r5, r7
 8011fe2:	f04f 0b00 	mov.w	fp, #0
 8011fe6:	6831      	ldr	r1, [r6, #0]
 8011fe8:	ab03      	add	r3, sp, #12
 8011fea:	7809      	ldrb	r1, [r1, #0]
 8011fec:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8011ff0:	2202      	movs	r2, #2
 8011ff2:	f7ee f98d 	bl	8000310 <memchr>
 8011ff6:	b328      	cbz	r0, 8012044 <_scanf_i+0xb8>
 8011ff8:	f1bb 0f01 	cmp.w	fp, #1
 8011ffc:	d159      	bne.n	80120b2 <_scanf_i+0x126>
 8011ffe:	6862      	ldr	r2, [r4, #4]
 8012000:	b92a      	cbnz	r2, 801200e <_scanf_i+0x82>
 8012002:	6822      	ldr	r2, [r4, #0]
 8012004:	2108      	movs	r1, #8
 8012006:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 801200a:	6061      	str	r1, [r4, #4]
 801200c:	6022      	str	r2, [r4, #0]
 801200e:	6822      	ldr	r2, [r4, #0]
 8012010:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 8012014:	6022      	str	r2, [r4, #0]
 8012016:	68a2      	ldr	r2, [r4, #8]
 8012018:	1e51      	subs	r1, r2, #1
 801201a:	60a1      	str	r1, [r4, #8]
 801201c:	b192      	cbz	r2, 8012044 <_scanf_i+0xb8>
 801201e:	6832      	ldr	r2, [r6, #0]
 8012020:	1c51      	adds	r1, r2, #1
 8012022:	6031      	str	r1, [r6, #0]
 8012024:	7812      	ldrb	r2, [r2, #0]
 8012026:	f805 2b01 	strb.w	r2, [r5], #1
 801202a:	6872      	ldr	r2, [r6, #4]
 801202c:	3a01      	subs	r2, #1
 801202e:	2a00      	cmp	r2, #0
 8012030:	6072      	str	r2, [r6, #4]
 8012032:	dc07      	bgt.n	8012044 <_scanf_i+0xb8>
 8012034:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 8012038:	4631      	mov	r1, r6
 801203a:	4650      	mov	r0, sl
 801203c:	4790      	blx	r2
 801203e:	2800      	cmp	r0, #0
 8012040:	f040 8085 	bne.w	801214e <_scanf_i+0x1c2>
 8012044:	f10b 0b01 	add.w	fp, fp, #1
 8012048:	f1bb 0f03 	cmp.w	fp, #3
 801204c:	d1cb      	bne.n	8011fe6 <_scanf_i+0x5a>
 801204e:	6863      	ldr	r3, [r4, #4]
 8012050:	b90b      	cbnz	r3, 8012056 <_scanf_i+0xca>
 8012052:	230a      	movs	r3, #10
 8012054:	6063      	str	r3, [r4, #4]
 8012056:	6863      	ldr	r3, [r4, #4]
 8012058:	4945      	ldr	r1, [pc, #276]	@ (8012170 <_scanf_i+0x1e4>)
 801205a:	6960      	ldr	r0, [r4, #20]
 801205c:	1ac9      	subs	r1, r1, r3
 801205e:	f000 f935 	bl	80122cc <__sccl>
 8012062:	f04f 0b00 	mov.w	fp, #0
 8012066:	68a3      	ldr	r3, [r4, #8]
 8012068:	6822      	ldr	r2, [r4, #0]
 801206a:	2b00      	cmp	r3, #0
 801206c:	d03d      	beq.n	80120ea <_scanf_i+0x15e>
 801206e:	6831      	ldr	r1, [r6, #0]
 8012070:	6960      	ldr	r0, [r4, #20]
 8012072:	f891 c000 	ldrb.w	ip, [r1]
 8012076:	f810 000c 	ldrb.w	r0, [r0, ip]
 801207a:	2800      	cmp	r0, #0
 801207c:	d035      	beq.n	80120ea <_scanf_i+0x15e>
 801207e:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 8012082:	d124      	bne.n	80120ce <_scanf_i+0x142>
 8012084:	0510      	lsls	r0, r2, #20
 8012086:	d522      	bpl.n	80120ce <_scanf_i+0x142>
 8012088:	f10b 0b01 	add.w	fp, fp, #1
 801208c:	f1b9 0f00 	cmp.w	r9, #0
 8012090:	d003      	beq.n	801209a <_scanf_i+0x10e>
 8012092:	3301      	adds	r3, #1
 8012094:	f109 39ff 	add.w	r9, r9, #4294967295
 8012098:	60a3      	str	r3, [r4, #8]
 801209a:	6873      	ldr	r3, [r6, #4]
 801209c:	3b01      	subs	r3, #1
 801209e:	2b00      	cmp	r3, #0
 80120a0:	6073      	str	r3, [r6, #4]
 80120a2:	dd1b      	ble.n	80120dc <_scanf_i+0x150>
 80120a4:	6833      	ldr	r3, [r6, #0]
 80120a6:	3301      	adds	r3, #1
 80120a8:	6033      	str	r3, [r6, #0]
 80120aa:	68a3      	ldr	r3, [r4, #8]
 80120ac:	3b01      	subs	r3, #1
 80120ae:	60a3      	str	r3, [r4, #8]
 80120b0:	e7d9      	b.n	8012066 <_scanf_i+0xda>
 80120b2:	f1bb 0f02 	cmp.w	fp, #2
 80120b6:	d1ae      	bne.n	8012016 <_scanf_i+0x8a>
 80120b8:	6822      	ldr	r2, [r4, #0]
 80120ba:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 80120be:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 80120c2:	d1bf      	bne.n	8012044 <_scanf_i+0xb8>
 80120c4:	2110      	movs	r1, #16
 80120c6:	6061      	str	r1, [r4, #4]
 80120c8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80120cc:	e7a2      	b.n	8012014 <_scanf_i+0x88>
 80120ce:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 80120d2:	6022      	str	r2, [r4, #0]
 80120d4:	780b      	ldrb	r3, [r1, #0]
 80120d6:	f805 3b01 	strb.w	r3, [r5], #1
 80120da:	e7de      	b.n	801209a <_scanf_i+0x10e>
 80120dc:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80120e0:	4631      	mov	r1, r6
 80120e2:	4650      	mov	r0, sl
 80120e4:	4798      	blx	r3
 80120e6:	2800      	cmp	r0, #0
 80120e8:	d0df      	beq.n	80120aa <_scanf_i+0x11e>
 80120ea:	6823      	ldr	r3, [r4, #0]
 80120ec:	05d9      	lsls	r1, r3, #23
 80120ee:	d50d      	bpl.n	801210c <_scanf_i+0x180>
 80120f0:	42bd      	cmp	r5, r7
 80120f2:	d909      	bls.n	8012108 <_scanf_i+0x17c>
 80120f4:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 80120f8:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80120fc:	4632      	mov	r2, r6
 80120fe:	4650      	mov	r0, sl
 8012100:	4798      	blx	r3
 8012102:	f105 39ff 	add.w	r9, r5, #4294967295
 8012106:	464d      	mov	r5, r9
 8012108:	42bd      	cmp	r5, r7
 801210a:	d028      	beq.n	801215e <_scanf_i+0x1d2>
 801210c:	6822      	ldr	r2, [r4, #0]
 801210e:	f012 0210 	ands.w	r2, r2, #16
 8012112:	d113      	bne.n	801213c <_scanf_i+0x1b0>
 8012114:	702a      	strb	r2, [r5, #0]
 8012116:	6863      	ldr	r3, [r4, #4]
 8012118:	9e01      	ldr	r6, [sp, #4]
 801211a:	4639      	mov	r1, r7
 801211c:	4650      	mov	r0, sl
 801211e:	47b0      	blx	r6
 8012120:	f8d8 3000 	ldr.w	r3, [r8]
 8012124:	6821      	ldr	r1, [r4, #0]
 8012126:	1d1a      	adds	r2, r3, #4
 8012128:	f8c8 2000 	str.w	r2, [r8]
 801212c:	f011 0f20 	tst.w	r1, #32
 8012130:	681b      	ldr	r3, [r3, #0]
 8012132:	d00f      	beq.n	8012154 <_scanf_i+0x1c8>
 8012134:	6018      	str	r0, [r3, #0]
 8012136:	68e3      	ldr	r3, [r4, #12]
 8012138:	3301      	adds	r3, #1
 801213a:	60e3      	str	r3, [r4, #12]
 801213c:	6923      	ldr	r3, [r4, #16]
 801213e:	1bed      	subs	r5, r5, r7
 8012140:	445d      	add	r5, fp
 8012142:	442b      	add	r3, r5
 8012144:	6123      	str	r3, [r4, #16]
 8012146:	2000      	movs	r0, #0
 8012148:	b007      	add	sp, #28
 801214a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801214e:	f04f 0b00 	mov.w	fp, #0
 8012152:	e7ca      	b.n	80120ea <_scanf_i+0x15e>
 8012154:	07ca      	lsls	r2, r1, #31
 8012156:	bf4c      	ite	mi
 8012158:	8018      	strhmi	r0, [r3, #0]
 801215a:	6018      	strpl	r0, [r3, #0]
 801215c:	e7eb      	b.n	8012136 <_scanf_i+0x1aa>
 801215e:	2001      	movs	r0, #1
 8012160:	e7f2      	b.n	8012148 <_scanf_i+0x1bc>
 8012162:	bf00      	nop
 8012164:	08012bfc 	.word	0x08012bfc
 8012168:	08011875 	.word	0x08011875
 801216c:	08012585 	.word	0x08012585
 8012170:	08013052 	.word	0x08013052

08012174 <__sflush_r>:
 8012174:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8012178:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801217c:	0716      	lsls	r6, r2, #28
 801217e:	4605      	mov	r5, r0
 8012180:	460c      	mov	r4, r1
 8012182:	d454      	bmi.n	801222e <__sflush_r+0xba>
 8012184:	684b      	ldr	r3, [r1, #4]
 8012186:	2b00      	cmp	r3, #0
 8012188:	dc02      	bgt.n	8012190 <__sflush_r+0x1c>
 801218a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 801218c:	2b00      	cmp	r3, #0
 801218e:	dd48      	ble.n	8012222 <__sflush_r+0xae>
 8012190:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8012192:	2e00      	cmp	r6, #0
 8012194:	d045      	beq.n	8012222 <__sflush_r+0xae>
 8012196:	2300      	movs	r3, #0
 8012198:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 801219c:	682f      	ldr	r7, [r5, #0]
 801219e:	6a21      	ldr	r1, [r4, #32]
 80121a0:	602b      	str	r3, [r5, #0]
 80121a2:	d030      	beq.n	8012206 <__sflush_r+0x92>
 80121a4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80121a6:	89a3      	ldrh	r3, [r4, #12]
 80121a8:	0759      	lsls	r1, r3, #29
 80121aa:	d505      	bpl.n	80121b8 <__sflush_r+0x44>
 80121ac:	6863      	ldr	r3, [r4, #4]
 80121ae:	1ad2      	subs	r2, r2, r3
 80121b0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80121b2:	b10b      	cbz	r3, 80121b8 <__sflush_r+0x44>
 80121b4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80121b6:	1ad2      	subs	r2, r2, r3
 80121b8:	2300      	movs	r3, #0
 80121ba:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80121bc:	6a21      	ldr	r1, [r4, #32]
 80121be:	4628      	mov	r0, r5
 80121c0:	47b0      	blx	r6
 80121c2:	1c43      	adds	r3, r0, #1
 80121c4:	89a3      	ldrh	r3, [r4, #12]
 80121c6:	d106      	bne.n	80121d6 <__sflush_r+0x62>
 80121c8:	6829      	ldr	r1, [r5, #0]
 80121ca:	291d      	cmp	r1, #29
 80121cc:	d82b      	bhi.n	8012226 <__sflush_r+0xb2>
 80121ce:	4a2a      	ldr	r2, [pc, #168]	@ (8012278 <__sflush_r+0x104>)
 80121d0:	410a      	asrs	r2, r1
 80121d2:	07d6      	lsls	r6, r2, #31
 80121d4:	d427      	bmi.n	8012226 <__sflush_r+0xb2>
 80121d6:	2200      	movs	r2, #0
 80121d8:	6062      	str	r2, [r4, #4]
 80121da:	04d9      	lsls	r1, r3, #19
 80121dc:	6922      	ldr	r2, [r4, #16]
 80121de:	6022      	str	r2, [r4, #0]
 80121e0:	d504      	bpl.n	80121ec <__sflush_r+0x78>
 80121e2:	1c42      	adds	r2, r0, #1
 80121e4:	d101      	bne.n	80121ea <__sflush_r+0x76>
 80121e6:	682b      	ldr	r3, [r5, #0]
 80121e8:	b903      	cbnz	r3, 80121ec <__sflush_r+0x78>
 80121ea:	6560      	str	r0, [r4, #84]	@ 0x54
 80121ec:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80121ee:	602f      	str	r7, [r5, #0]
 80121f0:	b1b9      	cbz	r1, 8012222 <__sflush_r+0xae>
 80121f2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80121f6:	4299      	cmp	r1, r3
 80121f8:	d002      	beq.n	8012200 <__sflush_r+0x8c>
 80121fa:	4628      	mov	r0, r5
 80121fc:	f7fe fa7a 	bl	80106f4 <_free_r>
 8012200:	2300      	movs	r3, #0
 8012202:	6363      	str	r3, [r4, #52]	@ 0x34
 8012204:	e00d      	b.n	8012222 <__sflush_r+0xae>
 8012206:	2301      	movs	r3, #1
 8012208:	4628      	mov	r0, r5
 801220a:	47b0      	blx	r6
 801220c:	4602      	mov	r2, r0
 801220e:	1c50      	adds	r0, r2, #1
 8012210:	d1c9      	bne.n	80121a6 <__sflush_r+0x32>
 8012212:	682b      	ldr	r3, [r5, #0]
 8012214:	2b00      	cmp	r3, #0
 8012216:	d0c6      	beq.n	80121a6 <__sflush_r+0x32>
 8012218:	2b1d      	cmp	r3, #29
 801221a:	d001      	beq.n	8012220 <__sflush_r+0xac>
 801221c:	2b16      	cmp	r3, #22
 801221e:	d11e      	bne.n	801225e <__sflush_r+0xea>
 8012220:	602f      	str	r7, [r5, #0]
 8012222:	2000      	movs	r0, #0
 8012224:	e022      	b.n	801226c <__sflush_r+0xf8>
 8012226:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801222a:	b21b      	sxth	r3, r3
 801222c:	e01b      	b.n	8012266 <__sflush_r+0xf2>
 801222e:	690f      	ldr	r7, [r1, #16]
 8012230:	2f00      	cmp	r7, #0
 8012232:	d0f6      	beq.n	8012222 <__sflush_r+0xae>
 8012234:	0793      	lsls	r3, r2, #30
 8012236:	680e      	ldr	r6, [r1, #0]
 8012238:	bf08      	it	eq
 801223a:	694b      	ldreq	r3, [r1, #20]
 801223c:	600f      	str	r7, [r1, #0]
 801223e:	bf18      	it	ne
 8012240:	2300      	movne	r3, #0
 8012242:	eba6 0807 	sub.w	r8, r6, r7
 8012246:	608b      	str	r3, [r1, #8]
 8012248:	f1b8 0f00 	cmp.w	r8, #0
 801224c:	dde9      	ble.n	8012222 <__sflush_r+0xae>
 801224e:	6a21      	ldr	r1, [r4, #32]
 8012250:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8012252:	4643      	mov	r3, r8
 8012254:	463a      	mov	r2, r7
 8012256:	4628      	mov	r0, r5
 8012258:	47b0      	blx	r6
 801225a:	2800      	cmp	r0, #0
 801225c:	dc08      	bgt.n	8012270 <__sflush_r+0xfc>
 801225e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012262:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012266:	81a3      	strh	r3, [r4, #12]
 8012268:	f04f 30ff 	mov.w	r0, #4294967295
 801226c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012270:	4407      	add	r7, r0
 8012272:	eba8 0800 	sub.w	r8, r8, r0
 8012276:	e7e7      	b.n	8012248 <__sflush_r+0xd4>
 8012278:	dfbffffe 	.word	0xdfbffffe

0801227c <_fflush_r>:
 801227c:	b538      	push	{r3, r4, r5, lr}
 801227e:	690b      	ldr	r3, [r1, #16]
 8012280:	4605      	mov	r5, r0
 8012282:	460c      	mov	r4, r1
 8012284:	b913      	cbnz	r3, 801228c <_fflush_r+0x10>
 8012286:	2500      	movs	r5, #0
 8012288:	4628      	mov	r0, r5
 801228a:	bd38      	pop	{r3, r4, r5, pc}
 801228c:	b118      	cbz	r0, 8012296 <_fflush_r+0x1a>
 801228e:	6a03      	ldr	r3, [r0, #32]
 8012290:	b90b      	cbnz	r3, 8012296 <_fflush_r+0x1a>
 8012292:	f7fd fabd 	bl	800f810 <__sinit>
 8012296:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801229a:	2b00      	cmp	r3, #0
 801229c:	d0f3      	beq.n	8012286 <_fflush_r+0xa>
 801229e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80122a0:	07d0      	lsls	r0, r2, #31
 80122a2:	d404      	bmi.n	80122ae <_fflush_r+0x32>
 80122a4:	0599      	lsls	r1, r3, #22
 80122a6:	d402      	bmi.n	80122ae <_fflush_r+0x32>
 80122a8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80122aa:	f7fd fc22 	bl	800faf2 <__retarget_lock_acquire_recursive>
 80122ae:	4628      	mov	r0, r5
 80122b0:	4621      	mov	r1, r4
 80122b2:	f7ff ff5f 	bl	8012174 <__sflush_r>
 80122b6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80122b8:	07da      	lsls	r2, r3, #31
 80122ba:	4605      	mov	r5, r0
 80122bc:	d4e4      	bmi.n	8012288 <_fflush_r+0xc>
 80122be:	89a3      	ldrh	r3, [r4, #12]
 80122c0:	059b      	lsls	r3, r3, #22
 80122c2:	d4e1      	bmi.n	8012288 <_fflush_r+0xc>
 80122c4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80122c6:	f7fd fc15 	bl	800faf4 <__retarget_lock_release_recursive>
 80122ca:	e7dd      	b.n	8012288 <_fflush_r+0xc>

080122cc <__sccl>:
 80122cc:	b570      	push	{r4, r5, r6, lr}
 80122ce:	780b      	ldrb	r3, [r1, #0]
 80122d0:	4604      	mov	r4, r0
 80122d2:	2b5e      	cmp	r3, #94	@ 0x5e
 80122d4:	bf0b      	itete	eq
 80122d6:	784b      	ldrbeq	r3, [r1, #1]
 80122d8:	1c4a      	addne	r2, r1, #1
 80122da:	1c8a      	addeq	r2, r1, #2
 80122dc:	2100      	movne	r1, #0
 80122de:	bf08      	it	eq
 80122e0:	2101      	moveq	r1, #1
 80122e2:	3801      	subs	r0, #1
 80122e4:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 80122e8:	f800 1f01 	strb.w	r1, [r0, #1]!
 80122ec:	42a8      	cmp	r0, r5
 80122ee:	d1fb      	bne.n	80122e8 <__sccl+0x1c>
 80122f0:	b90b      	cbnz	r3, 80122f6 <__sccl+0x2a>
 80122f2:	1e50      	subs	r0, r2, #1
 80122f4:	bd70      	pop	{r4, r5, r6, pc}
 80122f6:	f081 0101 	eor.w	r1, r1, #1
 80122fa:	54e1      	strb	r1, [r4, r3]
 80122fc:	4610      	mov	r0, r2
 80122fe:	4602      	mov	r2, r0
 8012300:	f812 5b01 	ldrb.w	r5, [r2], #1
 8012304:	2d2d      	cmp	r5, #45	@ 0x2d
 8012306:	d005      	beq.n	8012314 <__sccl+0x48>
 8012308:	2d5d      	cmp	r5, #93	@ 0x5d
 801230a:	d016      	beq.n	801233a <__sccl+0x6e>
 801230c:	2d00      	cmp	r5, #0
 801230e:	d0f1      	beq.n	80122f4 <__sccl+0x28>
 8012310:	462b      	mov	r3, r5
 8012312:	e7f2      	b.n	80122fa <__sccl+0x2e>
 8012314:	7846      	ldrb	r6, [r0, #1]
 8012316:	2e5d      	cmp	r6, #93	@ 0x5d
 8012318:	d0fa      	beq.n	8012310 <__sccl+0x44>
 801231a:	42b3      	cmp	r3, r6
 801231c:	dcf8      	bgt.n	8012310 <__sccl+0x44>
 801231e:	3002      	adds	r0, #2
 8012320:	461a      	mov	r2, r3
 8012322:	3201      	adds	r2, #1
 8012324:	4296      	cmp	r6, r2
 8012326:	54a1      	strb	r1, [r4, r2]
 8012328:	dcfb      	bgt.n	8012322 <__sccl+0x56>
 801232a:	1af2      	subs	r2, r6, r3
 801232c:	3a01      	subs	r2, #1
 801232e:	1c5d      	adds	r5, r3, #1
 8012330:	42b3      	cmp	r3, r6
 8012332:	bfa8      	it	ge
 8012334:	2200      	movge	r2, #0
 8012336:	18ab      	adds	r3, r5, r2
 8012338:	e7e1      	b.n	80122fe <__sccl+0x32>
 801233a:	4610      	mov	r0, r2
 801233c:	e7da      	b.n	80122f4 <__sccl+0x28>

0801233e <__submore>:
 801233e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012342:	460c      	mov	r4, r1
 8012344:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8012346:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801234a:	4299      	cmp	r1, r3
 801234c:	d11d      	bne.n	801238a <__submore+0x4c>
 801234e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8012352:	f7fb fd49 	bl	800dde8 <_malloc_r>
 8012356:	b918      	cbnz	r0, 8012360 <__submore+0x22>
 8012358:	f04f 30ff 	mov.w	r0, #4294967295
 801235c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012360:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8012364:	63a3      	str	r3, [r4, #56]	@ 0x38
 8012366:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 801236a:	6360      	str	r0, [r4, #52]	@ 0x34
 801236c:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 8012370:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8012374:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 8012378:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 801237c:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 8012380:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 8012384:	6020      	str	r0, [r4, #0]
 8012386:	2000      	movs	r0, #0
 8012388:	e7e8      	b.n	801235c <__submore+0x1e>
 801238a:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 801238c:	0077      	lsls	r7, r6, #1
 801238e:	463a      	mov	r2, r7
 8012390:	f000 f85c 	bl	801244c <_realloc_r>
 8012394:	4605      	mov	r5, r0
 8012396:	2800      	cmp	r0, #0
 8012398:	d0de      	beq.n	8012358 <__submore+0x1a>
 801239a:	eb00 0806 	add.w	r8, r0, r6
 801239e:	4601      	mov	r1, r0
 80123a0:	4632      	mov	r2, r6
 80123a2:	4640      	mov	r0, r8
 80123a4:	f7fd fba7 	bl	800faf6 <memcpy>
 80123a8:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 80123ac:	f8c4 8000 	str.w	r8, [r4]
 80123b0:	e7e9      	b.n	8012386 <__submore+0x48>

080123b2 <memmove>:
 80123b2:	4288      	cmp	r0, r1
 80123b4:	b510      	push	{r4, lr}
 80123b6:	eb01 0402 	add.w	r4, r1, r2
 80123ba:	d902      	bls.n	80123c2 <memmove+0x10>
 80123bc:	4284      	cmp	r4, r0
 80123be:	4623      	mov	r3, r4
 80123c0:	d807      	bhi.n	80123d2 <memmove+0x20>
 80123c2:	1e43      	subs	r3, r0, #1
 80123c4:	42a1      	cmp	r1, r4
 80123c6:	d008      	beq.n	80123da <memmove+0x28>
 80123c8:	f811 2b01 	ldrb.w	r2, [r1], #1
 80123cc:	f803 2f01 	strb.w	r2, [r3, #1]!
 80123d0:	e7f8      	b.n	80123c4 <memmove+0x12>
 80123d2:	4402      	add	r2, r0
 80123d4:	4601      	mov	r1, r0
 80123d6:	428a      	cmp	r2, r1
 80123d8:	d100      	bne.n	80123dc <memmove+0x2a>
 80123da:	bd10      	pop	{r4, pc}
 80123dc:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80123e0:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80123e4:	e7f7      	b.n	80123d6 <memmove+0x24>
	...

080123e8 <__assert_func>:
 80123e8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80123ea:	4614      	mov	r4, r2
 80123ec:	461a      	mov	r2, r3
 80123ee:	4b09      	ldr	r3, [pc, #36]	@ (8012414 <__assert_func+0x2c>)
 80123f0:	681b      	ldr	r3, [r3, #0]
 80123f2:	4605      	mov	r5, r0
 80123f4:	68d8      	ldr	r0, [r3, #12]
 80123f6:	b954      	cbnz	r4, 801240e <__assert_func+0x26>
 80123f8:	4b07      	ldr	r3, [pc, #28]	@ (8012418 <__assert_func+0x30>)
 80123fa:	461c      	mov	r4, r3
 80123fc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8012400:	9100      	str	r1, [sp, #0]
 8012402:	462b      	mov	r3, r5
 8012404:	4905      	ldr	r1, [pc, #20]	@ (801241c <__assert_func+0x34>)
 8012406:	f000 f8bf 	bl	8012588 <fiprintf>
 801240a:	f000 f8cf 	bl	80125ac <abort>
 801240e:	4b04      	ldr	r3, [pc, #16]	@ (8012420 <__assert_func+0x38>)
 8012410:	e7f4      	b.n	80123fc <__assert_func+0x14>
 8012412:	bf00      	nop
 8012414:	240001c4 	.word	0x240001c4
 8012418:	08013098 	.word	0x08013098
 801241c:	0801306a 	.word	0x0801306a
 8012420:	0801305d 	.word	0x0801305d

08012424 <_calloc_r>:
 8012424:	b570      	push	{r4, r5, r6, lr}
 8012426:	fba1 5402 	umull	r5, r4, r1, r2
 801242a:	b93c      	cbnz	r4, 801243c <_calloc_r+0x18>
 801242c:	4629      	mov	r1, r5
 801242e:	f7fb fcdb 	bl	800dde8 <_malloc_r>
 8012432:	4606      	mov	r6, r0
 8012434:	b928      	cbnz	r0, 8012442 <_calloc_r+0x1e>
 8012436:	2600      	movs	r6, #0
 8012438:	4630      	mov	r0, r6
 801243a:	bd70      	pop	{r4, r5, r6, pc}
 801243c:	220c      	movs	r2, #12
 801243e:	6002      	str	r2, [r0, #0]
 8012440:	e7f9      	b.n	8012436 <_calloc_r+0x12>
 8012442:	462a      	mov	r2, r5
 8012444:	4621      	mov	r1, r4
 8012446:	f7fd faa8 	bl	800f99a <memset>
 801244a:	e7f5      	b.n	8012438 <_calloc_r+0x14>

0801244c <_realloc_r>:
 801244c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012450:	4680      	mov	r8, r0
 8012452:	4615      	mov	r5, r2
 8012454:	460c      	mov	r4, r1
 8012456:	b921      	cbnz	r1, 8012462 <_realloc_r+0x16>
 8012458:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801245c:	4611      	mov	r1, r2
 801245e:	f7fb bcc3 	b.w	800dde8 <_malloc_r>
 8012462:	b92a      	cbnz	r2, 8012470 <_realloc_r+0x24>
 8012464:	f7fe f946 	bl	80106f4 <_free_r>
 8012468:	2400      	movs	r4, #0
 801246a:	4620      	mov	r0, r4
 801246c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012470:	f000 f8a3 	bl	80125ba <_malloc_usable_size_r>
 8012474:	4285      	cmp	r5, r0
 8012476:	4606      	mov	r6, r0
 8012478:	d802      	bhi.n	8012480 <_realloc_r+0x34>
 801247a:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 801247e:	d8f4      	bhi.n	801246a <_realloc_r+0x1e>
 8012480:	4629      	mov	r1, r5
 8012482:	4640      	mov	r0, r8
 8012484:	f7fb fcb0 	bl	800dde8 <_malloc_r>
 8012488:	4607      	mov	r7, r0
 801248a:	2800      	cmp	r0, #0
 801248c:	d0ec      	beq.n	8012468 <_realloc_r+0x1c>
 801248e:	42b5      	cmp	r5, r6
 8012490:	462a      	mov	r2, r5
 8012492:	4621      	mov	r1, r4
 8012494:	bf28      	it	cs
 8012496:	4632      	movcs	r2, r6
 8012498:	f7fd fb2d 	bl	800faf6 <memcpy>
 801249c:	4621      	mov	r1, r4
 801249e:	4640      	mov	r0, r8
 80124a0:	f7fe f928 	bl	80106f4 <_free_r>
 80124a4:	463c      	mov	r4, r7
 80124a6:	e7e0      	b.n	801246a <_realloc_r+0x1e>

080124a8 <_strtoul_l.constprop.0>:
 80124a8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80124ac:	4e34      	ldr	r6, [pc, #208]	@ (8012580 <_strtoul_l.constprop.0+0xd8>)
 80124ae:	4686      	mov	lr, r0
 80124b0:	460d      	mov	r5, r1
 80124b2:	4628      	mov	r0, r5
 80124b4:	f815 4b01 	ldrb.w	r4, [r5], #1
 80124b8:	5d37      	ldrb	r7, [r6, r4]
 80124ba:	f017 0708 	ands.w	r7, r7, #8
 80124be:	d1f8      	bne.n	80124b2 <_strtoul_l.constprop.0+0xa>
 80124c0:	2c2d      	cmp	r4, #45	@ 0x2d
 80124c2:	d12f      	bne.n	8012524 <_strtoul_l.constprop.0+0x7c>
 80124c4:	782c      	ldrb	r4, [r5, #0]
 80124c6:	2701      	movs	r7, #1
 80124c8:	1c85      	adds	r5, r0, #2
 80124ca:	f033 0010 	bics.w	r0, r3, #16
 80124ce:	d109      	bne.n	80124e4 <_strtoul_l.constprop.0+0x3c>
 80124d0:	2c30      	cmp	r4, #48	@ 0x30
 80124d2:	d12c      	bne.n	801252e <_strtoul_l.constprop.0+0x86>
 80124d4:	7828      	ldrb	r0, [r5, #0]
 80124d6:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 80124da:	2858      	cmp	r0, #88	@ 0x58
 80124dc:	d127      	bne.n	801252e <_strtoul_l.constprop.0+0x86>
 80124de:	786c      	ldrb	r4, [r5, #1]
 80124e0:	2310      	movs	r3, #16
 80124e2:	3502      	adds	r5, #2
 80124e4:	f04f 38ff 	mov.w	r8, #4294967295
 80124e8:	2600      	movs	r6, #0
 80124ea:	fbb8 f8f3 	udiv	r8, r8, r3
 80124ee:	fb03 f908 	mul.w	r9, r3, r8
 80124f2:	ea6f 0909 	mvn.w	r9, r9
 80124f6:	4630      	mov	r0, r6
 80124f8:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 80124fc:	f1bc 0f09 	cmp.w	ip, #9
 8012500:	d81c      	bhi.n	801253c <_strtoul_l.constprop.0+0x94>
 8012502:	4664      	mov	r4, ip
 8012504:	42a3      	cmp	r3, r4
 8012506:	dd2a      	ble.n	801255e <_strtoul_l.constprop.0+0xb6>
 8012508:	f1b6 3fff 	cmp.w	r6, #4294967295
 801250c:	d007      	beq.n	801251e <_strtoul_l.constprop.0+0x76>
 801250e:	4580      	cmp	r8, r0
 8012510:	d322      	bcc.n	8012558 <_strtoul_l.constprop.0+0xb0>
 8012512:	d101      	bne.n	8012518 <_strtoul_l.constprop.0+0x70>
 8012514:	45a1      	cmp	r9, r4
 8012516:	db1f      	blt.n	8012558 <_strtoul_l.constprop.0+0xb0>
 8012518:	fb00 4003 	mla	r0, r0, r3, r4
 801251c:	2601      	movs	r6, #1
 801251e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8012522:	e7e9      	b.n	80124f8 <_strtoul_l.constprop.0+0x50>
 8012524:	2c2b      	cmp	r4, #43	@ 0x2b
 8012526:	bf04      	itt	eq
 8012528:	782c      	ldrbeq	r4, [r5, #0]
 801252a:	1c85      	addeq	r5, r0, #2
 801252c:	e7cd      	b.n	80124ca <_strtoul_l.constprop.0+0x22>
 801252e:	2b00      	cmp	r3, #0
 8012530:	d1d8      	bne.n	80124e4 <_strtoul_l.constprop.0+0x3c>
 8012532:	2c30      	cmp	r4, #48	@ 0x30
 8012534:	bf0c      	ite	eq
 8012536:	2308      	moveq	r3, #8
 8012538:	230a      	movne	r3, #10
 801253a:	e7d3      	b.n	80124e4 <_strtoul_l.constprop.0+0x3c>
 801253c:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 8012540:	f1bc 0f19 	cmp.w	ip, #25
 8012544:	d801      	bhi.n	801254a <_strtoul_l.constprop.0+0xa2>
 8012546:	3c37      	subs	r4, #55	@ 0x37
 8012548:	e7dc      	b.n	8012504 <_strtoul_l.constprop.0+0x5c>
 801254a:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 801254e:	f1bc 0f19 	cmp.w	ip, #25
 8012552:	d804      	bhi.n	801255e <_strtoul_l.constprop.0+0xb6>
 8012554:	3c57      	subs	r4, #87	@ 0x57
 8012556:	e7d5      	b.n	8012504 <_strtoul_l.constprop.0+0x5c>
 8012558:	f04f 36ff 	mov.w	r6, #4294967295
 801255c:	e7df      	b.n	801251e <_strtoul_l.constprop.0+0x76>
 801255e:	1c73      	adds	r3, r6, #1
 8012560:	d106      	bne.n	8012570 <_strtoul_l.constprop.0+0xc8>
 8012562:	2322      	movs	r3, #34	@ 0x22
 8012564:	f8ce 3000 	str.w	r3, [lr]
 8012568:	4630      	mov	r0, r6
 801256a:	b932      	cbnz	r2, 801257a <_strtoul_l.constprop.0+0xd2>
 801256c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8012570:	b107      	cbz	r7, 8012574 <_strtoul_l.constprop.0+0xcc>
 8012572:	4240      	negs	r0, r0
 8012574:	2a00      	cmp	r2, #0
 8012576:	d0f9      	beq.n	801256c <_strtoul_l.constprop.0+0xc4>
 8012578:	b106      	cbz	r6, 801257c <_strtoul_l.constprop.0+0xd4>
 801257a:	1e69      	subs	r1, r5, #1
 801257c:	6011      	str	r1, [r2, #0]
 801257e:	e7f5      	b.n	801256c <_strtoul_l.constprop.0+0xc4>
 8012580:	08012f31 	.word	0x08012f31

08012584 <_strtoul_r>:
 8012584:	f7ff bf90 	b.w	80124a8 <_strtoul_l.constprop.0>

08012588 <fiprintf>:
 8012588:	b40e      	push	{r1, r2, r3}
 801258a:	b503      	push	{r0, r1, lr}
 801258c:	4601      	mov	r1, r0
 801258e:	ab03      	add	r3, sp, #12
 8012590:	4805      	ldr	r0, [pc, #20]	@ (80125a8 <fiprintf+0x20>)
 8012592:	f853 2b04 	ldr.w	r2, [r3], #4
 8012596:	6800      	ldr	r0, [r0, #0]
 8012598:	9301      	str	r3, [sp, #4]
 801259a:	f000 f83f 	bl	801261c <_vfiprintf_r>
 801259e:	b002      	add	sp, #8
 80125a0:	f85d eb04 	ldr.w	lr, [sp], #4
 80125a4:	b003      	add	sp, #12
 80125a6:	4770      	bx	lr
 80125a8:	240001c4 	.word	0x240001c4

080125ac <abort>:
 80125ac:	b508      	push	{r3, lr}
 80125ae:	2006      	movs	r0, #6
 80125b0:	f000 fa08 	bl	80129c4 <raise>
 80125b4:	2001      	movs	r0, #1
 80125b6:	f7ef f99f 	bl	80018f8 <_exit>

080125ba <_malloc_usable_size_r>:
 80125ba:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80125be:	1f18      	subs	r0, r3, #4
 80125c0:	2b00      	cmp	r3, #0
 80125c2:	bfbc      	itt	lt
 80125c4:	580b      	ldrlt	r3, [r1, r0]
 80125c6:	18c0      	addlt	r0, r0, r3
 80125c8:	4770      	bx	lr

080125ca <__sfputc_r>:
 80125ca:	6893      	ldr	r3, [r2, #8]
 80125cc:	3b01      	subs	r3, #1
 80125ce:	2b00      	cmp	r3, #0
 80125d0:	b410      	push	{r4}
 80125d2:	6093      	str	r3, [r2, #8]
 80125d4:	da08      	bge.n	80125e8 <__sfputc_r+0x1e>
 80125d6:	6994      	ldr	r4, [r2, #24]
 80125d8:	42a3      	cmp	r3, r4
 80125da:	db01      	blt.n	80125e0 <__sfputc_r+0x16>
 80125dc:	290a      	cmp	r1, #10
 80125de:	d103      	bne.n	80125e8 <__sfputc_r+0x1e>
 80125e0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80125e4:	f000 b932 	b.w	801284c <__swbuf_r>
 80125e8:	6813      	ldr	r3, [r2, #0]
 80125ea:	1c58      	adds	r0, r3, #1
 80125ec:	6010      	str	r0, [r2, #0]
 80125ee:	7019      	strb	r1, [r3, #0]
 80125f0:	4608      	mov	r0, r1
 80125f2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80125f6:	4770      	bx	lr

080125f8 <__sfputs_r>:
 80125f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80125fa:	4606      	mov	r6, r0
 80125fc:	460f      	mov	r7, r1
 80125fe:	4614      	mov	r4, r2
 8012600:	18d5      	adds	r5, r2, r3
 8012602:	42ac      	cmp	r4, r5
 8012604:	d101      	bne.n	801260a <__sfputs_r+0x12>
 8012606:	2000      	movs	r0, #0
 8012608:	e007      	b.n	801261a <__sfputs_r+0x22>
 801260a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801260e:	463a      	mov	r2, r7
 8012610:	4630      	mov	r0, r6
 8012612:	f7ff ffda 	bl	80125ca <__sfputc_r>
 8012616:	1c43      	adds	r3, r0, #1
 8012618:	d1f3      	bne.n	8012602 <__sfputs_r+0xa>
 801261a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0801261c <_vfiprintf_r>:
 801261c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012620:	460d      	mov	r5, r1
 8012622:	b09d      	sub	sp, #116	@ 0x74
 8012624:	4614      	mov	r4, r2
 8012626:	4698      	mov	r8, r3
 8012628:	4606      	mov	r6, r0
 801262a:	b118      	cbz	r0, 8012634 <_vfiprintf_r+0x18>
 801262c:	6a03      	ldr	r3, [r0, #32]
 801262e:	b90b      	cbnz	r3, 8012634 <_vfiprintf_r+0x18>
 8012630:	f7fd f8ee 	bl	800f810 <__sinit>
 8012634:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8012636:	07d9      	lsls	r1, r3, #31
 8012638:	d405      	bmi.n	8012646 <_vfiprintf_r+0x2a>
 801263a:	89ab      	ldrh	r3, [r5, #12]
 801263c:	059a      	lsls	r2, r3, #22
 801263e:	d402      	bmi.n	8012646 <_vfiprintf_r+0x2a>
 8012640:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8012642:	f7fd fa56 	bl	800faf2 <__retarget_lock_acquire_recursive>
 8012646:	89ab      	ldrh	r3, [r5, #12]
 8012648:	071b      	lsls	r3, r3, #28
 801264a:	d501      	bpl.n	8012650 <_vfiprintf_r+0x34>
 801264c:	692b      	ldr	r3, [r5, #16]
 801264e:	b99b      	cbnz	r3, 8012678 <_vfiprintf_r+0x5c>
 8012650:	4629      	mov	r1, r5
 8012652:	4630      	mov	r0, r6
 8012654:	f000 f938 	bl	80128c8 <__swsetup_r>
 8012658:	b170      	cbz	r0, 8012678 <_vfiprintf_r+0x5c>
 801265a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801265c:	07dc      	lsls	r4, r3, #31
 801265e:	d504      	bpl.n	801266a <_vfiprintf_r+0x4e>
 8012660:	f04f 30ff 	mov.w	r0, #4294967295
 8012664:	b01d      	add	sp, #116	@ 0x74
 8012666:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801266a:	89ab      	ldrh	r3, [r5, #12]
 801266c:	0598      	lsls	r0, r3, #22
 801266e:	d4f7      	bmi.n	8012660 <_vfiprintf_r+0x44>
 8012670:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8012672:	f7fd fa3f 	bl	800faf4 <__retarget_lock_release_recursive>
 8012676:	e7f3      	b.n	8012660 <_vfiprintf_r+0x44>
 8012678:	2300      	movs	r3, #0
 801267a:	9309      	str	r3, [sp, #36]	@ 0x24
 801267c:	2320      	movs	r3, #32
 801267e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8012682:	f8cd 800c 	str.w	r8, [sp, #12]
 8012686:	2330      	movs	r3, #48	@ 0x30
 8012688:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8012838 <_vfiprintf_r+0x21c>
 801268c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8012690:	f04f 0901 	mov.w	r9, #1
 8012694:	4623      	mov	r3, r4
 8012696:	469a      	mov	sl, r3
 8012698:	f813 2b01 	ldrb.w	r2, [r3], #1
 801269c:	b10a      	cbz	r2, 80126a2 <_vfiprintf_r+0x86>
 801269e:	2a25      	cmp	r2, #37	@ 0x25
 80126a0:	d1f9      	bne.n	8012696 <_vfiprintf_r+0x7a>
 80126a2:	ebba 0b04 	subs.w	fp, sl, r4
 80126a6:	d00b      	beq.n	80126c0 <_vfiprintf_r+0xa4>
 80126a8:	465b      	mov	r3, fp
 80126aa:	4622      	mov	r2, r4
 80126ac:	4629      	mov	r1, r5
 80126ae:	4630      	mov	r0, r6
 80126b0:	f7ff ffa2 	bl	80125f8 <__sfputs_r>
 80126b4:	3001      	adds	r0, #1
 80126b6:	f000 80a7 	beq.w	8012808 <_vfiprintf_r+0x1ec>
 80126ba:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80126bc:	445a      	add	r2, fp
 80126be:	9209      	str	r2, [sp, #36]	@ 0x24
 80126c0:	f89a 3000 	ldrb.w	r3, [sl]
 80126c4:	2b00      	cmp	r3, #0
 80126c6:	f000 809f 	beq.w	8012808 <_vfiprintf_r+0x1ec>
 80126ca:	2300      	movs	r3, #0
 80126cc:	f04f 32ff 	mov.w	r2, #4294967295
 80126d0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80126d4:	f10a 0a01 	add.w	sl, sl, #1
 80126d8:	9304      	str	r3, [sp, #16]
 80126da:	9307      	str	r3, [sp, #28]
 80126dc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80126e0:	931a      	str	r3, [sp, #104]	@ 0x68
 80126e2:	4654      	mov	r4, sl
 80126e4:	2205      	movs	r2, #5
 80126e6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80126ea:	4853      	ldr	r0, [pc, #332]	@ (8012838 <_vfiprintf_r+0x21c>)
 80126ec:	f7ed fe10 	bl	8000310 <memchr>
 80126f0:	9a04      	ldr	r2, [sp, #16]
 80126f2:	b9d8      	cbnz	r0, 801272c <_vfiprintf_r+0x110>
 80126f4:	06d1      	lsls	r1, r2, #27
 80126f6:	bf44      	itt	mi
 80126f8:	2320      	movmi	r3, #32
 80126fa:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80126fe:	0713      	lsls	r3, r2, #28
 8012700:	bf44      	itt	mi
 8012702:	232b      	movmi	r3, #43	@ 0x2b
 8012704:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8012708:	f89a 3000 	ldrb.w	r3, [sl]
 801270c:	2b2a      	cmp	r3, #42	@ 0x2a
 801270e:	d015      	beq.n	801273c <_vfiprintf_r+0x120>
 8012710:	9a07      	ldr	r2, [sp, #28]
 8012712:	4654      	mov	r4, sl
 8012714:	2000      	movs	r0, #0
 8012716:	f04f 0c0a 	mov.w	ip, #10
 801271a:	4621      	mov	r1, r4
 801271c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8012720:	3b30      	subs	r3, #48	@ 0x30
 8012722:	2b09      	cmp	r3, #9
 8012724:	d94b      	bls.n	80127be <_vfiprintf_r+0x1a2>
 8012726:	b1b0      	cbz	r0, 8012756 <_vfiprintf_r+0x13a>
 8012728:	9207      	str	r2, [sp, #28]
 801272a:	e014      	b.n	8012756 <_vfiprintf_r+0x13a>
 801272c:	eba0 0308 	sub.w	r3, r0, r8
 8012730:	fa09 f303 	lsl.w	r3, r9, r3
 8012734:	4313      	orrs	r3, r2
 8012736:	9304      	str	r3, [sp, #16]
 8012738:	46a2      	mov	sl, r4
 801273a:	e7d2      	b.n	80126e2 <_vfiprintf_r+0xc6>
 801273c:	9b03      	ldr	r3, [sp, #12]
 801273e:	1d19      	adds	r1, r3, #4
 8012740:	681b      	ldr	r3, [r3, #0]
 8012742:	9103      	str	r1, [sp, #12]
 8012744:	2b00      	cmp	r3, #0
 8012746:	bfbb      	ittet	lt
 8012748:	425b      	neglt	r3, r3
 801274a:	f042 0202 	orrlt.w	r2, r2, #2
 801274e:	9307      	strge	r3, [sp, #28]
 8012750:	9307      	strlt	r3, [sp, #28]
 8012752:	bfb8      	it	lt
 8012754:	9204      	strlt	r2, [sp, #16]
 8012756:	7823      	ldrb	r3, [r4, #0]
 8012758:	2b2e      	cmp	r3, #46	@ 0x2e
 801275a:	d10a      	bne.n	8012772 <_vfiprintf_r+0x156>
 801275c:	7863      	ldrb	r3, [r4, #1]
 801275e:	2b2a      	cmp	r3, #42	@ 0x2a
 8012760:	d132      	bne.n	80127c8 <_vfiprintf_r+0x1ac>
 8012762:	9b03      	ldr	r3, [sp, #12]
 8012764:	1d1a      	adds	r2, r3, #4
 8012766:	681b      	ldr	r3, [r3, #0]
 8012768:	9203      	str	r2, [sp, #12]
 801276a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801276e:	3402      	adds	r4, #2
 8012770:	9305      	str	r3, [sp, #20]
 8012772:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8012848 <_vfiprintf_r+0x22c>
 8012776:	7821      	ldrb	r1, [r4, #0]
 8012778:	2203      	movs	r2, #3
 801277a:	4650      	mov	r0, sl
 801277c:	f7ed fdc8 	bl	8000310 <memchr>
 8012780:	b138      	cbz	r0, 8012792 <_vfiprintf_r+0x176>
 8012782:	9b04      	ldr	r3, [sp, #16]
 8012784:	eba0 000a 	sub.w	r0, r0, sl
 8012788:	2240      	movs	r2, #64	@ 0x40
 801278a:	4082      	lsls	r2, r0
 801278c:	4313      	orrs	r3, r2
 801278e:	3401      	adds	r4, #1
 8012790:	9304      	str	r3, [sp, #16]
 8012792:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012796:	4829      	ldr	r0, [pc, #164]	@ (801283c <_vfiprintf_r+0x220>)
 8012798:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801279c:	2206      	movs	r2, #6
 801279e:	f7ed fdb7 	bl	8000310 <memchr>
 80127a2:	2800      	cmp	r0, #0
 80127a4:	d03f      	beq.n	8012826 <_vfiprintf_r+0x20a>
 80127a6:	4b26      	ldr	r3, [pc, #152]	@ (8012840 <_vfiprintf_r+0x224>)
 80127a8:	bb1b      	cbnz	r3, 80127f2 <_vfiprintf_r+0x1d6>
 80127aa:	9b03      	ldr	r3, [sp, #12]
 80127ac:	3307      	adds	r3, #7
 80127ae:	f023 0307 	bic.w	r3, r3, #7
 80127b2:	3308      	adds	r3, #8
 80127b4:	9303      	str	r3, [sp, #12]
 80127b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80127b8:	443b      	add	r3, r7
 80127ba:	9309      	str	r3, [sp, #36]	@ 0x24
 80127bc:	e76a      	b.n	8012694 <_vfiprintf_r+0x78>
 80127be:	fb0c 3202 	mla	r2, ip, r2, r3
 80127c2:	460c      	mov	r4, r1
 80127c4:	2001      	movs	r0, #1
 80127c6:	e7a8      	b.n	801271a <_vfiprintf_r+0xfe>
 80127c8:	2300      	movs	r3, #0
 80127ca:	3401      	adds	r4, #1
 80127cc:	9305      	str	r3, [sp, #20]
 80127ce:	4619      	mov	r1, r3
 80127d0:	f04f 0c0a 	mov.w	ip, #10
 80127d4:	4620      	mov	r0, r4
 80127d6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80127da:	3a30      	subs	r2, #48	@ 0x30
 80127dc:	2a09      	cmp	r2, #9
 80127de:	d903      	bls.n	80127e8 <_vfiprintf_r+0x1cc>
 80127e0:	2b00      	cmp	r3, #0
 80127e2:	d0c6      	beq.n	8012772 <_vfiprintf_r+0x156>
 80127e4:	9105      	str	r1, [sp, #20]
 80127e6:	e7c4      	b.n	8012772 <_vfiprintf_r+0x156>
 80127e8:	fb0c 2101 	mla	r1, ip, r1, r2
 80127ec:	4604      	mov	r4, r0
 80127ee:	2301      	movs	r3, #1
 80127f0:	e7f0      	b.n	80127d4 <_vfiprintf_r+0x1b8>
 80127f2:	ab03      	add	r3, sp, #12
 80127f4:	9300      	str	r3, [sp, #0]
 80127f6:	462a      	mov	r2, r5
 80127f8:	4b12      	ldr	r3, [pc, #72]	@ (8012844 <_vfiprintf_r+0x228>)
 80127fa:	a904      	add	r1, sp, #16
 80127fc:	4630      	mov	r0, r6
 80127fe:	f7fc f9c7 	bl	800eb90 <_printf_float>
 8012802:	4607      	mov	r7, r0
 8012804:	1c78      	adds	r0, r7, #1
 8012806:	d1d6      	bne.n	80127b6 <_vfiprintf_r+0x19a>
 8012808:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801280a:	07d9      	lsls	r1, r3, #31
 801280c:	d405      	bmi.n	801281a <_vfiprintf_r+0x1fe>
 801280e:	89ab      	ldrh	r3, [r5, #12]
 8012810:	059a      	lsls	r2, r3, #22
 8012812:	d402      	bmi.n	801281a <_vfiprintf_r+0x1fe>
 8012814:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8012816:	f7fd f96d 	bl	800faf4 <__retarget_lock_release_recursive>
 801281a:	89ab      	ldrh	r3, [r5, #12]
 801281c:	065b      	lsls	r3, r3, #25
 801281e:	f53f af1f 	bmi.w	8012660 <_vfiprintf_r+0x44>
 8012822:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8012824:	e71e      	b.n	8012664 <_vfiprintf_r+0x48>
 8012826:	ab03      	add	r3, sp, #12
 8012828:	9300      	str	r3, [sp, #0]
 801282a:	462a      	mov	r2, r5
 801282c:	4b05      	ldr	r3, [pc, #20]	@ (8012844 <_vfiprintf_r+0x228>)
 801282e:	a904      	add	r1, sp, #16
 8012830:	4630      	mov	r0, r6
 8012832:	f7fc fc35 	bl	800f0a0 <_printf_i>
 8012836:	e7e4      	b.n	8012802 <_vfiprintf_r+0x1e6>
 8012838:	08013031 	.word	0x08013031
 801283c:	0801303b 	.word	0x0801303b
 8012840:	0800eb91 	.word	0x0800eb91
 8012844:	080125f9 	.word	0x080125f9
 8012848:	08013037 	.word	0x08013037

0801284c <__swbuf_r>:
 801284c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801284e:	460e      	mov	r6, r1
 8012850:	4614      	mov	r4, r2
 8012852:	4605      	mov	r5, r0
 8012854:	b118      	cbz	r0, 801285e <__swbuf_r+0x12>
 8012856:	6a03      	ldr	r3, [r0, #32]
 8012858:	b90b      	cbnz	r3, 801285e <__swbuf_r+0x12>
 801285a:	f7fc ffd9 	bl	800f810 <__sinit>
 801285e:	69a3      	ldr	r3, [r4, #24]
 8012860:	60a3      	str	r3, [r4, #8]
 8012862:	89a3      	ldrh	r3, [r4, #12]
 8012864:	071a      	lsls	r2, r3, #28
 8012866:	d501      	bpl.n	801286c <__swbuf_r+0x20>
 8012868:	6923      	ldr	r3, [r4, #16]
 801286a:	b943      	cbnz	r3, 801287e <__swbuf_r+0x32>
 801286c:	4621      	mov	r1, r4
 801286e:	4628      	mov	r0, r5
 8012870:	f000 f82a 	bl	80128c8 <__swsetup_r>
 8012874:	b118      	cbz	r0, 801287e <__swbuf_r+0x32>
 8012876:	f04f 37ff 	mov.w	r7, #4294967295
 801287a:	4638      	mov	r0, r7
 801287c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801287e:	6823      	ldr	r3, [r4, #0]
 8012880:	6922      	ldr	r2, [r4, #16]
 8012882:	1a98      	subs	r0, r3, r2
 8012884:	6963      	ldr	r3, [r4, #20]
 8012886:	b2f6      	uxtb	r6, r6
 8012888:	4283      	cmp	r3, r0
 801288a:	4637      	mov	r7, r6
 801288c:	dc05      	bgt.n	801289a <__swbuf_r+0x4e>
 801288e:	4621      	mov	r1, r4
 8012890:	4628      	mov	r0, r5
 8012892:	f7ff fcf3 	bl	801227c <_fflush_r>
 8012896:	2800      	cmp	r0, #0
 8012898:	d1ed      	bne.n	8012876 <__swbuf_r+0x2a>
 801289a:	68a3      	ldr	r3, [r4, #8]
 801289c:	3b01      	subs	r3, #1
 801289e:	60a3      	str	r3, [r4, #8]
 80128a0:	6823      	ldr	r3, [r4, #0]
 80128a2:	1c5a      	adds	r2, r3, #1
 80128a4:	6022      	str	r2, [r4, #0]
 80128a6:	701e      	strb	r6, [r3, #0]
 80128a8:	6962      	ldr	r2, [r4, #20]
 80128aa:	1c43      	adds	r3, r0, #1
 80128ac:	429a      	cmp	r2, r3
 80128ae:	d004      	beq.n	80128ba <__swbuf_r+0x6e>
 80128b0:	89a3      	ldrh	r3, [r4, #12]
 80128b2:	07db      	lsls	r3, r3, #31
 80128b4:	d5e1      	bpl.n	801287a <__swbuf_r+0x2e>
 80128b6:	2e0a      	cmp	r6, #10
 80128b8:	d1df      	bne.n	801287a <__swbuf_r+0x2e>
 80128ba:	4621      	mov	r1, r4
 80128bc:	4628      	mov	r0, r5
 80128be:	f7ff fcdd 	bl	801227c <_fflush_r>
 80128c2:	2800      	cmp	r0, #0
 80128c4:	d0d9      	beq.n	801287a <__swbuf_r+0x2e>
 80128c6:	e7d6      	b.n	8012876 <__swbuf_r+0x2a>

080128c8 <__swsetup_r>:
 80128c8:	b538      	push	{r3, r4, r5, lr}
 80128ca:	4b29      	ldr	r3, [pc, #164]	@ (8012970 <__swsetup_r+0xa8>)
 80128cc:	4605      	mov	r5, r0
 80128ce:	6818      	ldr	r0, [r3, #0]
 80128d0:	460c      	mov	r4, r1
 80128d2:	b118      	cbz	r0, 80128dc <__swsetup_r+0x14>
 80128d4:	6a03      	ldr	r3, [r0, #32]
 80128d6:	b90b      	cbnz	r3, 80128dc <__swsetup_r+0x14>
 80128d8:	f7fc ff9a 	bl	800f810 <__sinit>
 80128dc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80128e0:	0719      	lsls	r1, r3, #28
 80128e2:	d422      	bmi.n	801292a <__swsetup_r+0x62>
 80128e4:	06da      	lsls	r2, r3, #27
 80128e6:	d407      	bmi.n	80128f8 <__swsetup_r+0x30>
 80128e8:	2209      	movs	r2, #9
 80128ea:	602a      	str	r2, [r5, #0]
 80128ec:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80128f0:	81a3      	strh	r3, [r4, #12]
 80128f2:	f04f 30ff 	mov.w	r0, #4294967295
 80128f6:	e033      	b.n	8012960 <__swsetup_r+0x98>
 80128f8:	0758      	lsls	r0, r3, #29
 80128fa:	d512      	bpl.n	8012922 <__swsetup_r+0x5a>
 80128fc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80128fe:	b141      	cbz	r1, 8012912 <__swsetup_r+0x4a>
 8012900:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8012904:	4299      	cmp	r1, r3
 8012906:	d002      	beq.n	801290e <__swsetup_r+0x46>
 8012908:	4628      	mov	r0, r5
 801290a:	f7fd fef3 	bl	80106f4 <_free_r>
 801290e:	2300      	movs	r3, #0
 8012910:	6363      	str	r3, [r4, #52]	@ 0x34
 8012912:	89a3      	ldrh	r3, [r4, #12]
 8012914:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8012918:	81a3      	strh	r3, [r4, #12]
 801291a:	2300      	movs	r3, #0
 801291c:	6063      	str	r3, [r4, #4]
 801291e:	6923      	ldr	r3, [r4, #16]
 8012920:	6023      	str	r3, [r4, #0]
 8012922:	89a3      	ldrh	r3, [r4, #12]
 8012924:	f043 0308 	orr.w	r3, r3, #8
 8012928:	81a3      	strh	r3, [r4, #12]
 801292a:	6923      	ldr	r3, [r4, #16]
 801292c:	b94b      	cbnz	r3, 8012942 <__swsetup_r+0x7a>
 801292e:	89a3      	ldrh	r3, [r4, #12]
 8012930:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8012934:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8012938:	d003      	beq.n	8012942 <__swsetup_r+0x7a>
 801293a:	4621      	mov	r1, r4
 801293c:	4628      	mov	r0, r5
 801293e:	f000 f883 	bl	8012a48 <__smakebuf_r>
 8012942:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012946:	f013 0201 	ands.w	r2, r3, #1
 801294a:	d00a      	beq.n	8012962 <__swsetup_r+0x9a>
 801294c:	2200      	movs	r2, #0
 801294e:	60a2      	str	r2, [r4, #8]
 8012950:	6962      	ldr	r2, [r4, #20]
 8012952:	4252      	negs	r2, r2
 8012954:	61a2      	str	r2, [r4, #24]
 8012956:	6922      	ldr	r2, [r4, #16]
 8012958:	b942      	cbnz	r2, 801296c <__swsetup_r+0xa4>
 801295a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801295e:	d1c5      	bne.n	80128ec <__swsetup_r+0x24>
 8012960:	bd38      	pop	{r3, r4, r5, pc}
 8012962:	0799      	lsls	r1, r3, #30
 8012964:	bf58      	it	pl
 8012966:	6962      	ldrpl	r2, [r4, #20]
 8012968:	60a2      	str	r2, [r4, #8]
 801296a:	e7f4      	b.n	8012956 <__swsetup_r+0x8e>
 801296c:	2000      	movs	r0, #0
 801296e:	e7f7      	b.n	8012960 <__swsetup_r+0x98>
 8012970:	240001c4 	.word	0x240001c4

08012974 <_raise_r>:
 8012974:	291f      	cmp	r1, #31
 8012976:	b538      	push	{r3, r4, r5, lr}
 8012978:	4605      	mov	r5, r0
 801297a:	460c      	mov	r4, r1
 801297c:	d904      	bls.n	8012988 <_raise_r+0x14>
 801297e:	2316      	movs	r3, #22
 8012980:	6003      	str	r3, [r0, #0]
 8012982:	f04f 30ff 	mov.w	r0, #4294967295
 8012986:	bd38      	pop	{r3, r4, r5, pc}
 8012988:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 801298a:	b112      	cbz	r2, 8012992 <_raise_r+0x1e>
 801298c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8012990:	b94b      	cbnz	r3, 80129a6 <_raise_r+0x32>
 8012992:	4628      	mov	r0, r5
 8012994:	f000 f830 	bl	80129f8 <_getpid_r>
 8012998:	4622      	mov	r2, r4
 801299a:	4601      	mov	r1, r0
 801299c:	4628      	mov	r0, r5
 801299e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80129a2:	f000 b817 	b.w	80129d4 <_kill_r>
 80129a6:	2b01      	cmp	r3, #1
 80129a8:	d00a      	beq.n	80129c0 <_raise_r+0x4c>
 80129aa:	1c59      	adds	r1, r3, #1
 80129ac:	d103      	bne.n	80129b6 <_raise_r+0x42>
 80129ae:	2316      	movs	r3, #22
 80129b0:	6003      	str	r3, [r0, #0]
 80129b2:	2001      	movs	r0, #1
 80129b4:	e7e7      	b.n	8012986 <_raise_r+0x12>
 80129b6:	2100      	movs	r1, #0
 80129b8:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80129bc:	4620      	mov	r0, r4
 80129be:	4798      	blx	r3
 80129c0:	2000      	movs	r0, #0
 80129c2:	e7e0      	b.n	8012986 <_raise_r+0x12>

080129c4 <raise>:
 80129c4:	4b02      	ldr	r3, [pc, #8]	@ (80129d0 <raise+0xc>)
 80129c6:	4601      	mov	r1, r0
 80129c8:	6818      	ldr	r0, [r3, #0]
 80129ca:	f7ff bfd3 	b.w	8012974 <_raise_r>
 80129ce:	bf00      	nop
 80129d0:	240001c4 	.word	0x240001c4

080129d4 <_kill_r>:
 80129d4:	b538      	push	{r3, r4, r5, lr}
 80129d6:	4d07      	ldr	r5, [pc, #28]	@ (80129f4 <_kill_r+0x20>)
 80129d8:	2300      	movs	r3, #0
 80129da:	4604      	mov	r4, r0
 80129dc:	4608      	mov	r0, r1
 80129de:	4611      	mov	r1, r2
 80129e0:	602b      	str	r3, [r5, #0]
 80129e2:	f7ee ff79 	bl	80018d8 <_kill>
 80129e6:	1c43      	adds	r3, r0, #1
 80129e8:	d102      	bne.n	80129f0 <_kill_r+0x1c>
 80129ea:	682b      	ldr	r3, [r5, #0]
 80129ec:	b103      	cbz	r3, 80129f0 <_kill_r+0x1c>
 80129ee:	6023      	str	r3, [r4, #0]
 80129f0:	bd38      	pop	{r3, r4, r5, pc}
 80129f2:	bf00      	nop
 80129f4:	24000e5c 	.word	0x24000e5c

080129f8 <_getpid_r>:
 80129f8:	f7ee bf66 	b.w	80018c8 <_getpid>

080129fc <__swhatbuf_r>:
 80129fc:	b570      	push	{r4, r5, r6, lr}
 80129fe:	460c      	mov	r4, r1
 8012a00:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012a04:	2900      	cmp	r1, #0
 8012a06:	b096      	sub	sp, #88	@ 0x58
 8012a08:	4615      	mov	r5, r2
 8012a0a:	461e      	mov	r6, r3
 8012a0c:	da0d      	bge.n	8012a2a <__swhatbuf_r+0x2e>
 8012a0e:	89a3      	ldrh	r3, [r4, #12]
 8012a10:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8012a14:	f04f 0100 	mov.w	r1, #0
 8012a18:	bf14      	ite	ne
 8012a1a:	2340      	movne	r3, #64	@ 0x40
 8012a1c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8012a20:	2000      	movs	r0, #0
 8012a22:	6031      	str	r1, [r6, #0]
 8012a24:	602b      	str	r3, [r5, #0]
 8012a26:	b016      	add	sp, #88	@ 0x58
 8012a28:	bd70      	pop	{r4, r5, r6, pc}
 8012a2a:	466a      	mov	r2, sp
 8012a2c:	f000 f848 	bl	8012ac0 <_fstat_r>
 8012a30:	2800      	cmp	r0, #0
 8012a32:	dbec      	blt.n	8012a0e <__swhatbuf_r+0x12>
 8012a34:	9901      	ldr	r1, [sp, #4]
 8012a36:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8012a3a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8012a3e:	4259      	negs	r1, r3
 8012a40:	4159      	adcs	r1, r3
 8012a42:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8012a46:	e7eb      	b.n	8012a20 <__swhatbuf_r+0x24>

08012a48 <__smakebuf_r>:
 8012a48:	898b      	ldrh	r3, [r1, #12]
 8012a4a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8012a4c:	079d      	lsls	r5, r3, #30
 8012a4e:	4606      	mov	r6, r0
 8012a50:	460c      	mov	r4, r1
 8012a52:	d507      	bpl.n	8012a64 <__smakebuf_r+0x1c>
 8012a54:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8012a58:	6023      	str	r3, [r4, #0]
 8012a5a:	6123      	str	r3, [r4, #16]
 8012a5c:	2301      	movs	r3, #1
 8012a5e:	6163      	str	r3, [r4, #20]
 8012a60:	b003      	add	sp, #12
 8012a62:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012a64:	ab01      	add	r3, sp, #4
 8012a66:	466a      	mov	r2, sp
 8012a68:	f7ff ffc8 	bl	80129fc <__swhatbuf_r>
 8012a6c:	9f00      	ldr	r7, [sp, #0]
 8012a6e:	4605      	mov	r5, r0
 8012a70:	4639      	mov	r1, r7
 8012a72:	4630      	mov	r0, r6
 8012a74:	f7fb f9b8 	bl	800dde8 <_malloc_r>
 8012a78:	b948      	cbnz	r0, 8012a8e <__smakebuf_r+0x46>
 8012a7a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012a7e:	059a      	lsls	r2, r3, #22
 8012a80:	d4ee      	bmi.n	8012a60 <__smakebuf_r+0x18>
 8012a82:	f023 0303 	bic.w	r3, r3, #3
 8012a86:	f043 0302 	orr.w	r3, r3, #2
 8012a8a:	81a3      	strh	r3, [r4, #12]
 8012a8c:	e7e2      	b.n	8012a54 <__smakebuf_r+0xc>
 8012a8e:	89a3      	ldrh	r3, [r4, #12]
 8012a90:	6020      	str	r0, [r4, #0]
 8012a92:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012a96:	81a3      	strh	r3, [r4, #12]
 8012a98:	9b01      	ldr	r3, [sp, #4]
 8012a9a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8012a9e:	b15b      	cbz	r3, 8012ab8 <__smakebuf_r+0x70>
 8012aa0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012aa4:	4630      	mov	r0, r6
 8012aa6:	f000 f81d 	bl	8012ae4 <_isatty_r>
 8012aaa:	b128      	cbz	r0, 8012ab8 <__smakebuf_r+0x70>
 8012aac:	89a3      	ldrh	r3, [r4, #12]
 8012aae:	f023 0303 	bic.w	r3, r3, #3
 8012ab2:	f043 0301 	orr.w	r3, r3, #1
 8012ab6:	81a3      	strh	r3, [r4, #12]
 8012ab8:	89a3      	ldrh	r3, [r4, #12]
 8012aba:	431d      	orrs	r5, r3
 8012abc:	81a5      	strh	r5, [r4, #12]
 8012abe:	e7cf      	b.n	8012a60 <__smakebuf_r+0x18>

08012ac0 <_fstat_r>:
 8012ac0:	b538      	push	{r3, r4, r5, lr}
 8012ac2:	4d07      	ldr	r5, [pc, #28]	@ (8012ae0 <_fstat_r+0x20>)
 8012ac4:	2300      	movs	r3, #0
 8012ac6:	4604      	mov	r4, r0
 8012ac8:	4608      	mov	r0, r1
 8012aca:	4611      	mov	r1, r2
 8012acc:	602b      	str	r3, [r5, #0]
 8012ace:	f7ee ff63 	bl	8001998 <_fstat>
 8012ad2:	1c43      	adds	r3, r0, #1
 8012ad4:	d102      	bne.n	8012adc <_fstat_r+0x1c>
 8012ad6:	682b      	ldr	r3, [r5, #0]
 8012ad8:	b103      	cbz	r3, 8012adc <_fstat_r+0x1c>
 8012ada:	6023      	str	r3, [r4, #0]
 8012adc:	bd38      	pop	{r3, r4, r5, pc}
 8012ade:	bf00      	nop
 8012ae0:	24000e5c 	.word	0x24000e5c

08012ae4 <_isatty_r>:
 8012ae4:	b538      	push	{r3, r4, r5, lr}
 8012ae6:	4d06      	ldr	r5, [pc, #24]	@ (8012b00 <_isatty_r+0x1c>)
 8012ae8:	2300      	movs	r3, #0
 8012aea:	4604      	mov	r4, r0
 8012aec:	4608      	mov	r0, r1
 8012aee:	602b      	str	r3, [r5, #0]
 8012af0:	f7ee ff62 	bl	80019b8 <_isatty>
 8012af4:	1c43      	adds	r3, r0, #1
 8012af6:	d102      	bne.n	8012afe <_isatty_r+0x1a>
 8012af8:	682b      	ldr	r3, [r5, #0]
 8012afa:	b103      	cbz	r3, 8012afe <_isatty_r+0x1a>
 8012afc:	6023      	str	r3, [r4, #0]
 8012afe:	bd38      	pop	{r3, r4, r5, pc}
 8012b00:	24000e5c 	.word	0x24000e5c

08012b04 <_init>:
 8012b04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012b06:	bf00      	nop
 8012b08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012b0a:	bc08      	pop	{r3}
 8012b0c:	469e      	mov	lr, r3
 8012b0e:	4770      	bx	lr

08012b10 <_fini>:
 8012b10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012b12:	bf00      	nop
 8012b14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012b16:	bc08      	pop	{r3}
 8012b18:	469e      	mov	lr, r3
 8012b1a:	4770      	bx	lr
