Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Sun May 10 11:03:44 2020
| Host         : 372QMN39Y4Y0WAX running 64-bit major release  (build 9200)
| Command      : report_utilization -file ./Synth/Static/top_utilization_synth.rpt
| Design       : top
| Device       : xczu2egsfva625-1
| Design State : Synthesized
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| CLB LUTs*                  |  882 |     0 |     47232 |  1.87 |
|   LUT as Logic             |  821 |     0 |     47232 |  1.74 |
|   LUT as Memory            |   61 |     0 |     28800 |  0.21 |
|     LUT as Distributed RAM |    0 |     0 |           |       |
|     LUT as Shift Register  |   61 |     0 |           |       |
| CLB Registers              |  934 |     0 |     94464 |  0.99 |
|   Register as Flip Flop    |  934 |     0 |     94464 |  0.99 |
|   Register as Latch        |    0 |     0 |     94464 |  0.00 |
| CARRY8                     |   13 |     0 |      8820 |  0.15 |
| F7 Muxes                   |    3 |     0 |     35280 | <0.01 |
| F8 Muxes                   |    0 |     0 |     17640 |  0.00 |
| F9 Muxes                   |    0 |     0 |      8820 |  0.00 |
+----------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 35    |          Yes |           - |        Reset |
| 9     |          Yes |         Set |            - |
| 890   |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |  0.5 |     0 |       150 |  0.33 |
|   RAMB36/FIFO*    |    0 |     0 |       150 |  0.00 |
|   RAMB18          |    1 |     0 |       300 |  0.33 |
|     RAMB18E2 only |    1 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |       240 |  0.00 |
+-----------+------+-------+-----------+-------+


4. I/O
------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| Bonded IOB |    8 |     0 |       180 |  4.44 |
+------------+------+-------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    1 |     0 |       196 |  0.51 |
|   BUFGCE             |    0 |     0 |        88 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |        12 |  0.00 |
|   BUFG_PS            |    1 |     0 |        72 |  1.39 |
|   BUFGCTRL*          |    0 |     0 |        24 |  0.00 |
| PLL                  |    0 |     0 |         6 |  0.00 |
| MMCM                 |    0 |     0 |         3 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------+------+-------+-----------+--------+
| Site Type | Used | Fixed | Available |  Util% |
+-----------+------+-------+-----------+--------+
| PS8       |    1 |     0 |         1 | 100.00 |
| SYSMONE4  |    0 |     0 |         1 |   0.00 |
+-----------+------+-------+-----------+--------+


7. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     |  890 |            Register |
| LUT1     |  362 |                 CLB |
| LUT6     |  257 |                 CLB |
| LUT5     |   79 |                 CLB |
| LUT4     |   73 |                 CLB |
| LUT3     |   59 |                 CLB |
| SRLC32E  |   54 |                 CLB |
| LUT2     |   50 |                 CLB |
| SRL16E   |   37 |                 CLB |
| FDCE     |   35 |            Register |
| CARRY8   |   13 |                 CLB |
| FDSE     |    9 |            Register |
| OBUF     |    8 |                 I/O |
| MUXF7    |    3 |                 CLB |
| SRLC16E  |    2 |                 CLB |
| RAMB18E2 |    1 |           Block Ram |
| PS8      |    1 |            Advanced |
| BUFG_PS  |    1 |               Clock |
+----------+------+---------------------+


9. Black Boxes
--------------

+---------------+------+
|    Ref Name   | Used |
+---------------+------+
| shift         |    1 |
| dbg_hub_CV_bb |    1 |
| count         |    1 |
+---------------+------+


10. Instantiated Netlists
-------------------------

+----------------------------------+------+
|             Ref Name             | Used |
+----------------------------------+------+
| ps_clock_led_zynq_ultra_ps_e_0_0 |    1 |
| ila_led                          |    1 |
+----------------------------------+------+


