{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1550684516044 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1550684516044 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 20 12:41:55 2019 " "Processing started: Wed Feb 20 12:41:55 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1550684516044 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684516044 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LC3 -c LC3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off LC3 -c LC3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684516044 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1550684516570 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Analysis & Synthesis" 0 -1 1550684516570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register file/registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file register file/registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "Register File/RegisterFile.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/RegisterFile.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550684536534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684536534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register file/register.v 1 1 " "Found 1 design units, including 1 entities, in source file register file/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "Register File/Register.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/Register.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550684536534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684536534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register file/mux_8_1_bit_16.v 1 1 " "Found 1 design units, including 1 entities, in source file register file/mux_8_1_bit_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8_1_bit_16 " "Found entity 1: mux_8_1_bit_16" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550684536534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684536534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register file/decoder_3_8.v 1 1 " "Found 1 design units, including 1 entities, in source file register file/decoder_3_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_3_8 " "Found entity 1: decoder_3_8" {  } { { "Register File/decoder_3_8.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/decoder_3_8.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550684536534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684536534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register file/d_flip_flop.v 1 1 " "Found 1 design units, including 1 entities, in source file register file/d_flip_flop.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_flip_flop " "Found entity 1: d_flip_flop" {  } { { "Register File/d_flip_flop.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/d_flip_flop.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550684536547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684536547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550684536547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684536547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc/d_negedge_flip_flop.v 1 1 " "Found 1 design units, including 1 entities, in source file pc/d_negedge_flip_flop.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_negedge_flip_flop " "Found entity 1: d_negedge_flip_flop" {  } { { "PC/d_negedge_flip_flop.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/d_negedge_flip_flop.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550684536547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684536547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc/bit_16_register.v 1 1 " "Found 1 design units, including 1 entities, in source file pc/bit_16_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 bit_16_register " "Found entity 1: bit_16_register" {  } { { "PC/bit_16_register.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/bit_16_register.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550684536547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684536547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nzp/nzp_register.v 1 1 " "Found 1 design units, including 1 entities, in source file nzp/nzp_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 NZP_register " "Found entity 1: NZP_register" {  } { { "NZP/NZP_register.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/NZP/NZP_register.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550684536561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684536561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nzp/nzp.v 1 1 " "Found 1 design units, including 1 entities, in source file nzp/nzp.v" { { "Info" "ISGN_ENTITY_NAME" "1 NZP " "Found entity 1: NZP" {  } { { "NZP/NZP.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/NZP/NZP.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550684536561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684536561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory/memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550684536561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684536561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/mem.v 1 1 " "Found 1 design units, including 1 entities, in source file memory/mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "Memory/mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550684536614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684536614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "marmux/marmux.v 1 1 " "Found 1 design units, including 1 entities, in source file marmux/marmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 MARMux " "Found entity 1: MARMux" {  } { { "MARMux/MARMux.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/MARMux/MARMux.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550684536614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684536614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lc3control/lc3control.v 1 1 " "Found 1 design units, including 1 entities, in source file lc3control/lc3control.v" { { "Info" "ISGN_ENTITY_NAME" "1 LC3Control " "Found entity 1: LC3Control" {  } { { "LC3Control/LC3Control.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3Control/LC3Control.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550684536626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684536626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir/ir.v 1 1 " "Found 1 design units, including 1 entities, in source file ir/ir.v" { { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "IR/IR.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/IR/IR.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550684536626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684536626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eab/eab.v 1 1 " "Found 1 design units, including 1 entities, in source file eab/eab.v" { { "Info" "ISGN_ENTITY_NAME" "1 EAB " "Found entity 1: EAB" {  } { { "EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550684536626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684536626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550684536640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684536640 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "LC3.v(189) " "Verilog HDL Module Instantiation warning at LC3.v(189): ignored dangling comma in List of Port Connections" {  } { { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 189 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1550684536640 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PC pc LC3.v(62) " "Verilog HDL Declaration information at LC3.v(62): object \"PC\" differs only in case from object \"pc\" in the same scope" {  } { { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 62 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1550684536640 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "IR ir LC3.v(69) " "Verilog HDL Declaration information at LC3.v(69): object \"IR\" differs only in case from object \"ir\" in the same scope" {  } { { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 69 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1550684536640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lc3.v 1 1 " "Found 1 design units, including 1 entities, in source file lc3.v" { { "Info" "ISGN_ENTITY_NAME" "1 LC3 " "Found entity 1: LC3" {  } { { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550684536640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684536640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_tri_state_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file bus_tri_state_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_tri_state_buffer " "Found entity 1: bus_tri_state_buffer" {  } { { "bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550684536653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684536653 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LC3 " "Elaborating entity \"LC3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1550684536733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_tri_state_buffer bus_tri_state_buffer:tsb " "Elaborating entity \"bus_tri_state_buffer\" for hierarchy \"bus_tri_state_buffer:tsb\"" {  } { { "LC3.v" "tsb" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550684536733 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Bus bus_tri_state_buffer.v(28) " "Verilog HDL Always Construct warning at bus_tri_state_buffer.v(28): inferring latch(es) for variable \"Bus\", which holds its previous value in one or more paths through the always construct" {  } { { "bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1550684536733 "|LC3|bus_tri_state_buffer:tsb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus\[0\] bus_tri_state_buffer.v(28) " "Inferred latch for \"Bus\[0\]\" at bus_tri_state_buffer.v(28)" {  } { { "bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684536733 "|LC3|bus_tri_state_buffer:tsb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus\[1\] bus_tri_state_buffer.v(28) " "Inferred latch for \"Bus\[1\]\" at bus_tri_state_buffer.v(28)" {  } { { "bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684536733 "|LC3|bus_tri_state_buffer:tsb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus\[2\] bus_tri_state_buffer.v(28) " "Inferred latch for \"Bus\[2\]\" at bus_tri_state_buffer.v(28)" {  } { { "bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684536733 "|LC3|bus_tri_state_buffer:tsb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus\[3\] bus_tri_state_buffer.v(28) " "Inferred latch for \"Bus\[3\]\" at bus_tri_state_buffer.v(28)" {  } { { "bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684536733 "|LC3|bus_tri_state_buffer:tsb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus\[4\] bus_tri_state_buffer.v(28) " "Inferred latch for \"Bus\[4\]\" at bus_tri_state_buffer.v(28)" {  } { { "bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684536733 "|LC3|bus_tri_state_buffer:tsb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus\[5\] bus_tri_state_buffer.v(28) " "Inferred latch for \"Bus\[5\]\" at bus_tri_state_buffer.v(28)" {  } { { "bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684536746 "|LC3|bus_tri_state_buffer:tsb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus\[6\] bus_tri_state_buffer.v(28) " "Inferred latch for \"Bus\[6\]\" at bus_tri_state_buffer.v(28)" {  } { { "bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684536746 "|LC3|bus_tri_state_buffer:tsb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus\[7\] bus_tri_state_buffer.v(28) " "Inferred latch for \"Bus\[7\]\" at bus_tri_state_buffer.v(28)" {  } { { "bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684536746 "|LC3|bus_tri_state_buffer:tsb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus\[8\] bus_tri_state_buffer.v(28) " "Inferred latch for \"Bus\[8\]\" at bus_tri_state_buffer.v(28)" {  } { { "bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684536746 "|LC3|bus_tri_state_buffer:tsb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus\[9\] bus_tri_state_buffer.v(28) " "Inferred latch for \"Bus\[9\]\" at bus_tri_state_buffer.v(28)" {  } { { "bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684536746 "|LC3|bus_tri_state_buffer:tsb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus\[10\] bus_tri_state_buffer.v(28) " "Inferred latch for \"Bus\[10\]\" at bus_tri_state_buffer.v(28)" {  } { { "bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684536746 "|LC3|bus_tri_state_buffer:tsb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus\[11\] bus_tri_state_buffer.v(28) " "Inferred latch for \"Bus\[11\]\" at bus_tri_state_buffer.v(28)" {  } { { "bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684536746 "|LC3|bus_tri_state_buffer:tsb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus\[12\] bus_tri_state_buffer.v(28) " "Inferred latch for \"Bus\[12\]\" at bus_tri_state_buffer.v(28)" {  } { { "bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684536746 "|LC3|bus_tri_state_buffer:tsb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus\[13\] bus_tri_state_buffer.v(28) " "Inferred latch for \"Bus\[13\]\" at bus_tri_state_buffer.v(28)" {  } { { "bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684536746 "|LC3|bus_tri_state_buffer:tsb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus\[14\] bus_tri_state_buffer.v(28) " "Inferred latch for \"Bus\[14\]\" at bus_tri_state_buffer.v(28)" {  } { { "bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684536746 "|LC3|bus_tri_state_buffer:tsb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus\[15\] bus_tri_state_buffer.v(28) " "Inferred latch for \"Bus\[15\]\" at bus_tri_state_buffer.v(28)" {  } { { "bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684536746 "|LC3|bus_tri_state_buffer:tsb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LC3Control LC3Control:FSM " "Elaborating entity \"LC3Control\" for hierarchy \"LC3Control:FSM\"" {  } { { "LC3.v" "FSM" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550684536746 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "reset LC3Control.v(37) " "Output port \"reset\" at LC3Control.v(37) has no driver" {  } { { "LC3Control/LC3Control.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3Control/LC3Control.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1550684536746 "|LC3|LC3Control:FSM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile RegisterFile:reg_file " "Elaborating entity \"RegisterFile\" for hierarchy \"RegisterFile:reg_file\"" {  } { { "LC3.v" "reg_file" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550684536798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_3_8 RegisterFile:reg_file\|decoder_3_8:decoder " "Elaborating entity \"decoder_3_8\" for hierarchy \"RegisterFile:reg_file\|decoder_3_8:decoder\"" {  } { { "Register File/RegisterFile.v" "decoder" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/RegisterFile.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550684536811 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out decoder_3_8.v(15) " "Verilog HDL Always Construct warning at decoder_3_8.v(15): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "Register File/decoder_3_8.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/decoder_3_8.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1550684536811 "|LC3|RegisterFile:reg_file|decoder_3_8:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] decoder_3_8.v(15) " "Inferred latch for \"out\[0\]\" at decoder_3_8.v(15)" {  } { { "Register File/decoder_3_8.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/decoder_3_8.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684536811 "|LC3|RegisterFile:reg_file|decoder_3_8:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] decoder_3_8.v(15) " "Inferred latch for \"out\[1\]\" at decoder_3_8.v(15)" {  } { { "Register File/decoder_3_8.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/decoder_3_8.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684536811 "|LC3|RegisterFile:reg_file|decoder_3_8:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] decoder_3_8.v(15) " "Inferred latch for \"out\[2\]\" at decoder_3_8.v(15)" {  } { { "Register File/decoder_3_8.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/decoder_3_8.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684536811 "|LC3|RegisterFile:reg_file|decoder_3_8:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] decoder_3_8.v(15) " "Inferred latch for \"out\[3\]\" at decoder_3_8.v(15)" {  } { { "Register File/decoder_3_8.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/decoder_3_8.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684536811 "|LC3|RegisterFile:reg_file|decoder_3_8:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] decoder_3_8.v(15) " "Inferred latch for \"out\[4\]\" at decoder_3_8.v(15)" {  } { { "Register File/decoder_3_8.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/decoder_3_8.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684536811 "|LC3|RegisterFile:reg_file|decoder_3_8:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] decoder_3_8.v(15) " "Inferred latch for \"out\[5\]\" at decoder_3_8.v(15)" {  } { { "Register File/decoder_3_8.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/decoder_3_8.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684536811 "|LC3|RegisterFile:reg_file|decoder_3_8:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] decoder_3_8.v(15) " "Inferred latch for \"out\[6\]\" at decoder_3_8.v(15)" {  } { { "Register File/decoder_3_8.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/decoder_3_8.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684536811 "|LC3|RegisterFile:reg_file|decoder_3_8:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] decoder_3_8.v(15) " "Inferred latch for \"out\[7\]\" at decoder_3_8.v(15)" {  } { { "Register File/decoder_3_8.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/decoder_3_8.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684536811 "|LC3|RegisterFile:reg_file|decoder_3_8:decoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register RegisterFile:reg_file\|Register:r0 " "Elaborating entity \"Register\" for hierarchy \"RegisterFile:reg_file\|Register:r0\"" {  } { { "Register File/RegisterFile.v" "r0" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/RegisterFile.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550684536811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_flip_flop RegisterFile:reg_file\|Register:r0\|d_flip_flop:ff_0 " "Elaborating entity \"d_flip_flop\" for hierarchy \"RegisterFile:reg_file\|Register:r0\|d_flip_flop:ff_0\"" {  } { { "Register File/Register.v" "ff_0" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/Register.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550684536811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8_1_bit_16 RegisterFile:reg_file\|mux_8_1_bit_16:mux0 " "Elaborating entity \"mux_8_1_bit_16\" for hierarchy \"RegisterFile:reg_file\|mux_8_1_bit_16:mux0\"" {  } { { "Register File/RegisterFile.v" "mux0" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/RegisterFile.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550684536904 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out mux_8_1_bit_16.v(20) " "Verilog HDL Always Construct warning at mux_8_1_bit_16.v(20): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1550684536904 "|LC3|RegisterFile:reg_file|mux_8_1_bit_16:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] mux_8_1_bit_16.v(20) " "Inferred latch for \"out\[0\]\" at mux_8_1_bit_16.v(20)" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684536904 "|LC3|RegisterFile:reg_file|mux_8_1_bit_16:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] mux_8_1_bit_16.v(20) " "Inferred latch for \"out\[1\]\" at mux_8_1_bit_16.v(20)" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684536904 "|LC3|RegisterFile:reg_file|mux_8_1_bit_16:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] mux_8_1_bit_16.v(20) " "Inferred latch for \"out\[2\]\" at mux_8_1_bit_16.v(20)" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684536904 "|LC3|RegisterFile:reg_file|mux_8_1_bit_16:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] mux_8_1_bit_16.v(20) " "Inferred latch for \"out\[3\]\" at mux_8_1_bit_16.v(20)" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684536904 "|LC3|RegisterFile:reg_file|mux_8_1_bit_16:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] mux_8_1_bit_16.v(20) " "Inferred latch for \"out\[4\]\" at mux_8_1_bit_16.v(20)" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684536904 "|LC3|RegisterFile:reg_file|mux_8_1_bit_16:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] mux_8_1_bit_16.v(20) " "Inferred latch for \"out\[5\]\" at mux_8_1_bit_16.v(20)" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684536904 "|LC3|RegisterFile:reg_file|mux_8_1_bit_16:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] mux_8_1_bit_16.v(20) " "Inferred latch for \"out\[6\]\" at mux_8_1_bit_16.v(20)" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684536904 "|LC3|RegisterFile:reg_file|mux_8_1_bit_16:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] mux_8_1_bit_16.v(20) " "Inferred latch for \"out\[7\]\" at mux_8_1_bit_16.v(20)" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684536904 "|LC3|RegisterFile:reg_file|mux_8_1_bit_16:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] mux_8_1_bit_16.v(20) " "Inferred latch for \"out\[8\]\" at mux_8_1_bit_16.v(20)" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684536904 "|LC3|RegisterFile:reg_file|mux_8_1_bit_16:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] mux_8_1_bit_16.v(20) " "Inferred latch for \"out\[9\]\" at mux_8_1_bit_16.v(20)" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684536904 "|LC3|RegisterFile:reg_file|mux_8_1_bit_16:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] mux_8_1_bit_16.v(20) " "Inferred latch for \"out\[10\]\" at mux_8_1_bit_16.v(20)" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684536904 "|LC3|RegisterFile:reg_file|mux_8_1_bit_16:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] mux_8_1_bit_16.v(20) " "Inferred latch for \"out\[11\]\" at mux_8_1_bit_16.v(20)" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684536904 "|LC3|RegisterFile:reg_file|mux_8_1_bit_16:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] mux_8_1_bit_16.v(20) " "Inferred latch for \"out\[12\]\" at mux_8_1_bit_16.v(20)" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684536904 "|LC3|RegisterFile:reg_file|mux_8_1_bit_16:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] mux_8_1_bit_16.v(20) " "Inferred latch for \"out\[13\]\" at mux_8_1_bit_16.v(20)" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684536904 "|LC3|RegisterFile:reg_file|mux_8_1_bit_16:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] mux_8_1_bit_16.v(20) " "Inferred latch for \"out\[14\]\" at mux_8_1_bit_16.v(20)" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684536904 "|LC3|RegisterFile:reg_file|mux_8_1_bit_16:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] mux_8_1_bit_16.v(20) " "Inferred latch for \"out\[15\]\" at mux_8_1_bit_16.v(20)" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684536904 "|LC3|RegisterFile:reg_file|mux_8_1_bit_16:mux0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:pc " "Elaborating entity \"PC\" for hierarchy \"PC:pc\"" {  } { { "LC3.v" "pc" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550684536904 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 PC.v(29) " "Verilog HDL assignment warning at PC.v(29): truncated value with size 32 to match size of target (16)" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1550684536904 "|LC3|PC:pc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PC PC.v(33) " "Verilog HDL Always Construct warning at PC.v(33): inferring latch(es) for variable \"PC\", which holds its previous value in one or more paths through the always construct" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1550684536904 "|LC3|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[0\] PC.v(33) " "Inferred latch for \"PC\[0\]\" at PC.v(33)" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684536904 "|LC3|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[1\] PC.v(33) " "Inferred latch for \"PC\[1\]\" at PC.v(33)" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684536904 "|LC3|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[2\] PC.v(33) " "Inferred latch for \"PC\[2\]\" at PC.v(33)" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684536904 "|LC3|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[3\] PC.v(33) " "Inferred latch for \"PC\[3\]\" at PC.v(33)" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684536904 "|LC3|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[4\] PC.v(33) " "Inferred latch for \"PC\[4\]\" at PC.v(33)" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684536904 "|LC3|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[5\] PC.v(33) " "Inferred latch for \"PC\[5\]\" at PC.v(33)" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684536904 "|LC3|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[6\] PC.v(33) " "Inferred latch for \"PC\[6\]\" at PC.v(33)" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684536904 "|LC3|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[7\] PC.v(33) " "Inferred latch for \"PC\[7\]\" at PC.v(33)" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684536904 "|LC3|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[8\] PC.v(33) " "Inferred latch for \"PC\[8\]\" at PC.v(33)" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684536904 "|LC3|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[9\] PC.v(33) " "Inferred latch for \"PC\[9\]\" at PC.v(33)" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684536904 "|LC3|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[10\] PC.v(33) " "Inferred latch for \"PC\[10\]\" at PC.v(33)" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684536904 "|LC3|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[11\] PC.v(33) " "Inferred latch for \"PC\[11\]\" at PC.v(33)" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684536904 "|LC3|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[12\] PC.v(33) " "Inferred latch for \"PC\[12\]\" at PC.v(33)" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684536904 "|LC3|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[13\] PC.v(33) " "Inferred latch for \"PC\[13\]\" at PC.v(33)" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684536904 "|LC3|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[14\] PC.v(33) " "Inferred latch for \"PC\[14\]\" at PC.v(33)" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684536904 "|LC3|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[15\] PC.v(33) " "Inferred latch for \"PC\[15\]\" at PC.v(33)" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684536904 "|LC3|PC:pc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit_16_register PC:pc\|bit_16_register:pc_reg " "Elaborating entity \"bit_16_register\" for hierarchy \"PC:pc\|bit_16_register:pc_reg\"" {  } { { "PC/PC.v" "pc_reg" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550684536904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_negedge_flip_flop PC:pc\|bit_16_register:pc_reg\|d_negedge_flip_flop:ff_0 " "Elaborating entity \"d_negedge_flip_flop\" for hierarchy \"PC:pc\|bit_16_register:pc_reg\|d_negedge_flip_flop:ff_0\"" {  } { { "PC/bit_16_register.v" "ff_0" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/bit_16_register.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550684536904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NZP NZP:nzp " "Elaborating entity \"NZP\" for hierarchy \"NZP:nzp\"" {  } { { "LC3.v" "nzp" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550684536917 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "N_buffer NZP.v(29) " "Verilog HDL Always Construct warning at NZP.v(29): inferring latch(es) for variable \"N_buffer\", which holds its previous value in one or more paths through the always construct" {  } { { "NZP/NZP.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/NZP/NZP.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1550684536917 "|LC3|NZP:nzp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "P_buffer NZP.v(29) " "Verilog HDL Always Construct warning at NZP.v(29): inferring latch(es) for variable \"P_buffer\", which holds its previous value in one or more paths through the always construct" {  } { { "NZP/NZP.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/NZP/NZP.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1550684536917 "|LC3|NZP:nzp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Z_buffer NZP.v(29) " "Verilog HDL Always Construct warning at NZP.v(29): inferring latch(es) for variable \"Z_buffer\", which holds its previous value in one or more paths through the always construct" {  } { { "NZP/NZP.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/NZP/NZP.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1550684536917 "|LC3|NZP:nzp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_buffer NZP.v(29) " "Inferred latch for \"Z_buffer\" at NZP.v(29)" {  } { { "NZP/NZP.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/NZP/NZP.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684536917 "|LC3|NZP:nzp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P_buffer NZP.v(29) " "Inferred latch for \"P_buffer\" at NZP.v(29)" {  } { { "NZP/NZP.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/NZP/NZP.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684536917 "|LC3|NZP:nzp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_buffer NZP.v(29) " "Inferred latch for \"N_buffer\" at NZP.v(29)" {  } { { "NZP/NZP.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/NZP/NZP.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684536917 "|LC3|NZP:nzp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NZP_register NZP:nzp\|NZP_register:register " "Elaborating entity \"NZP_register\" for hierarchy \"NZP:nzp\|NZP_register:register\"" {  } { { "NZP/NZP.v" "register" { Text "C:/Users/USER1/Digital Logic/LC-3/NZP/NZP.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550684536917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory Memory:memory " "Elaborating entity \"Memory\" for hierarchy \"Memory:memory\"" {  } { { "LC3.v" "memory" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550684536930 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MDRIn Memory.v(37) " "Verilog HDL Always Construct warning at Memory.v(37): inferring latch(es) for variable \"MDRIn\", which holds its previous value in one or more paths through the always construct" {  } { { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1550684536930 "|LC3|Memory:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRIn\[0\] Memory.v(37) " "Inferred latch for \"MDRIn\[0\]\" at Memory.v(37)" {  } { { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684536930 "|LC3|Memory:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRIn\[1\] Memory.v(37) " "Inferred latch for \"MDRIn\[1\]\" at Memory.v(37)" {  } { { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684536930 "|LC3|Memory:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRIn\[2\] Memory.v(37) " "Inferred latch for \"MDRIn\[2\]\" at Memory.v(37)" {  } { { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684536930 "|LC3|Memory:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRIn\[3\] Memory.v(37) " "Inferred latch for \"MDRIn\[3\]\" at Memory.v(37)" {  } { { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684536930 "|LC3|Memory:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRIn\[4\] Memory.v(37) " "Inferred latch for \"MDRIn\[4\]\" at Memory.v(37)" {  } { { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684536930 "|LC3|Memory:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRIn\[5\] Memory.v(37) " "Inferred latch for \"MDRIn\[5\]\" at Memory.v(37)" {  } { { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684536930 "|LC3|Memory:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRIn\[6\] Memory.v(37) " "Inferred latch for \"MDRIn\[6\]\" at Memory.v(37)" {  } { { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684536930 "|LC3|Memory:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRIn\[7\] Memory.v(37) " "Inferred latch for \"MDRIn\[7\]\" at Memory.v(37)" {  } { { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684536930 "|LC3|Memory:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRIn\[8\] Memory.v(37) " "Inferred latch for \"MDRIn\[8\]\" at Memory.v(37)" {  } { { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684536930 "|LC3|Memory:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRIn\[9\] Memory.v(37) " "Inferred latch for \"MDRIn\[9\]\" at Memory.v(37)" {  } { { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684536930 "|LC3|Memory:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRIn\[10\] Memory.v(37) " "Inferred latch for \"MDRIn\[10\]\" at Memory.v(37)" {  } { { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684536930 "|LC3|Memory:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRIn\[11\] Memory.v(37) " "Inferred latch for \"MDRIn\[11\]\" at Memory.v(37)" {  } { { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684536930 "|LC3|Memory:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRIn\[12\] Memory.v(37) " "Inferred latch for \"MDRIn\[12\]\" at Memory.v(37)" {  } { { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684536930 "|LC3|Memory:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRIn\[13\] Memory.v(37) " "Inferred latch for \"MDRIn\[13\]\" at Memory.v(37)" {  } { { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684536930 "|LC3|Memory:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRIn\[14\] Memory.v(37) " "Inferred latch for \"MDRIn\[14\]\" at Memory.v(37)" {  } { { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684536930 "|LC3|Memory:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRIn\[15\] Memory.v(37) " "Inferred latch for \"MDRIn\[15\]\" at Memory.v(37)" {  } { { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684536930 "|LC3|Memory:memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem Memory:memory\|mem:mem_inst " "Elaborating entity \"mem\" for hierarchy \"Memory:memory\|mem:mem_inst\"" {  } { { "Memory/Memory.v" "mem_inst" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550684536944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\"" {  } { { "Memory/mem.v" "altsyncram_component" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550684537010 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\"" {  } { { "Memory/mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550684537010 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550684537010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550684537010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550684537010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550684537010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550684537010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550684537010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550684537010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550684537010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550684537010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550684537010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550684537010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550684537010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550684537010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550684537010 ""}  } { { "Memory/mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1550684537010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_skf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_skf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_skf1 " "Found entity 1: altsyncram_skf1" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550684537089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684537089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_skf1 Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated " "Elaborating entity \"altsyncram_skf1\" for hierarchy \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550684537089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rsa " "Found entity 1: decode_rsa" {  } { { "db/decode_rsa.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/decode_rsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550684537141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684537141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_rsa Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|decode_rsa:decode3 " "Elaborating entity \"decode_rsa\" for hierarchy \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|decode_rsa:decode3\"" {  } { { "db/altsyncram_skf1.tdf" "decode3" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550684537141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_k8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_k8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_k8a " "Found entity 1: decode_k8a" {  } { { "db/decode_k8a.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/decode_k8a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550684537194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684537194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_k8a Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|decode_k8a:rden_decode " "Elaborating entity \"decode_k8a\" for hierarchy \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|decode_k8a:rden_decode\"" {  } { { "db/altsyncram_skf1.tdf" "rden_decode" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550684537194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_qob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_qob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_qob " "Found entity 1: mux_qob" {  } { { "db/mux_qob.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/mux_qob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550684537248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684537248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_qob Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|mux_qob:mux2 " "Elaborating entity \"mux_qob\" for hierarchy \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|mux_qob:mux2\"" {  } { { "db/altsyncram_skf1.tdf" "mux2" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550684537261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MARMux MARMux:mar_mux " "Elaborating entity \"MARMux\" for hierarchy \"MARMux:mar_mux\"" {  } { { "LC3.v" "mar_mux" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550684537261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR IR:ir " "Elaborating entity \"IR\" for hierarchy \"IR:ir\"" {  } { { "LC3.v" "ir" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550684537261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EAB EAB:eab " "Elaborating entity \"EAB\" for hierarchy \"EAB:eab\"" {  } { { "LC3.v" "eab" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550684537274 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "adder_input_1 EAB.v(26) " "Verilog HDL Always Construct warning at EAB.v(26): inferring latch(es) for variable \"adder_input_1\", which holds its previous value in one or more paths through the always construct" {  } { { "EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1550684537274 "|LC3|EAB:eab"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mux_2_input EAB.v(38) " "Verilog HDL Always Construct warning at EAB.v(38): inferring latch(es) for variable \"mux_2_input\", which holds its previous value in one or more paths through the always construct" {  } { { "EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1550684537274 "|LC3|EAB:eab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_2_input\[0\] EAB.v(40) " "Inferred latch for \"mux_2_input\[0\]\" at EAB.v(40)" {  } { { "EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684537274 "|LC3|EAB:eab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_2_input\[1\] EAB.v(40) " "Inferred latch for \"mux_2_input\[1\]\" at EAB.v(40)" {  } { { "EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684537274 "|LC3|EAB:eab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_2_input\[2\] EAB.v(40) " "Inferred latch for \"mux_2_input\[2\]\" at EAB.v(40)" {  } { { "EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684537274 "|LC3|EAB:eab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_2_input\[3\] EAB.v(40) " "Inferred latch for \"mux_2_input\[3\]\" at EAB.v(40)" {  } { { "EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684537274 "|LC3|EAB:eab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_2_input\[4\] EAB.v(40) " "Inferred latch for \"mux_2_input\[4\]\" at EAB.v(40)" {  } { { "EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684537274 "|LC3|EAB:eab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_2_input\[5\] EAB.v(40) " "Inferred latch for \"mux_2_input\[5\]\" at EAB.v(40)" {  } { { "EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684537274 "|LC3|EAB:eab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_2_input\[6\] EAB.v(40) " "Inferred latch for \"mux_2_input\[6\]\" at EAB.v(40)" {  } { { "EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684537274 "|LC3|EAB:eab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_2_input\[7\] EAB.v(40) " "Inferred latch for \"mux_2_input\[7\]\" at EAB.v(40)" {  } { { "EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684537274 "|LC3|EAB:eab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_2_input\[8\] EAB.v(40) " "Inferred latch for \"mux_2_input\[8\]\" at EAB.v(40)" {  } { { "EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684537274 "|LC3|EAB:eab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_2_input\[9\] EAB.v(40) " "Inferred latch for \"mux_2_input\[9\]\" at EAB.v(40)" {  } { { "EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684537274 "|LC3|EAB:eab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_2_input\[10\] EAB.v(40) " "Inferred latch for \"mux_2_input\[10\]\" at EAB.v(40)" {  } { { "EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684537274 "|LC3|EAB:eab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_2_input\[11\] EAB.v(40) " "Inferred latch for \"mux_2_input\[11\]\" at EAB.v(40)" {  } { { "EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684537274 "|LC3|EAB:eab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_2_input\[12\] EAB.v(40) " "Inferred latch for \"mux_2_input\[12\]\" at EAB.v(40)" {  } { { "EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684537274 "|LC3|EAB:eab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_2_input\[13\] EAB.v(40) " "Inferred latch for \"mux_2_input\[13\]\" at EAB.v(40)" {  } { { "EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684537274 "|LC3|EAB:eab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_2_input\[14\] EAB.v(40) " "Inferred latch for \"mux_2_input\[14\]\" at EAB.v(40)" {  } { { "EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684537274 "|LC3|EAB:eab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_2_input\[15\] EAB.v(40) " "Inferred latch for \"mux_2_input\[15\]\" at EAB.v(40)" {  } { { "EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684537285 "|LC3|EAB:eab"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu\"" {  } { { "LC3.v" "alu" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550684537287 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aluOut ALU.v(39) " "Verilog HDL Always Construct warning at ALU.v(39): inferring latch(es) for variable \"aluOut\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1550684537287 "|LC3|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[0\] ALU.v(39) " "Inferred latch for \"aluOut\[0\]\" at ALU.v(39)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684537287 "|LC3|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[1\] ALU.v(39) " "Inferred latch for \"aluOut\[1\]\" at ALU.v(39)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684537287 "|LC3|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[2\] ALU.v(39) " "Inferred latch for \"aluOut\[2\]\" at ALU.v(39)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684537287 "|LC3|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[3\] ALU.v(39) " "Inferred latch for \"aluOut\[3\]\" at ALU.v(39)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684537287 "|LC3|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[4\] ALU.v(39) " "Inferred latch for \"aluOut\[4\]\" at ALU.v(39)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684537287 "|LC3|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[5\] ALU.v(39) " "Inferred latch for \"aluOut\[5\]\" at ALU.v(39)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684537287 "|LC3|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[6\] ALU.v(39) " "Inferred latch for \"aluOut\[6\]\" at ALU.v(39)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684537287 "|LC3|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[7\] ALU.v(39) " "Inferred latch for \"aluOut\[7\]\" at ALU.v(39)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684537287 "|LC3|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[8\] ALU.v(39) " "Inferred latch for \"aluOut\[8\]\" at ALU.v(39)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684537287 "|LC3|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[9\] ALU.v(39) " "Inferred latch for \"aluOut\[9\]\" at ALU.v(39)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684537287 "|LC3|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[10\] ALU.v(39) " "Inferred latch for \"aluOut\[10\]\" at ALU.v(39)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684537287 "|LC3|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[11\] ALU.v(39) " "Inferred latch for \"aluOut\[11\]\" at ALU.v(39)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684537287 "|LC3|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[12\] ALU.v(39) " "Inferred latch for \"aluOut\[12\]\" at ALU.v(39)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684537287 "|LC3|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[13\] ALU.v(39) " "Inferred latch for \"aluOut\[13\]\" at ALU.v(39)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684537287 "|LC3|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[14\] ALU.v(39) " "Inferred latch for \"aluOut\[14\]\" at ALU.v(39)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684537287 "|LC3|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[15\] ALU.v(39) " "Inferred latch for \"aluOut\[15\]\" at ALU.v(39)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684537287 "|LC3|ALU:alu"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "EAB:eab\|mux_2_input\[11\] " "LATCH primitive \"EAB:eab\|mux_2_input\[11\]\" is permanently enabled" {  } { { "EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 40 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1550684537961 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "EAB:eab\|mux_2_input\[10\] " "LATCH primitive \"EAB:eab\|mux_2_input\[10\]\" is permanently enabled" {  } { { "EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 40 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1550684537961 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "EAB:eab\|mux_2_input\[9\] " "LATCH primitive \"EAB:eab\|mux_2_input\[9\]\" is permanently enabled" {  } { { "EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 40 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1550684537961 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "EAB:eab\|mux_2_input\[12\] " "LATCH primitive \"EAB:eab\|mux_2_input\[12\]\" is permanently enabled" {  } { { "EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 40 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1550684537961 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "EAB:eab\|mux_2_input\[13\] " "LATCH primitive \"EAB:eab\|mux_2_input\[13\]\" is permanently enabled" {  } { { "EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 40 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1550684537961 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "EAB:eab\|mux_2_input\[14\] " "LATCH primitive \"EAB:eab\|mux_2_input\[14\]\" is permanently enabled" {  } { { "EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 40 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1550684537961 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "EAB:eab\|mux_2_input\[15\] " "LATCH primitive \"EAB:eab\|mux_2_input\[15\]\" is permanently enabled" {  } { { "EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 40 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1550684537961 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PC:pc\|PC\[0\] " "LATCH primitive \"PC:pc\|PC\[0\]\" is permanently enabled" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1550684537961 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PC:pc\|PC\[2\] " "LATCH primitive \"PC:pc\|PC\[2\]\" is permanently enabled" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1550684537961 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PC:pc\|PC\[3\] " "LATCH primitive \"PC:pc\|PC\[3\]\" is permanently enabled" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1550684537961 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PC:pc\|PC\[4\] " "LATCH primitive \"PC:pc\|PC\[4\]\" is permanently enabled" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1550684537961 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PC:pc\|PC\[5\] " "LATCH primitive \"PC:pc\|PC\[5\]\" is permanently enabled" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1550684537961 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PC:pc\|PC\[6\] " "LATCH primitive \"PC:pc\|PC\[6\]\" is permanently enabled" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1550684537961 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PC:pc\|PC\[7\] " "LATCH primitive \"PC:pc\|PC\[7\]\" is permanently enabled" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1550684537961 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PC:pc\|PC\[8\] " "LATCH primitive \"PC:pc\|PC\[8\]\" is permanently enabled" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1550684537961 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PC:pc\|PC\[9\] " "LATCH primitive \"PC:pc\|PC\[9\]\" is permanently enabled" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1550684537961 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PC:pc\|PC\[10\] " "LATCH primitive \"PC:pc\|PC\[10\]\" is permanently enabled" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1550684537961 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PC:pc\|PC\[11\] " "LATCH primitive \"PC:pc\|PC\[11\]\" is permanently enabled" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1550684537961 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PC:pc\|PC\[12\] " "LATCH primitive \"PC:pc\|PC\[12\]\" is permanently enabled" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1550684537961 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PC:pc\|PC\[13\] " "LATCH primitive \"PC:pc\|PC\[13\]\" is permanently enabled" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1550684537961 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PC:pc\|PC\[14\] " "LATCH primitive \"PC:pc\|PC\[14\]\" is permanently enabled" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1550684537961 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PC:pc\|PC\[15\] " "LATCH primitive \"PC:pc\|PC\[15\]\" is permanently enabled" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1550684537961 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PC:pc\|PC\[1\] " "LATCH primitive \"PC:pc\|PC\[1\]\" is permanently enabled" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1550684537961 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "EAB:eab\|mux_2_input\[11\] " "LATCH primitive \"EAB:eab\|mux_2_input\[11\]\" is permanently enabled" {  } { { "EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 40 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1550684537987 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "EAB:eab\|mux_2_input\[10\] " "LATCH primitive \"EAB:eab\|mux_2_input\[10\]\" is permanently enabled" {  } { { "EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 40 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1550684537987 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "EAB:eab\|mux_2_input\[9\] " "LATCH primitive \"EAB:eab\|mux_2_input\[9\]\" is permanently enabled" {  } { { "EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 40 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1550684537987 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "EAB:eab\|mux_2_input\[12\] " "LATCH primitive \"EAB:eab\|mux_2_input\[12\]\" is permanently enabled" {  } { { "EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 40 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1550684537987 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "EAB:eab\|mux_2_input\[13\] " "LATCH primitive \"EAB:eab\|mux_2_input\[13\]\" is permanently enabled" {  } { { "EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 40 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1550684537987 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "EAB:eab\|mux_2_input\[14\] " "LATCH primitive \"EAB:eab\|mux_2_input\[14\]\" is permanently enabled" {  } { { "EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 40 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1550684537987 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "EAB:eab\|mux_2_input\[15\] " "LATCH primitive \"EAB:eab\|mux_2_input\[15\]\" is permanently enabled" {  } { { "EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 40 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1550684537987 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PC:pc\|PC\[0\] " "LATCH primitive \"PC:pc\|PC\[0\]\" is permanently enabled" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1550684537987 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PC:pc\|PC\[2\] " "LATCH primitive \"PC:pc\|PC\[2\]\" is permanently enabled" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1550684537987 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PC:pc\|PC\[3\] " "LATCH primitive \"PC:pc\|PC\[3\]\" is permanently enabled" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1550684537987 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PC:pc\|PC\[4\] " "LATCH primitive \"PC:pc\|PC\[4\]\" is permanently enabled" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1550684537987 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PC:pc\|PC\[5\] " "LATCH primitive \"PC:pc\|PC\[5\]\" is permanently enabled" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1550684537987 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PC:pc\|PC\[6\] " "LATCH primitive \"PC:pc\|PC\[6\]\" is permanently enabled" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1550684537987 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PC:pc\|PC\[7\] " "LATCH primitive \"PC:pc\|PC\[7\]\" is permanently enabled" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1550684537987 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PC:pc\|PC\[8\] " "LATCH primitive \"PC:pc\|PC\[8\]\" is permanently enabled" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1550684537987 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PC:pc\|PC\[9\] " "LATCH primitive \"PC:pc\|PC\[9\]\" is permanently enabled" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1550684537987 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PC:pc\|PC\[10\] " "LATCH primitive \"PC:pc\|PC\[10\]\" is permanently enabled" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1550684537987 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PC:pc\|PC\[11\] " "LATCH primitive \"PC:pc\|PC\[11\]\" is permanently enabled" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1550684537987 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PC:pc\|PC\[12\] " "LATCH primitive \"PC:pc\|PC\[12\]\" is permanently enabled" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1550684537987 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PC:pc\|PC\[13\] " "LATCH primitive \"PC:pc\|PC\[13\]\" is permanently enabled" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1550684537987 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PC:pc\|PC\[14\] " "LATCH primitive \"PC:pc\|PC\[14\]\" is permanently enabled" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1550684537987 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PC:pc\|PC\[15\] " "LATCH primitive \"PC:pc\|PC\[15\]\" is permanently enabled" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1550684537987 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PC:pc\|PC\[1\] " "LATCH primitive \"PC:pc\|PC\[1\]\" is permanently enabled" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1550684537987 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|aluOut\[0\] " "LATCH primitive \"ALU:alu\|aluOut\[0\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1550684538002 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|aluOut\[1\] " "LATCH primitive \"ALU:alu\|aluOut\[1\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1550684538002 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|aluOut\[2\] " "LATCH primitive \"ALU:alu\|aluOut\[2\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1550684538002 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|aluOut\[3\] " "LATCH primitive \"ALU:alu\|aluOut\[3\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1550684538002 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|aluOut\[4\] " "LATCH primitive \"ALU:alu\|aluOut\[4\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1550684538002 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|aluOut\[5\] " "LATCH primitive \"ALU:alu\|aluOut\[5\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1550684538002 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|aluOut\[6\] " "LATCH primitive \"ALU:alu\|aluOut\[6\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1550684538002 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|aluOut\[7\] " "LATCH primitive \"ALU:alu\|aluOut\[7\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1550684538002 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|aluOut\[8\] " "LATCH primitive \"ALU:alu\|aluOut\[8\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1550684538002 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|aluOut\[9\] " "LATCH primitive \"ALU:alu\|aluOut\[9\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1550684538002 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|aluOut\[10\] " "LATCH primitive \"ALU:alu\|aluOut\[10\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1550684538002 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|aluOut\[11\] " "LATCH primitive \"ALU:alu\|aluOut\[11\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1550684538002 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|aluOut\[12\] " "LATCH primitive \"ALU:alu\|aluOut\[12\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1550684538002 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|aluOut\[13\] " "LATCH primitive \"ALU:alu\|aluOut\[13\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1550684538002 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|aluOut\[14\] " "LATCH primitive \"ALU:alu\|aluOut\[14\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1550684538002 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|aluOut\[15\] " "LATCH primitive \"ALU:alu\|aluOut\[15\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1550684538002 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[0\] " "LATCH primitive \"RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[0\]\" is permanently enabled" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1550684538053 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[15\] " "LATCH primitive \"RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[15\]\" is permanently enabled" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1550684538067 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[14\] " "LATCH primitive \"RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[14\]\" is permanently enabled" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1550684538067 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[13\] " "LATCH primitive \"RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[13\]\" is permanently enabled" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1550684538067 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[12\] " "LATCH primitive \"RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[12\]\" is permanently enabled" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1550684538067 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[11\] " "LATCH primitive \"RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[11\]\" is permanently enabled" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1550684538067 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[10\] " "LATCH primitive \"RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[10\]\" is permanently enabled" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1550684538067 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[9\] " "LATCH primitive \"RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[9\]\" is permanently enabled" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1550684538067 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[8\] " "LATCH primitive \"RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[8\]\" is permanently enabled" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1550684538067 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[7\] " "LATCH primitive \"RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[7\]\" is permanently enabled" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1550684538067 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[6\] " "LATCH primitive \"RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[6\]\" is permanently enabled" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1550684538067 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[5\] " "LATCH primitive \"RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[5\]\" is permanently enabled" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1550684538067 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[4\] " "LATCH primitive \"RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[4\]\" is permanently enabled" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1550684538067 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[3\] " "LATCH primitive \"RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[3\]\" is permanently enabled" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1550684538067 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[2\] " "LATCH primitive \"RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[2\]\" is permanently enabled" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1550684538067 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[1\] " "LATCH primitive \"RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[1\]\" is permanently enabled" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1550684538067 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[0\] " "LATCH primitive \"RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[0\]\" is permanently enabled" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1550684538067 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[15\] " "LATCH primitive \"RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[15\]\" is permanently enabled" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1550684538067 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[14\] " "LATCH primitive \"RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[14\]\" is permanently enabled" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1550684538067 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[13\] " "LATCH primitive \"RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[13\]\" is permanently enabled" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1550684538067 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[12\] " "LATCH primitive \"RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[12\]\" is permanently enabled" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1550684538067 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[11\] " "LATCH primitive \"RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[11\]\" is permanently enabled" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1550684538067 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[10\] " "LATCH primitive \"RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[10\]\" is permanently enabled" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1550684538067 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[9\] " "LATCH primitive \"RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[9\]\" is permanently enabled" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1550684538067 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[8\] " "LATCH primitive \"RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[8\]\" is permanently enabled" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1550684538067 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[7\] " "LATCH primitive \"RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[7\]\" is permanently enabled" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1550684538067 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[6\] " "LATCH primitive \"RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[6\]\" is permanently enabled" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1550684538067 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[5\] " "LATCH primitive \"RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[5\]\" is permanently enabled" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1550684538067 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[4\] " "LATCH primitive \"RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[4\]\" is permanently enabled" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1550684538067 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[3\] " "LATCH primitive \"RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[3\]\" is permanently enabled" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1550684538067 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[2\] " "LATCH primitive \"RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[2\]\" is permanently enabled" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1550684538067 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[1\] " "LATCH primitive \"RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[1\]\" is permanently enabled" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1550684538067 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a0 " "Synthesized away node \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf" 47 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 69 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1550684538212 "|LC3|Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a32 " "Synthesized away node \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf" 783 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 69 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1550684538212 "|LC3|Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a48 " "Synthesized away node \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf" 1151 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 69 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1550684538212 "|LC3|Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a80 " "Synthesized away node \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a80\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf" 1887 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 69 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1550684538212 "|LC3|Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a64 " "Synthesized away node \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf" 1519 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 69 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1550684538212 "|LC3|Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a96 " "Synthesized away node \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a96\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf" 2255 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 69 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1550684538212 "|LC3|Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a112 " "Synthesized away node \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a112\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf" 2623 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 69 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1550684538212 "|LC3|Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a1 " "Synthesized away node \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf" 70 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 69 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1550684538212 "|LC3|Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a33 " "Synthesized away node \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf" 806 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 69 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1550684538212 "|LC3|Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a49 " "Synthesized away node \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf" 1174 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 69 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1550684538212 "|LC3|Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a81 " "Synthesized away node \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a81\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf" 1910 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 69 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1550684538212 "|LC3|Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a65 " "Synthesized away node \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf" 1542 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 69 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1550684538212 "|LC3|Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a97 " "Synthesized away node \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a97\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf" 2278 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 69 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1550684538212 "|LC3|Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a113 " "Synthesized away node \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a113\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf" 2646 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 69 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1550684538212 "|LC3|Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a2 " "Synthesized away node \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf" 93 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 69 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1550684538212 "|LC3|Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a34 " "Synthesized away node \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf" 829 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 69 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1550684538212 "|LC3|Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a50 " "Synthesized away node \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf" 1197 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 69 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1550684538212 "|LC3|Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a82 " "Synthesized away node \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a82\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf" 1933 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 69 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1550684538212 "|LC3|Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a66 " "Synthesized away node \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf" 1565 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 69 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1550684538212 "|LC3|Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a98 " "Synthesized away node \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a98\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf" 2301 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 69 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1550684538212 "|LC3|Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a114 " "Synthesized away node \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a114\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf" 2669 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 69 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1550684538212 "|LC3|Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a3 " "Synthesized away node \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf" 116 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 69 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1550684538212 "|LC3|Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a35 " "Synthesized away node \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf" 852 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 69 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1550684538212 "|LC3|Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a51 " "Synthesized away node \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf" 1220 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 69 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1550684538212 "|LC3|Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a83 " "Synthesized away node \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a83\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf" 1956 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 69 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1550684538212 "|LC3|Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a67 " "Synthesized away node \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf" 1588 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 69 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1550684538212 "|LC3|Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a99 " "Synthesized away node \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a99\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf" 2324 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 69 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1550684538212 "|LC3|Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a115 " "Synthesized away node \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a115\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf" 2692 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 69 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1550684538212 "|LC3|Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a4 " "Synthesized away node \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf" 139 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 69 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1550684538212 "|LC3|Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a36 " "Synthesized away node \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf" 875 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 69 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1550684538212 "|LC3|Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a52 " "Synthesized away node \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf" 1243 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 69 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1550684538212 "|LC3|Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a84 " "Synthesized away node \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf" 1979 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 69 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1550684538212 "|LC3|Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a68 " "Synthesized away node \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf" 1611 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 69 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1550684538212 "|LC3|Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a100 " "Synthesized away node \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a100\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf" 2347 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 69 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1550684538212 "|LC3|Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a116 " "Synthesized away node \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a116\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf" 2715 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 69 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1550684538212 "|LC3|Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a5 " "Synthesized away node \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 69 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1550684538212 "|LC3|Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a37 " "Synthesized away node \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf" 898 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 69 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1550684538212 "|LC3|Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a53 " "Synthesized away node \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf" 1266 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 69 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1550684538212 "|LC3|Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a85 " "Synthesized away node \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a85\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf" 2002 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 69 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1550684538212 "|LC3|Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a69 " "Synthesized away node \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf" 1634 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 69 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1550684538212 "|LC3|Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a101 " "Synthesized away node \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf" 2370 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 69 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1550684538212 "|LC3|Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a117 " "Synthesized away node \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a117\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf" 2738 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 69 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1550684538212 "|LC3|Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a6 " "Synthesized away node \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf" 185 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 69 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1550684538212 "|LC3|Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a38 " "Synthesized away node \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf" 921 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 69 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1550684538212 "|LC3|Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a54 " "Synthesized away node \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf" 1289 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 69 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1550684538212 "|LC3|Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a86 " "Synthesized away node \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a86\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf" 2025 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 69 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1550684538212 "|LC3|Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a70 " "Synthesized away node \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf" 1657 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 69 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1550684538212 "|LC3|Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a102 " "Synthesized away node \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a102\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf" 2393 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 69 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1550684538212 "|LC3|Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a118 " "Synthesized away node \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a118\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf" 2761 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 69 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1550684538212 "|LC3|Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a7 " "Synthesized away node \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf" 208 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 69 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1550684538212 "|LC3|Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a39 " "Synthesized away node \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf" 944 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 69 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1550684538212 "|LC3|Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a55 " "Synthesized away node \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf" 1312 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 69 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1550684538212 "|LC3|Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a87 " "Synthesized away node \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a87\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf" 2048 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 69 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1550684538212 "|LC3|Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a71 " "Synthesized away node \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf" 1680 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 69 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1550684538212 "|LC3|Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a103 " "Synthesized away node \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a103\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf" 2416 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 69 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1550684538212 "|LC3|Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a119 " "Synthesized away node \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a119\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf" 2784 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 69 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1550684538212 "|LC3|Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a8 " "Synthesized away node \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf" 231 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 69 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1550684538212 "|LC3|Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a40 " "Synthesized away node \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf" 967 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 69 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1550684538212 "|LC3|Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a56 " "Synthesized away node \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf" 1335 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 69 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1550684538212 "|LC3|Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a88 " "Synthesized away node \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a88\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf" 2071 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 69 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1550684538212 "|LC3|Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a72 " "Synthesized away node \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a72\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf" 1703 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 69 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1550684538212 "|LC3|Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a104 " "Synthesized away node \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a104\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf" 2439 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 69 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1550684538212 "|LC3|Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a120 " "Synthesized away node \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a120\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf" 2807 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 69 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1550684538212 "|LC3|Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a9 " "Synthesized away node \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf" 254 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 69 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1550684538212 "|LC3|Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a41 " "Synthesized away node \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf" 990 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 69 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1550684538212 "|LC3|Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a57 " "Synthesized away node \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf" 1358 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 69 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1550684538212 "|LC3|Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a89 " "Synthesized away node \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a89\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf" 2094 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 69 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1550684538212 "|LC3|Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a73 " "Synthesized away node \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a73\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf" 1726 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 69 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1550684538212 "|LC3|Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a105 " "Synthesized away node \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a105\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf" 2462 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 69 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1550684538212 "|LC3|Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a121 " "Synthesized away node \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a121\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf" 2830 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 69 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1550684538212 "|LC3|Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a10 " "Synthesized away node \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf" 277 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 69 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1550684538212 "|LC3|Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a42 " "Synthesized away node \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf" 1013 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 69 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1550684538212 "|LC3|Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a58 " "Synthesized away node \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf" 1381 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 69 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1550684538212 "|LC3|Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a90 " "Synthesized away node \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a90\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf" 2117 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 69 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1550684538212 "|LC3|Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a74 " "Synthesized away node \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a74\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf" 1749 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 69 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1550684538212 "|LC3|Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a106 " "Synthesized away node \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a106\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf" 2485 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 69 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1550684538212 "|LC3|Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a122 " "Synthesized away node \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a122\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf" 2853 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 69 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1550684538212 "|LC3|Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a11 " "Synthesized away node \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf" 300 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 69 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1550684538212 "|LC3|Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a43 " "Synthesized away node \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf" 1036 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 69 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1550684538212 "|LC3|Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a59 " "Synthesized away node \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf" 1404 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 69 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1550684538212 "|LC3|Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a91 " "Synthesized away node \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a91\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf" 2140 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 69 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1550684538212 "|LC3|Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a75 " "Synthesized away node \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a75\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf" 1772 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 69 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1550684538212 "|LC3|Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a107 " "Synthesized away node \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a107\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf" 2508 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 69 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1550684538212 "|LC3|Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a123 " "Synthesized away node \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a123\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf" 2876 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 69 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1550684538212 "|LC3|Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a12 " "Synthesized away node \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf" 323 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 69 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1550684538212 "|LC3|Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a44 " "Synthesized away node \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf" 1059 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 69 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1550684538212 "|LC3|Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a60 " "Synthesized away node \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf" 1427 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 69 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1550684538212 "|LC3|Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a92 " "Synthesized away node \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a92\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf" 2163 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 69 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1550684538212 "|LC3|Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a76 " "Synthesized away node \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a76\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf" 1795 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 69 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1550684538212 "|LC3|Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a108 " "Synthesized away node \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a108\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf" 2531 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 69 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1550684538212 "|LC3|Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a124 " "Synthesized away node \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a124\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf" 2899 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 69 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1550684538212 "|LC3|Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a13 " "Synthesized away node \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf" 346 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 69 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1550684538212 "|LC3|Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a45 " "Synthesized away node \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf" 1082 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 69 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1550684538212 "|LC3|Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a61 " "Synthesized away node \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf" 1450 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 69 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1550684538212 "|LC3|Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a93 " "Synthesized away node \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a93\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf" 2186 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 69 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1550684538212 "|LC3|Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a77 " "Synthesized away node \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a77\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf" 1818 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 69 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1550684538212 "|LC3|Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a109 " "Synthesized away node \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a109\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf" 2554 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 69 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1550684538212 "|LC3|Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a125 " "Synthesized away node \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a125\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf" 2922 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 69 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1550684538212 "|LC3|Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a14 " "Synthesized away node \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf" 369 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 69 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1550684538212 "|LC3|Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a46 " "Synthesized away node \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf" 1105 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 69 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1550684538212 "|LC3|Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a62 " "Synthesized away node \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf" 1473 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 69 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1550684538212 "|LC3|Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a94 " "Synthesized away node \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a94\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf" 2209 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 69 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1550684538212 "|LC3|Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a78 " "Synthesized away node \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf" 1841 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 69 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1550684538212 "|LC3|Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a110 " "Synthesized away node \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a110\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf" 2577 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 69 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1550684538212 "|LC3|Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a126 " "Synthesized away node \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a126\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf" 2945 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 69 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1550684538212 "|LC3|Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a15 " "Synthesized away node \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf" 392 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 69 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1550684538212 "|LC3|Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a47 " "Synthesized away node \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf" 1128 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 69 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1550684538212 "|LC3|Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a63 " "Synthesized away node \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf" 1496 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 69 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1550684538212 "|LC3|Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a95 " "Synthesized away node \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf" 2232 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 69 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1550684538212 "|LC3|Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a79 " "Synthesized away node \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf" 1864 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 69 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1550684538212 "|LC3|Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a111 " "Synthesized away node \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a111\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf" 2600 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 69 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1550684538212 "|LC3|Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a127 " "Synthesized away node \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a127\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf" 2968 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 69 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1550684538212 "|LC3|Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a127"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1550684538212 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1550684538212 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Memory:memory\|MDRIn\[0\] " "LATCH primitive \"Memory:memory\|MDRIn\[0\]\" is permanently enabled" {  } { { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1550684538452 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Memory:memory\|MDRIn\[1\] " "LATCH primitive \"Memory:memory\|MDRIn\[1\]\" is permanently enabled" {  } { { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1550684538452 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Memory:memory\|MDRIn\[2\] " "LATCH primitive \"Memory:memory\|MDRIn\[2\]\" is permanently enabled" {  } { { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1550684538489 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Memory:memory\|MDRIn\[3\] " "LATCH primitive \"Memory:memory\|MDRIn\[3\]\" is permanently enabled" {  } { { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1550684538489 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Memory:memory\|MDRIn\[4\] " "LATCH primitive \"Memory:memory\|MDRIn\[4\]\" is permanently enabled" {  } { { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1550684538489 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Memory:memory\|MDRIn\[5\] " "LATCH primitive \"Memory:memory\|MDRIn\[5\]\" is permanently enabled" {  } { { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1550684538489 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Memory:memory\|MDRIn\[6\] " "LATCH primitive \"Memory:memory\|MDRIn\[6\]\" is permanently enabled" {  } { { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1550684538489 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Memory:memory\|MDRIn\[7\] " "LATCH primitive \"Memory:memory\|MDRIn\[7\]\" is permanently enabled" {  } { { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1550684538489 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Memory:memory\|MDRIn\[8\] " "LATCH primitive \"Memory:memory\|MDRIn\[8\]\" is permanently enabled" {  } { { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1550684538489 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Memory:memory\|MDRIn\[9\] " "LATCH primitive \"Memory:memory\|MDRIn\[9\]\" is permanently enabled" {  } { { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1550684538489 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Memory:memory\|MDRIn\[10\] " "LATCH primitive \"Memory:memory\|MDRIn\[10\]\" is permanently enabled" {  } { { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1550684538489 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Memory:memory\|MDRIn\[11\] " "LATCH primitive \"Memory:memory\|MDRIn\[11\]\" is permanently enabled" {  } { { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1550684538489 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Memory:memory\|MDRIn\[12\] " "LATCH primitive \"Memory:memory\|MDRIn\[12\]\" is permanently enabled" {  } { { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1550684538489 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Memory:memory\|MDRIn\[13\] " "LATCH primitive \"Memory:memory\|MDRIn\[13\]\" is permanently enabled" {  } { { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1550684538489 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Memory:memory\|MDRIn\[14\] " "LATCH primitive \"Memory:memory\|MDRIn\[14\]\" is permanently enabled" {  } { { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1550684538489 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Memory:memory\|MDRIn\[15\] " "LATCH primitive \"Memory:memory\|MDRIn\[15\]\" is permanently enabled" {  } { { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1550684538489 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1550684539203 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus_tri_state_buffer:tsb\|Bus\[0\] " "Latch bus_tri_state_buffer:tsb\|Bus\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LC3Control:FSM\|enaPC " "Ports D and ENA on the latch are fed by the same signal LC3Control:FSM\|enaPC" {  } { { "LC3Control/LC3Control.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3Control/LC3Control.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1550684539242 ""}  } { { "bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1550684539242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus_tri_state_buffer:tsb\|Bus\[1\] " "Latch bus_tri_state_buffer:tsb\|Bus\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LC3Control:FSM\|enaMARM " "Ports D and ENA on the latch are fed by the same signal LC3Control:FSM\|enaMARM" {  } { { "LC3Control/LC3Control.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3Control/LC3Control.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1550684539242 ""}  } { { "bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1550684539242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus_tri_state_buffer:tsb\|Bus\[2\] " "Latch bus_tri_state_buffer:tsb\|Bus\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LC3Control:FSM\|enaPC " "Ports D and ENA on the latch are fed by the same signal LC3Control:FSM\|enaPC" {  } { { "LC3Control/LC3Control.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3Control/LC3Control.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1550684539257 ""}  } { { "bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1550684539257 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus_tri_state_buffer:tsb\|Bus\[3\] " "Latch bus_tri_state_buffer:tsb\|Bus\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LC3Control:FSM\|enaMARM " "Ports D and ENA on the latch are fed by the same signal LC3Control:FSM\|enaMARM" {  } { { "LC3Control/LC3Control.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3Control/LC3Control.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1550684539257 ""}  } { { "bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1550684539257 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus_tri_state_buffer:tsb\|Bus\[4\] " "Latch bus_tri_state_buffer:tsb\|Bus\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LC3Control:FSM\|enaPC " "Ports D and ENA on the latch are fed by the same signal LC3Control:FSM\|enaPC" {  } { { "LC3Control/LC3Control.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3Control/LC3Control.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1550684539257 ""}  } { { "bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1550684539257 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus_tri_state_buffer:tsb\|Bus\[5\] " "Latch bus_tri_state_buffer:tsb\|Bus\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LC3Control:FSM\|enaMARM " "Ports D and ENA on the latch are fed by the same signal LC3Control:FSM\|enaMARM" {  } { { "LC3Control/LC3Control.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3Control/LC3Control.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1550684539257 ""}  } { { "bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1550684539257 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus_tri_state_buffer:tsb\|Bus\[6\] " "Latch bus_tri_state_buffer:tsb\|Bus\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LC3Control:FSM\|enaPC " "Ports D and ENA on the latch are fed by the same signal LC3Control:FSM\|enaPC" {  } { { "LC3Control/LC3Control.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3Control/LC3Control.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1550684539257 ""}  } { { "bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1550684539257 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus_tri_state_buffer:tsb\|Bus\[7\] " "Latch bus_tri_state_buffer:tsb\|Bus\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LC3Control:FSM\|enaMARM " "Ports D and ENA on the latch are fed by the same signal LC3Control:FSM\|enaMARM" {  } { { "LC3Control/LC3Control.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3Control/LC3Control.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1550684539257 ""}  } { { "bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1550684539257 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus_tri_state_buffer:tsb\|Bus\[8\] " "Latch bus_tri_state_buffer:tsb\|Bus\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LC3Control:FSM\|enaPC " "Ports D and ENA on the latch are fed by the same signal LC3Control:FSM\|enaPC" {  } { { "LC3Control/LC3Control.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3Control/LC3Control.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1550684539257 ""}  } { { "bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1550684539257 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus_tri_state_buffer:tsb\|Bus\[9\] " "Latch bus_tri_state_buffer:tsb\|Bus\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LC3Control:FSM\|enaMARM " "Ports D and ENA on the latch are fed by the same signal LC3Control:FSM\|enaMARM" {  } { { "LC3Control/LC3Control.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3Control/LC3Control.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1550684539257 ""}  } { { "bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1550684539257 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus_tri_state_buffer:tsb\|Bus\[10\] " "Latch bus_tri_state_buffer:tsb\|Bus\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LC3Control:FSM\|enaPC " "Ports D and ENA on the latch are fed by the same signal LC3Control:FSM\|enaPC" {  } { { "LC3Control/LC3Control.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3Control/LC3Control.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1550684539257 ""}  } { { "bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1550684539257 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus_tri_state_buffer:tsb\|Bus\[11\] " "Latch bus_tri_state_buffer:tsb\|Bus\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LC3Control:FSM\|enaMARM " "Ports D and ENA on the latch are fed by the same signal LC3Control:FSM\|enaMARM" {  } { { "LC3Control/LC3Control.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3Control/LC3Control.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1550684539257 ""}  } { { "bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1550684539257 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus_tri_state_buffer:tsb\|Bus\[12\] " "Latch bus_tri_state_buffer:tsb\|Bus\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LC3Control:FSM\|enaPC " "Ports D and ENA on the latch are fed by the same signal LC3Control:FSM\|enaPC" {  } { { "LC3Control/LC3Control.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3Control/LC3Control.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1550684539257 ""}  } { { "bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1550684539257 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus_tri_state_buffer:tsb\|Bus\[13\] " "Latch bus_tri_state_buffer:tsb\|Bus\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LC3Control:FSM\|enaMARM " "Ports D and ENA on the latch are fed by the same signal LC3Control:FSM\|enaMARM" {  } { { "LC3Control/LC3Control.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3Control/LC3Control.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1550684539257 ""}  } { { "bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1550684539257 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus_tri_state_buffer:tsb\|Bus\[14\] " "Latch bus_tri_state_buffer:tsb\|Bus\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LC3Control:FSM\|enaPC " "Ports D and ENA on the latch are fed by the same signal LC3Control:FSM\|enaPC" {  } { { "LC3Control/LC3Control.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3Control/LC3Control.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1550684539257 ""}  } { { "bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1550684539257 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus_tri_state_buffer:tsb\|Bus\[15\] " "Latch bus_tri_state_buffer:tsb\|Bus\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LC3Control:FSM\|enaMARM " "Ports D and ENA on the latch are fed by the same signal LC3Control:FSM\|enaMARM" {  } { { "LC3Control/LC3Control.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3Control/LC3Control.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1550684539257 ""}  } { { "bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1550684539257 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "MDRSpcIn\[3\] GND " "Pin \"MDRSpcIn\[3\]\" is stuck at GND" {  } { { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550684539493 "|LC3|MDRSpcIn[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDRSpcIn\[4\] GND " "Pin \"MDRSpcIn\[4\]\" is stuck at GND" {  } { { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550684539493 "|LC3|MDRSpcIn[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDRSpcIn\[5\] GND " "Pin \"MDRSpcIn\[5\]\" is stuck at GND" {  } { { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550684539493 "|LC3|MDRSpcIn[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDRSpcIn\[6\] GND " "Pin \"MDRSpcIn\[6\]\" is stuck at GND" {  } { { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550684539493 "|LC3|MDRSpcIn[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDRSpcIn\[7\] GND " "Pin \"MDRSpcIn\[7\]\" is stuck at GND" {  } { { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550684539493 "|LC3|MDRSpcIn[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDRSpcIn\[8\] GND " "Pin \"MDRSpcIn\[8\]\" is stuck at GND" {  } { { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550684539493 "|LC3|MDRSpcIn[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDRSpcIn\[9\] VCC " "Pin \"MDRSpcIn\[9\]\" is stuck at VCC" {  } { { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550684539493 "|LC3|MDRSpcIn[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDRSpcIn\[10\] GND " "Pin \"MDRSpcIn\[10\]\" is stuck at GND" {  } { { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550684539493 "|LC3|MDRSpcIn[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDRSpcIn\[11\] GND " "Pin \"MDRSpcIn\[11\]\" is stuck at GND" {  } { { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550684539493 "|LC3|MDRSpcIn[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDRSpcIn\[13\] VCC " "Pin \"MDRSpcIn\[13\]\" is stuck at VCC" {  } { { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550684539493 "|LC3|MDRSpcIn[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MARSpcIn\[2\] GND " "Pin \"MARSpcIn\[2\]\" is stuck at GND" {  } { { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550684539493 "|LC3|MARSpcIn[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MARSpcIn\[3\] GND " "Pin \"MARSpcIn\[3\]\" is stuck at GND" {  } { { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550684539493 "|LC3|MARSpcIn[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MARSpcIn\[4\] GND " "Pin \"MARSpcIn\[4\]\" is stuck at GND" {  } { { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550684539493 "|LC3|MARSpcIn[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MARSpcIn\[5\] GND " "Pin \"MARSpcIn\[5\]\" is stuck at GND" {  } { { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550684539493 "|LC3|MARSpcIn[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MARSpcIn\[6\] GND " "Pin \"MARSpcIn\[6\]\" is stuck at GND" {  } { { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550684539493 "|LC3|MARSpcIn[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MARSpcIn\[7\] GND " "Pin \"MARSpcIn\[7\]\" is stuck at GND" {  } { { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550684539493 "|LC3|MARSpcIn[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MARSpcIn\[8\] GND " "Pin \"MARSpcIn\[8\]\" is stuck at GND" {  } { { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550684539493 "|LC3|MARSpcIn[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MARSpcIn\[9\] GND " "Pin \"MARSpcIn\[9\]\" is stuck at GND" {  } { { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550684539493 "|LC3|MARSpcIn[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MARSpcIn\[10\] GND " "Pin \"MARSpcIn\[10\]\" is stuck at GND" {  } { { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550684539493 "|LC3|MARSpcIn[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MARSpcIn\[11\] GND " "Pin \"MARSpcIn\[11\]\" is stuck at GND" {  } { { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550684539493 "|LC3|MARSpcIn[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MARSpcIn\[12\] VCC " "Pin \"MARSpcIn\[12\]\" is stuck at VCC" {  } { { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550684539493 "|LC3|MARSpcIn[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MARSpcIn\[13\] VCC " "Pin \"MARSpcIn\[13\]\" is stuck at VCC" {  } { { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550684539493 "|LC3|MARSpcIn[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MARSpcIn\[14\] GND " "Pin \"MARSpcIn\[14\]\" is stuck at GND" {  } { { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550684539493 "|LC3|MARSpcIn[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MARSpcIn\[15\] GND " "Pin \"MARSpcIn\[15\]\" is stuck at GND" {  } { { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550684539493 "|LC3|MARSpcIn[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ldMARSpcIn VCC " "Pin \"ldMARSpcIn\" is stuck at VCC" {  } { { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550684539493 "|LC3|ldMARSpcIn"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1550684539493 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1550684539745 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ALTSYNCRAM 11 " "Removed 11 MSB VCC or GND address nodes from RAM block \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf" 415 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 69 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 163 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550684540973 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/USER1/Digital Logic/LC-3/output_files/LC3.map.smsg " "Generated suppressed messages file C:/Users/USER1/Digital Logic/LC-3/output_files/LC3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684541092 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1550684541357 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550684541357 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "702 " "Implemented 702 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1550684541530 ""} { "Info" "ICUT_CUT_TM_OPINS" "87 " "Implemented 87 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1550684541530 ""} { "Info" "ICUT_CUT_TM_LCELLS" "598 " "Implemented 598 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1550684541530 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1550684541530 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1550684541530 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 298 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 298 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4776 " "Peak virtual memory: 4776 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1550684541648 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 20 12:42:21 2019 " "Processing ended: Wed Feb 20 12:42:21 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1550684541648 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1550684541648 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1550684541648 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1550684541648 ""}
