{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1768178419123 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition " "Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1768178419123 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 11 17:40:19 2026 " "Processing started: Sun Jan 11 17:40:19 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1768178419123 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768178419123 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab1 -c lab1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab1 -c lab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768178419123 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1768178419355 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 32 " "Parallel compilation is enabled and will use 16 of the 32 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1768178419356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/tb_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/tb_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_alu " "Found entity 1: tb_alu" {  } { { "verilog/tb_ALU.v" "" { Text "C:/Users/asher/Documents/ECE3710/ece3710/verilog/tb_ALU.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768178423254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768178423254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/lab1.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/lab1.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab1 " "Found entity 1: lab1" {  } { { "verilog/lab1.v" "" { Text "C:/Users/asher/Documents/ECE3710/ece3710/verilog/lab1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768178423255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768178423255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "verilog/ALU.v" "" { Text "C:/Users/asher/Documents/ECE3710/ece3710/verilog/ALU.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768178423256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768178423256 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab1 " "Elaborating entity \"lab1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1768178423274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:Alu " "Elaborating entity \"alu\" for hierarchy \"alu:Alu\"" {  } { { "verilog/lab1.v" "Alu" { Text "C:/Users/asher/Documents/ECE3710/ece3710/verilog/lab1.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768178423281 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALU.v(55) " "Verilog HDL Case Statement warning at ALU.v(55): incomplete case statement has no default case item" {  } { { "verilog/ALU.v" "" { Text "C:/Users/asher/Documents/ECE3710/ece3710/verilog/ALU.v" 55 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1768178423283 "|lab1|alu:Alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Result ALU.v(55) " "Verilog HDL Always Construct warning at ALU.v(55): inferring latch(es) for variable \"Result\", which holds its previous value in one or more paths through the always construct" {  } { { "verilog/ALU.v" "" { Text "C:/Users/asher/Documents/ECE3710/ece3710/verilog/ALU.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1768178423283 "|lab1|alu:Alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "zFlag ALU.v(55) " "Verilog HDL Always Construct warning at ALU.v(55): inferring latch(es) for variable \"zFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "verilog/ALU.v" "" { Text "C:/Users/asher/Documents/ECE3710/ece3710/verilog/ALU.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1768178423283 "|lab1|alu:Alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cFlag ALU.v(55) " "Verilog HDL Always Construct warning at ALU.v(55): inferring latch(es) for variable \"cFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "verilog/ALU.v" "" { Text "C:/Users/asher/Documents/ECE3710/ece3710/verilog/ALU.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1768178423283 "|lab1|alu:Alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "fFlag ALU.v(55) " "Verilog HDL Always Construct warning at ALU.v(55): inferring latch(es) for variable \"fFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "verilog/ALU.v" "" { Text "C:/Users/asher/Documents/ECE3710/ece3710/verilog/ALU.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1768178423283 "|lab1|alu:Alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "lFlag ALU.v(55) " "Verilog HDL Always Construct warning at ALU.v(55): inferring latch(es) for variable \"lFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "verilog/ALU.v" "" { Text "C:/Users/asher/Documents/ECE3710/ece3710/verilog/ALU.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1768178423283 "|lab1|alu:Alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nFlag ALU.v(55) " "Verilog HDL Always Construct warning at ALU.v(55): inferring latch(es) for variable \"nFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "verilog/ALU.v" "" { Text "C:/Users/asher/Documents/ECE3710/ece3710/verilog/ALU.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1768178423283 "|lab1|alu:Alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Flags ALU.v(55) " "Verilog HDL Always Construct warning at ALU.v(55): inferring latch(es) for variable \"Flags\", which holds its previous value in one or more paths through the always construct" {  } { { "verilog/ALU.v" "" { Text "C:/Users/asher/Documents/ECE3710/ece3710/verilog/ALU.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1768178423283 "|lab1|alu:Alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "negRsrc ALU.v(55) " "Verilog HDL Always Construct warning at ALU.v(55): inferring latch(es) for variable \"negRsrc\", which holds its previous value in one or more paths through the always construct" {  } { { "verilog/ALU.v" "" { Text "C:/Users/asher/Documents/ECE3710/ece3710/verilog/ALU.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1768178423283 "|lab1|alu:Alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "shift_amt ALU.v(55) " "Verilog HDL Always Construct warning at ALU.v(55): inferring latch(es) for variable \"shift_amt\", which holds its previous value in one or more paths through the always construct" {  } { { "verilog/ALU.v" "" { Text "C:/Users/asher/Documents/ECE3710/ece3710/verilog/ALU.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1768178423283 "|lab1|alu:Alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "lastBit ALU.v(55) " "Verilog HDL Always Construct warning at ALU.v(55): inferring latch(es) for variable \"lastBit\", which holds its previous value in one or more paths through the always construct" {  } { { "verilog/ALU.v" "" { Text "C:/Users/asher/Documents/ECE3710/ece3710/verilog/ALU.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1768178423283 "|lab1|alu:Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Flags\[0\] ALU.v(55) " "Inferred latch for \"Flags\[0\]\" at ALU.v(55)" {  } { { "verilog/ALU.v" "" { Text "C:/Users/asher/Documents/ECE3710/ece3710/verilog/ALU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768178423283 "|lab1|alu:Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Flags\[1\] ALU.v(55) " "Inferred latch for \"Flags\[1\]\" at ALU.v(55)" {  } { { "verilog/ALU.v" "" { Text "C:/Users/asher/Documents/ECE3710/ece3710/verilog/ALU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768178423283 "|lab1|alu:Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Flags\[2\] ALU.v(55) " "Inferred latch for \"Flags\[2\]\" at ALU.v(55)" {  } { { "verilog/ALU.v" "" { Text "C:/Users/asher/Documents/ECE3710/ece3710/verilog/ALU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768178423283 "|lab1|alu:Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Flags\[3\] ALU.v(55) " "Inferred latch for \"Flags\[3\]\" at ALU.v(55)" {  } { { "verilog/ALU.v" "" { Text "C:/Users/asher/Documents/ECE3710/ece3710/verilog/ALU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768178423283 "|lab1|alu:Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Flags\[4\] ALU.v(55) " "Inferred latch for \"Flags\[4\]\" at ALU.v(55)" {  } { { "verilog/ALU.v" "" { Text "C:/Users/asher/Documents/ECE3710/ece3710/verilog/ALU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768178423283 "|lab1|alu:Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nFlag ALU.v(55) " "Inferred latch for \"nFlag\" at ALU.v(55)" {  } { { "verilog/ALU.v" "" { Text "C:/Users/asher/Documents/ECE3710/ece3710/verilog/ALU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768178423283 "|lab1|alu:Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lFlag ALU.v(55) " "Inferred latch for \"lFlag\" at ALU.v(55)" {  } { { "verilog/ALU.v" "" { Text "C:/Users/asher/Documents/ECE3710/ece3710/verilog/ALU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768178423283 "|lab1|alu:Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fFlag ALU.v(55) " "Inferred latch for \"fFlag\" at ALU.v(55)" {  } { { "verilog/ALU.v" "" { Text "C:/Users/asher/Documents/ECE3710/ece3710/verilog/ALU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768178423283 "|lab1|alu:Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cFlag ALU.v(55) " "Inferred latch for \"cFlag\" at ALU.v(55)" {  } { { "verilog/ALU.v" "" { Text "C:/Users/asher/Documents/ECE3710/ece3710/verilog/ALU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768178423283 "|lab1|alu:Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zFlag ALU.v(55) " "Inferred latch for \"zFlag\" at ALU.v(55)" {  } { { "verilog/ALU.v" "" { Text "C:/Users/asher/Documents/ECE3710/ece3710/verilog/ALU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768178423283 "|lab1|alu:Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[0\] ALU.v(55) " "Inferred latch for \"Result\[0\]\" at ALU.v(55)" {  } { { "verilog/ALU.v" "" { Text "C:/Users/asher/Documents/ECE3710/ece3710/verilog/ALU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768178423283 "|lab1|alu:Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[1\] ALU.v(55) " "Inferred latch for \"Result\[1\]\" at ALU.v(55)" {  } { { "verilog/ALU.v" "" { Text "C:/Users/asher/Documents/ECE3710/ece3710/verilog/ALU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768178423283 "|lab1|alu:Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[2\] ALU.v(55) " "Inferred latch for \"Result\[2\]\" at ALU.v(55)" {  } { { "verilog/ALU.v" "" { Text "C:/Users/asher/Documents/ECE3710/ece3710/verilog/ALU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768178423283 "|lab1|alu:Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[3\] ALU.v(55) " "Inferred latch for \"Result\[3\]\" at ALU.v(55)" {  } { { "verilog/ALU.v" "" { Text "C:/Users/asher/Documents/ECE3710/ece3710/verilog/ALU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768178423283 "|lab1|alu:Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[4\] ALU.v(55) " "Inferred latch for \"Result\[4\]\" at ALU.v(55)" {  } { { "verilog/ALU.v" "" { Text "C:/Users/asher/Documents/ECE3710/ece3710/verilog/ALU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768178423283 "|lab1|alu:Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[5\] ALU.v(55) " "Inferred latch for \"Result\[5\]\" at ALU.v(55)" {  } { { "verilog/ALU.v" "" { Text "C:/Users/asher/Documents/ECE3710/ece3710/verilog/ALU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768178423283 "|lab1|alu:Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[6\] ALU.v(55) " "Inferred latch for \"Result\[6\]\" at ALU.v(55)" {  } { { "verilog/ALU.v" "" { Text "C:/Users/asher/Documents/ECE3710/ece3710/verilog/ALU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768178423283 "|lab1|alu:Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[7\] ALU.v(55) " "Inferred latch for \"Result\[7\]\" at ALU.v(55)" {  } { { "verilog/ALU.v" "" { Text "C:/Users/asher/Documents/ECE3710/ece3710/verilog/ALU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768178423283 "|lab1|alu:Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[8\] ALU.v(55) " "Inferred latch for \"Result\[8\]\" at ALU.v(55)" {  } { { "verilog/ALU.v" "" { Text "C:/Users/asher/Documents/ECE3710/ece3710/verilog/ALU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768178423283 "|lab1|alu:Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[9\] ALU.v(55) " "Inferred latch for \"Result\[9\]\" at ALU.v(55)" {  } { { "verilog/ALU.v" "" { Text "C:/Users/asher/Documents/ECE3710/ece3710/verilog/ALU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768178423283 "|lab1|alu:Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[10\] ALU.v(55) " "Inferred latch for \"Result\[10\]\" at ALU.v(55)" {  } { { "verilog/ALU.v" "" { Text "C:/Users/asher/Documents/ECE3710/ece3710/verilog/ALU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768178423283 "|lab1|alu:Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[11\] ALU.v(55) " "Inferred latch for \"Result\[11\]\" at ALU.v(55)" {  } { { "verilog/ALU.v" "" { Text "C:/Users/asher/Documents/ECE3710/ece3710/verilog/ALU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768178423283 "|lab1|alu:Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[12\] ALU.v(55) " "Inferred latch for \"Result\[12\]\" at ALU.v(55)" {  } { { "verilog/ALU.v" "" { Text "C:/Users/asher/Documents/ECE3710/ece3710/verilog/ALU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768178423283 "|lab1|alu:Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[13\] ALU.v(55) " "Inferred latch for \"Result\[13\]\" at ALU.v(55)" {  } { { "verilog/ALU.v" "" { Text "C:/Users/asher/Documents/ECE3710/ece3710/verilog/ALU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768178423283 "|lab1|alu:Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[14\] ALU.v(55) " "Inferred latch for \"Result\[14\]\" at ALU.v(55)" {  } { { "verilog/ALU.v" "" { Text "C:/Users/asher/Documents/ECE3710/ece3710/verilog/ALU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768178423283 "|lab1|alu:Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[15\] ALU.v(55) " "Inferred latch for \"Result\[15\]\" at ALU.v(55)" {  } { { "verilog/ALU.v" "" { Text "C:/Users/asher/Documents/ECE3710/ece3710/verilog/ALU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768178423283 "|lab1|alu:Alu"}
{ "Error" "ESGN_ENTITY_IS_MISSING" "u0 seven_seg_decoder " "Node instance \"u0\" instantiates undefined entity \"seven_seg_decoder\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "verilog/lab1.v" "u0" { Text "C:/Users/asher/Documents/ECE3710/ece3710/verilog/lab1.v" 9 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1768178423284 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 12 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4794 " "Peak virtual memory: 4794 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1768178423328 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Jan 11 17:40:23 2026 " "Processing ended: Sun Jan 11 17:40:23 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1768178423328 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1768178423328 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1768178423328 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1768178423328 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 12 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 12 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1768178423930 ""}
