// Seed: 1519960184
module module_0 (
    input id_0,
    input id_1,
    output uwire id_2
);
  logic id_3;
  type_0 id_4 (
      .id_0 (1),
      .id_1 (1),
      .id_2 (),
      .id_3 (id_3 < 1),
      .id_4 (),
      .id_5 (1),
      .id_6 (id_2[1]),
      .id_7 (1),
      .id_8 (id_0 - 1),
      .id_9 (+id_0),
      .id_10(),
      .id_11(1)
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout id_4;
  inout id_3;
  output id_2;
  output id_1;
  always @(negedge 1'b0) begin
    if ("") begin
      #1 id_4 = id_3;
      if (id_4 - {id_4, id_4}) id_3 <= #1 id_4 - 1;
      else id_1 = 1;
    end else begin
      SystemTFIdentifier();
    end
  end
endmodule
