# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../WatchStop.srcs/sources_1/new/Statemachine.vhd" \
"../../../../WatchStop.srcs/sources_1/new/State_TB.vhd" \

# Do not sort compile order
nosort
