// Seed: 1538987960
module module_0;
  `define pp_1 0
  tri0 id_2 = 1;
  always begin
    #1 `pp_1 = 1;
  end
  wire id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  module_0();
endmodule
module module_2 (
    input wor id_0,
    input tri0 id_1,
    output wire id_2
    , id_20,
    input supply0 id_3,
    output tri0 id_4,
    input tri0 id_5,
    input tri1 id_6
    , id_21,
    input tri id_7,
    input tri id_8,
    input supply0 id_9,
    input uwire id_10,
    output tri id_11,
    output uwire id_12,
    output wor id_13,
    output logic id_14,
    output tri1 id_15,
    input uwire id_16,
    output tri1 id_17,
    output tri1 id_18
);
  assign id_17 = 1;
  assign id_14 = 1;
  module_0();
  always id_14 <= 1;
endmodule
