#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Tue Jul 30 15:57:40 2024
# Process ID: 394242
# Current directory: /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_auto_ss_slidr_0_synth_1
# Command line: vivado -log main_design_auto_ss_slidr_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source main_design_auto_ss_slidr_0.tcl
# Log file: /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_auto_ss_slidr_0_synth_1/main_design_auto_ss_slidr_0.vds
# Journal file: /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_auto_ss_slidr_0_synth_1/vivado.jou
# Running On        :nothon-Swift-SF314-57
# Platform          :Ubuntu
# Operating System  :Ubuntu 24.04 LTS
# Processor Detail  :Intel(R) Core(TM) i7-1065G7 CPU @ 1.30GHz
# CPU Frequency     :1856.696 MHz
# CPU Physical cores:4
# CPU Logical cores :8
# Host memory       :7990 MB
# Swap memory       :21474 MB
# Total Virtual     :29465 MB
# Available Virtual :13852 MB
#-----------------------------------------------------------
source main_design_auto_ss_slidr_0.tcl -notrace
create_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1354.324 ; gain = 2.996 ; free physical = 200 ; free virtual = 9915
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nothon/fpga2C/interface_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nothon/fpga2C/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: main_design_auto_ss_slidr_0
Command: synth_design -top main_design_auto_ss_slidr_0 -part xc7z020clg400-2 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Device 21-9227] Part: xc7z020clg400-2 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 394748
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2141.320 ; gain = 413.715 ; free physical = 172 ; free virtual = 7960
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main_design_auto_ss_slidr_0' [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_auto_ss_slidr_0/synth/main_design_auto_ss_slidr_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'top_main_design_auto_ss_slidr_0' [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_auto_ss_slidr_0/hdl/top_main_design_auto_ss_slidr_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'axis_subset_converter_v1_1_31_core' [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/4bab/hdl/axis_subset_converter_v1_1_vl_rfs.v:61]
INFO: [Synth 8-6155] done synthesizing module 'axis_subset_converter_v1_1_31_core' (0#1) [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/4bab/hdl/axis_subset_converter_v1_1_vl_rfs.v:61]
INFO: [Synth 8-6157] synthesizing module 'tdata_main_design_auto_ss_slidr_0' [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_auto_ss_slidr_0/hdl/tdata_main_design_auto_ss_slidr_0.v:48]
INFO: [Synth 8-6155] done synthesizing module 'tdata_main_design_auto_ss_slidr_0' (0#1) [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_auto_ss_slidr_0/hdl/tdata_main_design_auto_ss_slidr_0.v:48]
INFO: [Synth 8-6157] synthesizing module 'tuser_main_design_auto_ss_slidr_0' [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_auto_ss_slidr_0/hdl/tuser_main_design_auto_ss_slidr_0.v:48]
INFO: [Synth 8-6155] done synthesizing module 'tuser_main_design_auto_ss_slidr_0' (0#1) [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_auto_ss_slidr_0/hdl/tuser_main_design_auto_ss_slidr_0.v:48]
INFO: [Synth 8-6157] synthesizing module 'tid_main_design_auto_ss_slidr_0' [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_auto_ss_slidr_0/hdl/tid_main_design_auto_ss_slidr_0.v:48]
INFO: [Synth 8-6155] done synthesizing module 'tid_main_design_auto_ss_slidr_0' (0#1) [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_auto_ss_slidr_0/hdl/tid_main_design_auto_ss_slidr_0.v:48]
INFO: [Synth 8-6157] synthesizing module 'tdest_main_design_auto_ss_slidr_0' [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_auto_ss_slidr_0/hdl/tdest_main_design_auto_ss_slidr_0.v:48]
INFO: [Synth 8-6155] done synthesizing module 'tdest_main_design_auto_ss_slidr_0' (0#1) [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_auto_ss_slidr_0/hdl/tdest_main_design_auto_ss_slidr_0.v:48]
INFO: [Synth 8-6157] synthesizing module 'tstrb_main_design_auto_ss_slidr_0' [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_auto_ss_slidr_0/hdl/tstrb_main_design_auto_ss_slidr_0.v:48]
INFO: [Synth 8-6155] done synthesizing module 'tstrb_main_design_auto_ss_slidr_0' (0#1) [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_auto_ss_slidr_0/hdl/tstrb_main_design_auto_ss_slidr_0.v:48]
INFO: [Synth 8-6157] synthesizing module 'tkeep_main_design_auto_ss_slidr_0' [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_auto_ss_slidr_0/hdl/tkeep_main_design_auto_ss_slidr_0.v:48]
INFO: [Synth 8-6155] done synthesizing module 'tkeep_main_design_auto_ss_slidr_0' (0#1) [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_auto_ss_slidr_0/hdl/tkeep_main_design_auto_ss_slidr_0.v:48]
INFO: [Synth 8-6157] synthesizing module 'tlast_main_design_auto_ss_slidr_0' [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_auto_ss_slidr_0/hdl/tlast_main_design_auto_ss_slidr_0.v:48]
INFO: [Synth 8-6155] done synthesizing module 'tlast_main_design_auto_ss_slidr_0' (0#1) [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_auto_ss_slidr_0/hdl/tlast_main_design_auto_ss_slidr_0.v:48]
INFO: [Synth 8-6155] done synthesizing module 'top_main_design_auto_ss_slidr_0' (0#1) [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_auto_ss_slidr_0/hdl/top_main_design_auto_ss_slidr_0.v:60]
INFO: [Synth 8-6155] done synthesizing module 'main_design_auto_ss_slidr_0' (0#1) [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_auto_ss_slidr_0/synth/main_design_auto_ss_slidr_0.v:53]
WARNING: [Synth 8-7129] Port tid[0] in module tlast_main_design_auto_ss_slidr_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[31] in module tlast_main_design_auto_ss_slidr_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[30] in module tlast_main_design_auto_ss_slidr_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[29] in module tlast_main_design_auto_ss_slidr_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[28] in module tlast_main_design_auto_ss_slidr_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[27] in module tlast_main_design_auto_ss_slidr_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[26] in module tlast_main_design_auto_ss_slidr_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[25] in module tlast_main_design_auto_ss_slidr_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[24] in module tlast_main_design_auto_ss_slidr_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[23] in module tlast_main_design_auto_ss_slidr_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[22] in module tlast_main_design_auto_ss_slidr_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[21] in module tlast_main_design_auto_ss_slidr_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[20] in module tlast_main_design_auto_ss_slidr_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[19] in module tlast_main_design_auto_ss_slidr_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[18] in module tlast_main_design_auto_ss_slidr_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[17] in module tlast_main_design_auto_ss_slidr_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[16] in module tlast_main_design_auto_ss_slidr_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[15] in module tlast_main_design_auto_ss_slidr_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[14] in module tlast_main_design_auto_ss_slidr_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[13] in module tlast_main_design_auto_ss_slidr_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[12] in module tlast_main_design_auto_ss_slidr_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[11] in module tlast_main_design_auto_ss_slidr_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[10] in module tlast_main_design_auto_ss_slidr_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[9] in module tlast_main_design_auto_ss_slidr_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[8] in module tlast_main_design_auto_ss_slidr_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[7] in module tlast_main_design_auto_ss_slidr_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[6] in module tlast_main_design_auto_ss_slidr_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[5] in module tlast_main_design_auto_ss_slidr_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[4] in module tlast_main_design_auto_ss_slidr_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[3] in module tlast_main_design_auto_ss_slidr_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[2] in module tlast_main_design_auto_ss_slidr_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[1] in module tlast_main_design_auto_ss_slidr_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[0] in module tlast_main_design_auto_ss_slidr_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tuser[0] in module tlast_main_design_auto_ss_slidr_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdest[0] in module tlast_main_design_auto_ss_slidr_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tkeep[3] in module tlast_main_design_auto_ss_slidr_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tkeep[2] in module tlast_main_design_auto_ss_slidr_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tkeep[1] in module tlast_main_design_auto_ss_slidr_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tkeep[0] in module tlast_main_design_auto_ss_slidr_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tstrb[3] in module tlast_main_design_auto_ss_slidr_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tstrb[2] in module tlast_main_design_auto_ss_slidr_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tstrb[1] in module tlast_main_design_auto_ss_slidr_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tstrb[0] in module tlast_main_design_auto_ss_slidr_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[31] in module tkeep_main_design_auto_ss_slidr_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[30] in module tkeep_main_design_auto_ss_slidr_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[29] in module tkeep_main_design_auto_ss_slidr_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[28] in module tkeep_main_design_auto_ss_slidr_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[27] in module tkeep_main_design_auto_ss_slidr_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[26] in module tkeep_main_design_auto_ss_slidr_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[25] in module tkeep_main_design_auto_ss_slidr_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[24] in module tkeep_main_design_auto_ss_slidr_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[23] in module tkeep_main_design_auto_ss_slidr_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[22] in module tkeep_main_design_auto_ss_slidr_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[21] in module tkeep_main_design_auto_ss_slidr_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[20] in module tkeep_main_design_auto_ss_slidr_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[19] in module tkeep_main_design_auto_ss_slidr_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[18] in module tkeep_main_design_auto_ss_slidr_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[17] in module tkeep_main_design_auto_ss_slidr_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[16] in module tkeep_main_design_auto_ss_slidr_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[15] in module tkeep_main_design_auto_ss_slidr_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[14] in module tkeep_main_design_auto_ss_slidr_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[13] in module tkeep_main_design_auto_ss_slidr_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[12] in module tkeep_main_design_auto_ss_slidr_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[11] in module tkeep_main_design_auto_ss_slidr_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[10] in module tkeep_main_design_auto_ss_slidr_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[9] in module tkeep_main_design_auto_ss_slidr_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[8] in module tkeep_main_design_auto_ss_slidr_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[7] in module tkeep_main_design_auto_ss_slidr_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[6] in module tkeep_main_design_auto_ss_slidr_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[5] in module tkeep_main_design_auto_ss_slidr_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[4] in module tkeep_main_design_auto_ss_slidr_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[3] in module tkeep_main_design_auto_ss_slidr_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[2] in module tkeep_main_design_auto_ss_slidr_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[1] in module tkeep_main_design_auto_ss_slidr_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[0] in module tkeep_main_design_auto_ss_slidr_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tuser[0] in module tkeep_main_design_auto_ss_slidr_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tid[0] in module tkeep_main_design_auto_ss_slidr_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdest[0] in module tkeep_main_design_auto_ss_slidr_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tkeep[3] in module tkeep_main_design_auto_ss_slidr_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tkeep[2] in module tkeep_main_design_auto_ss_slidr_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tkeep[1] in module tkeep_main_design_auto_ss_slidr_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tkeep[0] in module tkeep_main_design_auto_ss_slidr_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tstrb[3] in module tkeep_main_design_auto_ss_slidr_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tstrb[2] in module tkeep_main_design_auto_ss_slidr_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tstrb[1] in module tkeep_main_design_auto_ss_slidr_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tstrb[0] in module tkeep_main_design_auto_ss_slidr_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tlast in module tkeep_main_design_auto_ss_slidr_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[31] in module tstrb_main_design_auto_ss_slidr_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[30] in module tstrb_main_design_auto_ss_slidr_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[29] in module tstrb_main_design_auto_ss_slidr_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[28] in module tstrb_main_design_auto_ss_slidr_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[27] in module tstrb_main_design_auto_ss_slidr_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[26] in module tstrb_main_design_auto_ss_slidr_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[25] in module tstrb_main_design_auto_ss_slidr_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[24] in module tstrb_main_design_auto_ss_slidr_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[23] in module tstrb_main_design_auto_ss_slidr_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[22] in module tstrb_main_design_auto_ss_slidr_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[21] in module tstrb_main_design_auto_ss_slidr_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[20] in module tstrb_main_design_auto_ss_slidr_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[19] in module tstrb_main_design_auto_ss_slidr_0 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2224.258 ; gain = 496.652 ; free physical = 213 ; free virtual = 7764
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2236.133 ; gain = 508.527 ; free physical = 175 ; free virtual = 7754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2236.133 ; gain = 508.527 ; free physical = 175 ; free virtual = 7754
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2236.133 ; gain = 0.000 ; free physical = 154 ; free virtual = 7746
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_auto_ss_slidr_0/main_design_auto_ss_slidr_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_auto_ss_slidr_0/main_design_auto_ss_slidr_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_auto_ss_slidr_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_auto_ss_slidr_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2309.070 ; gain = 0.000 ; free physical = 138 ; free virtual = 7750
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2309.070 ; gain = 0.000 ; free physical = 136 ; free virtual = 7752
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 2309.070 ; gain = 581.465 ; free physical = 176 ; free virtual = 7738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 2317.074 ; gain = 589.469 ; free physical = 175 ; free virtual = 7736
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_auto_ss_slidr_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 2317.074 ; gain = 589.469 ; free physical = 168 ; free virtual = 7736
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 2317.074 ; gain = 589.469 ; free physical = 159 ; free virtual = 7735
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 2317.074 ; gain = 589.469 ; free physical = 175 ; free virtual = 7738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 2317.074 ; gain = 589.469 ; free physical = 166 ; free virtual = 8196
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 2317.074 ; gain = 589.469 ; free physical = 166 ; free virtual = 8196
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 2317.074 ; gain = 589.469 ; free physical = 164 ; free virtual = 8195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 2317.074 ; gain = 589.469 ; free physical = 155 ; free virtual = 8197
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 2317.074 ; gain = 589.469 ; free physical = 156 ; free virtual = 8199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 2317.074 ; gain = 589.469 ; free physical = 165 ; free virtual = 8207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 2317.074 ; gain = 589.469 ; free physical = 164 ; free virtual = 8206
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 2317.074 ; gain = 589.469 ; free physical = 163 ; free virtual = 8207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 2317.074 ; gain = 589.469 ; free physical = 163 ; free virtual = 8207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 2317.074 ; gain = 589.469 ; free physical = 162 ; free virtual = 8206
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 15 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 2317.074 ; gain = 516.531 ; free physical = 177 ; free virtual = 8206
Synthesis Optimization Complete : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 2317.082 ; gain = 589.469 ; free physical = 177 ; free virtual = 8206
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2317.082 ; gain = 0.000 ; free physical = 176 ; free virtual = 8205
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2317.082 ; gain = 0.000 ; free physical = 252 ; free virtual = 8604
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: ec68dd1a
INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:59 ; elapsed = 00:00:57 . Memory (MB): peak = 2317.082 ; gain = 944.914 ; free physical = 291 ; free virtual = 8624
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1283.147; main = 960.708; forked = 361.948
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3338.660; main = 2317.078; forked = 1021.582
INFO: [Common 17-1381] The checkpoint '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_auto_ss_slidr_0_synth_1/main_design_auto_ss_slidr_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP main_design_auto_ss_slidr_0, cache-ID = 60c4e092d58b5954
INFO: [Common 17-1381] The checkpoint '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_auto_ss_slidr_0_synth_1/main_design_auto_ss_slidr_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file main_design_auto_ss_slidr_0_utilization_synth.rpt -pb main_design_auto_ss_slidr_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jul 30 15:59:03 2024...
