Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Nov  2 13:28:03 2024
| Host         : DESKTOP-IDPMHE5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file microIO_timing_summary_routed.rpt -pb microIO_timing_summary_routed.pb -rpx microIO_timing_summary_routed.rpx -warn_on_violation
| Design       : microIO
| Device       : 7z010i-clg400
| Speed File   : -1L  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (18)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.777        0.000                      0                  238        0.070        0.000                      0                  238        4.500        0.000                       0                   117  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.777        0.000                      0                  238        0.070        0.000                      0                  238        4.500        0.000                       0                   117  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.777ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.777ns  (required time - arrival time)
  Source:                 pcInst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aluInst/acc_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.167ns  (logic 4.745ns (51.763%)  route 4.422ns (48.237%))
  Logic Levels:           10  (CARRY4=4 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.380ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.711     5.380    pcInst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  pcInst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[16])
                                                      2.454     7.834 r  pcInst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[16]
                         net (fo=126, routed)         1.356     9.189    pcInst/douta[10]
    SLICE_X37Y31         LUT3 (Prop_lut3_I1_O)        0.152     9.341 r  pcInst/dataTxQ_S[1]_i_1/O
                         net (fo=8, routed)           0.517     9.859    pcInst/plAddr[1]
    SLICE_X36Y32         LUT6 (Prop_lut6_I1_O)        0.326    10.185 r  pcInst/ResSuma__0_carry_i_5/O
                         net (fo=1, routed)           0.000    10.185    aluInst/mini_alu/acc_q[0]_i_4[0]
    SLICE_X36Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.583 r  aluInst/mini_alu/ResSuma__0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.583    aluInst/mini_alu/ResSuma__0_carry_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.697 r  aluInst/mini_alu/ResSuma__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.697    aluInst/mini_alu/ResSuma__0_carry__0_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.811 r  aluInst/mini_alu/ResSuma__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.811    aluInst/mini_alu/ResSuma__0_carry__1_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.124 r  aluInst/mini_alu/ResSuma__0_carry__2/O[3]
                         net (fo=2, routed)           0.326    11.450    pcInst/ov_q_reg_0[2]
    SLICE_X40Y35         LUT6 (Prop_lut6_I1_O)        0.306    11.756 f  pcInst/ov_q_i_2/O
                         net (fo=5, routed)           0.642    12.398    aluInst/acc_q[15]_i_3
    SLICE_X40Y35         LUT3 (Prop_lut3_I0_O)        0.118    12.516 r  aluInst/acc_q[14]_i_5/O
                         net (fo=15, routed)          0.769    13.285    pcInst/acc_q_reg[13]_1
    SLICE_X39Y32         LUT6 (Prop_lut6_I5_O)        0.326    13.611 r  pcInst/acc_q[2]_i_3/O
                         net (fo=1, routed)           0.812    14.423    pcInst/acc_q[2]_i_3_n_0
    SLICE_X32Y34         LUT5 (Prop_lut5_I2_O)        0.124    14.547 r  pcInst/acc_q[2]_i_1/O
                         net (fo=1, routed)           0.000    14.547    aluInst/D[1]
    SLICE_X32Y34         FDRE                                         r  aluInst/acc_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.497    14.889    aluInst/CLK
    SLICE_X32Y34         FDRE                                         r  aluInst/acc_q_reg[2]/C
                         clock pessimism              0.391    15.280    
                         clock uncertainty           -0.035    15.245    
    SLICE_X32Y34         FDRE (Setup_fdre_C_D)        0.079    15.324    aluInst/acc_q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.324    
                         arrival time                         -14.547    
  -------------------------------------------------------------------
                         slack                                  0.777    

Slack (MET) :             0.861ns  (required time - arrival time)
  Source:                 pcInst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aluInst/acc_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.035ns  (logic 4.745ns (52.516%)  route 4.290ns (47.484%))
  Logic Levels:           10  (CARRY4=4 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.380ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.711     5.380    pcInst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  pcInst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[16])
                                                      2.454     7.834 r  pcInst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[16]
                         net (fo=126, routed)         1.356     9.189    pcInst/douta[10]
    SLICE_X37Y31         LUT3 (Prop_lut3_I1_O)        0.152     9.341 r  pcInst/dataTxQ_S[1]_i_1/O
                         net (fo=8, routed)           0.517     9.859    pcInst/plAddr[1]
    SLICE_X36Y32         LUT6 (Prop_lut6_I1_O)        0.326    10.185 r  pcInst/ResSuma__0_carry_i_5/O
                         net (fo=1, routed)           0.000    10.185    aluInst/mini_alu/acc_q[0]_i_4[0]
    SLICE_X36Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.583 r  aluInst/mini_alu/ResSuma__0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.583    aluInst/mini_alu/ResSuma__0_carry_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.697 r  aluInst/mini_alu/ResSuma__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.697    aluInst/mini_alu/ResSuma__0_carry__0_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.811 r  aluInst/mini_alu/ResSuma__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.811    aluInst/mini_alu/ResSuma__0_carry__1_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.124 r  aluInst/mini_alu/ResSuma__0_carry__2/O[3]
                         net (fo=2, routed)           0.326    11.450    pcInst/ov_q_reg_0[2]
    SLICE_X40Y35         LUT6 (Prop_lut6_I1_O)        0.306    11.756 f  pcInst/ov_q_i_2/O
                         net (fo=5, routed)           0.642    12.398    aluInst/acc_q[15]_i_3
    SLICE_X40Y35         LUT3 (Prop_lut3_I0_O)        0.118    12.516 r  aluInst/acc_q[14]_i_5/O
                         net (fo=15, routed)          0.994    13.509    pcInst/acc_q_reg[13]_1
    SLICE_X34Y33         LUT6 (Prop_lut6_I1_O)        0.326    13.835 r  pcInst/acc_q[4]_i_3/O
                         net (fo=1, routed)           0.456    14.291    pcInst/acc_q[4]_i_3_n_0
    SLICE_X33Y34         LUT5 (Prop_lut5_I4_O)        0.124    14.415 r  pcInst/acc_q[4]_i_1/O
                         net (fo=1, routed)           0.000    14.415    aluInst/D[2]
    SLICE_X33Y34         FDRE                                         r  aluInst/acc_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.497    14.889    aluInst/CLK
    SLICE_X33Y34         FDRE                                         r  aluInst/acc_q_reg[4]/C
                         clock pessimism              0.391    15.280    
                         clock uncertainty           -0.035    15.245    
    SLICE_X33Y34         FDRE (Setup_fdre_C_D)        0.031    15.276    aluInst/acc_q_reg[4]
  -------------------------------------------------------------------
                         required time                         15.276    
                         arrival time                         -14.415    
  -------------------------------------------------------------------
                         slack                                  0.861    

Slack (MET) :             0.882ns  (required time - arrival time)
  Source:                 pcInst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aluInst/acc_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.012ns  (logic 4.745ns (52.653%)  route 4.267ns (47.347%))
  Logic Levels:           10  (CARRY4=4 LUT3=2 LUT6=4)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.380ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.711     5.380    pcInst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  pcInst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[16])
                                                      2.454     7.834 r  pcInst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[16]
                         net (fo=126, routed)         1.356     9.189    pcInst/douta[10]
    SLICE_X37Y31         LUT3 (Prop_lut3_I1_O)        0.152     9.341 r  pcInst/dataTxQ_S[1]_i_1/O
                         net (fo=8, routed)           0.517     9.859    pcInst/plAddr[1]
    SLICE_X36Y32         LUT6 (Prop_lut6_I1_O)        0.326    10.185 r  pcInst/ResSuma__0_carry_i_5/O
                         net (fo=1, routed)           0.000    10.185    aluInst/mini_alu/acc_q[0]_i_4[0]
    SLICE_X36Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.583 r  aluInst/mini_alu/ResSuma__0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.583    aluInst/mini_alu/ResSuma__0_carry_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.697 r  aluInst/mini_alu/ResSuma__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.697    aluInst/mini_alu/ResSuma__0_carry__0_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.811 r  aluInst/mini_alu/ResSuma__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.811    aluInst/mini_alu/ResSuma__0_carry__1_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.124 r  aluInst/mini_alu/ResSuma__0_carry__2/O[3]
                         net (fo=2, routed)           0.326    11.450    pcInst/ov_q_reg_0[2]
    SLICE_X40Y35         LUT6 (Prop_lut6_I1_O)        0.306    11.756 f  pcInst/ov_q_i_2/O
                         net (fo=5, routed)           0.642    12.398    aluInst/acc_q[15]_i_3
    SLICE_X40Y35         LUT3 (Prop_lut3_I0_O)        0.118    12.516 r  aluInst/acc_q[14]_i_5/O
                         net (fo=15, routed)          0.873    13.388    pcInst/acc_q_reg[13]_1
    SLICE_X34Y32         LUT6 (Prop_lut6_I5_O)        0.326    13.714 r  pcInst/acc_q[0]_i_4/O
                         net (fo=1, routed)           0.553    14.268    aluInst/acc_q_reg[0]_2
    SLICE_X33Y34         LUT6 (Prop_lut6_I3_O)        0.124    14.392 r  aluInst/acc_q[0]_i_1/O
                         net (fo=1, routed)           0.000    14.392    aluInst/acc_q[0]_i_1_n_0
    SLICE_X33Y34         FDRE                                         r  aluInst/acc_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.497    14.889    aluInst/CLK
    SLICE_X33Y34         FDRE                                         r  aluInst/acc_q_reg[0]/C
                         clock pessimism              0.391    15.280    
                         clock uncertainty           -0.035    15.245    
    SLICE_X33Y34         FDRE (Setup_fdre_C_D)        0.029    15.274    aluInst/acc_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.274    
                         arrival time                         -14.392    
  -------------------------------------------------------------------
                         slack                                  0.882    

Slack (MET) :             1.024ns  (required time - arrival time)
  Source:                 pcInst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aluInst/acc_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.918ns  (logic 4.745ns (53.209%)  route 4.173ns (46.791%))
  Logic Levels:           10  (CARRY4=4 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.380ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.711     5.380    pcInst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  pcInst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[16])
                                                      2.454     7.834 r  pcInst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[16]
                         net (fo=126, routed)         1.356     9.189    pcInst/douta[10]
    SLICE_X37Y31         LUT3 (Prop_lut3_I1_O)        0.152     9.341 r  pcInst/dataTxQ_S[1]_i_1/O
                         net (fo=8, routed)           0.517     9.859    pcInst/plAddr[1]
    SLICE_X36Y32         LUT6 (Prop_lut6_I1_O)        0.326    10.185 r  pcInst/ResSuma__0_carry_i_5/O
                         net (fo=1, routed)           0.000    10.185    aluInst/mini_alu/acc_q[0]_i_4[0]
    SLICE_X36Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.583 r  aluInst/mini_alu/ResSuma__0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.583    aluInst/mini_alu/ResSuma__0_carry_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.697 r  aluInst/mini_alu/ResSuma__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.697    aluInst/mini_alu/ResSuma__0_carry__0_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.811 r  aluInst/mini_alu/ResSuma__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.811    aluInst/mini_alu/ResSuma__0_carry__1_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.124 r  aluInst/mini_alu/ResSuma__0_carry__2/O[3]
                         net (fo=2, routed)           0.326    11.450    pcInst/ov_q_reg_0[2]
    SLICE_X40Y35         LUT6 (Prop_lut6_I1_O)        0.306    11.756 f  pcInst/ov_q_i_2/O
                         net (fo=5, routed)           0.642    12.398    aluInst/acc_q[15]_i_3
    SLICE_X40Y35         LUT3 (Prop_lut3_I0_O)        0.118    12.516 r  aluInst/acc_q[14]_i_5/O
                         net (fo=15, routed)          0.764    13.280    aluInst/mini_alu/acc_q_reg[3]
    SLICE_X39Y32         LUT6 (Prop_lut6_I5_O)        0.326    13.606 r  aluInst/mini_alu/acc_q[3]_i_3/O
                         net (fo=1, routed)           0.567    14.173    aluInst/mini_alu/acc_q[3]_i_3_n_0
    SLICE_X32Y34         LUT5 (Prop_lut5_I2_O)        0.124    14.297 r  aluInst/mini_alu/acc_q[3]_i_1/O
                         net (fo=1, routed)           0.000    14.297    aluInst/mini_alu_n_34
    SLICE_X32Y34         FDRE                                         r  aluInst/acc_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.497    14.889    aluInst/CLK
    SLICE_X32Y34         FDRE                                         r  aluInst/acc_q_reg[3]/C
                         clock pessimism              0.391    15.280    
                         clock uncertainty           -0.035    15.245    
    SLICE_X32Y34         FDRE (Setup_fdre_C_D)        0.077    15.322    aluInst/acc_q_reg[3]
  -------------------------------------------------------------------
                         required time                         15.322    
                         arrival time                         -14.297    
  -------------------------------------------------------------------
                         slack                                  1.024    

Slack (MET) :             1.038ns  (required time - arrival time)
  Source:                 pcInst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aluInst/acc_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.908ns  (logic 4.745ns (53.265%)  route 4.163ns (46.735%))
  Logic Levels:           10  (CARRY4=4 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.380ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.711     5.380    pcInst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  pcInst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[16])
                                                      2.454     7.834 r  pcInst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[16]
                         net (fo=126, routed)         1.356     9.189    pcInst/douta[10]
    SLICE_X37Y31         LUT3 (Prop_lut3_I1_O)        0.152     9.341 r  pcInst/dataTxQ_S[1]_i_1/O
                         net (fo=8, routed)           0.517     9.859    pcInst/plAddr[1]
    SLICE_X36Y32         LUT6 (Prop_lut6_I1_O)        0.326    10.185 r  pcInst/ResSuma__0_carry_i_5/O
                         net (fo=1, routed)           0.000    10.185    aluInst/mini_alu/acc_q[0]_i_4[0]
    SLICE_X36Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.583 r  aluInst/mini_alu/ResSuma__0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.583    aluInst/mini_alu/ResSuma__0_carry_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.697 r  aluInst/mini_alu/ResSuma__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.697    aluInst/mini_alu/ResSuma__0_carry__0_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.811 r  aluInst/mini_alu/ResSuma__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.811    aluInst/mini_alu/ResSuma__0_carry__1_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.124 r  aluInst/mini_alu/ResSuma__0_carry__2/O[3]
                         net (fo=2, routed)           0.326    11.450    pcInst/ov_q_reg_0[2]
    SLICE_X40Y35         LUT6 (Prop_lut6_I1_O)        0.306    11.756 f  pcInst/ov_q_i_2/O
                         net (fo=5, routed)           0.642    12.398    aluInst/acc_q[15]_i_3
    SLICE_X40Y35         LUT3 (Prop_lut3_I0_O)        0.118    12.516 r  aluInst/acc_q[14]_i_5/O
                         net (fo=15, routed)          0.870    13.385    pcInst/acc_q_reg[13]_1
    SLICE_X34Y32         LUT6 (Prop_lut6_I5_O)        0.326    13.711 r  pcInst/acc_q[1]_i_2/O
                         net (fo=1, routed)           0.453    14.164    pcInst/acc_q[1]_i_2_n_0
    SLICE_X32Y34         LUT5 (Prop_lut5_I2_O)        0.124    14.288 r  pcInst/acc_q[1]_i_1/O
                         net (fo=1, routed)           0.000    14.288    aluInst/D[0]
    SLICE_X32Y34         FDRE                                         r  aluInst/acc_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.497    14.889    aluInst/CLK
    SLICE_X32Y34         FDRE                                         r  aluInst/acc_q_reg[1]/C
                         clock pessimism              0.391    15.280    
                         clock uncertainty           -0.035    15.245    
    SLICE_X32Y34         FDRE (Setup_fdre_C_D)        0.081    15.326    aluInst/acc_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.326    
                         arrival time                         -14.288    
  -------------------------------------------------------------------
                         slack                                  1.038    

Slack (MET) :             1.080ns  (required time - arrival time)
  Source:                 pcInst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aluInst/acc_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.818ns  (logic 4.549ns (51.590%)  route 4.269ns (48.410%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.380ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.711     5.380    pcInst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  pcInst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[16])
                                                      2.454     7.834 r  pcInst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[16]
                         net (fo=126, routed)         1.356     9.189    pcInst/douta[10]
    SLICE_X37Y31         LUT3 (Prop_lut3_I1_O)        0.152     9.341 r  pcInst/dataTxQ_S[1]_i_1/O
                         net (fo=8, routed)           0.517     9.859    pcInst/plAddr[1]
    SLICE_X36Y32         LUT6 (Prop_lut6_I1_O)        0.326    10.185 r  pcInst/ResSuma__0_carry_i_5/O
                         net (fo=1, routed)           0.000    10.185    aluInst/mini_alu/acc_q[0]_i_4[0]
    SLICE_X36Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.583 r  aluInst/mini_alu/ResSuma__0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.583    aluInst/mini_alu/ResSuma__0_carry_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.697 r  aluInst/mini_alu/ResSuma__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.697    aluInst/mini_alu/ResSuma__0_carry__0_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.811 r  aluInst/mini_alu/ResSuma__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.811    aluInst/mini_alu/ResSuma__0_carry__1_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.124 r  aluInst/mini_alu/ResSuma__0_carry__2/O[3]
                         net (fo=2, routed)           0.326    11.450    pcInst/ov_q_reg_0[2]
    SLICE_X40Y35         LUT6 (Prop_lut6_I1_O)        0.306    11.756 r  pcInst/ov_q_i_2/O
                         net (fo=5, routed)           0.475    12.231    pcInst/acc_q_reg[15]
    SLICE_X39Y35         LUT6 (Prop_lut6_I0_O)        0.124    12.355 f  pcInst/acc_q[14]_i_6/O
                         net (fo=15, routed)          1.152    13.507    pcInst/sat_q_reg
    SLICE_X34Y33         LUT6 (Prop_lut6_I2_O)        0.124    13.631 r  pcInst/acc_q[6]_i_3/O
                         net (fo=1, routed)           0.442    14.073    pcInst/acc_q[6]_i_3_n_0
    SLICE_X33Y34         LUT5 (Prop_lut5_I4_O)        0.124    14.197 r  pcInst/acc_q[6]_i_1/O
                         net (fo=1, routed)           0.000    14.197    aluInst/D[4]
    SLICE_X33Y34         FDRE                                         r  aluInst/acc_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.497    14.889    aluInst/CLK
    SLICE_X33Y34         FDRE                                         r  aluInst/acc_q_reg[6]/C
                         clock pessimism              0.391    15.280    
                         clock uncertainty           -0.035    15.245    
    SLICE_X33Y34         FDRE (Setup_fdre_C_D)        0.032    15.277    aluInst/acc_q_reg[6]
  -------------------------------------------------------------------
                         required time                         15.277    
                         arrival time                         -14.197    
  -------------------------------------------------------------------
                         slack                                  1.080    

Slack (MET) :             1.195ns  (required time - arrival time)
  Source:                 pcInst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aluInst/acc_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.776ns  (logic 4.745ns (54.067%)  route 4.031ns (45.933%))
  Logic Levels:           10  (CARRY4=4 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.966ns = ( 14.966 - 10.000 ) 
    Source Clock Delay      (SCD):    5.380ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.711     5.380    pcInst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  pcInst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[16])
                                                      2.454     7.834 r  pcInst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[16]
                         net (fo=126, routed)         1.356     9.189    pcInst/douta[10]
    SLICE_X37Y31         LUT3 (Prop_lut3_I1_O)        0.152     9.341 r  pcInst/dataTxQ_S[1]_i_1/O
                         net (fo=8, routed)           0.517     9.859    pcInst/plAddr[1]
    SLICE_X36Y32         LUT6 (Prop_lut6_I1_O)        0.326    10.185 r  pcInst/ResSuma__0_carry_i_5/O
                         net (fo=1, routed)           0.000    10.185    aluInst/mini_alu/acc_q[0]_i_4[0]
    SLICE_X36Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.583 r  aluInst/mini_alu/ResSuma__0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.583    aluInst/mini_alu/ResSuma__0_carry_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.697 r  aluInst/mini_alu/ResSuma__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.697    aluInst/mini_alu/ResSuma__0_carry__0_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.811 r  aluInst/mini_alu/ResSuma__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.811    aluInst/mini_alu/ResSuma__0_carry__1_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.124 r  aluInst/mini_alu/ResSuma__0_carry__2/O[3]
                         net (fo=2, routed)           0.326    11.450    pcInst/ov_q_reg_0[2]
    SLICE_X40Y35         LUT6 (Prop_lut6_I1_O)        0.306    11.756 f  pcInst/ov_q_i_2/O
                         net (fo=5, routed)           0.642    12.398    aluInst/acc_q[15]_i_3
    SLICE_X40Y35         LUT3 (Prop_lut3_I0_O)        0.118    12.516 r  aluInst/acc_q[14]_i_5/O
                         net (fo=15, routed)          1.036    13.552    pcInst/acc_q_reg[13]_1
    SLICE_X37Y37         LUT6 (Prop_lut6_I1_O)        0.326    13.878 r  pcInst/acc_q[10]_i_3/O
                         net (fo=1, routed)           0.154    14.032    pcInst/acc_q[10]_i_3_n_0
    SLICE_X37Y37         LUT5 (Prop_lut5_I4_O)        0.124    14.156 r  pcInst/acc_q[10]_i_1/O
                         net (fo=1, routed)           0.000    14.156    aluInst/D[8]
    SLICE_X37Y37         FDRE                                         r  aluInst/acc_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.574    14.966    aluInst/CLK
    SLICE_X37Y37         FDRE                                         r  aluInst/acc_q_reg[10]/C
                         clock pessimism              0.391    15.357    
                         clock uncertainty           -0.035    15.322    
    SLICE_X37Y37         FDRE (Setup_fdre_C_D)        0.029    15.351    aluInst/acc_q_reg[10]
  -------------------------------------------------------------------
                         required time                         15.351    
                         arrival time                         -14.156    
  -------------------------------------------------------------------
                         slack                                  1.195    

Slack (MET) :             1.224ns  (required time - arrival time)
  Source:                 pcInst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aluInst/acc_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.749ns  (logic 4.745ns (54.237%)  route 4.004ns (45.763%))
  Logic Levels:           10  (CARRY4=4 LUT3=3 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.967ns = ( 14.967 - 10.000 ) 
    Source Clock Delay      (SCD):    5.380ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.711     5.380    pcInst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  pcInst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[16])
                                                      2.454     7.834 r  pcInst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[16]
                         net (fo=126, routed)         1.356     9.189    pcInst/douta[10]
    SLICE_X37Y31         LUT3 (Prop_lut3_I1_O)        0.152     9.341 r  pcInst/dataTxQ_S[1]_i_1/O
                         net (fo=8, routed)           0.517     9.859    pcInst/plAddr[1]
    SLICE_X36Y32         LUT6 (Prop_lut6_I1_O)        0.326    10.185 r  pcInst/ResSuma__0_carry_i_5/O
                         net (fo=1, routed)           0.000    10.185    aluInst/mini_alu/acc_q[0]_i_4[0]
    SLICE_X36Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.583 r  aluInst/mini_alu/ResSuma__0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.583    aluInst/mini_alu/ResSuma__0_carry_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.697 r  aluInst/mini_alu/ResSuma__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.697    aluInst/mini_alu/ResSuma__0_carry__0_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.811 r  aluInst/mini_alu/ResSuma__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.811    aluInst/mini_alu/ResSuma__0_carry__1_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.124 r  aluInst/mini_alu/ResSuma__0_carry__2/O[3]
                         net (fo=2, routed)           0.326    11.450    pcInst/ov_q_reg_0[2]
    SLICE_X40Y35         LUT6 (Prop_lut6_I1_O)        0.306    11.756 f  pcInst/ov_q_i_2/O
                         net (fo=5, routed)           0.642    12.398    aluInst/acc_q[15]_i_3
    SLICE_X40Y35         LUT3 (Prop_lut3_I0_O)        0.118    12.516 r  aluInst/acc_q[14]_i_5/O
                         net (fo=15, routed)          0.679    13.194    aluInst/mini_alu/acc_q_reg[3]
    SLICE_X37Y37         LUT3 (Prop_lut3_I0_O)        0.326    13.520 r  aluInst/mini_alu/acc_q[14]_i_2/O
                         net (fo=1, routed)           0.484    14.004    aluInst/mini_alu/acc_q[14]_i_2_n_0
    SLICE_X37Y38         LUT6 (Prop_lut6_I2_O)        0.124    14.128 r  aluInst/mini_alu/acc_q[14]_i_1/O
                         net (fo=1, routed)           0.000    14.128    aluInst/mini_alu_n_33
    SLICE_X37Y38         FDRE                                         r  aluInst/acc_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.575    14.967    aluInst/CLK
    SLICE_X37Y38         FDRE                                         r  aluInst/acc_q_reg[14]/C
                         clock pessimism              0.391    15.358    
                         clock uncertainty           -0.035    15.323    
    SLICE_X37Y38         FDRE (Setup_fdre_C_D)        0.029    15.352    aluInst/acc_q_reg[14]
  -------------------------------------------------------------------
                         required time                         15.352    
                         arrival time                         -14.128    
  -------------------------------------------------------------------
                         slack                                  1.224    

Slack (MET) :             1.301ns  (required time - arrival time)
  Source:                 pcInst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aluInst/acc_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.595ns  (logic 4.549ns (52.927%)  route 4.046ns (47.073%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.380ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.711     5.380    pcInst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  pcInst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[16])
                                                      2.454     7.834 r  pcInst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[16]
                         net (fo=126, routed)         1.356     9.189    pcInst/douta[10]
    SLICE_X37Y31         LUT3 (Prop_lut3_I1_O)        0.152     9.341 r  pcInst/dataTxQ_S[1]_i_1/O
                         net (fo=8, routed)           0.517     9.859    pcInst/plAddr[1]
    SLICE_X36Y32         LUT6 (Prop_lut6_I1_O)        0.326    10.185 r  pcInst/ResSuma__0_carry_i_5/O
                         net (fo=1, routed)           0.000    10.185    aluInst/mini_alu/acc_q[0]_i_4[0]
    SLICE_X36Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.583 r  aluInst/mini_alu/ResSuma__0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.583    aluInst/mini_alu/ResSuma__0_carry_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.697 r  aluInst/mini_alu/ResSuma__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.697    aluInst/mini_alu/ResSuma__0_carry__0_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.811 r  aluInst/mini_alu/ResSuma__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.811    aluInst/mini_alu/ResSuma__0_carry__1_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.124 r  aluInst/mini_alu/ResSuma__0_carry__2/O[3]
                         net (fo=2, routed)           0.326    11.450    pcInst/ov_q_reg_0[2]
    SLICE_X40Y35         LUT6 (Prop_lut6_I1_O)        0.306    11.756 r  pcInst/ov_q_i_2/O
                         net (fo=5, routed)           0.475    12.231    pcInst/acc_q_reg[15]
    SLICE_X39Y35         LUT6 (Prop_lut6_I0_O)        0.124    12.355 f  pcInst/acc_q[14]_i_6/O
                         net (fo=15, routed)          1.060    13.414    pcInst/sat_q_reg
    SLICE_X34Y33         LUT6 (Prop_lut6_I2_O)        0.124    13.538 r  pcInst/acc_q[5]_i_3/O
                         net (fo=1, routed)           0.312    13.851    pcInst/acc_q[5]_i_3_n_0
    SLICE_X33Y34         LUT5 (Prop_lut5_I4_O)        0.124    13.975 r  pcInst/acc_q[5]_i_1/O
                         net (fo=1, routed)           0.000    13.975    aluInst/D[3]
    SLICE_X33Y34         FDRE                                         r  aluInst/acc_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.497    14.889    aluInst/CLK
    SLICE_X33Y34         FDRE                                         r  aluInst/acc_q_reg[5]/C
                         clock pessimism              0.391    15.280    
                         clock uncertainty           -0.035    15.245    
    SLICE_X33Y34         FDRE (Setup_fdre_C_D)        0.031    15.276    aluInst/acc_q_reg[5]
  -------------------------------------------------------------------
                         required time                         15.276    
                         arrival time                         -13.975    
  -------------------------------------------------------------------
                         slack                                  1.301    

Slack (MET) :             1.349ns  (required time - arrival time)
  Source:                 pcInst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aluInst/acc_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.621ns  (logic 4.549ns (52.768%)  route 4.072ns (47.232%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.965ns = ( 14.965 - 10.000 ) 
    Source Clock Delay      (SCD):    5.380ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.711     5.380    pcInst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  pcInst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[16])
                                                      2.454     7.834 r  pcInst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[16]
                         net (fo=126, routed)         1.356     9.189    pcInst/douta[10]
    SLICE_X37Y31         LUT3 (Prop_lut3_I1_O)        0.152     9.341 r  pcInst/dataTxQ_S[1]_i_1/O
                         net (fo=8, routed)           0.517     9.859    pcInst/plAddr[1]
    SLICE_X36Y32         LUT6 (Prop_lut6_I1_O)        0.326    10.185 r  pcInst/ResSuma__0_carry_i_5/O
                         net (fo=1, routed)           0.000    10.185    aluInst/mini_alu/acc_q[0]_i_4[0]
    SLICE_X36Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.583 r  aluInst/mini_alu/ResSuma__0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.583    aluInst/mini_alu/ResSuma__0_carry_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.697 r  aluInst/mini_alu/ResSuma__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.697    aluInst/mini_alu/ResSuma__0_carry__0_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.811 r  aluInst/mini_alu/ResSuma__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.811    aluInst/mini_alu/ResSuma__0_carry__1_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.124 r  aluInst/mini_alu/ResSuma__0_carry__2/O[3]
                         net (fo=2, routed)           0.326    11.450    pcInst/ov_q_reg_0[2]
    SLICE_X40Y35         LUT6 (Prop_lut6_I1_O)        0.306    11.756 r  pcInst/ov_q_i_2/O
                         net (fo=5, routed)           0.475    12.231    pcInst/acc_q_reg[15]
    SLICE_X39Y35         LUT6 (Prop_lut6_I0_O)        0.124    12.355 f  pcInst/acc_q[14]_i_6/O
                         net (fo=15, routed)          0.823    13.177    pcInst/sat_q_reg
    SLICE_X39Y34         LUT6 (Prop_lut6_I2_O)        0.124    13.301 r  pcInst/acc_q[9]_i_3/O
                         net (fo=1, routed)           0.575    13.877    pcInst/acc_q[9]_i_3_n_0
    SLICE_X39Y36         LUT5 (Prop_lut5_I4_O)        0.124    14.001 r  pcInst/acc_q[9]_i_1/O
                         net (fo=1, routed)           0.000    14.001    aluInst/D[7]
    SLICE_X39Y36         FDRE                                         r  aluInst/acc_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.573    14.965    aluInst/CLK
    SLICE_X39Y36         FDRE                                         r  aluInst/acc_q_reg[9]/C
                         clock pessimism              0.391    15.356    
                         clock uncertainty           -0.035    15.321    
    SLICE_X39Y36         FDRE (Setup_fdre_C_D)        0.029    15.350    aluInst/acc_q_reg[9]
  -------------------------------------------------------------------
                         required time                         15.350    
                         arrival time                         -14.001    
  -------------------------------------------------------------------
                         slack                                  1.349    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 pcInst/count/cnt_S_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcInst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.360%)  route 0.170ns (54.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.559     1.471    pcInst/count/CLK
    SLICE_X35Y32         FDRE                                         r  pcInst/count/cnt_S_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  pcInst/count/cnt_S_reg[8]/Q
                         net (fo=2, routed)           0.170     1.782    pcInst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB36_X2Y6          RAMB36E1                                     r  pcInst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.869     2.028    pcInst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  pcInst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.500     1.528    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.711    pcInst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 pcInst/count/cnt_S_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcInst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.557%)  route 0.225ns (61.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.557     1.469    pcInst/count/CLK
    SLICE_X35Y30         FDRE                                         r  pcInst/count/cnt_S_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y30         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  pcInst/count/cnt_S_reg[3]/Q
                         net (fo=2, routed)           0.225     1.834    pcInst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB36_X2Y6          RAMB36E1                                     r  pcInst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.869     2.028    pcInst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  pcInst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.500     1.528    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.711    pcInst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 pcInst/count/cnt_S_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcInst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.452%)  route 0.226ns (61.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.558     1.470    pcInst/count/CLK
    SLICE_X35Y31         FDRE                                         r  pcInst/count/cnt_S_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  pcInst/count/cnt_S_reg[5]/Q
                         net (fo=2, routed)           0.226     1.836    pcInst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB36_X2Y6          RAMB36E1                                     r  pcInst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.869     2.028    pcInst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  pcInst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.500     1.528    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.711    pcInst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 pcInst/count/cnt_S_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcInst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.896%)  route 0.275ns (66.104%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.557     1.469    pcInst/count/CLK
    SLICE_X35Y30         FDRE                                         r  pcInst/count/cnt_S_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y30         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  pcInst/count/cnt_S_reg[2]/Q
                         net (fo=2, routed)           0.275     1.885    pcInst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB36_X2Y6          RAMB36E1                                     r  pcInst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.869     2.028    pcInst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  pcInst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.500     1.528    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.711    pcInst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 pcInst/count/cnt_S_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcInst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.746%)  route 0.277ns (66.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.557     1.469    pcInst/count/CLK
    SLICE_X35Y30         FDRE                                         r  pcInst/count/cnt_S_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y30         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  pcInst/count/cnt_S_reg[1]/Q
                         net (fo=2, routed)           0.277     1.887    pcInst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB36_X2Y6          RAMB36E1                                     r  pcInst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.869     2.028    pcInst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  pcInst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.500     1.528    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.711    pcInst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 pcInst/count/cnt_S_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcInst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.606%)  route 0.279ns (66.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.559     1.471    pcInst/count/CLK
    SLICE_X35Y32         FDRE                                         r  pcInst/count/cnt_S_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  pcInst/count/cnt_S_reg[9]/Q
                         net (fo=2, routed)           0.279     1.890    pcInst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB36_X2Y6          RAMB36E1                                     r  pcInst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.869     2.028    pcInst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  pcInst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.500     1.528    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     1.711    pcInst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 pcInst/count/cnt_S_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcInst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.446%)  route 0.281ns (66.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.558     1.470    pcInst/count/CLK
    SLICE_X35Y31         FDRE                                         r  pcInst/count/cnt_S_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  pcInst/count/cnt_S_reg[7]/Q
                         net (fo=2, routed)           0.281     1.891    pcInst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB36_X2Y6          RAMB36E1                                     r  pcInst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.869     2.028    pcInst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  pcInst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.500     1.528    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.711    pcInst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 pcInst/count/cnt_S_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcInst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.367%)  route 0.282ns (66.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.558     1.470    pcInst/count/CLK
    SLICE_X35Y31         FDRE                                         r  pcInst/count/cnt_S_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  pcInst/count/cnt_S_reg[4]/Q
                         net (fo=2, routed)           0.282     1.892    pcInst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB36_X2Y6          RAMB36E1                                     r  pcInst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.869     2.028    pcInst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  pcInst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.500     1.528    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.711    pcInst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 uartInst/Transmisor/cntData/cnt_S_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartInst/Transmisor/cntData/cnt_S_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.189ns (59.024%)  route 0.131ns (40.976%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.586     1.498    uartInst/Transmisor/cntData/CLK
    SLICE_X41Y30         FDRE                                         r  uartInst/Transmisor/cntData/cnt_S_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  uartInst/Transmisor/cntData/cnt_S_reg[0]/Q
                         net (fo=7, routed)           0.131     1.770    uartInst/Transmisor/cntData/cnt_S[0]
    SLICE_X40Y30         LUT4 (Prop_lut4_I2_O)        0.048     1.818 r  uartInst/Transmisor/cntData/cnt_S[3]_i_1__1/O
                         net (fo=1, routed)           0.000     1.818    uartInst/Transmisor/cntData/cnt_S_0[3]
    SLICE_X40Y30         FDRE                                         r  uartInst/Transmisor/cntData/cnt_S_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.853     2.012    uartInst/Transmisor/cntData/CLK
    SLICE_X40Y30         FDRE                                         r  uartInst/Transmisor/cntData/cnt_S_reg[3]/C
                         clock pessimism             -0.501     1.511    
    SLICE_X40Y30         FDRE (Hold_fdre_C_D)         0.107     1.618    uartInst/Transmisor/cntData/cnt_S_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 aluInst/acc_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ucInst/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.186ns (33.934%)  route 0.362ns (66.066%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.590     1.502    aluInst/CLK
    SLICE_X37Y38         FDRE                                         r  aluInst/acc_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  aluInst/acc_q_reg[14]/Q
                         net (fo=18, routed)          0.162     1.805    pcInst/Q[14]
    SLICE_X36Y37         LUT4 (Prop_lut4_I3_O)        0.045     1.850 r  pcInst/ram_i_3/O
                         net (fo=1, routed)           0.200     2.050    ucInst/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[14]
    RAMB18_X2Y14         RAMB18E1                                     r  ucInst/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.874     2.033    ucInst/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y14         RAMB18E1                                     r  ucInst/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.480     1.553    
    RAMB18_X2Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[14])
                                                      0.296     1.849    ucInst/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.201    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y6     pcInst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y6     pcInst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y14    ucInst/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y14    ucInst/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X32Y34    aluInst/acc_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X32Y34    aluInst/acc_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X33Y34    aluInst/acc_q_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X33Y34    aluInst/acc_q_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X33Y34    aluInst/acc_q_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y37    aluInst/acc_q_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y30    pcInst/count/cnt_S_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y41    portIOInst/portRdReg_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y41    portIOInst/portRdReg_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y30    ucInst/state_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y30    pcInst/count/cnt_S_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y30    pcInst/count/cnt_S_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y30    pcInst/count/cnt_S_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y33    portIOInst/portRdReg_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y33    portIOInst/portRdReg_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y34    aluInst/acc_q_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y34    aluInst/acc_q_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y34    aluInst/acc_q_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y34    aluInst/acc_q_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y34    aluInst/acc_q_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y34    aluInst/acc_q_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y37    aluInst/acc_q_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y36    aluInst/acc_q_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y43    portIOInst/portRdReg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y43    portIOInst/portRdReg_reg[0]/C



