Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Feb 22 10:42:09 2021
| Host         : DESKTOP-NF1GUPS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.781        0.000                      0                32809        0.036        0.000                      0                32809        3.750        0.000                       0                 11564  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.781        0.000                      0                32809        0.036        0.000                      0                32809        3.750        0.000                       0                 11564  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.781ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.781ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/ap_enable_reg_pp1_iter1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.992ns  (logic 0.580ns (7.257%)  route 7.412ns (92.743%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 12.675 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11566, routed)       1.650     2.944    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y92         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y92         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          7.412    10.812    design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/ap_rst_n
    SLICE_X32Y2          LUT6 (Prop_lut6_I2_O)        0.124    10.936 r  design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/ap_enable_reg_pp1_iter1_i_1__0/O
                         net (fo=1, routed)           0.000    10.936    design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/ap_enable_reg_pp1_iter1_i_1__0_n_6
    SLICE_X32Y2          FDRE                                         r  design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/ap_enable_reg_pp1_iter1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11566, routed)       1.496    12.675    design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/ap_clk
    SLICE_X32Y2          FDRE                                         r  design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/ap_enable_reg_pp1_iter1_reg/C
                         clock pessimism              0.115    12.790    
                         clock uncertainty           -0.154    12.636    
    SLICE_X32Y2          FDRE (Setup_fdre_C_D)        0.081    12.717    design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/ap_enable_reg_pp1_iter1_reg
  -------------------------------------------------------------------
                         required time                         12.717    
                         arrival time                         -10.936    
  -------------------------------------------------------------------
                         slack                                  1.781    

Slack (MET) :             1.909ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/ap_enable_reg_pp0_iter1_reg_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.937ns  (logic 0.580ns (7.307%)  route 7.357ns (92.693%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns = ( 12.752 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11566, routed)       1.650     2.944    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y92         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y92         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          7.357    10.757    design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/ap_rst_n
    SLICE_X26Y1          LUT6 (Prop_lut6_I2_O)        0.124    10.881 r  design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/ap_enable_reg_pp0_iter1_rep__0_i_1/O
                         net (fo=1, routed)           0.000    10.881    design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/ap_enable_reg_pp0_iter1_rep__0_i_1_n_6
    SLICE_X26Y1          FDRE                                         r  design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/ap_enable_reg_pp0_iter1_reg_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11566, routed)       1.573    12.752    design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/ap_clk
    SLICE_X26Y1          FDRE                                         r  design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/ap_enable_reg_pp0_iter1_reg_rep__0/C
                         clock pessimism              0.115    12.867    
                         clock uncertainty           -0.154    12.713    
    SLICE_X26Y1          FDRE (Setup_fdre_C_D)        0.077    12.790    design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/ap_enable_reg_pp0_iter1_reg_rep__0
  -------------------------------------------------------------------
                         required time                         12.790    
                         arrival time                         -10.881    
  -------------------------------------------------------------------
                         slack                                  1.909    

Slack (MET) :             2.029ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/ap_enable_reg_pp0_iter1_reg_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.822ns  (logic 0.580ns (7.415%)  route 7.242ns (92.585%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns = ( 12.752 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11566, routed)       1.650     2.944    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y92         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y92         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          7.242    10.642    design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/ap_rst_n
    SLICE_X26Y1          LUT6 (Prop_lut6_I2_O)        0.124    10.766 r  design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/ap_enable_reg_pp0_iter1_rep__1_i_1/O
                         net (fo=1, routed)           0.000    10.766    design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/ap_enable_reg_pp0_iter1_rep__1_i_1_n_6
    SLICE_X26Y1          FDRE                                         r  design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/ap_enable_reg_pp0_iter1_reg_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11566, routed)       1.573    12.752    design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/ap_clk
    SLICE_X26Y1          FDRE                                         r  design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/ap_enable_reg_pp0_iter1_reg_rep__1/C
                         clock pessimism              0.115    12.867    
                         clock uncertainty           -0.154    12.713    
    SLICE_X26Y1          FDRE (Setup_fdre_C_D)        0.081    12.794    design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/ap_enable_reg_pp0_iter1_reg_rep__1
  -------------------------------------------------------------------
                         required time                         12.794    
                         arrival time                         -10.766    
  -------------------------------------------------------------------
                         slack                                  2.029    

Slack (MET) :             2.059ns  (required time - arrival time)
  Source:                 design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/tmp5_reg_1508_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/b_reg_397_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.740ns  (logic 3.668ns (47.392%)  route 4.072ns (52.608%))
  Logic Levels:           11  (CARRY4=6 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11566, routed)       1.669     2.963    design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/ap_clk
    SLICE_X32Y6          FDRE                                         r  design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/tmp5_reg_1508_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y6          FDRE (Prop_fdre_C_Q)         0.518     3.481 r  design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/tmp5_reg_1508_reg[4]/Q
                         net (fo=2, routed)           1.020     4.501    design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/tmp5_reg_1508[4]
    SLICE_X31Y6          LUT3 (Prop_lut3_I0_O)        0.152     4.653 r  design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/f_reg_354[7]_i_13__0/O
                         net (fo=2, routed)           0.666     5.319    design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/f_reg_354[7]_i_13__0_n_6
    SLICE_X31Y6          LUT4 (Prop_lut4_I3_O)        0.326     5.645 r  design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/f_reg_354[7]_i_17__0/O
                         net (fo=1, routed)           0.000     5.645    design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/f_reg_354[7]_i_17__0_n_6
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.195 r  design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/f_reg_354_reg[7]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     6.195    design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/f_reg_354_reg[7]_i_10__0_n_6
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.309 r  design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/f_reg_354_reg[11]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     6.309    design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/f_reg_354_reg[11]_i_10__0_n_6
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.423 r  design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/f_reg_354_reg[15]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     6.423    design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/f_reg_354_reg[15]_i_10__0_n_6
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.736 r  design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/f_reg_354_reg[19]_i_10__0/O[3]
                         net (fo=4, routed)           1.284     8.020    design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/p_2_in[19]
    SLICE_X40Y22         LUT5 (Prop_lut5_I4_O)        0.306     8.326 r  design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/b_reg_397[23]_i_6__0/O
                         net (fo=2, routed)           0.483     8.809    design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/b_reg_397[23]_i_6__0_n_6
    SLICE_X39Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.933 r  design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/b_reg_397[23]_i_10__0/O
                         net (fo=1, routed)           0.000     8.933    design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/b_reg_397[23]_i_10__0_n_6
    SLICE_X39Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.465 r  design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/b_reg_397_reg[23]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.465    design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/b_reg_397_reg[23]_i_2__0_n_6
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.778 r  design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/b_reg_397_reg[27]_i_2__0/O[3]
                         net (fo=1, routed)           0.619    10.397    design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/a_fu_841_p2[27]
    SLICE_X40Y25         LUT5 (Prop_lut5_I3_O)        0.306    10.703 r  design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/b_reg_397[27]_i_1__0/O
                         net (fo=1, routed)           0.000    10.703    design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/b_reg_397[27]_i_1__0_n_6
    SLICE_X40Y25         FDRE                                         r  design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/b_reg_397_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11566, routed)       1.478    12.658    design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/ap_clk
    SLICE_X40Y25         FDRE                                         r  design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/b_reg_397_reg[27]/C
                         clock pessimism              0.230    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X40Y25         FDRE (Setup_fdre_C_D)        0.029    12.762    design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/b_reg_397_reg[27]
  -------------------------------------------------------------------
                         required time                         12.762    
                         arrival time                         -10.703    
  -------------------------------------------------------------------
                         slack                                  2.059    

Slack (MET) :             2.061ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/ap_enable_reg_pp1_iter0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.708ns  (logic 0.580ns (7.525%)  route 7.128ns (92.475%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 12.675 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11566, routed)       1.650     2.944    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y92         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y92         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          7.128    10.528    design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/ap_rst_n
    SLICE_X32Y2          LUT5 (Prop_lut5_I2_O)        0.124    10.652 r  design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/ap_enable_reg_pp1_iter0_i_1__0/O
                         net (fo=1, routed)           0.000    10.652    design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/ap_enable_reg_pp1_iter0_i_1__0_n_6
    SLICE_X32Y2          FDRE                                         r  design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/ap_enable_reg_pp1_iter0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11566, routed)       1.496    12.675    design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/ap_clk
    SLICE_X32Y2          FDRE                                         r  design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/ap_enable_reg_pp1_iter0_reg/C
                         clock pessimism              0.115    12.790    
                         clock uncertainty           -0.154    12.636    
    SLICE_X32Y2          FDRE (Setup_fdre_C_D)        0.077    12.713    design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/ap_enable_reg_pp1_iter0_reg
  -------------------------------------------------------------------
                         required time                         12.713    
                         arrival time                         -10.652    
  -------------------------------------------------------------------
                         slack                                  2.061    

Slack (MET) :             2.080ns  (required time - arrival time)
  Source:                 design_1_i/sha256_0/inst/grp_sha256_done_fu_114/grp_p_hash_fu_579/tmp_105_i_reg_1503_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_0/inst/grp_sha256_done_fu_114/grp_p_hash_fu_579/b_reg_397_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.709ns  (logic 3.497ns (45.365%)  route 4.212ns (54.635%))
  Logic Levels:           12  (CARRY4=8 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11566, routed)       1.756     3.050    design_1_i/sha256_0/inst/grp_sha256_done_fu_114/grp_p_hash_fu_579/ap_clk
    SLICE_X16Y4          FDRE                                         r  design_1_i/sha256_0/inst/grp_sha256_done_fu_114/grp_p_hash_fu_579/tmp_105_i_reg_1503_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y4          FDRE (Prop_fdre_C_Q)         0.518     3.568 r  design_1_i/sha256_0/inst/grp_sha256_done_fu_114/grp_p_hash_fu_579/tmp_105_i_reg_1503_reg[2]/Q
                         net (fo=2, routed)           0.940     4.508    design_1_i/sha256_0/inst/grp_sha256_done_fu_114/grp_p_hash_fu_579/tmp_105_i_reg_1503[2]
    SLICE_X13Y6          LUT3 (Prop_lut3_I2_O)        0.153     4.661 r  design_1_i/sha256_0/inst/grp_sha256_done_fu_114/grp_p_hash_fu_579/f_reg_354[3]_i_11/O
                         net (fo=2, routed)           0.819     5.481    design_1_i/sha256_0/inst/grp_sha256_done_fu_114/grp_p_hash_fu_579/f_reg_354[3]_i_11_n_6
    SLICE_X13Y6          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588     6.069 r  design_1_i/sha256_0/inst/grp_sha256_done_fu_114/grp_p_hash_fu_579/f_reg_354_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.069    design_1_i/sha256_0/inst/grp_sha256_done_fu_114/grp_p_hash_fu_579/f_reg_354_reg[3]_i_10_n_6
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.382 r  design_1_i/sha256_0/inst/grp_sha256_done_fu_114/grp_p_hash_fu_579/f_reg_354_reg[7]_i_10/O[3]
                         net (fo=4, routed)           0.829     7.211    design_1_i/sha256_0/inst/grp_sha256_done_fu_114/grp_p_hash_fu_579/p_2_in[7]
    SLICE_X19Y16         LUT5 (Prop_lut5_I4_O)        0.306     7.517 r  design_1_i/sha256_0/inst/grp_sha256_done_fu_114/grp_p_hash_fu_579/b_reg_397[11]_i_6/O
                         net (fo=2, routed)           0.880     8.397    design_1_i/sha256_0/inst/grp_sha256_done_fu_114/grp_p_hash_fu_579/b_reg_397[11]_i_6_n_6
    SLICE_X18Y17         LUT6 (Prop_lut6_I0_O)        0.124     8.521 r  design_1_i/sha256_0/inst/grp_sha256_done_fu_114/grp_p_hash_fu_579/b_reg_397[11]_i_10/O
                         net (fo=1, routed)           0.000     8.521    design_1_i/sha256_0/inst/grp_sha256_done_fu_114/grp_p_hash_fu_579/b_reg_397[11]_i_10_n_6
    SLICE_X18Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.034 r  design_1_i/sha256_0/inst/grp_sha256_done_fu_114/grp_p_hash_fu_579/b_reg_397_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.034    design_1_i/sha256_0/inst/grp_sha256_done_fu_114/grp_p_hash_fu_579/b_reg_397_reg[11]_i_2_n_6
    SLICE_X18Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.151 r  design_1_i/sha256_0/inst/grp_sha256_done_fu_114/grp_p_hash_fu_579/b_reg_397_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.151    design_1_i/sha256_0/inst/grp_sha256_done_fu_114/grp_p_hash_fu_579/b_reg_397_reg[15]_i_2_n_6
    SLICE_X18Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.268 r  design_1_i/sha256_0/inst/grp_sha256_done_fu_114/grp_p_hash_fu_579/b_reg_397_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.268    design_1_i/sha256_0/inst/grp_sha256_done_fu_114/grp_p_hash_fu_579/b_reg_397_reg[19]_i_2_n_6
    SLICE_X18Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.385 r  design_1_i/sha256_0/inst/grp_sha256_done_fu_114/grp_p_hash_fu_579/b_reg_397_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.385    design_1_i/sha256_0/inst/grp_sha256_done_fu_114/grp_p_hash_fu_579/b_reg_397_reg[23]_i_2_n_6
    SLICE_X18Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.502 r  design_1_i/sha256_0/inst/grp_sha256_done_fu_114/grp_p_hash_fu_579/b_reg_397_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.502    design_1_i/sha256_0/inst/grp_sha256_done_fu_114/grp_p_hash_fu_579/b_reg_397_reg[27]_i_2_n_6
    SLICE_X18Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.721 r  design_1_i/sha256_0/inst/grp_sha256_done_fu_114/grp_p_hash_fu_579/b_reg_397_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.743    10.464    design_1_i/sha256_0/inst/grp_sha256_done_fu_114/grp_p_hash_fu_579/a_fu_841_p2[28]
    SLICE_X24Y24         LUT5 (Prop_lut5_I0_O)        0.295    10.759 r  design_1_i/sha256_0/inst/grp_sha256_done_fu_114/grp_p_hash_fu_579/b_reg_397[28]_i_1/O
                         net (fo=1, routed)           0.000    10.759    design_1_i/sha256_0/inst/grp_sha256_done_fu_114/grp_p_hash_fu_579/b_reg_397[28]_i_1_n_6
    SLICE_X24Y24         FDRE                                         r  design_1_i/sha256_0/inst/grp_sha256_done_fu_114/grp_p_hash_fu_579/b_reg_397_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11566, routed)       1.555    12.734    design_1_i/sha256_0/inst/grp_sha256_done_fu_114/grp_p_hash_fu_579/ap_clk
    SLICE_X24Y24         FDRE                                         r  design_1_i/sha256_0/inst/grp_sha256_done_fu_114/grp_p_hash_fu_579/b_reg_397_reg[28]/C
                         clock pessimism              0.230    12.964    
                         clock uncertainty           -0.154    12.810    
    SLICE_X24Y24         FDRE (Setup_fdre_C_D)        0.029    12.839    design_1_i/sha256_0/inst/grp_sha256_done_fu_114/grp_p_hash_fu_579/b_reg_397_reg[28]
  -------------------------------------------------------------------
                         required time                         12.839    
                         arrival time                         -10.759    
  -------------------------------------------------------------------
                         slack                                  2.080    

Slack (MET) :             2.092ns  (required time - arrival time)
  Source:                 design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/tmp5_reg_1508_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/b_reg_397_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.707ns  (logic 3.782ns (49.070%)  route 3.925ns (50.930%))
  Logic Levels:           12  (CARRY4=7 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11566, routed)       1.669     2.963    design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/ap_clk
    SLICE_X32Y6          FDRE                                         r  design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/tmp5_reg_1508_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y6          FDRE (Prop_fdre_C_Q)         0.518     3.481 r  design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/tmp5_reg_1508_reg[4]/Q
                         net (fo=2, routed)           1.020     4.501    design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/tmp5_reg_1508[4]
    SLICE_X31Y6          LUT3 (Prop_lut3_I0_O)        0.152     4.653 r  design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/f_reg_354[7]_i_13__0/O
                         net (fo=2, routed)           0.666     5.319    design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/f_reg_354[7]_i_13__0_n_6
    SLICE_X31Y6          LUT4 (Prop_lut4_I3_O)        0.326     5.645 r  design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/f_reg_354[7]_i_17__0/O
                         net (fo=1, routed)           0.000     5.645    design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/f_reg_354[7]_i_17__0_n_6
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.195 r  design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/f_reg_354_reg[7]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     6.195    design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/f_reg_354_reg[7]_i_10__0_n_6
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.309 r  design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/f_reg_354_reg[11]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     6.309    design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/f_reg_354_reg[11]_i_10__0_n_6
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.423 r  design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/f_reg_354_reg[15]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     6.423    design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/f_reg_354_reg[15]_i_10__0_n_6
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.736 r  design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/f_reg_354_reg[19]_i_10__0/O[3]
                         net (fo=4, routed)           1.284     8.020    design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/p_2_in[19]
    SLICE_X40Y22         LUT5 (Prop_lut5_I4_O)        0.306     8.326 r  design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/b_reg_397[23]_i_6__0/O
                         net (fo=2, routed)           0.483     8.809    design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/b_reg_397[23]_i_6__0_n_6
    SLICE_X39Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.933 r  design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/b_reg_397[23]_i_10__0/O
                         net (fo=1, routed)           0.000     8.933    design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/b_reg_397[23]_i_10__0_n_6
    SLICE_X39Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.465 r  design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/b_reg_397_reg[23]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.465    design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/b_reg_397_reg[23]_i_2__0_n_6
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.579 r  design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/b_reg_397_reg[27]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.579    design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/b_reg_397_reg[27]_i_2__0_n_6
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.892 r  design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/b_reg_397_reg[31]_i_2__0/O[3]
                         net (fo=1, routed)           0.473    10.364    design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/a_fu_841_p2[31]
    SLICE_X41Y25         LUT5 (Prop_lut5_I3_O)        0.306    10.670 r  design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/b_reg_397[31]_i_1__0/O
                         net (fo=1, routed)           0.000    10.670    design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/b_reg_397[31]_i_1__0_n_6
    SLICE_X41Y25         FDRE                                         r  design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/b_reg_397_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11566, routed)       1.478    12.658    design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/ap_clk
    SLICE_X41Y25         FDRE                                         r  design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/b_reg_397_reg[31]/C
                         clock pessimism              0.230    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X41Y25         FDRE (Setup_fdre_C_D)        0.029    12.762    design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/b_reg_397_reg[31]
  -------------------------------------------------------------------
                         required time                         12.762    
                         arrival time                         -10.670    
  -------------------------------------------------------------------
                         slack                                  2.092    

Slack (MET) :             2.103ns  (required time - arrival time)
  Source:                 design_1_i/sha256_0/inst/grp_sha256_done_fu_114/grp_p_hash_fu_579/tmp_105_i_reg_1503_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_0/inst/grp_sha256_done_fu_114/grp_p_hash_fu_579/b_reg_397_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.742ns  (logic 3.605ns (46.567%)  route 4.137ns (53.433%))
  Logic Levels:           12  (CARRY4=8 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 12.743 - 10.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11566, routed)       1.756     3.050    design_1_i/sha256_0/inst/grp_sha256_done_fu_114/grp_p_hash_fu_579/ap_clk
    SLICE_X16Y4          FDRE                                         r  design_1_i/sha256_0/inst/grp_sha256_done_fu_114/grp_p_hash_fu_579/tmp_105_i_reg_1503_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y4          FDRE (Prop_fdre_C_Q)         0.518     3.568 r  design_1_i/sha256_0/inst/grp_sha256_done_fu_114/grp_p_hash_fu_579/tmp_105_i_reg_1503_reg[2]/Q
                         net (fo=2, routed)           0.940     4.508    design_1_i/sha256_0/inst/grp_sha256_done_fu_114/grp_p_hash_fu_579/tmp_105_i_reg_1503[2]
    SLICE_X13Y6          LUT3 (Prop_lut3_I2_O)        0.153     4.661 r  design_1_i/sha256_0/inst/grp_sha256_done_fu_114/grp_p_hash_fu_579/f_reg_354[3]_i_11/O
                         net (fo=2, routed)           0.819     5.481    design_1_i/sha256_0/inst/grp_sha256_done_fu_114/grp_p_hash_fu_579/f_reg_354[3]_i_11_n_6
    SLICE_X13Y6          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588     6.069 r  design_1_i/sha256_0/inst/grp_sha256_done_fu_114/grp_p_hash_fu_579/f_reg_354_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.069    design_1_i/sha256_0/inst/grp_sha256_done_fu_114/grp_p_hash_fu_579/f_reg_354_reg[3]_i_10_n_6
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.382 r  design_1_i/sha256_0/inst/grp_sha256_done_fu_114/grp_p_hash_fu_579/f_reg_354_reg[7]_i_10/O[3]
                         net (fo=4, routed)           0.829     7.211    design_1_i/sha256_0/inst/grp_sha256_done_fu_114/grp_p_hash_fu_579/p_2_in[7]
    SLICE_X19Y16         LUT5 (Prop_lut5_I4_O)        0.306     7.517 r  design_1_i/sha256_0/inst/grp_sha256_done_fu_114/grp_p_hash_fu_579/b_reg_397[11]_i_6/O
                         net (fo=2, routed)           0.880     8.397    design_1_i/sha256_0/inst/grp_sha256_done_fu_114/grp_p_hash_fu_579/b_reg_397[11]_i_6_n_6
    SLICE_X18Y17         LUT6 (Prop_lut6_I0_O)        0.124     8.521 r  design_1_i/sha256_0/inst/grp_sha256_done_fu_114/grp_p_hash_fu_579/b_reg_397[11]_i_10/O
                         net (fo=1, routed)           0.000     8.521    design_1_i/sha256_0/inst/grp_sha256_done_fu_114/grp_p_hash_fu_579/b_reg_397[11]_i_10_n_6
    SLICE_X18Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.034 r  design_1_i/sha256_0/inst/grp_sha256_done_fu_114/grp_p_hash_fu_579/b_reg_397_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.034    design_1_i/sha256_0/inst/grp_sha256_done_fu_114/grp_p_hash_fu_579/b_reg_397_reg[11]_i_2_n_6
    SLICE_X18Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.151 r  design_1_i/sha256_0/inst/grp_sha256_done_fu_114/grp_p_hash_fu_579/b_reg_397_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.151    design_1_i/sha256_0/inst/grp_sha256_done_fu_114/grp_p_hash_fu_579/b_reg_397_reg[15]_i_2_n_6
    SLICE_X18Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.268 r  design_1_i/sha256_0/inst/grp_sha256_done_fu_114/grp_p_hash_fu_579/b_reg_397_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.268    design_1_i/sha256_0/inst/grp_sha256_done_fu_114/grp_p_hash_fu_579/b_reg_397_reg[19]_i_2_n_6
    SLICE_X18Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.385 r  design_1_i/sha256_0/inst/grp_sha256_done_fu_114/grp_p_hash_fu_579/b_reg_397_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.385    design_1_i/sha256_0/inst/grp_sha256_done_fu_114/grp_p_hash_fu_579/b_reg_397_reg[23]_i_2_n_6
    SLICE_X18Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.502 r  design_1_i/sha256_0/inst/grp_sha256_done_fu_114/grp_p_hash_fu_579/b_reg_397_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.502    design_1_i/sha256_0/inst/grp_sha256_done_fu_114/grp_p_hash_fu_579/b_reg_397_reg[27]_i_2_n_6
    SLICE_X18Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.817 r  design_1_i/sha256_0/inst/grp_sha256_done_fu_114/grp_p_hash_fu_579/b_reg_397_reg[31]_i_2/O[3]
                         net (fo=1, routed)           0.668    10.485    design_1_i/sha256_0/inst/grp_sha256_done_fu_114/grp_p_hash_fu_579/a_fu_841_p2[31]
    SLICE_X22Y26         LUT5 (Prop_lut5_I0_O)        0.307    10.792 r  design_1_i/sha256_0/inst/grp_sha256_done_fu_114/grp_p_hash_fu_579/b_reg_397[31]_i_1/O
                         net (fo=1, routed)           0.000    10.792    design_1_i/sha256_0/inst/grp_sha256_done_fu_114/grp_p_hash_fu_579/b_reg_397[31]_i_1_n_6
    SLICE_X22Y26         FDRE                                         r  design_1_i/sha256_0/inst/grp_sha256_done_fu_114/grp_p_hash_fu_579/b_reg_397_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11566, routed)       1.563    12.743    design_1_i/sha256_0/inst/grp_sha256_done_fu_114/grp_p_hash_fu_579/ap_clk
    SLICE_X22Y26         FDRE                                         r  design_1_i/sha256_0/inst/grp_sha256_done_fu_114/grp_p_hash_fu_579/b_reg_397_reg[31]/C
                         clock pessimism              0.230    12.972    
                         clock uncertainty           -0.154    12.818    
    SLICE_X22Y26         FDRE (Setup_fdre_C_D)        0.077    12.895    design_1_i/sha256_0/inst/grp_sha256_done_fu_114/grp_p_hash_fu_579/b_reg_397_reg[31]
  -------------------------------------------------------------------
                         required time                         12.895    
                         arrival time                         -10.792    
  -------------------------------------------------------------------
                         slack                                  2.103    

Slack (MET) :             2.148ns  (required time - arrival time)
  Source:                 design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/tmp5_reg_1508_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/b_reg_397_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.655ns  (logic 3.590ns (46.899%)  route 4.065ns (53.101%))
  Logic Levels:           11  (CARRY4=6 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11566, routed)       1.669     2.963    design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/ap_clk
    SLICE_X32Y6          FDRE                                         r  design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/tmp5_reg_1508_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y6          FDRE (Prop_fdre_C_Q)         0.518     3.481 r  design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/tmp5_reg_1508_reg[4]/Q
                         net (fo=2, routed)           1.020     4.501    design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/tmp5_reg_1508[4]
    SLICE_X31Y6          LUT3 (Prop_lut3_I0_O)        0.152     4.653 r  design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/f_reg_354[7]_i_13__0/O
                         net (fo=2, routed)           0.666     5.319    design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/f_reg_354[7]_i_13__0_n_6
    SLICE_X31Y6          LUT4 (Prop_lut4_I3_O)        0.326     5.645 r  design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/f_reg_354[7]_i_17__0/O
                         net (fo=1, routed)           0.000     5.645    design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/f_reg_354[7]_i_17__0_n_6
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.195 r  design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/f_reg_354_reg[7]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     6.195    design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/f_reg_354_reg[7]_i_10__0_n_6
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.309 r  design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/f_reg_354_reg[11]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     6.309    design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/f_reg_354_reg[11]_i_10__0_n_6
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.423 r  design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/f_reg_354_reg[15]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     6.423    design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/f_reg_354_reg[15]_i_10__0_n_6
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.736 r  design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/f_reg_354_reg[19]_i_10__0/O[3]
                         net (fo=4, routed)           1.284     8.020    design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/p_2_in[19]
    SLICE_X40Y22         LUT5 (Prop_lut5_I4_O)        0.306     8.326 r  design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/b_reg_397[23]_i_6__0/O
                         net (fo=2, routed)           0.483     8.809    design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/b_reg_397[23]_i_6__0_n_6
    SLICE_X39Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.933 r  design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/b_reg_397[23]_i_10__0/O
                         net (fo=1, routed)           0.000     8.933    design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/b_reg_397[23]_i_10__0_n_6
    SLICE_X39Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.465 r  design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/b_reg_397_reg[23]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.465    design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/b_reg_397_reg[23]_i_2__0_n_6
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.704 r  design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/b_reg_397_reg[27]_i_2__0/O[2]
                         net (fo=1, routed)           0.612    10.316    design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/a_fu_841_p2[26]
    SLICE_X39Y26         LUT5 (Prop_lut5_I3_O)        0.302    10.618 r  design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/b_reg_397[26]_i_1__0/O
                         net (fo=1, routed)           0.000    10.618    design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/b_reg_397[26]_i_1__0_n_6
    SLICE_X39Y26         FDRE                                         r  design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/b_reg_397_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11566, routed)       1.480    12.660    design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/ap_clk
    SLICE_X39Y26         FDRE                                         r  design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/b_reg_397_reg[26]/C
                         clock pessimism              0.230    12.889    
                         clock uncertainty           -0.154    12.735    
    SLICE_X39Y26         FDRE (Setup_fdre_C_D)        0.031    12.766    design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/b_reg_397_reg[26]
  -------------------------------------------------------------------
                         required time                         12.766    
                         arrival time                         -10.618    
  -------------------------------------------------------------------
                         slack                                  2.148    

Slack (MET) :             2.194ns  (required time - arrival time)
  Source:                 design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/tmp5_reg_1508_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/b_reg_397_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.605ns  (logic 3.684ns (48.443%)  route 3.921ns (51.557%))
  Logic Levels:           12  (CARRY4=7 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11566, routed)       1.669     2.963    design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/ap_clk
    SLICE_X32Y6          FDRE                                         r  design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/tmp5_reg_1508_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y6          FDRE (Prop_fdre_C_Q)         0.518     3.481 r  design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/tmp5_reg_1508_reg[4]/Q
                         net (fo=2, routed)           1.020     4.501    design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/tmp5_reg_1508[4]
    SLICE_X31Y6          LUT3 (Prop_lut3_I0_O)        0.152     4.653 r  design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/f_reg_354[7]_i_13__0/O
                         net (fo=2, routed)           0.666     5.319    design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/f_reg_354[7]_i_13__0_n_6
    SLICE_X31Y6          LUT4 (Prop_lut4_I3_O)        0.326     5.645 r  design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/f_reg_354[7]_i_17__0/O
                         net (fo=1, routed)           0.000     5.645    design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/f_reg_354[7]_i_17__0_n_6
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.195 r  design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/f_reg_354_reg[7]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     6.195    design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/f_reg_354_reg[7]_i_10__0_n_6
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.309 r  design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/f_reg_354_reg[11]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     6.309    design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/f_reg_354_reg[11]_i_10__0_n_6
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.423 r  design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/f_reg_354_reg[15]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     6.423    design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/f_reg_354_reg[15]_i_10__0_n_6
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.736 r  design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/f_reg_354_reg[19]_i_10__0/O[3]
                         net (fo=4, routed)           1.284     8.020    design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/p_2_in[19]
    SLICE_X40Y22         LUT5 (Prop_lut5_I4_O)        0.306     8.326 r  design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/b_reg_397[23]_i_6__0/O
                         net (fo=2, routed)           0.483     8.809    design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/b_reg_397[23]_i_6__0_n_6
    SLICE_X39Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.933 r  design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/b_reg_397[23]_i_10__0/O
                         net (fo=1, routed)           0.000     8.933    design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/b_reg_397[23]_i_10__0_n_6
    SLICE_X39Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.465 r  design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/b_reg_397_reg[23]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.465    design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/b_reg_397_reg[23]_i_2__0_n_6
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.579 r  design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/b_reg_397_reg[27]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.579    design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/b_reg_397_reg[27]_i_2__0_n_6
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.801 r  design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/b_reg_397_reg[31]_i_2__0/O[0]
                         net (fo=1, routed)           0.468    10.269    design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/a_fu_841_p2[28]
    SLICE_X40Y24         LUT5 (Prop_lut5_I3_O)        0.299    10.568 r  design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/b_reg_397[28]_i_1__0/O
                         net (fo=1, routed)           0.000    10.568    design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/b_reg_397[28]_i_1__0_n_6
    SLICE_X40Y24         FDRE                                         r  design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/b_reg_397_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11566, routed)       1.478    12.658    design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/ap_clk
    SLICE_X40Y24         FDRE                                         r  design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/b_reg_397_reg[28]/C
                         clock pessimism              0.230    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X40Y24         FDRE (Setup_fdre_C_D)        0.029    12.762    design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/b_reg_397_reg[28]
  -------------------------------------------------------------------
                         required time                         12.762    
                         arrival time                         -10.568    
  -------------------------------------------------------------------
                         slack                                  2.194    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.186ns (43.987%)  route 0.237ns (56.014%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11566, routed)       0.557     0.893    design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/aclk
    SLICE_X39Y50         FDRE                                         r  design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y50         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg_reg[4]/Q
                         net (fo=1, routed)           0.136     1.170    design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/m_read_cmd_mesg[4]
    SLICE_X39Y50         LUT3 (Prop_lut3_I1_O)        0.045     1.215 r  design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/s_axi_ruser[67]_INST_0/O
                         net (fo=1, routed)           0.101     1.315    design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/DIC1
    SLICE_X36Y49         RAMD32                                       r  design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11566, routed)       0.830     1.196    design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X36Y49         RAMD32                                       r  design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
                         clock pessimism             -0.030     1.166    
    SLICE_X36Y49         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114     1.280    design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.280    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/smartconnect_0/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11566, routed)       0.564     0.900    design_1_i/smartconnect_0/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X33Y44         FDRE                                         r  design_1_i/smartconnect_0/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y44         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  design_1_i/smartconnect_0/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][12]/Q
                         net (fo=1, routed)           0.056     1.096    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/DIA0
    SLICE_X32Y44         RAMD32                                       r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11566, routed)       0.830     1.196    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/WCLK
    SLICE_X32Y44         RAMD32                                       r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/CLK
                         clock pessimism             -0.283     0.913    
    SLICE_X32Y44         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.059    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           1.096    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/smartconnect_0/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11566, routed)       0.589     0.924    design_1_i/smartconnect_0/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X27Y39         FDRE                                         r  design_1_i/smartconnect_0/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y39         FDRE (Prop_fdre_C_Q)         0.141     1.066 r  design_1_i/smartconnect_0/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][24]/Q
                         net (fo=1, routed)           0.056     1.121    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/DIA0
    SLICE_X26Y39         RAMD32                                       r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11566, routed)       0.857     1.223    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/WCLK
    SLICE_X26Y39         RAMD32                                       r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA/CLK
                         clock pessimism             -0.286     0.938    
    SLICE_X26Y39         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.084    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         -1.085    
                         arrival time                           1.121    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/smartconnect_1/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][126]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11566, routed)       0.546     0.882    design_1_i/smartconnect_1/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X37Y72         FDRE                                         r  design_1_i/smartconnect_1/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][126]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y72         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  design_1_i/smartconnect_1/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][126]/Q
                         net (fo=1, routed)           0.056     1.078    design_1_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/DIA0
    SLICE_X36Y72         RAMD32                                       r  design_1_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11566, routed)       0.811     1.177    design_1_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/WCLK
    SLICE_X36Y72         RAMD32                                       r  design_1_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA/CLK
                         clock pessimism             -0.282     0.895    
    SLICE_X36Y72         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.042    design_1_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA
  -------------------------------------------------------------------
                         required time                         -1.042    
                         arrival time                           1.078    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/smartconnect_1/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][72]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11566, routed)       0.548     0.884    design_1_i/smartconnect_1/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X37Y80         FDRE                                         r  design_1_i/smartconnect_1/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y80         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  design_1_i/smartconnect_1/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][72]/Q
                         net (fo=1, routed)           0.056     1.080    design_1_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/DIA0
    SLICE_X36Y80         RAMD32                                       r  design_1_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11566, routed)       0.814     1.180    design_1_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/WCLK
    SLICE_X36Y80         RAMD32                                       r  design_1_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA/CLK
                         clock pessimism             -0.283     0.897    
    SLICE_X36Y80         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.044    design_1_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA
  -------------------------------------------------------------------
                         required time                         -1.044    
                         arrival time                           1.080    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/smartconnect_1/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][90]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11566, routed)       0.544     0.880    design_1_i/smartconnect_1/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X37Y73         FDRE                                         r  design_1_i/smartconnect_1/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y73         FDRE (Prop_fdre_C_Q)         0.141     1.021 r  design_1_i/smartconnect_1/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][90]/Q
                         net (fo=1, routed)           0.056     1.076    design_1_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/DIA0
    SLICE_X36Y73         RAMD32                                       r  design_1_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11566, routed)       0.809     1.175    design_1_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/WCLK
    SLICE_X36Y73         RAMD32                                       r  design_1_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA/CLK
                         clock pessimism             -0.282     0.893    
    SLICE_X36Y73         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.040    design_1_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA
  -------------------------------------------------------------------
                         required time                         -1.040    
                         arrival time                           1.076    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/smartconnect_1/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][78]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11566, routed)       0.570     0.906    design_1_i/smartconnect_1/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X31Y67         FDRE                                         r  design_1_i/smartconnect_1/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][78]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y67         FDRE (Prop_fdre_C_Q)         0.141     1.047 r  design_1_i/smartconnect_1/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][78]/Q
                         net (fo=1, routed)           0.056     1.102    design_1_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/DIA0
    SLICE_X30Y67         RAMD32                                       r  design_1_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11566, routed)       0.836     1.202    design_1_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/WCLK
    SLICE_X30Y67         RAMD32                                       r  design_1_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA/CLK
                         clock pessimism             -0.283     0.919    
    SLICE_X30Y67         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.066    design_1_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA
  -------------------------------------------------------------------
                         required time                         -1.066    
                         arrival time                           1.102    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/smartconnect_0/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][132]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11566, routed)       0.625     0.961    design_1_i/smartconnect_0/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X5Y43          FDRE                                         r  design_1_i/smartconnect_0/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][132]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDRE (Prop_fdre_C_Q)         0.141     1.102 r  design_1_i/smartconnect_0/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][132]/Q
                         net (fo=1, routed)           0.056     1.157    design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/DIA0
    SLICE_X4Y43          RAMD32                                       r  design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11566, routed)       0.894     1.260    design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/WCLK
    SLICE_X4Y43          RAMD32                                       r  design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMA/CLK
                         clock pessimism             -0.286     0.974    
    SLICE_X4Y43          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.120    design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMA
  -------------------------------------------------------------------
                         required time                         -1.120    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/smartconnect_0/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11566, routed)       0.595     0.931    design_1_i/smartconnect_0/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X19Y43         FDRE                                         r  design_1_i/smartconnect_0/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y43         FDRE (Prop_fdre_C_Q)         0.141     1.072 r  design_1_i/smartconnect_0/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][18]/Q
                         net (fo=1, routed)           0.056     1.127    design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/DIA0
    SLICE_X18Y43         RAMD32                                       r  design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11566, routed)       0.865     1.231    design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/WCLK
    SLICE_X18Y43         RAMD32                                       r  design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA/CLK
                         clock pessimism             -0.287     0.944    
    SLICE_X18Y43         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.090    design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           1.127    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/smartconnect_0/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][66]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11566, routed)       0.595     0.931    design_1_i/smartconnect_0/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X17Y45         FDRE                                         r  design_1_i/smartconnect_0/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y45         FDRE (Prop_fdre_C_Q)         0.141     1.072 r  design_1_i/smartconnect_0/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][66]/Q
                         net (fo=1, routed)           0.056     1.127    design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/DIA0
    SLICE_X16Y45         RAMD32                                       r  design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11566, routed)       0.865     1.231    design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/WCLK
    SLICE_X16Y45         RAMD32                                       r  design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMA/CLK
                         clock pessimism             -0.287     0.944    
    SLICE_X16Y45         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.090    design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMA
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           1.127    
  -------------------------------------------------------------------
                         slack                                  0.037    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y8   design_1_i/sha256_0/inst/grp_sha256_done_fu_114/hash_tmp_U/sha256_done_hash_bkb_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y8   design_1_i/sha256_0/inst/grp_sha256_done_fu_114/hash_tmp_U/sha256_done_hash_bkb_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y0   design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/W_U/p_hash_W_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y0   design_1_i/sha256_0/inst/grp_sha256_hash_fu_135/grp_p_hash_fu_166/W_U/p_hash_W_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y0   design_1_i/sha256_0/inst/grp_sha256_done_fu_114/grp_p_hash_fu_579/W_U/p_hash_W_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y0   design_1_i/sha256_0/inst/grp_sha256_done_fu_114/grp_p_hash_fu_579/W_U/p_hash_W_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y12  design_1_i/sha256_0/inst/sha256_OUTPUT_r_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y14  design_1_i/sha256_0/inst/sha256_INPUT_r_m_axi_U/bus_read/buff_rdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y14  design_1_i/sha256_0/inst/sha256_INPUT_r_m_axi_U/bus_read/buff_rdata/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y2   design_1_i/sha256_0/inst/sha256_buf_U/sha256_sha256_buf_ram_U/ram_reg/CLKARDCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y78  design_1_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y78  design_1_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y78  design_1_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y78  design_1_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y78  design_1_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y78  design_1_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y78  design_1_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y78  design_1_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y78  design_1_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y78  design_1_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y41  design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y41  design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y41  design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y41  design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y41  design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y41  design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y41  design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y41  design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y41  design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y41  design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMC_D1/CLK



