A verilog implementation of a single cycle RISC processor with a redused instruction set similar to MIPS ISA.
