WARNING | 2018-04-08 20:46:53,296 | [34mangr.analyses.disassembly_utils[0m | [34mYour verison of capstone does not support MIPS instruction groups.[0m
WARNING | 2018-04-08 20:46:53,339 | [37mcle.elf[0m | [37mno segments identified in PT_LOAD[0m
WARNING | 2018-04-08 20:46:53,425 | [33mcle.loader[0m | [33mThe main binary is a position-independent executable. It is being loaded with a base address of 0x400000.[0m
<Arch AMD64 (LE)>
4194304
./instructions/cvtss2sd_xmm_xmm/cvtss2sd_xmm_xmm.o
IRSB {
   t0:Ity_F32 t1:Ity_F64 t2:Ity_I64 t3:Ity_I64 t4:Ity_I64 t5:Ity_I64

   00 | ------ IMark(0x400000, 4, 0) ------
   01 | t0 = GET:F32(ymm2)
   02 | t1 = F32toF64(t0)
   03 | PUT(ymm1) = t1
   04 | PUT(pc) = 0x0000000000400004
   05 | ------ IMark(0x400004, 1, 0) ------
   06 | t2 = GET:I64(rsp)
   07 | t3 = LDle:I64(t2)
   08 | t4 = Add64(t2,0x0000000000000008)
   09 | PUT(rsp) = t4
   10 | t5 = Sub64(t4,0x0000000000000080)
   11 | ====== AbiHint(0xt5, 128, t3) ======
   NEXT: PUT(rip) = t3; Ijk_Ret
}
