===== Simulator configuration =====
  BLOCKSIZE:                        16
  L1_SIZE:                          4096
  L1_ASSOC:                         4
  VC_NUM_BLOCKS:                    0
  L2_SIZE:                          0
  L2_ASSOC:                         0
  trace_file:                       gcc_trace.txt

===== L1 contents =====
  set   0:   1000c5    100147 D  1000cc D  1000bd D
  set   1:   100147 D  1000cc D  1000fa D  100146 D
  set   2:   100147 D  1000cc D  1000fc D  1000da D
  set   3:   100147 D  1000cc D  100146 D  100154 D
  set   4:   1000c5    100147 D  1000cc D  100146 D
  set   5:   1000c5    1000cc D  100147 D  100146 D
  set   6:   100147 D  100146 D  100158 D  100157 D
  set   7:   1000c5    1000d6 D  100147 D  1000d8 D
  set   8:   1000c5    100147 D  100146 D  1000d6 D
  set   9:   1000bd D  100147 D  100146 D  10007c  
  set  10:   1000bd    10007d    100147 D  1000c5  
  set  11:   1000c5    1000d9 D  100146 D  100158 D
  set  12:   1000d9 D  1000d6 D  100146 D  100158 D
  set  13:   1000c5    1000d9 D  100146 D  1000f2 D
  set  14:   1000d6    10007d    1000d9 D  1000fb D
  set  15:   1000d9 D  10007d    100146 D  100158 D
  set  16:   1ec0ce D  1000d9 D  100146 D  100158 D
  set  17:   10007d    1000d9 D  1000d5    100146 D
  set  18:   10007d    1000d9 D  1000d5    100146 D
  set  19:   1000d9 D  1000d5    1ec0ce D  100146 D
  set  20:   10007d    1000d5    1000fe D  10010a D
  set  21:   10010a D  1000d5    100146 D  1000d7  
  set  22:   1000d5    10010a D  100146 D  100158 D
  set  23:   10009d    1000d5    100146 D  1ec0ce D
  set  24:   1000f9    1000c5 D  10009d    1000d5  
  set  25:   1000d5    100146 D  1000fa D  100158 D
  set  26:   100146 D  1000d9 D  100158 D  100145 D
  set  27:   10009d    100146 D  1000ff D  100111 D
  set  28:   10009d    100146 D  100158 D  1000fe  
  set  29:   10009d    100146 D  1000d9 D  1000d4 D
  set  30:   100146 D  100111 D  100158 D  100145 D
  set  31:   1000fc D  100146 D  10009d    100111 D
  set  32:   100146 D  1000e7    1000e8 D  1ec0ce D
  set  33:   100146 D  1000d5    1000e8 D  100111 D
  set  34:   1000e0 D  1000a9 D  100146 D  10009d  
  set  35:   100146 D  10009d    100158 D  100152 D
  set  36:   100111 D  100146 D  100120    1000e0 D
  set  37:   1000e0 D  1000a4    100146 D  10009d  
  set  38:   100146 D  1000e0 D  1000de D  1000fe D
  set  39:   100146 D  1000e0 D  100158 D  100152 D
  set  40:   1000c7 D  1000a4    100146 D  10011f  
  set  41:   1000c7 D  10007c    100146 D  10011f  
  set  42:   100146 D  10011f    1000c7 D  100145 D
  set  43:   100004    100146 D  10011f    1000c7 D
  set  44:   100004    100146 D  10011f    1000d6 D
  set  45:   100004    10007c    10011f    100146 D
  set  46:   100004    1000a4    100146 D  10011f  
  set  47:   100004    10011f    100146 D  10007c  
  set  48:   100004    10007c    10011f    100146 D
  set  49:   100004    1000bd D  1000a4    10011f  
  set  50:   100004    10007c    10011f    100146 D
  set  51:   100004    10011f    100146 D  1000bd D
  set  52:   100004    10011f    100146 D  1000c7 D
  set  53:   100004    10011f    100146 D  1000d5 D
  set  54:   100004    10011f    100146 D  100145 D
  set  55:   1000d5    10011f    100146 D  1000c6 D
  set  56:   1000c7 D  10011f    100146 D  1000c6 D
  set  57:   1000d5    100146 D  1000c6 D  100145 D
  set  58:   100146 D  1000c6 D  1000d9 D  1000d5 D
  set  59:   100146 D  1000c6 D  1000e8 D  1000fa D
  set  60:   100146 D  1000c6 D  1000d6 D  1000d3 D
  set  61:   1000c6 D  100146 D  1000fa D  1000d6 D
  set  62:   1000c6 D  100146 D  1000cb D  1000d3 D
  set  63:   1000c6 D  100146 D  1000cb D  1000d4 D

===== Simulation results =====
  a. number of L1 reads:                       63640
  b. number of L1 read misses:                  2931
  c. number of L1 writes:                      36360
  d. number of L1 write misses:                 4623
  e. number of swap requests:                      0
  f. swap request rate:                       0.0000
  g. number of swaps:                              0
  h. combined L1+VC miss rate:                0.0755
  i. number writebacks from L1/VC:              4826
  j. number of L2 reads:                           0
  k. number of L2 read misses:                     0
  l. number of L2 writes:                          0
  m. number of L2 write misses:                    0
  n. L2 miss rate:                            0.0000
  o. number of writebacks from L2:                 0
  p. total memory traffic:                     12380
