0.6
2018.3
Dec  7 2018
00:33:28
D:/aqover-pc/Documents/Learning/HW Lab I/Verilog/Lab02.sim/sim_clockDivider/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/aqover-pc/Documents/Learning/HW Lab I/Verilog/Lab02.srcs/sim_1/new/testerClockDivider.v,1548796181,verilog,,,,testerClockDivider,,,,,,,,
D:/aqover-pc/Documents/Learning/HW Lab I/Verilog/Lab02.srcs/sources_1/new/timeClockDivider.v,1548796438,verilog,,D:/aqover-pc/Documents/Learning/HW Lab I/Verilog/Lab02.srcs/sim_1/new/testerClockDivider.v,,dFlipFlop;timeClockDivider,,,,,,,,
