{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1670039339981 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1670039339981 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 03 11:48:59 2022 " "Processing started: Sat Dec 03 11:48:59 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1670039339981 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1670039339981 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PWM_GEN -c PWM_GEN " "Command: quartus_map --read_settings_files=on --write_settings_files=off PWM_GEN -c PWM_GEN" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1670039339982 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "8 8 16 " "Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1670039340154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/digital-electronic-technology/lab/experiment_8/rtl/data_comparator.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/digital-electronic-technology/lab/experiment_8/rtl/data_comparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Comparator " "Found entity 1: Data_Comparator" {  } { { "../rtl/Data_Comparator.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_8/rtl/Data_Comparator.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670039340176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670039340176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/digital-electronic-technology/lab/experiment_8/rtl/divider.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/digital-electronic-technology/lab/experiment_8/rtl/divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 Divider " "Found entity 1: Divider" {  } { { "../rtl/Divider.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_8/rtl/Divider.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670039340177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670039340177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/digital-electronic-technology/lab/experiment_8/rtl/pwm_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/digital-electronic-technology/lab/experiment_8/rtl/pwm_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 PWM_GEN " "Found entity 1: PWM_GEN" {  } { { "../rtl/PWM_GEN.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_8/rtl/PWM_GEN.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670039340178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670039340178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/digital-electronic-technology/lab/experiment_8/rtl/register.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/digital-electronic-technology/lab/experiment_8/rtl/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "../rtl/Register.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_8/rtl/Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670039340179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670039340179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/digital-electronic-technology/lab/experiment_8/rtl/count_256.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/digital-electronic-technology/lab/experiment_8/rtl/count_256.v" { { "Info" "ISGN_ENTITY_NAME" "1 Count_256 " "Found entity 1: Count_256" {  } { { "../rtl/Count_256.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_8/rtl/Count_256.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670039340180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670039340180 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pwn_set PWM_GEN.v(19) " "Verilog HDL Implicit Net warning at PWM_GEN.v(19): created implicit net for \"pwn_set\"" {  } { { "../rtl/PWM_GEN.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_8/rtl/PWM_GEN.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670039340180 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pwm_width PWM_GEN.v(19) " "Verilog HDL Implicit Net warning at PWM_GEN.v(19): created implicit net for \"pwm_width\"" {  } { { "../rtl/PWM_GEN.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_8/rtl/PWM_GEN.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670039340180 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PWM_GEN " "Elaborating entity \"PWM_GEN\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1670039340194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divider Divider:U1 " "Elaborating entity \"Divider\" for hierarchy \"Divider:U1\"" {  } { { "../rtl/PWM_GEN.v" "U1" { Text "H:/code/digital-electronic-technology/lab/experiment_8/rtl/PWM_GEN.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670039340200 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 Divider.v(25) " "Verilog HDL assignment warning at Divider.v(25): truncated value with size 32 to match size of target (21)" {  } { { "../rtl/Divider.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_8/rtl/Divider.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1670039340201 "|PWM_GEN|Divider:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Count_256 Count_256:U2 " "Elaborating entity \"Count_256\" for hierarchy \"Count_256:U2\"" {  } { { "../rtl/PWM_GEN.v" "U2" { Text "H:/code/digital-electronic-technology/lab/experiment_8/rtl/PWM_GEN.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670039340205 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Count_256.v(17) " "Verilog HDL assignment warning at Count_256.v(17): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/Count_256.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_8/rtl/Count_256.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1670039340205 "|PWM_GEN|Count_256:U2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Register:U4 " "Elaborating entity \"Register\" for hierarchy \"Register:U4\"" {  } { { "../rtl/PWM_GEN.v" "U4" { Text "H:/code/digital-electronic-technology/lab/experiment_8/rtl/PWM_GEN.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670039340206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Comparator Data_Comparator:U3 " "Elaborating entity \"Data_Comparator\" for hierarchy \"Data_Comparator:U3\"" {  } { { "../rtl/PWM_GEN.v" "U3" { Text "H:/code/digital-electronic-technology/lab/experiment_8/rtl/PWM_GEN.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670039340208 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1670039340332 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "PWM_OUT GND " "Pin \"PWM_OUT\" is stuck at GND" {  } { { "../rtl/PWM_GEN.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_8/rtl/PWM_GEN.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1670039340339 "|PWM_GEN|PWM_OUT"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1670039340339 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1670039340341 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1670039340390 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670039340390 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PWM_Width\[0\] " "No output dependent on input pin \"PWM_Width\[0\]\"" {  } { { "../rtl/PWM_GEN.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_8/rtl/PWM_GEN.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670039340401 "|PWM_GEN|PWM_Width[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PWM_Width\[1\] " "No output dependent on input pin \"PWM_Width\[1\]\"" {  } { { "../rtl/PWM_GEN.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_8/rtl/PWM_GEN.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670039340401 "|PWM_GEN|PWM_Width[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PWM_Width\[2\] " "No output dependent on input pin \"PWM_Width\[2\]\"" {  } { { "../rtl/PWM_GEN.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_8/rtl/PWM_GEN.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670039340401 "|PWM_GEN|PWM_Width[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PWM_Width\[3\] " "No output dependent on input pin \"PWM_Width\[3\]\"" {  } { { "../rtl/PWM_GEN.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_8/rtl/PWM_GEN.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670039340401 "|PWM_GEN|PWM_Width[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PWM_Width\[4\] " "No output dependent on input pin \"PWM_Width\[4\]\"" {  } { { "../rtl/PWM_GEN.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_8/rtl/PWM_GEN.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670039340401 "|PWM_GEN|PWM_Width[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PWM_Width\[5\] " "No output dependent on input pin \"PWM_Width\[5\]\"" {  } { { "../rtl/PWM_GEN.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_8/rtl/PWM_GEN.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670039340401 "|PWM_GEN|PWM_Width[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PWM_Width\[6\] " "No output dependent on input pin \"PWM_Width\[6\]\"" {  } { { "../rtl/PWM_GEN.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_8/rtl/PWM_GEN.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670039340401 "|PWM_GEN|PWM_Width[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PWM_Width\[7\] " "No output dependent on input pin \"PWM_Width\[7\]\"" {  } { { "../rtl/PWM_GEN.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_8/rtl/PWM_GEN.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670039340401 "|PWM_GEN|PWM_Width[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "N\[7\] " "No output dependent on input pin \"N\[7\]\"" {  } { { "../rtl/PWM_GEN.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_8/rtl/PWM_GEN.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670039340401 "|PWM_GEN|N[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "N\[6\] " "No output dependent on input pin \"N\[6\]\"" {  } { { "../rtl/PWM_GEN.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_8/rtl/PWM_GEN.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670039340401 "|PWM_GEN|N[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "N\[5\] " "No output dependent on input pin \"N\[5\]\"" {  } { { "../rtl/PWM_GEN.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_8/rtl/PWM_GEN.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670039340401 "|PWM_GEN|N[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "N\[4\] " "No output dependent on input pin \"N\[4\]\"" {  } { { "../rtl/PWM_GEN.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_8/rtl/PWM_GEN.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670039340401 "|PWM_GEN|N[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "N\[3\] " "No output dependent on input pin \"N\[3\]\"" {  } { { "../rtl/PWM_GEN.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_8/rtl/PWM_GEN.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670039340401 "|PWM_GEN|N[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "N\[2\] " "No output dependent on input pin \"N\[2\]\"" {  } { { "../rtl/PWM_GEN.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_8/rtl/PWM_GEN.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670039340401 "|PWM_GEN|N[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "N\[1\] " "No output dependent on input pin \"N\[1\]\"" {  } { { "../rtl/PWM_GEN.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_8/rtl/PWM_GEN.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670039340401 "|PWM_GEN|N[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "N\[0\] " "No output dependent on input pin \"N\[0\]\"" {  } { { "../rtl/PWM_GEN.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_8/rtl/PWM_GEN.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670039340401 "|PWM_GEN|N[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "../rtl/PWM_GEN.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_8/rtl/PWM_GEN.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670039340401 "|PWM_GEN|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1670039340401 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "18 " "Implemented 18 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1670039340402 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1670039340402 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1670039340402 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4601 " "Peak virtual memory: 4601 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1670039340410 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 03 11:49:00 2022 " "Processing ended: Sat Dec 03 11:49:00 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1670039340410 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1670039340410 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1670039340410 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1670039340410 ""}
