<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="add_sub.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="add_sub.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="add_sub.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="add_sub.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="add_sub_on_board.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="add_sub_on_board.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="add_sub_on_board.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="add_sub_on_board.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="add_sub_on_board.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="add_sub_on_board.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="add_sub_on_board.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="add_sub_on_board.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="add_sub_on_board.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="add_sub_on_board.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="add_sub_on_board.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="add_sub_on_board.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="add_sub_on_board.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="add_sub_on_board.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="add_sub_on_board.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="add_sub_on_board.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="add_sub_on_board.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="add_sub_on_board.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="add_sub_on_board.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="add_sub_on_board_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="add_sub_on_board_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="add_sub_on_board_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="add_sub_on_board_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="add_sub_on_board_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="add_sub_on_board_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="add_sub_on_board_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="add_sub_on_board_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="add_sub_on_board_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="add_sub_on_board_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="add_sub_on_board_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="add_sub_on_board_summary.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="add_sub_on_board_testbench_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="add_sub_on_board_testbench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="add_sub_on_board_testbench_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="add_sub_on_board_testbench_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="add_sub_on_board_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="add_sub_on_board_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="add_sub_on_board_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="add_sub_testbench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="add_sub_testbench_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="edge_triggered_t.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="edge_triggered_t.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="edge_triggered_t.xst"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1511015567" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1511015566">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1511140007" xil_pn:in_ck="-7869397358270660948" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1511140007">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="add_sub.vhd"/>
      <outfile xil_pn:name="add_sub_on_board.vhd"/>
      <outfile xil_pn:name="add_sub_on_board_testbench.vhd"/>
      <outfile xil_pn:name="add_sub_testbench.vhd"/>
      <outfile xil_pn:name="anode_manager.vhd"/>
      <outfile xil_pn:name="cathode_encoder.vhd"/>
      <outfile xil_pn:name="cathode_manager.vhd"/>
      <outfile xil_pn:name="clock_filter.vhd"/>
      <outfile xil_pn:name="control_unit.vhd"/>
      <outfile xil_pn:name="control_unit_testbench.vhd"/>
      <outfile xil_pn:name="counter_mod2n.vhd"/>
      <outfile xil_pn:name="demux1_n.vhd"/>
      <outfile xil_pn:name="display.vhd"/>
      <outfile xil_pn:name="edge_triggered_d_n.vhd"/>
      <outfile xil_pn:name="full_adder.vhd"/>
      <outfile xil_pn:name="half_adder.vhd"/>
      <outfile xil_pn:name="muxn_1.vhd"/>
      <outfile xil_pn:name="ripple_carry_adder.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1511140020" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-4823646373425261302" xil_pn:start_ts="1511140020">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1511140020" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-559018257893736052" xil_pn:start_ts="1511140020">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1511048769" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="3811834608804972373" xil_pn:start_ts="1511048769">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1511140020" xil_pn:in_ck="-7869397358270660948" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1511140020">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="add_sub.vhd"/>
      <outfile xil_pn:name="add_sub_on_board.vhd"/>
      <outfile xil_pn:name="add_sub_on_board_testbench.vhd"/>
      <outfile xil_pn:name="add_sub_testbench.vhd"/>
      <outfile xil_pn:name="anode_manager.vhd"/>
      <outfile xil_pn:name="cathode_encoder.vhd"/>
      <outfile xil_pn:name="cathode_manager.vhd"/>
      <outfile xil_pn:name="clock_filter.vhd"/>
      <outfile xil_pn:name="control_unit.vhd"/>
      <outfile xil_pn:name="control_unit_testbench.vhd"/>
      <outfile xil_pn:name="counter_mod2n.vhd"/>
      <outfile xil_pn:name="demux1_n.vhd"/>
      <outfile xil_pn:name="display.vhd"/>
      <outfile xil_pn:name="edge_triggered_d_n.vhd"/>
      <outfile xil_pn:name="full_adder.vhd"/>
      <outfile xil_pn:name="half_adder.vhd"/>
      <outfile xil_pn:name="muxn_1.vhd"/>
      <outfile xil_pn:name="ripple_carry_adder.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1511140041" xil_pn:in_ck="-7869397358270660948" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="7268667957344758966" xil_pn:start_ts="1511140020">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="add_sub_on_board_testbench_beh.prj"/>
      <outfile xil_pn:name="add_sub_on_board_testbench_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1511140041" xil_pn:in_ck="5179131953647309603" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-153279356185289661" xil_pn:start_ts="1511140041">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="add_sub_on_board_testbench_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1511537111" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1511537110">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1511537111" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="3948273423206942518" xil_pn:start_ts="1511537111">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1511537111" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="3811834608804972373" xil_pn:start_ts="1511537111">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1511537111" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1511537111">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1511537111" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="4092703386999095924" xil_pn:start_ts="1511537111">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1511537111" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280842703814" xil_pn:start_ts="1511537111">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1511537111" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-4685857589845403681" xil_pn:start_ts="1511537111">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1511537138" xil_pn:in_ck="4406405903379596568" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="5961439663477898546" xil_pn:start_ts="1511537111">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="add_sub_on_board.lso"/>
      <outfile xil_pn:name="add_sub_on_board.ngc"/>
      <outfile xil_pn:name="add_sub_on_board.ngr"/>
      <outfile xil_pn:name="add_sub_on_board.prj"/>
      <outfile xil_pn:name="add_sub_on_board.stx"/>
      <outfile xil_pn:name="add_sub_on_board.syr"/>
      <outfile xil_pn:name="add_sub_on_board.xst"/>
      <outfile xil_pn:name="add_sub_on_board_testbench_beh.prj"/>
      <outfile xil_pn:name="add_sub_on_board_testbench_stx_beh.prj"/>
      <outfile xil_pn:name="add_sub_on_board_vhdl.prj"/>
      <outfile xil_pn:name="add_sub_on_board_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1511537138" xil_pn:in_ck="-7926730541359275042" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="1053600932579711017" xil_pn:start_ts="1511537138">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1511537153" xil_pn:in_ck="-2183439372381901191" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="799853729425102626" xil_pn:start_ts="1511537138">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="add_sub_on_board.bld"/>
      <outfile xil_pn:name="add_sub_on_board.ngd"/>
      <outfile xil_pn:name="add_sub_on_board_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1511537169" xil_pn:in_ck="-2183439372381901190" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-6349267131326700252" xil_pn:start_ts="1511537153">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="add_sub_on_board.pcf"/>
      <outfile xil_pn:name="add_sub_on_board_map.map"/>
      <outfile xil_pn:name="add_sub_on_board_map.mrp"/>
      <outfile xil_pn:name="add_sub_on_board_map.ncd"/>
      <outfile xil_pn:name="add_sub_on_board_map.ngm"/>
      <outfile xil_pn:name="add_sub_on_board_map.xrpt"/>
      <outfile xil_pn:name="add_sub_on_board_summary.xml"/>
      <outfile xil_pn:name="add_sub_on_board_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1511537189" xil_pn:in_ck="1308438253622176403" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="1934304854298957634" xil_pn:start_ts="1511537169">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="add_sub_on_board.ncd"/>
      <outfile xil_pn:name="add_sub_on_board.pad"/>
      <outfile xil_pn:name="add_sub_on_board.par"/>
      <outfile xil_pn:name="add_sub_on_board.ptwx"/>
      <outfile xil_pn:name="add_sub_on_board.unroutes"/>
      <outfile xil_pn:name="add_sub_on_board.xpi"/>
      <outfile xil_pn:name="add_sub_on_board_pad.csv"/>
      <outfile xil_pn:name="add_sub_on_board_pad.txt"/>
      <outfile xil_pn:name="add_sub_on_board_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1511537189" xil_pn:in_ck="-2183439372381901322" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1511537185">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="add_sub_on_board.twr"/>
      <outfile xil_pn:name="add_sub_on_board.twx"/>
    </transform>
  </transforms>

</generated_project>
