<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>File&nbsp;GEM5&nbsp;Wrapper: dev/pcireg.h ソースファイル</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- 作成： Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>メインページ</span></a></li>
      <li><a href="pages.html"><span>関連ページ</span></a></li>
      <li><a href="modules.html"><span>モジュール</span></a></li>
      <li><a href="namespaces.html"><span>ネームスペース</span></a></li>
      <li><a href="annotated.html"><span>クラス</span></a></li>
      <li class="current"><a href="files.html"><span>ファイル</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>ファイル一覧</span></a></li>
      <li><a href="globals.html"><span>ファイルメンバ</span></a></li>
    </ul>
  </div>
<h1>dev/pcireg.h</h1><a href="pcireg_8h.html">説明を見る。</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/*</span>
<a name="l00002"></a>00002 <span class="comment"> * Copyright (c) 2013 ARM Limited</span>
<a name="l00003"></a>00003 <span class="comment"> * All rights reserved</span>
<a name="l00004"></a>00004 <span class="comment"> *</span>
<a name="l00005"></a>00005 <span class="comment"> * The license below extends only to copyright in the software and shall</span>
<a name="l00006"></a>00006 <span class="comment"> * not be construed as granting a license to any other intellectual</span>
<a name="l00007"></a>00007 <span class="comment"> * property including but not limited to intellectual property relating</span>
<a name="l00008"></a>00008 <span class="comment"> * to a hardware implementation of the functionality of the software</span>
<a name="l00009"></a>00009 <span class="comment"> * licensed hereunder.  You may use the software subject to the license</span>
<a name="l00010"></a>00010 <span class="comment"> * terms below provided that you ensure that this notice is replicated</span>
<a name="l00011"></a>00011 <span class="comment"> * unmodified and in its entirety in all distributions of the software,</span>
<a name="l00012"></a>00012 <span class="comment"> * modified or unmodified, in source code or in binary form.</span>
<a name="l00013"></a>00013 <span class="comment"> *</span>
<a name="l00014"></a>00014 <span class="comment"> * Copyright (c) 2001-2005 The Regents of The University of Michigan</span>
<a name="l00015"></a>00015 <span class="comment"> * All rights reserved.</span>
<a name="l00016"></a>00016 <span class="comment"> *</span>
<a name="l00017"></a>00017 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00018"></a>00018 <span class="comment"> * modification, are permitted provided that the following conditions are</span>
<a name="l00019"></a>00019 <span class="comment"> * met: redistributions of source code must retain the above copyright</span>
<a name="l00020"></a>00020 <span class="comment"> * notice, this list of conditions and the following disclaimer;</span>
<a name="l00021"></a>00021 <span class="comment"> * redistributions in binary form must reproduce the above copyright</span>
<a name="l00022"></a>00022 <span class="comment"> * notice, this list of conditions and the following disclaimer in the</span>
<a name="l00023"></a>00023 <span class="comment"> * documentation and/or other materials provided with the distribution;</span>
<a name="l00024"></a>00024 <span class="comment"> * neither the name of the copyright holders nor the names of its</span>
<a name="l00025"></a>00025 <span class="comment"> * contributors may be used to endorse or promote products derived from</span>
<a name="l00026"></a>00026 <span class="comment"> * this software without specific prior written permission.</span>
<a name="l00027"></a>00027 <span class="comment"> *</span>
<a name="l00028"></a>00028 <span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span>
<a name="l00029"></a>00029 <span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span>
<a name="l00030"></a>00030 <span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span>
<a name="l00031"></a>00031 <span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span>
<a name="l00032"></a>00032 <span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span>
<a name="l00033"></a>00033 <span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span>
<a name="l00034"></a>00034 <span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span>
<a name="l00035"></a>00035 <span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span>
<a name="l00036"></a>00036 <span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span>
<a name="l00037"></a>00037 <span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span>
<a name="l00038"></a>00038 <span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span>
<a name="l00039"></a>00039 <span class="comment"> *</span>
<a name="l00040"></a>00040 <span class="comment"> * Authors: Nathan Binkert</span>
<a name="l00041"></a>00041 <span class="comment"> *          Miguel Serrano</span>
<a name="l00042"></a>00042 <span class="comment"> */</span>
<a name="l00043"></a>00043 
<a name="l00044"></a>00044 <span class="comment">/* @file</span>
<a name="l00045"></a>00045 <span class="comment"> * Device register definitions for a device&apos;s PCI config space</span>
<a name="l00046"></a>00046 <span class="comment"> */</span>
<a name="l00047"></a>00047 
<a name="l00048"></a>00048 <span class="preprocessor">#ifndef __PCIREG_H__</span>
<a name="l00049"></a>00049 <span class="preprocessor"></span><span class="preprocessor">#define __PCIREG_H__</span>
<a name="l00050"></a>00050 <span class="preprocessor"></span>
<a name="l00051"></a>00051 <span class="preprocessor">#include &lt;sys/types.h&gt;</span>
<a name="l00052"></a>00052 
<a name="l00053"></a>00053 <span class="preprocessor">#include &quot;<a class="code" href="bitfield_8hh.html">base/bitfield.hh</a>&quot;</span>
<a name="l00054"></a>00054 <span class="preprocessor">#include &quot;<a class="code" href="bitunion_8hh.html">base/bitunion.hh</a>&quot;</span>
<a name="l00055"></a>00055 
<a name="l00056"></a><a class="code" href="unionPCIConfig.html">00056</a> <span class="keyword">union </span><a class="code" href="unionPCIConfig.html">PCIConfig</a> {
<a name="l00057"></a><a class="code" href="unionPCIConfig.html#a6fcedd1c789a695a3a181a7a6624d368">00057</a>     uint8_t <a class="code" href="unionPCIConfig.html#a6fcedd1c789a695a3a181a7a6624d368">data</a>[64];
<a name="l00058"></a>00058 
<a name="l00059"></a>00059     <span class="keyword">struct </span>{
<a name="l00060"></a><a class="code" href="unionPCIConfig.html#a593296dde780579566307c0f86863463">00060</a>         uint16_t <a class="code" href="unionPCIConfig.html#a593296dde780579566307c0f86863463">vendor</a>;
<a name="l00061"></a><a class="code" href="unionPCIConfig.html#a7067c32aa9abbb1c4ccd48e2ae816b25">00061</a>         uint16_t <a class="code" href="unionPCIConfig.html#a7067c32aa9abbb1c4ccd48e2ae816b25">device</a>;
<a name="l00062"></a><a class="code" href="unionPCIConfig.html#a4635796d5c7e7a2639b11dfe83718acc">00062</a>         uint16_t <a class="code" href="unionPCIConfig.html#a4635796d5c7e7a2639b11dfe83718acc">command</a>;
<a name="l00063"></a><a class="code" href="unionPCIConfig.html#a5393c99e246925076b1dfd69a64177ef">00063</a>         uint16_t <a class="code" href="unionPCIConfig.html#a5393c99e246925076b1dfd69a64177ef">status</a>;
<a name="l00064"></a><a class="code" href="unionPCIConfig.html#ab01c6e281b316b1770d5646f3d3101c4">00064</a>         uint8_t <a class="code" href="unionPCIConfig.html#ab01c6e281b316b1770d5646f3d3101c4">revision</a>;
<a name="l00065"></a><a class="code" href="unionPCIConfig.html#ac82e6aca754538cf773d8f568de3f531">00065</a>         uint8_t <a class="code" href="unionPCIConfig.html#ac82e6aca754538cf773d8f568de3f531">progIF</a>;
<a name="l00066"></a><a class="code" href="unionPCIConfig.html#a22931b94a795e5dab2d455b002ebf53a">00066</a>         uint8_t <a class="code" href="unionPCIConfig.html#a22931b94a795e5dab2d455b002ebf53a">subClassCode</a>;
<a name="l00067"></a><a class="code" href="unionPCIConfig.html#af84e31a983835c0c8af26af863eef593">00067</a>         uint8_t <a class="code" href="unionPCIConfig.html#af84e31a983835c0c8af26af863eef593">classCode</a>;
<a name="l00068"></a><a class="code" href="unionPCIConfig.html#a40faafdd058d83dcb37bfd67ddc73898">00068</a>         uint8_t <a class="code" href="unionPCIConfig.html#a40faafdd058d83dcb37bfd67ddc73898">cacheLineSize</a>;
<a name="l00069"></a><a class="code" href="unionPCIConfig.html#a5b4fde1bb017d50e4570b7c8b2c467cb">00069</a>         uint8_t <a class="code" href="unionPCIConfig.html#a5b4fde1bb017d50e4570b7c8b2c467cb">latencyTimer</a>;
<a name="l00070"></a><a class="code" href="unionPCIConfig.html#adefc8e4ce5d493a1e9768c4d97b12a3f">00070</a>         uint8_t <a class="code" href="unionPCIConfig.html#adefc8e4ce5d493a1e9768c4d97b12a3f">headerType</a>;
<a name="l00071"></a><a class="code" href="unionPCIConfig.html#a8d48dac06bef0723bce81846b48d9c63">00071</a>         uint8_t <a class="code" href="unionPCIConfig.html#a8d48dac06bef0723bce81846b48d9c63">bist</a>;
<a name="l00072"></a><a class="code" href="unionPCIConfig.html#a7c299fe89c28505d06cdabe7909ff075">00072</a>         <a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="unionPCIConfig.html#a7c299fe89c28505d06cdabe7909ff075">baseAddr</a>[6];
<a name="l00073"></a><a class="code" href="unionPCIConfig.html#a1dfd1951b964522d2a109a0c35451f13">00073</a>         <a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="unionPCIConfig.html#a1dfd1951b964522d2a109a0c35451f13">cardbusCIS</a>;
<a name="l00074"></a><a class="code" href="unionPCIConfig.html#abb997da89ef1dab1298bd1a28ba3617a">00074</a>         uint16_t <a class="code" href="unionPCIConfig.html#abb997da89ef1dab1298bd1a28ba3617a">subsystemVendorID</a>;
<a name="l00075"></a><a class="code" href="unionPCIConfig.html#a08d12fc0e9da967a9839599623ed2c91">00075</a>         uint16_t <a class="code" href="unionPCIConfig.html#a08d12fc0e9da967a9839599623ed2c91">subsystemID</a>;
<a name="l00076"></a><a class="code" href="unionPCIConfig.html#a8d7dd657b859fa0718db44ec48968993">00076</a>         <a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="unionPCIConfig.html#a8d7dd657b859fa0718db44ec48968993">expansionROM</a>;
<a name="l00077"></a><a class="code" href="unionPCIConfig.html#ad5ee6967f94104cf2fd3f797bb5d55bb">00077</a>         uint8_t <a class="code" href="unionPCIConfig.html#ad5ee6967f94104cf2fd3f797bb5d55bb">capabilityPtr</a>;
<a name="l00078"></a>00078         <span class="comment">// Was 8 bytes in the legacy PCI spec, but to support PCIe</span>
<a name="l00079"></a>00079         <span class="comment">// this field is now 7 bytes with PCIe&apos;s addition of the</span>
<a name="l00080"></a>00080         <span class="comment">// capability list pointer.</span>
<a name="l00081"></a><a class="code" href="unionPCIConfig.html#aeb31f53e113e26980cac21dc5cae8745">00081</a>         uint8_t <a class="code" href="unionPCIConfig.html#aeb31f53e113e26980cac21dc5cae8745">reserved</a>[7];
<a name="l00082"></a><a class="code" href="unionPCIConfig.html#a5d7bf33fad3e7e18e76f8cbd96ddd422">00082</a>         uint8_t <a class="code" href="unionPCIConfig.html#a5d7bf33fad3e7e18e76f8cbd96ddd422">interruptLine</a>;
<a name="l00083"></a><a class="code" href="unionPCIConfig.html#aefb1c004bc2ce52d7e2cc6d027189b5e">00083</a>         uint8_t <a class="code" href="unionPCIConfig.html#aefb1c004bc2ce52d7e2cc6d027189b5e">interruptPin</a>;
<a name="l00084"></a><a class="code" href="unionPCIConfig.html#a04c1cf5b487023be2abdf14f426fcca5">00084</a>         uint8_t <a class="code" href="unionPCIConfig.html#a04c1cf5b487023be2abdf14f426fcca5">minimumGrant</a>;
<a name="l00085"></a><a class="code" href="unionPCIConfig.html#a876fa606a2af29b21778cc8ffb403d1f">00085</a>         uint8_t <a class="code" href="unionPCIConfig.html#a876fa606a2af29b21778cc8ffb403d1f">maximumLatency</a>;
<a name="l00086"></a>00086     };
<a name="l00087"></a>00087 };
<a name="l00088"></a>00088 
<a name="l00089"></a>00089 <span class="comment">// Common PCI offsets</span>
<a name="l00090"></a><a class="code" href="pcireg_8h.html#ae01a383ed97f2fef624e91dadb388637">00090</a> <span class="preprocessor">#define PCI_VENDOR_ID           0x00    // Vendor ID                    ro</span>
<a name="l00091"></a><a class="code" href="pcireg_8h.html#ad26cd5a9786b77d9fb9ae23cd2d7eae5">00091</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_DEVICE_ID           0x02    // Device ID                    ro</span>
<a name="l00092"></a><a class="code" href="pcireg_8h.html#ace199ecb77d8e32d759ac065c22304b3">00092</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_COMMAND             0x04    // Command                      rw</span>
<a name="l00093"></a><a class="code" href="pcireg_8h.html#a250f9aa7637e1c67edc266e2d36adf49">00093</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_STATUS              0x06    // Status                       rw</span>
<a name="l00094"></a><a class="code" href="pcireg_8h.html#ad929de128f7af09f5859000ee3cff800">00094</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_REVISION_ID         0x08    // Revision ID                  ro</span>
<a name="l00095"></a><a class="code" href="pcireg_8h.html#aeceb83f22ca5473d93fb37286277a025">00095</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_CLASS_CODE          0x09    // Class Code                   ro</span>
<a name="l00096"></a><a class="code" href="pcireg_8h.html#ac9318b91036f245b883c26723ef684cc">00096</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_SUB_CLASS_CODE      0x0A    // Sub Class Code               ro</span>
<a name="l00097"></a><a class="code" href="pcireg_8h.html#a42e0df2aedc08b732c75f823fcd85227">00097</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_BASE_CLASS_CODE     0x0B    // Base Class Code              ro</span>
<a name="l00098"></a><a class="code" href="pcireg_8h.html#ab0714901b1972ad6700d98d11d683f04">00098</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_CACHE_LINE_SIZE     0x0C    // Cache Line Size              ro+</span>
<a name="l00099"></a><a class="code" href="pcireg_8h.html#ae2cade69be1011c19d4918689e988e2d">00099</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_LATENCY_TIMER       0x0D    // Latency Timer                ro+</span>
<a name="l00100"></a><a class="code" href="pcireg_8h.html#a19e39e2931bb71460a3b5e1e30206d7b">00100</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_HEADER_TYPE         0x0E    // Header Type                  ro</span>
<a name="l00101"></a><a class="code" href="pcireg_8h.html#a7e90cb70f5d4911a8126fe93cdac2147">00101</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_BIST                0x0F    // Built in self test           rw</span>
<a name="l00102"></a>00102 <span class="preprocessor"></span>
<a name="l00103"></a>00103 <span class="comment">// some pci command reg bitfields</span>
<a name="l00104"></a><a class="code" href="pcireg_8h.html#a184279369796cf3813da355aff656541">00104</a> <span class="preprocessor">#define PCI_CMD_BME     0x04 // Bus master function enable</span>
<a name="l00105"></a><a class="code" href="pcireg_8h.html#a19eeefdf3c3100d9ab29182cbbcba083">00105</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_CMD_MSE     0x02 // Memory Space Access enable</span>
<a name="l00106"></a><a class="code" href="pcireg_8h.html#a5ef611f182e4d3e653e8de20c1e5cece">00106</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_CMD_IOSE    0x01 // I/O space enable</span>
<a name="l00107"></a>00107 <span class="preprocessor"></span>
<a name="l00108"></a>00108 <span class="comment">// Type 0 PCI offsets</span>
<a name="l00109"></a><a class="code" href="pcireg_8h.html#a39932ff1c345dd901bb659674bd48047">00109</a> <span class="preprocessor">#define PCI0_BASE_ADDR0         0x10    // Base Address 0               rw</span>
<a name="l00110"></a><a class="code" href="pcireg_8h.html#a64d335caa87a13112f58188eccfba11a">00110</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI0_BASE_ADDR1         0x14    // Base Address 1               rw</span>
<a name="l00111"></a><a class="code" href="pcireg_8h.html#a6716bb8855d6b1ff25b62cc87027162c">00111</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI0_BASE_ADDR2         0x18    // Base Address 2               rw</span>
<a name="l00112"></a><a class="code" href="pcireg_8h.html#a7c204d80c7bc7a50e5c94bd2f38e0f4d">00112</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI0_BASE_ADDR3         0x1C    // Base Address 3               rw</span>
<a name="l00113"></a><a class="code" href="pcireg_8h.html#a304bb66dc75ec4c103bb9da0f49ea407">00113</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI0_BASE_ADDR4         0x20    // Base Address 4               rw</span>
<a name="l00114"></a><a class="code" href="pcireg_8h.html#a47002e96fe34d8b3682b4234b3f26c1a">00114</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI0_BASE_ADDR5         0x24    // Base Address 5               rw</span>
<a name="l00115"></a><a class="code" href="pcireg_8h.html#a3f233600f6bb6493b76898665d1701c9">00115</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI0_CIS                0x28    // CardBus CIS Pointer          ro</span>
<a name="l00116"></a><a class="code" href="pcireg_8h.html#a8333b3eaf5d9613dd8bb9167f52b6c84">00116</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI0_SUB_VENDOR_ID      0x2C    // Sub-Vendor ID                ro</span>
<a name="l00117"></a><a class="code" href="pcireg_8h.html#a185c9ea6643dcb3e5e8c786377c52d34">00117</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI0_SUB_SYSTEM_ID      0x2E    // Sub-System ID                ro</span>
<a name="l00118"></a><a class="code" href="pcireg_8h.html#a4a70c485d282aee33ff0bcf87a8db2ea">00118</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI0_ROM_BASE_ADDR      0x30    // Expansion ROM Base Address   rw</span>
<a name="l00119"></a><a class="code" href="pcireg_8h.html#a301b4097be4675151b3e433dc0b5e1fe">00119</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI0_CAP_PTR            0x34    // Capability list pointer      ro</span>
<a name="l00120"></a><a class="code" href="pcireg_8h.html#a1bc84b06208bc0ae98469ea26240877a">00120</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI0_RESERVED           0x35</span>
<a name="l00121"></a><a class="code" href="pcireg_8h.html#a2c5172494eed3f80066b8a9e201cace9">00121</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI0_INTERRUPT_LINE     0x3C    // Interrupt Line               rw</span>
<a name="l00122"></a><a class="code" href="pcireg_8h.html#a0a00cf17c993aec6cdab188080f84692">00122</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI0_INTERRUPT_PIN      0x3D    // Interrupt Pin                ro</span>
<a name="l00123"></a><a class="code" href="pcireg_8h.html#a1a5f87fba6c816f9dfaf67394355652c">00123</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI0_MINIMUM_GRANT      0x3E    // Maximum Grant                ro</span>
<a name="l00124"></a><a class="code" href="pcireg_8h.html#a33ccf25ec6904c85fcb774db09bb0f56">00124</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI0_MAXIMUM_LATENCY    0x3F    // Maximum Latency              ro</span>
<a name="l00125"></a>00125 <span class="preprocessor"></span>
<a name="l00126"></a>00126 <span class="comment">// Type 1 PCI offsets</span>
<a name="l00127"></a><a class="code" href="pcireg_8h.html#a92394c8afe033718f5d2e126d300842a">00127</a> <span class="preprocessor">#define PCI1_BASE_ADDR0         0x10    // Base Address 0               rw</span>
<a name="l00128"></a><a class="code" href="pcireg_8h.html#a0c67b146b1701e298f86e41f57abb01c">00128</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI1_BASE_ADDR1         0x14    // Base Address 1               rw</span>
<a name="l00129"></a><a class="code" href="pcireg_8h.html#a05bc4e6ac67ba912c140ded70498ee73">00129</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI1_PRI_BUS_NUM        0x18    // Primary Bus Number           rw</span>
<a name="l00130"></a><a class="code" href="pcireg_8h.html#a17dbd8cf2d59fe60f24d08cb22f7fde1">00130</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI1_SEC_BUS_NUM        0x19    // Secondary Bus Number         rw</span>
<a name="l00131"></a><a class="code" href="pcireg_8h.html#a43d361802be3f6b1700e3004d527d236">00131</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI1_SUB_BUS_NUM        0x1A    // Subordinate Bus Number       rw</span>
<a name="l00132"></a><a class="code" href="pcireg_8h.html#a47e52e48ceb02749e182547beef59a0e">00132</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI1_SEC_LAT_TIMER      0x1B    // Secondary Latency Timer      ro+</span>
<a name="l00133"></a><a class="code" href="pcireg_8h.html#a5496bbaa713db54ffc76f05cf3b721eb">00133</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI1_IO_BASE            0x1C    // I/O Base                     rw</span>
<a name="l00134"></a><a class="code" href="pcireg_8h.html#a5153cc566c02c576df37f34bb61f9e84">00134</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI1_IO_LIMIT           0x1D    // I/O Limit                    rw</span>
<a name="l00135"></a><a class="code" href="pcireg_8h.html#adfd064b106440e1b6a7d58fc744c596c">00135</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI1_SECONDARY_STATUS   0x1E    // Secondary Status             rw</span>
<a name="l00136"></a><a class="code" href="pcireg_8h.html#a911e017ff100d8cbf9c2f8c59c3be314">00136</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI1_MEM_BASE           0x20    // Memory Base                  rw</span>
<a name="l00137"></a><a class="code" href="pcireg_8h.html#aeedf506b1f233f880db89cf010fe4ff8">00137</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI1_MEM_LIMIT          0x22    // Memory Limit                 rw</span>
<a name="l00138"></a><a class="code" href="pcireg_8h.html#a0cedd0cba44a5bf7af0bf7acefb8a182">00138</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI1_PRF_MEM_BASE       0x24    // Prefetchable Memory Base     rw</span>
<a name="l00139"></a><a class="code" href="pcireg_8h.html#accb94f315870af3ad26db80f72196997">00139</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI1_PRF_MEM_LIMIT      0x26    // Prefetchable Memory Limit    rw</span>
<a name="l00140"></a><a class="code" href="pcireg_8h.html#a982537207402b86bb50108d982900a00">00140</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI1_PRF_BASE_UPPER     0x28    // Prefetchable Base Upper 32   rw</span>
<a name="l00141"></a><a class="code" href="pcireg_8h.html#acda80f3e11c8ecbed899ffbca5af1009">00141</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI1_PRF_LIMIT_UPPER    0x2C    // Prefetchable Limit Upper 32  rw</span>
<a name="l00142"></a><a class="code" href="pcireg_8h.html#ad01262a1ae68f308944b41ee72fceeae">00142</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI1_IO_BASE_UPPER      0x30    // I/O Base Upper 16 bits       rw</span>
<a name="l00143"></a><a class="code" href="pcireg_8h.html#a06879e1286d1cbd68082321dc689c340">00143</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI1_IO_LIMIT_UPPER     0x32    // I/O Limit Upper 16 bits      rw</span>
<a name="l00144"></a><a class="code" href="pcireg_8h.html#a0e999bbf2e65e147ee48aaac9cf3b976">00144</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI1_RESERVED           0x34    // Reserved                     ro</span>
<a name="l00145"></a><a class="code" href="pcireg_8h.html#a17b83a1762a8b2ee3c159a526ff06ac5">00145</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI1_ROM_BASE_ADDR      0x38    // Expansion ROM Base Address   rw</span>
<a name="l00146"></a><a class="code" href="pcireg_8h.html#ab359a5b06ca41c532a783bb95d64be8d">00146</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI1_INTR_LINE          0x3C    // Interrupt Line               rw</span>
<a name="l00147"></a><a class="code" href="pcireg_8h.html#a12c885ed6286a28461f0b69866fb8646">00147</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI1_INTR_PIN           0x3D    // Interrupt Pin                ro</span>
<a name="l00148"></a><a class="code" href="pcireg_8h.html#a5f69308658a9b3d38c05e464d0ae6a5f">00148</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI1_BRIDGE_CTRL        0x3E    // Bridge Control               rw</span>
<a name="l00149"></a>00149 <span class="preprocessor"></span>
<a name="l00150"></a>00150 <span class="comment">// Device specific offsets</span>
<a name="l00151"></a><a class="code" href="pcireg_8h.html#abb02d00821657dc348f9c78eab5f1995">00151</a> <span class="preprocessor">#define PCI_DEVICE_SPECIFIC             0x40    // 192 bytes</span>
<a name="l00152"></a><a class="code" href="pcireg_8h.html#add6c868d54860748ec4f1ecd9b53fb90">00152</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_CONFIG_SIZE         0xFF</span>
<a name="l00153"></a>00153 <span class="preprocessor"></span>
<a name="l00154"></a>00154 <span class="comment">// Some Vendor IDs</span>
<a name="l00155"></a><a class="code" href="pcireg_8h.html#a728f983d09f433a164b7f40c4752cd48">00155</a> <span class="preprocessor">#define PCI_VENDOR_DEC                  0x1011</span>
<a name="l00156"></a><a class="code" href="pcireg_8h.html#ae705fa509aaf829de2f69dc025d291a4">00156</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_VENDOR_NCR                  0x101A</span>
<a name="l00157"></a><a class="code" href="pcireg_8h.html#abf4983b8f392643000e711557749c30d">00157</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_VENDOR_QLOGIC               0x1077</span>
<a name="l00158"></a><a class="code" href="pcireg_8h.html#aaa39309c1b2d09fdeab9598c16d2a3af">00158</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_VENDOR_SIMOS                0x1291</span>
<a name="l00159"></a>00159 <span class="preprocessor"></span>
<a name="l00160"></a>00160 <span class="comment">// Some Product IDs</span>
<a name="l00161"></a><a class="code" href="pcireg_8h.html#af3e1c0496e511a15fc573b362f8a051c">00161</a> <span class="preprocessor">#define PCI_PRODUCT_DEC_PZA             0x0008</span>
<a name="l00162"></a><a class="code" href="pcireg_8h.html#a271cb5a19565f86694462c1ada818103">00162</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_PRODUCT_NCR_810             0x0001</span>
<a name="l00163"></a><a class="code" href="pcireg_8h.html#a977ba3b4b0f8bfecdb3e2b2cfe8a23e2">00163</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_PRODUCT_QLOGIC_ISP1020      0x1020</span>
<a name="l00164"></a><a class="code" href="pcireg_8h.html#aa07a101f340d4ed038f25f15cdcfd7f8">00164</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_PRODUCT_SIMOS_SIMOS         0x1291</span>
<a name="l00165"></a><a class="code" href="pcireg_8h.html#a0dbc15986b61ebc87dd0b46f56441ba9">00165</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_PRODUCT_SIMOS_ETHER         0x1292</span>
<a name="l00166"></a>00166 <span class="preprocessor"></span>
<a name="l00172"></a><a class="code" href="pcireg_8h.html#a9426b7be8feed35cad0096f345be46bb">00172</a> <span class="preprocessor">#define PMCAP_ID 0x00</span>
<a name="l00173"></a><a class="code" href="pcireg_8h.html#ab9b0608199979c9d79ce3592b0cb283a">00173</a> <span class="preprocessor"></span><span class="preprocessor">#define PMCAP_PC 0x02</span>
<a name="l00174"></a><a class="code" href="pcireg_8h.html#a24ca111bfbea1b8dbfa12984bc3d1c58">00174</a> <span class="preprocessor"></span><span class="preprocessor">#define PMCAP_PMCS 0x04</span>
<a name="l00175"></a><a class="code" href="pcireg_8h.html#a9bbcc7ac4cda9653a3fb9397bcfaf163">00175</a> <span class="preprocessor"></span><span class="preprocessor">#define PMCAP_SIZE 0x06</span>
<a name="l00176"></a>00176 <span class="preprocessor"></span>
<a name="l00177"></a><a class="code" href="pcireg_8h.html#a049ad8161a8633f28e560638c6814b6c">00177</a> <span class="preprocessor">#define MSICAP_ID 0x00</span>
<a name="l00178"></a><a class="code" href="pcireg_8h.html#acc9aac103c9ec046fe8f462c858f83e8">00178</a> <span class="preprocessor"></span><span class="preprocessor">#define MSICAP_MC 0x02</span>
<a name="l00179"></a><a class="code" href="pcireg_8h.html#a8870176b7d35791d81e319a3b2d49100">00179</a> <span class="preprocessor"></span><span class="preprocessor">#define MSICAP_MA 0x04</span>
<a name="l00180"></a><a class="code" href="pcireg_8h.html#a2134a252ec6d23e7a001c6ec8be0e48c">00180</a> <span class="preprocessor"></span><span class="preprocessor">#define MSICAP_MUA 0x08</span>
<a name="l00181"></a><a class="code" href="pcireg_8h.html#a4e1cf8ff2123c4b8fd8d1bbc400a43a8">00181</a> <span class="preprocessor"></span><span class="preprocessor">#define MSICAP_MD 0x0C</span>
<a name="l00182"></a><a class="code" href="pcireg_8h.html#abd41abd990ab5d9dfa2ed8d2711c5187">00182</a> <span class="preprocessor"></span><span class="preprocessor">#define MSICAP_MMASK 0x10</span>
<a name="l00183"></a><a class="code" href="pcireg_8h.html#aa177834eb753b29b125ed937be017b32">00183</a> <span class="preprocessor"></span><span class="preprocessor">#define MSICAP_MPEND 0x14</span>
<a name="l00184"></a><a class="code" href="pcireg_8h.html#a36ebd2e0822cf59629e5177da0af5bd7">00184</a> <span class="preprocessor"></span><span class="preprocessor">#define MSICAP_SIZE 0x18</span>
<a name="l00185"></a>00185 <span class="preprocessor"></span>
<a name="l00186"></a><a class="code" href="pcireg_8h.html#ad9e87a7e7adb1d25556729a82ac4ab0b">00186</a> <span class="preprocessor">#define MSIXCAP_ID 0x00</span>
<a name="l00187"></a><a class="code" href="pcireg_8h.html#aa3c48bd17632b394022479bd54c6af7c">00187</a> <span class="preprocessor"></span><span class="preprocessor">#define MSIXCAP_MXC 0x02</span>
<a name="l00188"></a><a class="code" href="pcireg_8h.html#aef7ab42350c82b7eaa0fee0910acc80d">00188</a> <span class="preprocessor"></span><span class="preprocessor">#define MSIXCAP_MTAB 0x04</span>
<a name="l00189"></a><a class="code" href="pcireg_8h.html#a8a5dec2941bc249b8cc7cfbfb585deb5">00189</a> <span class="preprocessor"></span><span class="preprocessor">#define MSIXCAP_MPBA 0x08</span>
<a name="l00190"></a><a class="code" href="pcireg_8h.html#a5495aa4216d53607cf7a4d0196b3ea81">00190</a> <span class="preprocessor"></span><span class="preprocessor">#define MSIXCAP_SIZE 0x0C</span>
<a name="l00191"></a>00191 <span class="preprocessor"></span>
<a name="l00192"></a><a class="code" href="pcireg_8h.html#a0f5b1fcf31f05ce9dc20f0ad18687e57">00192</a> <span class="preprocessor">#define PXCAP_ID 0x00</span>
<a name="l00193"></a><a class="code" href="pcireg_8h.html#a19af7dd082c983acabf0bad9310ed86b">00193</a> <span class="preprocessor"></span><span class="preprocessor">#define PXCAP_PXCAP 0x02</span>
<a name="l00194"></a><a class="code" href="pcireg_8h.html#a0a4852b01daeaa3b054479096c02b451">00194</a> <span class="preprocessor"></span><span class="preprocessor">#define PXCAP_PXDCAP 0x04</span>
<a name="l00195"></a><a class="code" href="pcireg_8h.html#a1edde76c9d581a0bb0fd76d003a01690">00195</a> <span class="preprocessor"></span><span class="preprocessor">#define PXCAP_PXDC 0x08</span>
<a name="l00196"></a><a class="code" href="pcireg_8h.html#ac8440bf64d29dd9d798ab8692712dfe6">00196</a> <span class="preprocessor"></span><span class="preprocessor">#define PXCAP_PXDS 0x0A</span>
<a name="l00197"></a><a class="code" href="pcireg_8h.html#a226535093fe2098216216a4382f4deb5">00197</a> <span class="preprocessor"></span><span class="preprocessor">#define PXCAP_PXLCAP 0x0C</span>
<a name="l00198"></a><a class="code" href="pcireg_8h.html#a5a4c906689e67154ba361fe16305782f">00198</a> <span class="preprocessor"></span><span class="preprocessor">#define PXCAP_PXLC 0x10</span>
<a name="l00199"></a><a class="code" href="pcireg_8h.html#ab50453e2d1f8c488ad26a6b4d6c16e61">00199</a> <span class="preprocessor"></span><span class="preprocessor">#define PXCAP_PXLS 0x12</span>
<a name="l00200"></a><a class="code" href="pcireg_8h.html#adba7afc36365d18b15fc3cd87473f3ce">00200</a> <span class="preprocessor"></span><span class="preprocessor">#define PXCAP_PXDCAP2 0x24</span>
<a name="l00201"></a><a class="code" href="pcireg_8h.html#ae4efb399b1d86d96fc26f4b671642a36">00201</a> <span class="preprocessor"></span><span class="preprocessor">#define PXCAP_PXDC2 0x28</span>
<a name="l00202"></a><a class="code" href="pcireg_8h.html#aec570453eed6fb3f06dde328107593b2">00202</a> <span class="preprocessor"></span><span class="preprocessor">#define PXCAP_SIZE 0x30</span>
<a name="l00203"></a>00203 <span class="preprocessor"></span>
<a name="l00208"></a><a class="code" href="structPMCAP.html">00208</a> <span class="keyword">struct </span><a class="code" href="structPMCAP.html">PMCAP</a> {
<a name="l00209"></a>00209     <a class="code" href="structPMCAP.html#aa1e479f4bbb94b0668585424113d9e79">BitUnion16</a>(PID)
<a name="l00210"></a><a class="code" href="structPMCAP.html#abc570b1db8821b4150cc5694fb524fca">00210</a>         Bitfield&lt;7,0&gt;   <a class="code" href="structPMCAP.html#abc570b1db8821b4150cc5694fb524fca">cid</a>;
<a name="l00211"></a><a class="code" href="structPMCAP.html#a8bb6f66c6230d47ae653bb69bad27694">00211</a>         Bitfield&lt;15,8&gt;  <a class="code" href="structPMCAP.html#a8bb6f66c6230d47ae653bb69bad27694">next</a>;
<a name="l00212"></a>00212     <a class="code" href="structPMCAP.html#a28badbba1f7c155353fa010e40de8616">EndBitUnion</a>(PID)
<a name="l00213"></a>00213     PID pid;
<a name="l00214"></a>00214 
<a name="l00215"></a>00215     <a class="code" href="structPMCAP.html#aa1e479f4bbb94b0668585424113d9e79">BitUnion16</a>(PC)
<a name="l00216"></a><a class="code" href="structPMCAP.html#a618735a7c9209dc2ecdc8a22b793d39a">00216</a>         Bitfield&lt;2,0&gt;   <a class="code" href="structPMCAP.html#a618735a7c9209dc2ecdc8a22b793d39a">vs</a>;
<a name="l00217"></a><a class="code" href="structPMCAP.html#a3fab197c9a34b62a94bb3869a80568db">00217</a>         Bitfield&lt;3&gt;     <a class="code" href="structPMCAP.html#a3fab197c9a34b62a94bb3869a80568db">pmec</a>;
<a name="l00218"></a><a class="code" href="structPMCAP.html#a0f2c966eea27ed7a9d607165c9726f9f">00218</a>         Bitfield&lt;4&gt;     <a class="code" href="structPMCAP.html#a0f2c966eea27ed7a9d607165c9726f9f">reserved</a>;
<a name="l00219"></a><a class="code" href="structPMCAP.html#a92ad8a49ea1f94940bda931c67e14ce2">00219</a>         Bitfield&lt;5&gt;     <a class="code" href="structPMCAP.html#a92ad8a49ea1f94940bda931c67e14ce2">dsi</a>;
<a name="l00220"></a><a class="code" href="structPMCAP.html#af86d807cf01a2f3d2e51c3929a24482f">00220</a>         Bitfield&lt;8,6&gt;   <a class="code" href="structPMCAP.html#af86d807cf01a2f3d2e51c3929a24482f">auxc</a>;
<a name="l00221"></a><a class="code" href="structPMCAP.html#abcde1e15d12e56d55b1a33826395e6d7">00221</a>         Bitfield&lt;9&gt;     <a class="code" href="structPMCAP.html#abcde1e15d12e56d55b1a33826395e6d7">d1s</a>;
<a name="l00222"></a><a class="code" href="structPMCAP.html#a58cd68f73c8cb7be575837b8cf858acc">00222</a>         Bitfield&lt;10&gt;    <a class="code" href="structPMCAP.html#a58cd68f73c8cb7be575837b8cf858acc">d2s</a>;
<a name="l00223"></a><a class="code" href="structPMCAP.html#af48baa9b38f842caa2a959b61a6639cf">00223</a>         Bitfield&lt;15,11&gt; <a class="code" href="structPMCAP.html#af48baa9b38f842caa2a959b61a6639cf">psup</a>;
<a name="l00224"></a>00224     <a class="code" href="structPMCAP.html#a28badbba1f7c155353fa010e40de8616">EndBitUnion</a>(PC)
<a name="l00225"></a>00225     PC <a class="code" href="inorder__dyn__inst_8cc.html#a0c864f905330c0fe3ecc683b7bf8b793">pc</a>;
<a name="l00226"></a>00226 
<a name="l00227"></a>00227     <a class="code" href="structPMCAP.html#aa1e479f4bbb94b0668585424113d9e79">BitUnion16</a>(PMCS)
<a name="l00228"></a><a class="code" href="structPMCAP.html#a229da043140a249b194ce5119e274173">00228</a>         Bitfield&lt;1,0&gt;   <a class="code" href="structPMCAP.html#a229da043140a249b194ce5119e274173">ps</a>;
<a name="l00229"></a><a class="code" href="structPMCAP.html#a3a000414676bb935cf6ecf353ef1895e">00229</a>         Bitfield&lt;2&gt;     <a class="code" href="structPMCAP.html#a3a000414676bb935cf6ecf353ef1895e">reserved0</a>;
<a name="l00230"></a><a class="code" href="structPMCAP.html#aae0b62284fee5304d348cd5737aac166">00230</a>         Bitfield&lt;3&gt;     <a class="code" href="structPMCAP.html#aae0b62284fee5304d348cd5737aac166">nsfrst</a>;
<a name="l00231"></a><a class="code" href="structPMCAP.html#ab4c7eb001c06e169dbf1a0ff49da54e8">00231</a>         Bitfield&lt;7,4&gt;   <a class="code" href="structPMCAP.html#ab4c7eb001c06e169dbf1a0ff49da54e8">reserved1</a>;
<a name="l00232"></a><a class="code" href="structPMCAP.html#a17aa7aa4eb5072efc87f2f6285cd4047">00232</a>         Bitfield&lt;8&gt;     <a class="code" href="structPMCAP.html#a17aa7aa4eb5072efc87f2f6285cd4047">pmee</a>;
<a name="l00233"></a><a class="code" href="structPMCAP.html#acbd844d8a53183d4f22c7b00dfac6ffb">00233</a>         Bitfield&lt;12,9&gt;  <a class="code" href="structPMCAP.html#acbd844d8a53183d4f22c7b00dfac6ffb">dse</a>;
<a name="l00234"></a><a class="code" href="structPMCAP.html#ace1514e06ca1ae5d287a0cf2990cc0e3">00234</a>         Bitfield&lt;14,13&gt; <a class="code" href="structPMCAP.html#ace1514e06ca1ae5d287a0cf2990cc0e3">dsc</a>;
<a name="l00235"></a><a class="code" href="structPMCAP.html#a6962edaffb64174260afc3f2cfe4f197">00235</a>         Bitfield&lt;15&gt;    <a class="code" href="structPMCAP.html#a6962edaffb64174260afc3f2cfe4f197">pmes</a>;
<a name="l00236"></a>00236     <a class="code" href="structPMCAP.html#a28badbba1f7c155353fa010e40de8616">EndBitUnion</a>(PMCS)
<a name="l00237"></a>00237     PMCS pmcs;
<a name="l00238"></a>00238 };
<a name="l00239"></a>00239 
<a name="l00246"></a><a class="code" href="structMSICAP.html">00246</a> struct <a class="code" href="structMSICAP.html">MSICAP</a> {
<a name="l00247"></a>00247     <a class="code" href="structPMCAP.html#aa1e479f4bbb94b0668585424113d9e79">BitUnion16</a>(MID)
<a name="l00248"></a><a class="code" href="structMSICAP.html#abc570b1db8821b4150cc5694fb524fca">00248</a>         Bitfield&lt;7,0&gt;   <a class="code" href="structPMCAP.html#abc570b1db8821b4150cc5694fb524fca">cid</a>;
<a name="l00249"></a><a class="code" href="structMSICAP.html#a8bb6f66c6230d47ae653bb69bad27694">00249</a>         Bitfield&lt;15,8&gt;  <a class="code" href="structPMCAP.html#a8bb6f66c6230d47ae653bb69bad27694">next</a>;
<a name="l00250"></a>00250     <a class="code" href="structPMCAP.html#a28badbba1f7c155353fa010e40de8616">EndBitUnion</a>(MID)
<a name="l00251"></a>00251     MID mid;
<a name="l00252"></a>00252 
<a name="l00253"></a>00253     <a class="code" href="structPMCAP.html#aa1e479f4bbb94b0668585424113d9e79">BitUnion16</a>(MC)
<a name="l00254"></a>00254         Bitfield&lt;0&gt;     msie;
<a name="l00255"></a><a class="code" href="structMSICAP.html#a4a27e96090da8042a60766ea625bb797">00255</a>         Bitfield&lt;3,1&gt;   mmc;
<a name="l00256"></a><a class="code" href="structMSICAP.html#ad7519721bdd4a75f416d21a731ff99eb">00256</a>         Bitfield&lt;6,4&gt;   mme;
<a name="l00257"></a><a class="code" href="structMSICAP.html#a28d5d81ebe7381ce856207a75c17bf71">00257</a>         Bitfield&lt;7&gt;     c64;
<a name="l00258"></a><a class="code" href="structMSICAP.html#ac70f85dad2be90a16be83b36b3255f5b">00258</a>         Bitfield&lt;8&gt;     pvm;
<a name="l00259"></a><a class="code" href="structMSICAP.html#af8a210cfdab0375312b26552c8144f78">00259</a>         Bitfield&lt;15,9&gt;  reserved;
<a name="l00260"></a>00260     <a class="code" href="structPMCAP.html#a28badbba1f7c155353fa010e40de8616">EndBitUnion</a>(MC)
<a name="l00261"></a>00261     MC mc;
<a name="l00262"></a>00262 
<a name="l00263"></a>00263     <a class="code" href="bitunion_8hh.html#a0ccde5c4cc801eb6422a3b9a11d4815f">BitUnion32</a>(MA)
<a name="l00264"></a><a class="code" href="structMSICAP.html#a66f538babc389986738ec70104e0562b">00264</a>         Bitfield&lt;1,0&gt;   reserved;
<a name="l00265"></a><a class="code" href="structMSICAP.html#a96c775fc45b25ef3a5d7c714a60f7d95">00265</a>         Bitfield&lt;31,2&gt;  <a class="code" href="namespaceX86ISA.html#ab705917f60c5566f9ce56a93f798b2e2">addr</a>;
<a name="l00266"></a>00266     <a class="code" href="structPMCAP.html#a28badbba1f7c155353fa010e40de8616">EndBitUnion</a>(MA)
<a name="l00267"></a>00267     MA ma;
<a name="l00268"></a>00268 
<a name="l00269"></a><a class="code" href="structMSICAP.html#a92338cdf88f1b13102045767d158cbdd">00269</a>     <a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> mua;
<a name="l00270"></a>00270 
<a name="l00271"></a>00271     <a class="code" href="structPMCAP.html#aa1e479f4bbb94b0668585424113d9e79">BitUnion16</a>(MD)
<a name="l00272"></a><a class="code" href="structMSICAP.html#a511ae0b1c13f95e5f08f1a0dd3da3d93">00272</a>         Bitfield&lt;15,0&gt; data;
<a name="l00273"></a>00273     <a class="code" href="structPMCAP.html#a28badbba1f7c155353fa010e40de8616">EndBitUnion</a>(MD)
<a name="l00274"></a>00274     MD <a class="code" href="namespaceMipsISA.html#aed4c6005f91b7fdeeca47124687f1674">md</a>;
<a name="l00275"></a>00275 
<a name="l00276"></a><a class="code" href="structMSICAP.html#a4451ed58a365dd03be8ab56cc342b9ee">00276</a>     <a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> mmask;
<a name="l00277"></a><a class="code" href="structMSICAP.html#a685bd69c2511bc3608ff81274f9d98e4">00277</a>     <a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> mpend;
<a name="l00278"></a>00278 };
<a name="l00279"></a>00279 
<a name="l00284"></a><a class="code" href="structMSIXCAP.html">00284</a> struct <a class="code" href="structMSIXCAP.html">MSIXCAP</a> {
<a name="l00285"></a>00285     <a class="code" href="structPMCAP.html#aa1e479f4bbb94b0668585424113d9e79">BitUnion16</a>(MXID)
<a name="l00286"></a><a class="code" href="structMSIXCAP.html#abc570b1db8821b4150cc5694fb524fca">00286</a>         Bitfield&lt;7,0&gt;   <a class="code" href="structPMCAP.html#abc570b1db8821b4150cc5694fb524fca">cid</a>;
<a name="l00287"></a><a class="code" href="structMSIXCAP.html#a8bb6f66c6230d47ae653bb69bad27694">00287</a>         Bitfield&lt;15,8&gt;  <a class="code" href="structPMCAP.html#a8bb6f66c6230d47ae653bb69bad27694">next</a>;
<a name="l00288"></a>00288     <a class="code" href="structPMCAP.html#a28badbba1f7c155353fa010e40de8616">EndBitUnion</a>(MXID)
<a name="l00289"></a>00289     MXID mxid;
<a name="l00290"></a>00290 
<a name="l00291"></a>00291     <a class="code" href="structPMCAP.html#aa1e479f4bbb94b0668585424113d9e79">BitUnion16</a>(MXC)
<a name="l00292"></a><a class="code" href="structMSIXCAP.html#a6120ebabcd02e35082049723d85f6a08">00292</a>         Bitfield&lt;10,0&gt;  <a class="code" href="namespaceMipsISA.html#a50fc899bd84a44263a9de45feb70b447">ts</a>;
<a name="l00293"></a><a class="code" href="structMSIXCAP.html#aadbed79dd56043a78ec3b3ccffcdef8d">00293</a>         Bitfield&lt;13,11&gt; reserved;
<a name="l00294"></a><a class="code" href="structMSIXCAP.html#ade618898ce6f55c59d2a5cf5d0adc831">00294</a>         Bitfield&lt;14&gt;    <a class="code" href="namespaceArmISA.html#a4b41b68f8ad3209e51e469d5a862f075">fm</a>;
<a name="l00295"></a><a class="code" href="structMSIXCAP.html#aa871ae1b501989a7862cb2a464c23c9c">00295</a>         Bitfield&lt;15&gt;    mxe;
<a name="l00296"></a>00296     <a class="code" href="structPMCAP.html#a28badbba1f7c155353fa010e40de8616">EndBitUnion</a>(MXC)
<a name="l00297"></a>00297     MXC mxc;
<a name="l00298"></a>00298 
<a name="l00299"></a>00299     <a class="code" href="bitunion_8hh.html#a0ccde5c4cc801eb6422a3b9a11d4815f">BitUnion32</a>(MTAB)
<a name="l00300"></a><a class="code" href="structMSIXCAP.html#af71dbe52628a3f83a77ab494817525c6">00300</a>         Bitfield&lt;31,3&gt;  to;
<a name="l00301"></a><a class="code" href="structMSIXCAP.html#acc4aae2fdf3fbb9db959cfc4e68b64fc">00301</a>         Bitfield&lt;2,0&gt;   tbir;
<a name="l00302"></a>00302     <a class="code" href="structPMCAP.html#a28badbba1f7c155353fa010e40de8616">EndBitUnion</a>(MTAB)
<a name="l00303"></a>00303     MTAB mtab;
<a name="l00304"></a>00304 
<a name="l00305"></a>00305     <a class="code" href="bitunion_8hh.html#a0ccde5c4cc801eb6422a3b9a11d4815f">BitUnion32</a>(MPBA)
<a name="l00306"></a><a class="code" href="structMSIXCAP.html#a76f961f9cc6a001f23cf3d00aedbed48">00306</a>         Bitfield&lt;2,0&gt;   pbir;
<a name="l00307"></a><a class="code" href="structMSIXCAP.html#ac032390f9b39ac6258a668aab11577e8">00307</a>         Bitfield&lt;31,3&gt;  pbao;
<a name="l00308"></a>00308     <a class="code" href="structPMCAP.html#a28badbba1f7c155353fa010e40de8616">EndBitUnion</a>(MPBA)
<a name="l00309"></a>00309     MPBA mpba;
<a name="l00310"></a>00310 };
<a name="l00311"></a>00311 
<a name="l00312"></a><a class="code" href="unionMSIXTable.html">00312</a> union <a class="code" href="unionMSIXTable.html">MSIXTable</a> {
<a name="l00313"></a>00313     <span class="keyword">struct </span>{
<a name="l00314"></a><a class="code" href="unionMSIXTable.html#a12565d96544eb26893006f674959b08a">00314</a>         <a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> addr_lo;
<a name="l00315"></a><a class="code" href="unionMSIXTable.html#a0d084c842a04378b2848b82de24f1949">00315</a>         <a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> addr_hi;
<a name="l00316"></a><a class="code" href="unionMSIXTable.html#a9eac0dc114707ee8b932c89b5d5ca68f">00316</a>         <a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> msg_data;
<a name="l00317"></a><a class="code" href="unionMSIXTable.html#ad014237a9bbb8e5880e4f52e909c272c">00317</a>         <a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> vec_ctrl;
<a name="l00318"></a>00318     } fields;
<a name="l00319"></a><a class="code" href="unionMSIXTable.html#aba3ab3dadf10b1a00fa5fc4ee3857cf6">00319</a>     <a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> data[4];
<a name="l00320"></a>00320 };
<a name="l00321"></a>00321 
<a name="l00322"></a><a class="code" href="pcireg_8h.html#a6efa12ed6b6e8399ae2e01ce3b12bca4">00322</a> <span class="preprocessor">#define MSIXVECS_PER_PBA 64</span>
<a name="l00323"></a><a class="code" href="structMSIXPbaEntry.html">00323</a> <span class="preprocessor"></span><span class="keyword">struct </span><a class="code" href="structMSIXPbaEntry.html">MSIXPbaEntry</a> {
<a name="l00324"></a><a class="code" href="structMSIXPbaEntry.html#a824af546b997aeefcb71a5fe0eda3a0a">00324</a>     uint64_t <a class="code" href="bitfield_8hh.html#a4ee0dc0723e11679c52429d5f8e05123">bits</a>;
<a name="l00325"></a>00325 };
<a name="l00326"></a>00326 
<a name="l00331"></a><a class="code" href="structPXCAP.html">00331</a> <span class="keyword">struct </span><a class="code" href="structPXCAP.html">PXCAP</a> {
<a name="l00332"></a>00332     <a class="code" href="structPMCAP.html#aa1e479f4bbb94b0668585424113d9e79">BitUnion16</a>(PXID)
<a name="l00333"></a><a class="code" href="structPXCAP.html#abc570b1db8821b4150cc5694fb524fca">00333</a>         Bitfield&lt;7,0&gt;   <a class="code" href="structPMCAP.html#abc570b1db8821b4150cc5694fb524fca">cid</a>;
<a name="l00334"></a><a class="code" href="structPXCAP.html#a8bb6f66c6230d47ae653bb69bad27694">00334</a>         Bitfield&lt;15,8&gt;  <a class="code" href="structPMCAP.html#a8bb6f66c6230d47ae653bb69bad27694">next</a>;
<a name="l00335"></a>00335     <a class="code" href="structPMCAP.html#a28badbba1f7c155353fa010e40de8616">EndBitUnion</a>(PXID)
<a name="l00336"></a>00336     PXID pxid;
<a name="l00337"></a>00337 
<a name="l00338"></a>00338     <a class="code" href="structPMCAP.html#aa1e479f4bbb94b0668585424113d9e79">BitUnion16</a>(_PXCAP)
<a name="l00339"></a><a class="code" href="structPXCAP.html#aa7abc6e681b0a49c67b5227e08b0ea6b">00339</a>         Bitfield&lt;3,0&gt;   ver;
<a name="l00340"></a><a class="code" href="structPXCAP.html#a4a5866a2006e0267140b79b9e8789209">00340</a>         Bitfield&lt;7,4&gt;   dpt;
<a name="l00341"></a><a class="code" href="structPXCAP.html#a29b303abae08683518785e2d3d3076ff">00341</a>         Bitfield&lt;8&gt;     <a class="code" href="namespacePowerISA.html#aadcb0bf111dd32fa1c01c2b82f83c3c3">si</a>;
<a name="l00342"></a><a class="code" href="structPXCAP.html#a7a789af37acfd3d718dd365107908e85">00342</a>         Bitfield&lt;13,9&gt;  imn;
<a name="l00343"></a><a class="code" href="structPXCAP.html#a6212b0574d105c82a17413386478a0f4">00343</a>         Bitfield&lt;15,14&gt; <a class="code" href="structPMCAP.html#a0f2c966eea27ed7a9d607165c9726f9f">reserved</a>;
<a name="l00344"></a>00344     <a class="code" href="structPMCAP.html#a28badbba1f7c155353fa010e40de8616">EndBitUnion</a>(_PXCAP)
<a name="l00345"></a>00345     _PXCAP pxcap;
<a name="l00346"></a>00346 
<a name="l00347"></a>00347     <a class="code" href="bitunion_8hh.html#a0ccde5c4cc801eb6422a3b9a11d4815f">BitUnion32</a>(PXDCAP)
<a name="l00348"></a><a class="code" href="structPXCAP.html#ae9f97803a1ca682dc35f3058d9961c26">00348</a>         Bitfield&lt;2,0&gt;   mps;
<a name="l00349"></a><a class="code" href="structPXCAP.html#ae58e1d93b3ac0f04e9fcf87214ce2cde">00349</a>         Bitfield&lt;4,3&gt;   pfs;
<a name="l00350"></a><a class="code" href="structPXCAP.html#ab4020dc834317b4c2d7f06fecd3b6201">00350</a>         Bitfield&lt;5&gt;     etfs;
<a name="l00351"></a><a class="code" href="structPXCAP.html#a71992206c22d427a17cb28fd7757d590">00351</a>         Bitfield&lt;8,6&gt;   l0sl;
<a name="l00352"></a><a class="code" href="structPXCAP.html#a0feff82172ca491d36e12e15d9199109">00352</a>         Bitfield&lt;11,9&gt;  l1l;
<a name="l00353"></a><a class="code" href="structPXCAP.html#a814a36b922256f7165716e2ad8d8ec26">00353</a>         Bitfield&lt;14,12&gt; <a class="code" href="structPMCAP.html#a3a000414676bb935cf6ecf353ef1895e">reserved0</a>;
<a name="l00354"></a><a class="code" href="structPXCAP.html#a830417416ae6214e35dcf051e4ad8c72">00354</a>         Bitfield&lt;15&gt;    rer;
<a name="l00355"></a><a class="code" href="structPXCAP.html#ae25b2a036fb201558fa30f91b285ea27">00355</a>         Bitfield&lt;17,16&gt; <a class="code" href="structPMCAP.html#ab4c7eb001c06e169dbf1a0ff49da54e8">reserved1</a>;
<a name="l00356"></a><a class="code" href="structPXCAP.html#a11e2333f614dd6bd50180a088f20b0e4">00356</a>         Bitfield&lt;25,18&gt; csplv;
<a name="l00357"></a><a class="code" href="structPXCAP.html#ab7784a8deea52769e9d0704e6d3aca7d">00357</a>         Bitfield&lt;27,26&gt; cspls;
<a name="l00358"></a><a class="code" href="structPXCAP.html#a88eba43ec05e1aac289375a00cd74f6a">00358</a>         Bitfield&lt;28&gt;    flrc;
<a name="l00359"></a><a class="code" href="structPXCAP.html#a421c519b745f1dcdf84dfb1e6ac70ad6">00359</a>         Bitfield&lt;31,29&gt; reserved2;
<a name="l00360"></a>00360     <a class="code" href="structPMCAP.html#a28badbba1f7c155353fa010e40de8616">EndBitUnion</a>(PXDCAP)
<a name="l00361"></a>00361     PXDCAP pxdcap;
<a name="l00362"></a>00362 
<a name="l00363"></a>00363     <a class="code" href="structPMCAP.html#aa1e479f4bbb94b0668585424113d9e79">BitUnion16</a>(PXDC)
<a name="l00364"></a>00364         Bitfield&lt;0&gt;     cere;
<a name="l00365"></a><a class="code" href="structPXCAP.html#aecc832ea5560f7f4a7f0ca95a6a107d0">00365</a>         Bitfield&lt;1&gt;     nfere;
<a name="l00366"></a><a class="code" href="structPXCAP.html#a2d36e3b99f1718b1bca55d9a05c0a86a">00366</a>         Bitfield&lt;2&gt;     fere;
<a name="l00367"></a><a class="code" href="structPXCAP.html#ab021ab93a2f4150f7a02c471dd3f3ae8">00367</a>         Bitfield&lt;3&gt;     urre;
<a name="l00368"></a><a class="code" href="structPXCAP.html#ad8872d54a6c8bb520053a266d977a5cb">00368</a>         Bitfield&lt;4&gt;     ero;
<a name="l00369"></a><a class="code" href="structPXCAP.html#a11dd68eae2e88019fef8141208baa440">00369</a>         Bitfield&lt;7,5&gt;   mps;
<a name="l00370"></a><a class="code" href="structPXCAP.html#a79a770cdf8225a7a35bfa7489cf5c5ab">00370</a>         Bitfield&lt;8&gt;     ete;
<a name="l00371"></a><a class="code" href="structPXCAP.html#a72d535039f4ed541f23907a43900a949">00371</a>         Bitfield&lt;9&gt;     pfe;
<a name="l00372"></a><a class="code" href="structPXCAP.html#a625b6143578dce8ca730abd80ec3301b">00372</a>         Bitfield&lt;10&gt;    appme;
<a name="l00373"></a><a class="code" href="structPXCAP.html#a4508f9cdaabf2476312bf21ec0406733">00373</a>         Bitfield&lt;11&gt;    ens;
<a name="l00374"></a><a class="code" href="structPXCAP.html#af4bbae3ed61f59983f074b7c436d5890">00374</a>         Bitfield&lt;14,12&gt; mrrs;
<a name="l00375"></a><a class="code" href="structPXCAP.html#a46e6fbf6b0f817c753fb5cd7b2ae1221">00375</a>         Bitfield&lt;15&gt;    func_reset;
<a name="l00376"></a>00376     <a class="code" href="structPMCAP.html#a28badbba1f7c155353fa010e40de8616">EndBitUnion</a>(PXDC)
<a name="l00377"></a>00377     PXDC pxdc;
<a name="l00378"></a>00378 
<a name="l00379"></a>00379     <a class="code" href="structPMCAP.html#aa1e479f4bbb94b0668585424113d9e79">BitUnion16</a>(PXDS)
<a name="l00380"></a>00380         Bitfield&lt;0&gt;     ced;
<a name="l00381"></a><a class="code" href="structPXCAP.html#a37cd76a12dcef67b2b912e7e6c2a56a1">00381</a>         Bitfield&lt;1&gt;     nfed;
<a name="l00382"></a><a class="code" href="structPXCAP.html#a035ec313d7781a4f83d0d7b539786d9e">00382</a>         Bitfield&lt;2&gt;     fed;
<a name="l00383"></a><a class="code" href="structPXCAP.html#a8e0e3f70b67ebf200891174583e18e97">00383</a>         Bitfield&lt;3&gt;     urd;
<a name="l00384"></a><a class="code" href="structPXCAP.html#a92827cee23d5b11f20c240c9912c0fe5">00384</a>         Bitfield&lt;4&gt;     apd;
<a name="l00385"></a><a class="code" href="structPXCAP.html#a0a8076923ce853476a1490c0dfde2337">00385</a>         Bitfield&lt;5&gt;     tp;
<a name="l00386"></a><a class="code" href="structPXCAP.html#a2dacf33c56d59b4d707c8af7f18ab5d2">00386</a>         Bitfield&lt;15,6&gt;  <a class="code" href="structPMCAP.html#a0f2c966eea27ed7a9d607165c9726f9f">reserved</a>;
<a name="l00387"></a>00387     <a class="code" href="structPMCAP.html#a28badbba1f7c155353fa010e40de8616">EndBitUnion</a>(PXDS)
<a name="l00388"></a>00388     PXDS pxds;
<a name="l00389"></a>00389 
<a name="l00390"></a>00390     <a class="code" href="bitunion_8hh.html#a0ccde5c4cc801eb6422a3b9a11d4815f">BitUnion32</a>(PXLCAP)
<a name="l00391"></a><a class="code" href="structPXCAP.html#aab4987c3d72187843529363c94243750">00391</a>         Bitfield&lt;3,0&gt;   sls;
<a name="l00392"></a><a class="code" href="structPXCAP.html#ae204d8e4acec20de72d7b44e78e934a7">00392</a>         Bitfield&lt;9,4&gt;   mlw;
<a name="l00393"></a><a class="code" href="structPXCAP.html#a31582bb700bfd751c22c2859a06d762c">00393</a>         Bitfield&lt;11,10&gt; aspms;
<a name="l00394"></a><a class="code" href="structPXCAP.html#a42faf01136234b2b33b7c74fd019a0fd">00394</a>         Bitfield&lt;14,12&gt; l0sel;
<a name="l00395"></a><a class="code" href="structPXCAP.html#a5643f0273bad7b52fa6cccbdcf99acf7">00395</a>         Bitfield&lt;17,15&gt; l1el;
<a name="l00396"></a><a class="code" href="structPXCAP.html#a862fc55bc27a3604ebfe753859672646">00396</a>         Bitfield&lt;18&gt;    cpm;
<a name="l00397"></a><a class="code" href="structPXCAP.html#ac0cfe244b0d2d90b6eea524209d89aba">00397</a>         Bitfield&lt;19&gt;    sderc;
<a name="l00398"></a><a class="code" href="structPXCAP.html#a340127b8ad94dbc7673a1e6edb1a6b2c">00398</a>         Bitfield&lt;20&gt;    dllla;
<a name="l00399"></a><a class="code" href="structPXCAP.html#a94f01ca59d197ed7dfb03f8a9acd9caf">00399</a>         Bitfield&lt;21&gt;    lbnc;
<a name="l00400"></a><a class="code" href="structPXCAP.html#a7fc1b3e23b7aeb9dc08c2510de0e7dd5">00400</a>         Bitfield&lt;23,22&gt; <a class="code" href="structPMCAP.html#a0f2c966eea27ed7a9d607165c9726f9f">reserved</a>;
<a name="l00401"></a><a class="code" href="structPXCAP.html#ab5c9dfc9fb9844f3b5c4c0268fdc855b">00401</a>         Bitfield&lt;31,24&gt; pn;
<a name="l00402"></a>00402     <a class="code" href="structPMCAP.html#a28badbba1f7c155353fa010e40de8616">EndBitUnion</a>(PXLCAP)
<a name="l00403"></a>00403     PXLCAP pxlcap;
<a name="l00404"></a>00404 
<a name="l00405"></a>00405     <a class="code" href="structPMCAP.html#aa1e479f4bbb94b0668585424113d9e79">BitUnion16</a>(PXLC)
<a name="l00406"></a><a class="code" href="structPXCAP.html#acfd19d41907e65e1f9c9ea27c628e1b8">00406</a>         Bitfield&lt;1,0&gt;   aspmc;
<a name="l00407"></a><a class="code" href="structPXCAP.html#a3a000414676bb935cf6ecf353ef1895e">00407</a>         Bitfield&lt;2&gt;     <a class="code" href="structPMCAP.html#a3a000414676bb935cf6ecf353ef1895e">reserved0</a>;
<a name="l00408"></a><a class="code" href="structPXCAP.html#a9b208f50813afe40322733470e1a737b">00408</a>         Bitfield&lt;3&gt;     rcb;
<a name="l00409"></a><a class="code" href="structPXCAP.html#aeac9bcbee49459263a8b4114cb899822">00409</a>         Bitfield&lt;5,4&gt;   <a class="code" href="structPMCAP.html#ab4c7eb001c06e169dbf1a0ff49da54e8">reserved1</a>;
<a name="l00410"></a><a class="code" href="structPXCAP.html#a2b2844ff23f0c7f2530a64e575b8f07f">00410</a>         Bitfield&lt;6&gt;     ccc;
<a name="l00411"></a><a class="code" href="structPXCAP.html#a7e8c03b5cbaf93f3d6ad3ce924e920a2">00411</a>         Bitfield&lt;7&gt;     <a class="code" href="namespaceMipsISA.html#aae6a38e5d8f3ef8bdc92464d6232e3ad">es</a>;
<a name="l00412"></a><a class="code" href="structPXCAP.html#ad0a4018e9cb3885a316ac36e1535eed4">00412</a>         Bitfield&lt;8&gt;     ecpm;
<a name="l00413"></a><a class="code" href="structPXCAP.html#abd1874c5fb0d8108fc13e7481d6388f3">00413</a>         Bitfield&lt;9&gt;     hawd;
<a name="l00414"></a><a class="code" href="structPXCAP.html#a6546e92118d406e7009f144b14542c87">00414</a>         Bitfield&lt;15,10&gt; reserved2;
<a name="l00415"></a>00415     <a class="code" href="structPMCAP.html#a28badbba1f7c155353fa010e40de8616">EndBitUnion</a>(PXLC)
<a name="l00416"></a>00416     PXLC pxlc;
<a name="l00417"></a>00417 
<a name="l00418"></a>00418     <a class="code" href="structPMCAP.html#aa1e479f4bbb94b0668585424113d9e79">BitUnion16</a>(PXLS)
<a name="l00419"></a><a class="code" href="structPXCAP.html#a5111f8f1b8eef28b2f15aa7dff548677">00419</a>         Bitfield&lt;3,0&gt;   cls;
<a name="l00420"></a><a class="code" href="structPXCAP.html#aac5b62bea7f56021598824cd37da8e63">00420</a>         Bitfield&lt;9,4&gt;   nlw;
<a name="l00421"></a><a class="code" href="structPXCAP.html#abfe65afb55f4825284f66e53bc78104a">00421</a>         Bitfield&lt;11,10&gt; reserved0;
<a name="l00422"></a><a class="code" href="structPXCAP.html#a1eac51ed17f8d24850f6da7d50c69444">00422</a>         Bitfield&lt;12&gt;    slot_clk_config;
<a name="l00423"></a><a class="code" href="structPXCAP.html#a94824b72d359a5c88960a7f3d41aae2f">00423</a>         Bitfield&lt;15,13&gt; <a class="code" href="structPMCAP.html#ab4c7eb001c06e169dbf1a0ff49da54e8">reserved1</a>;
<a name="l00424"></a>00424     <a class="code" href="structPMCAP.html#a28badbba1f7c155353fa010e40de8616">EndBitUnion</a>(PXLS)
<a name="l00425"></a>00425     PXLS pxls;
<a name="l00426"></a>00426 
<a name="l00427"></a>00427     <a class="code" href="bitunion_8hh.html#a0ccde5c4cc801eb6422a3b9a11d4815f">BitUnion32</a>(PXDCAP2)
<a name="l00428"></a><a class="code" href="structPXCAP.html#a646bd67675016bd2e5348dc4737f403c">00428</a>         Bitfield&lt;3,0&gt;   ctrs;
<a name="l00429"></a><a class="code" href="structPXCAP.html#afbcc12ce276af1d2d296fb390021f960">00429</a>         Bitfield&lt;4&gt;     ctds;
<a name="l00430"></a><a class="code" href="structPXCAP.html#a39a121912175377c1eac9c432103e14f">00430</a>         Bitfield&lt;5&gt;     arifs;
<a name="l00431"></a><a class="code" href="structPXCAP.html#a98115afc2014b88488a076c132269457">00431</a>         Bitfield&lt;6&gt;     aors;
<a name="l00432"></a><a class="code" href="structPXCAP.html#aaf5eba11f85bdbb91991eabb578184ae">00432</a>         Bitfield&lt;7&gt;     aocs32;
<a name="l00433"></a><a class="code" href="structPXCAP.html#a25e7f60f617419ee6fcdd90a4add3434">00433</a>         Bitfield&lt;8&gt;     aocs64;
<a name="l00434"></a><a class="code" href="structPXCAP.html#a01ccf729e002cfd7bc0432830de084e2">00434</a>         Bitfield&lt;9&gt;     ccs128;
<a name="l00435"></a><a class="code" href="structPXCAP.html#a0d42f7e5a1b9fb808f7e43465ddc10bf">00435</a>         Bitfield&lt;10&gt;    nprpr;
<a name="l00436"></a><a class="code" href="structPXCAP.html#a73de8e8bfbee5b4f7727f4ff28fef100">00436</a>         Bitfield&lt;11&gt;    ltrs;
<a name="l00437"></a><a class="code" href="structPXCAP.html#a60eb67968c94996ae21364300df1b236">00437</a>         Bitfield&lt;13,12&gt; tphcs;
<a name="l00438"></a><a class="code" href="structPXCAP.html#aaf0d2cf8841d071aecd765d4e3aac530">00438</a>         Bitfield&lt;17,14&gt; reserved0;
<a name="l00439"></a><a class="code" href="structPXCAP.html#a9a1b2491a798b85aefa18f9ef8954142">00439</a>         Bitfield&lt;19,18&gt; obffs;
<a name="l00440"></a><a class="code" href="structPXCAP.html#a151f8062949cfe3fc86300a0fb1f3423">00440</a>         Bitfield&lt;20&gt;    effs;
<a name="l00441"></a><a class="code" href="structPXCAP.html#ae181c34c7cc6481d98e6e99f98bb7408">00441</a>         Bitfield&lt;21&gt;    eetps;
<a name="l00442"></a><a class="code" href="structPXCAP.html#a4dc86d53081f7d7a93eb1d3d30a16241">00442</a>         Bitfield&lt;23,22&gt; meetp;
<a name="l00443"></a><a class="code" href="structPXCAP.html#af1c9ecd1d8305d1b6e06ac12a13575b4">00443</a>         Bitfield&lt;31,24&gt; <a class="code" href="structPMCAP.html#ab4c7eb001c06e169dbf1a0ff49da54e8">reserved1</a>;
<a name="l00444"></a>00444     <a class="code" href="structPMCAP.html#a28badbba1f7c155353fa010e40de8616">EndBitUnion</a>(PXDCAP2)
<a name="l00445"></a>00445     PXDCAP2 pxdcap2;
<a name="l00446"></a>00446 
<a name="l00447"></a>00447     <a class="code" href="bitunion_8hh.html#a0ccde5c4cc801eb6422a3b9a11d4815f">BitUnion32</a>(PXDC2)
<a name="l00448"></a><a class="code" href="structPXCAP.html#a1980add6a9c3d780071a3f245d7996ed">00448</a>         Bitfield&lt;3,0&gt;   ctv;
<a name="l00449"></a><a class="code" href="structPXCAP.html#ac23178334a6137202aa9c7c1642c6813">00449</a>         Bitfield&lt;4&gt;     ctd;
<a name="l00450"></a><a class="code" href="structPXCAP.html#af3233047d63f048360301cd82170b09c">00450</a>         Bitfield&lt;9,5&gt;   reserved0;
<a name="l00451"></a><a class="code" href="structPXCAP.html#af399d0a5a6f2794eae85273068798511">00451</a>         Bitfield&lt;10&gt;    ltrme;
<a name="l00452"></a><a class="code" href="structPXCAP.html#a5c74ab42f547915cf2f1a633125bfb11">00452</a>         Bitfield&lt;12,11&gt; <a class="code" href="structPMCAP.html#ab4c7eb001c06e169dbf1a0ff49da54e8">reserved1</a>;
<a name="l00453"></a><a class="code" href="structPXCAP.html#a0e38762b1fb64736a78620afe749ac9f">00453</a>         Bitfield&lt;14,13&gt; obffe;
<a name="l00454"></a><a class="code" href="structPXCAP.html#a10f49b1c91b22b18b93ba669ca1c6191">00454</a>         Bitfield&lt;31,15&gt; reserved2;
<a name="l00455"></a>00455     <a class="code" href="structPMCAP.html#a28badbba1f7c155353fa010e40de8616">EndBitUnion</a>(PXDC2)
<a name="l00456"></a>00456     PXDC2 pxdc2;
<a name="l00457"></a>00457 };
<a name="l00458"></a>00458 <span class="preprocessor">#endif // __PCIREG_H__</span>
</pre></div></div>
<hr size="1"/><address style="text-align: right;"><small>File&nbsp;GEM5&nbsp;Wrapperに対して25 May 2015に生成されました。&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
