#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Sun Apr 04 03:03:55 2021
# Process ID: 67148
# Current directory: C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Project_V3 - Backup/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent76308 C:\Users\hamas\Documents\Carleton\ELEC3500\Lab9\Project_V3 - Backup\project_1\project_1.xpr
# Log file: C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Project_V3 - Backup/project_1/vivado.log
# Journal file: C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Project_V3 - Backup/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Project_V3 - Backup/project_1/project_1.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Project_V2/project_1' since last save.
Scanning sources...
Finished scanning sources
INFO: [filemgmt 56-1] IP Output Repository Path: Directory not found as 'C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Project_V3 - Backup/project_1/project_1.cache/ip'; using path 'C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Project_V2/project_1/project_1.cache/ip' instead.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.3/data/ip'.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Project_V3 - Backup/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Project_V3 - Backup/project_1/project_1.srcs/sources_1/imports/hdl/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2458] undeclared symbol enable_second_one, assumed default net type wire [C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Project_V3 - Backup/project_1/project_1.srcs/sources_1/imports/hdl/timer.v:54]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Project_V3 - Backup/project_1/project_1.srcs/sources_1/imports/hdl/debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Project_V3 - Backup/project_1/project_1.srcs/sources_1/imports/hdl/egg_timer_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module egg_timer_fsm
INFO: [VRFC 10-2458] undeclared symbol enable_minutes_load_ten, assumed default net type wire [C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Project_V3 - Backup/project_1/project_1.srcs/sources_1/imports/hdl/egg_timer_fsm.v:84]
INFO: [VRFC 10-2458] undeclared symbol enable_seconds_load_ten, assumed default net type wire [C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Project_V3 - Backup/project_1/project_1.srcs/sources_1/imports/hdl/egg_timer_fsm.v:85]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Project_V3 - Backup/project_1/project_1.srcs/sources_1/imports/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Project_V3 - Backup/project_1/project_1.srcs/sim_1/imports/testbench/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Project_V3 - Backup/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Project_V3 - Backup/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 1d67971105ce4a3281043f0753769aa3 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.egg_timer_fsm
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Project_V3 - Backup/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 290 ns : File "C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Project_V3 - Backup/project_1/project_1.srcs/sim_1/imports/testbench/top_tb.v" Line 99
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 847.234 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Apr 04 22:14:18 2021...
