# do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:08 on Dec 01,2017
# vcom -check_synthesis ../rtl/rtl_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package instance fixed_pkg
# -- Loading package NUMERIC_STD
# -- Loading package fixed_float_types
# -- Loading package fixed_generic_pkg
# -- Loading package MATH_REAL
# -- Loading package body fixed_generic_pkg
# -- Compiling package rtl_pkg
# -- Compiling package body rtl_pkg
# -- Loading package rtl_pkg
# End time: 23:56:08 on Dec 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:08 on Dec 01,2017
# vcom -check_synthesis ../tb/tb_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package instance fixed_pkg
# -- Loading package NUMERIC_STD
# -- Loading package fixed_float_types
# -- Loading package fixed_generic_pkg
# -- Loading package MATH_REAL
# -- Loading package body fixed_generic_pkg
# -- Loading package rtl_pkg
# -- Compiling package tb_pkg
# -- Compiling package body tb_pkg
# -- Loading package tb_pkg
# End time: 23:56:08 on Dec 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:08 on Dec 01,2017
# vcom -check_synthesis ../rtl/forward.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package instance fixed_pkg
# -- Loading package fixed_float_types
# -- Loading package fixed_generic_pkg
# -- Loading package MATH_REAL
# -- Loading package body fixed_generic_pkg
# -- Loading package rtl_pkg
# -- Compiling entity forward
# -- Compiling architecture rtl of forward
# End time: 23:56:08 on Dec 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:08 on Dec 01,2017
# vcom -check_synthesis ../tb/forward_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package instance fixed_pkg
# -- Loading package NUMERIC_STD
# -- Loading package fixed_float_types
# -- Loading package fixed_generic_pkg
# -- Loading package MATH_REAL
# -- Loading package body fixed_generic_pkg
# -- Loading package rtl_pkg
# -- Loading package tb_pkg
# -- Compiling entity forward_tb
# -- Compiling architecture bench of forward_tb
# End time: 23:56:08 on Dec 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim forward_tb 
# Start time: 23:56:08 on Dec 01,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.fixed_float_types
# Loading ieee.math_real(body)
# Loading ieee.fixed_generic_pkg(body)
# Loading ieee.fixed_pkg
# Loading work.rtl_pkg(body)
# Loading work.tb_pkg(body)
# Loading work.forward_tb(bench)
# Loading work.forward(rtl)
# ** Error: (vsim-3732) ../tb/forward_tb.vhd(92): No default binding for component instance 'dut'.
#    The following component port is not on the entity:
#           finish_update
#    Time: 0 ps  Iteration: 0  Instance: /forward_tb/dut File: ../rtl/forward.vhd
# ** Warning: (vsim-3473) Component instance "dut_bias_hidden : bias" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /forward_tb/dut/calc_hidden(0) File: ../rtl/forward.vhd
# ** Fatal: Bad library format, library not compiled with Intel FPGA Edition compiler.
#    Time: 0 ps  Iteration: 0  Instance: /forward_tb/dut/calc_hidden(0)/dut_weighted_in_hidden File: ../rtl/forward.vhd Line: 188
# FATAL ERROR while loading design
# Error loading design
# End time: 23:56:08 on Dec 01,2017, Elapsed time: 0:00:00
# Errors: 2, Warnings: 1
