// Seed: 3458570040
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_7;
endmodule
macromodule module_1;
  id_1(
      -1
  );
  tri0 id_2;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_2,
      id_2,
      id_1
  );
  assign id_1 = id_1;
  bit id_3;
  assign id_1 = !id_2;
  wire id_4 = 1'b0 | -1;
  assign id_1 = id_2;
  initial id_3 <= #1 1'h0;
  uwire id_6 = -1;
  tri0  id_7 = id_6;
endmodule
