#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun Feb 16 17:37:09 2020
# Process ID: 56157
# Current directory: /ectf/pl
# Command line: vivado -mode batch -source ..//pl/proj/gen_bitstream.tcl -tclargs --project_file ..//pl/proj/test/test.xpr
# Log file: /ectf/pl/vivado.log
# Journal file: /ectf/pl/vivado.jou
#-----------------------------------------------------------
source ..//pl/proj/gen_bitstream.tcl
# set origin_dir "."
# set project_bd "$origin_dir/src/bd/system/system.bd"
# set synth_comp "synth_design Complete!"
# set impl_run "Running Design Initialization..."
# set bitstream_comp "write_bitstream Complete!"
# if { $::argc > 0 } {
#   for {set i 0} {$i < [llength $::argc]} {incr i} {
#     set option [string trim [lindex $::argv $i]]
#     switch -regexp -- $option {
#       "--project_file" { incr i; set project_file [lindex $::argv $i] }
#       default {
#         if { [regexp {^-} $option] } {
#           puts "ERROR: Unknown option '$option' specified, expecting --project_file arg.\n"
#           return 1
#         }
#       }
#     }
#   }
#   open_project $project_file
#   open_bd_design $project_bd
# }
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/ectf/pl/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.4/data/ip'.
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
WARNING: [BD 41-1282] Ignoring parameter HAS_BURST
WARNING: [BD 41-1281] Parameter HAS_BURST is not defined on /axi_dma_0/M_AXIS_MM2S. Setting parameter on /axi_dma_0/M_AXIS_MM2S failed
Adding cell -- xilinx.com:ip:axi_intc:4.1 - axi_intc_0
Adding cell -- xilinx.com:ip:axis_data_fifo:1.1 - axis_data_fifo_0
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding cell -- xilinx.com:ip:clk_wiz:5.4 - clk_wiz_25M
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - data_lmb_bram_if_cntlr_1
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - data_lmb_v10_1
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.0 - dma_axi_bram_ctrl_1
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - dma_blk_mem_gen_1
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - fifo_count_axi_gpio_0
Adding cell -- xilinx.com:module_ref:i2s_output:1.0 - i2s_output_1
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ins_lmb_bram_if_cntlr_0
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ins_lmb_v10_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - int_axi_gpio_0
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.0 - mb_dma_axi_bram_ctrl_0
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_0
Adding cell -- xilinx.com:ip:microblaze:10.0 - microblaze_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- digilentinc.com:IP:PWM:2.0 - rgb_PWM_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.0 - share_axi_bram_ctrl_0
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.0 - share_axi_bram_ctrl_1
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - share_blk_mem_gen_1
Adding cell -- xilinx.com:ip:xadc_wiz:3.3 - xadc_wiz_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_2
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
WARNING: [BD 41-1731] Type mismatch between connected pins: /int_axi_gpio_0/gpio_io_o(undef) and /axi_intc_0/intr(intr)
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Excluding </processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0> from </microblaze_0/Data>
Excluding </processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0> from </microblaze_0/Instruction>
Excluding </mdm_0/S_AXI/Reg> from </mdm_0/Data>
Excluding </processing_system7_0/S_AXI_GP0/GP0_DDR_LOWOCM> from </mdm_0/Data>
Excluding </processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0> from </mdm_0/Data>
Successfully read diagram <system> from BD file <./src/bd/system/system.bd>
# puts "Launching Synthesis"
Launching Synthesis
# save_bd_design
Wrote  : </ectf/pl/src/bd/system/ui/bd_c954508f.ui> 
# launch_runs synth_1 -jobs 2
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
INFO: [Device 21-403] Loading part xc7z007sclg400-1
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
CRITICAL WARNING: [BD 41-1629] </processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0> is excluded from all addressable master spaces.
WARNING: [xilinx.com:ip:axi_intc:4.1-4] /axi_intc_0: Could not determine interrupt input port type - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [BD 41-927] Following properties on pin /i2s_output_1/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_25M_clk_out1 
WARNING: [BD 41-927] Following properties on pin /xadc_wiz_0/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_processing_system7_0_0_FCLK_CLK0 
Wrote  : </ectf/pl/src/bd/system/system.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/m_axi_rid'(3) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/m_axi_bid'(3) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/mb_axi_mem_interconnect_0/xbar/s_axi_awid'(3) to net 's04_couplers_to_xbar_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/mb_axi_mem_interconnect_0/xbar/s_axi_arid'(3) to net 's04_couplers_to_xbar_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/ps7_0_axi_periph/s00_couplers/auto_pc/m_axi_bid'(12) to net 'auto_pc_to_s00_couplers_BID'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/ps7_0_axi_periph/s00_couplers/auto_pc/m_axi_rid'(12) to net 'auto_pc_to_s00_couplers_RID'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/ps7_0_axi_periph/xbar/s_axi_awid'(13) to net 's00_couplers_to_xbar_AWID'(12) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/ps7_0_axi_periph/xbar/s_axi_arid'(13) to net 's00_couplers_to_xbar_ARID'(12) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/share_blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA1_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/share_blk_mem_gen_1/addrb'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA1_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/dma_blk_mem_gen_1/addrb'(32) to net 'dma_axi_bram_ctrl_1_BRAM_PORTA_ADDR'(15) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_GP0_AWID'(6) to net 'mb_axi_mem_interconnect_0_M00_AXI_AWID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_GP0_WID'(6) to net 'mb_axi_mem_interconnect_0_M00_AXI_WID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_GP0_ARID'(6) to net 'mb_axi_mem_interconnect_0_M00_AXI_ARID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/dma_blk_mem_gen_1/addra'(32) to net 'mb_dma_axi_bram_ctrl_0_BRAM_PORTA_ADDR'(15) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/mdm_0/M_AXI_RID'(1) to net 'mdm_0_M_AXI_RID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/mdm_0/M_AXI_BID'(1) to net 'mdm_0_M_AXI_BID'(3) - Only lower order bits will be connected.
VHDL Output written to : /ectf/pl/src/bd/system/synth/system.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/m_axi_rid'(3) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/m_axi_bid'(3) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/mb_axi_mem_interconnect_0/xbar/s_axi_awid'(3) to net 's04_couplers_to_xbar_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/mb_axi_mem_interconnect_0/xbar/s_axi_arid'(3) to net 's04_couplers_to_xbar_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/ps7_0_axi_periph/s00_couplers/auto_pc/m_axi_bid'(12) to net 'auto_pc_to_s00_couplers_BID'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/ps7_0_axi_periph/s00_couplers/auto_pc/m_axi_rid'(12) to net 'auto_pc_to_s00_couplers_RID'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/ps7_0_axi_periph/xbar/s_axi_awid'(13) to net 's00_couplers_to_xbar_AWID'(12) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/ps7_0_axi_periph/xbar/s_axi_arid'(13) to net 's00_couplers_to_xbar_ARID'(12) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/share_blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA1_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/share_blk_mem_gen_1/addrb'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA1_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/dma_blk_mem_gen_1/addrb'(32) to net 'dma_axi_bram_ctrl_1_BRAM_PORTA_ADDR'(15) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_GP0_AWID'(6) to net 'mb_axi_mem_interconnect_0_M00_AXI_AWID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_GP0_WID'(6) to net 'mb_axi_mem_interconnect_0_M00_AXI_WID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_GP0_ARID'(6) to net 'mb_axi_mem_interconnect_0_M00_AXI_ARID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/dma_blk_mem_gen_1/addra'(32) to net 'mb_dma_axi_bram_ctrl_0_BRAM_PORTA_ADDR'(15) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/mdm_0/M_AXI_RID'(1) to net 'mdm_0_M_AXI_RID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/mdm_0/M_AXI_BID'(1) to net 'mdm_0_M_AXI_BID'(3) - Only lower order bits will be connected.
VHDL Output written to : /ectf/pl/src/bd/system/sim/system.vhd
VHDL Output written to : /ectf/pl/src/bd/system/hdl/system_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_intc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_25M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block data_lmb_bram_if_cntlr_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block data_lmb_v10_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dma_axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dma_blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fifo_count_axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block i2s_output_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ins_lmb_bram_if_cntlr_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ins_lmb_v10_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block int_axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mb_dma_axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb_PWM_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block share_axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block share_axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block share_blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mb_axi_mem_interconnect_0/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/ectf/pl/src/bd/system/ip/system_auto_pc_9/system_auto_pc_9_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m05_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/ectf/pl/src/bd/system/ip/system_auto_pc_8/system_auto_pc_8_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m03_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/ectf/pl/src/bd/system/ip/system_auto_pc_7/system_auto_pc_7_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/ectf/pl/src/bd/system/ip/system_auto_pc_10/system_auto_pc_10_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/ectf/pl/src/bd/system/ip/system_auto_pc_4/system_auto_pc_4_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block mb_axi_mem_interconnect_0/m06_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/ectf/pl/src/bd/system/ip/system_auto_pc_3/system_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block mb_axi_mem_interconnect_0/m04_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/ectf/pl/src/bd/system/ip/system_auto_pc_2/system_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block mb_axi_mem_interconnect_0/m03_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/ectf/pl/src/bd/system/ip/system_auto_pc_1/system_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block mb_axi_mem_interconnect_0/m01_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/ectf/pl/src/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block mb_axi_mem_interconnect_0/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/ectf/pl/src/bd/system/ip/system_auto_pc_6/system_auto_pc_6_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block mb_axi_mem_interconnect_0/s03_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/ectf/pl/src/bd/system/ip/system_auto_pc_5/system_auto_pc_5_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block mb_axi_mem_interconnect_0/s02_couplers/auto_pc .
Exporting to file /ectf/pl/src/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file /ectf/pl/src/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File /ectf/pl/src/bd/system/synth/system.hwdef
[Sun Feb 16 17:37:52 2020] Launched system_axis_data_fifo_0_0_synth_1, system_blk_mem_gen_0_0_synth_1, system_axi_intc_0_0_synth_1, system_axi_dma_0_0_synth_1, system_clk_wiz_25M_0_synth_1, system_data_lmb_bram_if_cntlr_1_0_synth_1, system_data_lmb_v10_1_0_synth_1, system_dma_axi_bram_ctrl_1_0_synth_1, system_dma_blk_mem_gen_1_0_synth_1, system_fifo_count_axi_gpio_0_0_synth_1, system_i2s_output_1_0_synth_1, system_ins_lmb_bram_if_cntlr_0_0_synth_1, system_ins_lmb_v10_0_0_synth_1, system_int_axi_gpio_0_0_synth_1, system_mb_dma_axi_bram_ctrl_0_0_synth_1, system_mdm_0_0_synth_1, system_microblaze_0_0_synth_1, system_proc_sys_reset_0_0_synth_1, system_processing_system7_0_0_synth_1, system_rgb_PWM_0_0_synth_1, system_rst_ps7_0_100M_0_synth_1, system_share_axi_bram_ctrl_0_0_synth_1, system_share_axi_bram_ctrl_1_0_synth_1, system_share_blk_mem_gen_1_0_synth_1, system_xadc_wiz_0_0_synth_1, system_xlconcat_2_0_synth_1, system_xlconstant_0_0_synth_1, system_xlconstant_1_0_synth_1, system_xbar_1_synth_1, system_xbar_0_synth_1, system_auto_pc_9_synth_1, system_auto_pc_8_synth_1, system_auto_pc_1_synth_1, system_auto_pc_6_synth_1, system_auto_pc_0_synth_1, system_auto_pc_5_synth_1, system_auto_pc_10_synth_1, system_auto_pc_7_synth_1, system_auto_pc_2_synth_1, system_auto_pc_3_synth_1, system_auto_pc_4_synth_1...
Run output will be captured here:
system_axis_data_fifo_0_0_synth_1: /ectf/pl/proj/test/test.runs/system_axis_data_fifo_0_0_synth_1/runme.log
system_blk_mem_gen_0_0_synth_1: /ectf/pl/proj/test/test.runs/system_blk_mem_gen_0_0_synth_1/runme.log
system_axi_intc_0_0_synth_1: /ectf/pl/proj/test/test.runs/system_axi_intc_0_0_synth_1/runme.log
system_axi_dma_0_0_synth_1: /ectf/pl/proj/test/test.runs/system_axi_dma_0_0_synth_1/runme.log
system_clk_wiz_25M_0_synth_1: /ectf/pl/proj/test/test.runs/system_clk_wiz_25M_0_synth_1/runme.log
system_data_lmb_bram_if_cntlr_1_0_synth_1: /ectf/pl/proj/test/test.runs/system_data_lmb_bram_if_cntlr_1_0_synth_1/runme.log
system_data_lmb_v10_1_0_synth_1: /ectf/pl/proj/test/test.runs/system_data_lmb_v10_1_0_synth_1/runme.log
system_dma_axi_bram_ctrl_1_0_synth_1: /ectf/pl/proj/test/test.runs/system_dma_axi_bram_ctrl_1_0_synth_1/runme.log
system_dma_blk_mem_gen_1_0_synth_1: /ectf/pl/proj/test/test.runs/system_dma_blk_mem_gen_1_0_synth_1/runme.log
system_fifo_count_axi_gpio_0_0_synth_1: /ectf/pl/proj/test/test.runs/system_fifo_count_axi_gpio_0_0_synth_1/runme.log
system_i2s_output_1_0_synth_1: /ectf/pl/proj/test/test.runs/system_i2s_output_1_0_synth_1/runme.log
system_ins_lmb_bram_if_cntlr_0_0_synth_1: /ectf/pl/proj/test/test.runs/system_ins_lmb_bram_if_cntlr_0_0_synth_1/runme.log
system_ins_lmb_v10_0_0_synth_1: /ectf/pl/proj/test/test.runs/system_ins_lmb_v10_0_0_synth_1/runme.log
system_int_axi_gpio_0_0_synth_1: /ectf/pl/proj/test/test.runs/system_int_axi_gpio_0_0_synth_1/runme.log
system_mb_dma_axi_bram_ctrl_0_0_synth_1: /ectf/pl/proj/test/test.runs/system_mb_dma_axi_bram_ctrl_0_0_synth_1/runme.log
system_mdm_0_0_synth_1: /ectf/pl/proj/test/test.runs/system_mdm_0_0_synth_1/runme.log
system_microblaze_0_0_synth_1: /ectf/pl/proj/test/test.runs/system_microblaze_0_0_synth_1/runme.log
system_proc_sys_reset_0_0_synth_1: /ectf/pl/proj/test/test.runs/system_proc_sys_reset_0_0_synth_1/runme.log
system_processing_system7_0_0_synth_1: /ectf/pl/proj/test/test.runs/system_processing_system7_0_0_synth_1/runme.log
system_rgb_PWM_0_0_synth_1: /ectf/pl/proj/test/test.runs/system_rgb_PWM_0_0_synth_1/runme.log
system_rst_ps7_0_100M_0_synth_1: /ectf/pl/proj/test/test.runs/system_rst_ps7_0_100M_0_synth_1/runme.log
system_share_axi_bram_ctrl_0_0_synth_1: /ectf/pl/proj/test/test.runs/system_share_axi_bram_ctrl_0_0_synth_1/runme.log
system_share_axi_bram_ctrl_1_0_synth_1: /ectf/pl/proj/test/test.runs/system_share_axi_bram_ctrl_1_0_synth_1/runme.log
system_share_blk_mem_gen_1_0_synth_1: /ectf/pl/proj/test/test.runs/system_share_blk_mem_gen_1_0_synth_1/runme.log
system_xadc_wiz_0_0_synth_1: /ectf/pl/proj/test/test.runs/system_xadc_wiz_0_0_synth_1/runme.log
system_xlconcat_2_0_synth_1: /ectf/pl/proj/test/test.runs/system_xlconcat_2_0_synth_1/runme.log
system_xlconstant_0_0_synth_1: /ectf/pl/proj/test/test.runs/system_xlconstant_0_0_synth_1/runme.log
system_xlconstant_1_0_synth_1: /ectf/pl/proj/test/test.runs/system_xlconstant_1_0_synth_1/runme.log
system_xbar_1_synth_1: /ectf/pl/proj/test/test.runs/system_xbar_1_synth_1/runme.log
system_xbar_0_synth_1: /ectf/pl/proj/test/test.runs/system_xbar_0_synth_1/runme.log
system_auto_pc_9_synth_1: /ectf/pl/proj/test/test.runs/system_auto_pc_9_synth_1/runme.log
system_auto_pc_8_synth_1: /ectf/pl/proj/test/test.runs/system_auto_pc_8_synth_1/runme.log
system_auto_pc_1_synth_1: /ectf/pl/proj/test/test.runs/system_auto_pc_1_synth_1/runme.log
system_auto_pc_6_synth_1: /ectf/pl/proj/test/test.runs/system_auto_pc_6_synth_1/runme.log
system_auto_pc_0_synth_1: /ectf/pl/proj/test/test.runs/system_auto_pc_0_synth_1/runme.log
system_auto_pc_5_synth_1: /ectf/pl/proj/test/test.runs/system_auto_pc_5_synth_1/runme.log
system_auto_pc_10_synth_1: /ectf/pl/proj/test/test.runs/system_auto_pc_10_synth_1/runme.log
system_auto_pc_7_synth_1: /ectf/pl/proj/test/test.runs/system_auto_pc_7_synth_1/runme.log
system_auto_pc_2_synth_1: /ectf/pl/proj/test/test.runs/system_auto_pc_2_synth_1/runme.log
system_auto_pc_3_synth_1: /ectf/pl/proj/test/test.runs/system_auto_pc_3_synth_1/runme.log
system_auto_pc_4_synth_1: /ectf/pl/proj/test/test.runs/system_auto_pc_4_synth_1/runme.log
[Sun Feb 16 17:37:52 2020] Launched synth_1...
Run output will be captured here: /ectf/pl/proj/test/test.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:26 ; elapsed = 00:00:34 . Memory (MB): peak = 1707.953 ; gain = 454.742 ; free physical = 3440 ; free virtual = 14686
# time {
#   while { [get_property STATUS [get_runs synth_1]] != $synth_comp } {
#   }
# }
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'get_runs' was cancelled
INFO: [Common 17-344] 'source' was cancelled
INFO: [Common 17-206] Exiting Vivado at Sun Feb 16 17:48:30 2020...
