#--  Synopsys, Inc.
#--  Version J-2015.03M-3
#--  Project file C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\synthesis\scratchproject.prs

#project files
add_file -verilog "C:/Users/kruci_000/Desktop/SoC/git/Wall-e/Wall-e/Wall-e/component/Actel/DirectCore/COREI2C/7.0.102/rtl/vlog/core/corei2creal.v"
add_file -verilog "C:/Users/kruci_000/Desktop/SoC/git/Wall-e/Wall-e/Wall-e/component/Actel/DirectCore/COREI2C/7.0.102/rtl/vlog/core/corei2c.v"
add_file -verilog "C:/Users/kruci_000/Desktop/SoC/git/Wall-e/Wall-e/Wall-e/component/Actel/DirectCore/CoreGPIO/3.0.120/rtl/vlog/core/coregpio.v"
add_file -verilog "C:/Users/kruci_000/Desktop/SoC/git/Wall-e/Wall-e/Wall-e/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vlog/core/coreresetp_pcie_hotreset.v"
add_file -verilog "C:/Users/kruci_000/Desktop/SoC/git/Wall-e/Wall-e/Wall-e/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vlog/core/coreresetp.v"
add_file -verilog "C:/Users/kruci_000/Desktop/SoC/git/Wall-e/Wall-e/Wall-e/component/Actel/DirectCore/corepwm/4.1.106/rtl/vlog/core/pwm_gen.v"
add_file -verilog "C:/Users/kruci_000/Desktop/SoC/git/Wall-e/Wall-e/Wall-e/component/Actel/DirectCore/corepwm/4.1.106/rtl/vlog/core/reg_if.v"
add_file -verilog "C:/Users/kruci_000/Desktop/SoC/git/Wall-e/Wall-e/Wall-e/component/Actel/DirectCore/corepwm/4.1.106/rtl/vlog/core/tach_if.v"
add_file -verilog "C:/Users/kruci_000/Desktop/SoC/git/Wall-e/Wall-e/Wall-e/component/Actel/DirectCore/corepwm/4.1.106/rtl/vlog/core/timebase.v"
add_file -verilog "C:/Users/kruci_000/Desktop/SoC/git/Wall-e/Wall-e/Wall-e/component/Actel/DirectCore/corepwm/4.1.106/rtl/vlog/core/corepwm.v"
add_file -verilog "C:/Users/kruci_000/Desktop/SoC/git/Wall-e/Wall-e/Wall-e/component/work/mss_sb/CCC_0/mss_sb_CCC_0_FCCC.v"
add_file -verilog "C:/Users/kruci_000/Desktop/SoC/git/Wall-e/Wall-e/Wall-e/component/work/mss_sb/CoreUARTapb_2_0/rtl/vlog/core/Clock_gen.v"
add_file -verilog "C:/Users/kruci_000/Desktop/SoC/git/Wall-e/Wall-e/Wall-e/component/work/mss_sb/CoreUARTapb_2_0/rtl/vlog/core/Rx_async.v"
add_file -verilog "C:/Users/kruci_000/Desktop/SoC/git/Wall-e/Wall-e/Wall-e/component/work/mss_sb/CoreUARTapb_2_0/rtl/vlog/core/Tx_async.v"
add_file -verilog "C:/Users/kruci_000/Desktop/SoC/git/Wall-e/Wall-e/Wall-e/component/work/mss_sb/CoreUARTapb_2_0/rtl/vlog/core/fifo_256x8_smartfusion2.v"
add_file -verilog "C:/Users/kruci_000/Desktop/SoC/git/Wall-e/Wall-e/Wall-e/component/work/mss_sb/CoreUARTapb_2_0/rtl/vlog/core/CoreUART.v"
add_file -verilog "C:/Users/kruci_000/Desktop/SoC/git/Wall-e/Wall-e/Wall-e/component/work/mss_sb/CoreUARTapb_2_0/rtl/vlog/core/CoreUARTapb.v"
add_file -verilog "C:/Users/kruci_000/Desktop/SoC/git/Wall-e/Wall-e/Wall-e/component/work/mss_sb/CoreUARTapb_2_1/rtl/vlog/core/Clock_gen.v"
add_file -verilog "C:/Users/kruci_000/Desktop/SoC/git/Wall-e/Wall-e/Wall-e/component/work/mss_sb/CoreUARTapb_2_1/rtl/vlog/core/Rx_async.v"
add_file -verilog "C:/Users/kruci_000/Desktop/SoC/git/Wall-e/Wall-e/Wall-e/component/work/mss_sb/CoreUARTapb_2_1/rtl/vlog/core/Tx_async.v"
add_file -verilog "C:/Users/kruci_000/Desktop/SoC/git/Wall-e/Wall-e/Wall-e/component/work/mss_sb/CoreUARTapb_2_1/rtl/vlog/core/fifo_256x8_smartfusion2.v"
add_file -verilog "C:/Users/kruci_000/Desktop/SoC/git/Wall-e/Wall-e/Wall-e/component/work/mss_sb/CoreUARTapb_2_1/rtl/vlog/core/CoreUART.v"
add_file -verilog "C:/Users/kruci_000/Desktop/SoC/git/Wall-e/Wall-e/Wall-e/component/work/mss_sb/CoreUARTapb_2_1/rtl/vlog/core/CoreUARTapb.v"
add_file -verilog "C:/Users/kruci_000/Desktop/SoC/git/Wall-e/Wall-e/Wall-e/component/Actel/SgCore/OSC/1.0.105/osc_comps.v"
add_file -verilog "C:/Users/kruci_000/Desktop/SoC/git/Wall-e/Wall-e/Wall-e/component/work/mss_sb/FABOSC_0/mss_sb_FABOSC_0_OSC.v"
add_file -verilog "C:/Users/kruci_000/Desktop/SoC/git/Wall-e/Wall-e/Wall-e/component/work/mss_sb_MSS/mss_sb_MSS_syn.v"
add_file -verilog "C:/Users/kruci_000/Desktop/SoC/git/Wall-e/Wall-e/Wall-e/component/work/mss_sb_MSS/mss_sb_MSS.v"
add_file -verilog -lib COREAPB3_LIB "C:/Users/kruci_000/Desktop/SoC/git/Wall-e/Wall-e/Wall-e/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3_muxptob3.v"
add_file -verilog -lib COREAPB3_LIB "C:/Users/kruci_000/Desktop/SoC/git/Wall-e/Wall-e/Wall-e/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3_iaddr_reg.v"
add_file -verilog -lib COREAPB3_LIB "C:/Users/kruci_000/Desktop/SoC/git/Wall-e/Wall-e/Wall-e/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v"
add_file -verilog "C:/Users/kruci_000/Desktop/SoC/git/Wall-e/Wall-e/Wall-e/component/work/mss_sb/mss_sb.v"
add_file -verilog "C:/Users/kruci_000/Desktop/SoC/git/Wall-e/Wall-e/Wall-e/component/work/mss/mss.v"



#implementation: "synthesis"
impl -add C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\synthesis -type fpga

#
#implementation attributes

set_option -vlog_std v2001

#device options
set_option -technology SmartFusion2
set_option -part M2S010S
set_option -package TQ144
set_option -speed_grade STD
set_option -part_companion ""

#compilation/mapping options
set_option -use_fsm_explorer 0
set_option -top_module "mss"

# mapper_options
set_option -frequency 100.000
set_option -write_verilog 0
set_option -write_vhdl 0
set_option -srs_instrumentation 1

# actel_options
set_option -rw_check_on_ram 0

# Microsemi G4
set_option -run_prop_extract 1
set_option -maxfan 10000
set_option -clock_globalthreshold 2
set_option -async_globalthreshold 12
set_option -globalthreshold 5000
set_option -low_power_ram_decomp 0
set_option -disable_io_insertion 0
set_option -opcond COMWC
set_option -retiming 0
set_option -report_path 4000
set_option -update_models_cp 0
set_option -preserve_registers 0

# sequential_optimization_options
set_option -symbolic_fsm_compiler 1

# Compiler Options
set_option -compiler_compatible 0
set_option -resource_sharing 1

# Compiler Options
set_option -auto_infer_blackbox 0

#automatic place and route (vendor) options
set_option -write_apr_constraint 1

#set result format/file last
project -result_file "C:/Users/kruci_000/Desktop/SoC/git/Wall-e/Wall-e/Wall-e/synthesis/mss.edn"
impl -active "synthesis"
