BRAM_1.v,verilog,xil_defaultlib,../../../../../src/ip/BRAM_1/sim/BRAM_1.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
