{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1695108327561 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Standard Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695108327562 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 19 15:25:27 2023 " "Processing started: Tue Sep 19 15:25:27 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695108327562 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695108327562 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Week_8_Lab_Part_1 -c Week_8_Lab_Part_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Week_8_Lab_Part_1 -c Week_8_Lab_Part_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695108327562 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1695108327971 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1695108327971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "week_8_lab_part_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file week_8_lab_part_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Week_8_Lab_Part_1-Behavioural " "Found design unit 1: Week_8_Lab_Part_1-Behavioural" {  } { { "Week_8_Lab_Part_1.vhd" "" { Text "C:/Users/23295274/Desktop/ELEC2311/Week_5/Week_8_Lab_Part_1.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695108334763 ""} { "Info" "ISGN_ENTITY_NAME" "1 Week_8_Lab_Part_1 " "Found entity 1: Week_8_Lab_Part_1" {  } { { "Week_8_Lab_Part_1.vhd" "" { Text "C:/Users/23295274/Desktop/ELEC2311/Week_5/Week_8_Lab_Part_1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695108334763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695108334763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flip_flop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flip_flop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flip_flop-Behavioral " "Found design unit 1: flip_flop-Behavioral" {  } { { "flip_flop.vhd" "" { Text "C:/Users/23295274/Desktop/ELEC2311/Week_5/flip_flop.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695108334765 ""} { "Info" "ISGN_ENTITY_NAME" "1 flip_flop " "Found entity 1: flip_flop" {  } { { "flip_flop.vhd" "" { Text "C:/Users/23295274/Desktop/ELEC2311/Week_5/flip_flop.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695108334765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695108334765 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Week_8_Lab_Part_1 " "Elaborating entity \"Week_8_Lab_Part_1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1695108334790 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR9 Week_8_Lab_Part_1.vhd(12) " "VHDL Signal Declaration warning at Week_8_Lab_Part_1.vhd(12): used implicit default value for signal \"LEDR9\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Week_8_Lab_Part_1.vhd" "" { Text "C:/Users/23295274/Desktop/ELEC2311/Week_5/Week_8_Lab_Part_1.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1695108334791 "|Week_8_Lab_Part_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Y_state Week_8_Lab_Part_1.vhd(42) " "VHDL Process Statement warning at Week_8_Lab_Part_1.vhd(42): signal \"Y_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Week_8_Lab_Part_1.vhd" "" { Text "C:/Users/23295274/Desktop/ELEC2311/Week_5/Week_8_Lab_Part_1.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1695108334792 "|Week_8_Lab_Part_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Y_state Week_8_Lab_Part_1.vhd(65) " "VHDL Process Statement warning at Week_8_Lab_Part_1.vhd(65): signal \"Y_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Week_8_Lab_Part_1.vhd" "" { Text "C:/Users/23295274/Desktop/ELEC2311/Week_5/Week_8_Lab_Part_1.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1695108334792 "|Week_8_Lab_Part_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Y_state Week_8_Lab_Part_1.vhd(89) " "VHDL Process Statement warning at Week_8_Lab_Part_1.vhd(89): signal \"Y_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Week_8_Lab_Part_1.vhd" "" { Text "C:/Users/23295274/Desktop/ELEC2311/Week_5/Week_8_Lab_Part_1.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1695108334792 "|Week_8_Lab_Part_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Y_state Week_8_Lab_Part_1.vhd(90) " "VHDL Process Statement warning at Week_8_Lab_Part_1.vhd(90): signal \"Y_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Week_8_Lab_Part_1.vhd" "" { Text "C:/Users/23295274/Desktop/ELEC2311/Week_5/Week_8_Lab_Part_1.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1695108334792 "|Week_8_Lab_Part_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Y_state Week_8_Lab_Part_1.vhd(91) " "VHDL Process Statement warning at Week_8_Lab_Part_1.vhd(91): signal \"Y_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Week_8_Lab_Part_1.vhd" "" { Text "C:/Users/23295274/Desktop/ELEC2311/Week_5/Week_8_Lab_Part_1.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1695108334792 "|Week_8_Lab_Part_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Y_state Week_8_Lab_Part_1.vhd(92) " "VHDL Process Statement warning at Week_8_Lab_Part_1.vhd(92): signal \"Y_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Week_8_Lab_Part_1.vhd" "" { Text "C:/Users/23295274/Desktop/ELEC2311/Week_5/Week_8_Lab_Part_1.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1695108334792 "|Week_8_Lab_Part_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Y_state Week_8_Lab_Part_1.vhd(93) " "VHDL Process Statement warning at Week_8_Lab_Part_1.vhd(93): signal \"Y_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Week_8_Lab_Part_1.vhd" "" { Text "C:/Users/23295274/Desktop/ELEC2311/Week_5/Week_8_Lab_Part_1.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1695108334792 "|Week_8_Lab_Part_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Y_state Week_8_Lab_Part_1.vhd(94) " "VHDL Process Statement warning at Week_8_Lab_Part_1.vhd(94): signal \"Y_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Week_8_Lab_Part_1.vhd" "" { Text "C:/Users/23295274/Desktop/ELEC2311/Week_5/Week_8_Lab_Part_1.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1695108334792 "|Week_8_Lab_Part_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Y_state Week_8_Lab_Part_1.vhd(95) " "VHDL Process Statement warning at Week_8_Lab_Part_1.vhd(95): signal \"Y_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Week_8_Lab_Part_1.vhd" "" { Text "C:/Users/23295274/Desktop/ELEC2311/Week_5/Week_8_Lab_Part_1.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1695108334792 "|Week_8_Lab_Part_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Y_state Week_8_Lab_Part_1.vhd(96) " "VHDL Process Statement warning at Week_8_Lab_Part_1.vhd(96): signal \"Y_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Week_8_Lab_Part_1.vhd" "" { Text "C:/Users/23295274/Desktop/ELEC2311/Week_5/Week_8_Lab_Part_1.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1695108334792 "|Week_8_Lab_Part_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Y_state Week_8_Lab_Part_1.vhd(97) " "VHDL Process Statement warning at Week_8_Lab_Part_1.vhd(97): signal \"Y_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Week_8_Lab_Part_1.vhd" "" { Text "C:/Users/23295274/Desktop/ELEC2311/Week_5/Week_8_Lab_Part_1.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1695108334792 "|Week_8_Lab_Part_1"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR9 GND " "Pin \"LEDR9\" is stuck at GND" {  } { { "Week_8_Lab_Part_1.vhd" "" { Text "C:/Users/23295274/Desktop/ELEC2311/Week_5/Week_8_Lab_Part_1.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695108335134 "|Week_8_Lab_Part_1|LEDR9"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1695108335134 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1695108335190 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1695108335590 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695108335590 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY0 " "No output dependent on input pin \"KEY0\"" {  } { { "Week_8_Lab_Part_1.vhd" "" { Text "C:/Users/23295274/Desktop/ELEC2311/Week_5/Week_8_Lab_Part_1.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108335663 "|Week_8_Lab_Part_1|KEY0"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1695108335663 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "49 " "Implemented 49 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1695108335663 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1695108335663 ""} { "Info" "ICUT_CUT_TM_LCELLS" "36 " "Implemented 36 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1695108335663 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1695108335663 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4796 " "Peak virtual memory: 4796 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695108335682 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 19 15:25:35 2023 " "Processing ended: Tue Sep 19 15:25:35 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695108335682 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695108335682 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695108335682 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1695108335682 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1695108338063 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Standard Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695108338063 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 19 15:25:37 2023 " "Processing started: Tue Sep 19 15:25:37 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695108338063 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1695108338063 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Week_8_Lab_Part_1 -c Week_8_Lab_Part_1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Week_8_Lab_Part_1 -c Week_8_Lab_Part_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1695108338063 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1695108338246 ""}
{ "Info" "0" "" "Project  = Week_8_Lab_Part_1" {  } {  } 0 0 "Project  = Week_8_Lab_Part_1" 0 0 "Fitter" 0 0 1695108338247 ""}
{ "Info" "0" "" "Revision = Week_8_Lab_Part_1" {  } {  } 0 0 "Revision = Week_8_Lab_Part_1" 0 0 "Fitter" 0 0 1695108338247 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1695108338368 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1695108338368 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Week_8_Lab_Part_1 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"Week_8_Lab_Part_1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1695108338476 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1695108338525 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1695108338525 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1695108338733 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695108339039 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695108339039 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695108339039 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695108339039 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695108339039 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695108339039 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695108339039 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695108339039 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695108339039 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695108339039 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695108339039 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695108339039 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695108339039 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1695108339039 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/applications/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applications/intelfpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/23295274/Desktop/ELEC2311/Week_5/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1695108339040 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/applications/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applications/intelfpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/23295274/Desktop/ELEC2311/Week_5/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1695108339040 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/applications/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applications/intelfpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/23295274/Desktop/ELEC2311/Week_5/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1695108339040 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/applications/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applications/intelfpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/23295274/Desktop/ELEC2311/Week_5/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1695108339040 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/applications/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applications/intelfpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/23295274/Desktop/ELEC2311/Week_5/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1695108339040 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/applications/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applications/intelfpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/23295274/Desktop/ELEC2311/Week_5/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1695108339040 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/applications/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applications/intelfpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/23295274/Desktop/ELEC2311/Week_5/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1695108339040 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/applications/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applications/intelfpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/23295274/Desktop/ELEC2311/Week_5/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1695108339040 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1695108339040 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1695108339041 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1695108339041 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1695108339041 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1695108339041 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1695108339042 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Week_8_Lab_Part_1.sdc " "Synopsys Design Constraints File file not found: 'Week_8_Lab_Part_1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1695108339393 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1695108339394 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1695108339394 ""}
{ "Warning" "WSTA_SCC_LOOP" "143 " "Found combinational loop of 143 nodes" { { "Warning" "WSTA_SCC_NODE" "Y_state~3\|datad " "Node \"Y_state~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~3\|combout " "Node \"Y_state~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~8\|datac " "Node \"Y_state~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~8\|combout " "Node \"Y_state~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~9\|datab " "Node \"Y_state~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~9\|combout " "Node \"Y_state~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Mux7~0\|datab " "Node \"Mux7~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Mux7~0\|combout " "Node \"Mux7~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~8\|datad " "Node \"Y_state~8\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Mux8~10\|datac " "Node \"Mux8~10\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Mux8~10\|combout " "Node \"Mux8~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~13\|datac " "Node \"Y_state~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~13\|combout " "Node \"Y_state~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~20\|dataa " "Node \"Y_state~20\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~20\|combout " "Node \"Y_state~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~19\|dataa " "Node \"Y_state~19\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~19\|combout " "Node \"Y_state~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Mux3~0\|datac " "Node \"Mux3~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Mux3~0\|combout " "Node \"Mux3~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~20\|datad " "Node \"Y_state~20\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~16\|dataa " "Node \"Y_state~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~16\|combout " "Node \"Y_state~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~17\|datad " "Node \"Y_state~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~17\|combout " "Node \"Y_state~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~3\|datac " "Node \"Y_state~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Mux1~0\|datad " "Node \"Mux1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Mux1~0\|combout " "Node \"Mux1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~21\|datac " "Node \"Y_state~21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~21\|combout " "Node \"Y_state~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~15\|dataa " "Node \"Y_state~15\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~15\|combout " "Node \"Y_state~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~17\|datac " "Node \"Y_state~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~14\|datab " "Node \"Y_state~14\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~14\|combout " "Node \"Y_state~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~15\|datab " "Node \"Y_state~15\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Mux8~2\|datad " "Node \"Mux8~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Mux8~2\|combout " "Node \"Mux8~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Mux8~5\|datab " "Node \"Mux8~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Mux8~5\|combout " "Node \"Mux8~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Mux8~8\|dataa " "Node \"Mux8~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Mux8~8\|combout " "Node \"Mux8~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Mux8~10\|dataa " "Node \"Mux8~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~5\|datab " "Node \"Y_state~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~5\|combout " "Node \"Y_state~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~6\|datab " "Node \"Y_state~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~6\|combout " "Node \"Y_state~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~18\|datab " "Node \"Y_state~18\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~18\|combout " "Node \"Y_state~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~19\|datac " "Node \"Y_state~19\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Mux7~0\|datad " "Node \"Mux7~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Mux8~9\|datac " "Node \"Mux8~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Mux8~9\|combout " "Node \"Mux8~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~7\|datac " "Node \"Y_state~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~7\|combout " "Node \"Y_state~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Mux7~0\|datac " "Node \"Mux7~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~21\|datab " "Node \"Y_state~21\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Mux8~0\|datac " "Node \"Mux8~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Mux8~0\|combout " "Node \"Mux8~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~19\|datab " "Node \"Y_state~19\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Mux8~9\|dataa " "Node \"Mux8~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~4\|dataa " "Node \"Y_state~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~4\|combout " "Node \"Y_state~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~18\|dataa " "Node \"Y_state~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Mux7~0\|dataa " "Node \"Mux7~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Mux8~8\|datad " "Node \"Mux8~8\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Mux8~10\|datab " "Node \"Mux8~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Mux1~0\|datac " "Node \"Mux1~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~14\|dataa " "Node \"Y_state~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Mux4~0\|datac " "Node \"Mux4~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Mux4~0\|combout " "Node \"Mux4~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~4\|datac " "Node \"Y_state~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Mux5~0\|datac " "Node \"Mux5~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Mux5~0\|combout " "Node \"Mux5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~5\|datac " "Node \"Y_state~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~11\|dataa " "Node \"Y_state~11\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~11\|combout " "Node \"Y_state~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~20\|datac " "Node \"Y_state~20\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~12\|datab " "Node \"Y_state~12\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~12\|combout " "Node \"Y_state~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~8\|dataa " "Node \"Y_state~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Mux3~0\|dataa " "Node \"Mux3~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~16\|datac " "Node \"Y_state~16\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Mux8~0\|datad " "Node \"Mux8~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Mux8~1\|datac " "Node \"Mux8~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Mux8~1\|combout " "Node \"Mux8~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Mux8~5\|dataa " "Node \"Mux8~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Mux8~3\|datad " "Node \"Mux8~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Mux8~3\|combout " "Node \"Mux8~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~21\|datad " "Node \"Y_state~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~15\|datad " "Node \"Y_state~15\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Mux8~5\|datac " "Node \"Mux8~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Mux0~0\|datac " "Node \"Mux0~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Mux0~0\|combout " "Node \"Mux0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~12\|datac " "Node \"Y_state~12\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Mux8~6\|datad " "Node \"Mux8~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Mux8~6\|combout " "Node \"Mux8~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Mux8~8\|datac " "Node \"Mux8~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~5\|datad " "Node \"Y_state~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~7\|datad " "Node \"Y_state~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~5\|dataa " "Node \"Y_state~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~11\|datac " "Node \"Y_state~11\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Mux8~7\|datad " "Node \"Mux8~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Mux8~7\|combout " "Node \"Mux8~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Mux8~8\|datab " "Node \"Mux8~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~15\|datac " "Node \"Y_state~15\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~16\|datad " "Node \"Y_state~16\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Mux8~10\|datad " "Node \"Mux8~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~21\|dataa " "Node \"Y_state~21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Mux8~7\|datac " "Node \"Mux8~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Mux8~1\|dataa " "Node \"Mux8~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Mux5~0\|datad " "Node \"Mux5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~11\|datab " "Node \"Y_state~11\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Mux4~0\|datad " "Node \"Mux4~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Mux8~4\|datab " "Node \"Mux8~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Mux8~4\|combout " "Node \"Mux8~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Mux8~5\|datad " "Node \"Mux8~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Mux8~6\|dataa " "Node \"Mux8~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Mux0~0\|datad " "Node \"Mux0~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Mux3~0\|datad " "Node \"Mux3~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Mux8~2\|datac " "Node \"Mux8~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Mux8~4\|datac " "Node \"Mux8~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~12\|datad " "Node \"Y_state~12\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~8\|datab " "Node \"Y_state~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Mux3~0\|datab " "Node \"Mux3~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Mux1~0\|datab " "Node \"Mux1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~14\|datac " "Node \"Y_state~14\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Mux4~0\|datab " "Node \"Mux4~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Mux8~2\|datab " "Node \"Mux8~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Mux8~4\|datad " "Node \"Mux8~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Mux0~0\|datab " "Node \"Mux0~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Mux8~9\|datad " "Node \"Mux8~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~17\|dataa " "Node \"Y_state~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~6\|datac " "Node \"Y_state~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~9\|datac " "Node \"Y_state~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~16\|datab " "Node \"Y_state~16\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~7\|dataa " "Node \"Y_state~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Mux8~1\|datab " "Node \"Mux8~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Mux8~3\|datac " "Node \"Mux8~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Mux8~6\|datac " "Node \"Mux8~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~11\|datad " "Node \"Y_state~11\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~4\|datad " "Node \"Y_state~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~18\|datac " "Node \"Y_state~18\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""} { "Warning" "WSTA_SCC_NODE" "Mux8~0\|datab " "Node \"Mux8~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108339395 ""}  } { { "Week_8_Lab_Part_1.vhd" "" { Text "C:/Users/23295274/Desktop/ELEC2311/Week_5/Week_8_Lab_Part_1.vhd" 29 -1 0 } } { "Week_8_Lab_Part_1.vhd" "" { Text "C:/Users/23295274/Desktop/ELEC2311/Week_5/Week_8_Lab_Part_1.vhd" 65 -1 0 } } { "Week_8_Lab_Part_1.vhd" "" { Text "C:/Users/23295274/Desktop/ELEC2311/Week_5/Week_8_Lab_Part_1.vhd" 42 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1695108339395 ""}
{ "Critical Warning" "WSTA_SCC_LOOP_TOO_BIG" "143 " "Design contains combinational loop of 143 nodes. Estimating the delays through the loop." {  } {  } 1 332081 "Design contains combinational loop of %1!d! nodes. Estimating the delays through the loop." 0 0 "Fitter" 0 -1 1695108339397 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1695108339397 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1695108339398 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1695108339398 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1695108339398 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1695108339399 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1695108339399 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1695108339399 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1695108339400 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1695108339400 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1695108339400 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1695108339400 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1695108339400 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1695108339400 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1695108339400 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1695108339400 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1695108339413 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1695108339417 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1695108340312 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1695108340368 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1695108340387 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1695108340610 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1695108340611 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1695108340968 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X45_Y44 X55_Y54 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X45_Y44 to location X55_Y54" {  } { { "loc" "" { Generic "C:/Users/23295274/Desktop/ELEC2311/Week_5/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X45_Y44 to location X55_Y54"} { { 12 { 0 ""} 45 44 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1695108341972 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1695108341972 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1695108342062 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1695108342062 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1695108342062 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1695108342063 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.05 " "Total time spent on timing analysis during the Fitter is 0.05 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1695108342215 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1695108342221 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1695108342401 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1695108342401 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1695108342679 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1695108343147 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "3 MAX 10 " "3 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY0 3.3 V Schmitt Trigger B8 " "Pin KEY0 uses I/O standard 3.3 V Schmitt Trigger at B8" {  } { { "c:/applications/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applications/intelfpga/quartus/bin64/pin_planner.ppl" { KEY0 } } } { "c:/applications/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applications/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY0" } } } } { "Week_8_Lab_Part_1.vhd" "" { Text "C:/Users/23295274/Desktop/ELEC2311/Week_5/Week_8_Lab_Part_1.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23295274/Desktop/ELEC2311/Week_5/" { { 0 { 0 ""} 0 5 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1695108343344 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW0 3.3-V LVTTL C10 " "Pin SW0 uses I/O standard 3.3-V LVTTL at C10" {  } { { "c:/applications/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applications/intelfpga/quartus/bin64/pin_planner.ppl" { SW0 } } } { "c:/applications/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applications/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW0" } } } } { "Week_8_Lab_Part_1.vhd" "" { Text "C:/Users/23295274/Desktop/ELEC2311/Week_5/Week_8_Lab_Part_1.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23295274/Desktop/ELEC2311/Week_5/" { { 0 { 0 ""} 0 3 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1695108343344 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW1 3.3-V LVTTL C11 " "Pin SW1 uses I/O standard 3.3-V LVTTL at C11" {  } { { "c:/applications/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applications/intelfpga/quartus/bin64/pin_planner.ppl" { SW1 } } } { "c:/applications/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applications/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW1" } } } } { "Week_8_Lab_Part_1.vhd" "" { Text "C:/Users/23295274/Desktop/ELEC2311/Week_5/Week_8_Lab_Part_1.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23295274/Desktop/ELEC2311/Week_5/" { { 0 { 0 ""} 0 4 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1695108343344 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1695108343344 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/23295274/Desktop/ELEC2311/Week_5/output_files/Week_8_Lab_Part_1.fit.smsg " "Generated suppressed messages file C:/Users/23295274/Desktop/ELEC2311/Week_5/output_files/Week_8_Lab_Part_1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1695108343428 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 150 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 150 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5975 " "Peak virtual memory: 5975 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695108343811 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 19 15:25:43 2023 " "Processing ended: Tue Sep 19 15:25:43 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695108343811 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695108343811 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695108343811 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1695108343811 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1695108345133 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Standard Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695108345134 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 19 15:25:44 2023 " "Processing started: Tue Sep 19 15:25:44 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695108345134 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1695108345134 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Week_8_Lab_Part_1 -c Week_8_Lab_Part_1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Week_8_Lab_Part_1 -c Week_8_Lab_Part_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1695108345134 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1695108345541 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1695108346886 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1695108347005 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4698 " "Peak virtual memory: 4698 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695108347939 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 19 15:25:47 2023 " "Processing ended: Tue Sep 19 15:25:47 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695108347939 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695108347939 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695108347939 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1695108347939 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1695108348556 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1695108349977 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Standard Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695108349979 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 19 15:25:49 2023 " "Processing started: Tue Sep 19 15:25:49 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695108349979 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1695108349979 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Week_8_Lab_Part_1 -c Week_8_Lab_Part_1 " "Command: quartus_sta Week_8_Lab_Part_1 -c Week_8_Lab_Part_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1695108349979 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1695108350151 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1695108350368 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1695108350368 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695108350412 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695108350412 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Week_8_Lab_Part_1.sdc " "Synopsys Design Constraints File file not found: 'Week_8_Lab_Part_1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1695108350629 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1695108350630 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1695108350630 ""}
{ "Warning" "WSTA_SCC_LOOP" "143 " "Found combinational loop of 143 nodes" { { "Warning" "WSTA_SCC_NODE" "Y_state~3\|datad " "Node \"Y_state~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~3\|combout " "Node \"Y_state~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Mux8~0\|datab " "Node \"Mux8~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Mux8~0\|combout " "Node \"Mux8~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Mux8~9\|dataa " "Node \"Mux8~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Mux8~9\|combout " "Node \"Mux8~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~7\|datab " "Node \"Y_state~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~7\|combout " "Node \"Y_state~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~21\|datab " "Node \"Y_state~21\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~21\|combout " "Node \"Y_state~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~15\|datac " "Node \"Y_state~15\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~15\|combout " "Node \"Y_state~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~17\|datad " "Node \"Y_state~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~17\|combout " "Node \"Y_state~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Mux1~0\|dataa " "Node \"Mux1~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Mux1~0\|combout " "Node \"Mux1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~21\|datac " "Node \"Y_state~21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~14\|dataa " "Node \"Y_state~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~14\|combout " "Node \"Y_state~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~15\|datad " "Node \"Y_state~15\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Mux0~0\|datad " "Node \"Mux0~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Mux0~0\|combout " "Node \"Mux0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~12\|datac " "Node \"Y_state~12\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~12\|combout " "Node \"Y_state~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~16\|datab " "Node \"Y_state~16\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~16\|combout " "Node \"Y_state~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~17\|datab " "Node \"Y_state~17\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Mux0~0\|datab " "Node \"Mux0~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~8\|datad " "Node \"Y_state~8\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~8\|combout " "Node \"Y_state~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~9\|datac " "Node \"Y_state~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~9\|combout " "Node \"Y_state~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~16\|dataa " "Node \"Y_state~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~4\|datab " "Node \"Y_state~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~4\|combout " "Node \"Y_state~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Mux1~0\|datad " "Node \"Mux1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Mux4~0\|datac " "Node \"Mux4~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Mux4~0\|combout " "Node \"Mux4~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~4\|datac " "Node \"Y_state~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~11\|datac " "Node \"Y_state~11\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~11\|combout " "Node \"Y_state~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~20\|datad " "Node \"Y_state~20\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~20\|combout " "Node \"Y_state~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Mux1~0\|datac " "Node \"Mux1~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~14\|datac " "Node \"Y_state~14\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Mux4~0\|datab " "Node \"Mux4~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Mux0~0\|datac " "Node \"Mux0~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~8\|datac " "Node \"Y_state~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Mux8~2\|datac " "Node \"Mux8~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Mux8~2\|combout " "Node \"Mux8~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Mux8~5\|datad " "Node \"Mux8~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Mux8~5\|combout " "Node \"Mux8~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~5\|dataa " "Node \"Y_state~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~5\|combout " "Node \"Y_state~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~6\|datad " "Node \"Y_state~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~6\|combout " "Node \"Y_state~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~21\|datad " "Node \"Y_state~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Mux4~0\|datad " "Node \"Mux4~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Mux5~0\|datad " "Node \"Mux5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Mux5~0\|combout " "Node \"Mux5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~5\|datab " "Node \"Y_state~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Mux7~0\|datad " "Node \"Mux7~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Mux7~0\|combout " "Node \"Mux7~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~8\|datab " "Node \"Y_state~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Mux8~1\|datad " "Node \"Mux8~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Mux8~1\|combout " "Node \"Mux8~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Mux8~5\|datab " "Node \"Mux8~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Mux8~7\|datad " "Node \"Mux8~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Mux8~7\|combout " "Node \"Mux8~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~16\|datac " "Node \"Y_state~16\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~15\|datab " "Node \"Y_state~15\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Mux8~8\|datad " "Node \"Mux8~8\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Mux8~8\|combout " "Node \"Mux8~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Mux8~10\|datab " "Node \"Mux8~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Mux8~10\|combout " "Node \"Mux8~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~6\|datac " "Node \"Y_state~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~13\|datac " "Node \"Y_state~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~13\|combout " "Node \"Y_state~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~17\|datac " "Node \"Y_state~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~20\|datac " "Node \"Y_state~20\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~9\|datad " "Node \"Y_state~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~18\|datad " "Node \"Y_state~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~18\|combout " "Node \"Y_state~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~19\|datad " "Node \"Y_state~19\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~19\|combout " "Node \"Y_state~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~3\|datac " "Node \"Y_state~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~16\|datad " "Node \"Y_state~16\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~12\|datab " "Node \"Y_state~12\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Mux8~2\|datab " "Node \"Mux8~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Mux8~4\|datab " "Node \"Mux8~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Mux8~4\|combout " "Node \"Mux8~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Mux8~5\|datac " "Node \"Mux8~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Mux8~6\|datac " "Node \"Mux8~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Mux8~6\|combout " "Node \"Mux8~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~5\|datac " "Node \"Y_state~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Mux8~8\|datab " "Node \"Mux8~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Mux3~0\|datab " "Node \"Mux3~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Mux3~0\|combout " "Node \"Mux3~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~20\|datab " "Node \"Y_state~20\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Mux8~9\|datad " "Node \"Mux8~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~11\|datad " "Node \"Y_state~11\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Mux8~8\|dataa " "Node \"Mux8~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Mux8~4\|datac " "Node \"Mux8~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~19\|datac " "Node \"Y_state~19\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Mux3~0\|datac " "Node \"Mux3~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Mux8~9\|datac " "Node \"Mux8~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~12\|datad " "Node \"Y_state~12\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Mux5~0\|datac " "Node \"Mux5~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~7\|datac " "Node \"Y_state~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Mux7~0\|datac " "Node \"Mux7~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Mux8~10\|dataa " "Node \"Mux8~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Mux8~8\|datac " "Node \"Mux8~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~18\|datac " "Node \"Y_state~18\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~14\|datad " "Node \"Y_state~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~11\|datab " "Node \"Y_state~11\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Mux7~0\|datab " "Node \"Mux7~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Mux8~3\|datac " "Node \"Mux8~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Mux8~3\|combout " "Node \"Mux8~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~15\|dataa " "Node \"Y_state~15\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~21\|dataa " "Node \"Y_state~21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Mux8~5\|dataa " "Node \"Mux8~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Mux8~1\|datac " "Node \"Mux8~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Mux8~6\|datad " "Node \"Mux8~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~18\|datab " "Node \"Y_state~18\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Mux8~10\|datad " "Node \"Mux8~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~7\|datad " "Node \"Y_state~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Mux8~3\|datad " "Node \"Mux8~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Mux8~1\|datab " "Node \"Mux8~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Mux8~6\|datab " "Node \"Mux8~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Mux3~0\|datad " "Node \"Mux3~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Mux8~0\|datad " "Node \"Mux8~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Mux8~2\|datad " "Node \"Mux8~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Mux8~4\|datad " "Node \"Mux8~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Mux3~0\|dataa " "Node \"Mux3~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Mux8~0\|datac " "Node \"Mux8~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~11\|dataa " "Node \"Y_state~11\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Mux7~0\|dataa " "Node \"Mux7~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Mux8~7\|dataa " "Node \"Mux8~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~5\|datad " "Node \"Y_state~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Mux8~10\|datac " "Node \"Mux8~10\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~19\|datab " "Node \"Y_state~19\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~4\|datad " "Node \"Y_state~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""} { "Warning" "WSTA_SCC_NODE" "Y_state~8\|dataa " "Node \"Y_state~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108350631 ""}  } { { "Week_8_Lab_Part_1.vhd" "" { Text "C:/Users/23295274/Desktop/ELEC2311/Week_5/Week_8_Lab_Part_1.vhd" 29 -1 0 } } { "Week_8_Lab_Part_1.vhd" "" { Text "C:/Users/23295274/Desktop/ELEC2311/Week_5/Week_8_Lab_Part_1.vhd" 65 -1 0 } } { "Week_8_Lab_Part_1.vhd" "" { Text "C:/Users/23295274/Desktop/ELEC2311/Week_5/Week_8_Lab_Part_1.vhd" 42 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1695108350631 ""}
{ "Critical Warning" "WSTA_SCC_LOOP_TOO_BIG" "143 " "Design contains combinational loop of 143 nodes. Estimating the delays through the loop." {  } {  } 1 332081 "Design contains combinational loop of %1!d! nodes. Estimating the delays through the loop." 0 0 "Timing Analyzer" 0 -1 1695108350633 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1695108350634 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1695108350634 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1695108350634 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1695108350634 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1695108350640 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1695108350643 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1695108350645 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1695108350648 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1695108350652 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1695108350656 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1695108350658 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1695108350661 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1695108350663 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1695108350666 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1695108350681 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1695108351012 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1695108351075 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1695108351075 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1695108351075 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1695108351075 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1695108351077 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1695108351082 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1695108351085 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1695108351095 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1695108351098 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1695108351100 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1695108351104 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1695108351231 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1695108351231 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1695108351232 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1695108351232 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1695108351235 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1695108351238 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1695108351240 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1695108351243 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1695108351245 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1695108351858 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1695108351858 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 150 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 150 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4879 " "Peak virtual memory: 4879 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695108351901 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 19 15:25:51 2023 " "Processing ended: Tue Sep 19 15:25:51 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695108351901 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695108351901 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695108351901 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1695108351901 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 318 s " "Quartus Prime Full Compilation was successful. 0 errors, 318 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1695108352543 ""}
