#-----------------------------------------------------------
# Vivado v2013.4
# SW Build 353583 on Mon Dec  9 17:38:55 MST 2013
# IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
# Start of session at: Thu Apr 03 16:43:48 2014
# Process ID: 5052
# Log file: C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/fir_compiler_1_synth_1/fir_compiler_1.rds
# Journal file: C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/fir_compiler_1_synth_1\vivado.jou
#-----------------------------------------------------------
Attempting to get a license: Implementation
Feature available: Implementation
Loading parts and site information from C:/Xilinx/Vivado/2013.4/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source fir_compiler_1.tcl
# set_param gui.test TreeTableDev
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7a100tcsg324-1
# set_property target_language VHDL [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# read_ip C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/ip/fir_compiler_1/fir_compiler_1.xci
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2013.4/data/ip'.
# set_msg_config -id {IP_Flow 19-2162} -severity warning -new_severity info
# set_property is_locked true [get_files C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/ip/fir_compiler_1/fir_compiler_1.xci]
# read_xdc dont_touch.xdc
# set_property used_in_implementation false [get_files dont_touch.xdc]
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.data/wt [current_project]
# set_property parent.project_dir C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4 [current_project]
# synth_design -top fir_compiler_1 -part xc7a100tcsg324-1 -mode out_of_context
Command: synth_design -top fir_compiler_1 -part xc7a100tcsg324-1 -mode out_of_context

Starting synthesis...

INFO: [IP_Flow 19-2162] IP 'fir_compiler_1' is locked. Locked reason: Property 'IS_LOCKED' is set to true by the system or user
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 337.574 ; gain = 79.395
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fir_compiler_1' [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/ip/fir_compiler_1/synth/fir_compiler_1.vhd:70]
INFO: [Synth 8-3491] module 'fir_compiler_v7_1' declared at 'c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_1/hdl/fir_compiler_v7_1.vhd:109' bound to instance 'U0' of component 'fir_compiler_v7_1' [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/ip/fir_compiler_1/synth/fir_compiler_1.vhd:191]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_1__parameterized0' [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_1/hdl/fir_compiler_v7_1.vhd:233]
INFO: [Synth 8-3491] module 'fir_compiler_v7_1_viv' declared at 'c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_1/hdl/fir_compiler_v7_1_viv.vhd:118' bound to instance 'i_synth' of component 'fir_compiler_v7_1_viv' [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_1/hdl/fir_compiler_v7_1.vhd:239]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_1_viv__parameterized0' [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_1/hdl/fir_compiler_v7_1_viv.vhd:252]
INFO: [Synth 8-3491] module 'single_rate_hb_hilb_ipol' declared at 'c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_1/hdl/single_rate_hb_hilb_ipol.vhd:121' bound to instance 'i_single_rate_hb_hilb_ipol' of component 'single_rate_hb_hilb_ipol' [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_1/hdl/fir_compiler_v7_1_viv.vhd:1204]
INFO: [Synth 8-638] synthesizing module 'single_rate_hb_hilb_ipol__parameterized0' [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_1/hdl/single_rate_hb_hilb_ipol.vhd:239]
INFO: [Synth 8-638] synthesizing module 'glb_ifx_slave' [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/ip/fir_compiler_1/axi_utils_v2_0/hdl/glb_ifx_slave.vhd:166]
INFO: [Synth 8-3491] module 'glb_srl_fifo' declared at 'c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/ip/fir_compiler_1/axi_utils_v2_0/hdl/glb_srl_fifo.vhd:196' bound to instance 'fifo0' of component 'glb_srl_fifo' [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/ip/fir_compiler_1/axi_utils_v2_0/hdl/glb_ifx_slave.vhd:199]
INFO: [Synth 8-638] synthesizing module 'glb_srl_fifo__parameterized0' [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/ip/fir_compiler_1/axi_utils_v2_0/hdl/glb_srl_fifo.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'glb_srl_fifo__parameterized0' (1#1) [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/ip/fir_compiler_1/axi_utils_v2_0/hdl/glb_srl_fifo.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'glb_ifx_slave' (2#1) [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/ip/fir_compiler_1/axi_utils_v2_0/hdl/glb_ifx_slave.vhd:166]
INFO: [Synth 8-3919] null assignment ignored [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_1/hdl/single_rate_hb_hilb_ipol.vhd:2478]
INFO: [Synth 8-638] synthesizing module 'delay' [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-256] done synthesizing module 'delay' (3#1) [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized0' [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized0' (3#1) [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized1' [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized1' (3#1) [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized2' [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized2' (3#1) [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized3' [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized3' (3#1) [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized4' [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized4' (3#1) [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized5' [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized5' (3#1) [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized6' [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized6' (3#1) [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized7' [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized7' (3#1) [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-3919] null assignment ignored [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_1/hdl/global_pkg.vhd:4063]
INFO: [Synth 8-3919] null assignment ignored [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_1/hdl/global_pkg.vhd:4080]
INFO: [Synth 8-638] synthesizing module 'filt_mem' [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_1/hdl/mem.vhd:159]
INFO: [Synth 8-638] synthesizing module 'sp_mem' [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_1/hdl/sp_mem.vhd:141]
INFO: [Synth 8-256] done synthesizing module 'sp_mem' (4#1) [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_1/hdl/sp_mem.vhd:141]
INFO: [Synth 8-256] done synthesizing module 'filt_mem' (5#1) [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_1/hdl/mem.vhd:159]
INFO: [Synth 8-638] synthesizing module 'filt_mem__parameterized0' [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_1/hdl/mem.vhd:159]
INFO: [Synth 8-3919] null assignment ignored [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_1/hdl/mem.vhd:194]
INFO: [Synth 8-3919] null assignment ignored [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_1/hdl/mem.vhd:196]
INFO: [Synth 8-638] synthesizing module 'sp_mem__parameterized0' [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_1/hdl/sp_mem.vhd:141]
INFO: [Synth 8-4472] Detected and applied attribute rom_style = distributed [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_1/hdl/sp_mem.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'sp_mem__parameterized0' (5#1) [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_1/hdl/sp_mem.vhd:141]
INFO: [Synth 8-256] done synthesizing module 'filt_mem__parameterized0' (5#1) [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_1/hdl/mem.vhd:159]
INFO: [Synth 8-638] synthesizing module 'cntrl_delay' [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_1/hdl/cntrl_delay.vhd:141]
INFO: [Synth 8-256] done synthesizing module 'cntrl_delay' (6#1) [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_1/hdl/cntrl_delay.vhd:141]
INFO: [Synth 8-638] synthesizing module 'buff' [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_1/hdl/buff.vhd:147]
INFO: [Synth 8-506] null port 'READ_ADDR' ignored [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_1/hdl/buff.vhd:138]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized8' [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized8' (6#1) [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-256] done synthesizing module 'buff' (7#1) [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_1/hdl/buff.vhd:147]
INFO: [Synth 8-638] synthesizing module 'buff__parameterized0' [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_1/hdl/buff.vhd:147]
INFO: [Synth 8-506] null port 'READ_ADDR' ignored [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_1/hdl/buff.vhd:138]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized9' [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized9' (7#1) [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized10' [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized10' (7#1) [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-256] done synthesizing module 'buff__parameterized0' (7#1) [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_1/hdl/buff.vhd:147]
INFO: [Synth 8-638] synthesizing module 'filt_mem__parameterized1' [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_1/hdl/mem.vhd:159]
INFO: [Synth 8-506] null port 'ADDRA' ignored [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_1/hdl/mem.vhd:141]
INFO: [Synth 8-506] null port 'ADDRB' ignored [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_1/hdl/mem.vhd:146]
INFO: [Synth 8-3919] null assignment ignored [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_1/hdl/mem.vhd:184]
INFO: [Synth 8-3919] null assignment ignored [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_1/hdl/mem.vhd:194]
INFO: [Synth 8-3919] null assignment ignored [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_1/hdl/mem.vhd:196]
INFO: [Synth 8-638] synthesizing module 'sp_mem__parameterized1' [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_1/hdl/sp_mem.vhd:141]
INFO: [Synth 8-506] null port 'ADDR' ignored [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_1/hdl/sp_mem.vhd:127]
INFO: [Synth 8-256] done synthesizing module 'sp_mem__parameterized1' (7#1) [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_1/hdl/sp_mem.vhd:141]
INFO: [Synth 8-256] done synthesizing module 'filt_mem__parameterized1' (7#1) [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_1/hdl/mem.vhd:159]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized11' [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized11' (7#1) [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-638] synthesizing module 'addsub_mult_add' [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_1/hdl/addsub_mult_add.vhd:163]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized12' [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized12' (7#1) [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-638] synthesizing module 'calc' [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_1/hdl/calc.vhd:161]
INFO: [Synth 8-113] binding component instance 'i_dsp48e1' to cell 'DSP48E1' [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_1/hdl/calc.vhd:382]
INFO: [Synth 8-256] done synthesizing module 'calc' (8#1) [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_1/hdl/calc.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'addsub_mult_add' (9#1) [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_1/hdl/addsub_mult_add.vhd:163]
INFO: [Synth 8-638] synthesizing module 'addsub_mult_accum' [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_1/hdl/addsub_mult_accum.vhd:157]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized13' [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized13' (9#1) [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-638] synthesizing module 'calc__parameterized0' [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_1/hdl/calc.vhd:161]
INFO: [Synth 8-113] binding component instance 'i_dsp48e1' to cell 'DSP48E1' [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_1/hdl/calc.vhd:382]
INFO: [Synth 8-256] done synthesizing module 'calc__parameterized0' (9#1) [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_1/hdl/calc.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'addsub_mult_accum' (10#1) [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_1/hdl/addsub_mult_accum.vhd:157]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized14' [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized14' (10#1) [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized15' [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized15' (10#1) [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-3919] null assignment ignored [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_1/hdl/single_rate_hb_hilb_ipol.vhd:4642]
INFO: [Synth 8-3919] null assignment ignored [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_1/hdl/single_rate_hb_hilb_ipol.vhd:4670]
INFO: [Synth 8-3919] null assignment ignored [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_1/hdl/single_rate_hb_hilb_ipol.vhd:4676]
INFO: [Synth 8-3919] null assignment ignored [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_1/hdl/single_rate_hb_hilb_ipol.vhd:4694]
INFO: [Synth 8-3919] null assignment ignored [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_1/hdl/single_rate_hb_hilb_ipol.vhd:4710]
INFO: [Synth 8-3919] null assignment ignored [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_1/hdl/single_rate_hb_hilb_ipol.vhd:4714]
INFO: [Synth 8-3936] Found unconnected internal register 'g_semi_parallel_and_smac.g_paths[0].p_path_out_reg[0][fab]' and it is trimmed from '48' to '32' bits. [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_1/hdl/single_rate_hb_hilb_ipol.vhd:4245]
INFO: [Synth 8-256] done synthesizing module 'single_rate_hb_hilb_ipol__parameterized0' (11#1) [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_1/hdl/single_rate_hb_hilb_ipol.vhd:239]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_1_viv__parameterized0' (12#1) [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_1/hdl/fir_compiler_v7_1_viv.vhd:252]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_1__parameterized0' (13#1) [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_1/hdl/fir_compiler_v7_1.vhd:233]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_1' (14#1) [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/ip/fir_compiler_1/synth/fir_compiler_1.vhd:70]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 376.480 ; gain = 118.301
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin \g_semi_parallel_and_smac.g_paths[0].g_mem_array[1].i_mem :ADDRA[2] to constant 0 [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_1/hdl/single_rate_hb_hilb_ipol.vhd:3448]
INFO: [Synth 8-3295] tying undriven pin \g_semi_parallel_and_smac.g_paths[0].g_centre_tap_coef.i_centre_tap_coeff :WEB to constant 0 [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_1/hdl/single_rate_hb_hilb_ipol.vhd:3894]
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2013.4/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from C:/Xilinx/Vivado/2013.4/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/ConfigModes.xml

Processing XDC Constraints
Parsing XDC File [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/ip/fir_compiler_1/fir_compiler_1_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/ip/fir_compiler_1/fir_compiler_1_ooc.xdc] for cell 'U0'
Parsing XDC File [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/fir_compiler_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/fir_compiler_1_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.


---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true. (constraint file  C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/fir_compiler_1_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 488.156 ; gain = 229.977
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished RTL Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 488.156 ; gain = 229.977
---------------------------------------------------------------------------------

Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic.
INFO: [Synth 8-4471] merging register 'g_semi_parallel_and_smac.base_en_cntrl_reg' into 'g_semi_parallel_and_smac.base_en_reg' [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_1/hdl/single_rate_hb_hilb_ipol.vhd:2462]
INFO: [Synth 8-4471] merging register 'g_semi_parallel_and_smac.base_max_cntrl_reg' into 'g_semi_parallel_and_smac.base_max_reg' [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_1/hdl/single_rate_hb_hilb_ipol.vhd:2464]
INFO: [Synth 8-4471] merging register 'g_semi_parallel_and_smac.we_gen_reg' into 'g_semi_parallel_and_smac.we_gen_cntrl_reg' [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_1/hdl/single_rate_hb_hilb_ipol.vhd:2467]
INFO: [Synth 8-4471] merging register 'g_semi_parallel_and_smac.we_flush_reg' into 'g_semi_parallel_and_smac.we_gen_cntrl_reg' [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_1/hdl/single_rate_hb_hilb_ipol.vhd:2483]
INFO: [Synth 8-3936] Found unconnected internal register 'g_semi_parallel_and_smac.we_gen_algn_reg' and it is trimmed from '3' to '2' bits. [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_1/hdl/single_rate_hb_hilb_ipol.vhd:2632]
INFO: [Synth 8-3936] Found unconnected internal register 'g_semi_parallel_and_smac.base_max_algn_reg' and it is trimmed from '3' to '2' bits. [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_1/hdl/single_rate_hb_hilb_ipol.vhd:2643]

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:54 ; elapsed = 00:00:59 . Memory (MB): peak = 528.820 ; gain = 270.641
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (\gen_dly.gen_regs.delay_bus_reg[0][0] ) is unused and will be removed from module delay__parameterized7.
INFO: [Synth 8-3332] Sequential element (\gen_dly.gen_regs.delay_bus_reg[1][0] ) is unused and will be removed from module delay__parameterized7.
INFO: [Synth 8-3332] Sequential element (\gen_dly.gen_regs.delay_bus_reg[2][0] ) is unused and will be removed from module delay__parameterized7.
INFO: [Synth 8-3332] Sequential element (\gen_dly.gen_regs.delay_bus_reg[3][0] ) is unused and will be removed from module delay__parameterized7.
INFO: [Synth 8-3332] Sequential element (\g_semi_parallel_and_smac.flush_datax2_sub1_reg ) is unused and will be removed from module single_rate_hb_hilb_ipol__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_semi_parallel_and_smac.flush_datax2_reg ) is unused and will be removed from module single_rate_hb_hilb_ipol__parameterized0.
INFO: [Synth 8-3332] Sequential element (rd_avail_2_reg) is unused and will be removed from module glb_srl_fifo__parameterized0.
INFO: [Synth 8-3332] Sequential element (rd_valid_2_reg) is unused and will be removed from module glb_srl_fifo__parameterized0.
INFO: [Synth 8-3332] Sequential element (full_1_reg) is unused and will be removed from module glb_srl_fifo__parameterized0.
INFO: [Synth 8-3332] Sequential element (not_full_1_reg) is unused and will be removed from module glb_srl_fifo__parameterized0.
INFO: [Synth 8-3332] Sequential element (afull_1_reg) is unused and will be removed from module glb_srl_fifo__parameterized0.
INFO: [Synth 8-3332] Sequential element (aempty_1_reg) is unused and will be removed from module glb_srl_fifo__parameterized0.
INFO: [Synth 8-3332] Sequential element (not_aempty_1_reg) is unused and will be removed from module glb_srl_fifo__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_semi_parallel_and_smac.g_cntrl_signals[2].i_delay/gen_reg.d_reg_reg[0] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_semi_parallel_and_smac.g_cntrl_signals[4].i_delay/gen_reg.d_reg_reg[0] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_semi_parallel_and_smac.phase_max_reg ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_semi_parallel_and_smac.flush_data_reg ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:54 ; elapsed = 00:00:59 . Memory (MB): peak = 540.121 ; gain = 281.941
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:54 ; elapsed = 00:01:00 . Memory (MB): peak = 547.520 ; gain = 289.340
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:59 ; elapsed = 00:01:05 . Memory (MB): peak = 554.281 ; gain = 296.102
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:00 ; elapsed = 00:01:05 . Memory (MB): peak = 554.281 ; gain = 296.102
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (\g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_semi_parallel_and_smac.gen_data_addr_reg[0] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_semi_parallel_and_smac.gen_data_sym_addr_reg[0] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_m_data_chan_no_fifo.m_axis_data_tlast_int_reg ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_semi_parallel_and_smac.g_accum_cntrl.accum_opcode_reg[9] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_semi_parallel_and_smac.g_accum_cntrl.accum_opcode_reg[8] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_semi_parallel_and_smac.g_accum_cntrl.accum_opcode_reg[6] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_semi_parallel_and_smac.g_accum_cntrl.accum_opcode_reg[2] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_semi_parallel_and_smac.g_accum_cntrl.accum_opcode_reg[1] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_semi_parallel_and_smac.g_accum_cntrl.accum_opcode_reg[0] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:00 ; elapsed = 00:01:05 . Memory (MB): peak = 562.016 ; gain = 303.836
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
Gated Clock Conversion mode: off
WARNING: [Synth 8-3295] tying undriven pin \g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_coln_cntrl_and_addr[0].i_coln_cntrl_and_addr :CNTRL_IN[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_coln_cntrl_and_addr[0].i_coln_cntrl_and_addr :CNTRL_IN[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_coln_cntrl_and_addr[0].i_coln_cntrl_and_addr :CNTRL_IN[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_coln_cntrl_and_addr[0].i_coln_cntrl_and_addr :CNTRL_IN[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_coln_cntrl_and_addr[0].i_coln_cntrl_and_addr :CNTRL_IN[6] to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:01 ; elapsed = 00:01:06 . Memory (MB): peak = 562.016 ; gain = 303.836
---------------------------------------------------------------------------------


Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+

---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:01 ; elapsed = 00:01:06 . Memory (MB): peak = 562.016 ; gain = 303.836
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:01 ; elapsed = 00:01:06 . Memory (MB): peak = 562.016 ; gain = 303.836
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |DSP48E1_1 |     2|
|2     |LUT1      |     4|
|3     |LUT2      |    26|
|4     |LUT3      |     3|
|5     |LUT4      |     5|
|6     |LUT5      |     3|
|7     |LUT6      |     5|
|8     |SRL16E    |    67|
|9     |FDRE      |   189|
|10    |FDSE      |     6|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:01 ; elapsed = 00:01:06 . Memory (MB): peak = 562.016 ; gain = 303.836
---------------------------------------------------------------------------------

Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Complete : Time (s): cpu = 00:01:01 ; elapsed = 00:01:06 . Memory (MB): peak = 562.016 ; gain = 303.836
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Parsing XDC File [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/ip/fir_compiler_1/fir_compiler_1_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/ip/fir_compiler_1/fir_compiler_1_ooc.xdc] for cell 'U0'
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
143 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:20 ; elapsed = 00:01:30 . Memory (MB): peak = 777.508 ; gain = 465.813
# rename_ref -prefix_all fir_compiler_1
INFO: [Coretcl 2-1174] Renamed 9 cell refs.
# write_checkpoint -noxdef fir_compiler_1.dcp
INFO: [Timing 38-35] Done setting XDC timing constraints.
# report_utilization -file fir_compiler_1_utilization_synth.rpt -pb fir_compiler_1_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.334 . Memory (MB): peak = 777.508 ; gain = 0.000
# if { [catch {
#   file copy -force C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/fir_compiler_1_synth_1/fir_compiler_1.dcp C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/ip/fir_compiler_1/fir_compiler_1.dcp
#   write_verilog -force -mode synth_stub C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/ip/fir_compiler_1/fir_compiler_1_stub.v
#   write_verilog -force -mode funcsim C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/ip/fir_compiler_1/fir_compiler_1_funcsim.v
#   write_vhdl -force -mode funcsim C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/ip/fir_compiler_1/fir_compiler_1_funcsim.vhdl
# } _RESULT ] } { 
#   puts "Critical Warning: Unable to successfully create or copy supporting IP files."
# }
INFO: [Common 17-206] Exiting Vivado at Thu Apr 03 16:45:25 2014...
