# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 win64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do dragonfang_v3_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/21.1/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/jdani/OneDrive/Documents/Thesis/dragonfang_v3/src/packages {C:/Users/jdani/OneDrive/Documents/Thesis/dragonfang_v3/src/packages/riscv_v_pkg.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 21:10:29 on May 29,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jdani/OneDrive/Documents/Thesis/dragonfang_v3/src/packages" C:/Users/jdani/OneDrive/Documents/Thesis/dragonfang_v3/src/packages/riscv_v_pkg.sv 
# -- Compiling package riscv_v_pkg
# 
# Top level modules:
# 	--none--
# End time: 21:10:30 on May 29,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/jdani/OneDrive/Documents/Thesis/dragonfang_v3/src/packages {C:/Users/jdani/OneDrive/Documents/Thesis/dragonfang_v3/src/packages/dragonfang_pkg.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 21:10:30 on May 29,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jdani/OneDrive/Documents/Thesis/dragonfang_v3/src/packages" C:/Users/jdani/OneDrive/Documents/Thesis/dragonfang_v3/src/packages/dragonfang_pkg.sv 
# -- Compiling package dragonfang_pkg
# -- Importing package riscv_v_pkg
# 
# Top level modules:
# 	--none--
# End time: 21:10:30 on May 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/jdani/OneDrive/Documents/Thesis/dragonfang_v3/src/functional_units/integer {C:/Users/jdani/OneDrive/Documents/Thesis/dragonfang_v3/src/functional_units/integer/vector_extension_unit.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 21:10:30 on May 29,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jdani/OneDrive/Documents/Thesis/dragonfang_v3/src/functional_units/integer" C:/Users/jdani/OneDrive/Documents/Thesis/dragonfang_v3/src/functional_units/integer/vector_extension_unit.sv 
# -- Compiling module vector_extension_unit
# -- Importing package dragonfang_pkg
# -- Importing package riscv_v_pkg
# ** Warning: C:/Users/jdani/OneDrive/Documents/Thesis/dragonfang_v3/src/functional_units/integer/vector_extension_unit.sv(6): (vlog-13314) Defaulting port 'execution_vector' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	vector_extension_unit
# End time: 21:10:30 on May 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
# vlog -sv -work work +incdir+C:/Users/jdani/OneDrive/Documents/Thesis/dragonfang_v3/sim/testbenches {C:/Users/jdani/OneDrive/Documents/Thesis/dragonfang_v3/sim/testbenches/vector_extension_unit_tb.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 21:10:30 on May 29,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jdani/OneDrive/Documents/Thesis/dragonfang_v3/sim/testbenches" C:/Users/jdani/OneDrive/Documents/Thesis/dragonfang_v3/sim/testbenches/vector_extension_unit_tb.sv 
# -- Compiling package execution_vectors_pkg
# -- Importing package dragonfang_pkg
# -- Importing package riscv_v_pkg
# -- Compiling module vector_extension_unit_tb
# -- Importing package execution_vectors_pkg
# 
# Top level modules:
# 	vector_extension_unit_tb
# End time: 21:10:31 on May 29,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  vector_extension_unit_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" vector_extension_unit_tb 
# Start time: 21:10:31 on May 29,2022
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: C:/Users/jdani/OneDrive/Documents/Thesis/dragonfang_v3/src/functional_units/integer/vector_extension_unit.sv(6): (vopt-13314) Defaulting port 'execution_vector' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.riscv_v_pkg(fast)
# Loading work.dragonfang_pkg(fast)
# Loading work.execution_vectors_pkg(fast)
# Loading work.vector_extension_unit_tb(fast)
# Loading work.vector_extension_unit(fast)
# 
# do C:/Users/jdani/OneDrive/Documents/Thesis/dragonfang_v3/sim/do_files/vector_extension_unit
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate -divider Instruction
# add wave -noupdate /vector_extension_unit_tb/instruction
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: jdani  Hostname: MSI  ProcessID: 3220
#           Attempting to use alternate WLF file "./wlftgy0jnh".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftgy0jnh
# add wave -noupdate -divider {Control Signals}
# add wave -noupdate /vector_extension_unit_tb/execution_vector
# add wave -noupdate -divider {Input Signals}
# add wave -noupdate -radix hexadecimal /vector_extension_unit_tb/vs2
# add wave -noupdate -divider {Output Signals}
# add wave -noupdate -radix hexadecimal /vector_extension_unit_tb/vd
# TreeUpdate [SetDefaultTree]
# quietly WaveActivateNextPane
# WaveRestoreCursors {{Cursor 1} {32308 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 208
# configure wave -valuecolwidth 208
# configure wave -justifyvalue left
# configure wave -signalnamewidth 1
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ps
# update
# WaveRestoreZoom {110250 ps} {183750 ps}
add wave -position insertpoint  \
sim:/vector_extension_unit_tb/instruction
add wave -position insertpoint  \
sim:/vector_extension_unit_tb/expected_vd
run -all
# Instruction 'vsext.vf2 @ SEW = 32' Test: OK
# Instruction 'vsext.vf2 @ SEW = 16' Test: OK
# Instruction 'vsext.vf2 @ SEW = 8' Test: OK
# Instruction 'vsext.vf4 @ SEW = 16' Test: OK
# Instruction 'vsext.vf4 @ SEW = 8' Test: OK
# Instruction 'vsext.vf8 @ SEW = 8' Test: OK
# Instruction 'vzext.vf2 @ SEW = 32' Test: OK
# Instruction 'vzext.vf2 @ SEW = 16' Test: OK
# Instruction 'vzext.vf2 @ SEW = 8' Test: OK
# Instruction 'vzext.vf4 @ SEW = 16' Test: OK
# Instruction 'vzext.vf4 @ SEW = 8' Test: OK
# Instruction 'vzext.vf8 @ SEW = 8' Test: OK
# ** Note: $stop    : C:/Users/jdani/OneDrive/Documents/Thesis/dragonfang_v3/sim/testbenches/vector_extension_unit_tb.sv(284)
#    Time: 400 ns  Iteration: 0  Instance: /vector_extension_unit_tb
# Break in Module vector_extension_unit_tb at C:/Users/jdani/OneDrive/Documents/Thesis/dragonfang_v3/sim/testbenches/vector_extension_unit_tb.sv line 284
# End time: 21:14:18 on May 29,2022, Elapsed time: 0:03:47
# Errors: 0, Warnings: 3
