# Reading pref.tcl
# do ALU_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying D:/Programas/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+D:/Users/Mariano/Documentos/GitHub/taller_logico-laboratorio_3/alu {D:/Users/Mariano/Documentos/GitHub/taller_logico-laboratorio_3/alu/xorGate.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:59:23 on Aug 22,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Users/Mariano/Documentos/GitHub/taller_logico-laboratorio_3/alu" D:/Users/Mariano/Documentos/GitHub/taller_logico-laboratorio_3/alu/xorGate.sv 
# -- Compiling module xorGate
# 
# Top level modules:
# 	xorGate
# End time: 16:59:23 on Aug 22,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Users/Mariano/Documentos/GitHub/taller_logico-laboratorio_3/alu {D:/Users/Mariano/Documentos/GitHub/taller_logico-laboratorio_3/alu/srl.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:59:23 on Aug 22,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Users/Mariano/Documentos/GitHub/taller_logico-laboratorio_3/alu" D:/Users/Mariano/Documentos/GitHub/taller_logico-laboratorio_3/alu/srl.sv 
# -- Compiling module srl
# 
# Top level modules:
# 	srl
# End time: 16:59:23 on Aug 22,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Users/Mariano/Documentos/GitHub/taller_logico-laboratorio_3/alu {D:/Users/Mariano/Documentos/GitHub/taller_logico-laboratorio_3/alu/sll.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:59:23 on Aug 22,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Users/Mariano/Documentos/GitHub/taller_logico-laboratorio_3/alu" D:/Users/Mariano/Documentos/GitHub/taller_logico-laboratorio_3/alu/sll.sv 
# -- Compiling module sll
# 
# Top level modules:
# 	sll
# End time: 16:59:23 on Aug 22,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Users/Mariano/Documentos/GitHub/taller_logico-laboratorio_3/alu {D:/Users/Mariano/Documentos/GitHub/taller_logico-laboratorio_3/alu/multiplicacion.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:59:23 on Aug 22,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Users/Mariano/Documentos/GitHub/taller_logico-laboratorio_3/alu" D:/Users/Mariano/Documentos/GitHub/taller_logico-laboratorio_3/alu/multiplicacion.sv 
# -- Compiling module multiplicacion
# 
# Top level modules:
# 	multiplicacion
# End time: 16:59:23 on Aug 22,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Users/Mariano/Documentos/GitHub/taller_logico-laboratorio_3/alu {D:/Users/Mariano/Documentos/GitHub/taller_logico-laboratorio_3/alu/modulo.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:59:23 on Aug 22,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Users/Mariano/Documentos/GitHub/taller_logico-laboratorio_3/alu" D:/Users/Mariano/Documentos/GitHub/taller_logico-laboratorio_3/alu/modulo.sv 
# -- Compiling module modulo
# 
# Top level modules:
# 	modulo
# End time: 16:59:24 on Aug 22,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Users/Mariano/Documentos/GitHub/taller_logico-laboratorio_3/alu {D:/Users/Mariano/Documentos/GitHub/taller_logico-laboratorio_3/alu/andN.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:59:24 on Aug 22,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Users/Mariano/Documentos/GitHub/taller_logico-laboratorio_3/alu" D:/Users/Mariano/Documentos/GitHub/taller_logico-laboratorio_3/alu/andN.sv 
# -- Compiling module andN
# 
# Top level modules:
# 	andN
# End time: 16:59:24 on Aug 22,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Users/Mariano/Documentos/GitHub/taller_logico-laboratorio_3/alu {D:/Users/Mariano/Documentos/GitHub/taller_logico-laboratorio_3/alu/division.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:59:24 on Aug 22,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Users/Mariano/Documentos/GitHub/taller_logico-laboratorio_3/alu" D:/Users/Mariano/Documentos/GitHub/taller_logico-laboratorio_3/alu/division.sv 
# -- Compiling module division
# 
# Top level modules:
# 	division
# End time: 16:59:24 on Aug 22,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Users/Mariano/Documentos/GitHub/taller_logico-laboratorio_3/alu {D:/Users/Mariano/Documentos/GitHub/taller_logico-laboratorio_3/alu/adder1bit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:59:24 on Aug 22,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Users/Mariano/Documentos/GitHub/taller_logico-laboratorio_3/alu" D:/Users/Mariano/Documentos/GitHub/taller_logico-laboratorio_3/alu/adder1bit.sv 
# -- Compiling module adder1bit
# 
# Top level modules:
# 	adder1bit
# End time: 16:59:24 on Aug 22,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Users/Mariano/Documentos/GitHub/taller_logico-laboratorio_3/alu {D:/Users/Mariano/Documentos/GitHub/taller_logico-laboratorio_3/alu/adder4bits.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:59:24 on Aug 22,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Users/Mariano/Documentos/GitHub/taller_logico-laboratorio_3/alu" D:/Users/Mariano/Documentos/GitHub/taller_logico-laboratorio_3/alu/adder4bits.sv 
# -- Compiling module adder4bits
# 
# Top level modules:
# 	adder4bits
# End time: 16:59:24 on Aug 22,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Users/Mariano/Documentos/GitHub/taller_logico-laboratorio_3/alu {D:/Users/Mariano/Documentos/GitHub/taller_logico-laboratorio_3/alu/muxN.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:59:24 on Aug 22,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Users/Mariano/Documentos/GitHub/taller_logico-laboratorio_3/alu" D:/Users/Mariano/Documentos/GitHub/taller_logico-laboratorio_3/alu/muxN.sv 
# -- Compiling module muxN
# 
# Top level modules:
# 	muxN
# End time: 16:59:24 on Aug 22,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Users/Mariano/Documentos/GitHub/taller_logico-laboratorio_3/alu {D:/Users/Mariano/Documentos/GitHub/taller_logico-laboratorio_3/alu/orN.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:59:24 on Aug 22,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Users/Mariano/Documentos/GitHub/taller_logico-laboratorio_3/alu" D:/Users/Mariano/Documentos/GitHub/taller_logico-laboratorio_3/alu/orN.sv 
# -- Compiling module orN
# 
# Top level modules:
# 	orN
# End time: 16:59:25 on Aug 22,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Users/Mariano/Documentos/GitHub/taller_logico-laboratorio_3/alu {D:/Users/Mariano/Documentos/GitHub/taller_logico-laboratorio_3/alu/sub4bits.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:59:25 on Aug 22,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Users/Mariano/Documentos/GitHub/taller_logico-laboratorio_3/alu" D:/Users/Mariano/Documentos/GitHub/taller_logico-laboratorio_3/alu/sub4bits.sv 
# -- Compiling module sub4bits
# 
# Top level modules:
# 	sub4bits
# End time: 16:59:25 on Aug 22,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Users/Mariano/Documentos/GitHub/taller_logico-laboratorio_3/alu {D:/Users/Mariano/Documentos/GitHub/taller_logico-laboratorio_3/alu/alu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:59:25 on Aug 22,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Users/Mariano/Documentos/GitHub/taller_logico-laboratorio_3/alu" D:/Users/Mariano/Documentos/GitHub/taller_logico-laboratorio_3/alu/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 16:59:25 on Aug 22,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Users/Mariano/Documentos/GitHub/taller_logico-laboratorio_3/alu {D:/Users/Mariano/Documentos/GitHub/taller_logico-laboratorio_3/alu/compA2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:59:25 on Aug 22,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Users/Mariano/Documentos/GitHub/taller_logico-laboratorio_3/alu" D:/Users/Mariano/Documentos/GitHub/taller_logico-laboratorio_3/alu/compA2.sv 
# -- Compiling module compA2
# 
# Top level modules:
# 	compA2
# End time: 16:59:25 on Aug 22,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Users/Mariano/Documentos/GitHub/taller_logico-laboratorio_3/alu {D:/Users/Mariano/Documentos/GitHub/taller_logico-laboratorio_3/alu/flagGenerator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:59:25 on Aug 22,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Users/Mariano/Documentos/GitHub/taller_logico-laboratorio_3/alu" D:/Users/Mariano/Documentos/GitHub/taller_logico-laboratorio_3/alu/flagGenerator.sv 
# -- Compiling module flagGenerator
# 
# Top level modules:
# 	flagGenerator
# End time: 16:59:25 on Aug 22,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+D:/Users/Mariano/Documentos/GitHub/taller_logico-laboratorio_3/alu {D:/Users/Mariano/Documentos/GitHub/taller_logico-laboratorio_3/alu/aluTest.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:59:25 on Aug 22,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Users/Mariano/Documentos/GitHub/taller_logico-laboratorio_3/alu" D:/Users/Mariano/Documentos/GitHub/taller_logico-laboratorio_3/alu/aluTest.sv 
# -- Compiling module aluTest
# 
# Top level modules:
# 	aluTest
# End time: 16:59:25 on Aug 22,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  test
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" test 
# Start time: 16:59:26 on Aug 22,2021
# ** Error: (vsim-3170) Could not find 'test'.
#         Searched libraries:
#             D:/Programas/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/altera
#             D:/Programas/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/220model
#             D:/Programas/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/sgate
#             D:/Programas/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/altera_mf
#             D:/Programas/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/altera_lnsim
#             D:/Programas/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclonev
#             D:/Programas/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclonev_hssi
#             D:/Programas/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclonev_pcie_hip
#             D:/Users/Mariano/Documentos/GitHub/taller_logico-laboratorio_3/alu/simulation/modelsim/rtl_work
#             D:/Users/Mariano/Documentos/GitHub/taller_logico-laboratorio_3/alu/simulation/modelsim/rtl_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./ALU_run_msim_rtl_verilog.do PAUSED at line 26
vsim rtl_work.aluTest
# vsim rtl_work.aluTest 
# Start time: 16:59:26 on Aug 22,2021
# Loading sv_std.std
# Loading work.aluTest
# Loading work.alu
# Loading work.adder4bits
# Loading work.adder1bit
# Loading work.sub4bits
# Loading work.compA2
# Loading work.multiplicacion
# Loading work.division
# Loading work.modulo
# Loading work.andN
# Loading work.orN
# Loading work.xorGate
# Loading work.sll
# Loading work.srl
# Loading work.muxN
# Loading work.flagGenerator
add wave -position insertpoint sim:/aluTest/*
run -all
# ---------------SUMADOR---------------
# A = 0100, B = 0011, S = 0000, Q = 0111
# 
# ---------------SUMADOR---------------
# A = 0010, B = 0000, S = 0000, Q = 0010
# 
# ** Error: 0111 failed.
#    Time: 22 ps  Scope: aluTest File: D:/Users/Mariano/Documentos/GitHub/taller_logico-laboratorio_3/alu/aluTest.sv Line: 20
# A = 1000, B = 0010, S = 0000, Q = 1010
# 
# A = 1001, B = 0011, S = 0000, Q = 1100
# 
# A = 1111, B = 0011, S = 0000, Q = 0010
# 
# ---------------RESTADOR---------------
# A = 0100, B = 0011, S = 0001, Q = 0001
# 
# A = 1000, B = 0010, S = 0001, Q = 0110
# 
# A = 1001, B = 0011, S = 0001, Q = 0110
# 
# A = 0011, B = 1111, S = 0001, Q = 1100
# 
# ---------------MULTIPLICACION---------------
# A = 1101, B = 1010, Q = 0010
# , V = 1
# 
# A = 1000, B = 0010, Q = 0000
# , Z= 0
#  ,  V= 1
# 
# A = 1001, B = 0011, Q = 1011
# , V = 1
# 
# A = 0011, B = 0001, Q = 0011
# , V = 0
# 
# ---------------DIVISION---------------
# A = 1101, B = 1010, Q = 0001
# 
# A = 1000, B = 0010, Q = 0100
# 
# A = 1001, B = 0011, Q = 0011
# 
# A = 1111, B = 0011, Q = 0101
# 
# ---------------MODULO---------------
# A = 1101, B = 1010, Q = 0011
# 
# A = 1000, B = 0011, Q = 0010
# 
# A = 1001, B = 0010, Q = 0001
# 
# A = 1111, B = 0110, Q = 0011
# 
# ---------------AND GATE---------------
# A = 0100, B = 0110, Q = 0100
# 
# A = 1111, B = 0110, Q = 0110
# 
# A = 0000, B = 1111, Q = 0000
# 
# A = 1010, B = 1111, Q = 1010
# 
# ---------------OR GATE---------------
# A = 1101, B = 1010, S = 0110, Q = 1111
# 
# A = 1010, B = 1111, S = 0110, Q = 1111
# 
# A = 0101, B = 1101, S = 0110, Q = 1101
# 
# A = 1000, B = 1001, S = 0110, Q = 1001
# 
# ---------------XOR GATE---------------
# A = 0000, B = 1111, Q = 1111
# 
# A = 1101, B = 1010, Q = 0111
# 
# A = 1010, B = 1111, Q = 0101
# 
# A = 0101, B = 1111, Q = 1010
# 
# ---------------SHIFT LEFT---------------
# A = 1000, B = 0001, Q = 0000
# 
# A = 0110, B = 0001, Q = 1100
# 
# A = 1010, B = 0010, Q = 1000
# 
# A = 0101, B = 0010, Q = 0100
# 
# ---------------SHIFT RIGHT---------------
# A = 0010, B = 0001, Q = 0001
# 
# A = 1101, B = 0010, Q = 0011
# 
# A = 1010, B = 0001, Q = 0101
# 
# A = 0101, B = 0010, Q = 0001
# 
# End time: 18:18:16 on Aug 22,2021, Elapsed time: 1:18:50
# Errors: 2, Warnings: 0
