Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Dec 18 14:31:41 2024
| Host         : Eliot_Abramo running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file pong_top_control_sets_placed.rpt
| Design       : pong_top
| Device       : xc7z020
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    19 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            2 |
| No           | No                    | Yes                    |              70 |           32 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              99 |           38 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------+-------------------------------------------+------------------+------------------+----------------+--------------+
|        Clock Signal        |               Enable Signal               | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------+-------------------------------------------+------------------+------------------+----------------+--------------+
|  i_clk_wiz_0/inst/clk_out1 |                                           |                  |                2 |              4 |         2.00 |
|  i_clk_wiz_0/inst/clk_out1 | i_pong_fsm/HighscorexDP[3]_i_1_n_0        | RSTxRI_IBUF      |                1 |              4 |         4.00 |
|  i_clk_wiz_0/inst/clk_out1 | i_vga_controller/VCntxDP                  | RSTxRI_IBUF      |                4 |             12 |         3.00 |
|  i_clk_wiz_0/inst/clk_out1 | i_pong_fsm/PlateXxDP[11]_i_1_n_0          | RSTxRI_IBUF      |                6 |             12 |         2.00 |
|  i_clk_wiz_0/inst/clk_out1 | i_pong_fsm/BallsxDP[0][BallY][11]_i_1_n_0 | RSTxRI_IBUF      |                8 |             23 |         2.88 |
|  i_clk_wiz_0/inst/clk_out1 | i_pong_fsm/BallsxDP[1][BallY][11]_i_1_n_0 | RSTxRI_IBUF      |                8 |             24 |         3.00 |
|  i_clk_wiz_0/inst/clk_out1 | i_pong_fsm/BallsxDP[2][BallY][11]_i_1_n_0 | RSTxRI_IBUF      |               11 |             24 |         2.18 |
|  i_clk_wiz_0/inst/clk_out1 |                                           | RSTxRI_IBUF      |               32 |             70 |         2.19 |
+----------------------------+-------------------------------------------+------------------+------------------+----------------+--------------+


