Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date             : Thu Mar 09 12:58:43 2017
| Host             : WIN7-20140914MO running 64-bit major release  (build 9200)
| Command          : 
| Design           : main
| Device           : xc7a100tcsg324-1
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 23.108 (Junction temp exceeded!) |
| Dynamic (W)              | 22.311                           |
| Device Static (W)        | 0.797                            |
| Effective TJA (C/W)      | 4.6                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |     7.936 |     7529 |       --- |             --- |
|   LUT as Logic           |     6.474 |     3900 |     63400 |            6.15 |
|   CARRY4                 |     1.390 |      370 |     15850 |            2.33 |
|   Register               |     0.048 |     1789 |    126800 |            1.41 |
|   BUFG                   |     0.023 |        6 |        32 |           18.75 |
|   Others                 |     0.000 |       40 |       --- |             --- |
|   F7/F8 Muxes            |     0.000 |      647 |     63400 |            1.02 |
|   LUT as Distributed RAM |     0.000 |      512 |     19000 |            2.69 |
| Signals                  |     7.495 |     5872 |       --- |             --- |
| DSPs                     |     0.085 |        3 |       240 |            1.25 |
| I/O                      |     6.795 |       31 |       210 |           14.76 |
| Static Power             |     0.797 |          |           |                 |
| Total                    |    23.108 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |    16.107 |      15.545 |      0.563 |
| Vccaux    |       1.800 |     0.341 |       0.248 |      0.093 |
| Vcco33    |       3.300 |     1.919 |       1.915 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.018 |       0.000 |      0.018 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------+-----------+
| Name                              | Power (W) |
+-----------------------------------+-----------+
| main                              |    22.311 |
|   add1                            |     0.000 |
|   add2                            |     0.000 |
|   alu1                            |     0.269 |
|   benchmark                       |     0.000 |
|     U0                            |     0.000 |
|   c_up1                           |     0.082 |
|   c_up2                           |     0.042 |
|   count_total                     |     0.353 |
|   cpu_block                       |     0.179 |
|   equal2                          |     0.000 |
|   ex_mem                          |     0.000 |
|     reg1                          |     0.000 |
|     reg2                          |     0.000 |
|     reg3                          |     0.000 |
|     reg4                          |     0.000 |
|     reg5                          |     0.000 |
|   id_ex                           |    13.659 |
|     reg1                          |     0.000 |
|     reg2                          |     0.000 |
|     reg3                          |     0.000 |
|     reg4                          |     0.000 |
|     reg5                          |     0.000 |
|     reg6                          |     0.000 |
|     reg7                          |    13.659 |
|   if_id                           |     0.054 |
|     reg1                          |     0.000 |
|     reg2                          |     0.054 |
|   inter                           |     0.000 |
|     ir_u1                         |     0.000 |
|     ir_u2                         |     0.000 |
|     ir_u3                         |     0.000 |
|   mem_wb                          |     0.067 |
|     reg1                          |     0.000 |
|     reg2                          |     0.013 |
|     reg3                          |     0.000 |
|     reg4                          |     0.000 |
|     reg5                          |     0.054 |
|     reg6                          |     0.000 |
|   mux1                            |     0.000 |
|   mux11                           |     0.000 |
|   mux13                           |     0.000 |
|   mux14                           |     0.000 |
|   mux16                           |     0.000 |
|   mux18                           |     0.000 |
|   mux2                            |     0.000 |
|   mux4                            |     0.195 |
|   mux5                            |     0.000 |
|   mux6                            |     0.000 |
|   mux7                            |     0.000 |
|   ram                             |     0.000 |
|     U0                            |     0.000 |
|       synth_options.dist_mem_inst |     0.000 |
|         gen_sp_ram.spram_inst     |     0.000 |
|           ram_reg_0_255_0_0       |     0.000 |
|           ram_reg_0_255_10_10     |     0.000 |
|           ram_reg_0_255_11_11     |     0.000 |
|           ram_reg_0_255_12_12     |     0.000 |
|           ram_reg_0_255_13_13     |     0.000 |
|           ram_reg_0_255_14_14     |     0.000 |
|           ram_reg_0_255_15_15     |     0.000 |
|           ram_reg_0_255_16_16     |     0.000 |
|           ram_reg_0_255_17_17     |     0.000 |
|           ram_reg_0_255_18_18     |     0.000 |
|           ram_reg_0_255_19_19     |     0.000 |
|           ram_reg_0_255_1_1       |     0.000 |
|           ram_reg_0_255_20_20     |     0.000 |
|           ram_reg_0_255_21_21     |     0.000 |
|           ram_reg_0_255_22_22     |     0.000 |
|           ram_reg_0_255_23_23     |     0.000 |
|           ram_reg_0_255_24_24     |     0.000 |
|           ram_reg_0_255_25_25     |     0.000 |
|           ram_reg_0_255_26_26     |     0.000 |
|           ram_reg_0_255_27_27     |     0.000 |
|           ram_reg_0_255_28_28     |     0.000 |
|           ram_reg_0_255_29_29     |     0.000 |
|           ram_reg_0_255_2_2       |     0.000 |
|           ram_reg_0_255_30_30     |     0.000 |
|           ram_reg_0_255_31_31     |     0.000 |
|           ram_reg_0_255_3_3       |     0.000 |
|           ram_reg_0_255_4_4       |     0.000 |
|           ram_reg_0_255_5_5       |     0.000 |
|           ram_reg_0_255_6_6       |     0.000 |
|           ram_reg_0_255_7_7       |     0.000 |
|           ram_reg_0_255_8_8       |     0.000 |
|           ram_reg_0_255_9_9       |     0.000 |
|           ram_reg_256_511_0_0     |     0.000 |
|           ram_reg_256_511_10_10   |     0.000 |
|           ram_reg_256_511_11_11   |     0.000 |
|           ram_reg_256_511_12_12   |     0.000 |
|           ram_reg_256_511_13_13   |     0.000 |
|           ram_reg_256_511_14_14   |     0.000 |
|           ram_reg_256_511_15_15   |     0.000 |
|           ram_reg_256_511_16_16   |     0.000 |
|           ram_reg_256_511_17_17   |     0.000 |
|           ram_reg_256_511_18_18   |     0.000 |
|           ram_reg_256_511_19_19   |     0.000 |
|           ram_reg_256_511_1_1     |     0.000 |
|           ram_reg_256_511_20_20   |     0.000 |
|           ram_reg_256_511_21_21   |     0.000 |
|           ram_reg_256_511_22_22   |     0.000 |
|           ram_reg_256_511_23_23   |     0.000 |
|           ram_reg_256_511_24_24   |     0.000 |
|           ram_reg_256_511_25_25   |     0.000 |
|           ram_reg_256_511_26_26   |     0.000 |
|           ram_reg_256_511_27_27   |     0.000 |
|           ram_reg_256_511_28_28   |     0.000 |
|           ram_reg_256_511_29_29   |     0.000 |
|           ram_reg_256_511_2_2     |     0.000 |
|           ram_reg_256_511_30_30   |     0.000 |
|           ram_reg_256_511_31_31   |     0.000 |
|           ram_reg_256_511_3_3     |     0.000 |
|           ram_reg_256_511_4_4     |     0.000 |
|           ram_reg_256_511_5_5     |     0.000 |
|           ram_reg_256_511_6_6     |     0.000 |
|           ram_reg_256_511_7_7     |     0.000 |
|           ram_reg_256_511_8_8     |     0.000 |
|           ram_reg_256_511_9_9     |     0.000 |
|           ram_reg_512_767_0_0     |     0.000 |
|           ram_reg_512_767_10_10   |     0.000 |
|           ram_reg_512_767_11_11   |     0.000 |
|           ram_reg_512_767_12_12   |     0.000 |
|           ram_reg_512_767_13_13   |     0.000 |
|           ram_reg_512_767_14_14   |     0.000 |
|           ram_reg_512_767_15_15   |     0.000 |
|           ram_reg_512_767_16_16   |     0.000 |
|           ram_reg_512_767_17_17   |     0.000 |
|           ram_reg_512_767_18_18   |     0.000 |
|           ram_reg_512_767_19_19   |     0.000 |
|           ram_reg_512_767_1_1     |     0.000 |
|           ram_reg_512_767_20_20   |     0.000 |
|           ram_reg_512_767_21_21   |     0.000 |
|           ram_reg_512_767_22_22   |     0.000 |
|           ram_reg_512_767_23_23   |     0.000 |
|           ram_reg_512_767_24_24   |     0.000 |
|           ram_reg_512_767_25_25   |     0.000 |
|           ram_reg_512_767_26_26   |     0.000 |
|           ram_reg_512_767_27_27   |     0.000 |
|           ram_reg_512_767_28_28   |     0.000 |
|           ram_reg_512_767_29_29   |     0.000 |
|           ram_reg_512_767_2_2     |     0.000 |
|           ram_reg_512_767_30_30   |     0.000 |
|           ram_reg_512_767_31_31   |     0.000 |
|           ram_reg_512_767_3_3     |     0.000 |
|           ram_reg_512_767_4_4     |     0.000 |
|           ram_reg_512_767_5_5     |     0.000 |
|           ram_reg_512_767_6_6     |     0.000 |
|           ram_reg_512_767_7_7     |     0.000 |
|           ram_reg_512_767_8_8     |     0.000 |
|           ram_reg_512_767_9_9     |     0.000 |
|           ram_reg_768_1023_0_0    |     0.000 |
|           ram_reg_768_1023_10_10  |     0.000 |
|           ram_reg_768_1023_11_11  |     0.000 |
|           ram_reg_768_1023_12_12  |     0.000 |
|           ram_reg_768_1023_13_13  |     0.000 |
|           ram_reg_768_1023_14_14  |     0.000 |
|           ram_reg_768_1023_15_15  |     0.000 |
|           ram_reg_768_1023_16_16  |     0.000 |
|           ram_reg_768_1023_17_17  |     0.000 |
|           ram_reg_768_1023_18_18  |     0.000 |
|           ram_reg_768_1023_19_19  |     0.000 |
|           ram_reg_768_1023_1_1    |     0.000 |
|           ram_reg_768_1023_20_20  |     0.000 |
|           ram_reg_768_1023_21_21  |     0.000 |
|           ram_reg_768_1023_22_22  |     0.000 |
|           ram_reg_768_1023_23_23  |     0.000 |
|           ram_reg_768_1023_24_24  |     0.000 |
|           ram_reg_768_1023_25_25  |     0.000 |
|           ram_reg_768_1023_26_26  |     0.000 |
|           ram_reg_768_1023_27_27  |     0.000 |
|           ram_reg_768_1023_28_28  |     0.000 |
|           ram_reg_768_1023_29_29  |     0.000 |
|           ram_reg_768_1023_2_2    |     0.000 |
|           ram_reg_768_1023_30_30  |     0.000 |
|           ram_reg_768_1023_31_31  |     0.000 |
|           ram_reg_768_1023_3_3    |     0.000 |
|           ram_reg_768_1023_4_4    |     0.000 |
|           ram_reg_768_1023_5_5    |     0.000 |
|           ram_reg_768_1023_6_6    |     0.000 |
|           ram_reg_768_1023_7_7    |     0.000 |
|           ram_reg_768_1023_8_8    |     0.000 |
|           ram_reg_768_1023_9_9    |     0.000 |
|   reg1                            |     0.000 |
|   reg2                            |     0.073 |
|   reg21                           |     0.000 |
|   reg3                            |     0.000 |
|   reg4                            |     0.000 |
|   seg                             |     0.000 |
|   ssg_block                       |     0.176 |
|   u23                             |     0.249 |
|   u33                             |     0.000 |
|   your_instance_name              |     0.000 |
|     U0                            |     0.000 |
+-----------------------------------+-----------+


