{"Source Block": ["hdl/library/util_adcfifo/util_adcfifo.v@77:87@HdlIdDef", "  reg                                   adc_wr_int = 'd0;\n  reg         [ADC_DATA_WIDTH-1:0]      adc_wdata_int = 'd0;\n  reg         [ADC_ADDRESS_WIDTH-1:0]   adc_waddr_int = 'd0;\n  reg                                   adc_waddr_rel_t = 'd0;\n  reg         [ADC_ADDRESS_WIDTH-1:0]   adc_waddr_rel = 'd0;\n  reg                                   dma_rst = 'd0;\n  reg         [ 2:0]                    dma_waddr_rel_t_m = 'd0;\n  reg         [ADC_ADDRESS_WIDTH-1:0]   dma_waddr_rel = 'd0;\n  reg                                   dma_rd = 'd0;\n  reg                                   dma_rd_d = 'd0;\n  reg         [DMA_DATA_WIDTH-1:0]      dma_rdata_d = 'd0;\n"], "Clone Blocks": [["hdl/library/util_adcfifo/util_adcfifo.v@79:89", "  reg         [ADC_ADDRESS_WIDTH-1:0]   adc_waddr_int = 'd0;\n  reg                                   adc_waddr_rel_t = 'd0;\n  reg         [ADC_ADDRESS_WIDTH-1:0]   adc_waddr_rel = 'd0;\n  reg                                   dma_rst = 'd0;\n  reg         [ 2:0]                    dma_waddr_rel_t_m = 'd0;\n  reg         [ADC_ADDRESS_WIDTH-1:0]   dma_waddr_rel = 'd0;\n  reg                                   dma_rd = 'd0;\n  reg                                   dma_rd_d = 'd0;\n  reg         [DMA_DATA_WIDTH-1:0]      dma_rdata_d = 'd0;\n  reg         [DMA_ADDRESS_WIDTH-1:0]   dma_raddr = 'd0;\n\n"], ["hdl/library/xilinx/axi_adcfifo/axi_adcfifo_dma.v@71:81", "  reg     [  2:0]                 axi_raddr_rel_t_m = 'd0;\n  reg     [DMA_ADDRESS_WIDTH-1:0]    axi_raddr_rel = 'd0;\n  reg     [DMA_ADDRESS_WIDTH-1:0]    axi_addr_diff = 'd0;\n  reg                             dma_rst = 'd0;\n  reg     [  2:0]                 dma_waddr_rel_t_m = 'd0;\n  reg     [AXI_ADDRESS_WIDTH-1:0]    dma_waddr_rel = 'd0;\n  reg                             dma_rd = 'd0;\n  reg                             dma_rd_d = 'd0;\n  reg     [DMA_DATA_WIDTH-1:0]    dma_rdata_d = 'd0;\n  reg     [DMA_ADDRESS_WIDTH-1:0]    dma_raddr = 'd0;\n  reg     [  2:0]                 dma_raddr_rel_count = 'd0;\n"], ["hdl/library/xilinx/axi_adcfifo/axi_adcfifo_dma.v@69:79", "  reg                             axi_waddr_rel_t = 'd0;\n  reg     [AXI_ADDRESS_WIDTH-1:0]    axi_waddr_rel = 'd0;\n  reg     [  2:0]                 axi_raddr_rel_t_m = 'd0;\n  reg     [DMA_ADDRESS_WIDTH-1:0]    axi_raddr_rel = 'd0;\n  reg     [DMA_ADDRESS_WIDTH-1:0]    axi_addr_diff = 'd0;\n  reg                             dma_rst = 'd0;\n  reg     [  2:0]                 dma_waddr_rel_t_m = 'd0;\n  reg     [AXI_ADDRESS_WIDTH-1:0]    dma_waddr_rel = 'd0;\n  reg                             dma_rd = 'd0;\n  reg                             dma_rd_d = 'd0;\n  reg     [DMA_DATA_WIDTH-1:0]    dma_rdata_d = 'd0;\n"], ["hdl/library/util_adcfifo/util_adcfifo.v@74:84", "  reg         [ 2:0]                    adc_xfer_req_m = 'd0;\n  reg                                   adc_xfer_init = 'd0;\n  reg                                   adc_xfer_enable = 'd0;\n  reg                                   adc_wr_int = 'd0;\n  reg         [ADC_DATA_WIDTH-1:0]      adc_wdata_int = 'd0;\n  reg         [ADC_ADDRESS_WIDTH-1:0]   adc_waddr_int = 'd0;\n  reg                                   adc_waddr_rel_t = 'd0;\n  reg         [ADC_ADDRESS_WIDTH-1:0]   adc_waddr_rel = 'd0;\n  reg                                   dma_rst = 'd0;\n  reg         [ 2:0]                    dma_waddr_rel_t_m = 'd0;\n  reg         [ADC_ADDRESS_WIDTH-1:0]   dma_waddr_rel = 'd0;\n"], ["hdl/library/xilinx/axi_adcfifo/axi_adcfifo_dma.v@72:82", "  reg     [DMA_ADDRESS_WIDTH-1:0]    axi_raddr_rel = 'd0;\n  reg     [DMA_ADDRESS_WIDTH-1:0]    axi_addr_diff = 'd0;\n  reg                             dma_rst = 'd0;\n  reg     [  2:0]                 dma_waddr_rel_t_m = 'd0;\n  reg     [AXI_ADDRESS_WIDTH-1:0]    dma_waddr_rel = 'd0;\n  reg                             dma_rd = 'd0;\n  reg                             dma_rd_d = 'd0;\n  reg     [DMA_DATA_WIDTH-1:0]    dma_rdata_d = 'd0;\n  reg     [DMA_ADDRESS_WIDTH-1:0]    dma_raddr = 'd0;\n  reg     [  2:0]                 dma_raddr_rel_count = 'd0;\n  reg                             dma_raddr_rel_t = 'd0;\n"], ["hdl/library/xilinx/axi_adcfifo/axi_adcfifo_dma.v@73:83", "  reg     [DMA_ADDRESS_WIDTH-1:0]    axi_addr_diff = 'd0;\n  reg                             dma_rst = 'd0;\n  reg     [  2:0]                 dma_waddr_rel_t_m = 'd0;\n  reg     [AXI_ADDRESS_WIDTH-1:0]    dma_waddr_rel = 'd0;\n  reg                             dma_rd = 'd0;\n  reg                             dma_rd_d = 'd0;\n  reg     [DMA_DATA_WIDTH-1:0]    dma_rdata_d = 'd0;\n  reg     [DMA_ADDRESS_WIDTH-1:0]    dma_raddr = 'd0;\n  reg     [  2:0]                 dma_raddr_rel_count = 'd0;\n  reg                             dma_raddr_rel_t = 'd0;\n  reg     [DMA_ADDRESS_WIDTH-1:0]    dma_raddr_rel = 'd0;\n"], ["hdl/library/xilinx/axi_adcfifo/axi_adcfifo_dma.v@74:84", "  reg                             dma_rst = 'd0;\n  reg     [  2:0]                 dma_waddr_rel_t_m = 'd0;\n  reg     [AXI_ADDRESS_WIDTH-1:0]    dma_waddr_rel = 'd0;\n  reg                             dma_rd = 'd0;\n  reg                             dma_rd_d = 'd0;\n  reg     [DMA_DATA_WIDTH-1:0]    dma_rdata_d = 'd0;\n  reg     [DMA_ADDRESS_WIDTH-1:0]    dma_raddr = 'd0;\n  reg     [  2:0]                 dma_raddr_rel_count = 'd0;\n  reg                             dma_raddr_rel_t = 'd0;\n  reg     [DMA_ADDRESS_WIDTH-1:0]    dma_raddr_rel = 'd0;\n\n"], ["hdl/library/util_adcfifo/util_adcfifo.v@72:82", "  // internal registers\n\n  reg         [ 2:0]                    adc_xfer_req_m = 'd0;\n  reg                                   adc_xfer_init = 'd0;\n  reg                                   adc_xfer_enable = 'd0;\n  reg                                   adc_wr_int = 'd0;\n  reg         [ADC_DATA_WIDTH-1:0]      adc_wdata_int = 'd0;\n  reg         [ADC_ADDRESS_WIDTH-1:0]   adc_waddr_int = 'd0;\n  reg                                   adc_waddr_rel_t = 'd0;\n  reg         [ADC_ADDRESS_WIDTH-1:0]   adc_waddr_rel = 'd0;\n  reg                                   dma_rst = 'd0;\n"], ["hdl/library/util_adcfifo/util_adcfifo.v@78:88", "  reg         [ADC_DATA_WIDTH-1:0]      adc_wdata_int = 'd0;\n  reg         [ADC_ADDRESS_WIDTH-1:0]   adc_waddr_int = 'd0;\n  reg                                   adc_waddr_rel_t = 'd0;\n  reg         [ADC_ADDRESS_WIDTH-1:0]   adc_waddr_rel = 'd0;\n  reg                                   dma_rst = 'd0;\n  reg         [ 2:0]                    dma_waddr_rel_t_m = 'd0;\n  reg         [ADC_ADDRESS_WIDTH-1:0]   dma_waddr_rel = 'd0;\n  reg                                   dma_rd = 'd0;\n  reg                                   dma_rd_d = 'd0;\n  reg         [DMA_DATA_WIDTH-1:0]      dma_rdata_d = 'd0;\n  reg         [DMA_ADDRESS_WIDTH-1:0]   dma_raddr = 'd0;\n"], ["hdl/library/util_adcfifo/util_adcfifo.v@75:85", "  reg                                   adc_xfer_init = 'd0;\n  reg                                   adc_xfer_enable = 'd0;\n  reg                                   adc_wr_int = 'd0;\n  reg         [ADC_DATA_WIDTH-1:0]      adc_wdata_int = 'd0;\n  reg         [ADC_ADDRESS_WIDTH-1:0]   adc_waddr_int = 'd0;\n  reg                                   adc_waddr_rel_t = 'd0;\n  reg         [ADC_ADDRESS_WIDTH-1:0]   adc_waddr_rel = 'd0;\n  reg                                   dma_rst = 'd0;\n  reg         [ 2:0]                    dma_waddr_rel_t_m = 'd0;\n  reg         [ADC_ADDRESS_WIDTH-1:0]   dma_waddr_rel = 'd0;\n  reg                                   dma_rd = 'd0;\n"], ["hdl/library/util_adcfifo/util_adcfifo.v@73:83", "\n  reg         [ 2:0]                    adc_xfer_req_m = 'd0;\n  reg                                   adc_xfer_init = 'd0;\n  reg                                   adc_xfer_enable = 'd0;\n  reg                                   adc_wr_int = 'd0;\n  reg         [ADC_DATA_WIDTH-1:0]      adc_wdata_int = 'd0;\n  reg         [ADC_ADDRESS_WIDTH-1:0]   adc_waddr_int = 'd0;\n  reg                                   adc_waddr_rel_t = 'd0;\n  reg         [ADC_ADDRESS_WIDTH-1:0]   adc_waddr_rel = 'd0;\n  reg                                   dma_rst = 'd0;\n  reg         [ 2:0]                    dma_waddr_rel_t_m = 'd0;\n"], ["hdl/library/util_adcfifo/util_adcfifo.v@76:86", "  reg                                   adc_xfer_enable = 'd0;\n  reg                                   adc_wr_int = 'd0;\n  reg         [ADC_DATA_WIDTH-1:0]      adc_wdata_int = 'd0;\n  reg         [ADC_ADDRESS_WIDTH-1:0]   adc_waddr_int = 'd0;\n  reg                                   adc_waddr_rel_t = 'd0;\n  reg         [ADC_ADDRESS_WIDTH-1:0]   adc_waddr_rel = 'd0;\n  reg                                   dma_rst = 'd0;\n  reg         [ 2:0]                    dma_waddr_rel_t_m = 'd0;\n  reg         [ADC_ADDRESS_WIDTH-1:0]   dma_waddr_rel = 'd0;\n  reg                                   dma_rd = 'd0;\n  reg                                   dma_rd_d = 'd0;\n"], ["hdl/library/util_adcfifo/util_adcfifo.v@80:90", "  reg                                   adc_waddr_rel_t = 'd0;\n  reg         [ADC_ADDRESS_WIDTH-1:0]   adc_waddr_rel = 'd0;\n  reg                                   dma_rst = 'd0;\n  reg         [ 2:0]                    dma_waddr_rel_t_m = 'd0;\n  reg         [ADC_ADDRESS_WIDTH-1:0]   dma_waddr_rel = 'd0;\n  reg                                   dma_rd = 'd0;\n  reg                                   dma_rd_d = 'd0;\n  reg         [DMA_DATA_WIDTH-1:0]      dma_rdata_d = 'd0;\n  reg         [DMA_ADDRESS_WIDTH-1:0]   dma_raddr = 'd0;\n\n  // internal signals\n"]], "Diff Content": {"Delete": [[82, "  reg                                   dma_rst = 'd0;\n"]], "Add": []}}