# Synopsys Constraint Checker(syntax only), version mapact, Build 1920R, built Nov 17 2016
# Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

# Written on Wed Apr 18 19:02:11 2018


##### DESIGN INFO #######################################################

Top View:                "MARS_MB_rev1_top"
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

Start                                         Requested     Requested     Clock        Clock                   Clock
Clock                                         Frequency     Period        Type         Group                   Load 
--------------------------------------------------------------------------------------------------------------------
Clock_Divider|clk_100Khz_inferred_clock       100.0 MHz     10.000        inferred     Inferred_clkgroup_0     41   
MARS_MB_rev1_top|Clk_USB                      100.0 MHz     10.000        inferred     Inferred_clkgroup_1     89   
SPI_Interface|SPI_SCLK_buf_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_2     25   
====================================================================================================================
