/***************************************************************************
 *     Copyright (c) 1999-2011, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_sds_fe_1.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 4/14/11 5:27p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Wed Apr 13 13:34:04 2011
 *                 MD5 Checksum         c1b53a9408066d1e6123c0860dfb8065
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7346/rdb/b0/bchp_sds_fe_1.h $
 * 
 * Hydra_Software_Devel/1   4/14/11 5:27p albertl
 * SW7346-143: Initial revision.
 *
 ***************************************************************************/

#ifndef BCHP_SDS_FE_1_H__
#define BCHP_SDS_FE_1_H__

/***************************************************************************
 *SDS_FE_1 - SDS Frontend Register Set 1
 ***************************************************************************/
#define BCHP_SDS_FE_1_ADCPCTL                    0x00701080 /* ADC Capture Control (Formerly, ADCDBIT, ADCPCLP, ADCPCTL) */
#define BCHP_SDS_FE_1_DCOCTL                     0x00701088 /* DC Offset Cancellor Control (Formerly, DCOLKCTL, DCOCTL2, DCOCTL1) */
#define BCHP_SDS_FE_1_DCOI                       0x0070108c /* DCO Integrator Values (Formerly, DCO) */
#define BCHP_SDS_FE_1_IQCTL                      0x00701094 /* I/Q Imbalance Control (Formerly, IQAMP, IQPHS) */
#define BCHP_SDS_FE_1_IQAEST                     0x00701098 /* IQ Imbalance Amplitude Integrator Value (Formerly, AEST) */
#define BCHP_SDS_FE_1_IQPEST                     0x0070109c /* IQ Imbalance Phase Integrator Value (Formerly, PEST) */
#define BCHP_SDS_FE_1_MIXCTL                     0x007010a0 /* Frontend Mixer Control */
#define BCHP_SDS_FE_1_DSTGCTL                    0x007010a4 /* Destagger Control */
#define BCHP_SDS_FE_1_FILTCTL                    0x007010a8 /* Decimating Halfband Filter/Non-decimating Filter Control (Formerly, NDFCTL,FILTCTL) */
#define BCHP_SDS_FE_1_DFCTL                      0x007010ac /* Decimation Filter Bank Upsampling Control */
#define BCHP_SDS_FE_1_AGFCTL                     0x007010b0 /* Automatic Fine Gain Control */
#define BCHP_SDS_FE_1_AGF                        0x007010b4 /* AGF Gain and Threshold Control */
#define BCHP_SDS_FE_1_AIF                        0x007010b8 /* AGF Integrator Value */
#define BCHP_SDS_FE_1_NVCTL                      0x007010bc /* Nyquist and VID Filter Control */

#endif /* #ifndef BCHP_SDS_FE_1_H__ */

/* End of File */
