Analysis & Elaboration report for Projeto2
<<<<<<< Updated upstream
<<<<<<< Updated upstream
Tue Nov 09 15:37:15 2021
=======
Wed Nov 10 18:58:22 2021
>>>>>>> Stashed changes
=======
Wed Nov 10 18:58:22 2021
>>>>>>> Stashed changes
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Parameter Settings for User Entity Instance: Top-level Entity: |CPU
  5. Parameter Settings for User Entity Instance: PC:PC_reg
  6. Parameter Settings for User Entity Instance: banco_registradores:banco
  7. Parameter Settings for User Entity Instance: banco_registradores:banco|registrador:R0
  8. Parameter Settings for User Entity Instance: banco_registradores:banco|registrador:R1
  9. Parameter Settings for User Entity Instance: banco_registradores:banco|registrador:R2
 10. Parameter Settings for User Entity Instance: banco_registradores:banco|registrador:R3
 11. Parameter Settings for User Entity Instance: registrador:Aluout
 12. Parameter Settings for User Entity Instance: ULA:ULA1|ripple_carry:SOMADOR1
 13. Parameter Settings for User Entity Instance: registrador:regA
 14. Parameter Settings for User Entity Instance: registrador:regB
 15. Analysis & Elaboration Settings
<<<<<<< Updated upstream
<<<<<<< Updated upstream
 16. Port Connectivity Checks: "registrador:AluOut"
 17. Port Connectivity Checks: "ULA:ULA1|ripple_carry:SOMADOR1|full_adder:\Generate_label:7:stage"
 18. Port Connectivity Checks: "ULA:ULA1|ripple_carry:SOMADOR1|full_adder:\Generate_label:0:stage"
 19. Analysis & Elaboration Messages
=======
=======
>>>>>>> Stashed changes
 16. Port Connectivity Checks: "registrador:regB"
 17. Port Connectivity Checks: "registrador:regA"
 18. Port Connectivity Checks: "ULA:ULA1|ripple_carry:SOMADOR1|full_adder:\Generate_label:7:stage"
 19. Port Connectivity Checks: "ULA:ULA1|ripple_carry:SOMADOR1|full_adder:\Generate_label:0:stage"
 20. Port Connectivity Checks: "registrador:Aluout"
 21. Port Connectivity Checks: "Reg_Instrucao:reg_int"
 22. Analysis & Elaboration Messages
>>>>>>> Stashed changes



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                   ;
+------------------------------------+---------------------------------------------+
<<<<<<< Updated upstream
<<<<<<< Updated upstream
; Analysis & Elaboration Status      ; Successful - Tue Nov 09 15:37:15 2021       ;
=======
; Analysis & Elaboration Status      ; Successful - Wed Nov 10 18:58:22 2021       ;
>>>>>>> Stashed changes
=======
; Analysis & Elaboration Status      ; Successful - Wed Nov 10 18:58:22 2021       ;
>>>>>>> Stashed changes
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; Projeto2                                    ;
; Top-level Entity Name              ; CPU                                         ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |CPU ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; n              ; 8     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: PC:PC_reg ;
+----------------+-------+-------------------------------+
; Parameter Name ; Value ; Type                          ;
+----------------+-------+-------------------------------+
; N              ; 8     ; Signed Integer                ;
+----------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: banco_registradores:banco ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; n              ; 8     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: banco_registradores:banco|registrador:R0 ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; N              ; 8     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: banco_registradores:banco|registrador:R1 ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; N              ; 8     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: banco_registradores:banco|registrador:R2 ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; N              ; 8     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: banco_registradores:banco|registrador:R3 ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; N              ; 8     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registrador:Aluout ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; N              ; 8     ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA:ULA1|ripple_carry:SOMADOR1 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; n              ; 8     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registrador:regA ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; N              ; 8     ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registrador:regB ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; N              ; 8     ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


<<<<<<< Updated upstream
<<<<<<< Updated upstream
+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registrador:AluOut ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; N              ; 8     ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


=======
>>>>>>> Stashed changes
=======
>>>>>>> Stashed changes
+------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                            ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                            ; CPU                ; Projeto2           ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+
<<<<<<< Updated upstream
<<<<<<< Updated upstream


+------------------------------------------------+
; Port Connectivity Checks: "registrador:AluOut" ;
+------+-------+----------+----------------------+
; Port ; Type  ; Severity ; Details              ;
+------+-------+----------+----------------------+
; load ; Input ; Info     ; Stuck at VCC         ;
+------+-------+----------+----------------------+
=======
>>>>>>> Stashed changes
=======


+----------------------------------------------+
; Port Connectivity Checks: "registrador:regB" ;
+------+-------+----------+--------------------+
; Port ; Type  ; Severity ; Details            ;
+------+-------+----------+--------------------+
; load ; Input ; Info     ; Stuck at VCC       ;
+------+-------+----------+--------------------+


+----------------------------------------------+
; Port Connectivity Checks: "registrador:regA" ;
+------+-------+----------+--------------------+
; Port ; Type  ; Severity ; Details            ;
+------+-------+----------+--------------------+
; load ; Input ; Info     ; Stuck at VCC       ;
+------+-------+----------+--------------------+
>>>>>>> Stashed changes


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ULA:ULA1|ripple_carry:SOMADOR1|full_adder:\Generate_label:7:stage"                  ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ULA:ULA1|ripple_carry:SOMADOR1|full_adder:\Generate_label:0:stage" ;
+------+-------+----------+---------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                             ;
+------+-------+----------+---------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at GND                                                        ;
+------+-------+----------+---------------------------------------------------------------------+


<<<<<<< Updated upstream
<<<<<<< Updated upstream
=======
=======
>>>>>>> Stashed changes
+------------------------------------------------+
; Port Connectivity Checks: "registrador:Aluout" ;
+------+-------+----------+----------------------+
; Port ; Type  ; Severity ; Details              ;
+------+-------+----------+----------------------+
; load ; Input ; Info     ; Stuck at VCC         ;
+------+-------+----------+----------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "Reg_Instrucao:reg_int" ;
+------+-------+----------+-------------------------+
; Port ; Type  ; Severity ; Details                 ;
+------+-------+----------+-------------------------+
; load ; Input ; Info     ; Stuck at VCC            ;
+------+-------+----------+-------------------------+


>>>>>>> Stashed changes
+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
<<<<<<< Updated upstream
<<<<<<< Updated upstream
    Info: Processing started: Tue Nov 09 15:37:09 2021
=======
    Info: Processing started: Wed Nov 10 18:58:16 2021
>>>>>>> Stashed changes
=======
    Info: Processing started: Wed Nov 10 18:58:16 2021
>>>>>>> Stashed changes
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Projeto2 -c Projeto2 --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file cpu.vhd
    Info (12022): Found design unit 1: CPU-Structure File: C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/CPU.vhd Line: 14
    Info (12023): Found entity 1: CPU File: C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/CPU.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file ripple_carry.vhd
    Info (12022): Found design unit 1: ripple_carry-Structure File: C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/ripple_carry.vhd Line: 13
    Info (12023): Found entity 1: ripple_carry File: C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/ripple_carry.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file registrador.vhd
    Info (12022): Found design unit 1: registrador-Behavior File: C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/registrador.vhd Line: 12
    Info (12023): Found entity 1: registrador File: C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/registrador.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file full_adder.vhd
    Info (12022): Found design unit 1: full_adder-LogicFunc File: C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/full_adder.vhd Line: 9
    Info (12023): Found entity 1: full_adder File: C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/full_adder.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file banco_registradores.vhd
    Info (12022): Found design unit 1: banco_registradores-Structure File: C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/banco_registradores.vhd Line: 23
    Info (12023): Found entity 1: banco_registradores File: C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/banco_registradores.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file pc.vhd
    Info (12022): Found design unit 1: PC-Behavior File: C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/PC.vhd Line: 18
    Info (12023): Found entity 1: PC File: C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/PC.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file ula.vhd
<<<<<<< Updated upstream
<<<<<<< Updated upstream
    Info (12022): Found design unit 1: ULA-ULA_arch File: C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/ULA.vhd Line: 16
    Info (12023): Found entity 1: ULA File: C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/ULA.vhd Line: 5
Warning (12019): Can't analyze file -- file INCREMENT.vhd is missing
Warning (12019): Can't analyze file -- file UControle.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file memoria.vhd
    Info (12022): Found design unit 1: Memoria-Behavior File: C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/Memoria.vhd Line: 18
=======
=======
>>>>>>> Stashed changes
    Info (12022): Found design unit 1: ULA-ULA_arch File: C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/ULA.vhd Line: 15
    Info (12023): Found entity 1: ULA File: C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/ULA.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file memoria.vhd
    Info (12022): Found design unit 1: Memoria-Behavior File: C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/Memoria.vhd Line: 17
<<<<<<< Updated upstream
>>>>>>> Stashed changes
=======
>>>>>>> Stashed changes
    Info (12023): Found entity 1: Memoria File: C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/Memoria.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file reg_instrucao.vhd
    Info (12022): Found design unit 1: Reg_Instrucao-Behavior File: C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/Reg_Instrucao.vhd Line: 18
    Info (12023): Found entity 1: Reg_Instrucao File: C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/Reg_Instrucao.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file unidadedecontrole.vhd
    Info (12022): Found design unit 1: UC-Behavior File: C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/UnidadeDeControle.vhd Line: 14
    Info (12023): Found entity 1: UC File: C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/UnidadeDeControle.vhd Line: 5
Info (12127): Elaborating entity "CPU" for the top level hierarchy
<<<<<<< Updated upstream
<<<<<<< Updated upstream
Warning (10541): VHDL Signal Declaration warning at CPU.vhd(84): used implicit default value for signal "RegIntLoad" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/CPU.vhd Line: 84
Warning (10541): VHDL Signal Declaration warning at CPU.vhd(100): used implicit default value for signal "loadA" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/CPU.vhd Line: 100
Warning (10541): VHDL Signal Declaration warning at CPU.vhd(100): used implicit default value for signal "loadB" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/CPU.vhd Line: 100
Info (12128): Elaborating entity "PC" for hierarchy "PC:PC_reg" File: C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/CPU.vhd Line: 110
Info (12128): Elaborating entity "Memoria" for hierarchy "Memoria:Mem" File: C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/CPU.vhd Line: 113
Info (12128): Elaborating entity "Reg_Instrucao" for hierarchy "Reg_Instrucao:reg_int" File: C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/CPU.vhd Line: 116
Info (12128): Elaborating entity "banco_registradores" for hierarchy "banco_registradores:banco" File: C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/CPU.vhd Line: 120
Info (10041): Inferred latch for "D3[0]" at banco_registradores.vhd(45) File: C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/banco_registradores.vhd Line: 45
Info (10041): Inferred latch for "D3[1]" at banco_registradores.vhd(45) File: C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/banco_registradores.vhd Line: 45
Info (10041): Inferred latch for "D3[2]" at banco_registradores.vhd(45) File: C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/banco_registradores.vhd Line: 45
Info (10041): Inferred latch for "D3[3]" at banco_registradores.vhd(45) File: C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/banco_registradores.vhd Line: 45
Info (10041): Inferred latch for "D3[4]" at banco_registradores.vhd(45) File: C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/banco_registradores.vhd Line: 45
Info (10041): Inferred latch for "D3[5]" at banco_registradores.vhd(45) File: C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/banco_registradores.vhd Line: 45
Info (10041): Inferred latch for "D3[6]" at banco_registradores.vhd(45) File: C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/banco_registradores.vhd Line: 45
Info (10041): Inferred latch for "D3[7]" at banco_registradores.vhd(45) File: C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/banco_registradores.vhd Line: 45
Info (10041): Inferred latch for "D2[0]" at banco_registradores.vhd(44) File: C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/banco_registradores.vhd Line: 44
Info (10041): Inferred latch for "D2[1]" at banco_registradores.vhd(44) File: C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/banco_registradores.vhd Line: 44
Info (10041): Inferred latch for "D2[2]" at banco_registradores.vhd(44) File: C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/banco_registradores.vhd Line: 44
Info (10041): Inferred latch for "D2[3]" at banco_registradores.vhd(44) File: C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/banco_registradores.vhd Line: 44
Info (10041): Inferred latch for "D2[4]" at banco_registradores.vhd(44) File: C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/banco_registradores.vhd Line: 44
Info (10041): Inferred latch for "D2[5]" at banco_registradores.vhd(44) File: C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/banco_registradores.vhd Line: 44
Info (10041): Inferred latch for "D2[6]" at banco_registradores.vhd(44) File: C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/banco_registradores.vhd Line: 44
Info (10041): Inferred latch for "D2[7]" at banco_registradores.vhd(44) File: C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/banco_registradores.vhd Line: 44
Info (10041): Inferred latch for "D1[0]" at banco_registradores.vhd(43) File: C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/banco_registradores.vhd Line: 43
Info (10041): Inferred latch for "D1[1]" at banco_registradores.vhd(43) File: C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/banco_registradores.vhd Line: 43
Info (10041): Inferred latch for "D1[2]" at banco_registradores.vhd(43) File: C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/banco_registradores.vhd Line: 43
Info (10041): Inferred latch for "D1[3]" at banco_registradores.vhd(43) File: C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/banco_registradores.vhd Line: 43
Info (10041): Inferred latch for "D1[4]" at banco_registradores.vhd(43) File: C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/banco_registradores.vhd Line: 43
Info (10041): Inferred latch for "D1[5]" at banco_registradores.vhd(43) File: C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/banco_registradores.vhd Line: 43
Info (10041): Inferred latch for "D1[6]" at banco_registradores.vhd(43) File: C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/banco_registradores.vhd Line: 43
Info (10041): Inferred latch for "D1[7]" at banco_registradores.vhd(43) File: C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/banco_registradores.vhd Line: 43
Info (10041): Inferred latch for "D0[0]" at banco_registradores.vhd(42) File: C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/banco_registradores.vhd Line: 42
Info (10041): Inferred latch for "D0[1]" at banco_registradores.vhd(42) File: C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/banco_registradores.vhd Line: 42
Info (10041): Inferred latch for "D0[2]" at banco_registradores.vhd(42) File: C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/banco_registradores.vhd Line: 42
Info (10041): Inferred latch for "D0[3]" at banco_registradores.vhd(42) File: C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/banco_registradores.vhd Line: 42
Info (10041): Inferred latch for "D0[4]" at banco_registradores.vhd(42) File: C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/banco_registradores.vhd Line: 42
Info (10041): Inferred latch for "D0[5]" at banco_registradores.vhd(42) File: C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/banco_registradores.vhd Line: 42
Info (10041): Inferred latch for "D0[6]" at banco_registradores.vhd(42) File: C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/banco_registradores.vhd Line: 42
Info (10041): Inferred latch for "D0[7]" at banco_registradores.vhd(42) File: C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/banco_registradores.vhd Line: 42
Info (12128): Elaborating entity "registrador" for hierarchy "banco_registradores:banco|registrador:R0" File: C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/banco_registradores.vhd Line: 37
Info (12128): Elaborating entity "ULA" for hierarchy "ULA:ULA1" File: C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/CPU.vhd Line: 124
Info (12128): Elaborating entity "ripple_carry" for hierarchy "ULA:ULA1|ripple_carry:SOMADOR1" File: C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/ULA.vhd Line: 41
Info (12128): Elaborating entity "full_adder" for hierarchy "ULA:ULA1|ripple_carry:SOMADOR1|full_adder:\Generate_label:0:stage" File: C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/ripple_carry.vhd Line: 28
Info (12128): Elaborating entity "UC" for hierarchy "UC:Control" File: C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/CPU.vhd Line: 137
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4766 megabytes
    Info: Processing ended: Tue Nov 09 15:37:15 2021
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:16
=======
=======
>>>>>>> Stashed changes
Info (12128): Elaborating entity "PC" for hierarchy "PC:PC_reg" File: C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/CPU.vhd Line: 108
Info (12128): Elaborating entity "Memoria" for hierarchy "Memoria:Mem" File: C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/CPU.vhd Line: 111
Info (12128): Elaborating entity "Reg_Instrucao" for hierarchy "Reg_Instrucao:reg_int" File: C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/CPU.vhd Line: 114
Info (12128): Elaborating entity "banco_registradores" for hierarchy "banco_registradores:banco" File: C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/CPU.vhd Line: 118
Info (12128): Elaborating entity "registrador" for hierarchy "banco_registradores:banco|registrador:R0" File: C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/banco_registradores.vhd Line: 37
Info (12128): Elaborating entity "ULA" for hierarchy "ULA:ULA1" File: C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/CPU.vhd Line: 124
Info (12128): Elaborating entity "ripple_carry" for hierarchy "ULA:ULA1|ripple_carry:SOMADOR1" File: C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/ULA.vhd Line: 35
Info (12128): Elaborating entity "full_adder" for hierarchy "ULA:ULA1|ripple_carry:SOMADOR1|full_adder:\Generate_label:0:stage" File: C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/ripple_carry.vhd Line: 28
Info (12128): Elaborating entity "UC" for hierarchy "UC:Control" File: C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/CPU.vhd Line: 134
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4767 megabytes
    Info: Processing ended: Wed Nov 10 18:58:22 2021
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:15
<<<<<<< Updated upstream
>>>>>>> Stashed changes
=======
>>>>>>> Stashed changes


