head	1.104;
access;
symbols
	sid-snapshot-20180601:1.104
	cgen-snapshot-20180601:1.104
	sid-snapshot-20180501:1.104
	cgen-snapshot-20180501:1.104
	sid-snapshot-20180401:1.104
	cgen-snapshot-20180401:1.104
	sid-snapshot-20180301:1.104
	cgen-snapshot-20180301:1.104
	sid-snapshot-20180201:1.104
	cgen-snapshot-20180201:1.104
	sid-snapshot-20180101:1.104
	cgen-snapshot-20180101:1.104
	sid-snapshot-20171201:1.104
	cgen-snapshot-20171201:1.104
	sid-snapshot-20171101:1.104
	cgen-snapshot-20171101:1.104
	sid-snapshot-20171001:1.104
	cgen-snapshot-20171001:1.104
	sid-snapshot-20170901:1.104
	cgen-snapshot-20170901:1.104
	sid-snapshot-20170801:1.104
	cgen-snapshot-20170801:1.104
	sid-snapshot-20170701:1.104
	cgen-snapshot-20170701:1.104
	sid-snapshot-20170601:1.104
	cgen-snapshot-20170601:1.104
	sid-snapshot-20170501:1.104
	cgen-snapshot-20170501:1.104
	sid-snapshot-20170401:1.104
	cgen-snapshot-20170401:1.104
	sid-snapshot-20170301:1.104
	cgen-snapshot-20170301:1.104
	sid-snapshot-20170201:1.104
	cgen-snapshot-20170201:1.104
	sid-snapshot-20170101:1.104
	cgen-snapshot-20170101:1.104
	sid-snapshot-20161201:1.104
	cgen-snapshot-20161201:1.104
	sid-snapshot-20161101:1.104
	cgen-snapshot-20161101:1.104
	sid-snapshot-20160901:1.104
	cgen-snapshot-20160901:1.104
	sid-snapshot-20160801:1.104
	cgen-snapshot-20160801:1.104
	sid-snapshot-20160701:1.104
	cgen-snapshot-20160701:1.104
	sid-snapshot-20160601:1.104
	cgen-snapshot-20160601:1.104
	sid-snapshot-20160501:1.104
	cgen-snapshot-20160501:1.104
	sid-snapshot-20160401:1.104
	cgen-snapshot-20160401:1.104
	sid-snapshot-20160301:1.104
	cgen-snapshot-20160301:1.104
	sid-snapshot-20160201:1.104
	cgen-snapshot-20160201:1.104
	sid-snapshot-20160101:1.104
	cgen-snapshot-20160101:1.104
	sid-snapshot-20151201:1.104
	cgen-snapshot-20151201:1.104
	sid-snapshot-20151101:1.104
	cgen-snapshot-20151101:1.104
	sid-snapshot-20151001:1.104
	cgen-snapshot-20151001:1.104
	sid-snapshot-20150901:1.104
	cgen-snapshot-20150901:1.104
	sid-snapshot-20150801:1.104
	cgen-snapshot-20150801:1.104
	sid-snapshot-20150701:1.104
	cgen-snapshot-20150701:1.104
	sid-snapshot-20150601:1.104
	cgen-snapshot-20150601:1.104
	sid-snapshot-20150501:1.104
	cgen-snapshot-20150501:1.104
	sid-snapshot-20150401:1.104
	cgen-snapshot-20150401:1.104
	sid-snapshot-20150301:1.104
	cgen-snapshot-20150301:1.104
	sid-snapshot-20150201:1.104
	cgen-snapshot-20150201:1.104
	sid-snapshot-20150101:1.104
	cgen-snapshot-20150101:1.104
	sid-snapshot-20141201:1.104
	cgen-snapshot-20141201:1.104
	sid-snapshot-20141101:1.104
	cgen-snapshot-20141101:1.104
	sid-snapshot-20141001:1.104
	cgen-snapshot-20141001:1.104
	sid-snapshot-20140901:1.104
	cgen-snapshot-20140901:1.104
	sid-snapshot-20140801:1.104
	cgen-snapshot-20140801:1.104
	sid-snapshot-20140701:1.104
	cgen-snapshot-20140701:1.104
	sid-snapshot-20140601:1.104
	cgen-snapshot-20140601:1.104
	sid-snapshot-20140501:1.104
	cgen-snapshot-20140501:1.104
	sid-snapshot-20140401:1.104
	cgen-snapshot-20140401:1.104
	sid-snapshot-20140301:1.104
	cgen-snapshot-20140301:1.104
	sid-snapshot-20140201:1.104
	cgen-snapshot-20140201:1.104
	sid-snapshot-20140101:1.104
	cgen-snapshot-20140101:1.104
	sid-snapshot-20131201:1.104
	cgen-snapshot-20131201:1.104
	sid-snapshot-20131101:1.104
	cgen-snapshot-20131101:1.104
	sid-snapshot-20131001:1.104
	cgen-snapshot-20131001:1.104
	binutils-2_24-branch:1.104.0.4
	binutils-2_24-branchpoint:1.104
	binutils-2_21_1:1.96
	sid-snapshot-20130901:1.104
	cgen-snapshot-20130901:1.104
	gdb_7_6_1-2013-08-30-release:1.104
	sid-snapshot-20130801:1.104
	cgen-snapshot-20130801:1.104
	sid-snapshot-20130701:1.104
	cgen-snapshot-20130701:1.104
	sid-snapshot-20130601:1.104
	cgen-snapshot-20130601:1.104
	sid-snapshot-20130501:1.104
	cgen-snapshot-20130501:1.104
	gdb_7_6-2013-04-26-release:1.104
	sid-snapshot-20130401:1.104
	cgen-snapshot-20130401:1.104
	binutils-2_23_2:1.101.4.1
	gdb_7_6-branch:1.104.0.2
	gdb_7_6-2013-03-12-branchpoint:1.104
	sid-snapshot-20130301:1.103
	cgen-snapshot-20130301:1.103
	sid-snapshot-20130201:1.103
	cgen-snapshot-20130201:1.103
	sid-snapshot-20130101:1.103
	cgen-snapshot-20130101:1.103
	sid-snapshot-20121201:1.102
	cgen-snapshot-20121201:1.102
	gdb_7_5_1-2012-11-29-release:1.101
	binutils-2_23_1:1.101
	sid-snapshot-20121101:1.101
	cgen-snapshot-20121101:1.101
	binutils-2_23:1.101
	sid-snapshot-20121001:1.101
	cgen-snapshot-20121001:1.101
	sid-snapshot-20120901:1.101
	cgen-snapshot-20120901:1.101
	gdb_7_5-2012-08-17-release:1.101
	sid-snapshot-20120801:1.101
	cgen-snapshot-20120801:1.101
	binutils-2_23-branch:1.101.0.4
	binutils-2_23-branchpoint:1.101
	gdb_7_5-branch:1.101.0.2
	gdb_7_5-2012-07-18-branchpoint:1.101
	sid-snapshot-20120701:1.101
	cgen-snapshot-20120701:1.101
	sid-snapshot-20120601:1.101
	cgen-snapshot-20120601:1.101
	sid-snapshot-20120501:1.101
	cgen-snapshot-20120501:1.101
	binutils-2_22_branch:1.97.0.4
	gdb_7_4_1-2012-04-26-release:1.99
	sid-snapshot-20120401:1.101
	cgen-snapshot-20120401:1.101
	sid-snapshot-20120301:1.101
	cgen-snapshot-20120301:1.101
	sid-snapshot-20120201:1.100
	cgen-snapshot-20120201:1.100
	gdb_7_4-2012-01-24-release:1.99
	sid-snapshot-20120101:1.100
	cgen-snapshot-20120101:1.100
	gdb_7_4-branch:1.99.0.2
	gdb_7_4-2011-12-13-branchpoint:1.99
	sid-snapshot-20111201:1.99
	cgen-snapshot-20111201:1.99
	binutils-2_22:1.97
	sid-snapshot-20111101:1.99
	cgen-snapshot-20111101:1.99
	sid-snapshot-20111001:1.97
	cgen-snapshot-20111001:1.97
	binutils-2_22-branch:1.97.0.2
	binutils-2_22-branchpoint:1.97
	gdb_7_3_1-2011-09-04-release:1.96
	sid-snapshot-20110901:1.97
	cgen-snapshot-20110901:1.97
	sid-snapshot-20110801:1.96
	cgen-snapshot-20110801:1.96
	gdb_7_3-2011-07-26-release:1.96
	sid-snapshot-20110701:1.96
	cgen-snapshot-20110701:1.96
	sid-snapshot-20110601:1.96
	cgen-snapshot-20110601:1.96
	sid-snapshot-20110501:1.96
	cgen-snapshot-20110501:1.96
	gdb_7_3-branch:1.96.0.4
	gdb_7_3-2011-04-01-branchpoint:1.96
	sid-snapshot-20110401:1.96
	cgen-snapshot-20110401:1.96
	sid-snapshot-20110301:1.96
	cgen-snapshot-20110301:1.96
	sid-snapshot-20110201:1.96
	cgen-snapshot-20110201:1.96
	sid-snapshot-20110101:1.96
	cgen-snapshot-20110101:1.96
	binutils-2_21:1.96
	sid-snapshot-20101201:1.96
	cgen-snapshot-20101201:1.96
	binutils-2_21-branch:1.96.0.2
	binutils-2_21-branchpoint:1.96
	sid-snapshot-20101101:1.96
	cgen-snapshot-20101101:1.96
	sid-snapshot-20101001:1.95
	cgen-snapshot-20101001:1.95
	binutils-2_20_1:1.85
	gdb_7_2-2010-09-02-release:1.95
	sid-snapshot-20100901:1.95
	cgen-snapshot-20100901:1.95
	sid-snapshot-20100801:1.95
	cgen-snapshot-20100801:1.95
	gdb_7_2-branch:1.95.0.2
	gdb_7_2-2010-07-07-branchpoint:1.95
	sid-snapshot-20100701:1.94
	cgen-snapshot-20100701:1.94
	sid-snapshot-20100601:1.94
	cgen-snapshot-20100601:1.94
	sid-snapshot-20100501:1.94
	cgen-snapshot-20100501:1.94
	sid-snapshot-20100401:1.94
	cgen-snapshot-20100401:1.94
	gdb_7_1-2010-03-18-release:1.94
	sid-snapshot-20100301:1.94
	cgen-snapshot-20100301:1.94
	gdb_7_1-branch:1.94.0.2
	gdb_7_1-2010-02-18-branchpoint:1.94
	sid-snapshot-20100201:1.93
	cgen-snapshot-20100201:1.93
	sid-snapshot-20100101:1.90
	cgen-snapshot-20100101:1.90
	gdb_7_0_1-2009-12-22-release:1.85
	sid-snapshot-20091201:1.89
	cgen-snapshot-20091201:1.89
	sid-snapshot-20091101:1.88
	cgen-snapshot-20091101:1.88
	binutils-2_20:1.85
	gdb_7_0-2009-10-06-release:1.85
	sid-snapshot-20091001:1.87
	cgen-snapshot-20091001:1.87
	gdb_7_0-branch:1.85.0.6
	gdb_7_0-2009-09-16-branchpoint:1.85
	arc-sim-20090309:1.80.16.1
	binutils-arc-20081103-branch:1.80.0.20
	binutils-arc-20081103-branchpoint:1.80
	binutils-2_20-branch:1.85.0.4
	binutils-2_20-branchpoint:1.85
	sid-snapshot-20090901:1.85
	cgen-snapshot-20090901:1.85
	sid-snapshot-20090801:1.85
	cgen-snapshot-20090801:1.85
	msnyder-checkpoint-072509-branch:1.85.0.2
	msnyder-checkpoint-072509-branchpoint:1.85
	sid-snapshot-20090701:1.84
	cgen-snapshot-20090701:1.84
	dje-cgen-play1-branch:1.84.0.2
	dje-cgen-play1-branchpoint:1.84
	cgen-1_1-branch:1.83.0.2
	cgen-1_1-branchpoint:1.83
	sid-snapshot-20090601:1.83
	cgen-snapshot-20090601:1.83
	sid-snapshot-20090501:1.83
	cgen-snapshot-20090501:1.83
	sid-snapshot-20090401:1.83
	cgen-snapshot-20090401:1.83
	arc-20081103-branch:1.80.0.18
	arc-20081103-branchpoint:1.80
	arc-insight_6_8-branch:1.80.0.16
	arc-insight_6_8-branchpoint:1.80
	insight_6_8-branch:1.80.0.14
	insight_6_8-branchpoint:1.80
	sid-snapshot-20090301:1.83
	cgen-snapshot-20090301:1.83
	binutils-2_19_1:1.80
	sid-snapshot-20090201:1.83
	cgen-snapshot-20090201:1.83
	sid-snapshot-20090101:1.81
	cgen-snapshot-20090101:1.81
	reverse-20081226-branch:1.81.0.2
	reverse-20081226-branchpoint:1.81
	sid-snapshot-20081201:1.80
	cgen-snapshot-20081201:1.80
	multiprocess-20081120-branch:1.80.0.12
	multiprocess-20081120-branchpoint:1.80
	sid-snapshot-20081101:1.80
	cgen-snapshot-20081101:1.80
	binutils-2_19:1.80
	sid-snapshot-20081001:1.80
	cgen-snapshot-20081001:1.80
	reverse-20080930-branch:1.80.0.10
	reverse-20080930-branchpoint:1.80
	binutils-2_19-branch:1.80.0.8
	binutils-2_19-branchpoint:1.80
	sid-snapshot-20080901:1.80
	cgen-snapshot-20080901:1.80
	sid-snapshot-20080801:1.80
	cgen-snapshot-20080801:1.80
	reverse-20080717-branch:1.80.0.6
	reverse-20080717-branchpoint:1.80
	sid-snapshot-20080701:1.80
	cgen-snapshot-20080701:1.80
	msnyder-reverse-20080609-branch:1.80.0.4
	msnyder-reverse-20080609-branchpoint:1.80
	drow-reverse-20070409-branch:1.75.0.2
	drow-reverse-20070409-branchpoint:1.75
	sid-snapshot-20080601:1.80
	cgen-snapshot-20080601:1.80
	sid-snapshot-20080501:1.80
	cgen-snapshot-20080501:1.80
	sid-snapshot-20080403:1.80
	sid-snapshot-20080401:1.80
	cgen-snapshot-20080401:1.80
	gdb_6_8-2008-03-27-release:1.80
	sid-snapshot-20080301:1.80
	cgen-snapshot-20080301:1.80
	gdb_6_8-branch:1.80.0.2
	gdb_6_8-2008-02-26-branchpoint:1.80
	sid-snapshot-20080201:1.80
	cgen-snapshot-20080201:1.80
	sid-snapshot-20080101:1.79
	cgen-snapshot-20080101:1.79
	sid-snapshot-20071201:1.79
	cgen-snapshot-20071201:1.79
	sid-snapshot-20071101:1.79
	cgen-snapshot-20071101:1.79
	gdb_6_7_1-2007-10-29-release:1.78
	gdb_6_7-2007-10-10-release:1.78
	sid-snapshot-20071001:1.78
	cgen-snapshot-20071001:1.78
	gdb_6_7-branch:1.78.0.4
	gdb_6_7-2007-09-07-branchpoint:1.78
	binutils-2_18:1.78
	binutils-2_18-branch:1.78.0.2
	binutils-2_18-branchpoint:1.78
	insight_6_6-20070208-release:1.72
	binutils-csl-coldfire-4_1-32:1.70.2.1
	binutils-csl-sourcerygxx-4_1-32:1.70.2.1
	gdb_6_6-2006-12-18-release:1.72
	binutils-csl-innovasic-fido-3_4_4-33:1.70.2.1
	binutils-csl-sourcerygxx-3_4_4-32:1.37
	binutils-csl-coldfire-4_1-30:1.70.2.1
	binutils-csl-sourcerygxx-4_1-30:1.70.2.1
	binutils-csl-coldfire-4_1-28:1.70.2.1
	binutils-csl-sourcerygxx-4_1-29:1.70.2.1
	binutils-csl-sourcerygxx-4_1-28:1.70.2.1
	gdb_6_6-branch:1.72.0.2
	gdb_6_6-2006-11-15-branchpoint:1.72
	binutils-csl-arm-2006q3-27:1.70.2.1
	binutils-csl-sourcerygxx-4_1-27:1.70.2.1
	binutils-csl-arm-2006q3-26:1.70.2.1
	binutils-csl-sourcerygxx-4_1-26:1.70.2.1
	binutils-csl-sourcerygxx-4_1-25:1.70.2.1
	binutils-csl-sourcerygxx-4_1-24:1.70.2.1
	binutils-csl-sourcerygxx-4_1-23:1.70.2.1
	insight_6_5-20061003-release:1.71
	gdb-csl-symbian-6_4_50_20060226-12:1.66
	binutils-csl-sourcerygxx-4_1-21:1.70.2.1
	binutils-csl-arm-2006q3-21:1.70.2.1
	binutils-csl-sourcerygxx-4_1-22:1.70.2.1
	binutils-csl-palmsource-arm-prelinker-1_0-1:1.70.2.1
	binutils-csl-sourcerygxx-4_1-20:1.70.2.1
	binutils-csl-arm-2006q3-19:1.70.2.1
	binutils-csl-sourcerygxx-4_1-19:1.70.2.1
	binutils-csl-sourcerygxx-4_1-18:1.70.2.1
	binutils-csl-renesas-4_1-9:1.70.2.1
	gdb-csl-sourcerygxx-3_4_4-25:1.58
	binutils-csl-sourcerygxx-3_4_4-25:1.37
	nickrob-async-20060828-mergepoint:1.72
	gdb-csl-symbian-6_4_50_20060226-11:1.66
	binutils-csl-renesas-4_1-8:1.70
	binutils-csl-renesas-4_1-7:1.70
	binutils-csl-renesas-4_1-6:1.70
	gdb-csl-sourcerygxx-4_1-17:1.66
	binutils-csl-sourcerygxx-4_1-17:1.70
	gdb-csl-20060226-branch-local-2:1.66
	gdb-csl-sourcerygxx-4_1-14:1.66
	binutils-csl-sourcerygxx-4_1-14:1.70
	binutils-csl-sourcerygxx-4_1-15:1.70
	gdb-csl-sourcerygxx-4_1-13:1.66
	binutils-csl-sourcerygxx-4_1-13:1.70
	binutils-2_17:1.71
	gdb-csl-sourcerygxx-4_1-12:1.66
	binutils-csl-sourcerygxx-4_1-12:1.70
	gdb-csl-sourcerygxx-3_4_4-21:1.66
	binutils-csl-sourcerygxx-3_4_4-21:1.70
	gdb_6_5-20060621-release:1.71
	binutils-csl-wrs-linux-3_4_4-24:1.37
	binutils-csl-wrs-linux-3_4_4-23:1.37
	gdb-csl-sourcerygxx-4_1-9:1.66
	binutils-csl-sourcerygxx-4_1-9:1.70
	gdb-csl-sourcerygxx-4_1-8:1.66
	binutils-csl-sourcerygxx-4_1-8:1.70
	gdb-csl-sourcerygxx-4_1-7:1.66
	binutils-csl-sourcerygxx-4_1-7:1.70
	gdb-csl-arm-2006q1-6:1.66
	binutils-csl-arm-2006q1-6:1.70
	gdb-csl-sourcerygxx-4_1-6:1.66
	binutils-csl-sourcerygxx-4_1-6:1.70
	binutils-csl-wrs-linux-3_4_4-22:1.37
	gdb-csl-symbian-6_4_50_20060226-10:1.66
	gdb-csl-symbian-6_4_50_20060226-9:1.66
	gdb-csl-symbian-6_4_50_20060226-8:1.66
	gdb-csl-coldfire-4_1-11:1.66
	binutils-csl-coldfire-4_1-11:1.70
	gdb-csl-sourcerygxx-3_4_4-19:1.66
	binutils-csl-sourcerygxx-3_4_4-19:1.70
	gdb-csl-coldfire-4_1-10:1.66
	gdb_6_5-branch:1.71.0.10
	gdb_6_5-2006-05-14-branchpoint:1.71
	binutils-csl-coldfire-4_1-10:1.70
	gdb-csl-sourcerygxx-4_1-5:1.66
	binutils-csl-sourcerygxx-4_1-5:1.70
	nickrob-async-20060513-branch:1.71.0.8
	nickrob-async-20060513-branchpoint:1.71
	gdb-csl-sourcerygxx-4_1-4:1.66
	binutils-csl-sourcerygxx-4_1-4:1.70
	msnyder-reverse-20060502-branch:1.71.0.6
	msnyder-reverse-20060502-branchpoint:1.71
	binutils-csl-wrs-linux-3_4_4-21:1.37
	gdb-csl-morpho-4_1-4:1.66
	binutils-csl-morpho-4_1-4:1.70
	gdb-csl-sourcerygxx-3_4_4-17:1.66
	binutils-csl-sourcerygxx-3_4_4-17:1.70
	binutils-csl-wrs-linux-3_4_4-20:1.37
	readline_5_1-import-branch:1.71.0.4
	readline_5_1-import-branchpoint:1.71
	gdb-csl-20060226-branch-merge-to-csl-symbian-1:1.66
	binutils-2_17-branch:1.71.0.2
	binutils-2_17-branchpoint:1.71
	gdb-csl-symbian-20060226-branch:1.66.0.4
	gdb-csl-symbian-20060226-branchpoint:1.66
	gdb-csl-20060226-branch-merge-to-csl-local-1:1.66
	msnyder-reverse-20060331-branch:1.70.0.4
	msnyder-reverse-20060331-branchpoint:1.70
	binutils-csl-2_17-branch:1.70.0.2
	binutils-csl-2_17-branchpoint:1.70
	gdb-csl-available-20060303-branch:1.67.0.2
	gdb-csl-available-20060303-branchpoint:1.67
	gdb-csl-20060226-branch:1.66.0.2
	gdb-csl-20060226-branchpoint:1.66
	gdb_6_4-20051202-release:1.57
	msnyder-fork-checkpoint-branch:1.58.0.4
	msnyder-fork-checkpoint-branchpoint:1.58
	gdb-csl-gxxpro-6_3-branch:1.58.0.2
	gdb-csl-gxxpro-6_3-branchpoint:1.58
	gdb_6_4-branch:1.57.0.2
	gdb_6_4-2005-11-01-branchpoint:1.57
	gdb-csl-arm-20051020-branch:1.51.0.2
	gdb-csl-arm-20051020-branchpoint:1.51
	binutils-csl-gxxpro-3_4-branch:1.37.0.8
	binutils-csl-gxxpro-3_4-branchpoint:1.37
	binutils-2_16_1:1.37
	msnyder-tracepoint-checkpoint-branch:1.38.0.2
	msnyder-tracepoint-checkpoint-branchpoint:1.38
	gdb-csl-arm-20050325-2005-q1b:1.37
	binutils-csl-arm-2005q1b:1.37
	binutils-2_16:1.37
	gdb-csl-arm-20050325-2005-q1a:1.37
	binutils-csl-arm-2005q1a:1.37
	csl-arm-20050325-branch:1.37.0.6
	csl-arm-20050325-branchpoint:1.37
	binutils-csl-arm-2005q1-branch:1.37.0.4
	binutils-csl-arm-2005q1-branchpoint:1.37
	binutils-2_16-branch:1.37.0.2
	binutils-2_16-branchpoint:1.37
	csl-arm-2004-q3d:1.29
	gdb_6_3-20041109-release:1.28
	gdb_6_3-branch:1.28.0.2
	gdb_6_3-20041019-branchpoint:1.28
	csl-arm-2004-q3:1.28
	drow_intercu-merge-20040921:1.28
	drow_intercu-merge-20040915:1.28
	jimb-gdb_6_2-e500-branch:1.27.0.6
	jimb-gdb_6_2-e500-branchpoint:1.27
	gdb_6_2-20040730-release:1.27
	gdb_6_2-branch:1.27.0.2
	gdb_6_2-2004-07-10-gmt-branchpoint:1.27
	gdb_6_1_1-20040616-release:1.22
	binutils-2_15:1.19.6.2
	binutils-2_15-branchpoint:1.19
	csl-arm-2004-q1a:1.26
	csl-arm-2004-q1:1.26
	gdb_6_1-2004-04-05-release:1.22
	drow_intercu-merge-20040402:1.26
	drow_intercu-merge-20040327:1.25
	ezannoni_pie-20040323-branch:1.25.0.4
	ezannoni_pie-20040323-branchpoint:1.25
	cagney_tramp-20040321-mergepoint:1.25
	cagney_tramp-20040309-branch:1.25.0.2
	cagney_tramp-20040309-branchpoint:1.25
	gdb_6_1-branch:1.22.0.2
	gdb_6_1-2004-03-01-gmt-branchpoint:1.22
	drow_intercu-20040221-branch:1.21.0.2
	drow_intercu-20040221-branchpoint:1.21
	binutils-2_15-branch:1.19.0.6
	cagney_bfdfile-20040213-branch:1.19.0.4
	cagney_bfdfile-20040213-branchpoint:1.19
	drow-cplus-merge-20040208:1.19
	carlton_dictionary-20040126-merge:1.19
	cagney_bigcore-20040122-branch:1.19.0.2
	cagney_bigcore-20040122-branchpoint:1.19
	drow-cplus-merge-20040113:1.18
	csl-arm-2003-q4:1.17
	drow-cplus-merge-20031224:1.17
	drow-cplus-merge-20031220:1.17
	carlton_dictionary-20031215-merge:1.17
	drow-cplus-branch:1.17.0.2
	drow-cplus-merge-20031214:1.17
	carlton-dictionary-20031111-merge:1.17
	gdb_6_0-2003-10-04-release:1.6
	kettenis_sparc-20030918-branch:1.13.0.4
	kettenis_sparc-20030918-branchpoint:1.13
	carlton_dictionary-20030917-merge:1.13
	ezannoni_pie-20030916-branchpoint:1.13
	ezannoni_pie-20030916-branch:1.13.0.2
	cagney_x86i386-20030821-branch:1.8.0.2
	cagney_x86i386-20030821-branchpoint:1.8
	carlton_dictionary-20030805-merge:1.6
	carlton_dictionary-20030627-merge:1.6
	gdb_6_0-branch:1.6.0.4
	gdb_6_0-2003-06-23-branchpoint:1.6
	jimb-ppc64-linux-20030613-branch:1.6.0.2
	jimb-ppc64-linux-20030613-branchpoint:1.6
	cagney_convert-20030606-branch:1.4.0.2
	cagney_convert-20030606-branchpoint:1.4
	cagney_writestrings-20030508-branch:1.1.0.8
	cagney_writestrings-20030508-branchpoint:1.1
	jimb-ppc64-linux-20030528-branch:1.1.0.6
	jimb-ppc64-linux-20030528-branchpoint:1.1
	carlton_dictionary-20030523-merge:1.1
	cagney_fileio-20030521-branch:1.1.0.4
	cagney_fileio-20030521-branchpoint:1.1
	kettenis_i386newframe-20030517-mergepoint:1.1
	jimb-ppc64-linux-20030509-branch:1.1.0.2
	jimb-ppc64-linux-20030509-branchpoint:1.1
	kettenis_i386newframe-20030504-mergepoint:1.1
	binutils_latest_snapshot:1.104;
locks; strict;
comment	@# @;


1.104
date	2013.03.08.17.25.11;	author nickc;	state Exp;
branches;
next	1.103;

1.103
date	2012.12.10.12.47.54;	author nickc;	state Exp;
branches;
next	1.102;

1.102
date	2012.11.30.17.54.57;	author amylaar;	state Exp;
branches;
next	1.101;

1.101
date	2012.02.27.06.57.57;	author amodra;	state Exp;
branches
	1.101.4.1;
next	1.100;

1.100
date	2011.12.15.10.21.48;	author nickc;	state Exp;
branches;
next	1.99;

1.99
date	2011.10.26.12.46.03;	author amylaar;	state Exp;
branches;
next	1.98;

1.98
date	2011.10.25.11.18.05;	author nickc;	state Exp;
branches;
next	1.97;

1.97
date	2011.08.22.15.25.07;	author nickc;	state Exp;
branches;
next	1.96;

1.96
date	2010.10.08.14.00.48;	author amodra;	state Exp;
branches;
next	1.95;

1.95
date	2010.07.03.04.09.56;	author dj;	state Exp;
branches;
next	1.94;

1.94
date	2010.02.12.04.38.21;	author devans;	state Exp;
branches;
next	1.93;

1.93
date	2010.01.25.03.50.44;	author devans;	state Exp;
branches;
next	1.92;

1.92
date	2010.01.06.05.30.18;	author devans;	state Exp;
branches;
next	1.91;

1.91
date	2010.01.02.18.37.59;	author devans;	state Exp;
branches;
next	1.90;

1.90
date	2009.12.11.13.42.07;	author nickc;	state Exp;
branches;
next	1.89;

1.89
date	2009.11.14.19.48.57;	author devans;	state Exp;
branches;
next	1.88;

1.88
date	2009.10.24.00.17.07;	author devans;	state Exp;
branches;
next	1.87;

1.87
date	2009.09.25.14.07.07;	author amodra;	state Exp;
branches;
next	1.86;

1.86
date	2009.09.23.22.30.55;	author devans;	state Exp;
branches;
next	1.85;

1.85
date	2009.07.16.17.53.25;	author devans;	state Exp;
branches;
next	1.84;

1.84
date	2009.06.22.00.53.25;	author amodra;	state Exp;
branches;
next	1.83;

1.83
date	2009.01.07.01.09.24;	author hp;	state Exp;
branches;
next	1.82;

1.82
date	2009.01.03.17.51.12;	author hp;	state Exp;
branches;
next	1.81;

1.81
date	2008.12.23.19.10.19;	author nickc;	state Exp;
branches;
next	1.80;

1.80
date	2008.01.29.03.50.23;	author amodra;	state Exp;
branches
	1.80.16.1;
next	1.79;

1.79
date	2007.10.22.16.04.43;	author hp;	state Exp;
branches;
next	1.78;

1.78
date	2007.07.05.09.49.03;	author nickc;	state Exp;
branches;
next	1.77;

1.77
date	2007.04.30.13.21.50;	author msalter;	state Exp;
branches;
next	1.76;

1.76
date	2007.04.20.13.05.18;	author nickc;	state Exp;
branches;
next	1.75;

1.75
date	2007.03.29.23.56.38;	author dj;	state Exp;
branches;
next	1.74;

1.74
date	2007.03.21.02.53.50;	author dj;	state Exp;
branches;
next	1.73;

1.73
date	2007.03.08.06.56.20;	author amodra;	state Exp;
branches;
next	1.72;

1.72
date	2006.05.22.09.07.19;	author nickc;	state Exp;
branches;
next	1.71;

1.71
date	2006.04.10.21.19.14;	author dj;	state Exp;
branches;
next	1.70;

1.70
date	2006.03.14.04.20.53;	author dj;	state Exp;
branches
	1.70.2.1;
next	1.69;

1.69
date	2006.03.14.00.29.59;	author dj;	state Exp;
branches;
next	1.68;

1.68
date	2006.03.11.02.23.19;	author dj;	state Exp;
branches;
next	1.67;

1.67
date	2006.03.03.15.57.43;	author nickc;	state Exp;
branches;
next	1.66;

1.66
date	2006.02.24.22.10.35;	author dj;	state Exp;
branches;
next	1.65;

1.65
date	2006.02.17.14.36.22;	author nickc;	state Exp;
branches;
next	1.64;

1.64
date	2006.02.10.12.05.11;	author nickc;	state Exp;
branches;
next	1.63;

1.63
date	2006.01.06.23.25.53;	author dj;	state Exp;
branches;
next	1.62;

1.62
date	2005.12.16.10.23.07;	author nathan;	state Exp;
branches;
next	1.61;

1.61
date	2005.12.14.03.30.06;	author dj;	state Exp;
branches;
next	1.60;

1.60
date	2005.12.12.11.25.02;	author nathan;	state Exp;
branches;
next	1.59;

1.59
date	2005.12.06.21.48.28;	author hp;	state Exp;
branches;
next	1.58;

1.58
date	2005.11.08.11.15.12;	author nathan;	state Exp;
branches;
next	1.57;

1.57
date	2005.10.28.19.33.06;	author brolley;	state Exp;
branches;
next	1.56;

1.56
date	2005.10.27.23.54.17;	author dj;	state Exp;
branches;
next	1.55;

1.55
date	2005.10.26.14.59.10;	author dj;	state Exp;
branches;
next	1.54;

1.54
date	2005.10.26.07.49.05;	author amodra;	state Exp;
branches;
next	1.53;

1.53
date	2005.10.25.18.52.01;	author dj;	state Exp;
branches;
next	1.52;

1.52
date	2005.10.22.00.03.12;	author dj;	state Exp;
branches;
next	1.51;

1.51
date	2005.10.19.14.44.16;	author nickc;	state Exp;
branches;
next	1.50;

1.50
date	2005.10.18.07.53.17;	author nickc;	state Exp;
branches;
next	1.49;

1.49
date	2005.10.14.08.33.27;	author nickc;	state Exp;
branches;
next	1.48;

1.48
date	2005.07.26.03.21.50;	author dj;	state Exp;
branches;
next	1.47;

1.47
date	2005.07.19.10.01.24;	author nickc;	state Exp;
branches;
next	1.46;

1.46
date	2005.07.16.18.43.55;	author jimb;	state Exp;
branches;
next	1.45;

1.45
date	2005.07.15.20.31.17;	author jimb;	state Exp;
branches;
next	1.44;

1.44
date	2005.07.14.22.52.00;	author jimb;	state Exp;
branches;
next	1.43;

1.43
date	2005.07.14.13.59.51;	author amodra;	state Exp;
branches;
next	1.42;

1.42
date	2005.07.06.08.18.52;	author amodra;	state Exp;
branches;
next	1.41;

1.41
date	2005.07.05.15.07.45;	author nickc;	state Exp;
branches;
next	1.40;

1.40
date	2005.07.01.11.16.30;	author nickc;	state Exp;
branches;
next	1.39;

1.39
date	2005.06.15.15.33.07;	author brolley;	state Exp;
branches;
next	1.38;

1.38
date	2005.05.10.10.21.06;	author nickc;	state Exp;
branches;
next	1.37;

1.37
date	2005.02.24.13.36.46;	author amodra;	state Exp;
branches;
next	1.36;

1.36
date	2005.02.23.16.04.37;	author nickc;	state Exp;
branches;
next	1.35;

1.35
date	2005.02.11.16.09.27;	author nickc;	state Exp;
branches;
next	1.34;

1.34
date	2005.01.28.01.50.18;	author hp;	state Exp;
branches;
next	1.33;

1.33
date	2005.01.25.20.22.26;	author aoliva;	state Exp;
branches;
next	1.32;

1.32
date	2004.12.21.04.37.58;	author hp;	state Exp;
branches;
next	1.31;

1.31
date	2004.11.29.11.52.11;	author hp;	state Exp;
branches;
next	1.30;

1.30
date	2004.11.15.14.30.11;	author nickc;	state Exp;
branches;
next	1.29;

1.29
date	2004.10.27.09.30.04;	author nickc;	state Exp;
branches;
next	1.28;

1.28
date	2004.08.27.09.31.59;	author rsandifo;	state Exp;
branches;
next	1.27;

1.27
date	2004.05.15.13.10.30;	author nickc;	state Exp;
branches;
next	1.26;

1.26
date	2004.03.30.09.29.18;	author nickc;	state Exp;
branches;
next	1.25;

1.25
date	2004.03.01.10.11.39;	author rsandifo;	state Exp;
branches;
next	1.24;

1.24
date	2004.03.01.09.42.32;	author rsandifo;	state Exp;
branches;
next	1.23;

1.23
date	2004.03.01.09.26.25;	author rsandifo;	state Exp;
branches;
next	1.22;

1.22
date	2004.02.23.16.46.46;	author nickc;	state Exp;
branches;
next	1.21;

1.21
date	2004.02.20.16.26.45;	author cagney;	state Exp;
branches
	1.21.2.1;
next	1.20;

1.20
date	2004.02.20.16.23.01;	author cagney;	state Exp;
branches;
next	1.19;

1.19
date	2004.01.14.10.04.59;	author rsandifo;	state Exp;
branches
	1.19.6.1;
next	1.18;

1.18
date	2004.01.06.19.18.37;	author aoliva;	state Exp;
branches;
next	1.17;

1.17
date	2003.10.10.19.29.38;	author brolley;	state Exp;
branches
	1.17.2.1;
next	1.16;

1.16
date	2003.10.08.17.53.39;	author brolley;	state Exp;
branches;
next	1.15;

1.15
date	2003.09.24.19.04.54;	author brolley;	state Exp;
branches;
next	1.14;

1.14
date	2003.09.19.18.59.13;	author msnyder;	state Exp;
branches;
next	1.13;

1.13
date	2003.09.12.22.04.22;	author brolley;	state Exp;
branches;
next	1.12;

1.12
date	2003.09.11.20.53.33;	author msnyder;	state Exp;
branches;
next	1.11;

1.11
date	2003.09.09.22.27.28;	author brolley;	state Exp;
branches;
next	1.10;

1.10
date	2003.09.04.22.46.10;	author brolley;	state Exp;
branches;
next	1.9;

1.9
date	2003.09.03.23.03.45;	author brolley;	state Exp;
branches;
next	1.8;

1.8
date	2003.08.21.13.37.01;	author nickc;	state Exp;
branches;
next	1.7;

1.7
date	2003.08.20.15.40.01;	author nickc;	state Exp;
branches;
next	1.6;

1.6
date	2003.06.10.21.24.48;	author devans;	state Exp;
branches;
next	1.5;

1.5
date	2003.06.06.21.49.30;	author cagney;	state Exp;
branches;
next	1.4;

1.4
date	2003.06.05.16.04.18;	author nickc;	state Exp;
branches;
next	1.3;

1.3
date	2003.06.03.17.15.23;	author nickc;	state Exp;
branches;
next	1.2;

1.2
date	2003.06.03.15.41.12;	author cagney;	state Exp;
branches;
next	1.1;

1.1
date	2003.05.03.00.44.23;	author cagney;	state Exp;
branches;
next	;

1.101.4.1
date	2013.03.25.08.37.00;	author gingold;	state Exp;
branches;
next	;

1.80.16.1
date	2009.03.09.20.36.06;	author amylaar;	state Exp;
branches;
next	;

1.70.2.1
date	2006.08.22.15.08.30;	author jsm28;	state Exp;
branches;
next	;

1.21.2.1
date	2004.03.27.17.37.39;	author drow;	state Exp;
branches;
next	1.21.2.2;

1.21.2.2
date	2004.04.02.16.47.41;	author drow;	state Exp;
branches;
next	1.21.2.3;

1.21.2.3
date	2004.09.16.17.00.41;	author drow;	state Exp;
branches;
next	;

1.19.6.1
date	2004.04.09.18.28.07;	author drow;	state Exp;
branches;
next	1.19.6.2;

1.19.6.2
date	2004.04.09.18.29.34;	author drow;	state Exp;
branches;
next	;

1.17.2.1
date	2003.12.14.20.26.57;	author drow;	state Exp;
branches;
next	1.17.2.2;

1.17.2.2
date	2004.01.13.16.11.41;	author drow;	state Exp;
branches;
next	1.17.2.3;

1.17.2.3
date	2004.02.09.19.43.26;	author drow;	state Exp;
branches;
next	;


desc
@@


1.104
log
@	PR binutils/15241
	* lm32.cpu (Control and status registers): Add CFG2, PSW,
	TLBVADDR, TLBPADDR and TLBBADVADDR.

	* lm32-desc.c: Regenerate.
@
text
@2013-03-08  Yann Sionneau  <yann.sionneau@@gmail.com>

	PR binutils/15241
	* lm32.cpu (Control and status registers): Add CFG2, PSW,
	TLBVADDR, TLBPADDR and TLBBADVADDR.

2012-11-30  Oleg Raikhman  <oleg@@adapteva.com>
	    Joern Rennecke  <joern.rennecke@@embecosm.com>

	* epiphany.cpu (keyword gr-names): Move sb/sl/ip after r9/r10/r12.
	(load_insn): Add NO-DIS attribute to x, p, d, dpm, dl0, dl0.l.
	(testset-insn): Add NO_DIS attribute to t.l.
	(store-insn): Add NO-DIS attribute to x.l, p.l, d.l, dpm.l, dl0.l.
	(move-insns): Add NO-DIS attribute to cmov.l.
	(op-mmr-movts): Add NO-DIS attribute to movts.l.
	(op-mmr-movfs): Add NO-DIS attribute to movfs.l.
	(op-rrr): Add NO-DIS attribute to .l.
	(shift-rrr): Add NO-DIS attribute to .l.
	(op-shift-rri): Add NO-DIS attribute to i32.l.
	(bitrl, movtl): Add NO-DIS attribute.
	(op-iextrrr): Add NO-DIS attribute to .l
	(op-two_operands-float, op-fabs-float): Add NO-DIS attribute to f32.l.
	(op-fix2float-float, op-float2fix-float, op-fextop-float): Likewise.

2012-02-27  Alan Modra  <amodra@@gmail.com>

	* mt.opc (print_dollarhex): Trim values to 32 bits.

2011-12-15  Nick Clifton  <nickc@@redhat.com>

	* frv.opc (parse_uhi16): Fix handling of %hi operator on 64-bit
	hosts.

2011-10-26  Joern Rennecke  <joern.rennecke@@embecosm.com>

	* epiphany.opc (parse_branch_addr): Fix type of valuep.
	Cast value before printing it as a long.
	(parse_postindex): Fix type of valuep.

2011-10-25  Joern Rennecke  <joern.rennecke@@embecosm.com>

	* cpu/epiphany.cpu: New file.
	* cpu/epiphany.opc: New file.

2011-08-22  Nick Clifton  <nickc@@redhat.com>

	* fr30.cpu: Newly contributed file.
	* fr30.opc: Likewise.
	* ip2k.cpu: Likewise.
	* ip2k.opc: Likewise.
	* mep-avc.cpu: Likewise.
	* mep-avc2.cpu: Likewise.
	* mep-c5.cpu: Likewise.
	* mep-core.cpu: Likewise.
	* mep-default.cpu: Likewise.
	* mep-ext-cop.cpu: Likewise.
	* mep-fmax.cpu: Likewise.
	* mep-h1.cpu: Likewise.
	* mep-ivc2.cpu: Likewise.
	* mep-rhcop.cpu: Likewise.
	* mep-sample-ucidsp.cpu: Likewise.
	* mep.cpu: Likewise.
	* mep.opc: Likewise.
	* openrisc.cpu: Likewise.
	* openrisc.opc: Likewise.
	* xstormy16.cpu: Likewise.
	* xstormy16.opc: Likewise.

2010-10-08  Pierre Muller  <muller@@ics.u-strasbg.fr>

	* frv.opc: #undef DEBUG.

2010-07-03  DJ Delorie  <dj@@delorie.com>

	* m32c.cpu (f-dsp-8-s24): Mask high byte after shifting it.

2010-02-11  Doug Evans  <dje@@sebabeach.org>

	* m32r.cpu (HASH-PREFIX): Delete.
	(duhpo, dshpo): New pmacros.
	(simm8, simm16): Delete HASH-PREFIX attribute, define with dshpo.
	(uimm3, uimm4, uimm5, uimm8, uimm16, imm1): Delete HASH-PREFIX
	attribute, define with dshpo.
	(uimm24): Delete HASH-PREFIX attribute.
	* m32r.opc (CGEN_PRINT_NORMAL): Delete.
	(print_signed_with_hash_prefix): New function.
	(print_unsigned_with_hash_prefix): New function.
	* xc16x.cpu (dowh): New pmacro.
	(upof16): Define with dowh, specify print handler.
	(qbit, qlobit, qhibit): Ditto.
	(upag16): Ditto.
	* xc16x.opc (CGEN_PRINT_NORMAL): Delete.
	(print_with_dot_prefix): New functions.
	(print_with_pof_prefix, print_with_pag_prefix): New functions.

2010-01-24  Doug Evans  <dje@@sebabeach.org>

	* frv.cpu (floating-point-conversion): Update call to fp conv op.
	(floating-point-dual-conversion, ne-floating-point-dual-conversion,
	conditional-floating-point-conversion, ne-floating-point-conversion,
	float-parallel-mul-add-double-semantics): Ditto.

2010-01-05  Doug Evans  <dje@@sebabeach.org>

	* m32c.cpu (f-dsp-32-u24): Fix mode of extract handler.
	(f-dsp-40-u20, f-dsp-40-u24): Ditto.

2010-01-02  Doug Evans  <dje@@sebabeach.org>

	* m32c.opc (parse_signed16): Fix typo.

2009-12-11  Nick Clifton  <nickc@@redhat.com>

	* frv.opc: Fix shadowed variable warnings.
	* m32c.opc: Fix shadowed variable warnings.

2009-11-14  Doug Evans  <dje@@sebabeach.org>

	Must use VOID expression in VOID context.
	* xc16x.cpu (mov4): Fix mode of `sequence'.
	(mov9, mov10): Ditto.
	(movbsrr, moveb1, jmprel, jmpseg, jmps): Fix mode of `if'.
	(callr, callseg, calls, trap, rets, reti): Ditto.
	(jb, jbc, jnb, jnbs): Fix mode of `if'.  Comment out no-op `sll'.
	(atomic, extr, extp, extp1, extpg1, extpr, extpr1): Fix mode of `cond'.
	(exts, exts1, extsr, extsr1, prior): Ditto.

2009-10-23  Doug Evans  <dje@@sebabeach.org>

	* m32c.opc (opc.h): cgen-types.h -> cgen/basic-modes.h.
	cgen-ops.h -> cgen/basic-ops.h.

2009-09-25  Alan Modra  <amodra@@bigpond.net.au>

	* m32r.cpu (stb-plus): Typo fix.

2009-09-23  Doug Evans  <dje@@sebabeach.org>

	* m32r.cpu (sth-plus): Fix address mode and calculation.
	(stb-plus): Ditto.
	(clrpsw): Fix mask calculation.
	(bset, bclr, btst): Make mode in bit calculation match expression.

	* xc16x.cpu (rtl-version): Set to 0.8.
	(gr-names, ext-names,psw-names): Update, print-name -> enum-prefix,
	make uppercase.  Remove unnecessary name-prefix spec.
	(grb-names, conditioncode-names, extconditioncode-names): Ditto.
	(grb8-names, r8-names, regmem8-names, regdiv8-names): Ditto.
	(reg0-name, reg0-name1, regbmem8-names, memgr8-names): Ditto.
	(h-cr): New hardware.
	(muls): Comment out parts that won't compile, add fixme.
	(mulu, divl, divlu, jmpabs, jmpa-, jmprel, jbc, jnbs, callr): Ditto.
	(scxti, scxtmg, scxtm, bclear, bclr18, bset19, bitset, bmov): Ditto.
	(bmovn, band, bor, bxor, bcmp, bfldl, bfldh): Ditto.

2009-07-16  Doug Evans  <dje@@sebabeach.org>

	* cpu/simplify.inc (*): One line doc strings don't need \n.
	(df): Invoke define-full-ifield instead of claiming it's an alias.
	(dno): Define.
	(dnop): Mark as deprecated.

2009-06-22  Alan Modra  <amodra@@bigpond.net.au>

	* m32c.opc (parse_lab_5_3): Use correct enum.

2009-01-07  Hans-Peter Nilsson  <hp@@axis.com>

	* frv.cpu (mabshs): Explicitly sign-extend arguments of abs to DI.
	(DI-ext-HI, DI-ext-UHI, DI-ext-DI): New pmacros.
	(media-arith-sat-semantics): Explicitly sign- or zero-extend
	arguments of "operation" to DI using "mode" and the new pmacros.

2009-01-03  Hans-Peter Nilsson  <hp@@axis.com>

	* cris.cpu (cris-implemented-writable-specregs-v32): Correct size
	of number 2, PID.

2008-12-23  Jon Beniston <jon@@beniston.com>

	* lm32.cpu: New file.
	* lm32.opc: New file.

2008-01-29  Alan Modra  <amodra@@bigpond.net.au>

	* mt.opc (parse_imm16): Apply 2007-09-26 opcodes/mt-asm.c change
	to source.

2007-10-22  Hans-Peter Nilsson  <hp@@axis.com>

	* cris.cpu (movs, movu): Use result of extension operation when
	updating flags.

2007-07-04  Nick Clifton  <nickc@@redhat.com>

	* cris.cpu: Update copyright notice to refer to GPLv3.
	* frv.cpu, frv.opc, iq10.cpu, iq2000m.cpu, iq2000.opc, m32c.cpu,
	m32c.opc, m32r.cpu, m32r.opc, mt.cpu, mt.opc, sh64-compact.cpu,
	sh64-media.cpu, sh.cpu, sh.opc, simplify.inc, xc16x.cpu,
	xc16x.opc: Likewise.
	* iq2000.cpu: Fix copyright notice to refer to FSF.

2007-04-30  Mark Salter  <msalter@@sadr.localdomain>

	* frv.cpu (spr-names): Support new coprocessor SPR registers.

2007-04-20  Nick Clifton  <nickc@@redhat.com>

	* xc16x.cpu: Restore after accidentally overwriting this file with
	xc16x.opc.

2007-03-29  DJ Delorie  <dj@@redhat.com>

	* m32c.cpu (Imm-8-s4n): Fix print hook.
	(Lab-24-8, Lab-32-8, Lab-40-8): Fix.
	(arith-jnz-imm4-dst-defn): Make relaxable.
	(arith-jnz16-imm4-dst-defn): Fix encodings.

2007-03-20  DJ Delorie  <dj@@redhat.com>

	* m32c.cpu (f-dsp-40-u20, f-dsp-48-u20, Dsp-40-u20, Dsp-40-u20,
	mem20): New.
	(src16-16-20-An-relative-*): New.
	(dst16-*-20-An-relative-*): New.
	(dst16-16-16sa-*): New
	(dst16-16-16ar-*): New
	(dst32-16-16sa-Unprefixed-*): New
	(jsri): Fix operands.
	(setzx): Fix encoding.
	
2007-03-08  Alan Modra  <amodra@@bigpond.net.au>

	* m32r.opc: Formatting.

2006-05-22  Nick Clifton  <nickc@@redhat.com>

	* iq2000.cpu: Fix include paths for iq2000m.cpu and iq10.cpu.

2006-04-10  DJ Delorie  <dj@@redhat.com>

	* m32c.opc (parse_unsigned_bitbase): Take a new parameter which
	decides if this function accepts symbolic constants or not.
	(parse_signed_bitbase): Likewise.
	(parse_unsigned_bitbase8): Pass the new parameter.
	(parse_unsigned_bitbase11): Likewise.
	(parse_unsigned_bitbase16): Likewise.
	(parse_unsigned_bitbase19): Likewise.
	(parse_unsigned_bitbase27): Likewise.
	(parse_signed_bitbase8): Likewise.
	(parse_signed_bitbase11): Likewise.
	(parse_signed_bitbase19): Likewise.
	
2006-03-13  DJ Delorie  <dj@@redhat.com>

	* m32c.cpu (Bit3-S): New.
	(btst:s): New.
	* m32c.opc (parse_bit3_S): New.

	* m32c.cpu (decimal-subtraction16-insn): Add second operand.
	(btst): Add optional :G suffix for MACH32.
	(or.b:S): New.
	(pop.w:G): Add optional :G suffix for MACH16.
	(push.b.imm): Fix syntax.

2006-03-10  DJ Delorie  <dj@@redhat.com>

	* m32c.cpu (mul.l): New.
	(mulu.l): New.

2006-03-03 Shrirang Khisti <shrirangk@@kpitcummins.com)

	* xc16x.opc (parse_hash): Return NULL if the input was parsed or
	an error message otherwise.
	(parse_dot, parse_pof, parse_pag, parse_sof, parse_seg): Likewise.
	Fix up comments to correctly describe the functions.

2006-02-24  DJ Delorie  <dj@@redhat.com>

	* m32c.cpu (RL_TYPE): New attribute, with macros.
	(Lab-8-24): Add RELAX.
	(unary-insn-defn-g, binary-arith-imm-dst-defn,
	binary-arith-imm4-dst-defn): Add 1ADDR attribute.
	(binary-arith-src-dst-defn): Add 2ADDR attribute.
	(jcnd16-5, jcnd16, jcnd32, jmp16.s, jmp16.b, jmp16.w, jmp16.a,
	jmp32.s, jmp32.b, jmp32.w, jmp32.a, jsr16.w, jsr16.a): Add JUMP
	attribute.
	(jsri16, jsri32): Add 1ADDR attribute.
	(jsr32.w, jsr32.a): Add JUMP attribute.
	
2006-02-17  Shrirang Khisti  <shrirangk@@kpitcummins.com>
            Anil Paranjape   <anilp1@@kpitcummins.com>
            Shilin Shakti    <shilins@@kpitcummins.com>

	* xc16x.cpu: New file containing complete CGEN specific XC16X CPU
	description.
	* xc16x.opc: New file containing supporting XC16C routines.

2006-02-10  Nick Clifton  <nickc@@redhat.com>

	* iq2000.opc (parse_hi16): Truncate shifted values to 16 bits.

2006-01-06  DJ Delorie  <dj@@redhat.com>

	* m32c.cpu (mov.w:q): Fix mode.
	(push32.b.imm): Likewise, for the comment.

2005-12-16  Nathan Sidwell  <nathan@@codesourcery.com>

	Second part of ms1 to mt renaming.
	* mt.cpu (define-arch, define-isa): Set name to mt.
	(define-mach): Adjust.
	* mt.opc (CGEN_ASM_HASH): Update.
	(mt_asm_hash, mt_cgen_insn_supported): Renamed.
	(parse_loopsize, parse_imm16): Adjust.

2005-12-13  DJ Delorie  <dj@@redhat.com>

	* m32c.cpu (jsri): Fix order so register names aren't treated as
	symbols.
	(indexb, indexbd, indexbs, indexl, indexld, indexls, indexw,
	indexwd, indexws): Fix encodings.

2005-12-12  Nathan Sidwell  <nathan@@codesourcery.com>

	* mt.cpu: Rename from ms1.cpu.
	* mt.opc: Rename from ms1.opc.

2005-12-06  Hans-Peter Nilsson  <hp@@axis.com>

	* cris.cpu (simplecris-common-writable-specregs)
	(simplecris-common-readable-specregs): Split from
	simplecris-common-specregs.  All users changed.
	(cris-implemented-writable-specregs-v0)
	(cris-implemented-readable-specregs-v0): Similar from
	cris-implemented-specregs-v0.
	(cris-implemented-writable-specregs-v3)
	(cris-implemented-readable-specregs-v3)
	(cris-implemented-writable-specregs-v8)
	(cris-implemented-readable-specregs-v8)
	(cris-implemented-writable-specregs-v10)
	(cris-implemented-readable-specregs-v10)
	(cris-implemented-writable-specregs-v32)
	(cris-implemented-readable-specregs-v32): Similar.
	(bdap-32-pc, move-m-pcplus-p0, move-m-spplus-p8): New
	insns and specializations.

2005-11-08  Nathan Sidwell  <nathan@@codesourcery.com>

	Add ms2
	* ms1.cpu (ms2, ms2bf): New architecture variant, cpu, machine and
	model.
	(f-uu8, f-uu1, f-imm16l, f-loopo, f-cb1sel, f-cb2sel, f-cb1incr,
	f-cb2incr, f-rc3): New fields.
	(LOOP): New instruction.
	(JAL-HAZARD): New hazard.
	(imm16o, loopsize, imm16l, rc3, cb1sel, cb2sel, cb1incr, cb2incr):
	New operands.
	(mul, muli, dbnz, iflush): Enable for ms2
	(jal, reti): Has JAL-HAZARD.
	(ldctxt, ldfb, stfb): Only ms1.
	(fbcb): Only ms1,ms1-003.
	(wfbinc, mefbinc, wfbincr, mwfbincr, fbcbincs, mfbcbincs,
	fbcbincrs, mfbcbincrs): Enable for ms2.
	(loop, loopu, dfbc, dwfb, fbwfb, dfbr): New ms2 insns.
	* ms1.opc (parse_loopsize): New.
	(parse_imm16): hi16/lo16 relocs are applicable to IMM16L.
	(print_pcrel): New.

2005-10-28  Dave Brolley  <brolley@@redhat.com>

	Contribute the following change:
	2003-09-24  Dave Brolley  <brolley@@redhat.com>

	* frv.opc: Use CGEN_ATTR_VALUE_ENUM_TYPE in place of
	CGEN_ATTR_VALUE_TYPE.
	* m32c.opc (m32c_cgen_insn_supported): Use CGEN_INSN_BITSET_ATTR_VALUE.
	Use cgen_bitset_intersect_p.

2005-10-27  DJ Delorie  <dj@@redhat.com>

	* m32c.cpu (Imm-8-s4n, Imm-12-s4n): New.
	(arith-jnz16-imm4-dst-defn, arith-jnz32-imm4-dst-defn,
	arith-jnz-imm4-dst-mach, arith-jnz-imm4-dst): Keep track of which
	imm operand is needed.
	(adjnz, sbjnz): Pass the right operands.
	(unary-insn-defn, unary16-defn, unary32-defn, unary-insn-mach,
	unary-insn): Add -g variants for opcodes that need to support :G.
	(not.BW:G, push.BW:G): Call it.
	(stzx16-imm8-imm8-dsp8sb, stzx16-imm8-imm8-dsp8fb,
	stzx16-imm8-imm8-abs16): Fix operand typos.
	* m32c.opc (m32c_asm_hash): Support bnCND.
	(parse_signed4n, print_signed4n): New.
	
2005-10-26  DJ Delorie  <dj@@redhat.com>

	* m32c.cpu (f-dsp-8-s24, Dsp-8-s24): New.
	(mov-dspsp-dst-defn, mov-src-dspsp-defn, mov16-dspsp-dst-defn,
	mov16-src-dspsp-defn, mov32-dspsp-dst-defn, mov32-src-dspsp-defn):
	dsp8[sp] is signed.
	(mov.WL:S #imm,A0/A1): dsp24 is signed (i.e. -0x800000..0xffffff).
	(mov.BW:S r0,r1): Fix typo r1l->r1.
	(tst): Allow :G suffix.
	* m32c.opc (parse_signed24): New, for -0x800000..0xffffff.

2005-10-26  Kazuhiro Inaoka <inaoka.kazuhiro@@renesas.com>

	* m32r.opc (parse_hi16): Do not assume a 32-bit host word size.

2005-10-25  DJ Delorie  <dj@@redhat.com>

	* m32c.cpu (add16-bQ-sp,add16-wQ-sp): Fix to allow either width by
	making one a macro of the other.

2005-10-21  DJ Delorie  <dj@@redhat.com>

	* m32c.cpu (lde, ste): Add dsp[a0] and [a1a] addressing.
	(indexb, indexbd, indexbs, indexw, indexwd, indexws, indexl,
	indexld, indexls): .w variants have `1' bit.
	(rot32.b): QI, not SI.
	(rot32.w): HI, not SI.
	(xchg16): HI for .w variant.

2005-10-19  Nick Clifton  <nickc@@redhat.com>

	* m32r.opc (parse_slo16): Fix bad application of previous patch.

2005-10-18  Andreas Schwab  <schwab@@suse.de>

	* m32r.opc (parse_slo16): Better version of previous patch.

2005-10-14  Kazuhiro Inaoka <inaoka.kazuhiro@@renesas.com>

	* cpu/m32r.opc (parse_slo16): Do not assume a 32-bit host word
	size.

2005-07-25  DJ Delorie  <dj@@redhat.com>

	* m32c.opc (parse_unsigned8): Add %dsp8().
	(parse_signed8): Add %hi8().
	(parse_unsigned16): Add %dsp16().
	(parse_signed16): Add %lo16() and %hi16().
	(parse_lab_5_3): Make valuep a bfd_vma *.

2005-07-18  Nick Clifton  <nickc@@redhat.com>

	* m32c.cpu (f-16-8, f-24-8, f-32-16, f-dsp-8-u24): New opcode
	components.
	(f-lab32-jmp-s): Fix insertion sequence.
	(Dsp-8-u24, Lab-5-3, Lab32-jmp-s): New operands.
	(Dsp-40-s8): Make parameter be signed.
	(Dsp-40-s16): Likewise.
	(Dsp-48-s8): Likewise.
	(Dsp-48-s16): Likewise.
	(Imm-13-u3): Likewise. (Despite its name!)
	(BitBase16-16-s8): Make the parameter be unsigned.
	(BitBase16-8-u11-S): Likewise.
	(Lab-8-8, Lab-8-16, Lab-16-8, jcnd16-5, jcnd16, jcnd32, jmp16.s,
	jmp16.b, jmp16.w, jmp32.s, jmp32.b, jmp32.w, jsp16.w, jsr32.w): Allow
	relaxation.

	* m32c.opc: Fix formatting.
	Use safe-ctype.h instead of ctype.h
	Move duplicated code sequences into a macro.
	Fix compile time warnings about signedness mismatches.
	Remove dead code.
	(parse_lab_5_3): New parser function.
	
2005-07-16  Jim Blandy  <jimb@@redhat.com>

	* m32c.opc (m32c_cgen_insn_supported): Use int, not CGEN_BITSET,
	to represent isa sets.

2005-07-15  Jim Blandy  <jimb@@redhat.com>

	* m32c.cpu, m32c.opc: Fix copyright.

2005-07-14  Jim Blandy  <jimb@@redhat.com>

	* m32c.cpu, m32c.opc: Machine description for the Renesas M32C.

2005-07-14  Alan Modra  <amodra@@bigpond.net.au>

	* ms1.opc (print_dollarhex): Correct format string.

2005-07-06  Alan Modra  <amodra@@bigpond.net.au>

	* iq2000.cpu: Include from binutils cpu dir.

2005-07-05  Nick Clifton  <nickc@@redhat.com>

	* iq2000.opc (parse_lo16, parse_mlo16): Make value parameter
	unsigned in order to avoid compile time warnings about sign
	conflicts.

	* ms1.opc (parse_*): Likewise.
	(parse_imm16): Use a "void *" as it is passed both signed and
	unsigned arguments.

2005-07-01  Nick Clifton  <nickc@@redhat.com>

	* frv.opc: Update to ISO C90 function declaration style.
	* iq2000.opc: Likewise.
	* m32r.opc: Likewise.
	* sh.opc: Likewise.

2005-06-15  Dave Brolley  <brolley@@redhat.com>

	Contributed by Red Hat.
	* ms1.cpu: New file.  Written by Nick Clifton, Stan Cox.
	* ms1.opc: New file.  Written by Stan Cox.

2005-05-10  Nick Clifton  <nickc@@redhat.com>

	* Update the address and phone number of the FSF organization in
	the GPL notices in the following files:
	cris.cpu, frv.cpu, frv.opc, iq10.cpu, iq2000.opc, iq2000m.cpu,
	m32r.cpu, m32r.opc, sh.cpu, sh.opc, sh64-compact.cpu,
	sh64-media.cpu, simplify.inc

2005-02-24  Alan Modra  <amodra@@bigpond.net.au>

	* frv.opc (parse_A): Warning fix.

2005-02-23  Nick Clifton  <nickc@@redhat.com>

	* frv.opc: Fixed compile time warnings about differing signed'ness
	of pointers passed to functions.
	* m32r.opc: Likewise.

2005-02-11  Nick Clifton  <nickc@@redhat.com>

	* iq2000.opc (parse_jtargq10): Change type of valuep argument to
	'bfd_vma *' in order avoid compile time warning message.

2005-01-28  Hans-Peter Nilsson  <hp@@axis.com>

	* cris.cpu (mstep): Add missing insn.

2005-01-25  Alexandre Oliva  <aoliva@@redhat.com>

	2004-11-10  Alexandre Oliva  <aoliva@@redhat.com>
	* frv.cpu: Add support for TLS annotations in loads and calll.
	* frv.opc (parse_symbolic_address): New.
	(parse_ldd_annotation): New.
	(parse_call_annotation): New.
	(parse_ld_annotation): New.
	(parse_ulo16, parse_uslo16): Use parse_symbolic_address.
	Introduce TLS relocations.
	(parse_d12, parse_s12, parse_u12): Likewise.
	(parse_uhi16): Likewise.  Fix constant checking on 64-bit host.
	(parse_call_label, print_at): New.

2004-12-21  Mikael Starvik  <starvik@@axis.com>

	* cris.cpu (cris-set-mem): Correct integral write semantics.

2004-11-29  Hans-Peter Nilsson  <hp@@axis.com>

	* cris.cpu: New file.

2004-11-15  Michael K. Lechner <mike.lechner@@gmail.com>

	* iq2000.cpu: Added quotes around macro arguments so that they
	will work with newer versions of guile.

2004-10-27  Nick Clifton  <nickc@@redhat.com>

	* iq2000m.cpu (pkrlr1, pkrlr30, rbr1, rbr30, rxr1, rxr30, wbr1,
	wbr1u, wbr30, wbr30u, wxr1, wxr1u, wxr30, wxr30u): Add an index
	operand.
	* iq2000.cpu (dnop index): Rename to _index to avoid complications
	with guile.

2004-08-27  Richard Sandiford  <rsandifo@@redhat.com>

	* frv.cpu (cfmovs): Change UNIT attribute to FMALL.

2004-05-15  Nick Clifton  <nickc@@redhat.com>

	* iq2000.opc (iq2000_cgen_insn_supported): Make 'insn' argument const.

2004-03-30  Kazuhiro Inaoka  <inaoka.kazuhiro@@renesas.com>

	* m32r.opc (parse_hi16): Fixed shigh(0xffff8000) bug.

2004-03-01  Richard Sandiford  <rsandifo@@redhat.com>

	* frv.cpu (define-arch frv): Add fr450 mach.
	(define-mach fr450): New.
	(define-model fr450): New.  Add profile units to every fr450 insn.
	(define-attr UNIT): Add MDCUTSSI.
	(define-attr FR450-MAJOR): New enum.  Add to every fr450 insn.
	(define-attr AUDIO): New boolean.
	(f-LRAE, f-LRAD, f-LRAS, f-TLBPRopx, f-TLBPRL)
	(f-LRA-null, f-TLBPR-null): New fields.
	(scr0, scr1, scr2, scr3, imavr1, damvr1, cxnr, ttbr)
	(tplr, tppr, tpxr, timerh, timerl, timerd, btbr): New SPRs.
	(LRAE, LRAD, LRAS, TLBPRopx, TLBPRL): New operands.
	(LRA-null, TLBPR-null): New macros.
	(iacc-multiply-r-r, slass, scutss, int-arith-ss-r-r): Add AUDIO attr.
	(load-real-address): New macro.
	(lrai, lrad, tlbpr): New instructions.
	(media-cut-acc, media-cut-acc-ss): Add fr450-major argument.
	(mcut, mcuti, mcutss, mcutssi): Adjust accordingly.
	(mdcutssi): Change UNIT attribute to MDCUTSSI.
	(media-low-clear-semantics, media-scope-limit-semantics)
	(media-quad-limit, media-quad-shift): New macros.
	(mqlclrhs, mqlmths, mqsllhi, mqsrahi): New instructions.
	* frv.opc (frv_is_branch_major, frv_is_float_major, frv_is_media_major)
	(frv_is_branch_insn, frv_is_float_insn, frv_is_media_insn)
	(frv_vliw_reset, frv_vliw_add_insn): Handle bfd_mach_fr450.
	(fr450_unit_mapping): New array.
	(fr400_unit_mapping, fr500_unit_mapping, fr550_unit_mapping): Add entry
	for new MDCUTSSI unit.
	(fr450_check_insn_major_constraints): New function.
	(check_insn_major_constraints): Use it.

2004-03-01  Richard Sandiford  <rsandifo@@redhat.com>

	* frv.cpu (nsdiv, nudiv, nsdivi, nudivi): Remove fr400 profiling unit.
	(scutss): Change unit to I0.
	(calll, callil, ccalll): Add missing FR550-MAJOR and profile unit.
	(mqsaths): Fix FR400-MAJOR categorization.
	(media-quad-multiply-cross-acc, media-quad-cross-multiply-cross-acc)
	(media-quad-cross-multiply-acc): Change unit from MDUALACC to FMALL.
	* frv.opc (fr400_check_insn_major_constraints): Check for (M-2,M-1)
	combinations.

2004-03-01  Richard Sandiford  <rsandifo@@redhat.com>

	* frv.cpu (r-store, r-store-dual, r-store-quad): Delete.
	(rstb, rsth, rst, rstd, rstq): Delete.
	(rstbf, rsthf, rstf, rstdf, rstqf): Delete.

2004-02-23  Nick Clifton  <nickc@@redhat.com>

	* Apply these patches from Renesas:

	2004-02-10  Kazuhiro Inaoka  <inaoka.kazuhiro@@renesas.com>

	* cpu/m32r.opc (my_print_insn): Fixed incorrect output when
	disassembling codes for 0x*2 addresses.

	2003-12-15  Kazuhiro Inaoka  <inaoka.kazuhiro@@renesas.com>

	* cpu/m32r.cpu: Add PIPE_O attribute to "pop" instruction.

	2003-12-03  Kazuhiro Inaoka  <inaoka.kazuhiro@@renesas.com>

	* cpu/m32r.cpu : Add new model m32r2.
	Add new instructions.
	Replace occurrances of 'Mitsubishi' with 'Renesas'.
	Changed PIPE attr of push from O to OS.
	Care for Little-endian of M32R.
	* cpu/m32r.opc (CGEN_DIS_HASH, my_print_insn):
	Care for Little-endian of M32R.
	(parse_slo16): signed extension for value.

2004-02-20  Andrew Cagney  <cagney@@redhat.com>

	* m32r.opc, m32r.cpu: New files.  Written by , Doug Evans, Nick
	Clifton, Ben Elliston, Matthew Green, and Andrew Haley.

	* sh.cpu, sh.opc, sh64-compact.cpu, sh64-media.cpu: New files, all
	written by Ben Elliston.

2004-01-14  Richard Sandiford  <rsandifo@@redhat.com>

	* frv.cpu (UNIT): Add IACC.
	(iacc-multiply-r-r): Use it.
	* frv.opc (fr400_unit_mapping): Add entry for IACC.
	(fr500_unit_mapping, fr550_unit_mapping): Likewise.

2004-01-06  Alexandre Oliva  <aoliva@@redhat.com>

	2003-12-19  Alexandre Oliva  <aoliva@@redhat.com>
	* frv.opc (parse_ulo16, parse_uhi16, parse_d12): Fix some
	cut&paste errors in shifting/truncating numerical operands.
	2003-08-08  Alexandre Oliva  <aoliva@@redhat.com>
	* frv.opc (parse_ulo16): Parse gotofflo and gotofffuncdesclo.
	(parse_uslo16): Likewise.
	(parse_uhi16): Parse gotoffhi and gotofffuncdeschi.
	(parse_d12): Parse gotoff12 and gotofffuncdesc12.
	(parse_s12): Likewise.
	2003-08-04  Alexandre Oliva  <aoliva@@redhat.com>
	* frv.opc (parse_ulo16): Parse gotlo and gotfuncdesclo.
	(parse_uslo16): Likewise.
	(parse_uhi16): Parse gothi and gotfuncdeschi.
	(parse_d12): Parse got12 and gotfuncdesc12.
	(parse_s12): Likewise.

2003-10-10  Dave Brolley  <brolley@@redhat.com>

	* frv.cpu (dnpmop): New p-macro.
	(GRdoublek): Use dnpmop.
	(CPRdoublek, FRdoublei, FRdoublej, FRdoublek): Ditto.
	(store-double-r-r): Use (.sym regtype doublek).
	(r-store-double): Ditto.
	(store-double-r-r-u): Ditto.
	(conditional-store-double): Ditto.
	(conditional-store-double-u): Ditto.
	(store-double-r-simm): Ditto.
	(fmovs): Assign to UNIT FMALL.

2003-10-06  Dave Brolley  <brolley@@redhat.com>

	* frv.cpu, frv.opc: Add support for fr550.

2003-09-24  Dave Brolley  <brolley@@redhat.com>

	* frv.cpu (u-commit): New modelling unit for fr500.
	(mwtaccg): Use frv_ref_SI to reference ACC40Sk as an input operand.
	(commit-r): Use u-commit model for fr500.
	(commit): Ditto.
	(conditional-float-binary-op): Take profiling data as an argument.
	Update callers.
	(ne-float-binary-op): Ditto.

2003-09-19  Michael Snyder  <msnyder@@redhat.com>

	* frv.cpu (nldqi): Delete unimplemented instruction.

2003-09-12  Dave Brolley  <brolley@@redhat.com>

	* frv.cpu (u-clrgr, u-clrfr): New units of model fr500.
	(clear-ne-flag-r): Pass insn profiling in as an argument. Call
	frv_ref_SI to get input register referenced for profiling.
	(clear-ne-flag-all): Pass insn profiling in as an argument.
	(clrgr,clrfr,clrga,clrfa): Add profiling information.

2003-09-11  Michael Snyder  <msnyder@@redhat.com>

	* frv.cpu: Typographical corrections.

2003-09-09  Dave Brolley  <brolley@@redhat.com>

	* frv.cpu (media-dual-complex): Change UNIT to FMALL.
	(conditional-media-dual-complex, media-quad-complex): Likewise.

2003-09-04  Dave Brolley  <brolley@@redhat.com>

	* frv.cpu (register-transfer): Pass in all attributes in on argument.
	Update all callers.
	(conditional-register-transfer): Ditto.
	(cache-preload): Ditto.
	(floating-point-conversion): Ditto.
	(floating-point-neg): Ditto.
	(float-abs): Ditto.
	(float-binary-op-s): Ditto.
	(conditional-float-binary-op): Ditto.
	(ne-float-binary-op): Ditto.
	(float-dual-arith): Ditto.
	(ne-float-dual-arith): Ditto.

2003-09-03  Dave Brolley  <brolley@@redhat.com>

	* frv.opc (parse_A, parse_A0, parse_A1): New parse handlers.
	* frv.cpu (UNIT): Add IALL, FMALL, FMLOW, STORE, SCAN, DCPL, MDUALACC,
	MCLRACC-1.
	(A): Removed operand.
	(A0,A1): New operands replace operand A.
	(mnop): Now a real insn
	(mclracc): Removed insn.
	(mclracc-0, mclracc-1): New insns replace mclracc.
	(all insns): Use new UNIT attributes.

2003-08-21  Nick Clifton  <nickc@@redhat.com>

	* frv.cpu (mbtoh): Replace input parameter to u-media-dual-expand
	and u-media-dual-btoh with output parameter.
	(cmbtoh): Add profiling hack.

2003-08-19  Michael Snyder  <msnyder@@redhat.com>

	* frv.cpu: Fix typo, Frintkeven -> FRintkeven

2003-06-10  Doug Evans  <dje@@sebabeach.org>

	* frv.cpu: Add IDOC attribute.

2003-06-06  Andrew Cagney  <cagney@@redhat.com>

	Contributed by Red Hat.
	* iq2000.cpu: New file.  Written by Ben Elliston, Jeff Johnston,
	Stan Cox, and Frank Ch. Eigler.
	* iq2000.opc: New file.  Written by Ben Elliston, Frank
	Ch. Eigler, Chris Moller, Jeff Johnston, and Stan Cox.
	* iq2000m.cpu: New file.  Written by Jeff Johnston.
	* iq10.cpu: New file.  Written by Jeff Johnston.

2003-06-05  Nick Clifton  <nickc@@redhat.com>

	* frv.cpu (FRintieven): New operand.  An even-numbered only
	version of the FRinti operand.
	(FRintjeven): Likewise for FRintj.
	(FRintkeven): Likewise for FRintk.
	(mdcutssi, media-dual-word-rotate-r-r, mqsaths,
	media-quad-arith-sat-semantics, media-quad-arith-sat,
	conditional-media-quad-arith-sat, mdunpackh,
	media-quad-multiply-semantics, media-quad-multiply,
	conditional-media-quad-multiply, media-quad-complex-i,
	media-quad-multiply-acc-semantics, media-quad-multiply-acc,
	conditional-media-quad-multiply-acc, munpackh,
	media-quad-multiply-cross-acc-semantics, mdpackh,
	media-quad-multiply-cross-acc, mbtoh-semantics,
	media-quad-cross-multiply-cross-acc-semantics,
	media-quad-cross-multiply-cross-acc, mbtoh, mhtob-semantics,
	media-quad-cross-multiply-acc-semantics, cmbtoh,
	media-quad-cross-multiply-acc, media-quad-complex, mhtob,
	media-expand-halfword-to-double-semantics, mexpdhd, cmexpdhd,
	cmhtob): Use new operands.
	* frv.opc (CGEN_VERBOSE_ASSEMBLER_ERRORS): Define.
	(parse_even_register): New function.

2003-06-03  Nick Clifton  <nickc@@redhat.com>

	* frv.cpu (media-dual-word-rotate-r-r): Use a signed 6-bit
	immediate value not unsigned.

2003-06-03  Andrew Cagney  <cagney@@redhat.com>

	Contributed by Red Hat.
	* frv.cpu: New file.  Written by Dave Brolley, Catherine Moore,
	and Eric Christopher.
	* frv.opc: New file.  Written by Catherine Moore, and Dave
	Brolley.
	* simplify.inc: New file.  Written by Doug Evans.

2003-05-02  Andrew Cagney  <cagney@@redhat.com>

	* New file.


Copyright (C) 2003-2012 Free Software Foundation, Inc.

Copying and distribution of this file, with or without modification,
are permitted in any medium without royalty provided the copyright
notice and this notice are preserved.

Local Variables:
mode: change-log
left-margin: 8
fill-column: 74
version-control: never
End:
@


1.103
log
@Add copyright notices
@
text
@d1 6
@


1.102
log
@2012-11-30  Oleg Raikhman  <oleg@@adapteva.com>
            Joern Rennecke  <joern.rennecke@@embecosm.com>

cpu:
        * epiphany.cpu (keyword gr-names): Move sb/sl/ip after r9/r10/r12.
        (load_insn): Add NO-DIS attribute to x, p, d, dpm, dl0, dl0.l.
        (testset-insn): Add NO_DIS attribute to t.l.
        (store-insn): Add NO-DIS attribute to x.l, p.l, d.l, dpm.l, dl0.l.
        (move-insns): Add NO-DIS attribute to cmov.l.
        (op-mmr-movts): Add NO-DIS attribute to movts.l.
        (op-mmr-movfs): Add NO-DIS attribute to movfs.l.
        (op-rrr): Add NO-DIS attribute to .l.
        (shift-rrr): Add NO-DIS attribute to .l.
        (op-shift-rri): Add NO-DIS attribute to i32.l.
        (bitrl, movtl): Add NO-DIS attribute.
        (op-iextrrr): Add NO-DIS attribute to .l
        (op-two_operands-float, op-fabs-float): Add NO-DIS attribute to f32.l.
        (op-fix2float-float, op-float2fix-float, op-fextop-float): Likewise.

opcodes:
        * epiphany-desc.c, epiphany-desc.h, epiphany-opc.c: Regenerate.
@
text
@d828 6
@


1.101
log
@cpu/
	* mt.opc (print_dollarhex): Trim values to 32 bits.
opcodes/
	* mt-dis.c: Regenerate.
@
text
@d1 18
@


1.101.4.1
log
@cpu/
2013-03-25  Tristan Gingold  <gingold@@adacore.com>
	Backport of: 2013-03-08  Yann Sionneau  <yann.sionneau@@gmail.com>

	PR binutils/15241
	* lm32.cpu (Control and status registers): Add CFG2, PSW,
	TLBVADDR, TLBPADDR and TLBBADVADDR.

opcodes/
2013-03-25  Tristan Gingold  <gingold@@adacore.com>
	Backport of: 2013-03-08  Yann Sionneau  <yann.sionneau@@gmail.com>

	* lm32-desc.c: Regenerate.
@
text
@a0 7
2013-03-25  Tristan Gingold  <gingold@@adacore.com>
	Backport of: 2013-03-08  Yann Sionneau  <yann.sionneau@@gmail.com>

	PR binutils/15241
	* lm32.cpu (Control and status registers): Add CFG2, PSW,
	TLBVADDR, TLBPADDR and TLBBADVADDR.

@


1.100
log
@	* frv.opc (parse_uhi16): Fix handling of %hi operator on 64-bit
	hosts.

	* cgen-asm.c (cgen_parse_signed_integer): Add code to handle the
	sign extension of negative values on a 64-bit host.
	* frv-asm.c: Regenerate.

	* gas/frv/immediates.s: New test file - checks assembly of
	constant values.
	* gas/frv/immediates.d: Expected disassmbly.
	* gas/frv/allinsn.exp: Run the new test.
@
text
@d1 4
@


1.99
log
@cpu:
        * epiphany.opc (parse_branch_addr): Fix type of valuep.
        Cast value before printing it as a long.
        (parse_postindex): Fix type of valuep.
opcodes:
        * epiphany-asm.c, epiphany-opc.h: Regenerate.
@
text
@d1 5
@


1.98
log
@bfd:
	* Makefile.am (ALL_MACHINES): Add cpu-epiphany.lo .
	(ALL_MACHINES_CFILES): Add cpu-epiphany.c .
	(BFD32_BACKENDS): Add elf32-epiphany.lo .
	(BFD32_BACKENDS_CFILES): Add elf32-epiphany.c .
	* Makefile.in, bfd-in2.h, configure, libbfd.h: Regenerate.
	* archures.c (bfd_arch_epiphany): Add.
	(bfd_mach_epiphany16, bfd_mach_epiphany32): Define.
	(bfd_epiphany_arch): Declare.
	(bfd_archures_list): Add &bfd_epiphany_arch.
	* config.bfd (epiphany-*-elf): New target case.
	* configure.in (bfd_elf32_epiphany_vec): New target vector case.
	* reloc.c (BFD_RELOC_EPIPHANY_SIMM8): New relocation.
	(BFD_RELOC_EPIPHANY_SIMM24, BFD_RELOC_EPIPHANY_HIGH): Likewise.
	(BFD_RELOC_EPIPHANY_LOW, BFD_RELOC_EPIPHANY_SIMM11): Likewise.
	(BFD_RELOC_EPIPHANY_IMM11, BFD_RELOC_EPIPHANY_IMM8): Likewise.
	* targets.c (bfd_elf32_epiphany_vec): Declare.
	(_bfd_target_vector): Add bfd_elf32_epiphany_vec.
	* po/SRC-POTFILES.in, po/bfd.pot: Regenerate.
	* cpu-epiphany.c, elf32-epiphany.c: New files.
binutils:
	* readelf.c (include "elf/epiphany.h")
	(guess_is_rela, dump_relocation): Handle EM_ADAPTEVA_EPIPHANY.
	(get_machine_name, is_32bit_abs_reloc, is_32bit_pcrel_reloc): Likewise.
	(is_16bit_abs_reloc, is_none_reloc): Likewise.
	* po/binutils.pot: Regenerate.
cpu:
	* cpu/epiphany.cpu, cpu/epiphany.opc: New files.
gas:
	* NEWS: Mention addition of Adapteva Epiphany support.
	* config/tc-epiphany.c, config/tc-epiphany.h: New files.
	* Makefile.am (TARGET_CPU_CFILES): Add config/tc-epiphany.c .
	(TARGET_CPU_HFILES): Add config/tc-epiphany.h .
	* Makefile.in, configure, doc/Makefile.in, po/POTFILES.in: Regenerate.
	* configure.in: Also set using_cgen for epiphany.
	* configure.tgt: Handle epiphany.
	* doc/Makefile.am (CPU_DOCS): Add c-epiphany.texi .
	* doc/all.texi: Set EPIPHANY.
	* doc/as.texinfo: Add EPIPHANY-specific text.
	* doc/c-epiphany.texi: New file.
	* po/gas.pot: Regenerate.
gas/testsuite:
	* gas/epiphany: New directory.
include:
	* dis-asm.h (print_insn_epiphany): Declare.
	* elf/epiphany.h: New file.
	* elf/common.h (EM_ADAPTEVA_EPIPHANY): Define.
ld:
	* NEWS: Mention addition of Adapteva Epiphany support.
	* Makefile.am (ALL_EMULATION_SOURCES): Add eelf32epiphany.c .
	(eelf32epiphany.c): New rule.
	* Makefile.in: Regenerate.
	* configure.tgt: Handle epiphany-*-elf.
	* po/ld.pot: Regenerate.
	* testsuite/ld-srec/srec.exp: xfail epiphany.
	* emulparams/elf32epiphany.sh: New file.
opcodes:
	* Makefile.am (HFILES): Add epiphany-desc.h and epiphany-opc.h .
	(TARGET_LIBOPCODES_CFILES): Add  epiphany-asm.c, epiphany-desc.c,
	epiphany-dis.c, epiphany-ibld.c and epiphany-opc.c .
	(CLEANFILES): Add stamp-epiphany.
	(EPIPHANY_DEPS): Set.  Make CGEN-generated Epiphany files depend on it.
	(stamp-epiphany): New rule.
	* Makefile.in, configure, po/POTFILES.in, po/opcodes.pot: Regenerate.
	* configure.in: Handle bfd_epiphany_arch.
	* disassemble.c (ARCH_epiphany): Define.
	(disassembler): Handle bfd_arch_epiphany.
	* epiphany-asm.c, epiphany-desc.c, epiphany-desc.h: New files.
	* epiphany-dis.c, epiphany-ibld.c, epiphany-opc.c: Likewise.
	* epiphany-opc.h: Likewise.
@
text
@d1 6
@


1.97
log
@Move cpu files from cgen/cpu to top level cpu directory.
@
text
@d1 5
@


1.96
log
@Fix build with -DDEBUG=7
@
text
@d1 24
@


1.95
log
@* m32c.cpu (f-dsp-8-s24): Mask high byte after shifting it.

* m32c-ibld.c: Regenerate.
@
text
@d1 4
@


1.94
log
@	* m32r.cpu (HASH-PREFIX): Delete.
	(duhpo, dshpo): New pmacros.
	(simm8, simm16): Delete HASH-PREFIX attribute, define with dshpo.
	(uimm3, uimm4, uimm5, uimm8, uimm16, imm1): Delete HASH-PREFIX
	attribute, define with dshpo.
	(uimm24): Delete HASH-PREFIX attribute.
	* m32r.opc (CGEN_PRINT_NORMAL): Delete.
	(print_signed_with_hash_prefix): New function.
	(print_unsigned_with_hash_prefix): New function.
	* xc16x.cpu (dowh): New pmacro.
	(upof16): Define with dowh, specify print handler.
	(qbit, qlobit, qhibit): Ditto.
	(upag16): Ditto.
	* xc16x.opc (CGEN_PRINT_NORMAL): Delete.
	(print_with_dot_prefix): New functions.
	(print_with_pof_prefix, print_with_pag_prefix): New functions.
@
text
@d1 4
@


1.93
log
@	* desc-cpu.scm (cgen-desc.h): Don't print virtual enums.
	* sid-cpu.scm (cgen-desc.h): Ditto.
	* enum.scm (enum-builtin!): New function.
	* read.scm (reader-install-builtin!): Call it.
	* rtl-c.scm (s-convop): Delete, replaced with ...
	(s-int-convop, s-float-convop): ... new fns.
	(ext, zext, trunc): Update.
	(fext, ftrunc, float, ufloat, fix, ufix): Update.
	* rtx-funcs.scm (fext, ftrunc, float, ufloat, fix, ufix): New parameter
	`how'.
	* cpu/mep-fmax.cpu (fcvtsw): Update.
	* cpu/sh.cpu (h-fsd, h-fmov): Update.
	* doc/rtl.texi (float-convop): Update.

	* frv.cpu (floating-point-conversion): Update call to fp conv op.
	(floating-point-dual-conversion, ne-floating-point-dual-conversion,
	conditional-floating-point-conversion, ne-floating-point-conversion,
	float-parallel-mul-add-double-semantics): Ditto.
@
text
@d1 19
@


1.92
log
@	cpu/
	* m32c.cpu (f-dsp-32-u24): Fix mode of extract handler.
	(f-dsp-40-u20, f-dsp-40-u24): Ditto.
	opcodes/
	* cgen-ibld.in: #include "cgen/basic-modes.h".
	* fr30-ibld.c, * frv-ibld.c, * ip2k-ibld.c, * iq2000-ibld.c,
	* lm32-ibld.c, * m32c-ibld.c, * m32r-ibld.c, * mep-ibld.c,
	* mt-ibld.c, * openrisc-ibld.c, * xc16x-ibld.c,
	* xstormy16-ibld.c: Regenerate.
@
text
@d1 7
@


1.91
log
@	* m32c.opc (parse_signed16): Fix typo.
@
text
@d1 5
@


1.90
log
@Add -Wshadow to the gcc command line options used when compiling the binutils.
Fix up all warnings generated by the addition of this switch.
@
text
@d1 4
@


1.89
log
@	Must use VOID expression in VOID context.
	* xc16x.cpu (mov4): Fix mode of `sequence'.
	(mov9, mov10): Ditto.
	(movbsrr, moveb1, jmprel, jmpseg, jmps): Fix mode of `if'.
	(callr, callseg, calls, trap, rets, reti): Ditto.
	(jb, jbc, jnb, jnbs): Fix mode of `if'.  Comment out no-op `sll'.
	(atomic, extr, extp, extp1, extpg1, extpr, extpr1): Fix mode of `cond'.
	(exts, exts1, extsr, extsr1, prior): Ditto.
@
text
@d1 5
@


1.88
log
@	cpu/
	* m32c.opc (opc.h): cgen-types.h -> cgen/basic-modes.h.
	cgen-ops.h -> cgen/basic-ops.h.

	include/opcode/
	* cgen-bitset.h: Delete, moved to ../cgen/bitset.h.
	* cgen.h: Update.  Improve multi-inclusion macro name.

	include/cgen/
	* basic-modes.h: New file.  Moved here from opcodes/cgen-types.h.
	* basic-ops.h: New file.  Moved here from opcodes/cgen-ops.h.
	* bitset.h: New file.  Moved here from ../opcode/cgen-bitset.h.
	Update license to GPL v3.

	opcodes/
	* cgen-ops.h: Delete, moved to ../include/cgen/basic-ops.h.
	* cgen-types.h: Delete, moved to ../include/cgen/basic-modes.h.
	* cgen-bitset.c: Update.
	* fr30-desc.h: Regenerate.
	* frv-desc.h: Regenerate.
	* ip2k-desc.h: Regenerate.
	* iq2000-desc.h: Regenerate.
	* lm32-desc.h: Regenerate.
	* m32c-desc.h: Regenerate.
	* m32c-opc.h: Regenerate.
	* m32r-desc.h: Regenerate.
	* mep-desc.h: Regenerate.
	* mt-desc.h: Regenerate.
	* openrisc-desc.h: Regenerate.
	* xc16x-desc.h: Regenerate.
	* xstormy16-desc.h: Regenerate.
@
text
@d1 11
@


1.87
log
@	* m32r.cpu (stb-plus): Typo fix.
@
text
@d1 5
@


1.86
log
@	* m32r.cpu (sth-plus): Fix address mode and calculation.
	(stb-plus): Ditto.
	(clrpsw): Fix mask calculation.
	(bset, bclr, btst): Make mode in bit calculation match expression.

	* xc16x.cpu (rtl-version): Set to 0.8.
	(gr-names, ext-names,psw-names): Update, print-name -> enum-prefix,
	make uppercase.  Remove unnecessary name-prefix spec.
	(grb-names, conditioncode-names, extconditioncode-names): Ditto.
	(grb8-names, r8-names, regmem8-names, regdiv8-names): Ditto.
	(reg0-name, reg0-name1, regbmem8-names, memgr8-names): Ditto.
	(h-cr): New hardware.
	(muls): Comment out parts that won't compile, add fixme.
	(mulu, divl, divlu, jmpabs, jmpa-, jmprel, jbc, jnbs, callr): Ditto.
	(scxti, scxtmg, scxtm, bclear, bclr18, bset19, bitset, bmov): Ditto.
	(bmovn, band, bor, bxor, bcmp, bfldl, bfldh): Ditto.
@
text
@d1 4
@


1.85
log
@	* cpu/simplify.inc (*): One line doc strings don't need \n.
	(df): Invoke define-full-ifield instead of claiming it's an alias.
	(dno): Define.
	(dnop): Mark as deprecated.
@
text
@d1 19
@


1.84
log
@cpu/
	* m32c.opc (parse_lab_5_3): Use correct enum.
opcodes/
	* m32c-asm.c: Regenerate.
@
text
@d1 7
@


1.83
log
@	* frv.cpu (mabshs): Explicitly sign-extend arguments of abs to DI.
	(DI-ext-HI, DI-ext-UHI, DI-ext-DI): New pmacros.
	(media-arith-sat-semantics): Explicitly sign- or zero-extend
	arguments of "operation" to DI using "mode" and the new pmacros.
@
text
@d1 4
@


1.82
log
@	* cris.cpu (cris-implemented-writable-specregs-v32): Correct size
	of number 2, PID.
@
text
@d1 7
@


1.81
log
@Add LM32 port.
@
text
@d1 5
@


1.80
log
@	* mt.opc (parse_imm16): Apply 2007-09-26 opcodes/mt-asm.c change
	to source.
@
text
@d1 5
@


1.80.16.1
log
@Check in ARCompact simulator.  A valid configuration is arc-elf.
This is not quite finished and has most likely a few files that are
obsolete & not used, but it's good enough to run gcc regression tests.
@
text
@a0 4
2009-03-09  J"orn Rennecke  <joern.rennecke@@arc.com>

	* arc.opc, sh-sim.cpu, arc.cpu, ARCompact.cpu: New files.

@


1.79
log
@	* cris.cpu (movs, movu): Use result of extension operation when
	updating flags.
@
text
@d1 5
@


1.78
log
@Change source files over to GPLv3.
@
text
@d1 5
@


1.77
log
@Support new FR-V SPRs
@
text
@d1 9
@


1.76
log
@Changelog entry for previous delta
@
text
@d1 4
@


1.75
log
@* m32c.cpu (Imm-8-s4n): Fix print hook.
(Lab-24-8, Lab-32-8, Lab-40-8): Fix.
(arith-jnz-imm4-dst-defn): Make relaxable.
(arith-jnz16-imm4-dst-defn): Fix encodings.

* m32c-desc.c: Regenerate.
* m32c-dis.c: Regenerate.
* m32c-opc.c: Regenerate.

* config/tc-m32c.c (rl_for, relaxable): Protect argument.
(md_relax_table): Add entries for ADJNZ macros.
(M32C_Macros): Add ADJNZ macros.
(subtype_mappings): Add entries for ADJNZ macros.
(insn_to_subtype): Check for adjnz and sbjnz insns.
(md_estimate_size_before_relax): Pass insn to insn_to_subtype.
(md_convert_frag): Convert adjnz and sbjnz.
@
text
@d1 5
@


1.74
log
@* m32c.cpu (f-dsp-40-u20, f-dsp-48-u20, Dsp-40-u20, Dsp-40-u20,
mem20): New.
(src16-16-20-An-relative-*): New.
(dst16-*-20-An-relative-*): New.
(dst16-16-16sa-*): New
(dst16-16-16ar-*): New
(dst32-16-16sa-Unprefixed-*): New
(jsri): Fix operands.
(setzx): Fix encoding.

* m32c-asm.c: Regenerate.
* m32c-desc.c: Regenerate.
* m32c-desc.h: Regenerate.
* m32c-dis.h: Regenerate.
* m32c-ibld.c: Regenerate.
* m32c-opc.c: Regenerate.
* m32c-opc.h: Regenerate.
@
text
@d1 7
@


1.73
log
@	* m32r.opc: Formatting.
@
text
@d1 12
@


1.72
log
@* iq2000.cpu: Fix include paths for iq2000m.cpu and iq10.cpu.
@
text
@d1 4
@


1.71
log
@* m32c.opc (parse_unsigned_bitbase): Take a new parameter which
decides if this function accepts symbolic constants or not.
(parse_signed_bitbase): Likewise.
(parse_unsigned_bitbase8): Pass the new parameter.
(parse_unsigned_bitbase11): Likewise.
(parse_unsigned_bitbase16): Likewise.
(parse_unsigned_bitbase19): Likewise.
(parse_unsigned_bitbase27): Likewise.
(parse_signed_bitbase8): Likewise.
(parse_signed_bitbase11): Likewise.
(parse_signed_bitbase19): Likewise.
* m32c-asm.c: Regenerate.
@
text
@d1 4
@


1.70
log
@* m32c.cpu (Bit3-S): New.
(btst:s): New.
* m32c.opc (parse_bit3_S): New.
@
text
@d1 14
@


1.70.2.1
log
@Merge changes between binutils-csl-2_17-branchpoint and
binutils-2_17, except for the addition of generated files to CVS.
@
text
@a0 14
2006-04-10  DJ Delorie  <dj@@redhat.com>

	* m32c.opc (parse_unsigned_bitbase): Take a new parameter which
	decides if this function accepts symbolic constants or not.
	(parse_signed_bitbase): Likewise.
	(parse_unsigned_bitbase8): Pass the new parameter.
	(parse_unsigned_bitbase11): Likewise.
	(parse_unsigned_bitbase16): Likewise.
	(parse_unsigned_bitbase19): Likewise.
	(parse_unsigned_bitbase27): Likewise.
	(parse_signed_bitbase8): Likewise.
	(parse_signed_bitbase11): Likewise.
	(parse_signed_bitbase19): Likewise.
	
@


1.69
log
@* m32c.cpu (decimal-subtraction16-insn): Add second operand.
(btst): Add optional :G suffix for MACH32.
(or.b:S): New.
(pop.w:G): Add optional :G suffix for MACH16.
(push.b.imm): Fix syntax.
@
text
@d3 4
@


1.68
log
@* m32c.cpu (mul.l): New.
(mulu.l): New.
* m32c-desc.c: Regenerate with mul.l, mulu.l.
* m32c-opc.c: Likewise.
* m32c-opc.h: Likewise.
@
text
@d1 8
@


1.67
log
@Fix parseing functions to return an error message if the parse failed
@
text
@d1 5
@


1.66
log
@[include/elf]
	* m32c.h: Add relax relocs.

[cpu]
	* m32c.cpu (RL_TYPE): New attribute, with macros.
	(Lab-8-24): Add RELAX.
	(unary-insn-defn-g, binary-arith-imm-dst-defn,
	binary-arith-imm4-dst-defn): Add 1ADDR attribute.
	(binary-arith-src-dst-defn): Add 2ADDR attribute.
	(jcnd16-5, jcnd16, jcnd32, jmp16.s, jmp16.b, jmp16.w, jmp16.a,
	jmp32.s, jmp32.b, jmp32.w, jmp32.a, jsr16.w, jsr16.a): Add JUMP
	attribute.
	(jsri16, jsri32): Add 1ADDR attribute.
	(jsr32.w, jsr32.a): Add JUMP attribute.

[opcodes]
	* m32c-desc.c: Regenerate with linker relaxation attributes.
	* m32c-desc.h: Likewise.
	* m32c-dis.c: Likewise.
	* m32c-opc.c: Likewise.

[gas]
	* config/tc-m32c.h (md_apply_fix): Define to m32c_apply_fix.
	(tc_gen_reloc): Don't define.
	* config/tc-m32c.c (rl_for, relaxable): New convenience macros.
	(OPTION_LINKRELAX): New.
	(md_longopts): Add it.
	(m32c_relax): New.
	(md_parse_options): Set it.
	(md_assemble): Emit relaxation relocs as needed.
	(md_convert_frag): Emit relaxation relocs as needed.
	(md_cgen_lookup_reloc): Add LAB_8_8 and LAB_8_16.
	(m32c_apply_fix): New.
	(tc_gen_reloc): New.
	(m32c_force_relocation): Force out jump relocs when relaxing.
	(m32c_fix_adjustable): Return false if relaxing.

[bfd]
	* elf32-m32c.c (m32c_elf_howto_table): Add relaxation relocs.
	(m32c_elf_relocate_section): Don't relocate them.
	(compare_reloc): New.
	(relax_reloc): Remove.
	(m32c_offset_for_reloc): New.
	(m16c_addr_encodings): New.
	(m16c_jmpaddr_encodings): New.
	(m32c_addr_encodings): New.
	(m32c_elf_relax_section): Relax jumps and address displacements.
	(m32c_elf_relax_delete_bytes): Adjust for internal syms.  Fix up
	short jumps.

	* reloc.c: Add m32c relax relocs.
	* libbfd.h: Regenerate.
@
text
@d1 7
@


1.65
log
@Add support for the Infineon XC16X.
@
text
@d1 13
@


1.64
log
@Fix %hi() operator for 64-bit hosts.
@
text
@d1 8
@


1.63
log
@* m32c.cpu (mov.w:q): Fix mode.
(push32.b.imm): Likewise, for the comment.
@
text
@d1 4
@


1.62
log
@	Second part of ms1 to mt renaming.
	* bfd/archures.c (bfd_arch_mt): Renamed.
	(bfd_mt_arch): Renamed.
	(bfd_archures_list): Adjusted.
	* bfd/bfd-in2.h: Rebuilt.
	* bfd/config.bfd (mt): Remove special case targ_archs.
	(mt-*-elf): Rename bfd_elf32_mt_vec.
	* bfd/configure: Rebuilt.
	* bfd/configure.in (bfd_elf32_mt_vec): Renamed.
	(selarchs) Remove mt special case.
	* bfd/cpu-mt.c (arch_info_struct): Adjust.
	(bfd_mt_arch): Renamed, adjust.
	* bfd/elf32-mt.c (mt_reloc_type_lookup, mt_info_to_howto_rela,
	mt_elf_relocate_hi16, mt_final_link_relocate, mt_relocate_section,
	mt_elf_howto_table): Renamed, adjusted.
	(mt_elf_gc_mark_hook, mt_elf_gc_sweep_hook, mt_elf_check_relocs,
	elf32_mt_machine, mt_elf_object_p, mt_elf_set_private_flags,
	mt_elf_copy_private_bfd_data, mt_elf_merge_private_bfd_data,
	mt_elf_print_private_bfd_data): Renamed, adjusted.
	(TARGET_BIG_SYM, TARGET_BIG_NAME, ELF_ARCH, ELF_MACHINE_CODE,
	ELF_MAXPAGESIZE, elf_info_to_howto, elf_backend_relocate_section,
	bfd_elf32_bfd_reloc_type_lookup, elf_backend_gc_mark_hook,
	elf_backend_gc_sweep_hook, elf_backend_check_relocs,
	eld_backend_object_p, bfd_elf32_bfd_set_private_flags,
	bfd_elf32_bfd_copy_private_bfd_data,
	bfd_elf32_bfd_merge_private_bfd_data,
	bfd_elf32_bfd_print_private_bfd_data): Adjusted.
	* bfd/libbfd.h: Regenerated.
	* bfd/reloc.c (BFD_RELOC_MT_PC16, BFD_RELOC_MT_HI16,
	BFD_RELOC_MT_LO16, BFD_RELOC_MT_GNU_VTINHERIT,
	BFD_RELOC_MT_GNU_VTENTRY, BFD_RELOC_MT_PCINSN8): Renamed.
	* bfd/targets.c (bfd_elf32_mt_vec): Renamed.
	(_bfd_target_vector): Adjusted.
	* binutils/readelf.c (guess_is_rela): Use EM_MT.
	(dump_relocations, get_machine_name): Adjust.

	* cpu/mt.cpu (define-arch, define-isa): Set name to mt.
	(define-mach): Adjust.
	* cpu/mt.opc (CGEN_ASM_HASH): Update.
	(mt_asm_hash, mt_cgen_insn_supported): Renamed.
	(parse_loopsize, parse_imm16): Adjust.

	* gas/configure: Rebuilt.
	* gas/configure.in (mt): Remove special case.
	* gas/config/tc-mt.c (opcodes/mt-desc.h, opcodes/mt-opc.h): Change
	#includes.
	(mt_insn, mt_mach, mt_mach_bitmask, mt_flags, mt_architectures):
	Rename, adjust.
	(md_parse_option, md_show_usage, md_begin, md_assemble,
	md_cgen_lookup_reloc, md_atof): Adjust.
	(mt_force_relocation, mt_apply_fix, mt_fix_adjustable): Rename, adjust.
	* gas/config/tc-mt.h (TC_MT): Rename.
	(LISTING_HEADER, TARGET_ARCH, TARGET_FORMAT): Adjust.
	(md_apply_fix): Adjust.
	(mt_apply_fix, mt_fix_adjustable, mt_force_relocation): Rename.
	(TC_FORCE_RELOCATION, tc_fix_adjustable): Adjust.

	* gdb/mt-tdep.c (mt_arch_constants, mt_gdb_regnums): Rename, adjust.
	(mt_register_name, mt_register_type, mt_register_reggroup_p,
	mt_return_value, mt_skip_prologue, mt_breapoint_from_pc,
	mt_pseudo_register_read, mt_pseudo_register_write, mt_frame_align,
	mt_registers_info, mt_push_dummy_call, mt_unwind_cache,
	mt_frame_unwind_cache, mt_unwind_pc, mt_unwind_dummy_id,
	mt_frame_this_id, mt_frame_prev_register, mt_frame_base_address,
	mt_frame_unwind, mt_frame_sniffer, mt_frame_base, mt_gdbarch_init,
	_initialize_mt_tdep): Rename & adjust.

	* include/dis-asm.h (print_insn_mt): Renamed.

	* include/elf/common.h (EM_MT): Renamed.
	* include/elf/mt.h: Rename relocs, cpu & other defines.

	* ld/emulparams/elf32mt.sh (ARCH, OUTPUT_FORMAT): Adjust.

	* opcodes/Makefile.am (HFILES, CFILES, ALL_MACHINES): Adjust.
	(stamp-mt): Adjust rule.
	(mt-asm.lo, mt-desc.lo, mt-dis.lo, mt-ibld.lo, mt-opc.lo): Rename &
	adjust.
	* opcodes/Makefile.in: Rebuilt.
	* opcodes/configure: Rebuilt.
	* opcodes/configure.in (bfd_mt_arch): Rename & adjust.
	* opcodes/disassemble.c (ARCH_mt): Renamed.
	(disassembler): Adjust.
	* opcodes/mt-asm.c: Renamed, rebuilt.
	* opcodes/mt-desc.c: Renamed, rebuilt.
	* opcodes/mt-desc.h: Renamed, rebuilt.
	* opcodes/mt-dis.c: Renamed, rebuilt.
	* opcodes/mt-ibld.c: Renamed, rebuilt.
	* opcodes/mt-opc.c: Renamed, rebuilt.
	* opcodes/mt-opc.h: Renamed, rebuilt.

	* sid/Makefile.in: Rebuilt.
	* sid/aclocal.m4: Rebuilt.
	* sid/configure: Rebuilt.
	* sid/sid.spec: Adjust.
	* sid/bsp/Makefile.am: Adjust.
	* sid/bsp/Makefile.in: Rebuilt.
	* sid/bsp/aclocal.m4: Rebuilt.
	* sid/bsp/configrun-sid.in: Adjust.
	* sid/bsp/pregen/Makefile.in: Rebuilt.
	* sid/bsp/pregen/mt-gdb.conf: Renamed & rebuilt.
	* sid/bsp/pregen/mt-gloss.conf: Renamed & rebuilt.
	* sid/bsp/pregen/pregen-configs.in: Adjust.
	* sid/component/aclocal.m4: Rebuilt.
	* sid/component/configure: Rebuilt.
	* sid/component/tconfig.in: Adjust.
	* sid/component/bochs/aclocal.m4: Rebuilt.
	* sid/component/cache/Makefile.in: Rebuilt.
	* sid/component/cgen-cpu/Makefile.in: Rebuilt.
	* sid/component/cgen-cpu/aclocal.m4: Rebuilt.
	* sid/component/cgen-cpu/compCGEN.cxx: Adjust.
	* sid/component/cgen-cpu/configure: Rebuilt.
	* sid/component/cgen-cpu/configure.in: Rebult.
	* sid/component/cgen-cpu/mt/Makefile.am: Adjust.
	* sid/component/cgen-cpu/mt/Makefile.in: Rebuilt.
	* sid/component/cgen-cpu/mt/hw-cpu-mt.txt: Adjust.
	* sid/component/cgen-cpu/mt/mt-cpu.h: Rebuilt.
	* sid/component/cgen-cpu/mt/mt-decode.cxx: Rebuilt.
	* sid/component/cgen-cpu/mt/mt-decode.h: Rebuilt.
	* sid/component/cgen-cpu/mt/mt-defs.h: Rebuilt.
	* sid/component/cgen-cpu/mt/mt-desc.h: Rebuilt.
	* sid/component/cgen-cpu/mt/mt-sem.cxx: Rebuilt.
	* sid/component/cgen-cpu/mt/mt-write.cxx: Rebuilt.
	* sid/component/cgen-cpu/mt/mt.cxx: Adjust.
	* sid/component/cgen-cpu/mt/mt.h: Adjust.
	* sid/component/consoles/Makefile.in: Rebuilt.
	* sid/component/families/aclocal.m4: Rebuilt.
	* sid/component/families/configure: Rebuilt.
	* sid/component/gdb/Makefile.in: Rebuilt.
	* sid/component/gloss/Makefile.in: Rebuilt.
	* sid/component/glue/Makefile.in: Rebuilt.
	* sid/component/ide/Makefile.in: Rebuilt.
	* sid/component/interrupt/Makefile.in: Rebuilt.
	* sid/component/lcd/Makefile.in: Rebuilt.
	* sid/component/lcd/testsuite/Makefile.in: Rebuilt.
	* sid/component/loader/Makefile.am: Rebuilt.
	* sid/component/loader/Makefile.in: Rebuilt.
	* sid/component/mapper/Makefile.in: Rebuilt.
	* sid/component/mapper/testsuite/Makefile.in: Rebuilt.
	* sid/component/memory/Makefile.in: Rebuilt.
	* sid/component/mmu/Makefile.in: Rebuilt.
	* sid/component/parport/Makefile.in: Rebuilt.
	* sid/component/profiling/Makefile.in: Rebuilt.
	* sid/component/rtc/Makefile.in: Rebuilt.
	* sid/component/sched/Makefile.in: Rebuilt.
	* sid/component/testsuite/Makefile.in: Rebuilt.
	* sid/component/timers/aclocal.m4: Rebuilt.
	* sid/component/timers/configure: Rebuilt.
	* sid/component/uart/Makefile.in: Rebuilt.
	* sid/component/uart/testsuite/Makefile.in: Rebuilt.
	* sid/config/config.sub: Adjust.
	* sid/config/info.tcl.in: Adjust.
	* sid/config/sidtargets.m4: Adjust.
	* sid/doc/Makefile.in: Rebuilt.
	* sid/main/dynamic/Makefile.am: Rebuilt.
	* sid/main/dynamic/Makefile.in: Rebuilt.
	* sid/main/dynamic/aclocal.m4: Rebuilt.
	* sid/main/dynamic/configure: Rebuilt.
@
text
@d1 5
@


1.61
log
@* m32c.cpu (jsri): Fix order so register names aren't treated as
symbols.
(indexb, indexbd, indexbs, indexl, indexld, indexls, indexw,
indexwd, indexws): Fix encodings.

* m32c-desc.c: Regenerate.
* m32c-opc.c: Regenerate.
* m32c-opc.h: Regenerate.
@
text
@d1 9
@


1.60
log
@
	Rename ms1 to mt, part 1
	* config.sub: Replace ms1 arch with mt.  Allow ms1 as alias.
	* configure.in: Replace ms1 arch with mt.
	* configure: Rebuilt.

	* bfd/Makefile.am (ALL_MACHINES, ALL_MACHINES_CFILES,
	BFD32_BACKENDS, BFD32_BACKENDS_CFILES): Replace ms1 with mt.
	(cpu_mt.lo, elf32-mt.lo): Update target and dependency names.
	* bfd/Makefile.in: Rebuilt.
	* bfd/config.bfd: Replace ms1 arch with mt.
	* bfd/configure.in: Replace ms1 files with mt files.
	* bfd/configure: Rebuilt.
	* bfd/elf32-mt.c: Renamed from elf32-ms1.c.  Update include files.
	* bfd/cpu-mt.c: Renamed from cpu-ms1.c.

	* cpu/mt.cpu: Rename from ms1.cpu.
	* cpu/mt.opc: Rename from ms1.opc.

	* binutils/Makefile.am: Replace ms1 files with mt files.
	* binutils/Makefile.in: Rebuilt.
	* binutils/readelf.c (elf/mt.h): Adjust #include.

	* gas/configure.in: Replace ms1 arch with mt arch.
	* gas/configure: Rebuilt.
	* gas/configure.tgt: Replace ms1 arch with mt arch.
	* gas/config/tc-mt.c: Renamed from tc-ms1.c: Update include files.

	* gas/doc/Makefile.am (CPU_DOCS): Replace ms1 files with mt files.
	* gas/doc/Makefile.in: Rebuilt.

	* gas/testsuite/gas/mt: Renamed from ms1 dir.  Update file names as
	needed.
	* gas/testsuite/gas/mt/errors.exp: Replace ms1 arch with mt arch.
	* gas/testsuite/gas/mt/mt.exp: Replace ms1 arch with mt arch.
	* gas/testsuite/gas/mt/relocs.exp: Replace ms1 arch with mt arch.

	* gdb/configure.tgt: Replace ms1 arch with mt arch.
	* gdb/config/mt: Renamed from ms1 dir.  Update file names as needed.
	* gdb/config/mt/mt.mt (TDEPFILES): Replace ms1 file with mt file.

	* include/elf/mt.h: Renamed from ms1.h

	* ld/Makefile.am (ALL_EMULATIONS): Replace ms1 files with mt files.
	(eelf32mt.c): Update target name and dependencies.
	* ld/Makefile.in: Rebuilt.
	* ld/configure.tgt: Replace ms1 arch with mt arch.
	* ld/emulparams/elf32mt.sh: Renamed from elf32ms1.sh. Update
	comment.

	* libgloss/configure.in: Replace ms1 arch with mt arch.
	* libgloss/configure: Rebuilt.
	* libgloss/mt: Renamed from ms1 dir.

	* newlib/configure.host: Replace ms1 arch with mt arch.
	* newlib/libc/machine/mt: Renamed from ms1 dir.

	* opcodes/Makefile.am (CLEANFILES, CGEN_CPUS, MT_DEPS): Replace ms1
	with mt.
	* opcodes/Makefile.in: Rebuilt.
	* opcodes/configure.in: Replace ms1 files with mt files.
	* opcodes/configure: Rebuilt.

	* sid/component/cgen-cpu/mt: Renamed from ms1 dir.  Update file
	names as appropriate.
	* sid/component/cgen-cpu/mt/Makefile.am: Replace ms1 files with mt
	files.
	* sid/component/cgen-cpu/mt/Makefile.in: Rebuilt.
@
text
@d1 7
@


1.59
log
@	* cris.cpu (simplecris-common-writable-specregs)
	(simplecris-common-readable-specregs): Split from
	simplecris-common-specregs.  All users changed.
	(cris-implemented-writable-specregs-v0)
	(cris-implemented-readable-specregs-v0): Similar from
	cris-implemented-specregs-v0.
	(cris-implemented-writable-specregs-v3)
	(cris-implemented-readable-specregs-v3)
	(cris-implemented-writable-specregs-v8)
	(cris-implemented-readable-specregs-v8)
	(cris-implemented-writable-specregs-v10)
	(cris-implemented-readable-specregs-v10)
	(cris-implemented-writable-specregs-v32)
	(cris-implemented-readable-specregs-v32): Similar.
	(bdap-32-pc, move-m-pcplus-p0, move-m-spplus-p8): New
	insns and specializations.
@
text
@d1 5
@


1.58
log
@bfd:
	Add ms2.
	* archures.c (bfd_mach_ms2): Define.
	* cpu-ms1.c (arch_info_struct): Add ms2 stanza.
	* elf32-ms1.c (elf32_ms1_machine): Add ms2 case.
	(ms1_elf_merge_private_bfd_data): Remove unused variables.  Add
	correct merging logic, with workaround.
	(ms1_elf_print_private_bfd_data): Add ms2 case.
	* reloc.c (BFD_RELOC_MS1_PCINSN8): Add ms2 specific reloc.
	* libbfd.h: Regenerated.
	* bfd-in2.h: Regenerated.

cpu:
	Add ms2
	* ms1.cpu (ms2, ms2bf): New architecture variant, cpu, machine and
	model.
	(f-uu8, f-uu1, f-imm16l, f-loopo, f-cb1sel, f-cb2sel, f-cb1incr,
	f-cb2incr, f-rc3): New fields.
	(LOOP): New instruction.
	(JAL-HAZARD): New hazard.
	(imm16o, loopsize, imm16l, rc3, cb1sel, cb2sel, cb1incr, cb2incr):
	New operands.
	(mul, muli, dbnz, iflush): Enable for ms2
	(jal, reti): Has JAL-HAZARD.
	(ldctxt, ldfb, stfb): Only ms1.
	(fbcb): Only ms1,ms1-003.
	(wfbinc, mefbinc, wfbincr, mwfbincr, fbcbincs, mfbcbincs,
	fbcbincrs, mfbcbincrs): Enable for ms2.
	(loop, loopu, dfbc, dwfb, fbwfb, dfbr): New ms2 insns.
	* ms1.opc (parse_loopsize): New.
	(parse_imm16): hi16/lo16 relocs are applicable to IMM16L.
	(print_pcrel): New.

gas:
	Add ms2.
	* config/tc-ms1.c (ms1_mach_bitmask): Initialize to MS1.
	(ms1_architectures): Add ms2.
	(md_parse_option): Add ms2.
	(md_show_usage): Add ms2.
	(md_assemble): Add JAL_HAZARD detection logic.
	(md_cgen_lookup_reloc): Add MS1_OPERAND_LOOPSIZE case.
	* doc/c-ms1.texi: New.
	* doc/all.texi: Add MS1.
	* doc/Makefile.am (CPU_DOCS): Add c-ms1.texi.
	* doc/Makefile.in: Rebuilt.
	* doc/Makefile: Rebuilt.

gas/testsuite:
	Add ms2.
	* gas/ms1/allinsn.d: Adjust pcrel disassembly.
	* gas/ms1/errors.exp: Fix target triplet.
	* gas/ms1/ms1-16-003.d: Adjust pcrel disassembly.
	* gas/ms1/ms1-16-003.s: Tweak label.
	* gas/ms1/ms1.exp: Adjust target triplet.  Add ms2 test.
	* gas/ms1/ms2.d, gas/ms1/ms2.s: New.
	* gas/ms1/relocs.d: Adjust expected machine name and pcrel
	disassembly.
	* gas/ms1/relocs.exp: Adjust target triplet.

include:
	Add ms2.
	* elf/ms1.h (EF_MS1_CPU_MS2): New.


opcodes:
	Add ms2.
	* ms1-asm.c, ms1-desc.c, ms1-desc.h, ms1-dis.c, ms1-ibld.c,
	ms1-opc.c, ms1-opc.h: Regenerated.
@
text
@d1 19
@


1.57
log
@2005-10-28  Dave Brolley  <brolley@@redhat.com>

        Contribute the following change:
        2003-09-24  Dave Brolley  <brolley@@redhat.com>

        * frv.opc: Use CGEN_ATTR_VALUE_ENUM_TYPE in place of
        CGEN_ATTR_VALUE_TYPE.
        * m32c.opc (m32c_cgen_insn_supported): Use CGEN_INSN_BITSET_ATTR_VALUE.
        Use cgen_bitset_intersect_p.
@
text
@d1 22
@


1.56
log
@* m32c.cpu (Imm-8-s4n, Imm-12-s4n): New.
(arith-jnz16-imm4-dst-defn, arith-jnz32-imm4-dst-defn,
arith-jnz-imm4-dst-mach, arith-jnz-imm4-dst): Keep track of which
imm operand is needed.
(adjnz, sbjnz): Pass the right operands.
(unary-insn-defn, unary16-defn, unary32-defn, unary-insn-mach,
unary-insn): Add -g variants for opcodes that need to support :G.
(not.BW:G, push.BW:G): Call it.
(stzx16-imm8-imm8-dsp8sb, stzx16-imm8-imm8-dsp8fb,
stzx16-imm8-imm8-abs16): Fix operand typos.
* m32c.opc (m32c_asm_hash): Support bnCND.
(parse_signed4n, print_signed4n): New.

* m32c-asm.c: Regenerate.
* m32c-desc.c: Regenerate.
* m32c-desc.h: Regenerate.
* m32c-dis.c: Regenerate.
* m32c-ibld.c: Regenerate.
* m32c-opc.c: Regenerate.
* m32c-opc.h: Regenerate.
@
text
@d1 10
@


1.55
log
@* m32c.cpu (f-dsp-8-s24, Dsp-8-s24): New.
(mov-dspsp-dst-defn, mov-src-dspsp-defn, mov16-dspsp-dst-defn,
mov16-src-dspsp-defn, mov32-dspsp-dst-defn, mov32-src-dspsp-defn):
dsp8[sp] is signed.
(mov.WL:S #imm,A0/A1): dsp24 is signed (i.e. -0x800000..0xffffff).
(mov.BW:S r0,r1): Fix typo r1l->r1.
(tst): Allow :G suffix.
* m32c.opc (parse_signed24): New, for -0x800000..0xffffff.

* m32c-asm.c: Regenerate.
* m32c-desc.c: Regenerate.
* m32c-desc.h: Regenerate.
* m32c-dis.c: Regenerate.
* m32c-ibld.c: Regenerate.
* m32c-opc.c: Regenerate.
* m32c-opc.h: Regenerate.
@
text
@d1 15
@


1.54
log
@	* m32r.opc (parse_hi16): Do not assume a 32-bit host word size.
@
text
@d1 11
@


1.53
log
@* m32c.cpu (add16-bQ-sp,add16-wQ-sp): Fix to allow either width by
making one a macro of the other.

* m32c-asm.c: Regenerate.
* m32c-desc.c: Regenerate.
* m32c-desc.h: Regenerate.
* m32c-dis.c: Regenerate.
* m32c-ibld.c: Regenerate.
* m32c-opc.c: Regenerate.
* m32c-opc.h: Regenerate.
@
text
@d1 4
@


1.52
log
@[cpu]
* m32c.cpu (lde, ste): Add dsp[a0] and [a1a] addressing.
(indexb, indexbd, indexbs, indexw, indexwd, indexws, indexl,
indexld, indexls): .w variants have `1' bit.
(rot32.b): QI, not SI.
(rot32.w): HI, not SI.
(xchg16): HI for .w variant.

[opcodes]
* m32c-asm.c: Regenerate.
* m32c-desc.c: Regenerate.
* m32c-desc.h: Regenerate.
* m32c-dis.c: Regenerate.
* m32c-ibld.c: Regenerate.
* m32c-opc.c: Regenerate.
* m32c-opc.h: Regenerate.
@
text
@d1 5
@


1.51
log
@* m32r.opc (parse_slo16): Fix bad application of previous patch.
@
text
@d1 9
@


1.50
log
@m32r.opc (parse_slo16): Better version of previous patch.
@
text
@d1 4
@


1.49
log
@m32r.opc (parse_slo16): Do not assume a 32-bit host word size.
@
text
@d1 4
@


1.48
log
@[bfd]
	* reloc.c: Remove unused M32C relocs, add BFD_RELOC_M32C_HI8.
	* libbfd.h: Regenerate.
	* bfd-in2.h: Regenerate.

	* elf32-m32c.c (m32c_elf_howto_table): Add R_M32C_8, R_M32C_LO16,
	R_M32C_HI8, R_M32C_HI16.
	(m32c_reloc_map): Likewise.
	(m32c_elf_relocate_section): Add R_M32C_HI8 and R_M32C_HI16.

[cpu]
	* m32c.opc (parse_unsigned8): Add %dsp8().
	(parse_signed8): Add %hi8().
	(parse_unsigned16): Add %dsp16().
	(parse_signed16): Add %lo16() and %hi16().
	(parse_lab_5_3): Make valuep a bfd_vma *.

[gas]
	* config/tc-m32c.c (md_cgen_lookup_reloc): Add 8 bit operands.
	Support %mod() modifiers from opcodes.
	* doc/c-m32c.texi (M32C-Modifiers): New section.

[include/elf]

	* m32c.h: Add R_M32C_8, R_M32C_LO16, R_M32C_HI8, and R_M32C_HI16.

[opcodes]
	* m32c-asm.c Regenerate.
	* m32c-dis.c Regenerate.
@
text
@d1 5
@


1.47
log
@Add ChangeLog entries for yesterdays deltas (oops!)
@
text
@d1 8
@


1.46
log
@* m32c.opc (m32c_cgen_insn_supported): Use int, not CGEN_BITSET,
to represent isa sets.
@
text
@d1 24
@


1.45
log
@* m32c.cpu, m32c.opc: Fix copyright.
@
text
@d1 5
@


1.44
log
@ChangeLog:
2005-07-14  Jim Blandy  <jimb@@redhat.com>

	* configure.in: Add cases for Renesas m32c.
	* configure: Regenerated.

bfd/ChangeLog:
2005-07-14  Jim Blandy  <jimb@@redhat.com>

	Add support for m32c-*-elf (Renesas m32c and m16c).
	* Makefile.am (ALL_MACHINES): Add cpu-m32c.lo.
	(ALL_MACHINES_CFILES): Add cpu-m32c.c.
	(BFD32_BACKENDS): Add elf32-m32c.lo.
	(BFD32_BACKENDS_CFILES): Add elf32-m32c.c.
	(cpu-m32c.lo, elf32-m32c.lo): New rules, generated by 'make dep-am'.
	* Makefile.in: Regenerated.
	* archures.c (bfd_arch_m32c, bfd_mach_m16c, bfd_mach_m32c): New
	arch and mach codes.
	(bfd_m32c_arch): New arch info object.
	(bfd_archures_list): List bfd_m32c_arch.
	* bfd-in2.h: Regenerated.
	* config.bfd: Add case for the m32c.
	* configure.in: Add case for the m32c.
	* configure: Regenerated.
	* cpu-m32c.c, elf32-m32c.c: New files.
	* libbfd.h: Regenerated.
	* targets.c (bfd_elf32_m32c_vec): Declare.
	(_bfd_target_vector): List bfd_elf32_m32c_vec.

binutils/ChangeLog:
2005-07-14  Jim Blandy  <jimb@@redhat.com>

	* readelf.c: #include "elf/m32c.h"
	(guess_is_rela, dump_relocations, get_machine_name): Add cases for
	EM_M32C.
	* Makefile.am (readelf.o): Update dependencies.
	* Makefile.in: Regenerated.

cpu/ChangeLog:
2005-07-14  Jim Blandy  <jimb@@redhat.com>

	* m32c.cpu, m32c.opc: Machine description for the Renesas M32C.

gas/ChangeLog:
2005-07-14  Jim Blandy  <jimb@@redhat.com>

	Add support for the Renesas M32C.
	* Makefile.am (CPU_TYPES): List m32c.
	(TARGET_CPU_CFILES): List config/tc-m32c.c.
	(TARGET_CPU_HFILES): List config/tc-m32c.h.
	* configure.in: Add case for m32c.
	* configure.tgt: Add cases for m32c and m32c-*-elf.
	* configure: Regenerated.
	* config/tc-m32c.c, config/tc-m32c.h: New files.
	* doc/Makefile.am (CPU_DOCS): Add c-m32c.texi.
	* doc/Makefile.in: Regenerated.
	* doc/all.texi: Set M32C.
	* doc/as.texinfo: Add text for the M32C-specific options and line
	comment characters, and refer to c-m32c.texi.
	* doc/c-m32c.texi: New file.

include/ChangeLog:
2005-07-14  Jim Blandy  <jimb@@redhat.com>

	* dis-asm.h (print_insn_m32c): New declaration.

include/elf/ChangeLog:
2005-07-14  Jim Blandy  <jimb@@redhat.com>

	Add support for Renesas M32C and M16C.
	* common.h (EM_M32C): New machine number.
	* m32c.h: New file.

ld/ChangeLog:
2005-07-14  Jim Blandy  <jimb@@redhat.com>

	Add support for the Renesas M32C and M16C.
	* Makefile.am (ALL_EMULATIONS): Add eelf32m32c.o.
	(eelf32m32c.c): New target.
	* Makefile.in: Regenerated.
	* configure.tgt: Add case for m32c-*-elf.
	* emulparams/elf32m32c.sh: New file.

opcodes/ChangeLog:
2005-07-14  Jim Blandy  <jimb@@redhat.com>

	Add support for the Renesas M32C and M16C.
	* m32c-asm.c, m32c-desc.c, m32c-dis.c, m32c-ibld.c, m32c-opc.c: New.
	* m32c-desc.h, m32c-opc.h: New.
	* Makefile.am (HFILES): List m32c-desc.h and m32c-opc.h.
	(CFILES): List m32c-asm.c, m32c-desc.c, m32c-dis.c, m32c-ibld.c,
	m32c-opc.c.
	(ALL_MACHINES): List m32c-asm.lo, m32c-desc.lo, m32c-dis.lo,
	m32c-ibld.lo, m32c-opc.lo.
	(CLEANFILES): List stamp-m32c.
	(M32C_DEPS): List stamp-m32c, if CGEN_MAINT.
	(CGEN_CPUS): Add m32c.
	(m32c-asm.c, m32c-desc.c, m32c-dis.c, m32c-ibld.c, m32c-opc.c)
	(m32c-desc.h, m32c-opc.h): Depend on M32C_DEPS.
	(m32c_opc_h): New variable.
	(stamp-m32c, m32c-asm.lo, m32c-desc.lo, m32c-dis.lo, m32c-ibld.lo)
	(m32c-opc.lo): New rules.
	* Makefile.in: Regenerated.
	* configure.in: Add case for bfd_m32c_arch.
	* configure: Regenerated.
	* disassemble.c (ARCH_m32c): New.
	[ARCH_m32c]: #include "m32c-desc.h".
	(disassembler) [ARCH_m32c]: Add case for bfd_arch_m32c.
	(disassemble_init_for_target) [ARCH_m32c]: Same.

	* cgen-ops.h, cgen-types.h: New files.
	* Makefile.am (HFILES): List them.
	* Makefile.in: Regenerated.
@
text
@d1 4
@


1.43
log
@	* ms1.opc (print_dollarhex): Correct format string.
@
text
@d1 4
@


1.42
log
@	* iq2000.cpu: Include from binutils cpu dir.
@
text
@d1 4
d333 1
a333 1
        (parse_even_register): New function.
@


1.41
log
@Fix compile time warnings from a GCC 4.0 compiler
@
text
@d1 4
@


1.40
log
@Update function declarations to ISO C90 formatting
@
text
@d1 10
@


1.39
log
@2005-06-15  Dave Brolley  <brolley@@redhat.com>

        Contributed by Red Hat.
        * ms1.cpu: New file.  Written by Nick Clifton, Stan Cox.
        * ms1.opc: New file.  Written by Stan Cox.
@
text
@d1 7
@


1.38
log
@Update the address and phone number of the FSF organization
@
text
@d1 6
@


1.37
log
@	* frv.opc (parse_A): Warning fix.
@
text
@d1 8
@


1.36
log
@Fix compile time warnings generated by gcc 4.0
@
text
@d1 4
@


1.35
log
@Fix compile time warning building iq2000-asm.c
@
text
@d1 6
@


1.34
log
@	* cris.cpu (mstep): Add missing insn.
@
text
@d1 5
@


1.33
log
@bfd/ChangeLog:
2004-12-10  Alexandre Oliva  <aoliva@@redhat.com>
* elf32-frv.c (elf32_frv_relocate_section): Force local binding
for TLSMOFF.
* reloc.c: Add R_FRV_TLSMOFF.
* elf32-frv.c (elf32_frv_howto_table): Likewise.
(frv_reloc_map, frv_reloc_type_lookup): Map it.
(elf32_frv_relocate_section): Handle it.
(elf32_frv_check_relocs): Likewise.
* libbfd.h, bfd-in2.h: Rebuilt.
2004-11-26  Alexandre Oliva  <aoliva@@redhat.com>
* elf32-frv.c (_frvfdpic_emit_got_relocs_plt_entries): Don't crash
when given an undefweak TLS symbol.  Fix constant TLS PLT entries
such that they return the constant in gr9.
(_frvfdpic_relax_tls_entries): Don't crash for undefweak TLS
symbols.
(_frvfdpic_size_got_plt): Set _cooked_size of dynamic sections.
too, such that they shrink on relaxation.
(elf32_frvfdpic_finish_dynamic_sections): Check __ROFIXUP_END__ as
marking the position right past the _GLOBAL_OFFSET_TABLE_ value.
(_frvfdpic_assign_plt_entries): Shrink constant TLS PLT entries
if we can guarantee the use of 16-bit constants.
2004-11-10  Alexandre Oliva  <aoliva@@redhat.com>
Introduce TLS support for FR-V FDPIC.
* reloc.c: Add TLS relocations.
* elf32-frv.c (elf32_frv_howto_table): Add TLS relocations.
(elf32_frv_rel_tlsdesc_value_howto): New.
(elf32_frv_rel_tlsoff_howto): New.
(frv_reloc_map): Add new mappings.
(struct frvfdpic_elf_link_hash_table): Add pointer to summary
reloc information.
(frvfdpic_dynamic_got_plt_info): New.
(frvfdpic_plt_tls_ret_offset): New.
(ELF_DYNAMIC_INTERPRETER, DEFAULT_STACK_SIZE): Move earlier.
(struct _frvfdpic_dynamic_got_info): Likewise.  Add TLS members.
(struct _frvfdpic_dynamic_got_plt_info): Likewise.
(FRVFDPIC_SYM_LOCAL): Regard symbols defined in the absolute
section as local.
(struct frvfdpic_relocs_info): Add TLS fields.
(frvfdpic_relocs_info_hash): Warning clean up.
(frvfdpic_relocs_info_find): Initialize tlsplt_entry.
(frvfdpic_pic_merge_early_relocs_info): Merge TLS fields.
(FRVFDPIC_TLS_BIAS): Define.
(tls_biased_base): New.
(_frvfdpic_emit_got_relocs_plt_entries): Deal with TLS
relocations.
(frv_reloc_type_lookup): Likewise.
(frvfdpic_info_to_howto_rel): Likewise.
(elf32_frv_relocate_section): Likewise.
(_frv_create_got_section): Create the PLT section here.
(elf32_frvfdpic_create_dynamic_sections): Not here.
(_frvfdpic_count_nontls_entries): Move out of...
(_frvfdpic_count_got_plt_entries): ... here.
(_frvfdpic_count_tls_entries): Likewise.  Add TLS support.
(_frvfdpic_count_relocs_fixups): Likewise.  Add relaxation
support.
(_frvfdpic_relax_tls_entries): New.
(_frvfdpic_compute_got_alloc_data): Add TLS support.
(_frvfdpic_get_tlsdesc_entry): New.
(_frvfdpic_assign_got_entries): Add TLS support.
(_frvfdpic_assign_plt_entries): Likewise.
(_frvfdpic_reset_got_plt_entries): New.
(_frvfdpic_size_got_plt): Move out of...
(elf32_frvfdpic_size_dynamic_sections): ... here.
(_frvfdpic_relax_got_plt_entries): New.
(elf32_frvfdpic_relax_section): New.
(elf32_frvfdpic_finish_dynamic_sections): Add TLS sanity check.
(elf32_frv_check_relocs): Add TLS support.
(bfd_elf32_bfd_relax_section): Define for FDPIC.
* libbfd.h, bfd-in2.h: Rebuilt.
cpu/ChangeLog:
2004-11-10  Alexandre Oliva  <aoliva@@redhat.com>
* frv.cpu: Add support for TLS annotations in loads and calll.
* frv.opc (parse_symbolic_address): New.
(parse_ldd_annotation): New.
(parse_call_annotation): New.
(parse_ld_annotation): New.
(parse_ulo16, parse_uslo16): Use parse_symbolic_address.
Introduce TLS relocations.
(parse_d12, parse_s12, parse_u12): Likewise.
(parse_uhi16): Likewise.  Fix constant checking on 64-bit host.
(parse_call_label, print_at): New.
gas/ChangeLog:
* config/tc-frv.c (md_apply_fix3): Mark TLS symbols as such.
2004-12-10  Alexandre Oliva  <aoliva@@redhat.com>
* config/tc-frv.c (frv_pic_ptr): Add tlsmoff support.
2004-11-10  Alexandre Oliva  <aoliva@@redhat.com>
* cgen.c (gas_cgen_parse_operand): Handle
CGEN_PARSE_OPERAND_SYMBOLIC.
* config/tc-frv.c (md_cgen_lookup_reloc): Handle TLS relocations.
(frv_force_relocation): Likewise.  Fix handling of PIC
relocations.
(md_apply_fix3): Likewise.
include/elf/ChangeLog:
2004-12-10  Alexandre Oliva  <aoliva@@redhat.com>
* frv.h: Add R_FRV_TLSMOFF.
2004-11-10  Alexandre Oliva  <aoliva@@redhat.com>
* frv.h: Add TLS relocations.
include/opcode/ChangeLog:
2004-11-10  Alexandre Oliva  <aoliva@@redhat.com>
* cgen.h (enum cgen_parse_operand_type): Add
CGEN_PARSE_OPERAND_SYMBOLIC.
ld/testsuite/ChangeLog:
* ld-frv/fdpic.exp: Add -mfdpic to ASFLAGS.
* ld-frv/tls.exp: Likewise.
2004-11-26  Alexandre Oliva  <aoliva@@redhat.com>
* ld-frv/tls-3.s: New.
* ld-frv/tls-static-3.d: New.
* ld-frv/tls-dynamic-3.d: New.
* ld-frv/tls-pie-3.d: New.
* ld-frv/tls-shared-3.d: New.
* ld-frv/tls-relax-static-3.d: New.
* ld-frv/tls-relax-dynamic-3.d: New.
* ld-frv/tls-relax-pie-3.d: New.
* ld-frv/tls-relax-shared-3.d: New.
* ld-frv/tls.exp: Run the new tests.
* ld-frv/tls-dynamic-2.d: Adjust for improved relaxation.
* ld-frv/tls-relax-dynamic-2.d: Likewise.
* ld-frv/tls-relax-initial-shared-2.d: Likewise.
2004-11-10  Alexandre Oliva  <aoliva@@redhat.com>
* ld-frv/tls-1-dep.s: New.
* ld-frv/tls-1-shared.lds: New.
* ld-frv/tls-1.s: New.
* ld-frv/tls-2.s: New.
* ld-frv/tls-dynamic-1.d: New.
* ld-frv/tls-dynamic-2.d: New.
* ld-frv/tls-initial-shared-2.d: New.
* ld-frv/tls-pie-1.d: New.
* ld-frv/tls-relax-dynamic-1.d: New.
* ld-frv/tls-relax-dynamic-2.d: New.
* ld-frv/tls-relax-initial-shared-2.d: New.
* ld-frv/tls-relax-pie-1.d: New.
* ld-frv/tls-relax-shared-1.d: New.
* ld-frv/tls-relax-shared-2.d: New.
* ld-frv/tls-relax-static-1.d: New.
* ld-frv/tls-shared-1-fail.d: New.
* ld-frv/tls-shared-1.d: New.
* ld-frv/tls-shared-2.d: New.
* ld-frv/tls-static-1.d: New.
* ld-frv/tls.exp: New.
* ld-frv/fdpic-pie-1.d: Adjust for 64-bit host.
* ld-frv/fdpic-pie-2.d: Likewise.
* ld-frv/fdpic-pie-6.d: Likewise.
* ld-frv/fdpic-pie-7.d: Likewise.
* ld-frv/fdpic-pie-8.d: Likewise.
* ld-frv/fdpic-shared-1.d: Likewise.
* ld-frv/fdpic-shared-2.d: Likewise.
* ld-frv/fdpic-shared-3.d: Likewise.
* ld-frv/fdpic-shared-4.d: Likewise.
* ld-frv/fdpic-shared-5.d: Likewise.
* ld-frv/fdpic-shared-6.d: Likewise.
* ld-frv/fdpic-shared-7.d: Likewise.
* ld-frv/fdpic-shared-8.d: Likewise.
* ld-frv/fdpic-shared-local-2.d: Likewise.
* ld-frv/fdpic-shared-local-8.d: Likewise.
* ld-frv/fdpic-static-1.d: Likewise.
* ld-frv/fdpic-static-2.d: Likewise.
* ld-frv/fdpic-static-6.d: Likewise.
* ld-frv/fdpic-static-7.d: Likewise.
* ld-frv/fdpic-static-8.d: Likewise.
opcodes/ChangeLog:
2004-11-10  Alexandre Oliva  <aoliva@@redhat.com>
* frv-asm.c: Rebuilt.
* frv-desc.c: Rebuilt.
* frv-desc.h: Rebuilt.
* frv-dis.c: Rebuilt.
* frv-ibld.c: Rebuilt.
* frv-opc.c: Rebuilt.
* frv-opc.h: Rebuilt.
@
text
@d1 4
@


1.32
log
@	* cris.cpu (cris-set-mem): Correct integral write semantics.
@
text
@d1 14
@


1.31
log
@	* cris.cpu: New file.
@
text
@d1 4
@


1.30
log
@Added quotes around macro arguments so that they will work with newer versions
 of guile.
@
text
@d1 4
@


1.29
log
@Add an index operand to some of the iq2000 co-processor instructions
@
text
@d1 5
@


1.28
log
@cpu/
	* frv.cpu (cfmovs): Change UNIT attribute to FMALL.

opcodes/
	* frv-desc.[ch], frv-opc.[ch]: Regenerated.

gas/testsuite/
	* gas/frv/fr550-pack1.[sd]: New test.
	* gas/frv/allinsn.exp: Run it.
@
text
@d1 8
@


1.27
log
@Make 'insn' argument of iq2000_cgen_insn_supported be const.
@
text
@d1 4
@


1.26
log
@Fix bug parsing shigh(0xffff8000)
@
text
@d1 4
@


1.25
log
@Add fr450 support.
@
text
@d1 4
@


1.24
log
@cpu/
	* frv.cpu (nsdiv, nudiv, nsdivi, nudivi): Remove fr400 profiling unit.
	(scutss): Change unit to I0.
	(calll, callil, ccalll): Add missing FR550-MAJOR and profile unit.
	(mqsaths): Fix FR400-MAJOR categorization.
	(media-quad-multiply-cross-acc, media-quad-cross-multiply-cross-acc)
	(media-quad-cross-multiply-acc): Change unit from MDUALACC to FMALL.
	* frv.opc (fr400_check_insn_major_constraints): Check for (M-2,M-1)
	combinations.

opcodes/
	* frv-desc.c, frv-opc.c: Regenerate.

sim/frv/
	* cache.c (frv_cache_init): Change fr400 cache statistics to match
	the fr405.
	(non_cache_access): Add missing breaks.
	* interrupts.c (set_exception_status_registers): Always set EAR15
	for data_access_errors.
	* memory.c (fr400_check_write_address): Remove redundant alignment
	check.
	* model.c: Regenerate.
@
text
@d3 32
@


1.23
log
@cpu/
	* frv.cpu (r-store, r-store-dual, r-store-quad): Delete.
	(rstb, rsth, rst, rstd, rstq): Delete.
	(rstbf, rsthf, rstf, rstdf, rstqf): Delete.

gas/testsuite/
	* gas/frv/allinsn.s (rstb, rsth, rst, rstd, rstq): Replace with nops.
	(rstbf, rsthf, rstf, rstdf, rstqf): Likewise.
	* gas/frv/allinsn.d: Update accordingly.

opcodes/
	* frv-desc.c, frv-opc.c, frv-opc.h: Regenerate.

sim/frv/
	* decode.c, decode.h, model.c, sem.c: Regenerate.

sim/testsuite/
	* sim/frv/{rstb,rsth,rst,rstd,rstq}.cgs: Delete.
	* sim/frv/{rstbf,rsthf,rstf,rstdf,rstqf}.cgs: Delete.
@
text
@d3 11
@


1.22
log
@Apply m32r patches from Renesas
@
text
@d1 6
@


1.21
log
@2004-02-20  Andrew Cagney  <cagney@@redhat.com>

	* m32r.opc, m32r.cpu: New files.  Written by , Doug Evans, Nick
	Clifton, Ben Elliston, Matthew Green, and Andrew Haley.
@
text
@d1 24
@


1.21.2.1
log
@Merge mainline to intercu branch.
@
text
@a0 73
2004-03-01  Richard Sandiford  <rsandifo@@redhat.com>

	* frv.cpu (define-arch frv): Add fr450 mach.
	(define-mach fr450): New.
	(define-model fr450): New.  Add profile units to every fr450 insn.
	(define-attr UNIT): Add MDCUTSSI.
	(define-attr FR450-MAJOR): New enum.  Add to every fr450 insn.
	(define-attr AUDIO): New boolean.
	(f-LRAE, f-LRAD, f-LRAS, f-TLBPRopx, f-TLBPRL)
	(f-LRA-null, f-TLBPR-null): New fields.
	(scr0, scr1, scr2, scr3, imavr1, damvr1, cxnr, ttbr)
	(tplr, tppr, tpxr, timerh, timerl, timerd, btbr): New SPRs.
	(LRAE, LRAD, LRAS, TLBPRopx, TLBPRL): New operands.
	(LRA-null, TLBPR-null): New macros.
	(iacc-multiply-r-r, slass, scutss, int-arith-ss-r-r): Add AUDIO attr.
	(load-real-address): New macro.
	(lrai, lrad, tlbpr): New instructions.
	(media-cut-acc, media-cut-acc-ss): Add fr450-major argument.
	(mcut, mcuti, mcutss, mcutssi): Adjust accordingly.
	(mdcutssi): Change UNIT attribute to MDCUTSSI.
	(media-low-clear-semantics, media-scope-limit-semantics)
	(media-quad-limit, media-quad-shift): New macros.
	(mqlclrhs, mqlmths, mqsllhi, mqsrahi): New instructions.
	* frv.opc (frv_is_branch_major, frv_is_float_major, frv_is_media_major)
	(frv_is_branch_insn, frv_is_float_insn, frv_is_media_insn)
	(frv_vliw_reset, frv_vliw_add_insn): Handle bfd_mach_fr450.
	(fr450_unit_mapping): New array.
	(fr400_unit_mapping, fr500_unit_mapping, fr550_unit_mapping): Add entry
	for new MDCUTSSI unit.
	(fr450_check_insn_major_constraints): New function.
	(check_insn_major_constraints): Use it.

2004-03-01  Richard Sandiford  <rsandifo@@redhat.com>

	* frv.cpu (nsdiv, nudiv, nsdivi, nudivi): Remove fr400 profiling unit.
	(scutss): Change unit to I0.
	(calll, callil, ccalll): Add missing FR550-MAJOR and profile unit.
	(mqsaths): Fix FR400-MAJOR categorization.
	(media-quad-multiply-cross-acc, media-quad-cross-multiply-cross-acc)
	(media-quad-cross-multiply-acc): Change unit from MDUALACC to FMALL.
	* frv.opc (fr400_check_insn_major_constraints): Check for (M-2,M-1)
	combinations.

2004-03-01  Richard Sandiford  <rsandifo@@redhat.com>

	* frv.cpu (r-store, r-store-dual, r-store-quad): Delete.
	(rstb, rsth, rst, rstd, rstq): Delete.
	(rstbf, rsthf, rstf, rstdf, rstqf): Delete.

2004-02-23  Nick Clifton  <nickc@@redhat.com>

	* Apply these patches from Renesas:

	2004-02-10  Kazuhiro Inaoka  <inaoka.kazuhiro@@renesas.com>

	* cpu/m32r.opc (my_print_insn): Fixed incorrect output when
	disassembling codes for 0x*2 addresses.

	2003-12-15  Kazuhiro Inaoka  <inaoka.kazuhiro@@renesas.com>

	* cpu/m32r.cpu: Add PIPE_O attribute to "pop" instruction.

	2003-12-03  Kazuhiro Inaoka  <inaoka.kazuhiro@@renesas.com>

	* cpu/m32r.cpu : Add new model m32r2.
	Add new instructions.
	Replace occurrances of 'Mitsubishi' with 'Renesas'.
	Changed PIPE attr of push from O to OS.
	Care for Little-endian of M32R.
	* cpu/m32r.opc (CGEN_DIS_HASH, my_print_insn):
	Care for Little-endian of M32R.
	(parse_slo16): signed extension for value.

@


1.21.2.2
log
@Merge GDB mainline of 20040402 to intercu branch.
@
text
@a0 4
2004-03-30  Kazuhiro Inaoka  <inaoka.kazuhiro@@renesas.com>

	* m32r.opc (parse_hi16): Fixed shigh(0xffff8000) bug.

@


1.21.2.3
log
@Merge mainline to intercu branch - 2004-09-15
@
text
@a0 8
2004-08-27  Richard Sandiford  <rsandifo@@redhat.com>

	* frv.cpu (cfmovs): Change UNIT attribute to FMALL.

2004-05-15  Nick Clifton  <nickc@@redhat.com>

	* iq2000.opc (iq2000_cgen_insn_supported): Make 'insn' argument const.

@


1.20
log
@2004-02-20  Andrew Cagney  <cagney@@redhat.com>

	* sh.cpu, sh.opc, sh64-compact.cpu, sh64-media.cpu: New files, all
	written by Ben Elliston.
@
text
@d3 3
@


1.19
log
@cpu/
	* frv.cpu (UNIT): Add IACC.
	(iacc-multiply-r-r): Use it.
	* frv.opc (fr400_unit_mapping): Add entry for IACC.
	(fr500_unit_mapping, fr550_unit_mapping): Likewise.

opcodes/
	* frv-desc.h: Regenerate.
	* frv-desc.c: Regenerate.
	* frv-opc.c: Regenerate.
@
text
@d1 5
@


1.19.6.1
log
@Merge to 2.15 branch.
@
text
@a0 6
2004-04-09  Daniel Jacobowitz  <drow@@mvista.com>

	Merge from mainline:
	2004-03-30  Kazuhiro Inaoka  <inaoka.kazuhiro@@renesas.com>
	* m32r.opc (parse_hi16): Fixed shigh(0xffff8000) bug.

@


1.19.6.2
log
@Remove incorrect changelog entry.
@
text
@d1 6
@


1.18
log
@2003-12-19  Alexandre Oliva  <aoliva@@redhat.com>
* frv.opc (parse_ulo16, parse_uhi16, parse_d12): Fix some
cut&paste errors in shifting/truncating numerical operands.
2003-08-08  Alexandre Oliva  <aoliva@@redhat.com>
* frv.opc (parse_ulo16): Parse gotofflo and gotofffuncdesclo.
(parse_uslo16): Likewise.
(parse_uhi16): Parse gotoffhi and gotofffuncdeschi.
(parse_d12): Parse gotoff12 and gotofffuncdesc12.
(parse_s12): Likewise.
2003-08-04  Alexandre Oliva  <aoliva@@redhat.com>
* frv.opc (parse_ulo16): Parse gotlo and gotfuncdesclo.
(parse_uslo16): Likewise.
(parse_uhi16): Parse gothi and gotfuncdeschi.
(parse_d12): Parse got12 and gotfuncdesc12.
(parse_s12): Likewise.
@
text
@d1 7
@


1.17
log
@2003-10-10  Dave Brolley  <brolley@@redhat.com>

        * frv.cpu (dnpmop): New p-macro.
        (GRdoublek): Use dnpmop.
        (CPRdoublek, FRdoublei, FRdoublej, FRdoublek): Ditto.
        (store-double-r-r): Use (.sym regtype doublek).
        (r-store-double): Ditto.
        (store-double-r-r-u): Ditto.
        (conditional-store-double): Ditto.
        (conditional-store-double-u): Ditto.
        (store-double-r-simm): Ditto.
        (fmovs): Assign to UNIT FMALL.
@
text
@d1 18
@


1.17.2.1
log
@Merge drow-cplus-branch to:
  cvs rtag -D 2003-12-14 00:00:00 UTC drow-cplus-merge-20031214 gdb+dejagnu
@
text
@@


1.17.2.2
log
@Merge mainline to branch.  GDB is broken until I update cp-names.y.
@
text
@a0 18
2004-01-06  Alexandre Oliva  <aoliva@@redhat.com>

	2003-12-19  Alexandre Oliva  <aoliva@@redhat.com>
	* frv.opc (parse_ulo16, parse_uhi16, parse_d12): Fix some
	cut&paste errors in shifting/truncating numerical operands.
	2003-08-08  Alexandre Oliva  <aoliva@@redhat.com>
	* frv.opc (parse_ulo16): Parse gotofflo and gotofffuncdesclo.
	(parse_uslo16): Likewise.
	(parse_uhi16): Parse gotoffhi and gotofffuncdeschi.
	(parse_d12): Parse gotoff12 and gotofffuncdesc12.
	(parse_s12): Likewise.
	2003-08-04  Alexandre Oliva  <aoliva@@redhat.com>
	* frv.opc (parse_ulo16): Parse gotlo and gotfuncdesclo.
	(parse_uslo16): Likewise.
	(parse_uhi16): Parse gothi and gotfuncdeschi.
	(parse_d12): Parse got12 and gotfuncdesc12.
	(parse_s12): Likewise.

@


1.17.2.3
log
@Merge drow-cplus-merge-20040208 to drow-cplus-branch.
@
text
@a0 7
2004-01-14  Richard Sandiford  <rsandifo@@redhat.com>

	* frv.cpu (UNIT): Add IACC.
	(iacc-multiply-r-r): Use it.
	* frv.opc (fr400_unit_mapping): Add entry for IACC.
	(fr500_unit_mapping, fr550_unit_mapping): Likewise.

@


1.16
log
@2003-10-06  Dave Brolley  <brolley@@redhat.com>

        * frv.cpu, frv.opc: Add support for fr550.
@
text
@d1 13
@


1.15
log
@2003-09-24  Dave Brolley  <brolley@@redhat.com>

        * frv.cpu (u-commit): New modelling unit for fr500.
        (mwtaccg): Use frv_ref_SI to reference ACC40Sk as an input operand.
        (commit-r): Use u-commit model for fr500.
        (commit): Ditto.
        (conditional-float-binary-op): Take profiling data as an argument.
        Update callers.
        (ne-float-binary-op): Ditto.
@
text
@d1 4
@


1.14
log
@2003-09-19  Michael Snyder  <msnyder@@redhat.com>

	* frv.cpu (nldqi): Delete unimplemented instruction.
@
text
@d1 10
@


1.13
log
@2003-09-12  Dave Brolley  <brolley@@redhat.com>

        * frv.cpu (u-clrgr, u-clrfr): New units of model fr500.
        (clear-ne-flag-r): Pass insn profiling in as an argument. Call
        frv_ref_SI to get input register referenced for profiling.
        (clear-ne-flag-all): Pass insn profiling in as an argument.
        (clrgr,clrfr,clrga,clrfa): Add profiling information.
@
text
@d1 4
@


1.12
log
@2003-09-11  Michael Snyder  <msnyder@@redhat.com>

        * frv.cpu: Typographical corrections.
@
text
@d1 8
@


1.11
log
@2003-09-09  Dave Brolley  <brolley@@redhat.com>

        * frv.cpu (media-dual-complex): Change UNIT to FMALL.
        (conditional-media-dual-complex, media-quad-complex): Likewise.
@
text
@d1 4
@


1.10
log
@2003-09-04  Dave Brolley  <brolley@@redhat.com>

        * frv.cpu (register-transfer): Pass in all attributes in on argument.
        Update all callers.
        (conditional-register-transfer): Ditto.
        (cache-preload): Ditto.
        (floating-point-conversion): Ditto.
        (floating-point-neg): Ditto.
        (float-abs): Ditto.
        (float-binary-op-s): Ditto.
        (conditional-float-binary-op): Ditto.
        (ne-float-binary-op): Ditto.
        (float-dual-arith): Ditto.
        (ne-float-dual-arith): Ditto.
@
text
@d1 5
@


1.9
log
@2003-09-03  Dave Brolley  <brolley@@redhat.com>

        * frv.opc (parse_A, parse_A0, parse_A1): New parse handlers.
        * frv.cpu (UNIT): Add IALL, FMALL, FMLOW, STORE, SCAN, DCPL, MDUALACC,
        MCLRACC-1.
        (A): Removed operand.
        (A0,A1): New operands replace operand A.
        (mnop): Now a real insn
        (mclracc): Removed insn.
        (mclracc-0, mclracc-1): New insns replace mclracc.
        (all insns): Use new UNIT attributes.
@
text
@d1 15
@


1.8
log
@(mbtoh): Replace input parameter to u-media-dual-expand and u-media-dual-btoh
with output parameter.
(cmbtoh): Add profiling hack.
@
text
@d1 12
@


1.7
log
@Fix spelling typo.
@
text
@d1 6
@


1.6
log
@	* frv.cpu: Add IDOC attribute.
@
text
@d1 4
@


1.5
log
@2003-06-06  Andrew Cagney  <cagney@@redhat.com>

	Contributed by Red Hat.
	* iq2000.cpu: New file.  Written by Ben Elliston, Jeff Johnston,
	Stan Cox, and Frank Ch. Eigler.
	* iq2000.opc: New file.  Written by Ben Elliston, Frank
	Ch. Eigler, Chris Moller, Jeff Johnston, and Stan Cox.
	* iq2000m.cpu: New file.  Written by Jeff Johnston.
	* iq10.cpu: New file.  Written by Jeff Johnston.
@
text
@d1 4
@


1.4
log
@Add code to handle even-numbered only register operands
@
text
@d1 10
@


1.3
log
@FRV: Use a signed 6-bit immediate value not unsigned for mdrotli insn.
Use maintainer mode to regenerate ports.
@
text
@d1 24
@


1.2
log
@2003-06-03  Andrew Cagney  <cagney@@redhat.com>

	Contributed by Red Hat.
	* frv.cpu: New file.  Written by Dave Brolley, Catherine Moore,
	and Eric Christopher.
	* frv.opc: New file.  Written by Catherine Moore, and Dave
	Brolley.
	* simplify.inc: New file.  Written by Doug Evans.
@
text
@d1 5
@


1.1
log
@2003-05-02  Andrew Cagney  <cagney@@redhat.com>

	* New file.
@
text
@d1 9
@

