\hypertarget{sd__spi_8c}{}\section{Src/sd\+\_\+spi.c File Reference}
\label{sd__spi_8c}\index{Src/sd\+\_\+spi.\+c@{Src/sd\+\_\+spi.\+c}}


S\+PI Slave Control.  


{\ttfamily \#include $<$stdio.\+h$>$}\newline
{\ttfamily \#include $<$stdlib.\+h$>$}\newline
{\ttfamily \#include $<$stdint.\+h$>$}\newline
{\ttfamily \#include $<$string.\+h$>$}\newline
{\ttfamily \#include \char`\"{}stm32f0xx\+\_\+hal.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}sd\+\_\+buffer.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}sd\+\_\+uart.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}sd\+\_\+spi.\+h\char`\"{}}\newline
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
static enum \mbox{\hyperlink{group___s_d___s_p_i___types_ga9ae67f7089a8196e9c6b74b8a6708c2e}{sd\+\_\+spi\+\_\+error}} \mbox{\hyperlink{group___s_d___s_p_i___functions_ga8f8403c9f68c9a623486a29cf8715fda}{sd\+\_\+spi\+\_\+rx\+\_\+isr}} (struct \mbox{\hyperlink{structsd__spi__dev}{sd\+\_\+spi\+\_\+dev}} $\ast$dev)
\begin{DoxyCompactList}\small\item\em Receive an amount of data in interrupt mode. \end{DoxyCompactList}\item 
static void \mbox{\hyperlink{group___s_d___s_p_i___functions_ga3515d67aa70e65e562b55011aface3b9}{sd\+\_\+spi\+\_\+error\+\_\+cb}} (struct \mbox{\hyperlink{structsd__spi__dev}{sd\+\_\+spi\+\_\+dev}} $\ast$dev)
\begin{DoxyCompactList}\small\item\em Handle S\+PI error interrupts. \end{DoxyCompactList}\item 
void {\bfseries sd\+\_\+spi2\+\_\+init} (void)
\item 
void \mbox{\hyperlink{group___s_d___s_p_i___functions_ga17f583be14b22caffa6c4e56dcd035ef}{H\+A\+L\+\_\+\+S\+P\+I\+\_\+\+Msp\+Init}} (S\+P\+I\+\_\+\+Handle\+Type\+Def $\ast$hspi)
\item 
void \mbox{\hyperlink{group___s_d___s_p_i___functions_gabadc4d4974af1afd943e8d13589068e1}{H\+A\+L\+\_\+\+S\+P\+I\+\_\+\+Msp\+De\+Init}} (S\+P\+I\+\_\+\+Handle\+Type\+Def $\ast$hspi)
\item 
enum \mbox{\hyperlink{group___s_d___s_p_i___types_ga9ae67f7089a8196e9c6b74b8a6708c2e}{sd\+\_\+spi\+\_\+error}} \mbox{\hyperlink{group___s_d___s_p_i___functions_gaf4898042003aea6ba58eb519eb115284}{sd\+\_\+spi\+\_\+dev\+\_\+init}} (struct \mbox{\hyperlink{structsd__spi__dev}{sd\+\_\+spi\+\_\+dev}} $\ast$dev, S\+P\+I\+\_\+\+Handle\+Type\+Def $\ast$spi)
\begin{DoxyCompactList}\small\item\em S\+PI Device Initialization Initialize S\+PI device structure. \end{DoxyCompactList}\item 
enum \mbox{\hyperlink{group___s_d___s_p_i___types_ga9ae67f7089a8196e9c6b74b8a6708c2e}{sd\+\_\+spi\+\_\+error}} \mbox{\hyperlink{group___s_d___s_p_i___functions_gad3e4aa819e8e76a92816be83ca2702c9}{sd\+\_\+spi\+\_\+rx\+\_\+init}} (struct \mbox{\hyperlink{structsd__spi__dev}{sd\+\_\+spi\+\_\+dev}} $\ast$dev, struct \mbox{\hyperlink{structsd__cbuf}{sd\+\_\+cbuf}} $\ast$rx\+\_\+buff)
\begin{DoxyCompactList}\small\item\em S\+PI Receive Interrupt Initialization Enable and prepare the S\+PI to receive on interrupt. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___s_d___s_p_i___functions_ga091c2e241f814bec60a92c7f97eb89ae}{sd\+\_\+spi\+\_\+irqhandler}} (struct \mbox{\hyperlink{structsd__spi__dev}{sd\+\_\+spi\+\_\+dev}} $\ast$dev)
\begin{DoxyCompactList}\small\item\em S\+PI Interrupt Handler Handle interrupt events on the spi peripheral. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Variables}
\begin{DoxyCompactItemize}
\item 
static uint8\+\_\+t {\bfseries spi\+\_\+pkt\+\_\+buff} \mbox{[}256\mbox{]}
\item 
S\+P\+I\+\_\+\+Handle\+Type\+Def {\bfseries hspi2}
\item 
struct \mbox{\hyperlink{structsd__spi__dev}{sd\+\_\+spi\+\_\+dev}} \mbox{\hyperlink{group___s_d___s_p_i___variables_gadd51200449660601f797966b98b18211}{spi2\+\_\+dev}}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
S\+PI Slave Control. 

\begin{DoxyAuthor}{Author}
R. Bush  \href{mailto:bush@krtkl.com}{\tt bush@krtkl.\+com} 
\end{DoxyAuthor}
\begin{DoxyVersion}{Version}
v1.\+0 
\end{DoxyVersion}
\begin{DoxyDate}{Date}
2016 March 28 
\end{DoxyDate}
\begin{DoxyCopyright}{Copyright}
Free\+B\+SD
\end{DoxyCopyright}
Copyright (c) 2016, krtkl inc. All rights reserved.

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met\+:


\begin{DoxyEnumerate}
\item Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.
\item Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.
\end{DoxyEnumerate}

T\+H\+IS S\+O\+F\+T\+W\+A\+RE IS P\+R\+O\+V\+I\+D\+ED BY T\+HE C\+O\+P\+Y\+R\+I\+G\+HT H\+O\+L\+D\+E\+RS A\+ND C\+O\+N\+T\+R\+I\+B\+U\+T\+O\+RS \char`\"{}\+A\+S I\+S\char`\"{} A\+ND A\+NY E\+X\+P\+R\+E\+SS OR I\+M\+P\+L\+I\+ED W\+A\+R\+R\+A\+N\+T\+I\+ES, I\+N\+C\+L\+U\+D\+I\+NG, B\+UT N\+OT L\+I\+M\+I\+T\+ED TO, T\+HE I\+M\+P\+L\+I\+ED W\+A\+R\+R\+A\+N\+T\+I\+ES OF M\+E\+R\+C\+H\+A\+N\+T\+A\+B\+I\+L\+I\+TY A\+ND F\+I\+T\+N\+E\+SS F\+OR A P\+A\+R\+T\+I\+C\+U\+L\+AR P\+U\+R\+P\+O\+SE A\+RE D\+I\+S\+C\+L\+A\+I\+M\+ED. IN NO E\+V\+E\+NT S\+H\+A\+LL T\+HE C\+O\+P\+Y\+R\+I\+G\+HT O\+W\+N\+ER OR C\+O\+N\+T\+R\+I\+B\+U\+T\+O\+RS BE L\+I\+A\+B\+LE F\+OR A\+NY D\+I\+R\+E\+CT, I\+N\+D\+I\+R\+E\+CT, I\+N\+C\+I\+D\+E\+N\+T\+AL, S\+P\+E\+C\+I\+AL, E\+X\+E\+M\+P\+L\+A\+RY, OR C\+O\+N\+S\+E\+Q\+U\+E\+N\+T\+I\+AL D\+A\+M\+A\+G\+ES (I\+N\+C\+L\+U\+D\+I\+NG, B\+UT N\+OT L\+I\+M\+I\+T\+ED TO, P\+R\+O\+C\+U\+R\+E\+M\+E\+NT OF S\+U\+B\+S\+T\+I\+T\+U\+TE G\+O\+O\+DS OR S\+E\+R\+V\+I\+C\+ES; L\+O\+SS OF U\+SE, D\+A\+TA, OR P\+R\+O\+F\+I\+TS; OR B\+U\+S\+I\+N\+E\+SS I\+N\+T\+E\+R\+R\+U\+P\+T\+I\+ON) H\+O\+W\+E\+V\+ER C\+A\+U\+S\+ED A\+ND ON A\+NY T\+H\+E\+O\+RY OF L\+I\+A\+B\+I\+L\+I\+TY, W\+H\+E\+T\+H\+ER IN C\+O\+N\+T\+R\+A\+CT, S\+T\+R\+I\+CT L\+I\+A\+B\+I\+L\+I\+TY, OR T\+O\+RT (I\+N\+C\+L\+U\+D\+I\+NG N\+E\+G\+L\+I\+G\+E\+N\+CE OR O\+T\+H\+E\+R\+W\+I\+SE) A\+R\+I\+S\+I\+NG IN A\+NY W\+AY O\+UT OF T\+HE U\+SE OF T\+H\+IS S\+O\+F\+T\+W\+A\+RE, E\+V\+EN IF A\+D\+V\+I\+S\+ED OF T\+HE P\+O\+S\+S\+I\+B\+I\+L\+I\+TY OF S\+U\+CH D\+A\+M\+A\+GE.

The views and conclusions contained in the software and documentation are those of the authors and should not be interpreted as representing official policies, either expressed or implied, of the Free\+B\+SD Project. 