
---------- Begin Simulation Statistics ----------
simSeconds                                   0.155969                       # Number of seconds simulated (Second)
simTicks                                 155968504371                       # Number of ticks simulated (Tick)
finalTick                                5609003272776                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   8105.14                       # Real time elapsed on the host (Second)
hostTickRate                                 19243156                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   12820872                       # Number of bytes of host memory used (Byte)
simInsts                                   3659807786                       # Number of instructions simulated (Count)
simOps                                     7513712739                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   451541                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     927030                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
board.cache_hierarchy.ruby_system.delayHistogram::bucket_size            8                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram::max_bucket           79                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram::samples      5344374                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram::mean     0.552521                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram::stdev     2.068428                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram |     5040006     94.30%     94.30% |      297694      5.57%     99.88% |        5787      0.11%     99.98% |         625      0.01%    100.00% |         172      0.00%    100.00% |          68      0.00%    100.00% |          20      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram::total      5344374                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::samples    360328135                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::mean     1.437055                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::gmean     1.296112                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::stdev     0.904950                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr |   246156605     68.31%     68.31% |   107459583     29.82%     98.14% |     5680499      1.58%     99.71% |      171579      0.05%     99.76% |      145354      0.04%     99.80% |       60918      0.02%     99.82% |      218110      0.06%     99.88% |      309238      0.09%     99.96% |      126249      0.04%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::total    360328135                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::bucket_size          256                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::max_bucket         2559                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::samples    363231084                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::mean     1.278804                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::gmean     1.018233                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::stdev     7.845165                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr |   363207600     99.99%     99.99% |       16456      0.00%    100.00% |        1404      0.00%    100.00% |        1223      0.00%    100.00% |        4275      0.00%    100.00% |          87      0.00%    100.00% |          39      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::total    363231084                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::bucket_size          128                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::max_bucket         1279                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::samples    362144874                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::mean     1.009953                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::gmean     1.006725                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::stdev     0.266900                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr |   362144524    100.00%    100.00% |         321      0.00%    100.00% |          19      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           3      0.00%    100.00% |           2      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::total    362144874                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::bucket_size          256                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::max_bucket         2559                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::samples      1086210                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::mean    90.914332                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::gmean    45.044513                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::stdev   111.798751                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr |     1062755     97.84%     97.84% |       16434      1.51%     99.35% |        1404      0.13%     99.48% |        1221      0.11%     99.60% |        4270      0.39%     99.99% |          87      0.01%    100.00% |          39      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::total      1086210                       (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::bucket_size            8                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::max_bucket           79                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::samples      2346629                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::mean     1.007158                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::stdev     2.728172                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0 |     2074062     88.38%     88.38% |      268305     11.43%     99.82% |        3824      0.16%     99.98% |         299      0.01%     99.99% |          84      0.00%    100.00% |          37      0.00%    100.00% |          16      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::total      2346629                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::bucket_size            8                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::max_bucket           79                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::samples      2872061                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::mean     0.205220                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::stdev     1.255848                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1 |     2840260     98.89%     98.89% |       29389      1.02%     99.92% |        1963      0.07%     99.98% |         326      0.01%    100.00% |          88      0.00%    100.00% |          31      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::total      2872061                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::bucket_size            1                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::max_bucket            9                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::samples       125684                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::mean     0.000382                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::stdev     0.028763                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2 |      125661     99.98%     99.98% |           0      0.00%     99.98% |          22      0.02%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::total       125684                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.Fetch |      262391     50.11%     50.11% |      261272     49.89%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.Fetch::total       523663                       (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.Data |      110780     49.80%     49.80% |      111663     50.20%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.Data::total       222443                       (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.Memory_Data |      262552     50.12%     50.12% |      261295     49.88%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.Memory_Data::total       523847                       (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.Memory_Ack |      141977     49.84%     49.84% |      142862     50.16%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.Memory_Ack::total       284839                       (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.DMA_READ |         201     85.90%     85.90% |          33     14.10%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.DMA_READ::total          234                       (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.DMA_WRITE |       31200     50.00%     50.00% |       31200     50.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.DMA_WRITE::total        62400                       (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.CleanReplacement |      151611     50.33%     50.33% |      149609     49.67%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.CleanReplacement::total       301220                       (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.I.Fetch |      262391     50.11%     50.11% |      261272     49.89%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.I.Fetch::total       523663                       (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.I.DMA_READ |         161     87.03%     87.03% |          24     12.97%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.I.DMA_READ::total          185                       (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.I.DMA_WRITE |       31197     50.00%     50.00% |       31200     50.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.I.DMA_WRITE::total        62397                       (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.ID.Memory_Data |         161     87.03%     87.03% |          24     12.97%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.ID.Memory_Data::total          185                       (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.ID_W.Memory_Ack |       31197     50.00%     50.00% |       31200     50.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.ID_W.Memory_Ack::total        62397                       (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.M.Data |      110737     49.79%     49.79% |      111654     50.21%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.M.Data::total       222391                       (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.M.DMA_READ |          40     81.63%     81.63% |           9     18.37%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.M.DMA_READ::total           49                       (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.M.DMA_WRITE |           3    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.M.DMA_WRITE::total            3                       (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.M.CleanReplacement |      151611     50.33%     50.33% |      149609     49.67%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.M.CleanReplacement::total       301220                       (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.IM.Memory_Data |      262391     50.11%     50.11% |      261271     49.89%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.IM.Memory_Data::total       523662                       (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.MI.Memory_Ack |      110737     49.79%     49.79% |      111653     50.21%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.MI.Memory_Ack::total       222390                       (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.M_DRD.Data |          40     81.63%     81.63% |           9     18.37%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.M_DRD.Data::total           49                       (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.M_DRDI.Memory_Ack |          40     81.63%     81.63% |           9     18.37%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.M_DRDI.Memory_Ack::total           49                       (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.M_DWR.Data |           3    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.M_DWR.Data::total            3                       (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.M_DWRI.Memory_Ack |           3    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.M_DWRI.Memory_Ack::total            3                       (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.ReadRequest |         234    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.ReadRequest::total          234                       (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.WriteRequest |       62400    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.WriteRequest::total        62400                       (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.Data |         234    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.Data::total          234                       (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.Ack |       62400    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.Ack::total        62400                       (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.READY.ReadRequest |         234    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.READY.ReadRequest::total          234                       (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.READY.WriteRequest |       62400    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.READY.WriteRequest::total        62400                       (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.BUSY_RD.Data |         234    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.BUSY_RD.Data::total          234                       (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.BUSY_WR.Ack |       62400    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.BUSY_WR.Ack::total        62400                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Load |   130001029     99.87%     99.87% |      175113      0.13%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Load::total    130176142                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Ifetch |   127761492     99.88%     99.88% |      148121      0.12%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Ifetch::total    127909613                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Store |   105010508     99.87%     99.87% |      134926      0.13%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Store::total    105145434                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Inv |       76963     63.96%     63.96% |       43360     36.04%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Inv::total       120323                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.L1_Replacement |     1012485     97.23%     97.23% |       28844      2.77%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.L1_Replacement::total      1041329                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Fwd_GETX |         928     80.70%     80.70% |         222     19.30%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Fwd_GETX::total         1150                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Fwd_GETS |        3064     72.76%     72.76% |        1147     27.24%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Fwd_GETS::total         4211                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Data |         172     96.09%     96.09% |           7      3.91%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Data::total          179                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Data_Exclusive |      394003     97.39%     97.39% |       10578      2.61%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Data_Exclusive::total       404581                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.DataS_fromL1 |        1147     27.24%     27.24% |        3064     72.76%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.DataS_fromL1::total         4211                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Data_all_Acks |      636599     94.20%     94.20% |       39162      5.80%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Data_all_Acks::total       675761                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Ack |         679     45.91%     45.91% |         800     54.09%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Ack::total         1479                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Ack_all |         850     51.30%     51.30% |         807     48.70%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Ack_all::total         1657                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.WB_Ack |      611847     99.66%     99.66% |        2094      0.34%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.WB_Ack::total       613941                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Load |      399297     98.91%     98.91% |        4415      1.09%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Load::total       403712                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Ifetch |      383465     94.33%     94.33% |       23038      5.67%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Ifetch::total       406503                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Store |      229711     99.40%     99.40% |        1376      0.60%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Store::total       231087                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Inv |       48654     84.78%     84.78% |        8735     15.22%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Inv::total        57389                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Load |        6902     41.80%     41.80% |        9609     58.20%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Load::total        16511                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Ifetch |       10319     47.33%     47.33% |       11482     52.67%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Ifetch::total        21801                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Store |        2228     43.52%     43.52% |        2891     56.48%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Store::total         5119                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.L1_Replacement |        9792     47.41%     47.41% |       10862     52.59%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.L1_Replacement::total        20654                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Load |       89163     77.99%     77.99% |       25169     22.01%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Load::total       114332                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Ifetch |   127367707     99.91%     99.91% |      113601      0.09%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Ifetch::total    127481308                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Store |         678     45.87%     45.87% |         800     54.13%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Store::total         1478                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Inv |       17535     43.86%     43.86% |       22443     56.14%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Inv::total        39978                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.L1_Replacement |      390833     96.10%     96.10% |       15873      3.90%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.L1_Replacement::total       406706                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Load |    35426241     99.88%     99.88% |       41285      0.12%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Load::total     35467526                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Store |       37142     94.14%     94.14% |        2312      5.86%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Store::total        39454                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Inv |        4994     45.41%     45.41% |        6003     54.59%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Inv::total        10997                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.L1_Replacement |      350119     99.62%     99.62% |        1336      0.38%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.L1_Replacement::total       351455                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Fwd_GETX |          84     38.36%     38.36% |         135     61.64%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Fwd_GETX::total          219                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Fwd_GETS |        1663     67.74%     67.74% |         792     32.26%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Fwd_GETS::total         2455                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Load |    94079336     99.90%     99.90% |       94634      0.10%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Load::total     94173970                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Store |   104740737     99.88%     99.88% |      127547      0.12%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Store::total    104868284                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Inv |        5779     48.33%     48.33% |        6179     51.67%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Inv::total        11958                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.L1_Replacement |      261729     99.71%     99.71% |         758      0.29%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.L1_Replacement::total       262487                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Fwd_GETX |         844     90.66%     90.66% |          87      9.34%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Fwd_GETX::total          931                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Fwd_GETS |        1401     79.78%     79.78% |         355     20.22%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Fwd_GETS::total         1756                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.Inv |           1    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.Inv::total            1                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.L1_Replacement |          10     40.00%     40.00% |          15     60.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.L1_Replacement::total           25                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.Data_Exclusive |      394003     97.39%     97.39% |       10578      2.61%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.Data_Exclusive::total       404581                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.DataS_fromL1 |        1147     27.24%     27.24% |        3064     72.76%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.DataS_fromL1::total         4211                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.Data_all_Acks |      404831     92.06%     92.06% |       34902      7.94%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.Data_all_Acks::total       439733                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.L1_Replacement |           2    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.L1_Replacement::total            2                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.Data |         172     96.09%     96.09% |           7      3.91%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.Data::total          179                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.Data_all_Acks |      231767     98.20%     98.20% |        4260      1.80%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.Data_all_Acks::total       236027                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.Ack |           1    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.Ack::total            1                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SM.Ack |         678     45.87%     45.87% |         800     54.13%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SM.Ack::total         1478                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SM.Ack_all |         850     51.30%     51.30% |         807     48.70%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SM.Ack_all::total         1657                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS_I.Data_all_Acks |           1    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS_I.Data_all_Acks::total            1                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Load |          90     98.90%     98.90% |           1      1.10%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Load::total           91                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Ifetch |           1    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Ifetch::total            1                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Store |          12    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Store::total           12                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.WB_Ack |      611847     99.66%     99.66% |        2094      0.34%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.WB_Ack::total       613941                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_GET_INSTR       428393      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_GETS       420289      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_GETX       236234      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_UPGRADE         1478      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_PUTX       613942      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L2_Replacement       213436      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L2_Replacement_clean       310175      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Mem_Data       523662      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Mem_Ack       523662      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.WB_Data        13714      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.WB_Data_clean         2455      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Ack        13776      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Ack_all        92931      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Unblock         4211      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Exclusive_Unblock       642265      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MEM_Inv          104      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.NP.L1_GET_INSTR        79349      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.NP.L1_GETS       241294      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.NP.L1_GETX       203020      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_GET_INSTR       348951      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_GETS        11430      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_GETX          180      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_UPGRADE         1478      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L2_Replacement          442      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L2_Replacement_clean        81492      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L1_GET_INSTR            2      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L1_GETS       163288      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L1_GETX        31856      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L2_Replacement       209737      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L2_Replacement_clean       209032      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.MEM_Inv            5      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L1_GETS         4211      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L1_GETX         1150      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L1_PUTX       613942      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L2_Replacement         3257      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L2_Replacement_clean        19651      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.MEM_Inv           47      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M_I.L1_GET_INSTR           87      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M_I.L1_GETS           66      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M_I.L1_GETX           28      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M_I.Mem_Ack       523662      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M_I.MEM_Inv            5      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_I.WB_Data         3002      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_I.Ack_all          302      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_I.MEM_Inv           47      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MCT_I.WB_Data         8956      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MCT_I.Ack_all        10695      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.I_I.L1_GET_INSTR            2      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.I_I.Ack        13336      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.I_I.Ack_all        81492      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.S_I.Ack          440      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.S_I.Ack_all          442      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.ISS.Mem_Data       241293      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.IS.L1_GET_INSTR            2      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.IS.Mem_Data        79349      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.IM.Mem_Data       203020      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS_MB.Exclusive_Unblock         1658      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_MB.Exclusive_Unblock       640607      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IIB.WB_Data         1755      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IIB.WB_Data_clean         2454      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IIB.Unblock            2      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IB.WB_Data            1      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IB.WB_Data_clean            1      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_SB.Unblock         4209      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::bucket_size          256                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::max_bucket         2559                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::samples    130176050                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::mean     1.342372                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::gmean     1.013245                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::stdev     9.035387                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr |   130165909     99.99%     99.99% |        6242      0.00%    100.00% |         964      0.00%    100.00% |         859      0.00%    100.00% |        2018      0.00%    100.00% |          42      0.00%    100.00% |          16      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::total    130176050                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::samples    129755828                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::mean     1.000045                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::gmean     1.000031                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::stdev     0.006716                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr |           0      0.00%      0.00% |   129749976    100.00%    100.00% |        5852      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::total    129755828                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::bucket_size          256                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::max_bucket         2559                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::samples       420222                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::mean   107.045702                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::gmean    58.352399                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::stdev   118.661144                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr |      410081     97.59%     97.59% |        6242      1.49%     99.07% |         964      0.23%     99.30% |         859      0.20%     99.51% |        2018      0.48%     99.99% |          42      0.01%    100.00% |          16      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::total       420222                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::bucket_size          256                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::max_bucket         2559                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::samples     98989318                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::mean     1.368386                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::gmean     1.031842                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::stdev     8.940480                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr |    98979610     99.99%     99.99% |        7516      0.01%    100.00% |         325      0.00%    100.00% |         242      0.00%    100.00% |        1582      0.00%    100.00% |          26      0.00%    100.00% |          17      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::total     98989318                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::bucket_size          128                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::max_bucket         1279                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::samples     98766334                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::mean     1.030180                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::gmean     1.020816                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::stdev     0.348973                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr |    98766199    100.00%    100.00% |         126      0.00%    100.00% |           5      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::total     98766334                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::bucket_size          256                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::max_bucket         2559                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::samples       222984                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::mean   151.170241                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::gmean   120.322762                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::stdev   113.750443                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr |      213285     95.65%     95.65% |        7510      3.37%     99.02% |         325      0.15%     99.16% |         240      0.11%     99.27% |        1581      0.71%     99.98% |          26      0.01%     99.99% |          17      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::total       222984                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::bucket_size          256                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::max_bucket         2559                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::samples    127909612                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::mean     1.145236                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::gmean     1.010270                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::stdev     5.275846                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr |   127906227    100.00%    100.00% |        2517      0.00%    100.00% |         112      0.00%    100.00% |         113      0.00%    100.00% |         619      0.00%    100.00% |          18      0.00%    100.00% |           6      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::total    127909612                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::samples    127481308                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::mean     1.000000                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::gmean     1.000000                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::stdev     0.000153                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |   127481305    100.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::total    127481308                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size          256                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket         2559                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::samples       428304                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::mean    44.373636                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::gmean    21.144412                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::stdev    80.234727                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr |      424919     99.21%     99.21% |        2517      0.59%     99.80% |         112      0.03%     99.82% |         113      0.03%     99.85% |         619      0.14%     99.99% |          18      0.00%    100.00% |           6      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::total       428304                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::bucket_size          128                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::max_bucket         1279                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::samples      6029382                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::mean     1.210921                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::gmean     1.072142                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::stdev     5.030447                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr |     6026183     99.95%     99.95% |        3043      0.05%    100.00% |          78      0.00%    100.00% |          44      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           2      0.00%    100.00% |          13      0.00%    100.00% |          18      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::total      6029382                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size          128                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket         1279                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::samples      6020651                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::mean     1.102562                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.066624                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::stdev     1.501902                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr |     6020438    100.00%    100.00% |         193      0.00%    100.00% |          14      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           3      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::total      6020651                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size          128                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket         1279                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::samples         8731                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::mean    75.932883                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::gmean    37.629642                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::stdev   101.633822                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr |        5745     65.80%     65.80% |        2850     32.64%     98.44% |          64      0.73%     99.18% |          42      0.48%     99.66% |           1      0.01%     99.67% |           0      0.00%     99.67% |           0      0.00%     99.67% |           2      0.02%     99.69% |          10      0.11%     99.81% |          17      0.19%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::total         8731                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::bucket_size          256                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::max_bucket         2559                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::samples        63361                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::mean     7.102192                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::gmean     1.379118                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::stdev    39.167821                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr |       63267     99.85%     99.85% |          59      0.09%     99.94% |           2      0.00%     99.95% |           7      0.01%     99.96% |          25      0.04%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::total        63361                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size           32                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket          319                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::samples        57392                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::mean     1.007545                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::gmean     1.000259                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::stdev     1.068817                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr |       57389     99.99%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           1      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::total        57392                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size          256                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket         2559                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::samples         5969                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::mean    65.702295                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::gmean    30.254454                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::stdev   111.733672                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr |        5875     98.43%     98.43% |          59      0.99%     99.41% |           2      0.03%     99.45% |           7      0.12%     99.56% |          25      0.42%     99.98% |           1      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::total         5969                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::samples        63361                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::mean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::gmean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr |           0      0.00%      0.00% |       63361    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::total        63361                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::samples        63361                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::mean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::gmean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr |           0      0.00%      0.00% |       63361    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::total        63361                       (Unspecified)
board.cache_hierarchy.ruby_system.directory_controllers0.power_state.pwrStateResidencyTicks::UNDEFINED 5609003272776                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.directory_controllers0.requestToDir.m_msg_count       293792                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.directory_controllers0.requestToDir.m_buf_msgs     0.000627                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.directory_controllers0.requestToMemory.m_msg_count       404529                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.directory_controllers0.requestToMemory.m_buf_msgs     0.005011                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.directory_controllers0.requestToMemory.m_stall_time    646877730                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.directory_controllers0.requestToMemory.m_avg_stall_time  1599.088644                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.directory_controllers0.responseFromDir.m_msg_count       556226                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.directory_controllers0.responseFromDir.m_buf_msgs     0.001188                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.directory_controllers0.responseFromMemory.m_msg_count       404529                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.directory_controllers0.responseFromMemory.m_buf_msgs     0.001441                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.directory_controllers0.responseToDir.m_msg_count       262391                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.directory_controllers0.responseToDir.m_buf_msgs     0.000560                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.directory_controllers1.power_state.pwrStateResidencyTicks::UNDEFINED 5609003272776                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.directory_controllers1.requestToDir.m_msg_count       292505                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.directory_controllers1.requestToDir.m_buf_msgs     0.000625                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.directory_controllers1.requestToMemory.m_msg_count       404159                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.directory_controllers1.requestToMemory.m_buf_msgs     0.005044                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.directory_controllers1.requestToMemory.m_stall_time    652117604                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.directory_controllers1.requestToMemory.m_avg_stall_time  1613.517462                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.directory_controllers1.responseFromDir.m_msg_count       553784                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.directory_controllers1.responseFromDir.m_buf_msgs     0.001182                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.directory_controllers1.responseFromMemory.m_msg_count       404157                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.directory_controllers1.responseFromMemory.m_buf_msgs     0.001441                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.directory_controllers1.responseToDir.m_msg_count       261272                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.directory_controllers1.responseToDir.m_buf_msgs     0.000558                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.dma_controllers0.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 5609003272776                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.dma_controllers0.mandatoryQueue.m_msg_count        62634                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.dma_controllers0.mandatoryQueue.m_buf_msgs     0.000136                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.dma_controllers0.power_state.pwrStateResidencyTicks::UNDEFINED 5609003272776                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.dma_controllers0.requestToDir.m_msg_count        62634                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.dma_controllers0.requestToDir.m_buf_msgs     0.000802                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.dma_controllers0.responseFromDir.m_msg_count        62634                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.dma_controllers0.responseFromDir.m_buf_msgs     0.000134                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.dma_controllers1.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 5609003272776                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.dma_controllers1.power_state.pwrStateResidencyTicks::UNDEFINED 5609003272776                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers0.fullyBusyCycles      3353936                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::samples      1726252                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::mean     0.308764                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::stdev     1.541184                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::0-7      1696624     98.28%     98.28% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::8-15        27427      1.59%     99.87% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::16-23         1787      0.10%     99.98% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::24-31          297      0.02%     99.99% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::32-39           83      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::40-47           30      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::48-55            4      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::total      1726252                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.L1Dcache.m_demand_hits    234372619                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.L1Dcache.m_demand_misses       638816                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.L1Dcache.m_demand_accesses    235011435                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.L1Icache.m_demand_hits    127367707                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.L1Icache.m_demand_misses       393784                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.L1Icache.m_demand_accesses    127761491                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.mandatoryQueue.m_msg_count    362772926                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers0.mandatoryQueue.m_buf_msgs     0.777631                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers0.mandatoryQueue.m_stall_time    199601865                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.l1_controllers0.mandatoryQueue.m_stall_count          115                       # Number of times messages were stalled (Count)
board.cache_hierarchy.ruby_system.l1_controllers0.mandatoryQueue.m_avg_stall_time     0.550212                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.l1_controllers0.power_state.pwrStateResidencyTicks::UNDEFINED 5609003272776                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.requestFromL1Cache.m_msg_count      1644448                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers0.requestFromL1Cache.m_buf_msgs     0.007022                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers0.requestToL1Cache.m_msg_count        80955                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers0.requestToL1Cache.m_buf_msgs    67.000173                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers0.responseFromL1Cache.m_msg_count        84019                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers0.responseFromL1Cache.m_buf_msgs     0.000359                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers0.responseToL1Cache.m_msg_count      1645297                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers0.responseToL1Cache.m_buf_msgs     0.003513                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 5609003272776                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers0.unblockFromL1Cache.m_msg_count       627767                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers0.unblockFromL1Cache.m_buf_msgs     0.001340                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers1.fullyBusyCycles         2057                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::samples       101241                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::mean     0.116514                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::stdev     1.034689                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::0-7       100604     99.37%     99.37% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::8-15          516      0.51%     99.88% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::16-23          105      0.10%     99.98% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::24-31           12      0.01%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::32-39            4      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::total       101241                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.L1Dcache.m_demand_hits       290947                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.L1Dcache.m_demand_misses        19091                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.L1Dcache.m_demand_accesses       310038                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.L1Icache.m_demand_hits       113601                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.L1Icache.m_demand_misses        34520                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.L1Icache.m_demand_accesses       148121                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.mandatoryQueue.m_msg_count       458159                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers1.mandatoryQueue.m_buf_msgs     0.000982                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers1.mandatoryQueue.m_stall_time       416583                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.l1_controllers1.mandatoryQueue.m_stall_count           16                       # Number of times messages were stalled (Count)
board.cache_hierarchy.ruby_system.l1_controllers1.mandatoryQueue.m_avg_stall_time     0.909254                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.l1_controllers1.power_state.pwrStateResidencyTicks::UNDEFINED 5609003272776                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.requestFromL1Cache.m_msg_count        55705                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers1.requestFromL1Cache.m_buf_msgs     0.000238                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers1.requestToL1Cache.m_msg_count        44729                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers1.requestToL1Cache.m_buf_msgs    66.000095                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers1.responseFromL1Cache.m_msg_count        45876                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers1.responseFromL1Cache.m_buf_msgs     0.000196                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers1.responseToL1Cache.m_msg_count        56512                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers1.responseToL1Cache.m_buf_msgs     0.000121                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 5609003272776                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers1.unblockFromL1Cache.m_msg_count        18709                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers1.unblockFromL1Cache.m_buf_msgs     0.000040                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers.fullyBusyCycles          494                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::samples      3516881                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::mean     0.684720                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::stdev     2.291894                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::0-7      3242778     92.21%     92.21% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::8-15       269751      7.67%     99.88% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::16-23         3895      0.11%     99.99% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::24-31          316      0.01%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::32-39           85      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::40-47           38      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::48-55           16      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::56-63            2      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::total      3516881                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.DirRequestFromL2Cache.m_msg_count       523663                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers.DirRequestFromL2Cache.m_buf_msgs     0.002236                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers.L1RequestFromL2Cache.m_msg_count       111908                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers.L1RequestFromL2Cache.m_buf_msgs     0.000239                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers.L1RequestToL2Cache.m_msg_count      1700153                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers.L1RequestToL2Cache.m_buf_msgs     0.003637                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers.L1RequestToL2Cache.m_stall_time      1038960                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.l2_controllers.L1RequestToL2Cache.m_stall_count          183                       # Number of times messages were stalled (Count)
board.cache_hierarchy.ruby_system.l2_controllers.L1RequestToL2Cache.m_avg_stall_time     0.611098                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.l2_controllers.L2cache.m_demand_hits       557185                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.L2cache.m_demand_misses       529026                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.L2cache.m_demand_accesses      1086211                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.power_state.pwrStateResidencyTicks::UNDEFINED 5609003272776                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l2_controllers.responseFromL2Cache.m_msg_count      2218452                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers.responseFromL2Cache.m_buf_msgs     0.007041                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers.responseToL2Cache.m_msg_count      1170252                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers.responseToL2Cache.m_buf_msgs     0.002499                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers.unblockToL2Cache.m_msg_count       646476                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers.unblockToL2Cache.m_buf_msgs     0.001380                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.msg_count.Control    200294732                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Control   1602357856                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Request_Control     30966782                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Request_Control    247734256                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Response_Data    224116727                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Response_Data  16136404344                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Response_Control    272053817                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Response_Control   2176430536                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Writeback_Data     33049108                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Writeback_Data   2379535776                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Writeback_Control     40335128                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Writeback_Control    322681024                       (Unspecified)
board.cache_hierarchy.ruby_system.network.int_links0.buffers1.m_msg_count         4799                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links0.buffers1.m_buf_msgs     0.000010                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links1.buffers0.m_msg_count      1644448                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links1.buffers0.m_buf_msgs     0.003511                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links1.buffers1.m_msg_count        79220                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links1.buffers1.m_buf_msgs     0.000169                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links1.buffers2.m_msg_count       627767                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links1.buffers2.m_buf_msgs     0.001340                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links12.buffers1.m_msg_count      1643078                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links12.buffers1.m_buf_msgs     0.003508                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links12.buffers2.m_msg_count        80955                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links12.buffers2.m_buf_msgs     0.000173                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links13.buffers1.m_msg_count        51713                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links13.buffers1.m_buf_msgs     0.000110                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links13.buffers2.m_msg_count        44729                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links13.buffers2.m_buf_msgs     0.000095                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links14.buffers0.m_msg_count       262391                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links14.buffers0.m_buf_msgs     0.000560                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links14.buffers1.m_msg_count       262391                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links14.buffers1.m_buf_msgs     0.000560                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links15.buffers0.m_msg_count       261272                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links15.buffers0.m_buf_msgs     0.000558                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links15.buffers1.m_msg_count       261272                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links15.buffers1.m_buf_msgs     0.000558                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links20.buffers1.m_msg_count       524825                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links20.buffers1.m_buf_msgs     0.001121                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links22.buffers1.m_msg_count        31401                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links22.buffers1.m_buf_msgs     0.000067                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links26.buffers1.m_msg_count       522551                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links26.buffers1.m_buf_msgs     0.001116                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links28.buffers1.m_msg_count        31233                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links28.buffers1.m_buf_msgs     0.000067                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links33.buffers0.m_msg_count        31401                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links33.buffers0.m_buf_msgs     0.000067                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links34.buffers0.m_msg_count        31233                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links34.buffers0.m_buf_msgs     0.000067                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links6.buffers1.m_msg_count         2220                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links6.buffers1.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links7.buffers0.m_msg_count        55705                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links7.buffers0.m_buf_msgs     0.000119                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links7.buffers1.m_msg_count        43656                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links7.buffers1.m_buf_msgs     0.000093                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links7.buffers2.m_msg_count        18709                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links7.buffers2.m_buf_msgs     0.000040                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.power_state.pwrStateResidencyTicks::UNDEFINED 5609003272776                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers0.percent_links_utilized     8.672035                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Control::0     40016331                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Control::0    320130648                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Request_Control::2      8323541                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Request_Control::2     66588328                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Response_Data::1     40615364                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Response_Data::1   2924306208                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Response_Control::1     28016038                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Response_Control::2     21772087                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Response_Control::1    224128304                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Response_Control::2    174176696                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Writeback_Data::0     10124442                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Writeback_Data::1       412664                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Writeback_Data::0    728959824                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Writeback_Data::1     29711808                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Writeback_Control::0     10145435                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Writeback_Control::0     81163480                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers1.m_msg_count     60398631                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers1.m_buf_msgs     0.003586                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers0.port_buffers1.m_stall_time       429237                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers1.m_avg_stall_time     0.007107                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers0.port_buffers2.m_msg_count      8323541                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers2.m_buf_msgs     0.000494                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers0.port_buffers2.m_stall_time        86580                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers2.m_avg_stall_time     0.010402                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers0.port_buffers4.m_msg_count       489864                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers4.m_buf_msgs     0.000029                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers0.port_buffers4.m_stall_time       543789                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers4.m_avg_stall_time     1.110082                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers0.port_buffers6.m_msg_count     60286208                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers6.m_buf_msgs     0.005994                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers0.port_buffers6.m_stall_time  13544872236                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers6.m_avg_stall_time   224.676135                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers0.port_buffers7.m_msg_count      8155571                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers7.m_buf_msgs     0.000485                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers0.port_buffers7.m_stall_time      3103227                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers7.m_avg_stall_time     0.380504                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers0.port_buffers8.m_msg_count     21772087                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers8.m_buf_msgs     0.001293                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers0.port_buffers8.m_stall_time        29304                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers8.m_avg_stall_time     0.001346                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED 5609003272776                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.acc_link_utilization    193997386                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.link_utilization    41.419343                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.total_msg_count     68722172                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.total_msg_bytes   3103958176                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.total_data_msg_bytes   2554180800                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.total_msg_wait_time       515817                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.total_bw_sat_cy    159636519                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.avg_msg_wait_time     0.007506                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.avg_bandwidth        18.53                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.avg_useful_bandwidth        15.25                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.msg_count.Request_Control::2      8323541                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.msg_bytes.Request_Control::2     66588328                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.msg_count.Response_Data::1     39909075                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.msg_bytes.Response_Data::1   2873453400                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.msg_count.Response_Control::1     20489556                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.msg_bytes.Response_Control::1    163916448                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.acc_link_utilization      1782512                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.link_utilization     0.380575                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.total_msg_count       489864                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.total_msg_bytes     28520192                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.total_data_msg_bytes     24601280                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.total_msg_wait_time       543789                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.total_bw_sat_cy      1537645                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.avg_msg_wait_time     1.110082                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.avg_bandwidth         0.17                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.avg_useful_bandwidth         0.15                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_count.Response_Data::1       384395                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_bytes.Response_Data::1     27676440                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_count.Response_Control::1       105469                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_bytes.Response_Control::1       843752                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle02.acc_link_utilization     88542933                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers0.throttle02.link_utilization    18.904327                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers0.throttle02.total_msg_count     90213866                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers0.throttle02.total_msg_bytes   1416686928                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers0.throttle02.total_data_msg_bytes    694976000                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers0.throttle02.total_msg_wait_time  13548004767                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers0.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers0.throttle02.total_bw_sat_cy     43486455                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers0.throttle02.avg_msg_wait_time   150.176523                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers0.throttle02.avg_bandwidth         8.46                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers0.throttle02.avg_useful_bandwidth         4.15                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers0.throttle02.msg_count.Control::0     40016331                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle02.msg_bytes.Control::0    320130648                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle02.msg_count.Response_Data::1       321894                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle02.msg_bytes.Response_Data::1     23176368                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle02.msg_count.Response_Control::1      7421013                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle02.msg_count.Response_Control::2     21772087                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle02.msg_bytes.Response_Control::1     59368104                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle02.msg_bytes.Response_Control::2    174176696                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle02.msg_count.Writeback_Data::0     10124442                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle02.msg_count.Writeback_Data::1       412664                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle02.msg_bytes.Writeback_Data::0    728959824                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle02.msg_bytes.Writeback_Data::1     29711808                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle02.msg_count.Writeback_Control::0     10145435                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle02.msg_bytes.Writeback_Control::0     81163480                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle03.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers0.throttle03.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers0.throttle03.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers0.throttle03.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers0.throttle03.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers0.throttle03.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers0.throttle03.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers0.throttle03.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers0.throttle03.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers0.throttle03.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers0.throttle03.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers0.throttle04.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers0.throttle04.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers0.throttle04.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers0.throttle04.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers0.throttle04.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers0.throttle04.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers0.throttle04.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers0.throttle04.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers0.throttle04.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers0.throttle04.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers0.throttle04.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers0.throttle05.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers0.throttle05.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers0.throttle05.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers0.throttle05.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers0.throttle05.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers0.throttle05.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers0.throttle05.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers0.throttle05.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers0.throttle05.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers0.throttle05.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers0.throttle05.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers0.throttle06.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers0.throttle06.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers0.throttle06.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers0.throttle06.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers0.throttle06.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers0.throttle06.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers0.throttle06.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers0.throttle06.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers0.throttle06.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers0.throttle06.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers0.throttle06.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers1.percent_links_utilized     5.931047                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Control::0     28247401                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Control::0    225979208                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Request_Control::2      7159850                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Request_Control::2     57278800                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Response_Data::1     28653264                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Response_Data::1   2063035008                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Response_Control::1     19679902                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Response_Control::2     14565817                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Response_Control::1    157439216                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Response_Control::2    116526536                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Writeback_Data::0      5541403                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Writeback_Data::1       446045                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Writeback_Data::0    398981016                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Writeback_Data::1     32115240                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Writeback_Control::0      7493285                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Writeback_Control::0     59946280                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers1.m_msg_count     41387558                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers1.m_buf_msgs     0.002457                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers1.port_buffers1.m_stall_time       414585                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers1.m_avg_stall_time     0.010017                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers1.port_buffers2.m_msg_count      7159850                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers2.m_buf_msgs     0.000425                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers1.port_buffers2.m_stall_time        79587                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers2.m_avg_stall_time     0.011116                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers1.port_buffers4.m_msg_count       389934                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers4.m_buf_msgs     0.000023                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers1.port_buffers4.m_stall_time        49617                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers4.m_avg_stall_time     0.127245                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers1.port_buffers6.m_msg_count     41282089                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers6.m_buf_msgs     0.003771                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers1.port_buffers6.m_stall_time   7402409847                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers6.m_avg_stall_time   179.312870                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers1.port_buffers7.m_msg_count      7001719                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers7.m_buf_msgs     0.000417                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers1.port_buffers7.m_stall_time      4718610                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers7.m_avg_stall_time     0.673922                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers1.port_buffers8.m_msg_count     14565817                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers8.m_buf_msgs     0.000865                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers1.port_buffers8.m_stall_time         6660                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers8.m_avg_stall_time     0.000457                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED 5609003272776                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.acc_link_utilization    136849516                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.link_utilization    29.218007                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.total_msg_count     48547408                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.total_msg_bytes   2189592256                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.total_data_msg_bytes   1801212992                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.total_msg_wait_time       494172                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.total_bw_sat_cy    112575915                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.avg_msg_wait_time     0.010179                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.avg_bandwidth        13.07                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.avg_useful_bandwidth        10.76                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_count.Request_Control::2      7159850                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_bytes.Request_Control::2     57278800                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_count.Response_Data::1     28143953                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_bytes.Response_Data::1   2026364616                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_count.Response_Control::1     13243605                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_bytes.Response_Control::1    105948840                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.acc_link_utilization      1304999                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.link_utilization     0.278623                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.total_msg_count       389934                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.total_msg_bytes     20879984                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.total_data_msg_bytes     17760512                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.total_msg_wait_time        49617                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.total_bw_sat_cy      1110037                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.avg_msg_wait_time     0.127245                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.avg_bandwidth         0.12                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.avg_useful_bandwidth         0.11                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.msg_count.Response_Data::1       277508                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.msg_bytes.Response_Data::1     19980576                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.msg_count.Response_Control::1       112426                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.msg_bytes.Response_Control::1       899408                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.acc_link_utilization 56301816.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.link_utilization    12.020699                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.total_msg_count     62849625                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.total_msg_bytes    900829064                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.total_data_msg_bytes    398032064                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.total_msg_wait_time   7407135117                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.total_bw_sat_cy     24896419                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.avg_msg_wait_time   117.854882                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.avg_bandwidth         5.38                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.avg_useful_bandwidth         2.38                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.msg_count.Control::0     28247401                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.msg_bytes.Control::0    225979208                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.msg_count.Response_Data::1       231803                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.msg_bytes.Response_Data::1     16689816                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.msg_count.Response_Control::1      6323871                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.msg_count.Response_Control::2     14565817                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.msg_bytes.Response_Control::1     50590968                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.msg_bytes.Response_Control::2    116526536                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.msg_count.Writeback_Data::0      5541403                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.msg_count.Writeback_Data::1       446045                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.msg_bytes.Writeback_Data::0    398981016                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.msg_bytes.Writeback_Data::1     32115240                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.msg_count.Writeback_Control::0      7493285                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.msg_bytes.Writeback_Control::0     59946280                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle03.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers1.throttle03.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers1.throttle03.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers1.throttle03.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers1.throttle03.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers1.throttle03.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers1.throttle03.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers1.throttle03.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers1.throttle03.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers1.throttle03.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers1.throttle03.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers1.throttle04.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers1.throttle04.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers1.throttle04.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers1.throttle04.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers1.throttle04.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers1.throttle04.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers1.throttle04.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers1.throttle04.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers1.throttle04.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers1.throttle04.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers1.throttle04.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers1.throttle05.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers1.throttle05.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers1.throttle05.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers1.throttle05.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers1.throttle05.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers1.throttle05.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers1.throttle05.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers1.throttle05.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers1.throttle05.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers1.throttle05.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers1.throttle05.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers1.throttle06.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers1.throttle06.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers1.throttle06.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers1.throttle06.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers1.throttle06.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers1.throttle06.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers1.throttle06.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers1.throttle06.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers1.throttle06.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers1.throttle06.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers1.throttle06.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers2.percent_links_utilized    21.659090                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_count.Control::0    100147366                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Control::0    801178928                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_count.Request_Control::2     15483391                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Request_Control::2    123867128                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_count.Response_Data::1    111381985                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Response_Data::1   8019502920                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_count.Response_Control::1     99471110                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_count.Response_Control::2     36337904                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Response_Control::1    795768880                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Response_Control::2    290703232                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_count.Writeback_Data::0     15665845                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_count.Writeback_Data::1       858709                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Writeback_Data::0   1127940840                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Writeback_Data::1     61827048                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_count.Writeback_Control::0     17638720                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Writeback_Control::0    141109760                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers0.m_msg_count    101568297                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers0.m_buf_msgs     0.006194                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers2.port_buffers0.m_stall_time    920189889                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers0.m_avg_stall_time     9.059814                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers2.port_buffers1.m_msg_count     78925873                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers1.m_buf_msgs     0.004732                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers2.port_buffers1.m_stall_time    257430978                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers1.m_avg_stall_time     3.261680                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers2.port_buffers10.m_msg_count     16139013                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers10.m_buf_msgs     0.000961                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers2.port_buffers10.m_stall_time     15007644                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers10.m_avg_stall_time     0.929899                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers2.port_buffers12.m_msg_count     15742573                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers12.m_buf_msgs     0.002163                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers2.port_buffers12.m_stall_time   6890342094                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers12.m_avg_stall_time   437.688432                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers2.port_buffers13.m_msg_count     15740526                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers13.m_buf_msgs     0.000937                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers2.port_buffers13.m_stall_time     14110542                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers13.m_avg_stall_time     0.896447                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers2.port_buffers2.m_msg_count     36337904                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers2.m_buf_msgs     0.002158                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers2.port_buffers2.m_stall_time       980019                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers2.m_avg_stall_time     0.026970                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers2.port_buffers4.m_msg_count     60008698                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers4.m_buf_msgs     0.003579                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers2.port_buffers4.m_stall_time     93892347                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers4.m_avg_stall_time     1.564646                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers2.port_buffers5.m_msg_count      8323541                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers5.m_buf_msgs     0.000494                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers2.port_buffers5.m_stall_time        92241                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers5.m_avg_stall_time     0.011082                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers2.port_buffers7.m_msg_count     40897694                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers7.m_buf_msgs     0.002429                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers2.port_buffers7.m_stall_time      2740257                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers7.m_avg_stall_time     0.067003                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers2.port_buffers8.m_msg_count      7159850                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers8.m_buf_msgs     0.000425                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers2.port_buffers8.m_stall_time        76590                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers8.m_avg_stall_time     0.010697                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers2.port_buffers9.m_msg_count     16141061                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers9.m_buf_msgs     0.002217                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers2.port_buffers9.m_stall_time   7060192740                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers9.m_avg_stall_time   437.405741                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers2.power_state.pwrStateResidencyTicks::UNDEFINED 5609003272776                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.acc_link_utilization    304263573                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.link_utilization    64.961686                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.total_msg_count    216832074                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.total_msg_bytes   4868217168                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.total_data_msg_bytes   3133560576                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.total_msg_wait_time   1178600886                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.total_bw_sat_cy    196543500                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.avg_msg_wait_time     5.435547                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.avg_bandwidth        29.07                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.avg_useful_bandwidth        18.71                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_count.Control::0     68263732                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_bytes.Control::0    546109856                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_count.Response_Data::1     32437330                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_bytes.Response_Data::1   2335487760                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_count.Response_Control::1     45629834                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_count.Response_Control::2     36337904                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_bytes.Response_Control::1    365038672                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_bytes.Response_Control::2    290703232                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_count.Writeback_Data::0     15665845                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_count.Writeback_Data::1       858709                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_bytes.Writeback_Data::0   1127940840                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_bytes.Writeback_Data::1     61827048                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_count.Writeback_Control::0     17638720                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_bytes.Writeback_Control::0    141109760                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.acc_link_utilization 192692387.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.link_utilization    41.140720                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.total_msg_count     68332239                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.total_msg_bytes   3083078200                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.total_data_msg_bytes   2536420288                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.total_msg_wait_time     93984588                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.total_bw_sat_cy    158556532                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.avg_msg_wait_time     1.375406                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.avg_bandwidth        18.41                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.avg_useful_bandwidth        15.15                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.msg_count.Request_Control::2      8323541                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.msg_bytes.Request_Control::2     66588328                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.msg_count.Response_Data::1     39631567                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.msg_bytes.Response_Data::1   2853472824                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.msg_count.Response_Control::1     20377131                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.msg_bytes.Response_Control::1    163017048                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle02.acc_link_utilization    135067004                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers2.throttle02.link_utilization    28.837433                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers2.throttle02.total_msg_count     48057544                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers2.throttle02.total_msg_bytes   2161072064                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers2.throttle02.total_data_msg_bytes   1776611712                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers2.throttle02.total_msg_wait_time      2816847                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers2.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers2.throttle02.total_bw_sat_cy    111038827                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers2.throttle02.avg_msg_wait_time     0.058614                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers2.throttle02.avg_bandwidth        12.90                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers2.throttle02.avg_useful_bandwidth        10.61                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers2.throttle02.msg_count.Request_Control::2      7159850                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle02.msg_bytes.Request_Control::2     57278800                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle02.msg_count.Response_Data::1     27759558                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle02.msg_bytes.Response_Data::1   1998688176                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle02.msg_count.Response_Control::1     13138136                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle02.msg_bytes.Response_Control::1    105105088                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle03.acc_link_utilization     39507125                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers2.throttle03.link_utilization     8.434955                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers2.throttle03.total_msg_count     32280074                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers2.throttle03.total_msg_bytes    632114000                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers2.throttle03.total_data_msg_bytes    373873408                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers2.throttle03.total_msg_wait_time   7075200384                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers2.throttle03.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers2.throttle03.total_bw_sat_cy     23394589                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers2.throttle03.avg_msg_wait_time   219.181666                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers2.throttle03.avg_bandwidth         3.77                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers2.throttle03.avg_useful_bandwidth         2.23                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers2.throttle03.msg_count.Control::0     16141061                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle03.msg_bytes.Control::0    129128488                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle03.msg_count.Response_Data::1      5841772                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle03.msg_bytes.Response_Data::1    420607584                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle03.msg_count.Response_Control::1     10297241                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle03.msg_bytes.Response_Control::1     82377928                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle04.acc_link_utilization     38588578                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers2.throttle04.link_utilization     8.238841                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers2.throttle04.total_msg_count     31483099                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers2.throttle04.total_msg_bytes    617417304                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers2.throttle04.total_data_msg_bytes    365552512                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers2.throttle04.total_msg_wait_time   6904452636                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers2.throttle04.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers2.throttle04.total_bw_sat_cy     22873154                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers2.throttle04.avg_msg_wait_time   219.306639                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers2.throttle04.avg_bandwidth         3.69                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers2.throttle04.avg_useful_bandwidth         2.18                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers2.throttle04.msg_count.Control::0     15742573                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle04.msg_bytes.Control::0    125940584                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle04.msg_count.Response_Data::1      5711758                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle04.msg_bytes.Response_Data::1    411246576                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle04.msg_count.Response_Control::1     10028768                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle04.msg_bytes.Response_Control::1     80230144                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle05.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers2.throttle05.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers2.throttle05.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers2.throttle05.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers2.throttle05.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers2.throttle05.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers2.throttle05.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers2.throttle05.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers2.throttle05.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers2.throttle05.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers2.throttle05.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers2.throttle06.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers2.throttle06.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers2.throttle06.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers2.throttle06.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers2.throttle06.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers2.throttle06.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers2.throttle06.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers2.throttle06.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers2.throttle06.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers2.throttle06.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers2.throttle06.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers3.percent_links_utilized     3.687252                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_count.Control::0     16141061                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_bytes.Control::0    129128488                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_count.Response_Data::1     21992593                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_bytes.Response_Data::1   1583466696                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_count.Response_Control::1     26440406                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_bytes.Response_Control::1    211523248                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_count.Writeback_Control::0       638352                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_count.Writeback_Control::1       628592                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_bytes.Writeback_Control::0      5106816                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_bytes.Writeback_Control::1      5028736                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers0.m_msg_count     16779413                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers0.m_buf_msgs     0.001017                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers3.port_buffers0.m_stall_time    116358192                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers0.m_avg_stall_time     6.934581                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers3.port_buffers1.m_msg_count     16139013                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers1.m_buf_msgs     0.000958                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers3.port_buffers1.m_stall_time        18981                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers1.m_avg_stall_time     0.001176                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers3.port_buffers10.m_msg_count     32284226                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers10.m_buf_msgs     0.001921                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers3.port_buffers10.m_stall_time     24525117                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers10.m_avg_stall_time     0.759663                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers3.port_buffers16.m_msg_count       638352                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers16.m_buf_msgs     0.000038                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers3.port_buffers16.m_stall_time        88578                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers16.m_avg_stall_time     0.138760                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers3.power_state.pwrStateResidencyTicks::UNDEFINED 5609003272776                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.acc_link_utilization     39826301                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.link_utilization     8.503100                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.total_msg_count     32918426                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.total_msg_bytes    637220816                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.total_data_msg_bytes    373873408                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.total_msg_wait_time    116377173                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.total_bw_sat_cy     23369369                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.avg_msg_wait_time     3.535320                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.avg_bandwidth         3.80                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.avg_useful_bandwidth         2.23                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_count.Control::0     16141061                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_bytes.Control::0    129128488                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_count.Response_Data::1      5841772                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_bytes.Response_Data::1    420607584                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_count.Response_Control::1     10297241                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_bytes.Response_Control::1     82377928                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_count.Writeback_Control::0       638352                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_bytes.Writeback_Control::0      5106816                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers3.throttle02.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers3.throttle02.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers3.throttle02.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers3.throttle02.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers3.throttle02.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers3.throttle02.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers3.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers3.throttle02.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers3.throttle02.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers3.throttle02.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers3.throttle02.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers3.throttle03.acc_link_utilization     80706357                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers3.throttle03.link_utilization    17.231182                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers3.throttle03.total_msg_count     32284226                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers3.throttle03.total_msg_bytes   1291301712                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers3.throttle03.total_data_msg_bytes   1033027904                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers3.throttle03.total_msg_wait_time     24525117                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers3.throttle03.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers3.throttle03.total_bw_sat_cy     64564455                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers3.throttle03.avg_msg_wait_time     0.759663                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers3.throttle03.avg_bandwidth         7.71                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers3.throttle03.avg_useful_bandwidth         6.17                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers3.throttle03.msg_count.Response_Data::1     16141061                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle03.msg_bytes.Response_Data::1   1162156392                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle03.msg_count.Response_Control::1     16143165                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle03.msg_bytes.Response_Control::1    129145320                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle04.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers3.throttle04.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers3.throttle04.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers3.throttle04.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers3.throttle04.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers3.throttle04.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers3.throttle04.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers3.throttle04.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers3.throttle04.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers3.throttle04.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers3.throttle04.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers3.throttle05.acc_link_utilization       358216                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers3.throttle05.link_utilization     0.076481                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers3.throttle05.total_msg_count       638352                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers3.throttle05.total_msg_bytes      5731456                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers3.throttle05.total_data_msg_bytes       624640                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers3.throttle05.total_msg_wait_time        88578                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers3.throttle05.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers3.throttle05.total_bw_sat_cy        39063                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers3.throttle05.avg_msg_wait_time     0.138760                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers3.throttle05.avg_bandwidth         0.03                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers3.throttle05.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers3.throttle05.msg_count.Response_Data::1         9760                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle05.msg_bytes.Response_Data::1       702720                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle05.msg_count.Writeback_Control::1       628592                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle05.msg_bytes.Writeback_Control::1      5028736                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle06.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers3.throttle06.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers3.throttle06.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers3.throttle06.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers3.throttle06.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers3.throttle06.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers3.throttle06.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers3.throttle06.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers3.throttle06.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers3.throttle06.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers3.throttle06.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers4.percent_links_utilized     3.597651                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_count.Control::0     15742573                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_bytes.Control::0    125940584                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_count.Response_Data::1     21459045                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_bytes.Response_Data::1   1545051240                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_count.Response_Control::1     25770553                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_bytes.Response_Control::1    206164424                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_count.Writeback_Control::0       633308                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_count.Writeback_Control::1       628592                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_bytes.Writeback_Control::0      5066464                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_bytes.Writeback_Control::1      5028736                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers0.m_msg_count     16375881                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers0.m_buf_msgs     0.000992                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers4.port_buffers0.m_stall_time    112586301                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers0.m_avg_stall_time     6.875129                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers4.port_buffers1.m_msg_count     15740525                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers1.m_buf_msgs     0.000934                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers4.port_buffers1.m_stall_time        15984                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers1.m_avg_stall_time     0.001015                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers4.port_buffers10.m_msg_count     31484357                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers10.m_buf_msgs     0.001873                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers4.port_buffers10.m_stall_time     22972671                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers10.m_avg_stall_time     0.729653                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers4.port_buffers16.m_msg_count       633308                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers16.m_buf_msgs     0.000038                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers4.port_buffers16.m_stall_time       127872                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers16.m_avg_stall_time     0.201911                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers4.power_state.pwrStateResidencyTicks::UNDEFINED 5609003272776                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.acc_link_utilization     38905231                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.link_utilization     8.306447                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.total_msg_count     32116406                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.total_msg_bytes    622483696                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.total_data_msg_bytes    365552448                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.total_msg_wait_time    112602285                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.total_bw_sat_cy     22849350                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.avg_msg_wait_time     3.506067                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.avg_bandwidth         3.72                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.avg_useful_bandwidth         2.18                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.msg_count.Control::0     15742573                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.msg_bytes.Control::0    125940584                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.msg_count.Response_Data::1      5711757                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.msg_bytes.Response_Data::1    411246504                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.msg_count.Response_Control::1     10028768                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.msg_bytes.Response_Control::1     80230144                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.msg_count.Writeback_Control::0       633308                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.msg_bytes.Writeback_Control::0      5066464                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers4.throttle02.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers4.throttle02.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers4.throttle02.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers4.throttle02.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers4.throttle02.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers4.throttle02.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers4.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers4.throttle02.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers4.throttle02.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers4.throttle02.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers4.throttle02.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers4.throttle03.acc_link_utilization 78712466.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers4.throttle03.link_utilization    16.805477                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers4.throttle03.total_msg_count     31484357                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers4.throttle03.total_msg_bytes   1259399464                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers4.throttle03.total_data_msg_bytes   1007524608                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers4.throttle03.total_msg_wait_time     22972671                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers4.throttle03.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers4.throttle03.total_bw_sat_cy     62970464                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers4.throttle03.avg_msg_wait_time     0.729653                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers4.throttle03.avg_bandwidth         7.52                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers4.throttle03.avg_useful_bandwidth         6.02                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers4.throttle03.msg_count.Response_Data::1     15742572                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle03.msg_bytes.Response_Data::1   1133465184                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle03.msg_count.Response_Control::1     15741785                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle03.msg_bytes.Response_Control::1    125934280                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle04.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers4.throttle04.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers4.throttle04.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers4.throttle04.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers4.throttle04.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers4.throttle04.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers4.throttle04.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers4.throttle04.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers4.throttle04.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers4.throttle04.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers4.throttle04.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers4.throttle05.acc_link_utilization       335518                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers4.throttle05.link_utilization     0.071635                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers4.throttle05.total_msg_count       633308                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers4.throttle05.total_msg_bytes      5368288                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers4.throttle05.total_data_msg_bytes       301824                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers4.throttle05.total_msg_wait_time       127872                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers4.throttle05.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers4.throttle05.total_bw_sat_cy        18892                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers4.throttle05.avg_msg_wait_time     0.201911                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers4.throttle05.avg_bandwidth         0.03                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers4.throttle05.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers4.throttle05.msg_count.Response_Data::1         4716                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle05.msg_bytes.Response_Data::1       339552                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle05.msg_count.Writeback_Control::1       628592                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle05.msg_bytes.Writeback_Control::1      5028736                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle06.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers4.throttle06.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers4.throttle06.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers4.throttle06.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers4.throttle06.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers4.throttle06.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers4.throttle06.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers4.throttle06.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers4.throttle06.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers4.throttle06.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers4.throttle06.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers5.percent_links_utilized     0.040553                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_count.Response_Data::1        14476                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_bytes.Response_Data::1      1042272                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_count.Writeback_Control::0      1271660                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_count.Writeback_Control::1      1257184                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_bytes.Writeback_Control::0     10173280                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_bytes.Writeback_Control::1     10057472                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers1.m_msg_count      1271660                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers1.m_buf_msgs     0.000077                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers5.port_buffers1.m_stall_time     10647342                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers1.m_avg_stall_time     8.372790                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers5.port_buffers12.m_msg_count       638352                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers12.m_buf_msgs     0.000038                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers5.port_buffers15.m_msg_count       633308                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers15.m_buf_msgs     0.000038                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers5.power_state.pwrStateResidencyTicks::UNDEFINED 5609003272776                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.acc_link_utilization       693734                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.link_utilization     0.148115                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.total_msg_count      1271660                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.total_msg_bytes     11099744                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.total_data_msg_bytes       926464                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.total_msg_wait_time     10647342                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.total_bw_sat_cy        58221                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.avg_msg_wait_time     8.372790                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.avg_bandwidth         0.07                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.avg_useful_bandwidth         0.01                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.msg_count.Response_Data::1        14476                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.msg_bytes.Response_Data::1      1042272                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.msg_count.Writeback_Control::1      1257184                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.msg_bytes.Writeback_Control::1     10057472                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers5.throttle01.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers5.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers5.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers5.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers5.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers5.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers5.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers5.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers5.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers5.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers5.throttle02.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers5.throttle02.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers5.throttle02.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers5.throttle02.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers5.throttle02.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers5.throttle02.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers5.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers5.throttle02.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers5.throttle02.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers5.throttle02.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers5.throttle02.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers5.throttle03.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers5.throttle03.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers5.throttle03.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers5.throttle03.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers5.throttle03.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers5.throttle03.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers5.throttle03.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers5.throttle03.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers5.throttle03.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers5.throttle03.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers5.throttle03.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers5.throttle04.acc_link_utilization       319176                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers5.throttle04.link_utilization     0.068146                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers5.throttle04.total_msg_count       638352                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers5.throttle04.total_msg_bytes      5106816                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers5.throttle04.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers5.throttle04.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers5.throttle04.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers5.throttle04.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers5.throttle04.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers5.throttle04.avg_bandwidth         0.03                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers5.throttle04.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers5.throttle04.msg_count.Writeback_Control::0       638352                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle04.msg_bytes.Writeback_Control::0      5106816                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle05.acc_link_utilization       316654                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers5.throttle05.link_utilization     0.067607                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers5.throttle05.total_msg_count       633308                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers5.throttle05.total_msg_bytes      5066464                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers5.throttle05.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers5.throttle05.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers5.throttle05.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers5.throttle05.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers5.throttle05.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers5.throttle05.avg_bandwidth         0.03                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers5.throttle05.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers5.throttle05.msg_count.Writeback_Control::0       633308                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle05.msg_bytes.Writeback_Control::0      5066464                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle06.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers5.throttle06.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers5.throttle06.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers5.throttle06.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers5.throttle06.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers5.throttle06.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers5.throttle06.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers5.throttle06.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers5.throttle06.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers5.throttle06.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers5.throttle06.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers6.percent_links_utilized            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.power_state.pwrStateResidencyTicks::UNDEFINED 5609003272776                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers6.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers6.throttle00.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers6.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers6.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers6.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers6.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers6.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers6.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers6.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers6.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers6.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers6.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers6.throttle01.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers6.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers6.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers6.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers6.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers6.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers6.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers6.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers6.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers6.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers6.throttle02.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers6.throttle02.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers6.throttle02.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers6.throttle02.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers6.throttle02.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers6.throttle02.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers6.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers6.throttle02.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers6.throttle02.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers6.throttle02.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers6.throttle02.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers6.throttle03.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers6.throttle03.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers6.throttle03.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers6.throttle03.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers6.throttle03.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers6.throttle03.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers6.throttle03.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers6.throttle03.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers6.throttle03.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers6.throttle03.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers6.throttle03.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers6.throttle04.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers6.throttle04.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers6.throttle04.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers6.throttle04.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers6.throttle04.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers6.throttle04.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers6.throttle04.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers6.throttle04.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers6.throttle04.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers6.throttle04.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers6.throttle04.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers6.throttle05.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers6.throttle05.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers6.throttle05.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers6.throttle05.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers6.throttle05.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers6.throttle05.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers6.throttle05.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers6.throttle05.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers6.throttle05.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers6.throttle05.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers6.throttle05.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers6.throttle06.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers6.throttle06.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers6.throttle06.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers6.throttle06.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers6.throttle06.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers6.throttle06.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers6.throttle06.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers6.throttle06.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers6.throttle06.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers6.throttle06.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers6.throttle06.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.power_state.pwrStateResidencyTicks::UNDEFINED 5609003272776                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED 5609003272776                       # Cumulative time (in ticks) in various power states (Tick)
board.clk_domain.clock                            333                       # Clock period in ticks (Tick)
board.clk_domain.voltage_domain.voltage             1                       # Voltage in Volts (Volt)
board.iobus.transDist::ReadReq                    312                       # Transaction distribution (Count)
board.iobus.transDist::ReadResp                   312                       # Transaction distribution (Count)
board.iobus.transDist::WriteReq                   990                       # Transaction distribution (Count)
board.iobus.transDist::WriteResp                  990                       # Transaction distribution (Count)
board.iobus.pktCount_board.pc.south_bridge.io_apic.int_request::board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.pio-response-port           76                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.pc.south_bridge.io_apic.int_request::total           76                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::board.pc.south_bridge.ide.pio         1190                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.pio-response-port          328                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::total         1518                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::board.pc.south_bridge.ide.pio          558                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.pio-response-port           16                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.pio-response-port          436                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::total         1010                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount::total                      2604                       # Packet count per connected requestor and responder (Count)
board.iobus.pktSize_board.pc.south_bridge.io_apic.int_request::board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.pio-response-port          152                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.pc.south_bridge.io_apic.int_request::total          152                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::board.pc.south_bridge.ide.pio          700                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.pio-response-port          656                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::total         1356                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::board.pc.south_bridge.ide.pio          288                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.pio-response-port           32                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.pio-response-port          872                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::total         1192                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize::total                       2700                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 5609003272776                       # Cumulative time (in ticks) in various power states (Tick)
board.iobus.reqLayer15.occupancy               117208                       # Layer occupancy (ticks) (Tick)
board.iobus.reqLayer15.utilization                0.0                       # Layer utilization (Ratio)
board.iobus.reqLayer16.occupancy               180408                       # Layer occupancy (ticks) (Tick)
board.iobus.reqLayer16.utilization                0.0                       # Layer utilization (Ratio)
board.iobus.reqLayer2.occupancy                480852                       # Layer occupancy (ticks) (Tick)
board.iobus.reqLayer2.utilization                 0.0                       # Layer utilization (Ratio)
board.iobus.respLayer0.occupancy                21430                       # Layer occupancy (ticks) (Tick)
board.iobus.respLayer0.utilization                0.0                       # Layer utilization (Ratio)
board.iobus.respLayer2.occupancy               517864                       # Layer occupancy (ticks) (Tick)
board.iobus.respLayer2.utilization                0.0                       # Layer utilization (Ratio)
board.iobus.respLayer4.occupancy               360772                       # Layer occupancy (ticks) (Tick)
board.iobus.respLayer4.utilization                0.0                       # Layer utilization (Ratio)
board.memory.mem_ctrl0.avgPriority_cache_hierarchy.ruby_system.directory_controllers0::samples    401892.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl0.priorityMinLatency 0.000000017492                       # per QoS priority minimum request to response latency (Second)
board.memory.mem_ctrl0.priorityMaxLatency 0.003168081098                       # per QoS priority maximum request to response latency (Second)
board.memory.mem_ctrl0.numReadWriteTurnArounds         7773                       # Number of turnarounds from READ to WRITE (Count)
board.memory.mem_ctrl0.numWriteReadTurnArounds         7773                       # Number of turnarounds from WRITE to READ (Count)
board.memory.mem_ctrl0.numStayReadState        663159                       # Number of times bus staying in READ state (Count)
board.memory.mem_ctrl0.numStayWriteState       134303                       # Number of times bus staying in WRITE state (Count)
board.memory.mem_ctrl0.readReqs                262552                       # Number of read requests accepted (Count)
board.memory.mem_ctrl0.writeReqs               141977                       # Number of write requests accepted (Count)
board.memory.mem_ctrl0.readBursts              262552                       # Number of controller read bursts, including those serviced by the write queue (Count)
board.memory.mem_ctrl0.writeBursts             141977                       # Number of controller write bursts, including those merged in the write queue (Count)
board.memory.mem_ctrl0.servicedByWrQ             2626                       # Number of controller read bursts serviced by the write queue (Count)
board.memory.mem_ctrl0.mergedWrBursts              11                       # Number of controller write bursts merged with an existing one (Count)
board.memory.mem_ctrl0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
board.memory.mem_ctrl0.avgRdQLen                 1.03                       # Average read queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl0.avgWrQLen                57.48                       # Average write queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl0.numRdRetry                   0                       # Number of times read queue was full causing retry (Count)
board.memory.mem_ctrl0.numWrRetry               11514                       # Number of times write queue was full causing retry (Count)
board.memory.mem_ctrl0.readPktSize::0               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::1               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::2               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::3               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::4               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::5               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::6          262552                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::0              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::1              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::2              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::3              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::4              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::5              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::6         141977                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.rdQLenPdf::0            243346                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::1             15039                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::2              1318                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::3               174                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::4                32                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::5                16                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::6                 1                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::7                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::8                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::9                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::10                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::11                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::12                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::13                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::14                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::15                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::16                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::17                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::18                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::19                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::20                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::21                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::22                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::23                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::24                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::25                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::26                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::27                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::28                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::29                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::30                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::31                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::32                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::33                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::34                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::35                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::36                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::37                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::38                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::39                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::40                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::41                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::42                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::43                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::44                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::45                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::46                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::47                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::48                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::49                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::50                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::51                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::52                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::53                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::54                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::55                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::56                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::57                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::58                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::59                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::60                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::61                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::62                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::63                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::0                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::1                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::2                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::3                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::4                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::5                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::6                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::7                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::8                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::9                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::10                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::11                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::12                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::13                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::14                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::15                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::16                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::17                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::18                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::19                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::20                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::21                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::22                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::23                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::24                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::25                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::26                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::27                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::28                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::29                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::30                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::31                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::32                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::33                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::34                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::35                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::36                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::37                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::38                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::39                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::40                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::41                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::42                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::43                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::44                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::45                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::46                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::47              521                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::48              541                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::49             6766                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::50             6990                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::51             6992                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::52             7001                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::53             7008                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::54             7007                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::55             7019                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::56             7064                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::57             7107                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::58             7122                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::59             7214                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::60             7271                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::61             7355                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::62             7297                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::63             7309                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::64             7327                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::65              377                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::66              322                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::67              310                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::68              304                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::69              412                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::70              306                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::71              283                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::72              274                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::73              323                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::74              258                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::75              249                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::76              240                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::77              275                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::78              228                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::79              245                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::80              218                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::81              231                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::82              199                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::83              198                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::84              180                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::85              211                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::86              193                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::87              195                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::88              210                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::89              218                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::90              208                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::91              203                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::92              213                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::93              183                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::94              172                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::95              186                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::96              195                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::97              165                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::98              167                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::99              172                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::100             188                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::101             160                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::102             157                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::103             171                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::104             178                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::105             160                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::106             166                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::107             169                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::108             185                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::109             185                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::110             192                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::111             215                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::112             221                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::113             224                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::114             219                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::115             236                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::116             239                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::117             230                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::118             252                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::119             273                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::120             277                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::121             290                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::122             306                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::123             329                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::124             491                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::125             433                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::126             509                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::127           12077                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdPerTurnAround::samples         7773                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::mean    33.438569                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::stdev   154.120254                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::0-255         7768     99.94%     99.94% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::256-511            2      0.03%     99.96% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::1792-2047            1      0.01%     99.97% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::6144-6399            1      0.01%     99.99% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::11776-12031            1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::total         7773                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.wrPerTurnAround::samples         7773                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::mean    18.263219                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::gmean    17.158978                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::stdev    13.060242                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::16-19         7220     92.89%     92.89% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::20-23           79      1.02%     93.90% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::24-27           57      0.73%     94.64% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::28-31           51      0.66%     95.29% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::32-35          153      1.97%     97.26% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::36-39           25      0.32%     97.58% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::40-43           15      0.19%     97.77% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::44-47           18      0.23%     98.01% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::48-51           24      0.31%     98.31% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::52-55           14      0.18%     98.49% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::56-59            9      0.12%     98.61% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::60-63            7      0.09%     98.70% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::64-67           37      0.48%     99.18% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::68-71            5      0.06%     99.24% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::72-75            9      0.12%     99.36% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::76-79            9      0.12%     99.47% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::80-83            3      0.04%     99.51% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::84-87            1      0.01%     99.52% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::88-91            2      0.03%     99.55% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::92-95            1      0.01%     99.56% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::96-99            3      0.04%     99.60% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::108-111            1      0.01%     99.61% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::116-119            2      0.03%     99.64% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::124-127            2      0.03%     99.67% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::128-131            5      0.06%     99.73% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::132-135            3      0.04%     99.77% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::136-139            1      0.01%     99.78% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::152-155            1      0.01%     99.79% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::176-179            2      0.03%     99.82% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::180-183            2      0.03%     99.85% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::184-187            2      0.03%     99.87% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::188-191            2      0.03%     99.90% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::196-199            1      0.01%     99.91% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::200-203            1      0.01%     99.92% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::248-251            2      0.03%     99.95% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::308-311            2      0.03%     99.97% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::324-327            1      0.01%     99.99% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::352-355            1      0.01%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::total         7773                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.bytesReadWrQ            168064                       # Total number of bytes read from write queue (Byte)
board.memory.mem_ctrl0.bytesReadSys          16803328                       # Total read bytes from the system interface side (Byte)
board.memory.mem_ctrl0.bytesWrittenSys        9086528                       # Total written bytes from the system interface side (Byte)
board.memory.mem_ctrl0.avgRdBWSys        107735392.26887867                       # Average system read bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl0.avgWrBWSys        58258736.50994312                       # Average system write bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl0.totGap            155968547994                       # Total gap between requests (Tick)
board.memory.mem_ctrl0.avgGap               385555.91                       # Average gap between requests ((Tick/Count))
board.memory.mem_ctrl0.requestorReadBytes::cache_hierarchy.ruby_system.directory_controllers0     16635264                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl0.requestorWriteBytes::cache_hierarchy.ruby_system.directory_controllers0      9085440                       # Per-requestor bytes write to memory (Byte)
board.memory.mem_ctrl0.requestorReadRate::cache_hierarchy.ruby_system.directory_controllers0 106657841.383347123861                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl0.requestorWriteRate::cache_hierarchy.ruby_system.directory_controllers0 58251760.742595806718                       # Per-requestor bytes write to memory rate ((Byte/Second))
board.memory.mem_ctrl0.requestorReadAccesses::cache_hierarchy.ruby_system.directory_controllers0       262552                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl0.requestorWriteAccesses::cache_hierarchy.ruby_system.directory_controllers0       141977                       # Per-requestor write serviced memory accesses (Count)
board.memory.mem_ctrl0.requestorReadTotalLat::cache_hierarchy.ruby_system.directory_controllers0   7471029509                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl0.requestorWriteTotalLat::cache_hierarchy.ruby_system.directory_controllers0 8793721417381                       # Per-requestor write total memory access latency (Tick)
board.memory.mem_ctrl0.requestorReadAvgLat::cache_hierarchy.ruby_system.directory_controllers0     28455.43                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl0.requestorWriteAvgLat::cache_hierarchy.ruby_system.directory_controllers0  61937647.77                       # Per-requestor write average memory access latency ((Tick/Count))
board.memory.mem_ctrl0.dram.bytesRead::cache_hierarchy.ruby_system.directory_controllers0     16803328                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl0.dram.bytesRead::total     16803328                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl0.dram.bytesWritten::cache_hierarchy.ruby_system.directory_controllers0      9086528                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl0.dram.bytesWritten::total      9086528                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl0.dram.numReads::cache_hierarchy.ruby_system.directory_controllers0       262552                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl0.dram.numReads::total       262552                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl0.dram.numWrites::cache_hierarchy.ruby_system.directory_controllers0       141977                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl0.dram.numWrites::total       141977                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl0.dram.bwRead::cache_hierarchy.ruby_system.directory_controllers0    107735392                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwRead::total    107735392                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwWrite::cache_hierarchy.ruby_system.directory_controllers0     58258737                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwWrite::total     58258737                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwTotal::cache_hierarchy.ruby_system.directory_controllers0    165994129                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwTotal::total    165994129                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.readBursts         259926                       # Number of DRAM read bursts (Count)
board.memory.mem_ctrl0.dram.writeBursts        141960                       # Number of DRAM write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::0        10011                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::1         7926                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::2         7398                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::3         9185                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::4         8150                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::5        10132                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::6         8613                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::7         9873                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::8         7743                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::9         7364                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::10         6911                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::11         6683                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::12         7627                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::13         8069                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::14         7962                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::15         8556                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::16         7522                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::17         7182                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::18         7564                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::19         8204                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::20         7724                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::21         6463                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::22         7131                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::23         7473                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::24         6879                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::25         8028                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::26         8906                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::27         9396                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::28         9127                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::29         8539                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::30         9225                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::31         8360                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::0         4671                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::1         4712                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::2         4008                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::3         4468                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::4         4388                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::5         5068                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::6         4654                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::7         5698                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::8         4447                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::9         4438                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::10         4520                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::11         4359                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::12         4705                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::13         4850                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::14         4437                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::15         4418                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::16         4412                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::17         4222                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::18         4930                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::19         3544                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::20         4688                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::21         3769                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::22         3909                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::23         3874                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::24         4094                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::25         4293                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::26         3803                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::27         4178                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::28         4224                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::29         4510                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::30         4879                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::31         4790                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.totQLat        2924403917                       # Total ticks spent queuing (Tick)
board.memory.mem_ctrl0.dram.totBusLat       866073432                       # Total ticks spent in databus transfers (Tick)
board.memory.mem_ctrl0.dram.totMemAccLat   7471029509                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
board.memory.mem_ctrl0.dram.avgQLat          11250.91                       # Average queueing delay per DRAM burst ((Tick/Count))
board.memory.mem_ctrl0.dram.avgBusLat         3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl0.dram.avgMemAccLat     28742.91                       # Average memory access latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl0.dram.readRowHits        182305                       # Number of row buffer hits during reads (Count)
board.memory.mem_ctrl0.dram.writeRowHits       113510                       # Number of row buffer hits during writes (Count)
board.memory.mem_ctrl0.dram.readRowHitRate        70.14                       # Row buffer hit rate for reads (Ratio)
board.memory.mem_ctrl0.dram.writeRowHitRate        79.96                       # Row buffer hit rate for writes (Ratio)
board.memory.mem_ctrl0.dram.bytesPerActivate::samples       106074                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::mean   242.474650                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::gmean   137.369139                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::stdev   303.575668                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::0-127        56730     53.48%     53.48% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::128-255        18915     17.83%     71.31% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::256-383         9637      9.09%     80.40% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::384-511         4044      3.81%     84.21% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::512-639         3239      3.05%     87.26% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::640-767         1015      0.96%     88.22% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::768-895          930      0.88%     89.10% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::896-1023         1263      1.19%     90.29% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::1024-1151        10301      9.71%    100.00% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::total       106074                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.dramBytesRead     16635264                       # Total bytes read (Byte)
board.memory.mem_ctrl0.dram.dramBytesWritten      9085440                       # Total bytes written (Byte)
board.memory.mem_ctrl0.dram.avgRdBW        106.657841                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl0.dram.avgWrBW         58.251761                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl0.dram.peakBW           19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
board.memory.mem_ctrl0.dram.busUtil              0.86                       # Data bus utilization in percentage (Ratio)
board.memory.mem_ctrl0.dram.busUtilRead          0.56                       # Data bus utilization in percentage for reads (Ratio)
board.memory.mem_ctrl0.dram.busUtilWrite         0.30                       # Data bus utilization in percentage for writes (Ratio)
board.memory.mem_ctrl0.dram.pageHitRate         73.61                       # Row buffer hit rate, read and write combined (Ratio)
board.memory.mem_ctrl0.dram.power_state.pwrStateResidencyTicks::UNDEFINED 5609003272776                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl0.dram.rank0.actEnergy 87869278.224007                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.preEnergy 155095542.957595                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.readEnergy 362677526.937522                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.writeEnergy 174225721.823999                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.refreshEnergy 13538738369.589584                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.actBackEnergy 35772025420.015244                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.preBackEnergy 26213807113.266392                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.totalEnergy 76304438972.811096                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.averagePower   489.229792                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl0.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::IDLE  79840192164                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::REF   7011200000                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::ACT  69120468932                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank1.actEnergy 77588312.255997                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.preEnergy 136956695.400002                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.readEnergy 350367380.966327                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.writeEnergy 160703612.831999                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.refreshEnergy 13538738369.589584                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.actBackEnergy 35590591678.552704                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.preBackEnergy 26339027964.882286                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.totalEnergy 76193974014.476318                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.averagePower   488.521540                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl0.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl0.dram.rank1.pwrStateTime::IDLE  80224398296                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank1.pwrStateTime::REF   7011200000                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank1.pwrStateTime::ACT  68736162149                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl0.power_state.pwrStateResidencyTicks::UNDEFINED 5609003272776                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl1.avgPriority_cache_hierarchy.ruby_system.directory_controllers1::samples    401163.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl1.priorityMinLatency 0.000000017492                       # per QoS priority minimum request to response latency (Second)
board.memory.mem_ctrl1.priorityMaxLatency 0.003320491202                       # per QoS priority maximum request to response latency (Second)
board.memory.mem_ctrl1.numReadWriteTurnArounds         7694                       # Number of turnarounds from READ to WRITE (Count)
board.memory.mem_ctrl1.numWriteReadTurnArounds         7694                       # Number of turnarounds from WRITE to READ (Count)
board.memory.mem_ctrl1.numStayReadState        661386                       # Number of times bus staying in READ state (Count)
board.memory.mem_ctrl1.numStayWriteState       135235                       # Number of times bus staying in WRITE state (Count)
board.memory.mem_ctrl1.readReqs                261296                       # Number of read requests accepted (Count)
board.memory.mem_ctrl1.writeReqs               142863                       # Number of write requests accepted (Count)
board.memory.mem_ctrl1.readBursts              261296                       # Number of controller read bursts, including those serviced by the write queue (Count)
board.memory.mem_ctrl1.writeBursts             142863                       # Number of controller write bursts, including those merged in the write queue (Count)
board.memory.mem_ctrl1.servicedByWrQ             2978                       # Number of controller read bursts serviced by the write queue (Count)
board.memory.mem_ctrl1.mergedWrBursts              18                       # Number of controller write bursts merged with an existing one (Count)
board.memory.mem_ctrl1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
board.memory.mem_ctrl1.avgRdQLen                 1.04                       # Average read queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl1.avgWrQLen                57.49                       # Average write queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl1.numRdRetry                   0                       # Number of times read queue was full causing retry (Count)
board.memory.mem_ctrl1.numWrRetry               11779                       # Number of times write queue was full causing retry (Count)
board.memory.mem_ctrl1.readPktSize::0               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::1               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::2               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::3               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::4               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::5               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::6          261296                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::0              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::1              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::2              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::3              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::4              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::5              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::6         142863                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.rdQLenPdf::0            241762                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::1             15136                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::2              1244                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::3               148                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::4                27                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::5                 1                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::6                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::7                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::8                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::9                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::10                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::11                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::12                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::13                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::14                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::15                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::16                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::17                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::18                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::19                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::20                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::21                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::22                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::23                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::24                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::25                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::26                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::27                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::28                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::29                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::30                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::31                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::32                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::33                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::34                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::35                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::36                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::37                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::38                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::39                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::40                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::41                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::42                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::43                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::44                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::45                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::46                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::47                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::48                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::49                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::50                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::51                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::52                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::53                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::54                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::55                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::56                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::57                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::58                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::59                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::60                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::61                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::62                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::63                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::0                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::1                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::2                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::3                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::4                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::5                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::6                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::7                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::8                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::9                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::10                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::11                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::12                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::13                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::14                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::15                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::16                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::17                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::18                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::19                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::20                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::21                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::22                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::23                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::24                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::25                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::26                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::27                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::28                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::29                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::30                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::31                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::32                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::33                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::34                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::35                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::36                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::37                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::38                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::39                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::40                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::41                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::42                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::43                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::44                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::45                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::46                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::47              588                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::48              618                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::49             6833                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::50             7050                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::51             7071                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::52             7073                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::53             7066                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::54             7070                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::55             7091                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::56             7134                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::57             7185                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::58             7187                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::59             7273                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::60             7325                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::61             7415                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::62             7359                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::63             7355                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::64             7373                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::65              398                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::66              323                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::67              285                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::68              307                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::69              411                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::70              304                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::71              280                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::72              250                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::73              293                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::74              247                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::75              225                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::76              221                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::77              265                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::78              227                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::79              222                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::80              200                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::81              228                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::82              200                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::83              181                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::84              179                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::85              207                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::86              189                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::87              186                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::88              194                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::89              215                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::90              198                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::91              195                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::92              204                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::93              192                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::94              187                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::95              182                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::96              188                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::97              166                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::98              178                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::99              163                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::100             180                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::101             158                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::102             170                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::103             154                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::104             175                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::105             146                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::106             156                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::107             144                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::108             174                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::109             163                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::110             181                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::111             195                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::112             212                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::113             199                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::114             215                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::115             207                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::116             227                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::117             234                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::118             246                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::119             235                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::120             251                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::121             257                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::122             280                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::123             376                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::124             410                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::125             455                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::126             482                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::127           12407                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdPerTurnAround::samples         7694                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::mean    33.576293                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::stdev   155.188647                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::0-255         7690     99.95%     99.95% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::768-1023            1      0.01%     99.96% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::1024-1279            1      0.01%     99.97% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::6144-6399            1      0.01%     99.99% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::11776-12031            1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::total         7694                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.wrPerTurnAround::samples         7694                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::mean    18.566285                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::gmean    17.234329                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::stdev    15.427593                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::16-19         7139     92.79%     92.79% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::20-23           75      0.97%     93.76% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::24-27           53      0.69%     94.45% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::28-31           32      0.42%     94.87% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::32-35          161      2.09%     96.96% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::36-39           29      0.38%     97.34% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::40-43           24      0.31%     97.65% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::44-47           15      0.19%     97.84% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::48-51           22      0.29%     98.13% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::52-55           15      0.19%     98.32% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::56-59            9      0.12%     98.44% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::60-63           11      0.14%     98.58% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::64-67           34      0.44%     99.03% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::68-71            7      0.09%     99.12% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::72-75           10      0.13%     99.25% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::76-79            4      0.05%     99.30% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::80-83            5      0.06%     99.36% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::84-87            1      0.01%     99.38% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::92-95            4      0.05%     99.43% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::96-99            3      0.04%     99.47% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::100-103            1      0.01%     99.48% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::104-107            1      0.01%     99.49% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::108-111            1      0.01%     99.51% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::112-115            1      0.01%     99.52% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::116-119            2      0.03%     99.55% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::120-123            2      0.03%     99.57% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::124-127            1      0.01%     99.58% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::128-131            8      0.10%     99.69% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::140-143            2      0.03%     99.71% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::144-147            1      0.01%     99.73% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::148-151            1      0.01%     99.74% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::160-163            2      0.03%     99.77% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::180-183            1      0.01%     99.78% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::192-195            1      0.01%     99.79% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::212-215            2      0.03%     99.82% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::220-223            1      0.01%     99.83% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::228-231            1      0.01%     99.84% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::240-243            2      0.03%     99.87% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::256-259            2      0.03%     99.90% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::268-271            1      0.01%     99.91% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::272-275            1      0.01%     99.92% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::304-307            2      0.03%     99.95% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::312-315            1      0.01%     99.96% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::320-323            1      0.01%     99.97% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::364-367            1      0.01%     99.99% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::384-387            1      0.01%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::total         7694                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.bytesReadWrQ            190592                       # Total number of bytes read from write queue (Byte)
board.memory.mem_ctrl1.bytesReadSys          16722944                       # Total read bytes from the system interface side (Byte)
board.memory.mem_ctrl1.bytesWrittenSys        9143232                       # Total written bytes from the system interface side (Byte)
board.memory.mem_ctrl1.avgRdBWSys        107220006.16368917                       # Average system read bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl1.avgWrBWSys        58622297.09051469                       # Average system write bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl1.totGap            155968578963                       # Total gap between requests (Tick)
board.memory.mem_ctrl1.avgGap               385908.96                       # Average gap between requests ((Tick/Count))
board.memory.mem_ctrl1.requestorReadBytes::cache_hierarchy.ruby_system.directory_controllers1     16532352                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl1.requestorWriteBytes::cache_hierarchy.ruby_system.directory_controllers1      9142336                       # Per-requestor bytes write to memory (Byte)
board.memory.mem_ctrl1.requestorReadRate::cache_hierarchy.ruby_system.directory_controllers1 105998015.860142752528                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl1.requestorWriteRate::cache_hierarchy.ruby_system.directory_controllers1 58616552.340934552252                       # Per-requestor bytes write to memory rate ((Byte/Second))
board.memory.mem_ctrl1.requestorReadAccesses::cache_hierarchy.ruby_system.directory_controllers1       261296                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl1.requestorWriteAccesses::cache_hierarchy.ruby_system.directory_controllers1       142863                       # Per-requestor write serviced memory accesses (Count)
board.memory.mem_ctrl1.requestorReadTotalLat::cache_hierarchy.ruby_system.directory_controllers1   7367351438                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl1.requestorWriteTotalLat::cache_hierarchy.ruby_system.directory_controllers1 8799749060545                       # Per-requestor write total memory access latency (Tick)
board.memory.mem_ctrl1.requestorReadAvgLat::cache_hierarchy.ruby_system.directory_controllers1     28195.42                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl1.requestorWriteAvgLat::cache_hierarchy.ruby_system.directory_controllers1  61595718.00                       # Per-requestor write average memory access latency ((Tick/Count))
board.memory.mem_ctrl1.dram.bytesRead::cache_hierarchy.ruby_system.directory_controllers1     16722880                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl1.dram.bytesRead::total     16722880                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl1.dram.bytesWritten::cache_hierarchy.ruby_system.directory_controllers1      9143232                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl1.dram.bytesWritten::total      9143232                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl1.dram.numReads::cache_hierarchy.ruby_system.directory_controllers1       261295                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl1.dram.numReads::total       261295                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl1.dram.numWrites::cache_hierarchy.ruby_system.directory_controllers1       142863                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl1.dram.numWrites::total       142863                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl1.dram.bwRead::cache_hierarchy.ruby_system.directory_controllers1    107219596                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwRead::total    107219596                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwWrite::cache_hierarchy.ruby_system.directory_controllers1     58622297                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwWrite::total     58622297                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwTotal::cache_hierarchy.ruby_system.directory_controllers1    165841893                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwTotal::total    165841893                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.readBursts         258318                       # Number of DRAM read bursts (Count)
board.memory.mem_ctrl1.dram.writeBursts        142849                       # Number of DRAM write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::0         9342                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::1         7794                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::2         7333                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::3         8993                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::4         8422                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::5        10339                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::6         8946                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::7        10273                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::8         7653                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::9         7224                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::10         6747                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::11         6699                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::12         7652                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::13         8098                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::14         8079                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::15         8423                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::16         7137                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::17         7251                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::18         7375                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::19         7972                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::20         7619                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::21         6495                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::22         6782                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::23         7542                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::24         6901                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::25         7984                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::26         8608                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::27         9443                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::28         9107                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::29         8393                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::30         9278                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::31         8414                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::0         4769                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::1         4417                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::2         4310                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::3         4527                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::4         4363                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::5         5306                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::6         4989                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::7         5870                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::8         4422                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::9         4435                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::10         4491                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::11         4446                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::12         4670                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::13         4880                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::14         4432                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::15         4526                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::16         4279                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::17         4147                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::18         4910                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::19         3559                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::20         4737                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::21         3783                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::22         3878                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::23         3895                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::24         4105                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::25         4294                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::26         3781                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::27         4147                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::28         4143                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::29         4493                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::30         4999                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::31         4846                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.totQLat        2848852982                       # Total ticks spent queuing (Tick)
board.memory.mem_ctrl1.dram.totBusLat       860715576                       # Total ticks spent in databus transfers (Tick)
board.memory.mem_ctrl1.dram.totMemAccLat   7367351438                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
board.memory.mem_ctrl1.dram.avgQLat          11028.47                       # Average queueing delay per DRAM burst ((Tick/Count))
board.memory.mem_ctrl1.dram.avgBusLat         3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl1.dram.avgMemAccLat     28520.47                       # Average memory access latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl1.dram.readRowHits        182369                       # Number of row buffer hits during reads (Count)
board.memory.mem_ctrl1.dram.writeRowHits       114039                       # Number of row buffer hits during writes (Count)
board.memory.mem_ctrl1.dram.readRowHitRate        70.60                       # Row buffer hit rate for reads (Ratio)
board.memory.mem_ctrl1.dram.writeRowHitRate        79.83                       # Row buffer hit rate for writes (Ratio)
board.memory.mem_ctrl1.dram.bytesPerActivate::samples       104754                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::mean   245.084675                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::gmean   138.724975                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::stdev   305.203421                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::0-127        55588     53.07%     53.07% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::128-255        18412     17.58%     70.64% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::256-383         9877      9.43%     80.07% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::384-511         4118      3.93%     84.00% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::512-639         3277      3.13%     87.13% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::640-767         1014      0.97%     88.10% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::768-895          869      0.83%     88.93% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::896-1023         1110      1.06%     89.99% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::1024-1151        10489     10.01%    100.00% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::total       104754                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.dramBytesRead     16532352                       # Total bytes read (Byte)
board.memory.mem_ctrl1.dram.dramBytesWritten      9142336                       # Total bytes written (Byte)
board.memory.mem_ctrl1.dram.avgRdBW        105.998016                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl1.dram.avgWrBW         58.616552                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl1.dram.peakBW           19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
board.memory.mem_ctrl1.dram.busUtil              0.86                       # Data bus utilization in percentage (Ratio)
board.memory.mem_ctrl1.dram.busUtilRead          0.55                       # Data bus utilization in percentage for reads (Ratio)
board.memory.mem_ctrl1.dram.busUtilWrite         0.31                       # Data bus utilization in percentage for writes (Ratio)
board.memory.mem_ctrl1.dram.pageHitRate         73.89                       # Row buffer hit rate, read and write combined (Ratio)
board.memory.mem_ctrl1.dram.power_state.pwrStateResidencyTicks::UNDEFINED 5609003272776                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl1.dram.rank0.actEnergy 87413940.432006                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.preEnergy 154291696.624796                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.readEnergy 362161861.286325                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.writeEnergy 176582418.767998                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.refreshEnergy 13538738369.589584                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.actBackEnergy 35683115498.215088                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.preBackEnergy 26275152021.483845                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.totalEnergy 76277455806.396561                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.averagePower   489.056788                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl1.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::IDLE  80027597517                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::REF   7011200000                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::ACT  68932957933                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank1.actEnergy 75972798.719996                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.preEnergy 134099186.860802                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.readEnergy 346456002.143927                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.writeEnergy 160406371.775998                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.refreshEnergy 13538738369.589584                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.actBackEnergy 35497587765.004814                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.preBackEnergy 26403145347.666264                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.totalEnergy 76156405841.758621                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.averagePower   488.280670                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl1.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl1.dram.rank1.pwrStateTime::IDLE  80419925573                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank1.pwrStateTime::REF   7011200000                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank1.pwrStateTime::ACT  68540363810                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl1.power_state.pwrStateResidencyTicks::UNDEFINED 5609003272776                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.bad_addr.power_state.pwrStateResidencyTicks::UNDEFINED 5609003272776                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED 5609003272776                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.default_bus.power_state.pwrStateResidencyTicks::UNDEFINED 5609003272776                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.empty_isa.power_state.pwrStateResidencyTicks::UNDEFINED 5609003272776                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED 5609003272776                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED 5609003272776                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED 5609003272776                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED 5609003272776                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 5609003272776                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED 5609003272776                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED 5609003272776                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.ide.disks.IdeDisk.dmaReadFullPages            0                       # Number of full page size DMA reads (not PRD). (Count)
board.pc.south_bridge.ide.disks.IdeDisk.dmaReadBytes            0                       # Number of bytes transfered via DMA reads (not PRD). (Byte)
board.pc.south_bridge.ide.disks.IdeDisk.dmaReadTxs            0                       # Number of DMA read transactions (not PRD). (Count)
board.pc.south_bridge.ide.disks.IdeDisk.dmaWriteFullPages          975                       # Number of full page size DMA writes. (Count)
board.pc.south_bridge.ide.disks.IdeDisk.dmaWriteBytes      3993600                       # Number of bytes transfered via DMA writes. (Byte)
board.pc.south_bridge.ide.disks.IdeDisk.dmaWriteTxs          975                       # Number of DMA write transactions. (Count)
board.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED 5609003272776                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED 5609003272776                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED 5609003272776                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED 5609003272776                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED 5609003272776                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED 5609003272776                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED 5609003272776                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.start0.core.numCycles               0                       # Number of cpu cycles simulated (Cycle)
board.processor.start0.core.cpi                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.start0.core.ipc                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.start0.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.start0.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.start0.core.commitStats0.numOps            0                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.start0.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.start0.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.start0.core.commitStats0.cpi          nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.start0.core.commitStats0.ipc          nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.start0.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.start0.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.start0.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.start0.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.start0.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.start0.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.start0.core.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
board.processor.start0.core.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
board.processor.start0.core.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
board.processor.start0.core.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
board.processor.start0.core.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
board.processor.start0.core.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
board.processor.start0.core.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
board.processor.start0.core.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
board.processor.start0.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.start0.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.start0.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.start0.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.start0.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.start0.core.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
board.processor.start0.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.start0.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.start0.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.start0.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.start0.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.start0.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.start0.core.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.start0.core.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
board.processor.start0.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.start0.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.start0.core.mmu.dtb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.start0.core.mmu.dtb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.start0.core.mmu.dtb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.start0.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.start0.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5609003272776                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.start0.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.start0.core.mmu.itb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.start0.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.start0.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.start0.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5609003272776                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.start0.core.power_state.pwrStateResidencyTicks::OFF 157137553056                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.start0.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.start0.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.start0.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.start1.core.numCycles               0                       # Number of cpu cycles simulated (Cycle)
board.processor.start1.core.cpi                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.start1.core.ipc                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.start1.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.start1.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.start1.core.commitStats0.numOps            0                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.start1.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.start1.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.start1.core.commitStats0.cpi          nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.start1.core.commitStats0.ipc          nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.start1.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.start1.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.start1.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.start1.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.start1.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.start1.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.start1.core.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
board.processor.start1.core.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
board.processor.start1.core.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
board.processor.start1.core.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
board.processor.start1.core.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
board.processor.start1.core.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
board.processor.start1.core.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
board.processor.start1.core.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
board.processor.start1.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.start1.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.start1.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.start1.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.start1.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.start1.core.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
board.processor.start1.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.start1.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.start1.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.start1.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.start1.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.start1.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.start1.core.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.start1.core.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
board.processor.start1.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.start1.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.start1.core.mmu.dtb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.start1.core.mmu.dtb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.start1.core.mmu.dtb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.start1.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.start1.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5609003272776                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.start1.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.start1.core.mmu.itb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.start1.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.start1.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.start1.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5609003272776                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.start1.core.power_state.pwrStateResidencyTicks::OFF 157137553056                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.start1.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.start1.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.start1.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.switch0.core.numCycles      468352880                       # Number of cpu cycles simulated (Cycle)
board.processor.switch0.core.cpi             0.603024                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.switch0.core.ipc             1.658310                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.switch0.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.switch0.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.switch0.core.instsAdded    1495987576                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.switch0.core.nonSpecInstsAdded       367493                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.switch0.core.instsIssued   1481794517                       # Number of instructions issued (Count)
board.processor.switch0.core.squashedInstsIssued        70362                       # Number of squashed instructions issued (Count)
board.processor.switch0.core.squashedInstsExamined     45862352                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.switch0.core.squashedOperandsExamined     73978847                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.switch0.core.squashedNonSpecRemoved       122589                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.switch0.core.numIssuedDist::samples    459719650                       # Number of insts issued each cycle (Count)
board.processor.switch0.core.numIssuedDist::mean     3.223257                       # Number of insts issued each cycle (Count)
board.processor.switch0.core.numIssuedDist::stdev     2.374474                       # Number of insts issued each cycle (Count)
board.processor.switch0.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.switch0.core.numIssuedDist::0     83824906     18.23%     18.23% # Number of insts issued each cycle (Count)
board.processor.switch0.core.numIssuedDist::1     55463345     12.06%     30.30% # Number of insts issued each cycle (Count)
board.processor.switch0.core.numIssuedDist::2     53910071     11.73%     42.03% # Number of insts issued each cycle (Count)
board.processor.switch0.core.numIssuedDist::3     50560230     11.00%     53.02% # Number of insts issued each cycle (Count)
board.processor.switch0.core.numIssuedDist::4     69888856     15.20%     68.23% # Number of insts issued each cycle (Count)
board.processor.switch0.core.numIssuedDist::5     49249109     10.71%     78.94% # Number of insts issued each cycle (Count)
board.processor.switch0.core.numIssuedDist::6     49610528     10.79%     89.73% # Number of insts issued each cycle (Count)
board.processor.switch0.core.numIssuedDist::7     34334637      7.47%     97.20% # Number of insts issued each cycle (Count)
board.processor.switch0.core.numIssuedDist::8     12877968      2.80%    100.00% # Number of insts issued each cycle (Count)
board.processor.switch0.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.switch0.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.switch0.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.switch0.core.numIssuedDist::total    459719650                       # Number of insts issued each cycle (Count)
board.processor.switch0.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::IntAlu     24668585     92.22%     92.22% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::IntMult            0      0.00%     92.22% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::IntDiv            0      0.00%     92.22% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::FloatAdd            0      0.00%     92.22% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::FloatCmp            0      0.00%     92.22% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::FloatCvt            5      0.00%     92.22% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::FloatMult            0      0.00%     92.22% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::FloatMultAcc            0      0.00%     92.22% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::FloatDiv            0      0.00%     92.22% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::FloatMisc            0      0.00%     92.22% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::FloatSqrt            0      0.00%     92.22% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::SimdAdd            0      0.00%     92.22% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::SimdAddAcc            0      0.00%     92.22% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::SimdAlu          166      0.00%     92.22% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::SimdCmp            0      0.00%     92.22% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::SimdCvt          117      0.00%     92.22% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::SimdMisc           28      0.00%     92.22% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::SimdMult            0      0.00%     92.22% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::SimdMultAcc            0      0.00%     92.22% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::SimdMatMultAcc            0      0.00%     92.22% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::SimdShift           40      0.00%     92.22% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::SimdShiftAcc            0      0.00%     92.22% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::SimdDiv            0      0.00%     92.22% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::SimdSqrt            0      0.00%     92.22% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::SimdFloatAdd            0      0.00%     92.22% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::SimdFloatAlu            0      0.00%     92.22% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::SimdFloatCmp            0      0.00%     92.22% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::SimdFloatCvt            0      0.00%     92.22% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::SimdFloatDiv            0      0.00%     92.22% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::SimdFloatMisc            0      0.00%     92.22% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::SimdFloatMult            0      0.00%     92.22% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::SimdFloatMultAcc            0      0.00%     92.22% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%     92.22% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::SimdFloatSqrt            0      0.00%     92.22% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::SimdReduceAdd            0      0.00%     92.22% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::SimdReduceAlu            0      0.00%     92.22% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::SimdReduceCmp            0      0.00%     92.22% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::SimdFloatReduceAdd            0      0.00%     92.22% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::SimdFloatReduceCmp            0      0.00%     92.22% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::SimdAes            0      0.00%     92.22% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::SimdAesMix            0      0.00%     92.22% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::SimdSha1Hash            0      0.00%     92.22% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::SimdSha1Hash2            0      0.00%     92.22% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::SimdSha256Hash            0      0.00%     92.22% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::SimdSha256Hash2            0      0.00%     92.22% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::SimdShaSigma2            0      0.00%     92.22% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::SimdShaSigma3            0      0.00%     92.22% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::SimdPredAlu            0      0.00%     92.22% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::Matrix            0      0.00%     92.22% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::MatrixMov            0      0.00%     92.22% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::MatrixOP            0      0.00%     92.22% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::MemRead      1783796      6.67%     98.89% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::MemWrite       248762      0.93%     99.82% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::FloatMemRead        47419      0.18%     99.99% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::FloatMemWrite         1742      0.01%    100.00% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch0.core.statIssuedInstType_0::No_OpClass      2214244      0.15%      0.15% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::IntAlu   1173461610     79.19%     79.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::IntMult      4807792      0.32%     79.67% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::IntDiv        38757      0.00%     79.67% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::FloatAdd      1680083      0.11%     79.78% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::FloatCmp            0      0.00%     79.78% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::FloatCvt          317      0.00%     79.78% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::FloatMult            0      0.00%     79.78% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     79.78% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::FloatDiv            0      0.00%     79.78% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::FloatMisc            0      0.00%     79.78% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::FloatSqrt            0      0.00%     79.78% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::SimdAdd         1421      0.00%     79.78% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     79.78% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::SimdAlu      3247734      0.22%     80.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::SimdCmp           92      0.00%     80.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::SimdCvt      3247195      0.22%     80.22% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::SimdMisc      7459143      0.50%     80.72% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::SimdMult            0      0.00%     80.72% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     80.72% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     80.72% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::SimdShift          821      0.00%     80.72% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     80.72% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::SimdDiv            0      0.00%     80.72% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::SimdSqrt            0      0.00%     80.72% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     80.72% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     80.72% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     80.72% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::SimdFloatCvt       474606      0.03%     80.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::SimdFloatDiv            2      0.00%     80.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     80.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::SimdFloatMult       316726      0.02%     80.78% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     80.78% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     80.78% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     80.78% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     80.78% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     80.78% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     80.78% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     80.78% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     80.78% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::SimdAes            0      0.00%     80.78% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::SimdAesMix            0      0.00%     80.78% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     80.78% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     80.78% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     80.78% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     80.78% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     80.78% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     80.78% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     80.78% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::Matrix            0      0.00%     80.78% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::MatrixMov            0      0.00%     80.78% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::MatrixOP            0      0.00%     80.78% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::MemRead    178434897     12.04%     92.82% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::MemWrite     99844116      6.74%     99.56% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::FloatMemRead      4525839      0.31%     99.86% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::FloatMemWrite      2039122      0.14%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::total   1481794517                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.issueRate       3.163842                       # Inst issue rate ((Count/Cycle))
board.processor.switch0.core.fuBusy          26750660                       # FU busy when requested (Count)
board.processor.switch0.core.fuBusyRate      0.018053                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.switch0.core.intInstQueueReads   3399223671                       # Number of integer instruction queue reads (Count)
board.processor.switch0.core.intInstQueueWrites   1516143095                       # Number of integer instruction queue writes (Count)
board.processor.switch0.core.intInstQueueWakeupAccesses   1452687721                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.switch0.core.fpInstQueueReads     50906035                       # Number of floating instruction queue reads (Count)
board.processor.switch0.core.fpInstQueueWrites     26124211                       # Number of floating instruction queue writes (Count)
board.processor.switch0.core.fpInstQueueWakeupAccesses     25013758                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.switch0.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.switch0.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.switch0.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.switch0.core.intAluAccesses   1480854206                       # Number of integer alu accesses (Count)
board.processor.switch0.core.fpAluAccesses     25476727                       # Number of floating point alu accesses (Count)
board.processor.switch0.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.switch0.core.numSquashedInsts      2621065                       # Number of squashed instructions skipped in execute (Count)
board.processor.switch0.core.numSwp                 0                       # Number of swp insts executed (Count)
board.processor.switch0.core.timesIdled        103158                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.switch0.core.idleCycles       8633230                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.switch0.core.quiesceCycles        21007                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.switch0.core.MemDepUnit__0.insertedLoads    184948786                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.switch0.core.MemDepUnit__0.insertedStores    103029070                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.switch0.core.MemDepUnit__0.conflictingLoads     18780616                       # Number of conflicting loads. (Count)
board.processor.switch0.core.MemDepUnit__0.conflictingStores      5807103                       # Number of conflicting stores. (Count)
board.processor.switch0.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.switch0.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.switch0.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.switch0.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.switch0.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.switch0.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.switch0.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.switch0.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.switch0.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.switch0.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.switch0.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.switch0.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.switch0.core.branchPred.lookups_0::NoBranch        56676      0.03%      0.03% # Number of BP lookups (Count)
board.processor.switch0.core.branchPred.lookups_0::Return      7613385      4.15%      4.18% # Number of BP lookups (Count)
board.processor.switch0.core.branchPred.lookups_0::CallDirect      6056768      3.30%      7.48% # Number of BP lookups (Count)
board.processor.switch0.core.branchPred.lookups_0::CallIndirect      1483105      0.81%      8.29% # Number of BP lookups (Count)
board.processor.switch0.core.branchPred.lookups_0::DirectCond    147536802     80.39%     88.68% # Number of BP lookups (Count)
board.processor.switch0.core.branchPred.lookups_0::DirectUncond     16359464      8.91%     97.59% # Number of BP lookups (Count)
board.processor.switch0.core.branchPred.lookups_0::IndirectCond            0      0.00%     97.59% # Number of BP lookups (Count)
board.processor.switch0.core.branchPred.lookups_0::IndirectUncond      4420127      2.41%    100.00% # Number of BP lookups (Count)
board.processor.switch0.core.branchPred.lookups_0::total    183526327                       # Number of BP lookups (Count)
board.processor.switch0.core.branchPred.squashes_0::NoBranch        52117      0.64%      0.64% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch0.core.branchPred.squashes_0::Return       437524      5.41%      6.06% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch0.core.branchPred.squashes_0::CallDirect       343158      4.24%     10.30% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch0.core.branchPred.squashes_0::CallIndirect        20007      0.25%     10.55% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch0.core.branchPred.squashes_0::DirectCond      6306681     78.01%     88.55% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch0.core.branchPred.squashes_0::DirectUncond       886644     10.97%     99.52% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch0.core.branchPred.squashes_0::IndirectCond            0      0.00%     99.52% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch0.core.branchPred.squashes_0::IndirectUncond        38807      0.48%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch0.core.branchPred.squashes_0::total      8084938                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch0.core.branchPred.corrected_0::NoBranch         8406      0.61%      0.61% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch0.core.branchPred.corrected_0::Return        22446      1.64%      2.25% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch0.core.branchPred.corrected_0::CallDirect        41679      3.05%      5.30% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch0.core.branchPred.corrected_0::CallIndirect          248      0.02%      5.32% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch0.core.branchPred.corrected_0::DirectCond      1277026     93.33%     98.64% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch0.core.branchPred.corrected_0::DirectUncond        17733      1.30%     99.94% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch0.core.branchPred.corrected_0::IndirectCond            0      0.00%     99.94% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch0.core.branchPred.corrected_0::IndirectUncond          819      0.06%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch0.core.branchPred.corrected_0::total      1368357                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch0.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch0.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch0.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch0.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch0.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch0.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch0.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch0.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch0.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch0.core.branchPred.committed_0::NoBranch         4559      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.switch0.core.branchPred.committed_0::Return      7175861      4.09%      4.09% # Number of branches finally committed  (Count)
board.processor.switch0.core.branchPred.committed_0::CallDirect      5713610      3.26%      7.35% # Number of branches finally committed  (Count)
board.processor.switch0.core.branchPred.committed_0::CallIndirect      1463098      0.83%      8.18% # Number of branches finally committed  (Count)
board.processor.switch0.core.branchPred.committed_0::DirectCond    141230121     80.50%     88.68% # Number of branches finally committed  (Count)
board.processor.switch0.core.branchPred.committed_0::DirectUncond     15472820      8.82%     97.50% # Number of branches finally committed  (Count)
board.processor.switch0.core.branchPred.committed_0::IndirectCond            0      0.00%     97.50% # Number of branches finally committed  (Count)
board.processor.switch0.core.branchPred.committed_0::IndirectUncond      4381320      2.50%    100.00% # Number of branches finally committed  (Count)
board.processor.switch0.core.branchPred.committed_0::total    175441389                       # Number of branches finally committed  (Count)
board.processor.switch0.core.branchPred.mispredicted_0::NoBranch         4559      0.35%      0.35% # Number of committed branches that were mispredicted. (Count)
board.processor.switch0.core.branchPred.mispredicted_0::Return        21477      1.63%      1.98% # Number of committed branches that were mispredicted. (Count)
board.processor.switch0.core.branchPred.mispredicted_0::CallDirect        24834      1.89%      3.86% # Number of committed branches that were mispredicted. (Count)
board.processor.switch0.core.branchPred.mispredicted_0::CallIndirect          227      0.02%      3.88% # Number of committed branches that were mispredicted. (Count)
board.processor.switch0.core.branchPred.mispredicted_0::DirectCond      1255106     95.33%     99.21% # Number of committed branches that were mispredicted. (Count)
board.processor.switch0.core.branchPred.mispredicted_0::DirectUncond         9662      0.73%     99.95% # Number of committed branches that were mispredicted. (Count)
board.processor.switch0.core.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.95% # Number of committed branches that were mispredicted. (Count)
board.processor.switch0.core.branchPred.mispredicted_0::IndirectUncond          684      0.05%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.switch0.core.branchPred.mispredicted_0::total      1316549                       # Number of committed branches that were mispredicted. (Count)
board.processor.switch0.core.branchPred.targetProvider_0::NoTarget     98872043     53.87%     53.87% # The component providing the target for taken branches (Count)
board.processor.switch0.core.branchPred.targetProvider_0::BTB     71142568     38.76%     92.64% # The component providing the target for taken branches (Count)
board.processor.switch0.core.branchPred.targetProvider_0::RAS      7613385      4.15%     96.79% # The component providing the target for taken branches (Count)
board.processor.switch0.core.branchPred.targetProvider_0::Indirect      5898331      3.21%    100.00% # The component providing the target for taken branches (Count)
board.processor.switch0.core.branchPred.targetProvider_0::total    183526327                       # The component providing the target for taken branches (Count)
board.processor.switch0.core.branchPred.targetWrong_0::NoBranch       971292     72.43%     72.43% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch0.core.branchPred.targetWrong_0::Return       347228     25.89%     98.32% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch0.core.branchPred.targetWrong_0::CallDirect        22446      1.67%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch0.core.branchPred.targetWrong_0::CallIndirect           66      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch0.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch0.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch0.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch0.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch0.core.branchPred.targetWrong_0::total      1341032                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch0.core.branchPred.condPredicted    147546400                       # Number of conditional branches predicted (Count)
board.processor.switch0.core.branchPred.condPredictedTaken     49053261                       # Number of conditional branches predicted as taken (Count)
board.processor.switch0.core.branchPred.condIncorrect      1368357                       # Number of conditional branches incorrect (Count)
board.processor.switch0.core.branchPred.predTakenBTBMiss       226620                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.switch0.core.branchPred.NotTakenMispredicted      1022765                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.switch0.core.branchPred.TakenMispredicted       345592                       # Number branches predicted taken but are actually not taken (Count)
board.processor.switch0.core.branchPred.BTBLookups    183526327                       # Number of BTB lookups (Count)
board.processor.switch0.core.branchPred.BTBUpdates       990846                       # Number of BTB updates (Count)
board.processor.switch0.core.branchPred.BTBHits    104306396                       # Number of BTB hits (Count)
board.processor.switch0.core.branchPred.BTBHitRatio     0.568346                       # BTB Hit Ratio (Ratio)
board.processor.switch0.core.branchPred.BTBMispredicted       233003                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.switch0.core.branchPred.indirectLookups      5903232                       # Number of indirect predictor lookups. (Count)
board.processor.switch0.core.branchPred.indirectHits      5898331                       # Number of indirect target hits. (Count)
board.processor.switch0.core.branchPred.indirectMisses         4901                       # Number of indirect misses. (Count)
board.processor.switch0.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.switch0.core.branchPred.btb.lookups::NoBranch        56676      0.03%      0.03% # Number of BTB lookups (Count)
board.processor.switch0.core.branchPred.btb.lookups::Return      7613385      4.15%      4.18% # Number of BTB lookups (Count)
board.processor.switch0.core.branchPred.btb.lookups::CallDirect      6056768      3.30%      7.48% # Number of BTB lookups (Count)
board.processor.switch0.core.branchPred.btb.lookups::CallIndirect      1483105      0.81%      8.29% # Number of BTB lookups (Count)
board.processor.switch0.core.branchPred.btb.lookups::DirectCond    147536802     80.39%     88.68% # Number of BTB lookups (Count)
board.processor.switch0.core.branchPred.btb.lookups::DirectUncond     16359464      8.91%     97.59% # Number of BTB lookups (Count)
board.processor.switch0.core.branchPred.btb.lookups::IndirectCond            0      0.00%     97.59% # Number of BTB lookups (Count)
board.processor.switch0.core.branchPred.btb.lookups::IndirectUncond      4420127      2.41%    100.00% # Number of BTB lookups (Count)
board.processor.switch0.core.branchPred.btb.lookups::total    183526327                       # Number of BTB lookups (Count)
board.processor.switch0.core.branchPred.btb.misses::NoBranch        18201      0.02%      0.02% # Number of BTB misses (Count)
board.processor.switch0.core.branchPred.btb.misses::Return      7186020      9.07%      9.09% # Number of BTB misses (Count)
board.processor.switch0.core.branchPred.btb.misses::CallDirect        53816      0.07%      9.16% # Number of BTB misses (Count)
board.processor.switch0.core.branchPred.btb.misses::CallIndirect      1483103      1.87%     11.03% # Number of BTB misses (Count)
board.processor.switch0.core.branchPred.btb.misses::DirectCond     68072139     85.93%     96.96% # Number of BTB misses (Count)
board.processor.switch0.core.branchPred.btb.misses::DirectUncond        23633      0.03%     96.99% # Number of BTB misses (Count)
board.processor.switch0.core.branchPred.btb.misses::IndirectCond            0      0.00%     96.99% # Number of BTB misses (Count)
board.processor.switch0.core.branchPred.btb.misses::IndirectUncond      2383019      3.01%    100.00% # Number of BTB misses (Count)
board.processor.switch0.core.branchPred.btb.misses::total     79219931                       # Number of BTB misses (Count)
board.processor.switch0.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.switch0.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.switch0.core.branchPred.btb.updates::CallDirect        41679      4.21%      4.21% # Number of BTB updates (Count)
board.processor.switch0.core.branchPred.btb.updates::CallIndirect            0      0.00%      4.21% # Number of BTB updates (Count)
board.processor.switch0.core.branchPred.btb.updates::DirectCond       931434     94.00%     98.21% # Number of BTB updates (Count)
board.processor.switch0.core.branchPred.btb.updates::DirectUncond        17733      1.79%    100.00% # Number of BTB updates (Count)
board.processor.switch0.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.switch0.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.switch0.core.branchPred.btb.updates::total       990846                       # Number of BTB updates (Count)
board.processor.switch0.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch0.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch0.core.branchPred.btb.mispredict::CallDirect        41679      4.21%      4.21% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch0.core.branchPred.btb.mispredict::CallIndirect            0      0.00%      4.21% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch0.core.branchPred.btb.mispredict::DirectCond       931434     94.00%     98.21% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch0.core.branchPred.btb.mispredict::DirectUncond        17733      1.79%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch0.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch0.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch0.core.branchPred.btb.mispredict::total       990846                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch0.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 5609003272776                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.switch0.core.branchPred.indirectBranchPred.lookups      5903232                       # Number of lookups (Count)
board.processor.switch0.core.branchPred.indirectBranchPred.hits      5898331                       # Number of hits of a tag (Count)
board.processor.switch0.core.branchPred.indirectBranchPred.misses         4901                       # Number of misses (Count)
board.processor.switch0.core.branchPred.indirectBranchPred.targetRecords         1067                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.switch0.core.branchPred.indirectBranchPred.indirectRecords      5904299                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.switch0.core.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.switch0.core.branchPred.ras.pushes      7977397                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.switch0.core.branchPred.ras.pops      7976550                       # Number of times a PC was poped from the RAS (Count)
board.processor.switch0.core.branchPred.ras.squashes       800689                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.switch0.core.branchPred.ras.used      7175861                       # Number of times the RAS is the provider (Count)
board.processor.switch0.core.branchPred.ras.correct      7154384                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.switch0.core.branchPred.ras.incorrect        21477                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.switch0.core.commit.commitSquashedInsts     45844291                       # The number of squashed insts skipped by commit (Count)
board.processor.switch0.core.commit.commitNonSpecStalls       244904                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.switch0.core.commit.branchMispredicts      1308997                       # The number of times a branch was mispredicted (Count)
board.processor.switch0.core.commit.numCommittedDist::samples    453344760                       # Number of insts commited each cycle (Count)
board.processor.switch0.core.commit.numCommittedDist::mean     3.199536                       # Number of insts commited each cycle (Count)
board.processor.switch0.core.commit.numCommittedDist::stdev     2.894202                       # Number of insts commited each cycle (Count)
board.processor.switch0.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.switch0.core.commit.numCommittedDist::0    104787109     23.11%     23.11% # Number of insts commited each cycle (Count)
board.processor.switch0.core.commit.numCommittedDist::1     72881627     16.08%     39.19% # Number of insts commited each cycle (Count)
board.processor.switch0.core.commit.numCommittedDist::2     47453088     10.47%     49.66% # Number of insts commited each cycle (Count)
board.processor.switch0.core.commit.numCommittedDist::3     56014044     12.36%     62.01% # Number of insts commited each cycle (Count)
board.processor.switch0.core.commit.numCommittedDist::4     31776241      7.01%     69.02% # Number of insts commited each cycle (Count)
board.processor.switch0.core.commit.numCommittedDist::5     30378795      6.70%     75.72% # Number of insts commited each cycle (Count)
board.processor.switch0.core.commit.numCommittedDist::6     15826015      3.49%     79.21% # Number of insts commited each cycle (Count)
board.processor.switch0.core.commit.numCommittedDist::7     13114981      2.89%     82.11% # Number of insts commited each cycle (Count)
board.processor.switch0.core.commit.numCommittedDist::8     81112860     17.89%    100.00% # Number of insts commited each cycle (Count)
board.processor.switch0.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.switch0.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.switch0.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.switch0.core.commit.numCommittedDist::total    453344760                       # Number of insts commited each cycle (Count)
board.processor.switch0.core.commit.amos            0                       # Number of atomic instructions committed (Count)
board.processor.switch0.core.commit.membars       116712                       # Number of memory barriers committed (Count)
board.processor.switch0.core.commit.functionCalls      7176708                       # Number of function calls committed. (Count)
board.processor.switch0.core.commit.committedInstType_0::No_OpClass      2127913      0.15%      0.15% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::IntAlu   1149446060     79.25%     79.39% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::IntMult      4541503      0.31%     79.71% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::IntDiv        37120      0.00%     79.71% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::FloatAdd      1617571      0.11%     79.82% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::FloatCmp            0      0.00%     79.82% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::FloatCvt          272      0.00%     79.82% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::FloatMult            0      0.00%     79.82% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.82% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::FloatDiv            0      0.00%     79.82% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::FloatMisc            0      0.00%     79.82% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::FloatSqrt            0      0.00%     79.82% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::SimdAdd         1122      0.00%     79.82% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.82% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::SimdAlu      3246596      0.22%     80.04% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::SimdCmp           78      0.00%     80.04% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::SimdCvt      3246292      0.22%     80.27% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::SimdMisc      7458421      0.51%     80.78% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::SimdMult            0      0.00%     80.78% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     80.78% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     80.78% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::SimdShift          548      0.00%     80.78% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     80.78% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::SimdDiv            0      0.00%     80.78% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::SimdSqrt            0      0.00%     80.78% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     80.78% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     80.78% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     80.78% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::SimdFloatCvt       471830      0.03%     80.81% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::SimdFloatDiv            1      0.00%     80.81% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.81% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::SimdFloatMult       314552      0.02%     80.84% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.84% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     80.84% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.84% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.84% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.84% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.84% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.84% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.84% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::SimdAes            0      0.00%     80.84% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::SimdAesMix            0      0.00%     80.84% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.84% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.84% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.84% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.84% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.84% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.84% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.84% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::Matrix            0      0.00%     80.84% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::MatrixMov            0      0.00%     80.84% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::MatrixOP            0      0.00%     80.84% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::MemRead    173861207     11.99%     92.82% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::MemWrite     98047180      6.76%     99.58% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::FloatMemRead      4044016      0.28%     99.86% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::FloatMemWrite      2030429      0.14%    100.00% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::total   1450492711                       # Class of committed instruction (Count)
board.processor.switch0.core.commit.commitEligibleSamples     81112860                       # number cycles where commit BW limit reached (Cycle)
board.processor.switch0.core.commitStats0.numInsts    776674090                       # Number of instructions committed (thread level) (Count)
board.processor.switch0.core.commitStats0.numOps   1450492711                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.switch0.core.commitStats0.numInstsNotNOP    776674090                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.switch0.core.commitStats0.numOpsNotNOP   1450492711                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.switch0.core.commitStats0.cpi     0.603024                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.switch0.core.commitStats0.ipc     1.658310                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.switch0.core.commitStats0.numMemRefs    277982832                       # Number of memory references committed (Count)
board.processor.switch0.core.commitStats0.numFpInsts     24865639                       # Number of float instructions (Count)
board.processor.switch0.core.commitStats0.numIntInsts   1430774848                       # Number of integer instructions (Count)
board.processor.switch0.core.commitStats0.numLoadInsts    177905223                       # Number of load instructions (Count)
board.processor.switch0.core.commitStats0.numStoreInsts    100077609                       # Number of store instructions (Count)
board.processor.switch0.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.switch0.core.commitStats0.committedInstType::No_OpClass      2127913      0.15%      0.15% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::IntAlu   1149446060     79.25%     79.39% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::IntMult      4541503      0.31%     79.71% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::IntDiv        37120      0.00%     79.71% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::FloatAdd      1617571      0.11%     79.82% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::FloatCmp            0      0.00%     79.82% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::FloatCvt          272      0.00%     79.82% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::FloatMult            0      0.00%     79.82% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     79.82% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::FloatDiv            0      0.00%     79.82% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::FloatMisc            0      0.00%     79.82% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     79.82% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::SimdAdd         1122      0.00%     79.82% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     79.82% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::SimdAlu      3246596      0.22%     80.04% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::SimdCmp           78      0.00%     80.04% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::SimdCvt      3246292      0.22%     80.27% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::SimdMisc      7458421      0.51%     80.78% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::SimdMult            0      0.00%     80.78% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     80.78% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     80.78% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::SimdShift          548      0.00%     80.78% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     80.78% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::SimdDiv            0      0.00%     80.78% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     80.78% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     80.78% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     80.78% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     80.78% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::SimdFloatCvt       471830      0.03%     80.81% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::SimdFloatDiv            1      0.00%     80.81% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     80.81% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::SimdFloatMult       314552      0.02%     80.84% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     80.84% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     80.84% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     80.84% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     80.84% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     80.84% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     80.84% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     80.84% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     80.84% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::SimdAes            0      0.00%     80.84% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     80.84% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     80.84% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     80.84% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     80.84% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     80.84% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     80.84% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     80.84% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     80.84% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::Matrix            0      0.00%     80.84% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::MatrixMov            0      0.00%     80.84% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::MatrixOP            0      0.00%     80.84% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::MemRead    173861207     11.99%     92.82% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::MemWrite     98047180      6.76%     99.58% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::FloatMemRead      4044016      0.28%     99.86% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::FloatMemWrite      2030429      0.14%    100.00% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::total   1450492711                       # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedControl::IsControl    175441389                       # Class of control type instructions committed (Count)
board.processor.switch0.core.commitStats0.committedControl::IsDirectControl    162416551                       # Class of control type instructions committed (Count)
board.processor.switch0.core.commitStats0.committedControl::IsIndirectControl     13020279                       # Class of control type instructions committed (Count)
board.processor.switch0.core.commitStats0.committedControl::IsCondControl    141230121                       # Class of control type instructions committed (Count)
board.processor.switch0.core.commitStats0.committedControl::IsUncondControl     34211213                       # Class of control type instructions committed (Count)
board.processor.switch0.core.commitStats0.committedControl::IsCall      7176708                       # Class of control type instructions committed (Count)
board.processor.switch0.core.commitStats0.committedControl::IsReturn      7175861                       # Class of control type instructions committed (Count)
board.processor.switch0.core.decode.idleCycles    138305461                       # Number of cycles decode is idle (Cycle)
board.processor.switch0.core.decode.blockedCycles     76078267                       # Number of cycles decode is blocked (Cycle)
board.processor.switch0.core.decode.runCycles    236866734                       # Number of cycles decode is running (Cycle)
board.processor.switch0.core.decode.unblockCycles      7102466                       # Number of cycles decode is unblocking (Cycle)
board.processor.switch0.core.decode.squashCycles      1366722                       # Number of cycles decode is squashing (Cycle)
board.processor.switch0.core.decode.branchResolved     70272670                       # Number of times decode resolved a branch (Count)
board.processor.switch0.core.decode.branchMispred        73322                       # Number of times decode detected a branch misprediction (Count)
board.processor.switch0.core.decode.decodedInsts   1510816496                       # Number of instructions handled by decode (Count)
board.processor.switch0.core.decode.squashedInsts       355012                       # Number of squashed instructions handled by decode (Count)
board.processor.switch0.core.executeStats0.numInsts   1478922969                       # Number of executed instructions (Count)
board.processor.switch0.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.switch0.core.executeStats0.numBranches    178598556                       # Number of branches executed (Count)
board.processor.switch0.core.executeStats0.numLoadInsts    182446532                       # Number of load instructions executed (Count)
board.processor.switch0.core.executeStats0.numStoreInsts    101605784                       # Number of stores executed (Count)
board.processor.switch0.core.executeStats0.instRate     3.157711                       # Inst execution rate ((Count/Cycle))
board.processor.switch0.core.executeStats0.numCCRegReads    929028148                       # Number of times the CC registers were read (Count)
board.processor.switch0.core.executeStats0.numCCRegWrites    483167049                       # Number of times the CC registers were written (Count)
board.processor.switch0.core.executeStats0.numFpRegReads     38996259                       # Number of times the floating registers were read (Count)
board.processor.switch0.core.executeStats0.numFpRegWrites     21198238                       # Number of times the floating registers were written (Count)
board.processor.switch0.core.executeStats0.numIntRegReads   1841228455                       # Number of times the integer registers were read (Count)
board.processor.switch0.core.executeStats0.numIntRegWrites   1036807222                       # Number of times the integer registers were written (Count)
board.processor.switch0.core.executeStats0.numMemRefs    284052316                       # Number of memory refs (Count)
board.processor.switch0.core.executeStats0.numMiscRegReads    644927880                       # Number of times the Misc registers were read (Count)
board.processor.switch0.core.executeStats0.numMiscRegWrites        74073                       # Number of times the Misc registers were written (Count)
board.processor.switch0.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.switch0.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.switch0.core.fetch.predictedBranches     84654284                       # Number of branches that fetch has predicted taken (Count)
board.processor.switch0.core.fetch.cycles    321928366                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.switch0.core.fetch.squashCycles      2879040                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.switch0.core.fetch.tlbCycles       611982                       # Number of cycles fetch has spent waiting for tlb (Cycle)
board.processor.switch0.core.fetch.miscStallCycles        27266                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.switch0.core.fetch.pendingTrapStallCycles       460570                       # Number of stall cycles due to pending traps (Cycle)
board.processor.switch0.core.fetch.pendingQuiesceStallCycles          345                       # Number of stall cycles due to pending quiesce instructions (Cycle)
board.processor.switch0.core.fetch.icacheWaitRetryStallCycles       583649                       # Number of stall cycles due to full MSHR (Cycle)
board.processor.switch0.core.fetch.cacheLines    127788020                       # Number of cache lines fetched (Count)
board.processor.switch0.core.fetch.icacheSquashes       410884                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.switch0.core.fetch.tlbSquashes         1390                       # Number of outstanding ITLB misses that were squashed (Count)
board.processor.switch0.core.fetch.nisnDist::samples    459719650                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch0.core.fetch.nisnDist::mean     3.311138                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch0.core.fetch.nisnDist::stdev     3.503330                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch0.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch0.core.fetch.nisnDist::0    209063145     45.48%     45.48% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch0.core.fetch.nisnDist::1     15375345      3.34%     48.82% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch0.core.fetch.nisnDist::2     13202324      2.87%     51.69% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch0.core.fetch.nisnDist::3     27628175      6.01%     57.70% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch0.core.fetch.nisnDist::4     12085642      2.63%     60.33% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch0.core.fetch.nisnDist::5     17776299      3.87%     64.20% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch0.core.fetch.nisnDist::6     20119456      4.38%     68.57% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch0.core.fetch.nisnDist::7     16164113      3.52%     72.09% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch0.core.fetch.nisnDist::8    128305151     27.91%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch0.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch0.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch0.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch0.core.fetch.nisnDist::total    459719650                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch0.core.fetchStats0.numInsts    817679915                       # Number of instructions fetched (thread level) (Count)
board.processor.switch0.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.switch0.core.fetchStats0.fetchRate     1.745863                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.switch0.core.fetchStats0.numBranches    183526327                       # Number of branches fetched (Count)
board.processor.switch0.core.fetchStats0.branchRate     0.391855                       # Number of branch fetches per cycle (Ratio)
board.processor.switch0.core.fetchStats0.icacheStallCycles    134667952                       # ICache total stall cycles (Cycle)
board.processor.switch0.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.switch0.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.switch0.core.iew.squashCycles      1366722                       # Number of cycles IEW is squashing (Cycle)
board.processor.switch0.core.iew.blockCycles     10192058                       # Number of cycles IEW is blocking (Cycle)
board.processor.switch0.core.iew.unblockCycles     18122687                       # Number of cycles IEW is unblocking (Cycle)
board.processor.switch0.core.iew.dispatchedInsts   1496355069                       # Number of instructions dispatched to IQ (Count)
board.processor.switch0.core.iew.dispSquashedInsts        16690                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.switch0.core.iew.dispLoadInsts    184948786                       # Number of dispatched load instructions (Count)
board.processor.switch0.core.iew.dispStoreInsts    103029070                       # Number of dispatched store instructions (Count)
board.processor.switch0.core.iew.dispNonSpecInsts       184289                       # Number of dispatched non-speculative instructions (Count)
board.processor.switch0.core.iew.iqFullEvents        58125                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.switch0.core.iew.lsqFullEvents     18005442                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.switch0.core.iew.memOrderViolationEvents        51378                       # Number of memory order violations (Count)
board.processor.switch0.core.iew.predictedTakenIncorrect       639663                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.switch0.core.iew.predictedNotTakenIncorrect       971819                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.switch0.core.iew.branchMispredicts      1611482                       # Number of branch mispredicts detected at execute (Count)
board.processor.switch0.core.iew.instsToCommit   1478070132                       # Cumulative count of insts sent to commit (Count)
board.processor.switch0.core.iew.writebackCount   1477701479                       # Cumulative count of insts written-back (Count)
board.processor.switch0.core.iew.producerInst   1068155396                       # Number of instructions producing a value (Count)
board.processor.switch0.core.iew.consumerInst   1685641178                       # Number of instructions consuming a value (Count)
board.processor.switch0.core.iew.wbRate      3.155103                       # Insts written-back per cycle ((Count/Cycle))
board.processor.switch0.core.iew.wbFanout     0.633679                       # Average fanout of values written-back ((Count/Count))
board.processor.switch0.core.lsq0.forwLoads     33075723                       # Number of loads that had data forwarded from stores (Count)
board.processor.switch0.core.lsq0.squashedLoads      7043563                       # Number of loads squashed (Count)
board.processor.switch0.core.lsq0.ignoredResponses        13473                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.switch0.core.lsq0.memOrderViolation        51378                       # Number of memory ordering violations (Count)
board.processor.switch0.core.lsq0.squashedStores      2951460                       # Number of stores squashed (Count)
board.processor.switch0.core.lsq0.rescheduledLoads       431209                       # Number of loads that were rescheduled (Count)
board.processor.switch0.core.lsq0.blockedByCache        60876                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.switch0.core.lsq0.loadToUse::samples    177898651                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch0.core.lsq0.loadToUse::mean     3.599718                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch0.core.lsq0.loadToUse::stdev    13.241057                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch0.core.lsq0.loadToUse::0-9    176656100     99.30%     99.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch0.core.lsq0.loadToUse::10-19       305614      0.17%     99.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch0.core.lsq0.loadToUse::20-29        58070      0.03%     99.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch0.core.lsq0.loadToUse::30-39        66116      0.04%     99.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch0.core.lsq0.loadToUse::40-49        17795      0.01%     99.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch0.core.lsq0.loadToUse::50-59        12835      0.01%     99.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch0.core.lsq0.loadToUse::60-69         9218      0.01%     99.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch0.core.lsq0.loadToUse::70-79         8287      0.00%     99.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch0.core.lsq0.loadToUse::80-89        10302      0.01%     99.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch0.core.lsq0.loadToUse::90-99        11966      0.01%     99.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch0.core.lsq0.loadToUse::100-109        12733      0.01%     99.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch0.core.lsq0.loadToUse::110-119        14877      0.01%     99.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch0.core.lsq0.loadToUse::120-129        35083      0.02%     99.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch0.core.lsq0.loadToUse::130-139       155694      0.09%     99.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch0.core.lsq0.loadToUse::140-149       316611      0.18%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch0.core.lsq0.loadToUse::150-159        11583      0.01%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch0.core.lsq0.loadToUse::160-169         4319      0.00%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch0.core.lsq0.loadToUse::170-179         7039      0.00%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch0.core.lsq0.loadToUse::180-189        81288      0.05%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch0.core.lsq0.loadToUse::190-199        31406      0.02%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch0.core.lsq0.loadToUse::200-209         8900      0.01%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch0.core.lsq0.loadToUse::210-219         3051      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch0.core.lsq0.loadToUse::220-229         9087      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch0.core.lsq0.loadToUse::230-239         6031      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch0.core.lsq0.loadToUse::240-249         3452      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch0.core.lsq0.loadToUse::250-259         2272      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch0.core.lsq0.loadToUse::260-269         1137      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch0.core.lsq0.loadToUse::270-279         1026      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch0.core.lsq0.loadToUse::280-289          951      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch0.core.lsq0.loadToUse::290-299         1057      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch0.core.lsq0.loadToUse::overflows        34751      0.02%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch0.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch0.core.lsq0.loadToUse::max_value         2114                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch0.core.lsq0.loadToUse::total    177898651                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch0.core.mmu.dtb.rdAccesses    182722806                       # TLB accesses on read requests (Count)
board.processor.switch0.core.mmu.dtb.wrAccesses    101702137                       # TLB accesses on write requests (Count)
board.processor.switch0.core.mmu.dtb.rdMisses       168298                       # TLB misses on read requests (Count)
board.processor.switch0.core.mmu.dtb.wrMisses        83823                       # TLB misses on write requests (Count)
board.processor.switch0.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5609003272776                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.switch0.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.switch0.core.mmu.itb.wrAccesses    127881433                       # TLB accesses on write requests (Count)
board.processor.switch0.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.switch0.core.mmu.itb.wrMisses        76069                       # TLB misses on write requests (Count)
board.processor.switch0.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5609003272776                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.switch0.core.power_state.numTransitions            6                       # Number of power state transitions (Count)
board.processor.switch0.core.power_state.ticksClkGated::samples            3                       # Distribution of time spent in the clock gated state (Tick)
board.processor.switch0.core.power_state.ticksClkGated::mean      2331778                       # Distribution of time spent in the clock gated state (Tick)
board.processor.switch0.core.power_state.ticksClkGated::stdev 1712867.463991                       # Distribution of time spent in the clock gated state (Tick)
board.processor.switch0.core.power_state.ticksClkGated::1000-5e+10            3    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
board.processor.switch0.core.power_state.ticksClkGated::min_value      1199800                       # Distribution of time spent in the clock gated state (Tick)
board.processor.switch0.core.power_state.ticksClkGated::max_value      4302361                       # Distribution of time spent in the clock gated state (Tick)
board.processor.switch0.core.power_state.ticksClkGated::total            3                       # Distribution of time spent in the clock gated state (Tick)
board.processor.switch0.core.power_state.pwrStateResidencyTicks::ON 154580124138                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.switch0.core.power_state.pwrStateResidencyTicks::CLK_GATED      6995334                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.switch0.core.power_state.pwrStateResidencyTicks::OFF 5454416153304                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.switch0.core.rename.squashCycles      1366722                       # Number of cycles rename is squashing (Cycle)
board.processor.switch0.core.rename.idleCycles    141425506                       # Number of cycles rename is idle (Cycle)
board.processor.switch0.core.rename.blockCycles     36031644                       # Number of cycles rename is blocking (Cycle)
board.processor.switch0.core.rename.serializeStallCycles      3882023                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.switch0.core.rename.runCycles    240633538                       # Number of cycles rename is running (Cycle)
board.processor.switch0.core.rename.unblockCycles     36380217                       # Number of cycles rename is unblocking (Cycle)
board.processor.switch0.core.rename.renamedInsts   1504359774                       # Number of instructions processed by rename (Count)
board.processor.switch0.core.rename.ROBFullEvents       274335                       # Number of times rename has blocked due to ROB full (Count)
board.processor.switch0.core.rename.IQFullEvents      6671082                       # Number of times rename has blocked due to IQ full (Count)
board.processor.switch0.core.rename.LQFullEvents     10352585                       # Number of times rename has blocked due to LQ full (Count)
board.processor.switch0.core.rename.SQFullEvents     18609720                       # Number of times rename has blocked due to SQ full (Count)
board.processor.switch0.core.rename.renamedOperands   2469952903                       # Number of destination operands rename has renamed (Count)
board.processor.switch0.core.rename.lookups   5048806606                       # Number of register rename lookups that rename has made (Count)
board.processor.switch0.core.rename.intLookups   1882122155                       # Number of integer rename lookups (Count)
board.processor.switch0.core.rename.fpLookups     39813733                       # Number of floating rename lookups (Count)
board.processor.switch0.core.rename.committedMaps   2379168862                       # Number of HB maps that are committed (Count)
board.processor.switch0.core.rename.undoneMaps     90784041                       # Number of HB maps that are undone due to squashing (Count)
board.processor.switch0.core.rename.serializing       161125                       # count of serializing insts renamed (Count)
board.processor.switch0.core.rename.tempSerializing       116083                       # count of temporary serializing insts renamed (Count)
board.processor.switch0.core.rename.skidInsts     32724713                       # count of insts added to the skid buffer (Count)
board.processor.switch0.core.rob.reads     1868546816                       # The number of ROB reads (Count)
board.processor.switch0.core.rob.writes    2999059015                       # The number of ROB writes (Count)
board.processor.switch0.core.thread_0.numInsts    776674090                       # Number of Instructions committed (Count)
board.processor.switch0.core.thread_0.numOps   1450492711                       # Number of Ops committed (Count)
board.processor.switch0.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.switch1.core.numCycles        4642524                       # Number of cpu cycles simulated (Cycle)
board.processor.switch1.core.cpi             6.685662                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.switch1.core.ipc             0.149574                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.switch1.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.switch1.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.switch1.core.instsAdded       1702582                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.switch1.core.nonSpecInstsAdded        34728                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.switch1.core.instsIssued      1668034                       # Number of instructions issued (Count)
board.processor.switch1.core.squashedInstsIssued         1378                       # Number of squashed instructions issued (Count)
board.processor.switch1.core.squashedInstsExamined       245813                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.switch1.core.squashedOperandsExamined       335481                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.switch1.core.squashedNonSpecRemoved         8825                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.switch1.core.numIssuedDist::samples      2440805                       # Number of insts issued each cycle (Count)
board.processor.switch1.core.numIssuedDist::mean     0.683395                       # Number of insts issued each cycle (Count)
board.processor.switch1.core.numIssuedDist::stdev     1.421649                       # Number of insts issued each cycle (Count)
board.processor.switch1.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.switch1.core.numIssuedDist::0      1792634     73.44%     73.44% # Number of insts issued each cycle (Count)
board.processor.switch1.core.numIssuedDist::1       228190      9.35%     82.79% # Number of insts issued each cycle (Count)
board.processor.switch1.core.numIssuedDist::2       150620      6.17%     88.96% # Number of insts issued each cycle (Count)
board.processor.switch1.core.numIssuedDist::3        99288      4.07%     93.03% # Number of insts issued each cycle (Count)
board.processor.switch1.core.numIssuedDist::4        76621      3.14%     96.17% # Number of insts issued each cycle (Count)
board.processor.switch1.core.numIssuedDist::5        46703      1.91%     98.08% # Number of insts issued each cycle (Count)
board.processor.switch1.core.numIssuedDist::6        31030      1.27%     99.36% # Number of insts issued each cycle (Count)
board.processor.switch1.core.numIssuedDist::7        11191      0.46%     99.81% # Number of insts issued each cycle (Count)
board.processor.switch1.core.numIssuedDist::8         4528      0.19%    100.00% # Number of insts issued each cycle (Count)
board.processor.switch1.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.switch1.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.switch1.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.switch1.core.numIssuedDist::total      2440805                       # Number of insts issued each cycle (Count)
board.processor.switch1.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::IntAlu         3842     29.29%     29.29% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::IntMult            0      0.00%     29.29% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::IntDiv            0      0.00%     29.29% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::FloatAdd            0      0.00%     29.29% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::FloatCmp            0      0.00%     29.29% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::FloatCvt            0      0.00%     29.29% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::FloatMult            0      0.00%     29.29% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::FloatMultAcc            0      0.00%     29.29% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::FloatDiv            0      0.00%     29.29% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::FloatMisc            0      0.00%     29.29% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::FloatSqrt            0      0.00%     29.29% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdAdd            0      0.00%     29.29% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdAddAcc            0      0.00%     29.29% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdAlu            0      0.00%     29.29% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdCmp            0      0.00%     29.29% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdCvt            0      0.00%     29.29% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdMisc            0      0.00%     29.29% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdMult            0      0.00%     29.29% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdMultAcc            0      0.00%     29.29% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdMatMultAcc            0      0.00%     29.29% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdShift            0      0.00%     29.29% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdShiftAcc            0      0.00%     29.29% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdDiv            0      0.00%     29.29% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdSqrt            0      0.00%     29.29% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdFloatAdd            0      0.00%     29.29% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdFloatAlu            0      0.00%     29.29% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdFloatCmp            0      0.00%     29.29% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdFloatCvt            0      0.00%     29.29% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdFloatDiv            0      0.00%     29.29% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdFloatMisc            0      0.00%     29.29% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdFloatMult            0      0.00%     29.29% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdFloatMultAcc            0      0.00%     29.29% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%     29.29% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdFloatSqrt            0      0.00%     29.29% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdReduceAdd            0      0.00%     29.29% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdReduceAlu            0      0.00%     29.29% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdReduceCmp            0      0.00%     29.29% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdFloatReduceAdd            0      0.00%     29.29% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdFloatReduceCmp            0      0.00%     29.29% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdAes            0      0.00%     29.29% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdAesMix            0      0.00%     29.29% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdSha1Hash            0      0.00%     29.29% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdSha1Hash2            0      0.00%     29.29% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdSha256Hash            0      0.00%     29.29% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdSha256Hash2            0      0.00%     29.29% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdShaSigma2            0      0.00%     29.29% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdShaSigma3            0      0.00%     29.29% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdPredAlu            0      0.00%     29.29% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::Matrix            0      0.00%     29.29% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::MatrixMov            0      0.00%     29.29% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::MatrixOP            0      0.00%     29.29% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::MemRead         5589     42.61%     71.90% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::MemWrite         3683     28.08%     99.98% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::FloatMemRead            0      0.00%     99.98% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::FloatMemWrite            3      0.02%    100.00% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch1.core.statIssuedInstType_0::No_OpClass         3363      0.20%      0.20% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::IntAlu      1282499     76.89%     77.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::IntMult         3843      0.23%     77.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::IntDiv         5259      0.32%     77.63% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::FloatAdd            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::FloatCmp            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::FloatCvt           16      0.00%     77.64% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::FloatMult            0      0.00%     77.64% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     77.64% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::FloatDiv            0      0.00%     77.64% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::FloatMisc            0      0.00%     77.64% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::FloatSqrt            0      0.00%     77.64% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdAdd            0      0.00%     77.64% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     77.64% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdAlu            0      0.00%     77.64% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdCmp            0      0.00%     77.64% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdCvt            0      0.00%     77.64% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdMisc            0      0.00%     77.64% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdMult            0      0.00%     77.64% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     77.64% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     77.64% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdShift            0      0.00%     77.64% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     77.64% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdDiv            0      0.00%     77.64% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdSqrt            0      0.00%     77.64% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     77.64% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     77.64% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     77.64% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     77.64% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     77.64% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     77.64% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     77.64% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     77.64% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     77.64% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     77.64% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     77.64% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     77.64% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     77.64% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     77.64% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     77.64% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdAes            0      0.00%     77.64% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdAesMix            0      0.00%     77.64% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     77.64% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     77.64% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     77.64% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     77.64% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     77.64% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     77.64% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     77.64% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::Matrix            0      0.00%     77.64% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::MatrixMov            0      0.00%     77.64% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::MatrixOP            0      0.00%     77.64% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::MemRead       238848     14.32%     91.95% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::MemWrite       134198      8.05%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::FloatMemWrite            8      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::total      1668034                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.issueRate       0.359295                       # Inst issue rate ((Count/Cycle))
board.processor.switch1.core.fuBusy             13117                       # FU busy when requested (Count)
board.processor.switch1.core.fuBusyRate      0.007864                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.switch1.core.intInstQueueReads      5791317                       # Number of integer instruction queue reads (Count)
board.processor.switch1.core.intInstQueueWrites      1984438                       # Number of integer instruction queue writes (Count)
board.processor.switch1.core.intInstQueueWakeupAccesses      1649292                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.switch1.core.fpInstQueueReads           51                       # Number of floating instruction queue reads (Count)
board.processor.switch1.core.fpInstQueueWrites           48                       # Number of floating instruction queue writes (Count)
board.processor.switch1.core.fpInstQueueWakeupAccesses           24                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.switch1.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.switch1.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.switch1.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.switch1.core.intAluAccesses      1677761                       # Number of integer alu accesses (Count)
board.processor.switch1.core.fpAluAccesses           27                       # Number of floating point alu accesses (Count)
board.processor.switch1.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.switch1.core.numSquashedInsts        10616                       # Number of squashed instructions skipped in execute (Count)
board.processor.switch1.core.numSwp                 0                       # Number of swp insts executed (Count)
board.processor.switch1.core.timesIdled         19695                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.switch1.core.idleCycles       2201719                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.switch1.core.quiesceCycles    463742933                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.switch1.core.MemDepUnit__0.insertedLoads       246126                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.switch1.core.MemDepUnit__0.insertedStores       142114                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.switch1.core.MemDepUnit__0.conflictingLoads        50323                       # Number of conflicting loads. (Count)
board.processor.switch1.core.MemDepUnit__0.conflictingStores        42444                       # Number of conflicting stores. (Count)
board.processor.switch1.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.switch1.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.switch1.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.switch1.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.switch1.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.switch1.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.switch1.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.switch1.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.switch1.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.switch1.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.switch1.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.switch1.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.switch1.core.branchPred.lookups_0::NoBranch         4497      1.74%      1.74% # Number of BP lookups (Count)
board.processor.switch1.core.branchPred.lookups_0::Return        30839     11.94%     13.68% # Number of BP lookups (Count)
board.processor.switch1.core.branchPred.lookups_0::CallDirect        36428     14.11%     27.79% # Number of BP lookups (Count)
board.processor.switch1.core.branchPred.lookups_0::CallIndirect            0      0.00%     27.79% # Number of BP lookups (Count)
board.processor.switch1.core.branchPred.lookups_0::DirectCond       126711     49.07%     76.86% # Number of BP lookups (Count)
board.processor.switch1.core.branchPred.lookups_0::DirectUncond        59747     23.14%    100.00% # Number of BP lookups (Count)
board.processor.switch1.core.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.switch1.core.branchPred.lookups_0::IndirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.switch1.core.branchPred.lookups_0::total       258222                       # Number of BP lookups (Count)
board.processor.switch1.core.branchPred.squashes_0::NoBranch         3915      3.97%      3.97% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch1.core.branchPred.squashes_0::Return         6249      6.33%     10.29% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch1.core.branchPred.squashes_0::CallDirect         9598      9.72%     20.01% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch1.core.branchPred.squashes_0::CallIndirect            0      0.00%     20.01% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch1.core.branchPred.squashes_0::DirectCond        31352     31.75%     51.77% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch1.core.branchPred.squashes_0::DirectUncond        47624     48.23%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch1.core.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch1.core.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch1.core.branchPred.squashes_0::total        98738                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch1.core.branchPred.corrected_0::NoBranch         1074      5.02%      5.02% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch1.core.branchPred.corrected_0::Return         3158     14.75%     19.76% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch1.core.branchPred.corrected_0::CallDirect         3920     18.30%     38.07% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch1.core.branchPred.corrected_0::CallIndirect            0      0.00%     38.07% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch1.core.branchPred.corrected_0::DirectCond        10832     50.58%     88.65% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch1.core.branchPred.corrected_0::DirectUncond         2431     11.35%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch1.core.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch1.core.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch1.core.branchPred.corrected_0::total        21415                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch1.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch1.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch1.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch1.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch1.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch1.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch1.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch1.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch1.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch1.core.branchPred.committed_0::NoBranch          582      0.36%      0.36% # Number of branches finally committed  (Count)
board.processor.switch1.core.branchPred.committed_0::Return        24590     15.42%     15.78% # Number of branches finally committed  (Count)
board.processor.switch1.core.branchPred.committed_0::CallDirect        26830     16.82%     32.61% # Number of branches finally committed  (Count)
board.processor.switch1.core.branchPred.committed_0::CallIndirect            0      0.00%     32.61% # Number of branches finally committed  (Count)
board.processor.switch1.core.branchPred.committed_0::DirectCond        95359     59.79%     92.40% # Number of branches finally committed  (Count)
board.processor.switch1.core.branchPred.committed_0::DirectUncond        12123      7.60%    100.00% # Number of branches finally committed  (Count)
board.processor.switch1.core.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.switch1.core.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.switch1.core.branchPred.committed_0::total       159484                       # Number of branches finally committed  (Count)
board.processor.switch1.core.branchPred.mispredicted_0::NoBranch          582      3.26%      3.26% # Number of committed branches that were mispredicted. (Count)
board.processor.switch1.core.branchPred.mispredicted_0::Return         3120     17.45%     20.70% # Number of committed branches that were mispredicted. (Count)
board.processor.switch1.core.branchPred.mispredicted_0::CallDirect         2605     14.57%     35.27% # Number of committed branches that were mispredicted. (Count)
board.processor.switch1.core.branchPred.mispredicted_0::CallIndirect            0      0.00%     35.27% # Number of committed branches that were mispredicted. (Count)
board.processor.switch1.core.branchPred.mispredicted_0::DirectCond         9813     54.88%     90.16% # Number of committed branches that were mispredicted. (Count)
board.processor.switch1.core.branchPred.mispredicted_0::DirectUncond         1760      9.84%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.switch1.core.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.switch1.core.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.switch1.core.branchPred.mispredicted_0::total        17880                       # Number of committed branches that were mispredicted. (Count)
board.processor.switch1.core.branchPred.targetProvider_0::NoTarget        70495     27.30%     27.30% # The component providing the target for taken branches (Count)
board.processor.switch1.core.branchPred.targetProvider_0::BTB       156888     60.76%     88.06% # The component providing the target for taken branches (Count)
board.processor.switch1.core.branchPred.targetProvider_0::RAS        30839     11.94%    100.00% # The component providing the target for taken branches (Count)
board.processor.switch1.core.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
board.processor.switch1.core.branchPred.targetProvider_0::total       258222                       # The component providing the target for taken branches (Count)
board.processor.switch1.core.branchPred.targetWrong_0::NoBranch        12543     70.48%     70.48% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch1.core.branchPred.targetWrong_0::Return         2096     11.78%     82.26% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch1.core.branchPred.targetWrong_0::CallDirect         3158     17.74%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch1.core.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch1.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch1.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch1.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch1.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch1.core.branchPred.targetWrong_0::total        17797                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch1.core.branchPred.condPredicted       129306                       # Number of conditional branches predicted (Count)
board.processor.switch1.core.branchPred.condPredictedTaken        76308                       # Number of conditional branches predicted as taken (Count)
board.processor.switch1.core.branchPred.condIncorrect        21415                       # Number of conditional branches incorrect (Count)
board.processor.switch1.core.branchPred.predTakenBTBMiss        11172                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.switch1.core.branchPred.NotTakenMispredicted        20384                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.switch1.core.branchPred.TakenMispredicted         1031                       # Number branches predicted taken but are actually not taken (Count)
board.processor.switch1.core.branchPred.BTBLookups       258222                       # Number of BTB lookups (Count)
board.processor.switch1.core.branchPred.BTBUpdates        16152                       # Number of BTB updates (Count)
board.processor.switch1.core.branchPred.BTBHits       177557                       # Number of BTB hits (Count)
board.processor.switch1.core.branchPred.BTBHitRatio     0.687614                       # BTB Hit Ratio (Ratio)
board.processor.switch1.core.branchPred.BTBMispredicted        11714                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.switch1.core.branchPred.indirectLookups            0                       # Number of indirect predictor lookups. (Count)
board.processor.switch1.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.switch1.core.branchPred.indirectMisses            0                       # Number of indirect misses. (Count)
board.processor.switch1.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.switch1.core.branchPred.btb.lookups::NoBranch         4497      1.74%      1.74% # Number of BTB lookups (Count)
board.processor.switch1.core.branchPred.btb.lookups::Return        30839     11.94%     13.68% # Number of BTB lookups (Count)
board.processor.switch1.core.branchPred.btb.lookups::CallDirect        36428     14.11%     27.79% # Number of BTB lookups (Count)
board.processor.switch1.core.branchPred.btb.lookups::CallIndirect            0      0.00%     27.79% # Number of BTB lookups (Count)
board.processor.switch1.core.branchPred.btb.lookups::DirectCond       126711     49.07%     76.86% # Number of BTB lookups (Count)
board.processor.switch1.core.branchPred.btb.lookups::DirectUncond        59747     23.14%    100.00% # Number of BTB lookups (Count)
board.processor.switch1.core.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.switch1.core.branchPred.btb.lookups::IndirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.switch1.core.branchPred.btb.lookups::total       258222                       # Number of BTB lookups (Count)
board.processor.switch1.core.branchPred.btb.misses::NoBranch          493      0.61%      0.61% # Number of BTB misses (Count)
board.processor.switch1.core.branchPred.btb.misses::Return        29198     36.20%     36.81% # Number of BTB misses (Count)
board.processor.switch1.core.branchPred.btb.misses::CallDirect         4109      5.09%     41.90% # Number of BTB misses (Count)
board.processor.switch1.core.branchPred.btb.misses::CallIndirect            0      0.00%     41.90% # Number of BTB misses (Count)
board.processor.switch1.core.branchPred.btb.misses::DirectCond        44082     54.65%     96.55% # Number of BTB misses (Count)
board.processor.switch1.core.branchPred.btb.misses::DirectUncond         2783      3.45%    100.00% # Number of BTB misses (Count)
board.processor.switch1.core.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.switch1.core.branchPred.btb.misses::IndirectUncond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.switch1.core.branchPred.btb.misses::total        80665                       # Number of BTB misses (Count)
board.processor.switch1.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.switch1.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.switch1.core.branchPred.btb.updates::CallDirect         3920     24.27%     24.27% # Number of BTB updates (Count)
board.processor.switch1.core.branchPred.btb.updates::CallIndirect            0      0.00%     24.27% # Number of BTB updates (Count)
board.processor.switch1.core.branchPred.btb.updates::DirectCond         9801     60.68%     84.95% # Number of BTB updates (Count)
board.processor.switch1.core.branchPred.btb.updates::DirectUncond         2431     15.05%    100.00% # Number of BTB updates (Count)
board.processor.switch1.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.switch1.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.switch1.core.branchPred.btb.updates::total        16152                       # Number of BTB updates (Count)
board.processor.switch1.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch1.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch1.core.branchPred.btb.mispredict::CallDirect         3920     24.27%     24.27% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch1.core.branchPred.btb.mispredict::CallIndirect            0      0.00%     24.27% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch1.core.branchPred.btb.mispredict::DirectCond         9801     60.68%     84.95% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch1.core.branchPred.btb.mispredict::DirectUncond         2431     15.05%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch1.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch1.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch1.core.branchPred.btb.mispredict::total        16152                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch1.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 5609003272776                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.switch1.core.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
board.processor.switch1.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.switch1.core.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
board.processor.switch1.core.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.switch1.core.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.switch1.core.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.switch1.core.branchPred.ras.pushes        42677                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.switch1.core.branchPred.ras.pops        40437                       # Number of times a PC was poped from the RAS (Count)
board.processor.switch1.core.branchPred.ras.squashes        15847                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.switch1.core.branchPred.ras.used        24590                       # Number of times the RAS is the provider (Count)
board.processor.switch1.core.branchPred.ras.correct        21470                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.switch1.core.branchPred.ras.incorrect         3120                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.switch1.core.commit.commitSquashedInsts       244319                       # The number of squashed insts skipped by commit (Count)
board.processor.switch1.core.commit.commitNonSpecStalls        25903                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.switch1.core.commit.branchMispredicts        13218                       # The number of times a branch was mispredicted (Count)
board.processor.switch1.core.commit.numCommittedDist::samples      2400524                       # Number of insts commited each cycle (Count)
board.processor.switch1.core.commit.numCommittedDist::mean     0.621321                       # Number of insts commited each cycle (Count)
board.processor.switch1.core.commit.numCommittedDist::stdev     1.651696                       # Number of insts commited each cycle (Count)
board.processor.switch1.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.switch1.core.commit.numCommittedDist::0      1915862     79.81%     79.81% # Number of insts commited each cycle (Count)
board.processor.switch1.core.commit.numCommittedDist::1       181327      7.55%     87.36% # Number of insts commited each cycle (Count)
board.processor.switch1.core.commit.numCommittedDist::2        85201      3.55%     90.91% # Number of insts commited each cycle (Count)
board.processor.switch1.core.commit.numCommittedDist::3        78691      3.28%     94.19% # Number of insts commited each cycle (Count)
board.processor.switch1.core.commit.numCommittedDist::4        31667      1.32%     95.51% # Number of insts commited each cycle (Count)
board.processor.switch1.core.commit.numCommittedDist::5        15131      0.63%     96.14% # Number of insts commited each cycle (Count)
board.processor.switch1.core.commit.numCommittedDist::6        13903      0.58%     96.72% # Number of insts commited each cycle (Count)
board.processor.switch1.core.commit.numCommittedDist::7        11982      0.50%     97.22% # Number of insts commited each cycle (Count)
board.processor.switch1.core.commit.numCommittedDist::8        66760      2.78%    100.00% # Number of insts commited each cycle (Count)
board.processor.switch1.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.switch1.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.switch1.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.switch1.core.commit.numCommittedDist::total      2400524                       # Number of insts commited each cycle (Count)
board.processor.switch1.core.commit.amos            0                       # Number of atomic instructions committed (Count)
board.processor.switch1.core.commit.membars        11758                       # Number of memory barriers committed (Count)
board.processor.switch1.core.commit.functionCalls        26830                       # Number of function calls committed. (Count)
board.processor.switch1.core.commit.committedInstType_0::No_OpClass         1676      0.11%      0.11% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::IntAlu      1147412     76.93%     77.04% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::IntMult         3651      0.24%     77.29% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::IntDiv         5118      0.34%     77.63% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::FloatAdd            0      0.00%     77.63% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::FloatCmp            0      0.00%     77.63% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::FloatCvt            0      0.00%     77.63% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::FloatMult            0      0.00%     77.63% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.63% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::FloatDiv            0      0.00%     77.63% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::FloatMisc            0      0.00%     77.63% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::FloatSqrt            0      0.00%     77.63% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdAdd            0      0.00%     77.63% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.63% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdAlu            0      0.00%     77.63% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdCmp            0      0.00%     77.63% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdCvt            0      0.00%     77.63% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdMisc            0      0.00%     77.63% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdMult            0      0.00%     77.63% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     77.63% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     77.63% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdShift            0      0.00%     77.63% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     77.63% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdDiv            0      0.00%     77.63% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdSqrt            0      0.00%     77.63% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     77.63% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.63% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.63% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     77.63% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     77.63% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.63% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     77.63% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.63% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     77.63% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     77.63% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     77.63% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     77.63% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     77.63% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     77.63% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     77.63% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdAes            0      0.00%     77.63% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdAesMix            0      0.00%     77.63% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     77.63% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     77.63% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     77.63% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     77.63% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     77.63% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     77.63% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     77.63% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::Matrix            0      0.00%     77.63% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::MatrixMov            0      0.00%     77.63% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::MatrixOP            0      0.00%     77.63% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::MemRead       213064     14.29%     91.92% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::MemWrite       120576      8.08%    100.00% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::total      1491497                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.commitEligibleSamples        66760                       # number cycles where commit BW limit reached (Cycle)
board.processor.switch1.core.commitStats0.numInsts       694400                       # Number of instructions committed (thread level) (Count)
board.processor.switch1.core.commitStats0.numOps      1491497                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.switch1.core.commitStats0.numInstsNotNOP       694400                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.switch1.core.commitStats0.numOpsNotNOP      1491497                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.switch1.core.commitStats0.cpi     6.685662                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.switch1.core.commitStats0.ipc     0.149574                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.switch1.core.commitStats0.numMemRefs       333640                       # Number of memory references committed (Count)
board.processor.switch1.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.switch1.core.commitStats0.numIntInsts      1441219                       # Number of integer instructions (Count)
board.processor.switch1.core.commitStats0.numLoadInsts       213064                       # Number of load instructions (Count)
board.processor.switch1.core.commitStats0.numStoreInsts       120576                       # Number of store instructions (Count)
board.processor.switch1.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.switch1.core.commitStats0.committedInstType::No_OpClass         1676      0.11%      0.11% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::IntAlu      1147412     76.93%     77.04% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::IntMult         3651      0.24%     77.29% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::IntDiv         5118      0.34%     77.63% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::FloatAdd            0      0.00%     77.63% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::FloatCmp            0      0.00%     77.63% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::FloatCvt            0      0.00%     77.63% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::FloatMult            0      0.00%     77.63% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     77.63% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::FloatDiv            0      0.00%     77.63% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::FloatMisc            0      0.00%     77.63% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     77.63% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdAdd            0      0.00%     77.63% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     77.63% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdAlu            0      0.00%     77.63% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdCmp            0      0.00%     77.63% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdCvt            0      0.00%     77.63% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdMisc            0      0.00%     77.63% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdMult            0      0.00%     77.63% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     77.63% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     77.63% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdShift            0      0.00%     77.63% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     77.63% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdDiv            0      0.00%     77.63% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     77.63% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     77.63% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     77.63% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     77.63% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     77.63% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     77.63% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     77.63% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     77.63% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     77.63% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     77.63% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     77.63% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     77.63% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     77.63% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     77.63% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     77.63% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     77.63% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdAes            0      0.00%     77.63% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     77.63% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     77.63% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     77.63% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     77.63% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     77.63% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     77.63% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     77.63% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     77.63% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::Matrix            0      0.00%     77.63% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::MatrixMov            0      0.00%     77.63% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::MatrixOP            0      0.00%     77.63% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::MemRead       213064     14.29%     91.92% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::MemWrite       120576      8.08%    100.00% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::total      1491497                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedControl::IsControl       159484                       # Class of control type instructions committed (Count)
board.processor.switch1.core.commitStats0.committedControl::IsDirectControl       134312                       # Class of control type instructions committed (Count)
board.processor.switch1.core.commitStats0.committedControl::IsIndirectControl        24590                       # Class of control type instructions committed (Count)
board.processor.switch1.core.commitStats0.committedControl::IsCondControl        95359                       # Class of control type instructions committed (Count)
board.processor.switch1.core.commitStats0.committedControl::IsUncondControl        63931                       # Class of control type instructions committed (Count)
board.processor.switch1.core.commitStats0.committedControl::IsCall        26830                       # Class of control type instructions committed (Count)
board.processor.switch1.core.commitStats0.committedControl::IsReturn        24590                       # Class of control type instructions committed (Count)
board.processor.switch1.core.decode.idleCycles       868366                       # Number of cycles decode is idle (Cycle)
board.processor.switch1.core.decode.blockedCycles      1258784                       # Number of cycles decode is blocked (Cycle)
board.processor.switch1.core.decode.runCycles       254865                       # Number of cycles decode is running (Cycle)
board.processor.switch1.core.decode.unblockCycles        43691                       # Number of cycles decode is unblocking (Cycle)
board.processor.switch1.core.decode.squashCycles        15099                       # Number of cycles decode is squashing (Cycle)
board.processor.switch1.core.decode.branchResolved       116516                       # Number of times decode resolved a branch (Count)
board.processor.switch1.core.decode.branchMispred         8235                       # Number of times decode detected a branch misprediction (Count)
board.processor.switch1.core.decode.decodedInsts      1831341                       # Number of instructions handled by decode (Count)
board.processor.switch1.core.decode.squashedInsts        37285                       # Number of squashed instructions handled by decode (Count)
board.processor.switch1.core.executeStats0.numInsts      1655386                       # Number of executed instructions (Count)
board.processor.switch1.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.switch1.core.executeStats0.numBranches       175567                       # Number of branches executed (Count)
board.processor.switch1.core.executeStats0.numLoadInsts       234312                       # Number of load instructions executed (Count)
board.processor.switch1.core.executeStats0.numStoreInsts       132828                       # Number of stores executed (Count)
board.processor.switch1.core.executeStats0.instRate     0.356570                       # Inst execution rate ((Count/Cycle))
board.processor.switch1.core.executeStats0.numCCRegReads       812385                       # Number of times the CC registers were read (Count)
board.processor.switch1.core.executeStats0.numCCRegWrites       472328                       # Number of times the CC registers were written (Count)
board.processor.switch1.core.executeStats0.numFpRegReads           24                       # Number of times the floating registers were read (Count)
board.processor.switch1.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.switch1.core.executeStats0.numIntRegReads      2077047                       # Number of times the integer registers were read (Count)
board.processor.switch1.core.executeStats0.numIntRegWrites      1207622                       # Number of times the integer registers were written (Count)
board.processor.switch1.core.executeStats0.numMemRefs       367140                       # Number of memory refs (Count)
board.processor.switch1.core.executeStats0.numMiscRegReads       736446                       # Number of times the Misc registers were read (Count)
board.processor.switch1.core.executeStats0.numMiscRegWrites         9798                       # Number of times the Misc registers were written (Count)
board.processor.switch1.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.switch1.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.switch1.core.fetch.predictedBranches       187727                       # Number of branches that fetch has predicted taken (Count)
board.processor.switch1.core.fetch.cycles      1401262                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.switch1.core.fetch.squashCycles        46592                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.switch1.core.fetch.tlbCycles            5                       # Number of cycles fetch has spent waiting for tlb (Cycle)
board.processor.switch1.core.fetch.miscStallCycles        27156                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.switch1.core.fetch.pendingQuiesceStallCycles         8882                       # Number of stall cycles due to pending quiesce instructions (Cycle)
board.processor.switch1.core.fetch.icacheWaitRetryStallCycles          135                       # Number of stall cycles due to full MSHR (Cycle)
board.processor.switch1.core.fetch.cacheLines       151145                       # Number of cache lines fetched (Count)
board.processor.switch1.core.fetch.icacheSquashes         8481                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.switch1.core.fetch.tlbSquashes            1                       # Number of outstanding ITLB misses that were squashed (Count)
board.processor.switch1.core.fetch.nisnDist::samples      2440805                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch1.core.fetch.nisnDist::mean     0.890326                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch1.core.fetch.nisnDist::stdev     2.262370                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch1.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch1.core.fetch.nisnDist::0      2050679     84.02%     84.02% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch1.core.fetch.nisnDist::1        40614      1.66%     85.68% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch1.core.fetch.nisnDist::2        20226      0.83%     86.51% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch1.core.fetch.nisnDist::3        24854      1.02%     87.53% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch1.core.fetch.nisnDist::4        31264      1.28%     88.81% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch1.core.fetch.nisnDist::5        73457      3.01%     91.82% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch1.core.fetch.nisnDist::6        26204      1.07%     92.89% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch1.core.fetch.nisnDist::7        20137      0.83%     93.72% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch1.core.fetch.nisnDist::8       153370      6.28%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch1.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch1.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch1.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch1.core.fetch.nisnDist::total      2440805                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch1.core.fetchStats0.numInsts      1008839                       # Number of instructions fetched (thread level) (Count)
board.processor.switch1.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.switch1.core.fetchStats0.fetchRate     0.217304                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.switch1.core.fetchStats0.numBranches       258222                       # Number of branches fetched (Count)
board.processor.switch1.core.fetchStats0.branchRate     0.055621                       # Number of branch fetches per cycle (Ratio)
board.processor.switch1.core.fetchStats0.icacheStallCycles       980069                       # ICache total stall cycles (Cycle)
board.processor.switch1.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.switch1.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.switch1.core.iew.squashCycles        15099                       # Number of cycles IEW is squashing (Cycle)
board.processor.switch1.core.iew.blockCycles       165472                       # Number of cycles IEW is blocking (Cycle)
board.processor.switch1.core.iew.unblockCycles        18860                       # Number of cycles IEW is unblocking (Cycle)
board.processor.switch1.core.iew.dispatchedInsts      1737310                       # Number of instructions dispatched to IQ (Count)
board.processor.switch1.core.iew.dispSquashedInsts         1620                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.switch1.core.iew.dispLoadInsts       246126                       # Number of dispatched load instructions (Count)
board.processor.switch1.core.iew.dispStoreInsts       142114                       # Number of dispatched store instructions (Count)
board.processor.switch1.core.iew.dispNonSpecInsts        16623                       # Number of dispatched non-speculative instructions (Count)
board.processor.switch1.core.iew.iqFullEvents         2022                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.switch1.core.iew.lsqFullEvents        13870                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.switch1.core.iew.memOrderViolationEvents         1501                       # Number of memory order violations (Count)
board.processor.switch1.core.iew.predictedTakenIncorrect         5529                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.switch1.core.iew.predictedNotTakenIncorrect         8815                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.switch1.core.iew.branchMispredicts        14344                       # Number of branch mispredicts detected at execute (Count)
board.processor.switch1.core.iew.instsToCommit      1652229                       # Cumulative count of insts sent to commit (Count)
board.processor.switch1.core.iew.writebackCount      1649316                       # Cumulative count of insts written-back (Count)
board.processor.switch1.core.iew.producerInst      1093274                       # Number of instructions producing a value (Count)
board.processor.switch1.core.iew.consumerInst      1842400                       # Number of instructions consuming a value (Count)
board.processor.switch1.core.iew.wbRate      0.355263                       # Insts written-back per cycle ((Count/Cycle))
board.processor.switch1.core.iew.wbFanout     0.593397                       # Average fanout of values written-back ((Count/Count))
board.processor.switch1.core.lsq0.forwLoads        24566                       # Number of loads that had data forwarded from stores (Count)
board.processor.switch1.core.lsq0.squashedLoads        33062                       # Number of loads squashed (Count)
board.processor.switch1.core.lsq0.ignoredResponses           79                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.switch1.core.lsq0.memOrderViolation         1501                       # Number of memory ordering violations (Count)
board.processor.switch1.core.lsq0.squashedStores        21538                       # Number of stores squashed (Count)
board.processor.switch1.core.lsq0.rescheduledLoads          403                       # Number of loads that were rescheduled (Count)
board.processor.switch1.core.lsq0.blockedByCache           22                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.switch1.core.lsq0.loadToUse::samples       213064                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch1.core.lsq0.loadToUse::mean    13.589893                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch1.core.lsq0.loadToUse::stdev    50.874919                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch1.core.lsq0.loadToUse::0-9       193631     90.88%     90.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch1.core.lsq0.loadToUse::10-19         3323      1.56%     92.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch1.core.lsq0.loadToUse::20-29         4736      2.22%     94.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch1.core.lsq0.loadToUse::30-39           78      0.04%     94.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch1.core.lsq0.loadToUse::40-49           52      0.02%     94.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch1.core.lsq0.loadToUse::50-59          434      0.20%     94.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch1.core.lsq0.loadToUse::60-69          182      0.09%     95.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch1.core.lsq0.loadToUse::70-79           22      0.01%     95.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch1.core.lsq0.loadToUse::80-89           32      0.02%     95.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch1.core.lsq0.loadToUse::90-99          197      0.09%     95.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch1.core.lsq0.loadToUse::100-109           71      0.03%     95.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch1.core.lsq0.loadToUse::110-119           40      0.02%     95.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch1.core.lsq0.loadToUse::120-129           82      0.04%     95.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch1.core.lsq0.loadToUse::130-139          364      0.17%     95.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch1.core.lsq0.loadToUse::140-149         2440      1.15%     96.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch1.core.lsq0.loadToUse::150-159          169      0.08%     96.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch1.core.lsq0.loadToUse::160-169           95      0.04%     96.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch1.core.lsq0.loadToUse::170-179          149      0.07%     96.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch1.core.lsq0.loadToUse::180-189         3051      1.43%     98.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch1.core.lsq0.loadToUse::190-199          400      0.19%     98.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch1.core.lsq0.loadToUse::200-209          136      0.06%     98.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch1.core.lsq0.loadToUse::210-219           85      0.04%     98.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch1.core.lsq0.loadToUse::220-229         2057      0.97%     99.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch1.core.lsq0.loadToUse::230-239          347      0.16%     99.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch1.core.lsq0.loadToUse::240-249          167      0.08%     99.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch1.core.lsq0.loadToUse::250-259           48      0.02%     99.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch1.core.lsq0.loadToUse::260-269           29      0.01%     99.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch1.core.lsq0.loadToUse::270-279           18      0.01%     99.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch1.core.lsq0.loadToUse::280-289           20      0.01%     99.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch1.core.lsq0.loadToUse::290-299           28      0.01%     99.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch1.core.lsq0.loadToUse::overflows          581      0.27%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch1.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch1.core.lsq0.loadToUse::max_value         1490                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch1.core.lsq0.loadToUse::total       213064                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch1.core.mmu.dtb.rdAccesses       235837                       # TLB accesses on read requests (Count)
board.processor.switch1.core.mmu.dtb.wrAccesses       132827                       # TLB accesses on write requests (Count)
board.processor.switch1.core.mmu.dtb.rdMisses         1894                       # TLB misses on read requests (Count)
board.processor.switch1.core.mmu.dtb.wrMisses          193                       # TLB misses on write requests (Count)
board.processor.switch1.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5609003272776                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.switch1.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.switch1.core.mmu.itb.wrAccesses       151146                       # TLB accesses on write requests (Count)
board.processor.switch1.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.switch1.core.mmu.itb.wrMisses            1                       # TLB misses on write requests (Count)
board.processor.switch1.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5609003272776                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.switch1.core.power_state.numTransitions          386                       # Number of power state transitions (Count)
board.processor.switch1.core.power_state.ticksClkGated::samples          194                       # Distribution of time spent in the clock gated state (Tick)
board.processor.switch1.core.power_state.ticksClkGated::mean 799996629.092783                       # Distribution of time spent in the clock gated state (Tick)
board.processor.switch1.core.power_state.ticksClkGated::stdev 311860422.981510                       # Distribution of time spent in the clock gated state (Tick)
board.processor.switch1.core.power_state.ticksClkGated::1000-5e+10          194    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
board.processor.switch1.core.power_state.ticksClkGated::min_value      1141191                       # Distribution of time spent in the clock gated state (Tick)
board.processor.switch1.core.power_state.ticksClkGated::max_value    998506494                       # Distribution of time spent in the clock gated state (Tick)
board.processor.switch1.core.power_state.ticksClkGated::total          194                       # Distribution of time spent in the clock gated state (Tick)
board.processor.switch1.core.power_state.pwrStateResidencyTicks::ON   1545908799                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.switch1.core.power_state.pwrStateResidencyTicks::CLK_GATED 155199346044                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.switch1.core.rename.squashCycles        15099                       # Number of cycles rename is squashing (Cycle)
board.processor.switch1.core.rename.idleCycles       898546                       # Number of cycles rename is idle (Cycle)
board.processor.switch1.core.rename.blockCycles       274030                       # Number of cycles rename is blocking (Cycle)
board.processor.switch1.core.rename.serializeStallCycles       833778                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.switch1.core.rename.runCycles       266720                       # Number of cycles rename is running (Cycle)
board.processor.switch1.core.rename.unblockCycles       152632                       # Number of cycles rename is unblocking (Cycle)
board.processor.switch1.core.rename.renamedInsts      1763381                       # Number of instructions processed by rename (Count)
board.processor.switch1.core.rename.ROBFullEvents        11252                       # Number of times rename has blocked due to ROB full (Count)
board.processor.switch1.core.rename.IQFullEvents        71698                       # Number of times rename has blocked due to IQ full (Count)
board.processor.switch1.core.rename.LQFullEvents        16511                       # Number of times rename has blocked due to LQ full (Count)
board.processor.switch1.core.rename.SQFullEvents        40713                       # Number of times rename has blocked due to SQ full (Count)
board.processor.switch1.core.rename.renamedOperands      2697039                       # Number of destination operands rename has renamed (Count)
board.processor.switch1.core.rename.lookups      5487848                       # Number of register rename lookups that rename has made (Count)
board.processor.switch1.core.rename.intLookups      2242460                       # Number of integer rename lookups (Count)
board.processor.switch1.core.rename.fpLookups           24                       # Number of floating rename lookups (Count)
board.processor.switch1.core.rename.committedMaps      2322072                       # Number of HB maps that are committed (Count)
board.processor.switch1.core.rename.undoneMaps       374967                       # Number of HB maps that are undone due to squashing (Count)
board.processor.switch1.core.rename.serializing        19182                       # count of serializing insts renamed (Count)
board.processor.switch1.core.rename.tempSerializing        14675                       # count of temporary serializing insts renamed (Count)
board.processor.switch1.core.rename.skidInsts       288593                       # count of insts added to the skid buffer (Count)
board.processor.switch1.core.rob.reads        4066605                       # The number of ROB reads (Count)
board.processor.switch1.core.rob.writes       3511678                       # The number of ROB writes (Count)
board.processor.switch1.core.thread_0.numInsts       694400                       # Number of Instructions committed (Count)
board.processor.switch1.core.thread_0.numOps      1491497                       # Number of Ops committed (Count)
board.processor.switch1.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.workload.inst.arm                             0                       # number of arm instructions executed (Count)
board.workload.inst.quiesce                         0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.157096                       # Number of seconds simulated (Second)
simTicks                                 157095794286                       # Number of ticks simulated (Tick)
finalTick                                5610130562691                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   8123.14                       # Real time elapsed on the host (Second)
hostTickRate                                 19339302                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   12832136                       # Number of bytes of host memory used (Byte)
simInsts                                   3660664998                       # Number of instructions simulated (Count)
simOps                                     7515474916                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   450647                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     925194                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
board.cache_hierarchy.ruby_system.delayHistogram::bucket_size            8                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram::max_bucket           79                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram::samples     10861778                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram::mean     0.552837                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram::stdev     2.069725                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram |    10242524     94.30%     94.30% |      605602      5.58%     99.87% |       11838      0.11%     99.98% |        1281      0.01%    100.00% |         351      0.00%    100.00% |         138      0.00%    100.00% |          40      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram::total     10861778                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::samples    721261020                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::mean     1.437412                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::gmean     1.296313                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::stdev     0.905657                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr |   492636482     68.30%     68.30% |   215151011     29.83%     98.13% |    11396154      1.58%     99.71% |      350859      0.05%     99.76% |      294194      0.04%     99.80% |      122869      0.02%     99.82% |      436824      0.06%     99.88% |      619098      0.09%     99.96% |      253529      0.04%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::total    721261020                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::bucket_size          256                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::max_bucket         2559                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::samples    727069416                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::mean     1.283681                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::gmean     1.018404                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::stdev     7.919228                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr |   727021644     99.99%     99.99% |       33491      0.00%    100.00% |        2832      0.00%    100.00% |        2461      0.00%    100.00% |        8731      0.00%    100.00% |         179      0.00%    100.00% |          78      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::total    727069416                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::bucket_size          128                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::max_bucket         1279                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::samples    724866042                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::mean     1.009957                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::gmean     1.006722                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::stdev     0.269299                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr |   724865320    100.00%    100.00% |         662      0.00%    100.00% |          39      0.00%    100.00% |           7      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           6      0.00%    100.00% |           4      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::total    724866042                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::bucket_size          256                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::max_bucket         2559                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::samples      2203374                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::mean    91.333703                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::gmean    45.324064                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::stdev   111.968376                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr |     2155662     97.83%     97.83% |       33445      1.52%     99.35% |        2832      0.13%     99.48% |        2457      0.11%     99.59% |        8721      0.40%     99.99% |         179      0.01%    100.00% |          78      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::total      2203374                       (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::bucket_size            8                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::max_bucket           79                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::samples      4759522                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::mean     1.011514                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::stdev     2.734773                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0 |     4204523     88.34%     88.34% |      546205     11.48%     99.82% |        7878      0.17%     99.98% |         629      0.01%     99.99% |         175      0.00%    100.00% |          76      0.00%    100.00% |          32      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::total      4759522                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::bucket_size            8                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::max_bucket           79                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::samples      5841783                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::mean     0.203768                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::stdev     1.250838                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1 |     5777528     98.90%     98.90% |       59397      1.02%     99.92% |        3960      0.07%     99.98% |         652      0.01%    100.00% |         176      0.00%    100.00% |          62      0.00%    100.00% |           8      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::total      5841783                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::bucket_size            1                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::max_bucket            9                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::samples       260473                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::mean     0.000384                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::stdev     0.028794                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2 |      260425     99.98%     99.98% |           0      0.00%     99.98% |          46      0.02%    100.00% |           0      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::total       260473                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.Fetch |      272441     50.10%     50.10% |      271308     49.90%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.Fetch::total       543749                       (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.Data |      114389     49.81%     49.81% |      115278     50.19%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.Data::total       229667                       (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.Memory_Data |      272602     50.12%     50.12% |      271332     49.88%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.Memory_Data::total       543934                       (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.Memory_Ack |      145586     49.85%     49.85% |      146478     50.15%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.Memory_Ack::total       292064                       (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.DMA_READ |         201     85.90%     85.90% |          33     14.10%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.DMA_READ::total          234                       (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.DMA_WRITE |       31200     50.00%     50.00% |       31200     50.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.DMA_WRITE::total        62400                       (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.CleanReplacement |      158052     50.32%     50.32% |      156030     49.68%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.CleanReplacement::total       314082                       (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.I.Fetch |      272441     50.10%     50.10% |      271308     49.90%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.I.Fetch::total       543749                       (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.I.DMA_READ |         161     87.03%     87.03% |          24     12.97%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.I.DMA_READ::total          185                       (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.I.DMA_WRITE |       31197     50.00%     50.00% |       31200     50.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.I.DMA_WRITE::total        62397                       (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.ID.Memory_Data |         161     87.03%     87.03% |          24     12.97%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.ID.Memory_Data::total          185                       (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.ID_W.Memory_Ack |       31197     50.00%     50.00% |       31200     50.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.ID_W.Memory_Ack::total        62397                       (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.M.Data |      114346     49.80%     49.80% |      115269     50.20%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.M.Data::total       229615                       (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.M.DMA_READ |          40     81.63%     81.63% |           9     18.37%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.M.DMA_READ::total           49                       (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.M.DMA_WRITE |           3    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.M.DMA_WRITE::total            3                       (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.M.CleanReplacement |      158052     50.32%     50.32% |      156030     49.68%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.M.CleanReplacement::total       314082                       (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.IM.Memory_Data |      272441     50.10%     50.10% |      271308     49.90%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.IM.Memory_Data::total       543749                       (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.MI.Memory_Ack |      114346     49.80%     49.80% |      115269     50.20%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.MI.Memory_Ack::total       229615                       (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.M_DRD.Data |          40     81.63%     81.63% |           9     18.37%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.M_DRD.Data::total           49                       (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.M_DRDI.Memory_Ack |          40     81.63%     81.63% |           9     18.37%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.M_DRDI.Memory_Ack::total           49                       (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.M_DWR.Data |           3    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.M_DWR.Data::total            3                       (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.M_DWRI.Memory_Ack |           3    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.M_DWRI.Memory_Ack::total            3                       (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.ReadRequest |         234    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.ReadRequest::total          234                       (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.WriteRequest |       62400    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.WriteRequest::total        62400                       (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.Data |         234    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.Data::total          234                       (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.Ack |       62400    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.Ack::total        62400                       (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.READY.ReadRequest |         234    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.READY.ReadRequest::total          234                       (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.READY.WriteRequest |       62400    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.READY.WriteRequest::total        62400                       (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.BUSY_RD.Data |         234    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.BUSY_RD.Data::total          234                       (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.BUSY_WR.Ack |       62400    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.BUSY_WR.Ack::total        62400                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Load |   130232068     99.86%     99.86% |      177912      0.14%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Load::total    130409980                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Ifetch |   127954274     99.88%     99.88% |      150974      0.12%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Ifetch::total    128105248                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Store |   105185652     99.87%     99.87% |      137568      0.13%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Store::total    105323220                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Inv |       85583     66.15%     66.15% |       43803     33.85%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Inv::total       129386                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.L1_Replacement |     1042698     97.29%     97.29% |       29034      2.71%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.L1_Replacement::total      1071732                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Fwd_GETX |         930     80.73%     80.73% |         222     19.27%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Fwd_GETX::total         1152                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Fwd_GETS |        3096     72.83%     72.83% |        1155     27.17%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Fwd_GETS::total         4251                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Data |         172     96.09%     96.09% |           7      3.91%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Data::total          179                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Data_Exclusive |      405295     97.44%     97.44% |       10669      2.56%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Data_Exclusive::total       415964                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.DataS_fromL1 |        1155     27.17%     27.17% |        3096     72.83%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.DataS_fromL1::total         4251                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Data_all_Acks |      655794     94.32%     94.32% |       39491      5.68%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Data_all_Acks::total       695285                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Ack |         679     45.69%     45.69% |         807     54.31%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Ack::total         1486                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Ack_all |         850     51.08%     51.08% |         814     48.92%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Ack_all::total         1664                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.WB_Ack |      629268     99.67%     99.67% |        2103      0.33%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.WB_Ack::total       631371                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Load |      410623     98.93%     98.93% |        4452      1.07%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Load::total       415075                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Ifetch |      395966     94.47%     94.47% |       23185      5.53%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Ifetch::total       419151                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Store |      236096     99.42%     99.42% |        1382      0.58%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Store::total       237478                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Inv |       56706     86.64%     86.64% |        8743     13.36%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Inv::total        65449                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Load |        7034     42.05%     42.05% |        9695     57.95%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Load::total        16729                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Ifetch |       10433     47.28%     47.28% |       11633     52.72%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Ifetch::total        22066                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Store |        2264     43.71%     43.71% |        2916     56.29%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Store::total         5180                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.L1_Replacement |       10074     47.73%     47.73% |       11033     52.27%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.L1_Replacement::total        21107                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Load |       93175     78.52%     78.52% |       25488     21.48%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Load::total       118663                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Ifetch |   127547873     99.91%     99.91% |      116156      0.09%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Ifetch::total    127664029                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Store |         678     45.66%     45.66% |         807     54.34%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Store::total         1485                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Inv |       17839     43.93%     43.93% |       22766     56.07%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Inv::total        40605                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.L1_Replacement |      403343     96.21%     96.21% |       15883      3.79%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.L1_Replacement::total       419226                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Load |    35518869     99.88%     99.88% |       41594      0.12%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Load::total     35560463                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Store |       40158     94.53%     94.53% |        2324      5.47%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Store::total        42482                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Inv |        5126     45.80%     45.80% |        6066     54.20%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Inv::total        11192                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.L1_Replacement |      358210     99.63%     99.63% |        1344      0.37%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.L1_Replacement::total       359554                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Fwd_GETX |          84     38.36%     38.36% |         135     61.64%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Fwd_GETX::total          219                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Fwd_GETS |        1689     67.86%     67.86% |         800     32.14%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Fwd_GETS::total         2489                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Load |    94202266     99.90%     99.90% |       96682      0.10%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Load::total     94298948                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Store |   104906444     99.88%     99.88% |      130139      0.12%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Store::total    105036583                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Inv |        5911     48.69%     48.69% |        6228     51.31%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Inv::total        12139                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.L1_Replacement |      271058     99.72%     99.72% |         759      0.28%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.L1_Replacement::total       271817                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Fwd_GETX |         846     90.68%     90.68% |          87      9.32%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Fwd_GETX::total          933                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Fwd_GETS |        1407     79.85%     79.85% |         355     20.15%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Fwd_GETS::total         1762                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.Inv |           1    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.Inv::total            1                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.L1_Replacement |          11     42.31%     42.31% |          15     57.69%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.L1_Replacement::total           26                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.Data_Exclusive |      405295     97.44%     97.44% |       10669      2.56%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.Data_Exclusive::total       415964                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.DataS_fromL1 |        1155     27.17%     27.17% |        3096     72.83%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.DataS_fromL1::total         4251                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.Data_all_Acks |      417605     92.23%     92.23% |       35200      7.77%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.Data_all_Acks::total       452805                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.L1_Replacement |           2    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.L1_Replacement::total            2                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.Data |         172     96.09%     96.09% |           7      3.91%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.Data::total          179                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.Data_all_Acks |      238188     98.23%     98.23% |        4291      1.77%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.Data_all_Acks::total       242479                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.Ack |           1    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.Ack::total            1                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SM.Ack |         678     45.66%     45.66% |         807     54.34%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SM.Ack::total         1485                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SM.Ack_all |         850     51.08%     51.08% |         814     48.92%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SM.Ack_all::total         1664                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS_I.Data_all_Acks |           1    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS_I.Data_all_Acks::total            1                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Load |         101     99.02%     99.02% |           1      0.98%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Load::total          102                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Ifetch |           2    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Ifetch::total            2                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Store |          12    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Store::total           12                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.WB_Ack |      629268     99.67%     99.67% |        2103      0.33%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.WB_Ack::total       631371                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_GET_INSTR       441306      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_GETS       431871      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_GETX       242687      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_UPGRADE         1485      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_PUTX       631371      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L2_Replacement       220533      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L2_Replacement_clean       323164      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Mem_Data       543749      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Mem_Ack       543749      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.WB_Data        13901      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.WB_Data_clean         2489      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Ack        13994      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Ack_all       101588      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Unblock         4251      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Exclusive_Unblock       660107      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MEM_Inv          104      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.NP.L1_GET_INSTR        87752      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.NP.L1_GETS       247603      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.NP.L1_GETX       208394      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_GET_INSTR       353459      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_GETS        11589      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_GETX          180      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_UPGRADE         1485      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L2_Replacement          444      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L2_Replacement_clean        89952      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L1_GET_INSTR            4      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L1_GETS       168361      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L1_GETX        32932      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L2_Replacement       216768      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L2_Replacement_clean       213249      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.MEM_Inv            5      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L1_GETS         4251      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L1_GETX         1152      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L1_PUTX       631371      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L2_Replacement         3321      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L2_Replacement_clean        19963      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.MEM_Inv           47      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M_I.L1_GET_INSTR           87      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M_I.L1_GETS           67      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M_I.L1_GETX           29      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M_I.Mem_Ack       543749      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M_I.MEM_Inv            5      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_I.WB_Data         3057      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_I.Ack_all          311      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_I.MEM_Inv           47      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MCT_I.WB_Data         9082      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MCT_I.Ack_all        10881      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.I_I.L1_GET_INSTR            2      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.I_I.Ack        13552      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.I_I.Ack_all        89952      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.S_I.Ack          442      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.S_I.Ack_all          444      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.ISS.Mem_Data       247603      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.IS.L1_GET_INSTR            2      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.IS.Mem_Data        87752      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.IM.Mem_Data       208394      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS_MB.Exclusive_Unblock         1665      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_MB.Exclusive_Unblock       658442      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IIB.WB_Data         1761      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IIB.WB_Data_clean         2488      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IIB.Unblock            2      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IB.WB_Data            1      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IB.WB_Data_clean            1      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_SB.Unblock         4249      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::bucket_size          256                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::max_bucket         2559                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::samples    260585928                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::mean     1.346851                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::gmean     1.013415                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::stdev     9.094562                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr |   260565373     99.99%     99.99% |       12681      0.00%    100.00% |        1939      0.00%    100.00% |        1724      0.00%    100.00% |        4093      0.00%    100.00% |          86      0.00%    100.00% |          32      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::total    260585928                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::samples    259733902                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::mean     1.000045                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::gmean     1.000031                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::stdev     0.006741                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr |           0      0.00%      0.00% |   259722100    100.00%    100.00% |       11802      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::total    259733902                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::bucket_size          256                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::max_bucket         2559                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::samples       852026                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::mean   107.067893                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::gmean    58.331270                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::stdev   118.671700                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr |      831471     97.59%     97.59% |       12681      1.49%     99.08% |        1939      0.23%     99.30% |        1724      0.20%     99.51% |        4093      0.48%     99.99% |          86      0.01%    100.00% |          32      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::total       852026                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::bucket_size          256                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::max_bucket         2559                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::samples    198137993                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::mean     1.372242                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::gmean     1.031963                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::stdev     8.987933                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr |   198118398     99.99%     99.99% |       15169      0.01%    100.00% |         654      0.00%    100.00% |         485      0.00%    100.00% |        3201      0.00%    100.00% |          52      0.00%    100.00% |          34      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::total    198137993                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::bucket_size          128                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::max_bucket         1279                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::samples    197686362                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::mean     1.030183                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::gmean     1.020806                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::stdev     0.353922                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr |   197686078    100.00%    100.00% |         264      0.00%    100.00% |          11      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           2      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::total    197686362                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::bucket_size          256                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::max_bucket         2559                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::samples       451631                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::mean   151.097110                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::gmean   120.278121                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::stdev   113.654125                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr |      432056     95.67%     95.67% |       15155      3.36%     99.02% |         654      0.14%     99.17% |         481      0.11%     99.27% |        3199      0.71%     99.98% |          52      0.01%     99.99% |          34      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::total       451631                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::bucket_size          256                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::max_bucket         2559                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::samples    256014858                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::mean     1.151257                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::gmean     1.010478                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::stdev     5.416619                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr |   256007750    100.00%    100.00% |        5267      0.00%    100.00% |         233      0.00%    100.00% |         234      0.00%    100.00% |        1323      0.00%    100.00% |          39      0.00%    100.00% |          12      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::total    256014858                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::samples    255145337                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::mean     1.000000                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::gmean     1.000000                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::stdev     0.000153                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |   255145331    100.00%    100.00% |           6      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::total    255145337                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size          256                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket         2559                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::samples       869521                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::mean    45.535049                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::gmean    21.519588                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::stdev    81.620706                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr |      862413     99.18%     99.18% |        5267      0.61%     99.79% |         233      0.03%     99.82% |         234      0.03%     99.84% |        1323      0.15%     99.99% |          39      0.00%    100.00% |          12      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::total       869521                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::bucket_size          128                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::max_bucket         1279                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::samples     12065463                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::mean     1.212578                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::gmean     1.072219                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::stdev     5.070971                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr |    12058973     99.95%     99.95% |        6173      0.05%    100.00% |         159      0.00%    100.00% |          89      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           4      0.00%    100.00% |          26      0.00%    100.00% |          37      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::total     12065463                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size          128                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket         1279                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::samples     12047847                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::mean     1.102731                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.066647                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::stdev     1.508840                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr |    12047413    100.00%    100.00% |         394      0.00%    100.00% |          28      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           6      0.00%    100.00% |           2      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::total     12047847                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size          128                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket         1279                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::samples        17616                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::mean    76.338556                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::gmean    37.818344                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::stdev   101.999213                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr |       11560     65.62%     65.62% |        5779     32.81%     98.43% |         131      0.74%     99.17% |          85      0.48%     99.65% |           2      0.01%     99.67% |           0      0.00%     99.67% |           0      0.00%     99.67% |           4      0.02%     99.69% |          20      0.11%     99.80% |          35      0.20%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::total        17616                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::bucket_size          256                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::max_bucket         2559                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::samples       132587                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::mean     7.240159                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::gmean     1.384514                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::stdev    39.274967                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr |      132390     99.85%     99.85% |         126      0.10%     99.95% |           4      0.00%     99.95% |          14      0.01%     99.96% |          51      0.04%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::total       132587                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size           32                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket          319                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::samples       120007                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::mean     1.007216                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::gmean     1.000248                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::stdev     1.045296                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr |      120001    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::total       120007                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size          256                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket         2559                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::samples        12580                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::mean    66.699364                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::gmean    30.773686                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::stdev   111.093946                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr |       12383     98.43%     98.43% |         126      1.00%     99.44% |           4      0.03%     99.47% |          14      0.11%     99.58% |          51      0.41%     99.98% |           2      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::total        12580                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::samples       132587                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::mean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::gmean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr |           0      0.00%      0.00% |      132587    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::total       132587                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::samples       132587                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::mean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::gmean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr |           0      0.00%      0.00% |      132587    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::total       132587                       (Unspecified)
board.cache_hierarchy.ruby_system.directory_controllers0.power_state.pwrStateResidencyTicks::UNDEFINED 5610130562691                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.directory_controllers0.requestToDir.m_msg_count       303842                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.directory_controllers0.requestToDir.m_buf_msgs     0.000644                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.directory_controllers0.requestToMemory.m_msg_count       418188                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.directory_controllers0.requestToMemory.m_buf_msgs     0.005004                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.directory_controllers0.requestToMemory.m_stall_time    646896045                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.directory_controllers0.requestToMemory.m_avg_stall_time  1546.902458                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.directory_controllers0.responseFromDir.m_msg_count       576326                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.directory_controllers0.responseFromDir.m_buf_msgs     0.001222                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.directory_controllers0.responseFromMemory.m_msg_count       418188                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.directory_controllers0.responseFromMemory.m_buf_msgs     0.001478                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.directory_controllers0.responseToDir.m_msg_count       272441                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.directory_controllers0.responseToDir.m_buf_msgs     0.000578                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.directory_controllers1.power_state.pwrStateResidencyTicks::UNDEFINED 5610130562691                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.directory_controllers1.requestToDir.m_msg_count       302541                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.directory_controllers1.requestToDir.m_buf_msgs     0.000641                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.directory_controllers1.requestToMemory.m_msg_count       417810                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.directory_controllers1.requestToMemory.m_buf_msgs     0.005037                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.directory_controllers1.requestToMemory.m_stall_time    652134920                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.directory_controllers1.requestToMemory.m_avg_stall_time  1560.840861                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.directory_controllers1.responseFromDir.m_msg_count       573858                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.directory_controllers1.responseFromDir.m_buf_msgs     0.001217                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.directory_controllers1.responseFromMemory.m_msg_count       417810                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.directory_controllers1.responseFromMemory.m_buf_msgs     0.001478                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.directory_controllers1.responseToDir.m_msg_count       271308                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.directory_controllers1.responseToDir.m_buf_msgs     0.000575                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.dma_controllers0.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 5610130562691                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.dma_controllers0.mandatoryQueue.m_msg_count        62634                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.dma_controllers0.mandatoryQueue.m_buf_msgs     0.000135                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.dma_controllers0.power_state.pwrStateResidencyTicks::UNDEFINED 5610130562691                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.dma_controllers0.requestToDir.m_msg_count        62634                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.dma_controllers0.requestToDir.m_buf_msgs     0.000797                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.dma_controllers0.responseFromDir.m_msg_count        62634                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.dma_controllers0.responseFromDir.m_buf_msgs     0.000133                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.dma_controllers1.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 5610130562691                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.dma_controllers1.power_state.pwrStateResidencyTicks::UNDEFINED 5610130562691                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers0.fullyBusyCycles      3357852                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::samples      1782822                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::mean     0.303547                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::stdev     1.528203                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::0-7      1752636     98.31%     98.31% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::8-15        27952      1.57%     99.87% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::16-23         1820      0.10%     99.98% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::24-31          297      0.02%     99.99% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::32-39           83      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::40-47           30      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::48-55            4      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::total      1782822                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.L1Dcache.m_demand_hits    234760912                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.L1Dcache.m_demand_misses       656695                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.L1Dcache.m_demand_accesses    235417607                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.L1Icache.m_demand_hits    127547873                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.L1Icache.m_demand_misses       406399                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.L1Icache.m_demand_accesses    127954272                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.mandatoryQueue.m_msg_count    363371879                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers0.mandatoryQueue.m_buf_msgs     0.773374                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers0.mandatoryQueue.m_stall_time    199747386                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.l1_controllers0.mandatoryQueue.m_stall_count          128                       # Number of times messages were stalled (Count)
board.cache_hierarchy.ruby_system.l1_controllers0.mandatoryQueue.m_avg_stall_time     0.549705                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.l1_controllers0.power_state.pwrStateResidencyTicks::UNDEFINED 5610130562691                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.requestFromL1Cache.m_msg_count      1692362                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers0.requestFromL1Cache.m_buf_msgs     0.007175                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers0.requestToL1Cache.m_msg_count        89609                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers0.requestToL1Cache.m_buf_msgs    67.000190                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers0.responseFromL1Cache.m_msg_count        92705                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers0.responseFromL1Cache.m_buf_msgs     0.000393                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers0.responseToL1Cache.m_msg_count      1693213                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers0.responseToL1Cache.m_buf_msgs     0.003589                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 5610130562691                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers0.unblockFromL1Cache.m_msg_count       645488                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers0.unblockFromL1Cache.m_buf_msgs     0.001368                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers1.fullyBusyCycles         2066                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::samples       102167                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::mean     0.116261                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::stdev     1.033127                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::0-7       101524     99.37%     99.37% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::8-15          522      0.51%     99.88% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::16-23          105      0.10%     99.98% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::24-31           12      0.01%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::32-39            4      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::total       102167                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.L1Dcache.m_demand_hits       296227                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.L1Dcache.m_demand_misses        19252                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.L1Dcache.m_demand_accesses       315479                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.L1Icache.m_demand_hits       116156                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.L1Icache.m_demand_misses        34818                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.L1Icache.m_demand_accesses       150974                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.mandatoryQueue.m_msg_count       466453                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers1.mandatoryQueue.m_buf_msgs     0.000993                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers1.mandatoryQueue.m_stall_time       416583                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.l1_controllers1.mandatoryQueue.m_stall_count           16                       # Number of times messages were stalled (Count)
board.cache_hierarchy.ruby_system.l1_controllers1.mandatoryQueue.m_avg_stall_time     0.893087                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.l1_controllers1.power_state.pwrStateResidencyTicks::UNDEFINED 5610130562691                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.requestFromL1Cache.m_msg_count        56173                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers1.requestFromL1Cache.m_buf_msgs     0.000238                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers1.requestToL1Cache.m_msg_count        45180                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers1.requestToL1Cache.m_buf_msgs    66.000096                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers1.responseFromL1Cache.m_msg_count        46335                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers1.responseFromL1Cache.m_buf_msgs     0.000196                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers1.responseToL1Cache.m_msg_count        56987                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers1.responseToL1Cache.m_buf_msgs     0.000121                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 5610130562691                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers1.unblockFromL1Cache.m_msg_count        18870                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers1.unblockFromL1Cache.m_buf_msgs     0.000040                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers.fullyBusyCycles          507                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::samples      3632415                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::mean     0.687935                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::stdev     2.298758                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::0-7      3348358     92.18%     92.18% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::8-15       279434      7.69%     99.87% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::16-23         4126      0.11%     99.99% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::24-31          347      0.01%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::32-39           92      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::40-47           40      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::48-55           16      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::56-63            2      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::total      3632415                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.DirRequestFromL2Cache.m_msg_count       543748                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers.DirRequestFromL2Cache.m_buf_msgs     0.002305                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers.L1RequestFromL2Cache.m_msg_count       120795                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers.L1RequestFromL2Cache.m_buf_msgs     0.000256                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers.L1RequestToL2Cache.m_msg_count      1748535                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers.L1RequestToL2Cache.m_buf_msgs     0.003713                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers.L1RequestToL2Cache.m_stall_time      1055943                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.l2_controllers.L1RequestToL2Cache.m_stall_count          185                       # Number of times messages were stalled (Count)
board.cache_hierarchy.ruby_system.l2_controllers.L1RequestToL2Cache.m_avg_stall_time     0.603902                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.l2_controllers.L2cache.m_demand_hits       568010                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.L2cache.m_demand_misses       549154                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.L2cache.m_demand_accesses      1117164                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.power_state.pwrStateResidencyTicks::UNDEFINED 5610130562691                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l2_controllers.responseFromL2Cache.m_msg_count      2286878                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers.responseFromL2Cache.m_buf_msgs     0.007201                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers.responseToL2Cache.m_msg_count      1219522                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers.responseToL2Cache.m_buf_msgs     0.002585                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers.unblockToL2Cache.m_msg_count       664358                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers.unblockToL2Cache.m_buf_msgs     0.001408                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.msg_count.Control    200396810                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Control   1603174480                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Request_Control     30984992                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Request_Control    247879936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Response_Data    224233322                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Response_Data  16144799184                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Response_Control    272208116                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Response_Control   2177664928                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Writeback_Data     33068130                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Writeback_Data   2380905360                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Writeback_Control     40351326                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Writeback_Control    322810608                       (Unspecified)
board.cache_hierarchy.ruby_system.network.int_links0.buffers1.m_msg_count         4840                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links0.buffers1.m_buf_msgs     0.000010                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links1.buffers0.m_msg_count      1692362                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links1.buffers0.m_buf_msgs     0.003587                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links1.buffers1.m_msg_count        87865                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links1.buffers1.m_buf_msgs     0.000186                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links1.buffers2.m_msg_count       645488                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links1.buffers2.m_buf_msgs     0.001368                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links12.buffers1.m_msg_count      1690985                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links12.buffers1.m_buf_msgs     0.003584                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links12.buffers2.m_msg_count        89609                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links12.buffers2.m_buf_msgs     0.000190                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links13.buffers1.m_msg_count        52147                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links13.buffers1.m_buf_msgs     0.000111                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links13.buffers2.m_msg_count        45180                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links13.buffers2.m_buf_msgs     0.000096                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links14.buffers0.m_msg_count       272441                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links14.buffers0.m_buf_msgs     0.000578                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links14.buffers1.m_msg_count       272441                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links14.buffers1.m_buf_msgs     0.000578                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links15.buffers0.m_msg_count       271308                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links15.buffers0.m_buf_msgs     0.000575                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links15.buffers1.m_msg_count       271308                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links15.buffers1.m_buf_msgs     0.000575                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links20.buffers1.m_msg_count       544925                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links20.buffers1.m_buf_msgs     0.001155                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links22.buffers1.m_msg_count        31401                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links22.buffers1.m_buf_msgs     0.000067                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links26.buffers1.m_msg_count       542625                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links26.buffers1.m_buf_msgs     0.001150                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links28.buffers1.m_msg_count        31233                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links28.buffers1.m_buf_msgs     0.000066                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links33.buffers0.m_msg_count        31401                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links33.buffers0.m_buf_msgs     0.000067                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links34.buffers0.m_msg_count        31233                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links34.buffers0.m_buf_msgs     0.000066                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links6.buffers1.m_msg_count         2228                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links6.buffers1.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links7.buffers0.m_msg_count        56173                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links7.buffers0.m_buf_msgs     0.000119                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links7.buffers1.m_msg_count        44107                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links7.buffers1.m_buf_msgs     0.000093                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links7.buffers2.m_msg_count        18870                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links7.buffers2.m_buf_msgs     0.000040                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.power_state.pwrStateResidencyTicks::UNDEFINED 5610130562691                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers0.percent_links_utilized     8.616636                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Control::0     40046825                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Control::0    320374600                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Request_Control::2      8332195                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Request_Control::2     66657560                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Response_Data::1     40645925                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Response_Data::1   2926506600                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Response_Control::1     28041947                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Response_Control::2     21789808                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Response_Control::1    224335576                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Response_Control::2    174318464                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Writeback_Data::0     10133771                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Writeback_Data::1       412796                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Writeback_Data::0    729631512                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Writeback_Data::1     29721312                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Writeback_Control::0     10153526                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Writeback_Control::0     81228208                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers1.m_msg_count     60446547                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers1.m_buf_msgs     0.003588                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers0.port_buffers1.m_stall_time       429237                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers1.m_avg_stall_time     0.007101                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers0.port_buffers2.m_msg_count      8332195                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers2.m_buf_msgs     0.000495                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers0.port_buffers2.m_stall_time        87246                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers2.m_avg_stall_time     0.010471                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers0.port_buffers4.m_msg_count       489905                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers4.m_buf_msgs     0.000029                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers0.port_buffers4.m_stall_time       548451                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers4.m_avg_stall_time     1.119505                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers0.port_buffers6.m_msg_count     60334122                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers6.m_buf_msgs     0.005998                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers0.port_buffers6.m_stall_time  13558899528                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers6.m_avg_stall_time   224.730204                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers0.port_buffers7.m_msg_count      8164216                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers7.m_buf_msgs     0.000485                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers0.port_buffers7.m_stall_time      3109887                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers7.m_avg_stall_time     0.380917                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers0.port_buffers8.m_msg_count     21789808                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers8.m_buf_msgs     0.001293                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers0.port_buffers8.m_stall_time        29970                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers8.m_avg_stall_time     0.001375                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED 5610130562691                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.acc_link_utilization    194147651                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.link_utilization    41.153977                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.total_msg_count     68778742                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.total_msg_bytes   3106362416                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.total_data_msg_bytes   2556132480                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.total_msg_wait_time       516483                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.total_bw_sat_cy    159758504                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.avg_msg_wait_time     0.007509                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.avg_bandwidth        18.42                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.avg_useful_bandwidth        15.15                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.msg_count.Request_Control::2      8332195                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.msg_bytes.Request_Control::2     66657560                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.msg_count.Response_Data::1     39939570                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.msg_bytes.Response_Data::1   2875649040                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.msg_count.Response_Control::1     20506977                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.msg_bytes.Response_Control::1    164055816                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.acc_link_utilization 1782668.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.link_utilization     0.377877                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.total_msg_count       489905                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.total_msg_bytes     28522696                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.total_data_msg_bytes     24603456                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.total_msg_wait_time       548451                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.total_bw_sat_cy      1537782                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.avg_msg_wait_time     1.119505                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.avg_bandwidth         0.17                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.avg_useful_bandwidth         0.15                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_count.Response_Data::1       384429                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_bytes.Response_Data::1     27678888                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_count.Response_Control::1       105476                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_bytes.Response_Control::1       843808                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle02.acc_link_utilization     88618045                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers0.throttle02.link_utilization    18.784595                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers0.throttle02.total_msg_count     90288146                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers0.throttle02.total_msg_bytes   1417888720                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers0.throttle02.total_data_msg_bytes    695583552                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers0.throttle02.total_msg_wait_time  13562039385                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers0.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers0.throttle02.total_bw_sat_cy     43525641                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers0.throttle02.avg_msg_wait_time   150.208416                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers0.throttle02.avg_bandwidth         8.41                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers0.throttle02.avg_useful_bandwidth         4.12                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers0.throttle02.msg_count.Control::0     40046825                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle02.msg_bytes.Control::0    320374600                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle02.msg_count.Response_Data::1       321926                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle02.msg_bytes.Response_Data::1     23178672                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle02.msg_count.Response_Control::1      7429494                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle02.msg_count.Response_Control::2     21789808                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle02.msg_bytes.Response_Control::1     59435952                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle02.msg_bytes.Response_Control::2    174318464                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle02.msg_count.Writeback_Data::0     10133771                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle02.msg_count.Writeback_Data::1       412796                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle02.msg_bytes.Writeback_Data::0    729631512                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle02.msg_bytes.Writeback_Data::1     29721312                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle02.msg_count.Writeback_Control::0     10153526                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle02.msg_bytes.Writeback_Control::0     81228208                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle03.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers0.throttle03.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers0.throttle03.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers0.throttle03.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers0.throttle03.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers0.throttle03.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers0.throttle03.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers0.throttle03.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers0.throttle03.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers0.throttle03.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers0.throttle03.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers0.throttle04.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers0.throttle04.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers0.throttle04.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers0.throttle04.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers0.throttle04.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers0.throttle04.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers0.throttle04.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers0.throttle04.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers0.throttle04.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers0.throttle04.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers0.throttle04.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers0.throttle05.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers0.throttle05.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers0.throttle05.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers0.throttle05.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers0.throttle05.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers0.throttle05.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers0.throttle05.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers0.throttle05.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers0.throttle05.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers0.throttle05.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers0.throttle05.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers0.throttle06.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers0.throttle06.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers0.throttle06.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers0.throttle06.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers0.throttle06.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers0.throttle06.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers0.throttle06.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers0.throttle06.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers0.throttle06.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers0.throttle06.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers0.throttle06.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers1.percent_links_utilized     5.888580                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Control::0     28247860                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Control::0    225982880                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Request_Control::2      7160301                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Request_Control::2     57282408                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Response_Data::1     28653732                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Response_Data::1   2063068704                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Response_Control::1     19680319                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Response_Control::2     14565978                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Response_Control::1    157442552                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Response_Control::2    116527824                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Writeback_Data::0      5541404                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Writeback_Data::1       446094                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Writeback_Data::0    398981088                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Writeback_Data::1     32118768                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Writeback_Control::0      7493293                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Writeback_Control::0     59946344                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers1.m_msg_count     41388033                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers1.m_buf_msgs     0.002457                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers1.port_buffers1.m_stall_time       416583                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers1.m_avg_stall_time     0.010065                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers1.port_buffers2.m_msg_count      7160301                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers2.m_buf_msgs     0.000425                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers1.port_buffers2.m_stall_time        79587                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers2.m_avg_stall_time     0.011115                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers1.port_buffers4.m_msg_count       389942                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers4.m_buf_msgs     0.000023                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers1.port_buffers4.m_stall_time        49617                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers4.m_avg_stall_time     0.127242                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers1.port_buffers6.m_msg_count     41282557                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers6.m_buf_msgs     0.003770                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers1.port_buffers6.m_stall_time   7402411179                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers6.m_avg_stall_time   179.310869                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers1.port_buffers7.m_msg_count      7002170                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers7.m_buf_msgs     0.000416                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers1.port_buffers7.m_stall_time      4718610                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers7.m_avg_stall_time     0.673878                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers1.port_buffers8.m_msg_count     14565978                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers8.m_buf_msgs     0.000865                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers1.port_buffers8.m_stall_time         6660                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers8.m_avg_stall_time     0.000457                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED 5610130562691                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.acc_link_utilization    136851787                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.link_utilization    29.008826                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.total_msg_count     48548334                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.total_msg_bytes   2189628592                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.total_data_msg_bytes   1801241920                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.total_msg_wait_time       496170                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.total_bw_sat_cy    112577724                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.avg_msg_wait_time     0.010220                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.avg_bandwidth        12.98                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.avg_useful_bandwidth        10.68                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_count.Request_Control::2      7160301                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_bytes.Request_Control::2     57282408                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_count.Response_Data::1     28144405                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_bytes.Response_Data::1   2026397160                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_count.Response_Control::1     13243628                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_bytes.Response_Control::1    105949024                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.acc_link_utilization      1305035                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.link_utilization     0.276632                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.total_msg_count       389942                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.total_msg_bytes     20880560                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.total_data_msg_bytes     17761024                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.total_msg_wait_time        49617                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.total_bw_sat_cy      1110069                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.avg_msg_wait_time     0.127242                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.avg_bandwidth         0.12                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.avg_useful_bandwidth         0.11                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.msg_count.Response_Data::1       277516                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.msg_bytes.Response_Data::1     19981152                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.msg_count.Response_Control::1       112426                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.msg_bytes.Response_Control::1       899408                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.acc_link_utilization 56302588.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.link_utilization    11.934605                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.total_msg_count     62850705                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.total_msg_bytes    900841416                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.total_data_msg_bytes    398035776                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.total_msg_wait_time   7407136449                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.total_bw_sat_cy     24896651                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.avg_msg_wait_time   117.852878                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.avg_bandwidth         5.34                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.avg_useful_bandwidth         2.36                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.msg_count.Control::0     28247860                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.msg_bytes.Control::0    225982880                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.msg_count.Response_Data::1       231811                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.msg_bytes.Response_Data::1     16690392                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.msg_count.Response_Control::1      6324265                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.msg_count.Response_Control::2     14565978                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.msg_bytes.Response_Control::1     50594120                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.msg_bytes.Response_Control::2    116527824                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.msg_count.Writeback_Data::0      5541404                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.msg_count.Writeback_Data::1       446094                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.msg_bytes.Writeback_Data::0    398981088                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.msg_bytes.Writeback_Data::1     32118768                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.msg_count.Writeback_Control::0      7493293                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.msg_bytes.Writeback_Control::0     59946344                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle03.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers1.throttle03.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers1.throttle03.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers1.throttle03.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers1.throttle03.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers1.throttle03.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers1.throttle03.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers1.throttle03.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers1.throttle03.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers1.throttle03.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers1.throttle03.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers1.throttle04.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers1.throttle04.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers1.throttle04.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers1.throttle04.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers1.throttle04.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers1.throttle04.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers1.throttle04.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers1.throttle04.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers1.throttle04.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers1.throttle04.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers1.throttle04.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers1.throttle05.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers1.throttle05.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers1.throttle05.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers1.throttle05.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers1.throttle05.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers1.throttle05.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers1.throttle05.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers1.throttle05.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers1.throttle05.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers1.throttle05.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers1.throttle05.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers1.throttle06.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers1.throttle06.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers1.throttle06.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers1.throttle06.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers1.throttle06.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers1.throttle06.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers1.throttle06.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers1.throttle06.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers1.throttle06.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers1.throttle06.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers1.throttle06.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers2.percent_links_utilized    21.515105                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_count.Control::0    100198405                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Control::0    801587240                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_count.Request_Control::2     15492496                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Request_Control::2    123939968                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_count.Response_Data::1    111440240                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Response_Data::1   8023697280                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_count.Response_Control::1     99530370                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_count.Response_Control::2     36355786                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Response_Control::1    796242960                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Response_Control::2    290846288                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_count.Writeback_Data::0     15675175                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_count.Writeback_Data::1       858890                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Writeback_Data::0   1128612600                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Writeback_Data::1     61840080                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_count.Writeback_Control::0     17646819                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Writeback_Control::0    141174552                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers0.m_msg_count    101616679                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers0.m_buf_msgs     0.006196                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers2.port_buffers0.m_stall_time    920715363                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers0.m_avg_stall_time     9.060672                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers2.port_buffers1.m_msg_count     78975143                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers1.m_buf_msgs     0.004734                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers2.port_buffers1.m_stall_time    257945130                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers1.m_avg_stall_time     3.266156                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers2.port_buffers10.m_msg_count     16149063                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers10.m_buf_msgs     0.000961                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers2.port_buffers10.m_stall_time     15056595                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers10.m_avg_stall_time     0.932351                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers2.port_buffers12.m_msg_count     15752609                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers12.m_buf_msgs     0.002164                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers2.port_buffers12.m_stall_time   6895082016                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers12.m_avg_stall_time   437.710478                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers2.port_buffers13.m_msg_count     15750561                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers13.m_buf_msgs     0.000937                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers2.port_buffers13.m_stall_time     14158494                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers13.m_avg_stall_time     0.898920                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers2.port_buffers2.m_msg_count     36355786                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers2.m_buf_msgs     0.002158                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers2.port_buffers2.m_stall_time       981018                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers2.m_avg_stall_time     0.026984                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers2.port_buffers4.m_msg_count     60056605                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers4.m_buf_msgs     0.003582                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers2.port_buffers4.m_stall_time     95251320                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers4.m_avg_stall_time     1.586026                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers2.port_buffers5.m_msg_count      8332195                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers5.m_buf_msgs     0.000495                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers2.port_buffers5.m_stall_time        92241                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers5.m_avg_stall_time     0.011070                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers2.port_buffers7.m_msg_count     40898128                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers7.m_buf_msgs     0.002428                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers2.port_buffers7.m_stall_time      2747250                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers7.m_avg_stall_time     0.067173                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers2.port_buffers8.m_msg_count      7160301                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers8.m_buf_msgs     0.000425                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers2.port_buffers8.m_stall_time        76590                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers8.m_avg_stall_time     0.010696                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers2.port_buffers9.m_msg_count     16151111                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers9.m_buf_msgs     0.002218                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers2.port_buffers9.m_stall_time   7064933994                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers9.m_avg_stall_time   437.427122                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers2.power_state.pwrStateResidencyTicks::UNDEFINED 5610130562691                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.acc_link_utilization    304439892                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.link_utilization    64.532908                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.total_msg_count    216947608                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.total_msg_bytes   4871038272                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.total_data_msg_bytes   3135457408                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.total_msg_wait_time   1179641511                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.total_bw_sat_cy    196662550                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.avg_msg_wait_time     5.437449                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.avg_bandwidth        28.88                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.avg_useful_bandwidth        18.59                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_count.Control::0     68294685                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_bytes.Control::0    546357480                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_count.Response_Data::1     32457457                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_bytes.Response_Data::1   2336936904                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_count.Response_Control::1     45658796                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_count.Response_Control::2     36355786                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_bytes.Response_Control::1    365270368                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_bytes.Response_Control::2    290846288                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_count.Writeback_Data::0     15675175                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_count.Writeback_Data::1       858890                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_bytes.Writeback_Data::0   1128612600                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_bytes.Writeback_Data::1     61840080                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_count.Writeback_Control::0     17646819                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_bytes.Writeback_Control::0    141174552                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.acc_link_utilization    192842616                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.link_utilization    40.877346                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.total_msg_count     68388800                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.total_msg_bytes   3085481856                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.total_data_msg_bytes   2538371456                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.total_msg_wait_time     95343561                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.total_bw_sat_cy    158678888                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.avg_msg_wait_time     1.394140                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.avg_bandwidth        18.29                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.avg_useful_bandwidth        15.05                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.msg_count.Request_Control::2      8332195                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.msg_bytes.Request_Control::2     66657560                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.msg_count.Response_Data::1     39662054                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.msg_bytes.Response_Data::1   2855667888                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.msg_count.Response_Control::1     20394551                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.msg_bytes.Response_Control::1    163156408                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle02.acc_link_utilization 135069118.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers2.throttle02.link_utilization    28.630949                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers2.throttle02.total_msg_count     48058429                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers2.throttle02.total_msg_bytes   2161105896                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers2.throttle02.total_data_msg_bytes   1776638464                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers2.throttle02.total_msg_wait_time      2823840                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers2.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers2.throttle02.total_bw_sat_cy    111040501                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers2.throttle02.avg_msg_wait_time     0.058758                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers2.throttle02.avg_bandwidth        12.81                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers2.throttle02.avg_useful_bandwidth        10.53                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers2.throttle02.msg_count.Request_Control::2      7160301                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle02.msg_bytes.Request_Control::2     57282408                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle02.msg_count.Response_Data::1     27759976                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle02.msg_bytes.Response_Data::1   1998718272                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle02.msg_count.Response_Control::1     13138152                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle02.msg_bytes.Response_Control::1    105105216                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle03.acc_link_utilization     39531611                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers2.throttle03.link_utilization     8.379617                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers2.throttle03.total_msg_count     32300174                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers2.throttle03.total_msg_bytes    632505776                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers2.throttle03.total_data_msg_bytes    374104384                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers2.throttle03.total_msg_wait_time   7079990589                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers2.throttle03.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers2.throttle03.total_bw_sat_cy     23409147                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers2.throttle03.avg_msg_wait_time   219.193574                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers2.throttle03.avg_bandwidth         3.75                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers2.throttle03.avg_useful_bandwidth         2.22                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers2.throttle03.msg_count.Control::0     16151111                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle03.msg_bytes.Control::0    129208888                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle03.msg_count.Response_Data::1      5845381                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle03.msg_bytes.Response_Data::1    420867432                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle03.msg_count.Response_Control::1     10303682                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle03.msg_bytes.Response_Control::1     82429456                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle04.acc_link_utilization     38613073                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers2.throttle04.link_utilization     8.184913                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers2.throttle04.total_msg_count     31503170                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers2.throttle04.total_msg_bytes    617809168                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers2.throttle04.total_data_msg_bytes    365783808                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers2.throttle04.total_msg_wait_time   6909240510                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers2.throttle04.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers2.throttle04.total_bw_sat_cy     22887727                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers2.throttle04.avg_msg_wait_time   219.318897                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers2.throttle04.avg_bandwidth         3.66                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers2.throttle04.avg_useful_bandwidth         2.17                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers2.throttle04.msg_count.Control::0     15752609                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle04.msg_bytes.Control::0    126020872                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle04.msg_count.Response_Data::1      5715372                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle04.msg_bytes.Response_Data::1    411506784                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle04.msg_count.Response_Control::1     10035189                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle04.msg_bytes.Response_Control::1     80281512                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle05.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers2.throttle05.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers2.throttle05.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers2.throttle05.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers2.throttle05.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers2.throttle05.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers2.throttle05.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers2.throttle05.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers2.throttle05.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers2.throttle05.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers2.throttle05.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers2.throttle06.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers2.throttle06.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers2.throttle06.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers2.throttle06.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers2.throttle06.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers2.throttle06.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers2.throttle06.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers2.throttle06.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers2.throttle06.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers2.throttle06.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers2.throttle06.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers3.percent_links_utilized     3.663056                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_count.Control::0     16151111                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_bytes.Control::0    129208888                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_count.Response_Data::1     22006252                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_bytes.Response_Data::1   1584450144                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_count.Response_Control::1     26456897                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_bytes.Response_Control::1    211655176                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_count.Writeback_Control::0       638352                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_count.Writeback_Control::1       628592                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_bytes.Writeback_Control::0      5106816                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_bytes.Writeback_Control::1      5028736                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers0.m_msg_count     16789463                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers0.m_buf_msgs     0.001017                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers3.port_buffers0.m_stall_time    116456427                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers0.m_avg_stall_time     6.936281                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers3.port_buffers1.m_msg_count     16149063                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers1.m_buf_msgs     0.000959                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers3.port_buffers1.m_stall_time        18981                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers1.m_avg_stall_time     0.001175                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers3.port_buffers10.m_msg_count     32304326                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers10.m_buf_msgs     0.001922                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers3.port_buffers10.m_stall_time     24539436                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers10.m_avg_stall_time     0.759633                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers3.port_buffers16.m_msg_count       638352                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers16.m_buf_msgs     0.000038                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers3.port_buffers16.m_stall_time        88578                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers16.m_avg_stall_time     0.138760                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers3.power_state.pwrStateResidencyTicks::UNDEFINED 5610130562691                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.acc_link_utilization     39850787                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.link_utilization     8.447274                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.total_msg_count     32938526                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.total_msg_bytes    637612592                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.total_data_msg_bytes    374104384                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.total_msg_wait_time    116475408                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.total_bw_sat_cy     23383810                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.avg_msg_wait_time     3.536145                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.avg_bandwidth         3.78                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.avg_useful_bandwidth         2.22                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_count.Control::0     16151111                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_bytes.Control::0    129208888                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_count.Response_Data::1      5845381                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_bytes.Response_Data::1    420867432                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_count.Response_Control::1     10303682                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_bytes.Response_Control::1     82429456                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_count.Writeback_Control::0       638352                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_bytes.Writeback_Control::0      5106816                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers3.throttle02.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers3.throttle02.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers3.throttle02.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers3.throttle02.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers3.throttle02.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers3.throttle02.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers3.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers3.throttle02.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers3.throttle02.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers3.throttle02.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers3.throttle02.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers3.throttle03.acc_link_utilization     80756607                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers3.throttle03.link_utilization    17.118186                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers3.throttle03.total_msg_count     32304326                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers3.throttle03.total_msg_bytes   1292105712                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers3.throttle03.total_data_msg_bytes   1033671104                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers3.throttle03.total_msg_wait_time     24539436                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers3.throttle03.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers3.throttle03.total_bw_sat_cy     64604656                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers3.throttle03.avg_msg_wait_time     0.759633                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers3.throttle03.avg_bandwidth         7.66                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers3.throttle03.avg_useful_bandwidth         6.13                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers3.throttle03.msg_count.Response_Data::1     16151111                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle03.msg_bytes.Response_Data::1   1162879992                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle03.msg_count.Response_Control::1     16153215                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle03.msg_bytes.Response_Control::1    129225720                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle04.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers3.throttle04.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers3.throttle04.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers3.throttle04.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers3.throttle04.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers3.throttle04.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers3.throttle04.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers3.throttle04.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers3.throttle04.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers3.throttle04.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers3.throttle04.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers3.throttle05.acc_link_utilization       358216                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers3.throttle05.link_utilization     0.075932                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers3.throttle05.total_msg_count       638352                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers3.throttle05.total_msg_bytes      5731456                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers3.throttle05.total_data_msg_bytes       624640                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers3.throttle05.total_msg_wait_time        88578                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers3.throttle05.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers3.throttle05.total_bw_sat_cy        39063                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers3.throttle05.avg_msg_wait_time     0.138760                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers3.throttle05.avg_bandwidth         0.03                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers3.throttle05.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers3.throttle05.msg_count.Response_Data::1         9760                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle05.msg_bytes.Response_Data::1       702720                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle05.msg_count.Writeback_Control::1       628592                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle05.msg_bytes.Writeback_Control::1      5028736                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle06.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers3.throttle06.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers3.throttle06.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers3.throttle06.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers3.throttle06.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers3.throttle06.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers3.throttle06.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers3.throttle06.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers3.throttle06.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers3.throttle06.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers3.throttle06.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers4.percent_links_utilized     3.574097                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_count.Control::0     15752609                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_bytes.Control::0    126020872                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_count.Response_Data::1     21472697                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_bytes.Response_Data::1   1546034184                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_count.Response_Control::1     25787011                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_bytes.Response_Control::1    206296088                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_count.Writeback_Control::0       633308                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_count.Writeback_Control::1       628592                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_bytes.Writeback_Control::0      5066464                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_bytes.Writeback_Control::1      5028736                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers0.m_msg_count     16385917                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers0.m_buf_msgs     0.000993                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers4.port_buffers0.m_stall_time    112668885                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers0.m_avg_stall_time     6.875958                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers4.port_buffers1.m_msg_count     15750561                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers1.m_buf_msgs     0.000935                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers4.port_buffers1.m_stall_time        15984                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers1.m_avg_stall_time     0.001015                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers4.port_buffers10.m_msg_count     31504431                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers10.m_buf_msgs     0.001874                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers4.port_buffers10.m_stall_time     22989654                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers10.m_avg_stall_time     0.729728                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers4.port_buffers16.m_msg_count       633308                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers16.m_buf_msgs     0.000038                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers4.port_buffers16.m_stall_time       127872                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers16.m_avg_stall_time     0.201911                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers4.power_state.pwrStateResidencyTicks::UNDEFINED 5610130562691                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.acc_link_utilization     38929727                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.link_utilization     8.252034                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.total_msg_count     32136478                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.total_msg_bytes    622875632                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.total_data_msg_bytes    365783808                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.total_msg_wait_time    112684869                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.total_bw_sat_cy     22863812                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.avg_msg_wait_time     3.506447                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.avg_bandwidth         3.69                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.avg_useful_bandwidth         2.17                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.msg_count.Control::0     15752609                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.msg_bytes.Control::0    126020872                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.msg_count.Response_Data::1      5715372                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.msg_bytes.Response_Data::1    411506784                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.msg_count.Response_Control::1     10035189                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.msg_bytes.Response_Control::1     80281512                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.msg_count.Writeback_Control::0       633308                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.msg_bytes.Writeback_Control::0      5066464                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers4.throttle02.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers4.throttle02.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers4.throttle02.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers4.throttle02.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers4.throttle02.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers4.throttle02.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers4.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers4.throttle02.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers4.throttle02.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers4.throttle02.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers4.throttle02.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers4.throttle03.acc_link_utilization 78762651.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers4.throttle03.link_utilization    16.695522                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers4.throttle03.total_msg_count     31504431                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers4.throttle03.total_msg_bytes   1260202424                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers4.throttle03.total_data_msg_bytes   1008166976                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers4.throttle03.total_msg_wait_time     22989654                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers4.throttle03.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers4.throttle03.total_bw_sat_cy     63010613                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers4.throttle03.avg_msg_wait_time     0.729728                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers4.throttle03.avg_bandwidth         7.47                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers4.throttle03.avg_useful_bandwidth         5.98                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers4.throttle03.msg_count.Response_Data::1     15752609                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle03.msg_bytes.Response_Data::1   1134187848                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle03.msg_count.Response_Control::1     15751822                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle03.msg_bytes.Response_Control::1    126014576                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle04.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers4.throttle04.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers4.throttle04.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers4.throttle04.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers4.throttle04.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers4.throttle04.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers4.throttle04.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers4.throttle04.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers4.throttle04.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers4.throttle04.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers4.throttle04.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers4.throttle05.acc_link_utilization       335518                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers4.throttle05.link_utilization     0.071121                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers4.throttle05.total_msg_count       633308                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers4.throttle05.total_msg_bytes      5368288                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers4.throttle05.total_data_msg_bytes       301824                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers4.throttle05.total_msg_wait_time       127872                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers4.throttle05.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers4.throttle05.total_bw_sat_cy        18892                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers4.throttle05.avg_msg_wait_time     0.201911                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers4.throttle05.avg_bandwidth         0.03                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers4.throttle05.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers4.throttle05.msg_count.Response_Data::1         4716                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle05.msg_bytes.Response_Data::1       339552                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle05.msg_count.Writeback_Control::1       628592                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle05.msg_bytes.Writeback_Control::1      5028736                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle06.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers4.throttle06.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers4.throttle06.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers4.throttle06.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers4.throttle06.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers4.throttle06.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers4.throttle06.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers4.throttle06.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers4.throttle06.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers4.throttle06.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers4.throttle06.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers5.percent_links_utilized     0.040262                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_count.Response_Data::1        14476                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_bytes.Response_Data::1      1042272                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_count.Writeback_Control::0      1271660                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_count.Writeback_Control::1      1257184                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_bytes.Writeback_Control::0     10173280                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_bytes.Writeback_Control::1     10057472                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers1.m_msg_count      1271660                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers1.m_buf_msgs     0.000077                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers5.port_buffers1.m_stall_time     10647342                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers1.m_avg_stall_time     8.372790                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers5.port_buffers12.m_msg_count       638352                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers12.m_buf_msgs     0.000038                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers5.port_buffers15.m_msg_count       633308                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers15.m_buf_msgs     0.000038                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers5.power_state.pwrStateResidencyTicks::UNDEFINED 5610130562691                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.acc_link_utilization       693734                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.link_utilization     0.147053                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.total_msg_count      1271660                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.total_msg_bytes     11099744                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.total_data_msg_bytes       926464                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.total_msg_wait_time     10647342                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.total_bw_sat_cy        58221                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.avg_msg_wait_time     8.372790                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.avg_bandwidth         0.07                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.avg_useful_bandwidth         0.01                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.msg_count.Response_Data::1        14476                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.msg_bytes.Response_Data::1      1042272                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.msg_count.Writeback_Control::1      1257184                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.msg_bytes.Writeback_Control::1     10057472                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers5.throttle01.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers5.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers5.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers5.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers5.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers5.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers5.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers5.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers5.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers5.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers5.throttle02.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers5.throttle02.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers5.throttle02.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers5.throttle02.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers5.throttle02.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers5.throttle02.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers5.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers5.throttle02.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers5.throttle02.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers5.throttle02.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers5.throttle02.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers5.throttle03.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers5.throttle03.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers5.throttle03.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers5.throttle03.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers5.throttle03.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers5.throttle03.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers5.throttle03.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers5.throttle03.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers5.throttle03.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers5.throttle03.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers5.throttle03.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers5.throttle04.acc_link_utilization       319176                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers5.throttle04.link_utilization     0.067657                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers5.throttle04.total_msg_count       638352                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers5.throttle04.total_msg_bytes      5106816                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers5.throttle04.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers5.throttle04.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers5.throttle04.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers5.throttle04.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers5.throttle04.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers5.throttle04.avg_bandwidth         0.03                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers5.throttle04.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers5.throttle04.msg_count.Writeback_Control::0       638352                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle04.msg_bytes.Writeback_Control::0      5106816                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle05.acc_link_utilization       316654                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers5.throttle05.link_utilization     0.067122                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers5.throttle05.total_msg_count       633308                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers5.throttle05.total_msg_bytes      5066464                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers5.throttle05.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers5.throttle05.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers5.throttle05.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers5.throttle05.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers5.throttle05.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers5.throttle05.avg_bandwidth         0.03                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers5.throttle05.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers5.throttle05.msg_count.Writeback_Control::0       633308                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle05.msg_bytes.Writeback_Control::0      5066464                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle06.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers5.throttle06.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers5.throttle06.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers5.throttle06.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers5.throttle06.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers5.throttle06.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers5.throttle06.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers5.throttle06.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers5.throttle06.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers5.throttle06.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers5.throttle06.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers6.percent_links_utilized            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.power_state.pwrStateResidencyTicks::UNDEFINED 5610130562691                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers6.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers6.throttle00.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers6.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers6.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers6.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers6.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers6.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers6.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers6.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers6.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers6.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers6.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers6.throttle01.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers6.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers6.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers6.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers6.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers6.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers6.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers6.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers6.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers6.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers6.throttle02.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers6.throttle02.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers6.throttle02.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers6.throttle02.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers6.throttle02.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers6.throttle02.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers6.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers6.throttle02.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers6.throttle02.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers6.throttle02.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers6.throttle02.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers6.throttle03.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers6.throttle03.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers6.throttle03.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers6.throttle03.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers6.throttle03.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers6.throttle03.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers6.throttle03.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers6.throttle03.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers6.throttle03.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers6.throttle03.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers6.throttle03.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers6.throttle04.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers6.throttle04.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers6.throttle04.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers6.throttle04.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers6.throttle04.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers6.throttle04.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers6.throttle04.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers6.throttle04.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers6.throttle04.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers6.throttle04.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers6.throttle04.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers6.throttle05.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers6.throttle05.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers6.throttle05.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers6.throttle05.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers6.throttle05.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers6.throttle05.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers6.throttle05.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers6.throttle05.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers6.throttle05.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers6.throttle05.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers6.throttle05.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers6.throttle06.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers6.throttle06.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers6.throttle06.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers6.throttle06.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers6.throttle06.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers6.throttle06.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers6.throttle06.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers6.throttle06.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers6.throttle06.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers6.throttle06.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers6.throttle06.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.power_state.pwrStateResidencyTicks::UNDEFINED 5610130562691                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED 5610130562691                       # Cumulative time (in ticks) in various power states (Tick)
board.clk_domain.clock                            333                       # Clock period in ticks (Tick)
board.clk_domain.voltage_domain.voltage             1                       # Voltage in Volts (Volt)
board.iobus.transDist::ReadReq                    374                       # Transaction distribution (Count)
board.iobus.transDist::ReadResp                   374                       # Transaction distribution (Count)
board.iobus.transDist::WriteReq                  1037                       # Transaction distribution (Count)
board.iobus.transDist::WriteResp                 1037                       # Transaction distribution (Count)
board.iobus.pktCount_board.pc.south_bridge.io_apic.int_request::board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.pio-response-port          118                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.pc.south_bridge.io_apic.int_request::total          118                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::board.pc.south_bridge.ide.pio         1190                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::board.pc.com_1.pio            2                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.pio-response-port          330                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::total         1522                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::board.pc.south_bridge.ide.pio          558                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::board.pc.com_1.pio          166                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.pio-response-port           16                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.pio-response-port          442                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::total         1182                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount::total                      2822                       # Packet count per connected requestor and responder (Count)
board.iobus.pktSize_board.pc.south_bridge.io_apic.int_request::board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.pio-response-port          236                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.pc.south_bridge.io_apic.int_request::total          236                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::board.pc.south_bridge.ide.pio          700                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::board.pc.com_1.pio            1                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.pio-response-port          660                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::total         1361                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::board.pc.south_bridge.ide.pio          288                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::board.pc.com_1.pio           83                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.pio-response-port           32                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.pio-response-port          884                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::total         1287                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize::total                       2884                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 5610130562691                       # Cumulative time (in ticks) in various power states (Tick)
board.iobus.reqLayer15.occupancy               117874                       # Layer occupancy (ticks) (Tick)
board.iobus.reqLayer15.utilization                0.0                       # Layer utilization (Ratio)
board.iobus.reqLayer16.occupancy               198864                       # Layer occupancy (ticks) (Tick)
board.iobus.reqLayer16.utilization                0.0                       # Layer utilization (Ratio)
board.iobus.reqLayer2.occupancy                480852                       # Layer occupancy (ticks) (Tick)
board.iobus.reqLayer2.utilization                 0.0                       # Layer utilization (Ratio)
board.iobus.reqLayer9.occupancy                 35298                       # Layer occupancy (ticks) (Tick)
board.iobus.reqLayer9.utilization                 0.0                       # Layer utilization (Ratio)
board.iobus.respLayer0.occupancy                28795                       # Layer occupancy (ticks) (Tick)
board.iobus.respLayer0.utilization                0.0                       # Layer utilization (Ratio)
board.iobus.respLayer2.occupancy               518996                       # Layer occupancy (ticks) (Tick)
board.iobus.respLayer2.utilization                0.0                       # Layer utilization (Ratio)
board.iobus.respLayer4.occupancy               430094                       # Layer occupancy (ticks) (Tick)
board.iobus.respLayer4.utilization                0.0                       # Layer utilization (Ratio)
board.memory.mem_ctrl0.avgPriority_cache_hierarchy.ruby_system.directory_controllers0::samples    415443.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl0.priorityMinLatency 0.000000017492                       # per QoS priority minimum request to response latency (Second)
board.memory.mem_ctrl0.priorityMaxLatency 0.003168081098                       # per QoS priority maximum request to response latency (Second)
board.memory.mem_ctrl0.numReadWriteTurnArounds         7998                       # Number of turnarounds from READ to WRITE (Count)
board.memory.mem_ctrl0.numWriteReadTurnArounds         7998                       # Number of turnarounds from WRITE to READ (Count)
board.memory.mem_ctrl0.numStayReadState        686517                       # Number of times bus staying in READ state (Count)
board.memory.mem_ctrl0.numStayWriteState       137688                       # Number of times bus staying in WRITE state (Count)
board.memory.mem_ctrl0.readReqs                272602                       # Number of read requests accepted (Count)
board.memory.mem_ctrl0.writeReqs               145586                       # Number of write requests accepted (Count)
board.memory.mem_ctrl0.readBursts              272602                       # Number of controller read bursts, including those serviced by the write queue (Count)
board.memory.mem_ctrl0.writeBursts             145586                       # Number of controller write bursts, including those merged in the write queue (Count)
board.memory.mem_ctrl0.servicedByWrQ             2734                       # Number of controller read bursts serviced by the write queue (Count)
board.memory.mem_ctrl0.mergedWrBursts              11                       # Number of controller write bursts merged with an existing one (Count)
board.memory.mem_ctrl0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
board.memory.mem_ctrl0.avgRdQLen                 1.03                       # Average read queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl0.avgWrQLen                57.48                       # Average write queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl0.numRdRetry                   0                       # Number of times read queue was full causing retry (Count)
board.memory.mem_ctrl0.numWrRetry               11514                       # Number of times write queue was full causing retry (Count)
board.memory.mem_ctrl0.readPktSize::0               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::1               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::2               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::3               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::4               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::5               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::6          272602                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::0              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::1              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::2              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::3              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::4              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::5              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::6         145586                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.rdQLenPdf::0            252036                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::1             16124                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::2              1460                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::3               198                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::4                33                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::5                16                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::6                 1                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::7                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::8                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::9                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::10                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::11                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::12                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::13                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::14                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::15                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::16                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::17                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::18                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::19                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::20                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::21                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::22                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::23                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::24                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::25                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::26                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::27                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::28                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::29                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::30                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::31                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::32                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::33                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::34                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::35                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::36                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::37                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::38                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::39                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::40                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::41                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::42                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::43                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::44                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::45                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::46                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::47                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::48                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::49                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::50                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::51                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::52                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::53                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::54                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::55                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::56                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::57                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::58                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::59                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::60                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::61                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::62                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::63                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::0                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::1                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::2                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::3                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::4                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::5                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::6                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::7                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::8                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::9                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::10                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::11                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::12                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::13                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::14                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::15                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::16                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::17                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::18                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::19                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::20                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::21                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::22                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::23                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::24                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::25                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::26                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::27                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::28                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::29                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::30                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::31                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::32                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::33                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::34                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::35                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::36                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::37                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::38                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::39                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::40                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::41                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::42                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::43                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::44                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::45                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::46                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::47              526                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::48              546                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::49             6982                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::50             7215                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::51             7217                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::52             7227                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::53             7233                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::54             7232                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::55             7245                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::56             7290                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::57             7334                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::58             7347                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::59             7440                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::60             7498                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::61             7580                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::62             7522                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::63             7534                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::64             7552                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::65              377                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::66              322                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::67              310                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::68              304                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::69              412                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::70              306                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::71              283                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::72              274                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::73              323                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::74              258                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::75              249                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::76              240                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::77              275                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::78              228                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::79              245                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::80              218                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::81              231                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::82              199                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::83              198                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::84              180                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::85              211                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::86              193                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::87              195                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::88              210                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::89              218                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::90              208                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::91              203                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::92              213                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::93              183                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::94              172                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::95              186                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::96              195                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::97              165                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::98              167                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::99              172                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::100             188                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::101             160                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::102             157                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::103             171                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::104             178                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::105             160                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::106             166                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::107             169                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::108             185                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::109             185                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::110             192                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::111             215                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::112             221                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::113             224                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::114             219                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::115             236                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::116             239                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::117             230                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::118             252                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::119             273                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::120             277                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::121             290                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::122             306                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::123             329                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::124             491                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::125             433                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::126             509                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::127           12077                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdPerTurnAround::samples         7998                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::mean    33.741185                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::stdev   151.975662                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::0-255         7993     99.94%     99.94% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::256-511            2      0.03%     99.96% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::1792-2047            1      0.01%     99.97% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::6144-6399            1      0.01%     99.99% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::11776-12031            1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::total         7998                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.wrPerTurnAround::samples         7998                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::mean    18.200800                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::gmean    17.126514                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::stdev    12.880524                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::16-19         7445     93.09%     93.09% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::20-23           79      0.99%     94.07% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::24-27           57      0.71%     94.79% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::28-31           51      0.64%     95.42% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::32-35          153      1.91%     97.34% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::36-39           25      0.31%     97.65% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::40-43           15      0.19%     97.84% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::44-47           18      0.23%     98.06% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::48-51           24      0.30%     98.36% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::52-55           14      0.18%     98.54% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::56-59            9      0.11%     98.65% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::60-63            7      0.09%     98.74% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::64-67           37      0.46%     99.20% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::68-71            5      0.06%     99.26% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::72-75            9      0.11%     99.37% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::76-79            9      0.11%     99.49% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::80-83            3      0.04%     99.52% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::84-87            1      0.01%     99.54% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::88-91            2      0.03%     99.56% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::92-95            1      0.01%     99.57% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::96-99            3      0.04%     99.61% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::108-111            1      0.01%     99.62% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::116-119            2      0.03%     99.65% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::124-127            2      0.03%     99.67% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::128-131            5      0.06%     99.74% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::132-135            3      0.04%     99.77% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::136-139            1      0.01%     99.79% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::152-155            1      0.01%     99.80% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::176-179            2      0.03%     99.82% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::180-183            2      0.03%     99.85% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::184-187            2      0.03%     99.87% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::188-191            2      0.03%     99.90% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::196-199            1      0.01%     99.91% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::200-203            1      0.01%     99.92% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::248-251            2      0.03%     99.95% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::308-311            2      0.03%     99.97% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::324-327            1      0.01%     99.99% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::352-355            1      0.01%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::total         7998                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.bytesReadWrQ            174976                       # Total number of bytes read from write queue (Byte)
board.memory.mem_ctrl0.bytesReadSys          17446528                       # Total read bytes from the system interface side (Byte)
board.memory.mem_ctrl0.bytesWrittenSys        9317504                       # Total written bytes from the system interface side (Byte)
board.memory.mem_ctrl0.avgRdBWSys        111056620.44801661                       # Average system read bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl0.avgWrBWSys        59310970.36905432                       # Average system write bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl0.totGap            157095843903                       # Total gap between requests (Tick)
board.memory.mem_ctrl0.avgGap               375658.42                       # Average gap between requests ((Tick/Count))
board.memory.mem_ctrl0.requestorReadBytes::cache_hierarchy.ruby_system.directory_controllers0     17271552                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl0.requestorWriteBytes::cache_hierarchy.ruby_system.directory_controllers0      9316480                       # Per-requestor bytes write to memory (Byte)
board.memory.mem_ctrl0.requestorReadRate::cache_hierarchy.ruby_system.directory_controllers0 109942803.233524873853                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl0.requestorWriteRate::cache_hierarchy.ruby_system.directory_controllers0 59304452.053241640329                       # Per-requestor bytes write to memory rate ((Byte/Second))
board.memory.mem_ctrl0.requestorReadAccesses::cache_hierarchy.ruby_system.directory_controllers0       272602                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl0.requestorWriteAccesses::cache_hierarchy.ruby_system.directory_controllers0       145586                       # Per-requestor write serviced memory accesses (Count)
board.memory.mem_ctrl0.requestorReadTotalLat::cache_hierarchy.ruby_system.directory_controllers0   7771829144                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl0.requestorWriteTotalLat::cache_hierarchy.ruby_system.directory_controllers0 8857558762144                       # Per-requestor write total memory access latency (Tick)
board.memory.mem_ctrl0.requestorReadAvgLat::cache_hierarchy.ruby_system.directory_controllers0     28509.80                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl0.requestorWriteAvgLat::cache_hierarchy.ruby_system.directory_controllers0  60840731.68                       # Per-requestor write average memory access latency ((Tick/Count))
board.memory.mem_ctrl0.dram.bytesRead::cache_hierarchy.ruby_system.directory_controllers0     17446528                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl0.dram.bytesRead::total     17446528                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl0.dram.bytesWritten::cache_hierarchy.ruby_system.directory_controllers0      9317504                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl0.dram.bytesWritten::total      9317504                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl0.dram.numReads::cache_hierarchy.ruby_system.directory_controllers0       272602                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl0.dram.numReads::total       272602                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl0.dram.numWrites::cache_hierarchy.ruby_system.directory_controllers0       145586                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl0.dram.numWrites::total       145586                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl0.dram.bwRead::cache_hierarchy.ruby_system.directory_controllers0    111056620                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwRead::total    111056620                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwWrite::cache_hierarchy.ruby_system.directory_controllers0     59310970                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwWrite::total     59310970                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwTotal::cache_hierarchy.ruby_system.directory_controllers0    170367591                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwTotal::total    170367591                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.readBursts         269868                       # Number of DRAM read bursts (Count)
board.memory.mem_ctrl0.dram.writeBursts        145570                       # Number of DRAM write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::0        10457                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::1         8179                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::2         7657                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::3         9528                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::4         8365                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::5        10371                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::6         8966                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::7        10568                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::8         7996                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::9         7744                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::10         7362                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::11         6933                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::12         8281                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::13         8581                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::14         8251                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::15         8794                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::16         7691                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::17         7305                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::18         7943                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::19         8460                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::20         8056                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::21         6706                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::22         7501                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::23         7706                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::24         7050                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::25         8236                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::26         9117                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::27         9695                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::28         9337                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::29         8870                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::30         9477                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::31         8685                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::0         4756                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::1         4755                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::2         4063                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::3         4522                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::4         4436                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::5         5131                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::6         4720                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::7         6158                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::8         4487                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::9         4607                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::10         4733                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::11         4460                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::12         5033                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::13         5055                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::14         4505                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::15         4483                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::16         4437                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::17         4224                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::18         5333                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::19         3589                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::20         4893                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::21         3814                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::22         4083                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::23         4021                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::24         4110                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::25         4337                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::26         3805                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::27         4234                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::28         4245                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::29         4668                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::30         4953                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::31         4920                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.totQLat        3051298088                       # Total ticks spent queuing (Tick)
board.memory.mem_ctrl0.dram.totBusLat       899200176                       # Total ticks spent in databus transfers (Tick)
board.memory.mem_ctrl0.dram.totMemAccLat   7771829144                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
board.memory.mem_ctrl0.dram.avgQLat          11306.63                       # Average queueing delay per DRAM burst ((Tick/Count))
board.memory.mem_ctrl0.dram.avgBusLat         3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl0.dram.avgMemAccLat     28798.63                       # Average memory access latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl0.dram.readRowHits        188741                       # Number of row buffer hits during reads (Count)
board.memory.mem_ctrl0.dram.writeRowHits       115553                       # Number of row buffer hits during writes (Count)
board.memory.mem_ctrl0.dram.readRowHitRate        69.94                       # Row buffer hit rate for reads (Ratio)
board.memory.mem_ctrl0.dram.writeRowHitRate        79.38                       # Row buffer hit rate for writes (Ratio)
board.memory.mem_ctrl0.dram.bytesPerActivate::samples       111144                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::mean   239.216872                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::gmean   136.137430                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::stdev   300.391860                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::0-127        59655     53.67%     53.67% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::128-255        20084     18.07%     71.74% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::256-383        10033      9.03%     80.77% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::384-511         4214      3.79%     84.56% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::512-639         3355      3.02%     87.58% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::640-767         1074      0.97%     88.55% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::768-895          980      0.88%     89.43% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::896-1023         1300      1.17%     90.60% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::1024-1151        10449      9.40%    100.00% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::total       111144                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.dramBytesRead     17271552                       # Total bytes read (Byte)
board.memory.mem_ctrl0.dram.dramBytesWritten      9316480                       # Total bytes written (Byte)
board.memory.mem_ctrl0.dram.avgRdBW        109.942803                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl0.dram.avgWrBW         59.304452                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl0.dram.peakBW           19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
board.memory.mem_ctrl0.dram.busUtil              0.88                       # Data bus utilization in percentage (Ratio)
board.memory.mem_ctrl0.dram.busUtilRead          0.57                       # Data bus utilization in percentage for reads (Ratio)
board.memory.mem_ctrl0.dram.busUtilWrite         0.31                       # Data bus utilization in percentage for writes (Ratio)
board.memory.mem_ctrl0.dram.pageHitRate         73.25                       # Row buffer hit rate, read and write combined (Ratio)
board.memory.mem_ctrl0.dram.power_state.pwrStateResidencyTicks::UNDEFINED 5610130562691                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl0.dram.rank0.actEnergy 92265159.168007                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.preEnergy 162855963.547195                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.readEnergy 378668647.929522                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.writeEnergy 179092454.351998                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.refreshEnergy 13636737424.281672                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.actBackEnergy 36283811803.543358                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.preBackEnergy 26228440025.759178                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.totalEnergy 76961871478.577499                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.averagePower   489.904086                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl0.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::IDLE  79880674001                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::REF   7061950000                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::ACT  70156527010                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank1.actEnergy 81103145.759997                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.preEnergy 143153469.698402                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.readEnergy 361646195.635127                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.writeEnergy 164353072.463999                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.refreshEnergy 13636737424.281672                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.actBackEnergy 36075066273.167969                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.preBackEnergy 26372515716.421478                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.totalEnergy 76834575297.425888                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.averagePower   489.093776                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl0.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl0.dram.rank1.pwrStateTime::IDLE  80322843736                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank1.pwrStateTime::REF   7061950000                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank1.pwrStateTime::ACT  69714256624                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl0.power_state.pwrStateResidencyTicks::UNDEFINED 5610130562691                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl1.avgPriority_cache_hierarchy.ruby_system.directory_controllers1::samples    414696.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl1.priorityMinLatency 0.000000017492                       # per QoS priority minimum request to response latency (Second)
board.memory.mem_ctrl1.priorityMaxLatency 0.003320491202                       # per QoS priority maximum request to response latency (Second)
board.memory.mem_ctrl1.numReadWriteTurnArounds         7918                       # Number of turnarounds from READ to WRITE (Count)
board.memory.mem_ctrl1.numWriteReadTurnArounds         7918                       # Number of turnarounds from WRITE to READ (Count)
board.memory.mem_ctrl1.numStayReadState        684696                       # Number of times bus staying in READ state (Count)
board.memory.mem_ctrl1.numStayWriteState       138623                       # Number of times bus staying in WRITE state (Count)
board.memory.mem_ctrl1.readReqs                271332                       # Number of read requests accepted (Count)
board.memory.mem_ctrl1.writeReqs               146478                       # Number of write requests accepted (Count)
board.memory.mem_ctrl1.readBursts              271332                       # Number of controller read bursts, including those serviced by the write queue (Count)
board.memory.mem_ctrl1.writeBursts             146478                       # Number of controller write bursts, including those merged in the write queue (Count)
board.memory.mem_ctrl1.servicedByWrQ             3096                       # Number of controller read bursts serviced by the write queue (Count)
board.memory.mem_ctrl1.mergedWrBursts              18                       # Number of controller write bursts merged with an existing one (Count)
board.memory.mem_ctrl1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
board.memory.mem_ctrl1.avgRdQLen                 1.04                       # Average read queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl1.avgWrQLen                57.49                       # Average write queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl1.numRdRetry                   0                       # Number of times read queue was full causing retry (Count)
board.memory.mem_ctrl1.numWrRetry               11779                       # Number of times write queue was full causing retry (Count)
board.memory.mem_ctrl1.readPktSize::0               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::1               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::2               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::3               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::4               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::5               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::6          271332                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::0              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::1              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::2              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::3              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::4              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::5              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::6         146478                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.rdQLenPdf::0            250438                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::1             16221                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::2              1371                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::3               173                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::4                32                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::5                 1                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::6                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::7                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::8                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::9                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::10                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::11                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::12                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::13                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::14                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::15                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::16                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::17                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::18                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::19                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::20                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::21                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::22                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::23                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::24                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::25                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::26                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::27                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::28                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::29                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::30                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::31                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::32                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::33                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::34                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::35                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::36                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::37                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::38                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::39                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::40                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::41                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::42                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::43                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::44                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::45                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::46                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::47                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::48                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::49                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::50                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::51                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::52                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::53                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::54                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::55                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::56                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::57                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::58                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::59                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::60                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::61                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::62                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::63                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::0                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::1                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::2                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::3                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::4                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::5                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::6                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::7                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::8                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::9                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::10                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::11                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::12                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::13                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::14                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::15                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::16                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::17                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::18                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::19                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::20                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::21                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::22                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::23                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::24                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::25                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::26                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::27                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::28                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::29                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::30                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::31                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::32                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::33                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::34                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::35                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::36                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::37                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::38                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::39                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::40                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::41                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::42                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::43                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::44                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::45                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::46                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::47              601                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::48              633                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::49             7039                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::50             7272                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::51             7297                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::52             7299                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::53             7290                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::54             7294                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::55             7317                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::56             7360                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::57             7412                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::58             7414                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::59             7502                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::60             7552                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::61             7640                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::62             7583                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::63             7579                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::64             7597                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::65              398                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::66              323                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::67              285                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::68              307                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::69              411                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::70              304                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::71              280                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::72              250                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::73              293                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::74              247                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::75              225                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::76              221                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::77              265                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::78              227                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::79              222                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::80              200                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::81              228                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::82              200                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::83              181                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::84              179                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::85              207                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::86              189                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::87              186                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::88              194                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::89              215                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::90              198                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::91              195                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::92              204                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::93              192                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::94              187                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::95              182                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::96              188                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::97              166                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::98              178                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::99              163                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::100             180                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::101             158                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::102             170                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::103             154                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::104             175                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::105             146                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::106             156                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::107             144                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::108             174                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::109             163                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::110             181                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::111             195                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::112             212                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::113             199                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::114             215                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::115             207                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::116             227                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::117             234                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::118             246                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::119             235                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::120             251                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::121             257                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::122             280                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::123             376                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::124             410                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::125             455                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::126             482                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::127           12407                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdPerTurnAround::samples         7918                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::mean    33.876610                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::stdev   153.011508                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::0-255         7914     99.95%     99.95% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::768-1023            1      0.01%     99.96% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::1024-1279            1      0.01%     99.97% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::6144-6399            1      0.01%     99.99% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::11776-12031            1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::total         7918                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.wrPerTurnAround::samples         7918                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::mean    18.497222                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::gmean    17.201716                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::stdev    15.213380                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::16-19         7363     92.99%     92.99% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::20-23           75      0.95%     93.94% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::24-27           53      0.67%     94.61% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::28-31           32      0.40%     95.01% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::32-35          161      2.03%     97.04% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::36-39           29      0.37%     97.41% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::40-43           24      0.30%     97.71% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::44-47           15      0.19%     97.90% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::48-51           22      0.28%     98.18% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::52-55           15      0.19%     98.37% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::56-59            9      0.11%     98.48% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::60-63           11      0.14%     98.62% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::64-67           34      0.43%     99.05% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::68-71            7      0.09%     99.14% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::72-75           10      0.13%     99.27% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::76-79            4      0.05%     99.32% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::80-83            5      0.06%     99.38% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::84-87            1      0.01%     99.39% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::92-95            4      0.05%     99.44% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::96-99            3      0.04%     99.48% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::100-103            1      0.01%     99.49% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::104-107            1      0.01%     99.51% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::108-111            1      0.01%     99.52% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::112-115            1      0.01%     99.53% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::116-119            2      0.03%     99.56% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::120-123            2      0.03%     99.58% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::124-127            1      0.01%     99.60% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::128-131            8      0.10%     99.70% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::140-143            2      0.03%     99.72% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::144-147            1      0.01%     99.73% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::148-151            1      0.01%     99.75% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::160-163            2      0.03%     99.77% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::180-183            1      0.01%     99.79% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::192-195            1      0.01%     99.80% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::212-215            2      0.03%     99.82% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::220-223            1      0.01%     99.84% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::228-231            1      0.01%     99.85% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::240-243            2      0.03%     99.87% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::256-259            2      0.03%     99.90% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::268-271            1      0.01%     99.91% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::272-275            1      0.01%     99.92% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::304-307            2      0.03%     99.95% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::312-315            1      0.01%     99.96% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::320-323            1      0.01%     99.97% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::364-367            1      0.01%     99.99% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::384-387            1      0.01%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::total         7918                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.bytesReadWrQ            198144                       # Total number of bytes read from write queue (Byte)
board.memory.mem_ctrl1.bytesReadSys          17365248                       # Total read bytes from the system interface side (Byte)
board.memory.mem_ctrl1.bytesWrittenSys        9374592                       # Total written bytes from the system interface side (Byte)
board.memory.mem_ctrl1.avgRdBWSys        110539229.13038512                       # Average system read bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl1.avgWrBWSys        59674366.47561125                       # Average system write bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl1.totGap            157095720360                       # Total gap between requests (Tick)
board.memory.mem_ctrl1.avgGap               375997.99                       # Average gap between requests ((Tick/Count))
board.memory.mem_ctrl1.requestorReadBytes::cache_hierarchy.ruby_system.directory_controllers1     17167104                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl1.requestorWriteBytes::cache_hierarchy.ruby_system.directory_controllers1      9373504                       # Per-requestor bytes write to memory (Byte)
board.memory.mem_ctrl1.requestorReadRate::cache_hierarchy.ruby_system.directory_controllers1 109277935.020631477237                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl1.requestorWriteRate::cache_hierarchy.ruby_system.directory_controllers1 59667440.765060275793                       # Per-requestor bytes write to memory rate ((Byte/Second))
board.memory.mem_ctrl1.requestorReadAccesses::cache_hierarchy.ruby_system.directory_controllers1       271332                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl1.requestorWriteAccesses::cache_hierarchy.ruby_system.directory_controllers1       146478                       # Per-requestor write serviced memory accesses (Count)
board.memory.mem_ctrl1.requestorReadTotalLat::cache_hierarchy.ruby_system.directory_controllers1   7669454002                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl1.requestorWriteTotalLat::cache_hierarchy.ruby_system.directory_controllers1 8863117611728                       # Per-requestor write total memory access latency (Tick)
board.memory.mem_ctrl1.requestorReadAvgLat::cache_hierarchy.ruby_system.directory_controllers1     28265.94                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl1.requestorWriteAvgLat::cache_hierarchy.ruby_system.directory_controllers1  60508182.88                       # Per-requestor write average memory access latency ((Tick/Count))
board.memory.mem_ctrl1.dram.bytesRead::cache_hierarchy.ruby_system.directory_controllers1     17365248                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl1.dram.bytesRead::total     17365248                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl1.dram.bytesWritten::cache_hierarchy.ruby_system.directory_controllers1      9374592                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl1.dram.bytesWritten::total      9374592                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl1.dram.numReads::cache_hierarchy.ruby_system.directory_controllers1       271332                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl1.dram.numReads::total       271332                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl1.dram.numWrites::cache_hierarchy.ruby_system.directory_controllers1       146478                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl1.dram.numWrites::total       146478                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl1.dram.bwRead::cache_hierarchy.ruby_system.directory_controllers1    110539229                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwRead::total    110539229                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwWrite::cache_hierarchy.ruby_system.directory_controllers1     59674366                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwWrite::total     59674366                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwTotal::cache_hierarchy.ruby_system.directory_controllers1    170213596                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwTotal::total    170213596                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.readBursts         268236                       # Number of DRAM read bursts (Count)
board.memory.mem_ctrl1.dram.writeBursts        146461                       # Number of DRAM write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::0         9767                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::1         8042                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::2         7606                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::3         9346                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::4         8665                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::5        10585                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::6         9291                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::7        10975                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::8         7906                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::9         7609                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::10         7175                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::11         6947                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::12         8305                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::13         8627                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::14         8377                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::15         8646                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::16         7325                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::17         7390                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::18         7756                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::19         8236                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::20         7935                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::21         6738                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::22         7126                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::23         7769                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::24         7057                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::25         8165                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::26         8804                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::27         9772                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::28         9298                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::29         8699                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::30         9543                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::31         8754                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::0         4860                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::1         4455                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::2         4367                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::3         4571                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::4         4415                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::5         5373                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::6         5065                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::7         6317                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::8         4454                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::9         4609                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::10         4683                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::11         4560                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::12         5003                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::13         5084                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::14         4506                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::15         4590                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::16         4300                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::17         4156                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::18         5330                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::19         3604                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::20         4938                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::21         3826                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::22         4039                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::23         4047                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::24         4116                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::25         4328                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::26         3787                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::27         4216                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::28         4159                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::29         4654                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::30         5069                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::31         4980                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.totQLat        2977469890                       # Total ticks spent queuing (Tick)
board.memory.mem_ctrl1.dram.totBusLat       893762352                       # Total ticks spent in databus transfers (Tick)
board.memory.mem_ctrl1.dram.totMemAccLat   7669454002                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
board.memory.mem_ctrl1.dram.avgQLat          11100.19                       # Average queueing delay per DRAM burst ((Tick/Count))
board.memory.mem_ctrl1.dram.avgBusLat         3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl1.dram.avgMemAccLat     28592.19                       # Average memory access latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl1.dram.readRowHits        188850                       # Number of row buffer hits during reads (Count)
board.memory.mem_ctrl1.dram.writeRowHits       116121                       # Number of row buffer hits during writes (Count)
board.memory.mem_ctrl1.dram.readRowHitRate        70.40                       # Row buffer hit rate for reads (Ratio)
board.memory.mem_ctrl1.dram.writeRowHitRate        79.28                       # Row buffer hit rate for writes (Ratio)
board.memory.mem_ctrl1.dram.bytesPerActivate::samples       109723                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::mean   241.882705                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::gmean   137.537762                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::stdev   302.073798                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::0-127        58388     53.21%     53.21% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::128-255        19597     17.86%     71.07% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::256-383        10275      9.36%     80.44% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::384-511         4305      3.92%     84.36% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::512-639         3382      3.08%     87.44% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::640-767         1070      0.98%     88.42% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::768-895          910      0.83%     89.25% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::896-1023         1154      1.05%     90.30% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::1024-1151        10642      9.70%    100.00% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::total       109723                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.dramBytesRead     17167104                       # Total bytes read (Byte)
board.memory.mem_ctrl1.dram.dramBytesWritten      9373504                       # Total bytes written (Byte)
board.memory.mem_ctrl1.dram.avgRdBW        109.277935                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl1.dram.avgWrBW         59.667441                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl1.dram.peakBW           19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
board.memory.mem_ctrl1.dram.busUtil              0.88                       # Data bus utilization in percentage (Ratio)
board.memory.mem_ctrl1.dram.busUtilRead          0.57                       # Data bus utilization in percentage for reads (Ratio)
board.memory.mem_ctrl1.dram.busUtilWrite         0.31                       # Data bus utilization in percentage for writes (Ratio)
board.memory.mem_ctrl1.dram.pageHitRate         73.54                       # Row buffer hit rate, read and write combined (Ratio)
board.memory.mem_ctrl1.dram.power_state.pwrStateResidencyTicks::UNDEFINED 5610130562691                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl1.dram.rank0.actEnergy 91808262.000006                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.preEnergy 162049364.315996                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.readEnergy 378213326.131125                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.writeEnergy 181439715.071998                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.refreshEnergy 13636737424.281672                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.actBackEnergy 36198047894.834396                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.preBackEnergy 26287613067.070995                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.totalEnergy 76935909053.702911                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.averagePower   489.738821                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl1.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::IDLE  80061572192                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::REF   7061950000                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::ACT  69975523173                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank1.actEnergy 79323897.743996                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.preEnergy 140020671.319202                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.readEnergy 357608643.302327                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.writeEnergy 164069985.743998                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.refreshEnergy 13636737424.281672                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.actBackEnergy 35977408717.821701                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.preBackEnergy 26439845765.624638                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.totalEnergy 76795015105.834671                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.averagePower   488.841954                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl1.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl1.dram.rank1.pwrStateTime::IDLE  80528248203                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank1.pwrStateTime::REF   7061950000                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank1.pwrStateTime::ACT  69508581095                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl1.power_state.pwrStateResidencyTicks::UNDEFINED 5610130562691                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.bad_addr.power_state.pwrStateResidencyTicks::UNDEFINED 5610130562691                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED 5610130562691                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.default_bus.power_state.pwrStateResidencyTicks::UNDEFINED 5610130562691                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.empty_isa.power_state.pwrStateResidencyTicks::UNDEFINED 5610130562691                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED 5610130562691                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED 5610130562691                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED 5610130562691                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED 5610130562691                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 5610130562691                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED 5610130562691                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED 5610130562691                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.ide.disks.IdeDisk.dmaReadFullPages            0                       # Number of full page size DMA reads (not PRD). (Count)
board.pc.south_bridge.ide.disks.IdeDisk.dmaReadBytes            0                       # Number of bytes transfered via DMA reads (not PRD). (Byte)
board.pc.south_bridge.ide.disks.IdeDisk.dmaReadTxs            0                       # Number of DMA read transactions (not PRD). (Count)
board.pc.south_bridge.ide.disks.IdeDisk.dmaWriteFullPages          975                       # Number of full page size DMA writes. (Count)
board.pc.south_bridge.ide.disks.IdeDisk.dmaWriteBytes      3993600                       # Number of bytes transfered via DMA writes. (Byte)
board.pc.south_bridge.ide.disks.IdeDisk.dmaWriteTxs          975                       # Number of DMA write transactions. (Count)
board.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED 5610130562691                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED 5610130562691                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED 5610130562691                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED 5610130562691                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED 5610130562691                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED 5610130562691                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED 5610130562691                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.start0.core.numCycles               0                       # Number of cpu cycles simulated (Cycle)
board.processor.start0.core.cpi                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.start0.core.ipc                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.start0.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.start0.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.start0.core.commitStats0.numOps            0                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.start0.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.start0.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.start0.core.commitStats0.cpi          nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.start0.core.commitStats0.ipc          nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.start0.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.start0.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.start0.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.start0.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.start0.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.start0.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.start0.core.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
board.processor.start0.core.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
board.processor.start0.core.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
board.processor.start0.core.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
board.processor.start0.core.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
board.processor.start0.core.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
board.processor.start0.core.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
board.processor.start0.core.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
board.processor.start0.core.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
board.processor.start0.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.start0.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.start0.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.start0.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.start0.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.start0.core.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
board.processor.start0.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.start0.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.start0.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.start0.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.start0.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.start0.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.start0.core.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.start0.core.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
board.processor.start0.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.start0.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.start0.core.mmu.dtb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.start0.core.mmu.dtb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.start0.core.mmu.dtb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.start0.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.start0.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5610130562691                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.start0.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.start0.core.mmu.itb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.start0.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.start0.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.start0.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5610130562691                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.start0.core.power_state.pwrStateResidencyTicks::OFF 158264842971                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.start0.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.start0.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.start0.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.start1.core.numCycles               0                       # Number of cpu cycles simulated (Cycle)
board.processor.start1.core.cpi                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.start1.core.ipc                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.start1.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.start1.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.start1.core.commitStats0.numOps            0                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.start1.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.start1.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.start1.core.commitStats0.cpi          nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.start1.core.commitStats0.ipc          nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.start1.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.start1.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.start1.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.start1.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.start1.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.start1.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.start1.core.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
board.processor.start1.core.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
board.processor.start1.core.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
board.processor.start1.core.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
board.processor.start1.core.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
board.processor.start1.core.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
board.processor.start1.core.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
board.processor.start1.core.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
board.processor.start1.core.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
board.processor.start1.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.start1.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.start1.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.start1.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.start1.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.start1.core.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
board.processor.start1.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.start1.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.start1.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.start1.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.start1.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.start1.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.start1.core.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.start1.core.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
board.processor.start1.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.start1.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.start1.core.mmu.dtb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.start1.core.mmu.dtb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.start1.core.mmu.dtb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.start1.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.start1.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5610130562691                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.start1.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.start1.core.mmu.itb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.start1.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.start1.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.start1.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5610130562691                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.start1.core.power_state.pwrStateResidencyTicks::OFF 158264842971                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.start1.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.start1.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.start1.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.switch0.core.numCycles      471738135                       # Number of cpu cycles simulated (Cycle)
board.processor.switch0.core.cpi             0.606721                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.switch0.core.ipc             1.648203                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.switch0.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.switch0.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.switch0.core.instsAdded    1498193855                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.switch0.core.nonSpecInstsAdded       397941                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.switch0.core.instsIssued   1483856029                       # Number of instructions issued (Count)
board.processor.switch0.core.squashedInstsIssued        74793                       # Number of squashed instructions issued (Count)
board.processor.switch0.core.squashedInstsExamined     46361999                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.switch0.core.squashedOperandsExamined     74952648                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.switch0.core.squashedNonSpecRemoved       132108                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.switch0.core.numIssuedDist::samples    462253171                       # Number of insts issued each cycle (Count)
board.processor.switch0.core.numIssuedDist::mean     3.210051                       # Number of insts issued each cycle (Count)
board.processor.switch0.core.numIssuedDist::stdev     2.377739                       # Number of insts issued each cycle (Count)
board.processor.switch0.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.switch0.core.numIssuedDist::0     85663226     18.53%     18.53% # Number of insts issued each cycle (Count)
board.processor.switch0.core.numIssuedDist::1     55671593     12.04%     30.58% # Number of insts issued each cycle (Count)
board.processor.switch0.core.numIssuedDist::2     54039156     11.69%     42.27% # Number of insts issued each cycle (Count)
board.processor.switch0.core.numIssuedDist::3     50670978     10.96%     53.23% # Number of insts issued each cycle (Count)
board.processor.switch0.core.numIssuedDist::4     69987821     15.14%     68.37% # Number of insts issued each cycle (Count)
board.processor.switch0.core.numIssuedDist::5     49314994     10.67%     79.04% # Number of insts issued each cycle (Count)
board.processor.switch0.core.numIssuedDist::6     49659750     10.74%     89.78% # Number of insts issued each cycle (Count)
board.processor.switch0.core.numIssuedDist::7     34356788      7.43%     97.21% # Number of insts issued each cycle (Count)
board.processor.switch0.core.numIssuedDist::8     12888865      2.79%    100.00% # Number of insts issued each cycle (Count)
board.processor.switch0.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.switch0.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.switch0.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.switch0.core.numIssuedDist::total    462253171                       # Number of insts issued each cycle (Count)
board.processor.switch0.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::IntAlu     24685178     92.14%     92.14% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::IntMult            0      0.00%     92.14% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::IntDiv            0      0.00%     92.14% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::FloatAdd            0      0.00%     92.14% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::FloatCmp            0      0.00%     92.14% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::FloatCvt            5      0.00%     92.14% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::FloatMult            0      0.00%     92.14% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::FloatMultAcc            0      0.00%     92.14% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::FloatDiv            0      0.00%     92.14% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::FloatMisc            0      0.00%     92.14% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::FloatSqrt            0      0.00%     92.14% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::SimdAdd            0      0.00%     92.14% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::SimdAddAcc            0      0.00%     92.14% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::SimdAlu          325      0.00%     92.14% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::SimdCmp            0      0.00%     92.14% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::SimdCvt          150      0.00%     92.14% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::SimdMisc           56      0.00%     92.14% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::SimdMult            0      0.00%     92.14% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::SimdMultAcc            0      0.00%     92.14% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::SimdMatMultAcc            0      0.00%     92.14% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::SimdShift           42      0.00%     92.14% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::SimdShiftAcc            0      0.00%     92.14% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::SimdDiv            0      0.00%     92.14% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::SimdSqrt            0      0.00%     92.14% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::SimdFloatAdd            0      0.00%     92.14% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::SimdFloatAlu            0      0.00%     92.14% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::SimdFloatCmp            0      0.00%     92.14% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::SimdFloatCvt            0      0.00%     92.14% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::SimdFloatDiv            0      0.00%     92.14% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::SimdFloatMisc            0      0.00%     92.14% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::SimdFloatMult            0      0.00%     92.14% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::SimdFloatMultAcc            0      0.00%     92.14% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%     92.14% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::SimdFloatSqrt            0      0.00%     92.14% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::SimdReduceAdd            0      0.00%     92.14% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::SimdReduceAlu            0      0.00%     92.14% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::SimdReduceCmp            0      0.00%     92.14% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::SimdFloatReduceAdd            0      0.00%     92.14% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::SimdFloatReduceCmp            0      0.00%     92.14% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::SimdAes            0      0.00%     92.14% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::SimdAesMix            0      0.00%     92.14% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::SimdSha1Hash            0      0.00%     92.14% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::SimdSha1Hash2            0      0.00%     92.14% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::SimdSha256Hash            0      0.00%     92.14% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::SimdSha256Hash2            0      0.00%     92.14% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::SimdShaSigma2            0      0.00%     92.14% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::SimdShaSigma3            0      0.00%     92.14% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::SimdPredAlu            0      0.00%     92.14% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::Matrix            0      0.00%     92.14% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::MatrixMov            0      0.00%     92.14% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::MatrixOP            0      0.00%     92.14% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::MemRead      1797990      6.71%     98.86% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::MemWrite       257326      0.96%     99.82% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::FloatMemRead        47599      0.18%     99.99% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::FloatMemWrite         1766      0.01%    100.00% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch0.core.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch0.core.statIssuedInstType_0::No_OpClass      2220715      0.15%      0.15% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::IntAlu   1175029178     79.19%     79.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::IntMult      4810320      0.32%     79.66% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::IntDiv        39172      0.00%     79.66% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::FloatAdd      1680331      0.11%     79.78% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::FloatCmp            0      0.00%     79.78% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::FloatCvt          391      0.00%     79.78% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::FloatMult            0      0.00%     79.78% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     79.78% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::FloatDiv            0      0.00%     79.78% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::FloatMisc            0      0.00%     79.78% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::FloatSqrt            0      0.00%     79.78% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::SimdAdd         1508      0.00%     79.78% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     79.78% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::SimdAlu      3249398      0.22%     80.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::SimdCmp          184      0.00%     80.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::SimdCvt      3248149      0.22%     80.22% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::SimdMisc      7460306      0.50%     80.72% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::SimdMult            0      0.00%     80.72% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     80.72% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     80.72% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::SimdShift          860      0.00%     80.72% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     80.72% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::SimdDiv            0      0.00%     80.72% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::SimdSqrt            0      0.00%     80.72% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     80.72% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     80.72% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     80.72% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::SimdFloatCvt       474606      0.03%     80.75% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::SimdFloatDiv            2      0.00%     80.75% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     80.75% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::SimdFloatMult       316726      0.02%     80.77% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     80.77% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     80.77% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     80.77% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     80.77% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     80.77% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     80.77% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     80.77% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     80.77% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::SimdAes            0      0.00%     80.77% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::SimdAesMix            0      0.00%     80.77% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     80.77% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     80.77% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     80.77% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     80.77% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     80.77% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     80.77% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     80.77% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::Matrix            0      0.00%     80.77% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::MatrixMov            0      0.00%     80.77% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::MatrixOP            0      0.00%     80.77% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::MemRead    178730217     12.04%     92.82% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::MemWrite    100025141      6.74%     99.56% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::FloatMemRead      4528388      0.31%     99.86% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::FloatMemWrite      2040437      0.14%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.statIssuedInstType_0::total   1483856029                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch0.core.issueRate       3.145508                       # Inst issue rate ((Count/Cycle))
board.processor.switch0.core.fuBusy          26790437                       # FU busy when requested (Count)
board.processor.switch0.core.fuBusyRate      0.018055                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.switch0.core.intInstQueueReads   3405906990                       # Number of integer instruction queue reads (Count)
board.processor.switch0.core.intInstQueueWrites   1518871801                       # Number of integer instruction queue writes (Count)
board.processor.switch0.core.intInstQueueWakeupAccesses   1454699609                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.switch0.core.fpInstQueueReads     50923469                       # Number of floating instruction queue reads (Count)
board.processor.switch0.core.fpInstQueueWrites     26135651                       # Number of floating instruction queue writes (Count)
board.processor.switch0.core.fpInstQueueWakeupAccesses     25021441                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.switch0.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.switch0.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.switch0.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.switch0.core.intAluAccesses   1482940127                       # Number of integer alu accesses (Count)
board.processor.switch0.core.fpAluAccesses     25485624                       # Number of floating point alu accesses (Count)
board.processor.switch0.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.switch0.core.numSquashedInsts      2641453                       # Number of squashed instructions skipped in execute (Count)
board.processor.switch0.core.numSwp                 0                       # Number of swp insts executed (Count)
board.processor.switch0.core.timesIdled        110070                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.switch0.core.idleCycles       9484964                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.switch0.core.quiesceCycles        21007                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.switch0.core.MemDepUnit__0.insertedLoads    185266782                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.switch0.core.MemDepUnit__0.insertedStores    103227517                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.switch0.core.MemDepUnit__0.conflictingLoads     18877585                       # Number of conflicting loads. (Count)
board.processor.switch0.core.MemDepUnit__0.conflictingStores      5864907                       # Number of conflicting stores. (Count)
board.processor.switch0.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.switch0.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.switch0.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.switch0.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.switch0.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.switch0.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.switch0.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.switch0.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.switch0.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.switch0.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.switch0.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.switch0.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.switch0.core.branchPred.lookups_0::NoBranch        60202      0.03%      0.03% # Number of BP lookups (Count)
board.processor.switch0.core.branchPred.lookups_0::Return      7639748      4.16%      4.19% # Number of BP lookups (Count)
board.processor.switch0.core.branchPred.lookups_0::CallDirect      6085965      3.31%      7.50% # Number of BP lookups (Count)
board.processor.switch0.core.branchPred.lookups_0::CallIndirect      1483545      0.81%      8.31% # Number of BP lookups (Count)
board.processor.switch0.core.branchPred.lookups_0::DirectCond    147771787     80.38%     88.68% # Number of BP lookups (Count)
board.processor.switch0.core.branchPred.lookups_0::DirectUncond     16384305      8.91%     97.59% # Number of BP lookups (Count)
board.processor.switch0.core.branchPred.lookups_0::IndirectCond            0      0.00%     97.59% # Number of BP lookups (Count)
board.processor.switch0.core.branchPred.lookups_0::IndirectUncond      4423027      2.41%    100.00% # Number of BP lookups (Count)
board.processor.switch0.core.branchPred.lookups_0::total    183848579                       # Number of BP lookups (Count)
board.processor.switch0.core.branchPred.squashes_0::NoBranch        55382      0.68%      0.68% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch0.core.branchPred.squashes_0::Return       445668      5.44%      6.11% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch0.core.branchPred.squashes_0::CallDirect       354365      4.32%     10.43% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch0.core.branchPred.squashes_0::CallIndirect        20148      0.25%     10.68% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch0.core.branchPred.squashes_0::DirectCond      6381518     77.85%     88.53% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch0.core.branchPred.squashes_0::DirectUncond       899580     10.97%     99.50% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch0.core.branchPred.squashes_0::IndirectCond            0      0.00%     99.50% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch0.core.branchPred.squashes_0::IndirectUncond        40922      0.50%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch0.core.branchPred.squashes_0::total      8197583                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch0.core.branchPred.corrected_0::NoBranch         8937      0.64%      0.64% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch0.core.branchPred.corrected_0::Return        22792      1.64%      2.29% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch0.core.branchPred.corrected_0::CallDirect        45950      3.31%      5.60% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch0.core.branchPred.corrected_0::CallIndirect          358      0.03%      5.62% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch0.core.branchPred.corrected_0::DirectCond      1288607     92.86%     98.49% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch0.core.branchPred.corrected_0::DirectUncond        19783      1.43%     99.91% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch0.core.branchPred.corrected_0::IndirectCond            0      0.00%     99.91% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch0.core.branchPred.corrected_0::IndirectUncond         1209      0.09%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch0.core.branchPred.corrected_0::total      1387636                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch0.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch0.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch0.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch0.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch0.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch0.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch0.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch0.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch0.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch0.core.branchPred.committed_0::NoBranch         4820      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.switch0.core.branchPred.committed_0::Return      7194080      4.10%      4.10% # Number of branches finally committed  (Count)
board.processor.switch0.core.branchPred.committed_0::CallDirect      5731600      3.26%      7.36% # Number of branches finally committed  (Count)
board.processor.switch0.core.branchPred.committed_0::CallIndirect      1463397      0.83%      8.19% # Number of branches finally committed  (Count)
board.processor.switch0.core.branchPred.committed_0::DirectCond    141390269     80.49%     88.69% # Number of branches finally committed  (Count)
board.processor.switch0.core.branchPred.committed_0::DirectUncond     15484725      8.82%     97.51% # Number of branches finally committed  (Count)
board.processor.switch0.core.branchPred.committed_0::IndirectCond            0      0.00%     97.51% # Number of branches finally committed  (Count)
board.processor.switch0.core.branchPred.committed_0::IndirectUncond      4382105      2.49%    100.00% # Number of branches finally committed  (Count)
board.processor.switch0.core.branchPred.committed_0::total    175650996                       # Number of branches finally committed  (Count)
board.processor.switch0.core.branchPred.mispredicted_0::NoBranch         4820      0.36%      0.36% # Number of committed branches that were mispredicted. (Count)
board.processor.switch0.core.branchPred.mispredicted_0::Return        21793      1.64%      2.00% # Number of committed branches that were mispredicted. (Count)
board.processor.switch0.core.branchPred.mispredicted_0::CallDirect        27423      2.06%      4.06% # Number of committed branches that were mispredicted. (Count)
board.processor.switch0.core.branchPred.mispredicted_0::CallIndirect          330      0.02%      4.08% # Number of committed branches that were mispredicted. (Count)
board.processor.switch0.core.branchPred.mispredicted_0::DirectCond      1265799     95.04%     99.12% # Number of committed branches that were mispredicted. (Count)
board.processor.switch0.core.branchPred.mispredicted_0::DirectUncond        10721      0.80%     99.92% # Number of committed branches that were mispredicted. (Count)
board.processor.switch0.core.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.92% # Number of committed branches that were mispredicted. (Count)
board.processor.switch0.core.branchPred.mispredicted_0::IndirectUncond         1010      0.08%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.switch0.core.branchPred.mispredicted_0::total      1331896                       # Number of committed branches that were mispredicted. (Count)
board.processor.switch0.core.branchPred.targetProvider_0::NoTarget     98990518     53.84%     53.84% # The component providing the target for taken branches (Count)
board.processor.switch0.core.branchPred.targetProvider_0::BTB     71319046     38.79%     92.64% # The component providing the target for taken branches (Count)
board.processor.switch0.core.branchPred.targetProvider_0::RAS      7639748      4.16%     96.79% # The component providing the target for taken branches (Count)
board.processor.switch0.core.branchPred.targetProvider_0::Indirect      5899267      3.21%    100.00% # The component providing the target for taken branches (Count)
board.processor.switch0.core.branchPred.targetProvider_0::total    183848579                       # The component providing the target for taken branches (Count)
board.processor.switch0.core.branchPred.targetWrong_0::NoBranch       984793     72.52%     72.52% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch0.core.branchPred.targetWrong_0::Return       350275     25.79%     98.31% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch0.core.branchPred.targetWrong_0::CallDirect        22792      1.68%     99.99% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch0.core.branchPred.targetWrong_0::CallIndirect          115      0.01%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch0.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch0.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch0.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch0.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch0.core.branchPred.targetWrong_0::total      1357975                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch0.core.branchPred.condPredicted    147783008                       # Number of conditional branches predicted (Count)
board.processor.switch0.core.branchPred.condPredictedTaken     49197351                       # Number of conditional branches predicted as taken (Count)
board.processor.switch0.core.branchPred.condIncorrect      1387636                       # Number of conditional branches incorrect (Count)
board.processor.switch0.core.branchPred.predTakenBTBMiss       236237                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.switch0.core.branchPred.NotTakenMispredicted      1039230                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.switch0.core.branchPred.TakenMispredicted       348406                       # Number branches predicted taken but are actually not taken (Count)
board.processor.switch0.core.branchPred.BTBLookups    183848579                       # Number of BTB lookups (Count)
board.processor.switch0.core.branchPred.BTBUpdates      1005934                       # Number of BTB updates (Count)
board.processor.switch0.core.branchPred.BTBHits    104512971                       # Number of BTB hits (Count)
board.processor.switch0.core.branchPred.BTBHitRatio     0.568473                       # BTB Hit Ratio (Ratio)
board.processor.switch0.core.branchPred.BTBMispredicted       244030                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.switch0.core.branchPred.indirectLookups      5906572                       # Number of indirect predictor lookups. (Count)
board.processor.switch0.core.branchPred.indirectHits      5899267                       # Number of indirect target hits. (Count)
board.processor.switch0.core.branchPred.indirectMisses         7305                       # Number of indirect misses. (Count)
board.processor.switch0.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.switch0.core.branchPred.btb.lookups::NoBranch        60202      0.03%      0.03% # Number of BTB lookups (Count)
board.processor.switch0.core.branchPred.btb.lookups::Return      7639748      4.16%      4.19% # Number of BTB lookups (Count)
board.processor.switch0.core.branchPred.btb.lookups::CallDirect      6085965      3.31%      7.50% # Number of BTB lookups (Count)
board.processor.switch0.core.branchPred.btb.lookups::CallIndirect      1483545      0.81%      8.31% # Number of BTB lookups (Count)
board.processor.switch0.core.branchPred.btb.lookups::DirectCond    147771787     80.38%     88.68% # Number of BTB lookups (Count)
board.processor.switch0.core.branchPred.btb.lookups::DirectUncond     16384305      8.91%     97.59% # Number of BTB lookups (Count)
board.processor.switch0.core.branchPred.btb.lookups::IndirectCond            0      0.00%     97.59% # Number of BTB lookups (Count)
board.processor.switch0.core.branchPred.btb.lookups::IndirectUncond      4423027      2.41%    100.00% # Number of BTB lookups (Count)
board.processor.switch0.core.branchPred.btb.lookups::total    183848579                       # Number of BTB lookups (Count)
board.processor.switch0.core.branchPred.btb.misses::NoBranch        19082      0.02%      0.02% # Number of BTB misses (Count)
board.processor.switch0.core.branchPred.btb.misses::Return      7212051      9.09%      9.11% # Number of BTB misses (Count)
board.processor.switch0.core.branchPred.btb.misses::CallDirect        59473      0.07%      9.19% # Number of BTB misses (Count)
board.processor.switch0.core.branchPred.btb.misses::CallIndirect      1483542      1.87%     11.06% # Number of BTB misses (Count)
board.processor.switch0.core.branchPred.btb.misses::DirectCond     68148858     85.90%     96.96% # Number of BTB misses (Count)
board.processor.switch0.core.branchPred.btb.misses::DirectUncond        26684      0.03%     96.99% # Number of BTB misses (Count)
board.processor.switch0.core.branchPred.btb.misses::IndirectCond            0      0.00%     96.99% # Number of BTB misses (Count)
board.processor.switch0.core.branchPred.btb.misses::IndirectUncond      2385918      3.01%    100.00% # Number of BTB misses (Count)
board.processor.switch0.core.branchPred.btb.misses::total     79335608                       # Number of BTB misses (Count)
board.processor.switch0.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.switch0.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.switch0.core.branchPred.btb.updates::CallDirect        45950      4.57%      4.57% # Number of BTB updates (Count)
board.processor.switch0.core.branchPred.btb.updates::CallIndirect            0      0.00%      4.57% # Number of BTB updates (Count)
board.processor.switch0.core.branchPred.btb.updates::DirectCond       940201     93.47%     98.03% # Number of BTB updates (Count)
board.processor.switch0.core.branchPred.btb.updates::DirectUncond        19783      1.97%    100.00% # Number of BTB updates (Count)
board.processor.switch0.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.switch0.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.switch0.core.branchPred.btb.updates::total      1005934                       # Number of BTB updates (Count)
board.processor.switch0.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch0.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch0.core.branchPred.btb.mispredict::CallDirect        45950      4.57%      4.57% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch0.core.branchPred.btb.mispredict::CallIndirect            0      0.00%      4.57% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch0.core.branchPred.btb.mispredict::DirectCond       940201     93.47%     98.03% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch0.core.branchPred.btb.mispredict::DirectUncond        19783      1.97%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch0.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch0.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch0.core.branchPred.btb.mispredict::total      1005934                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch0.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 5610130562691                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.switch0.core.branchPred.indirectBranchPred.lookups      5906572                       # Number of lookups (Count)
board.processor.switch0.core.branchPred.indirectBranchPred.hits      5899267                       # Number of hits of a tag (Count)
board.processor.switch0.core.branchPred.indirectBranchPred.misses         7305                       # Number of misses (Count)
board.processor.switch0.core.branchPred.indirectBranchPred.targetRecords         1567                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.switch0.core.branchPred.indirectBranchPred.indirectRecords      5908139                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.switch0.core.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.switch0.core.branchPred.ras.pushes      8015178                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.switch0.core.branchPred.ras.pops      8014261                       # Number of times a PC was poped from the RAS (Count)
board.processor.switch0.core.branchPred.ras.squashes       820181                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.switch0.core.branchPred.ras.used      7194080                       # Number of times the RAS is the provider (Count)
board.processor.switch0.core.branchPred.ras.correct      7172287                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.switch0.core.branchPred.ras.incorrect        21793                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.switch0.core.commit.commitSquashedInsts     46343483                       # The number of squashed insts skipped by commit (Count)
board.processor.switch0.core.commit.commitNonSpecStalls       265833                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.switch0.core.commit.branchMispredicts      1321724                       # The number of times a branch was mispredicted (Count)
board.processor.switch0.core.commit.numCommittedDist::samples    455802938                       # Number of insts commited each cycle (Count)
board.processor.switch0.core.commit.numCommittedDist::mean     3.186091                       # Number of insts commited each cycle (Count)
board.processor.switch0.core.commit.numCommittedDist::stdev     2.895263                       # Number of insts commited each cycle (Count)
board.processor.switch0.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.switch0.core.commit.numCommittedDist::0    106745994     23.42%     23.42% # Number of insts commited each cycle (Count)
board.processor.switch0.core.commit.numCommittedDist::1     73052108     16.03%     39.45% # Number of insts commited each cycle (Count)
board.processor.switch0.core.commit.numCommittedDist::2     47513778     10.42%     49.87% # Number of insts commited each cycle (Count)
board.processor.switch0.core.commit.numCommittedDist::3     56099927     12.31%     62.18% # Number of insts commited each cycle (Count)
board.processor.switch0.core.commit.numCommittedDist::4     31810476      6.98%     69.16% # Number of insts commited each cycle (Count)
board.processor.switch0.core.commit.numCommittedDist::5     30410646      6.67%     75.83% # Number of insts commited each cycle (Count)
board.processor.switch0.core.commit.numCommittedDist::6     15838958      3.47%     79.30% # Number of insts commited each cycle (Count)
board.processor.switch0.core.commit.numCommittedDist::7     13126935      2.88%     82.18% # Number of insts commited each cycle (Count)
board.processor.switch0.core.commit.numCommittedDist::8     81204116     17.82%    100.00% # Number of insts commited each cycle (Count)
board.processor.switch0.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.switch0.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.switch0.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.switch0.core.commit.numCommittedDist::total    455802938                       # Number of insts commited each cycle (Count)
board.processor.switch0.core.commit.amos            0                       # Number of atomic instructions committed (Count)
board.processor.switch0.core.commit.membars       128204                       # Number of memory barriers committed (Count)
board.processor.switch0.core.commit.functionCalls      7194997                       # Number of function calls committed. (Count)
board.processor.switch0.core.commit.committedInstType_0::No_OpClass      2131344      0.15%      0.15% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::IntAlu   1150761351     79.24%     79.39% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::IntMult      4543946      0.31%     79.70% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::IntDiv        37480      0.00%     79.70% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::FloatAdd      1617801      0.11%     79.81% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::FloatCmp            0      0.00%     79.81% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::FloatCvt          320      0.00%     79.81% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::FloatMult            0      0.00%     79.81% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.81% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::FloatDiv            0      0.00%     79.81% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::FloatMisc            0      0.00%     79.81% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::FloatSqrt            0      0.00%     79.81% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::SimdAdd         1186      0.00%     79.81% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.81% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::SimdAlu      3248033      0.22%     80.04% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::SimdCmp          156      0.00%     80.04% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::SimdCvt      3247110      0.22%     80.26% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::SimdMisc      7459457      0.51%     80.78% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::SimdMult            0      0.00%     80.78% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     80.78% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     80.78% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::SimdShift          581      0.00%     80.78% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     80.78% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::SimdDiv            0      0.00%     80.78% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::SimdSqrt            0      0.00%     80.78% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     80.78% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     80.78% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     80.78% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::SimdFloatCvt       471830      0.03%     80.81% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::SimdFloatDiv            1      0.00%     80.81% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.81% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::SimdFloatMult       314552      0.02%     80.83% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.83% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     80.83% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.83% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.83% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.83% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.83% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.83% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.83% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::SimdAes            0      0.00%     80.83% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::SimdAesMix            0      0.00%     80.83% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.83% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.83% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.83% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.83% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.83% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.83% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.83% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::Matrix            0      0.00%     80.83% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::MatrixMov            0      0.00%     80.83% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::MatrixOP            0      0.00%     80.83% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::MemRead    174108654     11.99%     92.82% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::MemWrite     98208885      6.76%     99.58% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::FloatMemRead      4045576      0.28%     99.86% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::FloatMemWrite      2031537      0.14%    100.00% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch0.core.commit.committedInstType_0::total   1452229800                       # Class of committed instruction (Count)
board.processor.switch0.core.commit.commitEligibleSamples     81204116                       # number cycles where commit BW limit reached (Cycle)
board.processor.switch0.core.commitStats0.numInsts    777520141                       # Number of instructions committed (thread level) (Count)
board.processor.switch0.core.commitStats0.numOps   1452229800                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.switch0.core.commitStats0.numInstsNotNOP    777520141                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.switch0.core.commitStats0.numOpsNotNOP   1452229800                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.switch0.core.commitStats0.cpi     0.606721                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.switch0.core.commitStats0.ipc     1.648203                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.switch0.core.commitStats0.numMemRefs    278394652                       # Number of memory references committed (Count)
board.processor.switch0.core.commitStats0.numFpInsts     24872289                       # Number of float instructions (Count)
board.processor.switch0.core.commitStats0.numIntInsts   1432454704                       # Number of integer instructions (Count)
board.processor.switch0.core.commitStats0.numLoadInsts    178154230                       # Number of load instructions (Count)
board.processor.switch0.core.commitStats0.numStoreInsts    100240422                       # Number of store instructions (Count)
board.processor.switch0.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.switch0.core.commitStats0.committedInstType::No_OpClass      2131344      0.15%      0.15% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::IntAlu   1150761351     79.24%     79.39% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::IntMult      4543946      0.31%     79.70% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::IntDiv        37480      0.00%     79.70% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::FloatAdd      1617801      0.11%     79.81% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::FloatCmp            0      0.00%     79.81% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::FloatCvt          320      0.00%     79.81% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::FloatMult            0      0.00%     79.81% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     79.81% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::FloatDiv            0      0.00%     79.81% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::FloatMisc            0      0.00%     79.81% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     79.81% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::SimdAdd         1186      0.00%     79.81% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     79.81% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::SimdAlu      3248033      0.22%     80.04% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::SimdCmp          156      0.00%     80.04% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::SimdCvt      3247110      0.22%     80.26% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::SimdMisc      7459457      0.51%     80.78% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::SimdMult            0      0.00%     80.78% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     80.78% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     80.78% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::SimdShift          581      0.00%     80.78% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     80.78% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::SimdDiv            0      0.00%     80.78% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     80.78% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     80.78% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     80.78% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     80.78% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::SimdFloatCvt       471830      0.03%     80.81% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::SimdFloatDiv            1      0.00%     80.81% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     80.81% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::SimdFloatMult       314552      0.02%     80.83% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     80.83% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     80.83% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     80.83% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     80.83% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     80.83% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     80.83% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     80.83% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     80.83% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::SimdAes            0      0.00%     80.83% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     80.83% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     80.83% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     80.83% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     80.83% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     80.83% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     80.83% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     80.83% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     80.83% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::Matrix            0      0.00%     80.83% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::MatrixMov            0      0.00%     80.83% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::MatrixOP            0      0.00%     80.83% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::MemRead    174108654     11.99%     92.82% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::MemWrite     98208885      6.76%     99.58% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::FloatMemRead      4045576      0.28%     99.86% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::FloatMemWrite      2031537      0.14%    100.00% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedInstType::total   1452229800                       # Class of committed instruction. (Count)
board.processor.switch0.core.commitStats0.committedControl::IsControl    175650996                       # Class of control type instructions committed (Count)
board.processor.switch0.core.commitStats0.committedControl::IsDirectControl    162606594                       # Class of control type instructions committed (Count)
board.processor.switch0.core.commitStats0.committedControl::IsIndirectControl     13039582                       # Class of control type instructions committed (Count)
board.processor.switch0.core.commitStats0.committedControl::IsCondControl    141390269                       # Class of control type instructions committed (Count)
board.processor.switch0.core.commitStats0.committedControl::IsUncondControl     34260667                       # Class of control type instructions committed (Count)
board.processor.switch0.core.commitStats0.committedControl::IsCall      7194997                       # Class of control type instructions committed (Count)
board.processor.switch0.core.commitStats0.committedControl::IsReturn      7194080                       # Class of control type instructions committed (Count)
board.processor.switch0.core.decode.idleCycles    138755555                       # Number of cycles decode is idle (Cycle)
board.processor.switch0.core.decode.blockedCycles     77778597                       # Number of cycles decode is blocked (Cycle)
board.processor.switch0.core.decode.runCycles    237164574                       # Number of cycles decode is running (Cycle)
board.processor.switch0.core.decode.unblockCycles      7171163                       # Number of cycles decode is unblocking (Cycle)
board.processor.switch0.core.decode.squashCycles      1383282                       # Number of cycles decode is squashing (Cycle)
board.processor.switch0.core.decode.branchResolved     70436342                       # Number of times decode resolved a branch (Count)
board.processor.switch0.core.decode.branchMispred        80957                       # Number of times decode detected a branch misprediction (Count)
board.processor.switch0.core.decode.decodedInsts   1513182628                       # Number of instructions handled by decode (Count)
board.processor.switch0.core.decode.squashedInsts       390693                       # Number of squashed instructions handled by decode (Count)
board.processor.switch0.core.executeStats0.numInsts   1480954628                       # Number of executed instructions (Count)
board.processor.switch0.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.switch0.core.executeStats0.numBranches    178832354                       # Number of branches executed (Count)
board.processor.switch0.core.executeStats0.numLoadInsts    182732987                       # Number of load instructions executed (Count)
board.processor.switch0.core.executeStats0.numStoreInsts    101783982                       # Number of stores executed (Count)
board.processor.switch0.core.executeStats0.instRate     3.139357                       # Inst execution rate ((Count/Cycle))
board.processor.switch0.core.executeStats0.numCCRegReads    930160280                       # Number of times the CC registers were read (Count)
board.processor.switch0.core.executeStats0.numCCRegWrites    483731389                       # Number of times the CC registers were written (Count)
board.processor.switch0.core.executeStats0.numFpRegReads     39006544                       # Number of times the floating registers were read (Count)
board.processor.switch0.core.executeStats0.numFpRegWrites     21203900                       # Number of times the floating registers were written (Count)
board.processor.switch0.core.executeStats0.numIntRegReads   1843678780                       # Number of times the integer registers were read (Count)
board.processor.switch0.core.executeStats0.numIntRegWrites   1038242229                       # Number of times the integer registers were written (Count)
board.processor.switch0.core.executeStats0.numMemRefs    284516969                       # Number of memory refs (Count)
board.processor.switch0.core.executeStats0.numMiscRegReads    645844415                       # Number of times the Misc registers were read (Count)
board.processor.switch0.core.executeStats0.numMiscRegWrites        78505                       # Number of times the Misc registers were written (Count)
board.processor.switch0.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.switch0.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.switch0.core.fetch.predictedBranches     84858061                       # Number of branches that fetch has predicted taken (Count)
board.processor.switch0.core.fetch.cycles    323916734                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.switch0.core.fetch.squashCycles      2927250                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.switch0.core.fetch.tlbCycles       626317                       # Number of cycles fetch has spent waiting for tlb (Cycle)
board.processor.switch0.core.fetch.miscStallCycles        27979                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.switch0.core.fetch.pendingTrapStallCycles       468359                       # Number of stall cycles due to pending traps (Cycle)
board.processor.switch0.core.fetch.pendingQuiesceStallCycles          345                       # Number of stall cycles due to pending quiesce instructions (Cycle)
board.processor.switch0.core.fetch.icacheWaitRetryStallCycles       584428                       # Number of stall cycles due to full MSHR (Cycle)
board.processor.switch0.core.fetch.cacheLines    127983606                       # Number of cache lines fetched (Count)
board.processor.switch0.core.fetch.icacheSquashes       420179                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.switch0.core.fetch.tlbSquashes         1586                       # Number of outstanding ITLB misses that were squashed (Count)
board.processor.switch0.core.fetch.nisnDist::samples    462253171                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch0.core.fetch.nisnDist::mean     3.298675                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch0.core.fetch.nisnDist::stdev     3.502508                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch0.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch0.core.fetch.nisnDist::0    211150169     45.68%     45.68% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch0.core.fetch.nisnDist::1     15411714      3.33%     49.01% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch0.core.fetch.nisnDist::2     13224631      2.86%     51.87% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch0.core.fetch.nisnDist::3     27669421      5.99%     57.86% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch0.core.fetch.nisnDist::4     12117823      2.62%     60.48% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch0.core.fetch.nisnDist::5     17818224      3.85%     64.34% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch0.core.fetch.nisnDist::6     20148791      4.36%     68.69% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch0.core.fetch.nisnDist::7     16200681      3.50%     72.20% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch0.core.fetch.nisnDist::8    128511717     27.80%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch0.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch0.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch0.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch0.core.fetch.nisnDist::total    462253171                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch0.core.fetchStats0.numInsts    818953472                       # Number of instructions fetched (thread level) (Count)
board.processor.switch0.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.switch0.core.fetchStats0.fetchRate     1.736034                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.switch0.core.fetchStats0.numBranches    183848579                       # Number of branches fetched (Count)
board.processor.switch0.core.fetchStats0.branchRate     0.389726                       # Number of branch fetches per cycle (Ratio)
board.processor.switch0.core.fetchStats0.icacheStallCycles    135165384                       # ICache total stall cycles (Cycle)
board.processor.switch0.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.switch0.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.switch0.core.iew.squashCycles      1383282                       # Number of cycles IEW is squashing (Cycle)
board.processor.switch0.core.iew.blockCycles     10614059                       # Number of cycles IEW is blocking (Cycle)
board.processor.switch0.core.iew.unblockCycles     18459413                       # Number of cycles IEW is unblocking (Cycle)
board.processor.switch0.core.iew.dispatchedInsts   1498591796                       # Number of instructions dispatched to IQ (Count)
board.processor.switch0.core.iew.dispSquashedInsts        18405                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.switch0.core.iew.dispLoadInsts    185266782                       # Number of dispatched load instructions (Count)
board.processor.switch0.core.iew.dispStoreInsts    103227517                       # Number of dispatched store instructions (Count)
board.processor.switch0.core.iew.dispNonSpecInsts       197616                       # Number of dispatched non-speculative instructions (Count)
board.processor.switch0.core.iew.iqFullEvents        62735                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.switch0.core.iew.lsqFullEvents     18333304                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.switch0.core.iew.memOrderViolationEvents        55201                       # Number of memory order violations (Count)
board.processor.switch0.core.iew.predictedTakenIncorrect       643494                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.switch0.core.iew.predictedNotTakenIncorrect       982349                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.switch0.core.iew.branchMispredicts      1625843                       # Number of branch mispredicts detected at execute (Count)
board.processor.switch0.core.iew.instsToCommit   1480094358                       # Cumulative count of insts sent to commit (Count)
board.processor.switch0.core.iew.writebackCount   1479721050                       # Cumulative count of insts written-back (Count)
board.processor.switch0.core.iew.producerInst   1069492785                       # Number of instructions producing a value (Count)
board.processor.switch0.core.iew.consumerInst   1687857883                       # Number of instructions consuming a value (Count)
board.processor.switch0.core.iew.wbRate      3.136742                       # Insts written-back per cycle ((Count/Cycle))
board.processor.switch0.core.iew.wbFanout     0.633639                       # Average fanout of values written-back ((Count/Count))
board.processor.switch0.core.lsq0.forwLoads     33105065                       # Number of loads that had data forwarded from stores (Count)
board.processor.switch0.core.lsq0.squashedLoads      7112553                       # Number of loads squashed (Count)
board.processor.switch0.core.lsq0.ignoredResponses        13594                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.switch0.core.lsq0.memOrderViolation        55201                       # Number of memory ordering violations (Count)
board.processor.switch0.core.lsq0.squashedStores      2987095                       # Number of stores squashed (Count)
board.processor.switch0.core.lsq0.rescheduledLoads       431261                       # Number of loads that were rescheduled (Count)
board.processor.switch0.core.lsq0.blockedByCache        61088                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.switch0.core.lsq0.loadToUse::samples    178146005                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch0.core.lsq0.loadToUse::mean     3.609856                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch0.core.lsq0.loadToUse::stdev    13.337810                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch0.core.lsq0.loadToUse::0-9    176885558     99.29%     99.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch0.core.lsq0.loadToUse::10-19       311634      0.17%     99.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch0.core.lsq0.loadToUse::20-29        59304      0.03%     99.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch0.core.lsq0.loadToUse::30-39        66458      0.04%     99.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch0.core.lsq0.loadToUse::40-49        18025      0.01%     99.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch0.core.lsq0.loadToUse::50-59        13021      0.01%     99.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch0.core.lsq0.loadToUse::60-69         9375      0.01%     99.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch0.core.lsq0.loadToUse::70-79         8345      0.00%     99.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch0.core.lsq0.loadToUse::80-89        10354      0.01%     99.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch0.core.lsq0.loadToUse::90-99        12005      0.01%     99.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch0.core.lsq0.loadToUse::100-109        12877      0.01%     99.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch0.core.lsq0.loadToUse::110-119        15625      0.01%     99.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch0.core.lsq0.loadToUse::120-129        36354      0.02%     99.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch0.core.lsq0.loadToUse::130-139       156518      0.09%     99.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch0.core.lsq0.loadToUse::140-149       318213      0.18%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch0.core.lsq0.loadToUse::150-159        11852      0.01%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch0.core.lsq0.loadToUse::160-169         4616      0.00%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch0.core.lsq0.loadToUse::170-179         7287      0.00%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch0.core.lsq0.loadToUse::180-189        82320      0.05%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch0.core.lsq0.loadToUse::190-199        31941      0.02%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch0.core.lsq0.loadToUse::200-209         9146      0.01%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch0.core.lsq0.loadToUse::210-219         3215      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch0.core.lsq0.loadToUse::220-229         9756      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch0.core.lsq0.loadToUse::230-239         6338      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch0.core.lsq0.loadToUse::240-249         3590      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch0.core.lsq0.loadToUse::250-259         2402      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch0.core.lsq0.loadToUse::260-269         1171      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch0.core.lsq0.loadToUse::270-279         1055      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch0.core.lsq0.loadToUse::280-289          995      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch0.core.lsq0.loadToUse::290-299         1082      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch0.core.lsq0.loadToUse::overflows        35573      0.02%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch0.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch0.core.lsq0.loadToUse::max_value         2114                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch0.core.lsq0.loadToUse::total    178146005                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch0.core.mmu.dtb.rdAccesses    183016036                       # TLB accesses on read requests (Count)
board.processor.switch0.core.mmu.dtb.wrAccesses    101882554                       # TLB accesses on write requests (Count)
board.processor.switch0.core.mmu.dtb.rdMisses       175583                       # TLB misses on read requests (Count)
board.processor.switch0.core.mmu.dtb.wrMisses        86029                       # TLB misses on write requests (Count)
board.processor.switch0.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5610130562691                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.switch0.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.switch0.core.mmu.itb.wrAccesses    128079313                       # TLB accesses on write requests (Count)
board.processor.switch0.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.switch0.core.mmu.itb.wrMisses        77682                       # TLB misses on write requests (Count)
board.processor.switch0.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5610130562691                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.switch0.core.power_state.numTransitions            6                       # Number of power state transitions (Count)
board.processor.switch0.core.power_state.ticksClkGated::samples            3                       # Distribution of time spent in the clock gated state (Tick)
board.processor.switch0.core.power_state.ticksClkGated::mean      2331778                       # Distribution of time spent in the clock gated state (Tick)
board.processor.switch0.core.power_state.ticksClkGated::stdev 1712867.463991                       # Distribution of time spent in the clock gated state (Tick)
board.processor.switch0.core.power_state.ticksClkGated::1000-5e+10            3    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
board.processor.switch0.core.power_state.ticksClkGated::min_value      1199800                       # Distribution of time spent in the clock gated state (Tick)
board.processor.switch0.core.power_state.ticksClkGated::max_value      4302361                       # Distribution of time spent in the clock gated state (Tick)
board.processor.switch0.core.power_state.ticksClkGated::total            3                       # Distribution of time spent in the clock gated state (Tick)
board.processor.switch0.core.power_state.pwrStateResidencyTicks::ON 155707414053                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.switch0.core.power_state.pwrStateResidencyTicks::CLK_GATED      6995334                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.switch0.core.power_state.pwrStateResidencyTicks::OFF 5454416153304                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.switch0.core.rename.squashCycles      1383282                       # Number of cycles rename is squashing (Cycle)
board.processor.switch0.core.rename.idleCycles    141910087                       # Number of cycles rename is idle (Cycle)
board.processor.switch0.core.rename.blockCycles     36895383                       # Number of cycles rename is blocking (Cycle)
board.processor.switch0.core.rename.serializeStallCycles      4096756                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.switch0.core.rename.runCycles    240961151                       # Number of cycles rename is running (Cycle)
board.processor.switch0.core.rename.unblockCycles     37006512                       # Number of cycles rename is unblocking (Cycle)
board.processor.switch0.core.rename.renamedInsts   1506665437                       # Number of instructions processed by rename (Count)
board.processor.switch0.core.rename.ROBFullEvents       277448                       # Number of times rename has blocked due to ROB full (Count)
board.processor.switch0.core.rename.IQFullEvents      6775744                       # Number of times rename has blocked due to IQ full (Count)
board.processor.switch0.core.rename.LQFullEvents     10402938                       # Number of times rename has blocked due to LQ full (Count)
board.processor.switch0.core.rename.SQFullEvents     19064300                       # Number of times rename has blocked due to SQ full (Count)
board.processor.switch0.core.rename.renamedOperands   2473560796                       # Number of destination operands rename has renamed (Count)
board.processor.switch0.core.rename.lookups   5056322155                       # Number of register rename lookups that rename has made (Count)
board.processor.switch0.core.rename.intLookups   1884990915                       # Number of integer rename lookups (Count)
board.processor.switch0.core.rename.fpLookups     39826246                       # Number of floating rename lookups (Count)
board.processor.switch0.core.rename.committedMaps   2381891629                       # Number of HB maps that are committed (Count)
board.processor.switch0.core.rename.undoneMaps     91669179                       # Number of HB maps that are undone due to squashing (Count)
board.processor.switch0.core.rename.serializing       166660                       # count of serializing insts renamed (Count)
board.processor.switch0.core.rename.tempSerializing       121794                       # count of temporary serializing insts renamed (Count)
board.processor.switch0.core.rename.skidInsts     33091615                       # count of insts added to the skid buffer (Count)
board.processor.switch0.core.rob.reads     1873148429                       # The number of ROB reads (Count)
board.processor.switch0.core.rob.writes    3003607739                       # The number of ROB writes (Count)
board.processor.switch0.core.thread_0.numInsts    777520141                       # Number of Instructions committed (Count)
board.processor.switch0.core.thread_0.numOps   1452229800                       # Number of Ops committed (Count)
board.processor.switch0.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.switch1.core.numCycles        4712386                       # Number of cpu cycles simulated (Cycle)
board.processor.switch1.core.cpi             6.678921                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.switch1.core.ipc             0.149725                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.switch1.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.switch1.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.switch1.core.instsAdded       1731424                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.switch1.core.nonSpecInstsAdded        35830                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.switch1.core.instsIssued      1696950                       # Number of instructions issued (Count)
board.processor.switch1.core.squashedInstsIssued         1397                       # Number of squashed instructions issued (Count)
board.processor.switch1.core.squashedInstsExamined       250669                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.switch1.core.squashedOperandsExamined       339698                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.switch1.core.squashedNonSpecRemoved         9137                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.switch1.core.numIssuedDist::samples      2497742                       # Number of insts issued each cycle (Count)
board.processor.switch1.core.numIssuedDist::mean     0.679394                       # Number of insts issued each cycle (Count)
board.processor.switch1.core.numIssuedDist::stdev     1.419677                       # Number of insts issued each cycle (Count)
board.processor.switch1.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.switch1.core.numIssuedDist::0      1839098     73.63%     73.63% # Number of insts issued each cycle (Count)
board.processor.switch1.core.numIssuedDist::1       231586      9.27%     82.90% # Number of insts issued each cycle (Count)
board.processor.switch1.core.numIssuedDist::2       153014      6.13%     89.03% # Number of insts issued each cycle (Count)
board.processor.switch1.core.numIssuedDist::3       100807      4.04%     93.06% # Number of insts issued each cycle (Count)
board.processor.switch1.core.numIssuedDist::4        77980      3.12%     96.19% # Number of insts issued each cycle (Count)
board.processor.switch1.core.numIssuedDist::5        47471      1.90%     98.09% # Number of insts issued each cycle (Count)
board.processor.switch1.core.numIssuedDist::6        31552      1.26%     99.35% # Number of insts issued each cycle (Count)
board.processor.switch1.core.numIssuedDist::7        11544      0.46%     99.81% # Number of insts issued each cycle (Count)
board.processor.switch1.core.numIssuedDist::8         4690      0.19%    100.00% # Number of insts issued each cycle (Count)
board.processor.switch1.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.switch1.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.switch1.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.switch1.core.numIssuedDist::total      2497742                       # Number of insts issued each cycle (Count)
board.processor.switch1.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::IntAlu         3933     28.51%     28.51% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::IntMult            0      0.00%     28.51% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::IntDiv            0      0.00%     28.51% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::FloatAdd            0      0.00%     28.51% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::FloatCmp            0      0.00%     28.51% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::FloatCvt            0      0.00%     28.51% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::FloatMult            0      0.00%     28.51% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::FloatMultAcc            0      0.00%     28.51% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::FloatDiv            0      0.00%     28.51% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::FloatMisc            0      0.00%     28.51% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::FloatSqrt            0      0.00%     28.51% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdAdd            0      0.00%     28.51% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdAddAcc            0      0.00%     28.51% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdAlu            0      0.00%     28.51% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdCmp            0      0.00%     28.51% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdCvt            0      0.00%     28.51% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdMisc            0      0.00%     28.51% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdMult            0      0.00%     28.51% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdMultAcc            0      0.00%     28.51% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdMatMultAcc            0      0.00%     28.51% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdShift            0      0.00%     28.51% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdShiftAcc            0      0.00%     28.51% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdDiv            0      0.00%     28.51% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdSqrt            0      0.00%     28.51% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdFloatAdd            0      0.00%     28.51% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdFloatAlu            0      0.00%     28.51% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdFloatCmp            0      0.00%     28.51% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdFloatCvt            0      0.00%     28.51% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdFloatDiv            0      0.00%     28.51% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdFloatMisc            0      0.00%     28.51% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdFloatMult            0      0.00%     28.51% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdFloatMultAcc            0      0.00%     28.51% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%     28.51% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdFloatSqrt            0      0.00%     28.51% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdReduceAdd            0      0.00%     28.51% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdReduceAlu            0      0.00%     28.51% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdReduceCmp            0      0.00%     28.51% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdFloatReduceAdd            0      0.00%     28.51% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdFloatReduceCmp            0      0.00%     28.51% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdAes            0      0.00%     28.51% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdAesMix            0      0.00%     28.51% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdSha1Hash            0      0.00%     28.51% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdSha1Hash2            0      0.00%     28.51% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdSha256Hash            0      0.00%     28.51% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdSha256Hash2            0      0.00%     28.51% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdShaSigma2            0      0.00%     28.51% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdShaSigma3            0      0.00%     28.51% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdPredAlu            0      0.00%     28.51% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::Matrix            0      0.00%     28.51% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::MatrixMov            0      0.00%     28.51% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::MatrixOP            0      0.00%     28.51% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::MemRead         5918     42.90%     71.42% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::MemWrite         3940     28.56%     99.98% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::FloatMemRead            0      0.00%     99.98% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::FloatMemWrite            3      0.02%    100.00% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch1.core.statIssuedInstType_0::No_OpClass         3386      0.20%      0.20% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::IntAlu      1304444     76.87%     77.07% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::IntMult         3854      0.23%     77.30% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::IntDiv         5259      0.31%     77.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::FloatAdd            0      0.00%     77.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::FloatCmp            0      0.00%     77.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::FloatCvt           16      0.00%     77.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::FloatMult            0      0.00%     77.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     77.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::FloatDiv            0      0.00%     77.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::FloatMisc            0      0.00%     77.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::FloatSqrt            0      0.00%     77.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdAdd            0      0.00%     77.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     77.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdAlu            0      0.00%     77.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdCmp            0      0.00%     77.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdCvt            0      0.00%     77.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdMisc            0      0.00%     77.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdMult            0      0.00%     77.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     77.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     77.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdShift            0      0.00%     77.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     77.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdDiv            0      0.00%     77.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdSqrt            0      0.00%     77.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     77.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     77.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     77.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     77.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     77.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     77.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     77.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     77.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     77.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     77.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     77.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     77.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     77.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     77.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     77.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdAes            0      0.00%     77.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdAesMix            0      0.00%     77.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     77.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     77.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     77.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     77.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     77.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     77.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     77.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::Matrix            0      0.00%     77.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::MatrixMov            0      0.00%     77.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::MatrixOP            0      0.00%     77.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::MemRead       243126     14.33%     91.93% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::MemWrite       136857      8.06%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::FloatMemWrite            8      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::total      1696950                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.issueRate       0.360104                       # Inst issue rate ((Count/Cycle))
board.processor.switch1.core.fuBusy             13794                       # FU busy when requested (Count)
board.processor.switch1.core.fuBusyRate      0.008129                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.switch1.core.intInstQueueReads      5906782                       # Number of integer instruction queue reads (Count)
board.processor.switch1.core.intInstQueueWrites      2019357                       # Number of integer instruction queue writes (Count)
board.processor.switch1.core.intInstQueueWakeupAccesses      1677906                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.switch1.core.fpInstQueueReads           51                       # Number of floating instruction queue reads (Count)
board.processor.switch1.core.fpInstQueueWrites           48                       # Number of floating instruction queue writes (Count)
board.processor.switch1.core.fpInstQueueWakeupAccesses           24                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.switch1.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.switch1.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.switch1.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.switch1.core.intAluAccesses      1707331                       # Number of integer alu accesses (Count)
board.processor.switch1.core.fpAluAccesses           27                       # Number of floating point alu accesses (Count)
board.processor.switch1.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.switch1.core.numSquashedInsts        10748                       # Number of squashed instructions skipped in execute (Count)
board.processor.switch1.core.numSwp                 0                       # Number of swp insts executed (Count)
board.processor.switch1.core.timesIdled         19818                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.switch1.core.idleCycles       2214644                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.switch1.core.quiesceCycles    466676456                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.switch1.core.MemDepUnit__0.insertedLoads       250449                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.switch1.core.MemDepUnit__0.insertedStores       144907                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.switch1.core.MemDepUnit__0.conflictingLoads        52032                       # Number of conflicting loads. (Count)
board.processor.switch1.core.MemDepUnit__0.conflictingStores        43743                       # Number of conflicting stores. (Count)
board.processor.switch1.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.switch1.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.switch1.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.switch1.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.switch1.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.switch1.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.switch1.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.switch1.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.switch1.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.switch1.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.switch1.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.switch1.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.switch1.core.branchPred.lookups_0::NoBranch         4559      1.72%      1.72% # Number of BP lookups (Count)
board.processor.switch1.core.branchPred.lookups_0::Return        31768     12.02%     13.74% # Number of BP lookups (Count)
board.processor.switch1.core.branchPred.lookups_0::CallDirect        37285     14.11%     27.85% # Number of BP lookups (Count)
board.processor.switch1.core.branchPred.lookups_0::CallIndirect            0      0.00%     27.85% # Number of BP lookups (Count)
board.processor.switch1.core.branchPred.lookups_0::DirectCond       128419     48.59%     76.44% # Number of BP lookups (Count)
board.processor.switch1.core.branchPred.lookups_0::DirectUncond        62279     23.56%    100.00% # Number of BP lookups (Count)
board.processor.switch1.core.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.switch1.core.branchPred.lookups_0::IndirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.switch1.core.branchPred.lookups_0::total       264310                       # Number of BP lookups (Count)
board.processor.switch1.core.branchPred.squashes_0::NoBranch         3968      3.89%      3.89% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch1.core.branchPred.squashes_0::Return         6501      6.37%     10.26% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch1.core.branchPred.squashes_0::CallDirect         9778      9.58%     19.84% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch1.core.branchPred.squashes_0::CallIndirect            0      0.00%     19.84% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch1.core.branchPred.squashes_0::DirectCond        31840     31.20%     51.04% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch1.core.branchPred.squashes_0::DirectUncond        49973     48.96%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch1.core.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch1.core.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch1.core.branchPred.squashes_0::total       102060                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch1.core.branchPred.corrected_0::NoBranch         1086      4.99%      4.99% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch1.core.branchPred.corrected_0::Return         3301     15.18%     20.17% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch1.core.branchPred.corrected_0::CallDirect         3958     18.20%     38.37% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch1.core.branchPred.corrected_0::CallIndirect            0      0.00%     38.37% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch1.core.branchPred.corrected_0::DirectCond        10949     50.35%     88.72% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch1.core.branchPred.corrected_0::DirectUncond         2453     11.28%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch1.core.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch1.core.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch1.core.branchPred.corrected_0::total        21747                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch1.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch1.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch1.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch1.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch1.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch1.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch1.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch1.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch1.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch1.core.branchPred.committed_0::NoBranch          591      0.36%      0.36% # Number of branches finally committed  (Count)
board.processor.switch1.core.branchPred.committed_0::Return        25267     15.57%     15.94% # Number of branches finally committed  (Count)
board.processor.switch1.core.branchPred.committed_0::CallDirect        27507     16.95%     32.89% # Number of branches finally committed  (Count)
board.processor.switch1.core.branchPred.committed_0::CallIndirect            0      0.00%     32.89% # Number of branches finally committed  (Count)
board.processor.switch1.core.branchPred.committed_0::DirectCond        96579     59.52%     92.42% # Number of branches finally committed  (Count)
board.processor.switch1.core.branchPred.committed_0::DirectUncond        12306      7.58%    100.00% # Number of branches finally committed  (Count)
board.processor.switch1.core.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.switch1.core.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.switch1.core.branchPred.committed_0::total       162250                       # Number of branches finally committed  (Count)
board.processor.switch1.core.branchPred.mispredicted_0::NoBranch          591      3.25%      3.25% # Number of committed branches that were mispredicted. (Count)
board.processor.switch1.core.branchPred.mispredicted_0::Return         3263     17.95%     21.20% # Number of committed branches that were mispredicted. (Count)
board.processor.switch1.core.branchPred.mispredicted_0::CallDirect         2630     14.47%     35.67% # Number of committed branches that were mispredicted. (Count)
board.processor.switch1.core.branchPred.mispredicted_0::CallIndirect            0      0.00%     35.67% # Number of committed branches that were mispredicted. (Count)
board.processor.switch1.core.branchPred.mispredicted_0::DirectCond         9921     54.58%     90.25% # Number of committed branches that were mispredicted. (Count)
board.processor.switch1.core.branchPred.mispredicted_0::DirectUncond         1772      9.75%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.switch1.core.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.switch1.core.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.switch1.core.branchPred.mispredicted_0::total        18177                       # Number of committed branches that were mispredicted. (Count)
board.processor.switch1.core.branchPred.targetProvider_0::NoTarget        71402     27.01%     27.01% # The component providing the target for taken branches (Count)
board.processor.switch1.core.branchPred.targetProvider_0::BTB       161140     60.97%     87.98% # The component providing the target for taken branches (Count)
board.processor.switch1.core.branchPred.targetProvider_0::RAS        31768     12.02%    100.00% # The component providing the target for taken branches (Count)
board.processor.switch1.core.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
board.processor.switch1.core.branchPred.targetProvider_0::total       264310                       # The component providing the target for taken branches (Count)
board.processor.switch1.core.branchPred.targetWrong_0::NoBranch        12668     70.03%     70.03% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch1.core.branchPred.targetWrong_0::Return         2121     11.72%     81.75% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch1.core.branchPred.targetWrong_0::CallDirect         3301     18.25%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch1.core.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch1.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch1.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch1.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch1.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch1.core.branchPred.targetWrong_0::total        18090                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch1.core.branchPred.condPredicted       131046                       # Number of conditional branches predicted (Count)
board.processor.switch1.core.branchPred.condPredictedTaken        77314                       # Number of conditional branches predicted as taken (Count)
board.processor.switch1.core.branchPred.condIncorrect        21747                       # Number of conditional branches incorrect (Count)
board.processor.switch1.core.branchPred.predTakenBTBMiss        11260                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.switch1.core.branchPred.NotTakenMispredicted        20698                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.switch1.core.branchPred.TakenMispredicted         1049                       # Number branches predicted taken but are actually not taken (Count)
board.processor.switch1.core.branchPred.BTBLookups       264310                       # Number of BTB lookups (Count)
board.processor.switch1.core.branchPred.BTBUpdates        16311                       # Number of BTB updates (Count)
board.processor.switch1.core.branchPred.BTBHits       182039                       # Number of BTB hits (Count)
board.processor.switch1.core.branchPred.BTBHitRatio     0.688733                       # BTB Hit Ratio (Ratio)
board.processor.switch1.core.branchPred.BTBMispredicted        11820                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.switch1.core.branchPred.indirectLookups            0                       # Number of indirect predictor lookups. (Count)
board.processor.switch1.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.switch1.core.branchPred.indirectMisses            0                       # Number of indirect misses. (Count)
board.processor.switch1.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.switch1.core.branchPred.btb.lookups::NoBranch         4559      1.72%      1.72% # Number of BTB lookups (Count)
board.processor.switch1.core.branchPred.btb.lookups::Return        31768     12.02%     13.74% # Number of BTB lookups (Count)
board.processor.switch1.core.branchPred.btb.lookups::CallDirect        37285     14.11%     27.85% # Number of BTB lookups (Count)
board.processor.switch1.core.branchPred.btb.lookups::CallIndirect            0      0.00%     27.85% # Number of BTB lookups (Count)
board.processor.switch1.core.branchPred.btb.lookups::DirectCond       128419     48.59%     76.44% # Number of BTB lookups (Count)
board.processor.switch1.core.branchPred.btb.lookups::DirectUncond        62279     23.56%    100.00% # Number of BTB lookups (Count)
board.processor.switch1.core.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.switch1.core.branchPred.btb.lookups::IndirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.switch1.core.branchPred.btb.lookups::total       264310                       # Number of BTB lookups (Count)
board.processor.switch1.core.branchPred.btb.misses::NoBranch          496      0.60%      0.60% # Number of BTB misses (Count)
board.processor.switch1.core.branchPred.btb.misses::Return        30050     36.53%     37.13% # Number of BTB misses (Count)
board.processor.switch1.core.branchPred.btb.misses::CallDirect         4153      5.05%     42.18% # Number of BTB misses (Count)
board.processor.switch1.core.branchPred.btb.misses::CallIndirect            0      0.00%     42.18% # Number of BTB misses (Count)
board.processor.switch1.core.branchPred.btb.misses::DirectCond        44758     54.40%     96.58% # Number of BTB misses (Count)
board.processor.switch1.core.branchPred.btb.misses::DirectUncond         2814      3.42%    100.00% # Number of BTB misses (Count)
board.processor.switch1.core.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.switch1.core.branchPred.btb.misses::IndirectUncond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.switch1.core.branchPred.btb.misses::total        82271                       # Number of BTB misses (Count)
board.processor.switch1.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.switch1.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.switch1.core.branchPred.btb.updates::CallDirect         3958     24.27%     24.27% # Number of BTB updates (Count)
board.processor.switch1.core.branchPred.btb.updates::CallIndirect            0      0.00%     24.27% # Number of BTB updates (Count)
board.processor.switch1.core.branchPred.btb.updates::DirectCond         9900     60.70%     84.96% # Number of BTB updates (Count)
board.processor.switch1.core.branchPred.btb.updates::DirectUncond         2453     15.04%    100.00% # Number of BTB updates (Count)
board.processor.switch1.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.switch1.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.switch1.core.branchPred.btb.updates::total        16311                       # Number of BTB updates (Count)
board.processor.switch1.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch1.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch1.core.branchPred.btb.mispredict::CallDirect         3958     24.27%     24.27% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch1.core.branchPred.btb.mispredict::CallIndirect            0      0.00%     24.27% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch1.core.branchPred.btb.mispredict::DirectCond         9900     60.70%     84.96% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch1.core.branchPred.btb.mispredict::DirectUncond         2453     15.04%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch1.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch1.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch1.core.branchPred.btb.mispredict::total        16311                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch1.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 5610130562691                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.switch1.core.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
board.processor.switch1.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.switch1.core.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
board.processor.switch1.core.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.switch1.core.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.switch1.core.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.switch1.core.branchPred.ras.pushes        43786                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.switch1.core.branchPred.ras.pops        41546                       # Number of times a PC was poped from the RAS (Count)
board.processor.switch1.core.branchPred.ras.squashes        16279                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.switch1.core.branchPred.ras.used        25267                       # Number of times the RAS is the provider (Count)
board.processor.switch1.core.branchPred.ras.correct        22004                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.switch1.core.branchPred.ras.incorrect         3263                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.switch1.core.commit.commitSquashedInsts       249171                       # The number of squashed insts skipped by commit (Count)
board.processor.switch1.core.commit.commitNonSpecStalls        26693                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.switch1.core.commit.branchMispredicts        13468                       # The number of times a branch was mispredicted (Count)
board.processor.switch1.core.commit.numCommittedDist::samples      2456630                       # Number of insts commited each cycle (Count)
board.processor.switch1.core.commit.numCommittedDist::mean     0.617344                       # Number of insts commited each cycle (Count)
board.processor.switch1.core.commit.numCommittedDist::stdev     1.648456                       # Number of insts commited each cycle (Count)
board.processor.switch1.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.switch1.core.commit.numCommittedDist::0      1964843     79.98%     79.98% # Number of insts commited each cycle (Count)
board.processor.switch1.core.commit.numCommittedDist::1       183335      7.46%     87.44% # Number of insts commited each cycle (Count)
board.processor.switch1.core.commit.numCommittedDist::2        86499      3.52%     90.97% # Number of insts commited each cycle (Count)
board.processor.switch1.core.commit.numCommittedDist::3        80149      3.26%     94.23% # Number of insts commited each cycle (Count)
board.processor.switch1.core.commit.numCommittedDist::4        32088      1.31%     95.53% # Number of insts commited each cycle (Count)
board.processor.switch1.core.commit.numCommittedDist::5        15334      0.62%     96.16% # Number of insts commited each cycle (Count)
board.processor.switch1.core.commit.numCommittedDist::6        14068      0.57%     96.73% # Number of insts commited each cycle (Count)
board.processor.switch1.core.commit.numCommittedDist::7        12137      0.49%     97.22% # Number of insts commited each cycle (Count)
board.processor.switch1.core.commit.numCommittedDist::8        68177      2.78%    100.00% # Number of insts commited each cycle (Count)
board.processor.switch1.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.switch1.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.switch1.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.switch1.core.commit.numCommittedDist::total      2456630                       # Number of insts commited each cycle (Count)
board.processor.switch1.core.commit.amos            0                       # Number of atomic instructions committed (Count)
board.processor.switch1.core.commit.membars        12164                       # Number of memory barriers committed (Count)
board.processor.switch1.core.commit.functionCalls        27507                       # Number of function calls committed. (Count)
board.processor.switch1.core.commit.committedInstType_0::No_OpClass         1688      0.11%      0.11% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::IntAlu      1166397     76.91%     77.02% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::IntMult         3662      0.24%     77.26% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::IntDiv         5118      0.34%     77.60% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::FloatAdd            0      0.00%     77.60% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::FloatCmp            0      0.00%     77.60% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::FloatCvt            0      0.00%     77.60% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::FloatMult            0      0.00%     77.60% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.60% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::FloatDiv            0      0.00%     77.60% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::FloatMisc            0      0.00%     77.60% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::FloatSqrt            0      0.00%     77.60% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdAdd            0      0.00%     77.60% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.60% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdAlu            0      0.00%     77.60% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdCmp            0      0.00%     77.60% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdCvt            0      0.00%     77.60% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdMisc            0      0.00%     77.60% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdMult            0      0.00%     77.60% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     77.60% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     77.60% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdShift            0      0.00%     77.60% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     77.60% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdDiv            0      0.00%     77.60% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdSqrt            0      0.00%     77.60% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     77.60% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.60% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.60% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     77.60% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     77.60% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.60% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     77.60% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.60% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     77.60% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     77.60% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     77.60% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     77.60% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     77.60% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     77.60% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     77.60% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdAes            0      0.00%     77.60% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdAesMix            0      0.00%     77.60% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     77.60% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     77.60% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     77.60% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     77.60% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     77.60% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     77.60% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     77.60% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::Matrix            0      0.00%     77.60% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::MatrixMov            0      0.00%     77.60% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::MatrixOP            0      0.00%     77.60% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::MemRead       216677     14.29%     91.89% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::MemWrite       123043      8.11%    100.00% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::total      1516585                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.commitEligibleSamples        68177                       # number cycles where commit BW limit reached (Cycle)
board.processor.switch1.core.commitStats0.numInsts       705561                       # Number of instructions committed (thread level) (Count)
board.processor.switch1.core.commitStats0.numOps      1516585                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.switch1.core.commitStats0.numInstsNotNOP       705561                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.switch1.core.commitStats0.numOpsNotNOP      1516585                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.switch1.core.commitStats0.cpi     6.678921                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.switch1.core.commitStats0.ipc     0.149725                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.switch1.core.commitStats0.numMemRefs       339720                       # Number of memory references committed (Count)
board.processor.switch1.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.switch1.core.commitStats0.numIntInsts      1465323                       # Number of integer instructions (Count)
board.processor.switch1.core.commitStats0.numLoadInsts       216677                       # Number of load instructions (Count)
board.processor.switch1.core.commitStats0.numStoreInsts       123043                       # Number of store instructions (Count)
board.processor.switch1.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.switch1.core.commitStats0.committedInstType::No_OpClass         1688      0.11%      0.11% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::IntAlu      1166397     76.91%     77.02% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::IntMult         3662      0.24%     77.26% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::IntDiv         5118      0.34%     77.60% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::FloatAdd            0      0.00%     77.60% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::FloatCmp            0      0.00%     77.60% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::FloatCvt            0      0.00%     77.60% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::FloatMult            0      0.00%     77.60% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     77.60% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::FloatDiv            0      0.00%     77.60% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::FloatMisc            0      0.00%     77.60% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     77.60% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdAdd            0      0.00%     77.60% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     77.60% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdAlu            0      0.00%     77.60% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdCmp            0      0.00%     77.60% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdCvt            0      0.00%     77.60% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdMisc            0      0.00%     77.60% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdMult            0      0.00%     77.60% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     77.60% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     77.60% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdShift            0      0.00%     77.60% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     77.60% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdDiv            0      0.00%     77.60% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     77.60% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     77.60% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     77.60% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     77.60% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     77.60% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     77.60% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     77.60% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     77.60% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     77.60% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     77.60% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     77.60% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     77.60% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     77.60% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     77.60% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     77.60% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     77.60% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdAes            0      0.00%     77.60% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     77.60% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     77.60% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     77.60% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     77.60% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     77.60% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     77.60% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     77.60% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     77.60% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::Matrix            0      0.00%     77.60% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::MatrixMov            0      0.00%     77.60% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::MatrixOP            0      0.00%     77.60% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::MemRead       216677     14.29%     91.89% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::MemWrite       123043      8.11%    100.00% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::total      1516585                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedControl::IsControl       162250                       # Class of control type instructions committed (Count)
board.processor.switch1.core.commitStats0.committedControl::IsDirectControl       136392                       # Class of control type instructions committed (Count)
board.processor.switch1.core.commitStats0.committedControl::IsIndirectControl        25267                       # Class of control type instructions committed (Count)
board.processor.switch1.core.commitStats0.committedControl::IsCondControl        96579                       # Class of control type instructions committed (Count)
board.processor.switch1.core.commitStats0.committedControl::IsUncondControl        65474                       # Class of control type instructions committed (Count)
board.processor.switch1.core.commitStats0.committedControl::IsCall        27507                       # Class of control type instructions committed (Count)
board.processor.switch1.core.commitStats0.committedControl::IsReturn        25267                       # Class of control type instructions committed (Count)
board.processor.switch1.core.decode.idleCycles       876886                       # Number of cycles decode is idle (Cycle)
board.processor.switch1.core.decode.blockedCycles      1301474                       # Number of cycles decode is blocked (Cycle)
board.processor.switch1.core.decode.runCycles       259784                       # Number of cycles decode is running (Cycle)
board.processor.switch1.core.decode.unblockCycles        44121                       # Number of cycles decode is unblocking (Cycle)
board.processor.switch1.core.decode.squashCycles        15477                       # Number of cycles decode is squashing (Cycle)
board.processor.switch1.core.decode.branchResolved       118829                       # Number of times decode resolved a branch (Count)
board.processor.switch1.core.decode.branchMispred         8317                       # Number of times decode detected a branch misprediction (Count)
board.processor.switch1.core.decode.decodedInsts      1863879                       # Number of instructions handled by decode (Count)
board.processor.switch1.core.decode.squashedInsts        37729                       # Number of squashed instructions handled by decode (Count)
board.processor.switch1.core.executeStats0.numInsts      1684158                       # Number of executed instructions (Count)
board.processor.switch1.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.switch1.core.executeStats0.numBranches       178731                       # Number of branches executed (Count)
board.processor.switch1.core.executeStats0.numLoadInsts       238553                       # Number of load instructions executed (Count)
board.processor.switch1.core.executeStats0.numStoreInsts       135471                       # Number of stores executed (Count)
board.processor.switch1.core.executeStats0.instRate     0.357390                       # Inst execution rate ((Count/Cycle))
board.processor.switch1.core.executeStats0.numCCRegReads       822681                       # Number of times the CC registers were read (Count)
board.processor.switch1.core.executeStats0.numCCRegWrites       478047                       # Number of times the CC registers were written (Count)
board.processor.switch1.core.executeStats0.numFpRegReads           24                       # Number of times the floating registers were read (Count)
board.processor.switch1.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.switch1.core.executeStats0.numIntRegReads      2112236                       # Number of times the integer registers were read (Count)
board.processor.switch1.core.executeStats0.numIntRegWrites      1227862                       # Number of times the integer registers were written (Count)
board.processor.switch1.core.executeStats0.numMemRefs       374024                       # Number of memory refs (Count)
board.processor.switch1.core.executeStats0.numMiscRegReads       749416                       # Number of times the Misc registers were read (Count)
board.processor.switch1.core.executeStats0.numMiscRegWrites         9998                       # Number of times the Misc registers were written (Count)
board.processor.switch1.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.switch1.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.switch1.core.fetch.predictedBranches       192908                       # Number of branches that fetch has predicted taken (Count)
board.processor.switch1.core.fetch.cycles      1447445                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.switch1.core.fetch.squashCycles        47512                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.switch1.core.fetch.tlbCycles            5                       # Number of cycles fetch has spent waiting for tlb (Cycle)
board.processor.switch1.core.fetch.miscStallCycles        27385                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.switch1.core.fetch.pendingQuiesceStallCycles         9135                       # Number of stall cycles due to pending quiesce instructions (Cycle)
board.processor.switch1.core.fetch.icacheWaitRetryStallCycles          135                       # Number of stall cycles due to full MSHR (Cycle)
board.processor.switch1.core.fetch.cacheLines       154024                       # Number of cache lines fetched (Count)
board.processor.switch1.core.fetch.icacheSquashes         8563                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.switch1.core.fetch.tlbSquashes            1                       # Number of outstanding ITLB misses that were squashed (Count)
board.processor.switch1.core.fetch.nisnDist::samples      2497742                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch1.core.fetch.nisnDist::mean     0.888052                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch1.core.fetch.nisnDist::stdev     2.258437                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch1.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch1.core.fetch.nisnDist::0      2099265     84.05%     84.05% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch1.core.fetch.nisnDist::1        41307      1.65%     85.70% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch1.core.fetch.nisnDist::2        20638      0.83%     86.53% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch1.core.fetch.nisnDist::3        25274      1.01%     87.54% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch1.core.fetch.nisnDist::4        31764      1.27%     88.81% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch1.core.fetch.nisnDist::5        76391      3.06%     91.87% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch1.core.fetch.nisnDist::6        26714      1.07%     92.94% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch1.core.fetch.nisnDist::7        20686      0.83%     93.77% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch1.core.fetch.nisnDist::8       155703      6.23%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch1.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch1.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch1.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch1.core.fetch.nisnDist::total      2497742                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch1.core.fetchStats0.numInsts      1030293                       # Number of instructions fetched (thread level) (Count)
board.processor.switch1.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.switch1.core.fetchStats0.fetchRate     0.218635                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.switch1.core.fetchStats0.numBranches       264310                       # Number of branches fetched (Count)
board.processor.switch1.core.fetchStats0.branchRate     0.056088                       # Number of branch fetches per cycle (Ratio)
board.processor.switch1.core.fetchStats0.icacheStallCycles       989881                       # ICache total stall cycles (Cycle)
board.processor.switch1.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.switch1.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.switch1.core.iew.squashCycles        15477                       # Number of cycles IEW is squashing (Cycle)
board.processor.switch1.core.iew.blockCycles       171611                       # Number of cycles IEW is blocking (Cycle)
board.processor.switch1.core.iew.unblockCycles        18910                       # Number of cycles IEW is unblocking (Cycle)
board.processor.switch1.core.iew.dispatchedInsts      1767254                       # Number of instructions dispatched to IQ (Count)
board.processor.switch1.core.iew.dispSquashedInsts         1656                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.switch1.core.iew.dispLoadInsts       250449                       # Number of dispatched load instructions (Count)
board.processor.switch1.core.iew.dispStoreInsts       144907                       # Number of dispatched store instructions (Count)
board.processor.switch1.core.iew.dispNonSpecInsts        17068                       # Number of dispatched non-speculative instructions (Count)
board.processor.switch1.core.iew.iqFullEvents         2050                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.switch1.core.iew.lsqFullEvents        13870                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.switch1.core.iew.memOrderViolationEvents         1622                       # Number of memory order violations (Count)
board.processor.switch1.core.iew.predictedTakenIncorrect         5708                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.switch1.core.iew.predictedNotTakenIncorrect         8900                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.switch1.core.iew.branchMispredicts        14608                       # Number of branch mispredicts detected at execute (Count)
board.processor.switch1.core.iew.instsToCommit      1680921                       # Cumulative count of insts sent to commit (Count)
board.processor.switch1.core.iew.writebackCount      1677930                       # Cumulative count of insts written-back (Count)
board.processor.switch1.core.iew.producerInst      1111011                       # Number of instructions producing a value (Count)
board.processor.switch1.core.iew.consumerInst      1871308                       # Number of instructions consuming a value (Count)
board.processor.switch1.core.iew.wbRate      0.356068                       # Insts written-back per cycle ((Count/Cycle))
board.processor.switch1.core.iew.wbFanout     0.593708                       # Average fanout of values written-back ((Count/Count))
board.processor.switch1.core.lsq0.forwLoads        25239                       # Number of loads that had data forwarded from stores (Count)
board.processor.switch1.core.lsq0.squashedLoads        33772                       # Number of loads squashed (Count)
board.processor.switch1.core.lsq0.ignoredResponses           98                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.switch1.core.lsq0.memOrderViolation         1622                       # Number of memory ordering violations (Count)
board.processor.switch1.core.lsq0.squashedStores        21864                       # Number of stores squashed (Count)
board.processor.switch1.core.lsq0.rescheduledLoads          426                       # Number of loads that were rescheduled (Count)
board.processor.switch1.core.lsq0.blockedByCache           22                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.switch1.core.lsq0.loadToUse::samples       216677                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch1.core.lsq0.loadToUse::mean    13.590289                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch1.core.lsq0.loadToUse::stdev    50.937484                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch1.core.lsq0.loadToUse::0-9       197042     90.94%     90.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch1.core.lsq0.loadToUse::10-19         3342      1.54%     92.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch1.core.lsq0.loadToUse::20-29         4765      2.20%     94.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch1.core.lsq0.loadToUse::30-39           78      0.04%     94.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch1.core.lsq0.loadToUse::40-49           52      0.02%     94.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch1.core.lsq0.loadToUse::50-59          435      0.20%     94.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch1.core.lsq0.loadToUse::60-69          185      0.09%     95.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch1.core.lsq0.loadToUse::70-79           22      0.01%     95.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch1.core.lsq0.loadToUse::80-89           32      0.01%     95.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch1.core.lsq0.loadToUse::90-99          197      0.09%     95.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch1.core.lsq0.loadToUse::100-109           71      0.03%     95.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch1.core.lsq0.loadToUse::110-119           41      0.02%     95.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch1.core.lsq0.loadToUse::120-129           83      0.04%     95.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch1.core.lsq0.loadToUse::130-139          367      0.17%     95.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch1.core.lsq0.loadToUse::140-149         2458      1.13%     96.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch1.core.lsq0.loadToUse::150-159          173      0.08%     96.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch1.core.lsq0.loadToUse::160-169           95      0.04%     96.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch1.core.lsq0.loadToUse::170-179          150      0.07%     96.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch1.core.lsq0.loadToUse::180-189         3064      1.41%     98.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch1.core.lsq0.loadToUse::190-199          402      0.19%     98.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch1.core.lsq0.loadToUse::200-209          136      0.06%     98.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch1.core.lsq0.loadToUse::210-219           85      0.04%     98.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch1.core.lsq0.loadToUse::220-229         2087      0.96%     99.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch1.core.lsq0.loadToUse::230-239          352      0.16%     99.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch1.core.lsq0.loadToUse::240-249          169      0.08%     99.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch1.core.lsq0.loadToUse::250-259           49      0.02%     99.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch1.core.lsq0.loadToUse::260-269           31      0.01%     99.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch1.core.lsq0.loadToUse::270-279           18      0.01%     99.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch1.core.lsq0.loadToUse::280-289           20      0.01%     99.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch1.core.lsq0.loadToUse::290-299           28      0.01%     99.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch1.core.lsq0.loadToUse::overflows          648      0.30%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch1.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch1.core.lsq0.loadToUse::max_value         1490                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch1.core.lsq0.loadToUse::total       216677                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch1.core.mmu.dtb.rdAccesses       240027                       # TLB accesses on read requests (Count)
board.processor.switch1.core.mmu.dtb.wrAccesses       135449                       # TLB accesses on write requests (Count)
board.processor.switch1.core.mmu.dtb.rdMisses         1906                       # TLB misses on read requests (Count)
board.processor.switch1.core.mmu.dtb.wrMisses          193                       # TLB misses on write requests (Count)
board.processor.switch1.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5610130562691                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.switch1.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.switch1.core.mmu.itb.wrAccesses       154025                       # TLB accesses on write requests (Count)
board.processor.switch1.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.switch1.core.mmu.itb.wrMisses            1                       # TLB misses on write requests (Count)
board.processor.switch1.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5610130562691                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.switch1.core.power_state.numTransitions          388                       # Number of power state transitions (Count)
board.processor.switch1.core.power_state.ticksClkGated::samples          196                       # Distribution of time spent in the clock gated state (Tick)
board.processor.switch1.core.power_state.ticksClkGated::mean 797466183.234694                       # Distribution of time spent in the clock gated state (Tick)
board.processor.switch1.core.power_state.ticksClkGated::stdev 313250919.852449                       # Distribution of time spent in the clock gated state (Tick)
board.processor.switch1.core.power_state.ticksClkGated::1000-5e+10          196    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
board.processor.switch1.core.power_state.ticksClkGated::min_value      1141191                       # Distribution of time spent in the clock gated state (Tick)
board.processor.switch1.core.power_state.ticksClkGated::max_value    998506494                       # Distribution of time spent in the clock gated state (Tick)
board.processor.switch1.core.power_state.ticksClkGated::total          196                       # Distribution of time spent in the clock gated state (Tick)
board.processor.switch1.core.power_state.pwrStateResidencyTicks::ON   1569172844                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.switch1.core.power_state.pwrStateResidencyTicks::CLK_GATED 156303371914                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.switch1.core.rename.squashCycles        15477                       # Number of cycles rename is squashing (Cycle)
board.processor.switch1.core.rename.idleCycles       907562                       # Number of cycles rename is idle (Cycle)
board.processor.switch1.core.rename.blockCycles       280764                       # Number of cycles rename is blocking (Cycle)
board.processor.switch1.core.rename.serializeStallCycles       868788                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.switch1.core.rename.runCycles       271543                       # Number of cycles rename is running (Cycle)
board.processor.switch1.core.rename.unblockCycles       153608                       # Number of cycles rename is unblocking (Cycle)
board.processor.switch1.core.rename.renamedInsts      1793568                       # Number of instructions processed by rename (Count)
board.processor.switch1.core.rename.ROBFullEvents        11263                       # Number of times rename has blocked due to ROB full (Count)
board.processor.switch1.core.rename.IQFullEvents        72005                       # Number of times rename has blocked due to IQ full (Count)
board.processor.switch1.core.rename.LQFullEvents        16511                       # Number of times rename has blocked due to LQ full (Count)
board.processor.switch1.core.rename.SQFullEvents        40981                       # Number of times rename has blocked due to SQ full (Count)
board.processor.switch1.core.rename.renamedOperands      2734457                       # Number of destination operands rename has renamed (Count)
board.processor.switch1.core.rename.lookups      5570053                       # Number of register rename lookups that rename has made (Count)
board.processor.switch1.core.rename.intLookups      2279478                       # Number of integer rename lookups (Count)
board.processor.switch1.core.rename.fpLookups           24                       # Number of floating rename lookups (Count)
board.processor.switch1.core.rename.committedMaps      2353436                       # Number of HB maps that are committed (Count)
board.processor.switch1.core.rename.undoneMaps       381021                       # Number of HB maps that are undone due to squashing (Count)
board.processor.switch1.core.rename.serializing        19662                       # count of serializing insts renamed (Count)
board.processor.switch1.core.rename.tempSerializing        15185                       # count of temporary serializing insts renamed (Count)
board.processor.switch1.core.rename.skidInsts       292986                       # count of insts added to the skid buffer (Count)
board.processor.switch1.core.rob.reads        4151189                       # The number of ROB reads (Count)
board.processor.switch1.core.rob.writes       3572386                       # The number of ROB writes (Count)
board.processor.switch1.core.thread_0.numInsts       705561                       # Number of Instructions committed (Count)
board.processor.switch1.core.thread_0.numOps      1516585                       # Number of Ops committed (Count)
board.processor.switch1.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.workload.inst.arm                             0                       # number of arm instructions executed (Count)
board.workload.inst.quiesce                         0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
