module In_mem (
    input  logic             clk,
    input  logic             rst,
    input  logic             load,
    input  logic [4096:0]     data_in,
    output logic [4096:0]     data_out
);
    always_ff @(posedge clk or posedge rst) begin
        if (rst)
            data_out <= '0;
        else if (load)
            data_out <= data_in;
    end
endmodule