INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Sander/Documents/GitHub/ECE3300L/LectureAssignment5/LectureAssignment5.srcs/sources_1/new/statemachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Sander/Documents/GitHub/ECE3300L/LectureAssignment5/LectureAssignment5.srcs/sim_1/new/sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
