# do sim.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:47:12 on Jun 16,2024
# vcom -reportprogress 300 -93 -work work ../../src/generic_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity generic_counter
# -- Compiling architecture beh of generic_counter
# End time: 17:47:12 on Jun 16,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:47:12 on Jun 16,2024
# vcom -reportprogress 300 -93 -work work ../../src/generic_adder_beh.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity generic_adder_beh
# -- Compiling architecture beh of generic_adder_beh
# End time: 17:47:12 on Jun 16,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:47:12 on Jun 16,2024
# vcom -reportprogress 300 -93 -work work ../../../seven_seg/src/seven_seg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity seven_seg
# -- Compiling architecture behav of seven_seg
# End time: 17:47:12 on Jun 16,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:47:12 on Jun 16,2024
# vcom -reportprogress 300 -93 -work work ../../src/top_module.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top_module
# -- Compiling architecture arch of top_module
# End time: 17:47:12 on Jun 16,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:47:12 on Jun 16,2024
# vcom -reportprogress 300 -93 -work work ../src/counter_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity counter_tb
# -- Compiling architecture tb_arch of counter_tb
# End time: 17:47:12 on Jun 16,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" counter_tb 
# Start time: 17:47:13 on Jun 16,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.counter_tb(tb_arch)
# Loading work.top_module(arch)
# Loading work.generic_counter(beh)
# Loading work.generic_adder_beh(beh)
# Loading work.seven_seg(behav)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: 15855  Hostname: BMO  ProcessID: 18176
#           Attempting to use alternate WLF file "./wlft0kk1eb".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft0kk1eb
