#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Jun 25 15:04:24 2019
# Process ID: 13836
# Current directory: C:/james/fpga_projects/microblaze_axi_test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3280 C:\james\fpga_projects\microblaze_axi_test\microblaze_axi_test.xpr
# Log file: C:/james/fpga_projects/microblaze_axi_test/vivado.log
# Journal file: C:/james/fpga_projects/microblaze_axi_test\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/james/fpga_projects/microblaze_axi_test/microblaze_axi_test.xpr
open_bd_design {C:/james/fpga_projects/microblaze_axi_test/microblaze_axi_test.srcs/sources_1/bd/top_level/top_level.bd}
update_compile_order -fileset sources_1
launch_sdk -workspace C:/james/fpga_projects/microblaze_axi_test/microblaze_axi_test.sdk -hwspec C:/james/fpga_projects/microblaze_axi_test/microblaze_axi_test.sdk/top_level_wrapper.hdf
close_project
create_project microblaze_stream_test C:/james/fpga_projects/microblaze_stream_test -part xczu29dr-ffvf1760-2-e
set_property board_part xilinx.com:zcu1275:part0:1.0 [current_project]
create_bd_design "top_level"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:11.0 microblaze_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:microblaze -config { axi_intc {0} axi_periph {Enabled} cache {None} clk {New Clocking Wizard (100 MHz)} debug_module {Debug Only} ecc {None} local_mem {128KB} preset {None}}  [get_bd_cells microblaze_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uartlite:2.0 axi_uartlite_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_intf_pins clk_wiz_1/CLK_IN1_D]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/microblaze_0 (Periph)} Slave {/axi_uartlite_0/S_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_uartlite_0/S_AXI]
endgroup
regenerate_bd_layout
create_bd_port -dir I uart_rx
connect_bd_net [get_bd_ports uart_rx] [get_bd_pins axi_uartlite_0/rx]
create_bd_port -dir I uart_tx
delete_bd_objs [get_bd_ports uart_tx]
create_bd_port -dir O uart_tx
startgroup
connect_bd_net [get_bd_ports uart_tx] [get_bd_pins axi_uartlite_0/tx]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {8} CONFIG.GPIO_BOARD_INTERFACE {app_leds} CONFIG.C_ALL_OUTPUTS {1}] [get_bd_cells axi_gpio_0]
set_property location {5 1571 375} [get_bd_cells axi_gpio_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 util_vector_logic_0
endgroup
set_property -dict [list CONFIG.C_SIZE {1} CONFIG.C_OPERATION {not} CONFIG.LOGO_FILE {data/sym_notgate.png}] [get_bd_cells util_vector_logic_0]
connect_bd_net [get_bd_pins util_vector_logic_0/Res] [get_bd_pins rst_clk_wiz_1_100M/ext_reset_in]
create_bd_port -dir I reset_in
connect_bd_net [get_bd_ports reset_in] [get_bd_pins util_vector_logic_0/Op1]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_pins clk_wiz_1/reset]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_gpio_0/S_AXI} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {app_leds ( LED ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_0/GPIO]
endgroup
regenerate_bd_layout
save_bd_design
validate_bd_design
make_wrapper -files [get_files C:/james/fpga_projects/microblaze_stream_test/microblaze_stream_test.srcs/sources_1/bd/top_level/top_level.bd] -top
add_files -norecurse C:/james/fpga_projects/microblaze_stream_test/microblaze_stream_test.srcs/sources_1/bd/top_level/hdl/top_level_wrapper.v
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_nets {reset_in_1 }]
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_nets {microblaze_0_Clk }]
startgroup
set_property HDL_ATTRIBUTE.DEBUG false [get_bd_nets { microblaze_0_Clk } ]
endgroup
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_nets {mdm_1_debug_sys_rst }]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:debug -dict [list \
                                                          [get_bd_nets mdm_1_debug_sys_rst] {PROBE_TYPE "Data and Trigger" CLK_SRC "/clk_wiz_1/clk_out1" SYSTEM_ILA "Auto" } \
                                                          [get_bd_nets reset_in_1] {PROBE_TYPE "Data and Trigger" CLK_SRC "/clk_wiz_1/clk_out1" SYSTEM_ILA "Auto" } \
                                                         ]
endgroup
save_bd_design
validate_bd_design
save_bd_design
generate_target all [get_files C:/james/fpga_projects/microblaze_stream_test/microblaze_stream_test.srcs/sources_1/bd/top_level/top_level.bd]
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/james/fpga_projects/microblaze_stream_test/microblaze_stream_test.srcs/sources_1/bd/top_level/top_level.bd]
launch_runs top_level_microblaze_0_0_synth_1
wait_on_run top_level_microblaze_0_0_synth_1
launch_runs top_level_dlmb_v10_0_synth_1
wait_on_run top_level_dlmb_v10_0_synth_1
launch_runs top_level_ilmb_v10_0_synth_1
wait_on_run top_level_ilmb_v10_0_synth_1
launch_runs top_level_dlmb_bram_if_cntlr_0_synth_1
wait_on_run top_level_dlmb_bram_if_cntlr_0_synth_1
launch_runs top_level_ilmb_bram_if_cntlr_0_synth_1
wait_on_run top_level_ilmb_bram_if_cntlr_0_synth_1
launch_runs top_level_lmb_bram_0_synth_1
wait_on_run top_level_lmb_bram_0_synth_1
launch_runs top_level_mdm_1_0_synth_1
wait_on_run top_level_mdm_1_0_synth_1
launch_runs top_level_clk_wiz_1_0_synth_1
wait_on_run top_level_clk_wiz_1_0_synth_1
launch_runs top_level_rst_clk_wiz_1_100M_0_synth_1
wait_on_run top_level_rst_clk_wiz_1_100M_0_synth_1
launch_runs top_level_axi_uartlite_0_0_synth_1
wait_on_run top_level_axi_uartlite_0_0_synth_1
launch_runs top_level_xbar_0_synth_1
wait_on_run top_level_xbar_0_synth_1
launch_runs top_level_axi_gpio_0_0_synth_1
wait_on_run top_level_axi_gpio_0_0_synth_1
launch_runs top_level_util_vector_logic_0_0_synth_1
wait_on_run top_level_util_vector_logic_0_0_synth_1
launch_runs top_level_system_ila_0_0_synth_1
wait_on_run top_level_system_ila_0_0_synth_1
synth_design -rtl -name rtl_1
place_ports diff_clock_rtl_clk_p AP22
set_property IOSTANDARD LVDS [get_ports [list diff_clock_rtl_clk_p]]
place_ports reset_in AV25
set_property IOSTANDARD LVCMOS18 [get_ports [list reset_in]]
place_ports uart_rx BB22
place_ports uart_tx BB23
set_property IOSTANDARD LVCMOS18 [get_ports [list uart_rx]]
set_property IOSTANDARD LVCMOS18 [get_ports [list uart_tx]]
file mkdir C:/james/fpga_projects/microblaze_stream_test/microblaze_stream_test.srcs/constrs_1/new
close [ open C:/james/fpga_projects/microblaze_stream_test/microblaze_stream_test.srcs/constrs_1/new/elab_design.xdc w ]
add_files -fileset constrs_1 C:/james/fpga_projects/microblaze_stream_test/microblaze_stream_test.srcs/constrs_1/new/elab_design.xdc
set_property target_constrs_file C:/james/fpga_projects/microblaze_stream_test/microblaze_stream_test.srcs/constrs_1/new/elab_design.xdc [current_fileset -constrset]
save_constraints -force
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
file mkdir C:/james/fpga_projects/microblaze_stream_test/microblaze_stream_test.sdk
file copy -force C:/james/fpga_projects/microblaze_stream_test/microblaze_stream_test.runs/impl_1/top_level_wrapper.sysdef C:/james/fpga_projects/microblaze_stream_test/microblaze_stream_test.sdk/top_level_wrapper.hdf

launch_sdk -workspace C:/james/fpga_projects/microblaze_stream_test/microblaze_stream_test.sdk -hwspec C:/james/fpga_projects/microblaze_stream_test/microblaze_stream_test.sdk/top_level_wrapper.hdf
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/james/fpga_projects/microblaze_stream_test/microblaze_stream_test.runs/impl_1/top_level_wrapper.bit} [get_hw_devices xczu29dr_0]
set_property PROBES.FILE {C:/james/fpga_projects/microblaze_stream_test/microblaze_stream_test.runs/impl_1/top_level_wrapper.ltx} [get_hw_devices xczu29dr_0]
set_property FULL_PROBES.FILE {C:/james/fpga_projects/microblaze_stream_test/microblaze_stream_test.runs/impl_1/top_level_wrapper.ltx} [get_hw_devices xczu29dr_0]
current_hw_device [get_hw_devices xczu29dr_0]
refresh_hw_device [lindex [get_hw_devices xczu29dr_0] 0]
refresh_hw_device [lindex [get_hw_devices xczu29dr_0] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xczu29dr_0] -filter {CELL_NAME=~"top_level_i/system_ila_0/inst/ila_lib"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu29dr_0] -filter {CELL_NAME=~"top_level_i/system_ila_0/inst/ila_lib"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu29dr_0] -filter {CELL_NAME=~"top_level_i/system_ila_0/inst/ila_lib"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xczu29dr_0] -filter {CELL_NAME=~"top_level_i/system_ila_0/inst/ila_lib"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu29dr_0] -filter {CELL_NAME=~"top_level_i/system_ila_0/inst/ila_lib"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu29dr_0] -filter {CELL_NAME=~"top_level_i/system_ila_0/inst/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xczu29dr_0] -filter {CELL_NAME=~"top_level_i/system_ila_0/inst/ila_lib"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu29dr_0] -filter {CELL_NAME=~"top_level_i/system_ila_0/inst/ila_lib"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu29dr_0] -filter {CELL_NAME=~"top_level_i/system_ila_0/inst/ila_lib"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xczu29dr_0] -filter {CELL_NAME=~"top_level_i/system_ila_0/inst/ila_lib"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu29dr_0] -filter {CELL_NAME=~"top_level_i/system_ila_0/inst/ila_lib"}]
open_bd_design {C:/james/fpga_projects/microblaze_stream_test/microblaze_stream_test.srcs/sources_1/bd/top_level/top_level.bd}
startgroup
set_property -dict [list CONFIG.USE_RESET {false}] [get_bd_cells clk_wiz_1]
endgroup
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu29dr_0] -filter {CELL_NAME=~"top_level_i/system_ila_0/inst/ila_lib"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu29dr_0] -filter {CELL_NAME=~"top_level_i/system_ila_0/inst/ila_lib"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu29dr_0] -filter {CELL_NAME=~"top_level_i/system_ila_0/inst/ila_lib"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xczu29dr_0] -filter {CELL_NAME=~"top_level_i/system_ila_0/inst/ila_lib"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu29dr_0] -filter {CELL_NAME=~"top_level_i/system_ila_0/inst/ila_lib"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu29dr_0] -filter {CELL_NAME=~"top_level_i/system_ila_0/inst/ila_lib"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xczu29dr_0] -filter {CELL_NAME=~"top_level_i/system_ila_0/inst/ila_lib"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu29dr_0] -filter {CELL_NAME=~"top_level_i/system_ila_0/inst/ila_lib"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu29dr_0] -filter {CELL_NAME=~"top_level_i/system_ila_0/inst/ila_lib"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu29dr_0] -filter {CELL_NAME=~"top_level_i/system_ila_0/inst/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xczu29dr_0] -filter {CELL_NAME=~"top_level_i/system_ila_0/inst/ila_lib"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu29dr_0] -filter {CELL_NAME=~"top_level_i/system_ila_0/inst/ila_lib"}]
set_property PROBES.FILE {C:/james/fpga_projects/microblaze_stream_test/microblaze_stream_test.runs/impl_1/top_level_wrapper.ltx} [get_hw_devices xczu29dr_0]
set_property FULL_PROBES.FILE {C:/james/fpga_projects/microblaze_stream_test/microblaze_stream_test.runs/impl_1/top_level_wrapper.ltx} [get_hw_devices xczu29dr_0]
set_property PROGRAM.FILE {C:/james/fpga_projects/microblaze_stream_test/microblaze_stream_test.runs/impl_1/top_level_wrapper.bit} [get_hw_devices xczu29dr_0]
program_hw_devices [get_hw_devices xczu29dr_0]
refresh_hw_device [lindex [get_hw_devices xczu29dr_0] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xczu29dr_0] -filter {CELL_NAME=~"top_level_i/system_ila_0/inst/ila_lib"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu29dr_0] -filter {CELL_NAME=~"top_level_i/system_ila_0/inst/ila_lib"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu29dr_0] -filter {CELL_NAME=~"top_level_i/system_ila_0/inst/ila_lib"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xczu29dr_0] -filter {CELL_NAME=~"top_level_i/system_ila_0/inst/ila_lib"}]
open_bd_design {C:/james/fpga_projects/microblaze_stream_test/microblaze_stream_test.srcs/sources_1/bd/top_level/top_level.bd}
open_bd_design {C:/james/fpga_projects/microblaze_stream_test/microblaze_stream_test.srcs/sources_1/bd/top_level/top_level.bd}
startgroup
set_property -dict [list CONFIG.PRIM_IN_FREQ.VALUE_SRC USER] [get_bd_cells clk_wiz_1]
set_property -dict [list CONFIG.PRIM_IN_FREQ {300.000} CONFIG.USE_RESET {true} CONFIG.CLKIN1_JITTER_PS {33.330000000000005} CONFIG.MMCM_CLKFBOUT_MULT_F {4.000} CONFIG.MMCM_CLKIN1_PERIOD {3.333} CONFIG.MMCM_CLKIN2_PERIOD {10.0} CONFIG.CLKOUT1_JITTER {101.475} CONFIG.CLKOUT1_PHASE_ERROR {77.836}] [get_bd_cells clk_wiz_1]
endgroup
connect_bd_net [get_bd_pins clk_wiz_1/reset] [get_bd_pins mdm_1/Debug_SYS_Rst]
save_bd_design
startgroup
endgroup
validate_bd_design
set_property CONFIG.FREQ_HZ 300000000 [get_bd_intf_ports /diff_clock_rtl]
validate_bd_design
save_bd_design
reset_run synth_1
reset_run top_level_clk_wiz_1_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
file copy -force C:/james/fpga_projects/microblaze_stream_test/microblaze_stream_test.runs/impl_1/top_level_wrapper.sysdef C:/james/fpga_projects/microblaze_stream_test/microblaze_stream_test.sdk/top_level_wrapper.hdf

create_ip_run [get_files -of_objects [get_fileset sources_1] C:/james/fpga_projects/microblaze_stream_test/microblaze_stream_test.srcs/sources_1/bd/top_level/top_level.bd]
refresh_design
open_bd_design {C:/james/fpga_projects/microblaze_stream_test/microblaze_stream_test.srcs/sources_1/bd/top_level/top_level.bd}
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_nets {axi_uartlite_0_tx }]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:debug -dict [list \
                                                          [get_bd_nets axi_uartlite_0_tx] {PROBE_TYPE "Data and Trigger" CLK_SRC "/clk_wiz_1/clk_out1" SYSTEM_ILA "Auto" } \
                                                         ]
endgroup
startgroup
set_property -dict [list CONFIG.C_BRAM_CNT {1.5} CONFIG.C_DATA_DEPTH {16384} CONFIG.C_EN_STRG_QUAL {1} CONFIG.C_PROBE2_MU_CNT {2} CONFIG.C_PROBE1_MU_CNT {2} CONFIG.C_PROBE0_MU_CNT {2} CONFIG.ALL_PROBE_SAME_MU_CNT {2}] [get_bd_cells system_ila_0]
endgroup
startgroup
set_property -dict [list CONFIG.C_TRACE {0} CONFIG.C_DEBUG_ENABLED {2} CONFIG.C_FSL_LINKS {1} CONFIG.C_USE_EXTENDED_FSL_INSTR {1}] [get_bd_cells microblaze_0]
endgroup
startgroup
set_property -dict [list CONFIG.C_JTAG_CHAIN {1} CONFIG.C_USE_UART {1}] [get_bd_cells mdm_1]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/mdm_1/S_AXI} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins mdm_1/S_AXI]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 axis_data_fifo_0
endgroup
set_property location {5 1708 463} [get_bd_cells axis_data_fifo_0]
connect_bd_intf_net [get_bd_intf_pins microblaze_0/M0_AXIS] [get_bd_intf_pins axis_data_fifo_0/S_AXIS]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_dwidth_converter:1.1 axis_dwidth_converter_0
endgroup
set_property location {5.5 2028 476} [get_bd_cells axis_dwidth_converter_0]
set_property -dict [list CONFIG.S_TDATA_NUM_BYTES.VALUE_SRC USER] [get_bd_cells axis_dwidth_converter_0]
set_property -dict [list CONFIG.S_TDATA_NUM_BYTES {4} CONFIG.M_TDATA_NUM_BYTES {32}] [get_bd_cells axis_dwidth_converter_0]
connect_bd_intf_net [get_bd_intf_pins axis_data_fifo_0/M_AXIS] [get_bd_intf_pins axis_dwidth_converter_0/S_AXIS]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 axis_data_fifo_1
endgroup
set_property location {7.5 2505 496} [get_bd_cells axis_data_fifo_1]
set_property -dict [list CONFIG.TDATA_NUM_BYTES.VALUE_SRC PROPAGATED] [get_bd_cells axis_data_fifo_1]
set_property -dict [list CONFIG.FIFO_MODE {2} CONFIG.IS_ACLK_ASYNC {1}] [get_bd_cells axis_data_fifo_1]
connect_bd_intf_net [get_bd_intf_pins axis_dwidth_converter_0/M_AXIS] [get_bd_intf_pins axis_data_fifo_1/S_AXIS]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:usp_rf_data_converter:2.1 usp_rf_data_converter_0
endgroup
set_property -dict [list CONFIG.ADC0_Enable {0} CONFIG.ADC0_Fabric_Freq {0.0} CONFIG.ADC_Slice00_Enable {false} CONFIG.ADC_Decimation_Mode00 {0} CONFIG.ADC_Mixer_Type00 {3} CONFIG.DAC0_Enable {1} CONFIG.DAC0_PLL_Enable {true} CONFIG.DAC0_Sampling_Rate {0.5} CONFIG.DAC0_Refclk_Freq {200.000} CONFIG.DAC0_Outclk_Freq {31.250} CONFIG.DAC0_Fabric_Freq {31.250} CONFIG.DAC_Slice00_Enable {true} CONFIG.DAC_Interpolation_Mode00 {1} CONFIG.DAC_Mixer_Type00 {0}] [get_bd_cells usp_rf_data_converter_0]
connect_bd_net [get_bd_pins usp_rf_data_converter_0/clk_dac0] [get_bd_pins usp_rf_data_converter_0/s0_axis_aclk]
connect_bd_net [get_bd_pins axis_data_fifo_1/m_axis_aclk] [get_bd_pins usp_rf_data_converter_0/clk_dac0]
connect_bd_intf_net [get_bd_intf_pins axis_data_fifo_1/M_AXIS] [get_bd_intf_pins usp_rf_data_converter_0/s00_axis]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz_1/clk_out1 (100 MHz)" }  [get_bd_pins axis_data_fifo_0/s_axis_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz_1/clk_out1 (100 MHz)" }  [get_bd_pins axis_data_fifo_1/s_axis_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/usp_rf_data_converter_0/s_axi} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins usp_rf_data_converter_0/s_axi]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:rf_converter_usp -config {DAC0_AXIS_SOURCE "DAC 0" }  [get_bd_cells usp_rf_data_converter_0]
regenerate_bd_layout
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_intf_nets {microblaze_0_M0_AXIS}]
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_intf_nets {axis_data_fifo_0_M_AXIS}]
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_intf_nets {axis_dwidth_converter_0_M_AXIS}]
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_intf_nets {axis_data_fifo_1_M_AXIS}]
startgroup
set_property -dict [list CONFIG.TDATA_NUM_BYTES.VALUE_SRC USER] [get_bd_cells axis_data_fifo_1]
set_property -dict [list CONFIG.TDATA_NUM_BYTES {32}] [get_bd_cells axis_data_fifo_1]
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:debug -dict [list \
                                                          [get_bd_intf_nets microblaze_0_M0_AXIS] {AXIS_SIGNALS "Data and Trigger" CLK_SRC "/clk_wiz_1/clk_out1" SYSTEM_ILA "Auto" APC_EN "0" } \
                                                          [get_bd_intf_nets axis_data_fifo_0_M_AXIS] {AXIS_SIGNALS "Data and Trigger" CLK_SRC "/clk_wiz_1/clk_out1" SYSTEM_ILA "Auto" APC_EN "0" } \
                                                          [get_bd_intf_nets axis_dwidth_converter_0_M_AXIS] {AXIS_SIGNALS "Data and Trigger" CLK_SRC "/clk_wiz_1/clk_out1" SYSTEM_ILA "Auto" APC_EN "0" } \
                                                          [get_bd_intf_nets axis_data_fifo_1_M_AXIS] {AXIS_SIGNALS "Data and Trigger" CLK_SRC "/usp_rf_data_converter_0/clk_dac0" SYSTEM_ILA "Auto" APC_EN "0" } \
                                                         ]
endgroup
connect_bd_net [get_bd_pins usp_rf_data_converter_0/s0_axis_aresetn] [get_bd_pins rst_top_level_31M/peripheral_aresetn]
connect_bd_net [get_bd_pins rst_top_level_31M/ext_reset_in] [get_bd_pins util_vector_logic_0/Res]
save_bd_design
validate_bd_design
regenerate_bd_layout
save_bd_design
generate_target all [get_files  C:/james/fpga_projects/microblaze_stream_test/microblaze_stream_test.srcs/sources_1/bd/top_level/top_level.bd]
catch { config_ip_cache -export [get_ips -all top_level_microblaze_0_0] }
catch { config_ip_cache -export [get_ips -all top_level_mdm_1_0] }
catch { config_ip_cache -export [get_ips -all top_level_xbar_0] }
catch { config_ip_cache -export [get_ips -all top_level_system_ila_0_0] }
catch { config_ip_cache -export [get_ips -all top_level_axis_data_fifo_0_0] }
catch { config_ip_cache -export [get_ips -all top_level_axis_dwidth_converter_0_0] }
catch { config_ip_cache -export [get_ips -all top_level_axis_data_fifo_1_0] }
catch { config_ip_cache -export [get_ips -all top_level_usp_rf_data_converter_0_0] }
catch { config_ip_cache -export [get_ips -all top_level_system_ila_1_0] }
catch { config_ip_cache -export [get_ips -all top_level_rst_top_level_31M_0] }
export_ip_user_files -of_objects [get_files C:/james/fpga_projects/microblaze_stream_test/microblaze_stream_test.srcs/sources_1/bd/top_level/top_level.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/james/fpga_projects/microblaze_stream_test/microblaze_stream_test.srcs/sources_1/bd/top_level/top_level.bd]
launch_runs -jobs 4 {top_level_microblaze_0_0_synth_1 top_level_mdm_1_0_synth_1 top_level_xbar_0_synth_1 top_level_system_ila_0_0_synth_1 top_level_axis_data_fifo_0_0_synth_1 top_level_axis_dwidth_converter_0_0_synth_1 top_level_axis_data_fifo_1_0_synth_1 top_level_usp_rf_data_converter_0_0_synth_1 top_level_system_ila_1_0_synth_1 top_level_rst_top_level_31M_0_synth_1}
export_simulation -of_objects [get_files C:/james/fpga_projects/microblaze_stream_test/microblaze_stream_test.srcs/sources_1/bd/top_level/top_level.bd] -directory C:/james/fpga_projects/microblaze_stream_test/microblaze_stream_test.ip_user_files/sim_scripts -ip_user_files_dir C:/james/fpga_projects/microblaze_stream_test/microblaze_stream_test.ip_user_files -ipstatic_source_dir C:/james/fpga_projects/microblaze_stream_test/microblaze_stream_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/james/fpga_projects/microblaze_stream_test/microblaze_stream_test.cache/compile_simlib/modelsim} {questa=C:/james/fpga_projects/microblaze_stream_test/microblaze_stream_test.cache/compile_simlib/questa} {riviera=C:/james/fpga_projects/microblaze_stream_test/microblaze_stream_test.cache/compile_simlib/riviera} {activehdl=C:/james/fpga_projects/microblaze_stream_test/microblaze_stream_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run top_level_usp_rf_data_converter_0_0_synth_1
reset_run top_level_system_ila_1_0_synth_1
reset_run top_level_rst_top_level_31M_0_synth_1
startgroup
set_property -dict [list CONFIG.C_BRAM_CNT {5} CONFIG.C_DATA_DEPTH {16384} CONFIG.C_EN_STRG_QUAL {1} CONFIG.C_PROBE0_MU_CNT {2} CONFIG.ALL_PROBE_SAME_MU_CNT {2}] [get_bd_cells system_ila_1]
endgroup
save_bd_design
validate_bd_design
save_bd_design
generate_target all [get_files  C:/james/fpga_projects/microblaze_stream_test/microblaze_stream_test.srcs/sources_1/bd/top_level/top_level.bd]
catch { config_ip_cache -export [get_ips -all top_level_usp_rf_data_converter_0_0] }
catch { config_ip_cache -export [get_ips -all top_level_system_ila_1_0] }
catch { config_ip_cache -export [get_ips -all top_level_rst_top_level_31M_0] }
export_ip_user_files -of_objects [get_files C:/james/fpga_projects/microblaze_stream_test/microblaze_stream_test.srcs/sources_1/bd/top_level/top_level.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/james/fpga_projects/microblaze_stream_test/microblaze_stream_test.srcs/sources_1/bd/top_level/top_level.bd]
launch_runs -jobs 4 {top_level_usp_rf_data_converter_0_0_synth_1 top_level_system_ila_1_0_synth_1 top_level_rst_top_level_31M_0_synth_1}
export_simulation -of_objects [get_files C:/james/fpga_projects/microblaze_stream_test/microblaze_stream_test.srcs/sources_1/bd/top_level/top_level.bd] -directory C:/james/fpga_projects/microblaze_stream_test/microblaze_stream_test.ip_user_files/sim_scripts -ip_user_files_dir C:/james/fpga_projects/microblaze_stream_test/microblaze_stream_test.ip_user_files -ipstatic_source_dir C:/james/fpga_projects/microblaze_stream_test/microblaze_stream_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/james/fpga_projects/microblaze_stream_test/microblaze_stream_test.cache/compile_simlib/modelsim} {questa=C:/james/fpga_projects/microblaze_stream_test/microblaze_stream_test.cache/compile_simlib/questa} {riviera=C:/james/fpga_projects/microblaze_stream_test/microblaze_stream_test.cache/compile_simlib/riviera} {activehdl=C:/james/fpga_projects/microblaze_stream_test/microblaze_stream_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run top_level_rst_top_level_31M_0_synth_1
generate_target all [get_files  C:/james/fpga_projects/microblaze_stream_test/microblaze_stream_test.srcs/sources_1/bd/top_level/top_level.bd]
export_ip_user_files -of_objects [get_files C:/james/fpga_projects/microblaze_stream_test/microblaze_stream_test.srcs/sources_1/bd/top_level/top_level.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/james/fpga_projects/microblaze_stream_test/microblaze_stream_test.srcs/sources_1/bd/top_level/top_level.bd]
launch_runs -jobs 4 top_level_rst_top_level_31M_0_synth_1
export_simulation -of_objects [get_files C:/james/fpga_projects/microblaze_stream_test/microblaze_stream_test.srcs/sources_1/bd/top_level/top_level.bd] -directory C:/james/fpga_projects/microblaze_stream_test/microblaze_stream_test.ip_user_files/sim_scripts -ip_user_files_dir C:/james/fpga_projects/microblaze_stream_test/microblaze_stream_test.ip_user_files -ipstatic_source_dir C:/james/fpga_projects/microblaze_stream_test/microblaze_stream_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/james/fpga_projects/microblaze_stream_test/microblaze_stream_test.cache/compile_simlib/modelsim} {questa=C:/james/fpga_projects/microblaze_stream_test/microblaze_stream_test.cache/compile_simlib/questa} {riviera=C:/james/fpga_projects/microblaze_stream_test/microblaze_stream_test.cache/compile_simlib/riviera} {activehdl=C:/james/fpga_projects/microblaze_stream_test/microblaze_stream_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/james/fpga_projects/microblaze_stream_test/microblaze_stream_test.srcs/sources_1/bd/top_level/top_level.bd]
refresh_design
place_ports dac0_clk_clk_n A3
save_constraints
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_bd_design {C:/james/fpga_projects/microblaze_stream_test/microblaze_stream_test.srcs/sources_1/bd/top_level/top_level.bd}
startgroup
set_property -dict [list CONFIG.C_USE_BSCAN {3}] [get_bd_cells mdm_1]
endgroup
save_bd_design
reset_run synth_1
reset_run top_level_mdm_1_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
file copy -force C:/james/fpga_projects/microblaze_stream_test/microblaze_stream_test.runs/impl_1/top_level_wrapper.sysdef C:/james/fpga_projects/microblaze_stream_test/microblaze_stream_test.sdk/top_level_wrapper.hdf

launch_sdk -workspace C:/james/fpga_projects/microblaze_stream_test/microblaze_stream_test.sdk -hwspec C:/james/fpga_projects/microblaze_stream_test/microblaze_stream_test.sdk/top_level_wrapper.hdf
startgroup
delete_bd_objs [get_bd_intf_nets microblaze_0_M_AXI_DP] [get_bd_intf_nets diff_clock_rtl_1] [get_bd_intf_nets axis_data_fifo_1_M_AXIS] [get_bd_intf_nets axis_dwidth_converter_0_M_AXIS] [get_bd_intf_nets microblaze_0_axi_periph_M03_AXI] [get_bd_intf_nets microblaze_0_ilmb_1] [get_bd_intf_nets microblaze_0_axi_periph_M00_AXI] [get_bd_intf_nets microblaze_0_debug] [get_bd_intf_nets microblaze_0_axi_periph_M01_AXI] [get_bd_intf_nets dac0_clk_1] [get_bd_intf_nets microblaze_0_dlmb_1] [get_bd_intf_nets microblaze_0_axi_periph_M02_AXI] [get_bd_intf_nets microblaze_0_M0_AXIS] [get_bd_intf_nets usp_rf_data_converter_0_vout00] [get_bd_intf_nets axi_gpio_0_GPIO] [get_bd_intf_nets axis_data_fifo_0_M_AXIS] [get_bd_intf_nets sysref_in_1]
delete_bd_objs [get_bd_nets microblaze_0_Clk] [get_bd_nets uart_rx_1] [get_bd_nets usp_rf_data_converter_0_clk_dac0] [get_bd_nets reset_in_1] [get_bd_nets rst_clk_wiz_1_100M_bus_struct_reset] [get_bd_nets clk_wiz_1_locked] [get_bd_nets rst_clk_wiz_1_100M_peripheral_aresetn] [get_bd_nets axi_uartlite_0_tx] [get_bd_nets rst_clk_wiz_1_100M_mb_reset] [get_bd_nets util_vector_logic_0_Res] [get_bd_nets mdm_1_debug_sys_rst] [get_bd_nets rst_top_level_31M_peripheral_aresetn]
delete_bd_objs [get_bd_intf_ports sysref_in] [get_bd_intf_ports diff_clock_rtl] [get_bd_intf_ports app_leds] [get_bd_intf_ports vout00] [get_bd_intf_ports dac0_clk]
delete_bd_objs [get_bd_cells clk_wiz_1] [get_bd_cells axis_data_fifo_0] [get_bd_cells axis_data_fifo_1] [get_bd_cells util_vector_logic_0] [get_bd_cells rst_top_level_31M] [get_bd_cells mdm_1] [get_bd_cells system_ila_0] [get_bd_cells axi_gpio_0] [get_bd_cells microblaze_0] [get_bd_cells system_ila_1] [get_bd_cells axis_dwidth_converter_0] [get_bd_cells usp_rf_data_converter_0] [get_bd_cells axi_uartlite_0] [get_bd_cells rst_clk_wiz_1_100M]
delete_bd_objs [get_bd_cells microblaze_0_axi_periph] [get_bd_cells microblaze_0_local_memory]
delete_bd_objs [get_bd_ports reset_in] [get_bd_ports uart_rx] [get_bd_ports uart_tx]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:11.0 microblaze_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:microblaze -config { axi_intc {0} axi_periph {Enabled} cache {None} clk {New Clocking Wizard (100 MHz)} debug_module {Debug & UART} ecc {None} local_mem {128KB} preset {None}}  [get_bd_cells microblaze_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_intf_pins clk_wiz_1/CLK_IN1_D]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {/mdm_1/Debug_SYS_Rst (ACTIVE_HIGH)}}  [get_bd_pins clk_wiz_1/reset]
endgroup
set_property CONFIG.FREQ_HZ 300000000 [get_bd_intf_ports /diff_clock_rtl]
startgroup
set_property -dict [list CONFIG.PRIM_IN_FREQ.VALUE_SRC USER] [get_bd_cells clk_wiz_1]
set_property -dict [list CONFIG.PRIM_IN_FREQ {300.000} CONFIG.CLKIN1_JITTER_PS {33.330000000000005} CONFIG.MMCM_CLKFBOUT_MULT_F {4.000} CONFIG.MMCM_CLKIN1_PERIOD {3.333} CONFIG.MMCM_CLKIN2_PERIOD {10.0} CONFIG.CLKOUT1_JITTER {101.475} CONFIG.CLKOUT1_PHASE_ERROR {77.836}] [get_bd_cells clk_wiz_1]
endgroup
create_bd_port -dir I reset_in
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 util_vector_logic_0
endgroup
set_property location {2 594 390} [get_bd_cells util_vector_logic_0]
set_property -dict [list CONFIG.C_SIZE {1} CONFIG.C_OPERATION {not} CONFIG.LOGO_FILE {data/sym_notgate.png}] [get_bd_cells util_vector_logic_0]
connect_bd_net [get_bd_ports reset_in] [get_bd_pins util_vector_logic_0/Op1]
connect_bd_net [get_bd_pins rst_clk_wiz_1_100M/ext_reset_in] [get_bd_pins util_vector_logic_0/Res]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uartlite:2.0 axi_uartlite_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_uartlite_0/S_AXI} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_uartlite_0/S_AXI]
create_bd_port -dir I uart_rx
create_bd_port -dir O uart_tx
connect_bd_net [get_bd_ports uart_rx] [get_bd_pins axi_uartlite_0/rx]
connect_bd_net [get_bd_ports uart_tx] [get_bd_pins axi_uartlite_0/tx]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {8} CONFIG.GPIO_BOARD_INTERFACE {app_leds} CONFIG.C_ALL_OUTPUTS {1}] [get_bd_cells axi_gpio_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_gpio_0/S_AXI} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {app_leds ( LED ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_0/GPIO]
endgroup
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.C_FSL_LINKS {1} CONFIG.C_USE_EXTENDED_FSL_INSTR {1}] [get_bd_cells microblaze_0]
endgroup
startgroup
set_property -dict [list CONFIG.C_BAUDRATE {115200}] [get_bd_cells axi_uartlite_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 axis_data_fifo_0
endgroup
set_property location {6 2041 419} [get_bd_cells axis_data_fifo_0]
set_property -dict [list CONFIG.TDATA_NUM_BYTES.VALUE_SRC USER] [get_bd_cells axis_data_fifo_0]
set_property -dict [list CONFIG.TDATA_NUM_BYTES {4}] [get_bd_cells axis_data_fifo_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_dwidth_converter:1.1 axis_dwidth_converter_0
endgroup
set_property location {6.5 2351 431} [get_bd_cells axis_dwidth_converter_0]
set_property -dict [list CONFIG.S_TDATA_NUM_BYTES.VALUE_SRC USER] [get_bd_cells axis_dwidth_converter_0]
set_property -dict [list CONFIG.S_TDATA_NUM_BYTES {4} CONFIG.M_TDATA_NUM_BYTES {32}] [get_bd_cells axis_dwidth_converter_0]
connect_bd_intf_net [get_bd_intf_pins microblaze_0/M0_AXIS] [get_bd_intf_pins axis_data_fifo_0/S_AXIS]
connect_bd_intf_net [get_bd_intf_pins axis_data_fifo_0/M_AXIS] [get_bd_intf_pins axis_dwidth_converter_0/S_AXIS]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 axis_data_fifo_1
endgroup
set_property location {7.5 2661 418} [get_bd_cells axis_data_fifo_1]
set_property -dict [list CONFIG.TDATA_NUM_BYTES.VALUE_SRC USER] [get_bd_cells axis_data_fifo_1]
set_property -dict [list CONFIG.TDATA_NUM_BYTES {32} CONFIG.FIFO_MODE {2} CONFIG.IS_ACLK_ASYNC {1}] [get_bd_cells axis_data_fifo_1]
connect_bd_intf_net [get_bd_intf_pins axis_dwidth_converter_0/M_AXIS] [get_bd_intf_pins axis_data_fifo_1/S_AXIS]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:usp_rf_data_converter:2.1 usp_rf_data_converter_0
endgroup
set_property location {9.5 3174 413} [get_bd_cells usp_rf_data_converter_0]
set_property -dict [list CONFIG.ADC0_Enable {0} CONFIG.ADC0_Fabric_Freq {0.0} CONFIG.ADC_Slice00_Enable {false} CONFIG.ADC_Decimation_Mode00 {0} CONFIG.ADC_Mixer_Type00 {3} CONFIG.DAC0_Enable {1} CONFIG.DAC0_PLL_Enable {true} CONFIG.DAC0_Sampling_Rate {0.5} CONFIG.DAC0_Refclk_Freq {200.000} CONFIG.DAC0_Outclk_Freq {31.250} CONFIG.DAC0_Fabric_Freq {31.250} CONFIG.DAC_Slice00_Enable {true} CONFIG.DAC_Interpolation_Mode00 {1} CONFIG.DAC_Mixer_Type00 {0}] [get_bd_cells usp_rf_data_converter_0]
connect_bd_intf_net [get_bd_intf_pins axis_data_fifo_1/M_AXIS] [get_bd_intf_pins usp_rf_data_converter_0/s00_axis]
connect_bd_net [get_bd_pins usp_rf_data_converter_0/clk_dac0] [get_bd_pins usp_rf_data_converter_0/s0_axis_aclk]
connect_bd_net [get_bd_pins axis_data_fifo_1/m_axis_aclk] [get_bd_pins usp_rf_data_converter_0/clk_dac0]
apply_bd_automation -rule xilinx.com:bd_rule:rf_converter_usp -config {DAC0_AXIS_SOURCE "DAC 0" }  [get_bd_cells usp_rf_data_converter_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz_1/clk_out1 (100 MHz)" }  [get_bd_pins axis_data_fifo_0/s_axis_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz_1/clk_out1 (100 MHz)" }  [get_bd_pins axis_data_fifo_1/s_axis_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/usp_rf_data_converter_0/s_axi} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins usp_rf_data_converter_0/s_axi]
endgroup
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_intf_nets {axis_data_fifo_1_M_AXIS}]
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_intf_nets {axis_dwidth_converter_0_M_AXIS}]
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_intf_nets {axis_data_fifo_0_M_AXIS}]
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_intf_nets {microblaze_0_M0_AXIS}]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:debug -dict [list \
                                                          [get_bd_intf_nets microblaze_0_M0_AXIS] {AXIS_SIGNALS "Data and Trigger" CLK_SRC "/clk_wiz_1/clk_out1" SYSTEM_ILA "Auto" APC_EN "0" } \
                                                          [get_bd_intf_nets axis_data_fifo_0_M_AXIS] {AXIS_SIGNALS "Data and Trigger" CLK_SRC "/clk_wiz_1/clk_out1" SYSTEM_ILA "Auto" APC_EN "0" } \
                                                          [get_bd_intf_nets axis_dwidth_converter_0_M_AXIS] {AXIS_SIGNALS "Data and Trigger" CLK_SRC "/clk_wiz_1/clk_out1" SYSTEM_ILA "Auto" APC_EN "0" } \
                                                          [get_bd_intf_nets axis_data_fifo_1_M_AXIS] {AXIS_SIGNALS "Data and Trigger" CLK_SRC "/usp_rf_data_converter_0/clk_dac0" SYSTEM_ILA "Auto" APC_EN "0" } \
                                                         ]
endgroup
connect_bd_net [get_bd_pins rst_top_level_31M/peripheral_aresetn] [get_bd_pins usp_rf_data_converter_0/s0_axis_aresetn]
connect_bd_net [get_bd_pins util_vector_logic_0/Res] [get_bd_pins rst_top_level_31M/ext_reset_in]
startgroup
set_property -dict [list CONFIG.C_BRAM_CNT {15} CONFIG.C_DATA_DEPTH {16384} CONFIG.C_EN_STRG_QUAL {1} CONFIG.C_PROBE0_MU_CNT {2} CONFIG.ALL_PROBE_SAME_MU_CNT {2}] [get_bd_cells system_ila_0]
endgroup
startgroup
set_property -dict [list CONFIG.C_BRAM_CNT {5} CONFIG.C_DATA_DEPTH {16384} CONFIG.C_EN_STRG_QUAL {1} CONFIG.C_PROBE0_MU_CNT {2} CONFIG.ALL_PROBE_SAME_MU_CNT {2}] [get_bd_cells system_ila_1]
endgroup
regenerate_bd_layout
validate_bd_design
startgroup
endgroup
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
