Welcome to Xilinx CORE Generator.
Help system initialized.
The IP Catalog has been reloaded.
Opening project file
/afs/ece.cmu.edu/usr/elliotr/Private/18545/break-the-xilence/project/verilog/ipc
ore_dir/coregen.cgp.
Customize and GenerateINFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Customizing IP...
Release 14.2 - Xilinx CORE Generator IP GUI Launcher P.28xd (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Finished Customizing.
Generating IP...
WARNING:sim:472 - The chosen IP does not support a Verilog behavioral model,
   generating a Verilog structural model instead.
XST: HDL Parsing
XST: HDL Elaboration
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
XST: Partition Report
XST: Design Summary
Generating Implementation files.
Generating NGC file.
Generating Verilog structural model.
Finished Generation.
Generating IP instantiation template...
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project...
XCO file found: div_gen_v3_0_bees.xco
XMDF file found: div_gen_v3_0_bees_xmdf.tcl
Adding
/afs/ece.cmu.edu/usr/elliotr/Private/18545/break-the-xilence/project/verilog/ipc
ore_dir/tmp/_cg/div_gen_v3_0_bees.asy -view all -origin_type imported
Adding
/afs/ece.cmu.edu/usr/elliotr/Private/18545/break-the-xilence/project/verilog/ipc
ore_dir/tmp/_cg/div_gen_v3_0_bees.ngc -view all -origin_type created
Checking file
"/afs/ece.cmu.edu/usr/elliotr/Private/18545/break-the-xilence/project/verilog/ip
core_dir/tmp/_cg/div_gen_v3_0_bees.ngc" for project device match ...
File
"/afs/ece.cmu.edu/usr/elliotr/Private/18545/break-the-xilence/project/verilog/ip
core_dir/tmp/_cg/div_gen_v3_0_bees.ngc" device information matches project
device.
Adding
/afs/ece.cmu.edu/usr/elliotr/Private/18545/break-the-xilence/project/verilog/ipc
ore_dir/tmp/_cg/div_gen_v3_0_bees.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/afs/ece.cmu.edu/usr/elliotr/Private/18545/break-the-xilence/project/verilog
   /ipcore_dir/tmp/_cg/div_gen_v3_0_bees.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/afs/ece.cmu.edu/usr/elliotr/Private/18545/break-the-xilence/project/verilog/ipc
ore_dir/tmp/_cg/div_gen_v3_0_bees.veo -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/div_gen_v3_0_bees"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
