module ram_sp #(
    parameter DATA_WIDTH = 8,      // Width of data
    parameter ADDR_WIDTH = 4       // Address width
)(
    input wire clk,                      // Clock signal
    input wire we,                       // Write enable
    input wire [ADDR_WIDTH-1:0] addr,    // Address bus
    input wire [DATA_WIDTH-1:0] data_in, // Data input
    output reg [DATA_WIDTH-1:0] data_out // Data output
);

    // Memory array
    reg [DATA_WIDTH-1:0] mem [(2**ADDR_WIDTH)-1:0];

    always @(posedge clk) begin
        if (we) 
            mem[addr] <= data_in;        // Write operation
        data_out <= mem[addr];           // Read operation
    end

endmodule
