--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 11.006 ns
From           : SRAM_DQ[1]
To             : system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[17]
From Clock     : --
To Clock       : CLOCK_50
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 13.286 ns
From           : I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[3]
To             : I2C_SCLK
From Clock     : CLOCK_50
To Clock       : --
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 2.612 ns
From           : altera_internal_jtag~TDO
To             : altera_reserved_tdo
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : 3.254 ns
From           : altera_internal_jtag~TMSUTAP
To             : sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]
From Clock     : --
To Clock       : altera_internal_jtag~TCKUTAP
Failed Paths   : 0

Type           : Clock Setup: 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1'
Slack          : -1.103 ns
Required Time  : 100.00 MHz ( period = 10.000 ns )
Actual Time    : 90.07 MHz ( period = 11.103 ns )
From           : system_0:u0|cpu_0:the_cpu_0|M_ctrl_shift_rot
To             : system_0:u0|cpu_0:the_cpu_0|M_alu_result[0]
From Clock     : SDRAM_PLL:PLL1|altpll:altpll_component|_clk1
To Clock       : SDRAM_PLL:PLL1|altpll:altpll_component|_clk1
Failed Paths   : 190

Type           : Clock Setup: 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk2'
Slack          : 2.301 ns
Required Time  : 25.00 MHz ( period = 40.000 ns )
Actual Time    : N/A
From           : system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[1]
To             : system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_R[8]
From Clock     : SDRAM_PLL:PLL1|altpll:altpll_component|_clk1
To Clock       : SDRAM_PLL:PLL1|altpll:altpll_component|_clk2
Failed Paths   : 0

Type           : Clock Setup: 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk0'
Slack          : 10.664 ns
Required Time  : 50.00 MHz ( period = 20.000 ns )
Actual Time    : N/A
From           : C_Reset_Delay:u2|oRST_0
To             : Sdram_Control_4Port:u7|mADDR[22]
From Clock     : CLOCK_50
To Clock       : SDRAM_PLL:PLL1|altpll:altpll_component|_clk0
Failed Paths   : 0

Type           : Clock Setup: 'CLOCK_50'
Slack          : 14.433 ns
Required Time  : 50.00 MHz ( period = 20.000 ns )
Actual Time    : 179.63 MHz ( period = 5.567 ns )
From           : I2C_CCD_Config:u8|C_I2C_Controller:u0|SD_COUNTER[1]
To             : I2C_CCD_Config:u8|C_I2C_Controller:u0|SDO
From Clock     : CLOCK_50
To Clock       : CLOCK_50
Failed Paths   : 0

Type           : Clock Setup: 'Audio_PLL:PLL2|altpll:altpll_component|_clk0'
Slack          : 49.302 ns
Required Time  : 18.41 MHz ( period = 54.320 ns )
Actual Time    : 199.28 MHz ( period = 5.018 ns )
From           : system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[2]
To             : system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[8]
From Clock     : Audio_PLL:PLL2|altpll:altpll_component|_clk0
To Clock       : Audio_PLL:PLL2|altpll:altpll_component|_clk0
Failed Paths   : 0

Type           : Clock Setup: 'GPIO_1[0]'
Slack          : N/A
Required Time  : None
Actual Time    : 116.28 MHz ( period = 8.600 ns )
From           : RAW2RGB:u4|mDVAL
To             : Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]
From Clock     : GPIO_1[0]
To Clock       : GPIO_1[0]
Failed Paths   : 0

Type           : Clock Setup: 'altera_internal_jtag~TCKUTAP'
Slack          : N/A
Required Time  : None
Actual Time    : 137.59 MHz ( period = 7.268 ns )
From           : sld_hub:sld_hub_inst|irsr_reg[2]
To             : sld_hub:sld_hub_inst|tdo
From Clock     : altera_internal_jtag~TCKUTAP
To Clock       : altera_internal_jtag~TCKUTAP
Failed Paths   : 0

Type           : Clock Setup: 'altera_internal_jtag~CLKDRUSER'
Slack          : N/A
Required Time  : None
Actual Time    : 427.90 MHz ( period = 2.337 ns )
From           : pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4]
To             : pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[2]
From Clock     : altera_internal_jtag~CLKDRUSER
To Clock       : altera_internal_jtag~CLKDRUSER
Failed Paths   : 0

Type           : Clock Setup: 'altera_internal_jtag~UPDATEUSER'
Slack          : N/A
Required Time  : None
Actual Time    : Restricted to 500.00 MHz ( period = 2.000 ns )
From           : pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2]
To             : pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[1]
From Clock     : altera_internal_jtag~UPDATEUSER
To Clock       : altera_internal_jtag~UPDATEUSER
Failed Paths   : 0

Type           : Clock Hold: 'CLOCK_50'
Slack          : -2.919 ns
Required Time  : 50.00 MHz ( period = 20.000 ns )
Actual Time    : N/A
From           : I2C_CCD_Config:u8|senosr_exposure[3]
To             : I2C_CCD_Config:u8|mI2C_DATA[3]
From Clock     : CLOCK_50
To Clock       : CLOCK_50
Failed Paths   : 94

Type           : Clock Hold: 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk0'
Slack          : 0.391 ns
Required Time  : 50.00 MHz ( period = 20.000 ns )
Actual Time    : N/A
From           : Sdram_Control_4Port:u7|command:command1|rw_flag
To             : Sdram_Control_4Port:u7|command:command1|rw_flag
From Clock     : SDRAM_PLL:PLL1|altpll:altpll_component|_clk0
To Clock       : SDRAM_PLL:PLL1|altpll:altpll_component|_clk0
Failed Paths   : 0

Type           : Clock Hold: 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1'
Slack          : 0.391 ns
Required Time  : 100.00 MHz ( period = 10.000 ns )
Actual Time    : N/A
From           : system_0:u0|uart:the_uart|uart_tx:the_uart_tx|pre_txd
To             : system_0:u0|uart:the_uart|uart_tx:the_uart_tx|pre_txd
From Clock     : SDRAM_PLL:PLL1|altpll:altpll_component|_clk1
To Clock       : SDRAM_PLL:PLL1|altpll:altpll_component|_clk1
Failed Paths   : 0

Type           : Clock Hold: 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk2'
Slack          : 0.391 ns
Required Time  : 25.00 MHz ( period = 40.000 ns )
Actual Time    : N/A
From           : system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oVGA_V_SYNC
To             : system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oVGA_V_SYNC
From Clock     : SDRAM_PLL:PLL1|altpll:altpll_component|_clk2
To Clock       : SDRAM_PLL:PLL1|altpll:altpll_component|_clk2
Failed Paths   : 0

Type           : Clock Hold: 'Audio_PLL:PLL2|altpll:altpll_component|_clk0'
Slack          : 0.391 ns
Required Time  : 18.41 MHz ( period = 54.320 ns )
Actual Time    : N/A
From           : system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X
To             : system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X
From Clock     : Audio_PLL:PLL2|altpll:altpll_component|_clk0
To Clock       : Audio_PLL:PLL2|altpll:altpll_component|_clk0
Failed Paths   : 0

Type           : Clock Hold: 'GPIO_1[0]'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe12|dffe13a[8]
To             : Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe12|dffe14a[8]
From Clock     : GPIO_1[0]
To Clock       : GPIO_1[0]
Failed Paths   : 3

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 287

--------------------------------------------------------------------------------------

