INFO: [VRFC 10-2263] Analyzing Verilog file "C:/tmp/project_2/project_2.gen/sources_1/ip/middle_memory/sim/middle_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module middle_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/tmp/project_2/project_2.gen/sources_1/ip/weights2/sim/weights2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/tmp/project_2/project_2.gen/sources_1/ip/weights1/sim/weights1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/tmp/project_2/project_2.gen/sources_1/ip/images_mem/sim/images_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module images_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/tmp/project_2/project_2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
