Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (lin32) Build 1071353 Tue Nov 18 16:37:30 MST 2014
| Date              : Mon Dec  7 15:06:48 2015
| Host              : localhost.localdomain running 32-bit unknown
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design            : design_1_wrapper
| Device            : 7z010-clg400
| Speed File        : -1  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     14.158        0.000                      0                 1731        0.072        0.000                      0                 1731       -4.736       -4.736                       1                   805  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 5.000}        10.000          100.000         
hdmi        {0.000 12.500}       25.000          40.000          
  I         {0.000 2.500}        5.000           200.000         
    clk_1x  {0.000 10.000}       25.000          40.000          
  clkfbout  {0.000 12.500}       25.000          40.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                                                                                     -4.736       -4.736                       1                     2  
hdmi                                                                                                                                                           23.751        0.000                       0                     1  
  I                                                                                                                                                             3.333        0.000                       0                    15  
    clk_1x         14.158        0.000                      0                 1396        0.072        0.000                      0                 1396        8.750        0.000                       0                   785  
  clkfbout                                                                                                                                                     23.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_1x             clk_1x                  19.526        0.000                      0                  335        0.437        0.000                      0                  335  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            1  Failing Endpoint ,  Worst Slack       -4.736ns,  Total Violation       -4.736ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform:           { 0 5 }
Period:             10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location         Pin                                                                       
Min Period  n/a     IDELAYCTRL/REFCLK  n/a            3.225     10.000  6.775   IDELAYCTRL_X0Y1  design_1_i/hdmi_rx_0/U0/DelayCtrl/REFCLK                                  
Min Period  n/a     BUFG/I             n/a            2.155     10.000  7.845   BUFGCTRL_X0Y0    design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I  
Max Period  n/a     IDELAYCTRL/REFCLK  n/a            5.264     10.000  -4.736  IDELAYCTRL_X0Y1  design_1_i/hdmi_rx_0/U0/DelayCtrl/REFCLK                                  



---------------------------------------------------------------------------------------------------
From Clock:  hdmi
  To Clock:  hdmi

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi
Waveform:           { 0 12.5 }
Period:             25.000
Sources:            { HDMI_CLK_P }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location         Pin                                                   
Min Period  n/a     MMCME2_ADV/CLKIN1  n/a            1.249     25.000  23.751  MMCME2_ADV_X0Y1  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKIN1  
Max Period  n/a     MMCME2_ADV/CLKIN1  n/a            100.000   25.000  75.000  MMCME2_ADV_X0Y1  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKIN1  



---------------------------------------------------------------------------------------------------
From Clock:  I
  To Clock:  I

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         I
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                                                                
Min Period  n/a     ISERDESE2/CLK       n/a            1.667     5.000   3.333    ILOGIC_X0Y92     design_1_i/hdmi_rx_0/U0/BlueDecoder/IBuffs/iserdese2_master/CLK    
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667     5.000   3.333    ILOGIC_X0Y92     design_1_i/hdmi_rx_0/U0/BlueDecoder/IBuffs/iserdese2_master/CLKB   
Min Period  n/a     ISERDESE2/CLK       n/a            1.667     5.000   3.333    ILOGIC_X0Y91     design_1_i/hdmi_rx_0/U0/BlueDecoder/IBuffs/iserdese2_slave/CLK     
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667     5.000   3.333    ILOGIC_X0Y91     design_1_i/hdmi_rx_0/U0/BlueDecoder/IBuffs/iserdese2_slave/CLKB    
Min Period  n/a     ISERDESE2/CLK       n/a            1.667     5.000   3.333    ILOGIC_X0Y98     design_1_i/hdmi_rx_0/U0/GreenDecoder/IBuffs/iserdese2_master/CLK   
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667     5.000   3.333    ILOGIC_X0Y98     design_1_i/hdmi_rx_0/U0/GreenDecoder/IBuffs/iserdese2_master/CLKB  
Min Period  n/a     ISERDESE2/CLK       n/a            1.667     5.000   3.333    ILOGIC_X0Y97     design_1_i/hdmi_rx_0/U0/GreenDecoder/IBuffs/iserdese2_slave/CLK    
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667     5.000   3.333    ILOGIC_X0Y97     design_1_i/hdmi_rx_0/U0/GreenDecoder/IBuffs/iserdese2_slave/CLKB   
Min Period  n/a     ISERDESE2/CLK       n/a            1.667     5.000   3.333    ILOGIC_X0Y96     design_1_i/hdmi_rx_0/U0/RedDecoder/IBuffs/iserdese2_master/CLK     
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667     5.000   3.333    ILOGIC_X0Y96     design_1_i/hdmi_rx_0/U0/RedDecoder/IBuffs/iserdese2_master/CLKB    
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360   5.000   208.360  MMCME2_ADV_X0Y1  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1              



---------------------------------------------------------------------------------------------------
From Clock:  clk_1x
  To Clock:  clk_1x

Setup :            0  Failing Endpoints,  Worst Slack       14.158ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.158ns  (required time - arrival time)
  Source:                 design_1_i/sobel9_0/U0/sobel/mult_val_reg[8][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Destination:            design_1_i/sobel9_0/U0/sobel/sum_val_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_1x rise@25.000ns - clk_1x rise@0.000ns)
  Data Path Delay:        10.813ns  (logic 5.828ns (53.898%)  route 4.985ns (46.102%))
  Logic Levels:           16  (CARRY4=10 LUT1=1 LUT2=4 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.142ns = ( 31.142 - 25.000 ) 
    Source Clock Delay      (SCD):    6.768ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000     0.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.211    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.300 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.063     3.363    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=507, routed)         0.617     5.011    design_1_i/hdmi_rx_0/U0/clk_1x
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.112 r  design_1_i/hdmi_rx_0/U0/BUFG_dbg_inst/O
                         net (fo=278, routed)         1.656     6.768    design_1_i/sobel9_0/U0/sobel/clk
    SLICE_X30Y87                                                      r  design_1_i/sobel9_0/U0/sobel/mult_val_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y87         FDCE (Prop_fdce_C_Q)         0.518     7.286 r  design_1_i/sobel9_0/U0/sobel/mult_val_reg[8][0]/Q
                         net (fo=2, routed)           0.797     8.083    design_1_i/sobel9_0/U0/sobel/mult_val_reg[8]_0[0]
    SLICE_X26Y87         LUT2 (Prop_lut2_I1_O)        0.124     8.207 r  design_1_i/sobel9_0/U0/sobel/sum_val[0]_i_102/O
                         net (fo=1, routed)           0.000     8.207    design_1_i/sobel9_0/U0/sobel/n_0_sum_val[0]_i_102
    SLICE_X26Y87         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     8.813 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[0]_i_89/O[3]
                         net (fo=2, routed)           0.650     9.463    design_1_i/sobel9_0/U0/sobel/n_4_sum_val_reg[0]_i_89
    SLICE_X27Y87         LUT2 (Prop_lut2_I1_O)        0.306     9.769 r  design_1_i/sobel9_0/U0/sobel/sum_val[0]_i_35/O
                         net (fo=1, routed)           0.000     9.769    design_1_i/sobel9_0/U0/sobel/n_0_sum_val[0]_i_35
    SLICE_X27Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.170 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000    10.170    design_1_i/sobel9_0/U0/sobel/n_0_sum_val_reg[0]_i_28
    SLICE_X27Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.504 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[7]_i_30/O[1]
                         net (fo=2, routed)           0.574    11.079    design_1_i/sobel9_0/U0/sobel/n_6_sum_val_reg[7]_i_30
    SLICE_X29Y88         LUT2 (Prop_lut2_I1_O)        0.303    11.382 r  design_1_i/sobel9_0/U0/sobel/sum_val[7]_i_24/O
                         net (fo=1, routed)           0.000    11.382    design_1_i/sobel9_0/U0/sobel/n_0_sum_val[7]_i_24
    SLICE_X29Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.932 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.932    design_1_i/sobel9_0/U0/sobel/n_0_sum_val_reg[7]_i_15
    SLICE_X29Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.266 f  design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]_i_27/O[1]
                         net (fo=2, routed)           0.808    13.073    design_1_i/sobel9_0/U0/sobel/n_6_sum_val_reg[9]_i_27
    SLICE_X28Y89         LUT1 (Prop_lut1_I0_O)        0.303    13.376 r  design_1_i/sobel9_0/U0/sobel/sum_val[9]_i_21/O
                         net (fo=1, routed)           0.000    13.376    design_1_i/sobel9_0/U0/sobel/n_0_sum_val[9]_i_21
    SLICE_X28Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.909 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.909    design_1_i/sobel9_0/U0/sobel/n_0_sum_val_reg[9]_i_7
    SLICE_X28Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.026 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]_i_173/CO[3]
                         net (fo=1, routed)           0.000    14.026    design_1_i/sobel9_0/U0/sobel/n_0_sum_val_reg[9]_i_173
    SLICE_X28Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.349 f  design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]_i_124/O[1]
                         net (fo=1, routed)           0.819    15.168    design_1_i/sobel9_0/U0/sobel/sum_mult_val02_in[17]
    SLICE_X25Y92         LUT2 (Prop_lut2_I1_O)        0.306    15.474 r  design_1_i/sobel9_0/U0/sobel/sum_val[9]_i_34/O
                         net (fo=1, routed)           0.000    15.474    design_1_i/sobel9_0/U0/sobel/n_0_sum_val[9]_i_34
    SLICE_X25Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.006 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.006    design_1_i/sobel9_0/U0/sobel/n_0_sum_val_reg[9]_i_10
    SLICE_X25Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.120 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]_i_4/CO[3]
                         net (fo=9, routed)           1.337    17.457    design_1_i/sobel9_0/U0/sobel/sum_val1
    SLICE_X30Y90         LUT3 (Prop_lut3_I1_O)        0.124    17.581 r  design_1_i/sobel9_0/U0/sobel/sum_val[1]_i_1/O
                         net (fo=1, routed)           0.000    17.581    design_1_i/sobel9_0/U0/sobel/n_0_sum_val[1]_i_1
    SLICE_X30Y90         FDCE                                         r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x rise edge)    25.000    25.000 r  
    H16                                               0.000    25.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000    25.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883    25.883 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           1.162    27.045    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084    27.129 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    28.089    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    29.007 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=507, routed)         0.561    29.568    design_1_i/hdmi_rx_0/U0/clk_1x
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.659 r  design_1_i/hdmi_rx_0/U0/BUFG_dbg_inst/O
                         net (fo=278, routed)         1.484    31.142    design_1_i/sobel9_0/U0/sobel/clk
    SLICE_X30Y90                                                      r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[1]/C
                         clock pessimism              0.603    31.745    
                         clock uncertainty           -0.083    31.662    
    SLICE_X30Y90         FDCE (Setup_fdce_C_D)        0.077    31.739    design_1_i/sobel9_0/U0/sobel/sum_val_reg[1]
  -------------------------------------------------------------------
                         required time                         31.739    
                         arrival time                         -17.581    
  -------------------------------------------------------------------
                         slack                                 14.158    

Slack (MET) :             14.165ns  (required time - arrival time)
  Source:                 design_1_i/sobel9_0/U0/sobel/mult_val_reg[8][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Destination:            design_1_i/sobel9_0/U0/sobel/sum_val_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_1x rise@25.000ns - clk_1x rise@0.000ns)
  Data Path Delay:        10.810ns  (logic 5.828ns (53.913%)  route 4.982ns (46.087%))
  Logic Levels:           16  (CARRY4=10 LUT1=1 LUT2=4 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.142ns = ( 31.142 - 25.000 ) 
    Source Clock Delay      (SCD):    6.768ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000     0.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.211    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.300 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.063     3.363    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=507, routed)         0.617     5.011    design_1_i/hdmi_rx_0/U0/clk_1x
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.112 r  design_1_i/hdmi_rx_0/U0/BUFG_dbg_inst/O
                         net (fo=278, routed)         1.656     6.768    design_1_i/sobel9_0/U0/sobel/clk
    SLICE_X30Y87                                                      r  design_1_i/sobel9_0/U0/sobel/mult_val_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y87         FDCE (Prop_fdce_C_Q)         0.518     7.286 r  design_1_i/sobel9_0/U0/sobel/mult_val_reg[8][0]/Q
                         net (fo=2, routed)           0.797     8.083    design_1_i/sobel9_0/U0/sobel/mult_val_reg[8]_0[0]
    SLICE_X26Y87         LUT2 (Prop_lut2_I1_O)        0.124     8.207 r  design_1_i/sobel9_0/U0/sobel/sum_val[0]_i_102/O
                         net (fo=1, routed)           0.000     8.207    design_1_i/sobel9_0/U0/sobel/n_0_sum_val[0]_i_102
    SLICE_X26Y87         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     8.813 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[0]_i_89/O[3]
                         net (fo=2, routed)           0.650     9.463    design_1_i/sobel9_0/U0/sobel/n_4_sum_val_reg[0]_i_89
    SLICE_X27Y87         LUT2 (Prop_lut2_I1_O)        0.306     9.769 r  design_1_i/sobel9_0/U0/sobel/sum_val[0]_i_35/O
                         net (fo=1, routed)           0.000     9.769    design_1_i/sobel9_0/U0/sobel/n_0_sum_val[0]_i_35
    SLICE_X27Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.170 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000    10.170    design_1_i/sobel9_0/U0/sobel/n_0_sum_val_reg[0]_i_28
    SLICE_X27Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.504 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[7]_i_30/O[1]
                         net (fo=2, routed)           0.574    11.079    design_1_i/sobel9_0/U0/sobel/n_6_sum_val_reg[7]_i_30
    SLICE_X29Y88         LUT2 (Prop_lut2_I1_O)        0.303    11.382 r  design_1_i/sobel9_0/U0/sobel/sum_val[7]_i_24/O
                         net (fo=1, routed)           0.000    11.382    design_1_i/sobel9_0/U0/sobel/n_0_sum_val[7]_i_24
    SLICE_X29Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.932 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.932    design_1_i/sobel9_0/U0/sobel/n_0_sum_val_reg[7]_i_15
    SLICE_X29Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.266 f  design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]_i_27/O[1]
                         net (fo=2, routed)           0.808    13.073    design_1_i/sobel9_0/U0/sobel/n_6_sum_val_reg[9]_i_27
    SLICE_X28Y89         LUT1 (Prop_lut1_I0_O)        0.303    13.376 r  design_1_i/sobel9_0/U0/sobel/sum_val[9]_i_21/O
                         net (fo=1, routed)           0.000    13.376    design_1_i/sobel9_0/U0/sobel/n_0_sum_val[9]_i_21
    SLICE_X28Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.909 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.909    design_1_i/sobel9_0/U0/sobel/n_0_sum_val_reg[9]_i_7
    SLICE_X28Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.026 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]_i_173/CO[3]
                         net (fo=1, routed)           0.000    14.026    design_1_i/sobel9_0/U0/sobel/n_0_sum_val_reg[9]_i_173
    SLICE_X28Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.349 f  design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]_i_124/O[1]
                         net (fo=1, routed)           0.819    15.168    design_1_i/sobel9_0/U0/sobel/sum_mult_val02_in[17]
    SLICE_X25Y92         LUT2 (Prop_lut2_I1_O)        0.306    15.474 r  design_1_i/sobel9_0/U0/sobel/sum_val[9]_i_34/O
                         net (fo=1, routed)           0.000    15.474    design_1_i/sobel9_0/U0/sobel/n_0_sum_val[9]_i_34
    SLICE_X25Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.006 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.006    design_1_i/sobel9_0/U0/sobel/n_0_sum_val_reg[9]_i_10
    SLICE_X25Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.120 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]_i_4/CO[3]
                         net (fo=9, routed)           1.334    17.454    design_1_i/sobel9_0/U0/sobel/sum_val1
    SLICE_X30Y90         LUT6 (Prop_lut6_I4_O)        0.124    17.578 r  design_1_i/sobel9_0/U0/sobel/sum_val[4]_i_1/O
                         net (fo=1, routed)           0.000    17.578    design_1_i/sobel9_0/U0/sobel/n_0_sum_val[4]_i_1
    SLICE_X30Y90         FDCE                                         r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x rise edge)    25.000    25.000 r  
    H16                                               0.000    25.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000    25.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883    25.883 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           1.162    27.045    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084    27.129 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    28.089    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    29.007 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=507, routed)         0.561    29.568    design_1_i/hdmi_rx_0/U0/clk_1x
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.659 r  design_1_i/hdmi_rx_0/U0/BUFG_dbg_inst/O
                         net (fo=278, routed)         1.484    31.142    design_1_i/sobel9_0/U0/sobel/clk
    SLICE_X30Y90                                                      r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[4]/C
                         clock pessimism              0.603    31.745    
                         clock uncertainty           -0.083    31.662    
    SLICE_X30Y90         FDCE (Setup_fdce_C_D)        0.081    31.743    design_1_i/sobel9_0/U0/sobel/sum_val_reg[4]
  -------------------------------------------------------------------
                         required time                         31.743    
                         arrival time                         -17.578    
  -------------------------------------------------------------------
                         slack                                 14.165    

Slack (MET) :             14.173ns  (required time - arrival time)
  Source:                 design_1_i/sobel9_0/U0/sobel/mult_val_reg[8][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Destination:            design_1_i/sobel9_0/U0/sobel/sum_val_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_1x rise@25.000ns - clk_1x rise@0.000ns)
  Data Path Delay:        10.839ns  (logic 5.854ns (54.009%)  route 4.985ns (45.991%))
  Logic Levels:           16  (CARRY4=10 LUT1=1 LUT2=4 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.142ns = ( 31.142 - 25.000 ) 
    Source Clock Delay      (SCD):    6.768ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000     0.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.211    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.300 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.063     3.363    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=507, routed)         0.617     5.011    design_1_i/hdmi_rx_0/U0/clk_1x
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.112 r  design_1_i/hdmi_rx_0/U0/BUFG_dbg_inst/O
                         net (fo=278, routed)         1.656     6.768    design_1_i/sobel9_0/U0/sobel/clk
    SLICE_X30Y87                                                      r  design_1_i/sobel9_0/U0/sobel/mult_val_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y87         FDCE (Prop_fdce_C_Q)         0.518     7.286 r  design_1_i/sobel9_0/U0/sobel/mult_val_reg[8][0]/Q
                         net (fo=2, routed)           0.797     8.083    design_1_i/sobel9_0/U0/sobel/mult_val_reg[8]_0[0]
    SLICE_X26Y87         LUT2 (Prop_lut2_I1_O)        0.124     8.207 r  design_1_i/sobel9_0/U0/sobel/sum_val[0]_i_102/O
                         net (fo=1, routed)           0.000     8.207    design_1_i/sobel9_0/U0/sobel/n_0_sum_val[0]_i_102
    SLICE_X26Y87         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     8.813 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[0]_i_89/O[3]
                         net (fo=2, routed)           0.650     9.463    design_1_i/sobel9_0/U0/sobel/n_4_sum_val_reg[0]_i_89
    SLICE_X27Y87         LUT2 (Prop_lut2_I1_O)        0.306     9.769 r  design_1_i/sobel9_0/U0/sobel/sum_val[0]_i_35/O
                         net (fo=1, routed)           0.000     9.769    design_1_i/sobel9_0/U0/sobel/n_0_sum_val[0]_i_35
    SLICE_X27Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.170 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000    10.170    design_1_i/sobel9_0/U0/sobel/n_0_sum_val_reg[0]_i_28
    SLICE_X27Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.504 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[7]_i_30/O[1]
                         net (fo=2, routed)           0.574    11.079    design_1_i/sobel9_0/U0/sobel/n_6_sum_val_reg[7]_i_30
    SLICE_X29Y88         LUT2 (Prop_lut2_I1_O)        0.303    11.382 r  design_1_i/sobel9_0/U0/sobel/sum_val[7]_i_24/O
                         net (fo=1, routed)           0.000    11.382    design_1_i/sobel9_0/U0/sobel/n_0_sum_val[7]_i_24
    SLICE_X29Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.932 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.932    design_1_i/sobel9_0/U0/sobel/n_0_sum_val_reg[7]_i_15
    SLICE_X29Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.266 f  design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]_i_27/O[1]
                         net (fo=2, routed)           0.808    13.073    design_1_i/sobel9_0/U0/sobel/n_6_sum_val_reg[9]_i_27
    SLICE_X28Y89         LUT1 (Prop_lut1_I0_O)        0.303    13.376 r  design_1_i/sobel9_0/U0/sobel/sum_val[9]_i_21/O
                         net (fo=1, routed)           0.000    13.376    design_1_i/sobel9_0/U0/sobel/n_0_sum_val[9]_i_21
    SLICE_X28Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.909 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.909    design_1_i/sobel9_0/U0/sobel/n_0_sum_val_reg[9]_i_7
    SLICE_X28Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.026 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]_i_173/CO[3]
                         net (fo=1, routed)           0.000    14.026    design_1_i/sobel9_0/U0/sobel/n_0_sum_val_reg[9]_i_173
    SLICE_X28Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.349 f  design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]_i_124/O[1]
                         net (fo=1, routed)           0.819    15.168    design_1_i/sobel9_0/U0/sobel/sum_mult_val02_in[17]
    SLICE_X25Y92         LUT2 (Prop_lut2_I1_O)        0.306    15.474 r  design_1_i/sobel9_0/U0/sobel/sum_val[9]_i_34/O
                         net (fo=1, routed)           0.000    15.474    design_1_i/sobel9_0/U0/sobel/n_0_sum_val[9]_i_34
    SLICE_X25Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.006 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.006    design_1_i/sobel9_0/U0/sobel/n_0_sum_val_reg[9]_i_10
    SLICE_X25Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.120 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]_i_4/CO[3]
                         net (fo=9, routed)           1.337    17.457    design_1_i/sobel9_0/U0/sobel/sum_val1
    SLICE_X30Y90         LUT3 (Prop_lut3_I1_O)        0.150    17.607 r  design_1_i/sobel9_0/U0/sobel/sum_val[7]_i_1/O
                         net (fo=1, routed)           0.000    17.607    design_1_i/sobel9_0/U0/sobel/n_0_sum_val[7]_i_1
    SLICE_X30Y90         FDCE                                         r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x rise edge)    25.000    25.000 r  
    H16                                               0.000    25.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000    25.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883    25.883 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           1.162    27.045    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084    27.129 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    28.089    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    29.007 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=507, routed)         0.561    29.568    design_1_i/hdmi_rx_0/U0/clk_1x
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.659 r  design_1_i/hdmi_rx_0/U0/BUFG_dbg_inst/O
                         net (fo=278, routed)         1.484    31.142    design_1_i/sobel9_0/U0/sobel/clk
    SLICE_X30Y90                                                      r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[7]/C
                         clock pessimism              0.603    31.745    
                         clock uncertainty           -0.083    31.662    
    SLICE_X30Y90         FDCE (Setup_fdce_C_D)        0.118    31.780    design_1_i/sobel9_0/U0/sobel/sum_val_reg[7]
  -------------------------------------------------------------------
                         required time                         31.780    
                         arrival time                         -17.607    
  -------------------------------------------------------------------
                         slack                                 14.173    

Slack (MET) :             14.194ns  (required time - arrival time)
  Source:                 design_1_i/sobel9_0/U0/sobel/mult_val_reg[8][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Destination:            design_1_i/sobel9_0/U0/sobel/sum_val_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_1x rise@25.000ns - clk_1x rise@0.000ns)
  Data Path Delay:        10.695ns  (logic 5.828ns (54.495%)  route 4.867ns (45.505%))
  Logic Levels:           16  (CARRY4=10 LUT1=1 LUT2=4 LUT4=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.143ns = ( 31.143 - 25.000 ) 
    Source Clock Delay      (SCD):    6.768ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000     0.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.211    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.300 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.063     3.363    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=507, routed)         0.617     5.011    design_1_i/hdmi_rx_0/U0/clk_1x
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.112 r  design_1_i/hdmi_rx_0/U0/BUFG_dbg_inst/O
                         net (fo=278, routed)         1.656     6.768    design_1_i/sobel9_0/U0/sobel/clk
    SLICE_X30Y87                                                      r  design_1_i/sobel9_0/U0/sobel/mult_val_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y87         FDCE (Prop_fdce_C_Q)         0.518     7.286 r  design_1_i/sobel9_0/U0/sobel/mult_val_reg[8][0]/Q
                         net (fo=2, routed)           0.797     8.083    design_1_i/sobel9_0/U0/sobel/mult_val_reg[8]_0[0]
    SLICE_X26Y87         LUT2 (Prop_lut2_I1_O)        0.124     8.207 r  design_1_i/sobel9_0/U0/sobel/sum_val[0]_i_102/O
                         net (fo=1, routed)           0.000     8.207    design_1_i/sobel9_0/U0/sobel/n_0_sum_val[0]_i_102
    SLICE_X26Y87         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     8.813 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[0]_i_89/O[3]
                         net (fo=2, routed)           0.650     9.463    design_1_i/sobel9_0/U0/sobel/n_4_sum_val_reg[0]_i_89
    SLICE_X27Y87         LUT2 (Prop_lut2_I1_O)        0.306     9.769 r  design_1_i/sobel9_0/U0/sobel/sum_val[0]_i_35/O
                         net (fo=1, routed)           0.000     9.769    design_1_i/sobel9_0/U0/sobel/n_0_sum_val[0]_i_35
    SLICE_X27Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.170 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000    10.170    design_1_i/sobel9_0/U0/sobel/n_0_sum_val_reg[0]_i_28
    SLICE_X27Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.504 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[7]_i_30/O[1]
                         net (fo=2, routed)           0.574    11.079    design_1_i/sobel9_0/U0/sobel/n_6_sum_val_reg[7]_i_30
    SLICE_X29Y88         LUT2 (Prop_lut2_I1_O)        0.303    11.382 r  design_1_i/sobel9_0/U0/sobel/sum_val[7]_i_24/O
                         net (fo=1, routed)           0.000    11.382    design_1_i/sobel9_0/U0/sobel/n_0_sum_val[7]_i_24
    SLICE_X29Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.932 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.932    design_1_i/sobel9_0/U0/sobel/n_0_sum_val_reg[7]_i_15
    SLICE_X29Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.266 f  design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]_i_27/O[1]
                         net (fo=2, routed)           0.808    13.073    design_1_i/sobel9_0/U0/sobel/n_6_sum_val_reg[9]_i_27
    SLICE_X28Y89         LUT1 (Prop_lut1_I0_O)        0.303    13.376 r  design_1_i/sobel9_0/U0/sobel/sum_val[9]_i_21/O
                         net (fo=1, routed)           0.000    13.376    design_1_i/sobel9_0/U0/sobel/n_0_sum_val[9]_i_21
    SLICE_X28Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.909 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.909    design_1_i/sobel9_0/U0/sobel/n_0_sum_val_reg[9]_i_7
    SLICE_X28Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.026 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]_i_173/CO[3]
                         net (fo=1, routed)           0.000    14.026    design_1_i/sobel9_0/U0/sobel/n_0_sum_val_reg[9]_i_173
    SLICE_X28Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.349 f  design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]_i_124/O[1]
                         net (fo=1, routed)           0.819    15.168    design_1_i/sobel9_0/U0/sobel/sum_mult_val02_in[17]
    SLICE_X25Y92         LUT2 (Prop_lut2_I1_O)        0.306    15.474 r  design_1_i/sobel9_0/U0/sobel/sum_val[9]_i_34/O
                         net (fo=1, routed)           0.000    15.474    design_1_i/sobel9_0/U0/sobel/n_0_sum_val[9]_i_34
    SLICE_X25Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.006 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.006    design_1_i/sobel9_0/U0/sobel/n_0_sum_val_reg[9]_i_10
    SLICE_X25Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.120 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]_i_4/CO[3]
                         net (fo=9, routed)           1.218    17.339    design_1_i/sobel9_0/U0/sobel/sum_val1
    SLICE_X26Y92         LUT4 (Prop_lut4_I2_O)        0.124    17.463 r  design_1_i/sobel9_0/U0/sobel/sum_val[2]_i_1/O
                         net (fo=1, routed)           0.000    17.463    design_1_i/sobel9_0/U0/sobel/n_0_sum_val[2]_i_1
    SLICE_X26Y92         FDCE                                         r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x rise edge)    25.000    25.000 r  
    H16                                               0.000    25.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000    25.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883    25.883 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           1.162    27.045    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084    27.129 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    28.089    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    29.007 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=507, routed)         0.561    29.568    design_1_i/hdmi_rx_0/U0/clk_1x
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.659 r  design_1_i/hdmi_rx_0/U0/BUFG_dbg_inst/O
                         net (fo=278, routed)         1.485    31.143    design_1_i/sobel9_0/U0/sobel/clk
    SLICE_X26Y92                                                      r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[2]/C
                         clock pessimism              0.568    31.711    
                         clock uncertainty           -0.083    31.628    
    SLICE_X26Y92         FDCE (Setup_fdce_C_D)        0.029    31.657    design_1_i/sobel9_0/U0/sobel/sum_val_reg[2]
  -------------------------------------------------------------------
                         required time                         31.657    
                         arrival time                         -17.463    
  -------------------------------------------------------------------
                         slack                                 14.194    

Slack (MET) :             14.214ns  (required time - arrival time)
  Source:                 design_1_i/sobel9_0/U0/sobel/mult_val_reg[8][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Destination:            design_1_i/sobel9_0/U0/sobel/sum_val_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_1x rise@25.000ns - clk_1x rise@0.000ns)
  Data Path Delay:        10.721ns  (logic 5.854ns (54.605%)  route 4.867ns (45.395%))
  Logic Levels:           16  (CARRY4=10 LUT1=1 LUT2=4 LUT5=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.143ns = ( 31.143 - 25.000 ) 
    Source Clock Delay      (SCD):    6.768ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000     0.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.211    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.300 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.063     3.363    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=507, routed)         0.617     5.011    design_1_i/hdmi_rx_0/U0/clk_1x
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.112 r  design_1_i/hdmi_rx_0/U0/BUFG_dbg_inst/O
                         net (fo=278, routed)         1.656     6.768    design_1_i/sobel9_0/U0/sobel/clk
    SLICE_X30Y87                                                      r  design_1_i/sobel9_0/U0/sobel/mult_val_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y87         FDCE (Prop_fdce_C_Q)         0.518     7.286 r  design_1_i/sobel9_0/U0/sobel/mult_val_reg[8][0]/Q
                         net (fo=2, routed)           0.797     8.083    design_1_i/sobel9_0/U0/sobel/mult_val_reg[8]_0[0]
    SLICE_X26Y87         LUT2 (Prop_lut2_I1_O)        0.124     8.207 r  design_1_i/sobel9_0/U0/sobel/sum_val[0]_i_102/O
                         net (fo=1, routed)           0.000     8.207    design_1_i/sobel9_0/U0/sobel/n_0_sum_val[0]_i_102
    SLICE_X26Y87         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     8.813 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[0]_i_89/O[3]
                         net (fo=2, routed)           0.650     9.463    design_1_i/sobel9_0/U0/sobel/n_4_sum_val_reg[0]_i_89
    SLICE_X27Y87         LUT2 (Prop_lut2_I1_O)        0.306     9.769 r  design_1_i/sobel9_0/U0/sobel/sum_val[0]_i_35/O
                         net (fo=1, routed)           0.000     9.769    design_1_i/sobel9_0/U0/sobel/n_0_sum_val[0]_i_35
    SLICE_X27Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.170 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000    10.170    design_1_i/sobel9_0/U0/sobel/n_0_sum_val_reg[0]_i_28
    SLICE_X27Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.504 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[7]_i_30/O[1]
                         net (fo=2, routed)           0.574    11.079    design_1_i/sobel9_0/U0/sobel/n_6_sum_val_reg[7]_i_30
    SLICE_X29Y88         LUT2 (Prop_lut2_I1_O)        0.303    11.382 r  design_1_i/sobel9_0/U0/sobel/sum_val[7]_i_24/O
                         net (fo=1, routed)           0.000    11.382    design_1_i/sobel9_0/U0/sobel/n_0_sum_val[7]_i_24
    SLICE_X29Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.932 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.932    design_1_i/sobel9_0/U0/sobel/n_0_sum_val_reg[7]_i_15
    SLICE_X29Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.266 f  design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]_i_27/O[1]
                         net (fo=2, routed)           0.808    13.073    design_1_i/sobel9_0/U0/sobel/n_6_sum_val_reg[9]_i_27
    SLICE_X28Y89         LUT1 (Prop_lut1_I0_O)        0.303    13.376 r  design_1_i/sobel9_0/U0/sobel/sum_val[9]_i_21/O
                         net (fo=1, routed)           0.000    13.376    design_1_i/sobel9_0/U0/sobel/n_0_sum_val[9]_i_21
    SLICE_X28Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.909 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.909    design_1_i/sobel9_0/U0/sobel/n_0_sum_val_reg[9]_i_7
    SLICE_X28Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.026 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]_i_173/CO[3]
                         net (fo=1, routed)           0.000    14.026    design_1_i/sobel9_0/U0/sobel/n_0_sum_val_reg[9]_i_173
    SLICE_X28Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.349 f  design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]_i_124/O[1]
                         net (fo=1, routed)           0.819    15.168    design_1_i/sobel9_0/U0/sobel/sum_mult_val02_in[17]
    SLICE_X25Y92         LUT2 (Prop_lut2_I1_O)        0.306    15.474 r  design_1_i/sobel9_0/U0/sobel/sum_val[9]_i_34/O
                         net (fo=1, routed)           0.000    15.474    design_1_i/sobel9_0/U0/sobel/n_0_sum_val[9]_i_34
    SLICE_X25Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.006 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.006    design_1_i/sobel9_0/U0/sobel/n_0_sum_val_reg[9]_i_10
    SLICE_X25Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.120 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]_i_4/CO[3]
                         net (fo=9, routed)           1.218    17.339    design_1_i/sobel9_0/U0/sobel/sum_val1
    SLICE_X26Y92         LUT5 (Prop_lut5_I3_O)        0.150    17.489 r  design_1_i/sobel9_0/U0/sobel/sum_val[3]_i_1/O
                         net (fo=1, routed)           0.000    17.489    design_1_i/sobel9_0/U0/sobel/n_0_sum_val[3]_i_1
    SLICE_X26Y92         FDCE                                         r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x rise edge)    25.000    25.000 r  
    H16                                               0.000    25.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000    25.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883    25.883 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           1.162    27.045    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084    27.129 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    28.089    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    29.007 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=507, routed)         0.561    29.568    design_1_i/hdmi_rx_0/U0/clk_1x
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.659 r  design_1_i/hdmi_rx_0/U0/BUFG_dbg_inst/O
                         net (fo=278, routed)         1.485    31.143    design_1_i/sobel9_0/U0/sobel/clk
    SLICE_X26Y92                                                      r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[3]/C
                         clock pessimism              0.568    31.711    
                         clock uncertainty           -0.083    31.628    
    SLICE_X26Y92         FDCE (Setup_fdce_C_D)        0.075    31.703    design_1_i/sobel9_0/U0/sobel/sum_val_reg[3]
  -------------------------------------------------------------------
                         required time                         31.703    
                         arrival time                         -17.489    
  -------------------------------------------------------------------
                         slack                                 14.214    

Slack (MET) :             14.308ns  (required time - arrival time)
  Source:                 design_1_i/sobel9_0/U0/sobel/mult_val_reg[8][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Destination:            design_1_i/sobel9_0/U0/sobel/sum_val_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_1x rise@25.000ns - clk_1x rise@0.000ns)
  Data Path Delay:        10.664ns  (logic 5.828ns (54.652%)  route 4.836ns (45.348%))
  Logic Levels:           16  (CARRY4=10 LUT1=1 LUT2=4 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.143ns = ( 31.143 - 25.000 ) 
    Source Clock Delay      (SCD):    6.768ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000     0.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.211    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.300 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.063     3.363    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=507, routed)         0.617     5.011    design_1_i/hdmi_rx_0/U0/clk_1x
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.112 r  design_1_i/hdmi_rx_0/U0/BUFG_dbg_inst/O
                         net (fo=278, routed)         1.656     6.768    design_1_i/sobel9_0/U0/sobel/clk
    SLICE_X30Y87                                                      r  design_1_i/sobel9_0/U0/sobel/mult_val_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y87         FDCE (Prop_fdce_C_Q)         0.518     7.286 r  design_1_i/sobel9_0/U0/sobel/mult_val_reg[8][0]/Q
                         net (fo=2, routed)           0.797     8.083    design_1_i/sobel9_0/U0/sobel/mult_val_reg[8]_0[0]
    SLICE_X26Y87         LUT2 (Prop_lut2_I1_O)        0.124     8.207 r  design_1_i/sobel9_0/U0/sobel/sum_val[0]_i_102/O
                         net (fo=1, routed)           0.000     8.207    design_1_i/sobel9_0/U0/sobel/n_0_sum_val[0]_i_102
    SLICE_X26Y87         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     8.813 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[0]_i_89/O[3]
                         net (fo=2, routed)           0.650     9.463    design_1_i/sobel9_0/U0/sobel/n_4_sum_val_reg[0]_i_89
    SLICE_X27Y87         LUT2 (Prop_lut2_I1_O)        0.306     9.769 r  design_1_i/sobel9_0/U0/sobel/sum_val[0]_i_35/O
                         net (fo=1, routed)           0.000     9.769    design_1_i/sobel9_0/U0/sobel/n_0_sum_val[0]_i_35
    SLICE_X27Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.170 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000    10.170    design_1_i/sobel9_0/U0/sobel/n_0_sum_val_reg[0]_i_28
    SLICE_X27Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.504 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[7]_i_30/O[1]
                         net (fo=2, routed)           0.574    11.079    design_1_i/sobel9_0/U0/sobel/n_6_sum_val_reg[7]_i_30
    SLICE_X29Y88         LUT2 (Prop_lut2_I1_O)        0.303    11.382 r  design_1_i/sobel9_0/U0/sobel/sum_val[7]_i_24/O
                         net (fo=1, routed)           0.000    11.382    design_1_i/sobel9_0/U0/sobel/n_0_sum_val[7]_i_24
    SLICE_X29Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.932 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.932    design_1_i/sobel9_0/U0/sobel/n_0_sum_val_reg[7]_i_15
    SLICE_X29Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.266 f  design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]_i_27/O[1]
                         net (fo=2, routed)           0.808    13.073    design_1_i/sobel9_0/U0/sobel/n_6_sum_val_reg[9]_i_27
    SLICE_X28Y89         LUT1 (Prop_lut1_I0_O)        0.303    13.376 r  design_1_i/sobel9_0/U0/sobel/sum_val[9]_i_21/O
                         net (fo=1, routed)           0.000    13.376    design_1_i/sobel9_0/U0/sobel/n_0_sum_val[9]_i_21
    SLICE_X28Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.909 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.909    design_1_i/sobel9_0/U0/sobel/n_0_sum_val_reg[9]_i_7
    SLICE_X28Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.026 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]_i_173/CO[3]
                         net (fo=1, routed)           0.000    14.026    design_1_i/sobel9_0/U0/sobel/n_0_sum_val_reg[9]_i_173
    SLICE_X28Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.349 f  design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]_i_124/O[1]
                         net (fo=1, routed)           0.819    15.168    design_1_i/sobel9_0/U0/sobel/sum_mult_val02_in[17]
    SLICE_X25Y92         LUT2 (Prop_lut2_I1_O)        0.306    15.474 r  design_1_i/sobel9_0/U0/sobel/sum_val[9]_i_34/O
                         net (fo=1, routed)           0.000    15.474    design_1_i/sobel9_0/U0/sobel/n_0_sum_val[9]_i_34
    SLICE_X25Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.006 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.006    design_1_i/sobel9_0/U0/sobel/n_0_sum_val_reg[9]_i_10
    SLICE_X25Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.120 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]_i_4/CO[3]
                         net (fo=9, routed)           1.188    17.308    design_1_i/sobel9_0/U0/sobel/sum_val1
    SLICE_X30Y91         LUT3 (Prop_lut3_I1_O)        0.124    17.432 r  design_1_i/sobel9_0/U0/sobel/sum_val[8]_i_1/O
                         net (fo=1, routed)           0.000    17.432    design_1_i/sobel9_0/U0/sobel/n_0_sum_val[8]_i_1
    SLICE_X30Y91         FDCE                                         r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x rise edge)    25.000    25.000 r  
    H16                                               0.000    25.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000    25.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883    25.883 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           1.162    27.045    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084    27.129 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    28.089    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    29.007 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=507, routed)         0.561    29.568    design_1_i/hdmi_rx_0/U0/clk_1x
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.659 r  design_1_i/hdmi_rx_0/U0/BUFG_dbg_inst/O
                         net (fo=278, routed)         1.485    31.143    design_1_i/sobel9_0/U0/sobel/clk
    SLICE_X30Y91                                                      r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[8]/C
                         clock pessimism              0.603    31.746    
                         clock uncertainty           -0.083    31.663    
    SLICE_X30Y91         FDCE (Setup_fdce_C_D)        0.077    31.740    design_1_i/sobel9_0/U0/sobel/sum_val_reg[8]
  -------------------------------------------------------------------
                         required time                         31.740    
                         arrival time                         -17.432    
  -------------------------------------------------------------------
                         slack                                 14.308    

Slack (MET) :             14.323ns  (required time - arrival time)
  Source:                 design_1_i/sobel9_0/U0/sobel/mult_val_reg[8][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Destination:            design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_1x rise@25.000ns - clk_1x rise@0.000ns)
  Data Path Delay:        10.690ns  (logic 5.854ns (54.762%)  route 4.836ns (45.238%))
  Logic Levels:           16  (CARRY4=10 LUT1=1 LUT2=4 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.143ns = ( 31.143 - 25.000 ) 
    Source Clock Delay      (SCD):    6.768ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000     0.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.211    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.300 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.063     3.363    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=507, routed)         0.617     5.011    design_1_i/hdmi_rx_0/U0/clk_1x
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.112 r  design_1_i/hdmi_rx_0/U0/BUFG_dbg_inst/O
                         net (fo=278, routed)         1.656     6.768    design_1_i/sobel9_0/U0/sobel/clk
    SLICE_X30Y87                                                      r  design_1_i/sobel9_0/U0/sobel/mult_val_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y87         FDCE (Prop_fdce_C_Q)         0.518     7.286 r  design_1_i/sobel9_0/U0/sobel/mult_val_reg[8][0]/Q
                         net (fo=2, routed)           0.797     8.083    design_1_i/sobel9_0/U0/sobel/mult_val_reg[8]_0[0]
    SLICE_X26Y87         LUT2 (Prop_lut2_I1_O)        0.124     8.207 r  design_1_i/sobel9_0/U0/sobel/sum_val[0]_i_102/O
                         net (fo=1, routed)           0.000     8.207    design_1_i/sobel9_0/U0/sobel/n_0_sum_val[0]_i_102
    SLICE_X26Y87         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     8.813 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[0]_i_89/O[3]
                         net (fo=2, routed)           0.650     9.463    design_1_i/sobel9_0/U0/sobel/n_4_sum_val_reg[0]_i_89
    SLICE_X27Y87         LUT2 (Prop_lut2_I1_O)        0.306     9.769 r  design_1_i/sobel9_0/U0/sobel/sum_val[0]_i_35/O
                         net (fo=1, routed)           0.000     9.769    design_1_i/sobel9_0/U0/sobel/n_0_sum_val[0]_i_35
    SLICE_X27Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.170 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000    10.170    design_1_i/sobel9_0/U0/sobel/n_0_sum_val_reg[0]_i_28
    SLICE_X27Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.504 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[7]_i_30/O[1]
                         net (fo=2, routed)           0.574    11.079    design_1_i/sobel9_0/U0/sobel/n_6_sum_val_reg[7]_i_30
    SLICE_X29Y88         LUT2 (Prop_lut2_I1_O)        0.303    11.382 r  design_1_i/sobel9_0/U0/sobel/sum_val[7]_i_24/O
                         net (fo=1, routed)           0.000    11.382    design_1_i/sobel9_0/U0/sobel/n_0_sum_val[7]_i_24
    SLICE_X29Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.932 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.932    design_1_i/sobel9_0/U0/sobel/n_0_sum_val_reg[7]_i_15
    SLICE_X29Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.266 f  design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]_i_27/O[1]
                         net (fo=2, routed)           0.808    13.073    design_1_i/sobel9_0/U0/sobel/n_6_sum_val_reg[9]_i_27
    SLICE_X28Y89         LUT1 (Prop_lut1_I0_O)        0.303    13.376 r  design_1_i/sobel9_0/U0/sobel/sum_val[9]_i_21/O
                         net (fo=1, routed)           0.000    13.376    design_1_i/sobel9_0/U0/sobel/n_0_sum_val[9]_i_21
    SLICE_X28Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.909 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.909    design_1_i/sobel9_0/U0/sobel/n_0_sum_val_reg[9]_i_7
    SLICE_X28Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.026 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]_i_173/CO[3]
                         net (fo=1, routed)           0.000    14.026    design_1_i/sobel9_0/U0/sobel/n_0_sum_val_reg[9]_i_173
    SLICE_X28Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.349 f  design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]_i_124/O[1]
                         net (fo=1, routed)           0.819    15.168    design_1_i/sobel9_0/U0/sobel/sum_mult_val02_in[17]
    SLICE_X25Y92         LUT2 (Prop_lut2_I1_O)        0.306    15.474 r  design_1_i/sobel9_0/U0/sobel/sum_val[9]_i_34/O
                         net (fo=1, routed)           0.000    15.474    design_1_i/sobel9_0/U0/sobel/n_0_sum_val[9]_i_34
    SLICE_X25Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.006 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.006    design_1_i/sobel9_0/U0/sobel/n_0_sum_val_reg[9]_i_10
    SLICE_X25Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.120 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]_i_4/CO[3]
                         net (fo=9, routed)           1.188    17.308    design_1_i/sobel9_0/U0/sobel/sum_val1
    SLICE_X30Y91         LUT4 (Prop_lut4_I2_O)        0.150    17.458 r  design_1_i/sobel9_0/U0/sobel/sum_val[9]_i_1/O
                         net (fo=1, routed)           0.000    17.458    design_1_i/sobel9_0/U0/sobel/n_0_sum_val[9]_i_1
    SLICE_X30Y91         FDCE                                         r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x rise edge)    25.000    25.000 r  
    H16                                               0.000    25.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000    25.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883    25.883 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           1.162    27.045    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084    27.129 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    28.089    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    29.007 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=507, routed)         0.561    29.568    design_1_i/hdmi_rx_0/U0/clk_1x
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.659 r  design_1_i/hdmi_rx_0/U0/BUFG_dbg_inst/O
                         net (fo=278, routed)         1.485    31.143    design_1_i/sobel9_0/U0/sobel/clk
    SLICE_X30Y91                                                      r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]/C
                         clock pessimism              0.603    31.746    
                         clock uncertainty           -0.083    31.663    
    SLICE_X30Y91         FDCE (Setup_fdce_C_D)        0.118    31.781    design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]
  -------------------------------------------------------------------
                         required time                         31.781    
                         arrival time                         -17.458    
  -------------------------------------------------------------------
                         slack                                 14.323    

Slack (MET) :             14.423ns  (required time - arrival time)
  Source:                 design_1_i/sobel9_0/U0/sobel/mult_val_reg[8][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Destination:            design_1_i/sobel9_0/U0/sobel/sum_val_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_1x rise@25.000ns - clk_1x rise@0.000ns)
  Data Path Delay:        10.468ns  (logic 5.828ns (55.672%)  route 4.640ns (44.328%))
  Logic Levels:           16  (CARRY4=10 LUT1=1 LUT2=4 LUT3=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.143ns = ( 31.143 - 25.000 ) 
    Source Clock Delay      (SCD):    6.768ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000     0.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.211    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.300 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.063     3.363    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=507, routed)         0.617     5.011    design_1_i/hdmi_rx_0/U0/clk_1x
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.112 r  design_1_i/hdmi_rx_0/U0/BUFG_dbg_inst/O
                         net (fo=278, routed)         1.656     6.768    design_1_i/sobel9_0/U0/sobel/clk
    SLICE_X30Y87                                                      r  design_1_i/sobel9_0/U0/sobel/mult_val_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y87         FDCE (Prop_fdce_C_Q)         0.518     7.286 r  design_1_i/sobel9_0/U0/sobel/mult_val_reg[8][0]/Q
                         net (fo=2, routed)           0.797     8.083    design_1_i/sobel9_0/U0/sobel/mult_val_reg[8]_0[0]
    SLICE_X26Y87         LUT2 (Prop_lut2_I1_O)        0.124     8.207 r  design_1_i/sobel9_0/U0/sobel/sum_val[0]_i_102/O
                         net (fo=1, routed)           0.000     8.207    design_1_i/sobel9_0/U0/sobel/n_0_sum_val[0]_i_102
    SLICE_X26Y87         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     8.813 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[0]_i_89/O[3]
                         net (fo=2, routed)           0.650     9.463    design_1_i/sobel9_0/U0/sobel/n_4_sum_val_reg[0]_i_89
    SLICE_X27Y87         LUT2 (Prop_lut2_I1_O)        0.306     9.769 r  design_1_i/sobel9_0/U0/sobel/sum_val[0]_i_35/O
                         net (fo=1, routed)           0.000     9.769    design_1_i/sobel9_0/U0/sobel/n_0_sum_val[0]_i_35
    SLICE_X27Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.170 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000    10.170    design_1_i/sobel9_0/U0/sobel/n_0_sum_val_reg[0]_i_28
    SLICE_X27Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.504 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[7]_i_30/O[1]
                         net (fo=2, routed)           0.574    11.079    design_1_i/sobel9_0/U0/sobel/n_6_sum_val_reg[7]_i_30
    SLICE_X29Y88         LUT2 (Prop_lut2_I1_O)        0.303    11.382 r  design_1_i/sobel9_0/U0/sobel/sum_val[7]_i_24/O
                         net (fo=1, routed)           0.000    11.382    design_1_i/sobel9_0/U0/sobel/n_0_sum_val[7]_i_24
    SLICE_X29Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.932 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.932    design_1_i/sobel9_0/U0/sobel/n_0_sum_val_reg[7]_i_15
    SLICE_X29Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.266 f  design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]_i_27/O[1]
                         net (fo=2, routed)           0.808    13.073    design_1_i/sobel9_0/U0/sobel/n_6_sum_val_reg[9]_i_27
    SLICE_X28Y89         LUT1 (Prop_lut1_I0_O)        0.303    13.376 r  design_1_i/sobel9_0/U0/sobel/sum_val[9]_i_21/O
                         net (fo=1, routed)           0.000    13.376    design_1_i/sobel9_0/U0/sobel/n_0_sum_val[9]_i_21
    SLICE_X28Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.909 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.909    design_1_i/sobel9_0/U0/sobel/n_0_sum_val_reg[9]_i_7
    SLICE_X28Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.026 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]_i_173/CO[3]
                         net (fo=1, routed)           0.000    14.026    design_1_i/sobel9_0/U0/sobel/n_0_sum_val_reg[9]_i_173
    SLICE_X28Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.349 f  design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]_i_124/O[1]
                         net (fo=1, routed)           0.819    15.168    design_1_i/sobel9_0/U0/sobel/sum_mult_val02_in[17]
    SLICE_X25Y92         LUT2 (Prop_lut2_I1_O)        0.306    15.474 r  design_1_i/sobel9_0/U0/sobel/sum_val[9]_i_34/O
                         net (fo=1, routed)           0.000    15.474    design_1_i/sobel9_0/U0/sobel/n_0_sum_val[9]_i_34
    SLICE_X25Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.006 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.006    design_1_i/sobel9_0/U0/sobel/n_0_sum_val_reg[9]_i_10
    SLICE_X25Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.120 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]_i_4/CO[3]
                         net (fo=9, routed)           0.992    17.113    design_1_i/sobel9_0/U0/sobel/sum_val1
    SLICE_X26Y92         LUT3 (Prop_lut3_I1_O)        0.124    17.237 r  design_1_i/sobel9_0/U0/sobel/sum_val[5]_i_1/O
                         net (fo=1, routed)           0.000    17.237    design_1_i/sobel9_0/U0/sobel/n_0_sum_val[5]_i_1
    SLICE_X26Y92         FDCE                                         r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x rise edge)    25.000    25.000 r  
    H16                                               0.000    25.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000    25.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883    25.883 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           1.162    27.045    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084    27.129 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    28.089    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    29.007 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=507, routed)         0.561    29.568    design_1_i/hdmi_rx_0/U0/clk_1x
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.659 r  design_1_i/hdmi_rx_0/U0/BUFG_dbg_inst/O
                         net (fo=278, routed)         1.485    31.143    design_1_i/sobel9_0/U0/sobel/clk
    SLICE_X26Y92                                                      r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[5]/C
                         clock pessimism              0.568    31.711    
                         clock uncertainty           -0.083    31.628    
    SLICE_X26Y92         FDCE (Setup_fdce_C_D)        0.031    31.659    design_1_i/sobel9_0/U0/sobel/sum_val_reg[5]
  -------------------------------------------------------------------
                         required time                         31.659    
                         arrival time                         -17.237    
  -------------------------------------------------------------------
                         slack                                 14.423    

Slack (MET) :             14.472ns  (required time - arrival time)
  Source:                 design_1_i/sobel9_0/U0/sobel/mult_val_reg[8][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Destination:            design_1_i/sobel9_0/U0/sobel/sum_val_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_1x rise@25.000ns - clk_1x rise@0.000ns)
  Data Path Delay:        10.463ns  (logic 5.823ns (55.651%)  route 4.640ns (44.349%))
  Logic Levels:           16  (CARRY4=10 LUT1=1 LUT2=4 LUT3=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.143ns = ( 31.143 - 25.000 ) 
    Source Clock Delay      (SCD):    6.768ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000     0.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.211    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.300 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.063     3.363    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=507, routed)         0.617     5.011    design_1_i/hdmi_rx_0/U0/clk_1x
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.112 r  design_1_i/hdmi_rx_0/U0/BUFG_dbg_inst/O
                         net (fo=278, routed)         1.656     6.768    design_1_i/sobel9_0/U0/sobel/clk
    SLICE_X30Y87                                                      r  design_1_i/sobel9_0/U0/sobel/mult_val_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y87         FDCE (Prop_fdce_C_Q)         0.518     7.286 r  design_1_i/sobel9_0/U0/sobel/mult_val_reg[8][0]/Q
                         net (fo=2, routed)           0.797     8.083    design_1_i/sobel9_0/U0/sobel/mult_val_reg[8]_0[0]
    SLICE_X26Y87         LUT2 (Prop_lut2_I1_O)        0.124     8.207 r  design_1_i/sobel9_0/U0/sobel/sum_val[0]_i_102/O
                         net (fo=1, routed)           0.000     8.207    design_1_i/sobel9_0/U0/sobel/n_0_sum_val[0]_i_102
    SLICE_X26Y87         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     8.813 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[0]_i_89/O[3]
                         net (fo=2, routed)           0.650     9.463    design_1_i/sobel9_0/U0/sobel/n_4_sum_val_reg[0]_i_89
    SLICE_X27Y87         LUT2 (Prop_lut2_I1_O)        0.306     9.769 r  design_1_i/sobel9_0/U0/sobel/sum_val[0]_i_35/O
                         net (fo=1, routed)           0.000     9.769    design_1_i/sobel9_0/U0/sobel/n_0_sum_val[0]_i_35
    SLICE_X27Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.170 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000    10.170    design_1_i/sobel9_0/U0/sobel/n_0_sum_val_reg[0]_i_28
    SLICE_X27Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.504 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[7]_i_30/O[1]
                         net (fo=2, routed)           0.574    11.079    design_1_i/sobel9_0/U0/sobel/n_6_sum_val_reg[7]_i_30
    SLICE_X29Y88         LUT2 (Prop_lut2_I1_O)        0.303    11.382 r  design_1_i/sobel9_0/U0/sobel/sum_val[7]_i_24/O
                         net (fo=1, routed)           0.000    11.382    design_1_i/sobel9_0/U0/sobel/n_0_sum_val[7]_i_24
    SLICE_X29Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.932 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.932    design_1_i/sobel9_0/U0/sobel/n_0_sum_val_reg[7]_i_15
    SLICE_X29Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.266 f  design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]_i_27/O[1]
                         net (fo=2, routed)           0.808    13.073    design_1_i/sobel9_0/U0/sobel/n_6_sum_val_reg[9]_i_27
    SLICE_X28Y89         LUT1 (Prop_lut1_I0_O)        0.303    13.376 r  design_1_i/sobel9_0/U0/sobel/sum_val[9]_i_21/O
                         net (fo=1, routed)           0.000    13.376    design_1_i/sobel9_0/U0/sobel/n_0_sum_val[9]_i_21
    SLICE_X28Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.909 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.909    design_1_i/sobel9_0/U0/sobel/n_0_sum_val_reg[9]_i_7
    SLICE_X28Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.026 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]_i_173/CO[3]
                         net (fo=1, routed)           0.000    14.026    design_1_i/sobel9_0/U0/sobel/n_0_sum_val_reg[9]_i_173
    SLICE_X28Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.349 f  design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]_i_124/O[1]
                         net (fo=1, routed)           0.819    15.168    design_1_i/sobel9_0/U0/sobel/sum_mult_val02_in[17]
    SLICE_X25Y92         LUT2 (Prop_lut2_I1_O)        0.306    15.474 r  design_1_i/sobel9_0/U0/sobel/sum_val[9]_i_34/O
                         net (fo=1, routed)           0.000    15.474    design_1_i/sobel9_0/U0/sobel/n_0_sum_val[9]_i_34
    SLICE_X25Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.006 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.006    design_1_i/sobel9_0/U0/sobel/n_0_sum_val_reg[9]_i_10
    SLICE_X25Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.120 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]_i_4/CO[3]
                         net (fo=9, routed)           0.992    17.113    design_1_i/sobel9_0/U0/sobel/sum_val1
    SLICE_X26Y92         LUT3 (Prop_lut3_I1_O)        0.119    17.232 r  design_1_i/sobel9_0/U0/sobel/sum_val[6]_i_1/O
                         net (fo=1, routed)           0.000    17.232    design_1_i/sobel9_0/U0/sobel/n_0_sum_val[6]_i_1
    SLICE_X26Y92         FDCE                                         r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x rise edge)    25.000    25.000 r  
    H16                                               0.000    25.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000    25.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883    25.883 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           1.162    27.045    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084    27.129 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    28.089    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    29.007 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=507, routed)         0.561    29.568    design_1_i/hdmi_rx_0/U0/clk_1x
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.659 r  design_1_i/hdmi_rx_0/U0/BUFG_dbg_inst/O
                         net (fo=278, routed)         1.485    31.143    design_1_i/sobel9_0/U0/sobel/clk
    SLICE_X26Y92                                                      r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[6]/C
                         clock pessimism              0.568    31.711    
                         clock uncertainty           -0.083    31.628    
    SLICE_X26Y92         FDCE (Setup_fdce_C_D)        0.075    31.703    design_1_i/sobel9_0/U0/sobel/sum_val_reg[6]
  -------------------------------------------------------------------
                         required time                         31.703    
                         arrival time                         -17.232    
  -------------------------------------------------------------------
                         slack                                 14.472    

Slack (MET) :             18.918ns  (required time - arrival time)
  Source:                 design_1_i/hdmi_rx_0/U0/RedDecoder/PhaseAlignment/ps_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Destination:            design_1_i/hdmi_rx_0/U0/RedDecoder/PhaseAlignment/openeye_bgn_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_1x rise@25.000ns - clk_1x rise@0.000ns)
  Data Path Delay:        5.968ns  (logic 1.981ns (33.194%)  route 3.987ns (66.806%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 29.834 - 25.000 ) 
    Source Clock Delay      (SCD):    5.284ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000     0.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.211    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.300 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.063     3.363    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=507, routed)         0.890     5.284    design_1_i/hdmi_rx_0/U0/RedDecoder/PhaseAlignment/clk_1x
    SLICE_X32Y96                                                      r  design_1_i/hdmi_rx_0/U0/RedDecoder/PhaseAlignment/ps_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y96         FDCE (Prop_fdce_C_Q)         0.518     5.802 r  design_1_i/hdmi_rx_0/U0/RedDecoder/PhaseAlignment/ps_cnt_reg[1]/Q
                         net (fo=7, routed)           0.840     6.642    design_1_i/hdmi_rx_0/U0/RedDecoder/PhaseAlignment/ps_cnt_0[1]
    SLICE_X33Y94         LUT2 (Prop_lut2_I0_O)        0.124     6.766 r  design_1_i/hdmi_rx_0/U0/RedDecoder/PhaseAlignment/openeye_bgn[9]_i_15__1/O
                         net (fo=1, routed)           0.000     6.766    design_1_i/hdmi_rx_0/U0/RedDecoder/PhaseAlignment/n_0_openeye_bgn[9]_i_15__1
    SLICE_X33Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.316 r  design_1_i/hdmi_rx_0/U0/RedDecoder/PhaseAlignment/openeye_bgn_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.316    design_1_i/hdmi_rx_0/U0/RedDecoder/PhaseAlignment/n_0_openeye_bgn_reg[9]_i_6
    SLICE_X33Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.555 r  design_1_i/hdmi_rx_0/U0/RedDecoder/PhaseAlignment/openeye_bgn_reg[9]_i_5/O[2]
                         net (fo=1, routed)           0.834     8.389    design_1_i/hdmi_rx_0/U0/RedDecoder/PhaseAlignment/sel0[6]
    SLICE_X32Y94         LUT6 (Prop_lut6_I0_O)        0.302     8.691 f  design_1_i/hdmi_rx_0/U0/RedDecoder/PhaseAlignment/openeye_bgn[9]_i_3/O
                         net (fo=2, routed)           0.989     9.680    design_1_i/hdmi_rx_0/U0/RedDecoder/PhaseAlignment/n_0_openeye_bgn[9]_i_3
    SLICE_X30Y96         LUT6 (Prop_lut6_I1_O)        0.124     9.804 r  design_1_i/hdmi_rx_0/U0/RedDecoder/PhaseAlignment/openeye_bgn[9]_i_2__1/O
                         net (fo=11, routed)          1.324    11.128    design_1_i/hdmi_rx_0/U0/RedDecoder/PhaseAlignment/n_0_openeye_bgn[9]_i_2__1
    SLICE_X31Y93         LUT5 (Prop_lut5_I2_O)        0.124    11.252 r  design_1_i/hdmi_rx_0/U0/RedDecoder/PhaseAlignment/openeye_bgn[1]_i_1/O
                         net (fo=1, routed)           0.000    11.252    design_1_i/hdmi_rx_0/U0/RedDecoder/PhaseAlignment/n_0_openeye_bgn[1]_i_1
    SLICE_X31Y93         FDCE                                         r  design_1_i/hdmi_rx_0/U0/RedDecoder/PhaseAlignment/openeye_bgn_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x rise edge)    25.000    25.000 r  
    H16                                               0.000    25.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000    25.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883    25.883 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           1.162    27.045    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084    27.129 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    28.089    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    29.007 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=507, routed)         0.827    29.834    design_1_i/hdmi_rx_0/U0/RedDecoder/PhaseAlignment/clk_1x
    SLICE_X31Y93                                                      r  design_1_i/hdmi_rx_0/U0/RedDecoder/PhaseAlignment/openeye_bgn_reg[1]/C
                         clock pessimism              0.387    30.221    
                         clock uncertainty           -0.083    30.138    
    SLICE_X31Y93         FDCE (Setup_fdce_C_D)        0.032    30.170    design_1_i/hdmi_rx_0/U0/RedDecoder/PhaseAlignment/openeye_bgn_reg[1]
  -------------------------------------------------------------------
                         required time                         30.170    
                         arrival time                         -11.252    
  -------------------------------------------------------------------
                         slack                                 18.918    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 design_1_i/sobel9_0/U0/reg23_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Destination:            design_1_i/sobel9_0/U0/fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x rise@0.000ns - clk_1x rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.141ns (31.480%)  route 0.307ns (68.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.967ns
    Source Clock Delay      (SCD):    2.340ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000     0.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.887    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.938 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.363     1.301    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=507, routed)         0.188     1.759    design_1_i/hdmi_rx_0/U0/clk_1x
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.785 r  design_1_i/hdmi_rx_0/U0/BUFG_dbg_inst/O
                         net (fo=278, routed)         0.555     2.340    design_1_i/sobel9_0/U0/clk
    SLICE_X33Y84                                                      r  design_1_i/sobel9_0/U0/reg23_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y84         FDCE (Prop_fdce_C_Q)         0.141     2.481 r  design_1_i/sobel9_0/U0/reg23_reg[6]/Q
                         net (fo=1, routed)           0.307     2.788    design_1_i/sobel9_0/U0/fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[6]
    RAMB18_X1Y34         RAMB18E1                                     r  design_1_i/sobel9_0/U0/fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000     0.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.975    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     1.029 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.402     1.431    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=507, routed)         0.208     2.070    design_1_i/hdmi_rx_0/U0/clk_1x
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.099 r  design_1_i/hdmi_rx_0/U0/BUFG_dbg_inst/O
                         net (fo=278, routed)         0.868     2.967    design_1_i/sobel9_0/U0/fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X1Y34                                                      r  design_1_i/sobel9_0/U0/fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.548     2.420    
    RAMB18_X1Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[6])
                                                      0.296     2.716    design_1_i/sobel9_0/U0/fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.716    
                         arrival time                           2.788    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/sobel9_0/U0/reg13_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Destination:            design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x rise@0.000ns - clk_1x rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.148ns (38.231%)  route 0.239ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.968ns
    Source Clock Delay      (SCD):    2.341ns
    Clock Pessimism Removal (CPR):    0.568ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000     0.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.887    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.938 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.363     1.301    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=507, routed)         0.188     1.759    design_1_i/hdmi_rx_0/U0/clk_1x
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.785 r  design_1_i/hdmi_rx_0/U0/BUFG_dbg_inst/O
                         net (fo=278, routed)         0.556     2.341    design_1_i/sobel9_0/U0/clk
    SLICE_X34Y87                                                      r  design_1_i/sobel9_0/U0/reg13_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y87         FDCE (Prop_fdce_C_Q)         0.148     2.489 r  design_1_i/sobel9_0/U0/reg13_reg[3]/Q
                         net (fo=2, routed)           0.239     2.728    design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[3]
    RAMB18_X2Y34         RAMB18E1                                     r  design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000     0.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.975    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     1.029 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.402     1.431    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=507, routed)         0.208     2.070    design_1_i/hdmi_rx_0/U0/clk_1x
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.099 r  design_1_i/hdmi_rx_0/U0/BUFG_dbg_inst/O
                         net (fo=278, routed)         0.869     2.968    design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X2Y34                                                      r  design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.568     2.401    
    RAMB18_X2Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[3])
                                                      0.243     2.644    design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.644    
                         arrival time                           2.728    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/wa_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Destination:            design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[0].RAM32X1D_inst/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x rise@0.000ns - clk_1x rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.180%)  route 0.284ns (66.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000     0.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.887    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.938 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.363     1.301    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=507, routed)         0.262     1.833    design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/clk_1x
    SLICE_X41Y91                                                      r  design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/wa_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y91         FDRE (Prop_fdre_C_Q)         0.141     1.974 r  design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/wa_reg[0]/Q
                         net (fo=31, routed)          0.284     2.258    design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[0].RAM32X1D_inst/A0
    SLICE_X42Y90         RAMD32                                       r  design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[0].RAM32X1D_inst/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000     0.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.975    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     1.029 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.402     1.431    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=507, routed)         0.299     2.161    design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[0].RAM32X1D_inst/WCLK
    SLICE_X42Y90                                                      r  design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[0].RAM32X1D_inst/DP/CLK
                         clock pessimism             -0.311     1.849    
    SLICE_X42Y90         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.159    design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[0].RAM32X1D_inst/DP
  -------------------------------------------------------------------
                         required time                         -2.159    
                         arrival time                           2.258    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/wa_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Destination:            design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[0].RAM32X1D_inst/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x rise@0.000ns - clk_1x rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.180%)  route 0.284ns (66.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000     0.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.887    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.938 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.363     1.301    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=507, routed)         0.262     1.833    design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/clk_1x
    SLICE_X41Y91                                                      r  design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/wa_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y91         FDRE (Prop_fdre_C_Q)         0.141     1.974 r  design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/wa_reg[0]/Q
                         net (fo=31, routed)          0.284     2.258    design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[0].RAM32X1D_inst/A0
    SLICE_X42Y90         RAMD32                                       r  design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[0].RAM32X1D_inst/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000     0.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.975    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     1.029 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.402     1.431    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=507, routed)         0.299     2.161    design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[0].RAM32X1D_inst/WCLK
    SLICE_X42Y90                                                      r  design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[0].RAM32X1D_inst/SP/CLK
                         clock pessimism             -0.311     1.849    
    SLICE_X42Y90         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.159    design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[0].RAM32X1D_inst/SP
  -------------------------------------------------------------------
                         required time                         -2.159    
                         arrival time                           2.258    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/wa_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Destination:            design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[1].RAM32X1D_inst/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x rise@0.000ns - clk_1x rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.180%)  route 0.284ns (66.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000     0.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.887    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.938 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.363     1.301    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=507, routed)         0.262     1.833    design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/clk_1x
    SLICE_X41Y91                                                      r  design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/wa_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y91         FDRE (Prop_fdre_C_Q)         0.141     1.974 r  design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/wa_reg[0]/Q
                         net (fo=31, routed)          0.284     2.258    design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[1].RAM32X1D_inst/A0
    SLICE_X42Y90         RAMD32                                       r  design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[1].RAM32X1D_inst/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000     0.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.975    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     1.029 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.402     1.431    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=507, routed)         0.299     2.161    design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[1].RAM32X1D_inst/WCLK
    SLICE_X42Y90                                                      r  design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[1].RAM32X1D_inst/DP/CLK
                         clock pessimism             -0.311     1.849    
    SLICE_X42Y90         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.159    design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[1].RAM32X1D_inst/DP
  -------------------------------------------------------------------
                         required time                         -2.159    
                         arrival time                           2.258    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/wa_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Destination:            design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[1].RAM32X1D_inst/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x rise@0.000ns - clk_1x rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.180%)  route 0.284ns (66.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000     0.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.887    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.938 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.363     1.301    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=507, routed)         0.262     1.833    design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/clk_1x
    SLICE_X41Y91                                                      r  design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/wa_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y91         FDRE (Prop_fdre_C_Q)         0.141     1.974 r  design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/wa_reg[0]/Q
                         net (fo=31, routed)          0.284     2.258    design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[1].RAM32X1D_inst/A0
    SLICE_X42Y90         RAMD32                                       r  design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[1].RAM32X1D_inst/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000     0.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.975    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     1.029 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.402     1.431    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=507, routed)         0.299     2.161    design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[1].RAM32X1D_inst/WCLK
    SLICE_X42Y90                                                      r  design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[1].RAM32X1D_inst/SP/CLK
                         clock pessimism             -0.311     1.849    
    SLICE_X42Y90         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.159    design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[1].RAM32X1D_inst/SP
  -------------------------------------------------------------------
                         required time                         -2.159    
                         arrival time                           2.258    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/wa_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Destination:            design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[2].RAM32X1D_inst/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x rise@0.000ns - clk_1x rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.180%)  route 0.284ns (66.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000     0.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.887    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.938 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.363     1.301    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=507, routed)         0.262     1.833    design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/clk_1x
    SLICE_X41Y91                                                      r  design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/wa_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y91         FDRE (Prop_fdre_C_Q)         0.141     1.974 r  design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/wa_reg[0]/Q
                         net (fo=31, routed)          0.284     2.258    design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[2].RAM32X1D_inst/A0
    SLICE_X42Y90         RAMD32                                       r  design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[2].RAM32X1D_inst/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000     0.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.975    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     1.029 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.402     1.431    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=507, routed)         0.299     2.161    design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[2].RAM32X1D_inst/WCLK
    SLICE_X42Y90                                                      r  design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[2].RAM32X1D_inst/DP/CLK
                         clock pessimism             -0.311     1.849    
    SLICE_X42Y90         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.159    design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[2].RAM32X1D_inst/DP
  -------------------------------------------------------------------
                         required time                         -2.159    
                         arrival time                           2.258    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/wa_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Destination:            design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[2].RAM32X1D_inst/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x rise@0.000ns - clk_1x rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.180%)  route 0.284ns (66.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000     0.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.887    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.938 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.363     1.301    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=507, routed)         0.262     1.833    design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/clk_1x
    SLICE_X41Y91                                                      r  design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/wa_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y91         FDRE (Prop_fdre_C_Q)         0.141     1.974 r  design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/wa_reg[0]/Q
                         net (fo=31, routed)          0.284     2.258    design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[2].RAM32X1D_inst/A0
    SLICE_X42Y90         RAMD32                                       r  design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[2].RAM32X1D_inst/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000     0.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.975    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     1.029 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.402     1.431    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=507, routed)         0.299     2.161    design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[2].RAM32X1D_inst/WCLK
    SLICE_X42Y90                                                      r  design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[2].RAM32X1D_inst/SP/CLK
                         clock pessimism             -0.311     1.849    
    SLICE_X42Y90         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.159    design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[2].RAM32X1D_inst/SP
  -------------------------------------------------------------------
                         required time                         -2.159    
                         arrival time                           2.258    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/wa_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Destination:            design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[3].RAM32X1D_inst/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x rise@0.000ns - clk_1x rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.180%)  route 0.284ns (66.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000     0.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.887    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.938 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.363     1.301    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=507, routed)         0.262     1.833    design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/clk_1x
    SLICE_X41Y91                                                      r  design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/wa_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y91         FDRE (Prop_fdre_C_Q)         0.141     1.974 r  design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/wa_reg[0]/Q
                         net (fo=31, routed)          0.284     2.258    design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[3].RAM32X1D_inst/A0
    SLICE_X42Y90         RAMD32                                       r  design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[3].RAM32X1D_inst/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000     0.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.975    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     1.029 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.402     1.431    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=507, routed)         0.299     2.161    design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[3].RAM32X1D_inst/WCLK
    SLICE_X42Y90                                                      r  design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[3].RAM32X1D_inst/DP/CLK
                         clock pessimism             -0.311     1.849    
    SLICE_X42Y90         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.159    design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[3].RAM32X1D_inst/DP
  -------------------------------------------------------------------
                         required time                         -2.159    
                         arrival time                           2.258    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/wa_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Destination:            design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[3].RAM32X1D_inst/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x rise@0.000ns - clk_1x rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.180%)  route 0.284ns (66.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000     0.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.887    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.938 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.363     1.301    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=507, routed)         0.262     1.833    design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/clk_1x
    SLICE_X41Y91                                                      r  design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/wa_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y91         FDRE (Prop_fdre_C_Q)         0.141     1.974 r  design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/wa_reg[0]/Q
                         net (fo=31, routed)          0.284     2.258    design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[3].RAM32X1D_inst/A0
    SLICE_X42Y90         RAMD32                                       r  design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[3].RAM32X1D_inst/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000     0.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.975    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     1.029 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.402     1.431    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=507, routed)         0.299     2.161    design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[3].RAM32X1D_inst/WCLK
    SLICE_X42Y90                                                      r  design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[3].RAM32X1D_inst/SP/CLK
                         clock pessimism             -0.311     1.849    
    SLICE_X42Y90         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.159    design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[3].RAM32X1D_inst/SP
  -------------------------------------------------------------------
                         required time                         -2.159    
                         arrival time                           2.258    
  -------------------------------------------------------------------
                         slack                                  0.099    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_1x
Waveform:           { 0 10 }
Period:             25.000
Sources:            { design_1_i/hdmi_rx_0/U0/BUFR_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location        Pin                                                                                                                                                                                                                                                                     
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576     25.000  22.424  RAMB18_X2Y34    design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK  
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576     25.000  22.424  RAMB18_X2Y34    design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK  
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576     25.000  22.424  RAMB18_X1Y34    design_1_i/sobel9_0/U0/fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK  
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576     25.000  22.424  RAMB18_X1Y34    design_1_i/sobel9_0/U0/fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK  
Min Period        n/a     IDELAYE2/C          n/a            2.360     25.000  22.640  IDELAY_X0Y92    design_1_i/hdmi_rx_0/U0/BlueDecoder/IBuffs/idelaye2_bus/C                                                                                                                                                                                                               
Min Period        n/a     IDELAYE2/C          n/a            2.360     25.000  22.640  IDELAY_X0Y98    design_1_i/hdmi_rx_0/U0/GreenDecoder/IBuffs/idelaye2_bus/C                                                                                                                                                                                                              
Min Period        n/a     IDELAYE2/C          n/a            2.360     25.000  22.640  IDELAY_X0Y96    design_1_i/hdmi_rx_0/U0/RedDecoder/IBuffs/idelaye2_bus/C                                                                                                                                                                                                                
Min Period        n/a     BUFG/I              n/a            2.155     25.000  22.845  BUFGCTRL_X0Y16  design_1_i/hdmi_rx_0/U0/BUFG_dbg_inst/I                                                                                                                                                                                                                                 
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667     25.000  23.333  ILOGIC_X0Y92    design_1_i/hdmi_rx_0/U0/BlueDecoder/IBuffs/iserdese2_master/CLKDIV                                                                                                                                                                                                      
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667     25.000  23.333  ILOGIC_X0Y91    design_1_i/hdmi_rx_0/U0/BlueDecoder/IBuffs/iserdese2_slave/CLKDIV                                                                                                                                                                                                       
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     15.000  13.750  SLICE_X42Y90    design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[0].RAM32X1D_inst/DP/CLK                                                                                                                                                                                
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     15.000  13.750  SLICE_X42Y90    design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[0].RAM32X1D_inst/SP/CLK                                                                                                                                                                                
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     15.000  13.750  SLICE_X42Y90    design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[1].RAM32X1D_inst/DP/CLK                                                                                                                                                                                
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     15.000  13.750  SLICE_X42Y90    design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[1].RAM32X1D_inst/SP/CLK                                                                                                                                                                                
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     15.000  13.750  SLICE_X42Y90    design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[2].RAM32X1D_inst/DP/CLK                                                                                                                                                                                
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     15.000  13.750  SLICE_X42Y90    design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[2].RAM32X1D_inst/SP/CLK                                                                                                                                                                                
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     15.000  13.750  SLICE_X42Y90    design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[3].RAM32X1D_inst/DP/CLK                                                                                                                                                                                
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     15.000  13.750  SLICE_X42Y90    design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[3].RAM32X1D_inst/SP/CLK                                                                                                                                                                                
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     15.000  13.750  SLICE_X42Y91    design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[4].RAM32X1D_inst/DP/CLK                                                                                                                                                                                
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     15.000  13.750  SLICE_X42Y91    design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[4].RAM32X1D_inst/SP/CLK                                                                                                                                                                                
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250     10.000  8.750   SLICE_X42Y90    design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[0].RAM32X1D_inst/DP/CLK                                                                                                                                                                                
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250     10.000  8.750   SLICE_X42Y90    design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[0].RAM32X1D_inst/SP/CLK                                                                                                                                                                                
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250     10.000  8.750   SLICE_X42Y90    design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[1].RAM32X1D_inst/DP/CLK                                                                                                                                                                                
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250     10.000  8.750   SLICE_X42Y90    design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[1].RAM32X1D_inst/SP/CLK                                                                                                                                                                                
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250     10.000  8.750   SLICE_X42Y90    design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[2].RAM32X1D_inst/DP/CLK                                                                                                                                                                                
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250     10.000  8.750   SLICE_X42Y90    design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[2].RAM32X1D_inst/SP/CLK                                                                                                                                                                                
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250     10.000  8.750   SLICE_X42Y90    design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[3].RAM32X1D_inst/DP/CLK                                                                                                                                                                                
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250     10.000  8.750   SLICE_X42Y90    design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[3].RAM32X1D_inst/SP/CLK                                                                                                                                                                                
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250     10.000  8.750   SLICE_X42Y91    design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[4].RAM32X1D_inst/DP/CLK                                                                                                                                                                                
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250     10.000  8.750   SLICE_X42Y91    design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[4].RAM32X1D_inst/SP/CLK                                                                                                                                                                                



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform:           { 0 12.5 }
Period:             25.000
Sources:            { design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin                                                     
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249     25.000  23.751   MMCME2_ADV_X0Y1  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKFBIN   
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249     25.000  23.751   MMCME2_ADV_X0Y1  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKFBOUT  
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000   25.000  75.000   MMCME2_ADV_X0Y1  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKFBIN   
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360   25.000  188.360  MMCME2_ADV_X0Y1  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKFBOUT  



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_1x
  To Clock:  clk_1x

Setup :            0  Failing Endpoints,  Worst Slack       19.526ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.437ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.526ns  (required time - arrival time)
  Source:                 design_1_i/sobel9_0/U0/rst_dalay_cnt/finished_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Destination:            design_1_i/sobel9_0/U0/sobel/mult_val_reg[0][1]/CLR
                            (recovery check against rising-edge clock clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_1x rise@25.000ns - clk_1x rise@0.000ns)
  Data Path Delay:        4.850ns  (logic 0.642ns (13.238%)  route 4.208ns (86.762%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.139ns = ( 31.139 - 25.000 ) 
    Source Clock Delay      (SCD):    6.843ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000     0.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.211    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.300 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.063     3.363    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=507, routed)         0.617     5.011    design_1_i/hdmi_rx_0/U0/clk_1x
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.112 r  design_1_i/hdmi_rx_0/U0/BUFG_dbg_inst/O
                         net (fo=278, routed)         1.731     6.843    design_1_i/sobel9_0/U0/rst_dalay_cnt/clk
    SLICE_X42Y82                                                      r  design_1_i/sobel9_0/U0/rst_dalay_cnt/finished_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y82         FDCE (Prop_fdce_C_Q)         0.518     7.361 r  design_1_i/sobel9_0/U0/rst_dalay_cnt/finished_reg/Q
                         net (fo=2, routed)           0.807     8.168    design_1_i/sobel9_0/U0/rst_dalay_cnt/ready
    SLICE_X42Y82         LUT1 (Prop_lut1_I0_O)        0.124     8.292 f  design_1_i/sobel9_0/U0/rst_dalay_cnt/out_value[7]_i_2/O
                         net (fo=118, routed)         3.401    11.693    design_1_i/sobel9_0/U0/sobel/AR[0]
    SLICE_X29Y86         FDCE                                         f  design_1_i/sobel9_0/U0/sobel/mult_val_reg[0][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x rise edge)    25.000    25.000 r  
    H16                                               0.000    25.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000    25.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883    25.883 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           1.162    27.045    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084    27.129 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    28.089    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    29.007 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=507, routed)         0.561    29.568    design_1_i/hdmi_rx_0/U0/clk_1x
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.659 r  design_1_i/hdmi_rx_0/U0/BUFG_dbg_inst/O
                         net (fo=278, routed)         1.481    31.139    design_1_i/sobel9_0/U0/sobel/clk
    SLICE_X29Y86                                                      r  design_1_i/sobel9_0/U0/sobel/mult_val_reg[0][1]/C
                         clock pessimism              0.568    31.707    
                         clock uncertainty           -0.083    31.624    
    SLICE_X29Y86         FDCE (Recov_fdce_C_CLR)     -0.405    31.219    design_1_i/sobel9_0/U0/sobel/mult_val_reg[0][1]
  -------------------------------------------------------------------
                         required time                         31.219    
                         arrival time                         -11.693    
  -------------------------------------------------------------------
                         slack                                 19.526    

Slack (MET) :             19.612ns  (required time - arrival time)
  Source:                 design_1_i/sobel9_0/U0/rst_dalay_cnt/finished_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Destination:            design_1_i/sobel9_0/U0/reg23_reg[5]/CLR
                            (recovery check against rising-edge clock clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_1x rise@25.000ns - clk_1x rise@0.000ns)
  Data Path Delay:        4.850ns  (logic 0.642ns (13.238%)  route 4.208ns (86.762%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.139ns = ( 31.139 - 25.000 ) 
    Source Clock Delay      (SCD):    6.843ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000     0.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.211    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.300 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.063     3.363    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=507, routed)         0.617     5.011    design_1_i/hdmi_rx_0/U0/clk_1x
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.112 r  design_1_i/hdmi_rx_0/U0/BUFG_dbg_inst/O
                         net (fo=278, routed)         1.731     6.843    design_1_i/sobel9_0/U0/rst_dalay_cnt/clk
    SLICE_X42Y82                                                      r  design_1_i/sobel9_0/U0/rst_dalay_cnt/finished_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y82         FDCE (Prop_fdce_C_Q)         0.518     7.361 r  design_1_i/sobel9_0/U0/rst_dalay_cnt/finished_reg/Q
                         net (fo=2, routed)           0.807     8.168    design_1_i/sobel9_0/U0/rst_dalay_cnt/ready
    SLICE_X42Y82         LUT1 (Prop_lut1_I0_O)        0.124     8.292 f  design_1_i/sobel9_0/U0/rst_dalay_cnt/out_value[7]_i_2/O
                         net (fo=118, routed)         3.401    11.693    design_1_i/sobel9_0/U0/n_1_rst_dalay_cnt
    SLICE_X28Y86         FDCE                                         f  design_1_i/sobel9_0/U0/reg23_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x rise edge)    25.000    25.000 r  
    H16                                               0.000    25.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000    25.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883    25.883 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           1.162    27.045    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084    27.129 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    28.089    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    29.007 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=507, routed)         0.561    29.568    design_1_i/hdmi_rx_0/U0/clk_1x
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.659 r  design_1_i/hdmi_rx_0/U0/BUFG_dbg_inst/O
                         net (fo=278, routed)         1.481    31.139    design_1_i/sobel9_0/U0/clk
    SLICE_X28Y86                                                      r  design_1_i/sobel9_0/U0/reg23_reg[5]/C
                         clock pessimism              0.568    31.707    
                         clock uncertainty           -0.083    31.624    
    SLICE_X28Y86         FDCE (Recov_fdce_C_CLR)     -0.319    31.305    design_1_i/sobel9_0/U0/reg23_reg[5]
  -------------------------------------------------------------------
                         required time                         31.305    
                         arrival time                         -11.693    
  -------------------------------------------------------------------
                         slack                                 19.612    

Slack (MET) :             19.672ns  (required time - arrival time)
  Source:                 design_1_i/sobel9_0/U0/rst_dalay_cnt/finished_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Destination:            design_1_i/sobel9_0/U0/sobel/sum_val_reg[2]/CLR
                            (recovery check against rising-edge clock clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_1x rise@25.000ns - clk_1x rise@0.000ns)
  Data Path Delay:        4.708ns  (logic 0.642ns (13.636%)  route 4.066ns (86.364%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.143ns = ( 31.143 - 25.000 ) 
    Source Clock Delay      (SCD):    6.843ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000     0.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.211    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.300 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.063     3.363    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=507, routed)         0.617     5.011    design_1_i/hdmi_rx_0/U0/clk_1x
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.112 r  design_1_i/hdmi_rx_0/U0/BUFG_dbg_inst/O
                         net (fo=278, routed)         1.731     6.843    design_1_i/sobel9_0/U0/rst_dalay_cnt/clk
    SLICE_X42Y82                                                      r  design_1_i/sobel9_0/U0/rst_dalay_cnt/finished_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y82         FDCE (Prop_fdce_C_Q)         0.518     7.361 r  design_1_i/sobel9_0/U0/rst_dalay_cnt/finished_reg/Q
                         net (fo=2, routed)           0.807     8.168    design_1_i/sobel9_0/U0/rst_dalay_cnt/ready
    SLICE_X42Y82         LUT1 (Prop_lut1_I0_O)        0.124     8.292 f  design_1_i/sobel9_0/U0/rst_dalay_cnt/out_value[7]_i_2/O
                         net (fo=118, routed)         3.259    11.551    design_1_i/sobel9_0/U0/sobel/AR[0]
    SLICE_X26Y92         FDCE                                         f  design_1_i/sobel9_0/U0/sobel/sum_val_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x rise edge)    25.000    25.000 r  
    H16                                               0.000    25.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000    25.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883    25.883 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           1.162    27.045    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084    27.129 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    28.089    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    29.007 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=507, routed)         0.561    29.568    design_1_i/hdmi_rx_0/U0/clk_1x
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.659 r  design_1_i/hdmi_rx_0/U0/BUFG_dbg_inst/O
                         net (fo=278, routed)         1.485    31.143    design_1_i/sobel9_0/U0/sobel/clk
    SLICE_X26Y92                                                      r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[2]/C
                         clock pessimism              0.568    31.711    
                         clock uncertainty           -0.083    31.628    
    SLICE_X26Y92         FDCE (Recov_fdce_C_CLR)     -0.405    31.223    design_1_i/sobel9_0/U0/sobel/sum_val_reg[2]
  -------------------------------------------------------------------
                         required time                         31.223    
                         arrival time                         -11.551    
  -------------------------------------------------------------------
                         slack                                 19.672    

Slack (MET) :             19.672ns  (required time - arrival time)
  Source:                 design_1_i/sobel9_0/U0/rst_dalay_cnt/finished_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Destination:            design_1_i/sobel9_0/U0/sobel/sum_val_reg[3]/CLR
                            (recovery check against rising-edge clock clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_1x rise@25.000ns - clk_1x rise@0.000ns)
  Data Path Delay:        4.708ns  (logic 0.642ns (13.636%)  route 4.066ns (86.364%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.143ns = ( 31.143 - 25.000 ) 
    Source Clock Delay      (SCD):    6.843ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000     0.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.211    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.300 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.063     3.363    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=507, routed)         0.617     5.011    design_1_i/hdmi_rx_0/U0/clk_1x
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.112 r  design_1_i/hdmi_rx_0/U0/BUFG_dbg_inst/O
                         net (fo=278, routed)         1.731     6.843    design_1_i/sobel9_0/U0/rst_dalay_cnt/clk
    SLICE_X42Y82                                                      r  design_1_i/sobel9_0/U0/rst_dalay_cnt/finished_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y82         FDCE (Prop_fdce_C_Q)         0.518     7.361 r  design_1_i/sobel9_0/U0/rst_dalay_cnt/finished_reg/Q
                         net (fo=2, routed)           0.807     8.168    design_1_i/sobel9_0/U0/rst_dalay_cnt/ready
    SLICE_X42Y82         LUT1 (Prop_lut1_I0_O)        0.124     8.292 f  design_1_i/sobel9_0/U0/rst_dalay_cnt/out_value[7]_i_2/O
                         net (fo=118, routed)         3.259    11.551    design_1_i/sobel9_0/U0/sobel/AR[0]
    SLICE_X26Y92         FDCE                                         f  design_1_i/sobel9_0/U0/sobel/sum_val_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x rise edge)    25.000    25.000 r  
    H16                                               0.000    25.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000    25.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883    25.883 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           1.162    27.045    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084    27.129 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    28.089    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    29.007 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=507, routed)         0.561    29.568    design_1_i/hdmi_rx_0/U0/clk_1x
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.659 r  design_1_i/hdmi_rx_0/U0/BUFG_dbg_inst/O
                         net (fo=278, routed)         1.485    31.143    design_1_i/sobel9_0/U0/sobel/clk
    SLICE_X26Y92                                                      r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[3]/C
                         clock pessimism              0.568    31.711    
                         clock uncertainty           -0.083    31.628    
    SLICE_X26Y92         FDCE (Recov_fdce_C_CLR)     -0.405    31.223    design_1_i/sobel9_0/U0/sobel/sum_val_reg[3]
  -------------------------------------------------------------------
                         required time                         31.223    
                         arrival time                         -11.551    
  -------------------------------------------------------------------
                         slack                                 19.672    

Slack (MET) :             19.672ns  (required time - arrival time)
  Source:                 design_1_i/sobel9_0/U0/rst_dalay_cnt/finished_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Destination:            design_1_i/sobel9_0/U0/sobel/sum_val_reg[5]/CLR
                            (recovery check against rising-edge clock clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_1x rise@25.000ns - clk_1x rise@0.000ns)
  Data Path Delay:        4.708ns  (logic 0.642ns (13.636%)  route 4.066ns (86.364%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.143ns = ( 31.143 - 25.000 ) 
    Source Clock Delay      (SCD):    6.843ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000     0.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.211    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.300 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.063     3.363    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=507, routed)         0.617     5.011    design_1_i/hdmi_rx_0/U0/clk_1x
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.112 r  design_1_i/hdmi_rx_0/U0/BUFG_dbg_inst/O
                         net (fo=278, routed)         1.731     6.843    design_1_i/sobel9_0/U0/rst_dalay_cnt/clk
    SLICE_X42Y82                                                      r  design_1_i/sobel9_0/U0/rst_dalay_cnt/finished_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y82         FDCE (Prop_fdce_C_Q)         0.518     7.361 r  design_1_i/sobel9_0/U0/rst_dalay_cnt/finished_reg/Q
                         net (fo=2, routed)           0.807     8.168    design_1_i/sobel9_0/U0/rst_dalay_cnt/ready
    SLICE_X42Y82         LUT1 (Prop_lut1_I0_O)        0.124     8.292 f  design_1_i/sobel9_0/U0/rst_dalay_cnt/out_value[7]_i_2/O
                         net (fo=118, routed)         3.259    11.551    design_1_i/sobel9_0/U0/sobel/AR[0]
    SLICE_X26Y92         FDCE                                         f  design_1_i/sobel9_0/U0/sobel/sum_val_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x rise edge)    25.000    25.000 r  
    H16                                               0.000    25.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000    25.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883    25.883 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           1.162    27.045    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084    27.129 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    28.089    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    29.007 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=507, routed)         0.561    29.568    design_1_i/hdmi_rx_0/U0/clk_1x
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.659 r  design_1_i/hdmi_rx_0/U0/BUFG_dbg_inst/O
                         net (fo=278, routed)         1.485    31.143    design_1_i/sobel9_0/U0/sobel/clk
    SLICE_X26Y92                                                      r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[5]/C
                         clock pessimism              0.568    31.711    
                         clock uncertainty           -0.083    31.628    
    SLICE_X26Y92         FDCE (Recov_fdce_C_CLR)     -0.405    31.223    design_1_i/sobel9_0/U0/sobel/sum_val_reg[5]
  -------------------------------------------------------------------
                         required time                         31.223    
                         arrival time                         -11.551    
  -------------------------------------------------------------------
                         slack                                 19.672    

Slack (MET) :             19.672ns  (required time - arrival time)
  Source:                 design_1_i/sobel9_0/U0/rst_dalay_cnt/finished_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Destination:            design_1_i/sobel9_0/U0/sobel/sum_val_reg[6]/CLR
                            (recovery check against rising-edge clock clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_1x rise@25.000ns - clk_1x rise@0.000ns)
  Data Path Delay:        4.708ns  (logic 0.642ns (13.636%)  route 4.066ns (86.364%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.143ns = ( 31.143 - 25.000 ) 
    Source Clock Delay      (SCD):    6.843ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000     0.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.211    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.300 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.063     3.363    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=507, routed)         0.617     5.011    design_1_i/hdmi_rx_0/U0/clk_1x
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.112 r  design_1_i/hdmi_rx_0/U0/BUFG_dbg_inst/O
                         net (fo=278, routed)         1.731     6.843    design_1_i/sobel9_0/U0/rst_dalay_cnt/clk
    SLICE_X42Y82                                                      r  design_1_i/sobel9_0/U0/rst_dalay_cnt/finished_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y82         FDCE (Prop_fdce_C_Q)         0.518     7.361 r  design_1_i/sobel9_0/U0/rst_dalay_cnt/finished_reg/Q
                         net (fo=2, routed)           0.807     8.168    design_1_i/sobel9_0/U0/rst_dalay_cnt/ready
    SLICE_X42Y82         LUT1 (Prop_lut1_I0_O)        0.124     8.292 f  design_1_i/sobel9_0/U0/rst_dalay_cnt/out_value[7]_i_2/O
                         net (fo=118, routed)         3.259    11.551    design_1_i/sobel9_0/U0/sobel/AR[0]
    SLICE_X26Y92         FDCE                                         f  design_1_i/sobel9_0/U0/sobel/sum_val_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x rise edge)    25.000    25.000 r  
    H16                                               0.000    25.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000    25.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883    25.883 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           1.162    27.045    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084    27.129 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    28.089    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    29.007 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=507, routed)         0.561    29.568    design_1_i/hdmi_rx_0/U0/clk_1x
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.659 r  design_1_i/hdmi_rx_0/U0/BUFG_dbg_inst/O
                         net (fo=278, routed)         1.485    31.143    design_1_i/sobel9_0/U0/sobel/clk
    SLICE_X26Y92                                                      r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[6]/C
                         clock pessimism              0.568    31.711    
                         clock uncertainty           -0.083    31.628    
    SLICE_X26Y92         FDCE (Recov_fdce_C_CLR)     -0.405    31.223    design_1_i/sobel9_0/U0/sobel/sum_val_reg[6]
  -------------------------------------------------------------------
                         required time                         31.223    
                         arrival time                         -11.551    
  -------------------------------------------------------------------
                         slack                                 19.672    

Slack (MET) :             19.814ns  (required time - arrival time)
  Source:                 design_1_i/sobel9_0/U0/rst_dalay_cnt/finished_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Destination:            design_1_i/sobel9_0/U0/sobel/out_value_reg[0]/CLR
                            (recovery check against rising-edge clock clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_1x rise@25.000ns - clk_1x rise@0.000ns)
  Data Path Delay:        4.566ns  (logic 0.642ns (14.060%)  route 3.924ns (85.940%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.143ns = ( 31.143 - 25.000 ) 
    Source Clock Delay      (SCD):    6.843ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000     0.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.211    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.300 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.063     3.363    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=507, routed)         0.617     5.011    design_1_i/hdmi_rx_0/U0/clk_1x
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.112 r  design_1_i/hdmi_rx_0/U0/BUFG_dbg_inst/O
                         net (fo=278, routed)         1.731     6.843    design_1_i/sobel9_0/U0/rst_dalay_cnt/clk
    SLICE_X42Y82                                                      r  design_1_i/sobel9_0/U0/rst_dalay_cnt/finished_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y82         FDCE (Prop_fdce_C_Q)         0.518     7.361 r  design_1_i/sobel9_0/U0/rst_dalay_cnt/finished_reg/Q
                         net (fo=2, routed)           0.807     8.168    design_1_i/sobel9_0/U0/rst_dalay_cnt/ready
    SLICE_X42Y82         LUT1 (Prop_lut1_I0_O)        0.124     8.292 f  design_1_i/sobel9_0/U0/rst_dalay_cnt/out_value[7]_i_2/O
                         net (fo=118, routed)         3.117    11.409    design_1_i/sobel9_0/U0/sobel/AR[0]
    SLICE_X26Y91         FDCE                                         f  design_1_i/sobel9_0/U0/sobel/out_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x rise edge)    25.000    25.000 r  
    H16                                               0.000    25.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000    25.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883    25.883 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           1.162    27.045    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084    27.129 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    28.089    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    29.007 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=507, routed)         0.561    29.568    design_1_i/hdmi_rx_0/U0/clk_1x
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.659 r  design_1_i/hdmi_rx_0/U0/BUFG_dbg_inst/O
                         net (fo=278, routed)         1.485    31.143    design_1_i/sobel9_0/U0/sobel/clk
    SLICE_X26Y91                                                      r  design_1_i/sobel9_0/U0/sobel/out_value_reg[0]/C
                         clock pessimism              0.568    31.711    
                         clock uncertainty           -0.083    31.628    
    SLICE_X26Y91         FDCE (Recov_fdce_C_CLR)     -0.405    31.223    design_1_i/sobel9_0/U0/sobel/out_value_reg[0]
  -------------------------------------------------------------------
                         required time                         31.223    
                         arrival time                         -11.409    
  -------------------------------------------------------------------
                         slack                                 19.814    

Slack (MET) :             19.829ns  (required time - arrival time)
  Source:                 design_1_i/sobel9_0/U0/rst_dalay_cnt/finished_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Destination:            design_1_i/sobel9_0/U0/reg32_reg[1]/CLR
                            (recovery check against rising-edge clock clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_1x rise@25.000ns - clk_1x rise@0.000ns)
  Data Path Delay:        4.546ns  (logic 0.642ns (14.121%)  route 3.904ns (85.879%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.139ns = ( 31.139 - 25.000 ) 
    Source Clock Delay      (SCD):    6.843ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000     0.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.211    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.300 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.063     3.363    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=507, routed)         0.617     5.011    design_1_i/hdmi_rx_0/U0/clk_1x
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.112 r  design_1_i/hdmi_rx_0/U0/BUFG_dbg_inst/O
                         net (fo=278, routed)         1.731     6.843    design_1_i/sobel9_0/U0/rst_dalay_cnt/clk
    SLICE_X42Y82                                                      r  design_1_i/sobel9_0/U0/rst_dalay_cnt/finished_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y82         FDCE (Prop_fdce_C_Q)         0.518     7.361 r  design_1_i/sobel9_0/U0/rst_dalay_cnt/finished_reg/Q
                         net (fo=2, routed)           0.807     8.168    design_1_i/sobel9_0/U0/rst_dalay_cnt/ready
    SLICE_X42Y82         LUT1 (Prop_lut1_I0_O)        0.124     8.292 f  design_1_i/sobel9_0/U0/rst_dalay_cnt/out_value[7]_i_2/O
                         net (fo=118, routed)         3.097    11.390    design_1_i/sobel9_0/U0/n_1_rst_dalay_cnt
    SLICE_X26Y86         FDCE                                         f  design_1_i/sobel9_0/U0/reg32_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x rise edge)    25.000    25.000 r  
    H16                                               0.000    25.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000    25.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883    25.883 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           1.162    27.045    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084    27.129 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    28.089    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    29.007 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=507, routed)         0.561    29.568    design_1_i/hdmi_rx_0/U0/clk_1x
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.659 r  design_1_i/hdmi_rx_0/U0/BUFG_dbg_inst/O
                         net (fo=278, routed)         1.481    31.139    design_1_i/sobel9_0/U0/clk
    SLICE_X26Y86                                                      r  design_1_i/sobel9_0/U0/reg32_reg[1]/C
                         clock pessimism              0.568    31.707    
                         clock uncertainty           -0.083    31.624    
    SLICE_X26Y86         FDCE (Recov_fdce_C_CLR)     -0.405    31.219    design_1_i/sobel9_0/U0/reg32_reg[1]
  -------------------------------------------------------------------
                         required time                         31.219    
                         arrival time                         -11.390    
  -------------------------------------------------------------------
                         slack                                 19.829    

Slack (MET) :             19.829ns  (required time - arrival time)
  Source:                 design_1_i/sobel9_0/U0/rst_dalay_cnt/finished_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Destination:            design_1_i/sobel9_0/U0/reg32_reg[2]/CLR
                            (recovery check against rising-edge clock clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_1x rise@25.000ns - clk_1x rise@0.000ns)
  Data Path Delay:        4.546ns  (logic 0.642ns (14.121%)  route 3.904ns (85.879%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.139ns = ( 31.139 - 25.000 ) 
    Source Clock Delay      (SCD):    6.843ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000     0.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.211    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.300 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.063     3.363    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=507, routed)         0.617     5.011    design_1_i/hdmi_rx_0/U0/clk_1x
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.112 r  design_1_i/hdmi_rx_0/U0/BUFG_dbg_inst/O
                         net (fo=278, routed)         1.731     6.843    design_1_i/sobel9_0/U0/rst_dalay_cnt/clk
    SLICE_X42Y82                                                      r  design_1_i/sobel9_0/U0/rst_dalay_cnt/finished_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y82         FDCE (Prop_fdce_C_Q)         0.518     7.361 r  design_1_i/sobel9_0/U0/rst_dalay_cnt/finished_reg/Q
                         net (fo=2, routed)           0.807     8.168    design_1_i/sobel9_0/U0/rst_dalay_cnt/ready
    SLICE_X42Y82         LUT1 (Prop_lut1_I0_O)        0.124     8.292 f  design_1_i/sobel9_0/U0/rst_dalay_cnt/out_value[7]_i_2/O
                         net (fo=118, routed)         3.097    11.390    design_1_i/sobel9_0/U0/n_1_rst_dalay_cnt
    SLICE_X26Y86         FDCE                                         f  design_1_i/sobel9_0/U0/reg32_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x rise edge)    25.000    25.000 r  
    H16                                               0.000    25.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000    25.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883    25.883 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           1.162    27.045    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084    27.129 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    28.089    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    29.007 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=507, routed)         0.561    29.568    design_1_i/hdmi_rx_0/U0/clk_1x
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.659 r  design_1_i/hdmi_rx_0/U0/BUFG_dbg_inst/O
                         net (fo=278, routed)         1.481    31.139    design_1_i/sobel9_0/U0/clk
    SLICE_X26Y86                                                      r  design_1_i/sobel9_0/U0/reg32_reg[2]/C
                         clock pessimism              0.568    31.707    
                         clock uncertainty           -0.083    31.624    
    SLICE_X26Y86         FDCE (Recov_fdce_C_CLR)     -0.405    31.219    design_1_i/sobel9_0/U0/reg32_reg[2]
  -------------------------------------------------------------------
                         required time                         31.219    
                         arrival time                         -11.390    
  -------------------------------------------------------------------
                         slack                                 19.829    

Slack (MET) :             19.829ns  (required time - arrival time)
  Source:                 design_1_i/sobel9_0/U0/rst_dalay_cnt/finished_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Destination:            design_1_i/sobel9_0/U0/reg33_reg[1]/CLR
                            (recovery check against rising-edge clock clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_1x rise@25.000ns - clk_1x rise@0.000ns)
  Data Path Delay:        4.546ns  (logic 0.642ns (14.121%)  route 3.904ns (85.879%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.139ns = ( 31.139 - 25.000 ) 
    Source Clock Delay      (SCD):    6.843ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000     0.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.211    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.300 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.063     3.363    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=507, routed)         0.617     5.011    design_1_i/hdmi_rx_0/U0/clk_1x
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.112 r  design_1_i/hdmi_rx_0/U0/BUFG_dbg_inst/O
                         net (fo=278, routed)         1.731     6.843    design_1_i/sobel9_0/U0/rst_dalay_cnt/clk
    SLICE_X42Y82                                                      r  design_1_i/sobel9_0/U0/rst_dalay_cnt/finished_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y82         FDCE (Prop_fdce_C_Q)         0.518     7.361 r  design_1_i/sobel9_0/U0/rst_dalay_cnt/finished_reg/Q
                         net (fo=2, routed)           0.807     8.168    design_1_i/sobel9_0/U0/rst_dalay_cnt/ready
    SLICE_X42Y82         LUT1 (Prop_lut1_I0_O)        0.124     8.292 f  design_1_i/sobel9_0/U0/rst_dalay_cnt/out_value[7]_i_2/O
                         net (fo=118, routed)         3.097    11.390    design_1_i/sobel9_0/U0/n_1_rst_dalay_cnt
    SLICE_X26Y86         FDCE                                         f  design_1_i/sobel9_0/U0/reg33_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x rise edge)    25.000    25.000 r  
    H16                                               0.000    25.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000    25.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883    25.883 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           1.162    27.045    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084    27.129 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    28.089    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    29.007 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=507, routed)         0.561    29.568    design_1_i/hdmi_rx_0/U0/clk_1x
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.659 r  design_1_i/hdmi_rx_0/U0/BUFG_dbg_inst/O
                         net (fo=278, routed)         1.481    31.139    design_1_i/sobel9_0/U0/clk
    SLICE_X26Y86                                                      r  design_1_i/sobel9_0/U0/reg33_reg[1]/C
                         clock pessimism              0.568    31.707    
                         clock uncertainty           -0.083    31.624    
    SLICE_X26Y86         FDCE (Recov_fdce_C_CLR)     -0.405    31.219    design_1_i/sobel9_0/U0/reg33_reg[1]
  -------------------------------------------------------------------
                         required time                         31.219    
                         arrival time                         -11.390    
  -------------------------------------------------------------------
                         slack                                 19.829    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Destination:            design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gpfs.prog_full_i_reg/PRE
                            (removal check against rising-edge clock clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x rise@0.000ns - clk_1x rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.198%)  route 0.238ns (62.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.922ns
    Source Clock Delay      (SCD):    2.340ns
    Clock Pessimism Removal (CPR):    0.569ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000     0.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.887    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.938 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.363     1.301    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=507, routed)         0.188     1.759    design_1_i/hdmi_rx_0/U0/clk_1x
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.785 r  design_1_i/hdmi_rx_0/U0/BUFG_dbg_inst/O
                         net (fo=278, routed)         0.555     2.340    design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X35Y84                                                      r  design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y84         FDPE (Prop_fdpe_C_Q)         0.141     2.481 f  design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.238     2.719    design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/rst_d2
    SLICE_X34Y84         FDPE                                         f  design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gpfs.prog_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000     0.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.975    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     1.029 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.402     1.431    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=507, routed)         0.208     2.070    design_1_i/hdmi_rx_0/U0/clk_1x
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.099 r  design_1_i/hdmi_rx_0/U0/BUFG_dbg_inst/O
                         net (fo=278, routed)         0.823     2.922    design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/clk
    SLICE_X34Y84                                                      r  design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gpfs.prog_full_i_reg/C
                         clock pessimism             -0.569     2.353    
    SLICE_X34Y84         FDPE (Remov_fdpe_C_PRE)     -0.071     2.282    design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gpfs.prog_full_i_reg
  -------------------------------------------------------------------
                         required time                         -2.282    
                         arrival time                           2.719    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Destination:            design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x rise@0.000ns - clk_1x rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.198%)  route 0.238ns (62.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.922ns
    Source Clock Delay      (SCD):    2.340ns
    Clock Pessimism Removal (CPR):    0.569ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000     0.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.887    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.938 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.363     1.301    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=507, routed)         0.188     1.759    design_1_i/hdmi_rx_0/U0/clk_1x
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.785 r  design_1_i/hdmi_rx_0/U0/BUFG_dbg_inst/O
                         net (fo=278, routed)         0.555     2.340    design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X35Y84                                                      r  design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y84         FDPE (Prop_fdpe_C_Q)         0.141     2.481 f  design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.238     2.719    design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/rst_d2
    SLICE_X34Y84         FDPE                                         f  design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000     0.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.975    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     1.029 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.402     1.431    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=507, routed)         0.208     2.070    design_1_i/hdmi_rx_0/U0/clk_1x
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.099 r  design_1_i/hdmi_rx_0/U0/BUFG_dbg_inst/O
                         net (fo=278, routed)         0.823     2.922    design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X34Y84                                                      r  design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.569     2.353    
    SLICE_X34Y84         FDPE (Remov_fdpe_C_PRE)     -0.071     2.282    design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.282    
                         arrival time                           2.719    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 design_1_i/sobel9_0/U0/fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Destination:            design_1_i/sobel9_0/U0/fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gpfs.prog_full_i_reg/PRE
                            (removal check against rising-edge clock clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x rise@0.000ns - clk_1x rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.187%)  route 0.238ns (62.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.920ns
    Source Clock Delay      (SCD):    2.338ns
    Clock Pessimism Removal (CPR):    0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000     0.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.887    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.938 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.363     1.301    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=507, routed)         0.188     1.759    design_1_i/hdmi_rx_0/U0/clk_1x
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.785 r  design_1_i/hdmi_rx_0/U0/BUFG_dbg_inst/O
                         net (fo=278, routed)         0.553     2.338    design_1_i/sobel9_0/U0/fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y82                                                      r  design_1_i/sobel9_0/U0/fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y82         FDPE (Prop_fdpe_C_Q)         0.141     2.479 f  design_1_i/sobel9_0/U0/fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.238     2.717    design_1_i/sobel9_0/U0/fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/rst_d2
    SLICE_X31Y83         FDPE                                         f  design_1_i/sobel9_0/U0/fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gpfs.prog_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000     0.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.975    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     1.029 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.402     1.431    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=507, routed)         0.208     2.070    design_1_i/hdmi_rx_0/U0/clk_1x
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.099 r  design_1_i/hdmi_rx_0/U0/BUFG_dbg_inst/O
                         net (fo=278, routed)         0.821     2.920    design_1_i/sobel9_0/U0/fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/clk
    SLICE_X31Y83                                                      r  design_1_i/sobel9_0/U0/fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gpfs.prog_full_i_reg/C
                         clock pessimism             -0.567     2.353    
    SLICE_X31Y83         FDPE (Remov_fdpe_C_PRE)     -0.095     2.258    design_1_i/sobel9_0/U0/fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gpfs.prog_full_i_reg
  -------------------------------------------------------------------
                         required time                         -2.258    
                         arrival time                           2.717    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 design_1_i/sobel9_0/U0/fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Destination:            design_1_i/sobel9_0/U0/fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x rise@0.000ns - clk_1x rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.187%)  route 0.238ns (62.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.920ns
    Source Clock Delay      (SCD):    2.338ns
    Clock Pessimism Removal (CPR):    0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000     0.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.887    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.938 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.363     1.301    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=507, routed)         0.188     1.759    design_1_i/hdmi_rx_0/U0/clk_1x
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.785 r  design_1_i/hdmi_rx_0/U0/BUFG_dbg_inst/O
                         net (fo=278, routed)         0.553     2.338    design_1_i/sobel9_0/U0/fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y82                                                      r  design_1_i/sobel9_0/U0/fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y82         FDPE (Prop_fdpe_C_Q)         0.141     2.479 f  design_1_i/sobel9_0/U0/fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.238     2.717    design_1_i/sobel9_0/U0/fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/rst_d2
    SLICE_X31Y83         FDPE                                         f  design_1_i/sobel9_0/U0/fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000     0.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.975    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     1.029 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.402     1.431    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=507, routed)         0.208     2.070    design_1_i/hdmi_rx_0/U0/clk_1x
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.099 r  design_1_i/hdmi_rx_0/U0/BUFG_dbg_inst/O
                         net (fo=278, routed)         0.821     2.920    design_1_i/sobel9_0/U0/fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X31Y83                                                      r  design_1_i/sobel9_0/U0/fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.567     2.353    
    SLICE_X31Y83         FDPE (Remov_fdpe_C_PRE)     -0.095     2.258    design_1_i/sobel9_0/U0/fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.258    
                         arrival time                           2.717    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 design_1_i/sobel9_0/U0/fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Destination:            design_1_i/sobel9_0/U0/fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x rise@0.000ns - clk_1x rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.209ns (45.076%)  route 0.255ns (54.924%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.915ns
    Source Clock Delay      (SCD):    2.334ns
    Clock Pessimism Removal (CPR):    0.568ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000     0.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.887    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.938 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.363     1.301    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=507, routed)         0.188     1.759    design_1_i/hdmi_rx_0/U0/clk_1x
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.785 r  design_1_i/hdmi_rx_0/U0/BUFG_dbg_inst/O
                         net (fo=278, routed)         0.549     2.334    design_1_i/sobel9_0/U0/fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X30Y78                                                      r  design_1_i/sobel9_0/U0/fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y78         FDRE (Prop_fdre_C_Q)         0.164     2.498 r  design_1_i/sobel9_0/U0/fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.082     2.580    design_1_i/sobel9_0/U0/fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X31Y78         LUT2 (Prop_lut2_I1_O)        0.045     2.625 f  design_1_i/sobel9_0/U0/fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=1, routed)           0.173     2.798    design_1_i/sobel9_0/U0/fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1
    SLICE_X31Y78         FDPE                                         f  design_1_i/sobel9_0/U0/fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000     0.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.975    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     1.029 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.402     1.431    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=507, routed)         0.208     2.070    design_1_i/hdmi_rx_0/U0/clk_1x
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.099 r  design_1_i/hdmi_rx_0/U0/BUFG_dbg_inst/O
                         net (fo=278, routed)         0.816     2.915    design_1_i/sobel9_0/U0/fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y78                                                      r  design_1_i/sobel9_0/U0/fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism             -0.568     2.347    
    SLICE_X31Y78         FDPE (Remov_fdpe_C_PRE)     -0.095     2.252    design_1_i/sobel9_0/U0/fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.252    
                         arrival time                           2.798    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.565ns  (arrival time - required time)
  Source:                 design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Destination:            design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x rise@0.000ns - clk_1x rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.227ns (42.949%)  route 0.302ns (57.051%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.923ns
    Source Clock Delay      (SCD):    2.340ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000     0.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.887    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.938 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.363     1.301    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=507, routed)         0.188     1.759    design_1_i/hdmi_rx_0/U0/clk_1x
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.785 r  design_1_i/hdmi_rx_0/U0/BUFG_dbg_inst/O
                         net (fo=278, routed)         0.555     2.340    design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y86                                                      r  design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y86         FDPE (Prop_fdpe_C_Q)         0.128     2.468 f  design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=2, routed)           0.070     2.538    design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X33Y86         LUT2 (Prop_lut2_I0_O)        0.099     2.637 f  design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.231     2.869    design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X34Y86         FDPE                                         f  design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000     0.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.975    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     1.029 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.402     1.431    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=507, routed)         0.208     2.070    design_1_i/hdmi_rx_0/U0/clk_1x
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.099 r  design_1_i/hdmi_rx_0/U0/BUFG_dbg_inst/O
                         net (fo=278, routed)         0.824     2.923    design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X34Y86                                                      r  design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.548     2.375    
    SLICE_X34Y86         FDPE (Remov_fdpe_C_PRE)     -0.071     2.304    design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.304    
                         arrival time                           2.869    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.565ns  (arrival time - required time)
  Source:                 design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Destination:            design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x rise@0.000ns - clk_1x rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.227ns (42.949%)  route 0.302ns (57.051%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.923ns
    Source Clock Delay      (SCD):    2.340ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000     0.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.887    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.938 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.363     1.301    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=507, routed)         0.188     1.759    design_1_i/hdmi_rx_0/U0/clk_1x
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.785 r  design_1_i/hdmi_rx_0/U0/BUFG_dbg_inst/O
                         net (fo=278, routed)         0.555     2.340    design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y86                                                      r  design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y86         FDPE (Prop_fdpe_C_Q)         0.128     2.468 f  design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=2, routed)           0.070     2.538    design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X33Y86         LUT2 (Prop_lut2_I0_O)        0.099     2.637 f  design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.231     2.869    design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X34Y86         FDPE                                         f  design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000     0.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.975    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     1.029 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.402     1.431    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=507, routed)         0.208     2.070    design_1_i/hdmi_rx_0/U0/clk_1x
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.099 r  design_1_i/hdmi_rx_0/U0/BUFG_dbg_inst/O
                         net (fo=278, routed)         0.824     2.923    design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X34Y86                                                      r  design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.548     2.375    
    SLICE_X34Y86         FDPE (Remov_fdpe_C_PRE)     -0.071     2.304    design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.304    
                         arrival time                           2.869    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.573ns  (arrival time - required time)
  Source:                 design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Destination:            design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x rise@0.000ns - clk_1x rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.186ns (36.140%)  route 0.329ns (63.860%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.917ns
    Source Clock Delay      (SCD):    2.335ns
    Clock Pessimism Removal (CPR):    0.569ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000     0.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.887    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.938 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.363     1.301    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=507, routed)         0.188     1.759    design_1_i/hdmi_rx_0/U0/clk_1x
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.785 r  design_1_i/hdmi_rx_0/U0/BUFG_dbg_inst/O
                         net (fo=278, routed)         0.550     2.335    design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X35Y79                                                      r  design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y79         FDRE (Prop_fdre_C_Q)         0.141     2.476 r  design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.156     2.632    design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X35Y79         LUT2 (Prop_lut2_I1_O)        0.045     2.677 f  design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=1, routed)           0.173     2.850    design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1
    SLICE_X34Y79         FDPE                                         f  design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000     0.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.975    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     1.029 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.402     1.431    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=507, routed)         0.208     2.070    design_1_i/hdmi_rx_0/U0/clk_1x
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.099 r  design_1_i/hdmi_rx_0/U0/BUFG_dbg_inst/O
                         net (fo=278, routed)         0.818     2.917    design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X34Y79                                                      r  design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism             -0.569     2.348    
    SLICE_X34Y79         FDPE (Remov_fdpe_C_PRE)     -0.071     2.277    design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.277    
                         arrival time                           2.850    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.679ns  (arrival time - required time)
  Source:                 design_1_i/hdmi_rx_0/U0/BlueDecoder/fStartCnt_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Destination:            design_1_i/hdmi_rx_0/U0/BlueDecoder/PhaseAlignment/cstate_reg[10]/CLR
                            (removal check against rising-edge clock clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x rise@0.000ns - clk_1x rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.209ns (34.647%)  route 0.394ns (65.353%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000     0.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.887    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.938 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.363     1.301    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=507, routed)         0.261     1.832    design_1_i/hdmi_rx_0/U0/BlueDecoder/clk_1x
    SLICE_X42Y88                                                      r  design_1_i/hdmi_rx_0/U0/BlueDecoder/fStartCnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDRE (Prop_fdre_C_Q)         0.164     1.996 f  design_1_i/hdmi_rx_0/U0/BlueDecoder/fStartCnt_reg/Q
                         net (fo=4, routed)           0.275     2.272    design_1_i/hdmi_rx_0/U0/BlueDecoder/PhaseAlignment/I2
    SLICE_X41Y88         LUT2 (Prop_lut2_I0_O)        0.045     2.317 f  design_1_i/hdmi_rx_0/U0/BlueDecoder/PhaseAlignment/psinc_cnt_en_i_2/O
                         net (fo=69, routed)          0.119     2.436    design_1_i/hdmi_rx_0/U0/BlueDecoder/PhaseAlignment/n_0_psinc_cnt_en_i_2
    SLICE_X41Y88         FDCE                                         f  design_1_i/hdmi_rx_0/U0/BlueDecoder/PhaseAlignment/cstate_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000     0.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.975    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     1.029 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.402     1.431    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=507, routed)         0.298     2.160    design_1_i/hdmi_rx_0/U0/BlueDecoder/PhaseAlignment/clk_1x
    SLICE_X41Y88                                                      r  design_1_i/hdmi_rx_0/U0/BlueDecoder/PhaseAlignment/cstate_reg[10]/C
                         clock pessimism             -0.311     1.848    
    SLICE_X41Y88         FDCE (Remov_fdce_C_CLR)     -0.092     1.756    design_1_i/hdmi_rx_0/U0/BlueDecoder/PhaseAlignment/cstate_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           2.436    
  -------------------------------------------------------------------
                         slack                                  0.679    

Slack (MET) :             0.679ns  (arrival time - required time)
  Source:                 design_1_i/hdmi_rx_0/U0/BlueDecoder/fStartCnt_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Destination:            design_1_i/hdmi_rx_0/U0/BlueDecoder/PhaseAlignment/cstate_reg[9]/CLR
                            (removal check against rising-edge clock clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x rise@0.000ns - clk_1x rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.209ns (34.647%)  route 0.394ns (65.353%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000     0.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.887    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.938 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.363     1.301    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=507, routed)         0.261     1.832    design_1_i/hdmi_rx_0/U0/BlueDecoder/clk_1x
    SLICE_X42Y88                                                      r  design_1_i/hdmi_rx_0/U0/BlueDecoder/fStartCnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDRE (Prop_fdre_C_Q)         0.164     1.996 f  design_1_i/hdmi_rx_0/U0/BlueDecoder/fStartCnt_reg/Q
                         net (fo=4, routed)           0.275     2.272    design_1_i/hdmi_rx_0/U0/BlueDecoder/PhaseAlignment/I2
    SLICE_X41Y88         LUT2 (Prop_lut2_I0_O)        0.045     2.317 f  design_1_i/hdmi_rx_0/U0/BlueDecoder/PhaseAlignment/psinc_cnt_en_i_2/O
                         net (fo=69, routed)          0.119     2.436    design_1_i/hdmi_rx_0/U0/BlueDecoder/PhaseAlignment/n_0_psinc_cnt_en_i_2
    SLICE_X41Y88         FDCE                                         f  design_1_i/hdmi_rx_0/U0/BlueDecoder/PhaseAlignment/cstate_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000     0.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.975    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     1.029 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.402     1.431    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=507, routed)         0.298     2.160    design_1_i/hdmi_rx_0/U0/BlueDecoder/PhaseAlignment/clk_1x
    SLICE_X41Y88                                                      r  design_1_i/hdmi_rx_0/U0/BlueDecoder/PhaseAlignment/cstate_reg[9]/C
                         clock pessimism             -0.311     1.848    
    SLICE_X41Y88         FDCE (Remov_fdce_C_CLR)     -0.092     1.756    design_1_i/hdmi_rx_0/U0/BlueDecoder/PhaseAlignment/cstate_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           2.436    
  -------------------------------------------------------------------
                         slack                                  0.679    





