# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 linux_x86_64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do SIFO_Lab_4_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Copying /home/dimuki_ken/Quartus/Installed_21.1/questa_fse/linux_x86_64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/dimuki_ken/Quartus/Projects/SIFO_Lab_4/src {/home/dimuki_ken/Quartus/Projects/SIFO_Lab_4/src/processor.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 18:52:17 on Dec 20,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/dimuki_ken/Quartus/Projects/SIFO_Lab_4/src" /home/dimuki_ken/Quartus/Projects/SIFO_Lab_4/src/processor.v 
# -- Compiling module ROM
# -- Compiling module RAM
# -- Compiling module wire_hz
# -- Compiling module processor
# 
# Top level modules:
# 	processor
# End time: 18:52:17 on Dec 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+/home/dimuki_ken/Quartus/Projects/SIFO_Lab_4/src_testbenches {/home/dimuki_ken/Quartus/Projects/SIFO_Lab_4/src_testbenches/processor_testbench.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 18:52:17 on Dec 20,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/dimuki_ken/Quartus/Projects/SIFO_Lab_4/src_testbenches" /home/dimuki_ken/Quartus/Projects/SIFO_Lab_4/src_testbenches/processor_testbench.v 
# -- Compiling module ROM
# -- Compiling module RAM
# -- Compiling module wire_hz
# -- Compiling module processor
# -- Compiling module processor_testbench
# 
# Top level modules:
# 	processor_testbench
# End time: 18:52:17 on Dec 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  processor_testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" processor_testbench 
# Start time: 18:52:17 on Dec 20,2022
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in module "processor(fast)".
# Loading work.processor_testbench(fast)
# Loading work.processor(fast)
# Loading work.ROM(fast)
# Loading work.RAM(fast)
# Loading work.RAM(fast__1)
# Loading work.wire_hz(fast)
# Loading work.wire_hz(fast__1)
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (16) for port 'in_data'. The port definition is at: /home/dimuki_ken/Quartus/Projects/SIFO_Lab_4/src_testbenches/../src/wire_hz.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/boje/hz_data_out_ir File: /home/dimuki_ken/Quartus/Projects/SIFO_Lab_4/src_testbenches/../src/processor.v Line: 87
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (4) for port 'out_data'. The port definition is at: /home/dimuki_ken/Quartus/Projects/SIFO_Lab_4/src_testbenches/../src/wire_hz.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/boje/hz_addr_out_ir_1310 File: /home/dimuki_ken/Quartus/Projects/SIFO_Lab_4/src_testbenches/../src/processor.v Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 'out_data'. The port definition is at: /home/dimuki_ken/Quartus/Projects/SIFO_Lab_4/src_testbenches/../src/wire_hz.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/boje/hz_addr_out_ram File: /home/dimuki_ken/Quartus/Projects/SIFO_Lab_4/src_testbenches/../src/processor.v Line: 111
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 'out_data'. The port definition is at: /home/dimuki_ken/Quartus/Projects/SIFO_Lab_4/src_testbenches/../src/wire_hz.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/boje/hz_addr_out_reg File: /home/dimuki_ken/Quartus/Projects/SIFO_Lab_4/src_testbenches/../src/processor.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (4) for port 'out_data'. The port definition is at: /home/dimuki_ken/Quartus/Projects/SIFO_Lab_4/src_testbenches/../src/wire_hz.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/boje/hz_addr_out_ir_90 File: /home/dimuki_ken/Quartus/Projects/SIFO_Lab_4/src_testbenches/../src/processor.v Line: 113
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 'in_data'. The port definition is at: /home/dimuki_ken/Quartus/Projects/SIFO_Lab_4/src_testbenches/../src/wire_hz.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/boje/hz_addr_in_ram File: /home/dimuki_ken/Quartus/Projects/SIFO_Lab_4/src_testbenches/../src/processor.v Line: 125
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 'out_data'. The port definition is at: /home/dimuki_ken/Quartus/Projects/SIFO_Lab_4/src_testbenches/../src/wire_hz.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/boje/hz_addr_in_ram File: /home/dimuki_ken/Quartus/Projects/SIFO_Lab_4/src_testbenches/../src/processor.v Line: 125
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 'in_data'. The port definition is at: /home/dimuki_ken/Quartus/Projects/SIFO_Lab_4/src_testbenches/../src/wire_hz.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/boje/hz_addr_in_reg File: /home/dimuki_ken/Quartus/Projects/SIFO_Lab_4/src_testbenches/../src/processor.v Line: 126
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 'out_data'. The port definition is at: /home/dimuki_ken/Quartus/Projects/SIFO_Lab_4/src_testbenches/../src/wire_hz.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/boje/hz_addr_in_reg File: /home/dimuki_ken/Quartus/Projects/SIFO_Lab_4/src_testbenches/../src/processor.v Line: 126
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : /home/dimuki_ken/Quartus/Projects/SIFO_Lab_4/src_testbenches/processor_testbench.v(58)
#    Time: 160 ns  Iteration: 0  Instance: /processor_testbench
# Break in NamedBeginStat main at /home/dimuki_ken/Quartus/Projects/SIFO_Lab_4/src_testbenches/processor_testbench.v line 58
add wave -position end  sim:/processor_testbench/boje/ip_reg
add wave -position end  sim:/processor_testbench/boje/ir_reg
add wave -position end  sim:/processor_testbench/boje/flags_reg
add wave -position end  sim:/processor_testbench/boje/general_data_bus
add wave -position end  sim:/processor_testbench/boje/general_addr_bus
add wave -position end  sim:/processor_testbench/boje/mux_data_in
add wave -position end  sim:/processor_testbench/boje/mux_data_out
add wave -position end  sim:/processor_testbench/boje/mux_addr_in
add wave -position end  sim:/processor_testbench/boje/mux_addr_out
add wave -position end  sim:/processor_testbench/boje/cur_state
add wave -position end  sim:/processor_testbench/boje/proc_rom/memory
add wave -position end  sim:/processor_testbench/boje/proc_ram/memory
add wave -position end  sim:/processor_testbench/boje/registers_file/memory
restart
# Closing VCD file "processor_testbench.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.processor_testbench(fast)
# Loading work.processor(fast)
# Loading work.ROM(fast)
# Loading work.RAM(fast)
# Loading work.RAM(fast__1)
# Loading work.wire_hz(fast)
# Loading work.wire_hz(fast__1)
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (16) for port 'in_data'. The port definition is at: /home/dimuki_ken/Quartus/Projects/SIFO_Lab_4/src_testbenches/../src/wire_hz.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/boje/hz_data_out_ir File: /home/dimuki_ken/Quartus/Projects/SIFO_Lab_4/src_testbenches/../src/processor.v Line: 87
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (4) for port 'out_data'. The port definition is at: /home/dimuki_ken/Quartus/Projects/SIFO_Lab_4/src_testbenches/../src/wire_hz.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/boje/hz_addr_out_ir_1310 File: /home/dimuki_ken/Quartus/Projects/SIFO_Lab_4/src_testbenches/../src/processor.v Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 'out_data'. The port definition is at: /home/dimuki_ken/Quartus/Projects/SIFO_Lab_4/src_testbenches/../src/wire_hz.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/boje/hz_addr_out_ram File: /home/dimuki_ken/Quartus/Projects/SIFO_Lab_4/src_testbenches/../src/processor.v Line: 111
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 'out_data'. The port definition is at: /home/dimuki_ken/Quartus/Projects/SIFO_Lab_4/src_testbenches/../src/wire_hz.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/boje/hz_addr_out_reg File: /home/dimuki_ken/Quartus/Projects/SIFO_Lab_4/src_testbenches/../src/processor.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (4) for port 'out_data'. The port definition is at: /home/dimuki_ken/Quartus/Projects/SIFO_Lab_4/src_testbenches/../src/wire_hz.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/boje/hz_addr_out_ir_90 File: /home/dimuki_ken/Quartus/Projects/SIFO_Lab_4/src_testbenches/../src/processor.v Line: 113
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 'in_data'. The port definition is at: /home/dimuki_ken/Quartus/Projects/SIFO_Lab_4/src_testbenches/../src/wire_hz.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/boje/hz_addr_in_ram File: /home/dimuki_ken/Quartus/Projects/SIFO_Lab_4/src_testbenches/../src/processor.v Line: 125
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 'out_data'. The port definition is at: /home/dimuki_ken/Quartus/Projects/SIFO_Lab_4/src_testbenches/../src/wire_hz.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/boje/hz_addr_in_ram File: /home/dimuki_ken/Quartus/Projects/SIFO_Lab_4/src_testbenches/../src/processor.v Line: 125
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 'in_data'. The port definition is at: /home/dimuki_ken/Quartus/Projects/SIFO_Lab_4/src_testbenches/../src/wire_hz.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/boje/hz_addr_in_reg File: /home/dimuki_ken/Quartus/Projects/SIFO_Lab_4/src_testbenches/../src/processor.v Line: 126
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 'out_data'. The port definition is at: /home/dimuki_ken/Quartus/Projects/SIFO_Lab_4/src_testbenches/../src/wire_hz.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/boje/hz_addr_in_reg File: /home/dimuki_ken/Quartus/Projects/SIFO_Lab_4/src_testbenches/../src/processor.v Line: 126
run -all
# ** Note: $stop    : /home/dimuki_ken/Quartus/Projects/SIFO_Lab_4/src_testbenches/processor_testbench.v(58)
#    Time: 160 ns  Iteration: 0  Instance: /processor_testbench
# Break in NamedBeginStat main at /home/dimuki_ken/Quartus/Projects/SIFO_Lab_4/src_testbenches/processor_testbench.v line 58
# End time: 19:10:44 on Dec 20,2022, Elapsed time: 0:18:27
# Errors: 0, Warnings: 9
