Generated by Fabric Compiler ( version 2022.2-SP6.4 <build 146967> ) at Fri Nov 14 10:58:17 2025


Cell Usage:
GTP_DFF_C                    25 uses
GTP_DFF_CE                    3 uses
GTP_DFF_PE                    1 use
GTP_GRS                       1 use
GTP_INV                       1 use
GTP_LUT1                      5 uses
GTP_LUT5                      1 use
GTP_LUT6                      4 uses
GTP_LUT6CARRY                24 uses
GTP_LUT6D                     6 uses

I/O ports: 6
GTP_INBUF                   2 uses
GTP_OUTBUF                  4 uses

Mapping Summary:
Total LUTs: 40 of 17800 (0.22%)
	LUTs as dram: 0 of 5500 (0.00%)
	LUTs as logic: 40
Total Registers: 29 of 35600 (0.08%)
Total Latches: 0

DRM36K/FIFO:
Total DRM = 0.0 of 55 (0.00%)

APMs:
Total APMs = 0.00 of 80 (0.00%)

Total I/O ports = 6 of 150 (4.00%)


Overview of Control Sets:

Number of unique control sets : 2

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 0        | 0                 0
  [2, 4)      | 0        | 0                 0
  [4, 6)      | 1        | 0                 1
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 0        | 0                 0
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 1        | 0                 1
--------------------------------------------------------------
  The maximum fanout: 25
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                25
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                4
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

View the details of control sets in the file led_test_controlsets.txt.


Device Utilization Summary Of Each Module:
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name     | LUT     | FF     | Distributed RAM     | APM     | DRM     | ADC     | ANALOG     | CCS     | DDRPHY_CPD     | DDRPHY_IOCLK_DIV     | DDR_PHY     | GCLK_INBUF_SYN     | GPLL     | HCKB     | HSSTLP     | IO     | IOCKB     | KEYRAM     | LUT CARRY     | LUT6 MUX     | LUT7 MUX     | LUT8 MUX     | MRCKB     | PCIEGEN3     | PPLL     | RCKB     | RESCAL     | SCANCHAIN     | USCM     
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| led_test             | 40      | 29     | 0                   | 0       | 0       | 0       | 0          | 1       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 6      | 0         | 0          | 24            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                         Clock   Non-clock          
 Clock                    Period       Waveform            Type          Loads       Loads  Sources 
----------------------------------------------------------------------------------------------------
 clk                      20.0000      {0.0000 10.0000}    Declared         29           0  {clk}   
====================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 clk                        50.0000 MHz    444.8399 MHz        20.0000         2.2480         17.752
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                    clk                         17.752       0.000              0             33
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                    clk                          0.671       0.000              0             33
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                                                 9.800       0.000              0             29
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : led_light_cnt[4]/CLK (GTP_DFF_C)
Endpoint    : led_light_cnt[11]/D (GTP_DFF_C)
Path Group  : clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=29)       2.420       3.380         nt_clk           
                                                                           r       led_light_cnt[4]/CLK (GTP_DFF_C)

                                   tco                   0.203       3.583 r       led_light_cnt[4]/Q (GTP_DFF_C)
                                   net (fanout=2)        0.437       4.020         led_light_cnt[4] 
                                                                                   N24_15/I0 (GTP_LUT6)
                                   td                    0.151       4.171 r       N24_15/Z (GTP_LUT6)
                                   net (fanout=1)        0.385       4.556         _N61             
                                                                                   N24_25/I4 (GTP_LUT6)
                                   td                    0.143       4.699 r       N24_25/Z (GTP_LUT6)
                                   net (fanout=10)       0.531       5.230         N24              
                                                                                   N27[0]/I0 (GTP_LUT6D)
                                   td                    0.212       5.442 r       N27[0]/Z5 (GTP_LUT6D)
                                   net (fanout=1)        0.000       5.442         N27[11]          
                                                                           r       led_light_cnt[11]/D (GTP_DFF_C)

 Data arrival time                                                   5.442         Logic Levels: 3  
                                                                                   Logic: 0.709ns(34.384%), Route: 1.353ns(65.616%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 clk                                                     0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.000      20.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960      20.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=29)       2.420      23.380         nt_clk           
                                                                           r       led_light_cnt[11]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      23.380                          
 clock uncertainty                                      -0.050      23.330                          

 Setup time                                             -0.136      23.194                          

 Data required time                                                 23.194                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.194                          
 Data arrival time                                                   5.442                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.752                          
====================================================================================================

====================================================================================================

Startpoint  : led_light_cnt[4]/CLK (GTP_DFF_C)
Endpoint    : led_light_cnt[13]/D (GTP_DFF_C)
Path Group  : clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=29)       2.420       3.380         nt_clk           
                                                                           r       led_light_cnt[4]/CLK (GTP_DFF_C)

                                   tco                   0.203       3.583 r       led_light_cnt[4]/Q (GTP_DFF_C)
                                   net (fanout=2)        0.437       4.020         led_light_cnt[4] 
                                                                                   N24_15/I0 (GTP_LUT6)
                                   td                    0.151       4.171 r       N24_15/Z (GTP_LUT6)
                                   net (fanout=1)        0.385       4.556         _N61             
                                                                                   N24_25/I4 (GTP_LUT6)
                                   td                    0.143       4.699 r       N24_25/Z (GTP_LUT6)
                                   net (fanout=10)       0.531       5.230         N24              
                                                                                   N27[2]/I0 (GTP_LUT6D)
                                   td                    0.212       5.442 r       N27[2]/Z5 (GTP_LUT6D)
                                   net (fanout=1)        0.000       5.442         N27[13]          
                                                                           r       led_light_cnt[13]/D (GTP_DFF_C)

 Data arrival time                                                   5.442         Logic Levels: 3  
                                                                                   Logic: 0.709ns(34.384%), Route: 1.353ns(65.616%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 clk                                                     0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.000      20.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960      20.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=29)       2.420      23.380         nt_clk           
                                                                           r       led_light_cnt[13]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      23.380                          
 clock uncertainty                                      -0.050      23.330                          

 Setup time                                             -0.136      23.194                          

 Data required time                                                 23.194                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.194                          
 Data arrival time                                                   5.442                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.752                          
====================================================================================================

====================================================================================================

Startpoint  : led_light_cnt[4]/CLK (GTP_DFF_C)
Endpoint    : led_light_cnt[16]/D (GTP_DFF_C)
Path Group  : clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=29)       2.420       3.380         nt_clk           
                                                                           r       led_light_cnt[4]/CLK (GTP_DFF_C)

                                   tco                   0.203       3.583 r       led_light_cnt[4]/Q (GTP_DFF_C)
                                   net (fanout=2)        0.437       4.020         led_light_cnt[4] 
                                                                                   N24_15/I0 (GTP_LUT6)
                                   td                    0.151       4.171 r       N24_15/Z (GTP_LUT6)
                                   net (fanout=1)        0.385       4.556         _N61             
                                                                                   N24_25/I4 (GTP_LUT6)
                                   td                    0.143       4.699 r       N24_25/Z (GTP_LUT6)
                                   net (fanout=10)       0.531       5.230         N24              
                                                                                   N27[4]/I0 (GTP_LUT6D)
                                   td                    0.212       5.442 r       N27[4]/Z5 (GTP_LUT6D)
                                   net (fanout=1)        0.000       5.442         N27[16]          
                                                                           r       led_light_cnt[16]/D (GTP_DFF_C)

 Data arrival time                                                   5.442         Logic Levels: 3  
                                                                                   Logic: 0.709ns(34.384%), Route: 1.353ns(65.616%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 clk                                                     0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.000      20.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960      20.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=29)       2.420      23.380         nt_clk           
                                                                           r       led_light_cnt[16]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      23.380                          
 clock uncertainty                                      -0.050      23.330                          

 Setup time                                             -0.136      23.194                          

 Data required time                                                 23.194                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.194                          
 Data arrival time                                                   5.442                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.752                          
====================================================================================================

====================================================================================================

Startpoint  : led_status[3]/CLK (GTP_DFF_CE)
Endpoint    : led_status[0]/D (GTP_DFF_PE)
Path Group  : clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=29)       2.420       3.380         nt_clk           
                                                                           r       led_status[3]/CLK (GTP_DFF_CE)

                                   tco                   0.185       3.565 f       led_status[3]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.437       4.002         led_status[3]    
                                                                           f       led_status[0]/D (GTP_DFF_PE)

 Data arrival time                                                   4.002         Logic Levels: 0  
                                                                                   Logic: 0.185ns(29.743%), Route: 0.437ns(70.257%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=29)       2.420       3.380         nt_clk           
                                                                           r       led_status[0]/CLK (GTP_DFF_PE)
 clock pessimism                                         0.000       3.380                          
 clock uncertainty                                       0.000       3.380                          

 Hold time                                              -0.049       3.331                          

 Data required time                                                  3.331                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.331                          
 Data arrival time                                                   4.002                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.671                          
====================================================================================================

====================================================================================================

Startpoint  : led_status[0]/CLK (GTP_DFF_PE)
Endpoint    : led_status[1]/D (GTP_DFF_CE)
Path Group  : clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=29)       2.420       3.380         nt_clk           
                                                                           r       led_status[0]/CLK (GTP_DFF_PE)

                                   tco                   0.185       3.565 f       led_status[0]/Q (GTP_DFF_PE)
                                   net (fanout=2)        0.437       4.002         led_status[0]    
                                                                           f       led_status[1]/D (GTP_DFF_CE)

 Data arrival time                                                   4.002         Logic Levels: 0  
                                                                                   Logic: 0.185ns(29.743%), Route: 0.437ns(70.257%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=29)       2.420       3.380         nt_clk           
                                                                           r       led_status[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.380                          
 clock uncertainty                                       0.000       3.380                          

 Hold time                                              -0.049       3.331                          

 Data required time                                                  3.331                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.331                          
 Data arrival time                                                   4.002                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.671                          
====================================================================================================

====================================================================================================

Startpoint  : led_status[1]/CLK (GTP_DFF_CE)
Endpoint    : led_status[2]/D (GTP_DFF_CE)
Path Group  : clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=29)       2.420       3.380         nt_clk           
                                                                           r       led_status[1]/CLK (GTP_DFF_CE)

                                   tco                   0.185       3.565 f       led_status[1]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.437       4.002         led_status[1]    
                                                                           f       led_status[2]/D (GTP_DFF_CE)

 Data arrival time                                                   4.002         Logic Levels: 0  
                                                                                   Logic: 0.185ns(29.743%), Route: 0.437ns(70.257%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=29)       2.420       3.380         nt_clk           
                                                                           r       led_status[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.380                          
 clock uncertainty                                       0.000       3.380                          

 Hold time                                              -0.049       3.331                          

 Data required time                                                  3.331                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.331                          
 Data arrival time                                                   4.002                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.671                          
====================================================================================================

====================================================================================================

Startpoint  : led_status[0]/CLK (GTP_DFF_PE)
Endpoint    : led[0] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=29)       2.420       3.380         nt_clk           
                                                                           r       led_status[0]/CLK (GTP_DFF_PE)

                                   tco                   0.203       3.583 r       led_status[0]/Q (GTP_DFF_PE)
                                   net (fanout=2)        0.437       4.020         led_status[0]    
                                                                                   N15[0]/I0 (GTP_LUT1)
                                   td                    0.229       4.249 r       N15[0]/Z (GTP_LUT1)
                                   net (fanout=1)        1.320       5.569         nt_led[0]        
                                                                                   led_obuf[0]/I (GTP_OUTBUF)
                                   td                    3.553       9.122 r       led_obuf[0]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       9.122         led[0]           
 led[0]                                                                    r       led[0] (port)    

 Data arrival time                                                   9.122         Logic Levels: 2  
                                                                                   Logic: 3.985ns(69.401%), Route: 1.757ns(30.599%)
====================================================================================================

====================================================================================================

Startpoint  : led_status[1]/CLK (GTP_DFF_CE)
Endpoint    : led[1] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=29)       2.420       3.380         nt_clk           
                                                                           r       led_status[1]/CLK (GTP_DFF_CE)

                                   tco                   0.203       3.583 r       led_status[1]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.437       4.020         led_status[1]    
                                                                                   N15[1]/I0 (GTP_LUT1)
                                   td                    0.229       4.249 r       N15[1]/Z (GTP_LUT1)
                                   net (fanout=1)        1.320       5.569         nt_led[1]        
                                                                                   led_obuf[1]/I (GTP_OUTBUF)
                                   td                    3.553       9.122 r       led_obuf[1]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       9.122         led[1]           
 led[1]                                                                    r       led[1] (port)    

 Data arrival time                                                   9.122         Logic Levels: 2  
                                                                                   Logic: 3.985ns(69.401%), Route: 1.757ns(30.599%)
====================================================================================================

====================================================================================================

Startpoint  : led_status[2]/CLK (GTP_DFF_CE)
Endpoint    : led[2] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=29)       2.420       3.380         nt_clk           
                                                                           r       led_status[2]/CLK (GTP_DFF_CE)

                                   tco                   0.203       3.583 r       led_status[2]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.437       4.020         led_status[2]    
                                                                                   N15[2]/I0 (GTP_LUT1)
                                   td                    0.229       4.249 r       N15[2]/Z (GTP_LUT1)
                                   net (fanout=1)        1.320       5.569         nt_led[2]        
                                                                                   led_obuf[2]/I (GTP_OUTBUF)
                                   td                    3.553       9.122 r       led_obuf[2]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       9.122         led[2]           
 led[2]                                                                    r       led[2] (port)    

 Data arrival time                                                   9.122         Logic Levels: 2  
                                                                                   Logic: 3.985ns(69.401%), Route: 1.757ns(30.599%)
====================================================================================================

====================================================================================================

Startpoint  : rstn (port)
Endpoint    : led_light_cnt[0]/C (GTP_DFF_C)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 rstn                                                    0.000       0.000 f       rstn (port)      
                                   net (fanout=1)        0.000       0.000         rstn             
                                                                                   rstn_ibuf/I (GTP_INBUF)
                                   td                    0.861       0.861 f       rstn_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.000       0.861         nt_rstn          
                                                                                   N0/I (GTP_INV)   
                                   td                    0.000       0.861 r       N0/Z (GTP_INV)   
                                   net (fanout=29)       1.476       2.337         N0               
                                                                           r       led_light_cnt[0]/C (GTP_DFF_C)

 Data arrival time                                                   2.337         Logic Levels: 2  
                                                                                   Logic: 0.861ns(36.842%), Route: 1.476ns(63.158%)
====================================================================================================

====================================================================================================

Startpoint  : rstn (port)
Endpoint    : led_light_cnt[1]/C (GTP_DFF_C)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 rstn                                                    0.000       0.000 f       rstn (port)      
                                   net (fanout=1)        0.000       0.000         rstn             
                                                                                   rstn_ibuf/I (GTP_INBUF)
                                   td                    0.861       0.861 f       rstn_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.000       0.861         nt_rstn          
                                                                                   N0/I (GTP_INV)   
                                   td                    0.000       0.861 r       N0/Z (GTP_INV)   
                                   net (fanout=29)       1.476       2.337         N0               
                                                                           r       led_light_cnt[1]/C (GTP_DFF_C)

 Data arrival time                                                   2.337         Logic Levels: 2  
                                                                                   Logic: 0.861ns(36.842%), Route: 1.476ns(63.158%)
====================================================================================================

====================================================================================================

Startpoint  : rstn (port)
Endpoint    : led_light_cnt[2]/C (GTP_DFF_C)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 rstn                                                    0.000       0.000 f       rstn (port)      
                                   net (fanout=1)        0.000       0.000         rstn             
                                                                                   rstn_ibuf/I (GTP_INBUF)
                                   td                    0.861       0.861 f       rstn_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.000       0.861         nt_rstn          
                                                                                   N0/I (GTP_INV)   
                                   td                    0.000       0.861 r       N0/Z (GTP_INV)   
                                   net (fanout=29)       1.476       2.337         N0               
                                                                           r       led_light_cnt[2]/C (GTP_DFF_C)

 Data arrival time                                                   2.337         Logic Levels: 2  
                                                                                   Logic: 0.861ns(36.842%), Route: 1.476ns(63.158%)
====================================================================================================

{clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.800       10.000          0.200           High Pulse Width                          led_light_cnt[0]/CLK
 9.800       10.000          0.200           Low Pulse Width                           led_light_cnt[0]/CLK
 9.800       10.000          0.200           High Pulse Width                          led_light_cnt[1]/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+-------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                 
+-------------------------------------------------------------------------------------------------------------------------+
| Input      | E:/User/Files/project_self/OPHW_25H/workspace/01_led_test/project/compile/led_test_comp.adf               
|            | E:/User/Files/project_self/OPHW_25H/workspace/01_led_test/constraint/01_led_test.fdc                      
| Output     | E:/User/Files/project_self/OPHW_25H/workspace/01_led_test/project/synthesize/led_test_syn.adf             
|            | E:/User/Files/project_self/OPHW_25H/workspace/01_led_test/project/synthesize/led_test_syn.vm              
|            | E:/User/Files/project_self/OPHW_25H/workspace/01_led_test/project/synthesize/led_test_controlsets.txt     
|            | E:/User/Files/project_self/OPHW_25H/workspace/01_led_test/project/synthesize/snr.db                       
|            | E:/User/Files/project_self/OPHW_25H/workspace/01_led_test/project/synthesize/led_test.snr                 
+-------------------------------------------------------------------------------------------------------------------------+


Flow Command: synthesize -selected_syn_tool_opt 2 
Peak memory: 275 MB
Total CPU time to synthesize completion : 0h:0m:4s
Process Total CPU time to synthesize completion : 0h:0m:5s
Total real time to synthesize completion : 0h:0m:6s
