{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1639653213377 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top_de1 EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"top_de1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1639653213519 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1639653213552 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1639653213552 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1639653213872 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1639653214717 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1639653214717 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1639653214717 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1639653214717 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "/data/public/common/software/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/data/public/common/software/altera/13.0sp1/quartus/linux/pin_planner.ppl" { ~ASDO~ } } } { "/data/public/common/software/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mlmjanssen/Documents/Memory/quartus_DE1/" { { 0 { 0 ""} 0 425 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1639653214728 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "/data/public/common/software/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/data/public/common/software/altera/13.0sp1/quartus/linux/pin_planner.ppl" { ~nCSO~ } } } { "/data/public/common/software/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mlmjanssen/Documents/Memory/quartus_DE1/" { { 0 { 0 ""} 0 426 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1639653214728 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "/data/public/common/software/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/data/public/common/software/altera/13.0sp1/quartus/linux/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "/data/public/common/software/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mlmjanssen/Documents/Memory/quartus_DE1/" { { 0 { 0 ""} 0 427 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1639653214728 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1639653214728 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "11 59 " "No exact pin location assignment(s) for 11 pins of 59 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ready_out " "Pin ready_out not assigned to an exact location on the device" {  } { { "/data/public/common/software/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/data/public/common/software/altera/13.0sp1/quartus/linux/pin_planner.ppl" { ready_out } } } { "top_de1.bdf" "" { Schematic "/home/mlmjanssen/Documents/Memory/quartus_DE1/top_de1.bdf" { { 264 888 1064 280 "ready_out" "" } } } } { "/data/public/common/software/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ready_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mlmjanssen/Documents/Memory/quartus_DE1/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1639653214834 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cur_x_out\[4\] " "Pin cur_x_out\[4\] not assigned to an exact location on the device" {  } { { "/data/public/common/software/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/data/public/common/software/altera/13.0sp1/quartus/linux/pin_planner.ppl" { cur_x_out[4] } } } { "top_de1.bdf" "" { Schematic "/home/mlmjanssen/Documents/Memory/quartus_DE1/top_de1.bdf" { { 280 888 1064 296 "cur_x_out" "" } } } } { "/data/public/common/software/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { cur_x_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mlmjanssen/Documents/Memory/quartus_DE1/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1639653214834 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cur_x_out\[3\] " "Pin cur_x_out\[3\] not assigned to an exact location on the device" {  } { { "/data/public/common/software/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/data/public/common/software/altera/13.0sp1/quartus/linux/pin_planner.ppl" { cur_x_out[3] } } } { "top_de1.bdf" "" { Schematic "/home/mlmjanssen/Documents/Memory/quartus_DE1/top_de1.bdf" { { 280 888 1064 296 "cur_x_out" "" } } } } { "/data/public/common/software/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { cur_x_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mlmjanssen/Documents/Memory/quartus_DE1/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1639653214834 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cur_x_out\[2\] " "Pin cur_x_out\[2\] not assigned to an exact location on the device" {  } { { "/data/public/common/software/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/data/public/common/software/altera/13.0sp1/quartus/linux/pin_planner.ppl" { cur_x_out[2] } } } { "top_de1.bdf" "" { Schematic "/home/mlmjanssen/Documents/Memory/quartus_DE1/top_de1.bdf" { { 280 888 1064 296 "cur_x_out" "" } } } } { "/data/public/common/software/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { cur_x_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mlmjanssen/Documents/Memory/quartus_DE1/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1639653214834 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cur_x_out\[1\] " "Pin cur_x_out\[1\] not assigned to an exact location on the device" {  } { { "/data/public/common/software/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/data/public/common/software/altera/13.0sp1/quartus/linux/pin_planner.ppl" { cur_x_out[1] } } } { "top_de1.bdf" "" { Schematic "/home/mlmjanssen/Documents/Memory/quartus_DE1/top_de1.bdf" { { 280 888 1064 296 "cur_x_out" "" } } } } { "/data/public/common/software/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { cur_x_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mlmjanssen/Documents/Memory/quartus_DE1/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1639653214834 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cur_x_out\[0\] " "Pin cur_x_out\[0\] not assigned to an exact location on the device" {  } { { "/data/public/common/software/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/data/public/common/software/altera/13.0sp1/quartus/linux/pin_planner.ppl" { cur_x_out[0] } } } { "top_de1.bdf" "" { Schematic "/home/mlmjanssen/Documents/Memory/quartus_DE1/top_de1.bdf" { { 280 888 1064 296 "cur_x_out" "" } } } } { "/data/public/common/software/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { cur_x_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mlmjanssen/Documents/Memory/quartus_DE1/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1639653214834 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cur_y_out\[4\] " "Pin cur_y_out\[4\] not assigned to an exact location on the device" {  } { { "/data/public/common/software/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/data/public/common/software/altera/13.0sp1/quartus/linux/pin_planner.ppl" { cur_y_out[4] } } } { "top_de1.bdf" "" { Schematic "/home/mlmjanssen/Documents/Memory/quartus_DE1/top_de1.bdf" { { 296 888 1064 312 "cur_y_out" "" } } } } { "/data/public/common/software/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { cur_y_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mlmjanssen/Documents/Memory/quartus_DE1/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1639653214834 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cur_y_out\[3\] " "Pin cur_y_out\[3\] not assigned to an exact location on the device" {  } { { "/data/public/common/software/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/data/public/common/software/altera/13.0sp1/quartus/linux/pin_planner.ppl" { cur_y_out[3] } } } { "top_de1.bdf" "" { Schematic "/home/mlmjanssen/Documents/Memory/quartus_DE1/top_de1.bdf" { { 296 888 1064 312 "cur_y_out" "" } } } } { "/data/public/common/software/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { cur_y_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mlmjanssen/Documents/Memory/quartus_DE1/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1639653214834 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cur_y_out\[2\] " "Pin cur_y_out\[2\] not assigned to an exact location on the device" {  } { { "/data/public/common/software/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/data/public/common/software/altera/13.0sp1/quartus/linux/pin_planner.ppl" { cur_y_out[2] } } } { "top_de1.bdf" "" { Schematic "/home/mlmjanssen/Documents/Memory/quartus_DE1/top_de1.bdf" { { 296 888 1064 312 "cur_y_out" "" } } } } { "/data/public/common/software/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { cur_y_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mlmjanssen/Documents/Memory/quartus_DE1/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1639653214834 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cur_y_out\[1\] " "Pin cur_y_out\[1\] not assigned to an exact location on the device" {  } { { "/data/public/common/software/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/data/public/common/software/altera/13.0sp1/quartus/linux/pin_planner.ppl" { cur_y_out[1] } } } { "top_de1.bdf" "" { Schematic "/home/mlmjanssen/Documents/Memory/quartus_DE1/top_de1.bdf" { { 296 888 1064 312 "cur_y_out" "" } } } } { "/data/public/common/software/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { cur_y_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mlmjanssen/Documents/Memory/quartus_DE1/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1639653214834 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cur_y_out\[0\] " "Pin cur_y_out\[0\] not assigned to an exact location on the device" {  } { { "/data/public/common/software/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/data/public/common/software/altera/13.0sp1/quartus/linux/pin_planner.ppl" { cur_y_out[0] } } } { "top_de1.bdf" "" { Schematic "/home/mlmjanssen/Documents/Memory/quartus_DE1/top_de1.bdf" { { 296 888 1064 312 "cur_y_out" "" } } } } { "/data/public/common/software/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { cur_y_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mlmjanssen/Documents/Memory/quartus_DE1/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1639653214834 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1639653214834 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top_de1.sdc " "Synopsys Design Constraints File file not found: 'top_de1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1639653215039 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1639653215040 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1639653215049 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "gen25mhz:inst1\|count\[0\]  " "Automatically promoted node gen25mhz:inst1\|count\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1639653215117 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "memory_cntrll:inst\|memclear:cm\|state.incr_x1 " "Destination node memory_cntrll:inst\|memclear:cm\|state.incr_x1" {  } { { "../VHDL/memclear-behaviour.vhd" "" { Text "/home/mlmjanssen/Documents/Memory/VHDL/memclear-behaviour.vhd" 6 -1 0 } } { "/data/public/common/software/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_cntrll:inst|memclear:cm|state.incr_x1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mlmjanssen/Documents/Memory/quartus_DE1/" { { 0 { 0 ""} 0 114 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1639653215117 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "memory_cntrll:inst\|memclear:cm\|state.incr_x2 " "Destination node memory_cntrll:inst\|memclear:cm\|state.incr_x2" {  } { { "../VHDL/memclear-behaviour.vhd" "" { Text "/home/mlmjanssen/Documents/Memory/VHDL/memclear-behaviour.vhd" 6 -1 0 } } { "/data/public/common/software/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_cntrll:inst|memclear:cm|state.incr_x2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mlmjanssen/Documents/Memory/quartus_DE1/" { { 0 { 0 ""} 0 115 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1639653215117 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "memory_cntrll:inst\|memclear:cm\|state.incr_xy1 " "Destination node memory_cntrll:inst\|memclear:cm\|state.incr_xy1" {  } { { "../VHDL/memclear-behaviour.vhd" "" { Text "/home/mlmjanssen/Documents/Memory/VHDL/memclear-behaviour.vhd" 6 -1 0 } } { "/data/public/common/software/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_cntrll:inst|memclear:cm|state.incr_xy1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mlmjanssen/Documents/Memory/quartus_DE1/" { { 0 { 0 ""} 0 116 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1639653215117 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "memory_cntrll:inst\|memclear:cm\|state.incr_xy2 " "Destination node memory_cntrll:inst\|memclear:cm\|state.incr_xy2" {  } { { "../VHDL/memclear-behaviour.vhd" "" { Text "/home/mlmjanssen/Documents/Memory/VHDL/memclear-behaviour.vhd" 6 -1 0 } } { "/data/public/common/software/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_cntrll:inst|memclear:cm|state.incr_xy2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mlmjanssen/Documents/Memory/quartus_DE1/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1639653215117 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "memory_cntrll:inst\|readwrite:rw\|state.incr_x1 " "Destination node memory_cntrll:inst\|readwrite:rw\|state.incr_x1" {  } { { "../VHDL/readwrite-behaviour.vhd" "" { Text "/home/mlmjanssen/Documents/Memory/VHDL/readwrite-behaviour.vhd" 6 -1 0 } } { "/data/public/common/software/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_cntrll:inst|readwrite:rw|state.incr_x1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mlmjanssen/Documents/Memory/quartus_DE1/" { { 0 { 0 ""} 0 149 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1639653215117 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "memory_cntrll:inst\|readwrite:rw\|state.incr_x2 " "Destination node memory_cntrll:inst\|readwrite:rw\|state.incr_x2" {  } { { "../VHDL/readwrite-behaviour.vhd" "" { Text "/home/mlmjanssen/Documents/Memory/VHDL/readwrite-behaviour.vhd" 6 -1 0 } } { "/data/public/common/software/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_cntrll:inst|readwrite:rw|state.incr_x2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mlmjanssen/Documents/Memory/quartus_DE1/" { { 0 { 0 ""} 0 150 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1639653215117 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "memory_cntrll:inst\|readwrite:rw\|state.incr_y1 " "Destination node memory_cntrll:inst\|readwrite:rw\|state.incr_y1" {  } { { "../VHDL/readwrite-behaviour.vhd" "" { Text "/home/mlmjanssen/Documents/Memory/VHDL/readwrite-behaviour.vhd" 6 -1 0 } } { "/data/public/common/software/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_cntrll:inst|readwrite:rw|state.incr_y1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mlmjanssen/Documents/Memory/quartus_DE1/" { { 0 { 0 ""} 0 152 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1639653215117 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "memory_cntrll:inst\|readwrite:rw\|state.incr_y2 " "Destination node memory_cntrll:inst\|readwrite:rw\|state.incr_y2" {  } { { "../VHDL/readwrite-behaviour.vhd" "" { Text "/home/mlmjanssen/Documents/Memory/VHDL/readwrite-behaviour.vhd" 6 -1 0 } } { "/data/public/common/software/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_cntrll:inst|readwrite:rw|state.incr_y2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mlmjanssen/Documents/Memory/quartus_DE1/" { { 0 { 0 ""} 0 153 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1639653215117 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "memory_cntrll:inst\|readwrite:rw\|state.incr_xy1 " "Destination node memory_cntrll:inst\|readwrite:rw\|state.incr_xy1" {  } { { "../VHDL/readwrite-behaviour.vhd" "" { Text "/home/mlmjanssen/Documents/Memory/VHDL/readwrite-behaviour.vhd" 6 -1 0 } } { "/data/public/common/software/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_cntrll:inst|readwrite:rw|state.incr_xy1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mlmjanssen/Documents/Memory/quartus_DE1/" { { 0 { 0 ""} 0 154 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1639653215117 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "memory_cntrll:inst\|readwrite:rw\|state.incr_xy2 " "Destination node memory_cntrll:inst\|readwrite:rw\|state.incr_xy2" {  } { { "../VHDL/readwrite-behaviour.vhd" "" { Text "/home/mlmjanssen/Documents/Memory/VHDL/readwrite-behaviour.vhd" 6 -1 0 } } { "/data/public/common/software/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_cntrll:inst|readwrite:rw|state.incr_xy2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mlmjanssen/Documents/Memory/quartus_DE1/" { { 0 { 0 ""} 0 155 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1639653215117 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1639653215117 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1639653215117 ""}  } { { "gen25mhz.vhd" "" { Text "/home/mlmjanssen/Documents/Memory/quartus_DE1/gen25mhz.vhd" 19 -1 0 } } { "/data/public/common/software/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { gen25mhz:inst1|count[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mlmjanssen/Documents/Memory/quartus_DE1/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639653215117 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "memory_cntrll:inst\|readwrite:rw\|WideOr4  " "Automatically promoted node memory_cntrll:inst\|readwrite:rw\|WideOr4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1639653215121 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "w_incr_mem " "Destination node w_incr_mem" {  } { { "/data/public/common/software/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/data/public/common/software/altera/13.0sp1/quartus/linux/pin_planner.ppl" { w_incr_mem } } } { "/data/public/common/software/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "w_incr_mem" } } } } { "top_de1.bdf" "" { Schematic "/home/mlmjanssen/Documents/Memory/quartus_DE1/top_de1.bdf" { { 184 888 1064 200 "w_incr_mem" "" } } } } { "/data/public/common/software/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { w_incr_mem } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mlmjanssen/Documents/Memory/quartus_DE1/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1639653215121 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1639653215121 ""}  } { { "../VHDL/readwrite-behaviour.vhd" "" { Text "/home/mlmjanssen/Documents/Memory/VHDL/readwrite-behaviour.vhd" 21 -1 0 } } { "/data/public/common/software/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_cntrll:inst|readwrite:rw|WideOr4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mlmjanssen/Documents/Memory/quartus_DE1/" { { 0 { 0 ""} 0 145 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639653215121 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "memory_cntrll:inst\|x_incr_out  " "Automatically promoted node memory_cntrll:inst\|x_incr_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1639653215121 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "x_incr_mem " "Destination node x_incr_mem" {  } { { "/data/public/common/software/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/data/public/common/software/altera/13.0sp1/quartus/linux/pin_planner.ppl" { x_incr_mem } } } { "/data/public/common/software/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "x_incr_mem" } } } } { "top_de1.bdf" "" { Schematic "/home/mlmjanssen/Documents/Memory/quartus_DE1/top_de1.bdf" { { 152 888 1064 168 "x_incr_mem" "" } } } } { "/data/public/common/software/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { x_incr_mem } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mlmjanssen/Documents/Memory/quartus_DE1/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1639653215121 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1639653215121 ""}  } { { "../VHDL/memory_cntrll-behaviour.vhd" "" { Text "/home/mlmjanssen/Documents/Memory/VHDL/memory_cntrll-behaviour.vhd" 61 -1 0 } } { "/data/public/common/software/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_cntrll:inst|x_incr_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mlmjanssen/Documents/Memory/quartus_DE1/" { { 0 { 0 ""} 0 181 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639653215121 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "memory_cntrll:inst\|y_incr_out  " "Automatically promoted node memory_cntrll:inst\|y_incr_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1639653215122 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "y_incr_mem " "Destination node y_incr_mem" {  } { { "/data/public/common/software/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/data/public/common/software/altera/13.0sp1/quartus/linux/pin_planner.ppl" { y_incr_mem } } } { "/data/public/common/software/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "y_incr_mem" } } } } { "top_de1.bdf" "" { Schematic "/home/mlmjanssen/Documents/Memory/quartus_DE1/top_de1.bdf" { { 168 888 1064 184 "y_incr_mem" "" } } } } { "/data/public/common/software/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { y_incr_mem } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mlmjanssen/Documents/Memory/quartus_DE1/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1639653215122 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1639653215122 ""}  } { { "../VHDL/memory_cntrll-behaviour.vhd" "" { Text "/home/mlmjanssen/Documents/Memory/VHDL/memory_cntrll-behaviour.vhd" 61 -1 0 } } { "/data/public/common/software/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_cntrll:inst|y_incr_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mlmjanssen/Documents/Memory/quartus_DE1/" { { 0 { 0 ""} 0 182 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639653215122 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1639653215246 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1639653215247 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1639653215248 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1639653215251 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1639653215253 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1639653215254 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1639653215254 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1639653215255 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1639653215290 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1639653215291 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1639653215291 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "11 unused 3.3V 0 11 0 " "Number of I/O pins in group: 11 (unused VREF, 3.3V VCCIO, 0 input, 11 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1639653215300 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1639653215300 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1639653215300 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 41 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1639653215316 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 3 30 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1639653215316 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 43 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1639653215316 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 16 24 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 16 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1639653215316 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 18 21 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 18 total pin(s) used --  21 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1639653215316 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 10 26 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 10 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1639653215316 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 2 38 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  38 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1639653215316 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 2 41 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1639653215316 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1639653215316 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1639653215316 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_b\[0\] " "Node \"vga_b\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/data/public/common/software/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "vga_b\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639653215345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_b\[1\] " "Node \"vga_b\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/data/public/common/software/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "vga_b\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639653215345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_b\[2\] " "Node \"vga_b\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/data/public/common/software/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "vga_b\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639653215345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_b\[3\] " "Node \"vga_b\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/data/public/common/software/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "vga_b\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639653215345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_g\[0\] " "Node \"vga_g\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/data/public/common/software/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "vga_g\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639653215345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_g\[1\] " "Node \"vga_g\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/data/public/common/software/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "vga_g\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639653215345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_g\[2\] " "Node \"vga_g\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/data/public/common/software/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "vga_g\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639653215345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_g\[3\] " "Node \"vga_g\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/data/public/common/software/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "vga_g\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639653215345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_hsync " "Node \"vga_hsync\" is assigned to location or region, but does not exist in design" {  } { { "/data/public/common/software/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "vga_hsync" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639653215345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_r\[0\] " "Node \"vga_r\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/data/public/common/software/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "vga_r\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639653215345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_r\[1\] " "Node \"vga_r\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/data/public/common/software/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "vga_r\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639653215345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_r\[2\] " "Node \"vga_r\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/data/public/common/software/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "vga_r\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639653215345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_r\[3\] " "Node \"vga_r\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/data/public/common/software/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "vga_r\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639653215345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_vsync " "Node \"vga_vsync\" is assigned to location or region, but does not exist in design" {  } { { "/data/public/common/software/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "vga_vsync" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639653215345 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1639653215345 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639653215347 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1639653218216 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639653218827 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1639653218851 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1639653223919 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639653223919 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1639653224071 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X38_Y14 X50_Y27 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X38_Y14 to location X50_Y27" {  } { { "loc" "" { Generic "/home/mlmjanssen/Documents/Memory/quartus_DE1/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X38_Y14 to location X50_Y27"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X38_Y14 to location X50_Y27"} 38 14 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1639653225461 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1639653225461 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639653226502 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1639653226505 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1639653226505 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.98 " "Total time spent on timing analysis during the Fitter is 0.98 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1639653226523 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1639653226531 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "25 " "Found 25 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "x_incr_mem 0 " "Pin \"x_incr_mem\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1639653226545 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "y_incr_mem 0 " "Pin \"y_incr_mem\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1639653226545 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "w_incr_mem 0 " "Pin \"w_incr_mem\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1639653226545 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rst_mem 0 " "Pin \"rst_mem\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1639653226545 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "we_mem 0 " "Pin \"we_mem\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1639653226545 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "me_mem 0 " "Pin \"me_mem\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1639653226545 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ready_out 0 " "Pin \"ready_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1639653226545 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cur_x_out\[4\] 0 " "Pin \"cur_x_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1639653226545 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cur_x_out\[3\] 0 " "Pin \"cur_x_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1639653226545 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cur_x_out\[2\] 0 " "Pin \"cur_x_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1639653226545 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cur_x_out\[1\] 0 " "Pin \"cur_x_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1639653226545 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cur_x_out\[0\] 0 " "Pin \"cur_x_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1639653226545 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cur_y_out\[4\] 0 " "Pin \"cur_y_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1639653226545 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cur_y_out\[3\] 0 " "Pin \"cur_y_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1639653226545 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cur_y_out\[2\] 0 " "Pin \"cur_y_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1639653226545 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cur_y_out\[1\] 0 " "Pin \"cur_y_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1639653226545 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cur_y_out\[0\] 0 " "Pin \"cur_y_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1639653226545 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_out\[7\] 0 " "Pin \"read_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1639653226545 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_out\[6\] 0 " "Pin \"read_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1639653226545 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_out\[5\] 0 " "Pin \"read_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1639653226545 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_out\[4\] 0 " "Pin \"read_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1639653226545 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_out\[3\] 0 " "Pin \"read_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1639653226545 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_out\[2\] 0 " "Pin \"read_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1639653226545 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_out\[1\] 0 " "Pin \"read_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1639653226545 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_out\[0\] 0 " "Pin \"read_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1639653226545 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1639653226545 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1639653226914 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1639653227020 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1639653227522 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639653228444 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1639653228523 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1639653228526 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/mlmjanssen/Documents/Memory/quartus_DE1/top_de1.fit.smsg " "Generated suppressed messages file /home/mlmjanssen/Documents/Memory/quartus_DE1/top_de1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1639653228738 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 20 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "663 " "Peak virtual memory: 663 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1639653229280 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 16 12:13:49 2021 " "Processing ended: Thu Dec 16 12:13:49 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1639653229280 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:43 " "Elapsed time: 00:00:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1639653229280 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1639653229280 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1639653229280 ""}
