Warning (10268): Verilog HDL information at temp.sv(25): always construct contains both blocking and non-blocking assignments File: C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/temp.sv Line: 25
