

================================================================
== Vitis HLS Report for 'display_shift'
================================================================
* Date:           Thu Jun  3 14:10:49 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        display_shift
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  10.242 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval   | Pipeline|
    |   min   |   max   |    min   |    max   | min |   max  |   Type  |
    +---------+---------+----------+----------+-----+--------+---------+
    |       30|   314574|  0.307 us|  3.222 ms|   31|  314575|     none|
    +---------+---------+----------+----------+-----+--------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------+---------------------------------------+---------+---------+----------+-----------+-----+-----+----------+
        |                                          |                                       |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline |
        |                 Instance                 |                 Module                |   min   |   max   |    min   |    max    | min | max |   Type   |
        +------------------------------------------+---------------------------------------+---------+---------+----------+-----------+-----+-----+----------+
        |dataflow_in_loop_display_shift_label0_U0  |dataflow_in_loop_display_shift_label0  |       27|     1305|  0.277 us|  13.366 us|   15|  654|  dataflow|
        +------------------------------------------+---------------------------------------+---------+---------+----------+-----------+-----+-----+----------+

        * Loop: 
        +------------------------+---------+---------+-----------+-----------+-----------+---------+----------+
        |                        |  Latency (cycles) | Iteration |  Initiation Interval  |   Trip  |          |
        |        Loop Name       |   min   |   max   |  Latency  |  achieved |   target  |  Count  | Pipelined|
        +------------------------+---------+---------+-----------+-----------+-----------+---------+----------+
        |- display_shift_label0  |       29|   314573|  30 ~ 1308|          -|          -|  1 ~ 480|        no|
        +------------------------+---------+---------+-----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|     444|    108|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        8|    0|    3114|   3282|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     18|    -|
|Register         |        -|    -|      64|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        8|    0|    3622|   3408|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        2|    0|       3|      6|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------+---------------------------------------+---------+----+------+------+-----+
    |                 Instance                 |                 Module                | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------------------+---------------------------------------+---------+----+------+------+-----+
    |control_s_axi_U                           |control_s_axi                          |        0|   0|   442|   744|    0|
    |copy_m_axi_U                              |copy_m_axi                             |        2|   0|   512|   580|    0|
    |dataflow_in_loop_display_shift_label0_U0  |dataflow_in_loop_display_shift_label0  |        4|   0|  1648|  1378|    0|
    |update_m_axi_U                            |update_m_axi                           |        2|   0|   512|   580|    0|
    +------------------------------------------+---------------------------------------+---------+----+------+------+-----+
    |Total                                     |                                       |        8|   0|  3114|  3282|    0|
    +------------------------------------------+---------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+-----+----+------------+------------+
    |        Variable Name       | Operation| DSP|  FF | LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+-----+----+------------+------------+
    |loop_dataflow_input_count   |         +|   0|  148|  36|          32|           1|
    |loop_dataflow_output_count  |         +|   0|  148|  36|          32|           1|
    |bound_minus_1               |         -|   0|  148|  36|          32|           1|
    +----------------------------+----------+----+-----+----+------------+------------+
    |Total                       |          |   0|  444| 108|          96|           3|
    +----------------------------+----------+----+-----+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |loop_dataflow_input_count   |   9|          2|   32|         64|
    |loop_dataflow_output_count  |   9|          2|   32|         64|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  18|          4|   64|        128|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |loop_dataflow_input_count   |  32|   0|   32|          0|
    |loop_dataflow_output_count  |  32|   0|   32|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       |  64|   0|   64|          0|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-----------------------+-----+-----+------------+---------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|        control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|        control|        scalar|
|s_axi_control_AWADDR   |   in|    7|       s_axi|        control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|        control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|        control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|        control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|        control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|        control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|        control|        scalar|
|s_axi_control_ARADDR   |   in|    7|       s_axi|        control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|        control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|        control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|        control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|        control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|        control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|        control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|        control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  display_shift|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  display_shift|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  display_shift|  return value|
|m_axi_copy_AWVALID     |  out|    1|       m_axi|           copy|       pointer|
|m_axi_copy_AWREADY     |   in|    1|       m_axi|           copy|       pointer|
|m_axi_copy_AWADDR      |  out|   64|       m_axi|           copy|       pointer|
|m_axi_copy_AWID        |  out|    1|       m_axi|           copy|       pointer|
|m_axi_copy_AWLEN       |  out|    8|       m_axi|           copy|       pointer|
|m_axi_copy_AWSIZE      |  out|    3|       m_axi|           copy|       pointer|
|m_axi_copy_AWBURST     |  out|    2|       m_axi|           copy|       pointer|
|m_axi_copy_AWLOCK      |  out|    2|       m_axi|           copy|       pointer|
|m_axi_copy_AWCACHE     |  out|    4|       m_axi|           copy|       pointer|
|m_axi_copy_AWPROT      |  out|    3|       m_axi|           copy|       pointer|
|m_axi_copy_AWQOS       |  out|    4|       m_axi|           copy|       pointer|
|m_axi_copy_AWREGION    |  out|    4|       m_axi|           copy|       pointer|
|m_axi_copy_AWUSER      |  out|    1|       m_axi|           copy|       pointer|
|m_axi_copy_WVALID      |  out|    1|       m_axi|           copy|       pointer|
|m_axi_copy_WREADY      |   in|    1|       m_axi|           copy|       pointer|
|m_axi_copy_WDATA       |  out|   32|       m_axi|           copy|       pointer|
|m_axi_copy_WSTRB       |  out|    4|       m_axi|           copy|       pointer|
|m_axi_copy_WLAST       |  out|    1|       m_axi|           copy|       pointer|
|m_axi_copy_WID         |  out|    1|       m_axi|           copy|       pointer|
|m_axi_copy_WUSER       |  out|    1|       m_axi|           copy|       pointer|
|m_axi_copy_ARVALID     |  out|    1|       m_axi|           copy|       pointer|
|m_axi_copy_ARREADY     |   in|    1|       m_axi|           copy|       pointer|
|m_axi_copy_ARADDR      |  out|   64|       m_axi|           copy|       pointer|
|m_axi_copy_ARID        |  out|    1|       m_axi|           copy|       pointer|
|m_axi_copy_ARLEN       |  out|    8|       m_axi|           copy|       pointer|
|m_axi_copy_ARSIZE      |  out|    3|       m_axi|           copy|       pointer|
|m_axi_copy_ARBURST     |  out|    2|       m_axi|           copy|       pointer|
|m_axi_copy_ARLOCK      |  out|    2|       m_axi|           copy|       pointer|
|m_axi_copy_ARCACHE     |  out|    4|       m_axi|           copy|       pointer|
|m_axi_copy_ARPROT      |  out|    3|       m_axi|           copy|       pointer|
|m_axi_copy_ARQOS       |  out|    4|       m_axi|           copy|       pointer|
|m_axi_copy_ARREGION    |  out|    4|       m_axi|           copy|       pointer|
|m_axi_copy_ARUSER      |  out|    1|       m_axi|           copy|       pointer|
|m_axi_copy_RVALID      |   in|    1|       m_axi|           copy|       pointer|
|m_axi_copy_RREADY      |  out|    1|       m_axi|           copy|       pointer|
|m_axi_copy_RDATA       |   in|   32|       m_axi|           copy|       pointer|
|m_axi_copy_RLAST       |   in|    1|       m_axi|           copy|       pointer|
|m_axi_copy_RID         |   in|    1|       m_axi|           copy|       pointer|
|m_axi_copy_RUSER       |   in|    1|       m_axi|           copy|       pointer|
|m_axi_copy_RRESP       |   in|    2|       m_axi|           copy|       pointer|
|m_axi_copy_BVALID      |   in|    1|       m_axi|           copy|       pointer|
|m_axi_copy_BREADY      |  out|    1|       m_axi|           copy|       pointer|
|m_axi_copy_BRESP       |   in|    2|       m_axi|           copy|       pointer|
|m_axi_copy_BID         |   in|    1|       m_axi|           copy|       pointer|
|m_axi_copy_BUSER       |   in|    1|       m_axi|           copy|       pointer|
|m_axi_update_AWVALID   |  out|    1|       m_axi|         update|       pointer|
|m_axi_update_AWREADY   |   in|    1|       m_axi|         update|       pointer|
|m_axi_update_AWADDR    |  out|   64|       m_axi|         update|       pointer|
|m_axi_update_AWID      |  out|    1|       m_axi|         update|       pointer|
|m_axi_update_AWLEN     |  out|    8|       m_axi|         update|       pointer|
|m_axi_update_AWSIZE    |  out|    3|       m_axi|         update|       pointer|
|m_axi_update_AWBURST   |  out|    2|       m_axi|         update|       pointer|
|m_axi_update_AWLOCK    |  out|    2|       m_axi|         update|       pointer|
|m_axi_update_AWCACHE   |  out|    4|       m_axi|         update|       pointer|
|m_axi_update_AWPROT    |  out|    3|       m_axi|         update|       pointer|
|m_axi_update_AWQOS     |  out|    4|       m_axi|         update|       pointer|
|m_axi_update_AWREGION  |  out|    4|       m_axi|         update|       pointer|
|m_axi_update_AWUSER    |  out|    1|       m_axi|         update|       pointer|
|m_axi_update_WVALID    |  out|    1|       m_axi|         update|       pointer|
|m_axi_update_WREADY    |   in|    1|       m_axi|         update|       pointer|
|m_axi_update_WDATA     |  out|   32|       m_axi|         update|       pointer|
|m_axi_update_WSTRB     |  out|    4|       m_axi|         update|       pointer|
|m_axi_update_WLAST     |  out|    1|       m_axi|         update|       pointer|
|m_axi_update_WID       |  out|    1|       m_axi|         update|       pointer|
|m_axi_update_WUSER     |  out|    1|       m_axi|         update|       pointer|
|m_axi_update_ARVALID   |  out|    1|       m_axi|         update|       pointer|
|m_axi_update_ARREADY   |   in|    1|       m_axi|         update|       pointer|
|m_axi_update_ARADDR    |  out|   64|       m_axi|         update|       pointer|
|m_axi_update_ARID      |  out|    1|       m_axi|         update|       pointer|
|m_axi_update_ARLEN     |  out|    8|       m_axi|         update|       pointer|
|m_axi_update_ARSIZE    |  out|    3|       m_axi|         update|       pointer|
|m_axi_update_ARBURST   |  out|    2|       m_axi|         update|       pointer|
|m_axi_update_ARLOCK    |  out|    2|       m_axi|         update|       pointer|
|m_axi_update_ARCACHE   |  out|    4|       m_axi|         update|       pointer|
|m_axi_update_ARPROT    |  out|    3|       m_axi|         update|       pointer|
|m_axi_update_ARQOS     |  out|    4|       m_axi|         update|       pointer|
|m_axi_update_ARREGION  |  out|    4|       m_axi|         update|       pointer|
|m_axi_update_ARUSER    |  out|    1|       m_axi|         update|       pointer|
|m_axi_update_RVALID    |   in|    1|       m_axi|         update|       pointer|
|m_axi_update_RREADY    |  out|    1|       m_axi|         update|       pointer|
|m_axi_update_RDATA     |   in|   32|       m_axi|         update|       pointer|
|m_axi_update_RLAST     |   in|    1|       m_axi|         update|       pointer|
|m_axi_update_RID       |   in|    1|       m_axi|         update|       pointer|
|m_axi_update_RUSER     |   in|    1|       m_axi|         update|       pointer|
|m_axi_update_RRESP     |   in|    2|       m_axi|         update|       pointer|
|m_axi_update_BVALID    |   in|    1|       m_axi|         update|       pointer|
|m_axi_update_BREADY    |  out|    1|       m_axi|         update|       pointer|
|m_axi_update_BRESP     |   in|    2|       m_axi|         update|       pointer|
|m_axi_update_BID       |   in|    1|       m_axi|         update|       pointer|
|m_axi_update_BUSER     |   in|    1|       m_axi|         update|       pointer|
+-----------------------+-----+-----+------------+---------------+--------------+

