*$
* LP8861-Q1
*****************************************************************************
* (C) Copyright 2016 Texas Instruments Incorporated. All rights reserved.                                            
*****************************************************************************
** This model is designed as an aid for customers of Texas Instruments.
** TI and its licensors and suppliers make no warranties, either expressed
** or implied, with respect to this model, including the warranties of 
** merchantability or fitness for a particular purpose.  The model is
** provided solely on an "as is" basis.  The entire risk as to its quality
** and performance is with the customer
*****************************************************************************
*
* This model is subject to change without notice. Texas Instruments
* Incorporated is not responsible for updating this model.
*
*****************************************************************************
*
** Released by: WEBENCH Design Center, Texas Instruments Inc.
* Part: LP8861-Q1
* Date: 22AUG2016
* Model Type: TRANSIENT
* Simulator: PSPICE
* Simulator Version: 16.2.0.p001
* EVM Order Number: LP8861-Q1EVM (BOOST)
* EVM Users Guide: SNVU456-JULY 2015 (BOOST). SV601115 (SEPIC).
* Datasheet: SNVSA50A-AUGUST 2015-REVISED NOVEMBER 2015
*
* Model Version: Final 1.01
*
*****************************************************************************
*
* Updates:
*
* Final 1.01
* Updated fault implementation, updated EN PWM thresholds
*
* Final 1.00
* Release to Web.
*
*****************************************************************************
*
* Model Usage Notes:
*
* 1. The following features have been modelled
*	a. Loop characteristics
*	b. Adaptive Voltage Boost Control
*	c. All fault types
*	d. Oscillation frequency dependency on external resistor.
*	e. Sink current load dependency on external resistor.
*	f. All timing characteristics.
*
* 2. Quiescent current & temperature effects have not been modelled.
* 3. Synchronization to external clock is not modelled.
* 4. Parameter STEADY_STATE=0 is used for Startup simulation. STEADY_STATE=1
*    is used for steady state simulation
* 
* Model Bug Fix Version 1.01
* 1. Updated the threshold of EN & PWM pins to 1.65V as aligned with customer 
*    for its Spin parts. Now EN & PWM signal is 2V in all TBs.
* 2. Modified implementation for Open_LED fault detection to remove potential
*    issue.
*****************************************************************************
.SUBCKT LP8861-Q1_TRANS FAULT FB FSET GND ISET LDO OUT1 OUT2 OUT3 OUT4 PGND
+  PWM SD SW SYNC TSENSE TSET VDDIO_EN VIN VSENSE_N EP PARAMS: STEADY_STATE=0
R_EP EP GND 1k
X_U2_U831         U2_N16798655 U2_ENABLEZ OUT3_DISABLE N16798690
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_U2_ABM7         U2_N16790425 0 VALUE { IF(V(HIGH_COMP_1)>0.2,  
+ V(SHORT_LED_FAULT),0)   }
X_U2_U6         U2_N16798214 U2_N16798220 U2_N16798226 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
I_U2_I1         0 ISET DC 1uAdc  
C_U2_C1         0 U2_N16644205  1.443n  TC=0,0 
E_U2_ABM8         U2_N16623383 0 VALUE { IF(V(OUT1_DISABLE)<0.5,  
+ V(U2_N16737136),0)   }
E_U2_ABM11         U2_N16751385 0 VALUE { IF(V(OUT4_DISABLE)<0.5,  
+ V(U2_N16751379),0)   }
D_U2_D2         U2_N16624968 OUT2_INT D_D2 
E_U2_ABM16         U2_N16799101 0 VALUE { IF(V(HIGH_COMP_4)>0.2,  
+ V(SHORT_LED_FAULT),0)   }
G_U2_G2         OUT2_INT U2_N16624968 U2_N16750776 U2_N16624968 2000
X_U2_U830         U2_N16798226 U2_ENABLEZ OUT2_DISABLE N16798261
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_U2_ABM9         U2_N16750776 0 VALUE { IF(V(OUT2_DISABLE)<0.5,  
+ V(U2_N16750770),0)   }
E_U2_ABM17         U2_N16799095 0 VALUE { IF(V(LOW_COMP_4)>0.2,  
+ V(OPEN_LED_FAULT),0)   }
R_U2_R1         U2_N16643772 U2_N16644205  1k  
E_U2_ABM14         U2_N16798649 0 VALUE { IF(V(HIGH_COMP_3)>0.2,  
+ V(SHORT_LED_FAULT),0)   }
E_U2_ABM15         U2_N16798643 0 VALUE { IF(V(LOW_COMP_3)>0.2,  
+ V(OPEN_LED_FAULT),0)   }
E_U2_ABM10         U2_N16751076 0 VALUE { IF(V(OUT3_DISABLE)<0.5,  
+ V(U2_N16751070),0)   }
E_U2_ABM12         U2_N16798220 0 VALUE { IF(V(HIGH_COMP_2)>0.2,  
+ V(SHORT_LED_FAULT),0)   }
E_U2_ABM13         U2_N16798214 0 VALUE { IF(V(LOW_COMP_2)>0.2,  
+ V(OPEN_LED_FAULT),0)   }
G_U2_G3         OUT3_INT U2_N16625255 U2_N16751076 U2_N16625255 2000
D_U2_D4         U2_N16625542 OUT4_INT D_D2 
E_U2_E3         U2_N16737136 0 U2_N16644205 0 2000
E_U2_E4         U2_N16751070 0 U2_N16644205 0 2000
E_U2_ABM2         U2_N16643772 0 VALUE { IF(V(PWM_INT)>0.5 &
+  V(SS_END_DELAY)>0.5,  
+ ((2342/(1E3*V(ISET)))+2.5)/2E6,0)   }
E_U2_E2         U2_N16750770 0 U2_N16644205 0 2000
G_U2_G4         OUT4_INT U2_N16625542 U2_N16751385 U2_N16625542 2000
X_U2_U841         ENABLE U2_ENABLEZ INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U2_U5         U2_N16790060 U2_N16790425 U2_N16791644 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
E_U2_ABM6         U2_N16790060 0 VALUE { IF(V(LOW_COMP_1)>0.2,  
+ V(OPEN_LED_FAULT),0)   }
G_U2_G1         OUT1_INT U2_N16622668 U2_N16623383 U2_N16622668 2000
R_U2_R5         0 U2_N16625542  1  
D_U2_D1         U2_N16622668 OUT1_INT D_D2 
R_U2_R4         0 U2_N16625255  1  
X_U2_U8         U2_N16799095 U2_N16799101 U2_N16799107 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
R_U2_R3         0 U2_N16624968  1  
D_U2_D3         U2_N16625255 OUT3_INT D_D2 
X_U2_U832         U2_N16799107 U2_ENABLEZ OUT4_DISABLE N16799142
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U2_U7         U2_N16798643 U2_N16798649 U2_N16798655 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
E_U2_E5         U2_N16751379 0 U2_N16644205 0 2000
X_U2_U829         U2_N16791644 U2_ENABLEZ OUT1_DISABLE N16784883
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_U2_R2         0 U2_N16622668  1  
X_U9_S2    U9_N16750446 0 U9_SS_TIME 0 SoftStart_U9_S2 
C_U9_C1         U9_VIN_INT SD  1f IC={5*STEADY_STATE} 
X_U9_U601         VIN_OCP_FAULT U9_N16752910 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_U9_V1         U9_N16650642 0 650m
D_U9_D3         U9_VIN_INT U9_N166866420 D_D2 
X_U9_S1    VIN_OCP_FAULT 0 U9_VIN_INT SD SoftStart_U9_S1 
G_U9_ABMII3         0 U9_SS_TIME VALUE { IF(V(U9_EN_SS)>0.51,100u,0)    }
E_U9_ABM2         VREF 0 VALUE { IF(V(ENABLE)>0.5,1.211,0)    }
V_U9_V2         U9_N166866420 SD 4
D_U9_D4         U9_SS_TIME U9_N167106680 D_D2 
X_U9_U602         ENABLE U9_N16752910 U9_EN_SS AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
C_U9_C2         U9_SS_TIME 0  10u IC={0.7*STEADY_STATE} 
E_U9_E1         U9_VIN_INT 0 VIN 0 1
X_U9_U600         U9_SS_TIME U9_N16650642 SS_END COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
R_U9_R1         U9_EN_SS U9_N16750446  10  
V_U9_V3         U9_N167106680 0 680m
C_U9_C3         U9_N16750446 0  1.443n IC={1*STEADY_STATE} TC=0,0 
G_U9_ABMII2         SD 0 VALUE { LIMIT((V(U9_SS_TIME)*(230u/630m)),0,230u)    }
X_U1_U605         VIN_UVLO_FAULT U1_N16647933 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U1_U604         ENABLE SDWN INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_U1_E2         U1_EN_INT 0 VDDIO_EN_CLN 0 1
X_U1_U606         U1_N16649529 U1_N16647933 U1_N16650216 ENABLE AND3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U6         U1_EN_INT POR U1_N16649529 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U1_U607         VIN_OVP_FAULT U1_N16650216 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U14_U1         VDDIO_EN U14_N16611069 U14_N16611185 VDDIO_EN_CLN
+  COMPHYS_BASIC_GEN PARAMS:  VDD=1 VSS=0 VTHRESH=0.5
E_U14_ABM2         U14_N16611682 0 VALUE { (V(U14_N16611646)*0.05)    }
V_U14_V1         U14_N16611069 0 1.65Vdc
V_U14_V2         U14_N16611185 0 80mV
X_U14_U2         PWM U14_N16611646 U14_N16611682 PWM_CLN COMPHYS_BASIC_GEN
+  PARAMS:  VDD=1 VSS=0 VTHRESH=0.5
E_U14_ABM1         U14_N16611646 0 VALUE { IF(V(VDDIO_EN_CLN)>0.5,  
+ V(VDDIO_EN)*0.8,5)   }
X_U7_U824         U7_N16489522 U7_INDELAYED1 SW_DRV SW_DRV_INT OR3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U7_U822         SW_DRV U7_N16497188 INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=15n
C_U7_C172         0 U7_INDELAYED1  1.443n  
R_U7_R272         U7_N16489522 U7_INDELAYED1  55  
X_U7_U823         U7_N16497188 SW_DRV U7_N16489522 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
D_U7_D9         U7_N16489522 U7_INDELAYED1 D_D 
X_U8_U833         U8_N16844289 U8_N16848871 U8_N16849172 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
D_U8_D9         U8_N16833018 U8_N16833117 D_D 
X_U8_S31    LDRV 0 SW U8_N4391901 Driver_U8_S31 
X_U8_U835         SS_END SW_DRV_FINAL U8_N16849588 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U8_U826         SS_END U8_N16833117 BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U8_U831         PWM_INT SS_END_DELAY U8_N16844289 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
D_U8_D10         U8_N4391901 SW D_D1 
C_U8_C172         U8_N16833018 0  1.443u IC={1*STEADY_STATE} 
R_U8_R272         U8_N16833117 U8_N16833018  50k  
X_U8_U827         U8_N16833018 SS_END_DELAY BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U8_H1    U8_N4391901 0 ISW 0 Driver_U8_H1 
X_U8_U832         ENABLE U8_N16849588 U8_N16849172 LDRV AND3_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U8_U834         SS_END_DELAY U8_N16848871 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_U3_R272         U3_N16705655 U3_N16705987  80k  
X_U3_S27    U3_N16728095 0 ISLOPE 0 Oscillator_U3_S27 
X_U3_U141         SDWN SS_ENDZ U3_N16519438 U3_N16687484 OR3_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
I_U3_I1         0 FSET DC 100uAdc  
C_U3_C80         ISLOPE 0  1n  
E_U3_ABM5         U3_CHARGE_I 0 VALUE { {676E-4/((V(FSET)/100m)+6.4)}    }
V_U3_V45         U3_N16490106 0 5
X_U3_U139         SYSCLK U3_N16519438 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=20n
G_U3_ABMII2         U3_N16490106 ISLOPE VALUE { 1n*V(U3_N16720336)    }
X_U3_U140         SDWN SS_ENDZ U3_N16693666 U3_N16728095 OR3_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
C_U3_C79         U3_RAMP 0  1n  
E_U3_TABLE4         U3_IRAMP_DELAY 0 TABLE {V(U3_CHARGE_I)} 300u           510m
+   
+ 479u           510m  
+ 480u           700m  
+ 1149u           700m  
+ 1150u           1
E_U3_ABM6         U3_N16693666 0 VALUE { IF(V(U3_IRAMP_DELAY)>0.9,V(SYSCLK)  
+ ,V(U3_N16707477))   }
X_U3_U132         U3_N16705655 U3_IRAMP_DELAY U3_N16707477 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
D_U3_D12         ISLOPE U3_N16490106 D_D1 
D_U3_D11         U3_RAMP U3_N16490106 D_D1 
D_U3_D9         U3_N16705987 U3_N16705655 D_D 
C_U3_C172         0 U3_N16705655  10p  
G_U3_ABMII1         U3_N16490106 U3_RAMP VALUE { {676E-4/((V(FSET)/100m)+6.4)} 
+    }
E_U3_ABM7         SYSCLK 0 VALUE { IF(V(U3_RAMP)>V(U3_N16505459),  
+ 1,0)   }
X_U3_U138         SS_END U3_N16729505 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U3_S26    U3_N16687484 0 U3_RAMP 0 Oscillator_U3_S26 
E_U3_TABLE3         U3_N16720336 0 TABLE {V(U3_CHARGE_I)} 300u           24  
+ 479u           24  
+ 480u           43  
+ 1149u           43  
+ 1150u           79
X_U3_U142         PFM_EN U3_N16729505 SS_ENDZ OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_U3_V46         U3_N16505459 0 1
X_U3_U137         SYSCLK U3_N16705987 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=1n
C_U4_C2         U4_N16797378 0  1.443n IC={1*STEADY_STATE} TC=0,0 
E_U4_U4_ABM1         U4_U4_N16612754 0 VALUE { (V(U4_HEADROOM) +
+  V(U4_LOWEST_VOLT))    }
X_U4_U4_U600         OUT4 U4_SHORT_TH HIGH_COMP_4 COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
X_U4_U4_U601         OUT4 U4_U4_N16612754 MID_COMP_4 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
V_U4_U4_V1         OUT4 OUT4_INT 0Vdc
X_U4_U4_U602         U4_LOWEST_VOLT OUT4 LOW_COMP_4 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_U4_U5         U4_N16831460 U4_N16832154 U4_N16617926 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
G_U4_ABMII2         FB U4_N16664460 VALUE { LIMIT(
+ {387u/256}*V(U4_N16734542),38.7u,0)    }
E_U4_U2_ABM1         U4_U2_N16612754 0 VALUE { (V(U4_HEADROOM) +
+  V(U4_LOWEST_VOLT))    }
X_U4_U2_U600         OUT2 U4_SHORT_TH HIGH_COMP_2 COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
X_U4_U2_U601         OUT2 U4_U2_N16612754 MID_COMP_2 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
V_U4_U2_V1         OUT2 OUT2_INT 0Vdc
X_U4_U2_U602         U4_LOWEST_VOLT OUT2 LOW_COMP_2 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
E_U4_U1_ABM1         U4_U1_N16612754 0 VALUE { (V(U4_HEADROOM) +
+  V(U4_LOWEST_VOLT))    }
X_U4_U1_U600         OUT1 U4_SHORT_TH HIGH_COMP_1 COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
X_U4_U1_U601         OUT1 U4_U1_N16612754 MID_COMP_1 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
V_U4_U1_V1         OUT1 OUT1_INT 0Vdc
X_U4_U1_U602         U4_LOWEST_VOLT OUT1 LOW_COMP_1 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
V_U4_V5         U4_N167295520 0 25.8
X_U4_U12         LOW_COMP_1 OUT1_DISABLEZ U4_N16833585 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
V_U4_V4         U4_N16691472 0  
+PULSE 0 1 0 1n 1n 1u 40u
D_U4_D2         U4_N16734542 U4_N167295520 D_D1 
D_U4_D5         U4_N16770626 FB D_D1 
X_U4_U13         LOW_COMP_2 OUT2_DISABLEZ U4_N16834078 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
D_U4_D3         U4_N167339111 U4_N16734542 D_D1 
X_U4_U14         LOW_COMP_3 OUT3_DISABLEZ U4_N16834579 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U4_U156         U4_N16834579 U4_N16835088 U4_N16679950 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U4_U159         MID_COMP_2 OUT2_DISABLE U4_N16832154 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
E_U4_ABM4         U4_N16721860 0 VALUE { IF(V(SS_END_DELAY)<0.5 &
+  V(SS_END)>0.5,20,0)    }
E_U4_ABM1         U4_LOWEST_VOLT 0 VALUE { {1.1*V(U4_VSAT)+0.2}    }
X_U4_U15         LOW_COMP_4 OUT4_DISABLEZ U4_N16835088 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
V_U4_V1         U4_SHORT_TH 0 6Vdc
X_U4_S1    U4_N16797378 0 U4_N16734542 0 AdaptiveBoostControl_U4_S1 
X_U4_U6         U4_N16832623 U4_N16833100 U4_N16618102 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
V_U4_V3         U4_HEADROOM 0 1Vdc
X_U4_U160         MID_COMP_3 OUT3_DISABLE U4_N16832623 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U4_U841         OUT1_DISABLE OUT1_DISABLEZ INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_U4_ABM3         U4_N16742222 0 VALUE { IF(V(U4_ADAPT_CTRL)>0.5 &
+  V(PWM_INT)>0.5 &  
+ V(SS_END_DELAY)>0.5,V(U4_N16691472),0)   }
V_U4_V2         U4_VSAT 0 0.4
V_U4_V6         0 U4_N167339111 0.2
E_U4_U3_ABM1         U4_U3_N16612754 0 VALUE { (V(U4_HEADROOM) +
+  V(U4_LOWEST_VOLT))    }
X_U4_U3_U600         OUT3 U4_SHORT_TH HIGH_COMP_3 COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
X_U4_U3_U601         OUT3 U4_U3_N16612754 MID_COMP_3 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
V_U4_U3_V1         OUT3 OUT3_INT 0Vdc
X_U4_U3_U602         U4_LOWEST_VOLT OUT3 LOW_COMP_3 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_U4_H1    U4_N16664460 0 ISINK_ADAPT 0 AdaptiveBoostControl_U4_H1 
R_U4_R1         ENABLE U4_N16797378  10  
X_U4_U158         MID_COMP_1 OUT1_DISABLE U4_N16831460 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U4_U161         MID_COMP_4 OUT4_DISABLE U4_N16833100 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
C_U4_C1         U4_N16734542 0  1u  TC=0,0 
X_U4_U7         U4_N16617926 U4_N16618102 U4_PUSH_DN AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U4_U157         U4_N16679664 U4_N16679950 U4_PUSH_UP OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
G_U4_ABMII1         0 U4_N16734542 VALUE {
+  IF(V(U4_N16742222)>0.5,IF(V(U4_PUSH_UP)>0.5,100m,-100m),0)    }
X_U4_U155         U4_N16833585 U4_N16834078 U4_N16679664 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
V_U4_V7         U4_N16664460 U4_N16770626 5
X_U4_U842         OUT2_DISABLE OUT2_DISABLEZ INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U4_U843         OUT3_DISABLE OUT3_DISABLEZ INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U4_U154         U4_PUSH_DN U4_PUSH_UP U4_ADAPT_CTRL OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U4_U844         OUT4_DISABLE OUT4_DISABLEZ INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
D_U4_D4         U4_N16721860 U4_N16734542 D_D1 
R_LDO_R4         LDO_REG4P3 LDO_VREG4P3  1  
X_LDO_S1    LDO_REG4P3 0 LDO 0 InternalLDO_LDO_S1 
C_LDO_C5         0 LDO_REG4P3  100p  
V_LDO_V66         LDO_N16761380 0 2.7
X_LDO_U828         LDO LDO_N16761380 LDO_N16761482 POR COMPHYS_BASIC_GEN
+  PARAMS:  VDD=1 VSS=0 VTHRESH=0.5
V_LDO_V67         LDO_N16761482 0 1.2
E_LDO_ABM21         LDO_VREG4P3 0 VALUE { IF(V(VIN)>4,LIMIT(V(VIN),0,4.3),0)   
+  }
G_LDO_G2         LDO_REG4P3 LDO TABLE { V(LDO_REG4P3, LDO) } 
+ ( (-10,-5m)(-1m,-4.99m)(0,0)(1m,4.99m)(10,5m) )
C_U5_C7         0 U5_N7421924  660p  
V_U5_V2         U5_N167379120 0 591m
C_U5_C5         0 U5_STAGE1  5p  
X_U5_F1    U5_N7446000 0 U5_N7447338 0 ErrorAmp_U5_F1 
V_U5_V1         U5_VDDA 0 4.3
G_U5_ABM2I1         U5_VDDA U5_STAGE1 VALUE { ((V(VREF) - V(U5_N7407191)))*5.5u
+     }
X_U5_H1    U5_N7447338 COMP U5_PFM_DETECT 0 ErrorAmp_U5_H1 
D_U5_D3         U5_N167387840 U5_STAGE1 D_D1 
G_U5_G1         0 U5_N7445600 0 U5_STAGE1 {1/5000}
V_U5_V3         U5_N167387840 0 70m
R_U5_R1         U5_N7428790 U5_N7407191  200k TC=0,0 
R_U5_R4         0 U5_STAGE1  3233MEG  
R_U5_R6         U5_N7444451 U5_STAGE1  1.2MEG  
C_U5_C1         U5_N7407191 0  7p  TC=0,0 
E_U5_E1         U5_N7428790 0 FB 0 1
C_U5_C8         U5_N7446000 U5_N7444451  34p  
E_U5_ABM1         PFM_EN 0 VALUE { IF(V(U5_PFM_DETECT)<12u,1,0)    }
R_U5_R7         0 COMP  1  
R_U5_R5         U5_N7421924 U5_STAGE1  300k  
V_U5_V4         U5_N7445600 U5_N7446000 0
D_U5_D2         U5_STAGE1 U5_N167379120 D_D1 
D_U6_D2         SYSCLK SW_DRV D_D1 
D_U6_D1         U6_LDRV_GATE U6_N16805851 D_D1 
X_U6_U600         U6_ICTRL U6_ISWF U6_PWM_HIGHLOAD_RESET COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
E_U6_ABM165         U6_ICTRL 0 VALUE { LIMIT(V(COMP)-V(ISLOPE),0,{2/60k})    }
E_U6_ABM152         U6_ISWF 0 VALUE { {IF(V(U6_LDRV_GATE) > 0.5,  
+ (V(ISW)/60k),0)}   }
X_U6_U606         U6_N16835381 0 U6_PWM_RESET OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U6_U605         PFM_EN U6_N16814960 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U6_S1    U6_PWM_RESET 0 SW_DRV 0 GmIphase_U6_S1 
C_U6_C2         0 SW_DRV  1n  TC=0,0 
X_U6_U1         LDRV U6_N16805851 BUF_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U6_U604         U6_PWM_HIGHLOAD_RESET U6_N16814960 U6_N16835381
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_U6_R1         U6_N16805851 U6_LDRV_GATE  70  
C_U6_C1         U6_LDRV_GATE 0  1.443n   
V_U11_V1         U11_N16612650 0 150m
E_U11_ABM7         U11_N16884332 0 VALUE { IF(V(HIGH_COMP_1)>0.5 &
+  V(OUT1_DISABLEZ)>0.5,  
+ 1,0)   }
X_U11_U830         U11_N16815771 U11_VDDIO_ENZ SHORT_LED_FAULT N16815777
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U11_U10_S26    U11_U10_RESETN 0 U11_U10_RAMPN 0 RecoveryTimeCkt_U11_U10_S26 
X_U11_U10_U833         U11_VIN_OVP_FAULT_INT U11_U10_LATCHQ VIN_OVP_FAULT
+  OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U11_U10_U835         U11_U10_PULSE_100MS U11_U10_RESETN BUF_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=10n
C_U11_U10_C79         U11_U10_RAMPN 0  1u  
V_U11_U10_V46         U11_U10_N16760161 0 1
X_U11_U10_U131         U11_U10_RAMPN U11_U10_N16760161 U11_U10_PULSE_100MS
+  COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U11_U10_U834         U11_VIN_OVP_FAULT_INT U11_U10_PULSE_100MS U11_U10_LATCHQ
+  N16764604 SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
G_U11_U10_ABMII1         0 U11_U10_RAMPN VALUE {
+  IF(V(U11_U10_LATCHQ)>0.5,10u,0)    }
X_U11_U837         U11_N16828970 SHORT_LED_FAULT OPEN_LED_FAULT U11_N16830969
+  OR3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U11_U162         U11_N16812066 U11_N16874773 U11_HIGH_COMP_OR OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U11_U12_S26    U11_U12_RESETN 0 U11_U12_RAMPN 0 RecoveryTimeCkt_U11_U12_S26 
X_U11_U12_U833         U11_VIN_OCP_FAULT_INT U11_U12_LATCHQ VIN_OCP_FAULT
+  OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U11_U12_U835         U11_U12_PULSE_100MS U11_U12_RESETN BUF_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=10n
C_U11_U12_C79         U11_U12_RAMPN 0  1u  
V_U11_U12_V46         U11_U12_N16760161 0 1
X_U11_U12_U131         U11_U12_RAMPN U11_U12_N16760161 U11_U12_PULSE_100MS
+  COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U11_U12_U834         U11_VIN_OCP_FAULT_INT U11_U12_PULSE_100MS U11_U12_LATCHQ
+  N16764604 SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
G_U11_U12_ABMII1         0 U11_U12_RAMPN VALUE {
+  IF(V(U11_U12_LATCHQ)>0.5,10u,0)    }
X_U11_U13_S26    U11_U13_RESETN 0 U11_U13_RAMPN 0 RecoveryTimeCkt_U11_U13_S26 
X_U11_U13_U833         U11_VIN_UVLO_FAULT_INT U11_U13_LATCHQ VIN_UVLO_FAULT
+  OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U11_U13_U835         U11_U13_PULSE_100MS U11_U13_RESETN BUF_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=10n
C_U11_U13_C79         U11_U13_RAMPN 0  1u  
V_U11_U13_V46         U11_U13_N16760161 0 1
X_U11_U13_U131         U11_U13_RAMPN U11_U13_N16760161 U11_U13_PULSE_100MS
+  COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U11_U13_U834         U11_VIN_UVLO_FAULT_INT U11_U13_PULSE_100MS
+  U11_U13_LATCHQ N16764604 SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
G_U11_U13_ABMII1         0 U11_U13_RAMPN VALUE {
+  IF(V(U11_U13_LATCHQ)>0.5,10u,0)    }
E_U11_ABM8         U11_N16918992 0 VALUE { IF(V(HIGH_COMP_2)>0.5 &
+  V(OUT2_DISABLEZ)>0.5,  
+ 1,0)   }
X_U11_U829         U11_N16790089 U11_VDDIO_ENZ OPEN_LED_FAULT N16791571
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U11_U2         U11_N16752027 U11_N16752023 U11_VIN_OCP_FAULT_INT
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U11_U841         VDDIO_EN_CLN U11_VDDIO_ENZ INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
D_U11_D5         U11_N16762109 U11_UVLO D_D1 
E_U11_ABM9         U11_N16921001 0 VALUE { IF(V(HIGH_COMP_3)>0.5 &
+  V(OUT3_DISABLEZ)>0.5,  
+ 1,0)   }
E_U11_ABM14         U11_N16860221 0 VALUE { IF(V(LOW_COMP_3)>0.5 |
+  V(MID_COMP_3)>0.5 | V(OUT3_DISABLE)>0.5,  
+ 1,0)   }
E_U11_ABM1         U11_N16790089 0 VALUE { IF(V(U11_LOW_COMP_OR)>0.5 &  
+ V(ISINK_ADAPT)>38.6m,1,0)   }
E_U11_ABM10         U11_N16874773 0 VALUE { IF(V(HIGH_COMP_4)>0.5 &
+  V(OUT4_DISABLEZ)>0.5,  
+ 1,0)   }
E_U11_ABM15         U11_N16861045 0 VALUE { IF(V(LOW_COMP_4)>0.5 |
+  V(MID_COMP_4)>0.5 | V(OUT4_DISABLE)>0.5,  
+ 1,0)   }
X_U11_U834         U11_N16884332 U11_N16918992 U11_N16921001 U11_N16812066
+  OR3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_U11_R2         U11_UVLO U11_N16762109  100  
D_U11_D4         U11_N16752027 U11_N16752023 D_D1 
E_U11_ABM13         U11_N16907598 0 VALUE { IF(V(LOW_COMP_2)>0.5 |
+  V(MID_COMP_2)>0.5 | V(OUT2_DISABLE)>0.5,  
+ 1,0)   }
E_U11_E1         U11_N16612552 0 VIN VSENSE_N 1
C_U11_C2         0 U11_N16762109  1.443u  TC=0,0 
X_U11_U842         U11_N16846838 SS_END FAULT AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
E_U11_ABM3         U11_N16898326 0 VALUE { IF(V(LOW_COMP_1)>0.5 &
+  V(OUT1_DISABLEZ)>0.5,  
+ 1,0)   }
X_U11_U5         U11_N16762109 U11_UVLO U11_VIN_UVLO_FAULT_INT AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_U11_V66         U11_N16761170 0 3.9
X_U11_U835         U11_N16898326 U11_N16899321 U11_N16899571 U11_N16788009
+  OR3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_U11_R1         U11_N16752023 U11_N16752027  10  
X_U11_U8         VIN U11_N16784374 U11_C COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U11_U836         VIN_UVLO_FAULT VIN_OCP_FAULT VIN_OVP_FAULT U11_N16828970
+  OR3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_U11_ABM4         U11_N16899321 0 VALUE { IF(V(LOW_COMP_2)>0.5 &
+  V(OUT2_DISABLEZ)>0.5,  
+ 1,0)   }
X_U11_U1         U11_N16612552 U11_N16612650 U11_N16752023 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
C_U11_C1         0 U11_N16752027  1.443u  TC=0,0 
V_U11_V3         U11_N16784374 0 42Vdc
X_U11_U828         U11_N16761170 VIN U11_N16761272 U11_UVLO COMPHYS_BASIC_GEN
+  PARAMS:  VDD=1 VSS=0 VTHRESH=0.5
X_U11_U157         U11_N16788009 U11_N16900330 U11_LOW_COMP_OR OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U11_U844         U11_N16860424 U11_N16861045 U11_N16818453 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_U11_ABM5         U11_N16899571 0 VALUE { IF(V(LOW_COMP_3)>0.5 &
+  V(OUT3_DISABLEZ)>0.5,  
+ 1,0)   }
D_U11_D7         U11_N16784388 U11_C D_D1 
V_U11_V67         U11_N16761272 0 0.1
X_U11_U843         U11_N16858693 U11_N16907598 U11_N16860221 U11_N16860424
+  AND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_U11_R4         U11_C U11_N16784388  100  
E_U11_ABM6         U11_N16900330 0 VALUE { IF(V(LOW_COMP_4)>0.5 &
+  V(OUT4_DISABLEZ)>0.5,  
+ 1,0)   }
C_U11_C4         0 U11_N16784388  1.443u  TC=0,0 
X_U11_U9         U11_N16784388 U11_C U11_VIN_OVP_FAULT_INT AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_U11_ABM2         U11_N16815771 0 VALUE { IF(V(U11_N16818453)<0.5 &  
+ V(U11_HIGH_COMP_OR)>0.5,1,0)   }
X_U11_U838         U11_N16830969 U11_N16846838 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
E_U11_ABM12         U11_N16858693 0 VALUE { IF(V(LOW_COMP_1)>0.5 |
+  V(MID_COMP_1)>0.5 | V(OUT1_DISABLE)>0.5,  
+ 1,0)   }
V_U12_V45         U12_N16738825 0 5
D_U12_D12         U12_N16738863 U12_TPERIOD D_D3 
E_U12_ABM1         U12_N16739179 0 VALUE { (V(U12_TPERIOD)-55m)    }
C_U12_C80         U12_TPERIOD 0  10p  
X_U12_U132         U12_N16739179 U12_N16738817 U12_OFF_TIME_MASK COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U12_U141         SYSCLK SDWN SS_ENDZ U12_N16738853 OR3_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U12_S26    U12_N16738853 0 U12_N16738817 0 Mintoff_U12_S26 
X_U12_U142         SW_DRV_INT U12_OFF_TIME_MASK SW_DRV_FINAL AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U12_C79         U12_N16738817 0  1n IC=0 
G_U12_ABMII1         U12_N16738825 U12_N16738817 VALUE { IF(V(SYSCLK)<0.2,1m,0)
+     }
D_U12_D11         U12_N16738817 U12_N16738825 D_D1 
E_U12_E1         U12_N16738863 0 U12_N16738817 U12_TPERIOD 10000
X_U10_U823         U10_N16497188 PWM_CLN U10_N16489522 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
R_U10_R272         U10_N16489522 U10_INDELAYED  100  
X_U10_U822         PWM_CLN U10_N16497188 INV_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=5u
X_U10_U824         U10_N16489522 U10_INDELAYED PWM_CLN PWM_INT OR3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
D_U10_D9         U10_N16489522 U10_INDELAYED D_D 
C_U10_C172         0 U10_INDELAYED  1.443u  
.IC         V(U4_N16734542 )={20*STEADY_STATE}
.ENDS LP8861-Q1_TRANS
*$
.subckt SoftStart_U9_S2 1 2 3 4  
S_U9_S2         3 4 1 2 _U9_S2
RS_U9_S2         1 2 1G
.MODEL         _U9_S2 VSWITCH Roff=100e6 Ron=1.0m Voff=0.6V Von=0.5V
.ends SoftStart_U9_S2
*$
.subckt SoftStart_U9_S1 1 2 3 4  
S_U9_S1         3 4 1 2 _U9_S1
RS_U9_S1         1 2 1G
.MODEL         _U9_S1 VSWITCH Roff=100e6 Ron=1.0m Voff=0.5 Von=0.55
.ends SoftStart_U9_S1
*$
.subckt Driver_U8_S31 1 2 3 4  
S_U8_S31         3 4 1 2 _U8_S31
RS_U8_S31         1 2 1G
.MODEL         _U8_S31 VSWITCH Roff=10E6 Ron=240m Voff=0.2 Von=0.8
.ends Driver_U8_S31
*$
.subckt Driver_U8_H1 1 2 3 4  
H_U8_H1         3 4 VH_U8_H1 1
VH_U8_H1         1 2 0V
.ends Driver_U8_H1
*$
.subckt Oscillator_U3_S27 1 2 3 4  
S_U3_S27         3 4 1 2 _U3_S27
RS_U3_S27         1 2 1G
.MODEL         _U3_S27 VSWITCH Roff=10e6 Ron=1.0m Voff=0.2 Von=0.8
.ends Oscillator_U3_S27
*$
.subckt Oscillator_U3_S26 1 2 3 4  
S_U3_S26         3 4 1 2 _U3_S26
RS_U3_S26         1 2 1G
.MODEL         _U3_S26 VSWITCH Roff=10e6 Ron=1.0m Voff=0.2 Von=0.8
.ends Oscillator_U3_S26
*$
.subckt AdaptiveBoostControl_U4_S1 1 2 3 4  
S_U4_S1         3 4 1 2 _U4_S1
RS_U4_S1         1 2 1G
.MODEL         _U4_S1 VSWITCH Roff=100e6 Ron=1.0m Voff=0.6V Von=0.5V
.ends AdaptiveBoostControl_U4_S1
*$
.subckt AdaptiveBoostControl_U4_H1 1 2 3 4  
H_U4_H1         3 4 VH_U4_H1 1000
VH_U4_H1         1 2 0V
.ends AdaptiveBoostControl_U4_H1
*$
.subckt InternalLDO_LDO_S1 1 2 3 4  
S_LDO_S1         3 4 1 2 _LDO_S1
RS_LDO_S1         1 2 1G
.MODEL         _LDO_S1 VSWITCH Roff=1e8 Ron=100 Voff=4.1 Von=4
.ends InternalLDO_LDO_S1
*$
.subckt ErrorAmp_U5_F1 1 2 3 4  
F_U5_F1         3 4 VF_U5_F1 2
VF_U5_F1         1 2 0V
.ends ErrorAmp_U5_F1
*$
.subckt ErrorAmp_U5_H1 1 2 3 4  
H_U5_H1         3 4 VH_U5_H1 1
VH_U5_H1         1 2 0V
.ends ErrorAmp_U5_H1
*$
.subckt GmIphase_U6_S1 1 2 3 4  
S_U6_S1         3 4 1 2 _U6_S1
RS_U6_S1         1 2 1G
.MODEL         _U6_S1 VSWITCH Roff=10e6 Ron=1.0m Voff=0.6V Von=0.4V
.ends GmIphase_U6_S1
*$
.subckt RecoveryTimeCkt_U11_U10_S26 1 2 3 4  
S_U11_U10_S26         3 4 1 2 _U11_U10_S26
RS_U11_U10_S26         1 2 1G
.MODEL         _U11_U10_S26 VSWITCH Roff=10e6 Ron=1.0u Voff=0.2 Von=0.8
.ends RecoveryTimeCkt_U11_U10_S26
*$
.subckt RecoveryTimeCkt_U11_U12_S26 1 2 3 4  
S_U11_U12_S26         3 4 1 2 _U11_U12_S26
RS_U11_U12_S26         1 2 1G
.MODEL         _U11_U12_S26 VSWITCH Roff=10e6 Ron=1.0u Voff=0.2 Von=0.8
.ends RecoveryTimeCkt_U11_U12_S26
*$
.subckt RecoveryTimeCkt_U11_U13_S26 1 2 3 4  
S_U11_U13_S26         3 4 1 2 _U11_U13_S26
RS_U11_U13_S26         1 2 1G
.MODEL         _U11_U13_S26 VSWITCH Roff=10e6 Ron=1.0u Voff=0.2 Von=0.8
.ends RecoveryTimeCkt_U11_U13_S26
*$
.subckt Mintoff_U12_S26 1 2 3 4  
S_U12_S26         3 4 1 2 _U12_S26
RS_U12_S26         1 2 1G
.MODEL         _U12_S26 VSWITCH Roff=10e6 Ron=1.0m Voff=0.2 Von=0.8
.ends Mintoff_U12_S26
*$
.model D_D d
+ is=1e-015
+ n=0.01
+ tt=1e-011
*$
.model D_D1 d
+ is=1e-015
+ tt=1e-011
+ rs=0.05
+ n=0.1
*$
.model D_D2 d
+ is=1e-009
+ rs=0.05
+ n=0.5
*$
.model D_D3 d
+ is=1e-015
+ tt=1e-011
+ rs=0.05
+ n=0.001
*$
.SUBCKT OR3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR3_BASIC_GEN
*$
.SUBCKT MUX2_BASIC_GEN A B S Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE  YINT 0 VALUE {{IF(V(S) > {VTHRESH},  
+ V(B),V(A))}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS MUX2_BASIC_GEN
*$
.SUBCKT INV_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.3}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS INV_DELAY_BASIC_GEN
*$
.SUBCKT AND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND2_BASIC_GEN
*$
.SUBCKT XOR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE  YINT 0 VALUE {{IF(V(A) > {VTHRESH}  ^  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS XOR2_BASIC_GEN
*$
.SUBCKT INV_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS INV_BASIC_GEN
*$
.SUBCKT AND3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND3_BASIC_GEN
*$
.SUBCKT AND4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH} &
+ V(D) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND4_BASIC_GEN
*$
.SUBCKT OR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR2_BASIC_GEN
*$
.SUBCKT NAND3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NAND3_BASIC_GEN
*$
.SUBCKT DFFSBRB_RHPBASIC_GEN Q QB CLK D RB SB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
X1 CLK CLKdel INV_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 15n
X2 CLK CLKdel CLKint AND2_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} 
GQ 0 Qint VALUE = {IF(V(RB) < {VTHRESH},-5,IF(V(SB)< {VTHRESH},5, IF(V(CLKint)> {VTHRESH}, 
+ IF(V(D)> {VTHRESH},5,-5),0)))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 5
D_D11 0 Qint D_D1 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 20n
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr Qb 1 
Cdummy1 Q 0 1nF 
Cdummy2 QB 0 1nF 
.IC V(Qint) {VSS}
.ENDS DFFSBRB_RHPBASIC_GEN
*$
.SUBCKT 1SRLATCHRHP_BASIC_GEN S R Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_NOR1 R QB Q NOR2_BASIC_GEN2 PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
X_NOR2 S1 Q QB NOR2_BASIC_GEN1 PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
E_RHP S1 0 VALUE = {IF((V(S)>{VTHRESH} & V(R)>{VTHRESH}),{VSS},V(S))}
.ENDS 1SRLATCHRHP_BASIC_GEN
*$
.SUBCKT NOR2_BASIC_GEN1 A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 5
CINT Y 0 1n IC=1
.ENDS NOR2_BASIC_GEN1
*$
.SUBCKT NOR2_BASIC_GEN2 A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5  
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 5
CINT Y 0 1n IC=0
.ENDS NOR2_BASIC_GEN2
*$
.SUBCKT SRLATCHRHP_BASIC_GEN S R Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
GQ 0 Qint VALUE = {IF(V(R) > {VTHRESH},-5,IF(V(S)>{VTHRESH},5, 0))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr QB 1 
Cdummy1 Q 0 1n 
Cdummy2 QB 0 1n
.IC V(Qint) {VSS}
.ENDS SRLATCHRHP_BASIC_GEN
*$
.SUBCKT SRLATCHSHP_BASIC_GEN S R Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_NOR1 R1 QB Q NOR2_BASIC_GEN2 PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
X_NOR2 S Q QB NOR2_BASIC_GEN1 PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
E_RHP R1 0 VALUE = {IF((V(S)>{VTHRESH} & V(R)>{VTHRESH}),{VSS},V(R))}
.ENDS SRLATCHSHP_BASIC_GEN
*$
.SUBCKT BUF_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS BUF_BASIC_GEN
*$
.SUBCKT COMP_BASIC_GEN INP INM Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
E_ABM Yint 0 VALUE {IF (V(INP) > 
+ V(INM), {VDD},{VSS})}
R1 Yint Y 1
C1 Y 0 1n
.ENDS COMP_BASIC_GEN
*$
.SUBCKT BUF_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.3}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS BUF_DELAY_BASIC_GEN
*$
.SUBCKT COMPHYS_BASIC_GEN INP INM HYS OUT PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
EIN INP1 INM1 INP INM 1 
EHYS INP1 INP2 VALUE { IF( V(1) > {VTHRESH},-V(HYS),0) }
EOUT OUT 0 VALUE { IF( V(INP2)>V(INM1), {VDD} ,{VSS}) }
R1 OUT 1 1
C1 1 0 5n
RINP1 INP1 0 1K
.ENDS COMPHYS_BASIC_GEN
*$
.SUBCKT LDCR 1 2 PARAMS: L=1u DCR=20m
L1 1 INT1 {L}
R1 INT1 2 {DCR}
.ENDS LDCR
*$
.SUBCKT CESR 1 2 PARAMS: C=10u ESR=2m ESL=1n
C1 1 INT1 {C}
R1 INT1 INT2 {ESR}
L1 INT2 2 {ESL}
.ENDS CESR
*$
.SUBCKT ONE_SHOT IN OUT
+ PARAMs:  T=100
S_S1         MEAS 0 RESET2 0 S1
E_ABM1         CH 0 VALUE { if( V(IN)>0.5 | V(OUT)>0.5,1,0)    }
R_R2         RESET2 RESET  0.1  
E_ABM3         OUT 0 VALUE { if( V(MEAS)<0.5 & V(CH)>0.5,1,0)    }
R_R1         MEAS CH  {T} 
C_C2         0 RESET2  1.4427n  
C_C1         0 MEAS  1.4427n  
E_ABM2         RESET 0 VALUE { if(V(CH)<0.5,1,0)    }
.MODEL         S1 VSWITCH Roff=1e9 Ron=1.0 Voff=0.25V Von=0.75V
.ENDS ONE_SHOT
*$
.SUBCKT WLED 1 2
dpwc1 1 2 led
.model led d 
+ IS=1.0000E-20
+ N=2.4471
+ RS=2.4405
+ IKF=9.1198
+ CJO=25.000E-12
+ M=.1
+ VJ=.10
+ ISR=0
+ BV=100
+ IBV=3.0000E-12
+ TT=1.000E-12
.ends
*$
.SUBCKT PWRMOS D G S 
M1 3 GX S S PMOS W= 7737642u L= 0.25u 
M2 S GX S D NMOS W= 7737642u L= 4.893e-07 
R1 D 3 1.2573e-02 TC=9.549e-03 1.531e-05  
CGS GX S 2.424e-09 
CGD GX D 8.215e-12 
RG G GY 2.3 
RTCV 100 S 1e6 TC=1.233e-3 0 
ETCV GY GX 100 200 1 
ITCV S 100 1u 
VTCV 200 S 1 
DBD D S DBD 
.MODEL PMOS PMOS ( LEVEL = 3 TOX = 5e-8 
+ RS = 0 KP = 2.7e-6 NSUB = 4.9e16 
+ KAPPA = 1e-2 ETA = 1e-4 NFS = 8e11 
+ LD = 0 IS = 0 TPG = -1) 
.MODEL NMOS NMOS ( LEVEL = 3 TOX = 5e-8 
+NSUB = 1.625e+16 IS = 0 TPG = -1 ) 
.MODEL DBD D ( 
+FC = 0.1 TT = 1.163e-08 T_MEASURED = 25 BV = 61 
+RS = 7.823e-3 N = 1.064 IS = 2.143e-12 
+EG = 1.25 XTI = 2.694 TRS1 = 3.228e-3 
+CJO = 7.780e-10 VJ = 9.118e-01 M = 4.424e-01 ) 
.ENDS PWRMOS
*$