

================================================================
== Vitis HLS Report for 'conv2d'
================================================================
* Date:           Fri Dec 22 04:15:26 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        cnn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  12.036 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  3115585|  3115585|  37.499 ms|  37.499 ms|  3115585|  3115585|     none|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                      Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_71_1_VITIS_LOOP_74_2_VITIS_LOOP_77_3   |  3115584|  3115584|      1202|          -|          -|  2592|        no|
        | + VITIS_LOOP_83_4_VITIS_LOOP_86_5_VITIS_LOOP_89_6  |     1175|     1175|        28|          4|          1|   288|       yes|
        +----------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 28


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 55
* Pipeline : 1
  Pipeline-0 : II = 4, D = 28, States = { 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 47 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 19 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 56 [1/1] (0.48ns)   --->   "%br_ln71 = br void" [../src/hls/cnn.cpp:71]   --->   Operation 56 'br' 'br_ln71' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 5.20>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%indvar_flatten80 = phi i12 0, void %.lr.ph18, i12 %add_ln71_2, void %._crit_edge12" [../src/hls/cnn.cpp:71]   --->   Operation 57 'phi' 'indvar_flatten80' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%i = phi i4 1, void %.lr.ph18, i4 %select_ln71_5, void %._crit_edge12" [../src/hls/cnn.cpp:71]   --->   Operation 58 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%indvar_flatten50 = phi i10 0, void %.lr.ph18, i10 %select_ln74, void %._crit_edge12" [../src/hls/cnn.cpp:74]   --->   Operation 59 'phi' 'indvar_flatten50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%ii = phi i4 1, void %.lr.ph18, i4 %ii_cast_mid2, void %._crit_edge12" [../src/hls/cnn.cpp:71]   --->   Operation 60 'phi' 'ii' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%iii = phi i6 0, void %.lr.ph18, i6 %add_ln77, void %._crit_edge12" [../src/hls/cnn.cpp:77]   --->   Operation 61 'phi' 'iii' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.96ns)   --->   "%add_ln71_2 = add i12 %indvar_flatten80, i12 1" [../src/hls/cnn.cpp:71]   --->   Operation 62 'add' 'add_ln71_2' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.86ns)   --->   "%empty = add i4 %i, i4 15" [../src/hls/cnn.cpp:71]   --->   Operation 63 'add' 'empty' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%p_cast = zext i4 %empty" [../src/hls/cnn.cpp:71]   --->   Operation 64 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %empty, i3 0" [../src/hls/cnn.cpp:71]   --->   Operation 65 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.89ns)   --->   "%tmp = add i7 %tmp_5, i7 %p_cast" [../src/hls/cnn.cpp:71]   --->   Operation 66 'add' 'tmp' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.86ns)   --->   "%tmp5 = add i4 %ii, i4 15" [../src/hls/cnn.cpp:71]   --->   Operation 67 'add' 'tmp5' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%tmp5_cast = zext i4 %tmp5" [../src/hls/cnn.cpp:71]   --->   Operation 68 'zext' 'tmp5_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.89ns)   --->   "%empty_36 = add i7 %tmp5_cast, i7 %tmp" [../src/hls/cnn.cpp:71]   --->   Operation 69 'add' 'empty_36' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.86ns)   --->   "%add_ln71 = add i4 %i, i4 1" [../src/hls/cnn.cpp:71]   --->   Operation 70 'add' 'add_ln71' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.86ns)   --->   "%icmp_ln71 = icmp_eq  i12 %indvar_flatten80, i12 2592" [../src/hls/cnn.cpp:71]   --->   Operation 71 'icmp' 'icmp_ln71' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71, void %._crit_edge14.loopexit, void %._crit_edge19.loopexit" [../src/hls/cnn.cpp:71]   --->   Operation 72 'br' 'br_ln71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.85ns)   --->   "%icmp_ln74 = icmp_eq  i10 %indvar_flatten50, i10 288" [../src/hls/cnn.cpp:74]   --->   Operation 73 'icmp' 'icmp_ln74' <Predicate = (!icmp_ln71)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.45ns)   --->   "%select_ln71 = select i1 %icmp_ln74, i4 1, i4 %ii" [../src/hls/cnn.cpp:71]   --->   Operation 74 'select' 'select_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%p_cast_mid1 = zext i4 %i" [../src/hls/cnn.cpp:71]   --->   Operation 75 'zext' 'p_cast_mid1' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%p_mid = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %i, i3 0" [../src/hls/cnn.cpp:71]   --->   Operation 76 'bitconcatenate' 'p_mid' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.89ns)   --->   "%tmp_mid1 = add i7 %p_mid, i7 %p_cast_mid1" [../src/hls/cnn.cpp:71]   --->   Operation 77 'add' 'tmp_mid1' <Predicate = (!icmp_ln71)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node p_mid146)   --->   "%select_ln71_4 = select i1 %icmp_ln74, i7 %tmp_mid1, i7 %tmp" [../src/hls/cnn.cpp:71]   --->   Operation 78 'select' 'select_ln71_4' <Predicate = (!icmp_ln71)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node and_ln71)   --->   "%xor_ln71 = xor i1 %icmp_ln74, i1 1" [../src/hls/cnn.cpp:71]   --->   Operation 79 'xor' 'xor_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.87ns)   --->   "%icmp_ln77 = icmp_eq  i6 %iii, i6 32" [../src/hls/cnn.cpp:77]   --->   Operation 80 'icmp' 'icmp_ln77' <Predicate = (!icmp_ln71)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln71 = and i1 %icmp_ln77, i1 %xor_ln71" [../src/hls/cnn.cpp:71]   --->   Operation 81 'and' 'and_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.45ns)   --->   "%select_ln71_5 = select i1 %icmp_ln74, i4 %add_ln71, i4 %i" [../src/hls/cnn.cpp:71]   --->   Operation 82 'select' 'select_ln71_5' <Predicate = (!icmp_ln71)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.86ns)   --->   "%add_ln74 = add i4 %select_ln71, i4 1" [../src/hls/cnn.cpp:74]   --->   Operation 83 'add' 'add_ln74' <Predicate = (!icmp_ln71)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node p_mid146)   --->   "%ii_cast_dup = zext i4 %select_ln71" [../src/hls/cnn.cpp:71]   --->   Operation 84 'zext' 'ii_cast_dup' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node iii_mid2)   --->   "%empty_41 = or i1 %and_ln71, i1 %icmp_ln74" [../src/hls/cnn.cpp:71]   --->   Operation 85 'or' 'empty_41' <Predicate = (!icmp_ln71)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.44ns) (out node of the LUT)   --->   "%iii_mid2 = select i1 %empty_41, i6 0, i6 %iii" [../src/hls/cnn.cpp:71]   --->   Operation 86 'select' 'iii_mid2' <Predicate = (!icmp_ln71)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.45ns)   --->   "%ii_cast_mid2 = select i1 %and_ln71, i4 %add_ln74, i4 %select_ln71" [../src/hls/cnn.cpp:71]   --->   Operation 87 'select' 'ii_cast_mid2' <Predicate = (!icmp_ln71)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.89ns) (out node of the LUT)   --->   "%p_mid146 = add i7 %ii_cast_dup, i7 %select_ln71_4" [../src/hls/cnn.cpp:71]   --->   Operation 88 'add' 'p_mid146' <Predicate = (!icmp_ln71)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node sum19)   --->   "%select_ln71_6 = select i1 %icmp_ln74, i7 %tmp_mid1, i7 %empty_36" [../src/hls/cnn.cpp:71]   --->   Operation 89 'select' 'select_ln71_6' <Predicate = (!icmp_ln71)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node sum19)   --->   "%empty_42 = select i1 %and_ln71, i7 %p_mid146, i7 %select_ln71_6" [../src/hls/cnn.cpp:71]   --->   Operation 90 'select' 'empty_42' <Predicate = (!icmp_ln71)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node sum19)   --->   "%p_mid1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i7.i5, i7 %empty_42, i5 0" [../src/hls/cnn.cpp:71]   --->   Operation 91 'bitconcatenate' 'p_mid1' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node sum19)   --->   "%zext_ln77_4 = zext i6 %iii_mid2" [../src/hls/cnn.cpp:77]   --->   Operation 92 'zext' 'zext_ln77_4' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.96ns) (out node of the LUT)   --->   "%sum19 = add i12 %zext_ln77_4, i12 %p_mid1" [../src/hls/cnn.cpp:77]   --->   Operation 93 'add' 'sum19' <Predicate = (!icmp_ln71)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [16/16] (1.57ns)   --->   "%newIndex9 = urem i12 %sum19, i12 1296" [../src/hls/cnn.cpp:77]   --->   Operation 94 'urem' 'newIndex9' <Predicate = (!icmp_ln71)> <Delay = 1.57> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 15> <II = 12> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.86ns)   --->   "%icmp_ln98 = icmp_ult  i12 %sum19, i12 1296" [../src/hls/cnn.cpp:98]   --->   Operation 95 'icmp' 'icmp_ln98' <Predicate = (!icmp_ln71)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%ret_ln111 = ret" [../src/hls/cnn.cpp:111]   --->   Operation 96 'ret' 'ret_ln111' <Predicate = (icmp_ln71)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.57>
ST_3 : Operation 97 [15/16] (1.57ns)   --->   "%newIndex9 = urem i12 %sum19, i12 1296" [../src/hls/cnn.cpp:77]   --->   Operation 97 'urem' 'newIndex9' <Predicate = true> <Delay = 1.57> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 15> <II = 12> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.57>
ST_4 : Operation 98 [14/16] (1.57ns)   --->   "%newIndex9 = urem i12 %sum19, i12 1296" [../src/hls/cnn.cpp:77]   --->   Operation 98 'urem' 'newIndex9' <Predicate = true> <Delay = 1.57> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 15> <II = 12> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.57>
ST_5 : Operation 99 [13/16] (1.57ns)   --->   "%newIndex9 = urem i12 %sum19, i12 1296" [../src/hls/cnn.cpp:77]   --->   Operation 99 'urem' 'newIndex9' <Predicate = true> <Delay = 1.57> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 15> <II = 12> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.57>
ST_6 : Operation 100 [12/16] (1.57ns)   --->   "%newIndex9 = urem i12 %sum19, i12 1296" [../src/hls/cnn.cpp:77]   --->   Operation 100 'urem' 'newIndex9' <Predicate = true> <Delay = 1.57> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 15> <II = 12> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.57>
ST_7 : Operation 101 [11/16] (1.57ns)   --->   "%newIndex9 = urem i12 %sum19, i12 1296" [../src/hls/cnn.cpp:77]   --->   Operation 101 'urem' 'newIndex9' <Predicate = true> <Delay = 1.57> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 15> <II = 12> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.57>
ST_8 : Operation 102 [10/16] (1.57ns)   --->   "%newIndex9 = urem i12 %sum19, i12 1296" [../src/hls/cnn.cpp:77]   --->   Operation 102 'urem' 'newIndex9' <Predicate = true> <Delay = 1.57> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 15> <II = 12> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.57>
ST_9 : Operation 103 [9/16] (1.57ns)   --->   "%newIndex9 = urem i12 %sum19, i12 1296" [../src/hls/cnn.cpp:77]   --->   Operation 103 'urem' 'newIndex9' <Predicate = true> <Delay = 1.57> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 15> <II = 12> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.57>
ST_10 : Operation 104 [8/16] (1.57ns)   --->   "%newIndex9 = urem i12 %sum19, i12 1296" [../src/hls/cnn.cpp:77]   --->   Operation 104 'urem' 'newIndex9' <Predicate = true> <Delay = 1.57> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 15> <II = 12> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.57>
ST_11 : Operation 105 [7/16] (1.57ns)   --->   "%newIndex9 = urem i12 %sum19, i12 1296" [../src/hls/cnn.cpp:77]   --->   Operation 105 'urem' 'newIndex9' <Predicate = true> <Delay = 1.57> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 15> <II = 12> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.57>
ST_12 : Operation 106 [6/16] (1.57ns)   --->   "%newIndex9 = urem i12 %sum19, i12 1296" [../src/hls/cnn.cpp:77]   --->   Operation 106 'urem' 'newIndex9' <Predicate = true> <Delay = 1.57> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 15> <II = 12> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.57>
ST_13 : Operation 107 [5/16] (1.57ns)   --->   "%newIndex9 = urem i12 %sum19, i12 1296" [../src/hls/cnn.cpp:77]   --->   Operation 107 'urem' 'newIndex9' <Predicate = true> <Delay = 1.57> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 15> <II = 12> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.57>
ST_14 : Operation 108 [4/16] (1.57ns)   --->   "%newIndex9 = urem i12 %sum19, i12 1296" [../src/hls/cnn.cpp:77]   --->   Operation 108 'urem' 'newIndex9' <Predicate = true> <Delay = 1.57> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 15> <II = 12> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.57>
ST_15 : Operation 109 [3/16] (1.57ns)   --->   "%newIndex9 = urem i12 %sum19, i12 1296" [../src/hls/cnn.cpp:77]   --->   Operation 109 'urem' 'newIndex9' <Predicate = true> <Delay = 1.57> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 15> <II = 12> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.57>
ST_16 : Operation 110 [2/16] (1.57ns)   --->   "%newIndex9 = urem i12 %sum19, i12 1296" [../src/hls/cnn.cpp:77]   --->   Operation 110 'urem' 'newIndex9' <Predicate = true> <Delay = 1.57> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 15> <II = 12> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.92>
ST_17 : Operation 111 [1/16] (1.57ns)   --->   "%newIndex9 = urem i12 %sum19, i12 1296" [../src/hls/cnn.cpp:77]   --->   Operation 111 'urem' 'newIndex9' <Predicate = true> <Delay = 1.57> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 15> <II = 12> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 112 [1/1] (0.00ns)   --->   "%newIndex9_cast = zext i12 %newIndex9" [../src/hls/cnn.cpp:77]   --->   Operation 112 'zext' 'newIndex9_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 113 [1/1] (0.00ns)   --->   "%output_0_addr = getelementptr i32 %output_0, i64 0, i64 %newIndex9_cast" [../src/hls/cnn.cpp:77]   --->   Operation 113 'getelementptr' 'output_0_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 114 [1/1] (0.00ns)   --->   "%output_1_addr = getelementptr i32 %output_1, i64 0, i64 %newIndex9_cast" [../src/hls/cnn.cpp:77]   --->   Operation 114 'getelementptr' 'output_1_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 115 [2/2] (1.35ns)   --->   "%output_0_load = load i11 %output_0_addr" [../src/hls/cnn.cpp:98]   --->   Operation 115 'load' 'output_0_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1296> <RAM>
ST_17 : Operation 116 [2/2] (1.35ns)   --->   "%output_1_load = load i11 %output_1_addr" [../src/hls/cnn.cpp:98]   --->   Operation 116 'load' 'output_1_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1296> <RAM>

State 18 <SV = 17> <Delay = 1.87>
ST_18 : Operation 117 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_71_1_VITIS_LOOP_74_2_VITIS_LOOP_77_3_str"   --->   Operation 117 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 118 [1/1] (0.00ns)   --->   "%empty_40 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2592, i64 2592, i64 2592"   --->   Operation 118 'speclooptripcount' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 119 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_74_2_VITIS_LOOP_77_3_str"   --->   Operation 119 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 120 [1/1] (0.00ns)   --->   "%ii_cast_mid2_cast = zext i4 %ii_cast_mid2" [../src/hls/cnn.cpp:71]   --->   Operation 120 'zext' 'ii_cast_mid2_cast' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln77 = zext i6 %iii_mid2" [../src/hls/cnn.cpp:77]   --->   Operation 121 'zext' 'zext_ln77' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln77_3 = zext i6 %iii_mid2" [../src/hls/cnn.cpp:77]   --->   Operation 122 'zext' 'zext_ln77_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 123 [1/1] (0.00ns)   --->   "%specloopname_ln77 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [../src/hls/cnn.cpp:77]   --->   Operation 123 'specloopname' 'specloopname_ln77' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 124 [1/2] (1.35ns)   --->   "%output_0_load = load i11 %output_0_addr" [../src/hls/cnn.cpp:98]   --->   Operation 124 'load' 'output_0_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1296> <RAM>
ST_18 : Operation 125 [1/2] (1.35ns)   --->   "%output_1_load = load i11 %output_1_addr" [../src/hls/cnn.cpp:98]   --->   Operation 125 'load' 'output_1_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1296> <RAM>
ST_18 : Operation 126 [1/1] (0.52ns)   --->   "%select_ln98 = select i1 %icmp_ln98, i32 %output_0_load, i32 %output_1_load" [../src/hls/cnn.cpp:98]   --->   Operation 126 'select' 'select_ln98' <Predicate = true> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 127 [1/1] (0.48ns)   --->   "%br_ln83 = br void" [../src/hls/cnn.cpp:83]   --->   Operation 127 'br' 'br_ln83' <Predicate = true> <Delay = 0.48>

State 19 <SV = 18> <Delay = 4.13>
ST_19 : Operation 128 [1/1] (0.00ns)   --->   "%indvar_flatten36 = phi i9 0, void %._crit_edge14.loopexit, i9 %add_ln83, void %.lr.ph17" [../src/hls/cnn.cpp:83]   --->   Operation 128 'phi' 'indvar_flatten36' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 129 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i4 0, void %._crit_edge14.loopexit, i4 %select_ln86_7, void %.lr.ph17" [../src/hls/cnn.cpp:86]   --->   Operation 129 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 130 [1/1] (0.00ns)   --->   "%v = phi i3 7, void %._crit_edge14.loopexit, i3 %select_ln86_5, void %.lr.ph17" [../src/hls/cnn.cpp:86]   --->   Operation 130 'phi' 'v' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 131 [1/1] (0.00ns)   --->   "%vi = phi i3 7, void %._crit_edge14.loopexit, i3 %add_ln95, void %.lr.ph17" [../src/hls/cnn.cpp:95]   --->   Operation 131 'phi' 'vi' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 132 [1/1] (0.74ns)   --->   "%indvars_iv_next34 = add i3 %v, i3 1" [../src/hls/cnn.cpp:86]   --->   Operation 132 'add' 'indvars_iv_next34' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 133 [1/1] (0.00ns)   --->   "%indvars_iv_next34_cast = zext i3 %indvars_iv_next34" [../src/hls/cnn.cpp:86]   --->   Operation 133 'zext' 'indvars_iv_next34_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 134 [1/1] (0.00ns)   --->   "%empty_37 = trunc i3 %indvars_iv_next34" [../src/hls/cnn.cpp:86]   --->   Operation 134 'trunc' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 135 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %empty_37, i2 0" [../src/hls/cnn.cpp:86]   --->   Operation 135 'bitconcatenate' 'p_shl2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 136 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln94 = sub i4 %p_shl2, i4 %indvars_iv_next34_cast" [../src/hls/cnn.cpp:94]   --->   Operation 136 'sub' 'sub_ln94' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.27> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_19 : Operation 137 [1/1] (0.54ns) (root node of TernaryAdder)   --->   "%add_ln95_3 = add i4 %sub_ln94, i4 1" [../src/hls/cnn.cpp:95]   --->   Operation 137 'add' 'add_ln95_3' <Predicate = true> <Delay = 0.54> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.27> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_19 : Operation 138 [1/1] (0.85ns)   --->   "%icmp_ln83 = icmp_eq  i9 %indvar_flatten36, i9 288" [../src/hls/cnn.cpp:83]   --->   Operation 138 'icmp' 'icmp_ln83' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln83 = br i1 %icmp_ln83, void %.lr.ph17, void %._crit_edge.loopexit" [../src/hls/cnn.cpp:83]   --->   Operation 139 'br' 'br_ln83' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 140 [1/1] (0.88ns)   --->   "%icmp_ln86 = icmp_eq  i4 %indvar_flatten, i4 9" [../src/hls/cnn.cpp:86]   --->   Operation 140 'icmp' 'icmp_ln86' <Predicate = (!icmp_ln83)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 141 [1/1] (0.27ns)   --->   "%select_ln83 = select i1 %icmp_ln86, i3 7, i3 %v" [../src/hls/cnn.cpp:83]   --->   Operation 141 'select' 'select_ln83' <Predicate = (!icmp_ln83)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node add_ln95_5)   --->   "%select_ln83_5 = select i1 %icmp_ln86, i4 1, i4 %add_ln95_3" [../src/hls/cnn.cpp:83]   --->   Operation 142 'select' 'select_ln83_5' <Predicate = (!icmp_ln83)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node and_ln83)   --->   "%xor_ln83 = xor i1 %icmp_ln86, i1 1" [../src/hls/cnn.cpp:83]   --->   Operation 143 'xor' 'xor_ln83' <Predicate = (!icmp_ln83)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 144 [1/1] (0.69ns)   --->   "%icmp_ln89 = icmp_eq  i3 %vi, i3 2" [../src/hls/cnn.cpp:89]   --->   Operation 144 'icmp' 'icmp_ln89' <Predicate = (!icmp_ln83)> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 145 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln83 = and i1 %icmp_ln89, i1 %xor_ln83" [../src/hls/cnn.cpp:83]   --->   Operation 145 'and' 'and_ln83' <Predicate = (!icmp_ln83)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 146 [1/1] (0.74ns)   --->   "%indvars_iv_next34_dup = add i3 %select_ln83, i3 1" [../src/hls/cnn.cpp:83]   --->   Operation 146 'add' 'indvars_iv_next34_dup' <Predicate = (!icmp_ln83)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node select_ln86)   --->   "%or_ln86 = or i1 %and_ln83, i1 %icmp_ln86" [../src/hls/cnn.cpp:86]   --->   Operation 147 'or' 'or_ln86' <Predicate = (!icmp_ln83)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 148 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln86 = select i1 %or_ln86, i3 7, i3 %vi" [../src/hls/cnn.cpp:86]   --->   Operation 148 'select' 'select_ln86' <Predicate = (!icmp_ln83)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 149 [1/1] (0.74ns)   --->   "%indvars_iv_next34_mid1 = add i3 %select_ln83, i3 2" [../src/hls/cnn.cpp:83]   --->   Operation 149 'add' 'indvars_iv_next34_mid1' <Predicate = (!icmp_ln83)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 150 [1/1] (0.00ns)   --->   "%indvars_iv_next34_cast_mid1 = zext i3 %indvars_iv_next34_mid1" [../src/hls/cnn.cpp:83]   --->   Operation 150 'zext' 'indvars_iv_next34_cast_mid1' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_19 : Operation 151 [1/1] (0.00ns)   --->   "%empty_39 = trunc i3 %indvars_iv_next34_mid1" [../src/hls/cnn.cpp:83]   --->   Operation 151 'trunc' 'empty_39' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_19 : Operation 152 [1/1] (0.00ns)   --->   "%p_shl2_mid1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %empty_39, i2 0" [../src/hls/cnn.cpp:83]   --->   Operation 152 'bitconcatenate' 'p_shl2_mid1' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_19 : Operation 153 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln94_2 = sub i4 %p_shl2_mid1, i4 %indvars_iv_next34_cast_mid1" [../src/hls/cnn.cpp:94]   --->   Operation 153 'sub' 'sub_ln94_2' <Predicate = (!icmp_ln83)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.27> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_19 : Operation 154 [1/1] (0.27ns)   --->   "%select_ln86_5 = select i1 %and_ln83, i3 %indvars_iv_next34_dup, i3 %select_ln83" [../src/hls/cnn.cpp:86]   --->   Operation 154 'select' 'select_ln86_5' <Predicate = (!icmp_ln83)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 155 [1/1] (0.00ns)   --->   "%sext_ln86 = sext i3 %select_ln86_5" [../src/hls/cnn.cpp:86]   --->   Operation 155 'sext' 'sext_ln86' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_19 : Operation 156 [1/1] (0.86ns)   --->   "%add_ln86 = add i4 %select_ln71_5, i4 %sext_ln86" [../src/hls/cnn.cpp:86]   --->   Operation 156 'add' 'add_ln86' <Predicate = (!icmp_ln83)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln86 = zext i4 %add_ln86" [../src/hls/cnn.cpp:86]   --->   Operation 157 'zext' 'zext_ln86' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_19 : Operation 158 [3/3] (1.08ns) (grouped into DSP with root node add_ln86_2)   --->   "%mul_ln86 = mul i7 %zext_ln86, i7 11" [../src/hls/cnn.cpp:86]   --->   Operation 158 'mul' 'mul_ln86' <Predicate = (!icmp_ln83)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 159 [1/1] (0.54ns) (root node of TernaryAdder)   --->   "%add_ln95_4 = add i4 %sub_ln94_2, i4 1" [../src/hls/cnn.cpp:95]   --->   Operation 159 'add' 'add_ln95_4' <Predicate = (!icmp_ln83)> <Delay = 0.54> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.27> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_19 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node add_ln95_5)   --->   "%select_ln86_6 = select i1 %and_ln83, i4 %add_ln95_4, i4 %select_ln83_5" [../src/hls/cnn.cpp:86]   --->   Operation 160 'select' 'select_ln86_6' <Predicate = (!icmp_ln83)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 161 [1/1] (0.00ns)   --->   "%trunc_ln91 = trunc i3 %select_ln86" [../src/hls/cnn.cpp:91]   --->   Operation 161 'trunc' 'trunc_ln91' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_19 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node add_ln95_5)   --->   "%sext_ln94 = sext i2 %trunc_ln91" [../src/hls/cnn.cpp:94]   --->   Operation 162 'sext' 'sext_ln94' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_19 : Operation 163 [1/1] (0.86ns) (out node of the LUT)   --->   "%add_ln95_5 = add i4 %select_ln86_6, i4 %sext_ln94" [../src/hls/cnn.cpp:95]   --->   Operation 163 'add' 'add_ln95_5' <Predicate = (!icmp_ln83)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 164 [1/1] (0.86ns)   --->   "%add_ln86_3 = add i4 %indvar_flatten, i4 1" [../src/hls/cnn.cpp:86]   --->   Operation 164 'add' 'add_ln86_3' <Predicate = (!icmp_ln83)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.08>
ST_20 : Operation 165 [2/3] (1.08ns) (grouped into DSP with root node add_ln86_2)   --->   "%mul_ln86 = mul i7 %zext_ln86, i7 11" [../src/hls/cnn.cpp:86]   --->   Operation 165 'mul' 'mul_ln86' <Predicate = (!icmp_ln83)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 21 <SV = 20> <Delay = 0.83>
ST_21 : Operation 166 [1/3] (0.00ns) (grouped into DSP with root node add_ln86_2)   --->   "%mul_ln86 = mul i7 %zext_ln86, i7 11" [../src/hls/cnn.cpp:86]   --->   Operation 166 'mul' 'mul_ln86' <Predicate = (!icmp_ln83)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 167 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln86_2 = add i7 %mul_ln86, i7 %ii_cast_mid2_cast" [../src/hls/cnn.cpp:86]   --->   Operation 167 'add' 'add_ln86_2' <Predicate = (!icmp_ln83)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 22 <SV = 21> <Delay = 4.17>
ST_22 : Operation 168 [1/1] (0.00ns)   --->   "%iv = phi i6 0, void %._crit_edge14.loopexit, i6 %select_ln83_4, void %.lr.ph17" [../src/hls/cnn.cpp:83]   --->   Operation 168 'phi' 'iv' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 169 [1/1] (0.92ns)   --->   "%add_ln83 = add i9 %indvar_flatten36, i9 1" [../src/hls/cnn.cpp:83]   --->   Operation 169 'add' 'add_ln83' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 170 [1/1] (0.88ns)   --->   "%add_ln83_3 = add i6 %iv, i6 1" [../src/hls/cnn.cpp:83]   --->   Operation 170 'add' 'add_ln83_3' <Predicate = (!icmp_ln83 & icmp_ln86)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 171 [1/1] (0.44ns)   --->   "%select_ln83_4 = select i1 %icmp_ln86, i6 %add_ln83_3, i6 %iv" [../src/hls/cnn.cpp:83]   --->   Operation 171 'select' 'select_ln83_4' <Predicate = (!icmp_ln83)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln83 = zext i6 %select_ln83_4" [../src/hls/cnn.cpp:83]   --->   Operation 172 'zext' 'zext_ln83' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_22 : Operation 173 [1/1] (0.00ns)   --->   "%trunc_ln83 = trunc i6 %select_ln83_4" [../src/hls/cnn.cpp:83]   --->   Operation 173 'trunc' 'trunc_ln83' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_22 : Operation 174 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln86_2 = add i7 %mul_ln86, i7 %ii_cast_mid2_cast" [../src/hls/cnn.cpp:86]   --->   Operation 174 'add' 'add_ln86_2' <Predicate = (!icmp_ln83)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 175 [1/1] (0.00ns)   --->   "%sext_ln91 = sext i2 %trunc_ln91" [../src/hls/cnn.cpp:91]   --->   Operation 175 'sext' 'sext_ln91' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_22 : Operation 176 [1/1] (0.89ns)   --->   "%add_ln91 = add i7 %add_ln86_2, i7 %sext_ln91" [../src/hls/cnn.cpp:91]   --->   Operation 176 'add' 'add_ln91' <Predicate = (!icmp_ln83)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 177 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i7.i5, i7 %add_ln91, i5 0" [../src/hls/cnn.cpp:91]   --->   Operation 177 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_22 : Operation 178 [1/1] (0.74ns)   --->   "%add_ln95 = add i3 %select_ln86, i3 1" [../src/hls/cnn.cpp:95]   --->   Operation 178 'add' 'add_ln95' <Predicate = (!icmp_ln83)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 179 [1/1] (0.96ns)   --->   "%add_ln98 = add i12 %shl_ln, i12 %zext_ln83" [../src/hls/cnn.cpp:98]   --->   Operation 179 'add' 'add_ln98' <Predicate = (!icmp_ln83)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 180 [16/16] (1.48ns)   --->   "%urem_ln98 = urem i12 %add_ln98, i12 1936" [../src/hls/cnn.cpp:98]   --->   Operation 180 'urem' 'urem_ln98' <Predicate = (!icmp_ln83)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 181 [1/1] (0.86ns)   --->   "%icmp_ln98_1 = icmp_ult  i12 %add_ln98, i12 1936" [../src/hls/cnn.cpp:98]   --->   Operation 181 'icmp' 'icmp_ln98_1' <Predicate = (!icmp_ln83)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 182 [1/1] (0.45ns)   --->   "%select_ln86_7 = select i1 %icmp_ln86, i4 1, i4 %add_ln86_3" [../src/hls/cnn.cpp:86]   --->   Operation 182 'select' 'select_ln86_7' <Predicate = (!icmp_ln83)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 23 <SV = 22> <Delay = 1.48>
ST_23 : Operation 183 [15/16] (1.48ns)   --->   "%urem_ln98 = urem i12 %add_ln98, i12 1936" [../src/hls/cnn.cpp:98]   --->   Operation 183 'urem' 'urem_ln98' <Predicate = (!icmp_ln83)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 1.48>
ST_24 : Operation 184 [14/16] (1.48ns)   --->   "%urem_ln98 = urem i12 %add_ln98, i12 1936" [../src/hls/cnn.cpp:98]   --->   Operation 184 'urem' 'urem_ln98' <Predicate = (!icmp_ln83)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 1.48>
ST_25 : Operation 185 [13/16] (1.48ns)   --->   "%urem_ln98 = urem i12 %add_ln98, i12 1936" [../src/hls/cnn.cpp:98]   --->   Operation 185 'urem' 'urem_ln98' <Predicate = (!icmp_ln83)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 1.48>
ST_26 : Operation 186 [12/16] (1.48ns)   --->   "%urem_ln98 = urem i12 %add_ln98, i12 1936" [../src/hls/cnn.cpp:98]   --->   Operation 186 'urem' 'urem_ln98' <Predicate = (!icmp_ln83)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 1.48>
ST_27 : Operation 187 [11/16] (1.48ns)   --->   "%urem_ln98 = urem i12 %add_ln98, i12 1936" [../src/hls/cnn.cpp:98]   --->   Operation 187 'urem' 'urem_ln98' <Predicate = (!icmp_ln83)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 1.48>
ST_28 : Operation 188 [10/16] (1.48ns)   --->   "%urem_ln98 = urem i12 %add_ln98, i12 1936" [../src/hls/cnn.cpp:98]   --->   Operation 188 'urem' 'urem_ln98' <Predicate = (!icmp_ln83)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 1.48>
ST_29 : Operation 189 [9/16] (1.48ns)   --->   "%urem_ln98 = urem i12 %add_ln98, i12 1936" [../src/hls/cnn.cpp:98]   --->   Operation 189 'urem' 'urem_ln98' <Predicate = (!icmp_ln83)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 1.48>
ST_30 : Operation 190 [8/16] (1.48ns)   --->   "%urem_ln98 = urem i12 %add_ln98, i12 1936" [../src/hls/cnn.cpp:98]   --->   Operation 190 'urem' 'urem_ln98' <Predicate = (!icmp_ln83)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 1.48>
ST_31 : Operation 191 [7/16] (1.48ns)   --->   "%urem_ln98 = urem i12 %add_ln98, i12 1936" [../src/hls/cnn.cpp:98]   --->   Operation 191 'urem' 'urem_ln98' <Predicate = (!icmp_ln83)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 1.48>
ST_32 : Operation 192 [6/16] (1.48ns)   --->   "%urem_ln98 = urem i12 %add_ln98, i12 1936" [../src/hls/cnn.cpp:98]   --->   Operation 192 'urem' 'urem_ln98' <Predicate = (!icmp_ln83)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 1.48>
ST_33 : Operation 193 [5/16] (1.48ns)   --->   "%urem_ln98 = urem i12 %add_ln98, i12 1936" [../src/hls/cnn.cpp:98]   --->   Operation 193 'urem' 'urem_ln98' <Predicate = (!icmp_ln83)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 1.48>
ST_34 : Operation 194 [4/16] (1.48ns)   --->   "%urem_ln98 = urem i12 %add_ln98, i12 1936" [../src/hls/cnn.cpp:98]   --->   Operation 194 'urem' 'urem_ln98' <Predicate = (!icmp_ln83)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 2.34>
ST_35 : Operation 195 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i4.i5.i5, i4 %add_ln95_5, i5 %trunc_ln83, i5 0" [../src/hls/cnn.cpp:95]   --->   Operation 195 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_35 : Operation 196 [3/16] (1.48ns)   --->   "%urem_ln98 = urem i12 %add_ln98, i12 1936" [../src/hls/cnn.cpp:98]   --->   Operation 196 'urem' 'urem_ln98' <Predicate = (!icmp_ln83)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 197 [1/1] (0.98ns)   --->   "%add_ln98_2 = add i14 %shl_ln1, i14 %zext_ln77_3" [../src/hls/cnn.cpp:98]   --->   Operation 197 'add' 'add_ln98_2' <Predicate = (!icmp_ln83)> <Delay = 0.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln98_2 = zext i14 %add_ln98_2" [../src/hls/cnn.cpp:98]   --->   Operation 198 'zext' 'zext_ln98_2' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_35 : Operation 199 [1/1] (0.00ns)   --->   "%layer_4_weights_addr = getelementptr i32 %layer_4_weights, i64 0, i64 %zext_ln98_2" [../src/hls/cnn.cpp:98]   --->   Operation 199 'getelementptr' 'layer_4_weights_addr' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_35 : Operation 200 [2/2] (1.35ns)   --->   "%layer_4_weights_load = load i14 %layer_4_weights_addr" [../src/hls/cnn.cpp:98]   --->   Operation 200 'load' 'layer_4_weights_load' <Predicate = (!icmp_ln83)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 9216> <ROM>

State 36 <SV = 35> <Delay = 1.48>
ST_36 : Operation 201 [2/16] (1.48ns)   --->   "%urem_ln98 = urem i12 %add_ln98, i12 1936" [../src/hls/cnn.cpp:98]   --->   Operation 201 'urem' 'urem_ln98' <Predicate = (!icmp_ln83)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 202 [1/2] (1.35ns)   --->   "%layer_4_weights_load = load i14 %layer_4_weights_addr" [../src/hls/cnn.cpp:98]   --->   Operation 202 'load' 'layer_4_weights_load' <Predicate = (!icmp_ln83)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 9216> <ROM>

State 37 <SV = 36> <Delay = 6.01>
ST_37 : Operation 203 [1/1] (0.00ns)   --->   "%add4320 = phi i32 %select_ln98, void %._crit_edge14.loopexit, i32 %add1, void %.lr.ph17" [../src/hls/cnn.cpp:98]   --->   Operation 203 'phi' 'add4320' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 204 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 204 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 205 [1/16] (1.48ns)   --->   "%urem_ln98 = urem i12 %add_ln98, i12 1936" [../src/hls/cnn.cpp:98]   --->   Operation 205 'urem' 'urem_ln98' <Predicate = (!icmp_ln83)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln98 = zext i12 %urem_ln98" [../src/hls/cnn.cpp:98]   --->   Operation 206 'zext' 'zext_ln98' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_37 : Operation 207 [1/1] (0.00ns)   --->   "%input_0_addr = getelementptr i32 %input_0, i64 0, i64 %zext_ln98" [../src/hls/cnn.cpp:98]   --->   Operation 207 'getelementptr' 'input_0_addr' <Predicate = (!icmp_ln83 & icmp_ln98_1)> <Delay = 0.00>
ST_37 : Operation 208 [1/1] (0.00ns)   --->   "%input_1_addr = getelementptr i32 %input_1, i64 0, i64 %zext_ln98" [../src/hls/cnn.cpp:98]   --->   Operation 208 'getelementptr' 'input_1_addr' <Predicate = (!icmp_ln83 & !icmp_ln98_1)> <Delay = 0.00>
ST_37 : Operation 209 [2/2] (1.35ns)   --->   "%input_0_load = load i11 %input_0_addr" [../src/hls/cnn.cpp:98]   --->   Operation 209 'load' 'input_0_load' <Predicate = (!icmp_ln83 & icmp_ln98_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_37 : Operation 210 [2/2] (1.35ns)   --->   "%input_1_load = load i11 %input_1_addr" [../src/hls/cnn.cpp:98]   --->   Operation 210 'load' 'input_1_load' <Predicate = (!icmp_ln83 & !icmp_ln98_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>

State 38 <SV = 37> <Delay = 6.54>
ST_38 : Operation 211 [1/2] (1.35ns)   --->   "%input_0_load = load i11 %input_0_addr" [../src/hls/cnn.cpp:98]   --->   Operation 211 'load' 'input_0_load' <Predicate = (!icmp_ln83 & icmp_ln98_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_38 : Operation 212 [1/2] (1.35ns)   --->   "%input_1_load = load i11 %input_1_addr" [../src/hls/cnn.cpp:98]   --->   Operation 212 'load' 'input_1_load' <Predicate = (!icmp_ln83 & !icmp_ln98_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_38 : Operation 213 [1/1] (0.52ns)   --->   "%select_ln98_2 = select i1 %icmp_ln98_1, i32 %input_0_load, i32 %input_1_load" [../src/hls/cnn.cpp:98]   --->   Operation 213 'select' 'select_ln98_2' <Predicate = (!icmp_ln83)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 214 [4/4] (4.67ns)   --->   "%mul = fmul i32 %select_ln98_2, i32 %layer_4_weights_load" [../src/hls/cnn.cpp:98]   --->   Operation 214 'fmul' 'mul' <Predicate = (!icmp_ln83)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 4.67>
ST_39 : Operation 215 [3/4] (4.67ns)   --->   "%mul = fmul i32 %select_ln98_2, i32 %layer_4_weights_load" [../src/hls/cnn.cpp:98]   --->   Operation 215 'fmul' 'mul' <Predicate = (!icmp_ln83)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 4.67>
ST_40 : Operation 216 [2/4] (4.67ns)   --->   "%mul = fmul i32 %select_ln98_2, i32 %layer_4_weights_load" [../src/hls/cnn.cpp:98]   --->   Operation 216 'fmul' 'mul' <Predicate = (!icmp_ln83)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 4.67>
ST_41 : Operation 217 [1/4] (4.67ns)   --->   "%mul = fmul i32 %select_ln98_2, i32 %layer_4_weights_load" [../src/hls/cnn.cpp:98]   --->   Operation 217 'fmul' 'mul' <Predicate = (!icmp_ln83)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 6.01>
ST_42 : Operation 218 [5/5] (6.01ns)   --->   "%add1 = fadd i32 %add4320, i32 %mul" [../src/hls/cnn.cpp:98]   --->   Operation 218 'fadd' 'add1' <Predicate = (!icmp_ln83)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 12.0>
ST_43 : Operation 219 [4/5] (6.01ns)   --->   "%add1 = fadd i32 %add4320, i32 %mul" [../src/hls/cnn.cpp:98]   --->   Operation 219 'fadd' 'add1' <Predicate = (!icmp_ln83)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 12.0>
ST_44 : Operation 220 [3/5] (6.01ns)   --->   "%add1 = fadd i32 %add4320, i32 %mul" [../src/hls/cnn.cpp:98]   --->   Operation 220 'fadd' 'add1' <Predicate = (!icmp_ln83)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 12.0>
ST_45 : Operation 221 [2/5] (6.01ns)   --->   "%add1 = fadd i32 %add4320, i32 %mul" [../src/hls/cnn.cpp:98]   --->   Operation 221 'fadd' 'add1' <Predicate = (!icmp_ln83)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 12.0>
ST_46 : Operation 222 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_83_4_VITIS_LOOP_86_5_VITIS_LOOP_89_6_str"   --->   Operation 222 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_46 : Operation 223 [1/1] (0.00ns)   --->   "%empty_38 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 288, i64 288, i64 288"   --->   Operation 223 'speclooptripcount' 'empty_38' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_46 : Operation 224 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 224 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_46 : Operation 225 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_86_5_VITIS_LOOP_89_6_str"   --->   Operation 225 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_46 : Operation 226 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 226 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_46 : Operation 227 [1/1] (0.00ns)   --->   "%specloopname_ln89 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [../src/hls/cnn.cpp:89]   --->   Operation 227 'specloopname' 'specloopname_ln89' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_46 : Operation 228 [1/5] (6.01ns)   --->   "%add1 = fadd i32 %add4320, i32 %mul" [../src/hls/cnn.cpp:98]   --->   Operation 228 'fadd' 'add1' <Predicate = (!icmp_ln83)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 229 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 229 'br' 'br_ln0' <Predicate = (!icmp_ln83)> <Delay = 0.00>

State 47 <SV = 37> <Delay = 1.35>
ST_47 : Operation 230 [1/1] (0.00ns)   --->   "%br_ln98 = br i1 %icmp_ln98, void %branch7, void %branch6" [../src/hls/cnn.cpp:98]   --->   Operation 230 'br' 'br_ln98' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 231 [1/1] (1.35ns)   --->   "%store_ln98 = store i32 %add4320, i11 %output_1_addr" [../src/hls/cnn.cpp:98]   --->   Operation 231 'store' 'store_ln98' <Predicate = (!icmp_ln98)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1296> <RAM>
ST_47 : Operation 232 [1/1] (0.48ns)   --->   "%br_ln98 = br void %._crit_edge_ifconv" [../src/hls/cnn.cpp:98]   --->   Operation 232 'br' 'br_ln98' <Predicate = (!icmp_ln98)> <Delay = 0.48>
ST_47 : Operation 233 [1/1] (1.35ns)   --->   "%store_ln98 = store i32 %add4320, i11 %output_0_addr" [../src/hls/cnn.cpp:98]   --->   Operation 233 'store' 'store_ln98' <Predicate = (icmp_ln98)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1296> <RAM>
ST_47 : Operation 234 [1/1] (0.48ns)   --->   "%br_ln98 = br void %._crit_edge_ifconv" [../src/hls/cnn.cpp:98]   --->   Operation 234 'br' 'br_ln98' <Predicate = (icmp_ln98)> <Delay = 0.48>
ST_47 : Operation 235 [1/1] (0.00ns)   --->   "%layer_4_bias_addr = getelementptr i32 %layer_4_bias, i64 0, i64 %zext_ln77" [../src/hls/cnn.cpp:105]   --->   Operation 235 'getelementptr' 'layer_4_bias_addr' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 236 [2/2] (1.35ns)   --->   "%layer_4_bias_load = load i5 %layer_4_bias_addr" [../src/hls/cnn.cpp:105]   --->   Operation 236 'load' 'layer_4_bias_load' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 48 <SV = 38> <Delay = 1.35>
ST_48 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node select_ln98_1)   --->   "%output_1_load_2 = phi i32 %output_1_load, void %branch6, i32 %add4320, void %branch7" [../src/hls/cnn.cpp:98]   --->   Operation 237 'phi' 'output_1_load_2' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_48 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node select_ln98_1)   --->   "%output_0_load_2 = phi i32 %add4320, void %branch6, i32 %output_0_load, void %branch7" [../src/hls/cnn.cpp:98]   --->   Operation 238 'phi' 'output_0_load_2' <Predicate = (icmp_ln98)> <Delay = 0.00>
ST_48 : Operation 239 [1/2] (1.35ns)   --->   "%layer_4_bias_load = load i5 %layer_4_bias_addr" [../src/hls/cnn.cpp:105]   --->   Operation 239 'load' 'layer_4_bias_load' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_48 : Operation 240 [1/1] (0.52ns) (out node of the LUT)   --->   "%select_ln98_1 = select i1 %icmp_ln98, i32 %output_0_load_2, i32 %output_1_load_2" [../src/hls/cnn.cpp:98]   --->   Operation 240 'select' 'select_ln98_1' <Predicate = true> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 49 <SV = 39> <Delay = 6.01>
ST_49 : Operation 241 [5/5] (6.01ns)   --->   "%add = fadd i32 %select_ln98_1, i32 %layer_4_bias_load" [../src/hls/cnn.cpp:105]   --->   Operation 241 'fadd' 'add' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 40> <Delay = 6.01>
ST_50 : Operation 242 [4/5] (6.01ns)   --->   "%add = fadd i32 %select_ln98_1, i32 %layer_4_bias_load" [../src/hls/cnn.cpp:105]   --->   Operation 242 'fadd' 'add' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 41> <Delay = 6.01>
ST_51 : Operation 243 [3/5] (6.01ns)   --->   "%add = fadd i32 %select_ln98_1, i32 %layer_4_bias_load" [../src/hls/cnn.cpp:105]   --->   Operation 243 'fadd' 'add' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 42> <Delay = 6.01>
ST_52 : Operation 244 [2/5] (6.01ns)   --->   "%add = fadd i32 %select_ln98_1, i32 %layer_4_bias_load" [../src/hls/cnn.cpp:105]   --->   Operation 244 'fadd' 'add' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 43> <Delay = 6.01>
ST_53 : Operation 245 [1/5] (6.01ns)   --->   "%add = fadd i32 %select_ln98_1, i32 %layer_4_bias_load" [../src/hls/cnn.cpp:105]   --->   Operation 245 'fadd' 'add' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 44> <Delay = 3.34>
ST_54 : Operation 246 [2/2] (3.34ns)   --->   "%tmp_14 = fcmp_ogt  i32 %add, i32 0" [../src/hls/cnn.cpp:49]   --->   Operation 246 'fcmp' 'tmp_14' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 45> <Delay = 5.22>
ST_55 : Operation 247 [1/1] (0.00ns)   --->   "%bitcast_ln49 = bitcast i32 %add" [../src/hls/cnn.cpp:49]   --->   Operation 247 'bitcast' 'bitcast_ln49' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 248 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln49, i32 23, i32 30" [../src/hls/cnn.cpp:49]   --->   Operation 248 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 249 [1/1] (0.00ns)   --->   "%trunc_ln49 = trunc i32 %bitcast_ln49" [../src/hls/cnn.cpp:49]   --->   Operation 249 'trunc' 'trunc_ln49' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 250 [1/1] (0.85ns)   --->   "%icmp_ln49 = icmp_ne  i8 %tmp_s, i8 255" [../src/hls/cnn.cpp:49]   --->   Operation 250 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 251 [1/1] (0.97ns)   --->   "%icmp_ln49_2 = icmp_eq  i23 %trunc_ln49, i23 0" [../src/hls/cnn.cpp:49]   --->   Operation 251 'icmp' 'icmp_ln49_2' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node select_ln49)   --->   "%or_ln49 = or i1 %icmp_ln49_2, i1 %icmp_ln49" [../src/hls/cnn.cpp:49]   --->   Operation 252 'or' 'or_ln49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 253 [1/2] (3.34ns)   --->   "%tmp_14 = fcmp_ogt  i32 %add, i32 0" [../src/hls/cnn.cpp:49]   --->   Operation 253 'fcmp' 'tmp_14' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node select_ln49)   --->   "%and_ln49 = and i1 %or_ln49, i1 %tmp_14" [../src/hls/cnn.cpp:49]   --->   Operation 254 'and' 'and_ln49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 255 [1/1] (0.52ns) (out node of the LUT)   --->   "%select_ln49 = select i1 %and_ln49, i32 %add, i32 0" [../src/hls/cnn.cpp:49]   --->   Operation 255 'select' 'select_ln49' <Predicate = true> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 256 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %icmp_ln98, void %branch3, void %branch2" [../src/hls/cnn.cpp:49]   --->   Operation 256 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 257 [1/1] (1.35ns)   --->   "%store_ln49 = store i32 %select_ln49, i11 %output_1_addr" [../src/hls/cnn.cpp:49]   --->   Operation 257 'store' 'store_ln49' <Predicate = (!icmp_ln98)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1296> <RAM>
ST_55 : Operation 258 [1/1] (0.00ns)   --->   "%br_ln49 = br void %._crit_edge12" [../src/hls/cnn.cpp:49]   --->   Operation 258 'br' 'br_ln49' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_55 : Operation 259 [1/1] (1.35ns)   --->   "%store_ln49 = store i32 %select_ln49, i11 %output_0_addr" [../src/hls/cnn.cpp:49]   --->   Operation 259 'store' 'store_ln49' <Predicate = (icmp_ln98)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1296> <RAM>
ST_55 : Operation 260 [1/1] (0.00ns)   --->   "%br_ln49 = br void %._crit_edge12" [../src/hls/cnn.cpp:49]   --->   Operation 260 'br' 'br_ln49' <Predicate = (icmp_ln98)> <Delay = 0.00>
ST_55 : Operation 261 [1/1] (0.88ns)   --->   "%add_ln77 = add i6 %iii_mid2, i6 1" [../src/hls/cnn.cpp:77]   --->   Operation 261 'add' 'add_ln77' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 262 [1/1] (0.93ns)   --->   "%add_ln74_2 = add i10 %indvar_flatten50, i10 1" [../src/hls/cnn.cpp:74]   --->   Operation 262 'add' 'add_ln74_2' <Predicate = (!icmp_ln74)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 263 [1/1] (0.47ns)   --->   "%select_ln74 = select i1 %icmp_ln74, i10 1, i10 %add_ln74_2" [../src/hls/cnn.cpp:74]   --->   Operation 263 'select' 'select_ln74' <Predicate = true> <Delay = 0.47> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 264 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 264 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten80', ../src/hls/cnn.cpp:71) with incoming values : ('add_ln71_2', ../src/hls/cnn.cpp:71) [11]  (0.489 ns)

 <State 2>: 5.2ns
The critical path consists of the following:
	'phi' operation ('i', ../src/hls/cnn.cpp:71) with incoming values : ('select_ln71_5', ../src/hls/cnn.cpp:71) [12]  (0 ns)
	'add' operation ('empty', ../src/hls/cnn.cpp:71) [17]  (0.868 ns)
	'add' operation ('tmp', ../src/hls/cnn.cpp:71) [20]  (0.897 ns)
	'select' operation ('select_ln71_4', ../src/hls/cnn.cpp:71) [35]  (0 ns)
	'add' operation ('p_mid146', ../src/hls/cnn.cpp:71) [47]  (0.897 ns)
	'select' operation ('empty_42', ../src/hls/cnn.cpp:71) [49]  (0 ns)
	'add' operation ('sum19', ../src/hls/cnn.cpp:77) [55]  (0.962 ns)
	'urem' operation ('newIndex9', ../src/hls/cnn.cpp:77) [56]  (1.58 ns)

 <State 3>: 1.58ns
The critical path consists of the following:
	'urem' operation ('newIndex9', ../src/hls/cnn.cpp:77) [56]  (1.58 ns)

 <State 4>: 1.58ns
The critical path consists of the following:
	'urem' operation ('newIndex9', ../src/hls/cnn.cpp:77) [56]  (1.58 ns)

 <State 5>: 1.58ns
The critical path consists of the following:
	'urem' operation ('newIndex9', ../src/hls/cnn.cpp:77) [56]  (1.58 ns)

 <State 6>: 1.58ns
The critical path consists of the following:
	'urem' operation ('newIndex9', ../src/hls/cnn.cpp:77) [56]  (1.58 ns)

 <State 7>: 1.58ns
The critical path consists of the following:
	'urem' operation ('newIndex9', ../src/hls/cnn.cpp:77) [56]  (1.58 ns)

 <State 8>: 1.58ns
The critical path consists of the following:
	'urem' operation ('newIndex9', ../src/hls/cnn.cpp:77) [56]  (1.58 ns)

 <State 9>: 1.58ns
The critical path consists of the following:
	'urem' operation ('newIndex9', ../src/hls/cnn.cpp:77) [56]  (1.58 ns)

 <State 10>: 1.58ns
The critical path consists of the following:
	'urem' operation ('newIndex9', ../src/hls/cnn.cpp:77) [56]  (1.58 ns)

 <State 11>: 1.58ns
The critical path consists of the following:
	'urem' operation ('newIndex9', ../src/hls/cnn.cpp:77) [56]  (1.58 ns)

 <State 12>: 1.58ns
The critical path consists of the following:
	'urem' operation ('newIndex9', ../src/hls/cnn.cpp:77) [56]  (1.58 ns)

 <State 13>: 1.58ns
The critical path consists of the following:
	'urem' operation ('newIndex9', ../src/hls/cnn.cpp:77) [56]  (1.58 ns)

 <State 14>: 1.58ns
The critical path consists of the following:
	'urem' operation ('newIndex9', ../src/hls/cnn.cpp:77) [56]  (1.58 ns)

 <State 15>: 1.58ns
The critical path consists of the following:
	'urem' operation ('newIndex9', ../src/hls/cnn.cpp:77) [56]  (1.58 ns)

 <State 16>: 1.58ns
The critical path consists of the following:
	'urem' operation ('newIndex9', ../src/hls/cnn.cpp:77) [56]  (1.58 ns)

 <State 17>: 2.93ns
The critical path consists of the following:
	'urem' operation ('newIndex9', ../src/hls/cnn.cpp:77) [56]  (1.58 ns)
	'getelementptr' operation ('output_0_addr', ../src/hls/cnn.cpp:77) [58]  (0 ns)
	'load' operation ('output_0_load', ../src/hls/cnn.cpp:98) on array 'output_0' [61]  (1.35 ns)

 <State 18>: 1.88ns
The critical path consists of the following:
	'load' operation ('output_0_load', ../src/hls/cnn.cpp:98) on array 'output_0' [61]  (1.35 ns)
	'select' operation ('select_ln98', ../src/hls/cnn.cpp:98) [63]  (0.525 ns)

 <State 19>: 4.14ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten', ../src/hls/cnn.cpp:86) with incoming values : ('select_ln86_7', ../src/hls/cnn.cpp:86) [68]  (0 ns)
	'icmp' operation ('icmp_ln86', ../src/hls/cnn.cpp:86) [85]  (0.884 ns)
	'select' operation ('select_ln83', ../src/hls/cnn.cpp:83) [86]  (0.275 ns)
	'add' operation ('indvars_iv_next34_dup', ../src/hls/cnn.cpp:83) [96]  (0.746 ns)
	'select' operation ('select_ln86_5', ../src/hls/cnn.cpp:86) [105]  (0.275 ns)
	'add' operation ('add_ln86', ../src/hls/cnn.cpp:86) [107]  (0.868 ns)
	'mul' operation of DSP[110] ('mul_ln86', ../src/hls/cnn.cpp:86) [109]  (1.09 ns)

 <State 20>: 1.09ns
The critical path consists of the following:
	'mul' operation of DSP[110] ('mul_ln86', ../src/hls/cnn.cpp:86) [109]  (1.09 ns)

 <State 21>: 0.831ns
The critical path consists of the following:
	'mul' operation of DSP[110] ('mul_ln86', ../src/hls/cnn.cpp:86) [109]  (0 ns)
	'add' operation of DSP[110] ('add_ln86_2', ../src/hls/cnn.cpp:86) [110]  (0.831 ns)

 <State 22>: 4.17ns
The critical path consists of the following:
	'add' operation of DSP[110] ('add_ln86_2', ../src/hls/cnn.cpp:86) [110]  (0.831 ns)
	'add' operation ('add_ln91', ../src/hls/cnn.cpp:91) [117]  (0.897 ns)
	'add' operation ('add_ln98', ../src/hls/cnn.cpp:98) [123]  (0.962 ns)
	'urem' operation ('urem_ln98', ../src/hls/cnn.cpp:98) [124]  (1.48 ns)

 <State 23>: 1.48ns
The critical path consists of the following:
	'urem' operation ('urem_ln98', ../src/hls/cnn.cpp:98) [124]  (1.48 ns)

 <State 24>: 1.48ns
The critical path consists of the following:
	'urem' operation ('urem_ln98', ../src/hls/cnn.cpp:98) [124]  (1.48 ns)

 <State 25>: 1.48ns
The critical path consists of the following:
	'urem' operation ('urem_ln98', ../src/hls/cnn.cpp:98) [124]  (1.48 ns)

 <State 26>: 1.48ns
The critical path consists of the following:
	'urem' operation ('urem_ln98', ../src/hls/cnn.cpp:98) [124]  (1.48 ns)

 <State 27>: 1.48ns
The critical path consists of the following:
	'urem' operation ('urem_ln98', ../src/hls/cnn.cpp:98) [124]  (1.48 ns)

 <State 28>: 1.48ns
The critical path consists of the following:
	'urem' operation ('urem_ln98', ../src/hls/cnn.cpp:98) [124]  (1.48 ns)

 <State 29>: 1.48ns
The critical path consists of the following:
	'urem' operation ('urem_ln98', ../src/hls/cnn.cpp:98) [124]  (1.48 ns)

 <State 30>: 1.48ns
The critical path consists of the following:
	'urem' operation ('urem_ln98', ../src/hls/cnn.cpp:98) [124]  (1.48 ns)

 <State 31>: 1.48ns
The critical path consists of the following:
	'urem' operation ('urem_ln98', ../src/hls/cnn.cpp:98) [124]  (1.48 ns)

 <State 32>: 1.48ns
The critical path consists of the following:
	'urem' operation ('urem_ln98', ../src/hls/cnn.cpp:98) [124]  (1.48 ns)

 <State 33>: 1.48ns
The critical path consists of the following:
	'urem' operation ('urem_ln98', ../src/hls/cnn.cpp:98) [124]  (1.48 ns)

 <State 34>: 1.48ns
The critical path consists of the following:
	'urem' operation ('urem_ln98', ../src/hls/cnn.cpp:98) [124]  (1.48 ns)

 <State 35>: 2.34ns
The critical path consists of the following:
	'add' operation ('add_ln98_2', ../src/hls/cnn.cpp:98) [132]  (0.989 ns)
	'getelementptr' operation ('layer_4_weights_addr', ../src/hls/cnn.cpp:98) [134]  (0 ns)
	'load' operation ('layer_4_weights_load', ../src/hls/cnn.cpp:98) on array 'layer_4_weights' [135]  (1.35 ns)

 <State 36>: 1.48ns
The critical path consists of the following:
	'urem' operation ('urem_ln98', ../src/hls/cnn.cpp:98) [124]  (1.48 ns)

 <State 37>: 6.02ns
The critical path consists of the following:
	'phi' operation ('add4320', ../src/hls/cnn.cpp:98) with incoming values : ('select_ln98', ../src/hls/cnn.cpp:98) ('add1', ../src/hls/cnn.cpp:98) [71]  (0 ns)
	'fadd' operation ('add1', ../src/hls/cnn.cpp:98) [137]  (6.02 ns)

 <State 38>: 6.55ns
The critical path consists of the following:
	'load' operation ('input_0_load', ../src/hls/cnn.cpp:98) on array 'input_0' [129]  (1.35 ns)
	'select' operation ('select_ln98_2', ../src/hls/cnn.cpp:98) [131]  (0.525 ns)
	'fmul' operation ('mul', ../src/hls/cnn.cpp:98) [136]  (4.67 ns)

 <State 39>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('mul', ../src/hls/cnn.cpp:98) [136]  (4.67 ns)

 <State 40>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('mul', ../src/hls/cnn.cpp:98) [136]  (4.67 ns)

 <State 41>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('mul', ../src/hls/cnn.cpp:98) [136]  (4.67 ns)

 <State 42>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add1', ../src/hls/cnn.cpp:98) [137]  (6.02 ns)

 <State 43>: 12ns
The critical path consists of the following:
	'fadd' operation ('add1', ../src/hls/cnn.cpp:98) [137]  (6.02 ns)
	'phi' operation ('add4320', ../src/hls/cnn.cpp:98) with incoming values : ('select_ln98', ../src/hls/cnn.cpp:98) ('add1', ../src/hls/cnn.cpp:98) [71]  (0 ns)
	'fadd' operation ('add1', ../src/hls/cnn.cpp:98) [137]  (6.02 ns)

 <State 44>: 12ns
The critical path consists of the following:
	'fadd' operation ('add1', ../src/hls/cnn.cpp:98) [137]  (6.02 ns)
	'phi' operation ('add4320', ../src/hls/cnn.cpp:98) with incoming values : ('select_ln98', ../src/hls/cnn.cpp:98) ('add1', ../src/hls/cnn.cpp:98) [71]  (0 ns)
	'fadd' operation ('add1', ../src/hls/cnn.cpp:98) [137]  (6.02 ns)

 <State 45>: 12ns
The critical path consists of the following:
	'fadd' operation ('add1', ../src/hls/cnn.cpp:98) [137]  (6.02 ns)
	'phi' operation ('add4320', ../src/hls/cnn.cpp:98) with incoming values : ('select_ln98', ../src/hls/cnn.cpp:98) ('add1', ../src/hls/cnn.cpp:98) [71]  (0 ns)
	'fadd' operation ('add1', ../src/hls/cnn.cpp:98) [137]  (6.02 ns)

 <State 46>: 12ns
The critical path consists of the following:
	'fadd' operation ('add1', ../src/hls/cnn.cpp:98) [137]  (6.02 ns)
	'phi' operation ('add4320', ../src/hls/cnn.cpp:98) with incoming values : ('select_ln98', ../src/hls/cnn.cpp:98) ('add1', ../src/hls/cnn.cpp:98) [71]  (0 ns)
	'fadd' operation ('add1', ../src/hls/cnn.cpp:98) [137]  (6.02 ns)

 <State 47>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln98', ../src/hls/cnn.cpp:98) of variable 'add4320', ../src/hls/cnn.cpp:98 on array 'output_0' [147]  (1.35 ns)

 <State 48>: 1.35ns
The critical path consists of the following:
	'load' operation ('layer_4_bias_load', ../src/hls/cnn.cpp:105) on array 'layer_4_bias' [153]  (1.35 ns)

 <State 49>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add', ../src/hls/cnn.cpp:105) [155]  (6.02 ns)

 <State 50>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add', ../src/hls/cnn.cpp:105) [155]  (6.02 ns)

 <State 51>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add', ../src/hls/cnn.cpp:105) [155]  (6.02 ns)

 <State 52>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add', ../src/hls/cnn.cpp:105) [155]  (6.02 ns)

 <State 53>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add', ../src/hls/cnn.cpp:105) [155]  (6.02 ns)

 <State 54>: 3.35ns
The critical path consists of the following:
	'fcmp' operation ('tmp_14', ../src/hls/cnn.cpp:49) [162]  (3.35 ns)

 <State 55>: 5.22ns
The critical path consists of the following:
	'fcmp' operation ('tmp_14', ../src/hls/cnn.cpp:49) [162]  (3.35 ns)
	'and' operation ('and_ln49', ../src/hls/cnn.cpp:49) [163]  (0 ns)
	'select' operation ('select_ln49', ../src/hls/cnn.cpp:49) [164]  (0.525 ns)
	'store' operation ('store_ln49', ../src/hls/cnn.cpp:49) of variable 'select_ln49', ../src/hls/cnn.cpp:49 on array 'output_1' [167]  (1.35 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
