--------------------------------------------------------------------------------
Release 10.1 Trace  (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

C:\Xilinx\10.1\ISE\bin\nt\unwrapped\trce.exe -ise
C:/Users/Ben/Desktop/FPGAprojects/Systems/Sys_DigitalTimer2/Sys_DigitalTimer2.ise
-intstyle ise -e 3 -s 4 -xml Sys_DigitalTimer2 Sys_DigitalTimer2.ncd -o
Sys_DigitalTimer2.twr Sys_DigitalTimer2.pcf -ucf Sys_DigitalTimer2.ucf

Design file:              Sys_DigitalTimer2.ncd
Physical constraint file: Sys_DigitalTimer2.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2008-01-09)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock SysCLK
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
Reset       |    6.825(R)|    0.155(R)|Buf_CLK           |   0.000|
------------+------------+------------+------------------+--------+

Clock to Setup on destination clock SysCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SysCLK         |   11.104|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sun Apr 12 19:42:09 2009 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 131 MB



