/*
 * DO NOT EDIT THIS FILE!
 * This file is auto-generated from the registers file.
 * Edits to this file will be lost when it is regenerated.
 *
 * $Id: allenum.h,v 1.33.2.3 Broadcom SDK $
 * $Copyright: Copyright 2008 Broadcom Corporation.
 * This program is the proprietary software of Broadcom Corporation
 * and/or its licensors, and may only be used, duplicated, modified
 * or distributed pursuant to the terms and conditions of a separate,
 * written license agreement executed between you and Broadcom
 * (an "Authorized License").  Except as set forth in an Authorized
 * License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and
 * Broadcom expressly reserves all rights in and to the Software
 * and all intellectual property rights therein.  IF YOU HAVE
 * NO AUTHORIZED LICENSE, THEN YOU HAVE NO RIGHT TO USE THIS SOFTWARE
 * IN ANY WAY, AND SHOULD IMMEDIATELY NOTIFY BROADCOM AND DISCONTINUE
 * ALL USE OF THE SOFTWARE.  
 *  
 * Except as expressly set forth in the Authorized License,
 *  
 * 1.     This program, including its structure, sequence and organization,
 * constitutes the valuable trade secrets of Broadcom, and you shall use
 * all reasonable efforts to protect the confidentiality thereof,
 * and to use this information only in connection with your use of
 * Broadcom integrated circuit products.
 *  
 * 2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS
 * PROVIDED "AS IS" AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES,
 * REPRESENTATIONS OR WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY,
 * OR OTHERWISE, WITH RESPECT TO THE SOFTWARE.  BROADCOM SPECIFICALLY
 * DISCLAIMS ANY AND ALL IMPLIED WARRANTIES OF TITLE, MERCHANTABILITY,
 * NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF VIRUSES,
 * ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR
 * CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING
 * OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 * 
 * 3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL
 * BROADCOM OR ITS LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL,
 * INCIDENTAL, SPECIAL, INDIRECT, OR EXEMPLARY DAMAGES WHATSOEVER
 * ARISING OUT OF OR IN ANY WAY RELATING TO YOUR USE OF OR INABILITY
 * TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF THE
 * POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF
 * THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1,
 * WHICHEVER IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING
 * ANY FAILURE OF ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.$
 *
 * File:	allenum.h
 * Purpose:	Enumerated types for fields, memories, registers
 * Supports:	bcm5324_a0
 *		bcm5396_a0
 *		bcm5389_a0
 *		bcm5398_a0
 *		bcm5324_a1
 *		bcm5348_a0
 *		bcm5397_a0
 *		bcm5347_a0
 *		bcm5395_a0
 *		bcm53242_a0
 *		bcm53262_a0
 *		bcm53115_a0
 *		bcm53118_a0
 */

#ifndef _SOC_ROBO_ALLENUM_H
#define _SOC_ROBO_ALLENUM_H


#ifndef EXTERN
# ifdef __cplusplus
#  define EXTERN extern "C"
# else
#  define EXTERN extern
# endif
#endif

/****************************************************************
 *
 * BCM Chip Support options.
 *
 * If NO_BCM_<chip> is defined, do not define BCM_<chip>.  This
 * avoids adding support for the chip.  NO_BCM_<chip> can be added
 * to Make.local.
 ****************************************************************/

#ifdef BCM_ROBO_SUPPORT
#if !defined(NO_BCM_5324_A0)
#define BCM_5324_A0
#endif

#if !defined(NO_BCM_5396_A0)
#define BCM_5396_A0
#endif

#if !defined(NO_BCM_5389_A0)
#define BCM_5389_A0
#endif

#if !defined(NO_BCM_5398_A0)
#define BCM_5398_A0
#endif

#if !defined(NO_BCM_5324_A1)
#define BCM_5324_A1
#endif

#if !defined(NO_BCM_5348_A0)
#define BCM_5348_A0
#endif

#if !defined(NO_BCM_5397_A0)
#define BCM_5397_A0
#endif

#if !defined(NO_BCM_5347_A0)
#define BCM_5347_A0
#endif

#if !defined(NO_BCM_5395_A0)
#define BCM_5395_A0
#endif

#if !defined(NO_BCM_53242_A0)
#define BCM_53242_A0
#endif

#if !defined(NO_BCM_53262_A0)
#define BCM_53262_A0
#endif

#if !defined(NO_BCM_53115_A0)
#define BCM_53115_A0
#endif

#if !defined(NO_BCM_53118_A0)
#define BCM_53118_A0
#endif

#endif

typedef enum soc_robo_reg_e {
    INVALID_Rr = -1,
    ACTLSTSr = 0,
    ACT_POL_DATAr = 1,
    ACT_POL_DATA0r = 2,
    ACT_POL_DATA1r = 3,
    AEGSTSr = 4,
    AGEOUT_CTLr = 5,
    AGEOUT_EN_VIDr = 6,
    AMODE2r = 7,
    AMPHYr = 8,
    ANADVr = 9,
    ANEXPr = 10,
    ANLPARr = 11,
    ANNXPr = 12,
    ARLA_ENTRYr = 13,
    ARLA_ENTRY0r = 14,
    ARLA_ENTRY1r = 15,
    ARLA_ENTRY_0r = 16,
    ARLA_ENTRY_1r = 17,
    ARLA_FWD_ENTRY0r = 18,
    ARLA_FWD_ENTRY1r = 19,
    ARLA_FWD_ENTRY2r = 20,
    ARLA_FWD_ENTRY3r = 21,
    ARLA_MACr = 22,
    ARLA_MACVID_ENTRY0r = 23,
    ARLA_MACVID_ENTRY1r = 24,
    ARLA_MACVID_ENTRY2r = 25,
    ARLA_MACVID_ENTRY3r = 26,
    ARLA_RWCTLr = 27,
    ARLA_SRCH_ADRr = 28,
    ARLA_SRCH_CTLr = 29,
    ARLA_SRCH_RSLTr = 30,
    ARLA_SRCH_RSLT_0r = 31,
    ARLA_SRCH_RSLT_1r = 32,
    ARLA_SRCH_RSLT_0_MACVIDr = 33,
    ARLA_SRCH_RSLT_1_MACVIDr = 34,
    ARLA_SRCH_RSLT_MACVIDr = 35,
    ARLA_SRCH_RSLT_MACVID_0r = 36,
    ARLA_SRCH_RSLT_MACVID_1r = 37,
    ARLA_SRCH_RSLT_VIDr = 38,
    ARLA_VIDr = 39,
    ARLA_VID_ENTRYr = 40,
    ARLA_VID_ENTRY0r = 41,
    ARLA_VID_ENTRY1r = 42,
    ARLA_VID_ENTRY_0r = 43,
    ARLA_VID_ENTRY_1r = 44,
    ARLA_VTBL_ADDRr = 45,
    ARLA_VTBL_ENTRYr = 46,
    ARLA_VTBL_RWCTRLr = 47,
    ARL_SPAREREG0r = 48,
    ARL_SPAREREG1r = 49,
    ARL_SPAREREG2r = 50,
    ARL_SPAREREG3r = 51,
    ASTSSUMr = 52,
    AUTH_8021X_CTL1r = 53,
    AUTH_8021X_CTL2r = 54,
    BCAST_FWD_MAPr = 55,
    BC_SUP_PKTDROP_CNT_IMPr = 56,
    BC_SUP_PKTDROP_CNT_Pr = 57,
    BC_SUP_RATECTRL_IMPr = 58,
    BC_SUP_RATECTRL_Pr = 59,
    BG_SELr = 60,
    BIST_STSr = 61,
    BIST_STS0r = 62,
    BIST_STS1r = 63,
    BONDING_PADr = 64,
    BONDING_PAD_STATUSr = 65,
    BOND_DIRECT_PINr = 66,
    BPDU_MCADDRr = 67,
    BRCMTSTr = 68,
    BRCM_HDR_CTRLr = 69,
    BRCM_TAG_CTRLr = 70,
    BUFCON_MEMADRr = 71,
    BUFCON_MEMDAT0r = 72,
    BUFCON_MEMDAT1r = 73,
    C4_WEIGHTr = 74,
    CFP_ACCr = 75,
    CFP_CTL_REGr = 76,
    CFP_DATAr = 77,
    CFP_EN_CTRLr = 78,
    CFP_GLOBAL_CTLr = 79,
    CFP_MASKr = 80,
    CFP_RCr = 81,
    CFP_TESTr = 82,
    CFP_UDF_Ar = 83,
    CFP_UDF_Br = 84,
    CFP_UDF_Cr = 85,
    CFP_UDF_Dr = 86,
    CFP_UNLCKr = 87,
    CHIP0_PORT_AGEr = 88,
    CHIP_REVIDr = 89,
    CHIP_RST_CTLr = 90,
    CLASS_PCPr = 91,
    CLKSETr = 92,
    COMM_IRC_CONr = 93,
    CPU2COS_MAPr = 94,
    CPU_ADDRESSr = 95,
    CPU_MEM_RD_ENr = 96,
    CPU_RAM_ROM_SELr = 97,
    CPU_READ_DATAr = 98,
    CRC16_GPr = 99,
    DEBUG_REGr = 100,
    DEBUG_STSr = 101,
    DEFAULT_1Q_TAGr = 102,
    DEFAULT_1Q_TAG_IMPr = 103,
    DF_TIMERr = 104,
    DIAGNOSISr = 105,
    DIRECT_CTRL_PINr = 106,
    DIS_LEARNr = 107,
    DOS_CTRLr = 108,
    DOS_DIS_LRN_REGr = 109,
    DOU_TAG_TPIDr = 110,
    DTAG_GLO_CTLr = 111,
    DTAG_TPIDr = 112,
    DUPSTSr = 113,
    EAP_DIPr = 114,
    EAP_GLO_CONr = 115,
    EAP_MULTI_ADDR_CTRLr = 116,
    EAV_LNK_STATUSr = 117,
    EGMIRCTLr = 118,
    EGMIRDIVr = 119,
    EGMIRMACr = 120,
    EGRESS_NRESE_PKT_TC2PCP_MAPr = 121,
    EGRESS_NRESE_PKT_TC2PCP_MAP_8r = 122,
    EGRESS_NRESE_PKT_TC2PCP_MAP_IMPr = 123,
    EGRESS_RMONr = 124,
    EGRESS_VID_RMK_TBL_ACSr = 125,
    EGRESS_VID_RMK_TBL_DATAr = 126,
    EN_IMP_CONG_REMAPr = 127,
    EN_IMP_HIGH_RATEr = 128,
    EN_TOTAL_MC_DROP_IMPr = 129,
    EXTPHY_SCAN_CTLr = 130,
    EXT_ACTLSTSr = 131,
    EXT_AEGSTSr = 132,
    EXT_AMODE2r = 133,
    EXT_AMPHYr = 134,
    EXT_ANADVr = 135,
    EXT_ANEXPr = 136,
    EXT_ANLPAr = 137,
    EXT_ANNXPr = 138,
    EXT_ASTSSUMr = 139,
    EXT_BRCMTSTr = 140,
    EXT_HNDRD_ACTLr = 141,
    EXT_HNDRD_ASTSr = 142,
    EXT_HNDRD_FCSCNTr = 143,
    EXT_HNDRD_RECNTr = 144,
    EXT_LPNXPr = 145,
    EXT_MIICTLr = 146,
    EXT_MIISTSr = 147,
    EXT_PHYIDHr = 148,
    EXT_PHYIDLr = 149,
    E_ACTLSTSr = 150,
    E_AEGSTSr = 151,
    E_AMODE2r = 152,
    E_AMPHYr = 153,
    E_ANADVr = 154,
    E_ANEXPr = 155,
    E_ANLPAr = 156,
    E_ANNXPr = 157,
    E_ASTSSUMr = 158,
    E_BRCMTSTr = 159,
    E_HNDRD_ACTLr = 160,
    E_HNDRD_ASTSr = 161,
    E_HNDRD_FCSCNTr = 162,
    E_HNDRD_RECNTr = 163,
    E_LPNXPr = 164,
    E_MIICTLr = 165,
    E_MIISTSr = 166,
    E_PHYIDHr = 167,
    E_PHYIDLr = 168,
    FAST_AGE_CTLr = 169,
    FAST_AGE_CTRLr = 170,
    FAST_AGE_PORTr = 171,
    FAST_AGE_VIDr = 172,
    FAST_AGING_PORTr = 173,
    FAST_AGING_VIDr = 174,
    FCON_BCST_TH_CTRLr = 175,
    FCON_DIAG_CTRLr = 176,
    FCON_DLF_TH_CTRLr = 177,
    FCON_FLOWCON_STATUS0r = 178,
    FCON_FLOWCON_STATUS1r = 179,
    FCON_FLOWCON_STATUS2r = 180,
    FCON_FLOWCON_STATUS3r = 181,
    FCON_FLOWCON_STATUS4r = 182,
    FCON_FLOWCON_STATUS5r = 183,
    FCON_FLOWCON_STATUS6r = 184,
    FCON_FLOWCON_STATUS7r = 185,
    FCON_FLOWCON_STATUS8r = 186,
    FCON_FLOWCON_STATUS9r = 187,
    FCON_FLOWCON_STATUS10r = 188,
    FCON_FLOWCON_STATUS11r = 189,
    FCON_FLOWCON_STATUS12r = 190,
    FCON_FLOWCON_STATUS13r = 191,
    FCON_FLOWMIXr = 192,
    FCON_GLOB_TH_CTRL_1r = 193,
    FCON_GLOB_TH_CTRL_2r = 194,
    FCON_MISC_CTRLr = 195,
    FCON_MISC_TXFLOW_CTRLr = 196,
    FCON_PERQ_TXDROP_CTRLr = 197,
    FCON_Q0_100_TH_CTRL_1r = 198,
    FCON_Q0_100_TH_CTRL_2r = 199,
    FCON_Q0_TXDSC_CTRL_3r = 200,
    FCON_Q1_100_TH_CTRL_1r = 201,
    FCON_Q1_100_TH_CTRL_2r = 202,
    FCON_Q1_TXDSC_CTRL_3r = 203,
    FCON_Q2_100_TH_CTRL_1r = 204,
    FCON_Q2_100_TH_CTRL_2r = 205,
    FCON_Q2_TXDSC_CTRL_3r = 206,
    FCON_Q3_100_TH_CTRL_1r = 207,
    FCON_Q3_100_TH_CTRL_2r = 208,
    FCON_Q3_TXDSC_CTRL_3r = 209,
    FCON_RSRV_BUFNUMr = 210,
    FCON_RXBASE_BUFNUMr = 211,
    FCON_RX_FCON_CTRLr = 212,
    FCON_SPARE0r = 213,
    FCON_SPARE1r = 214,
    FCON_SPARE2r = 215,
    FCON_STRICT_HIQ_PRE_CTRL0r = 216,
    FCON_STRICT_HIQ_PRE_CTRL1r = 217,
    FCON_STRICT_HIQ_PRE_CTRL2r = 218,
    FCON_STRICT_HIQ_PRE_CTRL3r = 219,
    FCON_TXQ_FULL_THr = 220,
    FC_CHIP_INFOr = 221,
    FC_CHIP_INFO_1r = 222,
    FC_CHIP_INFO_2r = 223,
    FC_CONG_BUF_ERR_HISr = 224,
    FC_CONG_PORTMAP01r = 225,
    FC_CONG_PORTMAP8r = 226,
    FC_CONG_PORTMAP16r = 227,
    FC_CONG_PORTMAP23r = 228,
    FC_CONG_PORTMAP45r = 229,
    FC_CONG_PORTMAP67r = 230,
    FC_CONG_PORTMAP89r = 231,
    FC_CONG_PORTMAP1011r = 232,
    FC_CONG_PORTMAP1213r = 233,
    FC_CONG_PORTMAP1415r = 234,
    FC_DIAG_CTRLr = 235,
    FC_GIGA_INFOr = 236,
    FC_GIGA_INFO_1r = 237,
    FC_GIGA_INFO_2r = 238,
    FC_MCAST_DROP_CTRLr = 239,
    FC_MCAST_DROP_CTRL_1r = 240,
    FC_MCAST_DROP_CTRL_2r = 241,
    FC_MON_TXQr = 242,
    FC_PAUSE_DROP_CTRLr = 243,
    FC_PAUSE_HISr = 244,
    FC_PAUSE_HIS_1r = 245,
    FC_PAUSE_HIS_2r = 246,
    FC_PEAK_RXBYTEr = 247,
    FC_PEAK_TOTAL_USEDr = 248,
    FC_PEAK_TXQr = 249,
    FC_PEAK_TXQ_45r = 250,
    FC_Q45_CONG_PORTMAP_8r = 251,
    FC_Q45_CONG_PORTMAP_0123r = 252,
    FC_Q45_CONG_PORTMAP_4567r = 253,
    FC_RXBUF_ERR_HISr = 254,
    FC_RXBUF_ERR_HIS_1r = 255,
    FC_RXBUF_ERR_HIS_2r = 256,
    FC_RXPAUSE_HISr = 257,
    FC_RXPAUSE_HIS_1r = 258,
    FC_RXPAUSE_HIS_2r = 259,
    FC_RX_HYSTr = 260,
    FC_RX_MAX_PTRr = 261,
    FC_RX_RSRVr = 262,
    FC_RX_RUNOFFr = 263,
    FC_SPARE_REGr = 264,
    FC_TOTAL_TH_DROP_Qr = 265,
    FC_TOTAL_TH_DROP_Q45r = 266,
    FC_TOTAL_TH_DROP_Q_IMPr = 267,
    FC_TOTAL_TH_DROP_Q_WANr = 268,
    FC_TOTAL_TH_HYST_Qr = 269,
    FC_TOTAL_TH_HYST_Q45r = 270,
    FC_TOTAL_TH_HYST_Q_IMPr = 271,
    FC_TOTAL_TH_HYST_Q_WANr = 272,
    FC_TOTAL_TH_PAUSE_Qr = 273,
    FC_TOTAL_TH_PAUSE_Q45r = 274,
    FC_TOTAL_TH_PAUSE_Q_IMPr = 275,
    FC_TOTAL_TH_PAUSE_Q_WANr = 276,
    FC_TOTAL_TH_RSRV_Qr = 277,
    FC_TOTAL_USEDr = 278,
    FC_TXPAUSE_HISr = 279,
    FC_TXPAUSE_HIS_1r = 280,
    FC_TXPAUSE_HIS_2r = 281,
    FC_TXQ_TH_DROP_Qr = 282,
    FC_TXQ_TH_DROP_Q45r = 283,
    FC_TXQ_TH_DROP_Q_IMPr = 284,
    FC_TXQ_TH_DROP_Q_WANr = 285,
    FC_TXQ_TH_PAUSE_Qr = 286,
    FC_TXQ_TH_PAUSE_Q45r = 287,
    FC_TXQ_TH_PAUSE_Q_IMPr = 288,
    FC_TXQ_TH_PAUSE_Q_WANr = 289,
    FC_TXQ_TH_RSRV_Qr = 290,
    FC_TXQ_TH_RSRV_Q45r = 291,
    FC_TXQ_TH_RSRV_Q_IMPr = 292,
    FC_TXQ_TH_RSRV_Q_WANr = 293,
    FLOW_MON_BUSr = 294,
    FM_MEMADRr = 295,
    FM_MEMDAT0r = 296,
    FM_MEMDAT1r = 297,
    FM_MEMDAT2r = 298,
    FM_MEMDAT3r = 299,
    FORCE_FRAME_DROPr = 300,
    GARLCFGr = 301,
    GENMEM_ADDRr = 302,
    GENMEM_CTLr = 303,
    GENMEM_DATAr = 304,
    GENMEM_DATA0r = 305,
    GENMEM_DATA1r = 306,
    GLB_ACTLSTSr = 307,
    GLB_AEGSTSr = 308,
    GLB_AMODE2r = 309,
    GLB_AMPHYr = 310,
    GLB_ANADVr = 311,
    GLB_ANEXPr = 312,
    GLB_ANLPAr = 313,
    GLB_ANNXPr = 314,
    GLB_ASTSSUMr = 315,
    GLB_BRCMTSTr = 316,
    GLB_HNDRD_ACTLr = 317,
    GLB_HNDRD_ASTSr = 318,
    GLB_HNDRD_FCSCNTr = 319,
    GLB_HNDRD_RECNTr = 320,
    GLB_LPNXPr = 321,
    GLB_MIICTLr = 322,
    GLB_MIISTSr = 323,
    GLB_PHYIDHr = 324,
    GLB_PHYIDLr = 325,
    GLOBAL_TRUNK_CTLr = 326,
    GMNGCFGr = 327,
    GRPADDR1r = 328,
    GRPADDR2r = 329,
    G_ANADVr = 330,
    G_ANADV_EXTr = 331,
    G_ANADV_EXT_P5r = 332,
    G_ANEXPr = 333,
    G_ANEXP_EXTr = 334,
    G_ANEXP_EXT_P5r = 335,
    G_ANLPAr = 336,
    G_ANLPA_EXTr = 337,
    G_ANLPA_EXT_P5r = 338,
    G_ANNXPr = 339,
    G_ANNXP_EXTr = 340,
    G_ANNXP_EXT_P5r = 341,
    G_AUX_CTLr = 342,
    G_AUX_CTL_EXTr = 343,
    G_AUX_CTL_EXT_P5r = 344,
    G_AUX_STSr = 345,
    G_AUX_STS_EXTr = 346,
    G_AUX_STS_EXT_P5r = 347,
    G_B1000T_CTLr = 348,
    G_B1000T_CTL_EXTr = 349,
    G_B1000T_CTL_EXT_P5r = 350,
    G_B1000T_STSr = 351,
    G_B1000T_STS_EXTr = 352,
    G_B1000T_STS_EXT_P5r = 353,
    G_DSP_COEFFICIENTr = 354,
    G_DSP_COEFFICIENT_ADDRr = 355,
    G_DSP_COEFFICIENT_ADDR_EXTr = 356,
    G_DSP_COEFFICIENT_ADDR_EXT_P5r = 357,
    G_DSP_COEFFICIENT_EXTr = 358,
    G_DSP_COEFFICIENT_EXT_P5r = 359,
    G_EXT_STSr = 360,
    G_EXT_STS_EXTr = 361,
    G_EXT_STS_EXT_P5r = 362,
    G_FALSE_CARR_CNTr = 363,
    G_FALSE_CARR_CNT_EXTr = 364,
    G_FALSE_CARR_CNT_EXT_P5r = 365,
    G_INTERRUPT_MSKr = 366,
    G_INTERRUPT_MSK_EXTr = 367,
    G_INTERRUPT_MSK_EXT_P5r = 368,
    G_INTERRUPT_STSr = 369,
    G_INTERRUPT_STS_EXTr = 370,
    G_INTERRUPT_STS_EXT_P5r = 371,
    G_LPNXPr = 372,
    G_LPNXP_EXTr = 373,
    G_LPNXP_EXT_P5r = 374,
    G_MASTER_SLAVE_SEEDr = 375,
    G_MASTER_SLAVE_SEED_EXTr = 376,
    G_MASTER_SLAVE_SEED_EXT_P5r = 377,
    G_MIICTLr = 378,
    G_MIICTL_EXTr = 379,
    G_MIICTL_EXT_P5r = 380,
    G_MIISTSr = 381,
    G_MIISTS_EXTr = 382,
    G_MIISTS_EXT_P5r = 383,
    G_MISC_SHADOWr = 384,
    G_MISC_SHADOW_EXTr = 385,
    G_MISC_SHADOW_EXT_P5r = 386,
    G_PCTLr = 387,
    G_PHYIDHr = 388,
    G_PHYIDH_EXTr = 389,
    G_PHYIDH_EXT_P5r = 390,
    G_PHYIDLr = 391,
    G_PHYIDL_EXTr = 392,
    G_PHYIDL_EXT_P5r = 393,
    G_PHY_EXT_CTLr = 394,
    G_PHY_EXT_CTL_EXTr = 395,
    G_PHY_EXT_CTL_EXT_P5r = 396,
    G_PHY_EXT_STSr = 397,
    G_PHY_EXT_STS_EXTr = 398,
    G_PHY_EXT_STS_EXT_P5r = 399,
    G_REC_ERR_CNTr = 400,
    G_REC_ERR_CNT_EXTr = 401,
    G_REC_ERR_CNT_EXT_P5r = 402,
    G_REC_NOTOK_CNTr = 403,
    G_REC_NOTOK_CNT_EXTr = 404,
    G_REC_NOTOK_CNT_EXT_P5r = 405,
    G_TEST1r = 406,
    G_TEST2r = 407,
    G_TEST1_EXTr = 408,
    G_TEST1_EXT_P5r = 409,
    G_TEST2_EXTr = 410,
    G_TEST2_EXT_P5r = 411,
    HL_PRTC_CTRLr = 412,
    HNDRD_ACTLr = 413,
    HNDRD_ASTSr = 414,
    HNDRD_FCSCNTr = 415,
    HNDRD_RECNTr = 416,
    IEEE802P2_LLCr = 417,
    IEEE_802_2_LLCr = 418,
    IGMIRCTLr = 419,
    IGMIRDIVr = 420,
    IGMIRMACr = 421,
    IMP0_PRT_IDr = 422,
    IMP1_EGRESS_RATE_CTRL_CFG_REGr = 423,
    IMP1_PRT_IDr = 424,
    IMP_CTLr = 425,
    IMP_EGRESS_RATE_CTRL_CFG_REGr = 426,
    IMP_RGMII_CTL_GPr = 427,
    IMP_RGMII_TIME_DLY_GPr = 428,
    INGRESS_RMONr = 429,
    INRANGEERRCOUNTr = 430,
    IPG_SHRNK_CTRLr = 431,
    ISP_PORT_SEL_PBMr = 432,
    ISP_SEL_PORTMAPr = 433,
    ISP_VIDr = 434,
    JUMBOPKTr = 435,
    JUMBO_PORT_MASKr = 436,
    L4PORT_RANGE_CHECKERr = 437,
    LDMETER_UPDATE_RATECTLr = 438,
    LD_FRM_SAr = 439,
    LED0_STr = 440,
    LED1_STr = 441,
    LED2_STr = 442,
    LED3_STr = 443,
    LEDA_CTLr = 444,
    LEDA_STr = 445,
    LEDB_STr = 446,
    LEDC_STr = 447,
    LEDD_STr = 448,
    LED_CONTROLr = 449,
    LED_EN_MAPr = 450,
    LED_FLSH_CTLr = 451,
    LED_FUNC0_CTLr = 452,
    LED_FUNC1_CTLr = 453,
    LED_FUNC_MAPr = 454,
    LED_MODE_MAP_0r = 455,
    LED_MODE_MAP_1r = 456,
    LED_OUTPUT_ENABLEr = 457,
    LED_PORTMAPr = 458,
    LED_REFLSH_CTLr = 459,
    LNKSTSr = 460,
    LNKSTSCHGr = 461,
    LPDET_CFGr = 462,
    LPDET_SAr = 463,
    LPNXPr = 464,
    LP_STA_GPr = 465,
    LRN_CNT_CTLr = 466,
    LSA_MII_PORTr = 467,
    LSA_PORTr = 468,
    MAC2VLAN_CTLr = 469,
    MAC_SEC_CON0r = 470,
    MAC_SEC_CON1r = 471,
    MAC_SEC_CON2r = 472,
    MAC_SEC_CON3r = 473,
    MAC_SEC_CON4r = 474,
    MAC_TRUNK_CTLr = 475,
    MARLA_FWD_ENTRY0r = 476,
    MARLA_FWD_ENTRY1r = 477,
    MARLA_SRCH_RSLTr = 478,
    MARLA_SRCH_RSLT_0r = 479,
    MARLA_SRCH_RSLT_1r = 480,
    MAX_ICMPV4_SIZE_REGr = 481,
    MAX_ICMPV6_SIZE_REGr = 482,
    MCAST_SUP0r = 483,
    MCAST_SUP1r = 484,
    MDIO_ADDR_Pr = 485,
    MDIO_ADDR_P8r = 486,
    MDIO_ADDR_WANr = 487,
    MDIO_BASE_ADDRr = 488,
    MEM_ADDRr = 489,
    MEM_ARL_B0_HIr = 490,
    MEM_ARL_B0_LOr = 491,
    MEM_ARL_B1_HIr = 492,
    MEM_ARL_B1_LOr = 493,
    MEM_ARL_HIGHr = 494,
    MEM_ARL_LOWr = 495,
    MEM_BFC_ADDRr = 496,
    MEM_BFC_DATAr = 497,
    MEM_BTM_DATAr = 498,
    MEM_BTM_DATA0r = 499,
    MEM_BTM_DATA1r = 500,
    MEM_CTRLr = 501,
    MEM_DATA_HIGHr = 502,
    MEM_DATA_LOWr = 503,
    MEM_DEBUG_DATA_0_0r = 504,
    MEM_DEBUG_DATA_0_1r = 505,
    MEM_DEBUG_DATA_1_0r = 506,
    MEM_DEBUG_DATA_1_1r = 507,
    MEM_FRM_ADDRr = 508,
    MEM_FRM_DATA0r = 509,
    MEM_FRM_DATA1r = 510,
    MEM_FRM_DATA2r = 511,
    MEM_FRM_DATA3r = 512,
    MEM_FRM_DATA4r = 513,
    MEM_FRM_DATA5r = 514,
    MEM_FRM_DATA6r = 515,
    MEM_FRM_DATA7r = 516,
    MEM_MARL_B0_HIr = 517,
    MEM_MARL_B0_LOr = 518,
    MEM_MARL_B1_HIr = 519,
    MEM_MARL_B1_LOr = 520,
    MEM_MARL_HIGHr = 521,
    MEM_MARL_LOWr = 522,
    MEM_TEST_CTLr = 523,
    MEM_VLAN_DATAr = 524,
    MIBDIAG_PAGEr = 525,
    MIBDIGA_PAGEr = 526,
    MIBKILLOVRr = 527,
    MIB_GD_FM_MAX_SIZEr = 528,
    MIB_SELECTr = 529,
    MIB_SNAPSHOT_CTLr = 530,
    MIICTLr = 531,
    MIISTSr = 532,
    MII_PCTLr = 533,
    MINIMUM_TCP_HDR_SZr = 534,
    MIRCAPCTLr = 535,
    MISC_CTLr = 536,
    MLF_DROP_MAPr = 537,
    MLF_IMPC_FWD_MAPr = 538,
    MLF_IPMC_FWD_MAPr = 539,
    MNGPIDr = 540,
    MODEL_IDr = 541,
    MODULE_ID0r = 542,
    MODULE_ID1r = 543,
    MPORTVEC0r = 544,
    MPORTVEC1r = 545,
    MPORTVEC2r = 546,
    MPORTVEC3r = 547,
    MPORTVEC4r = 548,
    MPORTVEC5r = 549,
    MR_STAr = 550,
    MST_AGEr = 551,
    MST_CONr = 552,
    MST_TABr = 553,
    MST_TBLr = 554,
    MULTIPORT_ADDR0r = 555,
    MULTIPORT_ADDR1r = 556,
    MULTIPORT_ADDR2r = 557,
    MULTIPORT_ADDR3r = 558,
    MULTIPORT_ADDR4r = 559,
    MULTIPORT_ADDR5r = 560,
    MULTI_PORT_CTLr = 561,
    NEW_CONTROLr = 562,
    NEW_CTRLr = 563,
    NEW_PRI_MAPr = 564,
    OTHER_CHECKERr = 565,
    OTHER_TABLE_DATA0r = 566,
    OTHER_TABLE_DATA1r = 567,
    OTHER_TABLE_DATA2r = 568,
    OTHER_TABLE_INDEXr = 569,
    OTPROM_STATUSr = 570,
    OTP_ADDR_REGr = 571,
    OTP_CTL_REGr = 572,
    OTP_RD_DATAr = 573,
    OTP_STS_REGr = 574,
    OTP_WR_DATAr = 575,
    OUTRANGEERRCOUNTr = 576,
    P5_RGMII_TIME_DLY_GPr = 577,
    P8_PCP2TCr = 578,
    PAGEREGr = 579,
    PAUSESTSr = 580,
    PAUSE_CAPr = 581,
    PAUSE_FRM_CTRLr = 582,
    PAUSE_QUANTAr = 583,
    PBPTRFIFOr = 584,
    PBPTRFIFO_0r = 585,
    PBPTRFIFO_1r = 586,
    PHYIDHr = 587,
    PHYIDLr = 588,
    PHYINFO_PHYIDHr = 589,
    PHYINFO_PHYIDLr = 590,
    PHYSCAN_CTLr = 591,
    PHY_LED_FUNCr = 592,
    PHY_PWR_DOWNr = 593,
    PHY_STATr = 594,
    PKTS1024TO1522OCTETSr = 595,
    PKTS1024TOMAXOCTETSr = 596,
    PKTS1024TOMAXPKTOCTETSr = 597,
    PKTS128TO255OCTETSr = 598,
    PKTS1523TO2047r = 599,
    PKTS2048TO4095r = 600,
    PKTS256TO511OCTETSr = 601,
    PKTS4096TO8191r = 602,
    PKTS512TO1023OCTETSr = 603,
    PKTS64OCTETSr = 604,
    PKTS65TO127OCTETSr = 605,
    PKTS8192TO9728r = 606,
    PLL_FREQ_SELr = 607,
    PLL_TESTr = 608,
    PLL_TEST_CTRL_Ir = 609,
    PLL_TEST_CTRL_IIr = 610,
    PN_PCP2TCr = 611,
    PORT4_RGMII_CTL_GPr = 612,
    PORT5_RGMII_CTL_GPr = 613,
    PORTVEC1r = 614,
    PORTVEC2r = 615,
    PORT_EAP1_CONr = 616,
    PORT_EAP_CONr = 617,
    PORT_EAP_DAr = 618,
    PORT_EGCTLr = 619,
    PORT_ERC_CONr = 620,
    PORT_ERC_CON_IMPr = 621,
    PORT_IRC1_CONr = 622,
    PORT_IRC_CONr = 623,
    PORT_MAX_LEARNr = 624,
    PORT_SA_CNTr = 625,
    PORT_SEC_CONr = 626,
    PORT_VLAN1_CTLr = 627,
    PORT_VLAN_CTLr = 628,
    PORT_VLAN_CTL_IMPr = 629,
    PRBS_CTLr = 630,
    PRBS_STAr = 631,
    PROTECTED_SELr = 632,
    PROTOCOL2VLAN_CTLr = 633,
    PRS_FIFO_DEBUG_CTRLr = 634,
    PRS_FIFO_DEBUG_DATAr = 635,
    PWR_DOWN_MODEr = 636,
    QOS_1P1Q_PRI_MAPr = 637,
    QOS_1P_ENr = 638,
    QOS_CTLr = 639,
    QOS_DIFF_DSCP0r = 640,
    QOS_DIFF_DSCP1r = 641,
    QOS_DIFF_DSCP2r = 642,
    QOS_DIFF_DSCP3r = 643,
    QOS_D_TOS_THr = 644,
    QOS_EN_DIFFSERVr = 645,
    QOS_EN_TRAFFIC_PRI_REMAPr = 646,
    QOS_ETHERPRI_CTRLr = 647,
    QOS_GLOBAL_CTRLr = 648,
    QOS_MIB_QUE_SELr = 649,
    QOS_M_TOS_THr = 650,
    QOS_PAUSE_ENr = 651,
    QOS_REASON_CODEr = 652,
    QOS_RX_CTRL_Pr = 653,
    QOS_R_TOS_THr = 654,
    QOS_TCI_THr = 655,
    QOS_TOS_DIF_CTLr = 656,
    QOS_TOS_DIF_ENr = 657,
    QOS_TRAFFIC_PRI_REMAPr = 658,
    QOS_TX_CTRLr = 659,
    QOS_T_TOS_THr = 660,
    QOS_WEIGHTr = 661,
    QUEUE_CONGESTION_STATUS0r = 662,
    QUEUE_CONGESTION_STATUS1r = 663,
    QUEUE_CONGESTION_STATUS2r = 664,
    QUEUE_CONGESTION_STATUS3r = 665,
    QUEUE_CONGESTION_STATUS4r = 666,
    QUEUE_CONGESTION_STATUS5r = 667,
    RANGE_CHECKER_CTLr = 668,
    RATE_INBANDr = 669,
    RATE_METER0r = 670,
    RATE_METER1r = 671,
    RATE_OUTBANDr = 672,
    RCM_CTLr = 673,
    RCM_DATA0r = 674,
    RCM_DATA1r = 675,
    RCM_DATA2r = 676,
    RCM_DATA3r = 677,
    RCM_DATA4r = 678,
    RCM_PORTr = 679,
    RESE_AV_EN_CTRLr = 680,
    RESE_C4_BW_CNTLr = 681,
    RESE_C5_BW_CNTLr = 682,
    RESE_EGRESS_TM_STAMPr = 683,
    RESE_MAX_AV_PKT_SZr = 684,
    RESE_SLOT_ADJr = 685,
    RESE_SLOT_TICK_CNTRr = 686,
    RESE_TM_ADJr = 687,
    RESE_TM_BASEr = 688,
    RGMII_CTL_GPr = 689,
    RGMII_CTL_GP48r = 690,
    RGMII_CTL_GP49r = 691,
    RGMII_CTL_GP50r = 692,
    RGMII_CTRLr = 693,
    RGMII_TIME_DELAY_CTRLr = 694,
    RGMII_TIME_DLY_GPr = 695,
    RGMII_TIME_DLY_GP48r = 696,
    RGMII_TIME_DLY_GP49r = 697,
    RGMII_TIME_DLY_GP50r = 698,
    RMONSTEERr = 699,
    RST_TABLE_MEMr = 700,
    RST_TABLE_MEM1r = 701,
    RSV_MCAST_CTRLr = 702,
    RXALIGNMENTERRORSr = 703,
    RXBROADCASTPKTr = 704,
    RXDISCARDr = 705,
    RXDROPPKTSr = 706,
    RXEXCESSSIZEDISCr = 707,
    RXFCSERRORSr = 708,
    RXFRAGMENTSr = 709,
    RXFWDDISCPKTSr = 710,
    RXGOODOCTETSr = 711,
    RXGOODPKTSr = 712,
    RXJABBERSr = 713,
    RXMULTICASTPKTSr = 714,
    RXOCTETSr = 715,
    RXOVERSIZEPKTSr = 716,
    RXPAUSEPKTSr = 717,
    RXPAUSESTSr = 718,
    RXQOSOCTETSr = 719,
    RXQOSPKTSr = 720,
    RXSACHANGESr = 721,
    RXSYMBLERRr = 722,
    RXUNDERSIZEPKTSr = 723,
    RXUNICASTPKTSr = 724,
    RX_GLOBAL_CTLr = 725,
    RX_PAUSE_PASSr = 726,
    SCAN_RSLT_GPr = 727,
    SCAN_RSLT_Pr = 728,
    SCAN_TIMEOUTr = 729,
    SDACTLSTSr = 730,
    SDAEGSTSr = 731,
    SDAMODE2r = 732,
    SDAMPHYr = 733,
    SDANADVr = 734,
    SDANEXPr = 735,
    SDANLPAr = 736,
    SDANNXPr = 737,
    SDASTSSUMr = 738,
    SDBRCMTSTr = 739,
    SDHNDRD_ACTLr = 740,
    SDHNDRD_ASTSr = 741,
    SDHNDRD_FCSCNTr = 742,
    SDHNDRD_RECNTr = 743,
    SDLPNXPr = 744,
    SDMIICTLr = 745,
    SDMIISTSr = 746,
    SDPHYIDHr = 747,
    SDPHYIDLr = 748,
    SD_DEFAULTr = 749,
    SD_SEL_EARLYr = 750,
    SD_SIGNAL_DETCr = 751,
    SEC_DPMSKr = 752,
    SEC_SPMSKr = 753,
    SEC_TDIP0r = 754,
    SEC_TDIP1r = 755,
    SERDES_CTRLr = 756,
    SFT_LRN_CTLr = 757,
    SGMII_CLR_CTLr = 758,
    SGMII_CTL_GPr = 759,
    SGMII_STA_GPr = 760,
    SLICE_MAP_Pr = 761,
    SLICE_MAP_P8r = 762,
    SPARE_REG0r = 763,
    SPARE_REG1r = 764,
    SPARE_REG2r = 765,
    SPDSTSr = 766,
    SPECIAL_MNGTr = 767,
    SPIDIO0r = 768,
    SPIDIO1r = 769,
    SPIDIO2r = 770,
    SPIDIO3r = 771,
    SPIDIO4r = 772,
    SPIDIO5r = 773,
    SPIDIO6r = 774,
    SPIDIO7r = 775,
    SPISTSr = 776,
    SPTAGTr = 777,
    SPT_MULTI_ADDR_BPS_CTRLr = 778,
    SRCADRCHGr = 779,
    STRAP_STSr = 780,
    STRAP_VALUEr = 781,
    STS_CTLr = 782,
    STS_OVERRIDE_GMIIPr = 783,
    STS_OVERRIDE_GPr = 784,
    STS_OVERRIDE_IMPr = 785,
    STS_OVERRIDE_Pr = 786,
    STS_OVERRIDE_P24r = 787,
    STS_OVERRIDE_WAN_Pr = 788,
    SWMODEr = 789,
    SW_FLOW_CONr = 790,
    S_INRANGEERRCOUNTr = 791,
    S_JUMBOPKTr = 792,
    S_OUTRANGEERRCOUNTr = 793,
    S_PKTS1024TO1522OCTETSr = 794,
    S_PKTS1024TOMAXOCTETSr = 795,
    S_PKTS1024TOMAXPKTOCTETSr = 796,
    S_PKTS128TO255OCTETSr = 797,
    S_PKTS1523TO2047r = 798,
    S_PKTS2048TO4095r = 799,
    S_PKTS256TO511OCTETSr = 800,
    S_PKTS4096TO8191r = 801,
    S_PKTS512TO1023OCTETSr = 802,
    S_PKTS64OCTETSr = 803,
    S_PKTS65TO127OCTETSr = 804,
    S_PKTS8192TO9728r = 805,
    S_RXALIGNMENTERRORSr = 806,
    S_RXBROADCASTPKTr = 807,
    S_RXDISCARDr = 808,
    S_RXDROPPKTSr = 809,
    S_RXEXCESSSIZEDISCr = 810,
    S_RXFCSERRORSr = 811,
    S_RXFRAGMENTSr = 812,
    S_RXFWDDISCPKTSr = 813,
    S_RXGOODOCTETSr = 814,
    S_RXJABBERSr = 815,
    S_RXMULTICASTPKTSr = 816,
    S_RXOCTETSr = 817,
    S_RXOVERSIZEPKTSr = 818,
    S_RXPAUSEPKTSr = 819,
    S_RXQOSOCTETSr = 820,
    S_RXQOSPKTSr = 821,
    S_RXSACHANGESr = 822,
    S_RXSYMBLERRr = 823,
    S_RXUNDERSIZEPKTSr = 824,
    S_RXUNICASTPKTSr = 825,
    S_TXBROADCASTPKTSr = 826,
    S_TXCOLLISIONSr = 827,
    S_TXDEFERREDTRANSMITr = 828,
    S_TXDROPPKTSr = 829,
    S_TXEXCESSIVECOLLISIONr = 830,
    S_TXFRAMEINDISCr = 831,
    S_TXLATECOLLISIONr = 832,
    S_TXMULTICASTPKTSr = 833,
    S_TXMULTIPLECOLLISIONr = 834,
    S_TXOCTETSr = 835,
    S_TXPAUSEPKTSr = 836,
    S_TXQOS0OCTETSr = 837,
    S_TXQOS0PKTSr = 838,
    S_TXQOS1OCTETSr = 839,
    S_TXQOS1PKTSr = 840,
    S_TXQOS2OCTETSr = 841,
    S_TXQOS2PKTSr = 842,
    S_TXQOS3OCTETSr = 843,
    S_TXQOS3PKTSr = 844,
    S_TXQOSOCTETSr = 845,
    S_TXQOSPKTSr = 846,
    S_TXQPKTQ0r = 847,
    S_TXQPKTQ1r = 848,
    S_TXQPKTQ2r = 849,
    S_TXQPKTQ3r = 850,
    S_TXQPKTQ4r = 851,
    S_TXQPKTQ5r = 852,
    S_TXSINGLECOLLISIONr = 853,
    S_TXUNICASTPKTSr = 854,
    TBI_CTLr = 855,
    TC2COS_MAPr = 856,
    TCAM_BIST_CONTROLr = 857,
    TCAM_BIST_CTLr = 858,
    TCAM_BIST_STATUSr = 859,
    TCAM_BIST_STS0r = 860,
    TCAM_BIST_STS1r = 861,
    TCAM_TEST_COMPARE_STATUSr = 862,
    TH_PCTLr = 863,
    TM_STAMP_RPT_CTRLr = 864,
    TM_STAMP_STATUSr = 865,
    TOTAL_DLF_DROP_THRESH_Q1r = 866,
    TOTAL_DLF_DROP_THRESH_Q2r = 867,
    TOTAL_DLF_DROP_THRESH_Q3r = 868,
    TOTAL_DROP_THRESH_Q1r = 869,
    TOTAL_DROP_THRESH_Q2r = 870,
    TOTAL_DROP_THRESH_Q3r = 871,
    TOTAL_HYST_THRESH_Q1r = 872,
    TOTAL_HYST_THRESH_Q2r = 873,
    TOTAL_HYST_THRESH_Q3r = 874,
    TOTAL_MC_DROP_IMP_THRESHr = 875,
    TOTAL_PAUSE_IMP_THRESHr = 876,
    TRREG_CTRLr = 877,
    TRUNK_GRP0_CTLr = 878,
    TRUNK_GRP1_CTLr = 879,
    TRUNK_GRP2_CTLr = 880,
    TRUNK_GRP3_CTLr = 881,
    TRUNK_GRP_CTLr = 882,
    TRUST_CVLANr = 883,
    TXBROADCASTPKTSr = 884,
    TXCOLLISIONSr = 885,
    TXDEFERREDTRANSMITr = 886,
    TXDROPPKTSr = 887,
    TXEXCESSIVECOLLISIONr = 888,
    TXFRAMEINDISCr = 889,
    TXGOODPKTSr = 890,
    TXLATECOLLISIONr = 891,
    TXMULTICASTPKTSr = 892,
    TXMULTIPLECOLLISIONr = 893,
    TXOCTETSr = 894,
    TXPAUSEPKTSr = 895,
    TXPAUSESTSr = 896,
    TXQOS0OCTETSr = 897,
    TXQOS0PKTSr = 898,
    TXQOS1OCTETSr = 899,
    TXQOS1PKTSr = 900,
    TXQOS2OCTETSr = 901,
    TXQOS2PKTSr = 902,
    TXQOS3OCTETSr = 903,
    TXQOS3PKTSr = 904,
    TXQOSOCTETSr = 905,
    TXQOSPKTSr = 906,
    TXQPKTQ0r = 907,
    TXQPKTQ1r = 908,
    TXQPKTQ2r = 909,
    TXQPKTQ3r = 910,
    TXQPKTQ4r = 911,
    TXQPKTQ5r = 912,
    TXQ_FLUSH_MODEr = 913,
    TXSINGLECOLLISIONr = 914,
    TXUNICASTPKTSr = 915,
    TX_PAUSE_PASSr = 916,
    UDF_0_A_0_8r = 917,
    UDF_0_B_0_8r = 918,
    UDF_0_C_0_8r = 919,
    UDF_0_D_0_11r = 920,
    UDF_1_A_0_8r = 921,
    UDF_1_B_0_8r = 922,
    UDF_1_C_0_8r = 923,
    UDF_2_A_0_8r = 924,
    UDF_2_B_0_8r = 925,
    UDF_2_C_0_8r = 926,
    UDF_OFFSET0_Pr = 927,
    UDF_OFFSET0_P8r = 928,
    UDF_OFFSET2_Pr = 929,
    UDF_OFFSET3_Pr = 930,
    UDF_OFFSET4_EXPr = 931,
    UDF_OFFSET4_GPr = 932,
    UDF_OFFSET4_IMPr = 933,
    UDF_OFFSET4_Pr = 934,
    UDF_OFFSET4_P8r = 935,
    UDF_OFFSET5_Pr = 936,
    UDF_OFFSET5_P8r = 937,
    ULF_DROP_MAPr = 938,
    ULF_FORWARD_MAPr = 939,
    VID_RANGE_CHECKERr = 940,
    VLAN2VLAN_CTLr = 941,
    VLAN_CTRL0r = 942,
    VLAN_CTRL1r = 943,
    VLAN_CTRL2r = 944,
    VLAN_CTRL3r = 945,
    VLAN_CTRL4r = 946,
    VLAN_CTRL5r = 947,
    VLAN_CTRL6r = 948,
    VLAN_MAC_ADDR_INDXr = 949,
    VLAN_MAC_CTRLr = 950,
    VLAN_MAC_HASHSELr = 951,
    VLAN_MAC_TBL_ACSr = 952,
    VLAN_MAC_TBL_DATAr = 953,
    VLAN_MULTI_PORT_ADDR_CTLr = 954,
    VLAN_REMAPr = 955,
    WAN_PORT_SELr = 956,
    WATCH_DOG_CTRLr = 957,
    WATCH_DOG_RPT1r = 958,
    WATCH_DOG_RPT2r = 959,
    WATCH_DOG_RPT3r = 960,
    X1K_ANADVr = 961,
    X1K_ANEXPr = 962,
    X1K_ANLPAr = 963,
    X1K_ANNXPr = 964,
    X1K_BER_CRC_RXCNTr = 965,
    X1K_BRCMTSTr = 966,
    X1K_CTL1r = 967,
    X1K_CTL2r = 968,
    X1K_CTL3r = 969,
    X1K_CTL4r = 970,
    X1K_EXT_MIISTSr = 971,
    X1K_FORCE_TXD1r = 972,
    X1K_FORCE_TXD2r = 973,
    X1K_LPNXPr = 974,
    X1K_MIICTLr = 975,
    X1K_MIISTSr = 976,
    X1K_PATT_GEN_CTLr = 977,
    X1K_PATT_GEN_STSr = 978,
    X1K_PHYIDHr = 979,
    X1K_PHYIDLr = 980,
    X1K_PRBS_CTLr = 981,
    X1K_PRBS_STSr = 982,
    X1K_STS1r = 983,
    X1K_STS2r = 984,
    X1K_STS3r = 985,
    X1K_TST_MODr = 986,
    NUM_SOC_ROBO_REG
} soc_robo_reg_t;

typedef enum soc_robo_reg_int_e {
    SOC_REG_INT_ACTLSTSr = 0,
    SOC_REG_INT_ACTLSTS_BCM5347_A0r = 1,
    SOC_REG_INT_ACTLSTS_BCM5348_A0r = 2,
    SOC_REG_INT_ACTLSTS_BCM5396_A0r = 3,
    SOC_REG_INT_ACTLSTS_BCM5398_A0r = 4,
    SOC_REG_INT_ACT_POL_DATAr = 5,
    SOC_REG_INT_ACT_POL_DATA0r = 6,
    SOC_REG_INT_ACT_POL_DATA1r = 7,
    SOC_REG_INT_ACT_POL_DATA0_BCM53115_A0r = 8,
    SOC_REG_INT_ACT_POL_DATA1_BCM53115_A0r = 9,
    SOC_REG_INT_ACT_POL_DATA_BCM53242_A0r = 10,
    SOC_REG_INT_AEGSTSr = 11,
    SOC_REG_INT_AEGSTS_BCM5347_A0r = 12,
    SOC_REG_INT_AEGSTS_BCM5348_A0r = 13,
    SOC_REG_INT_AEGSTS_BCM5396_A0r = 14,
    SOC_REG_INT_AEGSTS_BCM5398_A0r = 15,
    SOC_REG_INT_AGEOUT_CTLr = 16,
    SOC_REG_INT_AGEOUT_EN_VIDr = 17,
    SOC_REG_INT_AMODE2r = 18,
    SOC_REG_INT_AMODE2_BCM5347_A0r = 19,
    SOC_REG_INT_AMODE2_BCM5348_A0r = 20,
    SOC_REG_INT_AMODE2_BCM5396_A0r = 21,
    SOC_REG_INT_AMPHYr = 22,
    SOC_REG_INT_AMPHY_BCM5347_A0r = 23,
    SOC_REG_INT_AMPHY_BCM5348_A0r = 24,
    SOC_REG_INT_AMPHY_BCM5396_A0r = 25,
    SOC_REG_INT_AMPHY_BCM5398_A0r = 26,
    SOC_REG_INT_ANADVr = 27,
    SOC_REG_INT_ANADV_BCM5347_A0r = 28,
    SOC_REG_INT_ANADV_BCM5348_A0r = 29,
    SOC_REG_INT_ANADV_BCM5396_A0r = 30,
    SOC_REG_INT_ANEXPr = 31,
    SOC_REG_INT_ANEXP_BCM5347_A0r = 32,
    SOC_REG_INT_ANEXP_BCM5348_A0r = 33,
    SOC_REG_INT_ANEXP_BCM5396_A0r = 34,
    SOC_REG_INT_ANEXP_BCM5398_A0r = 35,
    SOC_REG_INT_ANLPARr = 36,
    SOC_REG_INT_ANLPAR_BCM5347_A0r = 37,
    SOC_REG_INT_ANLPAR_BCM5348_A0r = 38,
    SOC_REG_INT_ANLPAR_BCM5396_A0r = 39,
    SOC_REG_INT_ANLPAR_BCM5398_A0r = 40,
    SOC_REG_INT_ANNXPr = 41,
    SOC_REG_INT_ANNXP_BCM5347_A0r = 42,
    SOC_REG_INT_ANNXP_BCM5348_A0r = 43,
    SOC_REG_INT_ANNXP_BCM5396_A0r = 44,
    SOC_REG_INT_ANNXP_BCM5398_A0r = 45,
    SOC_REG_INT_ARLA_ENTRYr = 46,
    SOC_REG_INT_ARLA_ENTRY0r = 47,
    SOC_REG_INT_ARLA_ENTRY1r = 48,
    SOC_REG_INT_ARLA_ENTRY_0r = 49,
    SOC_REG_INT_ARLA_ENTRY_1r = 50,
    SOC_REG_INT_ARLA_FWD_ENTRY0r = 51,
    SOC_REG_INT_ARLA_FWD_ENTRY1r = 52,
    SOC_REG_INT_ARLA_FWD_ENTRY2r = 53,
    SOC_REG_INT_ARLA_FWD_ENTRY3r = 54,
    SOC_REG_INT_ARLA_FWD_ENTRY0_BCM53115_A0r = 55,
    SOC_REG_INT_ARLA_FWD_ENTRY0_BCM5389_A0r = 56,
    SOC_REG_INT_ARLA_FWD_ENTRY0_BCM5395_A0r = 57,
    SOC_REG_INT_ARLA_FWD_ENTRY0_BCM5398_A0r = 58,
    SOC_REG_INT_ARLA_FWD_ENTRY1_BCM5389_A0r = 59,
    SOC_REG_INT_ARLA_FWD_ENTRY1_BCM5395_A0r = 60,
    SOC_REG_INT_ARLA_MACr = 61,
    SOC_REG_INT_ARLA_MACVID_ENTRY0r = 62,
    SOC_REG_INT_ARLA_MACVID_ENTRY1r = 63,
    SOC_REG_INT_ARLA_MACVID_ENTRY2r = 64,
    SOC_REG_INT_ARLA_MACVID_ENTRY3r = 65,
    SOC_REG_INT_ARLA_MACVID_ENTRY0_BCM5389_A0r = 66,
    SOC_REG_INT_ARLA_MACVID_ENTRY0_BCM5398_A0r = 67,
    SOC_REG_INT_ARLA_MACVID_ENTRY1_BCM5389_A0r = 68,
    SOC_REG_INT_ARLA_MACVID_ENTRY1_BCM5395_A0r = 69,
    SOC_REG_INT_ARLA_RWCTLr = 70,
    SOC_REG_INT_ARLA_RWCTL_BCM53242_A0r = 71,
    SOC_REG_INT_ARLA_RWCTL_BCM5348_A0r = 72,
    SOC_REG_INT_ARLA_RWCTL_BCM5396_A0r = 73,
    SOC_REG_INT_ARLA_SRCH_ADRr = 74,
    SOC_REG_INT_ARLA_SRCH_ADR_BCM53242_A0r = 75,
    SOC_REG_INT_ARLA_SRCH_ADR_BCM5348_A0r = 76,
    SOC_REG_INT_ARLA_SRCH_ADR_BCM5389_A0r = 77,
    SOC_REG_INT_ARLA_SRCH_ADR_BCM5395_A0r = 78,
    SOC_REG_INT_ARLA_SRCH_ADR_BCM5396_A0r = 79,
    SOC_REG_INT_ARLA_SRCH_CTLr = 80,
    SOC_REG_INT_ARLA_SRCH_CTL_BCM53242_A0r = 81,
    SOC_REG_INT_ARLA_SRCH_CTL_BCM5348_A0r = 82,
    SOC_REG_INT_ARLA_SRCH_CTL_BCM5389_A0r = 83,
    SOC_REG_INT_ARLA_SRCH_CTL_BCM5395_A0r = 84,
    SOC_REG_INT_ARLA_SRCH_CTL_BCM5396_A0r = 85,
    SOC_REG_INT_ARLA_SRCH_RSLTr = 86,
    SOC_REG_INT_ARLA_SRCH_RSLT_0r = 87,
    SOC_REG_INT_ARLA_SRCH_RSLT_1r = 88,
    SOC_REG_INT_ARLA_SRCH_RSLT_0_BCM5395_A0r = 89,
    SOC_REG_INT_ARLA_SRCH_RSLT_1_BCM5395_A0r = 90,
    SOC_REG_INT_ARLA_SRCH_RSLT_BCM53242_A0r = 91,
    SOC_REG_INT_ARLA_SRCH_RSLT_BCM5348_A0r = 92,
    SOC_REG_INT_ARLA_SRCH_RSLT_BCM5389_A0r = 93,
    SOC_REG_INT_ARLA_SRCH_RSLT_BCM5398_A0r = 94,
    SOC_REG_INT_ARLA_SRCH_RSLT_MACVIDr = 95,
    SOC_REG_INT_ARLA_SRCH_RSLT_MACVID_0r = 96,
    SOC_REG_INT_ARLA_SRCH_RSLT_MACVID_1r = 97,
    SOC_REG_INT_ARLA_SRCH_RSLT_MACVID_0_BCM5395_A0r = 98,
    SOC_REG_INT_ARLA_SRCH_RSLT_MACVID_1_BCM5395_A0r = 99,
    SOC_REG_INT_ARLA_SRCH_RSLT_MACVID_BCM5398_A0r = 100,
    SOC_REG_INT_ARLA_SRCH_RSLT_VIDr = 101,
    SOC_REG_INT_ARLA_SRCH_RSLT_VID_BCM53242_A0r = 102,
    SOC_REG_INT_ARLA_SRCH_RSLT_VID_BCM5348_A0r = 103,
    SOC_REG_INT_ARLA_VIDr = 104,
    SOC_REG_INT_ARLA_VID_BCM5348_A0r = 105,
    SOC_REG_INT_ARLA_VID_BCM5396_A0r = 106,
    SOC_REG_INT_ARLA_VID_ENTRYr = 107,
    SOC_REG_INT_ARLA_VID_ENTRY0r = 108,
    SOC_REG_INT_ARLA_VID_ENTRY1r = 109,
    SOC_REG_INT_ARLA_VID_ENTRY_0r = 110,
    SOC_REG_INT_ARLA_VID_ENTRY_1r = 111,
    SOC_REG_INT_ARLA_VTBL_ADDRr = 112,
    SOC_REG_INT_ARLA_VTBL_ADDR_BCM5389_A0r = 113,
    SOC_REG_INT_ARLA_VTBL_ADDR_BCM5395_A0r = 114,
    SOC_REG_INT_ARLA_VTBL_ENTRYr = 115,
    SOC_REG_INT_ARLA_VTBL_ENTRY_BCM5389_A0r = 116,
    SOC_REG_INT_ARLA_VTBL_ENTRY_BCM5395_A0r = 117,
    SOC_REG_INT_ARLA_VTBL_ENTRY_BCM5398_A0r = 118,
    SOC_REG_INT_ARLA_VTBL_RWCTRLr = 119,
    SOC_REG_INT_ARLA_VTBL_RWCTRL_BCM5389_A0r = 120,
    SOC_REG_INT_ARLA_VTBL_RWCTRL_BCM5395_A0r = 121,
    SOC_REG_INT_ARL_SPAREREG0r = 122,
    SOC_REG_INT_ARL_SPAREREG1r = 123,
    SOC_REG_INT_ARL_SPAREREG2r = 124,
    SOC_REG_INT_ARL_SPAREREG3r = 125,
    SOC_REG_INT_ASTSSUMr = 126,
    SOC_REG_INT_ASTSSUM_BCM5347_A0r = 127,
    SOC_REG_INT_ASTSSUM_BCM5348_A0r = 128,
    SOC_REG_INT_ASTSSUM_BCM5396_A0r = 129,
    SOC_REG_INT_ASTSSUM_BCM5398_A0r = 130,
    SOC_REG_INT_AUTH_8021X_CTL1r = 131,
    SOC_REG_INT_AUTH_8021X_CTL2r = 132,
    SOC_REG_INT_BCAST_FWD_MAPr = 133,
    SOC_REG_INT_BC_SUP_PKTDROP_CNT_IMPr = 134,
    SOC_REG_INT_BC_SUP_PKTDROP_CNT_Pr = 135,
    SOC_REG_INT_BC_SUP_PKTDROP_CNT_P_BCM53115_A0r = 136,
    SOC_REG_INT_BC_SUP_PKTDROP_CNT_P_BCM53118_A0r = 137,
    SOC_REG_INT_BC_SUP_PKTDROP_CNT_P_BCM5389_A0r = 138,
    SOC_REG_INT_BC_SUP_PKTDROP_CNT_P_BCM5395_A0r = 139,
    SOC_REG_INT_BC_SUP_PKTDROP_CNT_P_BCM5398_A0r = 140,
    SOC_REG_INT_BC_SUP_RATECTRL_IMPr = 141,
    SOC_REG_INT_BC_SUP_RATECTRL_Pr = 142,
    SOC_REG_INT_BC_SUP_RATECTRL_P_BCM53118_A0r = 143,
    SOC_REG_INT_BG_SELr = 144,
    SOC_REG_INT_BG_SEL_BCM53242_A0r = 145,
    SOC_REG_INT_BIST_STSr = 146,
    SOC_REG_INT_BIST_STS0r = 147,
    SOC_REG_INT_BIST_STS1r = 148,
    SOC_REG_INT_BIST_STS0_BCM53115_A0r = 149,
    SOC_REG_INT_BIST_STS0_BCM53118_A0r = 150,
    SOC_REG_INT_BIST_STS_BCM5324_A1r = 151,
    SOC_REG_INT_BIST_STS_BCM5389_A0r = 152,
    SOC_REG_INT_BIST_STS_BCM5395_A0r = 153,
    SOC_REG_INT_BIST_STS_BCM5396_A0r = 154,
    SOC_REG_INT_BIST_STS_BCM5398_A0r = 155,
    SOC_REG_INT_BONDING_PADr = 156,
    SOC_REG_INT_BONDING_PAD_STATUSr = 157,
    SOC_REG_INT_BONDING_PAD_STATUS_BCM53115_A0r = 158,
    SOC_REG_INT_BONDING_PAD_STATUS_BCM53118_A0r = 159,
    SOC_REG_INT_BOND_DIRECT_PINr = 160,
    SOC_REG_INT_BOND_DIRECT_PIN_BCM5397_A0r = 161,
    SOC_REG_INT_BPDU_MCADDRr = 162,
    SOC_REG_INT_BRCMTSTr = 163,
    SOC_REG_INT_BRCMTST_BCM5347_A0r = 164,
    SOC_REG_INT_BRCMTST_BCM5348_A0r = 165,
    SOC_REG_INT_BRCMTST_BCM5396_A0r = 166,
    SOC_REG_INT_BRCM_HDR_CTRLr = 167,
    SOC_REG_INT_BRCM_HDR_CTRL_BCM53118_A0r = 168,
    SOC_REG_INT_BRCM_TAG_CTRLr = 169,
    SOC_REG_INT_BUFCON_MEMADRr = 170,
    SOC_REG_INT_BUFCON_MEMADR_BCM5348_A0r = 171,
    SOC_REG_INT_BUFCON_MEMDAT0r = 172,
    SOC_REG_INT_BUFCON_MEMDAT1r = 173,
    SOC_REG_INT_BUFCON_MEMDAT0_BCM5348_A0r = 174,
    SOC_REG_INT_BUFCON_MEMDAT1_BCM5348_A0r = 175,
    SOC_REG_INT_C4_WEIGHTr = 176,
    SOC_REG_INT_CFP_ACCr = 177,
    SOC_REG_INT_CFP_ACC_BCM53115_A0r = 178,
    SOC_REG_INT_CFP_ACC_BCM53242_A0r = 179,
    SOC_REG_INT_CFP_ACC_BCM5395_A0r = 180,
    SOC_REG_INT_CFP_CTL_REGr = 181,
    SOC_REG_INT_CFP_CTL_REG_BCM53115_A0r = 182,
    SOC_REG_INT_CFP_DATAr = 183,
    SOC_REG_INT_CFP_DATA_BCM53115_A0r = 184,
    SOC_REG_INT_CFP_DATA_BCM53242_A0r = 185,
    SOC_REG_INT_CFP_DATA_BCM5395_A0r = 186,
    SOC_REG_INT_CFP_EN_CTRLr = 187,
    SOC_REG_INT_CFP_GLOBAL_CTLr = 188,
    SOC_REG_INT_CFP_GLOBAL_CTL_BCM53242_A0r = 189,
    SOC_REG_INT_CFP_GLOBAL_CTL_BCM5347_A0r = 190,
    SOC_REG_INT_CFP_MASKr = 191,
    SOC_REG_INT_CFP_MASK_BCM53115_A0r = 192,
    SOC_REG_INT_CFP_MASK_BCM53242_A0r = 193,
    SOC_REG_INT_CFP_MASK_BCM5395_A0r = 194,
    SOC_REG_INT_CFP_RCr = 195,
    SOC_REG_INT_CFP_TESTr = 196,
    SOC_REG_INT_CFP_UDF_Ar = 197,
    SOC_REG_INT_CFP_UDF_Br = 198,
    SOC_REG_INT_CFP_UDF_Cr = 199,
    SOC_REG_INT_CFP_UDF_Dr = 200,
    SOC_REG_INT_CFP_UNLCKr = 201,
    SOC_REG_INT_CHIP0_PORT_AGEr = 202,
    SOC_REG_INT_CHIP_REVIDr = 203,
    SOC_REG_INT_CHIP_REVID_BCM5348_A0r = 204,
    SOC_REG_INT_CHIP_REVID_BCM5396_A0r = 205,
    SOC_REG_INT_CHIP_RST_CTLr = 206,
    SOC_REG_INT_CHIP_RST_CTL_BCM53242_A0r = 207,
    SOC_REG_INT_CLASS_PCPr = 208,
    SOC_REG_INT_CLKSETr = 209,
    SOC_REG_INT_COMM_IRC_CONr = 210,
    SOC_REG_INT_COMM_IRC_CON_BCM5389_A0r = 211,
    SOC_REG_INT_COMM_IRC_CON_BCM5395_A0r = 212,
    SOC_REG_INT_COMM_IRC_CON_BCM5396_A0r = 213,
    SOC_REG_INT_COMM_IRC_CON_BCM5398_A0r = 214,
    SOC_REG_INT_CPU2COS_MAPr = 215,
    SOC_REG_INT_CPU2COS_MAP_BCM53115_A0r = 216,
    SOC_REG_INT_CPU_ADDRESSr = 217,
    SOC_REG_INT_CPU_MEM_RD_ENr = 218,
    SOC_REG_INT_CPU_RAM_ROM_SELr = 219,
    SOC_REG_INT_CPU_READ_DATAr = 220,
    SOC_REG_INT_CRC16_GPr = 221,
    SOC_REG_INT_CRC16_GP_BCM53242_A0r = 222,
    SOC_REG_INT_DEBUG_REGr = 223,
    SOC_REG_INT_DEBUG_REG_BCM53115_A0r = 224,
    SOC_REG_INT_DEBUG_REG_BCM5348_A0r = 225,
    SOC_REG_INT_DEBUG_REG_BCM5389_A0r = 226,
    SOC_REG_INT_DEBUG_REG_BCM5396_A0r = 227,
    SOC_REG_INT_DEBUG_REG_BCM5398_A0r = 228,
    SOC_REG_INT_DEBUG_STSr = 229,
    SOC_REG_INT_DEFAULT_1Q_TAGr = 230,
    SOC_REG_INT_DEFAULT_1Q_TAG_BCM53115_A0r = 231,
    SOC_REG_INT_DEFAULT_1Q_TAG_BCM53118_A0r = 232,
    SOC_REG_INT_DEFAULT_1Q_TAG_BCM53242_A0r = 233,
    SOC_REG_INT_DEFAULT_1Q_TAG_BCM5324_A1r = 234,
    SOC_REG_INT_DEFAULT_1Q_TAG_BCM5347_A0r = 235,
    SOC_REG_INT_DEFAULT_1Q_TAG_BCM5348_A0r = 236,
    SOC_REG_INT_DEFAULT_1Q_TAG_BCM5389_A0r = 237,
    SOC_REG_INT_DEFAULT_1Q_TAG_BCM5396_A0r = 238,
    SOC_REG_INT_DEFAULT_1Q_TAG_BCM5398_A0r = 239,
    SOC_REG_INT_DEFAULT_1Q_TAG_IMPr = 240,
    SOC_REG_INT_DEFAULT_1Q_TAG_IMP_BCM53118_A0r = 241,
    SOC_REG_INT_DF_TIMERr = 242,
    SOC_REG_INT_DF_TIMER_BCM5395_A0r = 243,
    SOC_REG_INT_DIAGNOSISr = 244,
    SOC_REG_INT_DIRECT_CTRL_PINr = 245,
    SOC_REG_INT_DIRECT_CTRL_PIN_BCM53115_A0r = 246,
    SOC_REG_INT_DIRECT_CTRL_PIN_BCM53118_A0r = 247,
    SOC_REG_INT_DIS_LEARNr = 248,
    SOC_REG_INT_DIS_LEARN_BCM5347_A0r = 249,
    SOC_REG_INT_DIS_LEARN_BCM5348_A0r = 250,
    SOC_REG_INT_DOS_CTRLr = 251,
    SOC_REG_INT_DOS_CTRL_BCM53115_A0r = 252,
    SOC_REG_INT_DOS_CTRL_BCM53118_A0r = 253,
    SOC_REG_INT_DOS_DIS_LRN_REGr = 254,
    SOC_REG_INT_DOS_DIS_LRN_REG_BCM53115_A0r = 255,
    SOC_REG_INT_DOU_TAG_TPIDr = 256,
    SOC_REG_INT_DTAG_GLO_CTLr = 257,
    SOC_REG_INT_DTAG_GLO_CTL_BCM53242_A0r = 258,
    SOC_REG_INT_DUPSTSr = 259,
    SOC_REG_INT_DUPSTS_BCM53242_A0r = 260,
    SOC_REG_INT_DUPSTS_BCM5347_A0r = 261,
    SOC_REG_INT_DUPSTS_BCM5348_A0r = 262,
    SOC_REG_INT_DUPSTS_BCM5389_A0r = 263,
    SOC_REG_INT_DUPSTS_BCM5396_A0r = 264,
    SOC_REG_INT_EAP_DIPr = 265,
    SOC_REG_INT_EAP_DIP_BCM5348_A0r = 266,
    SOC_REG_INT_EAP_DIP_BCM5398_A0r = 267,
    SOC_REG_INT_EAP_GLO_CONr = 268,
    SOC_REG_INT_EAP_GLO_CON_BCM53115_A0r = 269,
    SOC_REG_INT_EAP_GLO_CON_BCM53242_A0r = 270,
    SOC_REG_INT_EAP_GLO_CON_BCM5348_A0r = 271,
    SOC_REG_INT_EAP_GLO_CON_BCM5395_A0r = 272,
    SOC_REG_INT_EAP_GLO_CON_BCM5398_A0r = 273,
    SOC_REG_INT_EAP_MULTI_ADDR_CTRLr = 274,
    SOC_REG_INT_EAV_LNK_STATUSr = 275,
    SOC_REG_INT_EAV_LNK_STATUS_BCM53118_A0r = 276,
    SOC_REG_INT_EGMIRCTLr = 277,
    SOC_REG_INT_EGMIRCTL_BCM53242_A0r = 278,
    SOC_REG_INT_EGMIRCTL_BCM5347_A0r = 279,
    SOC_REG_INT_EGMIRCTL_BCM5348_A0r = 280,
    SOC_REG_INT_EGMIRCTL_BCM5389_A0r = 281,
    SOC_REG_INT_EGMIRCTL_BCM5396_A0r = 282,
    SOC_REG_INT_EGMIRDIVr = 283,
    SOC_REG_INT_EGMIRDIV_BCM5348_A0r = 284,
    SOC_REG_INT_EGMIRDIV_BCM5389_A0r = 285,
    SOC_REG_INT_EGMIRDIV_BCM5396_A0r = 286,
    SOC_REG_INT_EGMIRMACr = 287,
    SOC_REG_INT_EGMIRMAC_BCM5348_A0r = 288,
    SOC_REG_INT_EGMIRMAC_BCM5389_A0r = 289,
    SOC_REG_INT_EGRESS_NRESE_PKT_TC2PCP_MAPr = 290,
    SOC_REG_INT_EGRESS_NRESE_PKT_TC2PCP_MAP_8r = 291,
    SOC_REG_INT_EGRESS_NRESE_PKT_TC2PCP_MAP_BCM53115_A0r = 292,
    SOC_REG_INT_EGRESS_NRESE_PKT_TC2PCP_MAP_BCM53118_A0r = 293,
    SOC_REG_INT_EGRESS_NRESE_PKT_TC2PCP_MAP_IMPr = 294,
    SOC_REG_INT_EGRESS_RMONr = 295,
    SOC_REG_INT_EGRESS_VID_RMK_TBL_ACSr = 296,
    SOC_REG_INT_EGRESS_VID_RMK_TBL_DATAr = 297,
    SOC_REG_INT_EN_IMP_CONG_REMAPr = 298,
    SOC_REG_INT_EN_IMP_HIGH_RATEr = 299,
    SOC_REG_INT_EN_TOTAL_MC_DROP_IMPr = 300,
    SOC_REG_INT_EXTPHY_SCAN_CTLr = 301,
    SOC_REG_INT_EXT_ACTLSTSr = 302,
    SOC_REG_INT_EXT_AEGSTSr = 303,
    SOC_REG_INT_EXT_AMODE2r = 304,
    SOC_REG_INT_EXT_AMPHYr = 305,
    SOC_REG_INT_EXT_ANADVr = 306,
    SOC_REG_INT_EXT_ANEXPr = 307,
    SOC_REG_INT_EXT_ANLPAr = 308,
    SOC_REG_INT_EXT_ANNXPr = 309,
    SOC_REG_INT_EXT_ASTSSUMr = 310,
    SOC_REG_INT_EXT_BRCMTSTr = 311,
    SOC_REG_INT_EXT_HNDRD_ACTLr = 312,
    SOC_REG_INT_EXT_HNDRD_ASTSr = 313,
    SOC_REG_INT_EXT_HNDRD_FCSCNTr = 314,
    SOC_REG_INT_EXT_HNDRD_RECNTr = 315,
    SOC_REG_INT_EXT_LPNXPr = 316,
    SOC_REG_INT_EXT_MIICTLr = 317,
    SOC_REG_INT_EXT_MIISTSr = 318,
    SOC_REG_INT_EXT_PHYIDHr = 319,
    SOC_REG_INT_EXT_PHYIDLr = 320,
    SOC_REG_INT_E_ACTLSTSr = 321,
    SOC_REG_INT_E_AEGSTSr = 322,
    SOC_REG_INT_E_AMODE2r = 323,
    SOC_REG_INT_E_AMPHYr = 324,
    SOC_REG_INT_E_ANADVr = 325,
    SOC_REG_INT_E_ANEXPr = 326,
    SOC_REG_INT_E_ANLPAr = 327,
    SOC_REG_INT_E_ANNXPr = 328,
    SOC_REG_INT_E_ASTSSUMr = 329,
    SOC_REG_INT_E_BRCMTSTr = 330,
    SOC_REG_INT_E_HNDRD_ACTLr = 331,
    SOC_REG_INT_E_HNDRD_ASTSr = 332,
    SOC_REG_INT_E_HNDRD_FCSCNTr = 333,
    SOC_REG_INT_E_HNDRD_RECNTr = 334,
    SOC_REG_INT_E_LPNXPr = 335,
    SOC_REG_INT_E_MIICTLr = 336,
    SOC_REG_INT_E_MIISTSr = 337,
    SOC_REG_INT_E_PHYIDHr = 338,
    SOC_REG_INT_E_PHYIDLr = 339,
    SOC_REG_INT_FAST_AGE_CTLr = 340,
    SOC_REG_INT_FAST_AGE_CTL_BCM5395_A0r = 341,
    SOC_REG_INT_FAST_AGE_CTL_BCM5398_A0r = 342,
    SOC_REG_INT_FAST_AGE_CTRLr = 343,
    SOC_REG_INT_FAST_AGE_PORTr = 344,
    SOC_REG_INT_FAST_AGING_PORTr = 345,
    SOC_REG_INT_FAST_AGING_PORT_BCM5389_A0r = 346,
    SOC_REG_INT_FAST_AGING_PORT_BCM5398_A0r = 347,
    SOC_REG_INT_FAST_AGING_VIDr = 348,
    SOC_REG_INT_FAST_AGING_VID_BCM5389_A0r = 349,
    SOC_REG_INT_FAST_AGING_VID_BCM5398_A0r = 350,
    SOC_REG_INT_FCON_BCST_TH_CTRLr = 351,
    SOC_REG_INT_FCON_BCST_TH_CTRL_BCM53242_A0r = 352,
    SOC_REG_INT_FCON_BCST_TH_CTRL_BCM5348_A0r = 353,
    SOC_REG_INT_FCON_DIAG_CTRLr = 354,
    SOC_REG_INT_FCON_DIAG_CTRL_BCM53242_A0r = 355,
    SOC_REG_INT_FCON_DIAG_CTRL_BCM5348_A0r = 356,
    SOC_REG_INT_FCON_DLF_TH_CTRLr = 357,
    SOC_REG_INT_FCON_DLF_TH_CTRL_BCM53242_A0r = 358,
    SOC_REG_INT_FCON_DLF_TH_CTRL_BCM5348_A0r = 359,
    SOC_REG_INT_FCON_FLOWCON_STATUS0r = 360,
    SOC_REG_INT_FCON_FLOWCON_STATUS1r = 361,
    SOC_REG_INT_FCON_FLOWCON_STATUS2r = 362,
    SOC_REG_INT_FCON_FLOWCON_STATUS3r = 363,
    SOC_REG_INT_FCON_FLOWCON_STATUS4r = 364,
    SOC_REG_INT_FCON_FLOWCON_STATUS5r = 365,
    SOC_REG_INT_FCON_FLOWCON_STATUS6r = 366,
    SOC_REG_INT_FCON_FLOWCON_STATUS7r = 367,
    SOC_REG_INT_FCON_FLOWCON_STATUS8r = 368,
    SOC_REG_INT_FCON_FLOWCON_STATUS9r = 369,
    SOC_REG_INT_FCON_FLOWCON_STATUS10r = 370,
    SOC_REG_INT_FCON_FLOWCON_STATUS11r = 371,
    SOC_REG_INT_FCON_FLOWCON_STATUS12r = 372,
    SOC_REG_INT_FCON_FLOWCON_STATUS13r = 373,
    SOC_REG_INT_FCON_FLOWCON_STATUS10_BCM53242_A0r = 374,
    SOC_REG_INT_FCON_FLOWCON_STATUS11_BCM53242_A0r = 375,
    SOC_REG_INT_FCON_FLOWCON_STATUS11_BCM5348_A0r = 376,
    SOC_REG_INT_FCON_FLOWCON_STATUS12_BCM5348_A0r = 377,
    SOC_REG_INT_FCON_FLOWCON_STATUS2_BCM53242_A0r = 378,
    SOC_REG_INT_FCON_FLOWCON_STATUS3_BCM5348_A0r = 379,
    SOC_REG_INT_FCON_FLOWMIXr = 380,
    SOC_REG_INT_FCON_FLOWMIX_BCM53242_A0r = 381,
    SOC_REG_INT_FCON_FLOWMIX_BCM5324_A1r = 382,
    SOC_REG_INT_FCON_FLOWMIX_BCM5348_A0r = 383,
    SOC_REG_INT_FCON_GLOB_TH_CTRL_1r = 384,
    SOC_REG_INT_FCON_GLOB_TH_CTRL_2r = 385,
    SOC_REG_INT_FCON_GLOB_TH_CTRL_1_BCM53242_A0r = 386,
    SOC_REG_INT_FCON_GLOB_TH_CTRL_1_BCM5348_A0r = 387,
    SOC_REG_INT_FCON_GLOB_TH_CTRL_2_BCM53242_A0r = 388,
    SOC_REG_INT_FCON_GLOB_TH_CTRL_2_BCM5348_A0r = 389,
    SOC_REG_INT_FCON_MISC_CTRLr = 390,
    SOC_REG_INT_FCON_MISC_TXFLOW_CTRLr = 391,
    SOC_REG_INT_FCON_MISC_TXFLOW_CTRL_BCM53242_A0r = 392,
    SOC_REG_INT_FCON_MISC_TXFLOW_CTRL_BCM5348_A0r = 393,
    SOC_REG_INT_FCON_PERQ_TXDROP_CTRLr = 394,
    SOC_REG_INT_FCON_PERQ_TXDROP_CTRL_BCM5348_A0r = 395,
    SOC_REG_INT_FCON_Q0_100_TH_CTRL_1r = 396,
    SOC_REG_INT_FCON_Q0_100_TH_CTRL_2r = 397,
    SOC_REG_INT_FCON_Q0_100_TH_CTRL_1_BCM53242_A0r = 398,
    SOC_REG_INT_FCON_Q0_100_TH_CTRL_1_BCM5348_A0r = 399,
    SOC_REG_INT_FCON_Q0_100_TH_CTRL_2_BCM53242_A0r = 400,
    SOC_REG_INT_FCON_Q0_100_TH_CTRL_2_BCM5348_A0r = 401,
    SOC_REG_INT_FCON_Q0_TXDSC_CTRL_3r = 402,
    SOC_REG_INT_FCON_Q1_100_TH_CTRL_1r = 403,
    SOC_REG_INT_FCON_Q1_100_TH_CTRL_2r = 404,
    SOC_REG_INT_FCON_Q1_100_TH_CTRL_1_BCM53242_A0r = 405,
    SOC_REG_INT_FCON_Q1_100_TH_CTRL_1_BCM5348_A0r = 406,
    SOC_REG_INT_FCON_Q1_100_TH_CTRL_2_BCM53242_A0r = 407,
    SOC_REG_INT_FCON_Q1_100_TH_CTRL_2_BCM5348_A0r = 408,
    SOC_REG_INT_FCON_Q1_TXDSC_CTRL_3r = 409,
    SOC_REG_INT_FCON_Q1_TXDSC_CTRL_3_BCM5348_A0r = 410,
    SOC_REG_INT_FCON_Q2_100_TH_CTRL_1r = 411,
    SOC_REG_INT_FCON_Q2_100_TH_CTRL_2r = 412,
    SOC_REG_INT_FCON_Q2_100_TH_CTRL_1_BCM53242_A0r = 413,
    SOC_REG_INT_FCON_Q2_100_TH_CTRL_1_BCM5348_A0r = 414,
    SOC_REG_INT_FCON_Q2_100_TH_CTRL_2_BCM53242_A0r = 415,
    SOC_REG_INT_FCON_Q2_100_TH_CTRL_2_BCM5348_A0r = 416,
    SOC_REG_INT_FCON_Q2_TXDSC_CTRL_3r = 417,
    SOC_REG_INT_FCON_Q2_TXDSC_CTRL_3_BCM5348_A0r = 418,
    SOC_REG_INT_FCON_Q3_100_TH_CTRL_1r = 419,
    SOC_REG_INT_FCON_Q3_100_TH_CTRL_2r = 420,
    SOC_REG_INT_FCON_Q3_100_TH_CTRL_1_BCM53242_A0r = 421,
    SOC_REG_INT_FCON_Q3_100_TH_CTRL_1_BCM5348_A0r = 422,
    SOC_REG_INT_FCON_Q3_100_TH_CTRL_2_BCM53242_A0r = 423,
    SOC_REG_INT_FCON_Q3_100_TH_CTRL_2_BCM5348_A0r = 424,
    SOC_REG_INT_FCON_Q3_TXDSC_CTRL_3r = 425,
    SOC_REG_INT_FCON_Q3_TXDSC_CTRL_3_BCM5348_A0r = 426,
    SOC_REG_INT_FCON_RSRV_BUFNUMr = 427,
    SOC_REG_INT_FCON_RSRV_BUFNUM_BCM53242_A0r = 428,
    SOC_REG_INT_FCON_RSRV_BUFNUM_BCM5324_A1r = 429,
    SOC_REG_INT_FCON_RSRV_BUFNUM_BCM5348_A0r = 430,
    SOC_REG_INT_FCON_RXBASE_BUFNUMr = 431,
    SOC_REG_INT_FCON_RXBASE_BUFNUM_BCM53242_A0r = 432,
    SOC_REG_INT_FCON_RX_FCON_CTRLr = 433,
    SOC_REG_INT_FCON_RX_FCON_CTRL_BCM53242_A0r = 434,
    SOC_REG_INT_FCON_RX_FCON_CTRL_BCM5324_A1r = 435,
    SOC_REG_INT_FCON_RX_FCON_CTRL_BCM5348_A0r = 436,
    SOC_REG_INT_FCON_SPARE0r = 437,
    SOC_REG_INT_FCON_SPARE1r = 438,
    SOC_REG_INT_FCON_SPARE2r = 439,
    SOC_REG_INT_FCON_SPARE1_BCM53242_A0r = 440,
    SOC_REG_INT_FCON_STRICT_HIQ_PRE_CTRL0r = 441,
    SOC_REG_INT_FCON_STRICT_HIQ_PRE_CTRL1r = 442,
    SOC_REG_INT_FCON_STRICT_HIQ_PRE_CTRL2r = 443,
    SOC_REG_INT_FCON_STRICT_HIQ_PRE_CTRL3r = 444,
    SOC_REG_INT_FCON_STRICT_HIQ_PRE_CTRL1_BCM5348_A0r = 445,
    SOC_REG_INT_FCON_TXQ_FULL_THr = 446,
    SOC_REG_INT_FCON_TXQ_FULL_TH_BCM5348_A0r = 447,
    SOC_REG_INT_FC_CHIP_INFOr = 448,
    SOC_REG_INT_FC_CHIP_INFO_1r = 449,
    SOC_REG_INT_FC_CHIP_INFO_2r = 450,
    SOC_REG_INT_FC_CHIP_INFO_BCM5398_A0r = 451,
    SOC_REG_INT_FC_CONG_BUF_ERR_HISr = 452,
    SOC_REG_INT_FC_CONG_BUF_ERR_HIS_BCM5389_A0r = 453,
    SOC_REG_INT_FC_CONG_PORTMAP01r = 454,
    SOC_REG_INT_FC_CONG_PORTMAP8r = 455,
    SOC_REG_INT_FC_CONG_PORTMAP16r = 456,
    SOC_REG_INT_FC_CONG_PORTMAP23r = 457,
    SOC_REG_INT_FC_CONG_PORTMAP45r = 458,
    SOC_REG_INT_FC_CONG_PORTMAP67r = 459,
    SOC_REG_INT_FC_CONG_PORTMAP89r = 460,
    SOC_REG_INT_FC_CONG_PORTMAP1011r = 461,
    SOC_REG_INT_FC_CONG_PORTMAP1213r = 462,
    SOC_REG_INT_FC_CONG_PORTMAP1415r = 463,
    SOC_REG_INT_FC_CONG_PORTMAP8_BCM5395_A0r = 464,
    SOC_REG_INT_FC_DIAG_CTRLr = 465,
    SOC_REG_INT_FC_DIAG_CTRL_BCM5389_A0r = 466,
    SOC_REG_INT_FC_DIAG_CTRL_BCM5398_A0r = 467,
    SOC_REG_INT_FC_GIGA_INFOr = 468,
    SOC_REG_INT_FC_GIGA_INFO_1r = 469,
    SOC_REG_INT_FC_GIGA_INFO_2r = 470,
    SOC_REG_INT_FC_GIGA_INFO_BCM5398_A0r = 471,
    SOC_REG_INT_FC_MCAST_DROP_CTRLr = 472,
    SOC_REG_INT_FC_MCAST_DROP_CTRL_1r = 473,
    SOC_REG_INT_FC_MCAST_DROP_CTRL_2r = 474,
    SOC_REG_INT_FC_MON_TXQr = 475,
    SOC_REG_INT_FC_MON_TXQ_BCM53115_A0r = 476,
    SOC_REG_INT_FC_MON_TXQ_BCM5389_A0r = 477,
    SOC_REG_INT_FC_MON_TXQ_BCM5395_A0r = 478,
    SOC_REG_INT_FC_PAUSE_DROP_CTRLr = 479,
    SOC_REG_INT_FC_PAUSE_DROP_CTRL_BCM53115_A0r = 480,
    SOC_REG_INT_FC_PAUSE_DROP_CTRL_BCM53118_A0r = 481,
    SOC_REG_INT_FC_PAUSE_DROP_CTRL_BCM5389_A0r = 482,
    SOC_REG_INT_FC_PAUSE_DROP_CTRL_BCM5395_A0r = 483,
    SOC_REG_INT_FC_PAUSE_HISr = 484,
    SOC_REG_INT_FC_PAUSE_HIS_1r = 485,
    SOC_REG_INT_FC_PAUSE_HIS_2r = 486,
    SOC_REG_INT_FC_PEAK_RXBYTEr = 487,
    SOC_REG_INT_FC_PEAK_RXBYTE_BCM5389_A0r = 488,
    SOC_REG_INT_FC_PEAK_RXBYTE_BCM5395_A0r = 489,
    SOC_REG_INT_FC_PEAK_RXBYTE_BCM5398_A0r = 490,
    SOC_REG_INT_FC_PEAK_TOTAL_USEDr = 491,
    SOC_REG_INT_FC_PEAK_TOTAL_USED_BCM53115_A0r = 492,
    SOC_REG_INT_FC_PEAK_TOTAL_USED_BCM53118_A0r = 493,
    SOC_REG_INT_FC_PEAK_TOTAL_USED_BCM5389_A0r = 494,
    SOC_REG_INT_FC_PEAK_TOTAL_USED_BCM5395_A0r = 495,
    SOC_REG_INT_FC_PEAK_TOTAL_USED_BCM5398_A0r = 496,
    SOC_REG_INT_FC_PEAK_TXQr = 497,
    SOC_REG_INT_FC_PEAK_TXQ_45r = 498,
    SOC_REG_INT_FC_PEAK_TXQ_45_BCM53115_A0r = 499,
    SOC_REG_INT_FC_PEAK_TXQ_BCM53115_A0r = 500,
    SOC_REG_INT_FC_PEAK_TXQ_BCM5389_A0r = 501,
    SOC_REG_INT_FC_Q45_CONG_PORTMAP_8r = 502,
    SOC_REG_INT_FC_Q45_CONG_PORTMAP_0123r = 503,
    SOC_REG_INT_FC_Q45_CONG_PORTMAP_4567r = 504,
    SOC_REG_INT_FC_RXBUF_ERR_HISr = 505,
    SOC_REG_INT_FC_RXBUF_ERR_HIS_1r = 506,
    SOC_REG_INT_FC_RXBUF_ERR_HIS_2r = 507,
    SOC_REG_INT_FC_RXPAUSE_HISr = 508,
    SOC_REG_INT_FC_RXPAUSE_HIS_1r = 509,
    SOC_REG_INT_FC_RXPAUSE_HIS_2r = 510,
    SOC_REG_INT_FC_RX_HYSTr = 511,
    SOC_REG_INT_FC_RX_HYST_BCM5389_A0r = 512,
    SOC_REG_INT_FC_RX_MAX_PTRr = 513,
    SOC_REG_INT_FC_RX_MAX_PTR_BCM5389_A0r = 514,
    SOC_REG_INT_FC_RX_RSRVr = 515,
    SOC_REG_INT_FC_RX_RSRV_BCM5389_A0r = 516,
    SOC_REG_INT_FC_RX_RUNOFFr = 517,
    SOC_REG_INT_FC_RX_RUNOFF_BCM5389_A0r = 518,
    SOC_REG_INT_FC_SPARE_REGr = 519,
    SOC_REG_INT_FC_SPARE_REG_BCM53118_A0r = 520,
    SOC_REG_INT_FC_TOTAL_TH_DROP_Qr = 521,
    SOC_REG_INT_FC_TOTAL_TH_DROP_Q45r = 522,
    SOC_REG_INT_FC_TOTAL_TH_DROP_Q45_BCM53115_A0r = 523,
    SOC_REG_INT_FC_TOTAL_TH_DROP_Q_BCM53115_A0r = 524,
    SOC_REG_INT_FC_TOTAL_TH_DROP_Q_BCM5389_A0r = 525,
    SOC_REG_INT_FC_TOTAL_TH_DROP_Q_IMPr = 526,
    SOC_REG_INT_FC_TOTAL_TH_DROP_Q_IMP_BCM53115_A0r = 527,
    SOC_REG_INT_FC_TOTAL_TH_DROP_Q_WANr = 528,
    SOC_REG_INT_FC_TOTAL_TH_HYST_Qr = 529,
    SOC_REG_INT_FC_TOTAL_TH_HYST_Q45r = 530,
    SOC_REG_INT_FC_TOTAL_TH_HYST_Q45_BCM53115_A0r = 531,
    SOC_REG_INT_FC_TOTAL_TH_HYST_Q_BCM53115_A0r = 532,
    SOC_REG_INT_FC_TOTAL_TH_HYST_Q_BCM5389_A0r = 533,
    SOC_REG_INT_FC_TOTAL_TH_HYST_Q_IMPr = 534,
    SOC_REG_INT_FC_TOTAL_TH_HYST_Q_IMP_BCM53115_A0r = 535,
    SOC_REG_INT_FC_TOTAL_TH_HYST_Q_WANr = 536,
    SOC_REG_INT_FC_TOTAL_TH_PAUSE_Qr = 537,
    SOC_REG_INT_FC_TOTAL_TH_PAUSE_Q45r = 538,
    SOC_REG_INT_FC_TOTAL_TH_PAUSE_Q45_BCM53115_A0r = 539,
    SOC_REG_INT_FC_TOTAL_TH_PAUSE_Q_BCM53115_A0r = 540,
    SOC_REG_INT_FC_TOTAL_TH_PAUSE_Q_BCM5389_A0r = 541,
    SOC_REG_INT_FC_TOTAL_TH_PAUSE_Q_IMPr = 542,
    SOC_REG_INT_FC_TOTAL_TH_PAUSE_Q_IMP_BCM53115_A0r = 543,
    SOC_REG_INT_FC_TOTAL_TH_PAUSE_Q_WANr = 544,
    SOC_REG_INT_FC_TOTAL_TH_RSRV_Qr = 545,
    SOC_REG_INT_FC_TOTAL_TH_RSRV_Q_BCM53115_A0r = 546,
    SOC_REG_INT_FC_TOTAL_USEDr = 547,
    SOC_REG_INT_FC_TOTAL_USED_BCM53115_A0r = 548,
    SOC_REG_INT_FC_TOTAL_USED_BCM53118_A0r = 549,
    SOC_REG_INT_FC_TXPAUSE_HISr = 550,
    SOC_REG_INT_FC_TXPAUSE_HIS_1r = 551,
    SOC_REG_INT_FC_TXPAUSE_HIS_2r = 552,
    SOC_REG_INT_FC_TXQ_TH_DROP_Qr = 553,
    SOC_REG_INT_FC_TXQ_TH_DROP_Q45r = 554,
    SOC_REG_INT_FC_TXQ_TH_DROP_Q45_BCM53115_A0r = 555,
    SOC_REG_INT_FC_TXQ_TH_DROP_Q_BCM53115_A0r = 556,
    SOC_REG_INT_FC_TXQ_TH_DROP_Q_BCM5389_A0r = 557,
    SOC_REG_INT_FC_TXQ_TH_DROP_Q_BCM5395_A0r = 558,
    SOC_REG_INT_FC_TXQ_TH_DROP_Q_IMPr = 559,
    SOC_REG_INT_FC_TXQ_TH_DROP_Q_IMP_BCM53115_A0r = 560,
    SOC_REG_INT_FC_TXQ_TH_DROP_Q_WANr = 561,
    SOC_REG_INT_FC_TXQ_TH_PAUSE_Qr = 562,
    SOC_REG_INT_FC_TXQ_TH_PAUSE_Q45r = 563,
    SOC_REG_INT_FC_TXQ_TH_PAUSE_Q45_BCM53115_A0r = 564,
    SOC_REG_INT_FC_TXQ_TH_PAUSE_Q_BCM53115_A0r = 565,
    SOC_REG_INT_FC_TXQ_TH_PAUSE_Q_BCM5389_A0r = 566,
    SOC_REG_INT_FC_TXQ_TH_PAUSE_Q_BCM5395_A0r = 567,
    SOC_REG_INT_FC_TXQ_TH_PAUSE_Q_IMPr = 568,
    SOC_REG_INT_FC_TXQ_TH_PAUSE_Q_IMP_BCM53115_A0r = 569,
    SOC_REG_INT_FC_TXQ_TH_PAUSE_Q_WANr = 570,
    SOC_REG_INT_FC_TXQ_TH_RSRV_Qr = 571,
    SOC_REG_INT_FC_TXQ_TH_RSRV_Q45r = 572,
    SOC_REG_INT_FC_TXQ_TH_RSRV_Q45_BCM53115_A0r = 573,
    SOC_REG_INT_FC_TXQ_TH_RSRV_Q_BCM53115_A0r = 574,
    SOC_REG_INT_FC_TXQ_TH_RSRV_Q_BCM5389_A0r = 575,
    SOC_REG_INT_FC_TXQ_TH_RSRV_Q_BCM5395_A0r = 576,
    SOC_REG_INT_FC_TXQ_TH_RSRV_Q_IMPr = 577,
    SOC_REG_INT_FC_TXQ_TH_RSRV_Q_IMP_BCM53115_A0r = 578,
    SOC_REG_INT_FC_TXQ_TH_RSRV_Q_IMP_BCM53118_A0r = 579,
    SOC_REG_INT_FC_TXQ_TH_RSRV_Q_WANr = 580,
    SOC_REG_INT_FC_TXQ_TH_RSRV_Q_WAN_BCM53118_A0r = 581,
    SOC_REG_INT_FLOW_MON_BUSr = 582,
    SOC_REG_INT_FLOW_MON_BUS_BCM53242_A0r = 583,
    SOC_REG_INT_FM_MEMADRr = 584,
    SOC_REG_INT_FM_MEMADR_BCM5348_A0r = 585,
    SOC_REG_INT_FM_MEMDAT0r = 586,
    SOC_REG_INT_FM_MEMDAT1r = 587,
    SOC_REG_INT_FM_MEMDAT2r = 588,
    SOC_REG_INT_FM_MEMDAT3r = 589,
    SOC_REG_INT_FORCE_FRAME_DROPr = 590,
    SOC_REG_INT_GARLCFGr = 591,
    SOC_REG_INT_GARLCFG_BCM53115_A0r = 592,
    SOC_REG_INT_GARLCFG_BCM53118_A0r = 593,
    SOC_REG_INT_GARLCFG_BCM5389_A0r = 594,
    SOC_REG_INT_GARLCFG_BCM5395_A0r = 595,
    SOC_REG_INT_GARLCFG_BCM5396_A0r = 596,
    SOC_REG_INT_GARLCFG_BCM5398_A0r = 597,
    SOC_REG_INT_GENMEM_ADDRr = 598,
    SOC_REG_INT_GENMEM_ADDR_BCM5348_A0r = 599,
    SOC_REG_INT_GENMEM_CTLr = 600,
    SOC_REG_INT_GENMEM_CTL_BCM53242_A0r = 601,
    SOC_REG_INT_GENMEM_CTL_BCM5348_A0r = 602,
    SOC_REG_INT_GENMEM_DATAr = 603,
    SOC_REG_INT_GENMEM_DATA0r = 604,
    SOC_REG_INT_GENMEM_DATA1r = 605,
    SOC_REG_INT_GENMEM_DATA1_BCM53242_A0r = 606,
    SOC_REG_INT_GLB_ACTLSTSr = 607,
    SOC_REG_INT_GLB_AEGSTSr = 608,
    SOC_REG_INT_GLB_AMODE2r = 609,
    SOC_REG_INT_GLB_AMPHYr = 610,
    SOC_REG_INT_GLB_ANADVr = 611,
    SOC_REG_INT_GLB_ANEXPr = 612,
    SOC_REG_INT_GLB_ANLPAr = 613,
    SOC_REG_INT_GLB_ANNXPr = 614,
    SOC_REG_INT_GLB_ASTSSUMr = 615,
    SOC_REG_INT_GLB_BRCMTSTr = 616,
    SOC_REG_INT_GLB_HNDRD_ACTLr = 617,
    SOC_REG_INT_GLB_HNDRD_ASTSr = 618,
    SOC_REG_INT_GLB_HNDRD_FCSCNTr = 619,
    SOC_REG_INT_GLB_HNDRD_RECNTr = 620,
    SOC_REG_INT_GLB_LPNXPr = 621,
    SOC_REG_INT_GLB_MIICTLr = 622,
    SOC_REG_INT_GLB_MIISTSr = 623,
    SOC_REG_INT_GLB_PHYIDHr = 624,
    SOC_REG_INT_GLB_PHYIDLr = 625,
    SOC_REG_INT_GLOBAL_TRUNK_CTLr = 626,
    SOC_REG_INT_GLOBAL_TRUNK_CTL_BCM53242_A0r = 627,
    SOC_REG_INT_GLOBAL_TRUNK_CTL_BCM5348_A0r = 628,
    SOC_REG_INT_GLOBAL_TRUNK_CTL_BCM5389_A0r = 629,
    SOC_REG_INT_GLOBAL_TRUNK_CTL_BCM5395_A0r = 630,
    SOC_REG_INT_GLOBAL_TRUNK_CTL_BCM5396_A0r = 631,
    SOC_REG_INT_GLOBAL_TRUNK_CTL_BCM5398_A0r = 632,
    SOC_REG_INT_GMNGCFGr = 633,
    SOC_REG_INT_GMNGCFG_BCM53115_A0r = 634,
    SOC_REG_INT_GMNGCFG_BCM53242_A0r = 635,
    SOC_REG_INT_GMNGCFG_BCM5348_A0r = 636,
    SOC_REG_INT_GMNGCFG_BCM5389_A0r = 637,
    SOC_REG_INT_GMNGCFG_BCM5395_A0r = 638,
    SOC_REG_INT_GMNGCFG_BCM5396_A0r = 639,
    SOC_REG_INT_GMNGCFG_BCM5398_A0r = 640,
    SOC_REG_INT_GRPADDR1r = 641,
    SOC_REG_INT_GRPADDR2r = 642,
    SOC_REG_INT_G_ANADVr = 643,
    SOC_REG_INT_G_ANADV_BCM5395_A0r = 644,
    SOC_REG_INT_G_ANADV_EXTr = 645,
    SOC_REG_INT_G_ANADV_EXT_BCM53115_A0r = 646,
    SOC_REG_INT_G_ANADV_EXT_P5r = 647,
    SOC_REG_INT_G_ANEXPr = 648,
    SOC_REG_INT_G_ANEXP_BCM5395_A0r = 649,
    SOC_REG_INT_G_ANEXP_EXTr = 650,
    SOC_REG_INT_G_ANEXP_EXT_BCM53115_A0r = 651,
    SOC_REG_INT_G_ANEXP_EXT_P5r = 652,
    SOC_REG_INT_G_ANLPAr = 653,
    SOC_REG_INT_G_ANLPA_BCM5395_A0r = 654,
    SOC_REG_INT_G_ANLPA_EXTr = 655,
    SOC_REG_INT_G_ANLPA_EXT_BCM53115_A0r = 656,
    SOC_REG_INT_G_ANLPA_EXT_P5r = 657,
    SOC_REG_INT_G_ANNXPr = 658,
    SOC_REG_INT_G_ANNXP_BCM5395_A0r = 659,
    SOC_REG_INT_G_ANNXP_EXTr = 660,
    SOC_REG_INT_G_ANNXP_EXT_BCM53115_A0r = 661,
    SOC_REG_INT_G_ANNXP_EXT_P5r = 662,
    SOC_REG_INT_G_AUX_CTLr = 663,
    SOC_REG_INT_G_AUX_CTL_EXTr = 664,
    SOC_REG_INT_G_AUX_CTL_EXT_BCM53115_A0r = 665,
    SOC_REG_INT_G_AUX_CTL_EXT_P5r = 666,
    SOC_REG_INT_G_AUX_STSr = 667,
    SOC_REG_INT_G_AUX_STS_EXTr = 668,
    SOC_REG_INT_G_AUX_STS_EXT_BCM53115_A0r = 669,
    SOC_REG_INT_G_AUX_STS_EXT_P5r = 670,
    SOC_REG_INT_G_B1000T_CTLr = 671,
    SOC_REG_INT_G_B1000T_CTL_BCM53115_A0r = 672,
    SOC_REG_INT_G_B1000T_CTL_BCM5347_A0r = 673,
    SOC_REG_INT_G_B1000T_CTL_BCM5395_A0r = 674,
    SOC_REG_INT_G_B1000T_CTL_EXTr = 675,
    SOC_REG_INT_G_B1000T_CTL_EXT_BCM53115_A0r = 676,
    SOC_REG_INT_G_B1000T_CTL_EXT_P5r = 677,
    SOC_REG_INT_G_B1000T_STSr = 678,
    SOC_REG_INT_G_B1000T_STS_BCM5395_A0r = 679,
    SOC_REG_INT_G_B1000T_STS_EXTr = 680,
    SOC_REG_INT_G_B1000T_STS_EXT_BCM53115_A0r = 681,
    SOC_REG_INT_G_B1000T_STS_EXT_P5r = 682,
    SOC_REG_INT_G_DSP_COEFFICIENTr = 683,
    SOC_REG_INT_G_DSP_COEFFICIENT_ADDRr = 684,
    SOC_REG_INT_G_DSP_COEFFICIENT_ADDR_EXTr = 685,
    SOC_REG_INT_G_DSP_COEFFICIENT_ADDR_EXT_BCM53115_A0r = 686,
    SOC_REG_INT_G_DSP_COEFFICIENT_ADDR_EXT_P5r = 687,
    SOC_REG_INT_G_DSP_COEFFICIENT_EXTr = 688,
    SOC_REG_INT_G_DSP_COEFFICIENT_EXT_BCM53115_A0r = 689,
    SOC_REG_INT_G_DSP_COEFFICIENT_EXT_P5r = 690,
    SOC_REG_INT_G_EXT_STSr = 691,
    SOC_REG_INT_G_EXT_STS_BCM5395_A0r = 692,
    SOC_REG_INT_G_EXT_STS_EXTr = 693,
    SOC_REG_INT_G_EXT_STS_EXT_BCM53115_A0r = 694,
    SOC_REG_INT_G_EXT_STS_EXT_P5r = 695,
    SOC_REG_INT_G_FALSE_CARR_CNTr = 696,
    SOC_REG_INT_G_FALSE_CARR_CNT_BCM5395_A0r = 697,
    SOC_REG_INT_G_FALSE_CARR_CNT_EXTr = 698,
    SOC_REG_INT_G_FALSE_CARR_CNT_EXT_BCM53115_A0r = 699,
    SOC_REG_INT_G_FALSE_CARR_CNT_EXT_P5r = 700,
    SOC_REG_INT_G_INTERRUPT_MSKr = 701,
    SOC_REG_INT_G_INTERRUPT_MSK_EXTr = 702,
    SOC_REG_INT_G_INTERRUPT_MSK_EXT_BCM53115_A0r = 703,
    SOC_REG_INT_G_INTERRUPT_MSK_EXT_P5r = 704,
    SOC_REG_INT_G_INTERRUPT_STSr = 705,
    SOC_REG_INT_G_INTERRUPT_STS_EXTr = 706,
    SOC_REG_INT_G_INTERRUPT_STS_EXT_BCM53115_A0r = 707,
    SOC_REG_INT_G_INTERRUPT_STS_EXT_P5r = 708,
    SOC_REG_INT_G_LPNXPr = 709,
    SOC_REG_INT_G_LPNXP_BCM5395_A0r = 710,
    SOC_REG_INT_G_LPNXP_EXTr = 711,
    SOC_REG_INT_G_LPNXP_EXT_BCM53115_A0r = 712,
    SOC_REG_INT_G_LPNXP_EXT_P5r = 713,
    SOC_REG_INT_G_MASTER_SLAVE_SEEDr = 714,
    SOC_REG_INT_G_MASTER_SLAVE_SEED_EXTr = 715,
    SOC_REG_INT_G_MASTER_SLAVE_SEED_EXT_BCM53115_A0r = 716,
    SOC_REG_INT_G_MASTER_SLAVE_SEED_EXT_P5r = 717,
    SOC_REG_INT_G_MIICTLr = 718,
    SOC_REG_INT_G_MIICTL_BCM5395_A0r = 719,
    SOC_REG_INT_G_MIICTL_EXTr = 720,
    SOC_REG_INT_G_MIICTL_EXT_BCM53115_A0r = 721,
    SOC_REG_INT_G_MIICTL_EXT_P5r = 722,
    SOC_REG_INT_G_MIISTSr = 723,
    SOC_REG_INT_G_MIISTS_BCM5395_A0r = 724,
    SOC_REG_INT_G_MIISTS_EXTr = 725,
    SOC_REG_INT_G_MIISTS_EXT_BCM53115_A0r = 726,
    SOC_REG_INT_G_MIISTS_EXT_P5r = 727,
    SOC_REG_INT_G_MISC_SHADOWr = 728,
    SOC_REG_INT_G_MISC_SHADOW_EXTr = 729,
    SOC_REG_INT_G_MISC_SHADOW_EXT_BCM53115_A0r = 730,
    SOC_REG_INT_G_MISC_SHADOW_EXT_P5r = 731,
    SOC_REG_INT_G_PCTLr = 732,
    SOC_REG_INT_G_PCTL_BCM53115_A0r = 733,
    SOC_REG_INT_G_PCTL_BCM53118_A0r = 734,
    SOC_REG_INT_G_PCTL_BCM5348_A0r = 735,
    SOC_REG_INT_G_PCTL_BCM5389_A0r = 736,
    SOC_REG_INT_G_PCTL_BCM5395_A0r = 737,
    SOC_REG_INT_G_PCTL_BCM5396_A0r = 738,
    SOC_REG_INT_G_PCTL_BCM5397_A0r = 739,
    SOC_REG_INT_G_PHYIDHr = 740,
    SOC_REG_INT_G_PHYIDH_BCM5395_A0r = 741,
    SOC_REG_INT_G_PHYIDH_EXTr = 742,
    SOC_REG_INT_G_PHYIDH_EXT_BCM53115_A0r = 743,
    SOC_REG_INT_G_PHYIDH_EXT_P5r = 744,
    SOC_REG_INT_G_PHYIDLr = 745,
    SOC_REG_INT_G_PHYIDL_BCM5395_A0r = 746,
    SOC_REG_INT_G_PHYIDL_EXTr = 747,
    SOC_REG_INT_G_PHYIDL_EXT_BCM53115_A0r = 748,
    SOC_REG_INT_G_PHYIDL_EXT_P5r = 749,
    SOC_REG_INT_G_PHY_EXT_CTLr = 750,
    SOC_REG_INT_G_PHY_EXT_CTL_BCM5395_A0r = 751,
    SOC_REG_INT_G_PHY_EXT_CTL_EXTr = 752,
    SOC_REG_INT_G_PHY_EXT_CTL_EXT_BCM53115_A0r = 753,
    SOC_REG_INT_G_PHY_EXT_CTL_EXT_P5r = 754,
    SOC_REG_INT_G_PHY_EXT_STSr = 755,
    SOC_REG_INT_G_PHY_EXT_STS_BCM53115_A0r = 756,
    SOC_REG_INT_G_PHY_EXT_STS_BCM5395_A0r = 757,
    SOC_REG_INT_G_PHY_EXT_STS_EXTr = 758,
    SOC_REG_INT_G_PHY_EXT_STS_EXT_BCM53115_A0r = 759,
    SOC_REG_INT_G_PHY_EXT_STS_EXT_P5r = 760,
    SOC_REG_INT_G_REC_ERR_CNTr = 761,
    SOC_REG_INT_G_REC_ERR_CNT_BCM5395_A0r = 762,
    SOC_REG_INT_G_REC_ERR_CNT_EXTr = 763,
    SOC_REG_INT_G_REC_ERR_CNT_EXT_BCM53115_A0r = 764,
    SOC_REG_INT_G_REC_ERR_CNT_EXT_P5r = 765,
    SOC_REG_INT_G_REC_NOTOK_CNTr = 766,
    SOC_REG_INT_G_REC_NOTOK_CNT_BCM5395_A0r = 767,
    SOC_REG_INT_G_REC_NOTOK_CNT_EXTr = 768,
    SOC_REG_INT_G_REC_NOTOK_CNT_EXT_BCM53115_A0r = 769,
    SOC_REG_INT_G_REC_NOTOK_CNT_EXT_P5r = 770,
    SOC_REG_INT_G_TEST1r = 771,
    SOC_REG_INT_G_TEST2r = 772,
    SOC_REG_INT_G_TEST1_EXTr = 773,
    SOC_REG_INT_G_TEST1_EXT_BCM53115_A0r = 774,
    SOC_REG_INT_G_TEST1_EXT_P5r = 775,
    SOC_REG_INT_G_TEST2_EXTr = 776,
    SOC_REG_INT_G_TEST2_EXT_BCM53115_A0r = 777,
    SOC_REG_INT_G_TEST2_EXT_P5r = 778,
    SOC_REG_INT_HL_PRTC_CTRLr = 779,
    SOC_REG_INT_HL_PRTC_CTRL_BCM53115_A0r = 780,
    SOC_REG_INT_HL_PRTC_CTRL_BCM53118_A0r = 781,
    SOC_REG_INT_HNDRD_ACTLr = 782,
    SOC_REG_INT_HNDRD_ACTL_BCM5347_A0r = 783,
    SOC_REG_INT_HNDRD_ACTL_BCM5348_A0r = 784,
    SOC_REG_INT_HNDRD_ACTL_BCM5396_A0r = 785,
    SOC_REG_INT_HNDRD_ACTL_BCM5398_A0r = 786,
    SOC_REG_INT_HNDRD_ASTSr = 787,
    SOC_REG_INT_HNDRD_ASTS_BCM5347_A0r = 788,
    SOC_REG_INT_HNDRD_ASTS_BCM5348_A0r = 789,
    SOC_REG_INT_HNDRD_ASTS_BCM5396_A0r = 790,
    SOC_REG_INT_HNDRD_ASTS_BCM5398_A0r = 791,
    SOC_REG_INT_HNDRD_FCSCNTr = 792,
    SOC_REG_INT_HNDRD_FCSCNT_BCM5347_A0r = 793,
    SOC_REG_INT_HNDRD_FCSCNT_BCM5348_A0r = 794,
    SOC_REG_INT_HNDRD_FCSCNT_BCM5396_A0r = 795,
    SOC_REG_INT_HNDRD_FCSCNT_BCM5398_A0r = 796,
    SOC_REG_INT_HNDRD_RECNTr = 797,
    SOC_REG_INT_HNDRD_RECNT_BCM5347_A0r = 798,
    SOC_REG_INT_HNDRD_RECNT_BCM5348_A0r = 799,
    SOC_REG_INT_HNDRD_RECNT_BCM5396_A0r = 800,
    SOC_REG_INT_HNDRD_RECNT_BCM5398_A0r = 801,
    SOC_REG_INT_IEEE802P2_LLCr = 802,
    SOC_REG_INT_IEEE_802_2_LLCr = 803,
    SOC_REG_INT_IGMIRCTLr = 804,
    SOC_REG_INT_IGMIRCTL_BCM53242_A0r = 805,
    SOC_REG_INT_IGMIRCTL_BCM5347_A0r = 806,
    SOC_REG_INT_IGMIRCTL_BCM5348_A0r = 807,
    SOC_REG_INT_IGMIRCTL_BCM5389_A0r = 808,
    SOC_REG_INT_IGMIRCTL_BCM5396_A0r = 809,
    SOC_REG_INT_IGMIRDIVr = 810,
    SOC_REG_INT_IGMIRDIV_BCM5348_A0r = 811,
    SOC_REG_INT_IGMIRDIV_BCM5389_A0r = 812,
    SOC_REG_INT_IGMIRDIV_BCM5396_A0r = 813,
    SOC_REG_INT_IGMIRMACr = 814,
    SOC_REG_INT_IGMIRMAC_BCM5347_A0r = 815,
    SOC_REG_INT_IGMIRMAC_BCM5348_A0r = 816,
    SOC_REG_INT_IGMIRMAC_BCM5389_A0r = 817,
    SOC_REG_INT_IMP0_PRT_IDr = 818,
    SOC_REG_INT_IMP1_EGRESS_RATE_CTRL_CFG_REGr = 819,
    SOC_REG_INT_IMP1_PRT_IDr = 820,
    SOC_REG_INT_IMP_CTLr = 821,
    SOC_REG_INT_IMP_EGRESS_RATE_CTRL_CFG_REGr = 822,
    SOC_REG_INT_IMP_RGMII_CTL_GPr = 823,
    SOC_REG_INT_IMP_RGMII_CTL_GP_BCM53115_A0r = 824,
    SOC_REG_INT_IMP_RGMII_CTL_GP_BCM53118_A0r = 825,
    SOC_REG_INT_IMP_RGMII_TIME_DLY_GPr = 826,
    SOC_REG_INT_IMP_RGMII_TIME_DLY_GP_BCM53115_A0r = 827,
    SOC_REG_INT_INGRESS_RMONr = 828,
    SOC_REG_INT_INGRESS_RMON_BCM53242_A0r = 829,
    SOC_REG_INT_INGRESS_RMON_BCM5347_A0r = 830,
    SOC_REG_INT_IPG_SHRNK_CTRLr = 831,
    SOC_REG_INT_ISP_PORT_SEL_PBMr = 832,
    SOC_REG_INT_ISP_PORT_SEL_PBM_BCM5347_A0r = 833,
    SOC_REG_INT_ISP_PORT_SEL_PBM_BCM5348_A0r = 834,
    SOC_REG_INT_ISP_PORT_SEL_PBM_BCM5395_A0r = 835,
    SOC_REG_INT_ISP_SEL_PORTMAPr = 836,
    SOC_REG_INT_ISP_SEL_PORTMAP_BCM53115_A0r = 837,
    SOC_REG_INT_ISP_VIDr = 838,
    SOC_REG_INT_ISP_VID_BCM53242_A0r = 839,
    SOC_REG_INT_JUMBO_PORT_MASKr = 840,
    SOC_REG_INT_JUMBO_PORT_MASK_BCM5389_A0r = 841,
    SOC_REG_INT_JUMBO_PORT_MASK_BCM5395_A0r = 842,
    SOC_REG_INT_JUMBO_PORT_MASK_BCM5398_A0r = 843,
    SOC_REG_INT_L4PORT_RANGE_CHECKERr = 844,
    SOC_REG_INT_LDMETER_UPDATE_RATECTLr = 845,
    SOC_REG_INT_LD_FRM_SAr = 846,
    SOC_REG_INT_LED0_STr = 847,
    SOC_REG_INT_LED1_STr = 848,
    SOC_REG_INT_LED2_STr = 849,
    SOC_REG_INT_LED3_STr = 850,
    SOC_REG_INT_LEDA_CTLr = 851,
    SOC_REG_INT_LEDA_STr = 852,
    SOC_REG_INT_LEDB_STr = 853,
    SOC_REG_INT_LEDC_STr = 854,
    SOC_REG_INT_LEDD_STr = 855,
    SOC_REG_INT_LED_CONTROLr = 856,
    SOC_REG_INT_LED_EN_MAPr = 857,
    SOC_REG_INT_LED_EN_MAP_BCM53118_A0r = 858,
    SOC_REG_INT_LED_EN_MAP_BCM53242_A0r = 859,
    SOC_REG_INT_LED_EN_MAP_BCM5347_A0r = 860,
    SOC_REG_INT_LED_EN_MAP_BCM5348_A0r = 861,
    SOC_REG_INT_LED_EN_MAP_BCM5395_A0r = 862,
    SOC_REG_INT_LED_FLSH_CTLr = 863,
    SOC_REG_INT_LED_FLSH_CTL_BCM5389_A0r = 864,
    SOC_REG_INT_LED_FUNC0_CTLr = 865,
    SOC_REG_INT_LED_FUNC0_CTL_BCM53242_A0r = 866,
    SOC_REG_INT_LED_FUNC0_CTL_BCM5348_A0r = 867,
    SOC_REG_INT_LED_FUNC0_CTL_BCM5395_A0r = 868,
    SOC_REG_INT_LED_FUNC1_CTLr = 869,
    SOC_REG_INT_LED_FUNC1_CTL_BCM53242_A0r = 870,
    SOC_REG_INT_LED_FUNC1_CTL_BCM5348_A0r = 871,
    SOC_REG_INT_LED_FUNC1_CTL_BCM5395_A0r = 872,
    SOC_REG_INT_LED_FUNC_MAPr = 873,
    SOC_REG_INT_LED_FUNC_MAP_BCM53242_A0r = 874,
    SOC_REG_INT_LED_FUNC_MAP_BCM5347_A0r = 875,
    SOC_REG_INT_LED_FUNC_MAP_BCM5348_A0r = 876,
    SOC_REG_INT_LED_FUNC_MAP_BCM5395_A0r = 877,
    SOC_REG_INT_LED_MODE_MAP_0r = 878,
    SOC_REG_INT_LED_MODE_MAP_1r = 879,
    SOC_REG_INT_LED_MODE_MAP_0_BCM53242_A0r = 880,
    SOC_REG_INT_LED_MODE_MAP_0_BCM5347_A0r = 881,
    SOC_REG_INT_LED_MODE_MAP_0_BCM5348_A0r = 882,
    SOC_REG_INT_LED_MODE_MAP_0_BCM5395_A0r = 883,
    SOC_REG_INT_LED_MODE_MAP_1_BCM53242_A0r = 884,
    SOC_REG_INT_LED_MODE_MAP_1_BCM5347_A0r = 885,
    SOC_REG_INT_LED_MODE_MAP_1_BCM5348_A0r = 886,
    SOC_REG_INT_LED_MODE_MAP_1_BCM5395_A0r = 887,
    SOC_REG_INT_LED_OUTPUT_ENABLEr = 888,
    SOC_REG_INT_LED_OUTPUT_ENABLE_BCM53118_A0r = 889,
    SOC_REG_INT_LED_PORTMAPr = 890,
    SOC_REG_INT_LED_PORTMAP_BCM5395_A0r = 891,
    SOC_REG_INT_LED_REFLSH_CTLr = 892,
    SOC_REG_INT_LED_REFLSH_CTL_BCM5348_A0r = 893,
    SOC_REG_INT_LED_REFLSH_CTL_BCM5395_A0r = 894,
    SOC_REG_INT_LNKSTSr = 895,
    SOC_REG_INT_LNKSTSCHGr = 896,
    SOC_REG_INT_LNKSTSCHG_BCM53242_A0r = 897,
    SOC_REG_INT_LNKSTSCHG_BCM5347_A0r = 898,
    SOC_REG_INT_LNKSTSCHG_BCM5348_A0r = 899,
    SOC_REG_INT_LNKSTSCHG_BCM5389_A0r = 900,
    SOC_REG_INT_LNKSTSCHG_BCM5396_A0r = 901,
    SOC_REG_INT_LNKSTSCHG_BCM5398_A0r = 902,
    SOC_REG_INT_LNKSTS_BCM53242_A0r = 903,
    SOC_REG_INT_LNKSTS_BCM5347_A0r = 904,
    SOC_REG_INT_LNKSTS_BCM5348_A0r = 905,
    SOC_REG_INT_LNKSTS_BCM5389_A0r = 906,
    SOC_REG_INT_LNKSTS_BCM5396_A0r = 907,
    SOC_REG_INT_LPDET_CFGr = 908,
    SOC_REG_INT_LPDET_CFG_BCM5395_A0r = 909,
    SOC_REG_INT_LPDET_SAr = 910,
    SOC_REG_INT_LPNXPr = 911,
    SOC_REG_INT_LPNXP_BCM5347_A0r = 912,
    SOC_REG_INT_LPNXP_BCM5348_A0r = 913,
    SOC_REG_INT_LPNXP_BCM5396_A0r = 914,
    SOC_REG_INT_LPNXP_BCM5398_A0r = 915,
    SOC_REG_INT_LP_STA_GPr = 916,
    SOC_REG_INT_LP_STA_GP_BCM53242_A0r = 917,
    SOC_REG_INT_LRN_CNT_CTLr = 918,
    SOC_REG_INT_LSA_MII_PORTr = 919,
    SOC_REG_INT_LSA_PORTr = 920,
    SOC_REG_INT_LSA_PORT_BCM53115_A0r = 921,
    SOC_REG_INT_LSA_PORT_BCM53118_A0r = 922,
    SOC_REG_INT_LSA_PORT_BCM5398_A0r = 923,
    SOC_REG_INT_MAC2VLAN_CTLr = 924,
    SOC_REG_INT_MAC_SEC_CON0r = 925,
    SOC_REG_INT_MAC_SEC_CON1r = 926,
    SOC_REG_INT_MAC_SEC_CON2r = 927,
    SOC_REG_INT_MAC_SEC_CON3r = 928,
    SOC_REG_INT_MAC_SEC_CON4r = 929,
    SOC_REG_INT_MAC_SEC_CON0_BCM5347_A0r = 930,
    SOC_REG_INT_MAC_SEC_CON0_BCM5348_A0r = 931,
    SOC_REG_INT_MAC_SEC_CON1_BCM5348_A0r = 932,
    SOC_REG_INT_MAC_SEC_CON2_BCM5347_A0r = 933,
    SOC_REG_INT_MAC_SEC_CON2_BCM5348_A0r = 934,
    SOC_REG_INT_MAC_SEC_CON3_BCM5347_A0r = 935,
    SOC_REG_INT_MAC_SEC_CON3_BCM5348_A0r = 936,
    SOC_REG_INT_MAC_TRUNK_CTLr = 937,
    SOC_REG_INT_MARLA_FWD_ENTRY0r = 938,
    SOC_REG_INT_MARLA_FWD_ENTRY1r = 939,
    SOC_REG_INT_MARLA_FWD_ENTRY0_BCM5389_A0r = 940,
    SOC_REG_INT_MARLA_FWD_ENTRY0_BCM5398_A0r = 941,
    SOC_REG_INT_MARLA_FWD_ENTRY1_BCM5389_A0r = 942,
    SOC_REG_INT_MARLA_SRCH_RSLTr = 943,
    SOC_REG_INT_MARLA_SRCH_RSLT_0r = 944,
    SOC_REG_INT_MARLA_SRCH_RSLT_1r = 945,
    SOC_REG_INT_MARLA_SRCH_RSLT_BCM5398_A0r = 946,
    SOC_REG_INT_MAX_ICMPV4_SIZE_REGr = 947,
    SOC_REG_INT_MAX_ICMPV6_SIZE_REGr = 948,
    SOC_REG_INT_MCAST_SUP0r = 949,
    SOC_REG_INT_MCAST_SUP1r = 950,
    SOC_REG_INT_MDIO_ADDR_Pr = 951,
    SOC_REG_INT_MDIO_ADDR_P8r = 952,
    SOC_REG_INT_MDIO_ADDR_WANr = 953,
    SOC_REG_INT_MDIO_ADDR_WAN_BCM53115_A0r = 954,
    SOC_REG_INT_MDIO_ADDR_WAN_BCM5395_A0r = 955,
    SOC_REG_INT_MDIO_BASE_ADDRr = 956,
    SOC_REG_INT_MEM_ADDRr = 957,
    SOC_REG_INT_MEM_ARL_B0_HIr = 958,
    SOC_REG_INT_MEM_ARL_B0_LOr = 959,
    SOC_REG_INT_MEM_ARL_B1_HIr = 960,
    SOC_REG_INT_MEM_ARL_B1_LOr = 961,
    SOC_REG_INT_MEM_ARL_HIGHr = 962,
    SOC_REG_INT_MEM_ARL_LOWr = 963,
    SOC_REG_INT_MEM_BFC_ADDRr = 964,
    SOC_REG_INT_MEM_BFC_ADDR_BCM5395_A0r = 965,
    SOC_REG_INT_MEM_BFC_DATAr = 966,
    SOC_REG_INT_MEM_BFC_DATA_BCM5395_A0r = 967,
    SOC_REG_INT_MEM_BTM_DATAr = 968,
    SOC_REG_INT_MEM_BTM_DATA0r = 969,
    SOC_REG_INT_MEM_BTM_DATA1r = 970,
    SOC_REG_INT_MEM_BTM_DATA1_BCM53118_A0r = 971,
    SOC_REG_INT_MEM_BTM_DATA_BCM5389_A0r = 972,
    SOC_REG_INT_MEM_BTM_DATA_BCM5395_A0r = 973,
    SOC_REG_INT_MEM_CTRLr = 974,
    SOC_REG_INT_MEM_CTRL_BCM5395_A0r = 975,
    SOC_REG_INT_MEM_CTRL_BCM5398_A0r = 976,
    SOC_REG_INT_MEM_DATA_HIGHr = 977,
    SOC_REG_INT_MEM_DATA_HIGH_BCM5389_A0r = 978,
    SOC_REG_INT_MEM_DATA_LOWr = 979,
    SOC_REG_INT_MEM_DEBUG_DATA_0_0r = 980,
    SOC_REG_INT_MEM_DEBUG_DATA_0_1r = 981,
    SOC_REG_INT_MEM_DEBUG_DATA_1_0r = 982,
    SOC_REG_INT_MEM_DEBUG_DATA_1_1r = 983,
    SOC_REG_INT_MEM_FRM_ADDRr = 984,
    SOC_REG_INT_MEM_FRM_ADDR_BCM53115_A0r = 985,
    SOC_REG_INT_MEM_FRM_ADDR_BCM53118_A0r = 986,
    SOC_REG_INT_MEM_FRM_ADDR_BCM5395_A0r = 987,
    SOC_REG_INT_MEM_FRM_DATA0r = 988,
    SOC_REG_INT_MEM_FRM_DATA1r = 989,
    SOC_REG_INT_MEM_FRM_DATA2r = 990,
    SOC_REG_INT_MEM_FRM_DATA3r = 991,
    SOC_REG_INT_MEM_FRM_DATA4r = 992,
    SOC_REG_INT_MEM_FRM_DATA5r = 993,
    SOC_REG_INT_MEM_FRM_DATA6r = 994,
    SOC_REG_INT_MEM_FRM_DATA7r = 995,
    SOC_REG_INT_MEM_FRM_DATA0_BCM5395_A0r = 996,
    SOC_REG_INT_MEM_FRM_DATA1_BCM5395_A0r = 997,
    SOC_REG_INT_MEM_FRM_DATA2_BCM5395_A0r = 998,
    SOC_REG_INT_MEM_FRM_DATA3_BCM5395_A0r = 999,
    SOC_REG_INT_MEM_MARL_B0_HIr = 1000,
    SOC_REG_INT_MEM_MARL_B1_HIr = 1001,
    SOC_REG_INT_MEM_MARL_LOWr = 1002,
    SOC_REG_INT_MEM_TEST_CTLr = 1003,
    SOC_REG_INT_MEM_TEST_CTL_BCM53115_A0r = 1004,
    SOC_REG_INT_MEM_TEST_CTL_BCM53118_A0r = 1005,
    SOC_REG_INT_MEM_TEST_CTL_BCM5395_A0r = 1006,
    SOC_REG_INT_MEM_VLAN_DATAr = 1007,
    SOC_REG_INT_MIBDIAG_PAGEr = 1008,
    SOC_REG_INT_MIBKILLOVRr = 1009,
    SOC_REG_INT_MIBKILLOVR_BCM5348_A0r = 1010,
    SOC_REG_INT_MIB_GD_FM_MAX_SIZEr = 1011,
    SOC_REG_INT_MIB_GD_FM_MAX_SIZE_BCM53115_A0r = 1012,
    SOC_REG_INT_MIB_SELECTr = 1013,
    SOC_REG_INT_MIB_SNAPSHOT_CTLr = 1014,
    SOC_REG_INT_MIB_SNAPSHOT_CTL_BCM53242_A0r = 1015,
    SOC_REG_INT_MIB_SNAPSHOT_CTL_BCM5348_A0r = 1016,
    SOC_REG_INT_MIB_SNAPSHOT_CTL_BCM5395_A0r = 1017,
    SOC_REG_INT_MIICTLr = 1018,
    SOC_REG_INT_MIICTL_BCM5347_A0r = 1019,
    SOC_REG_INT_MIICTL_BCM5348_A0r = 1020,
    SOC_REG_INT_MIICTL_BCM5396_A0r = 1021,
    SOC_REG_INT_MIISTSr = 1022,
    SOC_REG_INT_MIISTS_BCM5347_A0r = 1023,
    SOC_REG_INT_MIISTS_BCM5348_A0r = 1024,
    SOC_REG_INT_MIISTS_BCM5396_A0r = 1025,
    SOC_REG_INT_MII_PCTLr = 1026,
    SOC_REG_INT_MII_PCTL_BCM5348_A0r = 1027,
    SOC_REG_INT_MII_PCTL_BCM5389_A0r = 1028,
    SOC_REG_INT_MII_PCTL_BCM5395_A0r = 1029,
    SOC_REG_INT_MII_PCTL_BCM5396_A0r = 1030,
    SOC_REG_INT_MII_PCTL_BCM5398_A0r = 1031,
    SOC_REG_INT_MINIMUM_TCP_HDR_SZr = 1032,
    SOC_REG_INT_MIRCAPCTLr = 1033,
    SOC_REG_INT_MIRCAPCTL_BCM53242_A0r = 1034,
    SOC_REG_INT_MIRCAPCTL_BCM5347_A0r = 1035,
    SOC_REG_INT_MIRCAPCTL_BCM5348_A0r = 1036,
    SOC_REG_INT_MIRCAPCTL_BCM5389_A0r = 1037,
    SOC_REG_INT_MIRCAPCTL_BCM5395_A0r = 1038,
    SOC_REG_INT_MIRCAPCTL_BCM5396_A0r = 1039,
    SOC_REG_INT_MISC_CTLr = 1040,
    SOC_REG_INT_MLF_DROP_MAPr = 1041,
    SOC_REG_INT_MLF_DROP_MAP_BCM53242_A0r = 1042,
    SOC_REG_INT_MLF_DROP_MAP_BCM5347_A0r = 1043,
    SOC_REG_INT_MLF_DROP_MAP_BCM5348_A0r = 1044,
    SOC_REG_INT_MLF_DROP_MAP_BCM5389_A0r = 1045,
    SOC_REG_INT_MLF_DROP_MAP_BCM5396_A0r = 1046,
    SOC_REG_INT_MLF_IMPC_FWD_MAPr = 1047,
    SOC_REG_INT_MLF_IPMC_FWD_MAPr = 1048,
    SOC_REG_INT_MLF_IPMC_FWD_MAP_BCM53115_A0r = 1049,
    SOC_REG_INT_MLF_IPMC_FWD_MAP_BCM53242_A0r = 1050,
    SOC_REG_INT_MLF_IPMC_FWD_MAP_BCM5347_A0r = 1051,
    SOC_REG_INT_MNGPIDr = 1052,
    SOC_REG_INT_MNGPID_BCM5348_A0r = 1053,
    SOC_REG_INT_MODEL_IDr = 1054,
    SOC_REG_INT_MODEL_ID_BCM53115_A0r = 1055,
    SOC_REG_INT_MODEL_ID_BCM53118_A0r = 1056,
    SOC_REG_INT_MODEL_ID_BCM5389_A0r = 1057,
    SOC_REG_INT_MODEL_ID_BCM5395_A0r = 1058,
    SOC_REG_INT_MODULE_ID0r = 1059,
    SOC_REG_INT_MODULE_ID1r = 1060,
    SOC_REG_INT_MODULE_ID0_BCM5395_A0r = 1061,
    SOC_REG_INT_MODULE_ID1_BCM53115_A0r = 1062,
    SOC_REG_INT_MPORTVEC0r = 1063,
    SOC_REG_INT_MPORTVEC1r = 1064,
    SOC_REG_INT_MPORTVEC2r = 1065,
    SOC_REG_INT_MPORTVEC3r = 1066,
    SOC_REG_INT_MPORTVEC4r = 1067,
    SOC_REG_INT_MPORTVEC5r = 1068,
    SOC_REG_INT_MR_STAr = 1069,
    SOC_REG_INT_MST_AGEr = 1070,
    SOC_REG_INT_MST_AGE_BCM5395_A0r = 1071,
    SOC_REG_INT_MST_CONr = 1072,
    SOC_REG_INT_MST_CON_BCM53118_A0r = 1073,
    SOC_REG_INT_MST_CON_BCM53242_A0r = 1074,
    SOC_REG_INT_MST_CON_BCM5348_A0r = 1075,
    SOC_REG_INT_MST_CON_BCM5396_A0r = 1076,
    SOC_REG_INT_MST_CON_BCM5398_A0r = 1077,
    SOC_REG_INT_MST_TABr = 1078,
    SOC_REG_INT_MST_TBLr = 1079,
    SOC_REG_INT_MST_TBL_BCM53115_A0r = 1080,
    SOC_REG_INT_MST_TBL_BCM53118_A0r = 1081,
    SOC_REG_INT_MST_TBL_BCM5395_A0r = 1082,
    SOC_REG_INT_MST_TBL_BCM5397_A0r = 1083,
    SOC_REG_INT_MST_TBL_BCM5398_A0r = 1084,
    SOC_REG_INT_MULTIPORT_ADDR0r = 1085,
    SOC_REG_INT_MULTIPORT_ADDR1r = 1086,
    SOC_REG_INT_MULTIPORT_ADDR2r = 1087,
    SOC_REG_INT_MULTIPORT_ADDR3r = 1088,
    SOC_REG_INT_MULTIPORT_ADDR4r = 1089,
    SOC_REG_INT_MULTIPORT_ADDR5r = 1090,
    SOC_REG_INT_MULTI_PORT_CTLr = 1091,
    SOC_REG_INT_NEW_CONTROLr = 1092,
    SOC_REG_INT_NEW_CONTROL_BCM53242_A0r = 1093,
    SOC_REG_INT_NEW_CONTROL_BCM5348_A0r = 1094,
    SOC_REG_INT_NEW_CONTROL_BCM5389_A0r = 1095,
    SOC_REG_INT_NEW_CONTROL_BCM5395_A0r = 1096,
    SOC_REG_INT_NEW_CONTROL_BCM5396_A0r = 1097,
    SOC_REG_INT_NEW_CONTROL_BCM5398_A0r = 1098,
    SOC_REG_INT_NEW_CTRLr = 1099,
    SOC_REG_INT_NEW_PRI_MAPr = 1100,
    SOC_REG_INT_NEW_PRI_MAP_BCM5398_A0r = 1101,
    SOC_REG_INT_OTHER_CHECKERr = 1102,
    SOC_REG_INT_OTHER_TABLE_DATA0r = 1103,
    SOC_REG_INT_OTHER_TABLE_DATA1r = 1104,
    SOC_REG_INT_OTHER_TABLE_DATA2r = 1105,
    SOC_REG_INT_OTHER_TABLE_DATA0_BCM53242_A0r = 1106,
    SOC_REG_INT_OTHER_TABLE_DATA1_BCM53242_A0r = 1107,
    SOC_REG_INT_OTHER_TABLE_DATA2_BCM53242_A0r = 1108,
    SOC_REG_INT_OTHER_TABLE_INDEXr = 1109,
    SOC_REG_INT_OTHER_TABLE_INDEX_BCM53242_A0r = 1110,
    SOC_REG_INT_OTPROM_STATUSr = 1111,
    SOC_REG_INT_OTP_ADDR_REGr = 1112,
    SOC_REG_INT_OTP_CTL_REGr = 1113,
    SOC_REG_INT_OTP_CTL_REG_BCM53118_A0r = 1114,
    SOC_REG_INT_OTP_RD_DATAr = 1115,
    SOC_REG_INT_OTP_STS_REGr = 1116,
    SOC_REG_INT_OTP_WR_DATAr = 1117,
    SOC_REG_INT_P5_RGMII_TIME_DLY_GPr = 1118,
    SOC_REG_INT_P8_PCP2TCr = 1119,
    SOC_REG_INT_P8_PCP2TC_BCM53118_A0r = 1120,
    SOC_REG_INT_PAGEREGr = 1121,
    SOC_REG_INT_PAUSESTSr = 1122,
    SOC_REG_INT_PAUSESTS_BCM53115_A0r = 1123,
    SOC_REG_INT_PAUSESTS_BCM53242_A0r = 1124,
    SOC_REG_INT_PAUSESTS_BCM5347_A0r = 1125,
    SOC_REG_INT_PAUSESTS_BCM5348_A0r = 1126,
    SOC_REG_INT_PAUSESTS_BCM5389_A0r = 1127,
    SOC_REG_INT_PAUSE_CAPr = 1128,
    SOC_REG_INT_PAUSE_CAP_BCM5395_A0r = 1129,
    SOC_REG_INT_PAUSE_FRM_CTRLr = 1130,
    SOC_REG_INT_PAUSE_FRM_CTRL_BCM5389_A0r = 1131,
    SOC_REG_INT_PAUSE_QUANTAr = 1132,
    SOC_REG_INT_PBPTRFIFOr = 1133,
    SOC_REG_INT_PBPTRFIFO_0r = 1134,
    SOC_REG_INT_PBPTRFIFO_1r = 1135,
    SOC_REG_INT_PBPTRFIFO_1_BCM53118_A0r = 1136,
    SOC_REG_INT_PHYIDHr = 1137,
    SOC_REG_INT_PHYIDH_BCM53242_A0r = 1138,
    SOC_REG_INT_PHYIDH_BCM5347_A0r = 1139,
    SOC_REG_INT_PHYIDH_BCM5348_A0r = 1140,
    SOC_REG_INT_PHYIDH_BCM5389_A0r = 1141,
    SOC_REG_INT_PHYIDH_BCM5396_A0r = 1142,
    SOC_REG_INT_PHYIDH_BCM5398_A0r = 1143,
    SOC_REG_INT_PHYIDLr = 1144,
    SOC_REG_INT_PHYIDL_BCM53242_A0r = 1145,
    SOC_REG_INT_PHYIDL_BCM5347_A0r = 1146,
    SOC_REG_INT_PHYIDL_BCM5348_A0r = 1147,
    SOC_REG_INT_PHYIDL_BCM5396_A0r = 1148,
    SOC_REG_INT_PHYIDL_BCM5398_A0r = 1149,
    SOC_REG_INT_PHYINFO_PHYIDHr = 1150,
    SOC_REG_INT_PHYINFO_PHYIDH_BCM53242_A0r = 1151,
    SOC_REG_INT_PHYINFO_PHYIDLr = 1152,
    SOC_REG_INT_PHYINFO_PHYIDL_BCM53242_A0r = 1153,
    SOC_REG_INT_PHYSCAN_CTLr = 1154,
    SOC_REG_INT_PHYSCAN_CTL_BCM5348_A0r = 1155,
    SOC_REG_INT_PHY_LED_FUNCr = 1156,
    SOC_REG_INT_PHY_PWR_DOWNr = 1157,
    SOC_REG_INT_PHY_PWR_DOWN_BCM53118_A0r = 1158,
    SOC_REG_INT_PHY_STATr = 1159,
    SOC_REG_INT_PKTS1024TO1522OCTETSr = 1160,
    SOC_REG_INT_PKTS1024TO1522OCTETS_BCM5347_A0r = 1161,
    SOC_REG_INT_PKTS1024TO1522OCTETS_BCM5348_A0r = 1162,
    SOC_REG_INT_PKTS1024TO1522OCTETS_BCM5389_A0r = 1163,
    SOC_REG_INT_PKTS128TO255OCTETSr = 1164,
    SOC_REG_INT_PKTS128TO255OCTETS_BCM53242_A0r = 1165,
    SOC_REG_INT_PKTS128TO255OCTETS_BCM5347_A0r = 1166,
    SOC_REG_INT_PKTS128TO255OCTETS_BCM5348_A0r = 1167,
    SOC_REG_INT_PKTS128TO255OCTETS_BCM5389_A0r = 1168,
    SOC_REG_INT_PKTS1523TO2047r = 1169,
    SOC_REG_INT_PKTS2048TO4095r = 1170,
    SOC_REG_INT_PKTS256TO511OCTETSr = 1171,
    SOC_REG_INT_PKTS256TO511OCTETS_BCM5347_A0r = 1172,
    SOC_REG_INT_PKTS256TO511OCTETS_BCM5348_A0r = 1173,
    SOC_REG_INT_PKTS256TO511OCTETS_BCM5389_A0r = 1174,
    SOC_REG_INT_PKTS4096TO8191r = 1175,
    SOC_REG_INT_PKTS512TO1023OCTETSr = 1176,
    SOC_REG_INT_PKTS512TO1023OCTETS_BCM5347_A0r = 1177,
    SOC_REG_INT_PKTS512TO1023OCTETS_BCM5348_A0r = 1178,
    SOC_REG_INT_PKTS512TO1023OCTETS_BCM5389_A0r = 1179,
    SOC_REG_INT_PKTS64OCTETSr = 1180,
    SOC_REG_INT_PKTS64OCTETS_BCM5347_A0r = 1181,
    SOC_REG_INT_PKTS64OCTETS_BCM5348_A0r = 1182,
    SOC_REG_INT_PKTS64OCTETS_BCM5389_A0r = 1183,
    SOC_REG_INT_PKTS65TO127OCTETSr = 1184,
    SOC_REG_INT_PKTS65TO127OCTETS_BCM53242_A0r = 1185,
    SOC_REG_INT_PKTS65TO127OCTETS_BCM5347_A0r = 1186,
    SOC_REG_INT_PKTS65TO127OCTETS_BCM5348_A0r = 1187,
    SOC_REG_INT_PKTS65TO127OCTETS_BCM5389_A0r = 1188,
    SOC_REG_INT_PKTS8192TO9728r = 1189,
    SOC_REG_INT_PLL_FREQ_SELr = 1190,
    SOC_REG_INT_PLL_TESTr = 1191,
    SOC_REG_INT_PLL_TEST_BCM5395_A0r = 1192,
    SOC_REG_INT_PLL_TEST_CTRL_Ir = 1193,
    SOC_REG_INT_PLL_TEST_CTRL_IIr = 1194,
    SOC_REG_INT_PLL_TEST_CTRL_II_BCM53118_A0r = 1195,
    SOC_REG_INT_PLL_TEST_CTRL_I_BCM53118_A0r = 1196,
    SOC_REG_INT_PN_PCP2TCr = 1197,
    SOC_REG_INT_PN_PCP2TC_BCM53115_A0r = 1198,
    SOC_REG_INT_PN_PCP2TC_BCM53118_A0r = 1199,
    SOC_REG_INT_PORT4_RGMII_CTL_GPr = 1200,
    SOC_REG_INT_PORT5_RGMII_CTL_GPr = 1201,
    SOC_REG_INT_PORTVEC1r = 1202,
    SOC_REG_INT_PORTVEC2r = 1203,
    SOC_REG_INT_PORTVEC1_BCM53242_A0r = 1204,
    SOC_REG_INT_PORTVEC1_BCM5347_A0r = 1205,
    SOC_REG_INT_PORTVEC1_BCM5348_A0r = 1206,
    SOC_REG_INT_PORTVEC1_BCM5389_A0r = 1207,
    SOC_REG_INT_PORTVEC1_BCM5396_A0r = 1208,
    SOC_REG_INT_PORTVEC2_BCM53242_A0r = 1209,
    SOC_REG_INT_PORTVEC2_BCM5347_A0r = 1210,
    SOC_REG_INT_PORTVEC2_BCM5348_A0r = 1211,
    SOC_REG_INT_PORTVEC2_BCM5389_A0r = 1212,
    SOC_REG_INT_PORTVEC2_BCM5396_A0r = 1213,
    SOC_REG_INT_PORTVEC2_BCM5398_A0r = 1214,
    SOC_REG_INT_PORT_EAP1_CONr = 1215,
    SOC_REG_INT_PORT_EAP_CONr = 1216,
    SOC_REG_INT_PORT_EAP_CON_BCM53115_A0r = 1217,
    SOC_REG_INT_PORT_EAP_CON_BCM5347_A0r = 1218,
    SOC_REG_INT_PORT_EAP_CON_BCM5348_A0r = 1219,
    SOC_REG_INT_PORT_EAP_CON_BCM5395_A0r = 1220,
    SOC_REG_INT_PORT_EAP_CON_BCM5397_A0r = 1221,
    SOC_REG_INT_PORT_EAP_CON_BCM5398_A0r = 1222,
    SOC_REG_INT_PORT_EAP_DAr = 1223,
    SOC_REG_INT_PORT_EGCTLr = 1224,
    SOC_REG_INT_PORT_ERC_CONr = 1225,
    SOC_REG_INT_PORT_ERC_CON_BCM53115_A0r = 1226,
    SOC_REG_INT_PORT_ERC_CON_BCM53118_A0r = 1227,
    SOC_REG_INT_PORT_ERC_CON_BCM5347_A0r = 1228,
    SOC_REG_INT_PORT_ERC_CON_BCM5348_A0r = 1229,
    SOC_REG_INT_PORT_ERC_CON_BCM5395_A0r = 1230,
    SOC_REG_INT_PORT_ERC_CON_BCM5398_A0r = 1231,
    SOC_REG_INT_PORT_ERC_CON_IMPr = 1232,
    SOC_REG_INT_PORT_IRC1_CONr = 1233,
    SOC_REG_INT_PORT_IRC_CONr = 1234,
    SOC_REG_INT_PORT_IRC_CON_BCM5347_A0r = 1235,
    SOC_REG_INT_PORT_IRC_CON_BCM5348_A0r = 1236,
    SOC_REG_INT_PORT_IRC_CON_BCM5389_A0r = 1237,
    SOC_REG_INT_PORT_IRC_CON_BCM5395_A0r = 1238,
    SOC_REG_INT_PORT_IRC_CON_BCM5396_A0r = 1239,
    SOC_REG_INT_PORT_IRC_CON_BCM5398_A0r = 1240,
    SOC_REG_INT_PORT_MAX_LEARNr = 1241,
    SOC_REG_INT_PORT_MAX_LEARN_BCM53242_A0r = 1242,
    SOC_REG_INT_PORT_MAX_LEARN_BCM5347_A0r = 1243,
    SOC_REG_INT_PORT_MAX_LEARN_BCM5348_A0r = 1244,
    SOC_REG_INT_PORT_SA_CNTr = 1245,
    SOC_REG_INT_PORT_SA_CNT_BCM53242_A0r = 1246,
    SOC_REG_INT_PORT_SA_CNT_BCM5348_A0r = 1247,
    SOC_REG_INT_PORT_SEC_CONr = 1248,
    SOC_REG_INT_PORT_VLAN1_CTLr = 1249,
    SOC_REG_INT_PORT_VLAN_CTLr = 1250,
    SOC_REG_INT_PORT_VLAN_CTL_BCM53115_A0r = 1251,
    SOC_REG_INT_PORT_VLAN_CTL_BCM53118_A0r = 1252,
    SOC_REG_INT_PORT_VLAN_CTL_BCM5347_A0r = 1253,
    SOC_REG_INT_PORT_VLAN_CTL_BCM5348_A0r = 1254,
    SOC_REG_INT_PORT_VLAN_CTL_BCM5389_A0r = 1255,
    SOC_REG_INT_PORT_VLAN_CTL_BCM5395_A0r = 1256,
    SOC_REG_INT_PORT_VLAN_CTL_BCM5396_A0r = 1257,
    SOC_REG_INT_PORT_VLAN_CTL_IMPr = 1258,
    SOC_REG_INT_PRBS_CTLr = 1259,
    SOC_REG_INT_PRBS_STAr = 1260,
    SOC_REG_INT_PRBS_STA_BCM53242_A0r = 1261,
    SOC_REG_INT_PROTECTED_SELr = 1262,
    SOC_REG_INT_PROTECTED_SEL_BCM53242_A0r = 1263,
    SOC_REG_INT_PROTECTED_SEL_BCM5347_A0r = 1264,
    SOC_REG_INT_PROTECTED_SEL_BCM5348_A0r = 1265,
    SOC_REG_INT_PROTECTED_SEL_BCM5389_A0r = 1266,
    SOC_REG_INT_PROTOCOL2VLAN_CTLr = 1267,
    SOC_REG_INT_PRS_FIFO_DEBUG_CTRLr = 1268,
    SOC_REG_INT_PRS_FIFO_DEBUG_DATAr = 1269,
    SOC_REG_INT_PWR_DOWN_MODEr = 1270,
    SOC_REG_INT_PWR_DOWN_MODE_BCM5324_A1r = 1271,
    SOC_REG_INT_PWR_DOWN_MODE_BCM5348_A0r = 1272,
    SOC_REG_INT_QOS_1P1Q_PRI_MAPr = 1273,
    SOC_REG_INT_QOS_1P1Q_PRI_MAP_BCM5389_A0r = 1274,
    SOC_REG_INT_QOS_1P_ENr = 1275,
    SOC_REG_INT_QOS_1P_EN_BCM53242_A0r = 1276,
    SOC_REG_INT_QOS_1P_EN_BCM5347_A0r = 1277,
    SOC_REG_INT_QOS_1P_EN_BCM5348_A0r = 1278,
    SOC_REG_INT_QOS_1P_EN_BCM5389_A0r = 1279,
    SOC_REG_INT_QOS_1P_EN_BCM5396_A0r = 1280,
    SOC_REG_INT_QOS_CTLr = 1281,
    SOC_REG_INT_QOS_CTL_BCM53242_A0r = 1282,
    SOC_REG_INT_QOS_CTL_BCM5347_A0r = 1283,
    SOC_REG_INT_QOS_CTL_BCM5348_A0r = 1284,
    SOC_REG_INT_QOS_CTL_BCM5396_A0r = 1285,
    SOC_REG_INT_QOS_CTL_BCM5398_A0r = 1286,
    SOC_REG_INT_QOS_DIFF_DSCP0r = 1287,
    SOC_REG_INT_QOS_DIFF_DSCP1r = 1288,
    SOC_REG_INT_QOS_DIFF_DSCP2r = 1289,
    SOC_REG_INT_QOS_DIFF_DSCP3r = 1290,
    SOC_REG_INT_QOS_DIFF_DSCP0_BCM53118_A0r = 1291,
    SOC_REG_INT_QOS_DIFF_DSCP1_BCM53118_A0r = 1292,
    SOC_REG_INT_QOS_DIFF_DSCP1_BCM5348_A0r = 1293,
    SOC_REG_INT_QOS_DIFF_DSCP1_BCM5396_A0r = 1294,
    SOC_REG_INT_QOS_DIFF_DSCP2_BCM53118_A0r = 1295,
    SOC_REG_INT_QOS_DIFF_DSCP2_BCM5348_A0r = 1296,
    SOC_REG_INT_QOS_DIFF_DSCP2_BCM5396_A0r = 1297,
    SOC_REG_INT_QOS_DIFF_DSCP3_BCM53118_A0r = 1298,
    SOC_REG_INT_QOS_D_TOS_THr = 1299,
    SOC_REG_INT_QOS_D_TOS_TH_BCM5348_A0r = 1300,
    SOC_REG_INT_QOS_EN_DIFFSERVr = 1301,
    SOC_REG_INT_QOS_EN_DIFFSERV_BCM5389_A0r = 1302,
    SOC_REG_INT_QOS_EN_TRAFFIC_PRI_REMAPr = 1303,
    SOC_REG_INT_QOS_EN_TRAFFIC_PRI_REMAP_BCM5389_A0r = 1304,
    SOC_REG_INT_QOS_EN_TRAFFIC_PRI_REMAP_BCM5395_A0r = 1305,
    SOC_REG_INT_QOS_EN_TRAFFIC_PRI_REMAP_BCM5398_A0r = 1306,
    SOC_REG_INT_QOS_ETHERPRI_CTRLr = 1307,
    SOC_REG_INT_QOS_GLOBAL_CTRLr = 1308,
    SOC_REG_INT_QOS_GLOBAL_CTRL_BCM5389_A0r = 1309,
    SOC_REG_INT_QOS_GLOBAL_CTRL_BCM5395_A0r = 1310,
    SOC_REG_INT_QOS_MIB_QUE_SELr = 1311,
    SOC_REG_INT_QOS_MIB_QUE_SEL_BCM5348_A0r = 1312,
    SOC_REG_INT_QOS_M_TOS_THr = 1313,
    SOC_REG_INT_QOS_M_TOS_TH_BCM5348_A0r = 1314,
    SOC_REG_INT_QOS_PAUSE_ENr = 1315,
    SOC_REG_INT_QOS_PAUSE_EN_BCM53242_A0r = 1316,
    SOC_REG_INT_QOS_PAUSE_EN_BCM5347_A0r = 1317,
    SOC_REG_INT_QOS_PAUSE_EN_BCM5348_A0r = 1318,
    SOC_REG_INT_QOS_REASON_CODEr = 1319,
    SOC_REG_INT_QOS_RX_CTRL_Pr = 1320,
    SOC_REG_INT_QOS_RX_CTRL_P_BCM5389_A0r = 1321,
    SOC_REG_INT_QOS_R_TOS_THr = 1322,
    SOC_REG_INT_QOS_R_TOS_TH_BCM5348_A0r = 1323,
    SOC_REG_INT_QOS_TCI_THr = 1324,
    SOC_REG_INT_QOS_TCI_TH_BCM5348_A0r = 1325,
    SOC_REG_INT_QOS_TOS_DIF_CTLr = 1326,
    SOC_REG_INT_QOS_TOS_DIF_CTL_BCM5348_A0r = 1327,
    SOC_REG_INT_QOS_TOS_DIF_ENr = 1328,
    SOC_REG_INT_QOS_TOS_DIF_EN_BCM53242_A0r = 1329,
    SOC_REG_INT_QOS_TOS_DIF_EN_BCM5347_A0r = 1330,
    SOC_REG_INT_QOS_TOS_DIF_EN_BCM5348_A0r = 1331,
    SOC_REG_INT_QOS_TRAFFIC_PRI_REMAPr = 1332,
    SOC_REG_INT_QOS_TRAFFIC_PRI_REMAP_BCM5389_A0r = 1333,
    SOC_REG_INT_QOS_TRAFFIC_PRI_REMAP_BCM5395_A0r = 1334,
    SOC_REG_INT_QOS_TRAFFIC_PRI_REMAP_BCM5398_A0r = 1335,
    SOC_REG_INT_QOS_TX_CTRLr = 1336,
    SOC_REG_INT_QOS_TX_CTRL_BCM5389_A0r = 1337,
    SOC_REG_INT_QOS_TX_CTRL_BCM5395_A0r = 1338,
    SOC_REG_INT_QOS_T_TOS_THr = 1339,
    SOC_REG_INT_QOS_T_TOS_TH_BCM5348_A0r = 1340,
    SOC_REG_INT_QOS_WEIGHTr = 1341,
    SOC_REG_INT_QOS_WEIGHT_BCM5389_A0r = 1342,
    SOC_REG_INT_QUEUE_CONGESTION_STATUS3r = 1343,
    SOC_REG_INT_QUEUE_CONGESTION_STATUS4r = 1344,
    SOC_REG_INT_QUEUE_CONGESTION_STATUS5r = 1345,
    SOC_REG_INT_QUEUE_CONGESTION_STATUS4_BCM53242_A0r = 1346,
    SOC_REG_INT_QUEUE_CONGESTION_STATUS5_BCM53242_A0r = 1347,
    SOC_REG_INT_RANGE_CHECKER_CTLr = 1348,
    SOC_REG_INT_RATE_INBANDr = 1349,
    SOC_REG_INT_RATE_INBAND_BCM53242_A0r = 1350,
    SOC_REG_INT_RATE_INBAND_BCM5395_A0r = 1351,
    SOC_REG_INT_RATE_METER0r = 1352,
    SOC_REG_INT_RATE_METER1r = 1353,
    SOC_REG_INT_RATE_METER0_BCM5395_A0r = 1354,
    SOC_REG_INT_RATE_METER1_BCM5395_A0r = 1355,
    SOC_REG_INT_RATE_OUTBANDr = 1356,
    SOC_REG_INT_RATE_OUTBAND_BCM53242_A0r = 1357,
    SOC_REG_INT_RATE_OUTBAND_BCM5395_A0r = 1358,
    SOC_REG_INT_RCM_CTLr = 1359,
    SOC_REG_INT_RCM_DATA0r = 1360,
    SOC_REG_INT_RCM_DATA1r = 1361,
    SOC_REG_INT_RCM_DATA2r = 1362,
    SOC_REG_INT_RCM_DATA3r = 1363,
    SOC_REG_INT_RCM_DATA4r = 1364,
    SOC_REG_INT_RCM_PORTr = 1365,
    SOC_REG_INT_RESE_AV_EN_CTRLr = 1366,
    SOC_REG_INT_RESE_AV_EN_CTRL_BCM53115_A0r = 1367,
    SOC_REG_INT_RESE_AV_EN_CTRL_BCM53118_A0r = 1368,
    SOC_REG_INT_RESE_C4_BW_CNTLr = 1369,
    SOC_REG_INT_RESE_C4_BW_CNTL_BCM53115_A0r = 1370,
    SOC_REG_INT_RESE_C4_BW_CNTL_BCM53118_A0r = 1371,
    SOC_REG_INT_RESE_C5_BW_CNTLr = 1372,
    SOC_REG_INT_RESE_C5_BW_CNTL_BCM53115_A0r = 1373,
    SOC_REG_INT_RESE_C5_BW_CNTL_BCM53118_A0r = 1374,
    SOC_REG_INT_RESE_EGRESS_TM_STAMPr = 1375,
    SOC_REG_INT_RESE_EGRESS_TM_STAMP_BCM53115_A0r = 1376,
    SOC_REG_INT_RESE_EGRESS_TM_STAMP_BCM53118_A0r = 1377,
    SOC_REG_INT_RESE_MAX_AV_PKT_SZr = 1378,
    SOC_REG_INT_RESE_SLOT_ADJr = 1379,
    SOC_REG_INT_RESE_SLOT_TICK_CNTRr = 1380,
    SOC_REG_INT_RESE_TM_ADJr = 1381,
    SOC_REG_INT_RESE_TM_BASEr = 1382,
    SOC_REG_INT_RGMII_CTL_GPr = 1383,
    SOC_REG_INT_RGMII_CTL_GP48r = 1384,
    SOC_REG_INT_RGMII_CTL_GP49r = 1385,
    SOC_REG_INT_RGMII_CTL_GP50r = 1386,
    SOC_REG_INT_RGMII_CTRLr = 1387,
    SOC_REG_INT_RGMII_TIME_DELAY_CTRLr = 1388,
    SOC_REG_INT_RGMII_TIME_DLY_GPr = 1389,
    SOC_REG_INT_RGMII_TIME_DLY_GP48r = 1390,
    SOC_REG_INT_RGMII_TIME_DLY_GP49r = 1391,
    SOC_REG_INT_RGMII_TIME_DLY_GP50r = 1392,
    SOC_REG_INT_RGMII_TIME_DLY_GP_BCM5389_A0r = 1393,
    SOC_REG_INT_RMONSTEERr = 1394,
    SOC_REG_INT_RMONSTEER_BCM53115_A0r = 1395,
    SOC_REG_INT_RMONSTEER_BCM53242_A0r = 1396,
    SOC_REG_INT_RMONSTEER_BCM5347_A0r = 1397,
    SOC_REG_INT_RMONSTEER_BCM5348_A0r = 1398,
    SOC_REG_INT_RMONSTEER_BCM5389_A0r = 1399,
    SOC_REG_INT_RST_TABLE_MEMr = 1400,
    SOC_REG_INT_RST_TABLE_MEM1r = 1401,
    SOC_REG_INT_RSV_MCAST_CTRLr = 1402,
    SOC_REG_INT_RSV_MCAST_CTRL_BCM5389_A0r = 1403,
    SOC_REG_INT_RXALIGNMENTERRORSr = 1404,
    SOC_REG_INT_RXALIGNMENTERRORS_BCM5347_A0r = 1405,
    SOC_REG_INT_RXALIGNMENTERRORS_BCM5348_A0r = 1406,
    SOC_REG_INT_RXALIGNMENTERRORS_BCM5389_A0r = 1407,
    SOC_REG_INT_RXALIGNMENTERRORS_BCM5395_A0r = 1408,
    SOC_REG_INT_RXBROADCASTPKTr = 1409,
    SOC_REG_INT_RXBROADCASTPKT_BCM53242_A0r = 1410,
    SOC_REG_INT_RXBROADCASTPKT_BCM5347_A0r = 1411,
    SOC_REG_INT_RXBROADCASTPKT_BCM5348_A0r = 1412,
    SOC_REG_INT_RXBROADCASTPKT_BCM5389_A0r = 1413,
    SOC_REG_INT_RXDISCARDr = 1414,
    SOC_REG_INT_RXDROPPKTSr = 1415,
    SOC_REG_INT_RXDROPPKTS_BCM53242_A0r = 1416,
    SOC_REG_INT_RXDROPPKTS_BCM5347_A0r = 1417,
    SOC_REG_INT_RXDROPPKTS_BCM5348_A0r = 1418,
    SOC_REG_INT_RXDROPPKTS_BCM5389_A0r = 1419,
    SOC_REG_INT_RXDROPPKTS_BCM5396_A0r = 1420,
    SOC_REG_INT_RXEXCESSSIZEDISCr = 1421,
    SOC_REG_INT_RXEXCESSSIZEDISC_BCM53242_A0r = 1422,
    SOC_REG_INT_RXEXCESSSIZEDISC_BCM5347_A0r = 1423,
    SOC_REG_INT_RXEXCESSSIZEDISC_BCM5348_A0r = 1424,
    SOC_REG_INT_RXEXCESSSIZEDISC_BCM5389_A0r = 1425,
    SOC_REG_INT_RXEXCESSSIZEDISC_BCM5395_A0r = 1426,
    SOC_REG_INT_RXFCSERRORSr = 1427,
    SOC_REG_INT_RXFCSERRORS_BCM5347_A0r = 1428,
    SOC_REG_INT_RXFCSERRORS_BCM5348_A0r = 1429,
    SOC_REG_INT_RXFCSERRORS_BCM5389_A0r = 1430,
    SOC_REG_INT_RXFCSERRORS_BCM5396_A0r = 1431,
    SOC_REG_INT_RXFRAGMENTSr = 1432,
    SOC_REG_INT_RXFRAGMENTS_BCM53242_A0r = 1433,
    SOC_REG_INT_RXFRAGMENTS_BCM5347_A0r = 1434,
    SOC_REG_INT_RXFRAGMENTS_BCM5348_A0r = 1435,
    SOC_REG_INT_RXFRAGMENTS_BCM5389_A0r = 1436,
    SOC_REG_INT_RXFWDDISCPKTSr = 1437,
    SOC_REG_INT_RXGOODOCTETSr = 1438,
    SOC_REG_INT_RXGOODOCTETS_BCM53242_A0r = 1439,
    SOC_REG_INT_RXGOODOCTETS_BCM5347_A0r = 1440,
    SOC_REG_INT_RXGOODOCTETS_BCM5348_A0r = 1441,
    SOC_REG_INT_RXGOODOCTETS_BCM5389_A0r = 1442,
    SOC_REG_INT_RXGOODOCTETS_BCM5395_A0r = 1443,
    SOC_REG_INT_RXGOODOCTETS_BCM5396_A0r = 1444,
    SOC_REG_INT_RXGOODPKTSr = 1445,
    SOC_REG_INT_RXJABBERSr = 1446,
    SOC_REG_INT_RXJABBERS_BCM5347_A0r = 1447,
    SOC_REG_INT_RXJABBERS_BCM5348_A0r = 1448,
    SOC_REG_INT_RXJABBERS_BCM5389_A0r = 1449,
    SOC_REG_INT_RXJABBERS_BCM5395_A0r = 1450,
    SOC_REG_INT_RXMULTICASTPKTSr = 1451,
    SOC_REG_INT_RXMULTICASTPKTS_BCM53242_A0r = 1452,
    SOC_REG_INT_RXMULTICASTPKTS_BCM5347_A0r = 1453,
    SOC_REG_INT_RXMULTICASTPKTS_BCM5348_A0r = 1454,
    SOC_REG_INT_RXMULTICASTPKTS_BCM5389_A0r = 1455,
    SOC_REG_INT_RXOCTETSr = 1456,
    SOC_REG_INT_RXOCTETS_BCM53242_A0r = 1457,
    SOC_REG_INT_RXOCTETS_BCM5347_A0r = 1458,
    SOC_REG_INT_RXOCTETS_BCM5348_A0r = 1459,
    SOC_REG_INT_RXOCTETS_BCM5389_A0r = 1460,
    SOC_REG_INT_RXOCTETS_BCM5395_A0r = 1461,
    SOC_REG_INT_RXOVERSIZEPKTSr = 1462,
    SOC_REG_INT_RXOVERSIZEPKTS_BCM5347_A0r = 1463,
    SOC_REG_INT_RXOVERSIZEPKTS_BCM5348_A0r = 1464,
    SOC_REG_INT_RXOVERSIZEPKTS_BCM5389_A0r = 1465,
    SOC_REG_INT_RXOVERSIZEPKTS_BCM5396_A0r = 1466,
    SOC_REG_INT_RXPAUSEPKTSr = 1467,
    SOC_REG_INT_RXPAUSEPKTS_BCM5347_A0r = 1468,
    SOC_REG_INT_RXPAUSEPKTS_BCM5348_A0r = 1469,
    SOC_REG_INT_RXPAUSEPKTS_BCM5389_A0r = 1470,
    SOC_REG_INT_RXPAUSESTSr = 1471,
    SOC_REG_INT_RXQOSOCTETSr = 1472,
    SOC_REG_INT_RXQOSOCTETS_BCM5347_A0r = 1473,
    SOC_REG_INT_RXQOSOCTETS_BCM5348_A0r = 1474,
    SOC_REG_INT_RXQOSOCTETS_BCM5389_A0r = 1475,
    SOC_REG_INT_RXQOSPKTSr = 1476,
    SOC_REG_INT_RXQOSPKTS_BCM5347_A0r = 1477,
    SOC_REG_INT_RXQOSPKTS_BCM5348_A0r = 1478,
    SOC_REG_INT_RXQOSPKTS_BCM5389_A0r = 1479,
    SOC_REG_INT_RXSACHANGESr = 1480,
    SOC_REG_INT_RXSACHANGES_BCM53242_A0r = 1481,
    SOC_REG_INT_RXSACHANGES_BCM5347_A0r = 1482,
    SOC_REG_INT_RXSACHANGES_BCM5348_A0r = 1483,
    SOC_REG_INT_RXSACHANGES_BCM5389_A0r = 1484,
    SOC_REG_INT_RXSYMBLERRr = 1485,
    SOC_REG_INT_RXSYMBLERR_BCM53242_A0r = 1486,
    SOC_REG_INT_RXSYMBLERR_BCM5347_A0r = 1487,
    SOC_REG_INT_RXSYMBLERR_BCM5348_A0r = 1488,
    SOC_REG_INT_RXSYMBLERR_BCM5389_A0r = 1489,
    SOC_REG_INT_RXSYMBLERR_BCM5395_A0r = 1490,
    SOC_REG_INT_RXUNDERSIZEPKTSr = 1491,
    SOC_REG_INT_RXUNDERSIZEPKTS_BCM5347_A0r = 1492,
    SOC_REG_INT_RXUNDERSIZEPKTS_BCM5348_A0r = 1493,
    SOC_REG_INT_RXUNDERSIZEPKTS_BCM5389_A0r = 1494,
    SOC_REG_INT_RXUNICASTPKTSr = 1495,
    SOC_REG_INT_RXUNICASTPKTS_BCM53242_A0r = 1496,
    SOC_REG_INT_RXUNICASTPKTS_BCM5347_A0r = 1497,
    SOC_REG_INT_RXUNICASTPKTS_BCM5348_A0r = 1498,
    SOC_REG_INT_RXUNICASTPKTS_BCM5389_A0r = 1499,
    SOC_REG_INT_RXUNICASTPKTS_BCM5396_A0r = 1500,
    SOC_REG_INT_RX_GLOBAL_CTLr = 1501,
    SOC_REG_INT_RX_GLOBAL_CTL_BCM5395_A0r = 1502,
    SOC_REG_INT_RX_PAUSE_PASSr = 1503,
    SOC_REG_INT_RX_PAUSE_PASS_BCM53115_A0r = 1504,
    SOC_REG_INT_RX_PAUSE_PASS_BCM53118_A0r = 1505,
    SOC_REG_INT_RX_PAUSE_PASS_BCM53242_A0r = 1506,
    SOC_REG_INT_RX_PAUSE_PASS_BCM5347_A0r = 1507,
    SOC_REG_INT_RX_PAUSE_PASS_BCM5348_A0r = 1508,
    SOC_REG_INT_SCAN_RSLT_GPr = 1509,
    SOC_REG_INT_SCAN_RSLT_GP_BCM53242_A0r = 1510,
    SOC_REG_INT_SCAN_RSLT_GP_BCM5348_A0r = 1511,
    SOC_REG_INT_SCAN_RSLT_GP_BCM5389_A0r = 1512,
    SOC_REG_INT_SCAN_RSLT_Pr = 1513,
    SOC_REG_INT_SCAN_TIMEOUTr = 1514,
    SOC_REG_INT_SDACTLSTSr = 1515,
    SOC_REG_INT_SDAEGSTSr = 1516,
    SOC_REG_INT_SDAMODE2r = 1517,
    SOC_REG_INT_SDAMPHYr = 1518,
    SOC_REG_INT_SDANADVr = 1519,
    SOC_REG_INT_SDANEXPr = 1520,
    SOC_REG_INT_SDANLPAr = 1521,
    SOC_REG_INT_SDANNXPr = 1522,
    SOC_REG_INT_SDASTSSUMr = 1523,
    SOC_REG_INT_SDBRCMTSTr = 1524,
    SOC_REG_INT_SDHNDRD_ACTLr = 1525,
    SOC_REG_INT_SDHNDRD_ASTSr = 1526,
    SOC_REG_INT_SDHNDRD_FCSCNTr = 1527,
    SOC_REG_INT_SDHNDRD_RECNTr = 1528,
    SOC_REG_INT_SDLPNXPr = 1529,
    SOC_REG_INT_SDMIICTLr = 1530,
    SOC_REG_INT_SDMIISTSr = 1531,
    SOC_REG_INT_SDPHYIDHr = 1532,
    SOC_REG_INT_SDPHYIDLr = 1533,
    SOC_REG_INT_SD_DEFAULTr = 1534,
    SOC_REG_INT_SD_SEL_EARLYr = 1535,
    SOC_REG_INT_SD_SIGNAL_DETCr = 1536,
    SOC_REG_INT_SEC_DPMSKr = 1537,
    SOC_REG_INT_SEC_SPMSKr = 1538,
    SOC_REG_INT_SEC_TDIP0r = 1539,
    SOC_REG_INT_SEC_TDIP1r = 1540,
    SOC_REG_INT_SERDES_CTRLr = 1541,
    SOC_REG_INT_SFT_LRN_CTLr = 1542,
    SOC_REG_INT_SGMII_CLR_CTLr = 1543,
    SOC_REG_INT_SGMII_CLR_CTL_BCM53242_A0r = 1544,
    SOC_REG_INT_SGMII_CTL_GPr = 1545,
    SOC_REG_INT_SGMII_CTL_GP_BCM53242_A0r = 1546,
    SOC_REG_INT_SGMII_CTL_GP_BCM5324_A1r = 1547,
    SOC_REG_INT_SGMII_STA_GPr = 1548,
    SOC_REG_INT_SGMII_STA_GP_BCM53242_A0r = 1549,
    SOC_REG_INT_SLICE_MAP_Pr = 1550,
    SOC_REG_INT_SLICE_MAP_P8r = 1551,
    SOC_REG_INT_SLICE_MAP_P_BCM5347_A0r = 1552,
    SOC_REG_INT_SLICE_MAP_P_BCM5395_A0r = 1553,
    SOC_REG_INT_SPARE_REG0r = 1554,
    SOC_REG_INT_SPARE_REG1r = 1555,
    SOC_REG_INT_SPARE_REG2r = 1556,
    SOC_REG_INT_SPDSTSr = 1557,
    SOC_REG_INT_SPDSTS_BCM53242_A0r = 1558,
    SOC_REG_INT_SPDSTS_BCM5347_A0r = 1559,
    SOC_REG_INT_SPDSTS_BCM5348_A0r = 1560,
    SOC_REG_INT_SPDSTS_BCM5389_A0r = 1561,
    SOC_REG_INT_SPDSTS_BCM5396_A0r = 1562,
    SOC_REG_INT_SPECIAL_MNGTr = 1563,
    SOC_REG_INT_SPECIAL_MNGT_BCM53242_A0r = 1564,
    SOC_REG_INT_SPECIAL_MNGT_BCM5324_A1r = 1565,
    SOC_REG_INT_SPECIAL_MNGT_BCM5348_A0r = 1566,
    SOC_REG_INT_SPIDIO0r = 1567,
    SOC_REG_INT_SPIDIO1r = 1568,
    SOC_REG_INT_SPIDIO2r = 1569,
    SOC_REG_INT_SPIDIO3r = 1570,
    SOC_REG_INT_SPIDIO4r = 1571,
    SOC_REG_INT_SPIDIO5r = 1572,
    SOC_REG_INT_SPIDIO6r = 1573,
    SOC_REG_INT_SPIDIO7r = 1574,
    SOC_REG_INT_SPISTSr = 1575,
    SOC_REG_INT_SPTAGTr = 1576,
    SOC_REG_INT_SPTAGT_BCM5348_A0r = 1577,
    SOC_REG_INT_SPTAGT_BCM5389_A0r = 1578,
    SOC_REG_INT_SPTAGT_BCM5396_A0r = 1579,
    SOC_REG_INT_SPT_MULTI_ADDR_BPS_CTRLr = 1580,
    SOC_REG_INT_SRCADRCHGr = 1581,
    SOC_REG_INT_STRAP_STSr = 1582,
    SOC_REG_INT_STRAP_STS_BCM53242_A0r = 1583,
    SOC_REG_INT_STRAP_STS_BCM5348_A0r = 1584,
    SOC_REG_INT_STRAP_VALUEr = 1585,
    SOC_REG_INT_STRAP_VALUE_BCM53115_A0r = 1586,
    SOC_REG_INT_STRAP_VALUE_BCM53118_A0r = 1587,
    SOC_REG_INT_STRAP_VALUE_BCM5389_A0r = 1588,
    SOC_REG_INT_STRAP_VALUE_BCM5395_A0r = 1589,
    SOC_REG_INT_STRAP_VALUE_BCM5398_A0r = 1590,
    SOC_REG_INT_STS_CTLr = 1591,
    SOC_REG_INT_STS_OVERRIDE_GMIIPr = 1592,
    SOC_REG_INT_STS_OVERRIDE_GMIIP_BCM53118_A0r = 1593,
    SOC_REG_INT_STS_OVERRIDE_GPr = 1594,
    SOC_REG_INT_STS_OVERRIDE_GP_BCM5348_A0r = 1595,
    SOC_REG_INT_STS_OVERRIDE_GP_BCM5389_A0r = 1596,
    SOC_REG_INT_STS_OVERRIDE_GP_BCM5396_A0r = 1597,
    SOC_REG_INT_STS_OVERRIDE_GP_BCM5397_A0r = 1598,
    SOC_REG_INT_STS_OVERRIDE_GP_BCM5398_A0r = 1599,
    SOC_REG_INT_STS_OVERRIDE_IMPr = 1600,
    SOC_REG_INT_STS_OVERRIDE_IMP_BCM53242_A0r = 1601,
    SOC_REG_INT_STS_OVERRIDE_IMP_BCM5348_A0r = 1602,
    SOC_REG_INT_STS_OVERRIDE_IMP_BCM5389_A0r = 1603,
    SOC_REG_INT_STS_OVERRIDE_IMP_BCM5398_A0r = 1604,
    SOC_REG_INT_STS_OVERRIDE_Pr = 1605,
    SOC_REG_INT_STS_OVERRIDE_P24r = 1606,
    SOC_REG_INT_STS_OVERRIDE_P_BCM53242_A0r = 1607,
    SOC_REG_INT_STS_OVERRIDE_P_BCM5347_A0r = 1608,
    SOC_REG_INT_STS_OVERRIDE_P_BCM5348_A0r = 1609,
    SOC_REG_INT_STS_OVERRIDE_WAN_Pr = 1610,
    SOC_REG_INT_SWMODEr = 1611,
    SOC_REG_INT_SWMODE_BCM53242_A0r = 1612,
    SOC_REG_INT_SWMODE_BCM5348_A0r = 1613,
    SOC_REG_INT_SWMODE_BCM5389_A0r = 1614,
    SOC_REG_INT_SWMODE_BCM5396_A0r = 1615,
    SOC_REG_INT_SW_FLOW_CONr = 1616,
    SOC_REG_INT_SW_FLOW_CON_BCM53242_A0r = 1617,
    SOC_REG_INT_SW_FLOW_CON_BCM5347_A0r = 1618,
    SOC_REG_INT_SW_FLOW_CON_BCM5348_A0r = 1619,
    SOC_REG_INT_S_PKTS1024TO1522OCTETSr = 1620,
    SOC_REG_INT_S_PKTS1024TO1522OCTETS_BCM5348_A0r = 1621,
    SOC_REG_INT_S_PKTS1024TO1522OCTETS_BCM5395_A0r = 1622,
    SOC_REG_INT_S_PKTS128TO255OCTETSr = 1623,
    SOC_REG_INT_S_PKTS128TO255OCTETS_BCM53242_A0r = 1624,
    SOC_REG_INT_S_PKTS128TO255OCTETS_BCM5348_A0r = 1625,
    SOC_REG_INT_S_PKTS128TO255OCTETS_BCM5395_A0r = 1626,
    SOC_REG_INT_S_PKTS1523TO2047r = 1627,
    SOC_REG_INT_S_PKTS1523TO2047_BCM5395_A0r = 1628,
    SOC_REG_INT_S_PKTS2048TO4095r = 1629,
    SOC_REG_INT_S_PKTS2048TO4095_BCM5395_A0r = 1630,
    SOC_REG_INT_S_PKTS256TO511OCTETSr = 1631,
    SOC_REG_INT_S_PKTS256TO511OCTETS_BCM5348_A0r = 1632,
    SOC_REG_INT_S_PKTS256TO511OCTETS_BCM5395_A0r = 1633,
    SOC_REG_INT_S_PKTS4096TO8191r = 1634,
    SOC_REG_INT_S_PKTS4096TO8191_BCM5395_A0r = 1635,
    SOC_REG_INT_S_PKTS512TO1023OCTETSr = 1636,
    SOC_REG_INT_S_PKTS512TO1023OCTETS_BCM5348_A0r = 1637,
    SOC_REG_INT_S_PKTS512TO1023OCTETS_BCM5395_A0r = 1638,
    SOC_REG_INT_S_PKTS64OCTETSr = 1639,
    SOC_REG_INT_S_PKTS64OCTETS_BCM5348_A0r = 1640,
    SOC_REG_INT_S_PKTS64OCTETS_BCM5395_A0r = 1641,
    SOC_REG_INT_S_PKTS65TO127OCTETSr = 1642,
    SOC_REG_INT_S_PKTS65TO127OCTETS_BCM53242_A0r = 1643,
    SOC_REG_INT_S_PKTS65TO127OCTETS_BCM5348_A0r = 1644,
    SOC_REG_INT_S_PKTS65TO127OCTETS_BCM5395_A0r = 1645,
    SOC_REG_INT_S_PKTS8192TO9728r = 1646,
    SOC_REG_INT_S_PKTS8192TO9728_BCM5395_A0r = 1647,
    SOC_REG_INT_S_RXALIGNMENTERRORSr = 1648,
    SOC_REG_INT_S_RXALIGNMENTERRORS_BCM5348_A0r = 1649,
    SOC_REG_INT_S_RXALIGNMENTERRORS_BCM5395_A0r = 1650,
    SOC_REG_INT_S_RXBROADCASTPKTr = 1651,
    SOC_REG_INT_S_RXBROADCASTPKT_BCM53242_A0r = 1652,
    SOC_REG_INT_S_RXBROADCASTPKT_BCM5348_A0r = 1653,
    SOC_REG_INT_S_RXBROADCASTPKT_BCM5395_A0r = 1654,
    SOC_REG_INT_S_RXDISCARDr = 1655,
    SOC_REG_INT_S_RXDROPPKTSr = 1656,
    SOC_REG_INT_S_RXDROPPKTS_BCM53242_A0r = 1657,
    SOC_REG_INT_S_RXDROPPKTS_BCM5348_A0r = 1658,
    SOC_REG_INT_S_RXDROPPKTS_BCM5395_A0r = 1659,
    SOC_REG_INT_S_RXEXCESSSIZEDISCr = 1660,
    SOC_REG_INT_S_RXEXCESSSIZEDISC_BCM53242_A0r = 1661,
    SOC_REG_INT_S_RXEXCESSSIZEDISC_BCM5348_A0r = 1662,
    SOC_REG_INT_S_RXEXCESSSIZEDISC_BCM5395_A0r = 1663,
    SOC_REG_INT_S_RXFCSERRORSr = 1664,
    SOC_REG_INT_S_RXFCSERRORS_BCM5348_A0r = 1665,
    SOC_REG_INT_S_RXFCSERRORS_BCM5395_A0r = 1666,
    SOC_REG_INT_S_RXFRAGMENTSr = 1667,
    SOC_REG_INT_S_RXFRAGMENTS_BCM53242_A0r = 1668,
    SOC_REG_INT_S_RXFRAGMENTS_BCM5348_A0r = 1669,
    SOC_REG_INT_S_RXFRAGMENTS_BCM5395_A0r = 1670,
    SOC_REG_INT_S_RXFWDDISCPKTSr = 1671,
    SOC_REG_INT_S_RXGOODOCTETSr = 1672,
    SOC_REG_INT_S_RXGOODOCTETS_BCM53242_A0r = 1673,
    SOC_REG_INT_S_RXGOODOCTETS_BCM5348_A0r = 1674,
    SOC_REG_INT_S_RXGOODOCTETS_BCM5395_A0r = 1675,
    SOC_REG_INT_S_RXJABBERSr = 1676,
    SOC_REG_INT_S_RXJABBERS_BCM5348_A0r = 1677,
    SOC_REG_INT_S_RXJABBERS_BCM5395_A0r = 1678,
    SOC_REG_INT_S_RXMULTICASTPKTSr = 1679,
    SOC_REG_INT_S_RXMULTICASTPKTS_BCM53242_A0r = 1680,
    SOC_REG_INT_S_RXMULTICASTPKTS_BCM5348_A0r = 1681,
    SOC_REG_INT_S_RXMULTICASTPKTS_BCM5395_A0r = 1682,
    SOC_REG_INT_S_RXOCTETSr = 1683,
    SOC_REG_INT_S_RXOCTETS_BCM53242_A0r = 1684,
    SOC_REG_INT_S_RXOCTETS_BCM5348_A0r = 1685,
    SOC_REG_INT_S_RXOCTETS_BCM5395_A0r = 1686,
    SOC_REG_INT_S_RXOVERSIZEPKTSr = 1687,
    SOC_REG_INT_S_RXOVERSIZEPKTS_BCM5348_A0r = 1688,
    SOC_REG_INT_S_RXOVERSIZEPKTS_BCM5395_A0r = 1689,
    SOC_REG_INT_S_RXPAUSEPKTSr = 1690,
    SOC_REG_INT_S_RXPAUSEPKTS_BCM5348_A0r = 1691,
    SOC_REG_INT_S_RXPAUSEPKTS_BCM5395_A0r = 1692,
    SOC_REG_INT_S_RXQOSOCTETSr = 1693,
    SOC_REG_INT_S_RXQOSOCTETS_BCM5348_A0r = 1694,
    SOC_REG_INT_S_RXQOSPKTSr = 1695,
    SOC_REG_INT_S_RXQOSPKTS_BCM5348_A0r = 1696,
    SOC_REG_INT_S_RXSACHANGESr = 1697,
    SOC_REG_INT_S_RXSACHANGES_BCM53242_A0r = 1698,
    SOC_REG_INT_S_RXSACHANGES_BCM5348_A0r = 1699,
    SOC_REG_INT_S_RXSACHANGES_BCM5395_A0r = 1700,
    SOC_REG_INT_S_RXSYMBLERRr = 1701,
    SOC_REG_INT_S_RXSYMBLERR_BCM53242_A0r = 1702,
    SOC_REG_INT_S_RXSYMBLERR_BCM5348_A0r = 1703,
    SOC_REG_INT_S_RXSYMBLERR_BCM5395_A0r = 1704,
    SOC_REG_INT_S_RXUNDERSIZEPKTSr = 1705,
    SOC_REG_INT_S_RXUNDERSIZEPKTS_BCM5348_A0r = 1706,
    SOC_REG_INT_S_RXUNDERSIZEPKTS_BCM5395_A0r = 1707,
    SOC_REG_INT_S_RXUNICASTPKTSr = 1708,
    SOC_REG_INT_S_RXUNICASTPKTS_BCM53242_A0r = 1709,
    SOC_REG_INT_S_RXUNICASTPKTS_BCM5348_A0r = 1710,
    SOC_REG_INT_S_RXUNICASTPKTS_BCM5395_A0r = 1711,
    SOC_REG_INT_S_TXBROADCASTPKTSr = 1712,
    SOC_REG_INT_S_TXBROADCASTPKTS_BCM5348_A0r = 1713,
    SOC_REG_INT_S_TXBROADCASTPKTS_BCM5395_A0r = 1714,
    SOC_REG_INT_S_TXCOLLISIONSr = 1715,
    SOC_REG_INT_S_TXCOLLISIONS_BCM5348_A0r = 1716,
    SOC_REG_INT_S_TXCOLLISIONS_BCM5395_A0r = 1717,
    SOC_REG_INT_S_TXDEFERREDTRANSMITr = 1718,
    SOC_REG_INT_S_TXDEFERREDTRANSMIT_BCM5348_A0r = 1719,
    SOC_REG_INT_S_TXDEFERREDTRANSMIT_BCM5395_A0r = 1720,
    SOC_REG_INT_S_TXDROPPKTSr = 1721,
    SOC_REG_INT_S_TXDROPPKTS_BCM5348_A0r = 1722,
    SOC_REG_INT_S_TXDROPPKTS_BCM5395_A0r = 1723,
    SOC_REG_INT_S_TXEXCESSIVECOLLISIONr = 1724,
    SOC_REG_INT_S_TXEXCESSIVECOLLISION_BCM5348_A0r = 1725,
    SOC_REG_INT_S_TXEXCESSIVECOLLISION_BCM5395_A0r = 1726,
    SOC_REG_INT_S_TXFRAMEINDISCr = 1727,
    SOC_REG_INT_S_TXFRAMEINDISC_BCM5348_A0r = 1728,
    SOC_REG_INT_S_TXFRAMEINDISC_BCM5395_A0r = 1729,
    SOC_REG_INT_S_TXLATECOLLISIONr = 1730,
    SOC_REG_INT_S_TXLATECOLLISION_BCM5348_A0r = 1731,
    SOC_REG_INT_S_TXLATECOLLISION_BCM5395_A0r = 1732,
    SOC_REG_INT_S_TXMULTICASTPKTSr = 1733,
    SOC_REG_INT_S_TXMULTICASTPKTS_BCM5348_A0r = 1734,
    SOC_REG_INT_S_TXMULTICASTPKTS_BCM5395_A0r = 1735,
    SOC_REG_INT_S_TXMULTIPLECOLLISIONr = 1736,
    SOC_REG_INT_S_TXMULTIPLECOLLISION_BCM5348_A0r = 1737,
    SOC_REG_INT_S_TXMULTIPLECOLLISION_BCM5395_A0r = 1738,
    SOC_REG_INT_S_TXOCTETSr = 1739,
    SOC_REG_INT_S_TXOCTETS_BCM5348_A0r = 1740,
    SOC_REG_INT_S_TXOCTETS_BCM5395_A0r = 1741,
    SOC_REG_INT_S_TXOCTETS_BCM5397_A0r = 1742,
    SOC_REG_INT_S_TXPAUSEPKTSr = 1743,
    SOC_REG_INT_S_TXPAUSEPKTS_BCM5348_A0r = 1744,
    SOC_REG_INT_S_TXPAUSEPKTS_BCM5395_A0r = 1745,
    SOC_REG_INT_S_TXQOS1OCTETSr = 1746,
    SOC_REG_INT_S_TXQOS1PKTSr = 1747,
    SOC_REG_INT_S_TXQOS2OCTETSr = 1748,
    SOC_REG_INT_S_TXQOS3OCTETSr = 1749,
    SOC_REG_INT_S_TXQOSOCTETSr = 1750,
    SOC_REG_INT_S_TXQOSOCTETS_BCM5348_A0r = 1751,
    SOC_REG_INT_S_TXQOSPKTSr = 1752,
    SOC_REG_INT_S_TXQOSPKTS_BCM5348_A0r = 1753,
    SOC_REG_INT_S_TXQPKTQ0r = 1754,
    SOC_REG_INT_S_TXQPKTQ1r = 1755,
    SOC_REG_INT_S_TXQPKTQ2r = 1756,
    SOC_REG_INT_S_TXQPKTQ3r = 1757,
    SOC_REG_INT_S_TXQPKTQ4r = 1758,
    SOC_REG_INT_S_TXQPKTQ5r = 1759,
    SOC_REG_INT_S_TXSINGLECOLLISIONr = 1760,
    SOC_REG_INT_S_TXSINGLECOLLISION_BCM5348_A0r = 1761,
    SOC_REG_INT_S_TXSINGLECOLLISION_BCM5395_A0r = 1762,
    SOC_REG_INT_S_TXUNICASTPKTSr = 1763,
    SOC_REG_INT_S_TXUNICASTPKTS_BCM5348_A0r = 1764,
    SOC_REG_INT_S_TXUNICASTPKTS_BCM5395_A0r = 1765,
    SOC_REG_INT_TBI_CTLr = 1766,
    SOC_REG_INT_TBI_CTL_BCM53242_A0r = 1767,
    SOC_REG_INT_TBI_CTL_BCM5324_A1r = 1768,
    SOC_REG_INT_TC2COS_MAPr = 1769,
    SOC_REG_INT_TCAM_BIST_CONTROLr = 1770,
    SOC_REG_INT_TCAM_BIST_CTLr = 1771,
    SOC_REG_INT_TCAM_BIST_STATUSr = 1772,
    SOC_REG_INT_TCAM_BIST_STS0r = 1773,
    SOC_REG_INT_TCAM_BIST_STS1r = 1774,
    SOC_REG_INT_TCAM_TEST_COMPARE_STATUSr = 1775,
    SOC_REG_INT_TH_PCTLr = 1776,
    SOC_REG_INT_TH_PCTL_BCM5347_A0r = 1777,
    SOC_REG_INT_TH_PCTL_BCM5348_A0r = 1778,
    SOC_REG_INT_TM_STAMP_RPT_CTRLr = 1779,
    SOC_REG_INT_TM_STAMP_STATUSr = 1780,
    SOC_REG_INT_TM_STAMP_STATUS_BCM53115_A0r = 1781,
    SOC_REG_INT_TM_STAMP_STATUS_BCM53118_A0r = 1782,
    SOC_REG_INT_TOTAL_DLF_DROP_THRESH_Q1r = 1783,
    SOC_REG_INT_TOTAL_DLF_DROP_THRESH_Q2r = 1784,
    SOC_REG_INT_TOTAL_DLF_DROP_THRESH_Q3r = 1785,
    SOC_REG_INT_TOTAL_DROP_THRESH_Q1r = 1786,
    SOC_REG_INT_TOTAL_DROP_THRESH_Q2r = 1787,
    SOC_REG_INT_TOTAL_DROP_THRESH_Q3r = 1788,
    SOC_REG_INT_TOTAL_HYST_THRESH_Q1r = 1789,
    SOC_REG_INT_TOTAL_HYST_THRESH_Q2r = 1790,
    SOC_REG_INT_TOTAL_HYST_THRESH_Q3r = 1791,
    SOC_REG_INT_TOTAL_MC_DROP_IMP_THRESHr = 1792,
    SOC_REG_INT_TOTAL_PAUSE_IMP_THRESHr = 1793,
    SOC_REG_INT_TRREG_CTRLr = 1794,
    SOC_REG_INT_TRREG_CTRL_BCM53115_A0r = 1795,
    SOC_REG_INT_TRREG_CTRL_BCM53118_A0r = 1796,
    SOC_REG_INT_TRUNK_GRP0_CTLr = 1797,
    SOC_REG_INT_TRUNK_GRP0_CTL_BCM5398_A0r = 1798,
    SOC_REG_INT_TRUNK_GRP1_CTLr = 1799,
    SOC_REG_INT_TRUNK_GRP1_CTL_BCM5398_A0r = 1800,
    SOC_REG_INT_TRUNK_GRP2_CTLr = 1801,
    SOC_REG_INT_TRUNK_GRP3_CTLr = 1802,
    SOC_REG_INT_TRUNK_GRP_CTLr = 1803,
    SOC_REG_INT_TRUNK_GRP_CTL_BCM53115_A0r = 1804,
    SOC_REG_INT_TRUNK_GRP_CTL_BCM53242_A0r = 1805,
    SOC_REG_INT_TRUNK_GRP_CTL_BCM5347_A0r = 1806,
    SOC_REG_INT_TRUNK_GRP_CTL_BCM5348_A0r = 1807,
    SOC_REG_INT_TRUNK_GRP_CTL_BCM5389_A0r = 1808,
    SOC_REG_INT_TRUNK_GRP_CTL_BCM5395_A0r = 1809,
    SOC_REG_INT_TRUST_CVLANr = 1810,
    SOC_REG_INT_TXBROADCASTPKTSr = 1811,
    SOC_REG_INT_TXBROADCASTPKTS_BCM5347_A0r = 1812,
    SOC_REG_INT_TXBROADCASTPKTS_BCM5348_A0r = 1813,
    SOC_REG_INT_TXBROADCASTPKTS_BCM5389_A0r = 1814,
    SOC_REG_INT_TXCOLLISIONSr = 1815,
    SOC_REG_INT_TXCOLLISIONS_BCM5347_A0r = 1816,
    SOC_REG_INT_TXCOLLISIONS_BCM5348_A0r = 1817,
    SOC_REG_INT_TXCOLLISIONS_BCM5389_A0r = 1818,
    SOC_REG_INT_TXCOLLISIONS_BCM5396_A0r = 1819,
    SOC_REG_INT_TXDEFERREDTRANSMITr = 1820,
    SOC_REG_INT_TXDEFERREDTRANSMIT_BCM5347_A0r = 1821,
    SOC_REG_INT_TXDEFERREDTRANSMIT_BCM5348_A0r = 1822,
    SOC_REG_INT_TXDEFERREDTRANSMIT_BCM5389_A0r = 1823,
    SOC_REG_INT_TXDROPPKTSr = 1824,
    SOC_REG_INT_TXDROPPKTS_BCM5347_A0r = 1825,
    SOC_REG_INT_TXDROPPKTS_BCM5348_A0r = 1826,
    SOC_REG_INT_TXDROPPKTS_BCM5389_A0r = 1827,
    SOC_REG_INT_TXDROPPKTS_BCM5396_A0r = 1828,
    SOC_REG_INT_TXEXCESSIVECOLLISIONr = 1829,
    SOC_REG_INT_TXEXCESSIVECOLLISION_BCM5347_A0r = 1830,
    SOC_REG_INT_TXEXCESSIVECOLLISION_BCM5348_A0r = 1831,
    SOC_REG_INT_TXEXCESSIVECOLLISION_BCM5389_A0r = 1832,
    SOC_REG_INT_TXFRAMEINDISCr = 1833,
    SOC_REG_INT_TXFRAMEINDISC_BCM5347_A0r = 1834,
    SOC_REG_INT_TXFRAMEINDISC_BCM5348_A0r = 1835,
    SOC_REG_INT_TXFRAMEINDISC_BCM5389_A0r = 1836,
    SOC_REG_INT_TXGOODPKTSr = 1837,
    SOC_REG_INT_TXLATECOLLISIONr = 1838,
    SOC_REG_INT_TXLATECOLLISION_BCM5347_A0r = 1839,
    SOC_REG_INT_TXLATECOLLISION_BCM5348_A0r = 1840,
    SOC_REG_INT_TXLATECOLLISION_BCM5389_A0r = 1841,
    SOC_REG_INT_TXMULTICASTPKTSr = 1842,
    SOC_REG_INT_TXMULTICASTPKTS_BCM5347_A0r = 1843,
    SOC_REG_INT_TXMULTICASTPKTS_BCM5348_A0r = 1844,
    SOC_REG_INT_TXMULTICASTPKTS_BCM5389_A0r = 1845,
    SOC_REG_INT_TXMULTIPLECOLLISIONr = 1846,
    SOC_REG_INT_TXMULTIPLECOLLISION_BCM5347_A0r = 1847,
    SOC_REG_INT_TXMULTIPLECOLLISION_BCM5348_A0r = 1848,
    SOC_REG_INT_TXMULTIPLECOLLISION_BCM5389_A0r = 1849,
    SOC_REG_INT_TXOCTETSr = 1850,
    SOC_REG_INT_TXOCTETS_BCM5347_A0r = 1851,
    SOC_REG_INT_TXOCTETS_BCM5348_A0r = 1852,
    SOC_REG_INT_TXOCTETS_BCM5389_A0r = 1853,
    SOC_REG_INT_TXOCTETS_BCM5396_A0r = 1854,
    SOC_REG_INT_TXPAUSEPKTSr = 1855,
    SOC_REG_INT_TXPAUSEPKTS_BCM5347_A0r = 1856,
    SOC_REG_INT_TXPAUSEPKTS_BCM5348_A0r = 1857,
    SOC_REG_INT_TXPAUSEPKTS_BCM5389_A0r = 1858,
    SOC_REG_INT_TXPAUSEPKTS_BCM5396_A0r = 1859,
    SOC_REG_INT_TXPAUSESTSr = 1860,
    SOC_REG_INT_TXQOS1OCTETSr = 1861,
    SOC_REG_INT_TXQOS1PKTSr = 1862,
    SOC_REG_INT_TXQOS2OCTETSr = 1863,
    SOC_REG_INT_TXQOS3OCTETSr = 1864,
    SOC_REG_INT_TXQOSOCTETSr = 1865,
    SOC_REG_INT_TXQOSOCTETS_BCM5347_A0r = 1866,
    SOC_REG_INT_TXQOSOCTETS_BCM5348_A0r = 1867,
    SOC_REG_INT_TXQOSOCTETS_BCM5389_A0r = 1868,
    SOC_REG_INT_TXQOSPKTSr = 1869,
    SOC_REG_INT_TXQOSPKTS_BCM5347_A0r = 1870,
    SOC_REG_INT_TXQOSPKTS_BCM5348_A0r = 1871,
    SOC_REG_INT_TXQOSPKTS_BCM5389_A0r = 1872,
    SOC_REG_INT_TXQPKTQ1r = 1873,
    SOC_REG_INT_TXQPKTQ2r = 1874,
    SOC_REG_INT_TXQPKTQ3r = 1875,
    SOC_REG_INT_TXQPKTQ4r = 1876,
    SOC_REG_INT_TXQPKTQ5r = 1877,
    SOC_REG_INT_TXQ_FLUSH_MODEr = 1878,
    SOC_REG_INT_TXQ_FLUSH_MODE_BCM5389_A0r = 1879,
    SOC_REG_INT_TXQ_FLUSH_MODE_BCM5398_A0r = 1880,
    SOC_REG_INT_TXSINGLECOLLISIONr = 1881,
    SOC_REG_INT_TXSINGLECOLLISION_BCM5347_A0r = 1882,
    SOC_REG_INT_TXSINGLECOLLISION_BCM5348_A0r = 1883,
    SOC_REG_INT_TXSINGLECOLLISION_BCM5389_A0r = 1884,
    SOC_REG_INT_TXUNICASTPKTSr = 1885,
    SOC_REG_INT_TXUNICASTPKTS_BCM5347_A0r = 1886,
    SOC_REG_INT_TXUNICASTPKTS_BCM5348_A0r = 1887,
    SOC_REG_INT_TXUNICASTPKTS_BCM5389_A0r = 1888,
    SOC_REG_INT_TXUNICASTPKTS_BCM5396_A0r = 1889,
    SOC_REG_INT_TX_PAUSE_PASSr = 1890,
    SOC_REG_INT_TX_PAUSE_PASS_BCM53242_A0r = 1891,
    SOC_REG_INT_TX_PAUSE_PASS_BCM5347_A0r = 1892,
    SOC_REG_INT_TX_PAUSE_PASS_BCM5348_A0r = 1893,
    SOC_REG_INT_UDF_0_A_0_8r = 1894,
    SOC_REG_INT_UDF_0_B_0_8r = 1895,
    SOC_REG_INT_UDF_0_C_0_8r = 1896,
    SOC_REG_INT_UDF_0_D_0_11r = 1897,
    SOC_REG_INT_UDF_1_A_0_8r = 1898,
    SOC_REG_INT_UDF_1_B_0_8r = 1899,
    SOC_REG_INT_UDF_1_C_0_8r = 1900,
    SOC_REG_INT_UDF_2_A_0_8r = 1901,
    SOC_REG_INT_UDF_2_B_0_8r = 1902,
    SOC_REG_INT_UDF_2_C_0_8r = 1903,
    SOC_REG_INT_UDF_OFFSET0_Pr = 1904,
    SOC_REG_INT_UDF_OFFSET0_P8r = 1905,
    SOC_REG_INT_UDF_OFFSET0_P_BCM5347_A0r = 1906,
    SOC_REG_INT_UDF_OFFSET0_P_BCM5395_A0r = 1907,
    SOC_REG_INT_UDF_OFFSET2_Pr = 1908,
    SOC_REG_INT_UDF_OFFSET2_P_BCM5347_A0r = 1909,
    SOC_REG_INT_UDF_OFFSET3_Pr = 1910,
    SOC_REG_INT_UDF_OFFSET3_P_BCM5347_A0r = 1911,
    SOC_REG_INT_UDF_OFFSET4_EXPr = 1912,
    SOC_REG_INT_UDF_OFFSET4_GPr = 1913,
    SOC_REG_INT_UDF_OFFSET4_GP_BCM5347_A0r = 1914,
    SOC_REG_INT_UDF_OFFSET4_IMPr = 1915,
    SOC_REG_INT_UDF_OFFSET4_IMP_BCM5347_A0r = 1916,
    SOC_REG_INT_UDF_OFFSET4_Pr = 1917,
    SOC_REG_INT_UDF_OFFSET4_P8r = 1918,
    SOC_REG_INT_UDF_OFFSET4_P_BCM5347_A0r = 1919,
    SOC_REG_INT_UDF_OFFSET4_P_BCM5395_A0r = 1920,
    SOC_REG_INT_UDF_OFFSET5_Pr = 1921,
    SOC_REG_INT_UDF_OFFSET5_P8r = 1922,
    SOC_REG_INT_ULF_DROP_MAPr = 1923,
    SOC_REG_INT_ULF_DROP_MAP_BCM53242_A0r = 1924,
    SOC_REG_INT_ULF_DROP_MAP_BCM5347_A0r = 1925,
    SOC_REG_INT_ULF_DROP_MAP_BCM5348_A0r = 1926,
    SOC_REG_INT_ULF_DROP_MAP_BCM5389_A0r = 1927,
    SOC_REG_INT_ULF_FORWARD_MAPr = 1928,
    SOC_REG_INT_VID_RANGE_CHECKERr = 1929,
    SOC_REG_INT_VLAN2VLAN_CTLr = 1930,
    SOC_REG_INT_VLAN_CTRL0r = 1931,
    SOC_REG_INT_VLAN_CTRL1r = 1932,
    SOC_REG_INT_VLAN_CTRL2r = 1933,
    SOC_REG_INT_VLAN_CTRL3r = 1934,
    SOC_REG_INT_VLAN_CTRL4r = 1935,
    SOC_REG_INT_VLAN_CTRL5r = 1936,
    SOC_REG_INT_VLAN_CTRL6r = 1937,
    SOC_REG_INT_VLAN_CTRL0_BCM53115_A0r = 1938,
    SOC_REG_INT_VLAN_CTRL0_BCM5395_A0r = 1939,
    SOC_REG_INT_VLAN_CTRL0_BCM5396_A0r = 1940,
    SOC_REG_INT_VLAN_CTRL1_BCM5348_A0r = 1941,
    SOC_REG_INT_VLAN_CTRL1_BCM5389_A0r = 1942,
    SOC_REG_INT_VLAN_CTRL1_BCM5395_A0r = 1943,
    SOC_REG_INT_VLAN_CTRL1_BCM5396_A0r = 1944,
    SOC_REG_INT_VLAN_CTRL2_BCM53115_A0r = 1945,
    SOC_REG_INT_VLAN_CTRL2_BCM53242_A0r = 1946,
    SOC_REG_INT_VLAN_CTRL2_BCM5389_A0r = 1947,
    SOC_REG_INT_VLAN_CTRL2_BCM5395_A0r = 1948,
    SOC_REG_INT_VLAN_CTRL2_BCM5396_A0r = 1949,
    SOC_REG_INT_VLAN_CTRL2_BCM5398_A0r = 1950,
    SOC_REG_INT_VLAN_CTRL3_BCM53242_A0r = 1951,
    SOC_REG_INT_VLAN_CTRL3_BCM5347_A0r = 1952,
    SOC_REG_INT_VLAN_CTRL3_BCM5348_A0r = 1953,
    SOC_REG_INT_VLAN_CTRL3_BCM5389_A0r = 1954,
    SOC_REG_INT_VLAN_CTRL3_BCM5395_A0r = 1955,
    SOC_REG_INT_VLAN_CTRL3_BCM5396_A0r = 1956,
    SOC_REG_INT_VLAN_CTRL3_BCM5398_A0r = 1957,
    SOC_REG_INT_VLAN_CTRL4_BCM53115_A0r = 1958,
    SOC_REG_INT_VLAN_CTRL4_BCM53242_A0r = 1959,
    SOC_REG_INT_VLAN_CTRL4_BCM5348_A0r = 1960,
    SOC_REG_INT_VLAN_CTRL4_BCM5389_A0r = 1961,
    SOC_REG_INT_VLAN_CTRL4_BCM5396_A0r = 1962,
    SOC_REG_INT_VLAN_CTRL4_BCM5398_A0r = 1963,
    SOC_REG_INT_VLAN_CTRL5_BCM53115_A0r = 1964,
    SOC_REG_INT_VLAN_CTRL5_BCM53118_A0r = 1965,
    SOC_REG_INT_VLAN_CTRL5_BCM53242_A0r = 1966,
    SOC_REG_INT_VLAN_CTRL5_BCM5348_A0r = 1967,
    SOC_REG_INT_VLAN_CTRL5_BCM5389_A0r = 1968,
    SOC_REG_INT_VLAN_CTRL5_BCM5395_A0r = 1969,
    SOC_REG_INT_VLAN_CTRL5_BCM5396_A0r = 1970,
    SOC_REG_INT_VLAN_CTRL5_BCM5398_A0r = 1971,
    SOC_REG_INT_VLAN_CTRL6_BCM53115_A0r = 1972,
    SOC_REG_INT_VLAN_CTRL6_BCM53118_A0r = 1973,
    SOC_REG_INT_VLAN_CTRL6_BCM5389_A0r = 1974,
    SOC_REG_INT_VLAN_CTRL6_BCM5398_A0r = 1975,
    SOC_REG_INT_VLAN_MAC_ADDR_INDXr = 1976,
    SOC_REG_INT_VLAN_MAC_CTRLr = 1977,
    SOC_REG_INT_VLAN_MAC_HASHSELr = 1978,
    SOC_REG_INT_VLAN_MAC_TBL_ACSr = 1979,
    SOC_REG_INT_VLAN_MAC_TBL_DATAr = 1980,
    SOC_REG_INT_VLAN_MULTI_PORT_ADDR_CTLr = 1981,
    SOC_REG_INT_VLAN_REMAPr = 1982,
    SOC_REG_INT_VLAN_REMAP_BCM53242_A0r = 1983,
    SOC_REG_INT_VLAN_REMAP_BCM5348_A0r = 1984,
    SOC_REG_INT_VLAN_REMAP_BCM5396_A0r = 1985,
    SOC_REG_INT_WAN_PORT_SELr = 1986,
    SOC_REG_INT_WAN_PORT_SEL_BCM53115_A0r = 1987,
    SOC_REG_INT_WAN_PORT_SEL_BCM53118_A0r = 1988,
    SOC_REG_INT_WAN_PORT_SEL_BCM5395_A0r = 1989,
    SOC_REG_INT_WAN_PORT_SEL_BCM5398_A0r = 1990,
    SOC_REG_INT_WATCH_DOG_CTRLr = 1991,
    SOC_REG_INT_WATCH_DOG_CTRL_BCM5395_A0r = 1992,
    SOC_REG_INT_WATCH_DOG_CTRL_BCM5398_A0r = 1993,
    SOC_REG_INT_WATCH_DOG_RPT1r = 1994,
    SOC_REG_INT_WATCH_DOG_RPT2r = 1995,
    SOC_REG_INT_WATCH_DOG_RPT3r = 1996,
    SOC_REG_INT_X1K_ANADVr = 1997,
    SOC_REG_INT_X1K_ANADV_BCM5348_A0r = 1998,
    SOC_REG_INT_X1K_ANEXPr = 1999,
    SOC_REG_INT_X1K_ANEXP_BCM5348_A0r = 2000,
    SOC_REG_INT_X1K_ANLPAr = 2001,
    SOC_REG_INT_X1K_ANLPA_BCM5348_A0r = 2002,
    SOC_REG_INT_X1K_ANNXPr = 2003,
    SOC_REG_INT_X1K_ANNXP_BCM5348_A0r = 2004,
    SOC_REG_INT_X1K_BER_CRC_RXCNTr = 2005,
    SOC_REG_INT_X1K_BER_CRC_RXCNT_BCM5348_A0r = 2006,
    SOC_REG_INT_X1K_BRCMTSTr = 2007,
    SOC_REG_INT_X1K_BRCMTST_BCM5348_A0r = 2008,
    SOC_REG_INT_X1K_CTL1r = 2009,
    SOC_REG_INT_X1K_CTL2r = 2010,
    SOC_REG_INT_X1K_CTL3r = 2011,
    SOC_REG_INT_X1K_CTL4r = 2012,
    SOC_REG_INT_X1K_CTL1_BCM5348_A0r = 2013,
    SOC_REG_INT_X1K_CTL2_BCM5348_A0r = 2014,
    SOC_REG_INT_X1K_CTL3_BCM5348_A0r = 2015,
    SOC_REG_INT_X1K_CTL4_BCM5348_A0r = 2016,
    SOC_REG_INT_X1K_EXT_MIISTSr = 2017,
    SOC_REG_INT_X1K_EXT_MIISTS_BCM5348_A0r = 2018,
    SOC_REG_INT_X1K_FORCE_TXD1r = 2019,
    SOC_REG_INT_X1K_FORCE_TXD2r = 2020,
    SOC_REG_INT_X1K_FORCE_TXD1_BCM5348_A0r = 2021,
    SOC_REG_INT_X1K_FORCE_TXD2_BCM5348_A0r = 2022,
    SOC_REG_INT_X1K_LPNXPr = 2023,
    SOC_REG_INT_X1K_LPNXP_BCM5348_A0r = 2024,
    SOC_REG_INT_X1K_MIICTLr = 2025,
    SOC_REG_INT_X1K_MIICTL_BCM5348_A0r = 2026,
    SOC_REG_INT_X1K_MIISTSr = 2027,
    SOC_REG_INT_X1K_MIISTS_BCM5348_A0r = 2028,
    SOC_REG_INT_X1K_PATT_GEN_CTLr = 2029,
    SOC_REG_INT_X1K_PATT_GEN_CTL_BCM5348_A0r = 2030,
    SOC_REG_INT_X1K_PATT_GEN_STSr = 2031,
    SOC_REG_INT_X1K_PATT_GEN_STS_BCM5348_A0r = 2032,
    SOC_REG_INT_X1K_PHYIDHr = 2033,
    SOC_REG_INT_X1K_PHYIDH_BCM5348_A0r = 2034,
    SOC_REG_INT_X1K_PHYIDLr = 2035,
    SOC_REG_INT_X1K_PHYIDL_BCM5348_A0r = 2036,
    SOC_REG_INT_X1K_PRBS_CTLr = 2037,
    SOC_REG_INT_X1K_PRBS_CTL_BCM5348_A0r = 2038,
    SOC_REG_INT_X1K_PRBS_STSr = 2039,
    SOC_REG_INT_X1K_PRBS_STS_BCM5348_A0r = 2040,
    SOC_REG_INT_X1K_STS1r = 2041,
    SOC_REG_INT_X1K_STS2r = 2042,
    SOC_REG_INT_X1K_STS3r = 2043,
    SOC_REG_INT_X1K_STS1_BCM5348_A0r = 2044,
    SOC_REG_INT_X1K_STS2_BCM5348_A0r = 2045,
    SOC_REG_INT_X1K_STS3_BCM5348_A0r = 2046,
    SOC_REG_INT_X1K_TST_MODr = 2047,
    SOC_REG_INT_X1K_TST_MOD_BCM5348_A0r = 2048,
    NUM_SOC_ROBO_REG_INT
} soc_robo_reg_int_t;

typedef enum soc_robo_mem_e {
    INVALID_Rm = -1,
    CFP_ACT_POLm = 0,
    CFP_METERm = 1,
    CFP_STAT_IBm = 2,
    CFP_STAT_OBm = 3,
    CFP_TCAM_CHAIN_MASKm = 4,
    CFP_TCAM_CHAIN_SCm = 5,
    CFP_TCAM_IPV4_MASKm = 6,
    CFP_TCAM_IPV4_SCm = 7,
    CFP_TCAM_IPV6_MASKm = 8,
    CFP_TCAM_IPV6_SCm = 9,
    CFP_TCAM_MASKm = 10,
    CFP_TCAM_NONIP_MASKm = 11,
    CFP_TCAM_NONIP_SCm = 12,
    CFP_TCAM_S0m = 13,
    CFP_TCAM_S1m = 14,
    CFP_TCAM_S2m = 15,
    CFP_TCAM_S3m = 16,
    CFP_TCAM_S4m = 17,
    CFP_TCAM_S5m = 18,
    EGRESS_VID_REMARKm = 19,
    FLOW2VLANm = 20,
    GEN_MEMORYm = 21,
    L2_ARLm = 22,
    L2_ARL_SWm = 23,
    L2_MARL_SWm = 24,
    MAC2VLANm = 25,
    MARL_PBMPm = 26,
    MSPT_TABm = 27,
    PROTOCOL2VLANm = 28,
    STSEC_COUNTER0m = 29,
    STSEC_COUNTER1m = 30,
    STSEC_COUNTER2m = 31,
    STSEC_MAC0m = 32,
    STSEC_MAC1m = 33,
    STSEC_MAC2m = 34,
    VLAN2VLANm = 35,
    VLAN_1Qm = 36,
    NUM_SOC_ROBO_MEM
} soc_robo_mem_t;

typedef enum soc_robo_mem_int_e {
    SOC_MEM_INT_CFP_ACT_POLm,
    SOC_MEM_INT_CFP_ACT_POL_BCM53115_A0m,
    SOC_MEM_INT_CFP_ACT_POL_BCM53242_A0m,
    SOC_MEM_INT_CFP_ACT_POL_BCM5395_A0m,
    SOC_MEM_INT_CFP_METERm,
    SOC_MEM_INT_CFP_METER_BCM53115_A0m,
    SOC_MEM_INT_CFP_METER_BCM53242_A0m,
    SOC_MEM_INT_CFP_METER_BCM5395_A0m,
    SOC_MEM_INT_CFP_STAT_IBm,
    SOC_MEM_INT_CFP_STAT_IB_BCM53115_A0m,
    SOC_MEM_INT_CFP_STAT_IB_BCM53242_A0m,
    SOC_MEM_INT_CFP_STAT_OBm,
    SOC_MEM_INT_CFP_STAT_OB_BCM53115_A0m,
    SOC_MEM_INT_CFP_STAT_OB_BCM53242_A0m,
    SOC_MEM_INT_CFP_TCAM_CHAIN_MASKm,
    SOC_MEM_INT_CFP_TCAM_CHAIN_SCm,
    SOC_MEM_INT_CFP_TCAM_IPV4_MASKm,
    SOC_MEM_INT_CFP_TCAM_IPV4_SCm,
    SOC_MEM_INT_CFP_TCAM_IPV6_MASKm,
    SOC_MEM_INT_CFP_TCAM_IPV6_SCm,
    SOC_MEM_INT_CFP_TCAM_MASKm,
    SOC_MEM_INT_CFP_TCAM_MASK_BCM53242_A0m,
    SOC_MEM_INT_CFP_TCAM_MASK_BCM5395_A0m,
    SOC_MEM_INT_CFP_TCAM_NONIP_MASKm,
    SOC_MEM_INT_CFP_TCAM_NONIP_SCm,
    SOC_MEM_INT_CFP_TCAM_S0m,
    SOC_MEM_INT_CFP_TCAM_S1m,
    SOC_MEM_INT_CFP_TCAM_S2m,
    SOC_MEM_INT_CFP_TCAM_S3m,
    SOC_MEM_INT_CFP_TCAM_S4m,
    SOC_MEM_INT_CFP_TCAM_S5m,
    SOC_MEM_INT_CFP_TCAM_S0_BCM53242_A0m,
    SOC_MEM_INT_CFP_TCAM_S0_BCM5395_A0m,
    SOC_MEM_INT_CFP_TCAM_S1_BCM53242_A0m,
    SOC_MEM_INT_CFP_TCAM_S1_BCM5395_A0m,
    SOC_MEM_INT_CFP_TCAM_S2_BCM53242_A0m,
    SOC_MEM_INT_CFP_TCAM_S2_BCM5395_A0m,
    SOC_MEM_INT_CFP_TCAM_S3_BCM5395_A0m,
    SOC_MEM_INT_CFP_TCAM_S4_BCM5395_A0m,
    SOC_MEM_INT_EGRESS_VID_REMARKm,
    SOC_MEM_INT_FLOW2VLANm,
    SOC_MEM_INT_GEN_MEMORYm,
    SOC_MEM_INT_GEN_MEMORY_BCM5389_A0m,
    SOC_MEM_INT_L2_ARLm,
    SOC_MEM_INT_L2_ARL_BCM53115_A0m,
    SOC_MEM_INT_L2_ARL_BCM53118_A0m,
    SOC_MEM_INT_L2_ARL_BCM53242_A0m,
    SOC_MEM_INT_L2_ARL_BCM5348_A0m,
    SOC_MEM_INT_L2_ARL_BCM5389_A0m,
    SOC_MEM_INT_L2_ARL_BCM5395_A0m,
    SOC_MEM_INT_L2_ARL_BCM5396_A0m,
    SOC_MEM_INT_L2_ARL_BCM5398_A0m,
    SOC_MEM_INT_L2_ARL_SWm,
    SOC_MEM_INT_L2_ARL_SW_BCM5348_A0m,
    SOC_MEM_INT_L2_ARL_SW_BCM5395_A0m,
    SOC_MEM_INT_L2_ARL_SW_BCM5398_A0m,
    SOC_MEM_INT_L2_MARL_SWm,
    SOC_MEM_INT_L2_MARL_SW_BCM5348_A0m,
    SOC_MEM_INT_L2_MARL_SW_BCM5389_A0m,
    SOC_MEM_INT_L2_MARL_SW_BCM5395_A0m,
    SOC_MEM_INT_L2_MARL_SW_BCM5396_A0m,
    SOC_MEM_INT_L2_MARL_SW_BCM5398_A0m,
    SOC_MEM_INT_MAC2VLANm,
    SOC_MEM_INT_MAC2VLAN_BCM53242_A0m,
    SOC_MEM_INT_MARL_PBMPm,
    SOC_MEM_INT_MARL_PBMP_BCM5347_A0m,
    SOC_MEM_INT_MARL_PBMP_BCM5348_A0m,
    SOC_MEM_INT_MSPT_TABm,
    SOC_MEM_INT_MSPT_TAB_BCM53115_A0m,
    SOC_MEM_INT_MSPT_TAB_BCM53118_A0m,
    SOC_MEM_INT_MSPT_TAB_BCM53242_A0m,
    SOC_MEM_INT_MSPT_TAB_BCM5347_A0m,
    SOC_MEM_INT_MSPT_TAB_BCM5348_A0m,
    SOC_MEM_INT_MSPT_TAB_BCM5395_A0m,
    SOC_MEM_INT_MSPT_TAB_BCM5396_A0m,
    SOC_MEM_INT_MSPT_TAB_BCM5397_A0m,
    SOC_MEM_INT_MSPT_TAB_BCM5398_A0m,
    SOC_MEM_INT_PROTOCOL2VLANm,
    SOC_MEM_INT_STSEC_COUNTER0m,
    SOC_MEM_INT_STSEC_COUNTER1m,
    SOC_MEM_INT_STSEC_COUNTER2m,
    SOC_MEM_INT_STSEC_MAC0m,
    SOC_MEM_INT_STSEC_MAC1m,
    SOC_MEM_INT_STSEC_MAC2m,
    SOC_MEM_INT_VLAN2VLANm,
    SOC_MEM_INT_VLAN_1Qm,
    SOC_MEM_INT_VLAN_1Q_BCM53242_A0m,
    SOC_MEM_INT_VLAN_1Q_BCM5347_A0m,
    SOC_MEM_INT_VLAN_1Q_BCM5348_A0m,
    SOC_MEM_INT_VLAN_1Q_BCM5389_A0m,
    SOC_MEM_INT_VLAN_1Q_BCM5395_A0m,
    SOC_MEM_INT_VLAN_1Q_BCM5396_A0m,
    SOC_MEM_INT_VLAN_1Q_BCM5398_A0m,
    NUM_SOC_ROBO_MEM_INT
} soc_robo_mem_int_t;

/* NOTE: 'FIELDf' is the zero value */
typedef enum soc_robo_field_e {
    INVALID_Rf = -1,
    ABILITY_DETf = 0,
    ABI_DET_STSf = 1,
    ACCESS_MODE_Rf = 2,
    ACC_CTLf = 3,
    ACKf = 4,
    ACK2f = 5,
    ACKNOWLEDGEf = 6,
    ACKNOWLEDGE_2f = 7,
    ACTRAT_TMf = 8,
    ACT_LOOP_DETECTf = 9,
    ACT_LPDECTf = 10,
    ACT_MBISTERRf = 11,
    AC_COMPLETEf = 12,
    AC_DETf = 13,
    AC_DET_STAf = 14,
    ADDR_P8f = 15,
    ADDR_WANf = 16,
    ADD_CHANGE_DEST_IBf = 17,
    ADD_CHANGE_DEST_OBf = 18,
    ADV_B1000T_FDf = 19,
    ADV_B1000T_HDf = 20,
    ADV_B100T4f = 21,
    ADV_B100Xf = 22,
    ADV_B100X_FDXf = 23,
    ADV_B100_FDXf = 24,
    ADV_B10Tf = 25,
    ADV_B10T_FDXf = 26,
    ADV_PAUSE_CAPf = 27,
    ADV_SEL_FIELDf = 28,
    AGEf = 29,
    AGE_ACCf = 30,
    AGE_CHANGE_ENf = 31,
    AGE_EN_PORTf = 32,
    AGE_EN_PRTf = 33,
    AGE_EN_VIDf = 34,
    AGE_MODE_PRTf = 35,
    AGE_MODE_SPTf = 36,
    AGE_MODE_VLANf = 37,
    AGE_OUT_ALL_PORTSf = 38,
    AGE_OUT_ALL_VIDSf = 39,
    AGE_PORTf = 40,
    AGE_SRC_PORTf = 41,
    AGE_TIMEf = 42,
    AGE_VIDf = 43,
    AGGREGATION_MODEf = 44,
    AGGRESSIVE_DROPf = 45,
    ALL_CHANNEL_CTLf = 46,
    ALL_FILTER_CTLf = 47,
    AN_ABILITY_DETf = 48,
    AN_ACK_DETf = 49,
    AN_COMPLETEf = 50,
    AN_COMPLETE_ACKf = 51,
    AN_ENf = 52,
    AN_EN_STAf = 53,
    AN_ERR_LNK_STAf = 54,
    AN_FASTf = 55,
    AN_HCDf = 56,
    AN_PAGE_SEL_MISMATCHf = 57,
    AN_PAR_DET_FAULTf = 58,
    AN_PAUSEf = 59,
    AN_RES_ERRf = 60,
    AN_SELf = 61,
    AN_TST_MODEf = 62,
    ARLA_ENTRY_RSRV0f = 63,
    ARLA_RWCTL_RSRV0f = 64,
    ARLA_SRCH_ADRf = 65,
    ARLA_SRCH_ADR_ENf = 66,
    ARLA_SRCH_ADR_VALIDf = 67,
    ARLA_SRCH_MACADDRf = 68,
    ARLA_SRCH_RSLT_ADDRf = 69,
    ARLA_SRCH_RSLT_AGEf = 70,
    ARLA_SRCH_RSLT_CONf = 71,
    ARLA_SRCH_RSLT_PRIf = 72,
    ARLA_SRCH_RSLT_PRIDf = 73,
    ARLA_SRCH_RSLT_STATICf = 74,
    ARLA_SRCH_RSLT_VIDf = 75,
    ARLA_SRCH_RSLT_VID_RSRV0f = 76,
    ARLA_SRCH_RSLT_VLIDf = 77,
    ARLA_SRCH_RSRV0f = 78,
    ARLA_SRCH_STDNf = 79,
    ARLA_SRCH_VLIDf = 80,
    ARLA_VIDf = 81,
    ARLA_VIDTAB_INDXf = 82,
    ARLA_VIDTAB_RSRV0f = 83,
    ARLA_VID_ENTRY0f = 84,
    ARLA_VID_ENTRY0_RSRV0f = 85,
    ARLA_VID_ENTRY1f = 86,
    ARLA_VID_ENTRY1_RSRV0f = 87,
    ARLA_VTBL_RWf = 88,
    ARLA_VTBL_RW_CLRf = 89,
    ARLA_VTBL_STDNf = 90,
    ARL_AGEf = 91,
    ARL_CONf = 92,
    ARL_CUSTOMERf = 93,
    ARL_ENTRY_RSRV0f = 94,
    ARL_HUNG_INDICATORf = 95,
    ARL_LATE_SELf = 96,
    ARL_MACADDRf = 97,
    ARL_MCAST_IDf = 98,
    ARL_PIDf = 99,
    ARL_PRIf = 100,
    ARL_RWf = 101,
    ARL_SPARE_REG0f = 102,
    ARL_SPARE_REG1f = 103,
    ARL_SPARE_REG2f = 104,
    ARL_SPARE_REG3f = 105,
    ARL_SRCH_RSLT_CONf = 106,
    ARL_SRCH_RSLT_CUSTOMERf = 107,
    ARL_STATICf = 108,
    ARL_STRTDNf = 109,
    ARL_TMf = 110,
    ARL_VALIDf = 111,
    ARP_ENf = 112,
    ASY_PAUSEf = 113,
    ATMEM_ERRf = 114,
    AT_RAM_ERRf = 115,
    AT_RAN_DEFECTf = 116,
    AUTO_DET_ENf = 117,
    AUTO_NEGO_CAPf = 118,
    AUTO_NEGO_COMPf = 119,
    AUX_STSf = 120,
    AV_ENf = 121,
    B1000T_FDXf = 122,
    B1000T_FD_CAPf = 123,
    B1000T_HDXf = 124,
    B1000T_HD_CAPf = 125,
    B1000T_PCS_TRANS_FIFOf = 126,
    B1000X_FDXf = 127,
    B1000X_FD_CAPf = 128,
    B1000X_HDXf = 129,
    B1000X_HD_CAPf = 130,
    B100T2_FDX_CAPf = 131,
    B100T2_FD_CAPf = 132,
    B100T2_HDX_CAPf = 133,
    B100T2_HD_CAPf = 134,
    B100T4f = 135,
    B100T4_CAPf = 136,
    B100TX_CAPf = 137,
    B100TX_FDX_CAPf = 138,
    B100_TXFD_CAPf = 139,
    B100_TXHD_CAPf = 140,
    B10T_CAPf = 141,
    B10T_FDX_CAPf = 142,
    B10T_FD_CAPf = 143,
    B10T_HDX_CAPf = 144,
    BAD_ESD_DETf = 145,
    BAD_SSD_DETf = 146,
    BASE100X_LINK_STAf = 147,
    BASEKINE_DISf = 148,
    BASE_ADDRf = 149,
    BCAST_FWD_MAPf = 150,
    BCOUNTERf = 151,
    BC_FM_ENf = 152,
    BC_SUPP_ENf = 153,
    BED_ESD_DETf = 154,
    BFC_ADDRf = 155,
    BFC_DATAf = 156,
    BFC_RAM_ERRf = 157,
    BG_SELf = 158,
    BIG_ICMPf = 159,
    BIST_CLRMEMf = 160,
    BIST_STSf = 161,
    BIT_ERRRATE_CNTf = 162,
    BKTSIZEf = 163,
    BLAT_DROP_ENf = 164,
    BLK_NOT_MIRf = 165,
    BLK_TXEN_MODf = 166,
    BLK_TXEN_MODEf = 167,
    BONDING_PADf = 168,
    BOND_128CFPf = 169,
    BOND_16P4f = 170,
    BOND_24P4f = 171,
    BOND_AV_ENf = 172,
    BOND_CFP_EAV_EN_0f = 173,
    BOND_CFP_EAV_EN_1f = 174,
    BOND_CFP_ENf = 175,
    BOND_GMII_ENf = 176,
    BOND_OPTIONf = 177,
    BOND_OTP_DISf = 178,
    BOND_TRIM_OTP1f = 179,
    BOND_TRIM_OTP2f = 180,
    BPDU_MC_ADDRf = 181,
    BRCM_HDR_ENf = 182,
    BRCM_TAGGEDf = 183,
    BRCM_TAG_ENf = 184,
    BROADCASTf = 185,
    BT100_DROP_THRSf = 186,
    BT100_HYST_THRSf = 187,
    BT100_MCDROP_THRSf = 188,
    BT100_PAUS_THRSf = 189,
    BT_TMf = 190,
    BUCKET0_REF_CNTf = 191,
    BUCKET0_SIZEf = 192,
    BUCKET1_REF_CNTf = 193,
    BUCKET1_SIZEf = 194,
    BUCKET_SIZEf = 195,
    BUCKET_SIZE0f = 196,
    BUCKET_SIZE1f = 197,
    BUFF_CON_ERRf = 198,
    BUFTAG_ERRf = 199,
    BUF_RPTf = 200,
    BURST_STAT_SEL_Rf = 201,
    BYPASS_10Bf = 202,
    BYPASS_4B5Bf = 203,
    BYPASS_ALIGNMENTf = 204,
    BYPASS_ENCODEf = 205,
    BYPASS_FASTTXDSC_PATHf = 206,
    BYPASS_IMP_2NS_DELf = 207,
    BYPASS_NRZIf = 208,
    BYPASS_NRZI_MLT3f = 209,
    BYPASS_PCS_REVf = 210,
    BYPASS_SCRAMBLERf = 211,
    BYPASS_SCR_DESCRf = 212,
    BYPASS_SPT_CHKf = 213,
    BYPASS_TXFIFO_GIGAf = 214,
    C4_BWf = 215,
    C4_STRCTf = 216,
    C4_WEIGHTf = 217,
    C5_BWf = 218,
    C5_WNDWf = 219,
    CAM_MBISTERRf = 220,
    CARR_ERR_DETf = 221,
    CARR_EXT_ERR_DETf = 222,
    CCM_Rf = 223,
    CDET_ENf = 224,
    CFG_UDF_0_A_0_8f = 225,
    CFG_UDF_0_B_0_8f = 226,
    CFG_UDF_0_C_0_8f = 227,
    CFG_UDF_0_D_0_11f = 228,
    CFG_UDF_1_A_0_8f = 229,
    CFG_UDF_1_B_0_8f = 230,
    CFG_UDF_1_C_0_8f = 231,
    CFG_UDF_2_A_0_8f = 232,
    CFG_UDF_2_B_0_8f = 233,
    CFI_Rf = 234,
    CFI_RMK_ENf = 235,
    CFP_ENf = 236,
    CFP_EN_MAPf = 237,
    CFP_RAM_CLEARf = 238,
    CFP_SPT_EAP_HANDLEf = 239,
    CFP_VLAN_HANDLEf = 240,
    CHAIN_IDf = 241,
    CHANGE_1P_VID_INNERf = 242,
    CHANGE_1P_VID_OUTERf = 243,
    CHANGE_1Q_VIDf = 244,
    CHANGE_COSf = 245,
    CHANGE_COS_IMPf = 246,
    CHANGE_DSCP_IBf = 247,
    CHANGE_DSCP_OBf = 248,
    CHANGE_FLOWf = 249,
    CHANGE_FWD_IBf = 250,
    CHANGE_FWD_OBf = 251,
    CHANGE_FWRD_MAP_IBf = 252,
    CHANGE_FWRD_MAP_OBf = 253,
    CHANGE_PCPf = 254,
    CHANGE_TCf = 255,
    CHANGE_TC_IBf = 256,
    CHANGE_TC_OBf = 257,
    CHANGE_TOS_DSCP_IBf = 258,
    CHANGE_TOS_DSCP_OBf = 259,
    CHANNEL_SELf = 260,
    CHG_VID_FFF_CTLf = 261,
    CHIP0_PORT_AGE_RSRV0f = 262,
    CHIP_NUMf = 263,
    CLASSA_PCPf = 264,
    CLASSB_PCPf = 265,
    CLK25f = 266,
    CLKSET_KEYf = 267,
    CLR_BUFCON_ONLYf = 268,
    CLR_CNTSf = 269,
    CODE_FIELDf = 270,
    COL_TESTf = 271,
    COMMAND_DONE_Rf = 272,
    COMMAND_Rf = 273,
    COMP_AC_STAf = 274,
    COM_DETf = 275,
    CONG_BUF_ERR_HISf = 276,
    CONG_PORTMAP0f = 277,
    CONG_PORTMAP01f = 278,
    CONG_PORTMAP1f = 279,
    CONG_PORTMAP10f = 280,
    CONG_PORTMAP11f = 281,
    CONG_PORTMAP12f = 282,
    CONG_PORTMAP13f = 283,
    CONG_PORTMAP14f = 284,
    CONG_PORTMAP15f = 285,
    CONG_PORTMAP16f = 286,
    CONG_PORTMAP2f = 287,
    CONG_PORTMAP23f = 288,
    CONG_PORTMAP3f = 289,
    CONG_PORTMAP4f = 290,
    CONG_PORTMAP45f = 291,
    CONG_PORTMAP5f = 292,
    CONG_PORTMAP6f = 293,
    CONG_PORTMAP67f = 294,
    CONG_PORTMAP7f = 295,
    CONG_PORTMAP8f = 296,
    CONG_PORTMAP9f = 297,
    CONSIST_MISf = 298,
    CONTROLf = 299,
    COPY_REDIRECT_DEST_PORT_IBf = 300,
    COPY_REDIRECT_DEST_PORT_OBf = 301,
    COUNTSf = 302,
    CPU_ADDRf = 303,
    CPU_ADDRESSf = 304,
    CPU_CTRL_ENf = 305,
    CPU_EPROMf = 306,
    CPU_MEM_RD_ENf = 307,
    CPU_RAM_ROM_SELf = 308,
    CPU_RAM_TMf = 309,
    CPU_RD_DATAf = 310,
    CPU_READ_DATAf = 311,
    CPU_ROM_TMf = 312,
    CPU_TXDROPf = 313,
    CPU_WR_DATAf = 314,
    CRC_ERRPKT_RXCNTf = 315,
    CRC_ERR_DETf = 316,
    CT0_Rf = 317,
    CT1_Rf = 318,
    CT2_Rf = 319,
    CTRLf = 320,
    CURR_QUOTAf = 321,
    CUR_SA_CNTf = 322,
    CUR_SA_CNT_MUXf = 323,
    C_TAGf = 324,
    C_TAGGEDf = 325,
    DBG_RESERVEDf = 326,
    DBG_SELf = 327,
    DEBUG_SEL_Rf = 328,
    DEBUS_STSf = 329,
    DEF_TAGf = 330,
    DEL_ADDRf = 331,
    DEL_STRBf = 332,
    DEL_VALUEf = 333,
    DFQ_SELf = 334,
    DF_TIMEf = 335,
    DHCP_ENf = 336,
    DIAG_HIST_SELf = 337,
    DIAG_TX_CON_SELf = 338,
    DIG_FLOWCON_CHIPf = 339,
    DIG_FLOWCON_PROTf = 340,
    DIG_Q_SELECTf = 341,
    DIP_MASK_REGf = 342,
    DIP_MASK_REG_0f = 343,
    DIP_MASK_REG_1f = 344,
    DIP_SUB_REGf = 345,
    DIP_SUB_REG_0f = 346,
    DIP_SUB_REG_1f = 347,
    DIRECT_INPUT_CTRL_VECf = 348,
    DIS_ACAST_QOSREGf = 349,
    DIS_ARL_BUST_LMTf = 350,
    DIS_AUTO_MDI_CROSf = 351,
    DIS_BUCKET1_MASK_PRIf = 352,
    DIS_CARR_EXTf = 353,
    DIS_CRC_CHKf = 354,
    DIS_ECC_CHKf = 355,
    DIS_EGRESS_BYPASS_TRUNKf = 356,
    DIS_FALSE_LNKf = 357,
    DIS_IMPf = 358,
    DIS_LEARNf = 359,
    DIS_NEW_TXDISf = 360,
    DIS_OLD_MAN03f = 361,
    DIS_PLL_PWRDWNf = 362,
    DIS_RST_BYTELENf = 363,
    DIS_TRRR_GENf = 364,
    DIS_TX_CRSf = 365,
    DLF_REMAP_PRIf = 366,
    DLL_IQQDf = 367,
    DLL_RXC_BYPASSf = 368,
    DNY_SA_LRN_OPTf = 369,
    DOS_DIS_LRNf = 370,
    DROP_EN0f = 371,
    DROP_EN1f = 372,
    DROP_HISTf = 373,
    DROP_VTABLE_MISSf = 374,
    DSAPf = 375,
    DSCP_CHKSUM_FFFF_CTLf = 376,
    DSCP_RMK_ENf = 377,
    DSP_COEFFICIENTf = 378,
    DST_MAP_IBf = 379,
    DST_MAP_OBf = 380,
    DUMP_EMIf = 381,
    DUPLEXf = 382,
    DUPLEX_MODf = 383,
    DUPLEX_STSf = 384,
    DUPLX_MODEf = 385,
    DUP_STSf = 386,
    DYN_MAX_MAC_NOf = 387,
    DYN_SA_LRN_OPTf = 388,
    DYN_TRUNK_SELf = 389,
    D_TOS_000f = 390,
    D_TOS_001f = 391,
    D_TOS_010f = 392,
    D_TOS_011f = 393,
    D_TOS_100f = 394,
    D_TOS_101f = 395,
    D_TOS_110f = 396,
    D_TOS_111f = 397,
    EAP_BLK_MODEf = 398,
    EAP_BYPf = 399,
    EAP_ENf = 400,
    EAP_EN_UNI_DAf = 401,
    EAP_EN_USER_DAf = 402,
    EAP_GLO_CON_RSRVf = 403,
    EAP_GLO_CON_RSRV_0f = 404,
    EAP_GLO_CON_RSRV_1f = 405,
    EAP_MODEf = 406,
    EAP_PORT_BLKf = 407,
    EAP_UNI_DAf = 408,
    EARLYEND_EXT_DETf = 409,
    EARLY_CRS_ENf = 410,
    EARLY_IMPTXf = 411,
    EARLY_PREAMBLE_RXf = 412,
    EARLY_TXf = 413,
    EB_16BITf = 414,
    ECC_BYPASSf = 415,
    EEPROM_TYPEf = 416,
    EGMIRCTL_RSRV0f = 417,
    EGMIRDIV_RSRV0f = 418,
    EGRESS_CFGf = 419,
    EGRESS_DIR_FRM_BYPASS_TRUNK_ENf = 420,
    EGRESS_Pf = 421,
    EGRESS_PORT_Rf = 422,
    EGRESS_PRIf = 423,
    EGRESS_RC_ENf = 424,
    EGRESS_TS_TM_STAMPf = 425,
    EII_OR_8023f = 426,
    ENEXTCLKf = 427,
    ENFDXFLOWf = 428,
    ENG_RC_ENf = 429,
    ENHDXFLOWf = 430,
    ENTRY_RSRV0f = 431,
    EN_10_100_JUMBOf = 432,
    EN_2_DIPf = 433,
    EN_802_1Sf = 434,
    EN_ACAST_QOSREGf = 435,
    EN_AGE_DYNAMICf = 436,
    EN_AGE_MCASTf = 437,
    EN_AGE_PORTf = 438,
    EN_AGE_SPTf = 439,
    EN_AGE_STATICf = 440,
    EN_AGE_VLANf = 441,
    EN_AGGREf = 442,
    EN_ALL0_DA_DROPf = 443,
    EN_ANERR_TIMERf = 444,
    EN_ARPf = 445,
    EN_ARP_BYPASS_VLANf = 446,
    EN_AUTO_RESETf = 447,
    EN_BCAST_SUPf = 448,
    EN_BPDUf = 449,
    EN_BUCKET0f = 450,
    EN_BUCKET1f = 451,
    EN_CFP_MAPf = 452,
    EN_CLK25_OUTf = 453,
    EN_CLK50_OUTf = 454,
    EN_COMMA_DETf = 455,
    EN_CPU_RX_BYPASS_CRCCHKf = 456,
    EN_CPU_RX_BYP_INNER_CRCCHKf = 457,
    EN_CRC_CHKf = 458,
    EN_DATA2SERDES_TXDf = 459,
    EN_DEBUGf = 460,
    EN_DEL_DROP_MAPf = 461,
    EN_DHCPf = 462,
    EN_DIP_0f = 463,
    EN_DIP_1f = 464,
    EN_DLF_SUPf = 465,
    EN_DOUBLE_TAGf = 466,
    EN_DOU_TAGf = 467,
    EN_DROP_MISSVID_FMf = 468,
    EN_DROP_NON1Qf = 469,
    EN_DTAG_ISPf = 470,
    EN_EAP_PT_CHKf = 471,
    EN_ECOL_TXFM_MASKf = 472,
    EN_EGRESS_RMONf = 473,
    EN_EXTCLKf = 474,
    EN_FAST_AGE_STATICf = 475,
    EN_FUNCMAP_REORDERf = 476,
    EN_GMRP_GVRP_UNTAG_MAPf = 477,
    EN_GMRP_GVRP_V_FWDMAPf = 478,
    EN_GMRP_GVRP_V_TAGf = 479,
    EN_GRX_FLOWf = 480,
    EN_HW_RESETf = 481,
    EN_IMP1_TOTAL_PAUSEf = 482,
    EN_IMP1_TXQ_PAUSEf = 483,
    EN_IMPRX_PAUSE_NOTAGf = 484,
    EN_IMP_CONG_REMAPf = 485,
    EN_IMP_HIGH_RATEf = 486,
    EN_IMP_MIB_DEBUGf = 487,
    EN_IMP_RX_PAUSE_NOTAGf = 488,
    EN_IMP_SERDESf = 489,
    EN_IMP_TOTAL_PAUSEf = 490,
    EN_IMP_TXQ_PAUSEf = 491,
    EN_INDV_DLF_BCATDROP_THf = 492,
    EN_INGRESS_PORTMAPf = 493,
    EN_INIT_CFGf = 494,
    EN_INVALID_VTBL_CHKf = 495,
    EN_IPMC_BYPASS_FWDMAPf = 496,
    EN_IPMC_BYPASS_UNTAGf = 497,
    EN_LATECOL65_DROPf = 498,
    EN_LCOL_FLUSHf = 499,
    EN_LCOL_TXFM_MASKf = 500,
    EN_LED_TRAFFIC_MODf = 501,
    EN_LNKACT_RATEf = 502,
    EN_LOOP_DETECTf = 503,
    EN_LOW_PORT_STARTf = 504,
    EN_LPDETf = 505,
    EN_LP_MIIf = 506,
    EN_MAC_02_04_0Ff = 507,
    EN_MAC_10f = 508,
    EN_MAC_11_1Ff = 509,
    EN_MAC_20f = 510,
    EN_MAC_21f = 511,
    EN_MAC_22f = 512,
    EN_MAC_22_2Ff = 513,
    EN_MAC_23f = 514,
    EN_MAC_24f = 515,
    EN_MAC_25f = 516,
    EN_MAC_26f = 517,
    EN_MAC_27f = 518,
    EN_MAC_28f = 519,
    EN_MAC_29f = 520,
    EN_MAC_2Af = 521,
    EN_MAC_2Bf = 522,
    EN_MAC_2Cf = 523,
    EN_MAC_2Df = 524,
    EN_MAC_2Ef = 525,
    EN_MAC_2Ff = 526,
    EN_MAC_BPDUf = 527,
    EN_MAN2WANf = 528,
    EN_MCAST_BLANCEf = 529,
    EN_MCAST_DROPf = 530,
    EN_MCAST_SUPf = 531,
    EN_MGE_REV_GMRPf = 532,
    EN_MGE_REV_GVRPf = 533,
    EN_MIIM_BYPASS_V_FWDMAPf = 534,
    EN_MIIM_BYPASS_V_UNTAGf = 535,
    EN_MII_TH_SELf = 536,
    EN_MIXUSE_10THRESf = 537,
    EN_MPORTf = 538,
    EN_MPORT0f = 539,
    EN_MPORT0_BYPASS_SPTf = 540,
    EN_MPORT0_UTG_MAPf = 541,
    EN_MPORT0_V_FWD_MAPf = 542,
    EN_MPORT1f = 543,
    EN_MPORT1_BYPASS_SPTf = 544,
    EN_MPORT1_UTG_MAPf = 545,
    EN_MPORT1_V_FWD_MAPf = 546,
    EN_MPORT2f = 547,
    EN_MPORT2_BYPASS_SPTf = 548,
    EN_MPORT2_UTG_MAPf = 549,
    EN_MPORT2_V_FWD_MAPf = 550,
    EN_MPORT3f = 551,
    EN_MPORT3_BYPASS_SPTf = 552,
    EN_MPORT3_UTG_MAPf = 553,
    EN_MPORT3_V_FWD_MAPf = 554,
    EN_MPORT4f = 555,
    EN_MPORT4_BYPASS_SPTf = 556,
    EN_MPORT4_UTG_MAPf = 557,
    EN_MPORT4_V_FWD_MAPf = 558,
    EN_MPORT5f = 559,
    EN_MPORT5_BYPASS_SPTf = 560,
    EN_MPORT5_UTG_MAPf = 561,
    EN_MPORT5_V_FWD_MAPf = 562,
    EN_MUL_0f = 563,
    EN_MUL_1f = 564,
    EN_MUL_2f = 565,
    EN_MUL_3f = 566,
    EN_MUL_4f = 567,
    EN_NEW_BOFF_SEEDf = 568,
    EN_OVERRIDEf = 569,
    EN_P0_BCASTf = 570,
    EN_P0_DLFf = 571,
    EN_P0_MCASTf = 572,
    EN_P0_SUPf = 573,
    EN_P10_BCASTf = 574,
    EN_P10_DLFf = 575,
    EN_P10_MCASTf = 576,
    EN_P10_SUPf = 577,
    EN_P11_BCASTf = 578,
    EN_P11_DLFf = 579,
    EN_P11_MCASTf = 580,
    EN_P11_SUPf = 581,
    EN_P12_BCASTf = 582,
    EN_P12_DLFf = 583,
    EN_P12_MCASTf = 584,
    EN_P12_SUPf = 585,
    EN_P13_BCASTf = 586,
    EN_P13_DLFf = 587,
    EN_P13_MCASTf = 588,
    EN_P13_SUPf = 589,
    EN_P14_BCASTf = 590,
    EN_P14_DLFf = 591,
    EN_P14_MCASTf = 592,
    EN_P14_SUPf = 593,
    EN_P15_BCASTf = 594,
    EN_P15_DLFf = 595,
    EN_P15_MCASTf = 596,
    EN_P15_SUPf = 597,
    EN_P16_BCASTf = 598,
    EN_P16_DLFf = 599,
    EN_P16_MCASTf = 600,
    EN_P16_SUPf = 601,
    EN_P17_BCASTf = 602,
    EN_P17_DLFf = 603,
    EN_P17_MCASTf = 604,
    EN_P17_SUPf = 605,
    EN_P18_BCASTf = 606,
    EN_P18_DLFf = 607,
    EN_P18_MCASTf = 608,
    EN_P18_SUPf = 609,
    EN_P19_BCASTf = 610,
    EN_P19_DLFf = 611,
    EN_P19_MCASTf = 612,
    EN_P19_SUPf = 613,
    EN_P1_BCASTf = 614,
    EN_P1_DLFf = 615,
    EN_P1_MCASTf = 616,
    EN_P1_SUPf = 617,
    EN_P20_BCASTf = 618,
    EN_P20_DLFf = 619,
    EN_P20_MCASTf = 620,
    EN_P20_SUPf = 621,
    EN_P21_BCASTf = 622,
    EN_P21_DLFf = 623,
    EN_P21_MCASTf = 624,
    EN_P21_SUPf = 625,
    EN_P22_BCASTf = 626,
    EN_P22_DLFf = 627,
    EN_P22_MCASTf = 628,
    EN_P22_SUPf = 629,
    EN_P23_BCASTf = 630,
    EN_P23_DLFf = 631,
    EN_P23_MCASTf = 632,
    EN_P23_SUPf = 633,
    EN_P24_BCASTf = 634,
    EN_P24_DLFf = 635,
    EN_P24_MCASTf = 636,
    EN_P24_SUPf = 637,
    EN_P25_BCASTf = 638,
    EN_P25_DLFf = 639,
    EN_P25_MCASTf = 640,
    EN_P25_SUPf = 641,
    EN_P26_BCASTf = 642,
    EN_P26_DLFf = 643,
    EN_P26_MCASTf = 644,
    EN_P26_SUPf = 645,
    EN_P2_BCASTf = 646,
    EN_P2_DLFf = 647,
    EN_P2_MCASTf = 648,
    EN_P2_SUPf = 649,
    EN_P3_BCASTf = 650,
    EN_P3_DLFf = 651,
    EN_P3_MCASTf = 652,
    EN_P3_SUPf = 653,
    EN_P4_BCASTf = 654,
    EN_P4_DLFf = 655,
    EN_P4_MCASTf = 656,
    EN_P4_SUPf = 657,
    EN_P5_BCASTf = 658,
    EN_P5_DLFf = 659,
    EN_P5_MCASTf = 660,
    EN_P5_SUPf = 661,
    EN_P6_BCASTf = 662,
    EN_P6_DLFf = 663,
    EN_P6_MCASTf = 664,
    EN_P6_SUPf = 665,
    EN_P7_BCASTf = 666,
    EN_P7_DLFf = 667,
    EN_P7_MCASTf = 668,
    EN_P7_SUPf = 669,
    EN_P8_BCASTf = 670,
    EN_P8_DLFf = 671,
    EN_P8_MCASTf = 672,
    EN_P8_SUPf = 673,
    EN_P9_BCASTf = 674,
    EN_P9_DLFf = 675,
    EN_P9_MCASTf = 676,
    EN_P9_SUPf = 677,
    EN_PARKING_PREVENTIONf = 678,
    EN_PAR_DETf = 679,
    EN_PAUSE_RXf = 680,
    EN_PAUSE_TXf = 681,
    EN_PHY_SCANf = 682,
    EN_PRBSf = 683,
    EN_PREQ_TXDROPf = 684,
    EN_PRESV_1P_TAGf = 685,
    EN_QUARTER_DROPf = 686,
    EN_RARPf = 687,
    EN_RELAD_EEPROMf = 688,
    EN_RELOAD_EEPROMf = 689,
    EN_RELOAD_ERR_PATHf = 690,
    EN_REMAPf = 691,
    EN_REMAP_PAUSE2DROPf = 692,
    EN_REMAP_PRIf = 693,
    EN_RES_MUL_LEARNf = 694,
    EN_RMCf = 695,
    EN_RM_LPBACKf = 696,
    EN_RSRV_DROPf = 697,
    EN_RST_REGFILEf = 698,
    EN_RST_SWCODEf = 699,
    EN_RSV_MCAST_FWDMAPf = 700,
    EN_RSV_MCAST_UNTAGf = 701,
    EN_RSV_MCAST_V_TAGf = 702,
    EN_RSV_MLTCST_SUPf = 703,
    EN_RXCON_PAUSE_REMAPf = 704,
    EN_RX_DROPf = 705,
    EN_RX_PAUSEf = 706,
    EN_SEBTRY_VLAN_CHKf = 707,
    EN_SEC_DROP2MIIf = 708,
    EN_SIG_DETf = 709,
    EN_SPEC_SPKf = 710,
    EN_STORM_SUPf = 711,
    EN_STRICT_HIQ_PREf = 712,
    EN_STS_OVERRIDEf = 713,
    EN_SW_RESETf = 714,
    EN_SYSCLK_PROBEf = 715,
    EN_TL_MC_DROP_IMPf = 716,
    EN_TOTAL_DROPf = 717,
    EN_TOTAL_PAUSEf = 718,
    EN_TRAFFIC_PRI_REMAPf = 719,
    EN_TRUNK_GIGAf = 720,
    EN_TRUNK_GRPf = 721,
    EN_TRUNK_GRP0f = 722,
    EN_TRUNK_GRP1f = 723,
    EN_TRUNK_LOCALf = 724,
    EN_TWOSEC_FLUSHf = 725,
    EN_TXPASSf = 726,
    EN_TXQ_FULLf = 727,
    EN_TXQ_PAUSEf = 728,
    EN_TX_CRC_GENA_RATIONf = 729,
    EN_TX_DROPf = 730,
    EN_TX_LEGACY_PAUSEf = 731,
    EN_TX_PAUSEf = 732,
    EN_UCAST_DROPf = 733,
    EN_UNPAUSE_HDLf = 734,
    EN_UNTAG_BYPASS_TAGf = 735,
    EN_UPD_STATICf = 736,
    EN_V2V_INDEX_BY_INPORTf = 737,
    EN_VID_FFF_FWDf = 738,
    EOF_ERRf = 739,
    ERC_Q_ENf = 740,
    ERR_TIMER_ENf = 741,
    ETHERTYPE_SAPf = 742,
    ETHER_PRIf = 743,
    ETHER_PRI_ENf = 744,
    ETHER_PRI_Qf = 745,
    ETHER_TYPEf = 746,
    ETYPEf = 747,
    EVEN_PBMPf = 748,
    EVEN_VALIDf = 749,
    EVT_TMf = 750,
    EXCPT_PRCSf = 751,
    EXTPHY_CRS_MODEf = 752,
    EXT_CAPf = 753,
    EXT_PKT_MSK0f = 754,
    EXT_PKT_MSK1f = 755,
    EXT_RMII_FIFO_ENf = 756,
    EXT_STATUSf = 757,
    EXT_STSf = 758,
    FALSE_CARR_CNTf = 759,
    FALSE_CARR_DETf = 760,
    FALSE_CARR_SENSE_COUNTERf = 761,
    FAR_END_FAULTf = 762,
    FASLSE_CARR_DETf = 763,
    FAST_AGE_START_DONEf = 764,
    FAST_AGE_STDNf = 765,
    FAST_AGE_STR_DONEf = 766,
    FAST_TXDESC_RERURNf = 767,
    FAS_CAR_MODEf = 768,
    FCON_DIAG_RSRV1f = 769,
    FCON_GLOB_CTRL_RSRV0f = 770,
    FCON_GLOB_CTRL_RSRV1f = 771,
    FCON_GLOB_DROP_THf = 772,
    FCON_GLOB_HYST_THf = 773,
    FCON_GLOB_MCDROP_THf = 774,
    FCON_GLOB_PAUSE_THf = 775,
    FCON_PRIQ_SELf = 776,
    FDXf = 777,
    FEF_ENf = 778,
    FIBER_MODEf = 779,
    FIFO_ELASTICf = 780,
    FILTER_LNKf = 781,
    FILTER_SELf = 782,
    FIX_WAN_PAUSE_OFFf = 783,
    FLOWCON_STATUS10_RSRV0f = 784,
    FLOWCON_STATUS2_RSRV0f = 785,
    FLOWCON_STATUS3_RSRV0f = 786,
    FLOWCON_STATUS4_RSRV0f = 787,
    FLOWCON_STATUS9_RSRV0f = 788,
    FLOW_CNTLf = 789,
    FMMEM_ERRf = 790,
    FMOK_LATENCY_CNTf = 791,
    FM_RAM_ERRf = 792,
    FM_RAN_DEFECTf = 793,
    FORCE_DATA_MODEf = 794,
    FORCE_FRAME_DROPf = 795,
    FORCE_INTERRUPTf = 796,
    FORCE_LED_OFFf = 797,
    FORCE_LED_ONf = 798,
    FORWARD_MAPf = 799,
    FPGA_REVIDf = 800,
    FRAME_CNTL_1Qf = 801,
    FREQLOCK_RXf = 802,
    FREQLOCK_TXf = 803,
    FRM_MNGPf = 804,
    FULL_DUPLEXf = 805,
    FWD_MAPf = 806,
    FWD_MODEf = 807,
    FWD_PRT_MAPf = 808,
    FWD_PRT_MAP_0f = 809,
    FWD_PRT_MAP_1f = 810,
    F_SPD_SELf = 811,
    GARLCFG_RSRV0f = 812,
    GARLCFG_RSRV1f = 813,
    GENMEM_ADDRf = 814,
    GENMEM_DATAf = 815,
    GENMEM_RSRV0f = 816,
    GENMEM_RWf = 817,
    GENMEM_STDNf = 818,
    GIGA0_IFSELf = 819,
    GIGA1_IFSELf = 820,
    GIGA_CNTf = 821,
    GIGA_IMP_IFSELf = 822,
    GIGA_PAUSE_ENf = 823,
    GIGA_PORTMAPf = 824,
    GIGA_PREFETCH_CTLf = 825,
    GIGA_SPEEDf = 826,
    GLOBAL_TRUNK_CTL_RSRV0f = 827,
    GLOBAL_TRUNK_CTL_RSRV1f = 828,
    GLOBAL_TRUNK_CTL_RSRV2f = 829,
    GLOBAL_WR_ENf = 830,
    GMII_CTRLf = 831,
    GMII_FIFO_MODf = 832,
    GMII_MODEf = 833,
    GMII_RXC_DELAYf = 834,
    GMII_TXC_DELAYf = 835,
    GMII_VOLTAGE_SEL0f = 836,
    GMII_VOLTAGE_SEL1f = 837,
    GMII_VOL_SELf = 838,
    GPHY_CLASAA_ABf = 839,
    GPHY_TESTf = 840,
    GPHY_TSTf = 841,
    GREEN_ENf = 842,
    GRP_ADDRf = 843,
    GRX0_SETUPf = 844,
    GTX0_SETUPf = 845,
    GTXQ_RAM_ERRf = 846,
    G_MISTP_STATEf = 847,
    HASH_DISABLEf = 848,
    HASH_SELf = 849,
    HCD_10BASETf = 850,
    HCD_10BASET_FDXf = 851,
    HCD_T4f = 852,
    HCD_TXf = 853,
    HCD_TX_FDXf = 854,
    HDXf = 855,
    HIRXPORTf = 856,
    HL_RANGEf = 857,
    HQ_PREEMPTf = 858,
    HSQ_LSQf = 859,
    HW_FWDG_ENf = 860,
    IBM_REQf = 861,
    ICMPIGMP_TYPECODEf = 862,
    ICMPV4_ENf = 863,
    ICMPV4_FRAGMENT_DROP_ENf = 864,
    ICMPV4_LONG_PING_DROP_ENf = 865,
    ICMPV6_ENf = 866,
    ICMPV6_FRAGMENT_DROP_ENf = 867,
    ICMPV6_FWD_MODEf = 868,
    ICMPV6_LONG_PING_DROP_ENf = 869,
    ICPf = 870,
    IDLE_ERR_CNTf = 871,
    IDLE_STS_DETf = 872,
    IDLE_TRANS_TESTf = 873,
    IEEE_802_2_LLCf = 874,
    IEEE_802_2_SNAPf = 875,
    IE_INDf = 876,
    IE_RC_ENf = 877,
    IGMIRCTL_RSRV0f = 878,
    IGMIRDIV_RSRV0f = 879,
    IGMPIP_SNOP_ENf = 880,
    IGMPMAC_SNOP_ENf = 881,
    IGMP_DIP_ENf = 882,
    IGMP_FWD_MODEf = 883,
    IGMP_IP_CHKf = 884,
    IGMP_IP_ENf = 885,
    IGMP_MLD_CHKf = 886,
    IGMP_QRY_ENf = 887,
    IGMP_QRY_FWD_MODEf = 888,
    IGMP_RPTLVE_ENf = 889,
    IGMP_RPTLVE_FWD_MODEf = 890,
    IGMP_UKN_ENf = 891,
    IGMP_UKN_FWD_MODEf = 892,
    IGP_SELf = 893,
    IMP0_PRT_IDf = 894,
    IMP1_PRT_IDf = 895,
    IMP_DUPLEXf = 896,
    IMP_LINKf = 897,
    IMP_MODEf = 898,
    IMP_PAUSECAP_RXf = 899,
    IMP_PAUSECAP_TXf = 900,
    IMP_PREFETCH_CTLf = 901,
    IMP_REASON_ENABLEf = 902,
    IMP_RXC_DELAYf = 903,
    IMP_SPEEDf = 904,
    IMP_TXC_DELAYf = 905,
    IMP_VOLTAGE_SEL0f = 906,
    IMP_VOLTAGE_SEL1f = 907,
    INBAND_CNTf = 908,
    INDIR_ADDRf = 909,
    INDV_BCSTTH_DROPf = 910,
    INDV_DLFTH_DROPf = 911,
    INGRESS_CFGf = 912,
    INGRESS_PRIf = 913,
    INGR_VID_CHKf = 914,
    ING_RC_ENf = 915,
    ING_RC_EN1f = 916,
    INIT_WAIT_DONE_Rf = 917,
    INNER_OPf = 918,
    INNER_VIDf = 919,
    INRANGEERR_DISCARDf = 920,
    INTERRUPT_DISf = 921,
    INTERRUPT_MSKf = 922,
    INTERRUPT_STSf = 923,
    INT_EN_Rf = 924,
    INVALID_PROG_REQ_Rf = 925,
    INV_EXTPHY_CRSf = 926,
    INV_PRBS_POLYNOMIALf = 927,
    INV_SIG_DETf = 928,
    IN_BAND_CNTf = 929,
    IN_DIV_ENf = 930,
    IN_MIR_DIVf = 931,
    IN_MIR_FLTRf = 932,
    IN_MIR_MACf = 933,
    IN_MIR_MSKf = 934,
    IN_PBMPf = 935,
    IP4PROTOCOL_IP6NEXTHEADERf = 936,
    IP4TOS_IP6TRAFFICCLASSf = 937,
    IP4TTL_IP6HOPLIMITf = 938,
    IP6_FLOW_IDf = 939,
    IP6_SAf = 940,
    IPGf = 941,
    IPG_SHKCTRLf = 942,
    IPV4_VALIDf = 943,
    IP_AUTHf = 944,
    IP_DAf = 945,
    IP_FRAGf = 946,
    IP_LAND_DROP_ENf = 947,
    IP_MCf = 948,
    IP_MULTICASTf = 949,
    IP_NHf = 950,
    IP_PROTOf = 951,
    IP_PROTOCOLf = 952,
    IP_SAf = 953,
    IP_TCf = 954,
    IP_TOSf = 955,
    IP_TTLf = 956,
    IP_VERSIONf = 957,
    IRC_DROP_ENf = 958,
    IRC_PKT_MASK_B0f = 959,
    IRC_PKT_MASK_B1f = 960,
    IRC_PKT_MASK_B2f = 961,
    ISOLATEf = 962,
    ISP_PORTMAPf = 963,
    ISP_PORT_PBMPf = 964,
    ISP_TPIDf = 965,
    ISP_VLAN_DELIMITERf = 966,
    JABBER_DETf = 967,
    JABBER_DISf = 968,
    JUMBO_FM_PORT_MASKf = 969,
    L2_FORMATf = 970,
    L2_FRAMINGf = 971,
    L3_FORMATf = 972,
    L3_FRAMINGf = 973,
    L4DSTf = 974,
    L4SRCf = 975,
    L4SRC_LESS_1024f = 976,
    L4_FORMATf = 977,
    L4_PORT_RANGEf = 978,
    LAND_DROP_ENf = 979,
    LARGEf = 980,
    LCK_ERR_DETf = 981,
    LD_SAf = 982,
    LEARN_RSV_MCDAf = 983,
    LEARN_VID_VIOf = 984,
    LED0_STf = 985,
    LED1_STf = 986,
    LED2_CTLf = 987,
    LED2_STf = 988,
    LED3_STf = 989,
    LEDA_CTLf = 990,
    LEDB_CTLf = 991,
    LEDCLK_SPEEDUPf = 992,
    LEDD_CTLf = 993,
    LEDMODEf = 994,
    LED_ENf = 995,
    LED_EN_MAPf = 996,
    LED_EN_MAP_0f = 997,
    LED_EN_MAP_1f = 998,
    LED_FLSH_CNTf = 999,
    LED_FLSH_CTLf = 1000,
    LED_FUNC0f = 1001,
    LED_FUNC1f = 1002,
    LED_FUNC_MAPf = 1003,
    LED_FUNC_MAP_0f = 1004,
    LED_FUNC_MAP_1f = 1005,
    LED_MODEf = 1006,
    LED_MODE_MAPf = 1007,
    LED_MODE_MAP_0f = 1008,
    LED_MODE_MAP_1f = 1009,
    LED_NORM_CD_ENf = 1010,
    LED_POST_CD_ENf = 1011,
    LED_POST_EXECf = 1012,
    LED_PSCAN_ENf = 1013,
    LED_RFS_STOPf = 1014,
    LED_RST_CTLf = 1015,
    LED_SWf = 1016,
    LED_WARNING_PORTMAPf = 1017,
    LENG_BY_TAGGED_FMf = 1018,
    LINK_DISf = 1019,
    LINK_STAf = 1020,
    LINK_STSf = 1021,
    LK_PAR_ASYM_CAPf = 1022,
    LNK_DWN_LOSSSYNCf = 1023,
    LNK_STSf = 1024,
    LNK_STS_CHf = 1025,
    LNK_STS_CHGf = 1026,
    LOCAL_PAUSE_ENf = 1027,
    LOCAL_REC_NOTOK_CNTf = 1028,
    LOCAL_REC_STSf = 1029,
    LOCKEDf = 1030,
    LOCK_ERR_DETf = 1031,
    LOCK_Rf = 1032,
    LOC_TXDROPf = 1033,
    LOOPBACKf = 1034,
    LOOP_BK_ENf = 1035,
    LOOP_DETECTEDf = 1036,
    LOOP_IMP_SELf = 1037,
    LPDET_SAf = 1038,
    LP_ACKf = 1039,
    LP_ADV_100BASET4f = 1040,
    LP_ADV_100BASEXf = 1041,
    LP_ADV_100BASEX_FDXf = 1042,
    LP_ADV_10BASETf = 1043,
    LP_ADV_10BASET_FDXf = 1044,
    LP_ADV_PAUSEf = 1045,
    LP_AN_ABIf = 1046,
    LP_AN_ABLEf = 1047,
    LP_B1000T_FD_CAPf = 1048,
    LP_B1000T_HD_CAPf = 1049,
    LP_FDXf = 1050,
    LP_FLOW_CTRLf = 1051,
    LP_HDXf = 1052,
    LP_IMP_SELf = 1053,
    LP_NEXT_PAGEf = 1054,
    LP_NEXT_PAGE_ABIf = 1055,
    LP_PAUSEf = 1056,
    LP_REMOTE_FAULTf = 1057,
    LP_SEL_FIELDf = 1058,
    LST_ADDRf = 1059,
    LV_MBIST_STATUSf = 1060,
    MAC2VLAN_CTLf = 1061,
    MACADDRf = 1062,
    MACADDR1f = 1063,
    MACADDR2f = 1064,
    MAC_ADDR_INDEXf = 1065,
    MAC_ADDR_INDXf = 1066,
    MAC_DAf = 1067,
    MAC_PHY_MODEf = 1068,
    MAC_SAf = 1069,
    MAC_SEC_1X_PASSf = 1070,
    MAC_SEC_BLK_MODEf = 1071,
    MAC_SEC_CONf = 1072,
    MAC_SEC_CON_P0f = 1073,
    MAC_SEC_CON_P1f = 1074,
    MAC_SEC_CON_P10f = 1075,
    MAC_SEC_CON_P11f = 1076,
    MAC_SEC_CON_P12f = 1077,
    MAC_SEC_CON_P13f = 1078,
    MAC_SEC_CON_P14f = 1079,
    MAC_SEC_CON_P15f = 1080,
    MAC_SEC_CON_P16f = 1081,
    MAC_SEC_CON_P17f = 1082,
    MAC_SEC_CON_P18f = 1083,
    MAC_SEC_CON_P19f = 1084,
    MAC_SEC_CON_P2f = 1085,
    MAC_SEC_CON_P20f = 1086,
    MAC_SEC_CON_P21f = 1087,
    MAC_SEC_CON_P22f = 1088,
    MAC_SEC_CON_P23f = 1089,
    MAC_SEC_CON_P3f = 1090,
    MAC_SEC_CON_P4f = 1091,
    MAC_SEC_CON_P5f = 1092,
    MAC_SEC_CON_P52_32f = 1093,
    MAC_SEC_CON_P6f = 1094,
    MAC_SEC_CON_P7f = 1095,
    MAC_SEC_CON_P8f = 1096,
    MAC_SEC_CON_P9f = 1097,
    MAC_VLAN_MBISTERRf = 1098,
    MANCHESTER_CODE_ERRf = 1099,
    MANUAL_SPD_0f = 1100,
    MANUAL_SPD_1f = 1101,
    MARL_PBMP_IDXf = 1102,
    MAST_SLV_CONG_ENf = 1103,
    MAST_SLV_CONG_FAULTf = 1104,
    MAST_SLV_CONG_STSf = 1105,
    MAST_SLV_CONG_VALUEf = 1106,
    MAXBUF_REMAPf = 1107,
    MAX_AV_PKT_SZf = 1108,
    MAX_ICMPV4_SIZEf = 1109,
    MAX_ICMPV6_SIZEf = 1110,
    MAX_RX_LIMITf = 1111,
    MAX_SIZEf = 1112,
    MBISTDONEf = 1113,
    MCAST_SUP1_RSRVf = 1114,
    MCRO_SLOT_PRDf = 1115,
    MC_DLF_FWDf = 1116,
    MC_FWD_ENf = 1117,
    MDC_TIMING_ENHf = 1118,
    MDIO_PHY_SELf = 1119,
    MDIX_DISf = 1120,
    MDI_CROS_STATEf = 1121,
    MEMADR_RSRV0f = 1122,
    MEMADR_RSRV1f = 1123,
    MEMFREQf = 1124,
    MEMSELf = 1125,
    MEM_ADRf = 1126,
    MEM_DATf = 1127,
    MEM_DATAf = 1128,
    MEM_DAT_VIDf = 1129,
    MEM_REQf = 1130,
    MEM_RWf = 1131,
    MEM_STDNf = 1132,
    MEM_TYPEf = 1133,
    MESSAGE_PAGEf = 1134,
    MES_PAGEf = 1135,
    MF_PRE_SUPf = 1136,
    MIB_PRIQ_SELf = 1137,
    MIB_QOS_MON_SELf = 1138,
    MIB_RAM_ERRf = 1139,
    MIB_SEL_P0f = 1140,
    MIB_SEL_P1f = 1141,
    MIB_SEL_P10f = 1142,
    MIB_SEL_P11f = 1143,
    MIB_SEL_P12f = 1144,
    MIB_SEL_P13f = 1145,
    MIB_SEL_P14f = 1146,
    MIB_SEL_P15f = 1147,
    MIB_SEL_P16f = 1148,
    MIB_SEL_P2f = 1149,
    MIB_SEL_P3f = 1150,
    MIB_SEL_P4f = 1151,
    MIB_SEL_P5f = 1152,
    MIB_SEL_P6f = 1153,
    MIB_SEL_P7f = 1154,
    MIB_SEL_P8f = 1155,
    MIB_SEL_P9f = 1156,
    MID_AVAILf = 1157,
    MID_CRCf = 1158,
    MID_PORTMUNf = 1159,
    MID_PORTNUMf = 1160,
    MID_SAf = 1161,
    MII_ADDRf = 1162,
    MII_DUMP_FWDGf = 1163,
    MII_FDXf = 1164,
    MII_LINKf = 1165,
    MII_MISTP_STATEf = 1166,
    MII_PAUSE_ENf = 1167,
    MII_SPDf = 1168,
    MII_SW_ORf = 1169,
    MII_TXDROPf = 1170,
    MIN_TCP_HDR_SZf = 1171,
    MIRf = 1172,
    MIRCAPCTL_RSRV0f = 1173,
    MIRROR_Rf = 1174,
    MIRX_BC_ENf = 1175,
    MIRX_DISf = 1176,
    MIRX_MC_ENf = 1177,
    MIRX_UC_ENf = 1178,
    MIR_ENf = 1179,
    MISTP_STATEf = 1180,
    MITX_DISf = 1181,
    MLD_QRY_ENf = 1182,
    MLD_QRY_FWD_MODEf = 1183,
    MLD_RPTDONE_ENf = 1184,
    MLD_RPTDONE_FWD_MODEf = 1185,
    MLF_FM_ENf = 1186,
    MLF_FWD_MAPf = 1187,
    MLF_IMPC_FWD_MAPf = 1188,
    MLF_IPMC_FWD_MAPf = 1189,
    MLT3_CODE_ERR_DETf = 1190,
    MLT3_ERR_DETf = 1191,
    MNSTR_RSRV0f = 1192,
    MODELf = 1193,
    MODELIDf = 1194,
    MODE_8021Xf = 1195,
    MODE_HQ_PREEMPTf = 1196,
    MONITORED_TXQ_CNTf = 1197,
    MON_FLOWCONf = 1198,
    MON_TXQ_CNTf = 1199,
    MPADDR_ENf = 1200,
    MPORT0_TS_ENf = 1201,
    MPORT_ADDRf = 1202,
    MPORT_ADDR_ENf = 1203,
    MPORT_CTRL0f = 1204,
    MPORT_CTRL1f = 1205,
    MPORT_CTRL2f = 1206,
    MPORT_CTRL3f = 1207,
    MPORT_CTRL4f = 1208,
    MPORT_CTRL5f = 1209,
    MPORT_E_TYPEf = 1210,
    MR_EMOVE_FAULTf = 1211,
    MR_FDf = 1212,
    MR_HDf = 1213,
    MR_LP_ADV_ABILITYf = 1214,
    MR_MAIN_RESETf = 1215,
    MR_PAGE_RXf = 1216,
    MSPD_IDf = 1217,
    MSPT_IDf = 1218,
    MSPT_INDEXf = 1219,
    MSP_TREE_PORT0f = 1220,
    MSP_TREE_PORT1f = 1221,
    MSP_TREE_PORT10f = 1222,
    MSP_TREE_PORT11f = 1223,
    MSP_TREE_PORT12f = 1224,
    MSP_TREE_PORT13f = 1225,
    MSP_TREE_PORT14f = 1226,
    MSP_TREE_PORT15f = 1227,
    MSP_TREE_PORT16f = 1228,
    MSP_TREE_PORT17f = 1229,
    MSP_TREE_PORT18f = 1230,
    MSP_TREE_PORT19f = 1231,
    MSP_TREE_PORT2f = 1232,
    MSP_TREE_PORT20f = 1233,
    MSP_TREE_PORT21f = 1234,
    MSP_TREE_PORT22f = 1235,
    MSP_TREE_PORT23f = 1236,
    MSP_TREE_PORT24f = 1237,
    MSP_TREE_PORT25f = 1238,
    MSP_TREE_PORT26f = 1239,
    MSP_TREE_PORT27f = 1240,
    MSP_TREE_PORT28f = 1241,
    MSP_TREE_PORT29f = 1242,
    MSP_TREE_PORT3f = 1243,
    MSP_TREE_PORT30f = 1244,
    MSP_TREE_PORT31f = 1245,
    MSP_TREE_PORT32f = 1246,
    MSP_TREE_PORT33f = 1247,
    MSP_TREE_PORT34f = 1248,
    MSP_TREE_PORT35f = 1249,
    MSP_TREE_PORT36f = 1250,
    MSP_TREE_PORT37f = 1251,
    MSP_TREE_PORT38f = 1252,
    MSP_TREE_PORT39f = 1253,
    MSP_TREE_PORT4f = 1254,
    MSP_TREE_PORT40f = 1255,
    MSP_TREE_PORT41f = 1256,
    MSP_TREE_PORT42f = 1257,
    MSP_TREE_PORT43f = 1258,
    MSP_TREE_PORT44f = 1259,
    MSP_TREE_PORT45f = 1260,
    MSP_TREE_PORT46f = 1261,
    MSP_TREE_PORT47f = 1262,
    MSP_TREE_PORT48f = 1263,
    MSP_TREE_PORT49f = 1264,
    MSP_TREE_PORT5f = 1265,
    MSP_TREE_PORT50f = 1266,
    MSP_TREE_PORT51f = 1267,
    MSP_TREE_PORT52f = 1268,
    MSP_TREE_PORT6f = 1269,
    MSP_TREE_PORT7f = 1270,
    MSP_TREE_PORT8f = 1271,
    MSP_TREE_PORT9f = 1272,
    MST_TAB_RSRVf = 1273,
    MUL_LOOKUP_FAIL_FRW_MAPf = 1274,
    MU_REMAP_PRIf = 1275,
    M_MODEf = 1276,
    M_TOS_000f = 1277,
    M_TOS_001f = 1278,
    M_TOS_010f = 1279,
    M_TOS_011f = 1280,
    M_TOS_100f = 1281,
    M_TOS_101f = 1282,
    M_TOS_110f = 1283,
    M_TOS_111f = 1284,
    NEW_ARL_DISABLEf = 1285,
    NEW_COSf = 1286,
    NEW_COS_IMPf = 1287,
    NEW_DEST_IBf = 1288,
    NEW_DEST_OBf = 1289,
    NEW_DEST_PORT_OBf = 1290,
    NEW_DSCP_IBf = 1291,
    NEW_DSCP_OBf = 1292,
    NEW_FLOW_INDEXf = 1293,
    NEW_FWD_IBf = 1294,
    NEW_FWD_OBf = 1295,
    NEW_PCPf = 1296,
    NEW_TCf = 1297,
    NEW_TC_IBf = 1298,
    NEW_TC_OBf = 1299,
    NEW_TOS_DSCP_IBf = 1300,
    NEW_TOS_DSCP_OBf = 1301,
    NEW_VID_Rf = 1302,
    NEXT_PAGEf = 1303,
    NEXT_PAGE_ABIf = 1304,
    NEXT_PAGE_ABLEf = 1305,
    NOBLKCDf = 1306,
    NON_FIRST_FRAGf = 1307,
    NOT2RELEASEf = 1308,
    NULL_SCAN_DROP_ENf = 1309,
    ODD_PBMPf = 1310,
    ODD_VALIDf = 1311,
    OE_PHY_LEDf = 1312,
    OFFSET_Af = 1313,
    OFFSET_Bf = 1314,
    OFFSET_Cf = 1315,
    OFFSET_Df = 1316,
    OFFSET_Ef = 1317,
    OPf = 1318,
    OPCODE_Rf = 1319,
    OPT_UTAG_LENf = 1320,
    OP_SELf = 1321,
    OP_STR_DONEf = 1322,
    OR_RMON_RCVf = 1323,
    OSC_XTAL_SELf = 1324,
    OTP_CPU_IF_ENf = 1325,
    OTP_DEBUG_MODE_Rf = 1326,
    OTP_PROG_EN_Rf = 1327,
    OUI_HIf = 1328,
    OUI_LOWf = 1329,
    OUTBAND_CNTf = 1330,
    OUTER_OPf = 1331,
    OUTER_VIDf = 1332,
    OUTRANGEERR_DISCARDf = 1333,
    OUT_BAND_CNTf = 1334,
    OUT_DIV_ENf = 1335,
    OUT_MIR_DIVf = 1336,
    OUT_MIR_FLTRf = 1337,
    OUT_MIR_MACf = 1338,
    OUT_MIR_MSKf = 1339,
    OVST_Bf = 1340,
    OV_PAUSE_ONf = 1341,
    P8021_FM_CTRLf = 1342,
    PAGE_RECf = 1343,
    PARALLEL_DET_FAULTf = 1344,
    PARTIAL_MCAST_PBMPf = 1345,
    PAR_DET_FAILf = 1346,
    PAR_DROP_ENf = 1347,
    PASS_ARPf = 1348,
    PASS_BPDU_REVMCASTf = 1349,
    PATT_GEN_ACTf = 1350,
    PATT_GEN_FSMf = 1351,
    PAUSE_CAPf = 1352,
    PAUSE_HISf = 1353,
    PAUSE_HISTf = 1354,
    PAUSE_HIS_1f = 1355,
    PAUSE_HIS_2f = 1356,
    PAUSE_IGNORE_DAf = 1357,
    PAUSE_IGNORE_ETHERTYPEf = 1358,
    PAUSE_QUANTAf = 1359,
    PAUSE_Rf = 1360,
    PAUSE_STSf = 1361,
    PAUSE_STS_G0f = 1362,
    PAUSE_STS_G1f = 1363,
    PAUSE_STS_G2f = 1364,
    PAUSE_STS_G3f = 1365,
    PAUSE_STS_IMPf = 1366,
    PBMP_Rf = 1367,
    PB_TMf = 1368,
    PCPf = 1369,
    PCP_FOR_RV0_TC0f = 1370,
    PCP_FOR_RV0_TC1f = 1371,
    PCP_FOR_RV0_TC2f = 1372,
    PCP_FOR_RV0_TC3f = 1373,
    PCP_FOR_RV0_TC4f = 1374,
    PCP_FOR_RV0_TC5f = 1375,
    PCP_FOR_RV0_TC6f = 1376,
    PCP_FOR_RV0_TC7f = 1377,
    PCP_FOR_RV1_TC0f = 1378,
    PCP_FOR_RV1_TC1f = 1379,
    PCP_FOR_RV1_TC2f = 1380,
    PCP_FOR_RV1_TC3f = 1381,
    PCP_FOR_RV1_TC4f = 1382,
    PCP_FOR_RV1_TC5f = 1383,
    PCP_FOR_RV1_TC6f = 1384,
    PCP_FOR_RV1_TC7f = 1385,
    PCP_FOR_TC0f = 1386,
    PCP_FOR_TC1f = 1387,
    PCP_FOR_TC2f = 1388,
    PCP_FOR_TC3f = 1389,
    PCP_FOR_TC4f = 1390,
    PCP_FOR_TC5f = 1391,
    PCP_FOR_TC6f = 1392,
    PCP_FOR_TC7f = 1393,
    PCP_RMK_ENf = 1394,
    PEAK_RXBCNTf = 1395,
    PEAK_RXBUFFER_CNTf = 1396,
    PEAK_RXBYTE_CNTf = 1397,
    PEAK_TOTAL_USEf = 1398,
    PEAK_TOTAL_USEDf = 1399,
    PEAK_TXBCNTf = 1400,
    PEAK_TXQ_CNTf = 1401,
    PHT_POLL_DISf = 1402,
    PHYSCAN_ERRf = 1403,
    PHY_ADDR_INCf = 1404,
    PHY_LED_FUNC0f = 1405,
    PHY_LED_FUNC1f = 1406,
    PHY_POLL_DISf = 1407,
    PHY_PWR_DOWN_MODEf = 1408,
    PHY_SCAN_ENf = 1409,
    PHY_START_ADDRf = 1410,
    PHY_TEST_MODEf = 1411,
    PKT_MSK0f = 1412,
    PKT_MSK1f = 1413,
    PKT_SIZEf = 1414,
    PK_DROP_CNTf = 1415,
    PLL_SW_RSTf = 1416,
    PLL_TEST_CTRLf = 1417,
    PLL_TEST_ENf = 1418,
    PLL_TEST_SELf = 1419,
    PLL_VCO_RNGf = 1420,
    PL_PAGE_RECf = 1421,
    POLARITYf = 1422,
    PORT0_PHY_ADDRf = 1423,
    PORT0_PWR_DOWNf = 1424,
    PORTBMPf = 1425,
    PORTID_Rf = 1426,
    PORTVEC_RSRV0f = 1427,
    PORTX_PWR_DOWNf = 1428,
    PORT_BLOCKf = 1429,
    PORT_EGCTL_RSRV1f = 1430,
    PORT_EGRESS_ENf = 1431,
    PORT_ERC_CON_RSRV1f = 1432,
    PORT_ERC_CON_RSRV2f = 1433,
    PORT_IDf = 1434,
    PORT_IRC_CON_RSRV2f = 1435,
    PORT_NUM_Rf = 1436,
    PORT_QOS_ENf = 1437,
    PORT_SELf = 1438,
    PORT_SPDf = 1439,
    PORT_VCTRf = 1440,
    PORT_VLAN_RSRV1f = 1441,
    PRBS_ENf = 1442,
    PRBS_ERRf = 1443,
    PRBS_ERR_CLRf = 1444,
    PRBS_ERR_P25f = 1445,
    PRBS_ERR_P26f = 1446,
    PRBS_ERR_P49f = 1447,
    PRBS_ERR_P50f = 1448,
    PRBS_ERR_STSf = 1449,
    PRBS_LOCKf = 1450,
    PRBS_LOST_LCKf = 1451,
    PRBS_ORDERf = 1452,
    PRBS_POLYNOMIALf = 1453,
    PRESV_NON1Qf = 1454,
    PRIORITY_Rf = 1455,
    PRITAG_000f = 1456,
    PRITAG_001f = 1457,
    PRITAG_010f = 1458,
    PRITAG_011f = 1459,
    PRITAG_100f = 1460,
    PRITAG_101f = 1461,
    PRITAG_110f = 1462,
    PRITAG_111f = 1463,
    PRI_DSCP_000000f = 1464,
    PRI_DSCP_000001f = 1465,
    PRI_DSCP_000010f = 1466,
    PRI_DSCP_000011f = 1467,
    PRI_DSCP_000100f = 1468,
    PRI_DSCP_000101f = 1469,
    PRI_DSCP_000110f = 1470,
    PRI_DSCP_000111f = 1471,
    PRI_DSCP_001000f = 1472,
    PRI_DSCP_001001f = 1473,
    PRI_DSCP_001010f = 1474,
    PRI_DSCP_001011f = 1475,
    PRI_DSCP_001100f = 1476,
    PRI_DSCP_001101f = 1477,
    PRI_DSCP_001110f = 1478,
    PRI_DSCP_001111f = 1479,
    PRI_DSCP_010000f = 1480,
    PRI_DSCP_010001f = 1481,
    PRI_DSCP_010010f = 1482,
    PRI_DSCP_010011f = 1483,
    PRI_DSCP_010100f = 1484,
    PRI_DSCP_010101f = 1485,
    PRI_DSCP_010110f = 1486,
    PRI_DSCP_010111f = 1487,
    PRI_DSCP_011000f = 1488,
    PRI_DSCP_011001f = 1489,
    PRI_DSCP_011010f = 1490,
    PRI_DSCP_011011f = 1491,
    PRI_DSCP_011100f = 1492,
    PRI_DSCP_011101f = 1493,
    PRI_DSCP_011110f = 1494,
    PRI_DSCP_011111f = 1495,
    PRI_DSCP_100000f = 1496,
    PRI_DSCP_100001f = 1497,
    PRI_DSCP_100010f = 1498,
    PRI_DSCP_100011f = 1499,
    PRI_DSCP_100100f = 1500,
    PRI_DSCP_100101f = 1501,
    PRI_DSCP_100110f = 1502,
    PRI_DSCP_100111f = 1503,
    PRI_DSCP_101000f = 1504,
    PRI_DSCP_101001f = 1505,
    PRI_DSCP_101010f = 1506,
    PRI_DSCP_101011f = 1507,
    PRI_DSCP_101100f = 1508,
    PRI_DSCP_101101f = 1509,
    PRI_DSCP_101110f = 1510,
    PRI_DSCP_101111f = 1511,
    PRI_DSCP_110000f = 1512,
    PRI_DSCP_110001f = 1513,
    PRI_DSCP_110010f = 1514,
    PRI_DSCP_110011f = 1515,
    PRI_DSCP_110100f = 1516,
    PRI_DSCP_110101f = 1517,
    PRI_DSCP_110110f = 1518,
    PRI_DSCP_110111f = 1519,
    PRI_DSCP_111000f = 1520,
    PRI_DSCP_111001f = 1521,
    PRI_DSCP_111010f = 1522,
    PRI_DSCP_111011f = 1523,
    PRI_DSCP_111100f = 1524,
    PRI_DSCP_111101f = 1525,
    PRI_DSCP_111110f = 1526,
    PRI_DSCP_111111f = 1527,
    PRI_EXCEPTf = 1528,
    PRI_MAP_IBf = 1529,
    PRI_MAP_OBf = 1530,
    PRI_MIRRORf = 1531,
    PRI_PMASKf = 1532,
    PRI_PROTOCOL_SNOOPf = 1533,
    PRI_PROTOCOL_TERMf = 1534,
    PRI_Rf = 1535,
    PRI_SA_LEARNf = 1536,
    PRI_SWITCHf = 1537,
    PROBE_SYSCLKf = 1538,
    PROG_BLOCKED_Rf = 1539,
    PROTECTED_PORT_SELECTf = 1540,
    PROTECTED_RESERVEDf = 1541,
    PROTOCOL2VLAN_CTLf = 1542,
    PROTOCOL_SELf = 1543,
    PRS_FIFO_DBG_CTRLf = 1544,
    PRS_FIFO_DBG_DATAf = 1545,
    PRT000_TO_QIDf = 1546,
    PRT001_TO_QIDf = 1547,
    PRT010_TO_QIDf = 1548,
    PRT011_TO_QIDf = 1549,
    PRT100_TO_QIDf = 1550,
    PRT101_TO_QIDf = 1551,
    PRT110_TO_QIDf = 1552,
    PRT111_TO_QIDf = 1553,
    PRTC_SNOOPf = 1554,
    PRTC_TRMNTf = 1555,
    PRT_LINKf = 1556,
    PR_DUPLEXf = 1557,
    PR_ERRf = 1558,
    PR_RX_PS_ENf = 1559,
    PR_TX_PS_ENf = 1560,
    PTRY_LMT_DISf = 1561,
    PT_EAV_LNK_STATUSf = 1562,
    PWR_DOWNf = 1563,
    PWR_DOWN_RESERVEDf = 1564,
    Q0_QUOTA_SIZEf = 1565,
    Q1_QUOTA_SIZEf = 1566,
    Q2_QUOTA_SIZEf = 1567,
    Q3_QUOTA_SIZEf = 1568,
    Q8021_FM_CTRLf = 1569,
    QOS_1P_ENf = 1570,
    QOS_ENf = 1571,
    QOS_EN_DIFFSERVf = 1572,
    QOS_FC_OFFf = 1573,
    QOS_LAYER_SELf = 1574,
    QOS_MODEf = 1575,
    QOS_PRIORITY_CTRLf = 1576,
    QOS_RSRV_QUOTA_OPTf = 1577,
    QOS_TOS_DIFF_ENf = 1578,
    QOS_TX_DEBUGf = 1579,
    QUEUE_CONG_MAPf = 1580,
    QUEUE_TH_SELf = 1581,
    RAM_SELf = 1582,
    RARP_ENf = 1583,
    RATE_INDEXf = 1584,
    RATE_METER_ENf = 1585,
    RATE_REFRESH_ENf = 1586,
    RATE_TYPE0f = 1587,
    RATE_TYPE1f = 1588,
    RAT_MBISTERRf = 1589,
    RCC0f = 1590,
    RCC1f = 1591,
    RCC2f = 1592,
    RCC3f = 1593,
    RCM_PORTf = 1594,
    RCM_RWf = 1595,
    RCM_RW_STRTDNf = 1596,
    RD_STSf = 1597,
    REASON_CODEf = 1598,
    REC_ERR_CNTf = 1599,
    REC_ERR_COUNTERf = 1600,
    REC_ERR_DETf = 1601,
    REDIRECT_EN_IBf = 1602,
    REDIRECT_EN_OBf = 1603,
    REF_CAPf = 1604,
    REF_CNT0f = 1605,
    REF_CNT1f = 1606,
    REF_CNTSf = 1607,
    REF_CNT_Rf = 1608,
    REF_UNITf = 1609,
    REMAPf = 1610,
    REMOTE_FAULT_Rf = 1611,
    REMOTE_LPBKf = 1612,
    REMOTE_REC_NOTOK_CNTf = 1613,
    REMOTE_REC_STSf = 1614,
    REPEATER_DTEf = 1615,
    RERVEDf = 1616,
    RESERVED0_Rf = 1617,
    RESERVED1_Rf = 1618,
    RESERVED2Rf = 1619,
    RESERVED2_Rf = 1620,
    RESERVED3Rf = 1621,
    RESERVED3_Rf = 1622,
    RESERVED_0Rf = 1623,
    RESERVED_1Rf = 1624,
    RESERVED_2Rf = 1625,
    RESERVED_3Rf = 1626,
    RESERVED_4Rf = 1627,
    RESERVED_Af = 1628,
    RESERVED_ARf = 1629,
    RESERVED_Bf = 1630,
    RESERVED_BRf = 1631,
    RESERVED_Cf = 1632,
    RESERVED_CRf = 1633,
    RESERVED_Df = 1634,
    RESERVED_DRf = 1635,
    RESERVED_Ef = 1636,
    RESERVED_ERf = 1637,
    RESERVED_Rf = 1638,
    RESERVERDf = 1639,
    RESERVER_0f = 1640,
    RESERVER_1f = 1641,
    RESERVE_BLANCEf = 1642,
    RESET_EVTf = 1643,
    RESET_Rf = 1644,
    RESTART_ANf = 1645,
    RESV1f = 1646,
    RESV2f = 1647,
    RESV3f = 1648,
    RESVDf = 1649,
    RESV_CTRLf = 1650,
    RESV_MCAST_FLOODf = 1651,
    RESV_TECHf = 1652,
    REVID_Rf = 1653,
    REVISIONf = 1654,
    REV_PHASEf = 1655,
    RE_ANf = 1656,
    RE_MAPf = 1657,
    RFSHCNTf = 1658,
    RFSHUNITf = 1659,
    RGMIIDLL_RXC_BYPASSf = 1660,
    RGMII_DLL_IQQDf = 1661,
    RGMII_DLL_RXC_BYPASSf = 1662,
    RGMII_RX2NS_DELAYf = 1663,
    RGMII_RX_2NS_DLYf = 1664,
    RGMII_TX_2NS_DLYf = 1665,
    RMII_OUTOFBAND_ENf = 1666,
    RM_Rf = 1667,
    ROAMING_OPTf = 1668,
    RSRVf = 1669,
    RSRV1f = 1670,
    RST_ARLf = 1671,
    RST_CHIPf = 1672,
    RST_ERC_MEMf = 1673,
    RST_FLOW2VLANf = 1674,
    RST_IPMCf = 1675,
    RST_IRC_MEMf = 1676,
    RST_MAC2VLANf = 1677,
    RST_MIB_CNTf = 1678,
    RST_MSPTf = 1679,
    RST_PROTOCOL2VLANf = 1680,
    RST_SCRAMBLERf = 1681,
    RST_SWITCHf = 1682,
    RST_VLAN2VLANf = 1683,
    RST_VTf = 1684,
    RTRY_LMT_DISf = 1685,
    RUDI_Cf = 1686,
    RUDI_If = 1687,
    RUDI_INVALIDf = 1688,
    RUNOFFf = 1689,
    RUN_OFFf = 1690,
    RUN_PATT_GENf = 1691,
    RVS_MII_ENf = 1692,
    RW_CTRLf = 1693,
    RXBASE_HYST_BUFNUMf = 1694,
    RXBASE_RESV_BUFNUMf = 1695,
    RXBPDU_ENf = 1696,
    RXBUF_ERR_HISf = 1697,
    RXBUF_ERR_HIS_1f = 1698,
    RXBUF_ERR_HIS_2f = 1699,
    RXFCON_PAUSE_THf = 1700,
    RXFIFO_ERR_DETf = 1701,
    RXFLOW_CNTLf = 1702,
    RXFLOW_STATf = 1703,
    RXPAUSE_HISf = 1704,
    RXPAUSE_HIS_1f = 1705,
    RXPAUSE_HIS_2f = 1706,
    RXPAUSE_STSf = 1707,
    RX_BCST_ENf = 1708,
    RX_DISf = 1709,
    RX_ERR_DETf = 1710,
    RX_HYST_THRSf = 1711,
    RX_MCST_ENf = 1712,
    RX_PAUSE_CAPf = 1713,
    RX_PAUSE_PASSf = 1714,
    RX_PORT_HUNG_INDICATORf = 1715,
    RX_QUEUE_TIMINGf = 1716,
    RX_SLATENCY_ENf = 1717,
    RX_UCST_ENf = 1718,
    R_AN_STA_LOWERf = 1719,
    R_AN_STA_UPPERf = 1720,
    R_TOS_000f = 1721,
    R_TOS_001f = 1722,
    R_TOS_010f = 1723,
    R_TOS_011f = 1724,
    R_TOS_100f = 1725,
    R_TOS_101f = 1726,
    R_TOS_110f = 1727,
    R_TOS_111f = 1728,
    SAMEIPADDRf = 1729,
    SAMEL4PORTf = 1730,
    SAM_Rf = 1731,
    SA_LRNf = 1732,
    SA_MOVE_DROPf = 1733,
    SA_VIO_OPTf = 1734,
    SCAN_TIMEOUR_ERRf = 1735,
    SCAN_TIMEOUTf = 1736,
    SCAN_TIMEOUT_ERRf = 1737,
    SCHEDULE_SELECTf = 1738,
    SC_N_IDf = 1739,
    SD_SIGNALf = 1740,
    SEARCH_OPTIONf = 1741,
    SEC_DPMSK_RSRV0f = 1742,
    SEC_DP_MSKf = 1743,
    SEC_RAM_ERRf = 1744,
    SEC_SPMSK_RSRV0f = 1745,
    SEC_SP_MSKf = 1746,
    SEED_Rf = 1747,
    SEL_PATT_DATEf = 1748,
    SEL_REC_CNTf = 1749,
    SERCH_STSf = 1750,
    SERDES_BER_CNTf = 1751,
    SERDES_DEFAULTf = 1752,
    SERVER_0f = 1753,
    SERVER_1f = 1754,
    SGMII_CRC16f = 1755,
    SGMII_CRC16_CLR_Nf = 1756,
    SGMII_ENf = 1757,
    SGMII_MODEf = 1758,
    SGMII_MODE_CHf = 1759,
    SGMII_MST_MODEf = 1760,
    SGMII_RESTART_ANf = 1761,
    SGMII_SEL_MISf = 1762,
    SGMII_STA_CLR_Nf = 1763,
    SG_AN_DISf = 1764,
    SG_AN_ENDf = 1765,
    SG_AN_ERRf = 1766,
    SG_MAC_ACKf = 1767,
    SHADOW_REGf = 1768,
    SHORT_IP_DROP_ENf = 1769,
    SIGNAL_DET_DISf = 1770,
    SIGN_DET_CHf = 1771,
    SIGN_DET_INf = 1772,
    SIGN_DET_OUTf = 1773,
    SING_BYPASSf = 1774,
    SIN_FINSCAN_DROP_ENf = 1775,
    SKIP_CRCf = 1776,
    SKIP_SRAMBISTf = 1777,
    SLICE0_PRIf = 1778,
    SLICE1_PRIf = 1779,
    SLICE2_PRIf = 1780,
    SLICEIDf = 1781,
    SLICE_SEL_MAPf = 1782,
    SLOT_ADJf = 1783,
    SLOT_ADJ_PRDf = 1784,
    SLOT_NUMf = 1785,
    SMALLf = 1786,
    SMALLRUNOFFf = 1787,
    SMIR_CAP_CHIPf = 1788,
    SMIR_CAP_PORTf = 1789,
    SMURF_DROP_ENf = 1790,
    SNAPSHOT_MIRRORf = 1791,
    SNAPSHOT_PORTf = 1792,
    SNAPSHOT_STDONEf = 1793,
    SOFTWARE_RESETf = 1794,
    SPACEf = 1795,
    SPARE_Rf = 1796,
    SPARE_RSEV0f = 1797,
    SPARE_RSEV1f = 1798,
    SPARE_RSEV2f = 1799,
    SPCIAL_RSRV0f = 1800,
    SPD_SEL_LSBf = 1801,
    SPD_SEL_MSBf = 1802,
    SPECI_FWD_MAP_CHKf = 1803,
    SPECI_UNTAG_MAP_CHKf = 1804,
    SPEED_Rf = 1805,
    SPEED_STSf = 1806,
    SPTAGGEDf = 1807,
    SPTAGT_RSRV0f = 1808,
    SPT_AGE_ENf = 1809,
    SPT_STA0f = 1810,
    SPT_STA1f = 1811,
    SPT_STA2f = 1812,
    SPT_STA3f = 1813,
    SPT_STA4f = 1814,
    SPT_STA5f = 1815,
    SPT_STA6f = 1816,
    SPT_STA7f = 1817,
    SPT_STA8f = 1818,
    SPT_STA_P0f = 1819,
    SPT_STA_P1f = 1820,
    SPT_STA_P10f = 1821,
    SPT_STA_P11f = 1822,
    SPT_STA_P12f = 1823,
    SPT_STA_P13f = 1824,
    SPT_STA_P14f = 1825,
    SPT_STA_P15f = 1826,
    SPT_STA_P16f = 1827,
    SPT_STA_P2f = 1828,
    SPT_STA_P3f = 1829,
    SPT_STA_P4f = 1830,
    SPT_STA_P5f = 1831,
    SPT_STA_P6f = 1832,
    SPT_STA_P7f = 1833,
    SPT_STA_P8f = 1834,
    SPT_STA_P9f = 1835,
    SPVIDf = 1836,
    SRCH_ADRf = 1837,
    SRC_ADDR_CHANGEf = 1838,
    SRC_Pf = 1839,
    SRC_PMAPf = 1840,
    SSAPf = 1841,
    START_DONEf = 1842,
    START_Rf = 1843,
    STATICf = 1844,
    STATIC_MAC_NOf = 1845,
    STAT_STOP_CNTf = 1846,
    STA_TMf = 1847,
    STD_OVSZ_DROPf = 1848,
    STP_BYPf = 1849,
    STP_STSf = 1850,
    STRAP_STSf = 1851,
    STRAP_VALUE_VECTORf = 1852,
    STRICT_SFD_DETECTf = 1853,
    STS_MBISTERRf = 1854,
    SW_ENFDFLOWf = 1855,
    SW_FLDf = 1856,
    SW_FLOE_CON_ENf = 1857,
    SW_FLOW_CONf = 1858,
    SW_FWDG_ENf = 1859,
    SW_FWDG_MODEf = 1860,
    SW_LEARN_CNTLf = 1861,
    SW_ORDf = 1862,
    SW_OVERRIDE_Rf = 1863,
    SW_SA_CNT_RSTf = 1864,
    SW_STKYf = 1865,
    SYNC_STS_FAILf = 1866,
    SYNC_STS_OKf = 1867,
    SYN_WITH_SP_LT1024_DROP_ENf = 1868,
    SYSFREQf = 1869,
    SYSFREQ0f = 1870,
    S_TAGf = 1871,
    S_TAGGEDf = 1872,
    TABEL_RW_CLRf = 1873,
    TABLE_DATA0f = 1874,
    TABLE_DATA1f = 1875,
    TABLE_DATA2f = 1876,
    TABLE_INDEXf = 1877,
    TAB_INDEXf = 1878,
    TAB_RWf = 1879,
    TAG000_PRI_MAPf = 1880,
    TAG001_PRI_MAPf = 1881,
    TAG010_PRI_MAPf = 1882,
    TAG011_PRI_MAPf = 1883,
    TAG100_PRI_MAPf = 1884,
    TAG101_PRI_MAPf = 1885,
    TAG110_PRI_MAPf = 1886,
    TAG111_PRI_MAPf = 1887,
    TAP_NUMf = 1888,
    TBI_ENf = 1889,
    TBI_LPBKf = 1890,
    TBL_ADDRf = 1891,
    TCAM0_SAMf = 1892,
    TCAM1_SAMf = 1893,
    TCAM2_SAMf = 1894,
    TCAM3_SAMf = 1895,
    TCAM_BISTERRf = 1896,
    TCAM_BIST_DONEf = 1897,
    TCAM_BIST_ENf = 1898,
    TCAM_BIST_SKIP_ERR_CNTf = 1899,
    TCAM_BIST_STATUSf = 1900,
    TCAM_BIST_STATUS_SELf = 1901,
    TCAM_DATAf = 1902,
    TCAM_HITf = 1903,
    TCAM_HIT_ADDRf = 1904,
    TCAM_MASKf = 1905,
    TCAM_RSTf = 1906,
    TCAM_SEL_Rf = 1907,
    TCAM_TEST_COMPAREf = 1908,
    TCAM_TMf = 1909,
    TCPHEADER_BIGICMP_CHKf = 1910,
    TCP_BLAT_DROP_ENf = 1911,
    TCP_FLAGf = 1912,
    TCP_FRAG_ERR_DROP_ENf = 1913,
    TCP_FRAMEf = 1914,
    TCP_HEADER_LENf = 1915,
    TCP_HEAD_LENf = 1916,
    TCP_NULL_SCAN_DROP_ENf = 1917,
    TCP_SEQUENCE_ZEROf = 1918,
    TCP_SHORT_HDR_DROP_ENf = 1919,
    TCP_SYNFIN_SCAN_DROP_ENf = 1920,
    TCP_SYN_ERR_DROP_ENf = 1921,
    TCP_UDP_VALIDf = 1922,
    TCP_VALIDf = 1923,
    TCP_XMASS_SCAN_DROP_ENf = 1924,
    TEST_8051_ENf = 1925,
    TEST_ENf = 1926,
    TEST_MODE_Rf = 1927,
    TEST_Rf = 1928,
    TICK_CNTRf = 1929,
    TIMING_SELf = 1930,
    TIM_SELf = 1931,
    TL_DROP_IMP_THf = 1932,
    TL_DROP_TH_Q1f = 1933,
    TL_DROP_TH_Q2f = 1934,
    TL_DROP_TH_Q3f = 1935,
    TL_HYST_TH_Q1f = 1936,
    TL_HYST_TH_Q2f = 1937,
    TL_HYST_TH_Q3f = 1938,
    TL_MC_DROP_IMP_THf = 1939,
    TL_PAUSE_IMP_THf = 1940,
    TL_PAUSE_TH_Q1f = 1941,
    TL_PAUSE_TH_Q2f = 1942,
    TL_PAUSE_TH_Q3f = 1943,
    TMIT_TXf = 1944,
    TM_ADJ_PRDf = 1945,
    TM_BASEf = 1946,
    TM_INCf = 1947,
    TOGGLEf = 1948,
    TOKEN_NUMf = 1949,
    TOS_DIFF_SELf = 1950,
    TOTAL_1QTH_DROPf = 1951,
    TOTAL_BC_DROP_THRESH_Q1f = 1952,
    TOTAL_BC_DROP_THRESH_Q2f = 1953,
    TOTAL_BC_DROP_THRESH_Q3f = 1954,
    TOTAL_DLF_DROP_THRESH_Q1f = 1955,
    TOTAL_DLF_DROP_THRESH_Q2f = 1956,
    TOTAL_DLF_DROP_THRESH_Q3f = 1957,
    TOTAL_INDV_BCSTTH_DROPf = 1958,
    TOTAL_INDV_DLFTH_DROPf = 1959,
    TOTAL_LQTH_DROPf = 1960,
    TOTAL_USEf = 1961,
    TRANSMIT_DISf = 1962,
    TRANSMIT_ERR_DETf = 1963,
    TRANS_PKT_TESTf = 1964,
    TRMIT_ERR_DETf = 1965,
    TRUNK_GRP0_RSRV0f = 1966,
    TRUNK_GRP0_RSRV1f = 1967,
    TRUNK_GRP1_RSRV0f = 1968,
    TRUNK_GRP1_RSRV1f = 1969,
    TRUNK_HANDLEf = 1970,
    TRUNK_PORT_MAPf = 1971,
    TRUNK_PORT_MAP0f = 1972,
    TRUNK_PORT_MAP1f = 1973,
    TRUNK_PORT_MAP2f = 1974,
    TRUNK_PORT_MAP3f = 1975,
    TRUNK_SEEDf = 1976,
    TRUST_CVLANf = 1977,
    TSRPT_PKT_ENf = 1978,
    TSTSELf = 1979,
    TST_ENf = 1980,
    TST_ENABLEf = 1981,
    TST_MODEf = 1982,
    TST_MON_MOD1f = 1983,
    TST_MON_MOD2f = 1984,
    TTL_RANGEf = 1985,
    TXDATA_1f = 1986,
    TXDATA_2f = 1987,
    TXDSC_ARLf = 1988,
    TXFIFO_ERR_DETf = 1989,
    TXFLOW_CNTLf = 1990,
    TXFLOW_HALF_MODEf = 1991,
    TXFLOW_STATf = 1992,
    TXPAUSE_HISf = 1993,
    TXPAUSE_HIS_1f = 1994,
    TXPAUSE_HIS_2f = 1995,
    TXPAUSE_STSf = 1996,
    TXQ_DROP_THRSf = 1997,
    TXQ_ERRf = 1998,
    TXQ_FULLTHf = 1999,
    TXQ_FULL_HISTf = 2000,
    TXQ_HYST_THRSf = 2001,
    TXQ_PAUSE_THRSf = 2002,
    TXQ_RAM_ERRf = 2003,
    TXQ_TMf = 2004,
    TXQ_TOTAL_DROP_THRSf = 2005,
    TXQ_TOTAL_HYST_THRSf = 2006,
    TXQ_TOTAL_PAUSE_THRSf = 2007,
    TXQ_TOTAL_RSRV_THRSf = 2008,
    TX_AMP_OVERRIDEf = 2009,
    TX_DISf = 2010,
    TX_ERRf = 2011,
    TX_ERR_DETf = 2012,
    TX_FIFO_ONf = 2013,
    TX_FIFO_RSTf = 2014,
    TX_FLOW_CNTLf = 2015,
    TX_PAUSE_CAPf = 2016,
    TX_PAUSE_PASSf = 2017,
    TX_PORT_HUNG_INDICATORf = 2018,
    TX_SLATENCY_ENf = 2019,
    T_TOS_000f = 2020,
    T_TOS_001f = 2021,
    T_TOS_010f = 2022,
    T_TOS_011f = 2023,
    T_TOS_100f = 2024,
    T_TOS_101f = 2025,
    T_TOS_110f = 2026,
    T_TOS_111f = 2027,
    UC_DROP_ENf = 2028,
    UC_FWD_ENf = 2029,
    UDF0f = 2030,
    UDF0_VLDf = 2031,
    UDF10_VLDf = 2032,
    UDF11_VLDf = 2033,
    UDF1_VLDf = 2034,
    UDF2f = 2035,
    UDF2_VLDf = 2036,
    UDF3Af = 2037,
    UDF3A_VLDf = 2038,
    UDF3Bf = 2039,
    UDF3B_VLDf = 2040,
    UDF3Cf = 2041,
    UDF3C_VLDf = 2042,
    UDF3_VLDf = 2043,
    UDF4Af = 2044,
    UDF4A_OFFSETf = 2045,
    UDF4A_VLDf = 2046,
    UDF4Bf = 2047,
    UDF4B_OFFSETf = 2048,
    UDF4B_VLDf = 2049,
    UDF4Cf = 2050,
    UDF4C_OFFSETf = 2051,
    UDF4C_VLDf = 2052,
    UDF4Df = 2053,
    UDF4D_VLDf = 2054,
    UDF4Ef = 2055,
    UDF4E_VLDf = 2056,
    UDF4_VLDf = 2057,
    UDF5Af = 2058,
    UDF5A_OFFSETf = 2059,
    UDF5A_VLDf = 2060,
    UDF5Bf = 2061,
    UDF5B_OFFSETf = 2062,
    UDF5B_VLDf = 2063,
    UDF5Cf = 2064,
    UDF5C_OFFSETf = 2065,
    UDF5C_VLDf = 2066,
    UDF5Df = 2067,
    UDF5D_OFFSETf = 2068,
    UDF5D_VLDf = 2069,
    UDF5Ef = 2070,
    UDF5E_OFFSETf = 2071,
    UDF5E_VLDf = 2072,
    UDF5_VLDf = 2073,
    UDF6_VLDf = 2074,
    UDF7_VLDf = 2075,
    UDF8_VLDf = 2076,
    UDF9_VLDf = 2077,
    UDFA0f = 2078,
    UDFA0_VLDf = 2079,
    UDFA1f = 2080,
    UDFA1_VLDf = 2081,
    UDFA2f = 2082,
    UDFA2_VLDf = 2083,
    UDFB0f = 2084,
    UDFB0_VLDf = 2085,
    UDFB1f = 2086,
    UDFB10f = 2087,
    UDFB10_VLDf = 2088,
    UDFB1_VLDf = 2089,
    UDFB2f = 2090,
    UDFB2_VLDf = 2091,
    UDFB3f = 2092,
    UDFB3_VLDf = 2093,
    UDFB4f = 2094,
    UDFB4_VLDf = 2095,
    UDFB5f = 2096,
    UDFB5_VLDf = 2097,
    UDFB6f = 2098,
    UDFB6_VLDf = 2099,
    UDFB7f = 2100,
    UDFB7_VLDf = 2101,
    UDFB8f = 2102,
    UDFB8_VLDf = 2103,
    UDFB9f = 2104,
    UDFB9_VLDf = 2105,
    UDFC0f = 2106,
    UDFC0_VLDf = 2107,
    UDFC1f = 2108,
    UDFC1_VLDf = 2109,
    UDFC2f = 2110,
    UDFC2_VLDf = 2111,
    UDFD0f = 2112,
    UDFD0_VLDf = 2113,
    UDFD1f = 2114,
    UDFD1_VLDf = 2115,
    UDFD2f = 2116,
    UDFD2_VLDf = 2117,
    UDFD3f = 2118,
    UDFD3_VLDf = 2119,
    UDFD4f = 2120,
    UDFD4_VLDf = 2121,
    UDFD5f = 2122,
    UDFD5_VLDf = 2123,
    UDFD6f = 2124,
    UDFD6_VLDf = 2125,
    UDFD7f = 2126,
    UDFD7_VLDf = 2127,
    UDF_A_OFFSETf = 2128,
    UDF_A_REFf = 2129,
    UDF_B_OFFSETf = 2130,
    UDF_B_REFf = 2131,
    UDF_C_OFFSETf = 2132,
    UDF_C_REFf = 2133,
    UDF_D_OFFSETf = 2134,
    UDF_D_REFf = 2135,
    UDF_N_A0f = 2136,
    UDF_N_A1f = 2137,
    UDF_N_A2f = 2138,
    UDF_N_A3f = 2139,
    UDF_N_A4f = 2140,
    UDF_N_A5f = 2141,
    UDF_N_A6f = 2142,
    UDF_N_A7f = 2143,
    UDF_N_A8f = 2144,
    UDF_N_B0f = 2145,
    UDF_N_B1f = 2146,
    UDF_N_B2f = 2147,
    UDF_N_B3f = 2148,
    UDF_N_B4f = 2149,
    UDF_N_B5f = 2150,
    UDF_N_B6f = 2151,
    UDF_N_B7f = 2152,
    UDF_N_B8f = 2153,
    UDF_N_C0f = 2154,
    UDF_N_C1f = 2155,
    UDF_N_C2f = 2156,
    UDF_N_C3f = 2157,
    UDF_N_C4f = 2158,
    UDF_N_C5f = 2159,
    UDF_N_C6f = 2160,
    UDF_N_C7f = 2161,
    UDF_N_C8f = 2162,
    UDF_N_D0f = 2163,
    UDF_N_D1f = 2164,
    UDF_N_D10f = 2165,
    UDF_N_D11f = 2166,
    UDF_N_D2f = 2167,
    UDF_N_D3f = 2168,
    UDF_N_D4f = 2169,
    UDF_N_D5f = 2170,
    UDF_N_D6f = 2171,
    UDF_N_D7f = 2172,
    UDF_N_D8f = 2173,
    UDF_N_D9f = 2174,
    UDF_OFFSETf = 2175,
    UDP_BLAT_DROP_ENf = 2176,
    UDP_PRI_IBf = 2177,
    UDP_PRI_OBf = 2178,
    UDP_VALIDf = 2179,
    ULF_FM_ENf = 2180,
    ULF_FWD_MAPf = 2181,
    ULF_FWD_RESERVEDf = 2182,
    UNI_LOOPUP_FAIL_FWD_MAPf = 2183,
    UNLCK_KEYf = 2184,
    UNTAG_MAPf = 2185,
    UNUSED_Rf = 2186,
    UN_REMAP_PRIf = 2187,
    UPD_PRI_IBf = 2188,
    UPD_PRI_OBf = 2189,
    USRVIDf = 2190,
    USR_CFIf = 2191,
    USR_PRIf = 2192,
    VALID_CNT_P0f = 2193,
    VALID_CNT_P1f = 2194,
    VALID_CNT_P2f = 2195,
    VALID_CNT_P3f = 2196,
    VALID_CNT_P4f = 2197,
    VALID_CNT_P5f = 2198,
    VALID_CNT_P6f = 2199,
    VALID_CNT_P7f = 2200,
    VALID_CNT_P8f = 2201,
    VALID_Rf = 2202,
    VALID_STATUSf = 2203,
    VCO_RANGE0f = 2204,
    VID_Rf = 2205,
    VLAIDf = 2206,
    VLAN2VLAN_CTLf = 2207,
    VLANTAGGEDf = 2208,
    VLAN_BYPf = 2209,
    VLAN_CTRL1_RSRV0f = 2210,
    VLAN_CTRL1_RSRV1f = 2211,
    VLAN_CTRL5_RSRV0f = 2212,
    VLAN_CTRL5_RSRV1f = 2213,
    VLAN_CTRL5_RSRV2f = 2214,
    VLAN_ENf = 2215,
    VLAN_HANDLEf = 2216,
    VLAN_LEARN_MODEf = 2217,
    VLAN_MAC_ENf = 2218,
    VLAN_MAC_HASH_SELf = 2219,
    VLAN_RANGEf = 2220,
    VL_TMf = 2221,
    VTBL_ADDR_INDEXf = 2222,
    VTBL_ERRf = 2223,
    WAN_PORT_RESERVEDf = 2224,
    WAN_SELECTf = 2225,
    WD_CLR_ENf = 2226,
    WEIGHTSf = 2227,
    WIRESPEED_DOWNGRADEf = 2228,
    WRALLPHYf = 2229,
    WRP_BUSY_Rf = 2230,
    WRP_CONTINUE_ON_FAILf = 2231,
    WRP_DATA_READY_Rf = 2232,
    WRP_DOUT_Rf = 2233,
    WRP_FAIL_Rf = 2234,
    WRP_PBYP_Rf = 2235,
    WRP_PCOUNT_Rf = 2236,
    WRP_PROG_SEL_Rf = 2237,
    WRP_SADBYP_Rf = 2238,
    WRP_TIME_MARGIN_Rf = 2239,
    WRP_VSEL_Rf = 2240,
    XCESS_ADDRf = 2241,
    XLEN_ENf = 2242,
    XMAS_SCAN_DROP_ENf = 2243,
    ZERO_COMMA_DETf = 2244,
    NUM_SOC_ROBO_FIELD = 2245
} soc_robo_field_t;

/* Some basic definitions */
#define SOC_ROBO_BLOCK_BP               20
#define SOC_ROBO_MEMOFS_BP              16
#define SOC_ROBO_REGIDX_BP              12

#define SOC_ROBO_PAGE_BP                8    /* for Robo Chip only */

/* Maximum values across all chips */
#define SOC_ROBO_NUM_SUPPORTED_CHIPS    13
#define SOC_ROBO_MAX_NUM_COS            4

/* defaults until maximized below */
#define SOC_ROBO_MAX_NUM_BLKS           0	/* max 16 */
#define SOC_ROBO_MAX_NUM_PORTS          0	/* max 53 */
#define SOC_ROBO_MAX_MEM_BYTES          0	/* max 48 */

#ifdef	BCM_5324_A0
#if	9 > SOC_ROBO_MAX_NUM_BLKS
#undef  SOC_ROBO_MAX_NUM_BLKS
#define SOC_ROBO_MAX_NUM_BLKS           9
#endif
#if	27 > SOC_ROBO_MAX_NUM_PORTS
#undef  SOC_ROBO_MAX_NUM_PORTS
#define SOC_ROBO_MAX_NUM_PORTS          27
#endif
#if	10 > SOC_ROBO_MAX_MEM_BYTES
#undef  SOC_ROBO_MAX_MEM_BYTES
#define SOC_ROBO_MAX_MEM_BYTES          10
#endif
#endif	/* BCM_5324_A0 */

#ifdef	BCM_5396_A0
#if	6 > SOC_ROBO_MAX_NUM_BLKS
#undef  SOC_ROBO_MAX_NUM_BLKS
#define SOC_ROBO_MAX_NUM_BLKS           6
#endif
#if	17 > SOC_ROBO_MAX_NUM_PORTS
#undef  SOC_ROBO_MAX_NUM_PORTS
#define SOC_ROBO_MAX_NUM_PORTS          17
#endif
#if	11 > SOC_ROBO_MAX_MEM_BYTES
#undef  SOC_ROBO_MAX_MEM_BYTES
#define SOC_ROBO_MAX_MEM_BYTES          11
#endif
#endif	/* BCM_5396_A0 */

#ifdef	BCM_5389_A0
#if	5 > SOC_ROBO_MAX_NUM_BLKS
#undef  SOC_ROBO_MAX_NUM_BLKS
#define SOC_ROBO_MAX_NUM_BLKS           5
#endif
#if	9 > SOC_ROBO_MAX_NUM_PORTS
#undef  SOC_ROBO_MAX_NUM_PORTS
#define SOC_ROBO_MAX_NUM_PORTS          9
#endif
#if	10 > SOC_ROBO_MAX_MEM_BYTES
#undef  SOC_ROBO_MAX_MEM_BYTES
#define SOC_ROBO_MAX_MEM_BYTES          10
#endif
#endif	/* BCM_5389_A0 */

#ifdef	BCM_5398_A0
#if	5 > SOC_ROBO_MAX_NUM_BLKS
#undef  SOC_ROBO_MAX_NUM_BLKS
#define SOC_ROBO_MAX_NUM_BLKS           5
#endif
#if	9 > SOC_ROBO_MAX_NUM_PORTS
#undef  SOC_ROBO_MAX_NUM_PORTS
#define SOC_ROBO_MAX_NUM_PORTS          9
#endif
#if	10 > SOC_ROBO_MAX_MEM_BYTES
#undef  SOC_ROBO_MAX_MEM_BYTES
#define SOC_ROBO_MAX_MEM_BYTES          10
#endif
#endif	/* BCM_5398_A0 */

#ifdef	BCM_5324_A1
#if	9 > SOC_ROBO_MAX_NUM_BLKS
#undef  SOC_ROBO_MAX_NUM_BLKS
#define SOC_ROBO_MAX_NUM_BLKS           9
#endif
#if	27 > SOC_ROBO_MAX_NUM_PORTS
#undef  SOC_ROBO_MAX_NUM_PORTS
#define SOC_ROBO_MAX_NUM_PORTS          27
#endif
#if	10 > SOC_ROBO_MAX_MEM_BYTES
#undef  SOC_ROBO_MAX_MEM_BYTES
#define SOC_ROBO_MAX_MEM_BYTES          10
#endif
#endif	/* BCM_5324_A1 */

#ifdef	BCM_5348_A0
#if	16 > SOC_ROBO_MAX_NUM_BLKS
#undef  SOC_ROBO_MAX_NUM_BLKS
#define SOC_ROBO_MAX_NUM_BLKS           16
#endif
#if	53 > SOC_ROBO_MAX_NUM_PORTS
#undef  SOC_ROBO_MAX_NUM_PORTS
#define SOC_ROBO_MAX_NUM_PORTS          53
#endif
#if	24 > SOC_ROBO_MAX_MEM_BYTES
#undef  SOC_ROBO_MAX_MEM_BYTES
#define SOC_ROBO_MAX_MEM_BYTES          24
#endif
#endif	/* BCM_5348_A0 */

#ifdef	BCM_5397_A0
#if	9 > SOC_ROBO_MAX_NUM_BLKS
#undef  SOC_ROBO_MAX_NUM_BLKS
#define SOC_ROBO_MAX_NUM_BLKS           9
#endif
#if	9 > SOC_ROBO_MAX_NUM_PORTS
#undef  SOC_ROBO_MAX_NUM_PORTS
#define SOC_ROBO_MAX_NUM_PORTS          9
#endif
#if	10 > SOC_ROBO_MAX_MEM_BYTES
#undef  SOC_ROBO_MAX_MEM_BYTES
#define SOC_ROBO_MAX_MEM_BYTES          10
#endif
#endif	/* BCM_5397_A0 */

#ifdef	BCM_5347_A0
#if	11 > SOC_ROBO_MAX_NUM_BLKS
#undef  SOC_ROBO_MAX_NUM_BLKS
#define SOC_ROBO_MAX_NUM_BLKS           11
#endif
#if	29 > SOC_ROBO_MAX_NUM_PORTS
#undef  SOC_ROBO_MAX_NUM_PORTS
#define SOC_ROBO_MAX_NUM_PORTS          29
#endif
#if	24 > SOC_ROBO_MAX_MEM_BYTES
#undef  SOC_ROBO_MAX_MEM_BYTES
#define SOC_ROBO_MAX_MEM_BYTES          24
#endif
#endif	/* BCM_5347_A0 */

#ifdef	BCM_5395_A0
#if	9 > SOC_ROBO_MAX_NUM_BLKS
#undef  SOC_ROBO_MAX_NUM_BLKS
#define SOC_ROBO_MAX_NUM_BLKS           9
#endif
#if	9 > SOC_ROBO_MAX_NUM_PORTS
#undef  SOC_ROBO_MAX_NUM_PORTS
#define SOC_ROBO_MAX_NUM_PORTS          9
#endif
#if	24 > SOC_ROBO_MAX_MEM_BYTES
#undef  SOC_ROBO_MAX_MEM_BYTES
#define SOC_ROBO_MAX_MEM_BYTES          24
#endif
#endif	/* BCM_5395_A0 */

#ifdef	BCM_53242_A0
#if	11 > SOC_ROBO_MAX_NUM_BLKS
#undef  SOC_ROBO_MAX_NUM_BLKS
#define SOC_ROBO_MAX_NUM_BLKS           11
#endif
#if	27 > SOC_ROBO_MAX_NUM_PORTS
#undef  SOC_ROBO_MAX_NUM_PORTS
#define SOC_ROBO_MAX_NUM_PORTS          27
#endif
#if	48 > SOC_ROBO_MAX_MEM_BYTES
#undef  SOC_ROBO_MAX_MEM_BYTES
#define SOC_ROBO_MAX_MEM_BYTES          48
#endif
#endif	/* BCM_53242_A0 */

#ifdef	BCM_53262_A0
#if	11 > SOC_ROBO_MAX_NUM_BLKS
#undef  SOC_ROBO_MAX_NUM_BLKS
#define SOC_ROBO_MAX_NUM_BLKS           11
#endif
#if	29 > SOC_ROBO_MAX_NUM_PORTS
#undef  SOC_ROBO_MAX_NUM_PORTS
#define SOC_ROBO_MAX_NUM_PORTS          29
#endif
#if	48 > SOC_ROBO_MAX_MEM_BYTES
#undef  SOC_ROBO_MAX_MEM_BYTES
#define SOC_ROBO_MAX_MEM_BYTES          48
#endif
#endif	/* BCM_53262_A0 */

#ifdef	BCM_53115_A0
#if	10 > SOC_ROBO_MAX_NUM_BLKS
#undef  SOC_ROBO_MAX_NUM_BLKS
#define SOC_ROBO_MAX_NUM_BLKS           10
#endif
#if	9 > SOC_ROBO_MAX_NUM_PORTS
#undef  SOC_ROBO_MAX_NUM_PORTS
#define SOC_ROBO_MAX_NUM_PORTS          9
#endif
#if	29 > SOC_ROBO_MAX_MEM_BYTES
#undef  SOC_ROBO_MAX_MEM_BYTES
#define SOC_ROBO_MAX_MEM_BYTES          29
#endif
#endif	/* BCM_53115_A0 */

#ifdef	BCM_53118_A0
#if	12 > SOC_ROBO_MAX_NUM_BLKS
#undef  SOC_ROBO_MAX_NUM_BLKS
#define SOC_ROBO_MAX_NUM_BLKS           12
#endif
#if	9 > SOC_ROBO_MAX_NUM_PORTS
#undef  SOC_ROBO_MAX_NUM_PORTS
#define SOC_ROBO_MAX_NUM_PORTS          9
#endif
#if	11 > SOC_ROBO_MAX_MEM_BYTES
#undef  SOC_ROBO_MAX_MEM_BYTES
#define SOC_ROBO_MAX_MEM_BYTES          11
#endif
#endif	/* BCM_53118_A0 */

#define SOC_ROBO_MAX_REG_FIELD_BITS     64
#define SOC_ROBO_MAX_MEM_FIELD_BITS     139
#if	SOC_ROBO_MAX_REG_FIELD_BITS > SOC_ROBO_MAX_MEM_FIELD_BITS
#define SOC_ROBO_MAX_FIELD_BITS         SOC_ROBO_MAX_REG_FIELD_BITS
#else
#define SOC_ROBO_MAX_FIELD_BITS         SOC_ROBO_MAX_MEM_FIELD_BITS
#endif
#define SOC_ROBO_MAX_MEM_WORDS          BYTES2WORDS(SOC_ROBO_MAX_MEM_BYTES)
#define SOC_ROBO_MAX_REG_FIELD_WORDS    BITS2WORDS(SOC_ROBO_MAX_REG_FIELD_BITS)
#define SOC_ROBO_MAX_MEM_FIELD_WORDS    BITS2WORDS(SOC_ROBO_MAX_MEM_FIELD_BITS)
#define SOC_ROBO_MAX_FIELD_WORDS        BITS2WORDS(SOC_ROBO_MAX_FIELD_BITS)

#endif	/* !_SOC_ROBO_ALLENUM_H */
